

================================================================
== Vitis HLS Report for 'scaled_fixed2ieee_63_1_Pipeline_3'
================================================================
* Date:           Wed Jul  9 04:19:50 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        TRANS_FFT
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  1.346 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  48.000 ns|  48.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        4|        4|         1|          1|          1|     4|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.34>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:414]   --->   Operation 4 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%c_3_02 = alloca i32 1"   --->   Operation 5 'alloca' 'c_3_02' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%c_0_03 = alloca i32 1"   --->   Operation 6 'alloca' 'c_0_03' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%c_1_04 = alloca i32 1"   --->   Operation 7 'alloca' 'c_1_04' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%c_2_05 = alloca i32 1"   --->   Operation 8 'alloca' 'c_2_05' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%out_bits_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %out_bits_3"   --->   Operation 9 'read' 'out_bits_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%out_bits_2_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %out_bits_2_2_reload"   --->   Operation 10 'read' 'out_bits_2_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%out_bits_1_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %out_bits_1_2_reload"   --->   Operation 11 'read' 'out_bits_1_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%out_bits_0_21_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %out_bits_0_21_reload"   --->   Operation 12 'read' 'out_bits_0_21_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln414 = store i3 0, i3 %i_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:414]   --->   Operation 13 'store' 'store_ln414' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc43"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = load i3 %i_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:415]   --->   Operation 15 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.57ns)   --->   "%icmp_ln414 = icmp_eq  i3 %i, i3 4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:414]   --->   Operation 16 'icmp' 'icmp_ln414' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.57ns)   --->   "%add_ln414 = add i3 %i, i3 1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:414]   --->   Operation 17 'add' 'add_ln414' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln414 = br i1 %icmp_ln414, void %for.inc43.split, void %for.body50.preheader.exitStub" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:414]   --->   Operation 18 'br' 'br_ln414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln414 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_9" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:414]   --->   Operation 19 'specpipeline' 'specpipeline_ln414' <Predicate = (!icmp_ln414)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%speclooptripcount_ln414 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:414]   --->   Operation 20 'speclooptripcount' 'speclooptripcount_ln414' <Predicate = (!icmp_ln414)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln415 = trunc i3 %i" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:415]   --->   Operation 21 'trunc' 'trunc_ln415' <Predicate = (!icmp_ln414)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.45ns)   --->   "%x = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %out_bits_0_21_reload_read, i32 %out_bits_1_2_reload_read, i32 %out_bits_2_2_reload_read, i32 %out_bits_3_read, i2 %trunc_ln415" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:415]   --->   Operation 22 'mux' 'x' <Predicate = (!icmp_ln414)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i32 @llvm.part.select.i32, i32 %x, i32 31, i32 0" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_normalize.h:81->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:415]   --->   Operation 23 'partselect' 'tmp_6' <Predicate = (!icmp_ln414)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%c_1 = cttz i32 @llvm.cttz.i32, i32 %tmp_6, i1 1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_normalize.h:81->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:415]   --->   Operation 24 'cttz' 'c_1' <Predicate = (!icmp_ln414)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.66ns)   --->   "%switch_ln415 = switch i2 %trunc_ln415, void %branch11, i2 0, void %for.inc43.split.for.inc43.split28_crit_edge, i2 1, void %for.inc43.split.for.inc43.split28_crit_edge6, i2 2, void %branch10" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:415]   --->   Operation 25 'switch' 'switch_ln415' <Predicate = (!icmp_ln414)> <Delay = 0.66>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%store_ln81 = store i32 %c_1, i32 %c_2_05" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_normalize.h:81->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:415]   --->   Operation 26 'store' 'store_ln81' <Predicate = (!icmp_ln414 & trunc_ln415 == 2)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln415 = br void %for.inc43.split28" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:415]   --->   Operation 27 'br' 'br_ln415' <Predicate = (!icmp_ln414 & trunc_ln415 == 2)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%store_ln81 = store i32 %c_1, i32 %c_1_04" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_normalize.h:81->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:415]   --->   Operation 28 'store' 'store_ln81' <Predicate = (!icmp_ln414 & trunc_ln415 == 1)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln415 = br void %for.inc43.split28" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:415]   --->   Operation 29 'br' 'br_ln415' <Predicate = (!icmp_ln414 & trunc_ln415 == 1)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%store_ln81 = store i32 %c_1, i32 %c_0_03" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_normalize.h:81->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:415]   --->   Operation 30 'store' 'store_ln81' <Predicate = (!icmp_ln414 & trunc_ln415 == 0)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln415 = br void %for.inc43.split28" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:415]   --->   Operation 31 'br' 'br_ln415' <Predicate = (!icmp_ln414 & trunc_ln415 == 0)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln81 = store i32 %c_1, i32 %c_3_02" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_normalize.h:81->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:415]   --->   Operation 32 'store' 'store_ln81' <Predicate = (!icmp_ln414 & trunc_ln415 == 3)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln415 = br void %for.inc43.split28" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:415]   --->   Operation 33 'br' 'br_ln415' <Predicate = (!icmp_ln414 & trunc_ln415 == 3)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln414 = store i3 %add_ln414, i3 %i_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:414]   --->   Operation 34 'store' 'store_ln414' <Predicate = (!icmp_ln414)> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln414 = br void %for.inc43" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:414]   --->   Operation 35 'br' 'br_ln414' <Predicate = (!icmp_ln414)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%c_3_02_load = load i32 %c_3_02"   --->   Operation 36 'load' 'c_3_02_load' <Predicate = (icmp_ln414)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%c_0_03_load = load i32 %c_0_03"   --->   Operation 37 'load' 'c_0_03_load' <Predicate = (icmp_ln414)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%c_1_04_load = load i32 %c_1_04"   --->   Operation 38 'load' 'c_1_04_load' <Predicate = (icmp_ln414)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%c_2_05_load = load i32 %c_2_05"   --->   Operation 39 'load' 'c_2_05_load' <Predicate = (icmp_ln414)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %c_2_05_out, i32 %c_2_05_load"   --->   Operation 40 'write' 'write_ln0' <Predicate = (icmp_ln414)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %c_1_04_out, i32 %c_1_04_load"   --->   Operation 41 'write' 'write_ln0' <Predicate = (icmp_ln414)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %c_0_03_out, i32 %c_0_03_load"   --->   Operation 42 'write' 'write_ln0' <Predicate = (icmp_ln414)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %c_3_02_out, i32 %c_3_02_load"   --->   Operation 43 'write' 'write_ln0' <Predicate = (icmp_ln414)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 44 'ret' 'ret_ln0' <Predicate = (icmp_ln414)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_bits_0_21_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_bits_1_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_bits_2_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_bits_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c_2_05_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ c_1_04_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ c_0_03_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ c_3_02_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                       (alloca           ) [ 01]
c_3_02                    (alloca           ) [ 01]
c_0_03                    (alloca           ) [ 01]
c_1_04                    (alloca           ) [ 01]
c_2_05                    (alloca           ) [ 01]
out_bits_3_read           (read             ) [ 00]
out_bits_2_2_reload_read  (read             ) [ 00]
out_bits_1_2_reload_read  (read             ) [ 00]
out_bits_0_21_reload_read (read             ) [ 00]
store_ln414               (store            ) [ 00]
br_ln0                    (br               ) [ 00]
i                         (load             ) [ 00]
icmp_ln414                (icmp             ) [ 01]
add_ln414                 (add              ) [ 00]
br_ln414                  (br               ) [ 00]
specpipeline_ln414        (specpipeline     ) [ 00]
speclooptripcount_ln414   (speclooptripcount) [ 00]
trunc_ln415               (trunc            ) [ 01]
x                         (mux              ) [ 00]
tmp_6                     (partselect       ) [ 00]
c_1                       (cttz             ) [ 00]
switch_ln415              (switch           ) [ 00]
store_ln81                (store            ) [ 00]
br_ln415                  (br               ) [ 00]
store_ln81                (store            ) [ 00]
br_ln415                  (br               ) [ 00]
store_ln81                (store            ) [ 00]
br_ln415                  (br               ) [ 00]
store_ln81                (store            ) [ 00]
br_ln415                  (br               ) [ 00]
store_ln414               (store            ) [ 00]
br_ln414                  (br               ) [ 00]
c_3_02_load               (load             ) [ 00]
c_0_03_load               (load             ) [ 00]
c_1_04_load               (load             ) [ 00]
c_2_05_load               (load             ) [ 00]
write_ln0                 (write            ) [ 00]
write_ln0                 (write            ) [ 00]
write_ln0                 (write            ) [ 00]
write_ln0                 (write            ) [ 00]
ret_ln0                   (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_bits_0_21_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_bits_0_21_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_bits_1_2_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_bits_1_2_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_bits_2_2_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_bits_2_2_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_bits_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_bits_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="c_2_05_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_2_05_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="c_1_04_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_1_04_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="c_0_03_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_0_03_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="c_3_02_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_3_02_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="i_1_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="c_3_02_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_3_02/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="c_0_03_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_0_03/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="c_1_04_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_1_04/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="c_2_05_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_2_05/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="out_bits_3_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_bits_3_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="out_bits_2_2_reload_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_bits_2_2_reload_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="out_bits_1_2_reload_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_bits_1_2_reload_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="out_bits_0_21_reload_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_bits_0_21_reload_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="write_ln0_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="0" index="2" bw="32" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="write_ln0_write_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="0" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="0"/>
<pin id="110" dir="0" index="2" bw="32" slack="0"/>
<pin id="111" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="write_ln0_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="32" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="write_ln0_write_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="0" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="0"/>
<pin id="124" dir="0" index="2" bw="32" slack="0"/>
<pin id="125" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln414_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="3" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln414/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="i_load_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="3" slack="0"/>
<pin id="135" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="icmp_ln414_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="3" slack="0"/>
<pin id="138" dir="0" index="1" bw="3" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln414/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="add_ln414_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="3" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln414/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="trunc_ln415_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="3" slack="0"/>
<pin id="150" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln415/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="x_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="0" index="2" bw="32" slack="0"/>
<pin id="156" dir="0" index="3" bw="32" slack="0"/>
<pin id="157" dir="0" index="4" bw="32" slack="0"/>
<pin id="158" dir="0" index="5" bw="2" slack="0"/>
<pin id="159" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_6_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="0" index="2" bw="6" slack="0"/>
<pin id="170" dir="0" index="3" bw="1" slack="0"/>
<pin id="171" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="c_1_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="0" index="2" bw="1" slack="0"/>
<pin id="180" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="c_1/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln81_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln81_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln81_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln81_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln414_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="3" slack="0"/>
<pin id="206" dir="0" index="1" bw="3" slack="0"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln414/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="c_3_02_load_load_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_3_02_load/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="c_0_03_load_load_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_0_03_load/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="c_1_04_load_load_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_1_04_load/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="c_2_05_load_load_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_2_05_load/1 "/>
</bind>
</comp>

<comp id="225" class="1005" name="i_1_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="3" slack="0"/>
<pin id="227" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="232" class="1005" name="c_3_02_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="c_3_02 "/>
</bind>
</comp>

<comp id="238" class="1005" name="c_0_03_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="c_0_03 "/>
</bind>
</comp>

<comp id="244" class="1005" name="c_1_04_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="c_1_04 "/>
</bind>
</comp>

<comp id="250" class="1005" name="c_2_05_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="c_2_05 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="16" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="16" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="16" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="18" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="54" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="8" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="54" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="54" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="12" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="54" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="14" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="132"><net_src comp="20" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="140"><net_src comp="133" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="22" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="133" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="24" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="151"><net_src comp="133" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="160"><net_src comp="38" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="94" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="88" pin="2"/><net_sink comp="152" pin=2"/></net>

<net id="163"><net_src comp="82" pin="2"/><net_sink comp="152" pin=3"/></net>

<net id="164"><net_src comp="76" pin="2"/><net_sink comp="152" pin=4"/></net>

<net id="165"><net_src comp="148" pin="1"/><net_sink comp="152" pin=5"/></net>

<net id="172"><net_src comp="40" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="152" pin="6"/><net_sink comp="166" pin=1"/></net>

<net id="174"><net_src comp="42" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="175"><net_src comp="30" pin="0"/><net_sink comp="166" pin=3"/></net>

<net id="181"><net_src comp="44" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="166" pin="4"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="46" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="188"><net_src comp="176" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="193"><net_src comp="176" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="198"><net_src comp="176" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="176" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="142" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="209" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="216"><net_src comp="213" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="220"><net_src comp="217" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="224"><net_src comp="221" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="228"><net_src comp="56" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="230"><net_src comp="225" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="231"><net_src comp="225" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="235"><net_src comp="60" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="237"><net_src comp="232" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="241"><net_src comp="64" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="243"><net_src comp="238" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="247"><net_src comp="68" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="249"><net_src comp="244" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="253"><net_src comp="72" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="255"><net_src comp="250" pin="1"/><net_sink comp="221" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c_2_05_out | {1 }
	Port: c_1_04_out | {1 }
	Port: c_0_03_out | {1 }
	Port: c_3_02_out | {1 }
 - Input state : 
	Port: scaled_fixed2ieee<63, 1>_Pipeline_3 : out_bits_0_21_reload | {1 }
	Port: scaled_fixed2ieee<63, 1>_Pipeline_3 : out_bits_1_2_reload | {1 }
	Port: scaled_fixed2ieee<63, 1>_Pipeline_3 : out_bits_2_2_reload | {1 }
	Port: scaled_fixed2ieee<63, 1>_Pipeline_3 : out_bits_3 | {1 }
  - Chain level:
	State 1
		store_ln414 : 1
		i : 1
		icmp_ln414 : 2
		add_ln414 : 2
		br_ln414 : 3
		trunc_ln415 : 2
		x : 3
		tmp_6 : 4
		c_1 : 5
		switch_ln415 : 3
		store_ln81 : 6
		store_ln81 : 6
		store_ln81 : 6
		store_ln81 : 6
		store_ln414 : 3
		c_3_02_load : 1
		c_0_03_load : 1
		c_1_04_load : 1
		c_2_05_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|
| Operation|            Functional Unit           |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|
|    mux   |               x_fu_152               |    0    |    20   |
|----------|--------------------------------------|---------|---------|
|   icmp   |           icmp_ln414_fu_136          |    0    |    10   |
|----------|--------------------------------------|---------|---------|
|    add   |           add_ln414_fu_142           |    0    |    10   |
|----------|--------------------------------------|---------|---------|
|          |      out_bits_3_read_read_fu_76      |    0    |    0    |
|   read   |  out_bits_2_2_reload_read_read_fu_82 |    0    |    0    |
|          |  out_bits_1_2_reload_read_read_fu_88 |    0    |    0    |
|          | out_bits_0_21_reload_read_read_fu_94 |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|          |        write_ln0_write_fu_100        |    0    |    0    |
|   write  |        write_ln0_write_fu_107        |    0    |    0    |
|          |        write_ln0_write_fu_114        |    0    |    0    |
|          |        write_ln0_write_fu_121        |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   trunc  |          trunc_ln415_fu_148          |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|partselect|             tmp_6_fu_166             |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   cttz   |              c_1_fu_176              |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   Total  |                                      |    0    |    40   |
|----------|--------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------+--------+
|              |   FF   |
+--------------+--------+
|c_0_03_reg_238|   32   |
|c_1_04_reg_244|   32   |
|c_2_05_reg_250|   32   |
|c_3_02_reg_232|   32   |
|  i_1_reg_225 |    3   |
+--------------+--------+
|     Total    |   131  |
+--------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   40   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   131  |    -   |
+-----------+--------+--------+
|   Total   |   131  |   40   |
+-----------+--------+--------+
