.TH "APSR_Type" 3 "Sun Apr 16 2017" "STM32_CMSIS" \" -*- nroff -*-
.ad l
.nh
.SH NAME
APSR_Type \- Union type to access the Application Program Status Register (APSR)\&.  

.SH SYNOPSIS
.br
.PP
.PP
\fC#include <core_cm0\&.h>\fP
.SS "Public Attributes"

.in +1c
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:28"
.br
.ti -1c
.RI "   uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "uint32_t \fBw\fP"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:28"
.br
.ti -1c
.RI "   uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:27"
.br
.ti -1c
.RI "   uint32_t \fBQ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:16"
.br
.ti -1c
.RI "   uint32_t \fBGE\fP:4"
.br
.ti -1c
.RI "   uint32_t \fB_reserved1\fP:7"
.br
.ti -1c
.RI "   uint32_t \fBQ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:16"
.br
.ti -1c
.RI "   uint32_t \fBGE\fP:4"
.br
.ti -1c
.RI "   uint32_t \fB_reserved1\fP:7"
.br
.ti -1c
.RI "   uint32_t \fBQ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:28"
.br
.ti -1c
.RI "   uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:27"
.br
.ti -1c
.RI "   uint32_t \fBQ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.in -1c
.SH "Detailed Description"
.PP 
Union type to access the Application Program Status Register (APSR)\&. 
.PP
Definition at line 255 of file core_cm0\&.h\&.
.SH "Member Data Documentation"
.PP 
.SS "uint32_t APSR_Type::_reserved0"
bit: 0\&.\&.27 Reserved
.PP
bit: 0\&.\&.26 Reserved
.PP
bit: 0\&.\&.15 Reserved 
.PP
Definition at line 259 of file core_cm0\&.h\&.
.SS "uint32_t APSR_Type::_reserved1"
bit: 20\&.\&.26 Reserved 
.PP
Definition at line 322 of file core_cm4\&.h\&.
.SS "struct { \&.\&.\&. }   APSR_Type::b"
Structure used for bit access 
.SS "struct { \&.\&.\&. }   APSR_Type::b"
Structure used for bit access 
.SS "struct { \&.\&.\&. }   APSR_Type::b"
Structure used for bit access 
.SS "struct { \&.\&.\&. }   APSR_Type::b"
Structure used for bit access 
.SS "struct { \&.\&.\&. }   APSR_Type::b"
Structure used for bit access 
.SS "struct { \&.\&.\&. }   APSR_Type::b"
Structure used for bit access 
.SS "struct { \&.\&.\&. }   APSR_Type::b"
Structure used for bit access 
.SS "uint32_t APSR_Type::C"
bit: 29 Carry condition code flag 
.PP
Definition at line 261 of file core_cm0\&.h\&.
.SS "uint32_t APSR_Type::GE"
bit: 16\&.\&.19 Greater than or Equal flags 
.PP
Definition at line 321 of file core_cm4\&.h\&.
.SS "uint32_t APSR_Type::N"
bit: 31 Negative condition code flag 
.PP
Definition at line 263 of file core_cm0\&.h\&.
.SS "uint32_t APSR_Type::Q"
bit: 27 Saturation condition flag 
.PP
Definition at line 267 of file core_cm3\&.h\&.
.SS "uint32_t APSR_Type::V"
bit: 28 Overflow condition code flag 
.PP
Definition at line 260 of file core_cm0\&.h\&.
.SS "uint32_t APSR_Type::w"
Type used for word access 
.PP
Definition at line 265 of file core_cm0\&.h\&.
.SS "uint32_t APSR_Type::Z"
bit: 30 Zero condition code flag 
.PP
Definition at line 262 of file core_cm0\&.h\&.

.SH "Author"
.PP 
Generated automatically by Doxygen for STM32_CMSIS from the source code\&.
