// Seed: 3746175136
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  id_6(
      1, id_4, 1, id_5, 'b0
  );
  wire id_7;
  id_8 :
  assert property (@(posedge 1'b0) id_3)
  else $display;
  wire id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3[1'b0] = 1'h0 - 1;
  assign id_4 = 1'b0;
  module_0(
      id_4, id_4, id_4, id_4, id_4
  );
endmodule
