
---------- Begin Simulation Statistics ----------
final_tick                                22510011000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 230524                       # Simulator instruction rate (inst/s)
host_mem_usage                                4445668                       # Number of bytes of host memory used
host_op_rate                                   365978                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    60.24                       # Real time elapsed on the host
host_tick_rate                              373677438                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13886537                       # Number of instructions simulated
sim_ops                                      22046189                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022510                       # Number of seconds simulated
sim_ticks                                 22510011000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               81                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     81                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     16363461                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              4.502002                       # CPI: cycles per instruction
system.cpu0.discardedOps                      5149612                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1469162                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2724                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                     672209                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           91                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       12335018                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.222123                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    4764312                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          281                       # TLB misses on write requests
system.cpu0.numCycles                        45020022                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              12560      0.08%      0.08% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               14085339     86.08%     86.15% # Class of committed instruction
system.cpu0.op_class_0::IntMult                  6224      0.04%     86.19% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1592      0.01%     86.20% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd               139604      0.85%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  144      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1170      0.01%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1323      0.01%     87.07% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     6      0.00%     87.07% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1838      0.01%     87.08% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                17658      0.11%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 408      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd            28658      0.18%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt            34832      0.21%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv               22      0.00%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult           49128      0.30%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::MemRead               1263997      7.72%     95.61% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               592755      3.62%     99.23% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            80716      0.49%     99.72% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           45487      0.28%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                16363461                       # Class of committed instruction
system.cpu0.tickCycles                       32685004                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   37                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               84                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     84                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    3886537                       # Number of instructions committed
system.cpu1.committedOps                      5682728                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             11.583546                       # CPI: cycles per instruction
system.cpu1.discardedOps                       772267                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                     740509                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                       139465                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    2765034                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        10786                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       37156792                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.086329                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                     912546                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          260                       # TLB misses on write requests
system.cpu1.numCycles                        45019882                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               1997      0.04%      0.04% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                2040089     35.90%     35.93% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    36      0.00%     35.94% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1447      0.03%     35.96% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd               412098      7.25%     43.21% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     43.21% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  112      0.00%     43.21% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     43.21% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     43.21% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     43.21% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     43.21% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     43.21% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1140      0.02%     43.23% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     43.23% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1367      0.02%     43.26% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     43.26% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1866      0.03%     43.29% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                 1287      0.02%     43.31% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     43.31% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     43.31% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 426      0.01%     43.32% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     43.32% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     43.32% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     43.32% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     43.32% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     43.32% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     43.32% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                2      0.00%     43.32% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     43.32% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     43.32% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     43.32% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     43.32% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     43.32% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     43.32% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     43.32% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     43.32% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     43.32% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     43.32% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     43.32% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     43.32% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     43.32% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     43.32% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     43.32% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     43.32% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     43.32% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     43.32% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     43.32% # Class of committed instruction
system.cpu1.op_class_0::MemRead                 42409      0.75%     44.07% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               154359      2.72%     46.78% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead           414180      7.29%     54.07% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         2609901     45.93%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 5682728                       # Class of committed instruction
system.cpu1.tickCycles                        7863090                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   40                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       394462                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        789967                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       716546                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1237                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1433157                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1237                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              45501                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       364525                       # Transaction distribution
system.membus.trans_dist::CleanEvict            29937                       # Transaction distribution
system.membus.trans_dist::ReadExReq            350004                       # Transaction distribution
system.membus.trans_dist::ReadExResp           350004                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         45501                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1185472                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1185472                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1185472                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     48641920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     48641920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                48641920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            395505                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  395505    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              395505                       # Request fanout histogram
system.membus.reqLayer4.occupancy          2394894500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              10.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2070994750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  22510011000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      4693431                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4693431                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4693431                       # number of overall hits
system.cpu0.icache.overall_hits::total        4693431                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        70817                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         70817                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        70817                       # number of overall misses
system.cpu0.icache.overall_misses::total        70817                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1268194500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1268194500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1268194500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1268194500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4764248                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4764248                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4764248                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4764248                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.014864                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.014864                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.014864                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.014864                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 17908.051739                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 17908.051739                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 17908.051739                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 17908.051739                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        70801                       # number of writebacks
system.cpu0.icache.writebacks::total            70801                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        70817                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        70817                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        70817                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        70817                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1197377500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1197377500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1197377500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1197377500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.014864                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.014864                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.014864                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.014864                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 16908.051739                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 16908.051739                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 16908.051739                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 16908.051739                       # average overall mshr miss latency
system.cpu0.icache.replacements                 70801                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4693431                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4693431                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        70817                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        70817                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1268194500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1268194500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4764248                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4764248                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.014864                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.014864                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 17908.051739                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 17908.051739                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        70817                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        70817                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1197377500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1197377500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.014864                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.014864                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 16908.051739                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 16908.051739                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  22510011000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999393                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4764248                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            70817                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            67.275485                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999393                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999962                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999962                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         38184801                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        38184801                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  22510011000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  22510011000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  22510011000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  22510011000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  22510011000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  22510011000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      1809639                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1809639                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      1809696                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1809696                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       290898                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        290898                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       290955                       # number of overall misses
system.cpu0.dcache.overall_misses::total       290955                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   7297250000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   7297250000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   7297250000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   7297250000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      2100537                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2100537                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      2100651                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2100651                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.138487                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.138487                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.138507                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.138507                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 25085.253250                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25085.253250                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 25080.338884                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25080.338884                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       247505                       # number of writebacks
system.cpu0.dcache.writebacks::total           247505                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        10582                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10582                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        10582                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10582                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       280316                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       280316                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       280373                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       280373                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   6541823500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6541823500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   6542650500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6542650500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.133450                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.133450                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.133470                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.133470                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 23337.317527                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23337.317527                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 23335.522679                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23335.522679                       # average overall mshr miss latency
system.cpu0.dcache.replacements                280357                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1192430                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1192430                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       269895                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       269895                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   6262954500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6262954500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1462325                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1462325                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.184566                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.184566                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 23205.152004                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 23205.152004                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         1468                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1468                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       268427                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       268427                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   5941989000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5941989000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.183562                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.183562                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 22136.331293                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 22136.331293                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       617209                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        617209                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        21003                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        21003                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1034295500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1034295500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       638212                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       638212                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.032909                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032909                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 49245.131648                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 49245.131648                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         9114                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         9114                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        11889                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        11889                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data    599834500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    599834500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018629                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018629                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 50452.897636                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 50452.897636                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data           57                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           57                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data       827000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total       827000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 14508.771930                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 14508.771930                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  22510011000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999431                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            2090069                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           280373                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.454602                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999431                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999964                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999964                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         17085581                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        17085581                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  22510011000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  22510011000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  22510011000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       901396                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          901396                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       901396                       # number of overall hits
system.cpu1.icache.overall_hits::total         901396                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        11083                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         11083                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        11083                       # number of overall misses
system.cpu1.icache.overall_misses::total        11083                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    333200500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    333200500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    333200500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    333200500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       912479                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       912479                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       912479                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       912479                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.012146                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.012146                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.012146                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.012146                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 30064.107191                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 30064.107191                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 30064.107191                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 30064.107191                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        11067                       # number of writebacks
system.cpu1.icache.writebacks::total            11067                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        11083                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        11083                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        11083                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        11083                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    322117500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    322117500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    322117500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    322117500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.012146                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.012146                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.012146                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.012146                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 29064.107191                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 29064.107191                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 29064.107191                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 29064.107191                       # average overall mshr miss latency
system.cpu1.icache.replacements                 11067                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       901396                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         901396                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        11083                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        11083                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    333200500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    333200500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       912479                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       912479                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.012146                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.012146                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 30064.107191                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 30064.107191                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        11083                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        11083                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    322117500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    322117500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.012146                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.012146                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 29064.107191                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 29064.107191                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  22510011000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999365                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             912479                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            11083                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            82.331408                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999365                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999960                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999960                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7310915                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7310915                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  22510011000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  22510011000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  22510011000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  22510011000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  22510011000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  22510011000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      2797944                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2797944                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      2797944                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2797944                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       561563                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        561563                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       561563                       # number of overall misses
system.cpu1.dcache.overall_misses::total       561563                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  38085628000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  38085628000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  38085628000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  38085628000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      3359507                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      3359507                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      3359507                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      3359507                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.167156                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.167156                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.167156                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.167156                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 67820.757422                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 67820.757422                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 67820.757422                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 67820.757422                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       346980                       # number of writebacks
system.cpu1.dcache.writebacks::total           346980                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       207225                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       207225                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       207225                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       207225                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       354338                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       354338                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       354338                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       354338                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  30130324500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  30130324500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  30130324500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  30130324500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.105473                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.105473                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.105473                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.105473                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 85032.721582                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85032.721582                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 85032.721582                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85032.721582                       # average overall mshr miss latency
system.cpu1.dcache.replacements                354321                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       591248                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         591248                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data         9375                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9375                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    391372000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    391372000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       600623                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       600623                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.015609                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015609                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 41746.346667                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 41746.346667                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          334                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          334                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data         9041                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         9041                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    367148500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    367148500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.015053                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.015053                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 40609.279947                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 40609.279947                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2206696                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2206696                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       552188                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       552188                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  37694256000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  37694256000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2758884                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2758884                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.200149                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.200149                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 68263.446507                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 68263.446507                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       206891                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       206891                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       345297                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       345297                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  29763176000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  29763176000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.125158                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.125158                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 86195.871960                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 86195.871960                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  22510011000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999405                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3152281                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           354337                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.896280                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999405                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999963                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999963                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         27230393                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        27230393                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  22510011000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  22510011000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  22510011000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               66901                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              238887                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8481                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                6837                       # number of demand (read+write) hits
system.l2.demand_hits::total                   321106                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              66901                       # number of overall hits
system.l2.overall_hits::.cpu0.data             238887                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8481                       # number of overall hits
system.l2.overall_hits::.cpu1.data               6837                       # number of overall hits
system.l2.overall_hits::total                  321106                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              3916                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             41486                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2602                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            347501                       # number of demand (read+write) misses
system.l2.demand_misses::total                 395505                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             3916                       # number of overall misses
system.l2.overall_misses::.cpu0.data            41486                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2602                       # number of overall misses
system.l2.overall_misses::.cpu1.data           347501                       # number of overall misses
system.l2.overall_misses::total                395505                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    337756500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   3601474500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    210599000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  29520155000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      33669985000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    337756500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   3601474500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    210599000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  29520155000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     33669985000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           70817                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          280373                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           11083                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          354338                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               716611                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          70817                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         280373                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          11083                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         354338                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              716611                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.055297                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.147967                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.234774                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.980705                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.551910                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.055297                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.147967                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.234774                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.980705                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.551910                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86250.383044                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 86811.803982                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80937.355880                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 84949.841871                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85131.629183                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86250.383044                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 86811.803982                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80937.355880                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 84949.841871                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85131.629183                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              364526                       # number of writebacks
system.l2.writebacks::total                    364526                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         3916                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        41486                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2602                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       347501                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            395505                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         3916                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        41486                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2602                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       347501                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           395505                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    298596500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   3186614500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    184579000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  26045145000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  29714935000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    298596500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   3186614500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    184579000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  26045145000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  29714935000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.055297                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.147967                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.234774                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.980705                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.551910                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.055297                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.147967                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.234774                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.980705                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.551910                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76250.383044                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 76811.803982                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70937.355880                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 74949.841871                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75131.629183                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76250.383044                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 76811.803982                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70937.355880                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 74949.841871                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75131.629183                       # average overall mshr miss latency
system.l2.replacements                         395598                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       594485                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           594485                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       594485                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       594485                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        81868                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            81868                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        81868                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        81868                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          102                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           102                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             5848                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1334                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7182                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           6041                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         343963                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              350004                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    518687000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  29225974500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   29744661500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        11889                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       345297                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            357186                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.508117                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.996137                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.979893                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 85861.115709                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 84968.367237                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84983.775900                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         6041                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       343963                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         350004                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    458277000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  25786344500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  26244621500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.508117                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.996137                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.979893                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 75861.115709                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 74968.367237                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74983.775900                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         66901                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8481                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              75382                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         3916                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2602                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6518                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    337756500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    210599000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    548355500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        70817                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        11083                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          81900                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.055297                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.234774                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.079585                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86250.383044                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80937.355880                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84129.410862                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         3916                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2602                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         6518                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    298596500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    184579000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    483175500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.055297                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.234774                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.079585                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76250.383044                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70937.355880                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74129.410862                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       233039                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         5503                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            238542                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        35445                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         3538                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           38983                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   3082787500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    294180500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3376968000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       268484                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data         9041                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        277525                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.132019                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.391328                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.140467                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 86973.832699                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 83148.812889                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86626.683426                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        35445                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         3538                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        38983                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   2728337500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    258800500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2987138000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.132019                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.391328                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.140467                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 76973.832699                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 73148.812889                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76626.683426                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  22510011000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.685008                       # Cycle average of tags in use
system.l2.tags.total_refs                     1433055                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    396622                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.613151                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.062982                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       97.197206                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      664.564316                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        3.116034                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      252.744470                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004944                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.094919                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.648989                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003043                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.246821                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998716                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          181                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          159                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          108                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          522                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11861878                       # Number of tag accesses
system.l2.tags.data_accesses                 11861878                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  22510011000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        250624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       2655104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        166528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      22240064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           25312320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       250624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       166528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        417152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     23329600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23329600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           3916                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          41486                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2602                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         347501                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              395505                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       364525                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             364525                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         11133891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        117952141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          7397953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        988007691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1124491676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     11133891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      7397953                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         18531843                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1036409978                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1036409978                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1036409978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        11133891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       117952141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         7397953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       988007691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2160901654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    364514.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      3916.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     40999.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2602.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    347404.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000214070500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        22701                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        22701                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1105147                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             342437                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      395505                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     364525                       # Number of write requests accepted
system.mem_ctrls.readBursts                    395505                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   364525                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    584                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    11                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             22800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             27348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             33295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             32830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             22892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             22903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             22937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             22912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             22035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             22085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            22407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            25727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            22596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            22490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            22374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            27290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             21827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             23900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             26110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             26262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             22178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             22241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             22221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             22172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             21567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             21475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            21657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            21581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            21547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            21600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            24039                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.68                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.32                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6013646500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1974605000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13418415250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15227.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33977.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   357658                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  336136                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.21                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                395505                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               364525                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  230606                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  151841                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   12252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  23077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  24436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  24939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  24640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  24920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        65614                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    740.705337                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   552.238484                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   378.579297                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         6975     10.63%     10.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5695      8.68%     19.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3452      5.26%     24.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2827      4.31%     28.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2556      3.90%     32.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2428      3.70%     36.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1908      2.91%     39.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1864      2.84%     42.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        37909     57.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        65614                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        22701                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.396370                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.942204                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.459655                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          22600     99.56%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            30      0.13%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            23      0.10%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           15      0.07%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           10      0.04%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            4      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            7      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            6      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22701                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22701                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.056209                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.051672                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.406569                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            22176     97.69%     97.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              141      0.62%     98.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              147      0.65%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              129      0.57%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               89      0.39%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               17      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22701                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               25274944                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   37376                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23327488                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                25312320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             23329600                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1122.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1036.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1124.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1036.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22509996000                       # Total gap between requests
system.mem_ctrls.avgGap                      29617.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       250624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      2623936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       166528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     22233856                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23327488                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 11133890.605384422466                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 116567513.005657792091                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 7397952.848623663187                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 987731902.929767608643                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1036316152.844172358513                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         3916                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        41486                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2602                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       347501                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       364525                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    137473250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   1476893500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     77858250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  11726190250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 562718246000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35105.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     35599.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29922.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     33744.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1543702.75                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            208780740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            110969595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1335208560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          926972820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1776309600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       7514789940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2315600160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        14188631415                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        630.325388                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5901074250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    751400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  15857536750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            259738920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            138035535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1484527380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          975675420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1776309600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       9201389160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        895306080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        14730982095                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        654.419142                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2216610500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    751400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  19542000500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  22510011000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            359425                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       959011                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        81868                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           71265                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           357186                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          357185                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         81900                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       277525                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       212435                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       841103                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        33233                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1062996                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2149767                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9063552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     33784192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1417600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     44884288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               89149632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          395598                       # Total snoops (count)
system.tol2bus.snoopTraffic                  23329664                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1112209                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001112                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.033331                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1110972     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1237      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1112209                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1392931500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         532664178                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          16645458                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         420578961                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         106241967                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  22510011000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
