--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml SUPER_LICZNIK.twx SUPER_LICZNIK.ncd -o SUPER_LICZNIK.twr
SUPER_LICZNIK.pcf -ucf GenIO.ucf -ucf LCD.ucf

Design file:              SUPER_LICZNIK.ncd
Physical constraint file: SUPER_LICZNIK.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLK_50_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2332 paths analyzed, 474 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.346ns.
--------------------------------------------------------------------------------

Paths for end point sterownik_wyswietlacza/XLXI_1/regDI_0 (SLICE_X54Y41.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sterownik_wyswietlacza/XLXI_1/State_16_1 (FF)
  Destination:          sterownik_wyswietlacza/XLXI_1/regDI_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.346ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sterownik_wyswietlacza/XLXI_1/State_16_1 to sterownik_wyswietlacza/XLXI_1/regDI_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y54.YQ      Tcko                  0.587   sterownik_wyswietlacza/XLXI_1/State_16_1
                                                       sterownik_wyswietlacza/XLXI_1/State_16_1
    SLICE_X54Y77.G2      net (fanout=9)        1.880   sterownik_wyswietlacza/XLXI_1/State_16_1
    SLICE_X54Y77.Y       Tilo                  0.759   sterownik_wyswietlacza/XLXI_1/nextState<24>110
                                                       sterownik_wyswietlacza/XLXI_1/nextState<18>111_SW1
    SLICE_X55Y58.F2      net (fanout=1)        0.973   sterownik_wyswietlacza/XLXI_1/N42
    SLICE_X55Y58.X       Tilo                  0.704   sterownik_wyswietlacza/XLXI_1/regDI_or0002
                                                       sterownik_wyswietlacza/XLXI_1/regDI_or00021
    SLICE_X54Y55.F4      net (fanout=7)        0.579   sterownik_wyswietlacza/XLXI_1/regDI_or0002
    SLICE_X54Y55.X       Tilo                  0.759   sterownik_wyswietlacza/XLXI_1/regDI_mux0001<7>76
                                                       sterownik_wyswietlacza/XLXI_1/regDI_mux0001<7>76
    SLICE_X54Y41.SR      net (fanout=1)        1.195   sterownik_wyswietlacza/XLXI_1/regDI_mux0001<7>76
    SLICE_X54Y41.CLK     Tsrck                 0.910   sterownik_wyswietlacza/XLXI_1/regDI<0>
                                                       sterownik_wyswietlacza/XLXI_1/regDI_0
    -------------------------------------------------  ---------------------------
    Total                                      8.346ns (3.719ns logic, 4.627ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sterownik_wyswietlacza/XLXI_1/State_2 (FF)
  Destination:          sterownik_wyswietlacza/XLXI_1/regDI_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.620ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.103 - 0.111)
  Source Clock:         CLK_50_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sterownik_wyswietlacza/XLXI_1/State_2 to sterownik_wyswietlacza/XLXI_1/regDI_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y80.YQ      Tcko                  0.652   sterownik_wyswietlacza/XLXI_1/State<3>
                                                       sterownik_wyswietlacza/XLXI_1/State_2
    SLICE_X55Y76.F2      net (fanout=3)        0.758   sterownik_wyswietlacza/XLXI_1/State<2>
    SLICE_X55Y76.X       Tilo                  0.704   sterownik_wyswietlacza/XLXI_1/State<24>
                                                       sterownik_wyswietlacza/XLXI_1/regDI_or00001
    SLICE_X55Y58.F1      net (fanout=3)        1.359   sterownik_wyswietlacza/XLXI_1/regDI_or0000
    SLICE_X55Y58.X       Tilo                  0.704   sterownik_wyswietlacza/XLXI_1/regDI_or0002
                                                       sterownik_wyswietlacza/XLXI_1/regDI_or00021
    SLICE_X54Y55.F4      net (fanout=7)        0.579   sterownik_wyswietlacza/XLXI_1/regDI_or0002
    SLICE_X54Y55.X       Tilo                  0.759   sterownik_wyswietlacza/XLXI_1/regDI_mux0001<7>76
                                                       sterownik_wyswietlacza/XLXI_1/regDI_mux0001<7>76
    SLICE_X54Y41.SR      net (fanout=1)        1.195   sterownik_wyswietlacza/XLXI_1/regDI_mux0001<7>76
    SLICE_X54Y41.CLK     Tsrck                 0.910   sterownik_wyswietlacza/XLXI_1/regDI<0>
                                                       sterownik_wyswietlacza/XLXI_1/regDI_0
    -------------------------------------------------  ---------------------------
    Total                                      7.620ns (3.729ns logic, 3.891ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.445ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sterownik_wyswietlacza/XLXI_1/State_8 (FF)
  Destination:          sterownik_wyswietlacza/XLXI_1/regDI_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.555ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sterownik_wyswietlacza/XLXI_1/State_8 to sterownik_wyswietlacza/XLXI_1/regDI_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y78.YQ      Tcko                  0.652   sterownik_wyswietlacza/XLXI_1/State<9>
                                                       sterownik_wyswietlacza/XLXI_1/State_8
    SLICE_X54Y77.G1      net (fanout=4)        1.024   sterownik_wyswietlacza/XLXI_1/State<8>
    SLICE_X54Y77.Y       Tilo                  0.759   sterownik_wyswietlacza/XLXI_1/nextState<24>110
                                                       sterownik_wyswietlacza/XLXI_1/nextState<18>111_SW1
    SLICE_X55Y58.F2      net (fanout=1)        0.973   sterownik_wyswietlacza/XLXI_1/N42
    SLICE_X55Y58.X       Tilo                  0.704   sterownik_wyswietlacza/XLXI_1/regDI_or0002
                                                       sterownik_wyswietlacza/XLXI_1/regDI_or00021
    SLICE_X54Y55.F4      net (fanout=7)        0.579   sterownik_wyswietlacza/XLXI_1/regDI_or0002
    SLICE_X54Y55.X       Tilo                  0.759   sterownik_wyswietlacza/XLXI_1/regDI_mux0001<7>76
                                                       sterownik_wyswietlacza/XLXI_1/regDI_mux0001<7>76
    SLICE_X54Y41.SR      net (fanout=1)        1.195   sterownik_wyswietlacza/XLXI_1/regDI_mux0001<7>76
    SLICE_X54Y41.CLK     Tsrck                 0.910   sterownik_wyswietlacza/XLXI_1/regDI<0>
                                                       sterownik_wyswietlacza/XLXI_1/regDI_0
    -------------------------------------------------  ---------------------------
    Total                                      7.555ns (3.784ns logic, 3.771ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------

Paths for end point sterownik_wyswietlacza/XLXI_1/regDI_3 (SLICE_X55Y44.SR), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sterownik_wyswietlacza/XLXI_1/cntIdx_3 (FF)
  Destination:          sterownik_wyswietlacza/XLXI_1/regDI_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.335ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sterownik_wyswietlacza/XLXI_1/cntIdx_3 to sterownik_wyswietlacza/XLXI_1/regDI_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y68.XQ      Tcko                  0.592   sterownik_wyswietlacza/XLXI_1/cntIdx<3>
                                                       sterownik_wyswietlacza/XLXI_1/cntIdx_3
    SLICE_X55Y52.F1      net (fanout=10)       3.227   sterownik_wyswietlacza/XLXI_1/cntIdx<3>
    SLICE_X55Y52.X       Tilo                  0.704   sterownik_wyswietlacza/XLXI_1/regDI_mux0001<4>26
                                                       sterownik_wyswietlacza/XLXI_1/regDI_mux0001<4>26
    SLICE_X54Y52.G3      net (fanout=1)        0.021   sterownik_wyswietlacza/XLXI_1/regDI_mux0001<4>26
    SLICE_X54Y52.Y       Tilo                  0.759   sterownik_wyswietlacza/XLXI_1/regDI_mux0001<4>55
                                                       sterownik_wyswietlacza/XLXI_1/regDI_mux0001<4>27
    SLICE_X54Y52.F1      net (fanout=1)        0.735   sterownik_wyswietlacza/XLXI_1/regDI_mux0001<4>27/O
    SLICE_X54Y52.X       Tilo                  0.759   sterownik_wyswietlacza/XLXI_1/regDI_mux0001<4>55
                                                       sterownik_wyswietlacza/XLXI_1/regDI_mux0001<4>55
    SLICE_X55Y44.SR      net (fanout=1)        0.628   sterownik_wyswietlacza/XLXI_1/regDI_mux0001<4>55
    SLICE_X55Y44.CLK     Tsrck                 0.910   sterownik_wyswietlacza/XLXI_1/regDI<3>
                                                       sterownik_wyswietlacza/XLXI_1/regDI_3
    -------------------------------------------------  ---------------------------
    Total                                      8.335ns (3.724ns logic, 4.611ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sterownik_wyswietlacza/XLXI_1/State_16_1 (FF)
  Destination:          sterownik_wyswietlacza/XLXI_1/regDI_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.787ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sterownik_wyswietlacza/XLXI_1/State_16_1 to sterownik_wyswietlacza/XLXI_1/regDI_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y54.YQ      Tcko                  0.587   sterownik_wyswietlacza/XLXI_1/State_16_1
                                                       sterownik_wyswietlacza/XLXI_1/State_16_1
    SLICE_X54Y77.G2      net (fanout=9)        1.880   sterownik_wyswietlacza/XLXI_1/State_16_1
    SLICE_X54Y77.Y       Tilo                  0.759   sterownik_wyswietlacza/XLXI_1/nextState<24>110
                                                       sterownik_wyswietlacza/XLXI_1/nextState<18>111_SW1
    SLICE_X55Y58.F2      net (fanout=1)        0.973   sterownik_wyswietlacza/XLXI_1/N42
    SLICE_X55Y58.X       Tilo                  0.704   sterownik_wyswietlacza/XLXI_1/regDI_or0002
                                                       sterownik_wyswietlacza/XLXI_1/regDI_or00021
    SLICE_X54Y52.F4      net (fanout=7)        0.587   sterownik_wyswietlacza/XLXI_1/regDI_or0002
    SLICE_X54Y52.X       Tilo                  0.759   sterownik_wyswietlacza/XLXI_1/regDI_mux0001<4>55
                                                       sterownik_wyswietlacza/XLXI_1/regDI_mux0001<4>55
    SLICE_X55Y44.SR      net (fanout=1)        0.628   sterownik_wyswietlacza/XLXI_1/regDI_mux0001<4>55
    SLICE_X55Y44.CLK     Tsrck                 0.910   sterownik_wyswietlacza/XLXI_1/regDI<3>
                                                       sterownik_wyswietlacza/XLXI_1/regDI_3
    -------------------------------------------------  ---------------------------
    Total                                      7.787ns (3.719ns logic, 4.068ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sterownik_wyswietlacza/XLXI_1/State_2 (FF)
  Destination:          sterownik_wyswietlacza/XLXI_1/regDI_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.061ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.105 - 0.111)
  Source Clock:         CLK_50_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sterownik_wyswietlacza/XLXI_1/State_2 to sterownik_wyswietlacza/XLXI_1/regDI_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y80.YQ      Tcko                  0.652   sterownik_wyswietlacza/XLXI_1/State<3>
                                                       sterownik_wyswietlacza/XLXI_1/State_2
    SLICE_X55Y76.F2      net (fanout=3)        0.758   sterownik_wyswietlacza/XLXI_1/State<2>
    SLICE_X55Y76.X       Tilo                  0.704   sterownik_wyswietlacza/XLXI_1/State<24>
                                                       sterownik_wyswietlacza/XLXI_1/regDI_or00001
    SLICE_X55Y58.F1      net (fanout=3)        1.359   sterownik_wyswietlacza/XLXI_1/regDI_or0000
    SLICE_X55Y58.X       Tilo                  0.704   sterownik_wyswietlacza/XLXI_1/regDI_or0002
                                                       sterownik_wyswietlacza/XLXI_1/regDI_or00021
    SLICE_X54Y52.F4      net (fanout=7)        0.587   sterownik_wyswietlacza/XLXI_1/regDI_or0002
    SLICE_X54Y52.X       Tilo                  0.759   sterownik_wyswietlacza/XLXI_1/regDI_mux0001<4>55
                                                       sterownik_wyswietlacza/XLXI_1/regDI_mux0001<4>55
    SLICE_X55Y44.SR      net (fanout=1)        0.628   sterownik_wyswietlacza/XLXI_1/regDI_mux0001<4>55
    SLICE_X55Y44.CLK     Tsrck                 0.910   sterownik_wyswietlacza/XLXI_1/regDI<3>
                                                       sterownik_wyswietlacza/XLXI_1/regDI_3
    -------------------------------------------------  ---------------------------
    Total                                      7.061ns (3.729ns logic, 3.332ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------

Paths for end point sterownik_wyswietlacza/XLXI_1/regDI_5 (SLICE_X54Y44.SR), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sterownik_wyswietlacza/XLXI_1/State_16_1 (FF)
  Destination:          sterownik_wyswietlacza/XLXI_1/regDI_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.132ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sterownik_wyswietlacza/XLXI_1/State_16_1 to sterownik_wyswietlacza/XLXI_1/regDI_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y54.YQ      Tcko                  0.587   sterownik_wyswietlacza/XLXI_1/State_16_1
                                                       sterownik_wyswietlacza/XLXI_1/State_16_1
    SLICE_X54Y77.G2      net (fanout=9)        1.880   sterownik_wyswietlacza/XLXI_1/State_16_1
    SLICE_X54Y77.Y       Tilo                  0.759   sterownik_wyswietlacza/XLXI_1/nextState<24>110
                                                       sterownik_wyswietlacza/XLXI_1/nextState<18>111_SW1
    SLICE_X55Y58.F2      net (fanout=1)        0.973   sterownik_wyswietlacza/XLXI_1/N42
    SLICE_X55Y58.X       Tilo                  0.704   sterownik_wyswietlacza/XLXI_1/regDI_or0002
                                                       sterownik_wyswietlacza/XLXI_1/regDI_or00021
    SLICE_X54Y53.F2      net (fanout=7)        0.930   sterownik_wyswietlacza/XLXI_1/regDI_or0002
    SLICE_X54Y53.X       Tilo                  0.759   sterownik_wyswietlacza/XLXI_1/regDI_mux0001<2>43
                                                       sterownik_wyswietlacza/XLXI_1/regDI_mux0001<2>43
    SLICE_X54Y44.SR      net (fanout=1)        0.630   sterownik_wyswietlacza/XLXI_1/regDI_mux0001<2>43
    SLICE_X54Y44.CLK     Tsrck                 0.910   sterownik_wyswietlacza/XLXI_1/regDI<5>
                                                       sterownik_wyswietlacza/XLXI_1/regDI_5
    -------------------------------------------------  ---------------------------
    Total                                      8.132ns (3.719ns logic, 4.413ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sterownik_wyswietlacza/XLXI_1/cntIdx_3 (FF)
  Destination:          sterownik_wyswietlacza/XLXI_1/regDI_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.755ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sterownik_wyswietlacza/XLXI_1/cntIdx_3 to sterownik_wyswietlacza/XLXI_1/regDI_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y68.XQ      Tcko                  0.592   sterownik_wyswietlacza/XLXI_1/cntIdx<3>
                                                       sterownik_wyswietlacza/XLXI_1/cntIdx_3
    SLICE_X55Y52.G1      net (fanout=10)       3.268   sterownik_wyswietlacza/XLXI_1/cntIdx<3>
    SLICE_X55Y52.Y       Tilo                  0.704   sterownik_wyswietlacza/XLXI_1/regDI_mux0001<4>26
                                                       sterownik_wyswietlacza/XLXI_1/regDI_mux0001<2>19
    SLICE_X54Y53.G2      net (fanout=1)        0.110   sterownik_wyswietlacza/XLXI_1/regDI_mux0001<2>19
    SLICE_X54Y53.Y       Tilo                  0.759   sterownik_wyswietlacza/XLXI_1/regDI_mux0001<2>43
                                                       sterownik_wyswietlacza/XLXI_1/regDI_mux0001<2>20
    SLICE_X54Y53.F3      net (fanout=1)        0.023   sterownik_wyswietlacza/XLXI_1/regDI_mux0001<2>20/O
    SLICE_X54Y53.X       Tilo                  0.759   sterownik_wyswietlacza/XLXI_1/regDI_mux0001<2>43
                                                       sterownik_wyswietlacza/XLXI_1/regDI_mux0001<2>43
    SLICE_X54Y44.SR      net (fanout=1)        0.630   sterownik_wyswietlacza/XLXI_1/regDI_mux0001<2>43
    SLICE_X54Y44.CLK     Tsrck                 0.910   sterownik_wyswietlacza/XLXI_1/regDI<5>
                                                       sterownik_wyswietlacza/XLXI_1/regDI_5
    -------------------------------------------------  ---------------------------
    Total                                      7.755ns (3.724ns logic, 4.031ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sterownik_wyswietlacza/XLXI_1/State_2 (FF)
  Destination:          sterownik_wyswietlacza/XLXI_1/regDI_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.406ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.105 - 0.111)
  Source Clock:         CLK_50_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sterownik_wyswietlacza/XLXI_1/State_2 to sterownik_wyswietlacza/XLXI_1/regDI_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y80.YQ      Tcko                  0.652   sterownik_wyswietlacza/XLXI_1/State<3>
                                                       sterownik_wyswietlacza/XLXI_1/State_2
    SLICE_X55Y76.F2      net (fanout=3)        0.758   sterownik_wyswietlacza/XLXI_1/State<2>
    SLICE_X55Y76.X       Tilo                  0.704   sterownik_wyswietlacza/XLXI_1/State<24>
                                                       sterownik_wyswietlacza/XLXI_1/regDI_or00001
    SLICE_X55Y58.F1      net (fanout=3)        1.359   sterownik_wyswietlacza/XLXI_1/regDI_or0000
    SLICE_X55Y58.X       Tilo                  0.704   sterownik_wyswietlacza/XLXI_1/regDI_or0002
                                                       sterownik_wyswietlacza/XLXI_1/regDI_or00021
    SLICE_X54Y53.F2      net (fanout=7)        0.930   sterownik_wyswietlacza/XLXI_1/regDI_or0002
    SLICE_X54Y53.X       Tilo                  0.759   sterownik_wyswietlacza/XLXI_1/regDI_mux0001<2>43
                                                       sterownik_wyswietlacza/XLXI_1/regDI_mux0001<2>43
    SLICE_X54Y44.SR      net (fanout=1)        0.630   sterownik_wyswietlacza/XLXI_1/regDI_mux0001<2>43
    SLICE_X54Y44.CLK     Tsrck                 0.910   sterownik_wyswietlacza/XLXI_1/regDI<5>
                                                       sterownik_wyswietlacza/XLXI_1/regDI_5
    -------------------------------------------------  ---------------------------
    Total                                      7.406ns (3.729ns logic, 3.677ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_50_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point port_szeregowy/XLXI_1/RxDO_5 (SLICE_X49Y19.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.986ns (requirement - (clock path skew + uncertainty - data path))
  Source:               port_szeregowy/XLXI_1/srRx_5 (FF)
  Destination:          port_szeregowy/XLXI_1/RxDO_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.980ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (0.010 - 0.016)
  Source Clock:         CLK_50_BUFGP rising at 20.000ns
  Destination Clock:    CLK_50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: port_szeregowy/XLXI_1/srRx_5 to port_szeregowy/XLXI_1/RxDO_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y19.XQ      Tcko                  0.474   port_szeregowy/XLXI_1/srRx<5>
                                                       port_szeregowy/XLXI_1/srRx_5
    SLICE_X49Y19.BX      net (fanout=2)        0.413   port_szeregowy/XLXI_1/srRx<5>
    SLICE_X49Y19.CLK     Tckdi       (-Th)    -0.093   start_value<5>
                                                       port_szeregowy/XLXI_1/RxDO_5
    -------------------------------------------------  ---------------------------
    Total                                      0.980ns (0.567ns logic, 0.413ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------

Paths for end point port_szeregowy/XLXI_1/srRx_3 (SLICE_X47Y21.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               port_szeregowy/XLXI_1/srRx_4 (FF)
  Destination:          port_szeregowy/XLXI_1/srRx_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.012ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.006 - 0.005)
  Source Clock:         CLK_50_BUFGP rising at 20.000ns
  Destination Clock:    CLK_50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: port_szeregowy/XLXI_1/srRx_4 to port_szeregowy/XLXI_1/srRx_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y19.YQ      Tcko                  0.522   port_szeregowy/XLXI_1/srRx<5>
                                                       port_szeregowy/XLXI_1/srRx_4
    SLICE_X47Y21.BX      net (fanout=2)        0.397   port_szeregowy/XLXI_1/srRx<4>
    SLICE_X47Y21.CLK     Tckdi       (-Th)    -0.093   port_szeregowy/XLXI_1/srRx<3>
                                                       port_szeregowy/XLXI_1/srRx_3
    -------------------------------------------------  ---------------------------
    Total                                      1.012ns (0.615ns logic, 0.397ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point port_szeregowy/XLXI_1/RxDO_2 (SLICE_X47Y20.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               port_szeregowy/XLXI_1/srRx_2 (FF)
  Destination:          port_szeregowy/XLXI_1/RxDO_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.025ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50_BUFGP rising at 20.000ns
  Destination Clock:    CLK_50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: port_szeregowy/XLXI_1/srRx_2 to port_szeregowy/XLXI_1/RxDO_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y21.YQ      Tcko                  0.470   port_szeregowy/XLXI_1/srRx<3>
                                                       port_szeregowy/XLXI_1/srRx_2
    SLICE_X47Y20.BY      net (fanout=2)        0.420   port_szeregowy/XLXI_1/srRx<2>
    SLICE_X47Y20.CLK     Tckdi       (-Th)    -0.135   start_value<3>
                                                       port_szeregowy/XLXI_1/RxDO_2
    -------------------------------------------------  ---------------------------
    Total                                      1.025ns (0.605ns logic, 0.420ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_50_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: sterownik_wyswietlacza/XLXI_1/regDnI/CLK
  Logical resource: sterownik_wyswietlacza/XLXI_1/regDnI/CK
  Location pin: SLICE_X64Y64.CLK
  Clock network: CLK_50_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: sterownik_wyswietlacza/XLXI_1/regDnI/CLK
  Logical resource: sterownik_wyswietlacza/XLXI_1/regDnI/CK
  Location pin: SLICE_X64Y64.CLK
  Clock network: CLK_50_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: sterownik_wyswietlacza/XLXI_1/regDnI/CLK
  Logical resource: sterownik_wyswietlacza/XLXI_1/regDnI/CK
  Location pin: SLICE_X64Y64.CLK
  Clock network: CLK_50_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_50         |    8.346|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2332 paths, 0 nets, and 810 connections

Design statistics:
   Minimum period:   8.346ns{1}   (Maximum frequency: 119.818MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 19 09:15:17 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4511 MB



