s     mmcm_ps_clk             I31       5590 -2147483648 -2147483648       5590
s     mmcm_ps_clk             I30       5590 -2147483648 -2147483648       5590
s     mmcm_ps_clk             I29       5590 -2147483648 -2147483648       5590
s     mmcm_ps_clk             I28       5590 -2147483648 -2147483648       5590
s             clk data_offset_1[0]       4240 -2147483648 -2147483648       4240
s             clk data_offset_1[1]       4240 -2147483648 -2147483648       4240
s             clk data_offset_1[2]       4240 -2147483648 -2147483648       4240
s             clk data_offset_1[3]       4240 -2147483648 -2147483648       4240
s             clk data_offset_1[4]       4240 -2147483648 -2147483648       4240
s             clk data_offset_1[5]       4240 -2147483648 -2147483648       4240
s             clk   phy_ctl_wd[0]       4240 -2147483648 -2147483648       4240
s             clk   phy_ctl_wd[1]       4240 -2147483648 -2147483648       4240
s             clk   phy_ctl_wd[2]       4240 -2147483648 -2147483648       4240
s             clk  phy_ctl_wd[17]       4240 -2147483648 -2147483648       4240
s             clk  phy_ctl_wd[18]       4240 -2147483648 -2147483648       4240
s             clk  phy_ctl_wd[19]       4240 -2147483648 -2147483648       4240
s             clk  phy_ctl_wd[20]       4240 -2147483648 -2147483648       4240
s             clk  phy_ctl_wd[21]       4240 -2147483648 -2147483648       4240
s             clk  phy_ctl_wd[22]       4240 -2147483648 -2147483648       4240
s             clk  phy_ctl_wd[23]       4240 -2147483648 -2147483648       4240
s             clk  phy_ctl_wd[24]       4240 -2147483648 -2147483648       4240
s             clk      phy_ctl_wr      10950 -2147483648 -2147483648      10950
s             clk             rst       9800 -2147483648 -2147483648       9800
t             clk   phy_ctl_wr_i2       2540 -2147483648 -2147483648       2540
t             clk data_offset_1_i2[0]       2540 -2147483648 -2147483648       2540
t             clk data_offset_1_i2[1]       2540 -2147483648 -2147483648       2540
t             clk data_offset_1_i2[2]       2540 -2147483648 -2147483648       2540
t             clk data_offset_1_i2[3]       2540 -2147483648 -2147483648       2540
t             clk data_offset_1_i2[4]       2540 -2147483648 -2147483648       2540
t             clk data_offset_1_i2[5]       2540 -2147483648 -2147483648       2540
t             clk phy_ctl_wd_i2[0]       2540 -2147483648 -2147483648       2540
t             clk phy_ctl_wd_i2[1]       2540 -2147483648 -2147483648       2540
t             clk phy_ctl_wd_i2[2]       2540 -2147483648 -2147483648       2540
t             clk phy_ctl_wd_i2[17]       2540 -2147483648 -2147483648       2540
t             clk phy_ctl_wd_i2[18]       2540 -2147483648 -2147483648       2540
t             clk phy_ctl_wd_i2[19]       2540 -2147483648 -2147483648       2540
t             clk phy_ctl_wd_i2[20]       2540 -2147483648 -2147483648       2540
t             clk phy_ctl_wd_i2[21]       2540 -2147483648 -2147483648       2540
t             clk phy_ctl_wd_i2[22]       2540 -2147483648 -2147483648       2540
t             clk phy_ctl_wd_i2[23]       2540 -2147483648 -2147483648       2540
t             clk phy_ctl_wd_i2[24]       2540 -2147483648 -2147483648       2540
c byte_sel_cnt[0]          pd_out       6350       6350 -2147483648 -2147483648
c byte_sel_cnt[1]          pd_out       4850       4850 -2147483648 -2147483648
t             clk          pd_out       8890 -2147483648 -2147483648       8890
