// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module unet_pvm_top_run (
        mamba_in_3_dout,
        mamba_in_3_empty_n,
        mamba_in_3_read,
        mamba_out_3_din,
        mamba_out_3_full_n,
        mamba_out_3_write,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_i,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_o,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_i,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_i,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_i,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_i,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_i,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_i,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_i,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o,
        ap_clk,
        ap_rst,
        ap_start,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_i_ap_vld,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_o_ap_vld,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_i_ap_vld,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o_ap_vld,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_i_ap_vld,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o_ap_vld,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_i_ap_vld,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o_ap_vld,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_i_ap_vld,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o_ap_vld,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_i_ap_vld,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o_ap_vld,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_i_ap_vld,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o_ap_vld,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_i_ap_vld,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o_ap_vld,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


input  [575:0] mamba_in_3_dout;
input   mamba_in_3_empty_n;
output   mamba_in_3_read;
output  [575:0] mamba_out_3_din;
input   mamba_out_3_full_n;
output   mamba_out_3_write;
input  [17:0] forward_int_stream_S6Params_0_stream_PixelVec_0_state_i;
output  [17:0] forward_int_stream_S6Params_0_stream_PixelVec_0_state_o;
input  [17:0] forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_i;
output  [17:0] forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o;
input  [17:0] forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_i;
output  [17:0] forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o;
input  [17:0] forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_i;
output  [17:0] forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o;
input  [17:0] forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_i;
output  [17:0] forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o;
input  [17:0] forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_i;
output  [17:0] forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o;
input  [17:0] forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_i;
output  [17:0] forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o;
input  [17:0] forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_i;
output  [17:0] forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o;
input   ap_clk;
input   ap_rst;
input   ap_start;
input   forward_int_stream_S6Params_0_stream_PixelVec_0_state_i_ap_vld;
output   forward_int_stream_S6Params_0_stream_PixelVec_0_state_o_ap_vld;
input   forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_i_ap_vld;
output   forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o_ap_vld;
input   forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_i_ap_vld;
output   forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o_ap_vld;
input   forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_i_ap_vld;
output   forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o_ap_vld;
input   forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_i_ap_vld;
output   forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o_ap_vld;
input   forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_i_ap_vld;
output   forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o_ap_vld;
input   forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_i_ap_vld;
output   forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o_ap_vld;
input   forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_i_ap_vld;
output   forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o_ap_vld;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    run_Loop_VITIS_LOOP_87_3_proc_U0_ap_start;
wire    run_Loop_VITIS_LOOP_87_3_proc_U0_ap_done;
wire    run_Loop_VITIS_LOOP_87_3_proc_U0_ap_continue;
wire    run_Loop_VITIS_LOOP_87_3_proc_U0_ap_idle;
wire    run_Loop_VITIS_LOOP_87_3_proc_U0_ap_ready;
wire   [17:0] run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_0;
wire   [17:0] run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_1;
wire   [17:0] run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_2;
wire   [17:0] run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_3;
wire   [17:0] run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_4;
wire   [17:0] run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_5;
wire   [17:0] run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_6;
wire   [17:0] run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_7;
wire   [17:0] run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_8;
wire   [17:0] run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_9;
wire   [17:0] run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_10;
wire   [17:0] run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_11;
wire   [17:0] run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_12;
wire   [17:0] run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_13;
wire   [17:0] run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_14;
wire   [17:0] run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_15;
wire   [17:0] run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_16;
wire   [17:0] run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_17;
wire   [17:0] run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_18;
wire   [17:0] run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_19;
wire   [17:0] run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_20;
wire   [17:0] run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_21;
wire   [17:0] run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_22;
wire   [17:0] run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_23;
wire    ap_channel_done_p_lcssa23143_loc_i_channel;
wire    p_lcssa23143_loc_i_channel_full_n;
reg    ap_sync_reg_channel_write_p_lcssa23143_loc_i_channel;
wire    ap_sync_channel_write_p_lcssa23143_loc_i_channel;
wire    split_input_U0_ap_start;
wire    split_input_U0_start_full_n;
wire    split_input_U0_ap_done;
wire    split_input_U0_ap_continue;
wire    split_input_U0_ap_idle;
wire    split_input_U0_ap_ready;
wire    split_input_U0_mamba_in_3_read;
wire   [575:0] split_input_U0_s_res_din;
wire    split_input_U0_s_res_write;
wire   [31:0] split_input_U0_s_res_num_data_valid;
wire   [31:0] split_input_U0_s_res_fifo_cap;
wire   [575:0] split_input_U0_s_in_norm_din;
wire    split_input_U0_s_in_norm_write;
wire   [31:0] split_input_U0_s_in_norm_num_data_valid;
wire   [31:0] split_input_U0_s_in_norm_fifo_cap;
wire    split_input_U0_start_out;
wire    split_input_U0_start_write;
wire    forward_21_U0_ap_start;
wire    forward_21_U0_ap_done;
wire    forward_21_U0_ap_continue;
wire    forward_21_U0_ap_idle;
wire    forward_21_U0_ap_ready;
wire    forward_21_U0_start_out;
wire    forward_21_U0_start_write;
wire    forward_21_U0_s_in_norm_read;
wire   [575:0] forward_21_U0_s_norm_out_din;
wire    forward_21_U0_s_norm_out_write;
wire    forward_4_U0_ap_start;
wire    forward_4_U0_ap_done;
wire    forward_4_U0_ap_continue;
wire    forward_4_U0_ap_idle;
wire    forward_4_U0_ap_ready;
wire    forward_4_U0_s_norm_out_read;
wire   [575:0] forward_4_U0_s_main_din;
wire    forward_4_U0_s_main_write;
wire   [31:0] forward_4_U0_s_main_num_data_valid;
wire   [31:0] forward_4_U0_s_main_fifo_cap;
wire   [575:0] forward_4_U0_s_gate_din;
wire    forward_4_U0_s_gate_write;
wire   [31:0] forward_4_U0_s_gate_num_data_valid;
wire   [31:0] forward_4_U0_s_gate_fifo_cap;
wire    forward_5_1_U0_ap_start;
wire    forward_5_1_U0_ap_done;
wire    forward_5_1_U0_ap_continue;
wire    forward_5_1_U0_ap_idle;
wire    forward_5_1_U0_ap_ready;
wire    forward_5_1_U0_s_main_read;
wire   [575:0] forward_5_1_U0_s_conv_out_din;
wire    forward_5_1_U0_s_conv_out_write;
wire   [31:0] forward_5_1_U0_s_conv_out_num_data_valid;
wire   [31:0] forward_5_1_U0_s_conv_out_fifo_cap;
wire    forward_5_1_U0_start_out;
wire    forward_5_1_U0_start_write;
wire    forward_U0_ap_start;
wire    forward_U0_ap_done;
wire    forward_U0_ap_continue;
wire    forward_U0_ap_idle;
wire    forward_U0_ap_ready;
wire    forward_U0_s_conv_out_read;
wire   [2303:0] forward_U0_s_params_fwd_din;
wire    forward_U0_s_params_fwd_write;
wire   [31:0] forward_U0_s_params_fwd_num_data_valid;
wire   [31:0] forward_U0_s_params_fwd_fifo_cap;
wire    forward_1_U0_ap_start;
wire    forward_1_U0_ap_done;
wire    forward_1_U0_ap_continue;
wire    forward_1_U0_ap_idle;
wire    forward_1_U0_ap_ready;
wire   [575:0] forward_1_U0_s_ssm_out_din;
wire    forward_1_U0_s_ssm_out_write;
wire   [31:0] forward_1_U0_s_ssm_out_num_data_valid;
wire   [31:0] forward_1_U0_s_ssm_out_fifo_cap;
wire    forward_1_U0_s_params_fwd_read;
wire   [17:0] forward_1_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_o;
wire    forward_1_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_o_ap_vld;
wire   [17:0] forward_1_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o;
wire    forward_1_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o_ap_vld;
wire   [17:0] forward_1_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o;
wire    forward_1_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o_ap_vld;
wire   [17:0] forward_1_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o;
wire    forward_1_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o_ap_vld;
wire   [17:0] forward_1_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o;
wire    forward_1_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o_ap_vld;
wire   [17:0] forward_1_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o;
wire    forward_1_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o_ap_vld;
wire   [17:0] forward_1_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o;
wire    forward_1_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o_ap_vld;
wire   [17:0] forward_1_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o;
wire    forward_1_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o_ap_vld;
wire    ap_sync_continue;
wire    forward_3_U0_ap_start;
wire    forward_3_U0_ap_done;
wire    forward_3_U0_ap_continue;
wire    forward_3_U0_ap_idle;
wire    forward_3_U0_ap_ready;
wire    forward_3_U0_s_ssm_out_read;
wire    forward_3_U0_s_gate_read;
wire    forward_3_U0_s_res_read;
wire   [575:0] forward_3_U0_mamba_out_3_din;
wire    forward_3_U0_mamba_out_3_write;
wire    p_lcssa94285_loc_i_channel_full_n;
wire   [17:0] p_lcssa94285_loc_i_channel_dout;
wire    p_lcssa94285_loc_i_channel_empty_n;
wire   [2:0] p_lcssa94285_loc_i_channel_num_data_valid;
wire   [2:0] p_lcssa94285_loc_i_channel_fifo_cap;
wire    p_lcssa93283_loc_i_channel_full_n;
wire   [17:0] p_lcssa93283_loc_i_channel_dout;
wire    p_lcssa93283_loc_i_channel_empty_n;
wire   [2:0] p_lcssa93283_loc_i_channel_num_data_valid;
wire   [2:0] p_lcssa93283_loc_i_channel_fifo_cap;
wire    p_lcssa92281_loc_i_channel_full_n;
wire   [17:0] p_lcssa92281_loc_i_channel_dout;
wire    p_lcssa92281_loc_i_channel_empty_n;
wire   [2:0] p_lcssa92281_loc_i_channel_num_data_valid;
wire   [2:0] p_lcssa92281_loc_i_channel_fifo_cap;
wire    p_lcssa91279_loc_i_channel_full_n;
wire   [17:0] p_lcssa91279_loc_i_channel_dout;
wire    p_lcssa91279_loc_i_channel_empty_n;
wire   [2:0] p_lcssa91279_loc_i_channel_num_data_valid;
wire   [2:0] p_lcssa91279_loc_i_channel_fifo_cap;
wire    p_lcssa90277_loc_i_channel_full_n;
wire   [17:0] p_lcssa90277_loc_i_channel_dout;
wire    p_lcssa90277_loc_i_channel_empty_n;
wire   [2:0] p_lcssa90277_loc_i_channel_num_data_valid;
wire   [2:0] p_lcssa90277_loc_i_channel_fifo_cap;
wire    p_lcssa89275_loc_i_channel_full_n;
wire   [17:0] p_lcssa89275_loc_i_channel_dout;
wire    p_lcssa89275_loc_i_channel_empty_n;
wire   [2:0] p_lcssa89275_loc_i_channel_num_data_valid;
wire   [2:0] p_lcssa89275_loc_i_channel_fifo_cap;
wire    p_lcssa88273_loc_i_channel_full_n;
wire   [17:0] p_lcssa88273_loc_i_channel_dout;
wire    p_lcssa88273_loc_i_channel_empty_n;
wire   [2:0] p_lcssa88273_loc_i_channel_num_data_valid;
wire   [2:0] p_lcssa88273_loc_i_channel_fifo_cap;
wire    p_lcssa87271_loc_i_channel_full_n;
wire   [17:0] p_lcssa87271_loc_i_channel_dout;
wire    p_lcssa87271_loc_i_channel_empty_n;
wire   [2:0] p_lcssa87271_loc_i_channel_num_data_valid;
wire   [2:0] p_lcssa87271_loc_i_channel_fifo_cap;
wire    p_lcssa62221_loc_i_channel_full_n;
wire   [17:0] p_lcssa62221_loc_i_channel_dout;
wire    p_lcssa62221_loc_i_channel_empty_n;
wire   [2:0] p_lcssa62221_loc_i_channel_num_data_valid;
wire   [2:0] p_lcssa62221_loc_i_channel_fifo_cap;
wire    p_lcssa61219_loc_i_channel_full_n;
wire   [17:0] p_lcssa61219_loc_i_channel_dout;
wire    p_lcssa61219_loc_i_channel_empty_n;
wire   [2:0] p_lcssa61219_loc_i_channel_num_data_valid;
wire   [2:0] p_lcssa61219_loc_i_channel_fifo_cap;
wire    p_lcssa60217_loc_i_channel_full_n;
wire   [17:0] p_lcssa60217_loc_i_channel_dout;
wire    p_lcssa60217_loc_i_channel_empty_n;
wire   [2:0] p_lcssa60217_loc_i_channel_num_data_valid;
wire   [2:0] p_lcssa60217_loc_i_channel_fifo_cap;
wire    p_lcssa59215_loc_i_channel_full_n;
wire   [17:0] p_lcssa59215_loc_i_channel_dout;
wire    p_lcssa59215_loc_i_channel_empty_n;
wire   [2:0] p_lcssa59215_loc_i_channel_num_data_valid;
wire   [2:0] p_lcssa59215_loc_i_channel_fifo_cap;
wire    p_lcssa58213_loc_i_channel_full_n;
wire   [17:0] p_lcssa58213_loc_i_channel_dout;
wire    p_lcssa58213_loc_i_channel_empty_n;
wire   [2:0] p_lcssa58213_loc_i_channel_num_data_valid;
wire   [2:0] p_lcssa58213_loc_i_channel_fifo_cap;
wire    p_lcssa57211_loc_i_channel_full_n;
wire   [17:0] p_lcssa57211_loc_i_channel_dout;
wire    p_lcssa57211_loc_i_channel_empty_n;
wire   [2:0] p_lcssa57211_loc_i_channel_num_data_valid;
wire   [2:0] p_lcssa57211_loc_i_channel_fifo_cap;
wire    p_lcssa56209_loc_i_channel_full_n;
wire   [17:0] p_lcssa56209_loc_i_channel_dout;
wire    p_lcssa56209_loc_i_channel_empty_n;
wire   [2:0] p_lcssa56209_loc_i_channel_num_data_valid;
wire   [2:0] p_lcssa56209_loc_i_channel_fifo_cap;
wire    p_lcssa55207_loc_i_channel_full_n;
wire   [17:0] p_lcssa55207_loc_i_channel_dout;
wire    p_lcssa55207_loc_i_channel_empty_n;
wire   [2:0] p_lcssa55207_loc_i_channel_num_data_valid;
wire   [2:0] p_lcssa55207_loc_i_channel_fifo_cap;
wire    p_lcssa30157_loc_i_channel_full_n;
wire   [17:0] p_lcssa30157_loc_i_channel_dout;
wire    p_lcssa30157_loc_i_channel_empty_n;
wire   [2:0] p_lcssa30157_loc_i_channel_num_data_valid;
wire   [2:0] p_lcssa30157_loc_i_channel_fifo_cap;
wire    p_lcssa29155_loc_i_channel_full_n;
wire   [17:0] p_lcssa29155_loc_i_channel_dout;
wire    p_lcssa29155_loc_i_channel_empty_n;
wire   [2:0] p_lcssa29155_loc_i_channel_num_data_valid;
wire   [2:0] p_lcssa29155_loc_i_channel_fifo_cap;
wire    p_lcssa28153_loc_i_channel_full_n;
wire   [17:0] p_lcssa28153_loc_i_channel_dout;
wire    p_lcssa28153_loc_i_channel_empty_n;
wire   [2:0] p_lcssa28153_loc_i_channel_num_data_valid;
wire   [2:0] p_lcssa28153_loc_i_channel_fifo_cap;
wire    p_lcssa27151_loc_i_channel_full_n;
wire   [17:0] p_lcssa27151_loc_i_channel_dout;
wire    p_lcssa27151_loc_i_channel_empty_n;
wire   [2:0] p_lcssa27151_loc_i_channel_num_data_valid;
wire   [2:0] p_lcssa27151_loc_i_channel_fifo_cap;
wire    p_lcssa26149_loc_i_channel_full_n;
wire   [17:0] p_lcssa26149_loc_i_channel_dout;
wire    p_lcssa26149_loc_i_channel_empty_n;
wire   [2:0] p_lcssa26149_loc_i_channel_num_data_valid;
wire   [2:0] p_lcssa26149_loc_i_channel_fifo_cap;
wire    p_lcssa25147_loc_i_channel_full_n;
wire   [17:0] p_lcssa25147_loc_i_channel_dout;
wire    p_lcssa25147_loc_i_channel_empty_n;
wire   [2:0] p_lcssa25147_loc_i_channel_num_data_valid;
wire   [2:0] p_lcssa25147_loc_i_channel_fifo_cap;
wire    p_lcssa24145_loc_i_channel_full_n;
wire   [17:0] p_lcssa24145_loc_i_channel_dout;
wire    p_lcssa24145_loc_i_channel_empty_n;
wire   [2:0] p_lcssa24145_loc_i_channel_num_data_valid;
wire   [2:0] p_lcssa24145_loc_i_channel_fifo_cap;
wire   [17:0] p_lcssa23143_loc_i_channel_dout;
wire    p_lcssa23143_loc_i_channel_empty_n;
wire   [2:0] p_lcssa23143_loc_i_channel_num_data_valid;
wire   [2:0] p_lcssa23143_loc_i_channel_fifo_cap;
wire    s_res_i_full_n;
wire   [575:0] s_res_i_dout;
wire    s_res_i_empty_n;
wire   [10:0] s_res_i_num_data_valid;
wire   [10:0] s_res_i_fifo_cap;
wire    s_in_norm_i_full_n;
wire   [575:0] s_in_norm_i_dout;
wire    s_in_norm_i_empty_n;
wire   [4:0] s_in_norm_i_num_data_valid;
wire   [4:0] s_in_norm_i_fifo_cap;
wire    s_norm_out_i_full_n;
wire   [575:0] s_norm_out_i_dout;
wire    s_norm_out_i_empty_n;
wire   [4:0] s_norm_out_i_num_data_valid;
wire   [4:0] s_norm_out_i_fifo_cap;
wire    s_main_i_full_n;
wire   [575:0] s_main_i_dout;
wire    s_main_i_empty_n;
wire   [4:0] s_main_i_num_data_valid;
wire   [4:0] s_main_i_fifo_cap;
wire    s_gate_i_full_n;
wire   [575:0] s_gate_i_dout;
wire    s_gate_i_empty_n;
wire   [10:0] s_gate_i_num_data_valid;
wire   [10:0] s_gate_i_fifo_cap;
wire    s_conv_out_i_full_n;
wire   [575:0] s_conv_out_i_dout;
wire    s_conv_out_i_empty_n;
wire   [4:0] s_conv_out_i_num_data_valid;
wire   [4:0] s_conv_out_i_fifo_cap;
wire    s_params_fwd_i_full_n;
wire   [2303:0] s_params_fwd_i_dout;
wire    s_params_fwd_i_empty_n;
wire   [4:0] s_params_fwd_i_num_data_valid;
wire   [4:0] s_params_fwd_i_fifo_cap;
wire    s_ssm_out_i_full_n;
wire   [575:0] s_ssm_out_i_dout;
wire    s_ssm_out_i_empty_n;
wire   [4:0] s_ssm_out_i_num_data_valid;
wire   [4:0] s_ssm_out_i_fifo_cap;
reg    ap_sync_done;
reg    ap_sync_ready;
reg    ap_sync_reg_run_Loop_VITIS_LOOP_87_3_proc_U0_ap_ready;
wire    ap_sync_run_Loop_VITIS_LOOP_87_3_proc_U0_ap_ready;
reg    ap_sync_reg_split_input_U0_ap_ready;
wire    ap_sync_split_input_U0_ap_ready;
reg    ap_sync_reg_forward_1_U0_ap_ready;
wire    ap_sync_forward_1_U0_ap_ready;
wire   [0:0] start_for_forward_21_U0_din;
wire    start_for_forward_21_U0_full_n;
wire   [0:0] start_for_forward_21_U0_dout;
wire    start_for_forward_21_U0_empty_n;
wire   [0:0] start_for_forward_3_U0_din;
wire    start_for_forward_3_U0_full_n;
wire   [0:0] start_for_forward_3_U0_dout;
wire    start_for_forward_3_U0_empty_n;
wire   [0:0] start_for_forward_4_U0_din;
wire    start_for_forward_4_U0_full_n;
wire   [0:0] start_for_forward_4_U0_dout;
wire    start_for_forward_4_U0_empty_n;
wire   [0:0] start_for_forward_U0_din;
wire    start_for_forward_U0_full_n;
wire   [0:0] start_for_forward_U0_dout;
wire    start_for_forward_U0_empty_n;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_channel_write_p_lcssa23143_loc_i_channel = 1'b0;
#0 ap_sync_reg_run_Loop_VITIS_LOOP_87_3_proc_U0_ap_ready = 1'b0;
#0 ap_sync_reg_split_input_U0_ap_ready = 1'b0;
#0 ap_sync_reg_forward_1_U0_ap_ready = 1'b0;
end

unet_pvm_top_run_Loop_VITIS_LOOP_87_3_proc run_Loop_VITIS_LOOP_87_3_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(run_Loop_VITIS_LOOP_87_3_proc_U0_ap_start),
    .ap_done(run_Loop_VITIS_LOOP_87_3_proc_U0_ap_done),
    .ap_continue(run_Loop_VITIS_LOOP_87_3_proc_U0_ap_continue),
    .ap_idle(run_Loop_VITIS_LOOP_87_3_proc_U0_ap_idle),
    .ap_ready(run_Loop_VITIS_LOOP_87_3_proc_U0_ap_ready),
    .ap_return_0(run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_0),
    .ap_return_1(run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_1),
    .ap_return_2(run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_2),
    .ap_return_3(run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_3),
    .ap_return_4(run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_4),
    .ap_return_5(run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_5),
    .ap_return_6(run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_6),
    .ap_return_7(run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_7),
    .ap_return_8(run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_8),
    .ap_return_9(run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_9),
    .ap_return_10(run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_10),
    .ap_return_11(run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_11),
    .ap_return_12(run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_12),
    .ap_return_13(run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_13),
    .ap_return_14(run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_14),
    .ap_return_15(run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_15),
    .ap_return_16(run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_16),
    .ap_return_17(run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_17),
    .ap_return_18(run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_18),
    .ap_return_19(run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_19),
    .ap_return_20(run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_20),
    .ap_return_21(run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_21),
    .ap_return_22(run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_22),
    .ap_return_23(run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_23)
);

unet_pvm_top_split_input split_input_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(split_input_U0_ap_start),
    .start_full_n(split_input_U0_start_full_n),
    .ap_done(split_input_U0_ap_done),
    .ap_continue(split_input_U0_ap_continue),
    .ap_idle(split_input_U0_ap_idle),
    .ap_ready(split_input_U0_ap_ready),
    .mamba_in_3_dout(mamba_in_3_dout),
    .mamba_in_3_empty_n(mamba_in_3_empty_n),
    .mamba_in_3_read(split_input_U0_mamba_in_3_read),
    .s_res_din(split_input_U0_s_res_din),
    .s_res_full_n(s_res_i_full_n),
    .s_res_write(split_input_U0_s_res_write),
    .s_res_num_data_valid(split_input_U0_s_res_num_data_valid),
    .s_res_fifo_cap(split_input_U0_s_res_fifo_cap),
    .s_in_norm_din(split_input_U0_s_in_norm_din),
    .s_in_norm_full_n(s_in_norm_i_full_n),
    .s_in_norm_write(split_input_U0_s_in_norm_write),
    .s_in_norm_num_data_valid(split_input_U0_s_in_norm_num_data_valid),
    .s_in_norm_fifo_cap(split_input_U0_s_in_norm_fifo_cap),
    .start_out(split_input_U0_start_out),
    .start_write(split_input_U0_start_write)
);

unet_pvm_top_forward_21 forward_21_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(forward_21_U0_ap_start),
    .start_full_n(start_for_forward_4_U0_full_n),
    .ap_done(forward_21_U0_ap_done),
    .ap_continue(forward_21_U0_ap_continue),
    .ap_idle(forward_21_U0_ap_idle),
    .ap_ready(forward_21_U0_ap_ready),
    .start_out(forward_21_U0_start_out),
    .start_write(forward_21_U0_start_write),
    .s_in_norm_dout(s_in_norm_i_dout),
    .s_in_norm_empty_n(s_in_norm_i_empty_n),
    .s_in_norm_read(forward_21_U0_s_in_norm_read),
    .s_in_norm_num_data_valid(s_in_norm_i_num_data_valid),
    .s_in_norm_fifo_cap(s_in_norm_i_fifo_cap),
    .s_norm_out_din(forward_21_U0_s_norm_out_din),
    .s_norm_out_full_n(s_norm_out_i_full_n),
    .s_norm_out_write(forward_21_U0_s_norm_out_write),
    .s_norm_out_num_data_valid(s_norm_out_i_num_data_valid),
    .s_norm_out_fifo_cap(s_norm_out_i_fifo_cap)
);

unet_pvm_top_forward_4 forward_4_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(forward_4_U0_ap_start),
    .ap_done(forward_4_U0_ap_done),
    .ap_continue(forward_4_U0_ap_continue),
    .ap_idle(forward_4_U0_ap_idle),
    .ap_ready(forward_4_U0_ap_ready),
    .s_norm_out_dout(s_norm_out_i_dout),
    .s_norm_out_empty_n(s_norm_out_i_empty_n),
    .s_norm_out_read(forward_4_U0_s_norm_out_read),
    .s_norm_out_num_data_valid(s_norm_out_i_num_data_valid),
    .s_norm_out_fifo_cap(s_norm_out_i_fifo_cap),
    .s_main_din(forward_4_U0_s_main_din),
    .s_main_full_n(s_main_i_full_n),
    .s_main_write(forward_4_U0_s_main_write),
    .s_main_num_data_valid(forward_4_U0_s_main_num_data_valid),
    .s_main_fifo_cap(forward_4_U0_s_main_fifo_cap),
    .s_gate_din(forward_4_U0_s_gate_din),
    .s_gate_full_n(s_gate_i_full_n),
    .s_gate_write(forward_4_U0_s_gate_write),
    .s_gate_num_data_valid(forward_4_U0_s_gate_num_data_valid),
    .s_gate_fifo_cap(forward_4_U0_s_gate_fifo_cap)
);

unet_pvm_top_forward_5_1 forward_5_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(forward_5_1_U0_ap_start),
    .start_full_n(start_for_forward_U0_full_n),
    .ap_done(forward_5_1_U0_ap_done),
    .ap_continue(forward_5_1_U0_ap_continue),
    .ap_idle(forward_5_1_U0_ap_idle),
    .ap_ready(forward_5_1_U0_ap_ready),
    .s_main_dout(s_main_i_dout),
    .s_main_empty_n(s_main_i_empty_n),
    .s_main_read(forward_5_1_U0_s_main_read),
    .s_main_num_data_valid(s_main_i_num_data_valid),
    .s_main_fifo_cap(s_main_i_fifo_cap),
    .s_conv_out_din(forward_5_1_U0_s_conv_out_din),
    .s_conv_out_full_n(s_conv_out_i_full_n),
    .s_conv_out_write(forward_5_1_U0_s_conv_out_write),
    .s_conv_out_num_data_valid(forward_5_1_U0_s_conv_out_num_data_valid),
    .s_conv_out_fifo_cap(forward_5_1_U0_s_conv_out_fifo_cap),
    .start_out(forward_5_1_U0_start_out),
    .start_write(forward_5_1_U0_start_write),
    .p_read(p_lcssa62221_loc_i_channel_dout),
    .p_read1(p_lcssa61219_loc_i_channel_dout),
    .p_read2(p_lcssa60217_loc_i_channel_dout),
    .p_read3(p_lcssa59215_loc_i_channel_dout),
    .p_read4(p_lcssa58213_loc_i_channel_dout),
    .p_read5(p_lcssa57211_loc_i_channel_dout),
    .p_read6(p_lcssa56209_loc_i_channel_dout),
    .p_read7(p_lcssa55207_loc_i_channel_dout),
    .p_read8(p_lcssa30157_loc_i_channel_dout),
    .p_read9(p_lcssa29155_loc_i_channel_dout),
    .p_read10(p_lcssa28153_loc_i_channel_dout),
    .p_read11(p_lcssa27151_loc_i_channel_dout),
    .p_read12(p_lcssa26149_loc_i_channel_dout),
    .p_read13(p_lcssa25147_loc_i_channel_dout),
    .p_read14(p_lcssa24145_loc_i_channel_dout),
    .p_read15(p_lcssa23143_loc_i_channel_dout),
    .p_read16(p_lcssa94285_loc_i_channel_dout),
    .p_read17(p_lcssa93283_loc_i_channel_dout),
    .p_read18(p_lcssa92281_loc_i_channel_dout),
    .p_read19(p_lcssa91279_loc_i_channel_dout),
    .p_read20(p_lcssa90277_loc_i_channel_dout),
    .p_read21(p_lcssa89275_loc_i_channel_dout),
    .p_read22(p_lcssa88273_loc_i_channel_dout),
    .p_read23(p_lcssa87271_loc_i_channel_dout)
);

unet_pvm_top_forward forward_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(forward_U0_ap_start),
    .ap_done(forward_U0_ap_done),
    .ap_continue(forward_U0_ap_continue),
    .ap_idle(forward_U0_ap_idle),
    .ap_ready(forward_U0_ap_ready),
    .s_conv_out_dout(s_conv_out_i_dout),
    .s_conv_out_empty_n(s_conv_out_i_empty_n),
    .s_conv_out_read(forward_U0_s_conv_out_read),
    .s_conv_out_num_data_valid(s_conv_out_i_num_data_valid),
    .s_conv_out_fifo_cap(s_conv_out_i_fifo_cap),
    .s_params_fwd_din(forward_U0_s_params_fwd_din),
    .s_params_fwd_full_n(s_params_fwd_i_full_n),
    .s_params_fwd_write(forward_U0_s_params_fwd_write),
    .s_params_fwd_num_data_valid(forward_U0_s_params_fwd_num_data_valid),
    .s_params_fwd_fifo_cap(forward_U0_s_params_fwd_fifo_cap)
);

unet_pvm_top_forward_1 forward_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(forward_1_U0_ap_start),
    .ap_done(forward_1_U0_ap_done),
    .ap_continue(forward_1_U0_ap_continue),
    .ap_idle(forward_1_U0_ap_idle),
    .ap_ready(forward_1_U0_ap_ready),
    .s_ssm_out_din(forward_1_U0_s_ssm_out_din),
    .s_ssm_out_full_n(s_ssm_out_i_full_n),
    .s_ssm_out_write(forward_1_U0_s_ssm_out_write),
    .s_ssm_out_num_data_valid(forward_1_U0_s_ssm_out_num_data_valid),
    .s_ssm_out_fifo_cap(forward_1_U0_s_ssm_out_fifo_cap),
    .s_params_fwd_dout(s_params_fwd_i_dout),
    .s_params_fwd_empty_n(s_params_fwd_i_empty_n),
    .s_params_fwd_read(forward_1_U0_s_params_fwd_read),
    .s_params_fwd_num_data_valid(s_params_fwd_i_num_data_valid),
    .s_params_fwd_fifo_cap(s_params_fwd_i_fifo_cap),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_i(forward_int_stream_S6Params_0_stream_PixelVec_0_state_i),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_o(forward_1_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_o),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_o_ap_vld(forward_1_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_o_ap_vld),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_i(forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_i),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o(forward_1_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o_ap_vld(forward_1_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o_ap_vld),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_i(forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_i),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o(forward_1_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o_ap_vld(forward_1_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o_ap_vld),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_i(forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_i),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o(forward_1_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o_ap_vld(forward_1_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o_ap_vld),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_i(forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_i),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o(forward_1_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o_ap_vld(forward_1_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o_ap_vld),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_i(forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_i),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o(forward_1_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o_ap_vld(forward_1_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o_ap_vld),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_i(forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_i),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o(forward_1_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o_ap_vld(forward_1_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o_ap_vld),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_i(forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_i),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o(forward_1_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o_ap_vld(forward_1_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o_ap_vld)
);

unet_pvm_top_forward_3 forward_3_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(forward_3_U0_ap_start),
    .ap_done(forward_3_U0_ap_done),
    .ap_continue(forward_3_U0_ap_continue),
    .ap_idle(forward_3_U0_ap_idle),
    .ap_ready(forward_3_U0_ap_ready),
    .s_ssm_out_dout(s_ssm_out_i_dout),
    .s_ssm_out_empty_n(s_ssm_out_i_empty_n),
    .s_ssm_out_read(forward_3_U0_s_ssm_out_read),
    .s_ssm_out_num_data_valid(s_ssm_out_i_num_data_valid),
    .s_ssm_out_fifo_cap(s_ssm_out_i_fifo_cap),
    .s_gate_dout(s_gate_i_dout),
    .s_gate_empty_n(s_gate_i_empty_n),
    .s_gate_read(forward_3_U0_s_gate_read),
    .s_gate_num_data_valid(s_gate_i_num_data_valid),
    .s_gate_fifo_cap(s_gate_i_fifo_cap),
    .s_res_dout(s_res_i_dout),
    .s_res_empty_n(s_res_i_empty_n),
    .s_res_read(forward_3_U0_s_res_read),
    .s_res_num_data_valid(s_res_i_num_data_valid),
    .s_res_fifo_cap(s_res_i_fifo_cap),
    .mamba_out_3_din(forward_3_U0_mamba_out_3_din),
    .mamba_out_3_full_n(mamba_out_3_full_n),
    .mamba_out_3_write(forward_3_U0_mamba_out_3_write)
);

unet_pvm_top_fifo_w18_d4_S_x1 p_lcssa94285_loc_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_0),
    .if_full_n(p_lcssa94285_loc_i_channel_full_n),
    .if_write(ap_channel_done_p_lcssa23143_loc_i_channel),
    .if_dout(p_lcssa94285_loc_i_channel_dout),
    .if_empty_n(p_lcssa94285_loc_i_channel_empty_n),
    .if_read(forward_5_1_U0_ap_ready),
    .if_num_data_valid(p_lcssa94285_loc_i_channel_num_data_valid),
    .if_fifo_cap(p_lcssa94285_loc_i_channel_fifo_cap)
);

unet_pvm_top_fifo_w18_d4_S_x1 p_lcssa93283_loc_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_1),
    .if_full_n(p_lcssa93283_loc_i_channel_full_n),
    .if_write(ap_channel_done_p_lcssa23143_loc_i_channel),
    .if_dout(p_lcssa93283_loc_i_channel_dout),
    .if_empty_n(p_lcssa93283_loc_i_channel_empty_n),
    .if_read(forward_5_1_U0_ap_ready),
    .if_num_data_valid(p_lcssa93283_loc_i_channel_num_data_valid),
    .if_fifo_cap(p_lcssa93283_loc_i_channel_fifo_cap)
);

unet_pvm_top_fifo_w18_d4_S_x1 p_lcssa92281_loc_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_2),
    .if_full_n(p_lcssa92281_loc_i_channel_full_n),
    .if_write(ap_channel_done_p_lcssa23143_loc_i_channel),
    .if_dout(p_lcssa92281_loc_i_channel_dout),
    .if_empty_n(p_lcssa92281_loc_i_channel_empty_n),
    .if_read(forward_5_1_U0_ap_ready),
    .if_num_data_valid(p_lcssa92281_loc_i_channel_num_data_valid),
    .if_fifo_cap(p_lcssa92281_loc_i_channel_fifo_cap)
);

unet_pvm_top_fifo_w18_d4_S_x1 p_lcssa91279_loc_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_3),
    .if_full_n(p_lcssa91279_loc_i_channel_full_n),
    .if_write(ap_channel_done_p_lcssa23143_loc_i_channel),
    .if_dout(p_lcssa91279_loc_i_channel_dout),
    .if_empty_n(p_lcssa91279_loc_i_channel_empty_n),
    .if_read(forward_5_1_U0_ap_ready),
    .if_num_data_valid(p_lcssa91279_loc_i_channel_num_data_valid),
    .if_fifo_cap(p_lcssa91279_loc_i_channel_fifo_cap)
);

unet_pvm_top_fifo_w18_d4_S_x1 p_lcssa90277_loc_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_4),
    .if_full_n(p_lcssa90277_loc_i_channel_full_n),
    .if_write(ap_channel_done_p_lcssa23143_loc_i_channel),
    .if_dout(p_lcssa90277_loc_i_channel_dout),
    .if_empty_n(p_lcssa90277_loc_i_channel_empty_n),
    .if_read(forward_5_1_U0_ap_ready),
    .if_num_data_valid(p_lcssa90277_loc_i_channel_num_data_valid),
    .if_fifo_cap(p_lcssa90277_loc_i_channel_fifo_cap)
);

unet_pvm_top_fifo_w18_d4_S_x1 p_lcssa89275_loc_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_5),
    .if_full_n(p_lcssa89275_loc_i_channel_full_n),
    .if_write(ap_channel_done_p_lcssa23143_loc_i_channel),
    .if_dout(p_lcssa89275_loc_i_channel_dout),
    .if_empty_n(p_lcssa89275_loc_i_channel_empty_n),
    .if_read(forward_5_1_U0_ap_ready),
    .if_num_data_valid(p_lcssa89275_loc_i_channel_num_data_valid),
    .if_fifo_cap(p_lcssa89275_loc_i_channel_fifo_cap)
);

unet_pvm_top_fifo_w18_d4_S_x1 p_lcssa88273_loc_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_6),
    .if_full_n(p_lcssa88273_loc_i_channel_full_n),
    .if_write(ap_channel_done_p_lcssa23143_loc_i_channel),
    .if_dout(p_lcssa88273_loc_i_channel_dout),
    .if_empty_n(p_lcssa88273_loc_i_channel_empty_n),
    .if_read(forward_5_1_U0_ap_ready),
    .if_num_data_valid(p_lcssa88273_loc_i_channel_num_data_valid),
    .if_fifo_cap(p_lcssa88273_loc_i_channel_fifo_cap)
);

unet_pvm_top_fifo_w18_d4_S_x1 p_lcssa87271_loc_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_7),
    .if_full_n(p_lcssa87271_loc_i_channel_full_n),
    .if_write(ap_channel_done_p_lcssa23143_loc_i_channel),
    .if_dout(p_lcssa87271_loc_i_channel_dout),
    .if_empty_n(p_lcssa87271_loc_i_channel_empty_n),
    .if_read(forward_5_1_U0_ap_ready),
    .if_num_data_valid(p_lcssa87271_loc_i_channel_num_data_valid),
    .if_fifo_cap(p_lcssa87271_loc_i_channel_fifo_cap)
);

unet_pvm_top_fifo_w18_d4_S_x1 p_lcssa62221_loc_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_8),
    .if_full_n(p_lcssa62221_loc_i_channel_full_n),
    .if_write(ap_channel_done_p_lcssa23143_loc_i_channel),
    .if_dout(p_lcssa62221_loc_i_channel_dout),
    .if_empty_n(p_lcssa62221_loc_i_channel_empty_n),
    .if_read(forward_5_1_U0_ap_ready),
    .if_num_data_valid(p_lcssa62221_loc_i_channel_num_data_valid),
    .if_fifo_cap(p_lcssa62221_loc_i_channel_fifo_cap)
);

unet_pvm_top_fifo_w18_d4_S_x1 p_lcssa61219_loc_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_9),
    .if_full_n(p_lcssa61219_loc_i_channel_full_n),
    .if_write(ap_channel_done_p_lcssa23143_loc_i_channel),
    .if_dout(p_lcssa61219_loc_i_channel_dout),
    .if_empty_n(p_lcssa61219_loc_i_channel_empty_n),
    .if_read(forward_5_1_U0_ap_ready),
    .if_num_data_valid(p_lcssa61219_loc_i_channel_num_data_valid),
    .if_fifo_cap(p_lcssa61219_loc_i_channel_fifo_cap)
);

unet_pvm_top_fifo_w18_d4_S_x1 p_lcssa60217_loc_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_10),
    .if_full_n(p_lcssa60217_loc_i_channel_full_n),
    .if_write(ap_channel_done_p_lcssa23143_loc_i_channel),
    .if_dout(p_lcssa60217_loc_i_channel_dout),
    .if_empty_n(p_lcssa60217_loc_i_channel_empty_n),
    .if_read(forward_5_1_U0_ap_ready),
    .if_num_data_valid(p_lcssa60217_loc_i_channel_num_data_valid),
    .if_fifo_cap(p_lcssa60217_loc_i_channel_fifo_cap)
);

unet_pvm_top_fifo_w18_d4_S_x1 p_lcssa59215_loc_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_11),
    .if_full_n(p_lcssa59215_loc_i_channel_full_n),
    .if_write(ap_channel_done_p_lcssa23143_loc_i_channel),
    .if_dout(p_lcssa59215_loc_i_channel_dout),
    .if_empty_n(p_lcssa59215_loc_i_channel_empty_n),
    .if_read(forward_5_1_U0_ap_ready),
    .if_num_data_valid(p_lcssa59215_loc_i_channel_num_data_valid),
    .if_fifo_cap(p_lcssa59215_loc_i_channel_fifo_cap)
);

unet_pvm_top_fifo_w18_d4_S_x1 p_lcssa58213_loc_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_12),
    .if_full_n(p_lcssa58213_loc_i_channel_full_n),
    .if_write(ap_channel_done_p_lcssa23143_loc_i_channel),
    .if_dout(p_lcssa58213_loc_i_channel_dout),
    .if_empty_n(p_lcssa58213_loc_i_channel_empty_n),
    .if_read(forward_5_1_U0_ap_ready),
    .if_num_data_valid(p_lcssa58213_loc_i_channel_num_data_valid),
    .if_fifo_cap(p_lcssa58213_loc_i_channel_fifo_cap)
);

unet_pvm_top_fifo_w18_d4_S_x1 p_lcssa57211_loc_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_13),
    .if_full_n(p_lcssa57211_loc_i_channel_full_n),
    .if_write(ap_channel_done_p_lcssa23143_loc_i_channel),
    .if_dout(p_lcssa57211_loc_i_channel_dout),
    .if_empty_n(p_lcssa57211_loc_i_channel_empty_n),
    .if_read(forward_5_1_U0_ap_ready),
    .if_num_data_valid(p_lcssa57211_loc_i_channel_num_data_valid),
    .if_fifo_cap(p_lcssa57211_loc_i_channel_fifo_cap)
);

unet_pvm_top_fifo_w18_d4_S_x1 p_lcssa56209_loc_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_14),
    .if_full_n(p_lcssa56209_loc_i_channel_full_n),
    .if_write(ap_channel_done_p_lcssa23143_loc_i_channel),
    .if_dout(p_lcssa56209_loc_i_channel_dout),
    .if_empty_n(p_lcssa56209_loc_i_channel_empty_n),
    .if_read(forward_5_1_U0_ap_ready),
    .if_num_data_valid(p_lcssa56209_loc_i_channel_num_data_valid),
    .if_fifo_cap(p_lcssa56209_loc_i_channel_fifo_cap)
);

unet_pvm_top_fifo_w18_d4_S_x1 p_lcssa55207_loc_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_15),
    .if_full_n(p_lcssa55207_loc_i_channel_full_n),
    .if_write(ap_channel_done_p_lcssa23143_loc_i_channel),
    .if_dout(p_lcssa55207_loc_i_channel_dout),
    .if_empty_n(p_lcssa55207_loc_i_channel_empty_n),
    .if_read(forward_5_1_U0_ap_ready),
    .if_num_data_valid(p_lcssa55207_loc_i_channel_num_data_valid),
    .if_fifo_cap(p_lcssa55207_loc_i_channel_fifo_cap)
);

unet_pvm_top_fifo_w18_d4_S_x1 p_lcssa30157_loc_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_16),
    .if_full_n(p_lcssa30157_loc_i_channel_full_n),
    .if_write(ap_channel_done_p_lcssa23143_loc_i_channel),
    .if_dout(p_lcssa30157_loc_i_channel_dout),
    .if_empty_n(p_lcssa30157_loc_i_channel_empty_n),
    .if_read(forward_5_1_U0_ap_ready),
    .if_num_data_valid(p_lcssa30157_loc_i_channel_num_data_valid),
    .if_fifo_cap(p_lcssa30157_loc_i_channel_fifo_cap)
);

unet_pvm_top_fifo_w18_d4_S_x1 p_lcssa29155_loc_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_17),
    .if_full_n(p_lcssa29155_loc_i_channel_full_n),
    .if_write(ap_channel_done_p_lcssa23143_loc_i_channel),
    .if_dout(p_lcssa29155_loc_i_channel_dout),
    .if_empty_n(p_lcssa29155_loc_i_channel_empty_n),
    .if_read(forward_5_1_U0_ap_ready),
    .if_num_data_valid(p_lcssa29155_loc_i_channel_num_data_valid),
    .if_fifo_cap(p_lcssa29155_loc_i_channel_fifo_cap)
);

unet_pvm_top_fifo_w18_d4_S_x1 p_lcssa28153_loc_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_18),
    .if_full_n(p_lcssa28153_loc_i_channel_full_n),
    .if_write(ap_channel_done_p_lcssa23143_loc_i_channel),
    .if_dout(p_lcssa28153_loc_i_channel_dout),
    .if_empty_n(p_lcssa28153_loc_i_channel_empty_n),
    .if_read(forward_5_1_U0_ap_ready),
    .if_num_data_valid(p_lcssa28153_loc_i_channel_num_data_valid),
    .if_fifo_cap(p_lcssa28153_loc_i_channel_fifo_cap)
);

unet_pvm_top_fifo_w18_d4_S_x1 p_lcssa27151_loc_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_19),
    .if_full_n(p_lcssa27151_loc_i_channel_full_n),
    .if_write(ap_channel_done_p_lcssa23143_loc_i_channel),
    .if_dout(p_lcssa27151_loc_i_channel_dout),
    .if_empty_n(p_lcssa27151_loc_i_channel_empty_n),
    .if_read(forward_5_1_U0_ap_ready),
    .if_num_data_valid(p_lcssa27151_loc_i_channel_num_data_valid),
    .if_fifo_cap(p_lcssa27151_loc_i_channel_fifo_cap)
);

unet_pvm_top_fifo_w18_d4_S_x1 p_lcssa26149_loc_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_20),
    .if_full_n(p_lcssa26149_loc_i_channel_full_n),
    .if_write(ap_channel_done_p_lcssa23143_loc_i_channel),
    .if_dout(p_lcssa26149_loc_i_channel_dout),
    .if_empty_n(p_lcssa26149_loc_i_channel_empty_n),
    .if_read(forward_5_1_U0_ap_ready),
    .if_num_data_valid(p_lcssa26149_loc_i_channel_num_data_valid),
    .if_fifo_cap(p_lcssa26149_loc_i_channel_fifo_cap)
);

unet_pvm_top_fifo_w18_d4_S_x1 p_lcssa25147_loc_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_21),
    .if_full_n(p_lcssa25147_loc_i_channel_full_n),
    .if_write(ap_channel_done_p_lcssa23143_loc_i_channel),
    .if_dout(p_lcssa25147_loc_i_channel_dout),
    .if_empty_n(p_lcssa25147_loc_i_channel_empty_n),
    .if_read(forward_5_1_U0_ap_ready),
    .if_num_data_valid(p_lcssa25147_loc_i_channel_num_data_valid),
    .if_fifo_cap(p_lcssa25147_loc_i_channel_fifo_cap)
);

unet_pvm_top_fifo_w18_d4_S_x1 p_lcssa24145_loc_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_22),
    .if_full_n(p_lcssa24145_loc_i_channel_full_n),
    .if_write(ap_channel_done_p_lcssa23143_loc_i_channel),
    .if_dout(p_lcssa24145_loc_i_channel_dout),
    .if_empty_n(p_lcssa24145_loc_i_channel_empty_n),
    .if_read(forward_5_1_U0_ap_ready),
    .if_num_data_valid(p_lcssa24145_loc_i_channel_num_data_valid),
    .if_fifo_cap(p_lcssa24145_loc_i_channel_fifo_cap)
);

unet_pvm_top_fifo_w18_d4_S_x1 p_lcssa23143_loc_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(run_Loop_VITIS_LOOP_87_3_proc_U0_ap_return_23),
    .if_full_n(p_lcssa23143_loc_i_channel_full_n),
    .if_write(ap_channel_done_p_lcssa23143_loc_i_channel),
    .if_dout(p_lcssa23143_loc_i_channel_dout),
    .if_empty_n(p_lcssa23143_loc_i_channel_empty_n),
    .if_read(forward_5_1_U0_ap_ready),
    .if_num_data_valid(p_lcssa23143_loc_i_channel_num_data_valid),
    .if_fifo_cap(p_lcssa23143_loc_i_channel_fifo_cap)
);

unet_pvm_top_fifo_w576_d1024_A_x1 s_res_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(split_input_U0_s_res_din),
    .if_full_n(s_res_i_full_n),
    .if_write(split_input_U0_s_res_write),
    .if_dout(s_res_i_dout),
    .if_empty_n(s_res_i_empty_n),
    .if_read(forward_3_U0_s_res_read),
    .if_num_data_valid(s_res_i_num_data_valid),
    .if_fifo_cap(s_res_i_fifo_cap)
);

unet_pvm_top_fifo_w576_d16_A_x1 s_in_norm_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(split_input_U0_s_in_norm_din),
    .if_full_n(s_in_norm_i_full_n),
    .if_write(split_input_U0_s_in_norm_write),
    .if_dout(s_in_norm_i_dout),
    .if_empty_n(s_in_norm_i_empty_n),
    .if_read(forward_21_U0_s_in_norm_read),
    .if_num_data_valid(s_in_norm_i_num_data_valid),
    .if_fifo_cap(s_in_norm_i_fifo_cap)
);

unet_pvm_top_fifo_w576_d16_A_x1 s_norm_out_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(forward_21_U0_s_norm_out_din),
    .if_full_n(s_norm_out_i_full_n),
    .if_write(forward_21_U0_s_norm_out_write),
    .if_dout(s_norm_out_i_dout),
    .if_empty_n(s_norm_out_i_empty_n),
    .if_read(forward_4_U0_s_norm_out_read),
    .if_num_data_valid(s_norm_out_i_num_data_valid),
    .if_fifo_cap(s_norm_out_i_fifo_cap)
);

unet_pvm_top_fifo_w576_d16_A_x1 s_main_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(forward_4_U0_s_main_din),
    .if_full_n(s_main_i_full_n),
    .if_write(forward_4_U0_s_main_write),
    .if_dout(s_main_i_dout),
    .if_empty_n(s_main_i_empty_n),
    .if_read(forward_5_1_U0_s_main_read),
    .if_num_data_valid(s_main_i_num_data_valid),
    .if_fifo_cap(s_main_i_fifo_cap)
);

unet_pvm_top_fifo_w576_d1024_A_x1 s_gate_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(forward_4_U0_s_gate_din),
    .if_full_n(s_gate_i_full_n),
    .if_write(forward_4_U0_s_gate_write),
    .if_dout(s_gate_i_dout),
    .if_empty_n(s_gate_i_empty_n),
    .if_read(forward_3_U0_s_gate_read),
    .if_num_data_valid(s_gate_i_num_data_valid),
    .if_fifo_cap(s_gate_i_fifo_cap)
);

unet_pvm_top_fifo_w576_d16_A_x1 s_conv_out_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(forward_5_1_U0_s_conv_out_din),
    .if_full_n(s_conv_out_i_full_n),
    .if_write(forward_5_1_U0_s_conv_out_write),
    .if_dout(s_conv_out_i_dout),
    .if_empty_n(s_conv_out_i_empty_n),
    .if_read(forward_U0_s_conv_out_read),
    .if_num_data_valid(s_conv_out_i_num_data_valid),
    .if_fifo_cap(s_conv_out_i_fifo_cap)
);

unet_pvm_top_fifo_w2304_d16_A_x1 s_params_fwd_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(forward_U0_s_params_fwd_din),
    .if_full_n(s_params_fwd_i_full_n),
    .if_write(forward_U0_s_params_fwd_write),
    .if_dout(s_params_fwd_i_dout),
    .if_empty_n(s_params_fwd_i_empty_n),
    .if_read(forward_1_U0_s_params_fwd_read),
    .if_num_data_valid(s_params_fwd_i_num_data_valid),
    .if_fifo_cap(s_params_fwd_i_fifo_cap)
);

unet_pvm_top_fifo_w576_d16_A_x1 s_ssm_out_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(forward_1_U0_s_ssm_out_din),
    .if_full_n(s_ssm_out_i_full_n),
    .if_write(forward_1_U0_s_ssm_out_write),
    .if_dout(s_ssm_out_i_dout),
    .if_empty_n(s_ssm_out_i_empty_n),
    .if_read(forward_3_U0_s_ssm_out_read),
    .if_num_data_valid(s_ssm_out_i_num_data_valid),
    .if_fifo_cap(s_ssm_out_i_fifo_cap)
);

unet_pvm_top_start_for_forward_21_U0 start_for_forward_21_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_forward_21_U0_din),
    .if_full_n(start_for_forward_21_U0_full_n),
    .if_write(split_input_U0_start_write),
    .if_dout(start_for_forward_21_U0_dout),
    .if_empty_n(start_for_forward_21_U0_empty_n),
    .if_read(forward_21_U0_ap_ready)
);

unet_pvm_top_start_for_forward_3_U0 start_for_forward_3_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_forward_3_U0_din),
    .if_full_n(start_for_forward_3_U0_full_n),
    .if_write(split_input_U0_start_write),
    .if_dout(start_for_forward_3_U0_dout),
    .if_empty_n(start_for_forward_3_U0_empty_n),
    .if_read(forward_3_U0_ap_ready)
);

unet_pvm_top_start_for_forward_4_U0 start_for_forward_4_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_forward_4_U0_din),
    .if_full_n(start_for_forward_4_U0_full_n),
    .if_write(forward_21_U0_start_write),
    .if_dout(start_for_forward_4_U0_dout),
    .if_empty_n(start_for_forward_4_U0_empty_n),
    .if_read(forward_4_U0_ap_ready)
);

unet_pvm_top_start_for_forward_U0 start_for_forward_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_forward_U0_din),
    .if_full_n(start_for_forward_U0_full_n),
    .if_write(forward_5_1_U0_start_write),
    .if_dout(start_for_forward_U0_dout),
    .if_empty_n(start_for_forward_U0_empty_n),
    .if_read(forward_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_p_lcssa23143_loc_i_channel <= 1'b0;
    end else begin
        if (((run_Loop_VITIS_LOOP_87_3_proc_U0_ap_done & run_Loop_VITIS_LOOP_87_3_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_p_lcssa23143_loc_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_p_lcssa23143_loc_i_channel <= ap_sync_channel_write_p_lcssa23143_loc_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_forward_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_forward_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_forward_1_U0_ap_ready <= ap_sync_forward_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_run_Loop_VITIS_LOOP_87_3_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_run_Loop_VITIS_LOOP_87_3_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_run_Loop_VITIS_LOOP_87_3_proc_U0_ap_ready <= ap_sync_run_Loop_VITIS_LOOP_87_3_proc_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_split_input_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_split_input_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_split_input_U0_ap_ready <= ap_sync_split_input_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    ap_sync_done <= (forward_3_U0_ap_done & forward_1_U0_ap_done & ~ap_sync_continue);
end

always @ (posedge ap_clk) begin
    ap_sync_ready <= (~ap_sync_ready & ap_sync_split_input_U0_ap_ready & ap_sync_run_Loop_VITIS_LOOP_87_3_proc_U0_ap_ready & ap_sync_forward_1_U0_ap_ready & ap_start);
end

assign ap_channel_done_p_lcssa23143_loc_i_channel = (run_Loop_VITIS_LOOP_87_3_proc_U0_ap_done & (ap_sync_reg_channel_write_p_lcssa23143_loc_i_channel ^ 1'b1));

assign ap_done = ap_sync_done;

assign ap_idle = (split_input_U0_ap_idle & run_Loop_VITIS_LOOP_87_3_proc_U0_ap_idle & forward_U0_ap_idle & forward_5_1_U0_ap_idle & forward_4_U0_ap_idle & forward_3_U0_ap_idle & forward_21_U0_ap_idle & forward_1_U0_ap_idle & (p_lcssa94285_loc_i_channel_empty_n ^ 1'b1));

assign ap_ready = ap_sync_ready;

assign ap_sync_channel_write_p_lcssa23143_loc_i_channel = ((p_lcssa23143_loc_i_channel_full_n & ap_channel_done_p_lcssa23143_loc_i_channel) | ap_sync_reg_channel_write_p_lcssa23143_loc_i_channel);

assign ap_sync_continue = (ap_sync_done & ap_continue);

assign ap_sync_forward_1_U0_ap_ready = (forward_1_U0_ap_ready | ap_sync_reg_forward_1_U0_ap_ready);

assign ap_sync_run_Loop_VITIS_LOOP_87_3_proc_U0_ap_ready = (run_Loop_VITIS_LOOP_87_3_proc_U0_ap_ready | ap_sync_reg_run_Loop_VITIS_LOOP_87_3_proc_U0_ap_ready);

assign ap_sync_split_input_U0_ap_ready = (split_input_U0_ap_ready | ap_sync_reg_split_input_U0_ap_ready);

assign forward_1_U0_ap_continue = ap_sync_continue;

assign forward_1_U0_ap_start = ((ap_sync_reg_forward_1_U0_ap_ready ^ 1'b1) & ~ap_sync_ready & ap_start);

assign forward_1_U0_s_ssm_out_fifo_cap = s_ssm_out_i_fifo_cap;

assign forward_1_U0_s_ssm_out_num_data_valid = s_ssm_out_i_num_data_valid;

assign forward_21_U0_ap_continue = 1'b1;

assign forward_21_U0_ap_start = start_for_forward_21_U0_empty_n;

assign forward_3_U0_ap_continue = ap_sync_continue;

assign forward_3_U0_ap_start = start_for_forward_3_U0_empty_n;

assign forward_4_U0_ap_continue = 1'b1;

assign forward_4_U0_ap_start = start_for_forward_4_U0_empty_n;

assign forward_4_U0_s_gate_fifo_cap = s_gate_i_fifo_cap;

assign forward_4_U0_s_gate_num_data_valid = s_gate_i_num_data_valid;

assign forward_4_U0_s_main_fifo_cap = s_main_i_fifo_cap;

assign forward_4_U0_s_main_num_data_valid = s_main_i_num_data_valid;

assign forward_5_1_U0_ap_continue = 1'b1;

assign forward_5_1_U0_ap_start = p_lcssa94285_loc_i_channel_empty_n;

assign forward_5_1_U0_s_conv_out_fifo_cap = s_conv_out_i_fifo_cap;

assign forward_5_1_U0_s_conv_out_num_data_valid = s_conv_out_i_num_data_valid;

assign forward_U0_ap_continue = 1'b1;

assign forward_U0_ap_start = start_for_forward_U0_empty_n;

assign forward_U0_s_params_fwd_fifo_cap = s_params_fwd_i_fifo_cap;

assign forward_U0_s_params_fwd_num_data_valid = s_params_fwd_i_num_data_valid;

assign forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o = forward_1_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o;

assign forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o_ap_vld = forward_1_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o_ap_vld;

assign forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o = forward_1_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o;

assign forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o_ap_vld = forward_1_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o_ap_vld;

assign forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o = forward_1_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o;

assign forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o_ap_vld = forward_1_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o_ap_vld;

assign forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o = forward_1_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o;

assign forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o_ap_vld = forward_1_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o_ap_vld;

assign forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o = forward_1_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o;

assign forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o_ap_vld = forward_1_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o_ap_vld;

assign forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o = forward_1_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o;

assign forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o_ap_vld = forward_1_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o_ap_vld;

assign forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o = forward_1_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o;

assign forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o_ap_vld = forward_1_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o_ap_vld;

assign forward_int_stream_S6Params_0_stream_PixelVec_0_state_o = forward_1_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_o;

assign forward_int_stream_S6Params_0_stream_PixelVec_0_state_o_ap_vld = forward_1_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_o_ap_vld;

assign mamba_in_3_read = split_input_U0_mamba_in_3_read;

assign mamba_out_3_din = forward_3_U0_mamba_out_3_din;

assign mamba_out_3_write = forward_3_U0_mamba_out_3_write;

assign run_Loop_VITIS_LOOP_87_3_proc_U0_ap_continue = ap_sync_channel_write_p_lcssa23143_loc_i_channel;

assign run_Loop_VITIS_LOOP_87_3_proc_U0_ap_start = ((ap_sync_reg_run_Loop_VITIS_LOOP_87_3_proc_U0_ap_ready ^ 1'b1) & ~ap_sync_ready & ap_start);

assign split_input_U0_ap_continue = 1'b1;

assign split_input_U0_ap_start = ((ap_sync_reg_split_input_U0_ap_ready ^ 1'b1) & ~ap_sync_ready & ap_start);

assign split_input_U0_s_in_norm_fifo_cap = s_in_norm_i_fifo_cap;

assign split_input_U0_s_in_norm_num_data_valid = s_in_norm_i_num_data_valid;

assign split_input_U0_s_res_fifo_cap = s_res_i_fifo_cap;

assign split_input_U0_s_res_num_data_valid = s_res_i_num_data_valid;

assign split_input_U0_start_full_n = (start_for_forward_3_U0_full_n & start_for_forward_21_U0_full_n);

assign start_for_forward_21_U0_din = 1'b1;

assign start_for_forward_3_U0_din = 1'b1;

assign start_for_forward_4_U0_din = 1'b1;

assign start_for_forward_U0_din = 1'b1;

endmodule //unet_pvm_top_run
