NDSummary.OnToolTipsLoaded("SystemVerilogModule:up_1553",{49:"<div class=\"NDToolTip TModule LSystemVerilog\"><div class=\"TTSummary\">uP based 1553 communications device.</div></div>",50:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype50\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam</span> FIFO_DEPTH = <span class=\"SHNumber\">16</span></div></div><div class=\"TTSummary\">Depth of the fifo, matches UART LITE (xilinx), so I kept this just cause</div></div>",51:"<div class=\"NDToolTip TGroup LSystemVerilog\"><div class=\"TTSummary\">Core has 4 registers at the offsets that follow.</div></div>",52:"<div class=\"NDToolTip TRegisterAddress LSystemVerilog\"><div id=\"NDPrototype52\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam</span> RX_FIFO_REG = <span class=\"SHNumber\">4\'h0</span></div></div><div class=\"TTSummary\">Defines the address offset for RX FIFO</div></div>",53:"<div class=\"NDToolTip TRegisterAddress LSystemVerilog\"><div id=\"NDPrototype53\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam</span> TX_FIFO_REG = <span class=\"SHNumber\">4\'h4</span></div></div><div class=\"TTSummary\">Defines the address offset to write the TX FIFO.</div></div>",54:"<div class=\"NDToolTip TRegisterAddress LSystemVerilog\"><div id=\"NDPrototype54\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam</span> STATUS_REG = <span class=\"SHNumber\">4\'h8</span></div></div><div class=\"TTSummary\">Defines the address offset to read the status bits.</div></div>",64:"<div class=\"NDToolTip TRegisterAddress LSystemVerilog\"><div id=\"NDPrototype64\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam</span> CONTROL_REG = <span class=\"SHNumber\">4\'hC</span></div></div><div class=\"TTSummary\">Defines the address offset to set the control bits.</div></div>"});