Generate the report at 2025-08-31T15:52:45, GitVersion: aa25008b3778a76ae1975c839d4cc459f7f7b3b7.
+-------------------------------+--------------------------+------------+------------+---------------+-------+-------+-----------+
| Endpoint                      | Clock Group              | Delay Type | Path Delay | Path Required | CPPR  | Slack | Freq(MHz) |
+-------------------------------+--------------------------+------------+------------+---------------+-------+-------+-----------+
| i9.data1_$_SDFF_PP0__Q_6:D    | core_clock               | max        | 1.199r     | 1.965         | 0.000 | 0.766 | 810.343   |
| i9.data1_$_SDFF_PP0__Q_6:D    | core_clock               | max        | 1.185f     | 1.959         | 0.000 | 0.774 | 815.529   |
| i9.data1_$_SDFF_PP0__Q_2:D    | core_clock               | max        | 0.711f     | 1.958         | 0.000 | 1.248 | 1329.471  |
| i9.data1_$_SDFF_PP0__Q:D      | core_clock               | max        | 0.691f     | 1.960         | 0.000 | 1.269 | 1367.693  |
| i9.data1_$_SDFF_PP0__Q_4:D    | core_clock               | max        | 0.671f     | 1.958         | 0.000 | 1.287 | 1402.546  |
| _1377_:E                      | **clock_gating_default** | max        | 0.414f     | 1.956         | 0.000 | 1.542 | NA        |
| _1377_:E                      | **clock_gating_default** | max        | 0.374r     | 1.951         | 0.000 | 1.577 | NA        |
| _1376_:E                      | **clock_gating_default** | max        | 0.361f     | 1.954         | 0.000 | 1.593 | NA        |
| _1376_:E                      | **clock_gating_default** | max        | 0.304r     | 1.949         | 0.000 | 1.645 | NA        |
| i0.state_$_SDFFE_PP0P__Q_26:D | core_clock               | min        | 0.086f     | 0.002         | 0.000 | 0.084 | NA        |
| i0.state_$_SDFFE_PP0P__Q_26:D | core_clock               | min        | 0.086f     | 0.002         | 0.000 | 0.084 | NA        |
| i0.state_$_SDFFE_PP0P__Q_25:D | core_clock               | min        | 0.095f     | 0.002         | 0.000 | 0.093 | NA        |
| i0.state_$_SDFFE_PP0P__Q_25:D | core_clock               | min        | 0.095f     | 0.002         | 0.000 | 0.093 | NA        |
| i0.state_$_SDFFE_PP0P__Q_26:D | core_clock               | min        | 0.111r     | 0.013         | 0.000 | 0.098 | NA        |
| _1376_:E                      | **clock_gating_default** | min        | 0.108r     | -0.001        | 0.000 | 0.109 | NA        |
| _1376_:E                      | **clock_gating_default** | min        | 0.109f     | -0.016        | 0.000 | 0.125 | NA        |
| _1377_:E                      | **clock_gating_default** | min        | 0.140f     | -0.016        | 0.000 | 0.155 | NA        |
| _1377_:E                      | **clock_gating_default** | min        | 0.156r     | -0.002        | 0.000 | 0.158 | NA        |
+-------------------------------+--------------------------+------------+------------+---------------+-------+-------+-----------+
+------------+------------+-------+
| Clock      | Delay Type | TNS   |
+------------+------------+-------+
| core_clock | max        | 0.000 |
| core_clock | min        | 0.000 |
+------------+------------+-------+
+--------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+--------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                           |        | 0.018       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                      | 17     |             |            |            | NA          |        |                 |
| i1.data1_$_SDFF_PP0__Q_2:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)         |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)          |        |             |            |            |             | 0.000  | 0.000           |
| i1.data1_$_SDFF_PP0__Q_2:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| i1.data1_$_SDFF_PP0__Q_2:Q (DFF_X1)  |        | 0.052       | 0.000      | 0.121      |             | 0.203  | 0.203r          |
| inst_o[5] (net)                      | 4      |             |            |            | 0.000       |        |                 |
| _0694_:A (INV_X32)                   |        | 0.049       | 0.000      | 0.121      |             | 0.000  | 0.203r          |
| _0694_:ZN (INV_X32)                  |        | 0.009       | 0.000      | 0.019      |             | -0.002 | 0.201f          |
| _0044_ (net)                         | 4      |             |            |            | 0.000       |        |                 |
| _0695_:A1 (NOR2_X4)                  |        | 0.007       | 0.000      | 0.019      |             | 0.000  | 0.201f          |
| _0695_:ZN (NOR2_X4)                  |        | 0.012       | 0.000      | 0.023      |             | 0.035  | 0.236r          |
| _0045_ (net)                         | 8      |             |            |            | 0.000       |        |                 |
| _0696_:A1 (AND2_X4)                  |        | 0.003       | 0.000      | 0.023      |             | 0.000  | 0.236r          |
| _0696_:ZN (AND2_X4)                  |        | 0.010       | 0.000      | 0.011      |             | 0.036  | 0.272r          |
| _0046_ (net)                         | 6      |             |            |            | 0.000       |        |                 |
| _0929_:A1 (AND2_X4)                  |        | 0.003       | 0.000      | 0.011      |             | 0.000  | 0.272r          |
| _0929_:ZN (AND2_X4)                  |        | 0.012       | 0.000      | 0.011      |             | 0.033  | 0.306r          |
| _0243_ (net)                         | 4      |             |            |            | 0.000       |        |                 |
| _0931_:A1 (NOR2_X4)                  |        | 0.007       | 0.000      | 0.011      |             | 0.000  | 0.306r          |
| _0931_:ZN (NOR2_X4)                  |        | 0.015       | 0.000      | 0.009      |             | 0.012  | 0.318f          |
| _0245_ (net)                         | 7      |             |            |            | 0.000       |        |                 |
| _0933_:A1 (NOR2_X1)                  |        | 0.002       | 0.000      | 0.009      |             | 0.000  | 0.318f          |
| _0933_:ZN (NOR2_X1)                  |        | 0.003       | 0.000      | 0.022      |             | 0.030  | 0.348r          |
| _0247_ (net)                         | 2      |             |            |            | 0.000       |        |                 |
| _0934_:A (BUF_X2)                    |        | 0.002       | 0.000      | 0.022      |             | 0.000  | 0.348r          |
| _0934_:Z (BUF_X2)                    |        | 0.014       | 0.000      | 0.019      |             | 0.038  | 0.386r          |
| _0248_ (net)                         | 10     |             |            |            | 0.000       |        |                 |
| _1246_:C2 (OAI221_X1)                |        | 0.002       | 0.000      | 0.019      |             | 0.000  | 0.386r          |
| _1246_:ZN (OAI221_X1)                |        | 0.002       | 0.000      | 0.017      |             | 0.030  | 0.417f          |
| _0554_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1247_:C2 (OAI211_X1)                |        | 0.002       | 0.000      | 0.017      |             | 0.000  | 0.417f          |
| _1247_:ZN (OAI211_X1)                |        | 0.002       | 0.000      | 0.022      |             | 0.039  | 0.455r          |
| _0555_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1248_:A1 (NAND2_X1)                 |        | 0.002       | 0.000      | 0.022      |             | 0.000  | 0.455r          |
| _1248_:ZN (NAND2_X1)                 |        | 0.002       | 0.000      | 0.010      |             | 0.017  | 0.472f          |
| _0556_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1254_:A1 (NAND4_X1)                 |        | 0.002       | 0.000      | 0.010      |             | 0.000  | 0.472f          |
| _1254_:ZN (NAND4_X1)                 |        | 0.002       | 0.000      | 0.015      |             | 0.019  | 0.491r          |
| _0562_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1256_:C1 (AOI221_X1)                |        | 0.002       | 0.000      | 0.015      |             | 0.000  | 0.491r          |
| _1256_:ZN (AOI221_X1)                |        | 0.001       | 0.000      | 0.014      |             | 0.017  | 0.508f          |
| _0564_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1257_:C1 (OAI211_X1)                |        | 0.002       | 0.000      | 0.014      |             | 0.000  | 0.508f          |
| _1257_:ZN (OAI211_X1)                |        | 0.002       | 0.000      | 0.022      |             | 0.033  | 0.541r          |
| _0565_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1259_:B1 (OAI21_X1)                 |        | 0.002       | 0.000      | 0.022      |             | 0.000  | 0.541r          |
| _1259_:ZN (OAI21_X1)                 |        | 0.001       | 0.000      | 0.012      |             | 0.018  | 0.559f          |
| _0567_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1261_:B1 (AOI21_X1)                 |        | 0.002       | 0.000      | 0.012      |             | 0.000  | 0.559f          |
| _1261_:ZN (AOI21_X1)                 |        | 0.002       | 0.000      | 0.023      |             | 0.029  | 0.588r          |
| _0569_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1268_:B1 (OAI21_X1)                 |        | 0.002       | 0.000      | 0.023      |             | 0.000  | 0.588r          |
| _1268_:ZN (OAI21_X1)                 |        | 0.001       | 0.000      | 0.010      |             | 0.018  | 0.606f          |
| _0576_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1271_:B1 (AOI21_X1)                 |        | 0.002       | 0.000      | 0.010      |             | 0.000  | 0.606f          |
| _1271_:ZN (AOI21_X1)                 |        | 0.002       | 0.000      | 0.023      |             | 0.028  | 0.634r          |
| _0579_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1277_:B1 (OAI21_X1)                 |        | 0.002       | 0.000      | 0.023      |             | 0.000  | 0.634r          |
| _1277_:ZN (OAI21_X1)                 |        | 0.001       | 0.000      | 0.011      |             | 0.018  | 0.652f          |
| _0585_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1279_:B1 (AOI21_X1)                 |        | 0.002       | 0.000      | 0.011      |             | 0.000  | 0.652f          |
| _1279_:ZN (AOI21_X1)                 |        | 0.002       | 0.000      | 0.023      |             | 0.028  | 0.680r          |
| _0587_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1282_:B1 (OAI21_X1)                 |        | 0.002       | 0.000      | 0.023      |             | 0.000  | 0.680r          |
| _1282_:ZN (OAI21_X1)                 |        | 0.001       | 0.000      | 0.015      |             | 0.018  | 0.698f          |
| _0590_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1284_:B1 (AOI21_X1)                 |        | 0.002       | 0.000      | 0.015      |             | 0.000  | 0.698f          |
| _1284_:ZN (AOI21_X1)                 |        | 0.002       | 0.000      | 0.023      |             | 0.030  | 0.728r          |
| _0592_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1288_:B1 (OAI21_X1)                 |        | 0.002       | 0.000      | 0.023      |             | 0.000  | 0.728r          |
| _1288_:ZN (OAI21_X1)                 |        | 0.001       | 0.000      | 0.012      |             | 0.018  | 0.746f          |
| _0596_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1290_:B1 (AOI21_X1)                 |        | 0.002       | 0.000      | 0.012      |             | 0.000  | 0.746f          |
| _1290_:ZN (AOI21_X1)                 |        | 0.002       | 0.000      | 0.023      |             | 0.029  | 0.775r          |
| _0598_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1293_:B1 (OAI21_X1)                 |        | 0.002       | 0.000      | 0.023      |             | 0.000  | 0.775r          |
| _1293_:ZN (OAI21_X1)                 |        | 0.001       | 0.000      | 0.011      |             | 0.018  | 0.793f          |
| _0601_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1296_:B1 (AOI21_X1)                 |        | 0.002       | 0.000      | 0.011      |             | 0.000  | 0.793f          |
| _1296_:ZN (AOI21_X1)                 |        | 0.002       | 0.000      | 0.023      |             | 0.028  | 0.821r          |
| _0604_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1299_:B1 (OAI21_X1)                 |        | 0.002       | 0.000      | 0.023      |             | 0.000  | 0.821r          |
| _1299_:ZN (OAI21_X1)                 |        | 0.001       | 0.000      | 0.014      |             | 0.018  | 0.839f          |
| _0607_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1301_:B1 (AOI21_X1)                 |        | 0.002       | 0.000      | 0.014      |             | 0.000  | 0.839f          |
| _1301_:ZN (AOI21_X1)                 |        | 0.002       | 0.000      | 0.023      |             | 0.029  | 0.868r          |
| _0609_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1303_:B1 (OAI21_X1)                 |        | 0.002       | 0.000      | 0.023      |             | 0.000  | 0.868r          |
| _1303_:ZN (OAI21_X1)                 |        | 0.001       | 0.000      | 0.014      |             | 0.018  | 0.886f          |
| _0611_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1305_:B1 (AOI21_X1)                 |        | 0.002       | 0.000      | 0.014      |             | 0.000  | 0.886f          |
| _1305_:ZN (AOI21_X1)                 |        | 0.002       | 0.000      | 0.023      |             | 0.029  | 0.916r          |
| _0613_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1308_:B1 (OAI21_X1)                 |        | 0.002       | 0.000      | 0.023      |             | 0.000  | 0.916r          |
| _1308_:ZN (OAI21_X1)                 |        | 0.001       | 0.000      | 0.015      |             | 0.018  | 0.934f          |
| _0616_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1310_:B1 (AOI21_X1)                 |        | 0.002       | 0.000      | 0.015      |             | 0.000  | 0.934f          |
| _1310_:ZN (AOI21_X1)                 |        | 0.002       | 0.000      | 0.023      |             | 0.030  | 0.964r          |
| _0618_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1312_:B1 (OAI21_X1)                 |        | 0.002       | 0.000      | 0.023      |             | 0.000  | 0.964r          |
| _1312_:ZN (OAI21_X1)                 |        | 0.001       | 0.000      | 0.014      |             | 0.018  | 0.982f          |
| _0620_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1314_:B1 (AOI21_X1)                 |        | 0.002       | 0.000      | 0.014      |             | 0.000  | 0.982f          |
| _1314_:ZN (AOI21_X1)                 |        | 0.002       | 0.000      | 0.023      |             | 0.029  | 1.011r          |
| _0622_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1316_:B1 (OAI21_X1)                 |        | 0.002       | 0.000      | 0.023      |             | 0.000  | 1.011r          |
| _1316_:ZN (OAI21_X1)                 |        | 0.001       | 0.000      | 0.014      |             | 0.018  | 1.029f          |
| _0624_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1318_:B1 (AOI21_X1)                 |        | 0.002       | 0.000      | 0.014      |             | 0.000  | 1.029f          |
| _1318_:ZN (AOI21_X1)                 |        | 0.002       | 0.000      | 0.023      |             | 0.029  | 1.058r          |
| _0626_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1320_:B1 (OAI21_X1)                 |        | 0.002       | 0.000      | 0.023      |             | 0.000  | 1.058r          |
| _1320_:ZN (OAI21_X1)                 |        | 0.001       | 0.000      | 0.014      |             | 0.018  | 1.076f          |
| _0628_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1322_:B1 (AOI21_X1)                 |        | 0.002       | 0.000      | 0.014      |             | 0.000  | 1.076f          |
| _1322_:ZN (AOI21_X1)                 |        | 0.002       | 0.000      | 0.023      |             | 0.029  | 1.106r          |
| _0630_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1325_:B1 (OAI21_X1)                 |        | 0.002       | 0.000      | 0.023      |             | 0.000  | 1.106r          |
| _1325_:ZN (OAI21_X1)                 |        | 0.001       | 0.000      | 0.012      |             | 0.018  | 1.124f          |
| _0633_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1327_:B1 (AOI21_X1)                 |        | 0.002       | 0.000      | 0.012      |             | 0.000  | 1.124f          |
| _1327_:ZN (AOI21_X1)                 |        | 0.002       | 0.000      | 0.023      |             | 0.029  | 1.152r          |
| _0635_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1333_:B1 (OAI21_X1)                 |        | 0.002       | 0.000      | 0.023      |             | 0.000  | 1.152r          |
| _1333_:ZN (OAI21_X1)                 |        | 0.001       | 0.000      | 0.011      |             | 0.018  | 1.170f          |
| _0641_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1336_:B1 (AOI21_X1)                 |        | 0.002       | 0.000      | 0.011      |             | 0.000  | 1.170f          |
| _1336_:ZN (AOI21_X1)                 |        | 0.001       | 0.000      | 0.023      |             | 0.028  | 1.199r          |
| _0042_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| i9.data1_$_SDFF_PP0__Q_6:D (DFF_X1)  |        | 0.001       | 0.000      | 0.023      |             | 0.000  | 1.199r          |
|                                      |        |             |            |            |             |        |                 |
| clk (port)                           |        | 0.018       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                      | 17     |             |            |            | NA          |        |                 |
| i9.data1_$_SDFF_PP0__Q_6:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)         |        |             |            |            |             | 2      | 2               |
| clock network delay (ideal)          |        |             |            |            |             | 0.000  | 2.000           |
| i9.data1_$_SDFF_PP0__Q_6:CK (DFF_X1) |        |             |            |            |             |        | 2.000r          |
| library setup time                   |        |             |            |            |             | -0.035 | 1.965           |
| clock reconvergence pessimism        |        |             |            |            |             | 0.000  | 1.965           |
|                                      |        |             |            |            |             |        |                 |
| path cell delay                      |        |             |            |            |             |        | 1.199(100.000%) |
| path net delay                       |        |             |            |            |             |        | 0.000(0.000%)   |
|                                      |        |             |            |            |             |        |                 |
| data require time                    |        |             |            |            |             |        | 1.965           |
| data arrival time                    |        |             |            |            |             |        | 1.199           |
| slack (MET)                          |        |             |            |            |             |        | 0.766           |
+--------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+--------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+--------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                           |        | 0.018       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                      | 17     |             |            |            | NA          |        |                 |
| i1.data1_$_SDFF_PP0__Q_2:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)         |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)          |        |             |            |            |             | 0.000  | 0.000           |
| i1.data1_$_SDFF_PP0__Q_2:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| i1.data1_$_SDFF_PP0__Q_2:Q (DFF_X1)  |        | 0.052       | 0.000      | 0.121      |             | 0.203  | 0.203r          |
| inst_o[5] (net)                      | 4      |             |            |            | 0.000       |        |                 |
| _0694_:A (INV_X32)                   |        | 0.049       | 0.000      | 0.121      |             | 0.000  | 0.203r          |
| _0694_:ZN (INV_X32)                  |        | 0.009       | 0.000      | 0.019      |             | -0.002 | 0.201f          |
| _0044_ (net)                         | 4      |             |            |            | 0.000       |        |                 |
| _0695_:A1 (NOR2_X4)                  |        | 0.007       | 0.000      | 0.019      |             | 0.000  | 0.201f          |
| _0695_:ZN (NOR2_X4)                  |        | 0.012       | 0.000      | 0.023      |             | 0.035  | 0.236r          |
| _0045_ (net)                         | 8      |             |            |            | 0.000       |        |                 |
| _0696_:A1 (AND2_X4)                  |        | 0.003       | 0.000      | 0.023      |             | 0.000  | 0.236r          |
| _0696_:ZN (AND2_X4)                  |        | 0.010       | 0.000      | 0.011      |             | 0.036  | 0.272r          |
| _0046_ (net)                         | 6      |             |            |            | 0.000       |        |                 |
| _0929_:A1 (AND2_X4)                  |        | 0.003       | 0.000      | 0.011      |             | 0.000  | 0.272r          |
| _0929_:ZN (AND2_X4)                  |        | 0.012       | 0.000      | 0.011      |             | 0.033  | 0.306r          |
| _0243_ (net)                         | 4      |             |            |            | 0.000       |        |                 |
| _0931_:A1 (NOR2_X4)                  |        | 0.007       | 0.000      | 0.011      |             | 0.000  | 0.306r          |
| _0931_:ZN (NOR2_X4)                  |        | 0.015       | 0.000      | 0.009      |             | 0.012  | 0.318f          |
| _0245_ (net)                         | 7      |             |            |            | 0.000       |        |                 |
| _0949_:A1 (NOR2_X4)                  |        | 0.007       | 0.000      | 0.009      |             | 0.000  | 0.318f          |
| _0949_:ZN (NOR2_X4)                  |        | 0.008       | 0.000      | 0.017      |             | 0.025  | 0.343r          |
| _0263_ (net)                         | 3      |             |            |            | 0.000       |        |                 |
| _0972_:A1 (AND2_X4)                  |        | 0.003       | 0.000      | 0.017      |             | 0.000  | 0.343r          |
| _0972_:ZN (AND2_X4)                  |        | 0.008       | 0.000      | 0.009      |             | 0.033  | 0.376r          |
| _0286_ (net)                         | 5      |             |            |            | 0.000       |        |                 |
| _1188_:A1 (AND2_X2)                  |        | 0.002       | 0.000      | 0.009      |             | 0.000  | 0.376r          |
| _1188_:ZN (AND2_X2)                  |        | 0.003       | 0.000      | 0.009      |             | 0.030  | 0.406r          |
| _0498_ (net)                         | 2      |             |            |            | 0.000       |        |                 |
| _1247_:C1 (OAI211_X1)                |        | 0.002       | 0.000      | 0.009      |             | 0.000  | 0.406r          |
| _1247_:ZN (OAI211_X1)                |        | 0.002       | 0.000      | 0.019      |             | 0.019  | 0.425f          |
| _0555_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1248_:A1 (NAND2_X1)                 |        | 0.002       | 0.000      | 0.019      |             | 0.000  | 0.425f          |
| _1248_:ZN (NAND2_X1)                 |        | 0.002       | 0.000      | 0.011      |             | 0.020  | 0.445r          |
| _0556_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1254_:A1 (NAND4_X1)                 |        | 0.002       | 0.000      | 0.011      |             | 0.000  | 0.445r          |
| _1254_:ZN (NAND4_X1)                 |        | 0.001       | 0.000      | 0.017      |             | 0.025  | 0.470f          |
| _0562_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1256_:C1 (AOI221_X1)                |        | 0.002       | 0.000      | 0.017      |             | 0.000  | 0.470f          |
| _1256_:ZN (AOI221_X1)                |        | 0.002       | 0.000      | 0.036      |             | 0.038  | 0.508r          |
| _0564_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1257_:C1 (OAI211_X1)                |        | 0.002       | 0.000      | 0.036      |             | 0.000  | 0.508r          |
| _1257_:ZN (OAI211_X1)                |        | 0.001       | 0.000      | 0.017      |             | 0.027  | 0.535f          |
| _0565_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1259_:B1 (OAI21_X1)                 |        | 0.002       | 0.000      | 0.017      |             | 0.000  | 0.535f          |
| _1259_:ZN (OAI21_X1)                 |        | 0.002       | 0.000      | 0.020      |             | 0.031  | 0.566r          |
| _0567_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1261_:B1 (AOI21_X1)                 |        | 0.002       | 0.000      | 0.020      |             | 0.000  | 0.566r          |
| _1261_:ZN (AOI21_X1)                 |        | 0.001       | 0.000      | 0.010      |             | 0.018  | 0.584f          |
| _0569_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1268_:B1 (OAI21_X1)                 |        | 0.002       | 0.000      | 0.010      |             | 0.000  | 0.584f          |
| _1268_:ZN (OAI21_X1)                 |        | 0.002       | 0.000      | 0.020      |             | 0.029  | 0.612r          |
| _0576_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1271_:B1 (AOI21_X1)                 |        | 0.002       | 0.000      | 0.020      |             | 0.000  | 0.612r          |
| _1271_:ZN (AOI21_X1)                 |        | 0.001       | 0.000      | 0.010      |             | 0.018  | 0.630f          |
| _0579_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1277_:B1 (OAI21_X1)                 |        | 0.002       | 0.000      | 0.010      |             | 0.000  | 0.630f          |
| _1277_:ZN (OAI21_X1)                 |        | 0.002       | 0.000      | 0.020      |             | 0.029  | 0.659r          |
| _0585_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1279_:B1 (AOI21_X1)                 |        | 0.002       | 0.000      | 0.020      |             | 0.000  | 0.659r          |
| _1279_:ZN (AOI21_X1)                 |        | 0.001       | 0.000      | 0.010      |             | 0.018  | 0.676f          |
| _0587_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1282_:B1 (OAI21_X1)                 |        | 0.002       | 0.000      | 0.010      |             | 0.000  | 0.676f          |
| _1282_:ZN (OAI21_X1)                 |        | 0.002       | 0.000      | 0.021      |             | 0.029  | 0.705r          |
| _0590_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1284_:B1 (AOI21_X1)                 |        | 0.002       | 0.000      | 0.021      |             | 0.000  | 0.705r          |
| _1284_:ZN (AOI21_X1)                 |        | 0.001       | 0.000      | 0.010      |             | 0.018  | 0.723f          |
| _0592_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1288_:B1 (OAI21_X1)                 |        | 0.002       | 0.000      | 0.010      |             | 0.000  | 0.723f          |
| _1288_:ZN (OAI21_X1)                 |        | 0.002       | 0.000      | 0.020      |             | 0.029  | 0.751r          |
| _0596_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1290_:B1 (AOI21_X1)                 |        | 0.002       | 0.000      | 0.020      |             | 0.000  | 0.751r          |
| _1290_:ZN (AOI21_X1)                 |        | 0.001       | 0.000      | 0.010      |             | 0.018  | 0.769f          |
| _0598_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1293_:B1 (OAI21_X1)                 |        | 0.002       | 0.000      | 0.010      |             | 0.000  | 0.769f          |
| _1293_:ZN (OAI21_X1)                 |        | 0.002       | 0.000      | 0.020      |             | 0.029  | 0.797r          |
| _0601_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1296_:B1 (AOI21_X1)                 |        | 0.002       | 0.000      | 0.020      |             | 0.000  | 0.797r          |
| _1296_:ZN (AOI21_X1)                 |        | 0.001       | 0.000      | 0.010      |             | 0.018  | 0.815f          |
| _0604_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1299_:B1 (OAI21_X1)                 |        | 0.002       | 0.000      | 0.010      |             | 0.000  | 0.815f          |
| _1299_:ZN (OAI21_X1)                 |        | 0.002       | 0.000      | 0.020      |             | 0.029  | 0.844r          |
| _0607_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1301_:B1 (AOI21_X1)                 |        | 0.002       | 0.000      | 0.020      |             | 0.000  | 0.844r          |
| _1301_:ZN (AOI21_X1)                 |        | 0.001       | 0.000      | 0.010      |             | 0.018  | 0.861f          |
| _0609_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1303_:B1 (OAI21_X1)                 |        | 0.002       | 0.000      | 0.010      |             | 0.000  | 0.861f          |
| _1303_:ZN (OAI21_X1)                 |        | 0.002       | 0.000      | 0.020      |             | 0.029  | 0.890r          |
| _0611_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1305_:B1 (AOI21_X1)                 |        | 0.002       | 0.000      | 0.020      |             | 0.000  | 0.890r          |
| _1305_:ZN (AOI21_X1)                 |        | 0.001       | 0.000      | 0.010      |             | 0.018  | 0.908f          |
| _0613_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1308_:B1 (OAI21_X1)                 |        | 0.002       | 0.000      | 0.010      |             | 0.000  | 0.908f          |
| _1308_:ZN (OAI21_X1)                 |        | 0.002       | 0.000      | 0.020      |             | 0.029  | 0.936r          |
| _0616_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1310_:B1 (AOI21_X1)                 |        | 0.002       | 0.000      | 0.020      |             | 0.000  | 0.936r          |
| _1310_:ZN (AOI21_X1)                 |        | 0.001       | 0.000      | 0.010      |             | 0.018  | 0.954f          |
| _0618_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1312_:B1 (OAI21_X1)                 |        | 0.002       | 0.000      | 0.010      |             | 0.000  | 0.954f          |
| _1312_:ZN (OAI21_X1)                 |        | 0.002       | 0.000      | 0.020      |             | 0.029  | 0.983r          |
| _0620_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1314_:B1 (AOI21_X1)                 |        | 0.002       | 0.000      | 0.020      |             | 0.000  | 0.983r          |
| _1314_:ZN (AOI21_X1)                 |        | 0.001       | 0.000      | 0.010      |             | 0.018  | 1.000f          |
| _0622_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1316_:B1 (OAI21_X1)                 |        | 0.002       | 0.000      | 0.010      |             | 0.000  | 1.000f          |
| _1316_:ZN (OAI21_X1)                 |        | 0.002       | 0.000      | 0.020      |             | 0.029  | 1.029r          |
| _0624_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1318_:B1 (AOI21_X1)                 |        | 0.002       | 0.000      | 0.020      |             | 0.000  | 1.029r          |
| _1318_:ZN (AOI21_X1)                 |        | 0.001       | 0.000      | 0.010      |             | 0.018  | 1.046f          |
| _0626_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1320_:B1 (OAI21_X1)                 |        | 0.002       | 0.000      | 0.010      |             | 0.000  | 1.046f          |
| _1320_:ZN (OAI21_X1)                 |        | 0.002       | 0.000      | 0.020      |             | 0.029  | 1.075r          |
| _0628_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1322_:B1 (AOI21_X1)                 |        | 0.002       | 0.000      | 0.020      |             | 0.000  | 1.075r          |
| _1322_:ZN (AOI21_X1)                 |        | 0.001       | 0.000      | 0.010      |             | 0.018  | 1.093f          |
| _0630_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1325_:B1 (OAI21_X1)                 |        | 0.002       | 0.000      | 0.010      |             | 0.000  | 1.093f          |
| _1325_:ZN (OAI21_X1)                 |        | 0.002       | 0.000      | 0.020      |             | 0.029  | 1.121r          |
| _0633_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1327_:B1 (AOI21_X1)                 |        | 0.002       | 0.000      | 0.020      |             | 0.000  | 1.121r          |
| _1327_:ZN (AOI21_X1)                 |        | 0.001       | 0.000      | 0.011      |             | 0.018  | 1.139f          |
| _0635_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1333_:B1 (OAI21_X1)                 |        | 0.002       | 0.000      | 0.011      |             | 0.000  | 1.139f          |
| _1333_:ZN (OAI21_X1)                 |        | 0.002       | 0.000      | 0.020      |             | 0.029  | 1.168r          |
| _0641_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1336_:B1 (AOI21_X1)                 |        | 0.002       | 0.000      | 0.020      |             | 0.000  | 1.168r          |
| _1336_:ZN (AOI21_X1)                 |        | 0.001       | 0.000      | 0.010      |             | 0.018  | 1.185f          |
| _0042_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| i9.data1_$_SDFF_PP0__Q_6:D (DFF_X1)  |        | 0.001       | 0.000      | 0.010      |             | 0.000  | 1.185f          |
|                                      |        |             |            |            |             |        |                 |
| clk (port)                           |        | 0.018       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                      | 17     |             |            |            | NA          |        |                 |
| i9.data1_$_SDFF_PP0__Q_6:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)         |        |             |            |            |             | 2      | 2               |
| clock network delay (ideal)          |        |             |            |            |             | 0.000  | 2.000           |
| i9.data1_$_SDFF_PP0__Q_6:CK (DFF_X1) |        |             |            |            |             |        | 2.000r          |
| library setup time                   |        |             |            |            |             | -0.041 | 1.959           |
| clock reconvergence pessimism        |        |             |            |            |             | 0.000  | 1.959           |
|                                      |        |             |            |            |             |        |                 |
| path cell delay                      |        |             |            |            |             |        | 1.185(100.000%) |
| path net delay                       |        |             |            |            |             |        | 0.000(0.000%)   |
|                                      |        |             |            |            |             |        |                 |
| data require time                    |        |             |            |            |             |        | 1.959           |
| data arrival time                    |        |             |            |            |             |        | 1.185           |
| slack (MET)                          |        |             |            |            |             |        | 0.774           |
+--------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+--------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+--------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                           |        | 0.018       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                      | 17     |             |            |            | NA          |        |                 |
| i1.data1_$_SDFF_PP0__Q_2:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)         |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)          |        |             |            |            |             | 0.000  | 0.000           |
| i1.data1_$_SDFF_PP0__Q_2:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| i1.data1_$_SDFF_PP0__Q_2:Q (DFF_X1)  |        | 0.052       | 0.000      | 0.121      |             | 0.203  | 0.203r          |
| inst_o[5] (net)                      | 4      |             |            |            | 0.000       |        |                 |
| _0694_:A (INV_X32)                   |        | 0.049       | 0.000      | 0.121      |             | 0.000  | 0.203r          |
| _0694_:ZN (INV_X32)                  |        | 0.009       | 0.000      | 0.019      |             | -0.002 | 0.201f          |
| _0044_ (net)                         | 4      |             |            |            | 0.000       |        |                 |
| _0695_:A1 (NOR2_X4)                  |        | 0.007       | 0.000      | 0.019      |             | 0.000  | 0.201f          |
| _0695_:ZN (NOR2_X4)                  |        | 0.012       | 0.000      | 0.023      |             | 0.035  | 0.236r          |
| _0045_ (net)                         | 8      |             |            |            | 0.000       |        |                 |
| _0696_:A1 (AND2_X4)                  |        | 0.003       | 0.000      | 0.023      |             | 0.000  | 0.236r          |
| _0696_:ZN (AND2_X4)                  |        | 0.010       | 0.000      | 0.011      |             | 0.036  | 0.272r          |
| _0046_ (net)                         | 6      |             |            |            | 0.000       |        |                 |
| _0929_:A1 (AND2_X4)                  |        | 0.003       | 0.000      | 0.011      |             | 0.000  | 0.272r          |
| _0929_:ZN (AND2_X4)                  |        | 0.012       | 0.000      | 0.011      |             | 0.033  | 0.306r          |
| _0243_ (net)                         | 4      |             |            |            | 0.000       |        |                 |
| _0931_:A1 (NOR2_X4)                  |        | 0.007       | 0.000      | 0.011      |             | 0.000  | 0.306r          |
| _0931_:ZN (NOR2_X4)                  |        | 0.015       | 0.000      | 0.009      |             | 0.012  | 0.318f          |
| _0245_ (net)                         | 7      |             |            |            | 0.000       |        |                 |
| _0941_:A1 (AND2_X4)                  |        | 0.003       | 0.000      | 0.009      |             | 0.000  | 0.318f          |
| _0941_:ZN (AND2_X4)                  |        | 0.011       | 0.000      | 0.007      |             | 0.029  | 0.347f          |
| _0255_ (net)                         | 7      |             |            |            | 0.000       |        |                 |
| _0942_:A1 (AND2_X1)                  |        | 0.001       | 0.000      | 0.007      |             | 0.000  | 0.347f          |
| _0942_:ZN (AND2_X1)                  |        | 0.007       | 0.000      | 0.012      |             | 0.038  | 0.385f          |
| _0256_ (net)                         | 7      |             |            |            | 0.000       |        |                 |
| _0943_:A (CLKBUF_X2)                 |        | 0.001       | 0.000      | 0.012      |             | 0.000  | 0.385f          |
| _0943_:Z (CLKBUF_X2)                 |        | 0.010       | 0.000      | 0.016      |             | 0.041  | 0.426f          |
| _0257_ (net)                         | 10     |             |            |            | 0.000       |        |                 |
| _0944_:A (INV_X1)                    |        | 0.002       | 0.000      | 0.016      |             | 0.000  | 0.426f          |
| _0944_:ZN (INV_X1)                   |        | 0.008       | 0.000      | 0.021      |             | 0.031  | 0.458r          |
| _0258_ (net)                         | 5      |             |            |            | 0.000       |        |                 |
| _0947_:B1 (OAI21_X1)                 |        | 0.002       | 0.000      | 0.021      |             | 0.000  | 0.458r          |
| _0947_:ZN (OAI21_X1)                 |        | 0.002       | 0.000      | 0.014      |             | 0.020  | 0.478f          |
| _0261_ (net)                         | 2      |             |            |            | 0.000       |        |                 |
| _1119_:A3 (OR4_X1)                   |        | 0.001       | 0.000      | 0.014      |             | 0.000  | 0.478f          |
| _1119_:ZN (OR4_X1)                   |        | 0.001       | 0.000      | 0.018      |             | 0.114  | 0.592f          |
| _0431_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1123_:A1 (NOR4_X1)                  |        | 0.002       | 0.000      | 0.018      |             | 0.000  | 0.592f          |
| _1123_:ZN (NOR4_X1)                  |        | 0.001       | 0.000      | 0.036      |             | 0.042  | 0.634r          |
| _0435_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1149_:A1 (AND4_X1)                  |        | 0.001       | 0.000      | 0.036      |             | 0.000  | 0.634r          |
| _1149_:ZN (AND4_X1)                  |        | 0.002       | 0.000      | 0.013      |             | 0.061  | 0.695r          |
| _0461_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1154_:B1 (AOI21_X1)                 |        | 0.002       | 0.000      | 0.013      |             | 0.000  | 0.695r          |
| _1154_:ZN (AOI21_X1)                 |        | 0.001       | 0.000      | 0.012      |             | 0.016  | 0.711f          |
| _0038_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| i9.data1_$_SDFF_PP0__Q_2:D (DFF_X1)  |        | 0.001       | 0.000      | 0.012      |             | 0.000  | 0.711f          |
|                                      |        |             |            |            |             |        |                 |
| clk (port)                           |        | 0.018       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                      | 17     |             |            |            | NA          |        |                 |
| i9.data1_$_SDFF_PP0__Q_2:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)         |        |             |            |            |             | 2      | 2               |
| clock network delay (ideal)          |        |             |            |            |             | 0.000  | 2.000           |
| i9.data1_$_SDFF_PP0__Q_2:CK (DFF_X1) |        |             |            |            |             |        | 2.000r          |
| library setup time                   |        |             |            |            |             | -0.042 | 1.958           |
| clock reconvergence pessimism        |        |             |            |            |             | 0.000  | 1.958           |
|                                      |        |             |            |            |             |        |                 |
| path cell delay                      |        |             |            |            |             |        | 0.711(100.000%) |
| path net delay                       |        |             |            |            |             |        | 0.000(0.000%)   |
|                                      |        |             |            |            |             |        |                 |
| data require time                    |        |             |            |            |             |        | 1.958           |
| data arrival time                    |        |             |            |            |             |        | 0.711           |
| slack (MET)                          |        |             |            |            |             |        | 1.248           |
+--------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+--------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+--------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                           |        | 0.018       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                      | 17     |             |            |            | NA          |        |                 |
| i1.data1_$_SDFF_PP0__Q_2:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)         |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)          |        |             |            |            |             | 0.000  | 0.000           |
| i1.data1_$_SDFF_PP0__Q_2:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| i1.data1_$_SDFF_PP0__Q_2:Q (DFF_X1)  |        | 0.052       | 0.000      | 0.121      |             | 0.203  | 0.203r          |
| inst_o[5] (net)                      | 4      |             |            |            | 0.000       |        |                 |
| _0694_:A (INV_X32)                   |        | 0.049       | 0.000      | 0.121      |             | 0.000  | 0.203r          |
| _0694_:ZN (INV_X32)                  |        | 0.009       | 0.000      | 0.019      |             | -0.002 | 0.201f          |
| _0044_ (net)                         | 4      |             |            |            | 0.000       |        |                 |
| _0695_:A1 (NOR2_X4)                  |        | 0.007       | 0.000      | 0.019      |             | 0.000  | 0.201f          |
| _0695_:ZN (NOR2_X4)                  |        | 0.012       | 0.000      | 0.023      |             | 0.035  | 0.236r          |
| _0045_ (net)                         | 8      |             |            |            | 0.000       |        |                 |
| _0696_:A1 (AND2_X4)                  |        | 0.003       | 0.000      | 0.023      |             | 0.000  | 0.236r          |
| _0696_:ZN (AND2_X4)                  |        | 0.010       | 0.000      | 0.011      |             | 0.036  | 0.272r          |
| _0046_ (net)                         | 6      |             |            |            | 0.000       |        |                 |
| _0929_:A1 (AND2_X4)                  |        | 0.003       | 0.000      | 0.011      |             | 0.000  | 0.272r          |
| _0929_:ZN (AND2_X4)                  |        | 0.012       | 0.000      | 0.011      |             | 0.033  | 0.306r          |
| _0243_ (net)                         | 4      |             |            |            | 0.000       |        |                 |
| _0931_:A1 (NOR2_X4)                  |        | 0.007       | 0.000      | 0.011      |             | 0.000  | 0.306r          |
| _0931_:ZN (NOR2_X4)                  |        | 0.015       | 0.000      | 0.009      |             | 0.012  | 0.318f          |
| _0245_ (net)                         | 7      |             |            |            | 0.000       |        |                 |
| _0941_:A1 (AND2_X4)                  |        | 0.003       | 0.000      | 0.009      |             | 0.000  | 0.318f          |
| _0941_:ZN (AND2_X4)                  |        | 0.011       | 0.000      | 0.007      |             | 0.029  | 0.347f          |
| _0255_ (net)                         | 7      |             |            |            | 0.000       |        |                 |
| _0942_:A1 (AND2_X1)                  |        | 0.001       | 0.000      | 0.007      |             | 0.000  | 0.347f          |
| _0942_:ZN (AND2_X1)                  |        | 0.007       | 0.000      | 0.012      |             | 0.038  | 0.385f          |
| _0256_ (net)                         | 7      |             |            |            | 0.000       |        |                 |
| _0943_:A (CLKBUF_X2)                 |        | 0.001       | 0.000      | 0.012      |             | 0.000  | 0.385f          |
| _0943_:Z (CLKBUF_X2)                 |        | 0.010       | 0.000      | 0.016      |             | 0.041  | 0.426f          |
| _0257_ (net)                         | 10     |             |            |            | 0.000       |        |                 |
| _0970_:A (BUF_X2)                    |        | 0.002       | 0.000      | 0.016      |             | 0.000  | 0.426f          |
| _0970_:Z (BUF_X2)                    |        | 0.014       | 0.000      | 0.011      |             | 0.038  | 0.464f          |
| _0284_ (net)                         | 10     |             |            |            | 0.000       |        |                 |
| _0971_:A1 (AND2_X1)                  |        | 0.001       | 0.000      | 0.011      |             | 0.000  | 0.464f          |
| _0971_:ZN (AND2_X1)                  |        | 0.004       | 0.000      | 0.008      |             | 0.034  | 0.497f          |
| _0285_ (net)                         | 3      |             |            |            | 0.000       |        |                 |
| _0976_:A3 (NOR4_X1)                  |        | 0.002       | 0.000      | 0.008      |             | 0.000  | 0.497f          |
| _0976_:ZN (NOR4_X1)                  |        | 0.001       | 0.000      | 0.036      |             | 0.067  | 0.564r          |
| _0290_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _0991_:A2 (AND4_X1)                  |        | 0.001       | 0.000      | 0.036      |             | 0.000  | 0.564r          |
| _0991_:ZN (AND4_X1)                  |        | 0.001       | 0.000      | 0.010      |             | 0.060  | 0.624r          |
| _0305_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1033_:A1 (AND4_X1)                  |        | 0.001       | 0.000      | 0.010      |             | 0.000  | 0.624r          |
| _1033_:ZN (AND4_X1)                  |        | 0.002       | 0.000      | 0.013      |             | 0.052  | 0.675r          |
| _0347_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1064_:B1 (AOI21_X1)                 |        | 0.002       | 0.000      | 0.013      |             | 0.000  | 0.675r          |
| _1064_:ZN (AOI21_X1)                 |        | 0.001       | 0.000      | 0.009      |             | 0.016  | 0.691f          |
| _0036_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| i9.data1_$_SDFF_PP0__Q:D (DFF_X1)    |        | 0.001       | 0.000      | 0.009      |             | 0.000  | 0.691f          |
|                                      |        |             |            |            |             |        |                 |
| clk (port)                           |        | 0.018       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                      | 17     |             |            |            | NA          |        |                 |
| i9.data1_$_SDFF_PP0__Q:CK (DFF_X1)   |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)         |        |             |            |            |             | 2      | 2               |
| clock network delay (ideal)          |        |             |            |            |             | 0.000  | 2.000           |
| i9.data1_$_SDFF_PP0__Q:CK (DFF_X1)   |        |             |            |            |             |        | 2.000r          |
| library setup time                   |        |             |            |            |             | -0.040 | 1.960           |
| clock reconvergence pessimism        |        |             |            |            |             | 0.000  | 1.960           |
|                                      |        |             |            |            |             |        |                 |
| path cell delay                      |        |             |            |            |             |        | 0.691(100.000%) |
| path net delay                       |        |             |            |            |             |        | 0.000(0.000%)   |
|                                      |        |             |            |            |             |        |                 |
| data require time                    |        |             |            |            |             |        | 1.960           |
| data arrival time                    |        |             |            |            |             |        | 0.691           |
| slack (MET)                          |        |             |            |            |             |        | 1.269           |
+--------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+--------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+--------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                           |        | 0.018       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                      | 17     |             |            |            | NA          |        |                 |
| i1.data1_$_SDFF_PP0__Q_2:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)         |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)          |        |             |            |            |             | 0.000  | 0.000           |
| i1.data1_$_SDFF_PP0__Q_2:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| i1.data1_$_SDFF_PP0__Q_2:Q (DFF_X1)  |        | 0.052       | 0.000      | 0.121      |             | 0.203  | 0.203r          |
| inst_o[5] (net)                      | 4      |             |            |            | 0.000       |        |                 |
| _0694_:A (INV_X32)                   |        | 0.049       | 0.000      | 0.121      |             | 0.000  | 0.203r          |
| _0694_:ZN (INV_X32)                  |        | 0.009       | 0.000      | 0.019      |             | -0.002 | 0.201f          |
| _0044_ (net)                         | 4      |             |            |            | 0.000       |        |                 |
| _0695_:A1 (NOR2_X4)                  |        | 0.007       | 0.000      | 0.019      |             | 0.000  | 0.201f          |
| _0695_:ZN (NOR2_X4)                  |        | 0.012       | 0.000      | 0.023      |             | 0.035  | 0.236r          |
| _0045_ (net)                         | 8      |             |            |            | 0.000       |        |                 |
| _0696_:A1 (AND2_X4)                  |        | 0.003       | 0.000      | 0.023      |             | 0.000  | 0.236r          |
| _0696_:ZN (AND2_X4)                  |        | 0.010       | 0.000      | 0.011      |             | 0.036  | 0.272r          |
| _0046_ (net)                         | 6      |             |            |            | 0.000       |        |                 |
| _0929_:A1 (AND2_X4)                  |        | 0.003       | 0.000      | 0.011      |             | 0.000  | 0.272r          |
| _0929_:ZN (AND2_X4)                  |        | 0.012       | 0.000      | 0.011      |             | 0.033  | 0.306r          |
| _0243_ (net)                         | 4      |             |            |            | 0.000       |        |                 |
| _0931_:A1 (NOR2_X4)                  |        | 0.007       | 0.000      | 0.011      |             | 0.000  | 0.306r          |
| _0931_:ZN (NOR2_X4)                  |        | 0.015       | 0.000      | 0.009      |             | 0.012  | 0.318f          |
| _0245_ (net)                         | 7      |             |            |            | 0.000       |        |                 |
| _0941_:A1 (AND2_X4)                  |        | 0.003       | 0.000      | 0.009      |             | 0.000  | 0.318f          |
| _0941_:ZN (AND2_X4)                  |        | 0.011       | 0.000      | 0.007      |             | 0.029  | 0.347f          |
| _0255_ (net)                         | 7      |             |            |            | 0.000       |        |                 |
| _0942_:A1 (AND2_X1)                  |        | 0.001       | 0.000      | 0.007      |             | 0.000  | 0.347f          |
| _0942_:ZN (AND2_X1)                  |        | 0.007       | 0.000      | 0.012      |             | 0.038  | 0.385f          |
| _0256_ (net)                         | 7      |             |            |            | 0.000       |        |                 |
| _0943_:A (CLKBUF_X2)                 |        | 0.001       | 0.000      | 0.012      |             | 0.000  | 0.385f          |
| _0943_:Z (CLKBUF_X2)                 |        | 0.010       | 0.000      | 0.016      |             | 0.041  | 0.426f          |
| _0257_ (net)                         | 10     |             |            |            | 0.000       |        |                 |
| _0970_:A (BUF_X2)                    |        | 0.002       | 0.000      | 0.016      |             | 0.000  | 0.426f          |
| _0970_:Z (BUF_X2)                    |        | 0.014       | 0.000      | 0.011      |             | 0.038  | 0.464f          |
| _0284_ (net)                         | 10     |             |            |            | 0.000       |        |                 |
| _0971_:A1 (AND2_X1)                  |        | 0.001       | 0.000      | 0.011      |             | 0.000  | 0.464f          |
| _0971_:ZN (AND2_X1)                  |        | 0.004       | 0.000      | 0.008      |             | 0.034  | 0.497f          |
| _0285_ (net)                         | 3      |             |            |            | 0.000       |        |                 |
| _1068_:A2 (OR2_X1)                   |        | 0.001       | 0.000      | 0.008      |             | 0.000  | 0.497f          |
| _1068_:ZN (OR2_X1)                   |        | 0.003       | 0.000      | 0.012      |             | 0.055  | 0.552f          |
| _0381_ (net)                         | 2      |             |            |            | 0.000       |        |                 |
| _1179_:A2 (NOR2_X1)                  |        | 0.002       | 0.000      | 0.012      |             | 0.000  | 0.552f          |
| _1179_:ZN (NOR2_X1)                  |        | 0.002       | 0.000      | 0.017      |             | 0.031  | 0.583r          |
| _0489_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1180_:A (OAI211_X1)                 |        | 0.002       | 0.000      | 0.017      |             | 0.000  | 0.583r          |
| _1180_:ZN (OAI211_X1)                |        | 0.001       | 0.000      | 0.018      |             | 0.030  | 0.613f          |
| _0490_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1197_:A1 (NOR3_X1)                  |        | 0.002       | 0.000      | 0.018      |             | 0.000  | 0.613f          |
| _1197_:ZN (NOR3_X1)                  |        | 0.002       | 0.000      | 0.029      |             | 0.040  | 0.652r          |
| _0507_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| _1204_:B1 (AOI21_X1)                 |        | 0.002       | 0.000      | 0.029      |             | 0.000  | 0.652r          |
| _1204_:ZN (AOI21_X1)                 |        | 0.001       | 0.000      | 0.012      |             | 0.019  | 0.671f          |
| _0040_ (net)                         | 1      |             |            |            | 0.000       |        |                 |
| i9.data1_$_SDFF_PP0__Q_4:D (DFF_X1)  |        | 0.001       | 0.000      | 0.012      |             | 0.000  | 0.671f          |
|                                      |        |             |            |            |             |        |                 |
| clk (port)                           |        | 0.018       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                      | 17     |             |            |            | NA          |        |                 |
| i9.data1_$_SDFF_PP0__Q_4:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)         |        |             |            |            |             | 2      | 2               |
| clock network delay (ideal)          |        |             |            |            |             | 0.000  | 2.000           |
| i9.data1_$_SDFF_PP0__Q_4:CK (DFF_X1) |        |             |            |            |             |        | 2.000r          |
| library setup time                   |        |             |            |            |             | -0.042 | 1.958           |
| clock reconvergence pessimism        |        |             |            |            |             | 0.000  | 1.958           |
|                                      |        |             |            |            |             |        |                 |
| path cell delay                      |        |             |            |            |             |        | 0.671(100.000%) |
| path net delay                       |        |             |            |            |             |        | 0.000(0.000%)   |
|                                      |        |             |            |            |             |        |                 |
| data require time                    |        |             |            |            |             |        | 1.958           |
| data arrival time                    |        |             |            |            |             |        | 0.671           |
| slack (MET)                          |        |             |            |            |             |        | 1.287           |
+--------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+--------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+--------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                           |        | 0.018       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                      | 17     |             |            |            | NA          |        |                 |
| i1.data1_$_SDFF_PP0__Q_2:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)         |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)          |        |             |            |            |             | 0.000  | 0.000           |
| i1.data1_$_SDFF_PP0__Q_2:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| i1.data1_$_SDFF_PP0__Q_2:Q (DFF_X1)  |        | 0.052       | 0.000      | 0.121      |             | 0.203  | 0.203r          |
| inst_o[5] (net)                      | 4      |             |            |            | 0.000       |        |                 |
| _0694_:A (INV_X32)                   |        | 0.049       | 0.000      | 0.121      |             | 0.000  | 0.203r          |
| _0694_:ZN (INV_X32)                  |        | 0.009       | 0.000      | 0.019      |             | -0.002 | 0.201f          |
| _0044_ (net)                         | 4      |             |            |            | 0.000       |        |                 |
| _0695_:A1 (NOR2_X4)                  |        | 0.007       | 0.000      | 0.019      |             | 0.000  | 0.201f          |
| _0695_:ZN (NOR2_X4)                  |        | 0.012       | 0.000      | 0.023      |             | 0.035  | 0.236r          |
| _0045_ (net)                         | 8      |             |            |            | 0.000       |        |                 |
| _0696_:A1 (AND2_X4)                  |        | 0.003       | 0.000      | 0.023      |             | 0.000  | 0.236r          |
| _0696_:ZN (AND2_X4)                  |        | 0.010       | 0.000      | 0.011      |             | 0.036  | 0.272r          |
| _0046_ (net)                         | 6      |             |            |            | 0.000       |        |                 |
| _0704_:A1 (AND2_X1)                  |        | 0.001       | 0.000      | 0.011      |             | 0.000  | 0.272r          |
| _0704_:ZN (AND2_X1)                  |        | 0.006       | 0.000      | 0.020      |             | 0.045  | 0.317r          |
| _0054_ (net)                         | 3      |             |            |            | 0.000       |        |                 |
| _0736_:A (BUF_X4)                    |        | 0.003       | 0.000      | 0.020      |             | 0.000  | 0.317r          |
| _0736_:Z (BUF_X4)                    |        | 0.016       | 0.000      | 0.012      |             | 0.030  | 0.347r          |
| _0084_ (net)                         | 10     |             |            |            | 0.000       |        |                 |
| _0781_:A (BUF_X4)                    |        | 0.003       | 0.000      | 0.012      |             | 0.000  | 0.347r          |
| _0781_:Z (BUF_X4)                    |        | 0.016       | 0.000      | 0.013      |             | 0.028  | 0.376r          |
| _0125_ (net)                         | 10     |             |            |            | 0.000       |        |                 |
| _1374_:A (AOI221_X4)                 |        | 0.002       | 0.000      | 0.013      |             | 0.000  | 0.376r          |
| _1374_:ZN (AOI221_X4)                |        | 0.001       | 0.000      | 0.005      |             | 0.039  | 0.414f          |
| i0.state_$_SDFFE_PP0P__Q_E (net)     | 1      |             |            |            | 0.000       |        |                 |
| _1377_:E (CLKGATE_X1)                |        | 0.001       | 0.000      | 0.005      |             | 0.000  | 0.414f          |
|                                      |        |             |            |            |             |        |                 |
| clk (port)                           |        | 0.018       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                      | 17     |             |            |            | NA          |        |                 |
| _1377_:CK (CLKGATE_X1)               |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)         |        |             |            |            |             | 2      | 2               |
| clock network delay (ideal)          |        |             |            |            |             | 0.000  | 2.000           |
| _1377_:CK (CLKGATE_X1)               |        |             |            |            |             |        | 2.000r          |
| library setup time                   |        |             |            |            |             | -0.044 | 1.956           |
| clock reconvergence pessimism        |        |             |            |            |             | 0.000  | 1.956           |
|                                      |        |             |            |            |             |        |                 |
| path cell delay                      |        |             |            |            |             |        | 0.414(100.000%) |
| path net delay                       |        |             |            |            |             |        | 0.000(0.000%)   |
|                                      |        |             |            |            |             |        |                 |
| data require time                    |        |             |            |            |             |        | 1.956           |
| data arrival time                    |        |             |            |            |             |        | 0.414           |
| slack (MET)                          |        |             |            |            |             |        | 1.542           |
+--------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+--------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+--------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                           |        | 0.018       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                      | 17     |             |            |            | NA          |        |                 |
| i1.data1_$_SDFF_PP0__Q_2:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)         |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)          |        |             |            |            |             | 0.000  | 0.000           |
| i1.data1_$_SDFF_PP0__Q_2:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| i1.data1_$_SDFF_PP0__Q_2:Q (DFF_X1)  |        | 0.047       | 0.000      | 0.057      |             | 0.143  | 0.143f          |
| inst_o[5] (net)                      | 4      |             |            |            | 0.000       |        |                 |
| _0938_:A2 (AND2_X1)                  |        | 0.001       | 0.000      | 0.057      |             | 0.000  | 0.143f          |
| _0938_:ZN (AND2_X1)                  |        | 0.004       | 0.000      | 0.011      |             | 0.059  | 0.202f          |
| _0252_ (net)                         | 4      |             |            |            | 0.000       |        |                 |
| _1071_:A2 (AND2_X1)                  |        | 0.001       | 0.000      | 0.011      |             | 0.000  | 0.202f          |
| _1071_:ZN (AND2_X1)                  |        | 0.003       | 0.000      | 0.008      |             | 0.036  | 0.238f          |
| _0384_ (net)                         | 2      |             |            |            | 0.000       |        |                 |
| _1072_:A (BUF_X2)                    |        | 0.002       | 0.000      | 0.008      |             | 0.000  | 0.238f          |
| _1072_:Z (BUF_X2)                    |        | 0.014       | 0.000      | 0.011      |             | 0.034  | 0.272f          |
| _0385_ (net)                         | 10     |             |            |            | 0.000       |        |                 |
| _1374_:B2 (AOI221_X4)                |        | 0.002       | 0.000      | 0.011      |             | 0.000  | 0.272f          |
| _1374_:ZN (AOI221_X4)                |        | 0.001       | 0.000      | 0.006      |             | 0.103  | 0.374r          |
| i0.state_$_SDFFE_PP0P__Q_E (net)     | 1      |             |            |            | 0.000       |        |                 |
| _1377_:E (CLKGATE_X1)                |        | 0.001       | 0.000      | 0.006      |             | 0.000  | 0.374r          |
|                                      |        |             |            |            |             |        |                 |
| clk (port)                           |        | 0.018       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                      | 17     |             |            |            | NA          |        |                 |
| _1377_:CK (CLKGATE_X1)               |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)         |        |             |            |            |             | 2      | 2               |
| clock network delay (ideal)          |        |             |            |            |             | 0.000  | 2.000           |
| _1377_:CK (CLKGATE_X1)               |        |             |            |            |             |        | 2.000r          |
| library setup time                   |        |             |            |            |             | -0.049 | 1.951           |
| clock reconvergence pessimism        |        |             |            |            |             | 0.000  | 1.951           |
|                                      |        |             |            |            |             |        |                 |
| path cell delay                      |        |             |            |            |             |        | 0.374(100.000%) |
| path net delay                       |        |             |            |            |             |        | 0.000(0.000%)   |
|                                      |        |             |            |            |             |        |                 |
| data require time                    |        |             |            |            |             |        | 1.951           |
| data arrival time                    |        |             |            |            |             |        | 0.374           |
| slack (MET)                          |        |             |            |            |             |        | 1.577           |
+--------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+------------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                                                  | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+------------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                                                             |        | 0.018       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                                                        | 17     |             |            |            | NA          |        |                 |
| i1.data1_$_SDFF_PP0__Q_2:CK (DFF_X1)                                   |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                                           |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                                            |        |             |            |            |             | 0.000  | 0.000           |
| i1.data1_$_SDFF_PP0__Q_2:CK (DFF_X1)                                   |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| i1.data1_$_SDFF_PP0__Q_2:Q (DFF_X1)                                    |        | 0.052       | 0.000      | 0.121      |             | 0.203  | 0.203r          |
| inst_o[5] (net)                                                        | 4      |             |            |            | 0.000       |        |                 |
| _0938_:A2 (AND2_X1)                                                    |        | 0.001       | 0.000      | 0.121      |             | 0.000  | 0.203r          |
| _0938_:ZN (AND2_X1)                                                    |        | 0.005       | 0.000      | 0.017      |             | 0.058  | 0.261r          |
| _0252_ (net)                                                           | 4      |             |            |            | 0.000       |        |                 |
| _1071_:A2 (AND2_X1)                                                    |        | 0.001       | 0.000      | 0.017      |             | 0.000  | 0.261r          |
| _1071_:ZN (AND2_X1)                                                    |        | 0.003       | 0.000      | 0.014      |             | 0.040  | 0.301r          |
| _0384_ (net)                                                           | 2      |             |            |            | 0.000       |        |                 |
| _1072_:A (BUF_X2)                                                      |        | 0.002       | 0.000      | 0.014      |             | 0.000  | 0.301r          |
| _1072_:Z (BUF_X2)                                                      |        | 0.015       | 0.000      | 0.021      |             | 0.039  | 0.340r          |
| _0385_ (net)                                                           | 10     |             |            |            | 0.000       |        |                 |
| _1375_:B2 (AOI22_X1)                                                   |        | 0.002       | 0.000      | 0.021      |             | 0.000  | 0.340r          |
| _1375_:ZN (AOI22_X1)                                                   |        | 0.001       | 0.000      | 0.010      |             | 0.022  | 0.361f          |
| i0.state_$_SDFFE_PP0P__Q_E_$_ANDNOT__Y_B_$_OR__Y_B_$_ANDNOT__B_Y (net) | 1      |             |            |            | 0.000       |        |                 |
| _1376_:E (CLKGATE_X1)                                                  |        | 0.001       | 0.000      | 0.010      |             | 0.000  | 0.361f          |
|                                                                        |        |             |            |            |             |        |                 |
| clk (port)                                                             |        | 0.018       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                                                        | 17     |             |            |            | NA          |        |                 |
| _1376_:CK (CLKGATE_X1)                                                 |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                                           |        |             |            |            |             | 2      | 2               |
| clock network delay (ideal)                                            |        |             |            |            |             | 0.000  | 2.000           |
| _1376_:CK (CLKGATE_X1)                                                 |        |             |            |            |             |        | 2.000r          |
| library setup time                                                     |        |             |            |            |             | -0.046 | 1.954           |
| clock reconvergence pessimism                                          |        |             |            |            |             | 0.000  | 1.954           |
|                                                                        |        |             |            |            |             |        |                 |
| path cell delay                                                        |        |             |            |            |             |        | 0.361(100.000%) |
| path net delay                                                         |        |             |            |            |             |        | 0.000(0.000%)   |
|                                                                        |        |             |            |            |             |        |                 |
| data require time                                                      |        |             |            |            |             |        | 1.954           |
| data arrival time                                                      |        |             |            |            |             |        | 0.361           |
| slack (MET)                                                            |        |             |            |            |             |        | 1.593           |
+------------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+------------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                                                  | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+------------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                                                             |        | 0.018       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                                                        | 17     |             |            |            | NA          |        |                 |
| i1.data1_$_SDFF_PP0__Q_2:CK (DFF_X1)                                   |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                                           |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                                            |        |             |            |            |             | 0.000  | 0.000           |
| i1.data1_$_SDFF_PP0__Q_2:CK (DFF_X1)                                   |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| i1.data1_$_SDFF_PP0__Q_2:Q (DFF_X1)                                    |        | 0.047       | 0.000      | 0.057      |             | 0.143  | 0.143f          |
| inst_o[5] (net)                                                        | 4      |             |            |            | 0.000       |        |                 |
| _0938_:A2 (AND2_X1)                                                    |        | 0.001       | 0.000      | 0.057      |             | 0.000  | 0.143f          |
| _0938_:ZN (AND2_X1)                                                    |        | 0.004       | 0.000      | 0.011      |             | 0.059  | 0.202f          |
| _0252_ (net)                                                           | 4      |             |            |            | 0.000       |        |                 |
| _1071_:A2 (AND2_X1)                                                    |        | 0.001       | 0.000      | 0.011      |             | 0.000  | 0.202f          |
| _1071_:ZN (AND2_X1)                                                    |        | 0.003       | 0.000      | 0.008      |             | 0.036  | 0.238f          |
| _0384_ (net)                                                           | 2      |             |            |            | 0.000       |        |                 |
| _1072_:A (BUF_X2)                                                      |        | 0.002       | 0.000      | 0.008      |             | 0.000  | 0.238f          |
| _1072_:Z (BUF_X2)                                                      |        | 0.014       | 0.000      | 0.011      |             | 0.034  | 0.272f          |
| _0385_ (net)                                                           | 10     |             |            |            | 0.000       |        |                 |
| _1375_:B2 (AOI22_X1)                                                   |        | 0.002       | 0.000      | 0.011      |             | 0.000  | 0.272f          |
| _1375_:ZN (AOI22_X1)                                                   |        | 0.001       | 0.000      | 0.015      |             | 0.032  | 0.304r          |
| i0.state_$_SDFFE_PP0P__Q_E_$_ANDNOT__Y_B_$_OR__Y_B_$_ANDNOT__B_Y (net) | 1      |             |            |            | 0.000       |        |                 |
| _1376_:E (CLKGATE_X1)                                                  |        | 0.001       | 0.000      | 0.015      |             | 0.000  | 0.304r          |
|                                                                        |        |             |            |            |             |        |                 |
| clk (port)                                                             |        | 0.018       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                                                        | 17     |             |            |            | NA          |        |                 |
| _1376_:CK (CLKGATE_X1)                                                 |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                                           |        |             |            |            |             | 2      | 2               |
| clock network delay (ideal)                                            |        |             |            |            |             | 0.000  | 2.000           |
| _1376_:CK (CLKGATE_X1)                                                 |        |             |            |            |             |        | 2.000r          |
| library setup time                                                     |        |             |            |            |             | -0.051 | 1.949           |
| clock reconvergence pessimism                                          |        |             |            |            |             | 0.000  | 1.949           |
|                                                                        |        |             |            |            |             |        |                 |
| path cell delay                                                        |        |             |            |            |             |        | 0.304(100.000%) |
| path net delay                                                         |        |             |            |            |             |        | 0.000(0.000%)   |
|                                                                        |        |             |            |            |             |        |                 |
| data require time                                                      |        |             |            |            |             |        | 1.949           |
| data arrival time                                                      |        |             |            |            |             |        | 0.304           |
| slack (MET)                                                            |        |             |            |            |             |        | 1.645           |
+------------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                                            | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                                                       |        | 0.018       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                                                  | 17     |             |            |            | NA          |        |                 |
| _1376_:CK (CLKGATE_X1)                                           |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _1376_:GCK (CLKGATE_X1)                                          |        | 0.020       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _0678_ (clock net)                                               | 21     |             |            |            | NA          |        |                 |
| i0.state_$_SDFFE_PP0P__Q_26:CK (DFF_X1)                          |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                                     |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                                      |        |             |            |            |             | 0.000  | 0.000           |
| i0.state_$_SDFFE_PP0P__Q_26:CK (DFF_X1)                          |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| i0.state_$_SDFFE_PP0P__Q_26:QN (DFF_X1)                          |        | 0.004       | 0.000      | 0.015      |             | 0.069  | 0.069r          |
| i7._io_pc_next_T_26_$_ANDNOT__Y_18_B_$_MUX__Y_B_$_XOR__Y_B (net) | 3      |             |            |            | 0.000       |        |                 |
| _0875_:C1 (AOI211_X1)                                            |        | 0.002       | 0.000      | 0.015      |             | 0.000  | 0.069r          |
| _0875_:ZN (AOI211_X1)                                            |        | 0.001       | 0.000      | 0.008      |             | 0.017  | 0.086f          |
| _0019_ (net)                                                     | 1      |             |            |            | 0.000       |        |                 |
| i0.state_$_SDFFE_PP0P__Q_26:D (DFF_X1)                           |        | 0.001       | 0.000      | 0.008      |             | 0.000  | 0.086f          |
|                                                                  |        |             |            |            |             |        |                 |
| clk (port)                                                       |        | 0.018       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                                                  | 17     |             |            |            | NA          |        |                 |
| _1376_:CK (CLKGATE_X1)                                           |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _1376_:GCK (CLKGATE_X1)                                          |        | 0.020       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _0678_ (clock net)                                               | 21     |             |            |            | NA          |        |                 |
| i0.state_$_SDFFE_PP0P__Q_26:CK (DFF_X1)                          |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                                     |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                                      |        |             |            |            |             | 0.000  | 0.000           |
| i0.state_$_SDFFE_PP0P__Q_26:CK (DFF_X1)                          |        |             |            |            |             |        | 0.000r          |
| library hold time                                                |        |             |            |            |             | 0.002  | 0.002           |
| clock reconvergence pessimism                                    |        |             |            |            |             | -0.000 | 0.002           |
|                                                                  |        |             |            |            |             |        |                 |
| path cell delay                                                  |        |             |            |            |             |        | 0.086(100.000%) |
| path net delay                                                   |        |             |            |            |             |        | 0.000(0.000%)   |
|                                                                  |        |             |            |            |             |        |                 |
| data require time                                                |        |             |            |            |             |        | 0.002           |
| data arrival time                                                |        |             |            |            |             |        | 0.086           |
| slack (MET)                                                      |        |             |            |            |             |        | 0.084           |
+------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                                            | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                                                       |        | 0.018       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                                                  | 17     |             |            |            | NA          |        |                 |
| _1376_:CK (CLKGATE_X1)                                           |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _1376_:GCK (CLKGATE_X1)                                          |        | 0.020       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _0678_ (clock net)                                               | 21     |             |            |            | NA          |        |                 |
| i0.state_$_SDFFE_PP0P__Q_26:CK (DFF_X1)                          |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                                     |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                                      |        |             |            |            |             | 0.000  | 0.000           |
| i0.state_$_SDFFE_PP0P__Q_26:CK (DFF_X1)                          |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| i0.state_$_SDFFE_PP0P__Q_26:QN (DFF_X1)                          |        | 0.004       | 0.000      | 0.015      |             | 0.069  | 0.069r          |
| i7._io_pc_next_T_26_$_ANDNOT__Y_18_B_$_MUX__Y_B_$_XOR__Y_B (net) | 3      |             |            |            | 0.000       |        |                 |
| _0875_:C1 (AOI211_X1)                                            |        | 0.002       | 0.000      | 0.015      |             | 0.000  | 0.069r          |
| _0875_:ZN (AOI211_X1)                                            |        | 0.001       | 0.000      | 0.008      |             | 0.017  | 0.086f          |
| _0019_ (net)                                                     | 1      |             |            |            | 0.000       |        |                 |
| i0.state_$_SDFFE_PP0P__Q_26:D (DFF_X1)                           |        | 0.001       | 0.000      | 0.008      |             | 0.000  | 0.086f          |
|                                                                  |        |             |            |            |             |        |                 |
| clk (port)                                                       |        | 0.018       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                                                  | 17     |             |            |            | NA          |        |                 |
| _1376_:CK (CLKGATE_X1)                                           |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _1376_:GCK (CLKGATE_X1)                                          |        | 0.020       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _0678_ (clock net)                                               | 21     |             |            |            | NA          |        |                 |
| i0.state_$_SDFFE_PP0P__Q_26:CK (DFF_X1)                          |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                                     |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                                      |        |             |            |            |             | 0.000  | 0.000           |
| i0.state_$_SDFFE_PP0P__Q_26:CK (DFF_X1)                          |        |             |            |            |             |        | 0.000r          |
| library hold time                                                |        |             |            |            |             | 0.002  | 0.002           |
| clock reconvergence pessimism                                    |        |             |            |            |             | -0.000 | 0.002           |
|                                                                  |        |             |            |            |             |        |                 |
| path cell delay                                                  |        |             |            |            |             |        | 0.086(100.000%) |
| path net delay                                                   |        |             |            |            |             |        | 0.000(0.000%)   |
|                                                                  |        |             |            |            |             |        |                 |
| data require time                                                |        |             |            |            |             |        | 0.002           |
| data arrival time                                                |        |             |            |            |             |        | 0.086           |
| slack (MET)                                                      |        |             |            |            |             |        | 0.084           |
+------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                                            | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                                                       |        | 0.018       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                                                  | 17     |             |            |            | NA          |        |                 |
| _1376_:CK (CLKGATE_X1)                                           |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _1376_:GCK (CLKGATE_X1)                                          |        | 0.020       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _0678_ (clock net)                                               | 21     |             |            |            | NA          |        |                 |
| i0.state_$_SDFFE_PP0P__Q_25:CK (DFF_X1)                          |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                                     |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                                      |        |             |            |            |             | 0.000  | 0.000           |
| i0.state_$_SDFFE_PP0P__Q_25:CK (DFF_X1)                          |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| i0.state_$_SDFFE_PP0P__Q_25:QN (DFF_X1)                          |        | 0.007       | 0.000      | 0.021      |             | 0.077  | 0.077r          |
| i7._io_pc_next_T_26_$_ANDNOT__Y_17_B_$_MUX__Y_B_$_XOR__Y_B (net) | 4      |             |            |            | 0.000       |        |                 |
| _0868_:B1 (AOI21_X1)                                             |        | 0.002       | 0.000      | 0.021      |             | 0.000  | 0.077r          |
| _0868_:ZN (AOI21_X1)                                             |        | 0.001       | 0.000      | 0.008      |             | 0.018  | 0.095f          |
| _0018_ (net)                                                     | 1      |             |            |            | 0.000       |        |                 |
| i0.state_$_SDFFE_PP0P__Q_25:D (DFF_X1)                           |        | 0.001       | 0.000      | 0.008      |             | 0.000  | 0.095f          |
|                                                                  |        |             |            |            |             |        |                 |
| clk (port)                                                       |        | 0.018       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                                                  | 17     |             |            |            | NA          |        |                 |
| _1376_:CK (CLKGATE_X1)                                           |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _1376_:GCK (CLKGATE_X1)                                          |        | 0.020       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _0678_ (clock net)                                               | 21     |             |            |            | NA          |        |                 |
| i0.state_$_SDFFE_PP0P__Q_25:CK (DFF_X1)                          |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                                     |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                                      |        |             |            |            |             | 0.000  | 0.000           |
| i0.state_$_SDFFE_PP0P__Q_25:CK (DFF_X1)                          |        |             |            |            |             |        | 0.000r          |
| library hold time                                                |        |             |            |            |             | 0.002  | 0.002           |
| clock reconvergence pessimism                                    |        |             |            |            |             | -0.000 | 0.002           |
|                                                                  |        |             |            |            |             |        |                 |
| path cell delay                                                  |        |             |            |            |             |        | 0.095(100.000%) |
| path net delay                                                   |        |             |            |            |             |        | 0.000(0.000%)   |
|                                                                  |        |             |            |            |             |        |                 |
| data require time                                                |        |             |            |            |             |        | 0.002           |
| data arrival time                                                |        |             |            |            |             |        | 0.095           |
| slack (MET)                                                      |        |             |            |            |             |        | 0.093           |
+------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                                            | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                                                       |        | 0.018       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                                                  | 17     |             |            |            | NA          |        |                 |
| _1376_:CK (CLKGATE_X1)                                           |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _1376_:GCK (CLKGATE_X1)                                          |        | 0.020       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _0678_ (clock net)                                               | 21     |             |            |            | NA          |        |                 |
| i0.state_$_SDFFE_PP0P__Q_25:CK (DFF_X1)                          |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                                     |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                                      |        |             |            |            |             | 0.000  | 0.000           |
| i0.state_$_SDFFE_PP0P__Q_25:CK (DFF_X1)                          |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| i0.state_$_SDFFE_PP0P__Q_25:QN (DFF_X1)                          |        | 0.007       | 0.000      | 0.021      |             | 0.077  | 0.077r          |
| i7._io_pc_next_T_26_$_ANDNOT__Y_17_B_$_MUX__Y_B_$_XOR__Y_B (net) | 4      |             |            |            | 0.000       |        |                 |
| _0868_:B1 (AOI21_X1)                                             |        | 0.002       | 0.000      | 0.021      |             | 0.000  | 0.077r          |
| _0868_:ZN (AOI21_X1)                                             |        | 0.001       | 0.000      | 0.008      |             | 0.018  | 0.095f          |
| _0018_ (net)                                                     | 1      |             |            |            | 0.000       |        |                 |
| i0.state_$_SDFFE_PP0P__Q_25:D (DFF_X1)                           |        | 0.001       | 0.000      | 0.008      |             | 0.000  | 0.095f          |
|                                                                  |        |             |            |            |             |        |                 |
| clk (port)                                                       |        | 0.018       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                                                  | 17     |             |            |            | NA          |        |                 |
| _1376_:CK (CLKGATE_X1)                                           |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _1376_:GCK (CLKGATE_X1)                                          |        | 0.020       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _0678_ (clock net)                                               | 21     |             |            |            | NA          |        |                 |
| i0.state_$_SDFFE_PP0P__Q_25:CK (DFF_X1)                          |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                                     |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                                      |        |             |            |            |             | 0.000  | 0.000           |
| i0.state_$_SDFFE_PP0P__Q_25:CK (DFF_X1)                          |        |             |            |            |             |        | 0.000r          |
| library hold time                                                |        |             |            |            |             | 0.002  | 0.002           |
| clock reconvergence pessimism                                    |        |             |            |            |             | -0.000 | 0.002           |
|                                                                  |        |             |            |            |             |        |                 |
| path cell delay                                                  |        |             |            |            |             |        | 0.095(100.000%) |
| path net delay                                                   |        |             |            |            |             |        | 0.000(0.000%)   |
|                                                                  |        |             |            |            |             |        |                 |
| data require time                                                |        |             |            |            |             |        | 0.002           |
| data arrival time                                                |        |             |            |            |             |        | 0.095           |
| slack (MET)                                                      |        |             |            |            |             |        | 0.093           |
+------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                                            | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                                                       |        | 0.018       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                                                  | 17     |             |            |            | NA          |        |                 |
| _1376_:CK (CLKGATE_X1)                                           |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _1376_:GCK (CLKGATE_X1)                                          |        | 0.020       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _0678_ (clock net)                                               | 21     |             |            |            | NA          |        |                 |
| i0.state_$_SDFFE_PP0P__Q_26:CK (DFF_X1)                          |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                                     |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                                      |        |             |            |            |             | 0.000  | 0.000           |
| i0.state_$_SDFFE_PP0P__Q_26:CK (DFF_X1)                          |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| i0.state_$_SDFFE_PP0P__Q_26:QN (DFF_X1)                          |        | 0.004       | 0.000      | 0.014      |             | 0.069  | 0.069f          |
| i7._io_pc_next_T_26_$_ANDNOT__Y_18_B_$_MUX__Y_B_$_XOR__Y_B (net) | 3      |             |            |            | 0.000       |        |                 |
| _0875_:C1 (AOI211_X1)                                            |        | 0.002       | 0.000      | 0.014      |             | 0.000  | 0.069f          |
| _0875_:ZN (AOI211_X1)                                            |        | 0.001       | 0.000      | 0.032      |             | 0.042  | 0.111r          |
| _0019_ (net)                                                     | 1      |             |            |            | 0.000       |        |                 |
| i0.state_$_SDFFE_PP0P__Q_26:D (DFF_X1)                           |        | 0.001       | 0.000      | 0.032      |             | 0.000  | 0.111r          |
|                                                                  |        |             |            |            |             |        |                 |
| clk (port)                                                       |        | 0.018       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                                                  | 17     |             |            |            | NA          |        |                 |
| _1376_:CK (CLKGATE_X1)                                           |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _1376_:GCK (CLKGATE_X1)                                          |        | 0.020       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _0678_ (clock net)                                               | 21     |             |            |            | NA          |        |                 |
| i0.state_$_SDFFE_PP0P__Q_26:CK (DFF_X1)                          |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                                     |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                                      |        |             |            |            |             | 0.000  | 0.000           |
| i0.state_$_SDFFE_PP0P__Q_26:CK (DFF_X1)                          |        |             |            |            |             |        | 0.000r          |
| library hold time                                                |        |             |            |            |             | 0.013  | 0.013           |
| clock reconvergence pessimism                                    |        |             |            |            |             | -0.000 | 0.013           |
|                                                                  |        |             |            |            |             |        |                 |
| path cell delay                                                  |        |             |            |            |             |        | 0.111(100.000%) |
| path net delay                                                   |        |             |            |            |             |        | 0.000(0.000%)   |
|                                                                  |        |             |            |            |             |        |                 |
| data require time                                                |        |             |            |            |             |        | 0.013           |
| data arrival time                                                |        |             |            |            |             |        | 0.111           |
| slack (MET)                                                      |        |             |            |            |             |        | 0.098           |
+------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+------------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                                                  | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+------------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                                                             |        | 0.018       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                                                        | 17     |             |            |            | NA          |        |                 |
| i1.data1_$_SDFF_PP0__Q_4:CK (DFF_X1)                                   |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                                           |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                                            |        |             |            |            |             | 0.000  | 0.000           |
| i1.data1_$_SDFF_PP0__Q_4:CK (DFF_X1)                                   |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| i1.data1_$_SDFF_PP0__Q_4:Q (DFF_X1)                                    |        | 0.006       | 0.000      | 0.010      |             | 0.086  | 0.086f          |
| inst_o[3] (net)                                                        | 5      |             |            |            | 0.000       |        |                 |
| _1375_:A2 (AOI22_X1)                                                   |        | 0.002       | 0.000      | 0.010      |             | 0.000  | 0.086f          |
| _1375_:ZN (AOI22_X1)                                                   |        | 0.001       | 0.000      | 0.011      |             | 0.022  | 0.108r          |
| i0.state_$_SDFFE_PP0P__Q_E_$_ANDNOT__Y_B_$_OR__Y_B_$_ANDNOT__B_Y (net) | 1      |             |            |            | 0.000       |        |                 |
| _1376_:E (CLKGATE_X1)                                                  |        | 0.001       | 0.000      | 0.011      |             | 0.000  | 0.108r          |
|                                                                        |        |             |            |            |             |        |                 |
| clk (port)                                                             |        | 0.018       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                                                        | 17     |             |            |            | NA          |        |                 |
| _1376_:CK (CLKGATE_X1)                                                 |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                                           |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                                            |        |             |            |            |             | 0.000  | 0.000           |
| _1376_:CK (CLKGATE_X1)                                                 |        |             |            |            |             |        | 0.000r          |
| library hold time                                                      |        |             |            |            |             | -0.001 | -0.001          |
| clock reconvergence pessimism                                          |        |             |            |            |             | -0.000 | -0.001          |
|                                                                        |        |             |            |            |             |        |                 |
| path cell delay                                                        |        |             |            |            |             |        | 0.108(100.000%) |
| path net delay                                                         |        |             |            |            |             |        | 0.000(0.000%)   |
|                                                                        |        |             |            |            |             |        |                 |
| data require time                                                      |        |             |            |            |             |        | -0.001          |
| data arrival time                                                      |        |             |            |            |             |        | 0.108           |
| slack (MET)                                                            |        |             |            |            |             |        | 0.109           |
+------------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+------------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                                                  | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+------------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                                                             |        | 0.018       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                                                        | 17     |             |            |            | NA          |        |                 |
| i1.data1_$_SDFF_PP0__Q_4:CK (DFF_X1)                                   |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                                           |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                                            |        |             |            |            |             | 0.000  | 0.000           |
| i1.data1_$_SDFF_PP0__Q_4:CK (DFF_X1)                                   |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| i1.data1_$_SDFF_PP0__Q_4:Q (DFF_X1)                                    |        | 0.007       | 0.000      | 0.017      |             | 0.094  | 0.094r          |
| inst_o[3] (net)                                                        | 5      |             |            |            | 0.000       |        |                 |
| _1375_:A2 (AOI22_X1)                                                   |        | 0.002       | 0.000      | 0.017      |             | 0.000  | 0.094r          |
| _1375_:ZN (AOI22_X1)                                                   |        | 0.001       | 0.000      | 0.007      |             | 0.015  | 0.109f          |
| i0.state_$_SDFFE_PP0P__Q_E_$_ANDNOT__Y_B_$_OR__Y_B_$_ANDNOT__B_Y (net) | 1      |             |            |            | 0.000       |        |                 |
| _1376_:E (CLKGATE_X1)                                                  |        | 0.001       | 0.000      | 0.007      |             | 0.000  | 0.109f          |
|                                                                        |        |             |            |            |             |        |                 |
| clk (port)                                                             |        | 0.018       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                                                        | 17     |             |            |            | NA          |        |                 |
| _1376_:CK (CLKGATE_X1)                                                 |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                                           |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                                            |        |             |            |            |             | 0.000  | 0.000           |
| _1376_:CK (CLKGATE_X1)                                                 |        |             |            |            |             |        | 0.000r          |
| library hold time                                                      |        |             |            |            |             | -0.016 | -0.016          |
| clock reconvergence pessimism                                          |        |             |            |            |             | -0.000 | -0.016          |
|                                                                        |        |             |            |            |             |        |                 |
| path cell delay                                                        |        |             |            |            |             |        | 0.109(100.000%) |
| path net delay                                                         |        |             |            |            |             |        | 0.000(0.000%)   |
|                                                                        |        |             |            |            |             |        |                 |
| data require time                                                      |        |             |            |            |             |        | -0.016          |
| data arrival time                                                      |        |             |            |            |             |        | 0.109           |
| slack (MET)                                                            |        |             |            |            |             |        | 0.125           |
+------------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+--------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+--------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                           |        | 0.018       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                      | 17     |             |            |            | NA          |        |                 |
| i1.data1_$_SDFF_PP0__Q_4:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)         |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)          |        |             |            |            |             | 0.000  | 0.000           |
| i1.data1_$_SDFF_PP0__Q_4:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| i1.data1_$_SDFF_PP0__Q_4:Q (DFF_X1)  |        | 0.007       | 0.000      | 0.017      |             | 0.094  | 0.094r          |
| inst_o[3] (net)                      | 5      |             |            |            | 0.000       |        |                 |
| _1374_:C1 (AOI221_X4)                |        | 0.002       | 0.000      | 0.017      |             | 0.000  | 0.094r          |
| _1374_:ZN (AOI221_X4)                |        | 0.001       | 0.000      | 0.004      |             | 0.045  | 0.140f          |
| i0.state_$_SDFFE_PP0P__Q_E (net)     | 1      |             |            |            | 0.000       |        |                 |
| _1377_:E (CLKGATE_X1)                |        | 0.001       | 0.000      | 0.004      |             | 0.000  | 0.140f          |
|                                      |        |             |            |            |             |        |                 |
| clk (port)                           |        | 0.018       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                      | 17     |             |            |            | NA          |        |                 |
| _1377_:CK (CLKGATE_X1)               |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)         |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)          |        |             |            |            |             | 0.000  | 0.000           |
| _1377_:CK (CLKGATE_X1)               |        |             |            |            |             |        | 0.000r          |
| library hold time                    |        |             |            |            |             | -0.016 | -0.016          |
| clock reconvergence pessimism        |        |             |            |            |             | -0.000 | -0.016          |
|                                      |        |             |            |            |             |        |                 |
| path cell delay                      |        |             |            |            |             |        | 0.140(100.000%) |
| path net delay                       |        |             |            |            |             |        | 0.000(0.000%)   |
|                                      |        |             |            |            |             |        |                 |
| data require time                    |        |             |            |            |             |        | -0.016          |
| data arrival time                    |        |             |            |            |             |        | 0.140           |
| slack (MET)                          |        |             |            |            |             |        | 0.155           |
+--------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+--------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+--------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                           |        | 0.018       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                      | 17     |             |            |            | NA          |        |                 |
| i1.data1_$_SDFF_PP0__Q_4:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)         |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)          |        |             |            |            |             | 0.000  | 0.000           |
| i1.data1_$_SDFF_PP0__Q_4:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| i1.data1_$_SDFF_PP0__Q_4:Q (DFF_X1)  |        | 0.006       | 0.000      | 0.010      |             | 0.086  | 0.086f          |
| inst_o[3] (net)                      | 5      |             |            |            | 0.000       |        |                 |
| _1374_:C1 (AOI221_X4)                |        | 0.002       | 0.000      | 0.010      |             | 0.000  | 0.086f          |
| _1374_:ZN (AOI221_X4)                |        | 0.001       | 0.000      | 0.006      |             | 0.071  | 0.156r          |
| i0.state_$_SDFFE_PP0P__Q_E (net)     | 1      |             |            |            | 0.000       |        |                 |
| _1377_:E (CLKGATE_X1)                |        | 0.001       | 0.000      | 0.006      |             | 0.000  | 0.156r          |
|                                      |        |             |            |            |             |        |                 |
| clk (port)                           |        | 0.018       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                      | 17     |             |            |            | NA          |        |                 |
| _1377_:CK (CLKGATE_X1)               |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)         |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)          |        |             |            |            |             | 0.000  | 0.000           |
| _1377_:CK (CLKGATE_X1)               |        |             |            |            |             |        | 0.000r          |
| library hold time                    |        |             |            |            |             | -0.002 | -0.002          |
| clock reconvergence pessimism        |        |             |            |            |             | -0.000 | -0.002          |
|                                      |        |             |            |            |             |        |                 |
| path cell delay                      |        |             |            |            |             |        | 0.156(100.000%) |
| path net delay                       |        |             |            |            |             |        | 0.000(0.000%)   |
|                                      |        |             |            |            |             |        |                 |
| data require time                    |        |             |            |            |             |        | -0.002          |
| data arrival time                    |        |             |            |            |             |        | 0.156           |
| slack (MET)                          |        |             |            |            |             |        | 0.158           |
+--------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
