`timescale 1ps / 1 ps
module module_0 (
    input logic id_1,
    output [id_1 : id_1] id_2,
    output [id_1 : id_1[id_1]] id_3,
    input id_4,
    input [id_1 : id_2] id_5,
    input [id_3 : id_1] id_6,
    output id_7,
    input logic id_8,
    input [id_3 : id_6] id_9,
    output logic id_10,
    output [id_3 : id_10] id_11,
    input [id_8 : id_4] id_12,
    output logic [id_2 : id_12] id_13,
    output logic sample,
    output logic [id_3 : id_3] id_14,
    input id_15,
    input id_16,
    input id_17,
    output logic [id_3 : id_16] id_18,
    input [id_10 : id_3] id_19,
    output id_20,
    input id_21,
    output [id_12 : id_19] id_22,
    input id_23,
    input id_24
);
  logic id_25;
  id_26 id_27 (
      .id_8 (id_24),
      .id_23(id_3),
      .id_9 (id_17)
  );
  id_28 id_29 (
      .id_9 (id_15),
      .id_22(id_24),
      .id_17(1),
      .id_2 (id_23),
      .id_11(id_3)
  );
endmodule
