{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1704824651798 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1704824651798 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 09 21:24:11 2024 " "Processing started: Tue Jan 09 21:24:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1704824651798 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1704824651798 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Deneme -c main_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off Deneme -c main_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1704824651798 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1704824652154 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "main_module.sv(94) " "Verilog HDL information at main_module.sv(94): always construct contains both blocking and non-blocking assignments" {  } { { "main_module.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_hw2_Interrupt/main_module.sv" 94 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1704824652218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file main_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_module " "Found entity 1: main_module" {  } { { "main_module.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_hw2_Interrupt/main_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704824652220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704824652220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switchbank_int.sv 1 1 " "Found 1 design units, including 1 entities, in source file switchbank_int.sv" { { "Info" "ISGN_ENTITY_NAME" "1 switchbank_int " "Found entity 1: switchbank_int" {  } { { "switchbank_int.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_hw2_Interrupt/switchbank_int.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704824652222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704824652222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mammal.sv 1 1 " "Found 1 design units, including 1 entities, in source file mammal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mammal " "Found entity 1: mammal" {  } { { "mammal.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_hw2_Interrupt/mammal.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704824652225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704824652225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevensegment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sevensegment " "Found entity 1: sevensegment" {  } { { "sevensegment.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_hw2_Interrupt/sevensegment.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704824652227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704824652227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/switchbank_poll.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/switchbank_poll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 switchbank_poll " "Found entity 1: switchbank_poll" {  } { { "output_files/switchbank_poll.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_hw2_Interrupt/output_files/switchbank_poll.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704824652228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704824652228 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ack_sw switchbank_poll.sv(45) " "Verilog HDL Implicit Net warning at switchbank_poll.sv(45): created implicit net for \"ack_sw\"" {  } { { "output_files/switchbank_poll.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_hw2_Interrupt/output_files/switchbank_poll.sv" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704824652229 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main_module " "Elaborating entity \"main_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1704824652260 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "118 0 127 main_module.sv(172) " "Verilog HDL warning at main_module.sv(172): number of words (118) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "main_module.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_hw2_Interrupt/main_module.sv" 172 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1704824652264 "|main_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevensegment sevensegment:ss1 " "Elaborating entity \"sevensegment\" for hierarchy \"sevensegment:ss1\"" {  } { { "main_module.sv" "ss1" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_hw2_Interrupt/main_module.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704824652279 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sevensegment.sv(15) " "Verilog HDL assignment warning at sevensegment.sv(15): truncated value with size 32 to match size of target (2)" {  } { { "sevensegment.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_hw2_Interrupt/sevensegment.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704824652280 "|main_module|sevensegment:ss1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 sevensegment.sv(19) " "Verilog HDL assignment warning at sevensegment.sv(19): truncated value with size 32 to match size of target (26)" {  } { { "sevensegment.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_hw2_Interrupt/sevensegment.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704824652280 "|main_module|sevensegment:ss1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchbank_poll switchbank_poll:sw2 " "Elaborating entity \"switchbank_poll\" for hierarchy \"switchbank_poll:sw2\"" {  } { { "main_module.sv" "sw2" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_hw2_Interrupt/main_module.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704824652281 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ack_sw switchbank_poll.sv(45) " "Verilog HDL or VHDL warning at switchbank_poll.sv(45): object \"ack_sw\" assigned a value but never read" {  } { { "output_files/switchbank_poll.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_hw2_Interrupt/output_files/switchbank_poll.sv" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1704824652283 "|main_module|switchbank_poll:sw2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchbank_int switchbank_int:sw1 " "Elaborating entity \"switchbank_int\" for hierarchy \"switchbank_int:sw1\"" {  } { { "main_module.sv" "sw1" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_hw2_Interrupt/main_module.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704824652284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mammal mammal:m1 " "Elaborating entity \"mammal\" for hierarchy \"mammal:m1\"" {  } { { "main_module.sv" "m1" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_hw2_Interrupt/main_module.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704824652285 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 mammal.sv(56) " "Verilog HDL assignment warning at mammal.sv(56): truncated value with size 32 to match size of target (12)" {  } { { "mammal.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_hw2_Interrupt/mammal.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704824652289 "|main_module|mammal:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 mammal.sv(62) " "Verilog HDL assignment warning at mammal.sv(62): truncated value with size 32 to match size of target (12)" {  } { { "mammal.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_hw2_Interrupt/mammal.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704824652289 "|main_module|mammal:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mammal.sv(107) " "Verilog HDL assignment warning at mammal.sv(107): truncated value with size 32 to match size of target (16)" {  } { { "mammal.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_hw2_Interrupt/mammal.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704824652289 "|main_module|mammal:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mammal.sv(116) " "Verilog HDL assignment warning at mammal.sv(116): truncated value with size 32 to match size of target (16)" {  } { { "mammal.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_hw2_Interrupt/mammal.sv" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704824652289 "|main_module|mammal:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mammal.sv(131) " "Verilog HDL assignment warning at mammal.sv(131): truncated value with size 32 to match size of target (16)" {  } { { "mammal.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_hw2_Interrupt/mammal.sv" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704824652289 "|main_module|mammal:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mammal.sv(141) " "Verilog HDL assignment warning at mammal.sv(141): truncated value with size 32 to match size of target (16)" {  } { { "mammal.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_hw2_Interrupt/mammal.sv" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704824652289 "|main_module|mammal:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mammal.sv(156) " "Verilog HDL assignment warning at mammal.sv(156): truncated value with size 32 to match size of target (16)" {  } { { "mammal.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_hw2_Interrupt/mammal.sv" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704824652289 "|main_module|mammal:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mammal.sv(163) " "Verilog HDL assignment warning at mammal.sv(163): truncated value with size 32 to match size of target (16)" {  } { { "mammal.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_hw2_Interrupt/mammal.sv" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704824652289 "|main_module|mammal:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mammal.sv(176) " "Verilog HDL assignment warning at mammal.sv(176): truncated value with size 32 to match size of target (16)" {  } { { "mammal.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_hw2_Interrupt/mammal.sv" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704824652289 "|main_module|mammal:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mammal.sv(182) " "Verilog HDL assignment warning at mammal.sv(182): truncated value with size 32 to match size of target (16)" {  } { { "mammal.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_hw2_Interrupt/mammal.sv" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704824652289 "|main_module|mammal:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 mammal.sv(189) " "Verilog HDL assignment warning at mammal.sv(189): truncated value with size 16 to match size of target (12)" {  } { { "mammal.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_hw2_Interrupt/mammal.sv" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704824652289 "|main_module|mammal:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mammal.sv(264) " "Verilog HDL assignment warning at mammal.sv(264): truncated value with size 32 to match size of target (16)" {  } { { "mammal.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_hw2_Interrupt/mammal.sv" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704824652289 "|main_module|mammal:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mammal.sv(265) " "Verilog HDL assignment warning at mammal.sv(265): truncated value with size 32 to match size of target (16)" {  } { { "mammal.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_hw2_Interrupt/mammal.sv" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704824652289 "|main_module|mammal:m1"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memory " "RAM logic \"memory\" is uninferred due to asynchronous read logic" {  } { { "main_module.sv" "memory" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_hw2_Interrupt/main_module.sv" 19 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1704824652596 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1704824652596 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_hw2_Interrupt/db/Deneme.ram0_main_module_7115dfaa.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_hw2_Interrupt/db/Deneme.ram0_main_module_7115dfaa.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1704824653005 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1704824656237 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1704824659577 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_hw2_Interrupt/output_files/main_module.map.smsg " "Generated suppressed messages file C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_hw2_Interrupt/output_files/main_module.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1704824659679 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1704824659884 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704824659884 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4374 " "Implemented 4374 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1704824660288 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1704824660288 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4360 " "Implemented 4360 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1704824660288 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1704824660288 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4686 " "Peak virtual memory: 4686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1704824660318 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 09 21:24:20 2024 " "Processing ended: Tue Jan 09 21:24:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1704824660318 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1704824660318 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1704824660318 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1704824660318 ""}
