#include "nvmCore/Core.h"
#include "nvmCore/CoreMacros.h"
#include "nvmCore/RegisterTypes.h"
#include "nvmCore/IXFlags.h"

nvm::Error nvm::Core::initialize(nvm::Interface::Ptr machineInterface, nvm::Options::Ptr options) {
    interface_ = machineInterface;
    options_ = options;
    auto validationError = options_->validate(interface_);
    if (validationError) return validationError;

    return nvm::Error();
}

void nvm::Core::reset() {
    instructionPointer_ = options_->getBootVector();
    stackPointer_ = interface_->getMaxMemory();

    negativeFlag_, positiveFlag_, zeroFlag_ = false;
}

nvm::Error nvm::Core::process() {
    uint8_t instruction[LONGESTINSTRUCTION];
    RETURN_IF_ERROR(fetchInstruction(instruction));

    auto opcode = instruction[0];
    Error instructionError;

    switch (opcode)
    {
    case nvm::Instruction::NoOp: instructionError = noOp(); break;
    case nvm::Instruction::Add: instructionError = add(instruction); break;
    case nvm::Instruction::Subtract: instructionError = subtract(instruction); break;
    case nvm::Instruction::Multiply: instructionError = multiply(instruction); break;
    case nvm::Instruction::Divide: instructionError = divide(instruction); break;
    case nvm::Instruction::SetLiteral: instructionError = setLiteral(instruction); break;
    case nvm::Instruction::Jump: instructionError = jump(instruction); break;
    case nvm::Instruction::Return: instructionError = ret(instruction); break;
    case nvm::Instruction::Increment: instructionError = increment(instruction); break;
    case nvm::Instruction::Decrement: instructionError = decrement(instruction); break;
    case nvm::Instruction::Read: instructionError = read(instruction); break;
    case nvm::Instruction::Write: instructionError = write(instruction); break;
    default:
        break;
    }

    return instructionError;
}

nvm::Error nvm::Core::fetchInstruction(uint8_t instruction[]) {
    RETURN_IF_ERROR(fetchAndIncrement(instruction, 0, 1));

    //TODO:: As the instruction set matures, reallocate the opcodes
    //       to get an efficient pattern to denote instruction size.

    switch (instruction[0]) {
    case nvm::Instruction::Add:
    case nvm::Instruction::Subtract:
    case nvm::Instruction::Multiply:
    case nvm::Instruction::Divide:
        return fetchAndIncrement(instruction, 1, 2);
    case nvm::Instruction::SetLiteral:
        RETURN_IF_ERROR(fetchAndIncrement(instruction, 1, 1));
        return fetchAndIncrement(instruction, 2, nvm::RegisterUtils::getSize(nvm::RegisterUtils::typeFromLeftNibble(instruction[1])));
    case nvm::Instruction::Jump:
        RETURN_IF_ERROR(fetchAndIncrement(instruction, 1, 1));
        return fetchAndIncrement(instruction, 2, nvm::JumpCode::getSize(instruction[1]));
    case nvm::Instruction::Read:
    case nvm::Instruction::Write:
        RETURN_IF_ERROR(fetchAndIncrement(instruction, 1, 2));
        return fetchAndIncrement(instruction, 3, nvm::RWCode::getSize(instruction[2]));
    case nvm::Instruction::Increment:
    case nvm::Instruction::Decrement:
        return fetchAndIncrement(instruction, 1, 1);
    case nvm::Instruction::NoOp:
    case nvm::Instruction::Return:
        return nvm::Error();
    default:
        return nvm::Error(nvm::ErrorCategory::Instruction, nvm::ErrorDetail::InvalidOpcode);
    }
}

nvm::Error nvm::Core::fetchAndIncrement(uint8_t instruction[], nvm::address_t index, nvm::address_t toRead) {
    nvm::address_t i;
    for (nvm::address_t i = 0; i < toRead; i++) {
        auto byteOrError = interface_->read<uint8_t>(instructionPointer_++);
        if (byteOrError.error_) return byteOrError.error_;

        instruction[index + i] = byteOrError.data_;
    }

    return nvm::Error();
}

nvm::Error nvm::Core::getTripleRegister(uint8_t instruction[], uint8_t& regCategory, uint8_t& regType, uint8_t& arg1, uint8_t& arg2, uint8_t& arg3) {
    regCategory = nvm::RegisterUtils::categoryFromLeftNibble(instruction[1]);
    regType = nvm::RegisterUtils::typeFromLeftNibble(instruction[1]);
    arg1 = nvm::RegisterUtils::indexFromRightNibble(instruction[1]);
    arg2 = nvm::RegisterUtils::indexFromLeftNibble(instruction[2]);
    arg3 = nvm::RegisterUtils::indexFromRightNibble(instruction[2]);

    return nvm::Error();
}

nvm::ErrorUnion<nvm::address_t> nvm::Core::getRWAddress(uint8_t instruction[]) {
    auto rwCode = instruction[2];
    long address;
    if (nvm::RWCode::isRegisterSource(rwCode)) {
        auto sourceRegType = nvm::RWCode::getSourceRegisterType(rwCode);
        auto index1 = nvm::RegisterUtils::indexFromLeftNibble(instruction[3]);
        auto index2 = nvm::RegisterUtils::indexFromRightNibble(instruction[3]);
        long addAddress;

        switch (sourceRegType) {
        case nvm::RegisterType::i8:
            address = (long)i8Registers_[index1];
            addAddress = (long)i8Registers_[index2];
            break;
        case nvm::RegisterType::ui8:
            address = (long)ui8Registers_[index1];
            addAddress = (long)ui8Registers_[index2];
            break;
        case nvm::RegisterType::i16:
            address = (long)i16Registers_[index1];
            addAddress = (long)i16Registers_[index2];
            break;
        case nvm::RegisterType::ui16:
            address = (long)ui16Registers_[index1];
            addAddress = (long)ui16Registers_[index2];
            break;
        case nvm::RegisterType::i32:
            address = (long)i32Registers_[index1];
            addAddress = (long)i32Registers_[index2];
            break;
        case nvm::RegisterType::ui32:
            address = (long)ui32Registers_[index1];
            addAddress = (long)ui32Registers_[index2];
            break;
        case nvm::RegisterType::f32:
        case nvm::RegisterType::f64:
            return nvm::ErrorUnion<nvm::address_t>(nvm::Error(nvm::ErrorCategory::Instruction, nvm::ErrorDetail::UnsupportedRegister));
        }

        if (nvm::RWCode::addRegisters(rwCode)) {
            address += addAddress;
        }
    } else {
        address = *((nvm::address_t*)&instruction[3]);
    }

    if (address > interface_->getMaxMemory() || address < 0) {
        return nvm::ErrorUnion<nvm::address_t>(nvm::Error(nvm::ErrorCategory::Memory, nvm::ErrorDetail::AddressOutOfRange));
    }

    auto regType = nvm::RegisterUtils::typeFromLeftNibble(instruction[1]);
    auto source = nvm::RegisterUtils::indexFromRightNibble(instruction[1]);

    return nvm::ErrorUnion<nvm::address_t>((address_t)address);
}

nvm::Error nvm::Core::noOp() {
    return nvm::Error();
}

MATH_INSTRUCTION(add)
MATH_INSTRUCTION(subtract)
MATH_INSTRUCTION(multiply)
MATH_INSTRUCTION(divide)

nvm::Error nvm::Core::setLiteral(uint8_t instruction[]) {
    auto regCategory = nvm::RegisterUtils::categoryFromLeftNibble(instruction[1]);
    auto regType = nvm::RegisterUtils::typeFromLeftNibble(instruction[1]);
    auto dest = nvm::RegisterUtils::indexFromRightNibble(instruction[1]);

    switch (regType)
    {
    case nvm::RegisterType::i8:
        setLiteral(i8Registers_, dest, *((int8_t*)&instruction[2]));
        break;
    case nvm::RegisterType::ui8:
        setLiteral(ui8Registers_, dest, *((uint8_t*)&instruction[2]));
        break;
    case nvm::RegisterType::i16:
        setLiteral(i16Registers_, dest, *((int16_t*)&instruction[2]));
        break;
    case nvm::RegisterType::ui16:
        setLiteral(ui16Registers_, dest, *((uint16_t*)&instruction[2]));
        break;
    case nvm::RegisterType::i32:
        setLiteral(i32Registers_, dest, *((int32_t*)&instruction[2]));
        break;
    case nvm::RegisterType::ui32:
        setLiteral(ui32Registers_, dest, *((uint32_t*)&instruction[2]));
        break;
    case nvm::RegisterType::f32:
        setLiteral(f32Registers_, dest, *((f32_t*)&instruction[2]));
        break;
    case nvm::RegisterType::f64:
        setLiteral(f64Registers_, dest, *((f64_t*)&instruction[2]));
        break;
    }

    return nvm::Error();
}

nvm::Error nvm::Core::jump(uint8_t instruction[]) {
    auto jumpCode = instruction[1];
    if(nvm::JumpCode::shouldJump(jumpCode, negativeFlag_, positiveFlag_, zeroFlag_)) {
        long addressOffset;
        auto isRelative = nvm::JumpCode::isRelative(jumpCode);
        if(nvm::JumpCode::isRegister(jumpCode)) {
            auto registerID = instruction[2];
            auto regCategory = nvm::RegisterUtils::categoryFromLeftNibble(registerID);
            auto regType = nvm::RegisterUtils::typeFromLeftNibble(registerID);
            auto address = nvm::RegisterUtils::indexFromRightNibble(registerID);

            switch (regType)
            {
            case nvm::RegisterType::i8: addressOffset = (long)i8Registers_[address]; break;
            case nvm::RegisterType::ui8: addressOffset = (long)ui8Registers_[address]; break;
            case nvm::RegisterType::i16: addressOffset = (long)i16Registers_[address]; break;
            case nvm::RegisterType::ui16: addressOffset = (long)ui16Registers_[address]; break;
            case nvm::RegisterType::i32: addressOffset = (long)i32Registers_[address]; break;
            case nvm::RegisterType::ui32: addressOffset = (long)ui32Registers_[address]; break;
            case nvm::RegisterType::f32:
            case nvm::RegisterType::f64:
                return nvm::Error(nvm::ErrorCategory::Instruction, nvm::ErrorDetail::UnsupportedRegister);
            }
        } else {
            nvm::address_t literalAddress = *((nvm::address_t*)&instruction[2]);
            addressOffset = (long)literalAddress;
            if(isRelative && nvm::JumpCode::isNegative(jumpCode)) addressOffset *= -1;
        }

        long finalAddress = isRelative ?
            ((long)instructionPointer_) + addressOffset :
            addressOffset;

        if(finalAddress > interface_->getMaxMemory() || finalAddress < 0) {
            return nvm::Error(nvm::ErrorCategory::Memory, nvm::ErrorDetail::AddressOutOfRange);
        }

        if(nvm::JumpCode::isSubroutine(jumpCode)) {
            pushStack(instructionPointer_);
        }

        instructionPointer_ = (nvm::address_t)finalAddress;
    }

    return nvm::Error();
}

nvm::Error nvm::Core::ret(uint8_t instruction[]) {
    auto address = popStack<nvm::address_t>();
    if (address.error_) {
        return address.error_;
    }

    instructionPointer_ = address.data_;

    return nvm::Error();
}

nvm::Error nvm::Core::increment(uint8_t instruction[]) {
    auto regCategory = nvm::RegisterUtils::categoryFromLeftNibble(instruction[1]);
    auto regType = nvm::RegisterUtils::typeFromLeftNibble(instruction[1]);
    auto destination = nvm::RegisterUtils::indexFromRightNibble(instruction[1]);

    REGISTER_ARRAY_FUNC(regCategory, regType, increment, destination);
    return nvm::Error();
}

nvm::Error nvm::Core::decrement(uint8_t instruction[]) {
    auto regCategory = nvm::RegisterUtils::categoryFromLeftNibble(instruction[1]);
    auto regType = nvm::RegisterUtils::typeFromLeftNibble(instruction[1]);
    auto destination = nvm::RegisterUtils::indexFromRightNibble(instruction[1]);

    REGISTER_ARRAY_FUNC(regCategory, regType, decrement, destination);
    return nvm::Error();
}

nvm::Error nvm::Core::read(uint8_t instruction[]) {
    auto regType = nvm::RegisterUtils::typeFromLeftNibble(instruction[1]);
    auto destination = nvm::RegisterUtils::indexFromRightNibble(instruction[1]);

    auto maybeFinalAddress = getRWAddress(instruction);
    RETURN_IF_ERROR(maybeFinalAddress.error_);

    auto finalAddress = maybeFinalAddress.data_;

    switch (regType) {
    case nvm::RegisterType::i8: {
        auto readResult = interface_->read<int8_t>(finalAddress);
        RETURN_IF_ERROR(readResult.error_);
        i8Registers_[destination] = readResult.data_;
        setResultFlags(readResult.data_);
        break; }
    case nvm::RegisterType::ui8: {
        auto readResult = interface_->read<uint8_t>(finalAddress);
        RETURN_IF_ERROR(readResult.error_);
        ui8Registers_[destination] = readResult.data_;
        setResultFlags(readResult.data_);
        break; }
    case nvm::RegisterType::i16: {
        auto readResult = interface_->read<int16_t>(finalAddress);
        RETURN_IF_ERROR(readResult.error_);
        i16Registers_[destination] = readResult.data_;
        setResultFlags(readResult.data_);
        break; }
    case nvm::RegisterType::ui16: {
        auto readResult = interface_->read<uint16_t>(finalAddress);
        RETURN_IF_ERROR(readResult.error_);
        ui16Registers_[destination] = readResult.data_;
        setResultFlags(readResult.data_);
        break; }
    case nvm::RegisterType::i32: {
        auto readResult = interface_->read<int32_t>(finalAddress);
        RETURN_IF_ERROR(readResult.error_);
        i32Registers_[destination] = readResult.data_;
        setResultFlags(readResult.data_);
        break; }
    case nvm::RegisterType::ui32: {
        auto readResult = interface_->read<uint32_t>(finalAddress);
        RETURN_IF_ERROR(readResult.error_);
        ui32Registers_[destination] = readResult.data_;
        setResultFlags(readResult.data_);
        break; }
    case nvm::RegisterType::f32: {
        auto readResult = interface_->read<f32_t>(finalAddress);
        RETURN_IF_ERROR(readResult.error_);
        f32Registers_[destination] = readResult.data_;
        setResultFlags(readResult.data_);
        break; }
    case nvm::RegisterType::f64: {
        auto readResult = interface_->read<f64_t>(finalAddress);
        RETURN_IF_ERROR(readResult.error_);
        f64Registers_[destination] = readResult.data_;
        setResultFlags(readResult.data_);
        break; }
    }

    return nvm::Error();
}

nvm::Error nvm::Core::write(uint8_t instruction[]) {
    auto regType = nvm::RegisterUtils::typeFromLeftNibble(instruction[1]);
    auto source = nvm::RegisterUtils::indexFromRightNibble(instruction[1]);

    auto maybeFinalAddress = getRWAddress(instruction);
    RETURN_IF_ERROR(maybeFinalAddress.error_);

    auto finalAddress = maybeFinalAddress.data_;

    switch (regType) {
    case nvm::RegisterType::i8:
        return interface_->write(finalAddress, i8Registers_[source]);
    case nvm::RegisterType::ui8:
        return interface_->write(finalAddress, ui8Registers_[source]);
    case nvm::RegisterType::i16:
        return interface_->write(finalAddress, i16Registers_[source]);
    case nvm::RegisterType::ui16:
        return interface_->write(finalAddress, ui16Registers_[source]);
    case nvm::RegisterType::i32:
        return interface_->write(finalAddress, i32Registers_[source]);
    case nvm::RegisterType::ui32:
        return interface_->write(finalAddress, ui32Registers_[source]);
    case nvm::RegisterType::f32:
        return interface_->write(finalAddress, f32Registers_[source]);
    case nvm::RegisterType::f64:
        return interface_->write(finalAddress, f64Registers_[source]);
    }

    return nvm::Error();
}
