// Seed: 1472084111
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1
    , id_6,
    input wire id_2,
    input supply1 id_3,
    output wand id_4
);
  wire id_7;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_7 = 32'd45,
    parameter id_9 = 32'd83
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    _id_9,
    id_10
);
  output wire id_10;
  inout wire _id_9;
  input wire id_8;
  output wire _id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
  logic [~  1 'h0 ?  -1 : id_7 : id_9] id_11;
  ;
  xnor primCall (id_1, id_4, id_5, id_6, id_8);
endmodule
