######################################################################
#
# MPLAB IDE .dev File Generated by `pic2dev.py'
#
# Device: PIC16LF722A
# Family: 16xxxx
# Datasheet: 41417
# Date: Fri Jun 24 11:00:19 2011
#
######################################################################


######################################################################
#
# Memory Regions & Other General Device Information
#
######################################################################

vpp (range=8.000-9.000 dflt=8.500)
vdd (range=1.800-3.600 dfltrange=2.000-3.500 nominal=3.300)
pgming (memtech=ee tries=1 lvpthresh=2.700 boundary=8)
    wait (pgm=2500 eedata=8000 cfg=5000 userid=2500 erase=6000 lvpgm=2500)
    latches (pgm=8 eedata=1 cfg=1 userid=1 rowerase=32)
EraseAlg=1
HWStackDepth=8
breakpoints (numhwbp=1 datacapture=false idbyte=x)
testmem (region=0x2000-0x20ff)
userid (region=0x2000-0x2003)
devid (region=0x2006-0x2006 idmask=0x3fe0 id=0x1b60)
    ver (id=0x1b62 desc="a2")
cfgmem (region=0x2007-0x2008)
bkbgvectmem (region=0x2004-0x2004)
pgmmem (region=0x0-0x7ff)
NumBanks=4
MirrorRegs (0xa-0xb 0x8a-0x8b 0x10a-0x10b 0x18a-0x18b)
MirrorRegs (0x81-0x81 0x181-0x181)
MirrorRegs (0x1-0x1 0x101-0x101)
MirrorRegs (0x2-0x4 0x82-0x84 0x102-0x104 0x182-0x184)
MirrorRegs (0x0-0x0 0x80-0x80 0x100-0x100 0x180-0x180)
MirrorRegs (0x70-0x7f 0xf0-0xff 0x170-0x17f 0x1f0-0x1ff)
UnusedRegs (0xc0-0xef)
UnusedRegs (0x120-0x16f)
UnusedRegs (0x1a0-0x1ef)

######################################################################
#
# Special Function Registers
#
######################################################################

sfr (key=INDF addr=0x0 size=1 flags=i access='u u u u u u u u')
    reset (por='00000000' mclr='--------')
    bit (names='INDF' width='8')
sfr (key=TMR0 addr=0x1 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='TMR0' width='8')
    stimulus (scl=rwb pcfiles=w regfiles=w type=int)
sfr (key=PCL addr=0x2 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='PCL' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=STATUS addr=0x3 size=1 access='rw rw rw r r rw rw rw')
    reset (por='00011xxx' mclr='000qquuu')
    bit (names='IRP RP nTO nPD Z DC C' width='1 2 1 1 1 1 1')
sfr (key=FSR addr=0x4 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='FSR' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w type=int)
sfr (key=PORTA addr=0x5 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='uuuuuuuu')
    bit (names='RA7 RA6 RA5 RA4 RA3 RA2 RA1 RA0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='RA' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=rw)
sfr (key=PORTB addr=0x6 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='RB7 RB6 RB5 RB4 RB3 RB2 RB1 RB0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='RB' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=rw)
sfr (key=PORTC addr=0x7 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='RC7 RC6 RC5 RC4 RC3 RC2 RC1 RC0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='RC' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=rw)
UnusedRegs (0x8-0x8)
sfr (key=PORTE addr=0x9 size=1 access='u u u u r u u u')
    reset (por='----x---' mclr='----u---')
    bit (names='- - - - RE3 - - -' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='RE' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=rw)
sfr (key=PCLATH addr=0xa size=1 access='u u u rw rw rw rw rw')
    reset (por='---00000' mclr='---00000')
    bit (names='- - - PCLATH' width='1 1 1 5')
    stimulus (scl=rwb pcfiles=rw regfiles=w type=int)
sfr (key=INTCON addr=0xb size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='0000000x' mclr='0000000u')
    bit (names='GIE PEIE T0IE INTE RBIE T0IF INTF RBIF' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=PIR1 addr=0xc size=1 access='rw rw r r rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='TMR1GIF ADIF RCIF TXIF SSPIF CCP1IF TMR2IF TMR1IF' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=PIR2 addr=0xd size=1 access='u u u u u u u rw')
    reset (por='-------0' mclr='-------0')
    bit (names='- - - - - - - CCP2IF' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=TMR1 addr=0xe size=2 flags=j)
    bit (names='TMR1' width='16')
    stimulus (scl=rwb regfiles=w type=int)
sfr (key=TMR1L addr=0xe size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='TMR1L' width='8')
    stimulus (scl=rwb pcfiles=w regfiles=w type=int)
sfr (key=TMR1H addr=0xf size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='TMR1H' width='8')
    stimulus (scl=rwb pcfiles=w regfiles=w type=int)
sfr (key=T1CON addr=0x10 size=1 access='rw rw rw rw rw rw u rw')
    reset (por='000000-0' mclr='uuuuuu-u')
    bit (names='TMR1CS T1CKPS T1OSCEN T1SYNC - TMR1ON' width='2 2 1 1 1 1')
    stimulus (scl=rwb regfiles=w)
sfr (key=TMR2 addr=0x11 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='TMR2' width='8')
    stimulus (scl=rwb pcfiles=w regfiles=w type=int)
sfr (key=T2CON addr=0x12 size=1 access='u rw rw rw rw rw rw rw')
    reset (por='-0000000' mclr='-0000000')
    bit (names='- TOUTPS TMR2ON T2CKPS' width='1 4 1 2')
    stimulus (scl=rwb regfiles=w)
sfr (key=SSPBUF addr=0x13 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='SSPBUF' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=rw type=int)
sfr (key=SSPCON addr=0x14 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='WCOL SSPOV SSPEN CKP SSPM' width='1 1 1 1 4')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=CCPR1 addr=0x15 size=2 flags=j)
    bit (names='CCPR1' width='16')
    stimulus (scl=rwb regfiles=w type=int)
sfr (key=CCPR1L addr=0x15 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='CCPR1L' width='8')
    stimulus (scl=rwb regfiles=w type=int)
sfr (key=CCPR1H addr=0x16 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='CCPR1H' width='8')
    stimulus (scl=rwb regfiles=w type=int)
sfr (key=CCP1CON addr=0x17 size=1 access='u u rw rw rw rw rw rw')
    reset (por='--000000' mclr='--000000')
    bit (names='- - DC1B CCP1M' width='1 1 2 4')
    stimulus (scl=rwb regfiles=w)
sfr (key=RCSTA addr=0x18 size=1 access='rw rw rw rw rw r r r')
    reset (por='0000000x' mclr='0000000x')
    bit (names='SPEN RX9 SREN CREN ADDEN FERR OERR RX9D' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb regfiles=w)
sfr (key=TXREG addr=0x19 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='TXREG' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=RCREG addr=0x1a size=1 access='r r r r r r r r')
    reset (por='00000000' mclr='00000000')
    bit (names='RCREG' width='8')
    stimulus (scl=rb regfiles=rp)
sfr (key=CCPR2 addr=0x1b size=2 flags=j)
    bit (names='CCPR2' width='16')
    stimulus (scl=rwb regfiles=w type=int)
sfr (key=CCPR2L addr=0x1b size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='CCPR2L' width='8')
    stimulus (scl=rwb regfiles=w type=int)
sfr (key=CCPR2H addr=0x1c size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='CCPR2H' width='8')
    stimulus (scl=rwb regfiles=w type=int)
sfr (key=CCP2CON addr=0x1d size=1 access='u u rw rw rw rw rw rw')
    reset (por='--000000' mclr='--000000')
    bit (names='- - DC2B CCP2M' width='1 1 2 4')
    stimulus (scl=rwb regfiles=w)
sfr (key=ADRES addr=0x1e size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='ADRES' width='8')
    stimulus (scl=rwb regfiles=r type=int)
sfr (key=ADCON0 addr=0x1f size=1 access='u u rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='- - CHS GO/nDONE ADON' width='1 1 4 1 1')
    bit (tag=scl names='- - CHS GO_nDONE ADON' width='1 1 4 1 1')
    stimulus (scl=rwb regfiles=w)
sfr (key=OPTION_REG addr=0x81 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='nRBPU INTEDG T0CS T0SE PSA PS' width='1 1 1 1 1 3')
    stimulus (scl=rwb regfiles=w)
sfr (key=TRISA addr=0x85 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='TRISA7 TRISA6 TRISA5 TRISA4 TRISA3 TRISA2 TRISA1 TRISA0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='TRISA' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=TRISB addr=0x86 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='TRISB7 TRISB6 TRISB5 TRISB4 TRISB3 TRISB2 TRISB1 TRISB0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='TRISB' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=TRISC addr=0x87 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='TRISC7 TRISC6 TRISC5 TRISC4 TRISC3 TRISC2 TRISC1 TRISC0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='TRISC' width='8')
    stimulus (scl=rwb regfiles=w)
UnusedRegs (0x88-0x88)
sfr (key=TRISE addr=0x89 size=1 access='u u u u r u u u')
    reset (por='----1---' mclr='----1---')
    bit (names='- - - - TRISE3 - - -' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='TRISE' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=PIE1 addr=0x8c size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='TMR1GIE ADIE RCIE TXIE SSPIE CCP1IE TMR2IE TMR1IE' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=PIE2 addr=0x8d size=1 access='u u u u u u u rw')
    reset (por='-------0' mclr='-------0')
    bit (names='- - - - - - - CCP2IE' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=PCON addr=0x8e size=1 access='u u u u u u rw rw')
    reset (por='------qq' mclr='------uu')
    bit (names='- - - - - - nPOR nBOR' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb regfiles=w)
sfr (key=T1GCON addr=0x8f size=1 access='rw rw rw rw rw r rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='TMR1GE T1GPOL T1GTM T1GSPM T1GGO/nDONE T1GVAL T1GSS' width='1 1 1 1 1 1 2')
    bit (tag=scl names='TMR1GE T1GPOL T1GTM T1G1SE T1GGO_nDONE T1GVAL T1GSS' width='1 1 1 1 1 1 2')
sfr (key=OSCCON addr=0x90 size=1 access='u u rw rw rw rw u u')
    reset (por='--1000--' mclr='--10uu--')
    bit (names='- - IRCF ICSL ICSS - -' width='1 1 2 1 1 1 1')
sfr (key=OSCTUNE addr=0x91 size=1 access='u u rw rw rw rw rw rw')
    reset (por='--000000' mclr='--uuuuuu')
    bit (names='- - TUN' width='1 1 6')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=PR2 addr=0x92 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='PR2' width='8')
    stimulus (scl=rwb regfiles=w type=int)
sfr (key=SSPADD addr=0x93 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='SSPADD' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w type=int)
sfr (key=SSPMSK addr=0x93 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='SSPMSK' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w type=int)
sfr (key=SSPSTAT addr=0x94 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='SMP CKE D/nA P S R/nW UA BF' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='SMP CKE D_nA P S R_nW UA BF' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=rw)
sfr (key=WPUB addr=0x95 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='WPUB' width='8')
sfr (key=IOCB addr=0x96 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='IOCB' width='8')
UnusedRegs (0x97-0x97)
sfr (key=TXSTA addr=0x98 size=1 access='rw rw rw rw u rw r rw')
    reset (por='0000-010' mclr='0000-010')
    bit (names='CSRC TX9 TXEN SYNC - BRGH TRMT TX9D' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb regfiles=w)
sfr (key=SPBRG addr=0x99 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='BRG7 BRG6 BRG5 BRG4 BRG3 BRG2 BRG1 BRG0' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb regfiles=w)
UnusedRegs (0x9a-0x9b)
sfr (key=APFCON addr=0x9c size=1 access='u u u u u u rw rw')
    reset (por='------00' mclr='------00')
    bit (names='- - - - - - SSSEL CCP2SEL' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb)
sfr (key=FVRCON addr=0x9d size=1 access='r rw u u u u rw rw')
    reset (por='x0----00' mclr='x0----00')
    bit (names='FVRRDY FVREN - - - - ADFVR1 ADFVR0' width='1 1 1 1 1 1 1 1')
UnusedRegs (0x9e-0x9e)
sfr (key=ADCON1 addr=0x9f size=1 access='u rw rw rw u u rw rw')
    reset (por='-0----00' mclr='-0----00')
    bit (names='- ADCS - - ADREF' width='1 3 1 1 2')
    stimulus (scl=rwb regfiles=w)
UnusedRegs (0x105-0x107)
sfr (key=CPSCON0 addr=0x108 size=1 access='rw u u u rw rw r rw')
    reset (por='0---0000' mclr='0---0000')
    bit (names='CPSON - - - CPSRNG CPSOUT T0XCS' width='1 1 1 1 2 1 1')
sfr (key=CPSCON1 addr=0x109 size=1 access='u u u u rw rw rw rw')
    reset (por='----0000' mclr='----0000')
    bit (names='- - - - CPSCH' width='1 1 1 1 4')
sfr (key=PMDATL addr=0x10c size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='xxxxxxxx')
    bit (names='PMDATL' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=rw)
sfr (key=PMADRL addr=0x10d size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='xxxxxxxx')
    bit (names='PMADRL' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=PMDATH addr=0x10e size=1 access='u u rw rw rw rw rw rw')
    reset (por='--xxxxxx' mclr='--xxxxxx')
    bit (names='- - PMDATH' width='1 1 6')
    stimulus (scl=rwb pcfiles=rw regfiles=rw)
sfr (key=PMADRH addr=0x10f size=1 access='u u u rw rw rw rw rw')
    reset (por='---xxxxx' mclr='---xxxxx')
    bit (names='- - - PMADRH' width='1 1 1 5')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
UnusedRegs (0x110-0x11f)
sfr (key=ANSELA addr=0x185 size=1 access='u u rw rw rw rw rw rw')
    reset (por='--111111' mclr='--111111')
    bit (names='- - ANSA' width='1 1 6')
    stimulus (scl=rwb)
sfr (key=ANSELB addr=0x186 size=1 access='u u rw rw rw rw rw rw')
    reset (por='--111111' mclr='--111111')
    bit (names='- - ANSB' width='1 1 6')
    stimulus (scl=rwb)
UnusedRegs (0x187-0x189)
sfr (key=PMCON1 addr=0x18c size=1 access='u u u u u u u rw')
    reset (por='1------0' mclr='1------0')
    bit (names='- - - - - - - RD' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb)
UnusedRegs (0x18d-0x19f)

######################################################################
#
# Configuration Registers
#
######################################################################

cfgbits (key=CONFIG1 addr=0x2007 unused=0x3000)
    field (key=FOSC mask=0x7 desc="Oscillator Selection bits")
        setting (req=0x7 value=0x7 desc="RC oscillator: CLKOUT function on RA6/OSC2/CLKOUT pin, RC on RA7/OSC1/CLKIN")
        setting (req=0x7 value=0x6 desc="RCIO oscillator: I/O function on RA6/OSC2/CLKOUT pin, RC on RA7/OSC1/CLKIN")
        setting (req=0x7 value=0x5 desc="INTOSC oscillator: CLKOUT function on RA6/OSC2/CLKOUT pin, I/O function on RA7/OSC1/CLKIN")
        setting (req=0x7 value=0x4 desc="INTOSCIO oscillator: I/O function on RA6/OSC2/CLKOUT pin, I/O function on RA7/OSC1/CLKIN")
        setting (req=0x7 value=0x3 desc="EC: I/O function on RA6/OSC2/CLKOUT pin, CLKIN on RA7/OSC1/CLKIN")
        setting (req=0x7 value=0x2 desc="HS oscillator: High-speed crystal/resonator on RA6/OSC2/CLKOUT and RA7/OSC1/CLKIN")
        setting (req=0x7 value=0x1 desc="XT oscillator: Crystal/resonator on RA6/OSC2/CLKOUT and RA7/OSC1/CLKIN")
        setting (req=0x7 value=0x0 desc="LP oscillator: Low-power crystal on RA6/OSC2/CLKOUT and RA7/OSC1/CLKIN")
    field (key=WDTE mask=0x8 desc="Watchdog Timer Enable bit")
        setting (req=0x8 value=0x8 desc="Enabled")
        setting (req=0x8 value=0x0 desc="Disabled")
    field (key=nPWRTE mask=0x10 desc="Power-up Timer Enable bit")
        setting (req=0x10 value=0x10 desc="Disabled")
        setting (req=0x10 value=0x0 desc="Enabled")
    field (key=MCLRE mask=0x20 desc="RE3/MCLR Pin Function Select bit")
        setting (req=0x20 value=0x0 desc="Disabled")
        setting (req=0x20 value=0x20 desc="Enabled")
    field (key=CP mask=0x40 desc="Code Protection bit")
        setting (req=0x40 value=0x40 desc="Disabled")
            checksum (type=0x0 protregion=0x0-0x0)
        setting (req=0x40 value=0x0 desc="Enabled")
            checksum (type=0x20 protregion=0x0-0x7ff)
    field (key=RES mask=0x80 desc="Reserved" flags=xh)
        setting (req=0x80 value=0x80 desc="Reserved")
    field (key=BOREN mask=0x300 desc="Brown-out Reset Selection bits")
        setting (req=0x300 value=0x300 desc="Enabled")
        setting (req=0x300 value=0x200 desc="BOR enabled during operation and disabled in Sleep")
        setting (req=0x300 value=0x100 desc="Disabled")
        setting (req=0x300 value=0x0 desc="Disabled")
    field (key=BORV mask=0x400 desc="Brown-out Reset Voltage selection bit")
        setting (req=0x400 value=0x400 desc="Brown-out Reset Voltage (VBOR) set to 1.9 V nominal")
        setting (req=0x400 value=0x0 desc="Brown-out Reset Voltage (VBOR) set to 2.5 V nominal")
    field (key=WDTCS mask=0x800 desc="Watchdog Timer Clock Select" flags=xh)
        setting (req=0x800 value=0x800 desc="Standard Watchdog Timer is selected")
        setting (req=0x800 value=0x0 desc="Low Power Watchdog Timer is selected")
    field (key=PLLEN mask=0x1000 desc="INTOSC PLL Enable bit")
        setting (req=0x1000 value=0x1000 desc="Enabled")
        setting (req=0x1000 value=0x0 desc="Disabled")
    field (key=DEBUG mask=0x2000 desc="In-Circuit Debugger Mode bit" flags=h)
        setting (req=0x2000 value=0x2000 desc="Disabled")
        setting (req=0x2000 value=0x0 desc="Enabled")
cfgbits (key=CONFIG2 addr=0x2008 unused=0x0)
    field (key=VCAPEN mask=0x30 desc="Voltage Regulator Capacitor Enable bits" flags=h)
        setting (req=0x30 value=0x30 desc="All VCAP pin functions are disabled")
        setting (req=0x30 value=0x20 desc="VCAP functionality is enabled on RA6")
        setting (req=0x30 value=0x10 desc="VCAP functionality is enabled on RA5")
        setting (req=0x30 value=0x0 desc="VCAP functionality is enabled on RA0")
