// Seed: 991735796
module module_0 ();
  wire id_1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    input tri1 id_2,
    input wand id_3,
    output logic id_4,
    output tri0 id_5,
    output supply1 id_6,
    input uwire id_7,
    input wand id_8
);
  final begin : LABEL_0
    id_4 <= -1;
    id_4 = (-1);
  end
  module_0 modCall_1 ();
endmodule
module module_0 (
    output supply1 id_0,
    input tri0 id_1,
    output wand id_2,
    output tri id_3,
    input wor id_4,
    output tri id_5,
    input supply1 id_6,
    output supply1 module_2,
    input uwire id_8,
    input uwire id_9,
    input supply1 id_10,
    input wire id_11,
    input tri0 id_12,
    input tri1 id_13,
    output wire id_14
);
  wire id_16;
  module_0 modCall_1 ();
endmodule
