// Seed: 3106211188
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wand [-1 : -1] id_14;
  assign id_1  = id_14;
  assign id_14 = -1'b0;
endmodule
module module_1 #(
    parameter id_0 = 32'd35
) (
    input tri1 _id_0
);
  logic [id_0  -  1 : -1] id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  wire id_3;
  reg  id_4;
  wire id_5;
  initial begin : LABEL_0
    id_4 <= 1;
  end
  wire id_6;
endmodule
