Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.1.1 (win64) Build 2960000 Wed Aug  5 22:57:20 MDT 2020
| Date             : Wed Nov 18 22:47:59 2020
| Host             : CASAV running 64-bit major release  (build 9200)
| Command          : report_power -file fpga2_power_routed.rpt -pb fpga2_power_summary_routed.pb -rpx fpga2_power_routed.rpx
| Design           : fpga2
| Device           : xc7a200tsbg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.314        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.178        |
| Device Static (W)        | 0.136        |
| Effective TJA (C/W)      | 3.3          |
| Max Ambient (C)          | 84.0         |
| Junction Temperature (C) | 26.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.015 |        9 |       --- |             --- |
| Slice Logic              |     0.007 |     6676 |       --- |             --- |
|   LUT as Logic           |     0.006 |     2153 |    133800 |            1.61 |
|   CARRY4                 |    <0.001 |      272 |     33450 |            0.81 |
|   Register               |    <0.001 |     3404 |    267600 |            1.27 |
|   LUT as Distributed RAM |    <0.001 |       84 |     46200 |            0.18 |
|   F7/F8 Muxes            |    <0.001 |       14 |    133800 |            0.01 |
|   Others                 |     0.000 |       93 |       --- |             --- |
| Signals                  |     0.008 |     5478 |       --- |             --- |
| Block RAM                |     0.014 |        9 |       365 |            2.47 |
| MMCM                     |     0.107 |        1 |        10 |           10.00 |
| I/O                      |     0.027 |       30 |       285 |           10.53 |
| Static Power             |     0.136 |          |           |                 |
| Total                    |     0.314 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.077 |       0.045 |      0.031 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.093 |       0.063 |      0.031 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.013 |       0.008 |      0.005 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.3                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------+---------------------+-----------------+
| Clock               | Domain              | Constraint (ns) |
+---------------------+---------------------+-----------------+
| clk                 | clk                 |            10.0 |
| clk90_mmcm_out      | clk90_mmcm_out      |             8.0 |
| clk_200_mmcm_out    | clk_200_mmcm_out    |             5.0 |
| clk_50_i2c_mmcm_out | clk_50_i2c_mmcm_out |            40.0 |
| clk_mmcm_out        | clk_mmcm_out        |             8.0 |
| mmcm_clkfb          | mmcm_clkfb          |            10.0 |
| phy_rx_clk          | phy_rx_clk          |             8.0 |
+---------------------+---------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| fpga2                       |     0.178 |
|   core_inst                 |     0.042 |
|     eth_mac_inst            |     0.012 |
|       eth_mac_1g_rgmii_inst |     0.005 |
|       rx_fifo               |     0.005 |
|       tx_fifo               |     0.001 |
|     i2cmaster4_inst         |     0.002 |
|       fifo_comp             |     0.001 |
|     udp_complete_inst       |     0.023 |
|       ip_complete_inst      |     0.017 |
|       udp_inst              |     0.006 |
|     udp_payload_fifo        |     0.004 |
+-----------------------------+-----------+


