<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam3/include/sam3x8e/component/component_dmac.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_a1d039e69ef81a8c670cbed92a393078.html">sam3</a></li><li class="navelem"><a class="el" href="dir_264279ae633fa28081e3c1ec0b296140.html">include</a></li><li class="navelem"><a class="el" href="dir_81b9cdde8d092086d6cbe3a87d7d2231.html">sam3x8e</a></li><li class="navelem"><a class="el" href="dir_846e10f924bf1973ca94b745835f666c.html">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">component_dmac.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="component__dmac_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *         SAM Software Package License</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright (c) 2012, Atmel Corporation</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * modification, are permitted provided that the following condition is met:</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * - Redistributions of source code must retain the above copyright notice,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * this list of conditions and the disclaimer below.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Atmel&#39;s name may not be used to endorse or promote products derived from</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#ifndef _SAM3XA_DMAC_COMPONENT_</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define _SAM3XA_DMAC_COMPONENT_</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="struct_dmac_ch__num.html">   46</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="struct_dmac_ch__num.html#ac6b2887c88b3e213852f5652571965d3">   47</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>       <a class="code" href="struct_dmac_ch__num.html#ac6b2887c88b3e213852f5652571965d3">DMAC_SADDR</a>;     </div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="struct_dmac_ch__num.html#ac6f2ad4680204bca0cc3e241cdbc0903">   48</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>       <a class="code" href="struct_dmac_ch__num.html#ac6f2ad4680204bca0cc3e241cdbc0903">DMAC_DADDR</a>;     </div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="struct_dmac_ch__num.html#a74f8a3dea0acd78d68d3ffab4921fb31">   49</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>       <a class="code" href="struct_dmac_ch__num.html#a74f8a3dea0acd78d68d3ffab4921fb31">DMAC_DSCR</a>;      </div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="struct_dmac_ch__num.html#a755d7e9c4c4402b3eeac57f6df4943d4">   50</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>       <a class="code" href="struct_dmac_ch__num.html#a755d7e9c4c4402b3eeac57f6df4943d4">DMAC_CTRLA</a>;     </div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="struct_dmac_ch__num.html#a6522526a1141e03116858a592c395364">   51</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>       <a class="code" href="struct_dmac_ch__num.html#a6522526a1141e03116858a592c395364">DMAC_CTRLB</a>;     </div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="struct_dmac_ch__num.html#a9d05b4efd632cfecf87d189a4daeede3">   52</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>       <a class="code" href="struct_dmac_ch__num.html#a9d05b4efd632cfecf87d189a4daeede3">DMAC_CFG</a>;       </div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="struct_dmac_ch__num.html#a816fc033482391c1452898ef21cd9bd8">   53</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>       Reserved1[4];</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;} <a class="code" href="struct_dmac_ch__num.html">DmacCh_num</a>;</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga536908541afbe0573014be8b6e74aaeb">   56</a></span>&#160;<span class="preprocessor">#define DMACCH_NUM_NUMBER 6</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="struct_dmac.html#a082b1d9e0dae4e101dea936a9ae38d21">   58</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>       <a class="code" href="struct_dmac.html#a082b1d9e0dae4e101dea936a9ae38d21">DMAC_GCFG</a>;      </div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="struct_dmac.html#adeac4d8d652d757b58fadc5f66ae7354">   59</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>       <a class="code" href="struct_dmac.html#adeac4d8d652d757b58fadc5f66ae7354">DMAC_EN</a>;        </div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="struct_dmac.html#a100db240a713c8acf87c56c276d30f35">   60</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>       <a class="code" href="struct_dmac.html#a100db240a713c8acf87c56c276d30f35">DMAC_SREQ</a>;      </div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="struct_dmac.html#a83c21df27a8f2bdd6f93c256cd5419e2">   61</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>       <a class="code" href="struct_dmac.html#a83c21df27a8f2bdd6f93c256cd5419e2">DMAC_CREQ</a>;      </div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="struct_dmac.html#a5a72ee5a868c25d43523eb1fc9ba2bca">   62</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>       <a class="code" href="struct_dmac.html#a5a72ee5a868c25d43523eb1fc9ba2bca">DMAC_LAST</a>;      </div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="struct_dmac.html#a4564f937e1c95d38b3a97bb289015cf5">   63</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>       Reserved1[1];</div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="struct_dmac.html#a02cc43871236b95445f4823a346327c7">   64</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>       <a class="code" href="struct_dmac.html#a02cc43871236b95445f4823a346327c7">DMAC_EBCIER</a>;    </div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="struct_dmac.html#adcfd2739a5e8f487e465b12afe1b7de4">   65</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>       <a class="code" href="struct_dmac.html#adcfd2739a5e8f487e465b12afe1b7de4">DMAC_EBCIDR</a>;    </div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="struct_dmac.html#a92565d777ec096c7335c846945ad34db">   66</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>       <a class="code" href="struct_dmac.html#a92565d777ec096c7335c846945ad34db">DMAC_EBCIMR</a>;    </div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="struct_dmac.html#a5908ca28d089e2370624a75035504746">   67</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>       <a class="code" href="struct_dmac.html#a5908ca28d089e2370624a75035504746">DMAC_EBCISR</a>;    </div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="struct_dmac.html#a4ee679a07cb3ae4d7793eb06683f5322">   68</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>       <a class="code" href="struct_dmac.html#a4ee679a07cb3ae4d7793eb06683f5322">DMAC_CHER</a>;      </div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="struct_dmac.html#a9b56a1059f18ec6487ead9b6fa613430">   69</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>       <a class="code" href="struct_dmac.html#a9b56a1059f18ec6487ead9b6fa613430">DMAC_CHDR</a>;      </div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="struct_dmac.html#a8c9787ff95585e44d3ff51bdde152e7f">   70</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>       <a class="code" href="struct_dmac.html#a8c9787ff95585e44d3ff51bdde152e7f">DMAC_CHSR</a>;      </div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="struct_dmac.html#a1823db3468978991b73e878d603de39a">   71</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>       Reserved2[2];</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="struct_dmac.html#a994e07c97c900859176588a68b1aa176">   72</a></span>&#160;  <a class="code" href="struct_dmac_ch__num.html">DmacCh_num</a>  <a class="code" href="samd21_2include_2instance_2dmac_8h.html#ade11822cddf9a0e802e0b682db3aa46c">DMAC_CH_NUM</a>[<a class="code" href="group___s_a_m3_x_a___d_m_a_c.html#ga536908541afbe0573014be8b6e74aaeb">DMACCH_NUM_NUMBER</a>]; </div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="struct_dmac.html#aad6dd23dd5c71770682eb138e99a09e2">   73</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>       Reserved3[46];</div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="struct_dmac.html#a0d17c0a333c1bf89e5772ef6a4dcfe1f">   74</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>       <a class="code" href="struct_dmac.html#a0d17c0a333c1bf89e5772ef6a4dcfe1f">DMAC_WPMR</a>;      </div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="struct_dmac.html#af11ff9b4b10625ea8322011068c81fb8">   75</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>       <a class="code" href="struct_dmac.html#af11ff9b4b10625ea8322011068c81fb8">DMAC_WPSR</a>;      </div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;} <a class="code" href="struct_dmac.html">Dmac</a>;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">/* -------- DMAC_GCFG : (DMAC Offset: 0x000) DMAC Global Configuration Register -------- */</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gaaa2c112b41c2e5f4fab6734f2b44e56d">   79</a></span>&#160;<span class="preprocessor">#define DMAC_GCFG_ARB_CFG (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga4d33d67f3f42448c85437cc95d094d6e">   80</a></span>&#160;<span class="preprocessor">#define   DMAC_GCFG_ARB_CFG_FIXED (0x0u &lt;&lt; 4) </span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga0cd9e4414f7312e7926d77f051078651">   81</a></span>&#160;<span class="preprocessor">#define   DMAC_GCFG_ARB_CFG_ROUND_ROBIN (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DMAC_EN : (DMAC Offset: 0x004) DMAC Enable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga5fbbb4ef6830ed2bcd40531a302cd1a8">   83</a></span>&#160;<span class="preprocessor">#define DMAC_EN_ENABLE (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DMAC_SREQ : (DMAC Offset: 0x008) DMAC Software Single Request Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga7cff42a71b82976fcf420f0469b396f4">   85</a></span>&#160;<span class="preprocessor">#define DMAC_SREQ_SSREQ0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga2b11b6e11af54dd55320a9cb52d43e64">   86</a></span>&#160;<span class="preprocessor">#define DMAC_SREQ_DSREQ0 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga5dacb628861c41c39281bf2f130b31dc">   87</a></span>&#160;<span class="preprocessor">#define DMAC_SREQ_SSREQ1 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga750a57cd6513e41e965a6ef30a50963b">   88</a></span>&#160;<span class="preprocessor">#define DMAC_SREQ_DSREQ1 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga2f9d70e1d8043549bd735a80dad0adc1">   89</a></span>&#160;<span class="preprocessor">#define DMAC_SREQ_SSREQ2 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gabbba0e577926425b7adc6f6c7da72206">   90</a></span>&#160;<span class="preprocessor">#define DMAC_SREQ_DSREQ2 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gaed432ad54b38066ae37b5e2c12b25c04">   91</a></span>&#160;<span class="preprocessor">#define DMAC_SREQ_SSREQ3 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga5b0244fd11da0c906382589151e70a6d">   92</a></span>&#160;<span class="preprocessor">#define DMAC_SREQ_DSREQ3 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gaee0d6b6f9874db4b43af464e57ceaed0">   93</a></span>&#160;<span class="preprocessor">#define DMAC_SREQ_SSREQ4 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga3e819a0eb8765a3d1d8e92af7c8e2a8b">   94</a></span>&#160;<span class="preprocessor">#define DMAC_SREQ_DSREQ4 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga94766c05e185c3dc2440b8be8830c0c9">   95</a></span>&#160;<span class="preprocessor">#define DMAC_SREQ_SSREQ5 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga459b53c49511b9299232e48e27ca3452">   96</a></span>&#160;<span class="preprocessor">#define DMAC_SREQ_DSREQ5 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DMAC_CREQ : (DMAC Offset: 0x00C) DMAC Software Chunk Transfer Request Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga4c7de77d62d213d7e03ba677029f4276">   98</a></span>&#160;<span class="preprocessor">#define DMAC_CREQ_SCREQ0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga69b7ee868edea722e072dd381af6ad8f">   99</a></span>&#160;<span class="preprocessor">#define DMAC_CREQ_DCREQ0 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gad6b9c53f3e09f953436a6588f68d862e">  100</a></span>&#160;<span class="preprocessor">#define DMAC_CREQ_SCREQ1 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gab6b360c080c6d26a3f948166cb7f0ece">  101</a></span>&#160;<span class="preprocessor">#define DMAC_CREQ_DCREQ1 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga10136a20401e2afc9ce868357b99a377">  102</a></span>&#160;<span class="preprocessor">#define DMAC_CREQ_SCREQ2 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gaa68125590ee44dd377c76caec41a19c7">  103</a></span>&#160;<span class="preprocessor">#define DMAC_CREQ_DCREQ2 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga3ead8667748249c7dc45375aa5455744">  104</a></span>&#160;<span class="preprocessor">#define DMAC_CREQ_SCREQ3 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga6c955b87cd582c80ec868f46c408aeb5">  105</a></span>&#160;<span class="preprocessor">#define DMAC_CREQ_DCREQ3 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gae504bfc473610bf85eb5b91d14cc5e84">  106</a></span>&#160;<span class="preprocessor">#define DMAC_CREQ_SCREQ4 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga5e03ccb69dd9b7d1207f378256856dbf">  107</a></span>&#160;<span class="preprocessor">#define DMAC_CREQ_DCREQ4 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga850df6d2feeba32228e20d3213710f3e">  108</a></span>&#160;<span class="preprocessor">#define DMAC_CREQ_SCREQ5 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga84286d15578e018c2fa138e061dfe42c">  109</a></span>&#160;<span class="preprocessor">#define DMAC_CREQ_DCREQ5 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DMAC_LAST : (DMAC Offset: 0x010) DMAC Software Last Transfer Flag Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga7173a61f3af8af6ae78f88f47d6056d1">  111</a></span>&#160;<span class="preprocessor">#define DMAC_LAST_SLAST0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga5fe615e08fba5251660546cbb182a93f">  112</a></span>&#160;<span class="preprocessor">#define DMAC_LAST_DLAST0 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga916f69c4ef0a54d779d50dc9153f5239">  113</a></span>&#160;<span class="preprocessor">#define DMAC_LAST_SLAST1 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga53668b0f523fc04b325a4221b186f614">  114</a></span>&#160;<span class="preprocessor">#define DMAC_LAST_DLAST1 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga9bc95e6215e8a74da30cccf90ee84643">  115</a></span>&#160;<span class="preprocessor">#define DMAC_LAST_SLAST2 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga3a8ed7357a7ea2c4c10f705d37f5f6f2">  116</a></span>&#160;<span class="preprocessor">#define DMAC_LAST_DLAST2 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gac667102c6d60ac5029106729f46c97ac">  117</a></span>&#160;<span class="preprocessor">#define DMAC_LAST_SLAST3 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga5d876b7becd34903ab6ef6125e986423">  118</a></span>&#160;<span class="preprocessor">#define DMAC_LAST_DLAST3 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gab8c55de6471823dbc92a3b2fdda9a397">  119</a></span>&#160;<span class="preprocessor">#define DMAC_LAST_SLAST4 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga34528af249993ad9ae7b43b92195e443">  120</a></span>&#160;<span class="preprocessor">#define DMAC_LAST_DLAST4 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gadc85290d911f44b31ab9f17512d3d0fe">  121</a></span>&#160;<span class="preprocessor">#define DMAC_LAST_SLAST5 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gaca2445effbbcfb94904778078ed58101">  122</a></span>&#160;<span class="preprocessor">#define DMAC_LAST_DLAST5 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DMAC_EBCIER : (DMAC Offset: 0x018) DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer Transfer Completed Interrupt Enable register. -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga95a253197a3ea1e30cc025e2a60e1180">  124</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIER_BTC0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga609fb429a5acd9a91d1a1dbb0fad7c9a">  125</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIER_BTC1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga565897577fe1780111ae628ef5e7db36">  126</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIER_BTC2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga341e9414905f471df1aded89b0cc6366">  127</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIER_BTC3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga0fd66086283872b6dcf0468dbdad0472">  128</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIER_BTC4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga61cb0d7b55911308c14b1a4ba4a1adab">  129</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIER_BTC5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga56c2c1c6de1a1b60daf1762151b0c215">  130</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIER_CBTC0 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gab1bca7bf5137c6d47cb57b2bca1f8a17">  131</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIER_CBTC1 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gaf28acfb242f52e9f8d1134bf53406a4f">  132</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIER_CBTC2 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gacf6d567a6c737668af1936ce393854d0">  133</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIER_CBTC3 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga786ba4f0420293cdc57178dc2e6270f4">  134</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIER_CBTC4 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga82184608fb9d6c326ea3d242278cb5ce">  135</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIER_CBTC5 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga7e4cb6a2bb05de9ec21edba65ac15614">  136</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIER_ERR0 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga42a0bba4592212cad8b4ad29fe50ec89">  137</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIER_ERR1 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga7485682d08233cebcb32c6d43d20bc04">  138</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIER_ERR2 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga1c25b188893991201b0c0bf64b6afaf6">  139</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIER_ERR3 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gaea57731a7afe955a17c0a62ad06d4e09">  140</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIER_ERR4 (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga490656031ef02bf733651226aec1a5a8">  141</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIER_ERR5 (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DMAC_EBCIDR : (DMAC Offset: 0x01C) DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer Transfer Completed Interrupt Disable register. -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga263f01cd9ef032583cd1fc265f1aad10">  143</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIDR_BTC0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga977fa1ebe94cbd90b79118093c6aeb8c">  144</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIDR_BTC1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga609c62456b0a3d3b316b11a5c79d7378">  145</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIDR_BTC2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga9406bbd3bd85383c7754087b33aecfac">  146</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIDR_BTC3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gaf948cba151cb9b3ffdf26155e1a5e1ad">  147</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIDR_BTC4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga732f3c92ddee5b09c473bc5394ac75ba">  148</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIDR_BTC5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gabebda27d2fd78ef8a859fb56d61b7809">  149</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIDR_CBTC0 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gaec9b8f30ccaf3acb82bf12e00656d0a3">  150</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIDR_CBTC1 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gabb5efc0f5997c6da19d55e54280feb1c">  151</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIDR_CBTC2 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga53991363dae1cf49db28b8f48e633eb1">  152</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIDR_CBTC3 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga2e3349aa838cf878a204c13e99b16872">  153</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIDR_CBTC4 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga6c6c38288bdd0afd7a6cef4a7d50a42d">  154</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIDR_CBTC5 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga659a0987a1f39b7f31318bdf318d9f8e">  155</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIDR_ERR0 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gaf032a8c6e7437734d79c8a5bbfb94b12">  156</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIDR_ERR1 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gaf8a4c3f77c1746433fa7aed15dc21210">  157</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIDR_ERR2 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga90604d1869b8c9f87439ff6729016f28">  158</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIDR_ERR3 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga382ff7950e8f41fd2537901e624e88b0">  159</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIDR_ERR4 (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga46525814d00f0d8d1d7489e6abfb25f1">  160</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIDR_ERR5 (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DMAC_EBCIMR : (DMAC Offset: 0x020) DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer transfer completed Mask Register. -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gaf05c8dcecbc49de49fcffae23b7d7102">  162</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIMR_BTC0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga77323951aa0109c5bc2133c315626804">  163</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIMR_BTC1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga0a51690ab78be6edc9b97de009b23fde">  164</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIMR_BTC2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga954d3f9176e5e2bc5bea4f5e186b986d">  165</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIMR_BTC3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gaefd4c093103ec903fd7acd67dff5b3c2">  166</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIMR_BTC4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga00174315d30ea58ff730992eb7b9fe60">  167</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIMR_BTC5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gae36b21624e3d7aea28fcaed010ada2d0">  168</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIMR_CBTC0 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga69b8263c139d6341bdc6b51a1faa362c">  169</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIMR_CBTC1 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga49ebaff12a572e91abf4c488573ab88a">  170</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIMR_CBTC2 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gaddeb64c1862d6a0155ffe93739854c8f">  171</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIMR_CBTC3 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gad44d771728aad80f16d631cfc3345b89">  172</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIMR_CBTC4 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gaccfd7491fafc7feae1ff8718aaf542c8">  173</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIMR_CBTC5 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga73a3d0dccf7e288c3c1e074b35e78980">  174</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIMR_ERR0 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga80696944d426c81336223800e0fc2d12">  175</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIMR_ERR1 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gaecc3962b6cb97d78b1598f40c47bf726">  176</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIMR_ERR2 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gae029f6fceea8c18334cf8b1c2707f5cc">  177</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIMR_ERR3 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga1b6e8778f031454d29e71a45c3c9417e">  178</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIMR_ERR4 (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga871576af02f734d31a07dc600c72e3c6">  179</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIMR_ERR5 (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DMAC_EBCISR : (DMAC Offset: 0x024) DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer transfer completed Status Register. -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gadc632fd053db41d9b2641ef4b026952b">  181</a></span>&#160;<span class="preprocessor">#define DMAC_EBCISR_BTC0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gaeaaaab3e57bc4bae6f81c7c432ad499e">  182</a></span>&#160;<span class="preprocessor">#define DMAC_EBCISR_BTC1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga40e631f01ae1060b4a3a858d58b2e27e">  183</a></span>&#160;<span class="preprocessor">#define DMAC_EBCISR_BTC2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga014b1188232600f585d60a7378016a2a">  184</a></span>&#160;<span class="preprocessor">#define DMAC_EBCISR_BTC3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gacf3c00796db202e5e7fef48085d985d4">  185</a></span>&#160;<span class="preprocessor">#define DMAC_EBCISR_BTC4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gaf20cc5abea726f9ab7270a5815e6b3ef">  186</a></span>&#160;<span class="preprocessor">#define DMAC_EBCISR_BTC5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga5b4a19cd56620e8e78f94cb2a1eac101">  187</a></span>&#160;<span class="preprocessor">#define DMAC_EBCISR_CBTC0 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga2ee4b975715302bcee7dd6ab27c97b24">  188</a></span>&#160;<span class="preprocessor">#define DMAC_EBCISR_CBTC1 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga26eb9dbfaa15020d1d957392c6211d98">  189</a></span>&#160;<span class="preprocessor">#define DMAC_EBCISR_CBTC2 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gad9493163de2b09130561fabfbf60190d">  190</a></span>&#160;<span class="preprocessor">#define DMAC_EBCISR_CBTC3 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga584d86d7c363ae8ac4424c156d402094">  191</a></span>&#160;<span class="preprocessor">#define DMAC_EBCISR_CBTC4 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga4ca893dd96c3bee95d12ea48aa9a149d">  192</a></span>&#160;<span class="preprocessor">#define DMAC_EBCISR_CBTC5 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga64100ebd23f6e6b95fe28327b4e1b93f">  193</a></span>&#160;<span class="preprocessor">#define DMAC_EBCISR_ERR0 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga53e283ddc9ba1aa1fd990c42ccebfff3">  194</a></span>&#160;<span class="preprocessor">#define DMAC_EBCISR_ERR1 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gabddab9dc0089b9c61cc4c0a69a375d5b">  195</a></span>&#160;<span class="preprocessor">#define DMAC_EBCISR_ERR2 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga3062ef312996d2adc4b004c76ae61b1c">  196</a></span>&#160;<span class="preprocessor">#define DMAC_EBCISR_ERR3 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga68d5e4d854dce89c439deead8aad01cb">  197</a></span>&#160;<span class="preprocessor">#define DMAC_EBCISR_ERR4 (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga90aba776a5f1ed76fdc0554e8373ba85">  198</a></span>&#160;<span class="preprocessor">#define DMAC_EBCISR_ERR5 (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DMAC_CHER : (DMAC Offset: 0x028) DMAC Channel Handler Enable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gad0f3871fb5dcc35f59cd67aa448c7ef5">  200</a></span>&#160;<span class="preprocessor">#define DMAC_CHER_ENA0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga2748194e2c1edaedce61306d4582a86d">  201</a></span>&#160;<span class="preprocessor">#define DMAC_CHER_ENA1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gaca5a2b542f77dafbfc5aceef73e66999">  202</a></span>&#160;<span class="preprocessor">#define DMAC_CHER_ENA2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga54d0e405108d8e66028bf287e20bb48e">  203</a></span>&#160;<span class="preprocessor">#define DMAC_CHER_ENA3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga8518508d73bbf5e41d3887d974950b38">  204</a></span>&#160;<span class="preprocessor">#define DMAC_CHER_ENA4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga1a92f35399e8a10c66fa60b1f338cb97">  205</a></span>&#160;<span class="preprocessor">#define DMAC_CHER_ENA5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gac151c22754bff6414583813dcb7a0d3c">  206</a></span>&#160;<span class="preprocessor">#define DMAC_CHER_SUSP0 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gafc6d66f122f11ac2e212f4fb75450f43">  207</a></span>&#160;<span class="preprocessor">#define DMAC_CHER_SUSP1 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga5b0231c0f90f1f4a253eba9dea28ffe5">  208</a></span>&#160;<span class="preprocessor">#define DMAC_CHER_SUSP2 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga227a79c0bbcd1f9916de3c8b72e03709">  209</a></span>&#160;<span class="preprocessor">#define DMAC_CHER_SUSP3 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga5f4becf8e672b25c0e84bd35a54e1249">  210</a></span>&#160;<span class="preprocessor">#define DMAC_CHER_SUSP4 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga6a70ba563ee7339ee598191142c7918a">  211</a></span>&#160;<span class="preprocessor">#define DMAC_CHER_SUSP5 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga33c8755b623e631b74fa6c7989dd0618">  212</a></span>&#160;<span class="preprocessor">#define DMAC_CHER_KEEP0 (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gaa5f6dab23eb6c2db67a0d314cbee0711">  213</a></span>&#160;<span class="preprocessor">#define DMAC_CHER_KEEP1 (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga3d31e58672392f1f9bf7a198dec734bb">  214</a></span>&#160;<span class="preprocessor">#define DMAC_CHER_KEEP2 (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga0c8af35eaecc4f495133c783fd2fb621">  215</a></span>&#160;<span class="preprocessor">#define DMAC_CHER_KEEP3 (0x1u &lt;&lt; 27) </span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga50e44c181fcb01ecffc2c48274239911">  216</a></span>&#160;<span class="preprocessor">#define DMAC_CHER_KEEP4 (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga9e068d658834797d6abb40e53b921b5b">  217</a></span>&#160;<span class="preprocessor">#define DMAC_CHER_KEEP5 (0x1u &lt;&lt; 29) </span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DMAC_CHDR : (DMAC Offset: 0x02C) DMAC Channel Handler Disable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gad0ae0e89a6945240f85d30a0dd6013c3">  219</a></span>&#160;<span class="preprocessor">#define DMAC_CHDR_DIS0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gaef93bde6788ddaf6e2fc86e00f19b12a">  220</a></span>&#160;<span class="preprocessor">#define DMAC_CHDR_DIS1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gafc5a7c3f42c375376d766d5d947dee64">  221</a></span>&#160;<span class="preprocessor">#define DMAC_CHDR_DIS2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga20a8a1203da754eeb6b9de83385cf32c">  222</a></span>&#160;<span class="preprocessor">#define DMAC_CHDR_DIS3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga640b06a854712e6fbb8ba0f9fb44d18c">  223</a></span>&#160;<span class="preprocessor">#define DMAC_CHDR_DIS4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga9d6832fd7df936a081ab970454b2b314">  224</a></span>&#160;<span class="preprocessor">#define DMAC_CHDR_DIS5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga0866ce4af808e71c77d64724cbd148a8">  225</a></span>&#160;<span class="preprocessor">#define DMAC_CHDR_RES0 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga9f183789d4c77f4389e6e4c1be003380">  226</a></span>&#160;<span class="preprocessor">#define DMAC_CHDR_RES1 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga3beb9b700556e294faa4ae284eb77b44">  227</a></span>&#160;<span class="preprocessor">#define DMAC_CHDR_RES2 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gaf135a7de5f3f7a376049d2cab9ad0556">  228</a></span>&#160;<span class="preprocessor">#define DMAC_CHDR_RES3 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gadb1a27cd010165c5e81fe6cf95308bb2">  229</a></span>&#160;<span class="preprocessor">#define DMAC_CHDR_RES4 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga20015516fe089d2f4954844ceb2a0ba2">  230</a></span>&#160;<span class="preprocessor">#define DMAC_CHDR_RES5 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DMAC_CHSR : (DMAC Offset: 0x030) DMAC Channel Handler Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gad2f61ae1a5d7a505a0f84eb4c600e88d">  232</a></span>&#160;<span class="preprocessor">#define DMAC_CHSR_ENA0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gae1357de4080782e9fc045117901c815c">  233</a></span>&#160;<span class="preprocessor">#define DMAC_CHSR_ENA1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga9613fbb57d5e138a20f753855005b9bb">  234</a></span>&#160;<span class="preprocessor">#define DMAC_CHSR_ENA2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga391f50e2d91a2141c71b74bc85733d6b">  235</a></span>&#160;<span class="preprocessor">#define DMAC_CHSR_ENA3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga5accd1a1377df6a521a3c582bc9e080e">  236</a></span>&#160;<span class="preprocessor">#define DMAC_CHSR_ENA4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga03246e02d4989d940d9f98cb2a7d198c">  237</a></span>&#160;<span class="preprocessor">#define DMAC_CHSR_ENA5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gafbf0965b528d16a4590cbb657337eedf">  238</a></span>&#160;<span class="preprocessor">#define DMAC_CHSR_SUSP0 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga9a6cff78c79dcae139f4bdb97e8dc4b0">  239</a></span>&#160;<span class="preprocessor">#define DMAC_CHSR_SUSP1 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga9cb28e2afa8624a4c2c5778d85b92a82">  240</a></span>&#160;<span class="preprocessor">#define DMAC_CHSR_SUSP2 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga92c4d6fd5d621c1e45ea1c4e49193627">  241</a></span>&#160;<span class="preprocessor">#define DMAC_CHSR_SUSP3 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga29bf29683b0d8995aee5b821582fc7d3">  242</a></span>&#160;<span class="preprocessor">#define DMAC_CHSR_SUSP4 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gadae041df21eb1cd8f32c68eec9388af8">  243</a></span>&#160;<span class="preprocessor">#define DMAC_CHSR_SUSP5 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga209f630bc561af34466cd56b3e6d5774">  244</a></span>&#160;<span class="preprocessor">#define DMAC_CHSR_EMPT0 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga831f8d544d1a194ee13295b3d2cf32e5">  245</a></span>&#160;<span class="preprocessor">#define DMAC_CHSR_EMPT1 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gaea0a72696ec918d2544ddbe058b568cb">  246</a></span>&#160;<span class="preprocessor">#define DMAC_CHSR_EMPT2 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gac922142c1badc96657e73c42c5f1306d">  247</a></span>&#160;<span class="preprocessor">#define DMAC_CHSR_EMPT3 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga953f64eac4e8ee5dda9c1ac58fc2a03a">  248</a></span>&#160;<span class="preprocessor">#define DMAC_CHSR_EMPT4 (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga4d1b0c47ba95f610f6d7bc08798f3f4a">  249</a></span>&#160;<span class="preprocessor">#define DMAC_CHSR_EMPT5 (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga02abaa4c38a2df15d14a2cd3ffc8bf6a">  250</a></span>&#160;<span class="preprocessor">#define DMAC_CHSR_STAL0 (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gaaea10ab2198d21789b766ec121370824">  251</a></span>&#160;<span class="preprocessor">#define DMAC_CHSR_STAL1 (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gaa73135235022f0ba38475251702155ed">  252</a></span>&#160;<span class="preprocessor">#define DMAC_CHSR_STAL2 (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga35072dc456963d2efd07241ddc202829">  253</a></span>&#160;<span class="preprocessor">#define DMAC_CHSR_STAL3 (0x1u &lt;&lt; 27) </span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga924290f9c3830e9c683040e166d27e6f">  254</a></span>&#160;<span class="preprocessor">#define DMAC_CHSR_STAL4 (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga8e1803f8a2754c1a7a1c7889c2a04c08">  255</a></span>&#160;<span class="preprocessor">#define DMAC_CHSR_STAL5 (0x1u &lt;&lt; 29) </span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DMAC_SADDR : (DMAC Offset: N/A) DMAC Channel Source Address Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga71750cf0f236dc8e2e6083f76314bacd">  257</a></span>&#160;<span class="preprocessor">#define DMAC_SADDR_SADDR_Pos 0</span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gace270a839cffba4395ede9319211413b">  258</a></span>&#160;<span class="preprocessor">#define DMAC_SADDR_SADDR_Msk (0xffffffffu &lt;&lt; DMAC_SADDR_SADDR_Pos) </span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga62409e475bf0c15f6d6485d901a45bd9">  259</a></span>&#160;<span class="preprocessor">#define DMAC_SADDR_SADDR(value) ((DMAC_SADDR_SADDR_Msk &amp; ((value) &lt;&lt; DMAC_SADDR_SADDR_Pos)))</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">/* -------- DMAC_DADDR : (DMAC Offset: N/A) DMAC Channel Destination Address Register -------- */</span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gaf644e16df200e05d51ca2295689d6b49">  261</a></span>&#160;<span class="preprocessor">#define DMAC_DADDR_DADDR_Pos 0</span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gaa91c9301ebe1fd2c65df66aab2a521a5">  262</a></span>&#160;<span class="preprocessor">#define DMAC_DADDR_DADDR_Msk (0xffffffffu &lt;&lt; DMAC_DADDR_DADDR_Pos) </span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gac3e10f3af9ce3a979ad7dac9c277d63f">  263</a></span>&#160;<span class="preprocessor">#define DMAC_DADDR_DADDR(value) ((DMAC_DADDR_DADDR_Msk &amp; ((value) &lt;&lt; DMAC_DADDR_DADDR_Pos)))</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">/* -------- DMAC_DSCR : (DMAC Offset: N/A) DMAC Channel Descriptor Address Register -------- */</span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga2acaa15976e07102d1effddb462cf612">  265</a></span>&#160;<span class="preprocessor">#define DMAC_DSCR_DSCR_Pos 2</span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gaeef4555bee2acc4808782ae4bbda9848">  266</a></span>&#160;<span class="preprocessor">#define DMAC_DSCR_DSCR_Msk (0x3fffffffu &lt;&lt; DMAC_DSCR_DSCR_Pos) </span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga084469fdce68d3619f73e4768caa479f">  267</a></span>&#160;<span class="preprocessor">#define DMAC_DSCR_DSCR(value) ((DMAC_DSCR_DSCR_Msk &amp; ((value) &lt;&lt; DMAC_DSCR_DSCR_Pos)))</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">/* -------- DMAC_CTRLA : (DMAC Offset: N/A) DMAC Channel Control A Register -------- */</span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga50ac16fdbf30d744cba4e5c1f90dc721">  269</a></span>&#160;<span class="preprocessor">#define DMAC_CTRLA_BTSIZE_Pos 0</span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga06c1f36a08f605091c2a3e052e46e158">  270</a></span>&#160;<span class="preprocessor">#define DMAC_CTRLA_BTSIZE_Msk (0xffffu &lt;&lt; DMAC_CTRLA_BTSIZE_Pos) </span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga75372391de302cbd63c8810d1020319f">  271</a></span>&#160;<span class="preprocessor">#define DMAC_CTRLA_BTSIZE(value) ((DMAC_CTRLA_BTSIZE_Msk &amp; ((value) &lt;&lt; DMAC_CTRLA_BTSIZE_Pos)))</span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga2bfa1aa7b6227abd9a74727edbb1616f">  272</a></span>&#160;<span class="preprocessor">#define DMAC_CTRLA_SCSIZE_Pos 16</span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga6af20f92d29efa5353eb59aba920964c">  273</a></span>&#160;<span class="preprocessor">#define DMAC_CTRLA_SCSIZE_Msk (0x7u &lt;&lt; DMAC_CTRLA_SCSIZE_Pos) </span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gaef113a33d27d1b8a15c6ef41e179aabf">  274</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLA_SCSIZE_CHK_1 (0x0u &lt;&lt; 16) </span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gaa1393cc0a5115ff900accdd3ee9ec91a">  275</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLA_SCSIZE_CHK_4 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga7b7b4a5efcf24531b2e87dc416e1d15b">  276</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLA_SCSIZE_CHK_8 (0x2u &lt;&lt; 16) </span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga8ac7b249746f9e2652354e76037ae73b">  277</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLA_SCSIZE_CHK_16 (0x3u &lt;&lt; 16) </span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga808beddf629b2f7518aae9e3f7de808b">  278</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLA_SCSIZE_CHK_32 (0x4u &lt;&lt; 16) </span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga63ccb1ba1071e131672e15a0139784f9">  279</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLA_SCSIZE_CHK_64 (0x5u &lt;&lt; 16) </span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga3712e6c42cfef7940661aa23d26bff86">  280</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLA_SCSIZE_CHK_128 (0x6u &lt;&lt; 16) </span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga0f56d8330b81da9624378a439318c731">  281</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLA_SCSIZE_CHK_256 (0x7u &lt;&lt; 16) </span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga7c0c203c7e4f51de38148da5e536070a">  282</a></span>&#160;<span class="preprocessor">#define DMAC_CTRLA_DCSIZE_Pos 20</span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gaf7cadad0b791052bf41577d3b753558b">  283</a></span>&#160;<span class="preprocessor">#define DMAC_CTRLA_DCSIZE_Msk (0x7u &lt;&lt; DMAC_CTRLA_DCSIZE_Pos) </span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga223d473331bb001a7ac12575efc8c10b">  284</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLA_DCSIZE_CHK_1 (0x0u &lt;&lt; 20) </span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gab6962bc603bbec6136ac87e11345c73f">  285</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLA_DCSIZE_CHK_4 (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gaa2f3c883d7c092af6f2fe2316b61e2b1">  286</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLA_DCSIZE_CHK_8 (0x2u &lt;&lt; 20) </span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga6f5e838fa4bf07f2a943bb6d9504f0d5">  287</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLA_DCSIZE_CHK_16 (0x3u &lt;&lt; 20) </span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga335ed456019f3fd92657e2456fa23e90">  288</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLA_DCSIZE_CHK_32 (0x4u &lt;&lt; 20) </span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga5257f69f748f743d36720305500235e8">  289</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLA_DCSIZE_CHK_64 (0x5u &lt;&lt; 20) </span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gaefe54f0f9f662c1d03d723e1f74168f2">  290</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLA_DCSIZE_CHK_128 (0x6u &lt;&lt; 20) </span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga39ce2824f4711be0a2c4df5fbcb26d14">  291</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLA_DCSIZE_CHK_256 (0x7u &lt;&lt; 20) </span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gace81ba5b3019facba44f1a1eaced1213">  292</a></span>&#160;<span class="preprocessor">#define DMAC_CTRLA_SRC_WIDTH_Pos 24</span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga1e41dc0041ab74230541cf09901b9111">  293</a></span>&#160;<span class="preprocessor">#define DMAC_CTRLA_SRC_WIDTH_Msk (0x3u &lt;&lt; DMAC_CTRLA_SRC_WIDTH_Pos) </span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga9de1243d437a2a781194aa3b0d089d75">  294</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLA_SRC_WIDTH_BYTE (0x0u &lt;&lt; 24) </span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga4b3eeb328d4df4b19273d41c84c5d9ee">  295</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLA_SRC_WIDTH_HALF_WORD (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga658190cadbf1134f967caa14eae2d2ce">  296</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLA_SRC_WIDTH_WORD (0x2u &lt;&lt; 24) </span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gaba174ca8fbb8fb9dcf93cf5597ed0465">  297</a></span>&#160;<span class="preprocessor">#define DMAC_CTRLA_DST_WIDTH_Pos 28</span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga58330215c8a4bed60151c3d3d0d28e2e">  298</a></span>&#160;<span class="preprocessor">#define DMAC_CTRLA_DST_WIDTH_Msk (0x3u &lt;&lt; DMAC_CTRLA_DST_WIDTH_Pos) </span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga02987e5967f69a2413e09989ca37350a">  299</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLA_DST_WIDTH_BYTE (0x0u &lt;&lt; 28) </span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga535b7fd0785f01354dcadb09d073a08c">  300</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLA_DST_WIDTH_HALF_WORD (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga2179fd2e6afea8042296fe17cc8e6f6e">  301</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLA_DST_WIDTH_WORD (0x2u &lt;&lt; 28) </span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gaa98cfa7a6dbb6fa6e7d2a3eddc8f59b1">  302</a></span>&#160;<span class="preprocessor">#define DMAC_CTRLA_DONE (0x1u &lt;&lt; 31) </span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DMAC_CTRLB : (DMAC Offset: N/A) DMAC Channel Control B Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gadfb2033335e78d5dc65fb79296c20392">  304</a></span>&#160;<span class="preprocessor">#define DMAC_CTRLB_SRC_DSCR (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga065ad3d98660b7f8100db1aac8435dff">  305</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLB_SRC_DSCR_FETCH_FROM_MEM (0x0u &lt;&lt; 16) </span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga0d86a23590dd49c7e4531313b9854f00">  306</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLB_SRC_DSCR_FETCH_DISABLE (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gaad55b963f84a77260df70abc4545a870">  307</a></span>&#160;<span class="preprocessor">#define DMAC_CTRLB_DST_DSCR (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga04d807f28b31a8a9f248f69d7c67ce64">  308</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLB_DST_DSCR_FETCH_FROM_MEM (0x0u &lt;&lt; 20) </span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gaef8fe7c4ea8e192ea773e9f28bc80aa1">  309</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLB_DST_DSCR_FETCH_DISABLE (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga7290d90a28c9bdbbc9ccf16123b1dc1b">  310</a></span>&#160;<span class="preprocessor">#define DMAC_CTRLB_FC_Pos 21</span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga309f524a033fa1e5ec3fe06464aaee46">  311</a></span>&#160;<span class="preprocessor">#define DMAC_CTRLB_FC_Msk (0x7u &lt;&lt; DMAC_CTRLB_FC_Pos) </span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gab756765458d3d8288f2250e98ec7d434">  312</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLB_FC_MEM2MEM_DMA_FC (0x0u &lt;&lt; 21) </span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga0cbfdf6fd91a34b75e244be9ea1de77a">  313</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLB_FC_MEM2PER_DMA_FC (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gaa6509a7eb05b66cd2f7f8361bcebf60c">  314</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLB_FC_PER2MEM_DMA_FC (0x2u &lt;&lt; 21) </span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga1d69a0eb81204775bc82c4c2df5e138c">  315</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLB_FC_PER2PER_DMA_FC (0x3u &lt;&lt; 21) </span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gae69f6dcf500073bff2e97496f8a18a10">  316</a></span>&#160;<span class="preprocessor">#define DMAC_CTRLB_SRC_INCR_Pos 24</span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gaffea2039c257cdd12a46e15b97b12f40">  317</a></span>&#160;<span class="preprocessor">#define DMAC_CTRLB_SRC_INCR_Msk (0x3u &lt;&lt; DMAC_CTRLB_SRC_INCR_Pos) </span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga719240a0afdfcbc3122994e2e7bc53e3">  318</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLB_SRC_INCR_INCREMENTING (0x0u &lt;&lt; 24) </span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga2d0df00713c5fc409ca8d94381087385">  319</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLB_SRC_INCR_DECREMENTING (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga4656f7a70ade970dc0d911511d1969fa">  320</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLB_SRC_INCR_FIXED (0x2u &lt;&lt; 24) </span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gae5bddd126b1d00e78500cb3ac23ee2b3">  321</a></span>&#160;<span class="preprocessor">#define DMAC_CTRLB_DST_INCR_Pos 28</span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga95920cf24bd6515f28e41cdab877fee2">  322</a></span>&#160;<span class="preprocessor">#define DMAC_CTRLB_DST_INCR_Msk (0x3u &lt;&lt; DMAC_CTRLB_DST_INCR_Pos) </span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga34fe3e18891a23780c1e0ec3f57fc04d">  323</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLB_DST_INCR_INCREMENTING (0x0u &lt;&lt; 28) </span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga4941b2f72636b3727ada7ac5f22589ce">  324</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLB_DST_INCR_DECREMENTING (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gaf1b25d6c2b1c66bc02c9d12e5eff933a">  325</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLB_DST_INCR_FIXED (0x2u &lt;&lt; 28) </span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gae0e0b149bf094a4022c28e94328efee2">  326</a></span>&#160;<span class="preprocessor">#define DMAC_CTRLB_IEN (0x1u &lt;&lt; 30) </span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DMAC_CFG : (DMAC Offset: N/A) DMAC Channel Configuration Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga846aefe2af876285e5c7dc146267996a">  328</a></span>&#160;<span class="preprocessor">#define DMAC_CFG_SRC_PER_Pos 0</span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga6a5fd3e8ef4ce82063f8e0c0076c4749">  329</a></span>&#160;<span class="preprocessor">#define DMAC_CFG_SRC_PER_Msk (0xfu &lt;&lt; DMAC_CFG_SRC_PER_Pos) </span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gafe3a094ea611a53f09dba7936f18c398">  330</a></span>&#160;<span class="preprocessor">#define DMAC_CFG_SRC_PER(value) ((DMAC_CFG_SRC_PER_Msk &amp; ((value) &lt;&lt; DMAC_CFG_SRC_PER_Pos)))</span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gad5f2d09c049ed9299304038de8158682">  331</a></span>&#160;<span class="preprocessor">#define DMAC_CFG_DST_PER_Pos 4</span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gaa43a550df889336eed78aed1919b2888">  332</a></span>&#160;<span class="preprocessor">#define DMAC_CFG_DST_PER_Msk (0xfu &lt;&lt; DMAC_CFG_DST_PER_Pos) </span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga7e5fa8674d7af138573f1998387c05ea">  333</a></span>&#160;<span class="preprocessor">#define DMAC_CFG_DST_PER(value) ((DMAC_CFG_DST_PER_Msk &amp; ((value) &lt;&lt; DMAC_CFG_DST_PER_Pos)))</span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gaf4bc6334461f402b4085969a4ac501ae">  334</a></span>&#160;<span class="preprocessor">#define DMAC_CFG_SRC_H2SEL (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gaf20ccadc8cfc64a702be435a35091425">  335</a></span>&#160;<span class="preprocessor">#define   DMAC_CFG_SRC_H2SEL_SW (0x0u &lt;&lt; 9) </span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga5cf3ede2943653b39442a83a15151e2b">  336</a></span>&#160;<span class="preprocessor">#define   DMAC_CFG_SRC_H2SEL_HW (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga7a3bca23244f4da8ae5a9ce5f7808ba3">  337</a></span>&#160;<span class="preprocessor">#define DMAC_CFG_DST_H2SEL (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gad40eaa8dd3c49a5a8afc54a730e68345">  338</a></span>&#160;<span class="preprocessor">#define   DMAC_CFG_DST_H2SEL_SW (0x0u &lt;&lt; 13) </span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gaf535564668c9426f59b1bb7c71f67092">  339</a></span>&#160;<span class="preprocessor">#define   DMAC_CFG_DST_H2SEL_HW (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gaaa3121a78a6d53d800f837f19af780a5">  340</a></span>&#160;<span class="preprocessor">#define DMAC_CFG_SOD (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga66bd85ce6c9e5ce8c1e43367e6511776">  341</a></span>&#160;<span class="preprocessor">#define   DMAC_CFG_SOD_DISABLE (0x0u &lt;&lt; 16) </span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga7dfcdf9c05259322bf260f00aef7aae5">  342</a></span>&#160;<span class="preprocessor">#define   DMAC_CFG_SOD_ENABLE (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga8003a4af36f64dab25eacbd4d265c711">  343</a></span>&#160;<span class="preprocessor">#define DMAC_CFG_LOCK_IF (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga7e82515241bb7ec09049e4c36b8d52d7">  344</a></span>&#160;<span class="preprocessor">#define   DMAC_CFG_LOCK_IF_DISABLE (0x0u &lt;&lt; 20) </span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gadb440b6c59f48f84947e2358d2de9c78">  345</a></span>&#160;<span class="preprocessor">#define   DMAC_CFG_LOCK_IF_ENABLE (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gafc131f2d39e3a57796e0d64eca650684">  346</a></span>&#160;<span class="preprocessor">#define DMAC_CFG_LOCK_B (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga83c8de64bd2094f3f85f5c32aab93674">  347</a></span>&#160;<span class="preprocessor">#define   DMAC_CFG_LOCK_B_DISABLE (0x0u &lt;&lt; 21) </span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga408a1d2f873dc23e8781201fd4f44b09">  348</a></span>&#160;<span class="preprocessor">#define DMAC_CFG_LOCK_IF_L (0x1u &lt;&lt; 22) </span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga93b63f479db64c605f43fc9a7385138c">  349</a></span>&#160;<span class="preprocessor">#define   DMAC_CFG_LOCK_IF_L_CHUNK (0x0u &lt;&lt; 22) </span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gafd0260392549d79500e5a8a7d4caa2f5">  350</a></span>&#160;<span class="preprocessor">#define   DMAC_CFG_LOCK_IF_L_BUFFER (0x1u &lt;&lt; 22) </span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga39442330d444c13014d30bb3d7414f71">  351</a></span>&#160;<span class="preprocessor">#define DMAC_CFG_AHB_PROT_Pos 24</span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga349c55688a8ea065685046cd6c6c2b2d">  352</a></span>&#160;<span class="preprocessor">#define DMAC_CFG_AHB_PROT_Msk (0x7u &lt;&lt; DMAC_CFG_AHB_PROT_Pos) </span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga39b98c3888abb4ba23eb7b95cc85e5f6">  353</a></span>&#160;<span class="preprocessor">#define DMAC_CFG_AHB_PROT(value) ((DMAC_CFG_AHB_PROT_Msk &amp; ((value) &lt;&lt; DMAC_CFG_AHB_PROT_Pos)))</span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gabb8838ef06144e4e5433f67689fb708e">  354</a></span>&#160;<span class="preprocessor">#define DMAC_CFG_FIFOCFG_Pos 28</span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga09b5527553046c35a62f74a889cc429a">  355</a></span>&#160;<span class="preprocessor">#define DMAC_CFG_FIFOCFG_Msk (0x3u &lt;&lt; DMAC_CFG_FIFOCFG_Pos) </span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga2dc1bc4832db8073d8ba4491d1c5ab98">  356</a></span>&#160;<span class="preprocessor">#define   DMAC_CFG_FIFOCFG_ALAP_CFG (0x0u &lt;&lt; 28) </span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gae7bbd8064325fa33c219ef6246a563d1">  357</a></span>&#160;<span class="preprocessor">#define   DMAC_CFG_FIFOCFG_HALF_CFG (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gadb840e12f281f5b5f62a2c05fbe72b03">  358</a></span>&#160;<span class="preprocessor">#define   DMAC_CFG_FIFOCFG_ASAP_CFG (0x2u &lt;&lt; 28) </span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DMAC_WPMR : (DMAC Offset: 0x1E4) DMAC Write Protect Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga31945368db96e08bef00d1f926b19fc7">  360</a></span>&#160;<span class="preprocessor">#define DMAC_WPMR_WPEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga38b13ce77f1c2cde9af034c482cf2c2e">  361</a></span>&#160;<span class="preprocessor">#define DMAC_WPMR_WPKEY_Pos 8</span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga42fc9c651268784ddee9e1d3ccdd3fcb">  362</a></span>&#160;<span class="preprocessor">#define DMAC_WPMR_WPKEY_Msk (0xffffffu &lt;&lt; DMAC_WPMR_WPKEY_Pos) </span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gade8f90830928b284128302243ec29801">  363</a></span>&#160;<span class="preprocessor">#define DMAC_WPMR_WPKEY(value) ((DMAC_WPMR_WPKEY_Msk &amp; ((value) &lt;&lt; DMAC_WPMR_WPKEY_Pos)))</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">/* -------- DMAC_WPSR : (DMAC Offset: 0x1E8) DMAC Write Protect Status Register -------- */</span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gaa8b7342990897a9dca2ee84f7bd76ee9">  365</a></span>&#160;<span class="preprocessor">#define DMAC_WPSR_WPVS (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#gaabfc233afaccc548fa93bbd068df6994">  366</a></span>&#160;<span class="preprocessor">#define DMAC_WPSR_WPVSRC_Pos 8</span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___d_m_a_c.html#ga668f5e95acee78728f78ec88a894d410">  367</a></span>&#160;<span class="preprocessor">#define DMAC_WPSR_WPVSRC_Msk (0xffffu &lt;&lt; DMAC_WPSR_WPVSRC_Pos) </span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;}</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAM3XA_DMAC_COMPONENT_ */</span><span class="preprocessor"></span></div><div class="ttc" id="struct_dmac_html_a9b56a1059f18ec6487ead9b6fa613430"><div class="ttname"><a href="struct_dmac.html#a9b56a1059f18ec6487ead9b6fa613430">Dmac::DMAC_CHDR</a></div><div class="ttdeci">WoReg DMAC_CHDR</div><div class="ttdoc">(Dmac Offset: 0x02C) DMAC Channel Handler Disable Register </div><div class="ttdef"><b>Definition:</b> <a href="component__dmac_8h_source.html#l00069">component_dmac.h:69</a></div></div>
<div class="ttc" id="group___s_a_m_d21_e15_a__definitions_html_gac0f96d4e8018367b38f527007cf0eafd"><div class="ttname"><a href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a></div><div class="ttdeci">volatile uint32_t WoReg</div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00076">samd21e15a.h:76</a></div></div>
<div class="ttc" id="struct_dmac_html_a02cc43871236b95445f4823a346327c7"><div class="ttname"><a href="struct_dmac.html#a02cc43871236b95445f4823a346327c7">Dmac::DMAC_EBCIER</a></div><div class="ttdeci">WoReg DMAC_EBCIER</div><div class="ttdoc">(Dmac Offset: 0x018) DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer Transfer Comp...</div><div class="ttdef"><b>Definition:</b> <a href="component__dmac_8h_source.html#l00064">component_dmac.h:64</a></div></div>
<div class="ttc" id="struct_dmac_html_adeac4d8d652d757b58fadc5f66ae7354"><div class="ttname"><a href="struct_dmac.html#adeac4d8d652d757b58fadc5f66ae7354">Dmac::DMAC_EN</a></div><div class="ttdeci">RwReg DMAC_EN</div><div class="ttdoc">(Dmac Offset: 0x004) DMAC Enable Register </div><div class="ttdef"><b>Definition:</b> <a href="component__dmac_8h_source.html#l00059">component_dmac.h:59</a></div></div>
<div class="ttc" id="struct_dmac_html_a5908ca28d089e2370624a75035504746"><div class="ttname"><a href="struct_dmac.html#a5908ca28d089e2370624a75035504746">Dmac::DMAC_EBCISR</a></div><div class="ttdeci">RoReg DMAC_EBCISR</div><div class="ttdoc">(Dmac Offset: 0x024) DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer transfer comp...</div><div class="ttdef"><b>Definition:</b> <a href="component__dmac_8h_source.html#l00067">component_dmac.h:67</a></div></div>
<div class="ttc" id="struct_dmac_html_a92565d777ec096c7335c846945ad34db"><div class="ttname"><a href="struct_dmac.html#a92565d777ec096c7335c846945ad34db">Dmac::DMAC_EBCIMR</a></div><div class="ttdeci">RoReg DMAC_EBCIMR</div><div class="ttdoc">(Dmac Offset: 0x020) DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer transfer comp...</div><div class="ttdef"><b>Definition:</b> <a href="component__dmac_8h_source.html#l00066">component_dmac.h:66</a></div></div>
<div class="ttc" id="struct_dmac_ch__num_html_ac6f2ad4680204bca0cc3e241cdbc0903"><div class="ttname"><a href="struct_dmac_ch__num.html#ac6f2ad4680204bca0cc3e241cdbc0903">DmacCh_num::DMAC_DADDR</a></div><div class="ttdeci">RwReg DMAC_DADDR</div><div class="ttdoc">(DmacCh_num Offset: 0x4) DMAC Channel Destination Address Register </div><div class="ttdef"><b>Definition:</b> <a href="component__dmac_8h_source.html#l00048">component_dmac.h:48</a></div></div>
<div class="ttc" id="struct_dmac_html_a082b1d9e0dae4e101dea936a9ae38d21"><div class="ttname"><a href="struct_dmac.html#a082b1d9e0dae4e101dea936a9ae38d21">Dmac::DMAC_GCFG</a></div><div class="ttdeci">RwReg DMAC_GCFG</div><div class="ttdoc">(Dmac Offset: 0x000) DMAC Global Configuration Register </div><div class="ttdef"><b>Definition:</b> <a href="component__dmac_8h_source.html#l00058">component_dmac.h:58</a></div></div>
<div class="ttc" id="group___s_a_m_d21_e15_a__definitions_html_ga5d556f8391af4141be23f7334ac9dd68"><div class="ttname"><a href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a></div><div class="ttdeci">volatile const uint32_t RoReg</div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00068">samd21e15a.h:68</a></div></div>
<div class="ttc" id="struct_dmac_ch__num_html_a6522526a1141e03116858a592c395364"><div class="ttname"><a href="struct_dmac_ch__num.html#a6522526a1141e03116858a592c395364">DmacCh_num::DMAC_CTRLB</a></div><div class="ttdeci">RwReg DMAC_CTRLB</div><div class="ttdoc">(DmacCh_num Offset: 0x10) DMAC Channel Control B Register </div><div class="ttdef"><b>Definition:</b> <a href="component__dmac_8h_source.html#l00051">component_dmac.h:51</a></div></div>
<div class="ttc" id="struct_dmac_html_a5a72ee5a868c25d43523eb1fc9ba2bca"><div class="ttname"><a href="struct_dmac.html#a5a72ee5a868c25d43523eb1fc9ba2bca">Dmac::DMAC_LAST</a></div><div class="ttdeci">RwReg DMAC_LAST</div><div class="ttdoc">(Dmac Offset: 0x010) DMAC Software Last Transfer Flag Register </div><div class="ttdef"><b>Definition:</b> <a href="component__dmac_8h_source.html#l00062">component_dmac.h:62</a></div></div>
<div class="ttc" id="struct_dmac_html_af11ff9b4b10625ea8322011068c81fb8"><div class="ttname"><a href="struct_dmac.html#af11ff9b4b10625ea8322011068c81fb8">Dmac::DMAC_WPSR</a></div><div class="ttdeci">RoReg DMAC_WPSR</div><div class="ttdoc">(Dmac Offset: 0x1E8) DMAC Write Protect Status Register </div><div class="ttdef"><b>Definition:</b> <a href="component__dmac_8h_source.html#l00075">component_dmac.h:75</a></div></div>
<div class="ttc" id="struct_dmac_html_a83c21df27a8f2bdd6f93c256cd5419e2"><div class="ttname"><a href="struct_dmac.html#a83c21df27a8f2bdd6f93c256cd5419e2">Dmac::DMAC_CREQ</a></div><div class="ttdeci">RwReg DMAC_CREQ</div><div class="ttdoc">(Dmac Offset: 0x00C) DMAC Software Chunk Transfer Request Register </div><div class="ttdef"><b>Definition:</b> <a href="component__dmac_8h_source.html#l00061">component_dmac.h:61</a></div></div>
<div class="ttc" id="struct_dmac_html_a100db240a713c8acf87c56c276d30f35"><div class="ttname"><a href="struct_dmac.html#a100db240a713c8acf87c56c276d30f35">Dmac::DMAC_SREQ</a></div><div class="ttdeci">RwReg DMAC_SREQ</div><div class="ttdoc">(Dmac Offset: 0x008) DMAC Software Single Request Register </div><div class="ttdef"><b>Definition:</b> <a href="component__dmac_8h_source.html#l00060">component_dmac.h:60</a></div></div>
<div class="ttc" id="group___s_a_m3_x_a___d_m_a_c_html_ga536908541afbe0573014be8b6e74aaeb"><div class="ttname"><a href="group___s_a_m3_x_a___d_m_a_c.html#ga536908541afbe0573014be8b6e74aaeb">DMACCH_NUM_NUMBER</a></div><div class="ttdeci">#define DMACCH_NUM_NUMBER</div><div class="ttdoc">Dmac hardware registers. </div><div class="ttdef"><b>Definition:</b> <a href="component__dmac_8h_source.html#l00056">component_dmac.h:56</a></div></div>
<div class="ttc" id="struct_dmac_ch__num_html"><div class="ttname"><a href="struct_dmac_ch__num.html">DmacCh_num</a></div><div class="ttdoc">DmacCh_num hardware registers. </div><div class="ttdef"><b>Definition:</b> <a href="component__dmac_8h_source.html#l00046">component_dmac.h:46</a></div></div>
<div class="ttc" id="struct_dmac_ch__num_html_a9d05b4efd632cfecf87d189a4daeede3"><div class="ttname"><a href="struct_dmac_ch__num.html#a9d05b4efd632cfecf87d189a4daeede3">DmacCh_num::DMAC_CFG</a></div><div class="ttdeci">RwReg DMAC_CFG</div><div class="ttdoc">(DmacCh_num Offset: 0x14) DMAC Channel Configuration Register </div><div class="ttdef"><b>Definition:</b> <a href="component__dmac_8h_source.html#l00052">component_dmac.h:52</a></div></div>
<div class="ttc" id="samd21_2include_2instance_2dmac_8h_html_ade11822cddf9a0e802e0b682db3aa46c"><div class="ttname"><a href="samd21_2include_2instance_2dmac_8h.html#ade11822cddf9a0e802e0b682db3aa46c">DMAC_CH_NUM</a></div><div class="ttdeci">#define DMAC_CH_NUM</div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2instance_2dmac_8h_source.html#l00103">dmac.h:103</a></div></div>
<div class="ttc" id="group___s_a_m_d21_e15_a__definitions_html_gacf1496e3bbe303e55f627fc7558a68c7"><div class="ttname"><a href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a></div><div class="ttdeci">volatile uint32_t RwReg</div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00079">samd21e15a.h:79</a></div></div>
<div class="ttc" id="struct_dmac_ch__num_html_a755d7e9c4c4402b3eeac57f6df4943d4"><div class="ttname"><a href="struct_dmac_ch__num.html#a755d7e9c4c4402b3eeac57f6df4943d4">DmacCh_num::DMAC_CTRLA</a></div><div class="ttdeci">RwReg DMAC_CTRLA</div><div class="ttdoc">(DmacCh_num Offset: 0xC) DMAC Channel Control A Register </div><div class="ttdef"><b>Definition:</b> <a href="component__dmac_8h_source.html#l00050">component_dmac.h:50</a></div></div>
<div class="ttc" id="struct_dmac_html"><div class="ttname"><a href="struct_dmac.html">Dmac</a></div><div class="ttdoc">DMAC APB hardware registers. </div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2dmac_8h_source.html#l01037">dmac.h:1037</a></div></div>
<div class="ttc" id="struct_dmac_ch__num_html_ac6b2887c88b3e213852f5652571965d3"><div class="ttname"><a href="struct_dmac_ch__num.html#ac6b2887c88b3e213852f5652571965d3">DmacCh_num::DMAC_SADDR</a></div><div class="ttdeci">RwReg DMAC_SADDR</div><div class="ttdoc">(DmacCh_num Offset: 0x0) DMAC Channel Source Address Register </div><div class="ttdef"><b>Definition:</b> <a href="component__dmac_8h_source.html#l00047">component_dmac.h:47</a></div></div>
<div class="ttc" id="struct_dmac_html_a0d17c0a333c1bf89e5772ef6a4dcfe1f"><div class="ttname"><a href="struct_dmac.html#a0d17c0a333c1bf89e5772ef6a4dcfe1f">Dmac::DMAC_WPMR</a></div><div class="ttdeci">RwReg DMAC_WPMR</div><div class="ttdoc">(Dmac Offset: 0x1E4) DMAC Write Protect Mode Register </div><div class="ttdef"><b>Definition:</b> <a href="component__dmac_8h_source.html#l00074">component_dmac.h:74</a></div></div>
<div class="ttc" id="struct_dmac_ch__num_html_a74f8a3dea0acd78d68d3ffab4921fb31"><div class="ttname"><a href="struct_dmac_ch__num.html#a74f8a3dea0acd78d68d3ffab4921fb31">DmacCh_num::DMAC_DSCR</a></div><div class="ttdeci">RwReg DMAC_DSCR</div><div class="ttdoc">(DmacCh_num Offset: 0x8) DMAC Channel Descriptor Address Register </div><div class="ttdef"><b>Definition:</b> <a href="component__dmac_8h_source.html#l00049">component_dmac.h:49</a></div></div>
<div class="ttc" id="struct_dmac_html_a8c9787ff95585e44d3ff51bdde152e7f"><div class="ttname"><a href="struct_dmac.html#a8c9787ff95585e44d3ff51bdde152e7f">Dmac::DMAC_CHSR</a></div><div class="ttdeci">RoReg DMAC_CHSR</div><div class="ttdoc">(Dmac Offset: 0x030) DMAC Channel Handler Status Register </div><div class="ttdef"><b>Definition:</b> <a href="component__dmac_8h_source.html#l00070">component_dmac.h:70</a></div></div>
<div class="ttc" id="struct_dmac_html_a4ee679a07cb3ae4d7793eb06683f5322"><div class="ttname"><a href="struct_dmac.html#a4ee679a07cb3ae4d7793eb06683f5322">Dmac::DMAC_CHER</a></div><div class="ttdeci">WoReg DMAC_CHER</div><div class="ttdoc">(Dmac Offset: 0x028) DMAC Channel Handler Enable Register </div><div class="ttdef"><b>Definition:</b> <a href="component__dmac_8h_source.html#l00068">component_dmac.h:68</a></div></div>
<div class="ttc" id="struct_dmac_html_adcfd2739a5e8f487e465b12afe1b7de4"><div class="ttname"><a href="struct_dmac.html#adcfd2739a5e8f487e465b12afe1b7de4">Dmac::DMAC_EBCIDR</a></div><div class="ttdeci">WoReg DMAC_EBCIDR</div><div class="ttdoc">(Dmac Offset: 0x01C) DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer Transfer Comp...</div><div class="ttdef"><b>Definition:</b> <a href="component__dmac_8h_source.html#l00065">component_dmac.h:65</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:03 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
