Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Tue Nov 24 17:42:50 2020
| Host         : CSE-P07-2168-07 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file FullProcessorPipelined_timing_summary_routed.rpt -rpx FullProcessorPipelined_timing_summary_routed.rpx
| Design       : FullProcessorPipelined
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 328 register/latch pins with no clock driven by root clock pin: ssdclk (HIGH)

 There are 1064 register/latch pins with no clock driven by root clock pin: EX_MEM/genblk1[145].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: EX_MEM/genblk1[47].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: EX_MEM/genblk1[48].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: EX_MEM/genblk1[49].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: EX_MEM/genblk1[50].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: EX_MEM/genblk1[51].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: EX_MEM/genblk1[52].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: EX_MEM/genblk1[53].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: EX_MEM/genblk1[54].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: EX_MEM/genblk1[55].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: EX_MEM/genblk1[56].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: EX_MEM/genblk1[57].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: EX_MEM/genblk1[58].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: EX_MEM/genblk1[59].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: EX_MEM/genblk1[60].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: EX_MEM/genblk1[61].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: EX_MEM/genblk1[62].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: EX_MEM/genblk1[63].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: EX_MEM/genblk1[64].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: EX_MEM/genblk1[65].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: EX_MEM/genblk1[66].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: EX_MEM/genblk1[67].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: EX_MEM/genblk1[68].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: EX_MEM/genblk1[69].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: EX_MEM/genblk1[70].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: EX_MEM/genblk1[71].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: EX_MEM/genblk1[72].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: EX_MEM/genblk1[73].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: EX_MEM/genblk1[74].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: EX_MEM/genblk1[75].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: EX_MEM/genblk1[76].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: EX_MEM/genblk1[77].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: EX_MEM/genblk1[78].mod2/Q_reg/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: EX_MEM/genblk1[8].mod2/Q_reg/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: EX_MEM/genblk1[8].mod2/Q_reg_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: EX_MEM/genblk1[8].mod2/Q_reg_rep__0/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: EX_MEM/genblk1[8].mod2/Q_reg_rep__1/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: EX_MEM/genblk1[8].mod2/Q_reg_rep__2/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: EX_MEM/genblk1[8].mod2/Q_reg_rep__3/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: EX_MEM/genblk1[8].mod2/Q_reg_rep__4/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: EX_MEM/genblk1[8].mod2/Q_reg_rep__5/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: EX_MEM/genblk1[8].mod2/Q_reg_rep__6/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: EX_MEM/genblk1[9].mod2/Q_reg/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: EX_MEM/genblk1[9].mod2/Q_reg_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: EX_MEM/genblk1[9].mod2/Q_reg_rep__0/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: EX_MEM/genblk1[9].mod2/Q_reg_rep__1/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: EX_MEM/genblk1[9].mod2/Q_reg_rep__2/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: EX_MEM/genblk1[9].mod2/Q_reg_rep__3/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: EX_MEM/genblk1[9].mod2/Q_reg_rep__4/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: EX_MEM/genblk1[9].mod2/Q_reg_rep__5/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: EX_MEM/genblk1[9].mod2/Q_reg_rep__6/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ID_EX/genblk1[159].mod2/Q_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ID_EX/genblk1[160].mod2/Q_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ID_EX/genblk1[28].mod2/Q_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ID_EX/genblk1[29].mod2/Q_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ID_EX/genblk1[30].mod2/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: UART/IN4/output_reset_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: UART/IN5/output_reset_reg/Q (HIGH)

 There are 993 register/latch pins with no clock driven by root clock pin: UART/IN7/output_reset_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod12/data_out_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod12/data_out_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod12/data_out_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod12/data_out_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod12/data_out_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod12/data_out_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod12/data_out_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod12/data_out_reg[6]/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: mod14/genblk1[0].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: mod14/genblk1[10].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: mod14/genblk1[11].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: mod14/genblk1[12].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: mod14/genblk1[13].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: mod14/genblk1[14].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: mod14/genblk1[15].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: mod14/genblk1[16].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: mod14/genblk1[17].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: mod14/genblk1[18].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: mod14/genblk1[19].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: mod14/genblk1[1].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: mod14/genblk1[20].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: mod14/genblk1[21].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: mod14/genblk1[22].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: mod14/genblk1[23].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: mod14/genblk1[24].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: mod14/genblk1[25].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: mod14/genblk1[26].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: mod14/genblk1[27].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: mod14/genblk1[28].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: mod14/genblk1[29].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: mod14/genblk1[2].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: mod14/genblk1[30].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: mod14/genblk1[31].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: mod14/genblk1[3].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: mod14/genblk1[4].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: mod14/genblk1[5].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: mod14/genblk1[6].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: mod14/genblk1[7].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: mod14/genblk1[8].mod2/Q_reg/Q (HIGH)

 There are 1032 register/latch pins with no clock driven by root clock pin: mod14/genblk1[9].mod2/Q_reg/Q (HIGH)

 There are 1601 register/latch pins with no clock driven by root clock pin: slowclk/internal_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5737 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
         NA           NA                     NA                   NA           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


