#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Jan 14 02:18:23 2019
# Process ID: 11140
# Current directory: F:/fpga_data/project/FPGA2/FPGA2.runs/design_1_ws2812_0_0_synth_1
# Command line: vivado.exe -log design_1_ws2812_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_ws2812_0_0.tcl
# Log file: F:/fpga_data/project/FPGA2/FPGA2.runs/design_1_ws2812_0_0_synth_1/design_1_ws2812_0_0.vds
# Journal file: F:/fpga_data/project/FPGA2/FPGA2.runs/design_1_ws2812_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_ws2812_0_0.tcl -notrace
Command: synth_design -top design_1_ws2812_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10512 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 446.668 ; gain = 94.852
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_ws2812_0_0' [f:/fpga_data/project/FPGA2/FPGA2.srcs/sources_1/bd/design_1/ip/design_1_ws2812_0_0/synth/design_1_ws2812_0_0.vhd:83]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter NUMBER_OF_LEDS bound to: 64 - type: integer 
	Parameter CLOCK_FREQ bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'ws2812v1_0' declared at 'f:/fpga_data/project/FPGA2/FPGA2.srcs/sources_1/bd/design_1/ipshared/c9ed/hdl/ws2812_v1_0.vhd:19' bound to instance 'U0' of component 'ws2812v1_0' [f:/fpga_data/project/FPGA2/FPGA2.srcs/sources_1/bd/design_1/ip/design_1_ws2812_0_0/synth/design_1_ws2812_0_0.vhd:152]
INFO: [Synth 8-638] synthesizing module 'ws2812v1_0' [f:/fpga_data/project/FPGA2/FPGA2.srcs/sources_1/bd/design_1/ipshared/c9ed/hdl/ws2812_v1_0.vhd:64]
	Parameter NUMBER_OF_LEDS bound to: 64 - type: integer 
	Parameter CLOCK_FREQ bound to: 100 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter NUMBER_OF_LEDS bound to: 64 - type: integer 
	Parameter CLOCK_FREQ bound to: 100 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ws2812v1_0_S_AXI' declared at 'f:/fpga_data/project/FPGA2/FPGA2.srcs/sources_1/bd/design_1/ipshared/c9ed/hdl/ws2812_v1_0_S_AXI.vhd:8' bound to instance 'ws2812v1_0_S_AXI_inst' of component 'ws2812v1_0_S_AXI' [f:/fpga_data/project/FPGA2/FPGA2.srcs/sources_1/bd/design_1/ipshared/c9ed/hdl/ws2812_v1_0.vhd:103]
INFO: [Synth 8-638] synthesizing module 'ws2812v1_0_S_AXI' [f:/fpga_data/project/FPGA2/FPGA2.srcs/sources_1/bd/design_1/ipshared/c9ed/hdl/ws2812_v1_0_S_AXI.vhd:90]
	Parameter NUMBER_OF_LEDS bound to: 64 - type: integer 
	Parameter CLOCK_FREQ bound to: 100 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ws2812v1_0_S_AXI' (1#1) [f:/fpga_data/project/FPGA2/FPGA2.srcs/sources_1/bd/design_1/ipshared/c9ed/hdl/ws2812_v1_0_S_AXI.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'ws2812v1_0' (2#1) [f:/fpga_data/project/FPGA2/FPGA2.srcs/sources_1/bd/design_1/ipshared/c9ed/hdl/ws2812_v1_0.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'design_1_ws2812_0_0' (3#1) [f:/fpga_data/project/FPGA2/FPGA2.srcs/sources_1/bd/design_1/ip/design_1_ws2812_0_0/synth/design_1_ws2812_0_0.vhd:83]
WARNING: [Synth 8-3331] design ws2812v1_0_S_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design ws2812v1_0_S_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design ws2812v1_0_S_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design ws2812v1_0_S_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design ws2812v1_0_S_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design ws2812v1_0_S_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 502.820 ; gain = 151.004
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 502.820 ; gain = 151.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 502.820 ; gain = 151.004
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 838.824 ; gain = 3.297
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 838.824 ; gain = 487.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 838.824 ; gain = 487.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 838.824 ; gain = 487.008
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "led_ctrl_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'led_ctrl_state_reg' in module 'ws2812v1_0_S_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                st1_idle |                            00001 |                              000
                st2_init |                            00010 |                              001
           st3_write_one |                            00100 |                              011
          st3_write_zero |                            01000 |                              010
            st4_next_led |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'led_ctrl_state_reg' using encoding 'one-hot' in module 'ws2812v1_0_S_AXI'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 838.824 ; gain = 487.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     10 Bit        Muxes := 3     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ws2812v1_0_S_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     10 Bit        Muxes := 3     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_ws2812_0_0 has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_ws2812_0_0 has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_ws2812_0_0 has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_ws2812_0_0 has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_ws2812_0_0 has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_ws2812_0_0 has unconnected port s_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'U0/ws2812v1_0_S_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/ws2812v1_0_S_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/ws2812v1_0_S_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/ws2812v1_0_S_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/ws2812v1_0_S_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/ws2812v1_0_S_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/ws2812v1_0_S_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_ws2812_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ws2812v1_0_S_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_ws2812_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ws2812v1_0_S_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_ws2812_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ws2812v1_0_S_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_ws2812_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ws2812v1_0_S_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_ws2812_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ws2812v1_0_S_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_ws2812_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ws2812v1_0_S_AXI_inst/bit_count_reg[5]) is unused and will be removed from module design_1_ws2812_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 838.824 ; gain = 487.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+--------------------+----------------------------------------+-----------+----------------------+-----------------+
|Module Name         | RTL Object                             | Inference | Size (Depth x Width) | Primitives      | 
+--------------------+----------------------------------------+-----------+----------------------+-----------------+
|design_1_ws2812_0_0 | U0/ws2812v1_0_S_AXI_inst/led_array_reg | Implied   | 64 x 32              | RAM64X1D x 64   | 
+--------------------+----------------------------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 853.434 ; gain = 501.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 853.582 ; gain = 501.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+--------------------+----------------------------------------+-----------+----------------------+-----------------+
|Module Name         | RTL Object                             | Inference | Size (Depth x Width) | Primitives      | 
+--------------------+----------------------------------------+-----------+----------------------+-----------------+
|design_1_ws2812_0_0 | U0/ws2812v1_0_S_AXI_inst/led_array_reg | Implied   | 64 x 32              | RAM64X1D x 64   | 
+--------------------+----------------------------------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'U0/ws2812v1_0_S_AXI_inst/led_count_reg_rep[5]' (FDRE) to 'U0/ws2812v1_0_S_AXI_inst/led_count_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/ws2812v1_0_S_AXI_inst/led_count_reg_rep[4]' (FDRE) to 'U0/ws2812v1_0_S_AXI_inst/led_count_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/ws2812v1_0_S_AXI_inst/led_count_reg_rep[3]' (FDRE) to 'U0/ws2812v1_0_S_AXI_inst/led_count_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/ws2812v1_0_S_AXI_inst/led_count_reg_rep[2]' (FDRE) to 'U0/ws2812v1_0_S_AXI_inst/led_count_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/ws2812v1_0_S_AXI_inst/led_count_reg_rep[1]' (FDRE) to 'U0/ws2812v1_0_S_AXI_inst/led_count_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/ws2812v1_0_S_AXI_inst/led_count_reg_rep[0]' (FDRE) to 'U0/ws2812v1_0_S_AXI_inst/led_count_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/ws2812v1_0_S_AXI_inst/delay_count_reg[9]' (FDRE) to 'U0/ws2812v1_0_S_AXI_inst/delay_count_reg[8]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 873.301 ; gain = 521.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 873.301 ; gain = 521.484
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 873.301 ; gain = 521.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 873.301 ; gain = 521.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 873.301 ; gain = 521.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 873.301 ; gain = 521.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 873.301 ; gain = 521.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     3|
|2     |LUT2     |    15|
|3     |LUT3     |     9|
|4     |LUT4     |     6|
|5     |LUT5     |    12|
|6     |LUT6     |    26|
|7     |MUXF7    |     4|
|8     |MUXF8    |     1|
|9     |RAM64X1D |    64|
|10    |FDRE     |    64|
|11    |FDSE     |    11|
+------+---------+------+

Report Instance Areas: 
+------+--------------------------+-----------------+------+
|      |Instance                  |Module           |Cells |
+------+--------------------------+-----------------+------+
|1     |top                       |                 |   215|
|2     |  U0                      |ws2812v1_0       |   215|
|3     |    ws2812v1_0_S_AXI_inst |ws2812v1_0_S_AXI |   215|
+------+--------------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 873.301 ; gain = 521.484
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 873.301 ; gain = 185.480
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 873.301 ; gain = 521.484
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 69 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 64 instances

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 881.258 ; gain = 540.914
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'F:/fpga_data/project/FPGA2/FPGA2.runs/design_1_ws2812_0_0_synth_1/design_1_ws2812_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP f:/fpga_data/project/FPGA2/FPGA2.srcs/sources_1/bd/design_1/ip/design_1_ws2812_0_0/design_1_ws2812_0_0.xci
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'F:/fpga_data/project/FPGA2/FPGA2.runs/design_1_ws2812_0_0_synth_1/design_1_ws2812_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_ws2812_0_0_utilization_synth.rpt -pb design_1_ws2812_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 881.258 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jan 14 02:19:01 2019...
