<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="159" />
   <irq preferredWidth="34" />
   <name preferredWidth="223" />
   <inputclock preferredWidth="157" />
  </columns>
 </systemtable>
 <library expandedCategories="Project,Library" />
 <window width="1853" height="1048" x="67" y="32" />
 <hdlexample language="VERILOG" />
 <clocktable>
  <columns>
   <clockname preferredWidth="360" />
   <clocksource preferredWidth="360" />
   <frequency preferredWidth="340" />
  </columns>
 </clocktable>
 <generation block_symbol_file="0" path="_PROJECT_NAME_/" />
</preferences>
