ARM GAS  /tmp/ccmsn3sY.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32c0xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/stm32c0xx_hal_msp.c"
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_MspInit
  21              		.syntax unified
  22              		.code	16
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB358:
   1:Core/Src/stm32c0xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32c0xx_hal_msp.c **** /**
   3:Core/Src/stm32c0xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32c0xx_hal_msp.c ****   * @file         stm32c0xx_hal_msp.c
   5:Core/Src/stm32c0xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32c0xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32c0xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32c0xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32c0xx_hal_msp.c ****   *
  10:Core/Src/stm32c0xx_hal_msp.c ****   * Copyright (c) 2026 STMicroelectronics.
  11:Core/Src/stm32c0xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32c0xx_hal_msp.c ****   *
  13:Core/Src/stm32c0xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32c0xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32c0xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32c0xx_hal_msp.c ****   *
  17:Core/Src/stm32c0xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32c0xx_hal_msp.c ****   */
  19:Core/Src/stm32c0xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32c0xx_hal_msp.c **** 
  21:Core/Src/stm32c0xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32c0xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32c0xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32c0xx_hal_msp.c **** 
  25:Core/Src/stm32c0xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32c0xx_hal_msp.c **** 
  27:Core/Src/stm32c0xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32c0xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32c0xx_hal_msp.c **** 
  30:Core/Src/stm32c0xx_hal_msp.c **** /* USER CODE END TD */
  31:Core/Src/stm32c0xx_hal_msp.c **** 
  32:Core/Src/stm32c0xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  /tmp/ccmsn3sY.s 			page 2


  33:Core/Src/stm32c0xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32c0xx_hal_msp.c **** 
  35:Core/Src/stm32c0xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32c0xx_hal_msp.c **** 
  37:Core/Src/stm32c0xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32c0xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32c0xx_hal_msp.c **** 
  40:Core/Src/stm32c0xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32c0xx_hal_msp.c **** 
  42:Core/Src/stm32c0xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32c0xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32c0xx_hal_msp.c **** 
  45:Core/Src/stm32c0xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32c0xx_hal_msp.c **** 
  47:Core/Src/stm32c0xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32c0xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32c0xx_hal_msp.c **** 
  50:Core/Src/stm32c0xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32c0xx_hal_msp.c **** 
  52:Core/Src/stm32c0xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32c0xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32c0xx_hal_msp.c **** 
  55:Core/Src/stm32c0xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32c0xx_hal_msp.c **** 
  57:Core/Src/stm32c0xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32c0xx_hal_msp.c **** 
  59:Core/Src/stm32c0xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32c0xx_hal_msp.c **** 
  61:Core/Src/stm32c0xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  62:Core/Src/stm32c0xx_hal_msp.c ****                                         /**
  63:Core/Src/stm32c0xx_hal_msp.c ****   * Initializes the Global MSP.
  64:Core/Src/stm32c0xx_hal_msp.c ****   */
  65:Core/Src/stm32c0xx_hal_msp.c **** void HAL_MspInit(void)
  66:Core/Src/stm32c0xx_hal_msp.c **** {
  27              		.loc 1 66 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  67:Core/Src/stm32c0xx_hal_msp.c **** 
  68:Core/Src/stm32c0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  69:Core/Src/stm32c0xx_hal_msp.c **** 
  70:Core/Src/stm32c0xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  71:Core/Src/stm32c0xx_hal_msp.c **** 
  72:Core/Src/stm32c0xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  35              		.loc 1 72 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 72 3 view .LVU2
  38              		.loc 1 72 3 view .LVU3
  39 0002 0A4B     		ldr	r3, .L2
  40 0004 196C     		ldr	r1, [r3, #64]
  41 0006 0122     		movs	r2, #1
  42 0008 1143     		orrs	r1, r2
  43 000a 1964     		str	r1, [r3, #64]
ARM GAS  /tmp/ccmsn3sY.s 			page 3


  44              		.loc 1 72 3 view .LVU4
  45 000c 196C     		ldr	r1, [r3, #64]
  46 000e 0A40     		ands	r2, r1
  47 0010 0092     		str	r2, [sp]
  48              		.loc 1 72 3 view .LVU5
  49 0012 009A     		ldr	r2, [sp]
  50              	.LBE2:
  51              		.loc 1 72 3 view .LVU6
  73:Core/Src/stm32c0xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  52              		.loc 1 73 3 view .LVU7
  53              	.LBB3:
  54              		.loc 1 73 3 view .LVU8
  55              		.loc 1 73 3 view .LVU9
  56 0014 DA6B     		ldr	r2, [r3, #60]
  57 0016 8021     		movs	r1, #128
  58 0018 4905     		lsls	r1, r1, #21
  59 001a 0A43     		orrs	r2, r1
  60 001c DA63     		str	r2, [r3, #60]
  61              		.loc 1 73 3 view .LVU10
  62 001e DB6B     		ldr	r3, [r3, #60]
  63 0020 0B40     		ands	r3, r1
  64 0022 0193     		str	r3, [sp, #4]
  65              		.loc 1 73 3 view .LVU11
  66 0024 019B     		ldr	r3, [sp, #4]
  67              	.LBE3:
  68              		.loc 1 73 3 view .LVU12
  74:Core/Src/stm32c0xx_hal_msp.c **** 
  75:Core/Src/stm32c0xx_hal_msp.c ****   /* System interrupt init*/
  76:Core/Src/stm32c0xx_hal_msp.c **** 
  77:Core/Src/stm32c0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  78:Core/Src/stm32c0xx_hal_msp.c **** 
  79:Core/Src/stm32c0xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  80:Core/Src/stm32c0xx_hal_msp.c **** }
  69              		.loc 1 80 1 is_stmt 0 view .LVU13
  70 0026 02B0     		add	sp, sp, #8
  71              		@ sp needed
  72 0028 7047     		bx	lr
  73              	.L3:
  74 002a C046     		.align	2
  75              	.L2:
  76 002c 00100240 		.word	1073876992
  77              		.cfi_endproc
  78              	.LFE358:
  80              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  81              		.align	1
  82              		.global	HAL_ADC_MspInit
  83              		.syntax unified
  84              		.code	16
  85              		.thumb_func
  87              	HAL_ADC_MspInit:
  88              	.LVL0:
  89              	.LFB359:
  81:Core/Src/stm32c0xx_hal_msp.c **** 
  82:Core/Src/stm32c0xx_hal_msp.c **** /**
  83:Core/Src/stm32c0xx_hal_msp.c ****   * @brief ADC MSP Initialization
  84:Core/Src/stm32c0xx_hal_msp.c ****   * This function configures the hardware resources used in this example
  85:Core/Src/stm32c0xx_hal_msp.c ****   * @param hadc: ADC handle pointer
ARM GAS  /tmp/ccmsn3sY.s 			page 4


  86:Core/Src/stm32c0xx_hal_msp.c ****   * @retval None
  87:Core/Src/stm32c0xx_hal_msp.c ****   */
  88:Core/Src/stm32c0xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  89:Core/Src/stm32c0xx_hal_msp.c **** {
  90              		.loc 1 89 1 is_stmt 1 view -0
  91              		.cfi_startproc
  92              		@ args = 0, pretend = 0, frame = 64
  93              		@ frame_needed = 0, uses_anonymous_args = 0
  94              		.loc 1 89 1 is_stmt 0 view .LVU15
  95 0000 70B5     		push	{r4, r5, r6, lr}
  96              	.LCFI1:
  97              		.cfi_def_cfa_offset 16
  98              		.cfi_offset 4, -16
  99              		.cfi_offset 5, -12
 100              		.cfi_offset 6, -8
 101              		.cfi_offset 14, -4
 102 0002 90B0     		sub	sp, sp, #64
 103              	.LCFI2:
 104              		.cfi_def_cfa_offset 80
 105 0004 0400     		movs	r4, r0
  90:Core/Src/stm32c0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 106              		.loc 1 90 3 is_stmt 1 view .LVU16
 107              		.loc 1 90 20 is_stmt 0 view .LVU17
 108 0006 1422     		movs	r2, #20
 109 0008 0021     		movs	r1, #0
 110 000a 0BA8     		add	r0, sp, #44
 111              	.LVL1:
 112              		.loc 1 90 20 view .LVU18
 113 000c FFF7FEFF 		bl	memset
 114              	.LVL2:
  91:Core/Src/stm32c0xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 115              		.loc 1 91 3 is_stmt 1 view .LVU19
 116              		.loc 1 91 28 is_stmt 0 view .LVU20
 117 0010 2022     		movs	r2, #32
 118 0012 0021     		movs	r1, #0
 119 0014 03A8     		add	r0, sp, #12
 120 0016 FFF7FEFF 		bl	memset
 121              	.LVL3:
  92:Core/Src/stm32c0xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 122              		.loc 1 92 3 is_stmt 1 view .LVU21
 123              		.loc 1 92 10 is_stmt 0 view .LVU22
 124 001a 2268     		ldr	r2, [r4]
 125              		.loc 1 92 5 view .LVU23
 126 001c 1E4B     		ldr	r3, .L9
 127 001e 9A42     		cmp	r2, r3
 128 0020 01D0     		beq	.L7
 129              	.LVL4:
 130              	.L4:
  93:Core/Src/stm32c0xx_hal_msp.c ****   {
  94:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE BEGIN ADC1_MspInit 0 */
  95:Core/Src/stm32c0xx_hal_msp.c **** 
  96:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE END ADC1_MspInit 0 */
  97:Core/Src/stm32c0xx_hal_msp.c **** 
  98:Core/Src/stm32c0xx_hal_msp.c ****   /** Initializes the peripherals clocks
  99:Core/Src/stm32c0xx_hal_msp.c ****   */
 100:Core/Src/stm32c0xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 101:Core/Src/stm32c0xx_hal_msp.c ****     PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
ARM GAS  /tmp/ccmsn3sY.s 			page 5


 102:Core/Src/stm32c0xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 103:Core/Src/stm32c0xx_hal_msp.c ****     {
 104:Core/Src/stm32c0xx_hal_msp.c ****       Error_Handler();
 105:Core/Src/stm32c0xx_hal_msp.c ****     }
 106:Core/Src/stm32c0xx_hal_msp.c **** 
 107:Core/Src/stm32c0xx_hal_msp.c ****     /* Peripheral clock enable */
 108:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_ADC_CLK_ENABLE();
 109:Core/Src/stm32c0xx_hal_msp.c **** 
 110:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 111:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 112:Core/Src/stm32c0xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 113:Core/Src/stm32c0xx_hal_msp.c ****     PA4     ------> ADC1_IN4
 114:Core/Src/stm32c0xx_hal_msp.c ****     PA5     ------> ADC1_IN5
 115:Core/Src/stm32c0xx_hal_msp.c ****     PA7     ------> ADC1_IN7
 116:Core/Src/stm32c0xx_hal_msp.c ****     PB1     ------> ADC1_IN18
 117:Core/Src/stm32c0xx_hal_msp.c ****     PB2     ------> ADC1_IN19
 118:Core/Src/stm32c0xx_hal_msp.c ****     */
 119:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
 120:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 121:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 122:Core/Src/stm32c0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 123:Core/Src/stm32c0xx_hal_msp.c **** 
 124:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 125:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 126:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 127:Core/Src/stm32c0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 128:Core/Src/stm32c0xx_hal_msp.c **** 
 129:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE BEGIN ADC1_MspInit 1 */
 130:Core/Src/stm32c0xx_hal_msp.c **** 
 131:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE END ADC1_MspInit 1 */
 132:Core/Src/stm32c0xx_hal_msp.c **** 
 133:Core/Src/stm32c0xx_hal_msp.c ****   }
 134:Core/Src/stm32c0xx_hal_msp.c **** 
 135:Core/Src/stm32c0xx_hal_msp.c **** }
 131              		.loc 1 135 1 view .LVU24
 132 0022 10B0     		add	sp, sp, #64
 133              		@ sp needed
 134 0024 70BD     		pop	{r4, r5, r6, pc}
 135              	.LVL5:
 136              	.L7:
 100:Core/Src/stm32c0xx_hal_msp.c ****     PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 137              		.loc 1 100 5 is_stmt 1 view .LVU25
 100:Core/Src/stm32c0xx_hal_msp.c ****     PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 138              		.loc 1 100 40 is_stmt 0 view .LVU26
 139 0026 2023     		movs	r3, #32
 140 0028 0393     		str	r3, [sp, #12]
 101:Core/Src/stm32c0xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 141              		.loc 1 101 5 is_stmt 1 view .LVU27
 102:Core/Src/stm32c0xx_hal_msp.c ****     {
 142              		.loc 1 102 5 view .LVU28
 102:Core/Src/stm32c0xx_hal_msp.c ****     {
 143              		.loc 1 102 9 is_stmt 0 view .LVU29
 144 002a 03A8     		add	r0, sp, #12
 145 002c FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 146              	.LVL6:
 102:Core/Src/stm32c0xx_hal_msp.c ****     {
 147              		.loc 1 102 8 discriminator 1 view .LVU30
ARM GAS  /tmp/ccmsn3sY.s 			page 6


 148 0030 0028     		cmp	r0, #0
 149 0032 2ED1     		bne	.L8
 150              	.L6:
 108:Core/Src/stm32c0xx_hal_msp.c **** 
 151              		.loc 1 108 5 is_stmt 1 view .LVU31
 152              	.LBB4:
 108:Core/Src/stm32c0xx_hal_msp.c **** 
 153              		.loc 1 108 5 view .LVU32
 108:Core/Src/stm32c0xx_hal_msp.c **** 
 154              		.loc 1 108 5 view .LVU33
 155 0034 194B     		ldr	r3, .L9+4
 156 0036 1A6C     		ldr	r2, [r3, #64]
 157 0038 8021     		movs	r1, #128
 158 003a 4903     		lsls	r1, r1, #13
 159 003c 0A43     		orrs	r2, r1
 160 003e 1A64     		str	r2, [r3, #64]
 108:Core/Src/stm32c0xx_hal_msp.c **** 
 161              		.loc 1 108 5 view .LVU34
 162 0040 1A6C     		ldr	r2, [r3, #64]
 163 0042 0A40     		ands	r2, r1
 164 0044 0092     		str	r2, [sp]
 108:Core/Src/stm32c0xx_hal_msp.c **** 
 165              		.loc 1 108 5 view .LVU35
 166 0046 009A     		ldr	r2, [sp]
 167              	.LBE4:
 108:Core/Src/stm32c0xx_hal_msp.c **** 
 168              		.loc 1 108 5 view .LVU36
 110:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 169              		.loc 1 110 5 view .LVU37
 170              	.LBB5:
 110:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 171              		.loc 1 110 5 view .LVU38
 110:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 172              		.loc 1 110 5 view .LVU39
 173 0048 596B     		ldr	r1, [r3, #52]
 174 004a 0122     		movs	r2, #1
 175 004c 1143     		orrs	r1, r2
 176 004e 5963     		str	r1, [r3, #52]
 110:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 177              		.loc 1 110 5 view .LVU40
 178 0050 596B     		ldr	r1, [r3, #52]
 179 0052 0A40     		ands	r2, r1
 180 0054 0192     		str	r2, [sp, #4]
 110:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 181              		.loc 1 110 5 view .LVU41
 182 0056 019A     		ldr	r2, [sp, #4]
 183              	.LBE5:
 110:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 184              		.loc 1 110 5 view .LVU42
 111:Core/Src/stm32c0xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 185              		.loc 1 111 5 view .LVU43
 186              	.LBB6:
 111:Core/Src/stm32c0xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 187              		.loc 1 111 5 view .LVU44
 111:Core/Src/stm32c0xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 188              		.loc 1 111 5 view .LVU45
 189 0058 596B     		ldr	r1, [r3, #52]
ARM GAS  /tmp/ccmsn3sY.s 			page 7


 190 005a 0222     		movs	r2, #2
 191 005c 1143     		orrs	r1, r2
 192 005e 5963     		str	r1, [r3, #52]
 111:Core/Src/stm32c0xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 193              		.loc 1 111 5 view .LVU46
 194 0060 5B6B     		ldr	r3, [r3, #52]
 195 0062 1A40     		ands	r2, r3
 196 0064 0292     		str	r2, [sp, #8]
 111:Core/Src/stm32c0xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 197              		.loc 1 111 5 view .LVU47
 198 0066 029B     		ldr	r3, [sp, #8]
 199              	.LBE6:
 111:Core/Src/stm32c0xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 200              		.loc 1 111 5 view .LVU48
 119:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 201              		.loc 1 119 5 view .LVU49
 119:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 202              		.loc 1 119 25 is_stmt 0 view .LVU50
 203 0068 0BAC     		add	r4, sp, #44
 204              	.LVL7:
 119:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 205              		.loc 1 119 25 view .LVU51
 206 006a B023     		movs	r3, #176
 207 006c 0B93     		str	r3, [sp, #44]
 120:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 208              		.loc 1 120 5 is_stmt 1 view .LVU52
 120:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 209              		.loc 1 120 26 is_stmt 0 view .LVU53
 210 006e 0326     		movs	r6, #3
 211 0070 0C96     		str	r6, [sp, #48]
 121:Core/Src/stm32c0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 212              		.loc 1 121 5 is_stmt 1 view .LVU54
 121:Core/Src/stm32c0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 213              		.loc 1 121 26 is_stmt 0 view .LVU55
 214 0072 0025     		movs	r5, #0
 215 0074 0D95     		str	r5, [sp, #52]
 122:Core/Src/stm32c0xx_hal_msp.c **** 
 216              		.loc 1 122 5 is_stmt 1 view .LVU56
 217 0076 A020     		movs	r0, #160
 218 0078 2100     		movs	r1, r4
 219 007a C005     		lsls	r0, r0, #23
 220 007c FFF7FEFF 		bl	HAL_GPIO_Init
 221              	.LVL8:
 124:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 222              		.loc 1 124 5 view .LVU57
 124:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 223              		.loc 1 124 25 is_stmt 0 view .LVU58
 224 0080 0623     		movs	r3, #6
 225 0082 0B93     		str	r3, [sp, #44]
 125:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 226              		.loc 1 125 5 is_stmt 1 view .LVU59
 125:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 227              		.loc 1 125 26 is_stmt 0 view .LVU60
 228 0084 0C96     		str	r6, [sp, #48]
 126:Core/Src/stm32c0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 229              		.loc 1 126 5 is_stmt 1 view .LVU61
 126:Core/Src/stm32c0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
ARM GAS  /tmp/ccmsn3sY.s 			page 8


 230              		.loc 1 126 26 is_stmt 0 view .LVU62
 231 0086 0D95     		str	r5, [sp, #52]
 127:Core/Src/stm32c0xx_hal_msp.c **** 
 232              		.loc 1 127 5 is_stmt 1 view .LVU63
 233 0088 2100     		movs	r1, r4
 234 008a 0548     		ldr	r0, .L9+8
 235 008c FFF7FEFF 		bl	HAL_GPIO_Init
 236              	.LVL9:
 237              		.loc 1 135 1 is_stmt 0 view .LVU64
 238 0090 C7E7     		b	.L4
 239              	.LVL10:
 240              	.L8:
 104:Core/Src/stm32c0xx_hal_msp.c ****     }
 241              		.loc 1 104 7 is_stmt 1 view .LVU65
 242 0092 FFF7FEFF 		bl	Error_Handler
 243              	.LVL11:
 244 0096 CDE7     		b	.L6
 245              	.L10:
 246              		.align	2
 247              	.L9:
 248 0098 00240140 		.word	1073816576
 249 009c 00100240 		.word	1073876992
 250 00a0 00040050 		.word	1342178304
 251              		.cfi_endproc
 252              	.LFE359:
 254              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 255              		.align	1
 256              		.global	HAL_ADC_MspDeInit
 257              		.syntax unified
 258              		.code	16
 259              		.thumb_func
 261              	HAL_ADC_MspDeInit:
 262              	.LVL12:
 263              	.LFB360:
 136:Core/Src/stm32c0xx_hal_msp.c **** 
 137:Core/Src/stm32c0xx_hal_msp.c **** /**
 138:Core/Src/stm32c0xx_hal_msp.c ****   * @brief ADC MSP De-Initialization
 139:Core/Src/stm32c0xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 140:Core/Src/stm32c0xx_hal_msp.c ****   * @param hadc: ADC handle pointer
 141:Core/Src/stm32c0xx_hal_msp.c ****   * @retval None
 142:Core/Src/stm32c0xx_hal_msp.c ****   */
 143:Core/Src/stm32c0xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 144:Core/Src/stm32c0xx_hal_msp.c **** {
 264              		.loc 1 144 1 view -0
 265              		.cfi_startproc
 266              		@ args = 0, pretend = 0, frame = 0
 267              		@ frame_needed = 0, uses_anonymous_args = 0
 268              		.loc 1 144 1 is_stmt 0 view .LVU67
 269 0000 10B5     		push	{r4, lr}
 270              	.LCFI3:
 271              		.cfi_def_cfa_offset 8
 272              		.cfi_offset 4, -8
 273              		.cfi_offset 14, -4
 145:Core/Src/stm32c0xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 274              		.loc 1 145 3 is_stmt 1 view .LVU68
 275              		.loc 1 145 10 is_stmt 0 view .LVU69
 276 0002 0268     		ldr	r2, [r0]
ARM GAS  /tmp/ccmsn3sY.s 			page 9


 277              		.loc 1 145 5 view .LVU70
 278 0004 094B     		ldr	r3, .L14
 279 0006 9A42     		cmp	r2, r3
 280 0008 00D0     		beq	.L13
 281              	.LVL13:
 282              	.L11:
 146:Core/Src/stm32c0xx_hal_msp.c ****   {
 147:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE BEGIN ADC1_MspDeInit 0 */
 148:Core/Src/stm32c0xx_hal_msp.c **** 
 149:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE END ADC1_MspDeInit 0 */
 150:Core/Src/stm32c0xx_hal_msp.c ****     /* Peripheral clock disable */
 151:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_ADC_CLK_DISABLE();
 152:Core/Src/stm32c0xx_hal_msp.c **** 
 153:Core/Src/stm32c0xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 154:Core/Src/stm32c0xx_hal_msp.c ****     PA4     ------> ADC1_IN4
 155:Core/Src/stm32c0xx_hal_msp.c ****     PA5     ------> ADC1_IN5
 156:Core/Src/stm32c0xx_hal_msp.c ****     PA7     ------> ADC1_IN7
 157:Core/Src/stm32c0xx_hal_msp.c ****     PB1     ------> ADC1_IN18
 158:Core/Src/stm32c0xx_hal_msp.c ****     PB2     ------> ADC1_IN19
 159:Core/Src/stm32c0xx_hal_msp.c ****     */
 160:Core/Src/stm32c0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7);
 161:Core/Src/stm32c0xx_hal_msp.c **** 
 162:Core/Src/stm32c0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_1|GPIO_PIN_2);
 163:Core/Src/stm32c0xx_hal_msp.c **** 
 164:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE BEGIN ADC1_MspDeInit 1 */
 165:Core/Src/stm32c0xx_hal_msp.c **** 
 166:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE END ADC1_MspDeInit 1 */
 167:Core/Src/stm32c0xx_hal_msp.c ****   }
 168:Core/Src/stm32c0xx_hal_msp.c **** 
 169:Core/Src/stm32c0xx_hal_msp.c **** }
 283              		.loc 1 169 1 view .LVU71
 284              		@ sp needed
 285 000a 10BD     		pop	{r4, pc}
 286              	.LVL14:
 287              	.L13:
 151:Core/Src/stm32c0xx_hal_msp.c **** 
 288              		.loc 1 151 5 is_stmt 1 view .LVU72
 289 000c 084A     		ldr	r2, .L14+4
 290 000e 136C     		ldr	r3, [r2, #64]
 291 0010 0849     		ldr	r1, .L14+8
 292 0012 0B40     		ands	r3, r1
 293 0014 1364     		str	r3, [r2, #64]
 160:Core/Src/stm32c0xx_hal_msp.c **** 
 294              		.loc 1 160 5 view .LVU73
 295 0016 A020     		movs	r0, #160
 296              	.LVL15:
 160:Core/Src/stm32c0xx_hal_msp.c **** 
 297              		.loc 1 160 5 is_stmt 0 view .LVU74
 298 0018 B021     		movs	r1, #176
 299 001a C005     		lsls	r0, r0, #23
 300 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 301              	.LVL16:
 162:Core/Src/stm32c0xx_hal_msp.c **** 
 302              		.loc 1 162 5 is_stmt 1 view .LVU75
 303 0020 0621     		movs	r1, #6
 304 0022 0548     		ldr	r0, .L14+12
 305 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
ARM GAS  /tmp/ccmsn3sY.s 			page 10


 306              	.LVL17:
 307              		.loc 1 169 1 is_stmt 0 view .LVU76
 308 0028 EFE7     		b	.L11
 309              	.L15:
 310 002a C046     		.align	2
 311              	.L14:
 312 002c 00240140 		.word	1073816576
 313 0030 00100240 		.word	1073876992
 314 0034 FFFFEFFF 		.word	-1048577
 315 0038 00040050 		.word	1342178304
 316              		.cfi_endproc
 317              	.LFE360:
 319              		.section	.text.HAL_FDCAN_MspInit,"ax",%progbits
 320              		.align	1
 321              		.global	HAL_FDCAN_MspInit
 322              		.syntax unified
 323              		.code	16
 324              		.thumb_func
 326              	HAL_FDCAN_MspInit:
 327              	.LVL18:
 328              	.LFB361:
 170:Core/Src/stm32c0xx_hal_msp.c **** 
 171:Core/Src/stm32c0xx_hal_msp.c **** /**
 172:Core/Src/stm32c0xx_hal_msp.c ****   * @brief FDCAN MSP Initialization
 173:Core/Src/stm32c0xx_hal_msp.c ****   * This function configures the hardware resources used in this example
 174:Core/Src/stm32c0xx_hal_msp.c ****   * @param hfdcan: FDCAN handle pointer
 175:Core/Src/stm32c0xx_hal_msp.c ****   * @retval None
 176:Core/Src/stm32c0xx_hal_msp.c ****   */
 177:Core/Src/stm32c0xx_hal_msp.c **** void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
 178:Core/Src/stm32c0xx_hal_msp.c **** {
 329              		.loc 1 178 1 is_stmt 1 view -0
 330              		.cfi_startproc
 331              		@ args = 0, pretend = 0, frame = 64
 332              		@ frame_needed = 0, uses_anonymous_args = 0
 333              		.loc 1 178 1 is_stmt 0 view .LVU78
 334 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 335              	.LCFI4:
 336              		.cfi_def_cfa_offset 20
 337              		.cfi_offset 4, -20
 338              		.cfi_offset 5, -16
 339              		.cfi_offset 6, -12
 340              		.cfi_offset 7, -8
 341              		.cfi_offset 14, -4
 342 0002 91B0     		sub	sp, sp, #68
 343              	.LCFI5:
 344              		.cfi_def_cfa_offset 88
 345 0004 0400     		movs	r4, r0
 179:Core/Src/stm32c0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 346              		.loc 1 179 3 is_stmt 1 view .LVU79
 347              		.loc 1 179 20 is_stmt 0 view .LVU80
 348 0006 1422     		movs	r2, #20
 349 0008 0021     		movs	r1, #0
 350 000a 0BA8     		add	r0, sp, #44
 351              	.LVL19:
 352              		.loc 1 179 20 view .LVU81
 353 000c FFF7FEFF 		bl	memset
 354              	.LVL20:
ARM GAS  /tmp/ccmsn3sY.s 			page 11


 180:Core/Src/stm32c0xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 355              		.loc 1 180 3 is_stmt 1 view .LVU82
 356              		.loc 1 180 28 is_stmt 0 view .LVU83
 357 0010 2022     		movs	r2, #32
 358 0012 0021     		movs	r1, #0
 359 0014 03A8     		add	r0, sp, #12
 360 0016 FFF7FEFF 		bl	memset
 361              	.LVL21:
 181:Core/Src/stm32c0xx_hal_msp.c ****   if(hfdcan->Instance==FDCAN1)
 362              		.loc 1 181 3 is_stmt 1 view .LVU84
 363              		.loc 1 181 12 is_stmt 0 view .LVU85
 364 001a 2268     		ldr	r2, [r4]
 365              		.loc 1 181 5 view .LVU86
 366 001c 214B     		ldr	r3, .L21
 367 001e 9A42     		cmp	r2, r3
 368 0020 01D0     		beq	.L19
 369              	.LVL22:
 370              	.L16:
 182:Core/Src/stm32c0xx_hal_msp.c ****   {
 183:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE BEGIN FDCAN1_MspInit 0 */
 184:Core/Src/stm32c0xx_hal_msp.c **** 
 185:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE END FDCAN1_MspInit 0 */
 186:Core/Src/stm32c0xx_hal_msp.c **** 
 187:Core/Src/stm32c0xx_hal_msp.c ****   /** Initializes the peripherals clocks
 188:Core/Src/stm32c0xx_hal_msp.c ****   */
 189:Core/Src/stm32c0xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN1;
 190:Core/Src/stm32c0xx_hal_msp.c ****     PeriphClkInit.Fdcan1ClockSelection = RCC_FDCAN1CLKSOURCE_HSIKER;
 191:Core/Src/stm32c0xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 192:Core/Src/stm32c0xx_hal_msp.c ****     {
 193:Core/Src/stm32c0xx_hal_msp.c ****       Error_Handler();
 194:Core/Src/stm32c0xx_hal_msp.c ****     }
 195:Core/Src/stm32c0xx_hal_msp.c **** 
 196:Core/Src/stm32c0xx_hal_msp.c ****     /* Peripheral clock enable */
 197:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_FDCAN1_CLK_ENABLE();
 198:Core/Src/stm32c0xx_hal_msp.c **** 
 199:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 200:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 201:Core/Src/stm32c0xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 202:Core/Src/stm32c0xx_hal_msp.c ****     PA12 [PA10]     ------> FDCAN1_TX
 203:Core/Src/stm32c0xx_hal_msp.c ****     PB5     ------> FDCAN1_RX
 204:Core/Src/stm32c0xx_hal_msp.c ****     */
 205:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12;
 206:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 207:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 208:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 209:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_FDCAN1;
 210:Core/Src/stm32c0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 211:Core/Src/stm32c0xx_hal_msp.c **** 
 212:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5;
 213:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 214:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 215:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 216:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_FDCAN1;
 217:Core/Src/stm32c0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 218:Core/Src/stm32c0xx_hal_msp.c **** 
 219:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE BEGIN FDCAN1_MspInit 1 */
 220:Core/Src/stm32c0xx_hal_msp.c **** 
ARM GAS  /tmp/ccmsn3sY.s 			page 12


 221:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE END FDCAN1_MspInit 1 */
 222:Core/Src/stm32c0xx_hal_msp.c **** 
 223:Core/Src/stm32c0xx_hal_msp.c ****   }
 224:Core/Src/stm32c0xx_hal_msp.c **** 
 225:Core/Src/stm32c0xx_hal_msp.c **** }
 371              		.loc 1 225 1 view .LVU87
 372 0022 11B0     		add	sp, sp, #68
 373              		@ sp needed
 374 0024 F0BD     		pop	{r4, r5, r6, r7, pc}
 375              	.LVL23:
 376              	.L19:
 189:Core/Src/stm32c0xx_hal_msp.c ****     PeriphClkInit.Fdcan1ClockSelection = RCC_FDCAN1CLKSOURCE_HSIKER;
 377              		.loc 1 189 5 is_stmt 1 view .LVU88
 189:Core/Src/stm32c0xx_hal_msp.c ****     PeriphClkInit.Fdcan1ClockSelection = RCC_FDCAN1CLKSOURCE_HSIKER;
 378              		.loc 1 189 40 is_stmt 0 view .LVU89
 379 0026 03A8     		add	r0, sp, #12
 380 0028 1023     		movs	r3, #16
 381 002a 0393     		str	r3, [sp, #12]
 190:Core/Src/stm32c0xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 382              		.loc 1 190 5 is_stmt 1 view .LVU90
 190:Core/Src/stm32c0xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 383              		.loc 1 190 40 is_stmt 0 view .LVU91
 384 002c F033     		adds	r3, r3, #240
 385 002e 4361     		str	r3, [r0, #20]
 191:Core/Src/stm32c0xx_hal_msp.c ****     {
 386              		.loc 1 191 5 is_stmt 1 view .LVU92
 191:Core/Src/stm32c0xx_hal_msp.c ****     {
 387              		.loc 1 191 9 is_stmt 0 view .LVU93
 388 0030 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 389              	.LVL24:
 191:Core/Src/stm32c0xx_hal_msp.c ****     {
 390              		.loc 1 191 8 discriminator 1 view .LVU94
 391 0034 0028     		cmp	r0, #0
 392 0036 31D1     		bne	.L20
 393              	.L18:
 197:Core/Src/stm32c0xx_hal_msp.c **** 
 394              		.loc 1 197 5 is_stmt 1 view .LVU95
 395              	.LBB7:
 197:Core/Src/stm32c0xx_hal_msp.c **** 
 396              		.loc 1 197 5 view .LVU96
 197:Core/Src/stm32c0xx_hal_msp.c **** 
 397              		.loc 1 197 5 view .LVU97
 398 0038 1B4B     		ldr	r3, .L21+4
 399 003a DA6B     		ldr	r2, [r3, #60]
 400 003c 8021     		movs	r1, #128
 401 003e 4901     		lsls	r1, r1, #5
 402 0040 0A43     		orrs	r2, r1
 403 0042 DA63     		str	r2, [r3, #60]
 197:Core/Src/stm32c0xx_hal_msp.c **** 
 404              		.loc 1 197 5 view .LVU98
 405 0044 DA6B     		ldr	r2, [r3, #60]
 406 0046 0A40     		ands	r2, r1
 407 0048 0092     		str	r2, [sp]
 197:Core/Src/stm32c0xx_hal_msp.c **** 
 408              		.loc 1 197 5 view .LVU99
 409 004a 009A     		ldr	r2, [sp]
 410              	.LBE7:
ARM GAS  /tmp/ccmsn3sY.s 			page 13


 197:Core/Src/stm32c0xx_hal_msp.c **** 
 411              		.loc 1 197 5 view .LVU100
 199:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 412              		.loc 1 199 5 view .LVU101
 413              	.LBB8:
 199:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 414              		.loc 1 199 5 view .LVU102
 199:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 415              		.loc 1 199 5 view .LVU103
 416 004c 586B     		ldr	r0, [r3, #52]
 417 004e 0122     		movs	r2, #1
 418 0050 1043     		orrs	r0, r2
 419 0052 5863     		str	r0, [r3, #52]
 199:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 420              		.loc 1 199 5 view .LVU104
 421 0054 586B     		ldr	r0, [r3, #52]
 422 0056 0240     		ands	r2, r0
 423 0058 0192     		str	r2, [sp, #4]
 199:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 424              		.loc 1 199 5 view .LVU105
 425 005a 019A     		ldr	r2, [sp, #4]
 426              	.LBE8:
 199:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 427              		.loc 1 199 5 view .LVU106
 200:Core/Src/stm32c0xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 428              		.loc 1 200 5 view .LVU107
 429              	.LBB9:
 200:Core/Src/stm32c0xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 430              		.loc 1 200 5 view .LVU108
 200:Core/Src/stm32c0xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 431              		.loc 1 200 5 view .LVU109
 432 005c 5A6B     		ldr	r2, [r3, #52]
 433 005e 0226     		movs	r6, #2
 434 0060 3243     		orrs	r2, r6
 435 0062 5A63     		str	r2, [r3, #52]
 200:Core/Src/stm32c0xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 436              		.loc 1 200 5 view .LVU110
 437 0064 5B6B     		ldr	r3, [r3, #52]
 438 0066 3340     		ands	r3, r6
 439 0068 0293     		str	r3, [sp, #8]
 200:Core/Src/stm32c0xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 440              		.loc 1 200 5 view .LVU111
 441 006a 029B     		ldr	r3, [sp, #8]
 442              	.LBE9:
 200:Core/Src/stm32c0xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 443              		.loc 1 200 5 view .LVU112
 205:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 444              		.loc 1 205 5 view .LVU113
 205:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 445              		.loc 1 205 25 is_stmt 0 view .LVU114
 446 006c 0BAC     		add	r4, sp, #44
 447              	.LVL25:
 205:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 448              		.loc 1 205 25 view .LVU115
 449 006e 0B91     		str	r1, [sp, #44]
 206:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 450              		.loc 1 206 5 is_stmt 1 view .LVU116
ARM GAS  /tmp/ccmsn3sY.s 			page 14


 206:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 451              		.loc 1 206 26 is_stmt 0 view .LVU117
 452 0070 0C96     		str	r6, [sp, #48]
 207:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 453              		.loc 1 207 5 is_stmt 1 view .LVU118
 207:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 454              		.loc 1 207 26 is_stmt 0 view .LVU119
 455 0072 0025     		movs	r5, #0
 456 0074 0D95     		str	r5, [sp, #52]
 208:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_FDCAN1;
 457              		.loc 1 208 5 is_stmt 1 view .LVU120
 208:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_FDCAN1;
 458              		.loc 1 208 27 is_stmt 0 view .LVU121
 459 0076 0E95     		str	r5, [sp, #56]
 209:Core/Src/stm32c0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 460              		.loc 1 209 5 is_stmt 1 view .LVU122
 209:Core/Src/stm32c0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 461              		.loc 1 209 31 is_stmt 0 view .LVU123
 462 0078 0427     		movs	r7, #4
 463 007a 0F97     		str	r7, [sp, #60]
 210:Core/Src/stm32c0xx_hal_msp.c **** 
 464              		.loc 1 210 5 is_stmt 1 view .LVU124
 465 007c A020     		movs	r0, #160
 466 007e 2100     		movs	r1, r4
 467 0080 C005     		lsls	r0, r0, #23
 468 0082 FFF7FEFF 		bl	HAL_GPIO_Init
 469              	.LVL26:
 212:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 470              		.loc 1 212 5 view .LVU125
 212:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 471              		.loc 1 212 25 is_stmt 0 view .LVU126
 472 0086 2023     		movs	r3, #32
 473 0088 0B93     		str	r3, [sp, #44]
 213:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 474              		.loc 1 213 5 is_stmt 1 view .LVU127
 213:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 475              		.loc 1 213 26 is_stmt 0 view .LVU128
 476 008a 0C96     		str	r6, [sp, #48]
 214:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 477              		.loc 1 214 5 is_stmt 1 view .LVU129
 214:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 478              		.loc 1 214 26 is_stmt 0 view .LVU130
 479 008c 0D95     		str	r5, [sp, #52]
 215:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_FDCAN1;
 480              		.loc 1 215 5 is_stmt 1 view .LVU131
 215:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_FDCAN1;
 481              		.loc 1 215 27 is_stmt 0 view .LVU132
 482 008e 0E95     		str	r5, [sp, #56]
 216:Core/Src/stm32c0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 483              		.loc 1 216 5 is_stmt 1 view .LVU133
 216:Core/Src/stm32c0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 484              		.loc 1 216 31 is_stmt 0 view .LVU134
 485 0090 0F97     		str	r7, [sp, #60]
 217:Core/Src/stm32c0xx_hal_msp.c **** 
 486              		.loc 1 217 5 is_stmt 1 view .LVU135
 487 0092 2100     		movs	r1, r4
 488 0094 0548     		ldr	r0, .L21+8
ARM GAS  /tmp/ccmsn3sY.s 			page 15


 489 0096 FFF7FEFF 		bl	HAL_GPIO_Init
 490              	.LVL27:
 491              		.loc 1 225 1 is_stmt 0 view .LVU136
 492 009a C2E7     		b	.L16
 493              	.LVL28:
 494              	.L20:
 193:Core/Src/stm32c0xx_hal_msp.c ****     }
 495              		.loc 1 193 7 is_stmt 1 view .LVU137
 496 009c FFF7FEFF 		bl	Error_Handler
 497              	.LVL29:
 498 00a0 CAE7     		b	.L18
 499              	.L22:
 500 00a2 C046     		.align	2
 501              	.L21:
 502 00a4 00640040 		.word	1073767424
 503 00a8 00100240 		.word	1073876992
 504 00ac 00040050 		.word	1342178304
 505              		.cfi_endproc
 506              	.LFE361:
 508              		.section	.text.HAL_FDCAN_MspDeInit,"ax",%progbits
 509              		.align	1
 510              		.global	HAL_FDCAN_MspDeInit
 511              		.syntax unified
 512              		.code	16
 513              		.thumb_func
 515              	HAL_FDCAN_MspDeInit:
 516              	.LVL30:
 517              	.LFB362:
 226:Core/Src/stm32c0xx_hal_msp.c **** 
 227:Core/Src/stm32c0xx_hal_msp.c **** /**
 228:Core/Src/stm32c0xx_hal_msp.c ****   * @brief FDCAN MSP De-Initialization
 229:Core/Src/stm32c0xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 230:Core/Src/stm32c0xx_hal_msp.c ****   * @param hfdcan: FDCAN handle pointer
 231:Core/Src/stm32c0xx_hal_msp.c ****   * @retval None
 232:Core/Src/stm32c0xx_hal_msp.c ****   */
 233:Core/Src/stm32c0xx_hal_msp.c **** void HAL_FDCAN_MspDeInit(FDCAN_HandleTypeDef* hfdcan)
 234:Core/Src/stm32c0xx_hal_msp.c **** {
 518              		.loc 1 234 1 view -0
 519              		.cfi_startproc
 520              		@ args = 0, pretend = 0, frame = 0
 521              		@ frame_needed = 0, uses_anonymous_args = 0
 522              		.loc 1 234 1 is_stmt 0 view .LVU139
 523 0000 10B5     		push	{r4, lr}
 524              	.LCFI6:
 525              		.cfi_def_cfa_offset 8
 526              		.cfi_offset 4, -8
 527              		.cfi_offset 14, -4
 235:Core/Src/stm32c0xx_hal_msp.c ****   if(hfdcan->Instance==FDCAN1)
 528              		.loc 1 235 3 is_stmt 1 view .LVU140
 529              		.loc 1 235 12 is_stmt 0 view .LVU141
 530 0002 0268     		ldr	r2, [r0]
 531              		.loc 1 235 5 view .LVU142
 532 0004 094B     		ldr	r3, .L26
 533 0006 9A42     		cmp	r2, r3
 534 0008 00D0     		beq	.L25
 535              	.LVL31:
 536              	.L23:
ARM GAS  /tmp/ccmsn3sY.s 			page 16


 236:Core/Src/stm32c0xx_hal_msp.c ****   {
 237:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE BEGIN FDCAN1_MspDeInit 0 */
 238:Core/Src/stm32c0xx_hal_msp.c **** 
 239:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE END FDCAN1_MspDeInit 0 */
 240:Core/Src/stm32c0xx_hal_msp.c ****     /* Peripheral clock disable */
 241:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_FDCAN1_CLK_DISABLE();
 242:Core/Src/stm32c0xx_hal_msp.c **** 
 243:Core/Src/stm32c0xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 244:Core/Src/stm32c0xx_hal_msp.c ****     PA12 [PA10]     ------> FDCAN1_TX
 245:Core/Src/stm32c0xx_hal_msp.c ****     PB5     ------> FDCAN1_RX
 246:Core/Src/stm32c0xx_hal_msp.c ****     */
 247:Core/Src/stm32c0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_12);
 248:Core/Src/stm32c0xx_hal_msp.c **** 
 249:Core/Src/stm32c0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_5);
 250:Core/Src/stm32c0xx_hal_msp.c **** 
 251:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE BEGIN FDCAN1_MspDeInit 1 */
 252:Core/Src/stm32c0xx_hal_msp.c **** 
 253:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE END FDCAN1_MspDeInit 1 */
 254:Core/Src/stm32c0xx_hal_msp.c ****   }
 255:Core/Src/stm32c0xx_hal_msp.c **** 
 256:Core/Src/stm32c0xx_hal_msp.c **** }
 537              		.loc 1 256 1 view .LVU143
 538              		@ sp needed
 539 000a 10BD     		pop	{r4, pc}
 540              	.LVL32:
 541              	.L25:
 241:Core/Src/stm32c0xx_hal_msp.c **** 
 542              		.loc 1 241 5 is_stmt 1 view .LVU144
 543 000c 084A     		ldr	r2, .L26+4
 544 000e D36B     		ldr	r3, [r2, #60]
 545 0010 0849     		ldr	r1, .L26+8
 546 0012 0B40     		ands	r3, r1
 547 0014 D363     		str	r3, [r2, #60]
 247:Core/Src/stm32c0xx_hal_msp.c **** 
 548              		.loc 1 247 5 view .LVU145
 549 0016 8021     		movs	r1, #128
 550 0018 A020     		movs	r0, #160
 551              	.LVL33:
 247:Core/Src/stm32c0xx_hal_msp.c **** 
 552              		.loc 1 247 5 is_stmt 0 view .LVU146
 553 001a 4901     		lsls	r1, r1, #5
 554 001c C005     		lsls	r0, r0, #23
 555 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 556              	.LVL34:
 249:Core/Src/stm32c0xx_hal_msp.c **** 
 557              		.loc 1 249 5 is_stmt 1 view .LVU147
 558 0022 2021     		movs	r1, #32
 559 0024 0448     		ldr	r0, .L26+12
 560 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 561              	.LVL35:
 562              		.loc 1 256 1 is_stmt 0 view .LVU148
 563 002a EEE7     		b	.L23
 564              	.L27:
 565              		.align	2
 566              	.L26:
 567 002c 00640040 		.word	1073767424
 568 0030 00100240 		.word	1073876992
ARM GAS  /tmp/ccmsn3sY.s 			page 17


 569 0034 FFEFFFFF 		.word	-4097
 570 0038 00040050 		.word	1342178304
 571              		.cfi_endproc
 572              	.LFE362:
 574              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
 575              		.align	1
 576              		.global	HAL_TIM_PWM_MspInit
 577              		.syntax unified
 578              		.code	16
 579              		.thumb_func
 581              	HAL_TIM_PWM_MspInit:
 582              	.LVL36:
 583              	.LFB363:
 257:Core/Src/stm32c0xx_hal_msp.c **** 
 258:Core/Src/stm32c0xx_hal_msp.c **** /**
 259:Core/Src/stm32c0xx_hal_msp.c ****   * @brief TIM_PWM MSP Initialization
 260:Core/Src/stm32c0xx_hal_msp.c ****   * This function configures the hardware resources used in this example
 261:Core/Src/stm32c0xx_hal_msp.c ****   * @param htim_pwm: TIM_PWM handle pointer
 262:Core/Src/stm32c0xx_hal_msp.c ****   * @retval None
 263:Core/Src/stm32c0xx_hal_msp.c ****   */
 264:Core/Src/stm32c0xx_hal_msp.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
 265:Core/Src/stm32c0xx_hal_msp.c **** {
 584              		.loc 1 265 1 is_stmt 1 view -0
 585              		.cfi_startproc
 586              		@ args = 0, pretend = 0, frame = 8
 587              		@ frame_needed = 0, uses_anonymous_args = 0
 588              		@ link register save eliminated.
 589              		.loc 1 265 1 is_stmt 0 view .LVU150
 590 0000 82B0     		sub	sp, sp, #8
 591              	.LCFI7:
 592              		.cfi_def_cfa_offset 8
 266:Core/Src/stm32c0xx_hal_msp.c ****   if(htim_pwm->Instance==TIM2)
 593              		.loc 1 266 3 is_stmt 1 view .LVU151
 594              		.loc 1 266 14 is_stmt 0 view .LVU152
 595 0002 0368     		ldr	r3, [r0]
 596              		.loc 1 266 5 view .LVU153
 597 0004 8022     		movs	r2, #128
 598 0006 D205     		lsls	r2, r2, #23
 599 0008 9342     		cmp	r3, r2
 600 000a 04D0     		beq	.L31
 267:Core/Src/stm32c0xx_hal_msp.c ****   {
 268:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE BEGIN TIM2_MspInit 0 */
 269:Core/Src/stm32c0xx_hal_msp.c **** 
 270:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE END TIM2_MspInit 0 */
 271:Core/Src/stm32c0xx_hal_msp.c ****     /* Peripheral clock enable */
 272:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 273:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE BEGIN TIM2_MspInit 1 */
 274:Core/Src/stm32c0xx_hal_msp.c **** 
 275:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE END TIM2_MspInit 1 */
 276:Core/Src/stm32c0xx_hal_msp.c ****   }
 277:Core/Src/stm32c0xx_hal_msp.c ****   else if(htim_pwm->Instance==TIM3)
 601              		.loc 1 277 8 is_stmt 1 view .LVU154
 602              		.loc 1 277 10 is_stmt 0 view .LVU155
 603 000c 0C4A     		ldr	r2, .L33
 604 000e 9342     		cmp	r3, r2
 605 0010 0BD0     		beq	.L32
 606              	.L28:
ARM GAS  /tmp/ccmsn3sY.s 			page 18


 278:Core/Src/stm32c0xx_hal_msp.c ****   {
 279:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspInit 0 */
 280:Core/Src/stm32c0xx_hal_msp.c **** 
 281:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE END TIM3_MspInit 0 */
 282:Core/Src/stm32c0xx_hal_msp.c ****     /* Peripheral clock enable */
 283:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 284:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspInit 1 */
 285:Core/Src/stm32c0xx_hal_msp.c **** 
 286:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE END TIM3_MspInit 1 */
 287:Core/Src/stm32c0xx_hal_msp.c ****   }
 288:Core/Src/stm32c0xx_hal_msp.c **** 
 289:Core/Src/stm32c0xx_hal_msp.c **** }
 607              		.loc 1 289 1 view .LVU156
 608 0012 02B0     		add	sp, sp, #8
 609              		@ sp needed
 610 0014 7047     		bx	lr
 611              	.L31:
 272:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE BEGIN TIM2_MspInit 1 */
 612              		.loc 1 272 5 is_stmt 1 view .LVU157
 613              	.LBB10:
 272:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE BEGIN TIM2_MspInit 1 */
 614              		.loc 1 272 5 view .LVU158
 272:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE BEGIN TIM2_MspInit 1 */
 615              		.loc 1 272 5 view .LVU159
 616 0016 0B4A     		ldr	r2, .L33+4
 617 0018 D16B     		ldr	r1, [r2, #60]
 618 001a 0123     		movs	r3, #1
 619 001c 1943     		orrs	r1, r3
 620 001e D163     		str	r1, [r2, #60]
 272:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE BEGIN TIM2_MspInit 1 */
 621              		.loc 1 272 5 view .LVU160
 622 0020 D26B     		ldr	r2, [r2, #60]
 623 0022 1340     		ands	r3, r2
 624 0024 0093     		str	r3, [sp]
 272:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE BEGIN TIM2_MspInit 1 */
 625              		.loc 1 272 5 view .LVU161
 626 0026 009B     		ldr	r3, [sp]
 627              	.LBE10:
 272:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE BEGIN TIM2_MspInit 1 */
 628              		.loc 1 272 5 view .LVU162
 629 0028 F3E7     		b	.L28
 630              	.L32:
 283:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspInit 1 */
 631              		.loc 1 283 5 view .LVU163
 632              	.LBB11:
 283:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspInit 1 */
 633              		.loc 1 283 5 view .LVU164
 283:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspInit 1 */
 634              		.loc 1 283 5 view .LVU165
 635 002a 064A     		ldr	r2, .L33+4
 636 002c D16B     		ldr	r1, [r2, #60]
 637 002e 0223     		movs	r3, #2
 638 0030 1943     		orrs	r1, r3
 639 0032 D163     		str	r1, [r2, #60]
 283:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspInit 1 */
 640              		.loc 1 283 5 view .LVU166
 641 0034 D26B     		ldr	r2, [r2, #60]
ARM GAS  /tmp/ccmsn3sY.s 			page 19


 642 0036 1340     		ands	r3, r2
 643 0038 0193     		str	r3, [sp, #4]
 283:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspInit 1 */
 644              		.loc 1 283 5 view .LVU167
 645 003a 019B     		ldr	r3, [sp, #4]
 646              	.LBE11:
 283:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspInit 1 */
 647              		.loc 1 283 5 discriminator 1 view .LVU168
 648              		.loc 1 289 1 is_stmt 0 view .LVU169
 649 003c E9E7     		b	.L28
 650              	.L34:
 651 003e C046     		.align	2
 652              	.L33:
 653 0040 00040040 		.word	1073742848
 654 0044 00100240 		.word	1073876992
 655              		.cfi_endproc
 656              	.LFE363:
 658              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 659              		.align	1
 660              		.global	HAL_TIM_MspPostInit
 661              		.syntax unified
 662              		.code	16
 663              		.thumb_func
 665              	HAL_TIM_MspPostInit:
 666              	.LVL37:
 667              	.LFB364:
 290:Core/Src/stm32c0xx_hal_msp.c **** 
 291:Core/Src/stm32c0xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 292:Core/Src/stm32c0xx_hal_msp.c **** {
 668              		.loc 1 292 1 is_stmt 1 view -0
 669              		.cfi_startproc
 670              		@ args = 0, pretend = 0, frame = 40
 671              		@ frame_needed = 0, uses_anonymous_args = 0
 672              		.loc 1 292 1 is_stmt 0 view .LVU171
 673 0000 70B5     		push	{r4, r5, r6, lr}
 674              	.LCFI8:
 675              		.cfi_def_cfa_offset 16
 676              		.cfi_offset 4, -16
 677              		.cfi_offset 5, -12
 678              		.cfi_offset 6, -8
 679              		.cfi_offset 14, -4
 680 0002 8AB0     		sub	sp, sp, #40
 681              	.LCFI9:
 682              		.cfi_def_cfa_offset 56
 683 0004 0400     		movs	r4, r0
 293:Core/Src/stm32c0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 684              		.loc 1 293 3 is_stmt 1 view .LVU172
 685              		.loc 1 293 20 is_stmt 0 view .LVU173
 686 0006 1422     		movs	r2, #20
 687 0008 0021     		movs	r1, #0
 688 000a 05A8     		add	r0, sp, #20
 689              	.LVL38:
 690              		.loc 1 293 20 view .LVU174
 691 000c FFF7FEFF 		bl	memset
 692              	.LVL39:
 294:Core/Src/stm32c0xx_hal_msp.c ****   if(htim->Instance==TIM2)
 693              		.loc 1 294 3 is_stmt 1 view .LVU175
ARM GAS  /tmp/ccmsn3sY.s 			page 20


 694              		.loc 1 294 10 is_stmt 0 view .LVU176
 695 0010 2368     		ldr	r3, [r4]
 696              		.loc 1 294 5 view .LVU177
 697 0012 8022     		movs	r2, #128
 698 0014 D205     		lsls	r2, r2, #23
 699 0016 9342     		cmp	r3, r2
 700 0018 04D0     		beq	.L38
 295:Core/Src/stm32c0xx_hal_msp.c ****   {
 296:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE BEGIN TIM2_MspPostInit 0 */
 297:Core/Src/stm32c0xx_hal_msp.c **** 
 298:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE END TIM2_MspPostInit 0 */
 299:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 300:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 301:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 302:Core/Src/stm32c0xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 303:Core/Src/stm32c0xx_hal_msp.c ****     PC6     ------> TIM2_CH3
 304:Core/Src/stm32c0xx_hal_msp.c ****     PA15     ------> TIM2_CH1
 305:Core/Src/stm32c0xx_hal_msp.c ****     PB3     ------> TIM2_CH2
 306:Core/Src/stm32c0xx_hal_msp.c ****     */
 307:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 308:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 309:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 310:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 311:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM2;
 312:Core/Src/stm32c0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 313:Core/Src/stm32c0xx_hal_msp.c **** 
 314:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_15;
 315:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 316:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 317:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 318:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_TIM2;
 319:Core/Src/stm32c0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 320:Core/Src/stm32c0xx_hal_msp.c **** 
 321:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3;
 322:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 323:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 324:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 325:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_TIM2;
 326:Core/Src/stm32c0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 327:Core/Src/stm32c0xx_hal_msp.c **** 
 328:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE BEGIN TIM2_MspPostInit 1 */
 329:Core/Src/stm32c0xx_hal_msp.c **** 
 330:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE END TIM2_MspPostInit 1 */
 331:Core/Src/stm32c0xx_hal_msp.c ****   }
 332:Core/Src/stm32c0xx_hal_msp.c ****   else if(htim->Instance==TIM3)
 701              		.loc 1 332 8 is_stmt 1 view .LVU178
 702              		.loc 1 332 10 is_stmt 0 view .LVU179
 703 001a 2B4A     		ldr	r2, .L40
 704 001c 9342     		cmp	r3, r2
 705 001e 3ED0     		beq	.L39
 706              	.LVL40:
 707              	.L35:
 333:Core/Src/stm32c0xx_hal_msp.c ****   {
 334:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspPostInit 0 */
 335:Core/Src/stm32c0xx_hal_msp.c **** 
 336:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE END TIM3_MspPostInit 0 */
 337:Core/Src/stm32c0xx_hal_msp.c **** 
ARM GAS  /tmp/ccmsn3sY.s 			page 21


 338:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 339:Core/Src/stm32c0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 340:Core/Src/stm32c0xx_hal_msp.c ****     PA6     ------> TIM3_CH1
 341:Core/Src/stm32c0xx_hal_msp.c ****     */
 342:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 343:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 344:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 345:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 346:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 347:Core/Src/stm32c0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 348:Core/Src/stm32c0xx_hal_msp.c **** 
 349:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspPostInit 1 */
 350:Core/Src/stm32c0xx_hal_msp.c **** 
 351:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE END TIM3_MspPostInit 1 */
 352:Core/Src/stm32c0xx_hal_msp.c ****   }
 353:Core/Src/stm32c0xx_hal_msp.c **** 
 354:Core/Src/stm32c0xx_hal_msp.c **** }
 708              		.loc 1 354 1 view .LVU180
 709 0020 0AB0     		add	sp, sp, #40
 710              		@ sp needed
 711 0022 70BD     		pop	{r4, r5, r6, pc}
 712              	.LVL41:
 713              	.L38:
 299:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 714              		.loc 1 299 5 is_stmt 1 view .LVU181
 715              	.LBB12:
 299:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 716              		.loc 1 299 5 view .LVU182
 299:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 717              		.loc 1 299 5 view .LVU183
 718 0024 294B     		ldr	r3, .L40+4
 719 0026 596B     		ldr	r1, [r3, #52]
 720 0028 0422     		movs	r2, #4
 721 002a 1143     		orrs	r1, r2
 722 002c 5963     		str	r1, [r3, #52]
 299:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 723              		.loc 1 299 5 view .LVU184
 724 002e 596B     		ldr	r1, [r3, #52]
 725 0030 0A40     		ands	r2, r1
 726 0032 0192     		str	r2, [sp, #4]
 299:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 727              		.loc 1 299 5 view .LVU185
 728 0034 019A     		ldr	r2, [sp, #4]
 729              	.LBE12:
 299:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 730              		.loc 1 299 5 view .LVU186
 300:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 731              		.loc 1 300 5 view .LVU187
 732              	.LBB13:
 300:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 733              		.loc 1 300 5 view .LVU188
 300:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 734              		.loc 1 300 5 view .LVU189
 735 0036 596B     		ldr	r1, [r3, #52]
 736 0038 0122     		movs	r2, #1
 737 003a 1143     		orrs	r1, r2
 738 003c 5963     		str	r1, [r3, #52]
ARM GAS  /tmp/ccmsn3sY.s 			page 22


 300:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 739              		.loc 1 300 5 view .LVU190
 740 003e 596B     		ldr	r1, [r3, #52]
 741 0040 0A40     		ands	r2, r1
 742 0042 0292     		str	r2, [sp, #8]
 300:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 743              		.loc 1 300 5 view .LVU191
 744 0044 029A     		ldr	r2, [sp, #8]
 745              	.LBE13:
 300:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 746              		.loc 1 300 5 view .LVU192
 301:Core/Src/stm32c0xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 747              		.loc 1 301 5 view .LVU193
 748              	.LBB14:
 301:Core/Src/stm32c0xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 749              		.loc 1 301 5 view .LVU194
 301:Core/Src/stm32c0xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 750              		.loc 1 301 5 view .LVU195
 751 0046 5A6B     		ldr	r2, [r3, #52]
 752 0048 0225     		movs	r5, #2
 753 004a 2A43     		orrs	r2, r5
 754 004c 5A63     		str	r2, [r3, #52]
 301:Core/Src/stm32c0xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 755              		.loc 1 301 5 view .LVU196
 756 004e 5B6B     		ldr	r3, [r3, #52]
 757 0050 2B40     		ands	r3, r5
 758 0052 0393     		str	r3, [sp, #12]
 301:Core/Src/stm32c0xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 759              		.loc 1 301 5 view .LVU197
 760 0054 039B     		ldr	r3, [sp, #12]
 761              	.LBE14:
 301:Core/Src/stm32c0xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 762              		.loc 1 301 5 view .LVU198
 307:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 763              		.loc 1 307 5 view .LVU199
 307:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 764              		.loc 1 307 25 is_stmt 0 view .LVU200
 765 0056 05AC     		add	r4, sp, #20
 766              	.LVL42:
 307:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 767              		.loc 1 307 25 view .LVU201
 768 0058 4023     		movs	r3, #64
 769 005a 0593     		str	r3, [sp, #20]
 308:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 770              		.loc 1 308 5 is_stmt 1 view .LVU202
 308:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 771              		.loc 1 308 26 is_stmt 0 view .LVU203
 772 005c 0695     		str	r5, [sp, #24]
 309:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 773              		.loc 1 309 5 is_stmt 1 view .LVU204
 310:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM2;
 774              		.loc 1 310 5 view .LVU205
 311:Core/Src/stm32c0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 775              		.loc 1 311 5 view .LVU206
 311:Core/Src/stm32c0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 776              		.loc 1 311 31 is_stmt 0 view .LVU207
 777 005e 3D3B     		subs	r3, r3, #61
ARM GAS  /tmp/ccmsn3sY.s 			page 23


 778 0060 0993     		str	r3, [sp, #36]
 312:Core/Src/stm32c0xx_hal_msp.c **** 
 779              		.loc 1 312 5 is_stmt 1 view .LVU208
 780 0062 2100     		movs	r1, r4
 781 0064 1A48     		ldr	r0, .L40+8
 782 0066 FFF7FEFF 		bl	HAL_GPIO_Init
 783              	.LVL43:
 314:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 784              		.loc 1 314 5 view .LVU209
 314:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 785              		.loc 1 314 25 is_stmt 0 view .LVU210
 786 006a 8023     		movs	r3, #128
 787 006c 1B02     		lsls	r3, r3, #8
 788 006e 0593     		str	r3, [sp, #20]
 315:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 789              		.loc 1 315 5 is_stmt 1 view .LVU211
 315:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 790              		.loc 1 315 26 is_stmt 0 view .LVU212
 791 0070 0695     		str	r5, [sp, #24]
 316:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 792              		.loc 1 316 5 is_stmt 1 view .LVU213
 316:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 793              		.loc 1 316 26 is_stmt 0 view .LVU214
 794 0072 0026     		movs	r6, #0
 795 0074 0796     		str	r6, [sp, #28]
 317:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_TIM2;
 796              		.loc 1 317 5 is_stmt 1 view .LVU215
 317:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_TIM2;
 797              		.loc 1 317 27 is_stmt 0 view .LVU216
 798 0076 0896     		str	r6, [sp, #32]
 318:Core/Src/stm32c0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 799              		.loc 1 318 5 is_stmt 1 view .LVU217
 318:Core/Src/stm32c0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800              		.loc 1 318 31 is_stmt 0 view .LVU218
 801 0078 0523     		movs	r3, #5
 802 007a 0993     		str	r3, [sp, #36]
 319:Core/Src/stm32c0xx_hal_msp.c **** 
 803              		.loc 1 319 5 is_stmt 1 view .LVU219
 804 007c A020     		movs	r0, #160
 805 007e 2100     		movs	r1, r4
 806 0080 C005     		lsls	r0, r0, #23
 807 0082 FFF7FEFF 		bl	HAL_GPIO_Init
 808              	.LVL44:
 321:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 809              		.loc 1 321 5 view .LVU220
 321:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 810              		.loc 1 321 25 is_stmt 0 view .LVU221
 811 0086 0823     		movs	r3, #8
 812 0088 0593     		str	r3, [sp, #20]
 322:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 813              		.loc 1 322 5 is_stmt 1 view .LVU222
 322:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 814              		.loc 1 322 26 is_stmt 0 view .LVU223
 815 008a 0695     		str	r5, [sp, #24]
 323:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 816              		.loc 1 323 5 is_stmt 1 view .LVU224
 323:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
ARM GAS  /tmp/ccmsn3sY.s 			page 24


 817              		.loc 1 323 26 is_stmt 0 view .LVU225
 818 008c 0796     		str	r6, [sp, #28]
 324:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_TIM2;
 819              		.loc 1 324 5 is_stmt 1 view .LVU226
 324:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_TIM2;
 820              		.loc 1 324 27 is_stmt 0 view .LVU227
 821 008e 0896     		str	r6, [sp, #32]
 325:Core/Src/stm32c0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 822              		.loc 1 325 5 is_stmt 1 view .LVU228
 325:Core/Src/stm32c0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 823              		.loc 1 325 31 is_stmt 0 view .LVU229
 824 0090 023B     		subs	r3, r3, #2
 825 0092 0993     		str	r3, [sp, #36]
 326:Core/Src/stm32c0xx_hal_msp.c **** 
 826              		.loc 1 326 5 is_stmt 1 view .LVU230
 827 0094 2100     		movs	r1, r4
 828 0096 0F48     		ldr	r0, .L40+12
 829 0098 FFF7FEFF 		bl	HAL_GPIO_Init
 830              	.LVL45:
 831 009c C0E7     		b	.L35
 832              	.LVL46:
 833              	.L39:
 338:Core/Src/stm32c0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 834              		.loc 1 338 5 view .LVU231
 835              	.LBB15:
 338:Core/Src/stm32c0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 836              		.loc 1 338 5 view .LVU232
 338:Core/Src/stm32c0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 837              		.loc 1 338 5 view .LVU233
 838 009e 0B4A     		ldr	r2, .L40+4
 839 00a0 516B     		ldr	r1, [r2, #52]
 840 00a2 0123     		movs	r3, #1
 841 00a4 1943     		orrs	r1, r3
 842 00a6 5163     		str	r1, [r2, #52]
 338:Core/Src/stm32c0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 843              		.loc 1 338 5 view .LVU234
 844 00a8 526B     		ldr	r2, [r2, #52]
 845 00aa 1A40     		ands	r2, r3
 846 00ac 0492     		str	r2, [sp, #16]
 338:Core/Src/stm32c0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 847              		.loc 1 338 5 view .LVU235
 848 00ae 049A     		ldr	r2, [sp, #16]
 849              	.LBE15:
 338:Core/Src/stm32c0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 850              		.loc 1 338 5 view .LVU236
 342:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 851              		.loc 1 342 5 view .LVU237
 342:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 852              		.loc 1 342 25 is_stmt 0 view .LVU238
 853 00b0 05A9     		add	r1, sp, #20
 854 00b2 4022     		movs	r2, #64
 855 00b4 0592     		str	r2, [sp, #20]
 343:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 856              		.loc 1 343 5 is_stmt 1 view .LVU239
 343:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 857              		.loc 1 343 26 is_stmt 0 view .LVU240
 858 00b6 3E3A     		subs	r2, r2, #62
ARM GAS  /tmp/ccmsn3sY.s 			page 25


 859 00b8 4A60     		str	r2, [r1, #4]
 344:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 860              		.loc 1 344 5 is_stmt 1 view .LVU241
 345:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 861              		.loc 1 345 5 view .LVU242
 346:Core/Src/stm32c0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 862              		.loc 1 346 5 view .LVU243
 346:Core/Src/stm32c0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 863              		.loc 1 346 31 is_stmt 0 view .LVU244
 864 00ba 0B61     		str	r3, [r1, #16]
 347:Core/Src/stm32c0xx_hal_msp.c **** 
 865              		.loc 1 347 5 is_stmt 1 view .LVU245
 866 00bc A020     		movs	r0, #160
 867 00be C005     		lsls	r0, r0, #23
 868 00c0 FFF7FEFF 		bl	HAL_GPIO_Init
 869              	.LVL47:
 870              		.loc 1 354 1 is_stmt 0 view .LVU246
 871 00c4 ACE7     		b	.L35
 872              	.L41:
 873 00c6 C046     		.align	2
 874              	.L40:
 875 00c8 00040040 		.word	1073742848
 876 00cc 00100240 		.word	1073876992
 877 00d0 00080050 		.word	1342179328
 878 00d4 00040050 		.word	1342178304
 879              		.cfi_endproc
 880              	.LFE364:
 882              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 883              		.align	1
 884              		.global	HAL_TIM_PWM_MspDeInit
 885              		.syntax unified
 886              		.code	16
 887              		.thumb_func
 889              	HAL_TIM_PWM_MspDeInit:
 890              	.LVL48:
 891              	.LFB365:
 355:Core/Src/stm32c0xx_hal_msp.c **** /**
 356:Core/Src/stm32c0xx_hal_msp.c ****   * @brief TIM_PWM MSP De-Initialization
 357:Core/Src/stm32c0xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 358:Core/Src/stm32c0xx_hal_msp.c ****   * @param htim_pwm: TIM_PWM handle pointer
 359:Core/Src/stm32c0xx_hal_msp.c ****   * @retval None
 360:Core/Src/stm32c0xx_hal_msp.c ****   */
 361:Core/Src/stm32c0xx_hal_msp.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* htim_pwm)
 362:Core/Src/stm32c0xx_hal_msp.c **** {
 892              		.loc 1 362 1 is_stmt 1 view -0
 893              		.cfi_startproc
 894              		@ args = 0, pretend = 0, frame = 0
 895              		@ frame_needed = 0, uses_anonymous_args = 0
 896              		@ link register save eliminated.
 363:Core/Src/stm32c0xx_hal_msp.c ****   if(htim_pwm->Instance==TIM2)
 897              		.loc 1 363 3 view .LVU248
 898              		.loc 1 363 14 is_stmt 0 view .LVU249
 899 0000 0368     		ldr	r3, [r0]
 900              		.loc 1 363 5 view .LVU250
 901 0002 8022     		movs	r2, #128
 902 0004 D205     		lsls	r2, r2, #23
 903 0006 9342     		cmp	r3, r2
ARM GAS  /tmp/ccmsn3sY.s 			page 26


 904 0008 03D0     		beq	.L45
 364:Core/Src/stm32c0xx_hal_msp.c ****   {
 365:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE BEGIN TIM2_MspDeInit 0 */
 366:Core/Src/stm32c0xx_hal_msp.c **** 
 367:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE END TIM2_MspDeInit 0 */
 368:Core/Src/stm32c0xx_hal_msp.c ****     /* Peripheral clock disable */
 369:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 370:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE BEGIN TIM2_MspDeInit 1 */
 371:Core/Src/stm32c0xx_hal_msp.c **** 
 372:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE END TIM2_MspDeInit 1 */
 373:Core/Src/stm32c0xx_hal_msp.c ****   }
 374:Core/Src/stm32c0xx_hal_msp.c ****   else if(htim_pwm->Instance==TIM3)
 905              		.loc 1 374 8 is_stmt 1 view .LVU251
 906              		.loc 1 374 10 is_stmt 0 view .LVU252
 907 000a 084A     		ldr	r2, .L47
 908 000c 9342     		cmp	r3, r2
 909 000e 06D0     		beq	.L46
 910              	.L42:
 375:Core/Src/stm32c0xx_hal_msp.c ****   {
 376:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspDeInit 0 */
 377:Core/Src/stm32c0xx_hal_msp.c **** 
 378:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE END TIM3_MspDeInit 0 */
 379:Core/Src/stm32c0xx_hal_msp.c ****     /* Peripheral clock disable */
 380:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 381:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspDeInit 1 */
 382:Core/Src/stm32c0xx_hal_msp.c **** 
 383:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE END TIM3_MspDeInit 1 */
 384:Core/Src/stm32c0xx_hal_msp.c ****   }
 385:Core/Src/stm32c0xx_hal_msp.c **** 
 386:Core/Src/stm32c0xx_hal_msp.c **** }
 911              		.loc 1 386 1 view .LVU253
 912              		@ sp needed
 913 0010 7047     		bx	lr
 914              	.L45:
 369:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE BEGIN TIM2_MspDeInit 1 */
 915              		.loc 1 369 5 is_stmt 1 view .LVU254
 916 0012 074A     		ldr	r2, .L47+4
 917 0014 D36B     		ldr	r3, [r2, #60]
 918 0016 0121     		movs	r1, #1
 919 0018 8B43     		bics	r3, r1
 920 001a D363     		str	r3, [r2, #60]
 921 001c F8E7     		b	.L42
 922              	.L46:
 380:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspDeInit 1 */
 923              		.loc 1 380 5 view .LVU255
 924 001e 044A     		ldr	r2, .L47+4
 925 0020 D36B     		ldr	r3, [r2, #60]
 926 0022 0221     		movs	r1, #2
 927 0024 8B43     		bics	r3, r1
 928 0026 D363     		str	r3, [r2, #60]
 929              		.loc 1 386 1 is_stmt 0 view .LVU256
 930 0028 F2E7     		b	.L42
 931              	.L48:
 932 002a C046     		.align	2
 933              	.L47:
 934 002c 00040040 		.word	1073742848
 935 0030 00100240 		.word	1073876992
ARM GAS  /tmp/ccmsn3sY.s 			page 27


 936              		.cfi_endproc
 937              	.LFE365:
 939              		.text
 940              	.Letext0:
 941              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 942              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 943              		.file 4 "Drivers/CMSIS/Device/ST/STM32C0xx/Include/stm32c092xx.h"
 944              		.file 5 "Drivers/CMSIS/Device/ST/STM32C0xx/Include/stm32c0xx.h"
 945              		.file 6 "Drivers/STM32C0xx_HAL_Driver/Inc/stm32c0xx_hal_def.h"
 946              		.file 7 "Drivers/STM32C0xx_HAL_Driver/Inc/stm32c0xx_hal_rcc_ex.h"
 947              		.file 8 "Drivers/STM32C0xx_HAL_Driver/Inc/stm32c0xx_hal_gpio.h"
 948              		.file 9 "Drivers/STM32C0xx_HAL_Driver/Inc/stm32c0xx_hal_dma.h"
 949              		.file 10 "Drivers/STM32C0xx_HAL_Driver/Inc/stm32c0xx_hal_adc.h"
 950              		.file 11 "Drivers/STM32C0xx_HAL_Driver/Inc/stm32c0xx_hal_tim.h"
 951              		.file 12 "Drivers/STM32C0xx_HAL_Driver/Inc/stm32c0xx_hal_fdcan.h"
 952              		.file 13 "Core/Inc/main.h"
 953              		.file 14 "<built-in>"
ARM GAS  /tmp/ccmsn3sY.s 			page 28


DEFINED SYMBOLS
                            *ABS*:00000000 stm32c0xx_hal_msp.c
     /tmp/ccmsn3sY.s:19     .text.HAL_MspInit:00000000 $t
     /tmp/ccmsn3sY.s:25     .text.HAL_MspInit:00000000 HAL_MspInit
     /tmp/ccmsn3sY.s:76     .text.HAL_MspInit:0000002c $d
     /tmp/ccmsn3sY.s:81     .text.HAL_ADC_MspInit:00000000 $t
     /tmp/ccmsn3sY.s:87     .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
     /tmp/ccmsn3sY.s:248    .text.HAL_ADC_MspInit:00000098 $d
     /tmp/ccmsn3sY.s:255    .text.HAL_ADC_MspDeInit:00000000 $t
     /tmp/ccmsn3sY.s:261    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
     /tmp/ccmsn3sY.s:312    .text.HAL_ADC_MspDeInit:0000002c $d
     /tmp/ccmsn3sY.s:320    .text.HAL_FDCAN_MspInit:00000000 $t
     /tmp/ccmsn3sY.s:326    .text.HAL_FDCAN_MspInit:00000000 HAL_FDCAN_MspInit
     /tmp/ccmsn3sY.s:502    .text.HAL_FDCAN_MspInit:000000a4 $d
     /tmp/ccmsn3sY.s:509    .text.HAL_FDCAN_MspDeInit:00000000 $t
     /tmp/ccmsn3sY.s:515    .text.HAL_FDCAN_MspDeInit:00000000 HAL_FDCAN_MspDeInit
     /tmp/ccmsn3sY.s:567    .text.HAL_FDCAN_MspDeInit:0000002c $d
     /tmp/ccmsn3sY.s:575    .text.HAL_TIM_PWM_MspInit:00000000 $t
     /tmp/ccmsn3sY.s:581    .text.HAL_TIM_PWM_MspInit:00000000 HAL_TIM_PWM_MspInit
     /tmp/ccmsn3sY.s:653    .text.HAL_TIM_PWM_MspInit:00000040 $d
     /tmp/ccmsn3sY.s:659    .text.HAL_TIM_MspPostInit:00000000 $t
     /tmp/ccmsn3sY.s:665    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
     /tmp/ccmsn3sY.s:875    .text.HAL_TIM_MspPostInit:000000c8 $d
     /tmp/ccmsn3sY.s:883    .text.HAL_TIM_PWM_MspDeInit:00000000 $t
     /tmp/ccmsn3sY.s:889    .text.HAL_TIM_PWM_MspDeInit:00000000 HAL_TIM_PWM_MspDeInit
     /tmp/ccmsn3sY.s:934    .text.HAL_TIM_PWM_MspDeInit:0000002c $d

UNDEFINED SYMBOLS
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
Error_Handler
HAL_GPIO_DeInit
