// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Symbol table implementation internals

#include "Vtb_axi_lite_regs__pch.h"

Vtb_axi_lite_regs__Syms::Vtb_axi_lite_regs__Syms(VerilatedContext* contextp, const char* namep, Vtb_axi_lite_regs* modelp)
    : VerilatedSyms{contextp}
    // Setup internal state of the Syms class
    , __Vm_modelp{modelp}
    , __Vm_didInit{modelp->m_didInit}
    // Setup top module instance
    , TOP{this, namep}
{
    // Check resources
    Verilated::stackCheck(691);
    // Setup sub module instances
    // Configure time unit / time precision
    _vm_contextp__->timeunit(-9);
    _vm_contextp__->timeprecision(-12);
    // Setup each module's pointers to their submodules
    // Setup each module's pointer back to symbol table (for public functions)
    TOP.__Vconfigure(true);
}

Vtb_axi_lite_regs__Syms::~Vtb_axi_lite_regs__Syms() {
    // Tear down scopes
    // Tear down sub module instances
}
