Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 25 19:15:07 2024
| Host         : darshith-OMEN-Laptop-15-en1xxx running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file gemm_wrapper_timing_summary_routed.rpt -pb gemm_wrapper_timing_summary_routed.pb -rpx gemm_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : gemm_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.292        0.000                      0                92648        0.023        0.000                      0                92648        3.750        0.000                       0                 46027  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.292        0.000                      0                92520        0.023        0.000                      0                92520        3.750        0.000                       0                 46027  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.112        0.000                      0                  128        0.593        0.000                      0                  128  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.292ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.292ns  (required time - arrival time)
  Source:                 gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_91_reg_6415_pp0_iter115_reg_reg[2]_srl17/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.822ns  (logic 0.456ns (5.169%)  route 8.366ns (94.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.704     2.998    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_clk
    SLICE_X84Y72         FDSE                                         r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y72         FDSE (Prop_fdse_C_Q)         0.456     3.454 r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_CS_fsm_reg[0]/Q
                         net (fo=3235, routed)        8.366    11.820    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_CS_fsm_pp0_stage0
    SLICE_X34Y63         SRLC32E                                      r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_91_reg_6415_pp0_iter115_reg_reg[2]_srl17/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.475    12.654    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_clk
    SLICE_X34Y63         SRLC32E                                      r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_91_reg_6415_pp0_iter115_reg_reg[2]_srl17/CLK
                         clock pessimism              0.129    12.783    
                         clock uncertainty           -0.154    12.629    
    SLICE_X34Y63         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    12.112    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_91_reg_6415_pp0_iter115_reg_reg[2]_srl17
  -------------------------------------------------------------------
                         required time                         12.112    
                         arrival time                         -11.820    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (required time - arrival time)
  Source:                 gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_91_reg_6415_pp0_iter34_reg_reg[2]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.822ns  (logic 0.456ns (5.169%)  route 8.366ns (94.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.704     2.998    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_clk
    SLICE_X84Y72         FDSE                                         r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y72         FDSE (Prop_fdse_C_Q)         0.456     3.454 r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_CS_fsm_reg[0]/Q
                         net (fo=3235, routed)        8.366    11.820    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_CS_fsm_pp0_stage0
    SLICE_X34Y63         SRLC32E                                      r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_91_reg_6415_pp0_iter34_reg_reg[2]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.475    12.654    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_clk
    SLICE_X34Y63         SRLC32E                                      r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_91_reg_6415_pp0_iter34_reg_reg[2]_srl32/CLK
                         clock pessimism              0.129    12.783    
                         clock uncertainty           -0.154    12.629    
    SLICE_X34Y63         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    12.112    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_91_reg_6415_pp0_iter34_reg_reg[2]_srl32
  -------------------------------------------------------------------
                         required time                         12.112    
                         arrival time                         -11.820    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (required time - arrival time)
  Source:                 gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_91_reg_6415_pp0_iter66_reg_reg[2]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.822ns  (logic 0.456ns (5.169%)  route 8.366ns (94.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.704     2.998    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_clk
    SLICE_X84Y72         FDSE                                         r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y72         FDSE (Prop_fdse_C_Q)         0.456     3.454 r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_CS_fsm_reg[0]/Q
                         net (fo=3235, routed)        8.366    11.820    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_CS_fsm_pp0_stage0
    SLICE_X34Y63         SRLC32E                                      r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_91_reg_6415_pp0_iter66_reg_reg[2]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.475    12.654    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_clk
    SLICE_X34Y63         SRLC32E                                      r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_91_reg_6415_pp0_iter66_reg_reg[2]_srl32/CLK
                         clock pessimism              0.129    12.783    
                         clock uncertainty           -0.154    12.629    
    SLICE_X34Y63         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    12.112    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_91_reg_6415_pp0_iter66_reg_reg[2]_srl32
  -------------------------------------------------------------------
                         required time                         12.112    
                         arrival time                         -11.820    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (required time - arrival time)
  Source:                 gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_91_reg_6415_pp0_iter98_reg_reg[2]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.822ns  (logic 0.456ns (5.169%)  route 8.366ns (94.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.704     2.998    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_clk
    SLICE_X84Y72         FDSE                                         r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y72         FDSE (Prop_fdse_C_Q)         0.456     3.454 r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_CS_fsm_reg[0]/Q
                         net (fo=3235, routed)        8.366    11.820    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_CS_fsm_pp0_stage0
    SLICE_X34Y63         SRLC32E                                      r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_91_reg_6415_pp0_iter98_reg_reg[2]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.475    12.654    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_clk
    SLICE_X34Y63         SRLC32E                                      r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_91_reg_6415_pp0_iter98_reg_reg[2]_srl32/CLK
                         clock pessimism              0.129    12.783    
                         clock uncertainty           -0.154    12.629    
    SLICE_X34Y63         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    12.112    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_91_reg_6415_pp0_iter98_reg_reg[2]_srl32
  -------------------------------------------------------------------
                         required time                         12.112    
                         arrival time                         -11.820    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_92_reg_6420_pp0_iter116_reg_reg[19]_srl18/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.809ns  (logic 0.456ns (5.176%)  route 8.353ns (94.824%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.704     2.998    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_clk
    SLICE_X84Y72         FDSE                                         r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y72         FDSE (Prop_fdse_C_Q)         0.456     3.454 r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_CS_fsm_reg[0]/Q
                         net (fo=3235, routed)        8.353    11.807    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_CS_fsm_pp0_stage0
    SLICE_X32Y65         SRLC32E                                      r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_92_reg_6420_pp0_iter116_reg_reg[19]_srl18/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.473    12.652    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_clk
    SLICE_X32Y65         SRLC32E                                      r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_92_reg_6420_pp0_iter116_reg_reg[19]_srl18/CLK
                         clock pessimism              0.129    12.781    
                         clock uncertainty           -0.154    12.627    
    SLICE_X32Y65         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    12.110    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_92_reg_6420_pp0_iter116_reg_reg[19]_srl18
  -------------------------------------------------------------------
                         required time                         12.110    
                         arrival time                         -11.807    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_92_reg_6420_pp0_iter34_reg_reg[19]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.809ns  (logic 0.456ns (5.176%)  route 8.353ns (94.824%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.704     2.998    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_clk
    SLICE_X84Y72         FDSE                                         r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y72         FDSE (Prop_fdse_C_Q)         0.456     3.454 r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_CS_fsm_reg[0]/Q
                         net (fo=3235, routed)        8.353    11.807    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_CS_fsm_pp0_stage0
    SLICE_X32Y65         SRLC32E                                      r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_92_reg_6420_pp0_iter34_reg_reg[19]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.473    12.652    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_clk
    SLICE_X32Y65         SRLC32E                                      r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_92_reg_6420_pp0_iter34_reg_reg[19]_srl32/CLK
                         clock pessimism              0.129    12.781    
                         clock uncertainty           -0.154    12.627    
    SLICE_X32Y65         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    12.110    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_92_reg_6420_pp0_iter34_reg_reg[19]_srl32
  -------------------------------------------------------------------
                         required time                         12.110    
                         arrival time                         -11.807    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_92_reg_6420_pp0_iter66_reg_reg[19]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.809ns  (logic 0.456ns (5.176%)  route 8.353ns (94.824%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.704     2.998    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_clk
    SLICE_X84Y72         FDSE                                         r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y72         FDSE (Prop_fdse_C_Q)         0.456     3.454 r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_CS_fsm_reg[0]/Q
                         net (fo=3235, routed)        8.353    11.807    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_CS_fsm_pp0_stage0
    SLICE_X32Y65         SRLC32E                                      r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_92_reg_6420_pp0_iter66_reg_reg[19]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.473    12.652    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_clk
    SLICE_X32Y65         SRLC32E                                      r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_92_reg_6420_pp0_iter66_reg_reg[19]_srl32/CLK
                         clock pessimism              0.129    12.781    
                         clock uncertainty           -0.154    12.627    
    SLICE_X32Y65         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    12.110    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_92_reg_6420_pp0_iter66_reg_reg[19]_srl32
  -------------------------------------------------------------------
                         required time                         12.110    
                         arrival time                         -11.807    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_92_reg_6420_pp0_iter98_reg_reg[19]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.809ns  (logic 0.456ns (5.176%)  route 8.353ns (94.824%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.704     2.998    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_clk
    SLICE_X84Y72         FDSE                                         r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y72         FDSE (Prop_fdse_C_Q)         0.456     3.454 r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_CS_fsm_reg[0]/Q
                         net (fo=3235, routed)        8.353    11.807    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_CS_fsm_pp0_stage0
    SLICE_X32Y65         SRLC32E                                      r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_92_reg_6420_pp0_iter98_reg_reg[19]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.473    12.652    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_clk
    SLICE_X32Y65         SRLC32E                                      r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_92_reg_6420_pp0_iter98_reg_reg[19]_srl32/CLK
                         clock pessimism              0.129    12.781    
                         clock uncertainty           -0.154    12.627    
    SLICE_X32Y65         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    12.110    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_92_reg_6420_pp0_iter98_reg_reg[19]_srl32
  -------------------------------------------------------------------
                         required time                         12.110    
                         arrival time                         -11.807    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.323ns  (required time - arrival time)
  Source:                 gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/add_ln59_reg_5470_pp0_iter128_reg_reg[3]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.791ns  (logic 0.456ns (5.187%)  route 8.335ns (94.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.704     2.998    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_clk
    SLICE_X84Y72         FDSE                                         r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y72         FDSE (Prop_fdse_C_Q)         0.456     3.454 r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_CS_fsm_reg[0]/Q
                         net (fo=3235, routed)        8.335    11.789    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_CS_fsm_pp0_stage0
    SLICE_X32Y62         SRLC32E                                      r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/add_ln59_reg_5470_pp0_iter128_reg_reg[3]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.475    12.654    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_clk
    SLICE_X32Y62         SRLC32E                                      r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/add_ln59_reg_5470_pp0_iter128_reg_reg[3]_srl32/CLK
                         clock pessimism              0.129    12.783    
                         clock uncertainty           -0.154    12.629    
    SLICE_X32Y62         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    12.112    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/add_ln59_reg_5470_pp0_iter128_reg_reg[3]_srl32
  -------------------------------------------------------------------
                         required time                         12.112    
                         arrival time                         -11.789    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (required time - arrival time)
  Source:                 gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/add_ln59_reg_5470_pp0_iter160_reg_reg[3]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.791ns  (logic 0.456ns (5.187%)  route 8.335ns (94.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.704     2.998    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_clk
    SLICE_X84Y72         FDSE                                         r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y72         FDSE (Prop_fdse_C_Q)         0.456     3.454 r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_CS_fsm_reg[0]/Q
                         net (fo=3235, routed)        8.335    11.789    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_CS_fsm_pp0_stage0
    SLICE_X32Y62         SRLC32E                                      r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/add_ln59_reg_5470_pp0_iter160_reg_reg[3]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.475    12.654    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_clk
    SLICE_X32Y62         SRLC32E                                      r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/add_ln59_reg_5470_pp0_iter160_reg_reg[3]_srl32/CLK
                         clock pessimism              0.129    12.783    
                         clock uncertainty           -0.154    12.629    
    SLICE_X32Y62         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    12.112    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/add_ln59_reg_5470_pp0_iter160_reg_reg[3]_srl32
  -------------------------------------------------------------------
                         required time                         12.112    
                         arrival time                         -11.789    
  -------------------------------------------------------------------
                         slack                                  0.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_8_reg_5995_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_8_reg_5995_pp0_iter10_reg_reg[25]_srl9/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.852%)  route 0.173ns (55.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.662     0.998    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_clk
    SLICE_X67Y100        FDRE                                         r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_8_reg_5995_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y100        FDRE (Prop_fdre_C_Q)         0.141     1.139 r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_8_reg_5995_reg[25]/Q
                         net (fo=1, routed)           0.173     1.312    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_8_reg_5995[25]
    SLICE_X66Y99         SRL16E                                       r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_8_reg_5995_pp0_iter10_reg_reg[25]_srl9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.849     1.215    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_clk
    SLICE_X66Y99         SRL16E                                       r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_8_reg_5995_pp0_iter10_reg_reg[25]_srl9/CLK
                         clock pessimism             -0.035     1.180    
    SLICE_X66Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.289    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_8_reg_5995_pp0_iter10_reg_reg[25]_srl9
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_8_reg_5995_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_8_reg_5995_pp0_iter10_reg_reg[24]_srl9/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.852%)  route 0.173ns (55.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.662     0.998    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_clk
    SLICE_X67Y100        FDRE                                         r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_8_reg_5995_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y100        FDRE (Prop_fdre_C_Q)         0.141     1.139 r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_8_reg_5995_reg[24]/Q
                         net (fo=1, routed)           0.173     1.312    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_8_reg_5995[24]
    SLICE_X66Y99         SRL16E                                       r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_8_reg_5995_pp0_iter10_reg_reg[24]_srl9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.849     1.215    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_clk
    SLICE_X66Y99         SRL16E                                       r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_8_reg_5995_pp0_iter10_reg_reg[24]_srl9/CLK
                         clock pessimism             -0.035     1.180    
    SLICE_X66Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.282    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_8_reg_5995_pp0_iter10_reg_reg[24]_srl9
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_95_reg_6435_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_95_reg_6435_pp0_iter34_reg_reg[21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.278%)  route 0.341ns (70.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.551     0.887    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_clk
    SLICE_X49Y21         FDRE                                         r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_95_reg_6435_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_95_reg_6435_reg[21]/Q
                         net (fo=1, routed)           0.341     1.368    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_95_reg_6435[21]
    SLICE_X50Y10         SRLC32E                                      r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_95_reg_6435_pp0_iter34_reg_reg[21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.823     1.189    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_clk
    SLICE_X50Y10         SRLC32E                                      r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_95_reg_6435_pp0_iter34_reg_reg[21]_srl32/CLK
                         clock pessimism             -0.035     1.154    
    SLICE_X50Y10         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.337    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_95_reg_6435_pp0_iter34_reg_reg[21]_srl32
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 gemm_i/gemm_kernel_0/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gemm_i/gemm_kernel_0/inst/gmem1_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.595     0.931    gemm_i/gemm_kernel_0/inst/gmem1_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X9Y41          FDRE                                         r  gemm_i/gemm_kernel_0/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141     1.072 r  gemm_i/gemm_kernel_0/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p1_reg[1]/Q
                         net (fo=1, routed)           0.106     1.178    gemm_i/gemm_kernel_0/inst/gmem1_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/din[1]
    RAMB18_X0Y16         RAMB18E1                                     r  gemm_i/gemm_kernel_0/inst/gmem1_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.906     1.272    gemm_i/gemm_kernel_0/inst/gmem1_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X0Y16         RAMB18E1                                     r  gemm_i/gemm_kernel_0/inst/gmem1_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKBWRCLK
                         clock pessimism             -0.283     0.989    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.155     1.144    gemm_i/gemm_kernel_0/inst/gmem1_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 gemm_i/gemm_kernel_0/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gemm_i/gemm_kernel_0/inst/gmem1_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.595     0.931    gemm_i/gemm_kernel_0/inst/gmem1_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X9Y41          FDRE                                         r  gemm_i/gemm_kernel_0/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141     1.072 r  gemm_i/gemm_kernel_0/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p1_reg[11]/Q
                         net (fo=1, routed)           0.107     1.178    gemm_i/gemm_kernel_0/inst/gmem1_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/din[11]
    RAMB18_X0Y16         RAMB18E1                                     r  gemm_i/gemm_kernel_0/inst/gmem1_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.906     1.272    gemm_i/gemm_kernel_0/inst/gmem1_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X0Y16         RAMB18E1                                     r  gemm_i/gemm_kernel_0/inst/gmem1_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKBWRCLK
                         clock pessimism             -0.283     0.989    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[11])
                                                      0.155     1.144    gemm_i/gemm_kernel_0/inst/gmem1_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_33_reg_6125_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_33_reg_6125_pp0_iter33_reg_reg[23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.608     0.944    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_clk
    SLICE_X91Y14         FDRE                                         r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_33_reg_6125_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y14         FDRE (Prop_fdre_C_Q)         0.141     1.085 r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_33_reg_6125_reg[23]/Q
                         net (fo=1, routed)           0.113     1.197    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_33_reg_6125[23]
    SLICE_X92Y13         SRLC32E                                      r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_33_reg_6125_pp0_iter33_reg_reg[23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.877     1.243    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_clk
    SLICE_X92Y13         SRLC32E                                      r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_33_reg_6125_pp0_iter33_reg_reg[23]_srl32/CLK
                         clock pessimism             -0.263     0.980    
    SLICE_X92Y13         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.163    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_33_reg_6125_pp0_iter33_reg_reg[23]_srl32
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_35_reg_6135_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_35_reg_6135_pp0_iter33_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.609     0.945    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_clk
    SLICE_X103Y16        FDRE                                         r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_35_reg_6135_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y16        FDRE (Prop_fdre_C_Q)         0.141     1.086 r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_35_reg_6135_reg[0]/Q
                         net (fo=1, routed)           0.113     1.198    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_35_reg_6135[0]
    SLICE_X104Y15        SRLC32E                                      r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_35_reg_6135_pp0_iter33_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.878     1.244    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_clk
    SLICE_X104Y15        SRLC32E                                      r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_35_reg_6135_pp0_iter33_reg_reg[0]_srl32/CLK
                         clock pessimism             -0.263     0.981    
    SLICE_X104Y15        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.164    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_35_reg_6135_pp0_iter33_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_50_reg_6210_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_50_reg_6210_pp0_iter33_reg_reg[6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.042%)  route 0.115ns (44.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.605     0.941    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_clk
    SLICE_X93Y59         FDRE                                         r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_50_reg_6210_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y59         FDRE (Prop_fdre_C_Q)         0.141     1.082 r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_50_reg_6210_reg[6]/Q
                         net (fo=1, routed)           0.115     1.197    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_50_reg_6210[6]
    SLICE_X90Y58         SRLC32E                                      r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_50_reg_6210_pp0_iter33_reg_reg[6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.875     1.241    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_clk
    SLICE_X90Y58         SRLC32E                                      r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_50_reg_6210_pp0_iter33_reg_reg[6]_srl32/CLK
                         clock pessimism             -0.264     0.977    
    SLICE_X90Y58         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.160    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_50_reg_6210_pp0_iter33_reg_reg[6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_26_reg_6090_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_26_reg_6090_pp0_iter33_reg_reg[9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.328ns
    Source Clock Delay      (SCD):    1.023ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.687     1.023    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_clk
    SLICE_X95Y110        FDRE                                         r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_26_reg_6090_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y110        FDRE (Prop_fdre_C_Q)         0.141     1.164 r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_26_reg_6090_reg[9]/Q
                         net (fo=1, routed)           0.116     1.280    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_26_reg_6090[9]
    SLICE_X98Y110        SRLC32E                                      r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_26_reg_6090_pp0_iter33_reg_reg[9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.962     1.328    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_clk
    SLICE_X98Y110        SRLC32E                                      r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_26_reg_6090_pp0_iter33_reg_reg[9]_srl32/CLK
                         clock pessimism             -0.268     1.060    
    SLICE_X98Y110        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.243    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_26_reg_6090_pp0_iter33_reg_reg[9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_92_reg_6420_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_92_reg_6420_pp0_iter34_reg_reg[18]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.557     0.893    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_clk
    SLICE_X33Y92         FDRE                                         r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_92_reg_6420_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_92_reg_6420_reg[18]/Q
                         net (fo=1, routed)           0.113     1.147    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_92_reg_6420[18]
    SLICE_X34Y91         SRLC32E                                      r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_92_reg_6420_pp0_iter34_reg_reg[18]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.824     1.190    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_clk
    SLICE_X34Y91         SRLC32E                                      r  gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_92_reg_6420_pp0_iter34_reg_reg[18]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_92_reg_6420_pp0_iter34_reg_reg[18]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y6    gemm_i/gemm_kernel_0/inst/A_block_10_U/ram0_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y7    gemm_i/gemm_kernel_0/inst/A_block_11_U/ram0_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y3    gemm_i/gemm_kernel_0/inst/A_block_12_U/ram0_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y4    gemm_i/gemm_kernel_0/inst/A_block_13_U/ram0_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y1    gemm_i/gemm_kernel_0/inst/A_block_14_U/ram0_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y7    gemm_i/gemm_kernel_0/inst/A_block_15_U/ram0_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y4    gemm_i/gemm_kernel_0/inst/A_block_1_U/ram0_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y3    gemm_i/gemm_kernel_0/inst/A_block_2_U/ram0_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y2    gemm_i/gemm_kernel_0/inst/A_block_3_U/ram0_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y3    gemm_i/gemm_kernel_0/inst/A_block_4_U/ram0_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y32    <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y32    <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y32    <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y32    <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y44   <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y44   <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y44   <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y44   <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y127  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y127  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y32    <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y32    <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y32    <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y32    <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y44   <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y44   <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y44   <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y44   <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y127  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y127  <hidden>



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.112ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.593ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.112ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 0.716ns (21.955%)  route 2.545ns (78.045%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 12.751 - 10.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.755     3.049    <hidden>
    SLICE_X17Y42         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.419     3.468 f  <hidden>
                         net (fo=1, routed)           0.752     4.220    <hidden>
    SLICE_X12Y42         LUT3 (Prop_lut3_I0_O)        0.297     4.517 f  <hidden>
                         net (fo=33, routed)          1.793     6.310    <hidden>
    SLICE_X24Y45         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.572    12.752    <hidden>
    SLICE_X24Y45         FDCE                                         r  <hidden>
                         clock pessimism              0.230    12.981    
                         clock uncertainty           -0.154    12.827    
    SLICE_X24Y45         FDCE (Recov_fdce_C_CLR)     -0.405    12.422    <hidden>
  -------------------------------------------------------------------
                         required time                         12.422    
                         arrival time                          -6.310    
  -------------------------------------------------------------------
                         slack                                  6.112    

Slack (MET) :             6.112ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 0.716ns (21.955%)  route 2.545ns (78.045%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 12.751 - 10.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.755     3.049    <hidden>
    SLICE_X17Y42         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.419     3.468 f  <hidden>
                         net (fo=1, routed)           0.752     4.220    <hidden>
    SLICE_X12Y42         LUT3 (Prop_lut3_I0_O)        0.297     4.517 f  <hidden>
                         net (fo=33, routed)          1.793     6.310    <hidden>
    SLICE_X24Y45         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.572    12.752    <hidden>
    SLICE_X24Y45         FDCE                                         r  <hidden>
                         clock pessimism              0.230    12.981    
                         clock uncertainty           -0.154    12.827    
    SLICE_X24Y45         FDCE (Recov_fdce_C_CLR)     -0.405    12.422    <hidden>
  -------------------------------------------------------------------
                         required time                         12.422    
                         arrival time                          -6.310    
  -------------------------------------------------------------------
                         slack                                  6.112    

Slack (MET) :             6.112ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 0.716ns (21.955%)  route 2.545ns (78.045%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 12.751 - 10.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.755     3.049    <hidden>
    SLICE_X17Y42         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.419     3.468 f  <hidden>
                         net (fo=1, routed)           0.752     4.220    <hidden>
    SLICE_X12Y42         LUT3 (Prop_lut3_I0_O)        0.297     4.517 f  <hidden>
                         net (fo=33, routed)          1.793     6.310    <hidden>
    SLICE_X24Y45         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.572    12.752    <hidden>
    SLICE_X24Y45         FDCE                                         r  <hidden>
                         clock pessimism              0.230    12.981    
                         clock uncertainty           -0.154    12.827    
    SLICE_X24Y45         FDCE (Recov_fdce_C_CLR)     -0.405    12.422    <hidden>
  -------------------------------------------------------------------
                         required time                         12.422    
                         arrival time                          -6.310    
  -------------------------------------------------------------------
                         slack                                  6.112    

Slack (MET) :             6.158ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 0.716ns (21.955%)  route 2.545ns (78.045%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 12.751 - 10.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.755     3.049    <hidden>
    SLICE_X17Y42         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.419     3.468 f  <hidden>
                         net (fo=1, routed)           0.752     4.220    <hidden>
    SLICE_X12Y42         LUT3 (Prop_lut3_I0_O)        0.297     4.517 f  <hidden>
                         net (fo=33, routed)          1.793     6.310    <hidden>
    SLICE_X24Y45         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.572    12.752    <hidden>
    SLICE_X24Y45         FDPE                                         r  <hidden>
                         clock pessimism              0.230    12.981    
                         clock uncertainty           -0.154    12.827    
    SLICE_X24Y45         FDPE (Recov_fdpe_C_PRE)     -0.359    12.468    <hidden>
  -------------------------------------------------------------------
                         required time                         12.468    
                         arrival time                          -6.310    
  -------------------------------------------------------------------
                         slack                                  6.158    

Slack (MET) :             6.250ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.716ns (22.928%)  route 2.407ns (77.072%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 12.751 - 10.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.755     3.049    <hidden>
    SLICE_X17Y42         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.419     3.468 f  <hidden>
                         net (fo=1, routed)           0.752     4.220    <hidden>
    SLICE_X12Y42         LUT3 (Prop_lut3_I0_O)        0.297     4.517 f  <hidden>
                         net (fo=33, routed)          1.655     6.172    <hidden>
    SLICE_X24Y44         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.572    12.752    <hidden>
    SLICE_X24Y44         FDCE                                         r  <hidden>
                         clock pessimism              0.230    12.981    
                         clock uncertainty           -0.154    12.827    
    SLICE_X24Y44         FDCE (Recov_fdce_C_CLR)     -0.405    12.422    <hidden>
  -------------------------------------------------------------------
                         required time                         12.422    
                         arrival time                          -6.172    
  -------------------------------------------------------------------
                         slack                                  6.250    

Slack (MET) :             6.250ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.716ns (22.928%)  route 2.407ns (77.072%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 12.751 - 10.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.755     3.049    <hidden>
    SLICE_X17Y42         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.419     3.468 f  <hidden>
                         net (fo=1, routed)           0.752     4.220    <hidden>
    SLICE_X12Y42         LUT3 (Prop_lut3_I0_O)        0.297     4.517 f  <hidden>
                         net (fo=33, routed)          1.655     6.172    <hidden>
    SLICE_X24Y44         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.572    12.752    <hidden>
    SLICE_X24Y44         FDCE                                         r  <hidden>
                         clock pessimism              0.230    12.981    
                         clock uncertainty           -0.154    12.827    
    SLICE_X24Y44         FDCE (Recov_fdce_C_CLR)     -0.405    12.422    <hidden>
  -------------------------------------------------------------------
                         required time                         12.422    
                         arrival time                          -6.172    
  -------------------------------------------------------------------
                         slack                                  6.250    

Slack (MET) :             6.250ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.716ns (22.928%)  route 2.407ns (77.072%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 12.751 - 10.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.755     3.049    <hidden>
    SLICE_X17Y42         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.419     3.468 f  <hidden>
                         net (fo=1, routed)           0.752     4.220    <hidden>
    SLICE_X12Y42         LUT3 (Prop_lut3_I0_O)        0.297     4.517 f  <hidden>
                         net (fo=33, routed)          1.655     6.172    <hidden>
    SLICE_X24Y44         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.572    12.752    <hidden>
    SLICE_X24Y44         FDCE                                         r  <hidden>
                         clock pessimism              0.230    12.981    
                         clock uncertainty           -0.154    12.827    
    SLICE_X24Y44         FDCE (Recov_fdce_C_CLR)     -0.405    12.422    <hidden>
  -------------------------------------------------------------------
                         required time                         12.422    
                         arrival time                          -6.172    
  -------------------------------------------------------------------
                         slack                                  6.250    

Slack (MET) :             6.250ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.716ns (22.928%)  route 2.407ns (77.072%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 12.751 - 10.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.755     3.049    <hidden>
    SLICE_X17Y42         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.419     3.468 f  <hidden>
                         net (fo=1, routed)           0.752     4.220    <hidden>
    SLICE_X12Y42         LUT3 (Prop_lut3_I0_O)        0.297     4.517 f  <hidden>
                         net (fo=33, routed)          1.655     6.172    <hidden>
    SLICE_X24Y44         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.572    12.752    <hidden>
    SLICE_X24Y44         FDCE                                         r  <hidden>
                         clock pessimism              0.230    12.981    
                         clock uncertainty           -0.154    12.827    
    SLICE_X24Y44         FDCE (Recov_fdce_C_CLR)     -0.405    12.422    <hidden>
  -------------------------------------------------------------------
                         required time                         12.422    
                         arrival time                          -6.172    
  -------------------------------------------------------------------
                         slack                                  6.250    

Slack (MET) :             6.250ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.716ns (22.928%)  route 2.407ns (77.072%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 12.751 - 10.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.755     3.049    <hidden>
    SLICE_X17Y42         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.419     3.468 f  <hidden>
                         net (fo=1, routed)           0.752     4.220    <hidden>
    SLICE_X12Y42         LUT3 (Prop_lut3_I0_O)        0.297     4.517 f  <hidden>
                         net (fo=33, routed)          1.655     6.172    <hidden>
    SLICE_X24Y44         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.572    12.752    <hidden>
    SLICE_X24Y44         FDCE                                         r  <hidden>
                         clock pessimism              0.230    12.981    
                         clock uncertainty           -0.154    12.827    
    SLICE_X24Y44         FDCE (Recov_fdce_C_CLR)     -0.405    12.422    <hidden>
  -------------------------------------------------------------------
                         required time                         12.422    
                         arrival time                          -6.172    
  -------------------------------------------------------------------
                         slack                                  6.250    

Slack (MET) :             6.250ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.716ns (22.928%)  route 2.407ns (77.072%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 12.751 - 10.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.755     3.049    <hidden>
    SLICE_X17Y42         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.419     3.468 f  <hidden>
                         net (fo=1, routed)           0.752     4.220    <hidden>
    SLICE_X12Y42         LUT3 (Prop_lut3_I0_O)        0.297     4.517 f  <hidden>
                         net (fo=33, routed)          1.655     6.172    <hidden>
    SLICE_X24Y44         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.572    12.752    <hidden>
    SLICE_X24Y44         FDCE                                         r  <hidden>
                         clock pessimism              0.230    12.981    
                         clock uncertainty           -0.154    12.827    
    SLICE_X24Y44         FDCE (Recov_fdce_C_CLR)     -0.405    12.422    <hidden>
  -------------------------------------------------------------------
                         required time                         12.422    
                         arrival time                          -6.172    
  -------------------------------------------------------------------
                         slack                                  6.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.227ns (29.929%)  route 0.531ns (70.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.257ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.625     0.961    <hidden>
    SLICE_X49Y123        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y123        FDPE (Prop_fdpe_C_Q)         0.128     1.089 f  <hidden>
                         net (fo=3, routed)           0.128     1.217    <hidden>
    SLICE_X46Y123        LUT3 (Prop_lut3_I2_O)        0.099     1.316 f  <hidden>
                         net (fo=32, routed)          0.404     1.719    <hidden>
    SLICE_X52Y126        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.891     1.257    <hidden>
    SLICE_X52Y126        FDCE                                         r  <hidden>
                         clock pessimism             -0.039     1.218    
    SLICE_X52Y126        FDCE (Remov_fdce_C_CLR)     -0.092     1.126    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.227ns (29.929%)  route 0.531ns (70.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.257ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.625     0.961    <hidden>
    SLICE_X49Y123        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y123        FDPE (Prop_fdpe_C_Q)         0.128     1.089 f  <hidden>
                         net (fo=3, routed)           0.128     1.217    <hidden>
    SLICE_X46Y123        LUT3 (Prop_lut3_I2_O)        0.099     1.316 f  <hidden>
                         net (fo=32, routed)          0.404     1.719    <hidden>
    SLICE_X52Y126        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.891     1.257    <hidden>
    SLICE_X52Y126        FDCE                                         r  <hidden>
                         clock pessimism             -0.039     1.218    
    SLICE_X52Y126        FDCE (Remov_fdce_C_CLR)     -0.092     1.126    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.227ns (29.929%)  route 0.531ns (70.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.257ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.625     0.961    <hidden>
    SLICE_X49Y123        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y123        FDPE (Prop_fdpe_C_Q)         0.128     1.089 f  <hidden>
                         net (fo=3, routed)           0.128     1.217    <hidden>
    SLICE_X46Y123        LUT3 (Prop_lut3_I2_O)        0.099     1.316 f  <hidden>
                         net (fo=32, routed)          0.404     1.719    <hidden>
    SLICE_X52Y126        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.891     1.257    <hidden>
    SLICE_X52Y126        FDCE                                         r  <hidden>
                         clock pessimism             -0.039     1.218    
    SLICE_X52Y126        FDCE (Remov_fdce_C_CLR)     -0.092     1.126    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.227ns (29.929%)  route 0.531ns (70.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.257ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.625     0.961    <hidden>
    SLICE_X49Y123        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y123        FDPE (Prop_fdpe_C_Q)         0.128     1.089 f  <hidden>
                         net (fo=3, routed)           0.128     1.217    <hidden>
    SLICE_X46Y123        LUT3 (Prop_lut3_I2_O)        0.099     1.316 f  <hidden>
                         net (fo=32, routed)          0.404     1.719    <hidden>
    SLICE_X52Y126        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.891     1.257    <hidden>
    SLICE_X52Y126        FDCE                                         r  <hidden>
                         clock pessimism             -0.039     1.218    
    SLICE_X52Y126        FDCE (Remov_fdce_C_CLR)     -0.092     1.126    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.227ns (29.929%)  route 0.531ns (70.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.257ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.625     0.961    <hidden>
    SLICE_X49Y123        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y123        FDPE (Prop_fdpe_C_Q)         0.128     1.089 f  <hidden>
                         net (fo=3, routed)           0.128     1.217    <hidden>
    SLICE_X46Y123        LUT3 (Prop_lut3_I2_O)        0.099     1.316 f  <hidden>
                         net (fo=32, routed)          0.404     1.719    <hidden>
    SLICE_X52Y126        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.891     1.257    <hidden>
    SLICE_X52Y126        FDCE                                         r  <hidden>
                         clock pessimism             -0.039     1.218    
    SLICE_X52Y126        FDCE (Remov_fdce_C_CLR)     -0.092     1.126    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.186ns (24.135%)  route 0.585ns (75.865%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.621     0.957    <hidden>
    SLICE_X51Y124        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.141     1.098 f  <hidden>
                         net (fo=2, routed)           0.252     1.350    <hidden>
    SLICE_X46Y123        LUT3 (Prop_lut3_I0_O)        0.045     1.395 f  <hidden>
                         net (fo=32, routed)          0.333     1.728    <hidden>
    SLICE_X49Y127        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.897     1.263    <hidden>
    SLICE_X49Y127        FDCE                                         r  <hidden>
                         clock pessimism             -0.039     1.224    
    SLICE_X49Y127        FDCE (Remov_fdce_C_CLR)     -0.092     1.132    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.132    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.186ns (24.135%)  route 0.585ns (75.865%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.621     0.957    <hidden>
    SLICE_X51Y124        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.141     1.098 f  <hidden>
                         net (fo=2, routed)           0.252     1.350    <hidden>
    SLICE_X46Y123        LUT3 (Prop_lut3_I0_O)        0.045     1.395 f  <hidden>
                         net (fo=32, routed)          0.333     1.728    <hidden>
    SLICE_X49Y127        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.897     1.263    <hidden>
    SLICE_X49Y127        FDCE                                         r  <hidden>
                         clock pessimism             -0.039     1.224    
    SLICE_X49Y127        FDCE (Remov_fdce_C_CLR)     -0.092     1.132    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.132    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.186ns (24.135%)  route 0.585ns (75.865%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.621     0.957    <hidden>
    SLICE_X51Y124        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.141     1.098 f  <hidden>
                         net (fo=2, routed)           0.252     1.350    <hidden>
    SLICE_X46Y123        LUT3 (Prop_lut3_I0_O)        0.045     1.395 f  <hidden>
                         net (fo=32, routed)          0.333     1.728    <hidden>
    SLICE_X49Y127        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.897     1.263    <hidden>
    SLICE_X49Y127        FDCE                                         r  <hidden>
                         clock pessimism             -0.039     1.224    
    SLICE_X49Y127        FDCE (Remov_fdce_C_CLR)     -0.092     1.132    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.132    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.186ns (24.135%)  route 0.585ns (75.865%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.621     0.957    <hidden>
    SLICE_X51Y124        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.141     1.098 f  <hidden>
                         net (fo=2, routed)           0.252     1.350    <hidden>
    SLICE_X46Y123        LUT3 (Prop_lut3_I0_O)        0.045     1.395 f  <hidden>
                         net (fo=32, routed)          0.333     1.728    <hidden>
    SLICE_X49Y127        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.897     1.263    <hidden>
    SLICE_X49Y127        FDCE                                         r  <hidden>
                         clock pessimism             -0.039     1.224    
    SLICE_X49Y127        FDCE (Remov_fdce_C_CLR)     -0.092     1.132    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.132    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.186ns (24.135%)  route 0.585ns (75.865%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.621     0.957    <hidden>
    SLICE_X51Y124        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.141     1.098 f  <hidden>
                         net (fo=2, routed)           0.252     1.350    <hidden>
    SLICE_X46Y123        LUT3 (Prop_lut3_I0_O)        0.045     1.395 f  <hidden>
                         net (fo=32, routed)          0.333     1.728    <hidden>
    SLICE_X49Y127        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.897     1.263    <hidden>
    SLICE_X49Y127        FDCE                                         r  <hidden>
                         clock pessimism             -0.039     1.224    
    SLICE_X49Y127        FDCE (Remov_fdce_C_CLR)     -0.092     1.132    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.132    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.595    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gemm_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            gemm_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.407ns  (logic 0.124ns (3.640%)  route 3.283ns (96.360%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  gemm_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.008     1.008    gemm_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X26Y90         LUT1 (Prop_lut1_I0_O)        0.124     1.132 r  gemm_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           2.275     3.407    gemm_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X27Y146        FDRE                                         r  gemm_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.695     2.874    gemm_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X27Y146        FDRE                                         r  gemm_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gemm_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            gemm_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.297ns  (logic 0.045ns (3.470%)  route 1.252ns (96.530%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  gemm_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.296     0.296    gemm_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X26Y90         LUT1 (Prop_lut1_I0_O)        0.045     0.341 r  gemm_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.956     1.297    gemm_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X27Y146        FDRE                                         r  gemm_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.929     1.295    gemm_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X27Y146        FDRE                                         r  gemm_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gemm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.695ns  (logic 0.580ns (8.663%)  route 6.115ns (91.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.815ns
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.699     2.993    gemm_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y55         FDRE                                         r  gemm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  gemm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          4.005     7.454    gemm_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X28Y130        LUT1 (Prop_lut1_I0_O)        0.124     7.578 f  gemm_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=75, routed)          2.110     9.688    <hidden>
    SLICE_X49Y123        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.636     2.815    <hidden>
    SLICE_X49Y123        FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 gemm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.695ns  (logic 0.580ns (8.663%)  route 6.115ns (91.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.815ns
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.699     2.993    gemm_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y55         FDRE                                         r  gemm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  gemm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          4.005     7.454    gemm_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X28Y130        LUT1 (Prop_lut1_I0_O)        0.124     7.578 f  gemm_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=75, routed)          2.110     9.688    <hidden>
    SLICE_X49Y123        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.636     2.815    <hidden>
    SLICE_X49Y123        FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 gemm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.660ns  (logic 0.580ns (8.708%)  route 6.080ns (91.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.699     2.993    gemm_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y55         FDRE                                         r  gemm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456     3.449 f  gemm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          4.999     8.448    gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X28Y129        LUT1 (Prop_lut1_I0_O)        0.124     8.572 r  gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           1.081     9.653    gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X27Y142        FDRE                                         r  gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.694     2.873    gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X27Y142        FDRE                                         r  gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gemm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.912ns  (logic 0.580ns (9.810%)  route 5.332ns (90.190%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.699     2.993    gemm_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y55         FDRE                                         r  gemm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  gemm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          4.005     7.454    gemm_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X28Y130        LUT1 (Prop_lut1_I0_O)        0.124     7.578 f  gemm_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=75, routed)          1.327     8.905    <hidden>
    SLICE_X37Y134        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.647     2.826    <hidden>
    SLICE_X37Y134        FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 gemm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.912ns  (logic 0.580ns (9.810%)  route 5.332ns (90.190%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.699     2.993    gemm_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y55         FDRE                                         r  gemm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  gemm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          4.005     7.454    gemm_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X28Y130        LUT1 (Prop_lut1_I0_O)        0.124     7.578 f  gemm_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=75, routed)          1.327     8.905    <hidden>
    SLICE_X37Y134        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.647     2.826    <hidden>
    SLICE_X37Y134        FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.356ns  (logic 0.609ns (11.371%)  route 4.747ns (88.629%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.887     3.181    gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X27Y143        FDRE                                         r  gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_fdre_C_Q)         0.456     3.637 r  gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           3.786     7.423    <hidden>
    SLICE_X52Y94         LUT1 (Prop_lut1_I0_O)        0.153     7.576 f  <hidden>
                         net (fo=3, routed)           0.961     8.537    <hidden>
    SLICE_X52Y93         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.466     2.645    <hidden>
    SLICE_X52Y93         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.356ns  (logic 0.609ns (11.371%)  route 4.747ns (88.629%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.887     3.181    gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X27Y143        FDRE                                         r  gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_fdre_C_Q)         0.456     3.637 r  gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           3.786     7.423    <hidden>
    SLICE_X52Y94         LUT1 (Prop_lut1_I0_O)        0.153     7.576 f  <hidden>
                         net (fo=3, routed)           0.961     8.537    <hidden>
    SLICE_X52Y93         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.466     2.645    <hidden>
    SLICE_X52Y93         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.356ns  (logic 0.609ns (11.371%)  route 4.747ns (88.629%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.887     3.181    gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X27Y143        FDRE                                         r  gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_fdre_C_Q)         0.456     3.637 r  gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           3.786     7.423    <hidden>
    SLICE_X52Y94         LUT1 (Prop_lut1_I0_O)        0.153     7.576 f  <hidden>
                         net (fo=3, routed)           0.961     8.537    <hidden>
    SLICE_X52Y93         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.466     2.645    <hidden>
    SLICE_X52Y93         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.947ns  (logic 0.580ns (11.725%)  route 4.367ns (88.275%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.887     3.181    gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X27Y143        FDRE                                         r  gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_fdre_C_Q)         0.456     3.637 r  gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           3.786     7.423    <hidden>
    SLICE_X52Y94         LUT1 (Prop_lut1_I0_O)        0.124     7.547 f  <hidden>
                         net (fo=3, routed)           0.581     8.128    <hidden>
    SLICE_X52Y94         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.466     2.645    <hidden>
    SLICE_X52Y94         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.947ns  (logic 0.580ns (11.725%)  route 4.367ns (88.275%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.887     3.181    gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X27Y143        FDRE                                         r  gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_fdre_C_Q)         0.456     3.637 r  gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           3.786     7.423    <hidden>
    SLICE_X52Y94         LUT1 (Prop_lut1_I0_O)        0.124     7.547 f  <hidden>
                         net (fo=3, routed)           0.581     8.128    <hidden>
    SLICE_X52Y94         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.466     2.645    <hidden>
    SLICE_X52Y94         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.072ns  (logic 0.186ns (17.349%)  route 0.886ns (82.651%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.655     0.991    gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X27Y143        FDRE                                         r  gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_fdre_C_Q)         0.141     1.132 r  gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.711     1.843    <hidden>
    SLICE_X28Y118        LUT1 (Prop_lut1_I0_O)        0.045     1.888 f  <hidden>
                         net (fo=3, routed)           0.175     2.063    <hidden>
    SLICE_X29Y117        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.922     1.288    <hidden>
    SLICE_X29Y117        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.072ns  (logic 0.186ns (17.349%)  route 0.886ns (82.651%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.655     0.991    gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X27Y143        FDRE                                         r  gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_fdre_C_Q)         0.141     1.132 r  gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.711     1.843    <hidden>
    SLICE_X28Y118        LUT1 (Prop_lut1_I0_O)        0.045     1.888 f  <hidden>
                         net (fo=3, routed)           0.175     2.063    <hidden>
    SLICE_X29Y117        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.922     1.288    <hidden>
    SLICE_X29Y117        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.072ns  (logic 0.186ns (17.349%)  route 0.886ns (82.651%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.655     0.991    gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X27Y143        FDRE                                         r  gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_fdre_C_Q)         0.141     1.132 r  gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.711     1.843    <hidden>
    SLICE_X28Y118        LUT1 (Prop_lut1_I0_O)        0.045     1.888 f  <hidden>
                         net (fo=3, routed)           0.175     2.063    <hidden>
    SLICE_X29Y117        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.922     1.288    <hidden>
    SLICE_X29Y117        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.077ns  (logic 0.185ns (17.171%)  route 0.892ns (82.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.655     0.991    gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X27Y143        FDRE                                         r  gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_fdre_C_Q)         0.141     1.132 r  gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.711     1.843    <hidden>
    SLICE_X28Y118        LUT1 (Prop_lut1_I0_O)        0.044     1.887 f  <hidden>
                         net (fo=3, routed)           0.181     2.068    <hidden>
    SLICE_X28Y118        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.921     1.287    <hidden>
    SLICE_X28Y118        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.077ns  (logic 0.185ns (17.171%)  route 0.892ns (82.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.655     0.991    gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X27Y143        FDRE                                         r  gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_fdre_C_Q)         0.141     1.132 r  gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.711     1.843    <hidden>
    SLICE_X28Y118        LUT1 (Prop_lut1_I0_O)        0.044     1.887 f  <hidden>
                         net (fo=3, routed)           0.181     2.068    <hidden>
    SLICE_X28Y118        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.921     1.287    <hidden>
    SLICE_X28Y118        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.077ns  (logic 0.185ns (17.171%)  route 0.892ns (82.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.655     0.991    gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X27Y143        FDRE                                         r  gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_fdre_C_Q)         0.141     1.132 r  gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.711     1.843    <hidden>
    SLICE_X28Y118        LUT1 (Prop_lut1_I0_O)        0.044     1.887 f  <hidden>
                         net (fo=3, routed)           0.181     2.068    <hidden>
    SLICE_X28Y118        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.921     1.287    <hidden>
    SLICE_X28Y118        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.188ns  (logic 0.186ns (15.658%)  route 1.002ns (84.342%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.290ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.655     0.991    gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X27Y143        FDRE                                         r  gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_fdre_C_Q)         0.141     1.132 r  gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.883     2.015    <hidden>
    SLICE_X31Y115        LUT1 (Prop_lut1_I0_O)        0.045     2.060 f  <hidden>
                         net (fo=3, routed)           0.119     2.179    <hidden>
    SLICE_X31Y115        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.924     1.290    <hidden>
    SLICE_X31Y115        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.188ns  (logic 0.186ns (15.658%)  route 1.002ns (84.342%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.290ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.655     0.991    gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X27Y143        FDRE                                         r  gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_fdre_C_Q)         0.141     1.132 r  gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.883     2.015    <hidden>
    SLICE_X31Y115        LUT1 (Prop_lut1_I0_O)        0.045     2.060 f  <hidden>
                         net (fo=3, routed)           0.119     2.179    <hidden>
    SLICE_X31Y115        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.924     1.290    <hidden>
    SLICE_X31Y115        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.188ns  (logic 0.186ns (15.658%)  route 1.002ns (84.342%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.290ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.655     0.991    gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X27Y143        FDRE                                         r  gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_fdre_C_Q)         0.141     1.132 r  gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.883     2.015    <hidden>
    SLICE_X31Y115        LUT1 (Prop_lut1_I0_O)        0.045     2.060 f  <hidden>
                         net (fo=3, routed)           0.119     2.179    <hidden>
    SLICE_X31Y115        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.924     1.290    <hidden>
    SLICE_X31Y115        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.201ns  (logic 0.185ns (15.409%)  route 1.016ns (84.591%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.290ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.655     0.991    gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X27Y143        FDRE                                         r  gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_fdre_C_Q)         0.141     1.132 r  gemm_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.834     1.966    <hidden>
    SLICE_X28Y115        LUT1 (Prop_lut1_I0_O)        0.044     2.010 f  <hidden>
                         net (fo=3, routed)           0.181     2.192    <hidden>
    SLICE_X28Y115        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       0.924     1.290    <hidden>
    SLICE_X28Y115        FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay           960 Endpoints
Min Delay           960 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y9           DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.056     0.056    <hidden>
    DSP48_X4Y10          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.700     2.879    <hidden>
    DSP48_X4Y10          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y9           DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.056     0.056    <hidden>
    DSP48_X4Y10          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.700     2.879    <hidden>
    DSP48_X4Y10          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y9           DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.056     0.056    <hidden>
    DSP48_X4Y10          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.700     2.879    <hidden>
    DSP48_X4Y10          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y9           DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.056     0.056    <hidden>
    DSP48_X4Y10          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.700     2.879    <hidden>
    DSP48_X4Y10          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y9           DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.056     0.056    <hidden>
    DSP48_X4Y10          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.700     2.879    <hidden>
    DSP48_X4Y10          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y9           DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.056     0.056    <hidden>
    DSP48_X4Y10          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.700     2.879    <hidden>
    DSP48_X4Y10          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y9           DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.056     0.056    <hidden>
    DSP48_X4Y10          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.700     2.879    <hidden>
    DSP48_X4Y10          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y9           DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.056     0.056    <hidden>
    DSP48_X4Y10          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.700     2.879    <hidden>
    DSP48_X4Y10          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y9           DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.056     0.056    <hidden>
    DSP48_X4Y10          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.700     2.879    <hidden>
    DSP48_X4Y10          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y9           DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.056     0.056    <hidden>
    DSP48_X4Y10          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.700     2.879    <hidden>
    DSP48_X4Y10          DSP48E1                                      r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X0Y2           DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.847     3.141    <hidden>
    DSP48_X0Y2           DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X0Y2           DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.847     3.141    <hidden>
    DSP48_X0Y2           DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X0Y2           DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.847     3.141    <hidden>
    DSP48_X0Y2           DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X0Y2           DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.847     3.141    <hidden>
    DSP48_X0Y2           DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X0Y2           DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.847     3.141    <hidden>
    DSP48_X0Y2           DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X0Y2           DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.847     3.141    <hidden>
    DSP48_X0Y2           DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X0Y2           DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.847     3.141    <hidden>
    DSP48_X0Y2           DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X0Y2           DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.847     3.141    <hidden>
    DSP48_X0Y2           DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X0Y2           DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.847     3.141    <hidden>
    DSP48_X0Y2           DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X0Y2           DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gemm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gemm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gemm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46126, routed)       1.847     3.141    <hidden>
    DSP48_X0Y2           DSP48E1                                      r  <hidden>





