INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'Data_Mem'...
WARNING:sim - A core named 'Data_Mem' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'Data_Mem'...
Delivering associated files for 'Data_Mem'...
Delivering EJava files for 'Data_Mem'...
Generating implementation netlist for 'Data_Mem'...
INFO:sim - Pre-processing HDL files for 'Data_Mem'...
Running synthesis for 'Data_Mem'
Running ngcbuild...
Writing VHO instantiation template for 'Data_Mem'...
Writing VHDL behavioral simulation model for 'Data_Mem'...
WARNING:sim - Overwriting existing file
   Z:/UMDRISC_P1/writeback/tmp/_cg/Data_Mem/doc/blk_mem_gen_v7_3_vinfo.html with
   file from view xilinx_documentation
Delivered 1 file into directory Z:/UMDRISC_P1/writeback/tmp/_cg/Data_Mem
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'Data_Mem'...
Generating metadata file...
Regenerating ISE project file for 'Data_Mem'...
Generating ISE project...
XCO file found: Data_Mem.xco
XMDF file found: Data_Mem_xmdf.tcl
Adding Z:/UMDRISC_P1/writeback/tmp/_cg/Data_Mem.asy -view all -origin_type
imported
Adding Z:/UMDRISC_P1/writeback/tmp/_cg/Data_Mem.ngc -view all -origin_type
created
Checking file "Z:/UMDRISC_P1/writeback/tmp/_cg/Data_Mem.ngc" for project device
match ...
File "Z:/UMDRISC_P1/writeback/tmp/_cg/Data_Mem.ngc" device information matches
project device.
Adding Z:/UMDRISC_P1/writeback/tmp/_cg/Data_Mem.sym -view all -origin_type
imported
Adding Z:/UMDRISC_P1/writeback/tmp/_cg/Data_Mem.vhd -view all -origin_type
created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "Z:/UMDRISC_P1/writeback/tmp/_cg/Data_Mem.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding Z:/UMDRISC_P1/writeback/tmp/_cg/Data_Mem.vho -view all -origin_type
imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/Data_Mem"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'Data_Mem'.
