# 16RISC-CPU

This project is a 16-bit RISC Harvard-architecture CPU.

## References
1. C. Venkatesan, M. T. Sulthana, M. G. Sumithra and M. Suriya, "Design of a 16-Bit Harvard Structure RISC Processor in Cadence 45nm Technology," 2019 5th International Conference on Advanced Computing & Communication Systems (ICACCS), 2019, pp. 173-178, doi: 10.1109/ICACCS.2019.8728479.
2. A. Morlan, "Building an 8-bit CPU on an FPGA", 2021. https://austinmorlan.com/posts/8bit_breadboard_fpga/
3. FPGA4Student, "Verilog Code for 16-bit RISC Processor", n.d. https://www.fpga4student.com/2017/04/verilog-code-for-16-bit-risc-processor.html
