<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3623" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3623{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3623{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3623{left:580px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3623{left:70px;bottom:1083px;letter-spacing:0.14px;}
#t5_3623{left:152px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_3623{left:70px;bottom:1059px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t7_3623{left:688px;bottom:1065px;}
#t8_3623{left:704px;bottom:1059px;letter-spacing:-0.31px;}
#t9_3623{left:738px;bottom:1065px;}
#ta_3623{left:753px;bottom:1059px;letter-spacing:-0.13px;}
#tb_3623{left:70px;bottom:1042px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#tc_3623{left:773px;bottom:1040px;}
#td_3623{left:70px;bottom:1025px;letter-spacing:-0.25px;word-spacing:-0.43px;}
#te_3623{left:70px;bottom:1001px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tf_3623{left:586px;bottom:1001px;letter-spacing:-0.21px;}
#tg_3623{left:675px;bottom:1001px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#th_3623{left:70px;bottom:984px;letter-spacing:-0.14px;word-spacing:0.06px;}
#ti_3623{left:213px;bottom:939px;letter-spacing:0.12px;word-spacing:0.02px;}
#tj_3623{left:308px;bottom:939px;letter-spacing:0.13px;word-spacing:-0.02px;}
#tk_3623{left:74px;bottom:920px;letter-spacing:-0.13px;}
#tl_3623{left:204px;bottom:920px;letter-spacing:-0.12px;word-spacing:-0.2px;}
#tm_3623{left:258px;bottom:920px;letter-spacing:-0.11px;word-spacing:0.05px;}
#tn_3623{left:420px;bottom:920px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#to_3623{left:74px;bottom:897px;letter-spacing:-0.13px;}
#tp_3623{left:171px;bottom:903px;}
#tq_3623{left:204px;bottom:897px;letter-spacing:-0.11px;}
#tr_3623{left:258px;bottom:897px;letter-spacing:-0.15px;}
#ts_3623{left:420px;bottom:897px;letter-spacing:-0.13px;}
#tt_3623{left:74px;bottom:874px;letter-spacing:-0.11px;word-spacing:-0.09px;}
#tu_3623{left:204px;bottom:874px;letter-spacing:-0.11px;}
#tv_3623{left:258px;bottom:874px;letter-spacing:-0.11px;}
#tw_3623{left:258px;bottom:857px;letter-spacing:-0.12px;}
#tx_3623{left:420px;bottom:874px;letter-spacing:-0.12px;}
#ty_3623{left:420px;bottom:852px;letter-spacing:-0.11px;}
#tz_3623{left:420px;bottom:831px;letter-spacing:-0.12px;}
#t10_3623{left:420px;bottom:810px;letter-spacing:-0.12px;}
#t11_3623{left:420px;bottom:788px;letter-spacing:-0.12px;}
#t12_3623{left:420px;bottom:767px;letter-spacing:-0.11px;}
#t13_3623{left:420px;bottom:745px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t14_3623{left:420px;bottom:724px;letter-spacing:-0.12px;}
#t15_3623{left:420px;bottom:703px;letter-spacing:-0.12px;}
#t16_3623{left:420px;bottom:681px;letter-spacing:-0.12px;}
#t17_3623{left:420px;bottom:660px;letter-spacing:-0.12px;}
#t18_3623{left:420px;bottom:639px;letter-spacing:-0.12px;}
#t19_3623{left:420px;bottom:617px;letter-spacing:-0.12px;}
#t1a_3623{left:420px;bottom:596px;letter-spacing:-0.11px;}
#t1b_3623{left:420px;bottom:574px;letter-spacing:-0.12px;}
#t1c_3623{left:420px;bottom:553px;letter-spacing:-0.12px;}
#t1d_3623{left:420px;bottom:532px;letter-spacing:-0.13px;}
#t1e_3623{left:420px;bottom:510px;letter-spacing:-0.12px;}
#t1f_3623{left:420px;bottom:489px;letter-spacing:-0.12px;}
#t1g_3623{left:420px;bottom:467px;letter-spacing:-0.12px;}
#t1h_3623{left:420px;bottom:446px;letter-spacing:-0.12px;}
#t1i_3623{left:420px;bottom:425px;letter-spacing:-0.12px;}
#t1j_3623{left:420px;bottom:403px;letter-spacing:-0.12px;}
#t1k_3623{left:420px;bottom:382px;letter-spacing:-0.12px;}
#t1l_3623{left:420px;bottom:360px;letter-spacing:-0.12px;}
#t1m_3623{left:420px;bottom:344px;letter-spacing:-0.12px;}
#t1n_3623{left:420px;bottom:322px;letter-spacing:-0.12px;}
#t1o_3623{left:420px;bottom:301px;letter-spacing:-0.12px;}
#t1p_3623{left:420px;bottom:279px;letter-spacing:-0.12px;}
#t1q_3623{left:420px;bottom:258px;letter-spacing:-0.12px;}
#t1r_3623{left:420px;bottom:237px;letter-spacing:-0.12px;}
#t1s_3623{left:420px;bottom:215px;letter-spacing:-0.12px;}
#t1t_3623{left:420px;bottom:194px;letter-spacing:-0.11px;}
#t1u_3623{left:420px;bottom:173px;letter-spacing:-0.14px;}
#t1v_3623{left:420px;bottom:151px;letter-spacing:-0.14px;}
#t1w_3623{left:420px;bottom:130px;letter-spacing:-0.14px;}

.s1_3623{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3623{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3623{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3623{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3623{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_3623{font-size:18px;font-family:Symbol_b5z;color:#000;}
.s7_3623{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s8_3623{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_3623{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.sa_3623{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.sb_3623{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3623" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3623Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3623" style="-webkit-user-select: none;"><object width="935" height="1210" data="3623/3623.svg" type="image/svg+xml" id="pdf3623" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3623" class="t s1_3623">Vol. 3B </span><span id="t2_3623" class="t s1_3623">17-41 </span>
<span id="t3_3623" class="t s2_3623">INTERPRETING MACHINE CHECK ERROR CODES </span>
<span id="t4_3623" class="t s3_3623">17.13.3 </span><span id="t5_3623" class="t s3_3623">Integrated Memory Controller Machine Check Errors </span>
<span id="t6_3623" class="t s4_3623">MC error codes associated with integrated memory controllers for the 4th generation Intel </span>
<span id="t7_3623" class="t s5_3623">® </span>
<span id="t8_3623" class="t s4_3623">Xeon </span>
<span id="t9_3623" class="t s5_3623">® </span>
<span id="ta_3623" class="t s4_3623">Scalable </span>
<span id="tb_3623" class="t s4_3623">Processor Family based on Sapphire Rapids microarchitecture are reported in the IA32_MC13_STATUS</span><span id="tc_3623" class="t s6_3623">− </span>
<span id="td_3623" class="t s4_3623">IA32_MC20_STATUS MSRs. </span>
<span id="te_3623" class="t s4_3623">The supported error codes follow the architectural MCACOD definition type </span><span id="tf_3623" class="t s7_3623">1MMMCCCC</span><span id="tg_3623" class="t s4_3623">; see Chapter 16, </span>
<span id="th_3623" class="t s4_3623">“Machine-Check Architecture.” </span>
<span id="ti_3623" class="t s8_3623">Table 17-42. </span><span id="tj_3623" class="t s8_3623">Intel IMC MC Error Codes for IA32_MCi_STATUS (i= 13—20) </span>
<span id="tk_3623" class="t s9_3623">Type </span><span id="tl_3623" class="t s9_3623">Bit No. </span><span id="tm_3623" class="t s9_3623">Bit Function </span><span id="tn_3623" class="t s9_3623">Bit Description </span>
<span id="to_3623" class="t sa_3623">MCA Error Codes </span>
<span id="tp_3623" class="t sb_3623">1 </span>
<span id="tq_3623" class="t sa_3623">15:0 </span><span id="tr_3623" class="t sa_3623">MCACOD </span><span id="ts_3623" class="t sa_3623">Memory Controller error format: 0000 0000 1MMM CCCC </span>
<span id="tt_3623" class="t sa_3623">Model Specific Errors </span><span id="tu_3623" class="t sa_3623">31:16 </span><span id="tv_3623" class="t sa_3623">Reserved, except for the </span>
<span id="tw_3623" class="t sa_3623">following </span>
<span id="tx_3623" class="t sa_3623">0001H: Address parity error. </span>
<span id="ty_3623" class="t sa_3623">0002H: Data parity error. </span>
<span id="tz_3623" class="t sa_3623">0003H: Data ECC error. </span>
<span id="t10_3623" class="t sa_3623">0004H: Data byte enable parity error. </span>
<span id="t11_3623" class="t sa_3623">0007H: Transaction ID parity error. </span>
<span id="t12_3623" class="t sa_3623">0008H: Corrected patrol scrub error. </span>
<span id="t13_3623" class="t sa_3623">0010H: Uncorrected patrol scrub error. </span>
<span id="t14_3623" class="t sa_3623">0020H: Corrected spare error. </span>
<span id="t15_3623" class="t sa_3623">0040H: Uncorrected spare error. </span>
<span id="t16_3623" class="t sa_3623">0080H: Corrected read error. </span>
<span id="t17_3623" class="t sa_3623">00A0H: Uncorrected read error. </span>
<span id="t18_3623" class="t sa_3623">00C0H: Uncorrected metadata. </span>
<span id="t19_3623" class="t sa_3623">0100H: WDB read parity error. </span>
<span id="t1a_3623" class="t sa_3623">0108H: DDR link failure. </span>
<span id="t1b_3623" class="t sa_3623">0200H: DDR5 command / address parity error. </span>
<span id="t1c_3623" class="t sa_3623">0400H: RPQ0 parity (primary) error. </span>
<span id="t1d_3623" class="t sa_3623">0800H: DDR-T bad request. </span>
<span id="t1e_3623" class="t sa_3623">0801H: DDR Data response to an invalid entry. </span>
<span id="t1f_3623" class="t sa_3623">0802H: DDR data response to an entry not expecting data. </span>
<span id="t1g_3623" class="t sa_3623">0803H: DDR5 completion to an invalid entry. </span>
<span id="t1h_3623" class="t sa_3623">0804H: DDR-T completion to an invalid entry. </span>
<span id="t1i_3623" class="t sa_3623">0805H: DDR data/completion FIFO overflow. </span>
<span id="t1j_3623" class="t sa_3623">0806H: DDR-T ERID correctable parity error. </span>
<span id="t1k_3623" class="t sa_3623">0807H: DDR-T ERID uncorrectable error. </span>
<span id="t1l_3623" class="t sa_3623">0808H: DDR-T interrupt received while outstanding interrupt was not </span>
<span id="t1m_3623" class="t sa_3623">ACKed. </span>
<span id="t1n_3623" class="t sa_3623">0809H: ERID FIFO overflow. </span>
<span id="t1o_3623" class="t sa_3623">080AH: DDR-T error on FNV write credits. </span>
<span id="t1p_3623" class="t sa_3623">080BH: DDR-T error on FNV read credits. </span>
<span id="t1q_3623" class="t sa_3623">080CH: DDR-T scheduler error. </span>
<span id="t1r_3623" class="t sa_3623">080DH: DDR-T FNV error event. </span>
<span id="t1s_3623" class="t sa_3623">080EH: DDR-T FNV thermal event. </span>
<span id="t1t_3623" class="t sa_3623">080FH: CMI packet while idle. </span>
<span id="t1u_3623" class="t sa_3623">0810H: DDR_T_RPQ_REQ_PARITY_ERR. </span>
<span id="t1v_3623" class="t sa_3623">0811H: DDR_T_WPQ_REQ_PARITY_ERR. </span>
<span id="t1w_3623" class="t sa_3623">0812H: 2LM_NMFILLWR_CAM_ERR. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
