#ifndef __MDP_REG_WDMA_H__
#define __MDP_REG_WDMA_H__

#include "mmsys_reg_base.h"

#define WDMA_INTEN              (MDP_WDMA_BASE + 0x0 )
#define WDMA_INTSTA             (MDP_WDMA_BASE + 0x4 )
#define WDMA_EN                 (MDP_WDMA_BASE + 0x8 )
#define WDMA_RST                (MDP_WDMA_BASE + 0xC )
#define WDMA_SMI_CON            (MDP_WDMA_BASE + 0x10)
#define WDMA_CFG                (MDP_WDMA_BASE + 0x14)
#define WDMA_SRC_SIZE           (MDP_WDMA_BASE + 0x18)
#define WDMA_CLIP_SIZE          (MDP_WDMA_BASE + 0x1C)
#define WDMA_CLIP_COORD         (MDP_WDMA_BASE + 0x20)
#define WDMA_DST_ADDR           (MDP_WDMA_BASE + 0xF00)
#define WDMA_DST_W_IN_BYTE      (MDP_WDMA_BASE + 0x28)
#define WDMA_ALPHA              (MDP_WDMA_BASE + 0x2C)
#define WDMA_BUF_CON1           (MDP_WDMA_BASE + 0x38)
#define WDMA_BUF_CON2           (MDP_WDMA_BASE + 0x3C)
#define WDMA_C00                (MDP_WDMA_BASE + 0x40)
#define WDMA_C02                (MDP_WDMA_BASE + 0x44)
#define WDMA_C10                (MDP_WDMA_BASE + 0x48)
#define WDMA_C12                (MDP_WDMA_BASE + 0x4C)
#define WDMA_C20                (MDP_WDMA_BASE + 0x50)
#define WDMA_C22                (MDP_WDMA_BASE + 0x54)
#define WDMA_PRE_ADD0           (MDP_WDMA_BASE + 0x58)
#define WDMA_PRE_ADD2           (MDP_WDMA_BASE + 0x5C)
#define WDMA_POST_ADD0          (MDP_WDMA_BASE + 0x60)
#define WDMA_POST_ADD2          (MDP_WDMA_BASE + 0x64)
#define WDMA_DST_U_ADDR         (MDP_WDMA_BASE + 0xF04)
#define WDMA_DST_V_ADDR         (MDP_WDMA_BASE + 0xF08)
#define WDMA_DST_UV_PITCH       (MDP_WDMA_BASE + 0x78)
#define WDMA_DST_ADDR_OFFSET    (MDP_WDMA_BASE + 0x80)
#define WDMA_DST_U_ADDR_OFFSET  (MDP_WDMA_BASE + 0x84)
#define WDMA_DST_V_ADDR_OFFSET  (MDP_WDMA_BASE + 0x88)
#define PROC_TRACK_CON_0        (MDP_WDMA_BASE + 0x90)
#define PROC_TRACK_CON_1        (MDP_WDMA_BASE + 0x94)
#define PROC_TRACK_CON_2        (MDP_WDMA_BASE + 0x98)
#define WDMA_FLOW_CTRL_DBG      (MDP_WDMA_BASE + 0xA0)
#define WDMA_EXEC_DBG           (MDP_WDMA_BASE + 0xA4)
#define WDMA_CT_DBG             (MDP_WDMA_BASE + 0xA8)
#define WDMA_SMI_TRAFFIC_DBG    (MDP_WDMA_BASE + 0xAC)
#define WDMA_PROC_TRACK_DBG_0   (MDP_WDMA_BASE + 0xB0)
#define WDMA_PROC_TRACK_DBG_1   (MDP_WDMA_BASE + 0xB4)
#define WDMA_DEBUG              (MDP_WDMA_BASE + 0xB8)
#define WDMA_DUMMY              (MDP_WDMA_BASE + 0x100)
#define WDMA_DITHER_0           (MDP_WDMA_BASE + 0xE00)
#define WDMA_DITHER_5           (MDP_WDMA_BASE + 0xE14)
#define WDMA_DITHER_6           (MDP_WDMA_BASE + 0xE18)
#define WDMA_DITHER_7           (MDP_WDMA_BASE + 0xE1C)
#define WDMA_DITHER_8           (MDP_WDMA_BASE + 0xE20)
#define WDMA_DITHER_9           (MDP_WDMA_BASE + 0xE24)
#define WDMA_DITHER_10          (MDP_WDMA_BASE + 0xE28)
#define WDMA_DITHER_11          (MDP_WDMA_BASE + 0xE2C)
#define WDMA_DITHER_12          (MDP_WDMA_BASE + 0xE30)
#define WDMA_DITHER_13          (MDP_WDMA_BASE + 0xE34)
#define WDMA_DITHER_14          (MDP_WDMA_BASE + 0xE38)
#define WDMA_DITHER_15          (MDP_WDMA_BASE + 0xE3C)
#define WDMA_DITHER_16          (MDP_WDMA_BASE + 0xE40)
#define WDMA_DITHER_17          (MDP_WDMA_BASE + 0xE44)


// MASK
#define WDMA_INTEN_MASK             (0x03)
#define WDMA_INTSTA_MASK            (0x03)
#define WDMA_EN_MASK                (0x01)
#define WDMA_RST_MASK               (0x01)
#define WDMA_SMI_CON_MASK           (0x0FFFFFFF)
#define WDMA_CFG_MASK               (0xFF03BFF0)
#define WDMA_SRC_SIZE_MASK          (0x3FFF3FFF)
#define WDMA_CLIP_SIZE_MASK         (0x3FFF3FFF)
#define WDMA_CLIP_COORD_MASK        (0x3FFF3FFF)
#define WDMA_DST_ADDR_MASK          (0xFFFFFFFF)
#define WDMA_DST_W_IN_BYTE_MASK     (0x0FFFF)
#define WDMA_ALPHA_MASK             (0x800000FF)
#define WDMA_BUF_CON1_MASK          (0xD1FF01FF)
#define WDMA_BUF_CON2_MASK          (0xFFFFFFFF)
#define WDMA_C00_MASK               (0x1FFF1FFF)
#define WDMA_C02_MASK               (0x01FFF)
#define WDMA_C10_MASK               (0x1FFF1FFF)
#define WDMA_C12_MASK               (0x01FFF)
#define WDMA_C20_MASK               (0x1FFF1FFF)
#define WDMA_C22_MASK               (0x01FFF)
#define WDMA_PRE_ADD0_MASK          (0x01FF01FF)
#define WDMA_PRE_ADD2_MASK          (0x01FF)
#define WDMA_POST_ADD0_MASK         (0x01FF01FF)
#define WDMA_POST_ADD2_MASK         (0x01FF)
#define WDMA_DST_U_ADDR_MASK        (0xFFFFFFFF)
#define WDMA_DST_V_ADDR_MASK        (0xFFFFFFFF)
#define WDMA_DST_UV_PITCH_MASK      (0x0FFFF)
#define WDMA_DST_ADDR_OFFSET_MASK   (0x0FFFFFFF)
#define WDMA_DST_U_ADDR_OFFSET_MASK (0x0FFFFFFF)
#define WDMA_DST_V_ADDR_OFFSET_MASK (0x0FFFFFFF)
#define PROC_TRACK_CON_0_MASK       (0x70000FFF)
#define PROC_TRACK_CON_1_MASK       (0x0FFFFFF)
#define PROC_TRACK_CON_2_MASK       (0x0FFFFFF)
#define WDMA_FLOW_CTRL_DBG_MASK     (0x0F3FF)
#define WDMA_EXEC_DBG_MASK          (0x03F003F)
#define WDMA_CT_DBG_MASK            (0x3FFF3FFF)
#define WDMA_SMI_TRAFFIC_DBG_MASK   (0xFFFFFFFF)
#define WDMA_PROC_TRACK_DBG_0_MASK  (0xFFFFFFFF)
#define WDMA_PROC_TRACK_DBG_1_MASK  (0xFFFFFFFF)
#define WDMA_DEBUG_MASK             (0xFFFFFFFF)
#define WDMA_DUMMY_MASK             (0xFFFFFFFF)
#define WDMA_DITHER_0_MASK          (0x0111FF11)
#define WDMA_DITHER_5_MASK          (0x0FFFF)
#define WDMA_DITHER_6_MASK          (0x01F3FF)
#define WDMA_DITHER_7_MASK          (0x0333)
#define WDMA_DITHER_8_MASK          (0x03FF0001)
#define WDMA_DITHER_9_MASK          (0x03FF03FF)
#define WDMA_DITHER_10_MASK         (0x0733)
#define WDMA_DITHER_11_MASK         (0x03331)
#define WDMA_DITHER_12_MASK         (0xFFFF0031)
#define WDMA_DITHER_13_MASK         (0x0777)
#define WDMA_DITHER_14_MASK         (0x0371)
#define WDMA_DITHER_15_MASK         (0x77770001)
#define WDMA_DITHER_16_MASK         (0x77777777)
#define WDMA_DITHER_17_MASK         (0x01FFFF)

#endif  // __MDP_REG_WDMA_H__
