<head>
  <style>
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
should_fail: 0
tags: utd-sv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/utd-sv
top_module: 
files: <a href="../../../../third_party/tests/utd-sv/fpu_add_ctl.v.html" target="file-frame">third_party/tests/utd-sv/fpu_add_ctl.v</a>
time_elapsed: 0.496s
</pre>
<pre>

module fpu_add_ctl (
	inq_in1_51,
	inq_in1_54,
	inq_in1_63,
	inq_in1_50_0_neq_0,
	inq_in1_53_32_neq_0,
	inq_in1_exp_eq_0,
	inq_in1_exp_neq_ffs,
	inq_in2_51,
	inq_in2_54,
	inq_in2_63,
	inq_in2_50_0_neq_0,
	inq_in2_53_32_neq_0,
	inq_in2_exp_eq_0,
	inq_in2_exp_neq_ffs,
	inq_op,
	inq_rnd_mode,
	inq_id,
	inq_fcc,
	inq_add,
	add_dest_rdy,
	a1stg_in2_neq_in1_frac,
	a1stg_in2_gt_in1_frac,
	a1stg_in2_eq_in1_exp,
	a1stg_expadd1,
	a2stg_expadd,
	a2stg_frac2hi_neq_0,
	a2stg_frac2lo_neq_0,
	a2stg_exp,
	a3stg_fsdtoix_nx,
	a3stg_fsdtoi_nx,
	a2stg_frac2_63,
	a4stg_exp,
	add_of_out_cout,
	a4stg_frac_neq_0,
	a4stg_shl_data_neq_0,
	a4stg_frac_dbl_nx,
	a4stg_frac_sng_nx,
	a1stg_expadd2,
	a1stg_expadd4_inv,
	a3stg_denorm,
	a3stg_denorm_inv,
	a4stg_denorm_inv,
	a3stg_exp,
	a4stg_round,
	a3stg_lead0,
	a4stg_rnd_frac_40,
	a4stg_rnd_frac_39,
	a4stg_rnd_frac_11,
	a4stg_rnd_frac_10,
	a4stg_frac_38_0_nx,
	a4stg_frac_9_0_nx,
	arst_l,
	grst_l,
	rclk,
	add_pipe_active,
	a1stg_denorm_sng_in1,
	a1stg_denorm_dbl_in1,
	a1stg_denorm_sng_in2,
	a1stg_denorm_dbl_in2,
	a1stg_norm_sng_in1,
	a1stg_norm_dbl_in1,
	a1stg_norm_sng_in2,
	a1stg_norm_dbl_in2,
	a1stg_step,
	a1stg_stepa,
	a1stg_sngop,
	a1stg_intlngop,
	a1stg_fsdtoix,
	a1stg_fstod,
	a1stg_fstoi,
	a1stg_fstox,
	a1stg_fdtoi,
	a1stg_fdtox,
	a1stg_faddsubs,
	a1stg_faddsubd,
	a1stg_fdtos,
	a2stg_faddsubop,
	a2stg_fsdtoix_fdtos,
	a2stg_fitos,
	a2stg_fitod,
	a2stg_fxtos,
	a2stg_fxtod,
	a3stg_faddsubop,
	a3stg_faddsubopa,
	a4stg_dblop,
	a6stg_fadd_in,
	add_id_out_in,
	add_fcc_out,
	a6stg_dbl_dst,
	a6stg_sng_dst,
	a6stg_long_dst,
	a6stg_int_dst,
	a6stg_fcmpop,
	a6stg_step,
	a3stg_sub_in,
	add_sign_out,
	add_cc_out,
	a4stg_in_of,
	add_exc_out,
	a2stg_frac1_in_frac1,
	a2stg_frac1_in_frac2,
	a1stg_2nan_in_inv,
	a1stg_faddsubop_inv,
	a2stg_frac1_in_qnan,
	a2stg_frac1_in_nv,
	a2stg_frac1_in_nv_dbl,
	a2stg_frac2_in_frac1,
	a2stg_frac2_in_qnan,
	a2stg_shr_cnt_in,
	a2stg_shr_cnt_5_inv_in,
	a2stg_shr_frac2_shr_int,
	a2stg_shr_frac2_shr_dbl,
	a2stg_shr_frac2_shr_sng,
	a2stg_shr_frac2_max,
	a2stg_sub_step,
	a2stg_fracadd_frac2_inv_in,
	a2stg_fracadd_frac2_inv_shr1_in,
	a2stg_fracadd_frac2,
	a2stg_fracadd_cin_in,
	a3stg_exp_7ff,
	a3stg_exp_ff,
	a3stg_exp_add,
	a2stg_expdec_neq_0,
	a3stg_exp10_0_eq0,
	a3stg_exp10_1_eq0,
	a3stg_fdtos_inv,
	a4stg_fixtos_fxtod_inv,
	a4stg_rnd_frac_add_inv,
	a4stg_shl_cnt_in,
	a4stg_rnd_sng,
	a4stg_rnd_dbl,
	add_frac_out_rndadd,
	add_frac_out_rnd_frac,
	add_frac_out_shl,
	a4stg_to_0,
	add_exp_out_expinc,
	add_exp_out_exp,
	add_exp_out_exp1,
	add_exp_out_expadd,
	a4stg_to_0_inv,
	se,
	si,
	so
);
	parameter FADDS = 8&#39;h41;
	parameter FADDD = 8&#39;h42;
	parameter FSUBS = 8&#39;h45;
	parameter FSUBD = 8&#39;h46;
	parameter FCMPS = 8&#39;h51;
	parameter FCMPD = 8&#39;h52;
	parameter FCMPES = 8&#39;h55;
	parameter FCMPED = 8&#39;h56;
	parameter FSTOX = 8&#39;h81;
	parameter FDTOX = 8&#39;h82;
	parameter FSTOI = 8&#39;hd1;
	parameter FDTOI = 8&#39;hd2;
	parameter FSTOD = 8&#39;hc9;
	parameter FDTOS = 8&#39;hc6;
	parameter FXTOS = 8&#39;h84;
	parameter FXTOD = 8&#39;h88;
	parameter FITOS = 8&#39;hc4;
	parameter FITOD = 8&#39;hc8;
	input inq_in1_51;
	input inq_in1_54;
	input inq_in1_63;
	input inq_in1_50_0_neq_0;
	input inq_in1_53_32_neq_0;
	input inq_in1_exp_eq_0;
	input inq_in1_exp_neq_ffs;
	input inq_in2_51;
	input inq_in2_54;
	input inq_in2_63;
	input inq_in2_50_0_neq_0;
	input inq_in2_53_32_neq_0;
	input inq_in2_exp_eq_0;
	input inq_in2_exp_neq_ffs;
	input [7:0] inq_op;
	input [1:0] inq_rnd_mode;
	input [4:0] inq_id;
	input [1:0] inq_fcc;
	input inq_add;
	input add_dest_rdy;
	input a1stg_in2_neq_in1_frac;
	input a1stg_in2_gt_in1_frac;
	input a1stg_in2_eq_in1_exp;
	input [11:0] a1stg_expadd1;
	input [11:0] a2stg_expadd;
	input a2stg_frac2hi_neq_0;
	input a2stg_frac2lo_neq_0;
	input [11:0] a2stg_exp;
	input a3stg_fsdtoix_nx;
	input a3stg_fsdtoi_nx;
	input a2stg_frac2_63;
	input [11:0] a4stg_exp;
	input add_of_out_cout;
	input a4stg_frac_neq_0;
	input a4stg_shl_data_neq_0;
	input a4stg_frac_dbl_nx;
	input a4stg_frac_sng_nx;
	input [5:0] a1stg_expadd2;
	input [10:0] a1stg_expadd4_inv;
	input a3stg_denorm;
	input a3stg_denorm_inv;
	input a4stg_denorm_inv;
	input [10:0] a3stg_exp;
	input a4stg_round;
	input [5:0] a3stg_lead0;
	input a4stg_rnd_frac_40;
	input a4stg_rnd_frac_39;
	input a4stg_rnd_frac_11;
	input a4stg_rnd_frac_10;
	input a4stg_frac_38_0_nx;
	input a4stg_frac_9_0_nx;
	input arst_l;
	input grst_l;
	input rclk;
	output add_pipe_active;
	output a1stg_denorm_sng_in1;
	output a1stg_denorm_dbl_in1;
	output a1stg_denorm_sng_in2;
	output a1stg_denorm_dbl_in2;
	output a1stg_norm_sng_in1;
	output a1stg_norm_dbl_in1;
	output a1stg_norm_sng_in2;
	output a1stg_norm_dbl_in2;
	output a1stg_step;
	output a1stg_stepa;
	output a1stg_sngop;
	output a1stg_intlngop;
	output a1stg_fsdtoix;
	output a1stg_fstod;
	output a1stg_fstoi;
	output a1stg_fstox;
	output a1stg_fdtoi;
	output a1stg_fdtox;
	output a1stg_faddsubs;
	output a1stg_faddsubd;
	output a1stg_fdtos;
	output a2stg_faddsubop;
	output a2stg_fsdtoix_fdtos;
	output a2stg_fitos;
	output a2stg_fitod;
	output a2stg_fxtos;
	output a2stg_fxtod;
	output a3stg_faddsubop;
	output [1:0] a3stg_faddsubopa;
	output a4stg_dblop;
	output a6stg_fadd_in;
	output [9:0] add_id_out_in;
	output [1:0] add_fcc_out;
	output a6stg_dbl_dst;
	output a6stg_sng_dst;
	output a6stg_long_dst;
	output a6stg_int_dst;
	output a6stg_fcmpop;
	output a6stg_step;
	output a3stg_sub_in;
	output add_sign_out;
	output [1:0] add_cc_out;
	output a4stg_in_of;
	output [4:0] add_exc_out;
	output a2stg_frac1_in_frac1;
	output a2stg_frac1_in_frac2;
	output a1stg_2nan_in_inv;
	output a1stg_faddsubop_inv;
	output a2stg_frac1_in_qnan;
	output a2stg_frac1_in_nv;
	output a2stg_frac1_in_nv_dbl;
	output a2stg_frac2_in_frac1;
	output a2stg_frac2_in_qnan;
	output [5:0] a2stg_shr_cnt_in;
	output a2stg_shr_cnt_5_inv_in;
	output a2stg_shr_frac2_shr_int;
	output a2stg_shr_frac2_shr_dbl;
	output a2stg_shr_frac2_shr_sng;
	output a2stg_shr_frac2_max;
	output a2stg_sub_step;
	output a2stg_fracadd_frac2_inv_in;
	output a2stg_fracadd_frac2_inv_shr1_in;
	output a2stg_fracadd_frac2;
	output a2stg_fracadd_cin_in;
	output a3stg_exp_7ff;
	output a3stg_exp_ff;
	output a3stg_exp_add;
	output a2stg_expdec_neq_0;
	output a3stg_exp10_0_eq0;
	output a3stg_exp10_1_eq0;
	output a3stg_fdtos_inv;
	output a4stg_fixtos_fxtod_inv;
	output a4stg_rnd_frac_add_inv;
	output [9:0] a4stg_shl_cnt_in;
	output a4stg_rnd_sng;
	output a4stg_rnd_dbl;
	output add_frac_out_rndadd;
	output add_frac_out_rnd_frac;
	output add_frac_out_shl;
	output a4stg_to_0;
	output add_exp_out_expinc;
	output add_exp_out_exp;
	output add_exp_out_exp1;
	output add_exp_out_expadd;
	output a4stg_to_0_inv;
	input se;
	input si;
	output so;
	wire reset;
	wire a1stg_in1_51;
	wire a1stg_in1_54;
	wire a1stg_in1_63;
	wire a1stg_in1_50_0_neq_0;
	wire a1stg_in1_53_32_neq_0;
	wire a1stg_in1_exp_eq_0;
	wire a1stg_in1_exp_neq_ffs;
	wire a1stg_in2_51;
	wire a1stg_in2_54;
	wire a1stg_in2_63;
	wire a1stg_in2_50_0_neq_0;
	wire a1stg_in2_53_32_neq_0;
	wire a1stg_in2_exp_eq_0;
	wire a1stg_in2_exp_neq_ffs;
	wire a1stg_denorm_sng_in1;
	wire a1stg_denorm_dbl_in1;
	wire a1stg_denorm_sng_in2;
	wire a1stg_denorm_dbl_in2;
	wire a1stg_norm_sng_in1;
	wire a1stg_norm_dbl_in1;
	wire a1stg_norm_sng_in2;
	wire a1stg_norm_dbl_in2;
	wire a1stg_snan_sng_in1;
	wire a1stg_snan_dbl_in1;
	wire a1stg_snan_sng_in2;
	wire a1stg_snan_dbl_in2;
	wire a1stg_qnan_sng_in1;
	wire a1stg_qnan_dbl_in1;
	wire a1stg_qnan_sng_in2;
	wire a1stg_qnan_dbl_in2;
	wire a1stg_snan_in1;
	wire a1stg_snan_in2;
	wire a1stg_qnan_in1;
	wire a1stg_qnan_in2;
	wire a1stg_nan_sng_in1;
	wire a1stg_nan_dbl_in1;
	wire a1stg_nan_sng_in2;
	wire a1stg_nan_dbl_in2;
	wire a1stg_nan_in1;
	wire a1stg_nan_in2;
	wire a1stg_nan_in;
	wire a1stg_2nan_in;
	wire a1stg_inf_sng_in1;
	wire a1stg_inf_dbl_in1;
	wire a1stg_inf_sng_in2;
	wire a1stg_inf_dbl_in2;
	wire a1stg_inf_in1;
	wire a1stg_inf_in2;
	wire a1stg_2inf_in;
	wire a1stg_infnan_sng_in1;
	wire a1stg_infnan_dbl_in1;
	wire a1stg_infnan_sng_in2;
	wire a1stg_infnan_dbl_in2;
	wire a1stg_infnan_in1;
	wire a1stg_infnan_in2;
	wire a1stg_infnan_in;
	wire a1stg_2zero_in;
	wire a1stg_step;
	wire a1stg_stepa;
	wire [7:0] a1stg_op_in;
	wire [7:0] a1stg_op;
	wire a1stg_sngop;
	wire [3:0] a1stg_sngopa;
	wire a1stg_dblop;
	wire [3:0] a1stg_dblopa;
	wire [1:0] a1stg_rnd_mode;
	wire [4:0] a1stg_id;
	wire [1:0] a1stg_fcc;
	wire a1stg_fadd;
	wire a1stg_dbl_dst;
	wire a1stg_sng_dst;
	wire a1stg_long_dst;
	wire a1stg_int_dst;
	wire a1stg_intlngop;
	wire a1stg_faddsubop;
	wire a1stg_fsubop;
	wire a1stg_fsdtox;
	wire a1stg_fcmpesd;
	wire a1stg_fcmpsd;
	wire a1stg_faddsub_dtosop;
	wire a1stg_fdtoix;
	wire a1stg_fstoix;
	wire a1stg_fsdtoix;
	wire a1stg_fixtosd;
	wire a1stg_fstod;
	wire a1stg_fstoi;
	wire a1stg_fstox;
	wire a1stg_fdtoi;
	wire a1stg_fdtox;
	wire a1stg_fsdtoix_fdtos;
	wire a1stg_fitos;
	wire a1stg_fitod;
	wire a1stg_fxtos;
	wire a1stg_fcmpop;
	wire a1stg_f4cycop;
	wire a1stg_fixtos_fxtod;
	wire a1stg_faddsubs_fdtos;
	wire a1stg_faddsubs;
	wire a1stg_faddsubd;
	wire a1stg_fdtos;
	wire a1stg_fistod;
	wire a1stg_fixtos;
	wire a1stg_fxtod;
	wire a1stg_opdec_36;
	wire [34:28] a1stg_opdec;
	wire [3:0] a1stg_opdec_24_21;
	wire [8:0] a1stg_opdec_19_11;
	wire [9:0] a1stg_opdec_9_0;
	wire fixtosd_hold;
	wire [30:0] a2stg_opdec_in;
	wire a2stg_opdec_36;
	wire [34:28] a2stg_opdec;
	wire [3:0] a2stg_opdec_24_21;
	wire [8:0] a2stg_opdec_19_11;
	wire [9:0] a2stg_opdec_9_0;
	wire [1:0] a2stg_rnd_mode;
	wire [4:0] a2stg_id;
	wire [1:0] a2stg_fcc;
	wire a2stg_fadd;
	wire a2stg_long_dst;
	wire a2stg_faddsubop;
	wire a2stg_fsubop;
	wire a2stg_faddsub_dtosop;
	wire a2stg_fdtoix;
	wire a2stg_fstoix;
	wire a2stg_fsdtoix;
	wire a2stg_fstod;
	wire a2stg_fstoi;
	wire a2stg_fstox;
	wire a2stg_fdtoi;
	wire a2stg_fdtox;
	wire a2stg_fsdtoix_fdtos;
	wire a2stg_fitos;
	wire a2stg_fitod;
	wire a2stg_fxtos;
	wire a2stg_fcmpop;
	wire a2stg_fixtos_fxtod;
	wire a2stg_fdtos;
	wire a2stg_fxtod;
	wire a3stg_opdec_36;
	wire [34:29] a3stg_opdec;
	wire a3stg_opdec_24;
	wire a3stg_opdec_21;
	wire [9:0] a3stg_opdec_9_0;
	wire [1:0] a3stg_rnd_mode;
	wire [4:0] a3stg_id;
	wire [1:0] a3stg_fcc;
	wire a3stg_fadd;
	wire a3stg_int_dst;
	wire a3stg_faddsubop;
	wire [1:0] a3stg_faddsubopa;
	wire a3stg_fsdtoix;
	wire a3stg_f4cycop;
	wire a3stg_fixtos_fxtod;
	wire a3stg_fdtos;
	wire a4stg_opdec_36;
	wire [34:29] a4stg_opdec;
	wire a4stg_opdec_24;
	wire a4stg_opdec_21;
	wire a4stg_opdec_9;
	wire [7:0] a4stg_opdec_7_0;
	wire [1:0] a4stg_rnd_mode_in;
	wire [1:0] a4stg_rnd_mode;
	wire [1:0] a4stg_rnd_mode2;
	wire [9:0] a4stg_id_in;
	wire [9:0] a4stg_id;
	wire [1:0] a4stg_fcc;
	wire a4stg_dblop;
	wire a4stg_fadd;
	wire a4stg_faddsubop;
	wire a4stg_faddsub_dtosop;
	wire a4stg_fsdtoix;
	wire a4stg_fcmpop;
	wire a4stg_fixtos_fxtod;
	wire a4stg_faddsubs_fdtos;
	wire a4stg_faddsubs;
	wire a4stg_faddsubd;
	wire a4stg_fdtos;
	wire a4stg_fistod;
	wire [34:30] a5stg_opdec;
	wire a5stg_opdec_9;
	wire a5stg_opdec_7;
	wire a5stg_opdec_1;
	wire a5stg_opdec_0;
	wire [9:0] a5stg_id;
	wire a5stg_fadd;
	wire a5stg_fixtos_fxtod;
	wire a5stg_fixtos;
	wire a5stg_fxtod;
	wire [34:30] a6stg_opdec_in;
	wire a6stg_opdec_in_9;
	wire a6stg_fadd_in;
	wire [34:30] a6stg_opdec;
	wire a6stg_opdec_9;
	wire [9:0] add_id_out_in;
	wire [9:0] add_id_out;
	wire [1:0] add_fcc_out_in;
	wire [1:0] add_fcc_out;
	wire a6stg_fadd;
	wire a6stg_dbl_dst;
	wire a6stg_sng_dst;
	wire a6stg_long_dst;
	wire a6stg_int_dst;
	wire a6stg_fcmpop;
	wire a6stg_hold;
	wire a6stg_step;
	wire a1stg_sub;
	wire a2stg_sign1;
	wire a2stg_sign2;
	wire a2stg_sub;
	wire a2stg_in2_neq_in1_frac;
	wire a2stg_in2_gt_in1_frac;
	wire a2stg_in2_eq_in1_exp;
	wire a2stg_in2_gt_in1_exp;
	wire a2stg_nan_in;
	wire a2stg_nan_in2;
	wire a2stg_snan_in2;
	wire a2stg_qnan_in2;
	wire a2stg_snan_in1;
	wire a2stg_qnan_in1;
	wire a2stg_2zero_in;
	wire a2stg_2inf_in;
	wire a2stg_in2_eq_in1;
	wire a2stg_in2_gt_in1;
	wire a3stg_sub_in;
	wire a2stg_faddsub_sign;
	wire a3stg_sign_in;
	wire a3stg_sign;
	wire a2stg_cc_1;
	wire a2stg_cc_0;
	wire [1:0] a2stg_cc;
	wire [1:0] a3stg_cc;
	wire a4stg_sign_in;
	wire a4stg_sign;
	wire a4stg_sign2;
	wire [1:0] a4stg_cc;
	wire add_sign_out;
	wire [1:0] add_cc_out_in;
	wire [1:0] add_cc_out;
	wire a1stg_nv;
	wire a2stg_nv;
	wire a1stg_of_mask;
	wire a2stg_of_mask;
	wire a3stg_nv_in;
	wire a3stg_nv;
	wire a3stg_of_mask;
	wire a2stg_nx_tmp1;
	wire a2stg_nx_tmp2;
	wire a2stg_nx_tmp3;
	wire a3stg_a2_expadd_11;
	wire a3stg_nx_tmp1;
	wire a3stg_nx_tmp2;
	wire a3stg_nx_tmp3;
	wire a3stg_nx;
	wire a4stg_nv_in;
	wire a4stg_nv;
	wire a4stg_nv2;
	wire a4stg_of_mask_in;
	wire a4stg_of_mask;
	wire a4stg_of_mask2;
	wire a4stg_nx_in;
	wire a4stg_nx;
	wire a4stg_nx2;
	wire add_nv_out;
	wire a4stg_in_of;
	wire add_of_out_tmp1_in;
	wire add_of_out_tmp1;
	wire add_of_out_tmp2;
	wire add_of_out;
	wire a4stg_uf;
	wire add_uf_out;
	wire add_nx_out_in;
	wire add_nx_out;
	wire [4:0] add_exc_out;
	wire a2stg_frac1_in_frac1;
	wire a2stg_frac1_in_frac2;
	wire a1stg_2nan_in_inv;
	wire a1stg_faddsubop_inv;
	wire a2stg_frac1_in_qnan;
	wire a2stg_frac1_in_nv;
	wire a2stg_frac1_in_nv_dbl;
	wire a2stg_frac2_in_frac1;
	wire a2stg_frac2_in_qnan;
	wire a1stg_exp_diff_add1;
	wire a1stg_exp_diff_add2;
	wire a1stg_exp_diff_5;
	wire [10:0] a1stg_exp_diff;
	wire [5:0] a1stg_clamp63;
	wire [5:0] a2stg_shr_cnt_in;
	wire a2stg_shr_cnt_5_inv_in;
	wire a2stg_shr_frac2_shr_int;
	wire a2stg_shr_frac2_shr_dbl;
	wire a2stg_shr_frac2_shr_sng;
	wire a2stg_shr_frac2_max;
	wire a2stg_sub_step;
	wire a1stg_faddsub_clamp63_0;
	wire a2stg_fracadd_frac2_inv_in;
	wire a2stg_fracadd_frac2_inv_shr1_in;
	wire a2stg_fracadd_frac2_in;
	wire a2stg_fracadd_frac2;
	wire a2stg_fracadd_cin_in;
	wire a3stg_exp_7ff;
	wire a3stg_exp_ff;
	wire a3stg_exp_add;
	wire a2stg_expdec_neq_0;
	wire a3stg_exp10_0_eq0;
	wire a3stg_exp10_1_eq0;
	wire a3stg_fdtos_inv;
	wire a4stg_fixtos_fxtod_inv;
	wire a4stg_rnd_frac_add_inv;
	wire [9:0] a4stg_shl_cnt_in;
	wire a4stg_rnd_sng;
	wire a4stg_rnd_dbl;
	wire a4stg_rndup_sng;
	wire a4stg_rndup_dbl;
	wire a4stg_rndup;
	wire a5stg_rndup;
	wire add_frac_out_rndadd;
	wire add_frac_out_rnd_frac;
	wire add_frac_out_shl;
	wire a4stg_to_0;
	wire add_exp_out_expinc;
	wire add_exp_out_exp;
	wire add_exp_out_exp1;
	wire add_exp_out_expadd;
	wire a4stg_to_0_inv;
	wire add_pipe_active_in;
	wire add_pipe_active;
	dffrl_async #(1) dffrl_add_ctl(
		.din(grst_l),
		.clk(rclk),
		.rst_l(arst_l),
		.q(add_ctl_rst_l),
		.se(se),
		.si(),
		.so()
	);
	assign reset = !add_ctl_rst_l;
	dffe_s #(1) i_a1stg_in1_51(
		.din(inq_in1_51),
		.en(a1stg_step),
		.clk(rclk),
		.q(a1stg_in1_51),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(1) i_a1stg_in1_54(
		.din(inq_in1_54),
		.en(a1stg_step),
		.clk(rclk),
		.q(a1stg_in1_54),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(1) i_a1stg_in1_63(
		.din(inq_in1_63),
		.en(a1stg_step),
		.clk(rclk),
		.q(a1stg_in1_63),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(1) i_a1stg_in1_50_0_neq_0(
		.din(inq_in1_50_0_neq_0),
		.en(a1stg_step),
		.clk(rclk),
		.q(a1stg_in1_50_0_neq_0),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(1) i_a1stg_in1_53_32_neq_0(
		.din(inq_in1_53_32_neq_0),
		.en(a1stg_step),
		.clk(rclk),
		.q(a1stg_in1_53_32_neq_0),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(1) i_a1stg_in1_exp_eq_0(
		.din(inq_in1_exp_eq_0),
		.en(a1stg_step),
		.clk(rclk),
		.q(a1stg_in1_exp_eq_0),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(1) i_a1stg_in1_exp_neq_ffs(
		.din(inq_in1_exp_neq_ffs),
		.en(a1stg_step),
		.clk(rclk),
		.q(a1stg_in1_exp_neq_ffs),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(1) i_a1stg_in2_51(
		.din(inq_in2_51),
		.en(a1stg_step),
		.clk(rclk),
		.q(a1stg_in2_51),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(1) i_a1stg_in2_54(
		.din(inq_in2_54),
		.en(a1stg_step),
		.clk(rclk),
		.q(a1stg_in2_54),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(1) i_a1stg_in2_63(
		.din(inq_in2_63),
		.en(a1stg_step),
		.clk(rclk),
		.q(a1stg_in2_63),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(1) i_a1stg_in2_50_0_neq_0(
		.din(inq_in2_50_0_neq_0),
		.en(a1stg_step),
		.clk(rclk),
		.q(a1stg_in2_50_0_neq_0),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(1) i_a1stg_in2_53_32_neq_0(
		.din(inq_in2_53_32_neq_0),
		.en(a1stg_step),
		.clk(rclk),
		.q(a1stg_in2_53_32_neq_0),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(1) i_a1stg_in2_exp_eq_0(
		.din(inq_in2_exp_eq_0),
		.en(a1stg_step),
		.clk(rclk),
		.q(a1stg_in2_exp_eq_0),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(1) i_a1stg_in2_exp_neq_ffs(
		.din(inq_in2_exp_neq_ffs),
		.en(a1stg_step),
		.clk(rclk),
		.q(a1stg_in2_exp_neq_ffs),
		.se(se),
		.si(),
		.so()
	);
	assign a1stg_denorm_sng_in1 = (a1stg_in1_exp_eq_0 &amp;&amp; a1stg_sngopa[0]);
	assign a1stg_denorm_dbl_in1 = (a1stg_in1_exp_eq_0 &amp;&amp; a1stg_dblopa[0]);
	assign a1stg_denorm_sng_in2 = (a1stg_in2_exp_eq_0 &amp;&amp; a1stg_sngopa[0]);
	assign a1stg_denorm_dbl_in2 = (a1stg_in2_exp_eq_0 &amp;&amp; a1stg_dblopa[0]);
	assign a1stg_norm_sng_in1 = (!a1stg_in1_exp_eq_0 &amp;&amp; a1stg_sngopa[0]);
	assign a1stg_norm_dbl_in1 = (!a1stg_in1_exp_eq_0 &amp;&amp; a1stg_dblopa[0]);
	assign a1stg_norm_sng_in2 = (!a1stg_in2_exp_eq_0 &amp;&amp; a1stg_sngopa[0]);
	assign a1stg_norm_dbl_in2 = (!a1stg_in2_exp_eq_0 &amp;&amp; a1stg_dblopa[0]);
	assign a1stg_snan_sng_in1 = (((!a1stg_in1_exp_neq_ffs &amp;&amp; !a1stg_in1_54) &amp;&amp; a1stg_in1_53_32_neq_0) &amp;&amp; a1stg_sngopa[1]);
	assign a1stg_snan_dbl_in1 = (((!a1stg_in1_exp_neq_ffs &amp;&amp; !a1stg_in1_51) &amp;&amp; a1stg_in1_50_0_neq_0) &amp;&amp; a1stg_dblopa[1]);
	assign a1stg_snan_sng_in2 = (((!a1stg_in2_exp_neq_ffs &amp;&amp; !a1stg_in2_54) &amp;&amp; a1stg_in2_53_32_neq_0) &amp;&amp; a1stg_sngopa[1]);
	assign a1stg_snan_dbl_in2 = (((!a1stg_in2_exp_neq_ffs &amp;&amp; !a1stg_in2_51) &amp;&amp; a1stg_in2_50_0_neq_0) &amp;&amp; a1stg_dblopa[1]);
	assign a1stg_qnan_sng_in1 = ((!a1stg_in1_exp_neq_ffs &amp;&amp; a1stg_in1_54) &amp;&amp; a1stg_sngopa[1]);
	assign a1stg_qnan_dbl_in1 = ((!a1stg_in1_exp_neq_ffs &amp;&amp; a1stg_in1_51) &amp;&amp; a1stg_dblopa[1]);
	assign a1stg_qnan_sng_in2 = ((!a1stg_in2_exp_neq_ffs &amp;&amp; a1stg_in2_54) &amp;&amp; a1stg_sngopa[1]);
	assign a1stg_qnan_dbl_in2 = ((!a1stg_in2_exp_neq_ffs &amp;&amp; a1stg_in2_51) &amp;&amp; a1stg_dblopa[1]);
	assign a1stg_snan_in1 = (a1stg_snan_sng_in1 || a1stg_snan_dbl_in1);
	assign a1stg_snan_in2 = (a1stg_snan_sng_in2 || a1stg_snan_dbl_in2);
	assign a1stg_qnan_in1 = (a1stg_qnan_sng_in1 || a1stg_qnan_dbl_in1);
	assign a1stg_qnan_in2 = (a1stg_qnan_sng_in2 || a1stg_qnan_dbl_in2);
	assign a1stg_nan_sng_in1 = ((!a1stg_in1_exp_neq_ffs &amp;&amp; (a1stg_in1_54 || a1stg_in1_53_32_neq_0)) &amp;&amp; a1stg_sngopa[2]);
	assign a1stg_nan_dbl_in1 = ((!a1stg_in1_exp_neq_ffs &amp;&amp; (a1stg_in1_51 || a1stg_in1_50_0_neq_0)) &amp;&amp; a1stg_dblopa[2]);
	assign a1stg_nan_sng_in2 = ((!a1stg_in2_exp_neq_ffs &amp;&amp; (a1stg_in2_54 || a1stg_in2_53_32_neq_0)) &amp;&amp; a1stg_sngopa[2]);
	assign a1stg_nan_dbl_in2 = ((!a1stg_in2_exp_neq_ffs &amp;&amp; (a1stg_in2_51 || a1stg_in2_50_0_neq_0)) &amp;&amp; a1stg_dblopa[2]);
	assign a1stg_nan_in1 = (a1stg_nan_sng_in1 || a1stg_nan_dbl_in1);
	assign a1stg_nan_in2 = (a1stg_nan_sng_in2 || a1stg_nan_dbl_in2);
	assign a1stg_nan_in = (a1stg_nan_in1 || a1stg_nan_in2);
	assign a1stg_2nan_in = (a1stg_nan_in1 &amp;&amp; a1stg_nan_in2);
	assign a1stg_inf_sng_in1 = (((!a1stg_in1_exp_neq_ffs &amp;&amp; !a1stg_in1_54) &amp;&amp; !a1stg_in1_53_32_neq_0) &amp;&amp; a1stg_sngopa[2]);
	assign a1stg_inf_dbl_in1 = (((!a1stg_in1_exp_neq_ffs &amp;&amp; !a1stg_in1_51) &amp;&amp; !a1stg_in1_50_0_neq_0) &amp;&amp; a1stg_dblopa[2]);
	assign a1stg_inf_sng_in2 = (((!a1stg_in2_exp_neq_ffs &amp;&amp; !a1stg_in2_54) &amp;&amp; !a1stg_in2_53_32_neq_0) &amp;&amp; a1stg_sngopa[2]);
	assign a1stg_inf_dbl_in2 = (((!a1stg_in2_exp_neq_ffs &amp;&amp; !a1stg_in2_51) &amp;&amp; !a1stg_in2_50_0_neq_0) &amp;&amp; a1stg_dblopa[2]);
	assign a1stg_inf_in1 = (a1stg_inf_sng_in1 || a1stg_inf_dbl_in1);
	assign a1stg_inf_in2 = (a1stg_inf_sng_in2 || a1stg_inf_dbl_in2);
	assign a1stg_2inf_in = (a1stg_inf_in1 &amp;&amp; a1stg_inf_in2);
	assign a1stg_infnan_sng_in1 = (!a1stg_in1_exp_neq_ffs &amp;&amp; a1stg_sngopa[3]);
	assign a1stg_infnan_dbl_in1 = (!a1stg_in1_exp_neq_ffs &amp;&amp; a1stg_dblopa[3]);
	assign a1stg_infnan_sng_in2 = (!a1stg_in2_exp_neq_ffs &amp;&amp; a1stg_sngopa[3]);
	assign a1stg_infnan_dbl_in2 = (!a1stg_in2_exp_neq_ffs &amp;&amp; a1stg_dblopa[3]);
	assign a1stg_infnan_in1 = (a1stg_infnan_sng_in1 || a1stg_infnan_dbl_in1);
	assign a1stg_infnan_in2 = (a1stg_infnan_sng_in2 || a1stg_infnan_dbl_in2);
	assign a1stg_infnan_in = (a1stg_infnan_in1 || a1stg_infnan_in2);
	assign a1stg_2zero_in = (((((((((a1stg_in1_exp_eq_0 &amp;&amp; (!a1stg_in1_54 || a1stg_dblopa[3])) &amp;&amp; (!a1stg_in1_53_32_neq_0 || a1stg_dblopa[3])) &amp;&amp; !a1stg_in1_51) &amp;&amp; !a1stg_in1_50_0_neq_0) &amp;&amp; a1stg_in2_exp_eq_0) &amp;&amp; (!a1stg_in2_54 || a1stg_dblopa[3])) &amp;&amp; (!a1stg_in2_53_32_neq_0 || a1stg_dblopa[3])) &amp;&amp; !a1stg_in2_51) &amp;&amp; !a1stg_in2_50_0_neq_0);
	assign a1stg_step = (!fixtosd_hold &amp;&amp; !a6stg_hold);
	assign a1stg_stepa = a1stg_step;
	assign a1stg_op_in[7:0] = ({8 {inq_add}} &amp; inq_op[7:0]);
	dffre_s #(8) i_a1stg_op(
		.din(a1stg_op_in[7:0]),
		.en(a1stg_step),
		.rst(reset),
		.clk(rclk),
		.q(a1stg_op[7:0]),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(1) i_a1stg_sngop(
		.din(inq_op[0]),
		.en(a1stg_step),
		.clk(rclk),
		.q(a1stg_sngop),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(4) i_a1stg_sngopa(
		.din({4 {inq_op[0]}}),
		.en(a1stg_step),
		.clk(rclk),
		.q(a1stg_sngopa[3:0]),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(1) i_a1stg_dblop(
		.din(inq_op[1]),
		.en(a1stg_step),
		.clk(rclk),
		.q(a1stg_dblop),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(4) i_a1stg_dblopa(
		.din({4 {inq_op[1]}}),
		.en(a1stg_step),
		.clk(rclk),
		.q(a1stg_dblopa[3:0]),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(2) i_a1stg_rnd_mode(
		.din(inq_rnd_mode[1:0]),
		.en(a1stg_step),
		.clk(rclk),
		.q(a1stg_rnd_mode[1:0]),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(5) i_a1stg_id(
		.din(inq_id[4:0]),
		.en(a1stg_step),
		.clk(rclk),
		.q(a1stg_id[4:0]),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(2) i_a1stg_fcc(
		.din(inq_fcc[1:0]),
		.en(a1stg_step),
		.clk(rclk),
		.q(a1stg_fcc[1:0]),
		.se(se),
		.si(),
		.so()
	);
	assign a1stg_fadd = ((((((((((((((((((a1stg_op[7:0] == FADDS) || (a1stg_op[7:0] == FADDD)) || (a1stg_op[7:0] == FSUBS)) || (a1stg_op[7:0] == FSUBD)) || (a1stg_op[7:0] == FCMPES)) || (a1stg_op[7:0] == FCMPED)) || (a1stg_op[7:0] == FCMPS)) || (a1stg_op[7:0] == FCMPD)) || (a1stg_op[7:0] == FITOS)) || (a1stg_op[7:0] == FITOD)) || (a1stg_op[7:0] == FXTOS)) || (a1stg_op[7:0] == FXTOD)) || (a1stg_op[7:0] == FSTOI)) || (a1stg_op[7:0] == FSTOX)) || (a1stg_op[7:0] == FDTOI)) || (a1stg_op[7:0] == FDTOX)) || (a1stg_op[7:0] == FSTOD)) || (a1stg_op[7:0] == FDTOS));
	assign a1stg_dbl_dst = (((((a1stg_op[7:0] == FADDD) || (a1stg_op[7:0] == FSUBD)) || (a1stg_op[7:0] == FITOD)) || (a1stg_op[7:0] == FXTOD)) || (a1stg_op[7:0] == FSTOD));
	assign a1stg_sng_dst = (((((a1stg_op[7:0] == FADDS) || (a1stg_op[7:0] == FSUBS)) || (a1stg_op[7:0] == FITOS)) || (a1stg_op[7:0] == FXTOS)) || (a1stg_op[7:0] == FDTOS));
	assign a1stg_long_dst = ((a1stg_op[7:0] == FSTOX) || (a1stg_op[7:0] == FDTOX));
	assign a1stg_int_dst = ((a1stg_op[7:0] == FSTOI) || (a1stg_op[7:0] == FDTOI));
	assign a1stg_intlngop = !(a1stg_sngopa[3] || a1stg_dblop);
	assign a1stg_faddsubop = ((((a1stg_op[7:0] == FADDS) || (a1stg_op[7:0] == FADDD)) || (a1stg_op[7:0] == FSUBS)) || (a1stg_op[7:0] == FSUBD));
	assign a1stg_fsubop = ((a1stg_op[7:0] == FSUBS) || (a1stg_op[7:0] == FSUBD));
	assign a1stg_fsdtox = ((a1stg_op[7:0] == FSTOX) || (a1stg_op[7:0] == FDTOX));
	assign a1stg_fcmpesd = ((a1stg_op[7:0] == FCMPES) || (a1stg_op[7:0] == FCMPED));
	assign a1stg_fcmpsd = ((a1stg_op[7:0] == FCMPS) || (a1stg_op[7:0] == FCMPD));
	assign a1stg_faddsub_dtosop = (((((a1stg_op[7:0] == FADDS) || (a1stg_op[7:0] == FADDD)) || (a1stg_op[7:0] == FSUBS)) || (a1stg_op[7:0] == FSUBD)) || (a1stg_op[7:0] == FDTOS));
	assign a1stg_fdtoix = ((a1stg_op[7:0] == FDTOI) || (a1stg_op[7:0] == FDTOX));
	assign a1stg_fstoix = ((a1stg_op[7:0] == FSTOI) || (a1stg_op[7:0] == FSTOX));
	assign a1stg_fsdtoix = ((((a1stg_op[7:0] == FSTOI) || (a1stg_op[7:0] == FSTOX)) || (a1stg_op[7:0] == FDTOI)) || (a1stg_op[7:0] == FDTOX));
	assign a1stg_fixtosd = ((((a1stg_op[7:0] == FITOS) || (a1stg_op[7:0] == FITOD)) || (a1stg_op[7:0] == FXTOS)) || (a1stg_op[7:0] == FXTOD));
	assign a1stg_fstod = (a1stg_op[7:0] == FSTOD);
	assign a1stg_fstoi = (a1stg_op[7:0] == FSTOI);
	assign a1stg_fstox = (a1stg_op[7:0] == FSTOX);
	assign a1stg_fdtoi = (a1stg_op[7:0] == FDTOI);
	assign a1stg_fdtox = (a1stg_op[7:0] == FDTOX);
	assign a1stg_fsdtoix_fdtos = (((((a1stg_op[7:0] == FSTOI) || (a1stg_op[7:0] == FSTOX)) || (a1stg_op[7:0] == FDTOI)) || (a1stg_op[7:0] == FDTOX)) || (a1stg_op[7:0] == FDTOS));
	assign a1stg_fitos = (a1stg_op[7:0] == FITOS);
	assign a1stg_fitod = (a1stg_op[7:0] == FITOD);
	assign a1stg_fxtos = (a1stg_op[7:0] == FXTOS);
	assign a1stg_fcmpop = ((((a1stg_op[7:0] == FCMPS) || (a1stg_op[7:0] == FCMPD)) || (a1stg_op[7:0] == FCMPES)) || (a1stg_op[7:0] == FCMPED));
	assign a1stg_f4cycop = (((((((a1stg_op[7:0] == FADDS) || (a1stg_op[7:0] == FADDD)) || (a1stg_op[7:0] == FSUBS)) || (a1stg_op[7:0] == FSUBD)) || (a1stg_op[7:0] == FDTOS)) || (a1stg_op[7:0] == FSTOD)) || (a1stg_op[7:0] == FITOD));
	assign a1stg_fixtos_fxtod = (((a1stg_op[7:0] == FITOS) || (a1stg_op[7:0] == FXTOS)) || (a1stg_op[7:0] == FXTOD));
	assign a1stg_faddsubs_fdtos = (((a1stg_op[7:0] == FADDS) || (a1stg_op[7:0] == FSUBS)) || (a1stg_op[7:0] == FDTOS));
	assign a1stg_faddsubs = ((a1stg_op[7:0] == FADDS) || (a1stg_op[7:0] == FSUBS));
	assign a1stg_faddsubd = ((a1stg_op[7:0] == FADDD) || (a1stg_op[7:0] == FSUBD));
	assign a1stg_fdtos = (a1stg_op[7:0] == FDTOS);
	assign a1stg_fistod = ((a1stg_op[7:0] == FITOD) || (a1stg_op[7:0] == FSTOD));
	assign a1stg_fixtos = ((a1stg_op[7:0] == FITOS) || (a1stg_op[7:0] == FXTOS));
	assign a1stg_fxtod = (a1stg_op[7:0] == FXTOD);
	assign a1stg_opdec_36 = a1stg_dblop;
	assign a1stg_opdec[34:28] = {a1stg_fadd, a1stg_dbl_dst, a1stg_sng_dst, a1stg_long_dst, a1stg_int_dst, a1stg_faddsubop, a1stg_fsubop};
	assign a1stg_opdec_24_21[3:0] = {a1stg_faddsub_dtosop, a1stg_fdtoix, a1stg_fstoix, a1stg_fsdtoix};
	assign a1stg_opdec_19_11[8:0] = {a1stg_fstod, a1stg_fstoi, a1stg_fstox, a1stg_fdtoi, a1stg_fdtox, a1stg_fsdtoix_fdtos, a1stg_fitos, a1stg_fitod, a1stg_fxtos};
	assign a1stg_opdec_9_0[9:0] = {a1stg_fcmpop, a1stg_f4cycop, a1stg_fixtos_fxtod, a1stg_faddsubs_fdtos, a1stg_faddsubs, a1stg_faddsubd, a1stg_fdtos, a1stg_fistod, a1stg_fixtos, a1stg_fxtod};
	assign fixtosd_hold = (a2stg_fixtos_fxtod &amp;&amp; !(((a1stg_op[7] &amp;&amp; !a1stg_op[1]) &amp;&amp; !a1stg_op[0]) &amp;&amp; (a1stg_op[2] || !a1stg_op[6])));
	assign a2stg_opdec_in[30:0] = ({31 {!fixtosd_hold}} &amp; {a1stg_opdec_36, a1stg_opdec[34:28], a1stg_opdec_24_21[3:0], a1stg_opdec_19_11[8:0], a1stg_opdec_9_0[9:0]});
	dffre_s #(31) i_a2stg_opdec(
		.din(a2stg_opdec_in[30:0]),
		.en(a6stg_step),
		.rst(reset),
		.clk(rclk),
		.q({a2stg_opdec_36, a2stg_opdec[34:28], a2stg_opdec_24_21[3:0], a2stg_opdec_19_11[8:0], a2stg_opdec_9_0[9:0]}),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(2) i_a2stg_rnd_mode(
		.din(a1stg_rnd_mode[1:0]),
		.en(a6stg_step),
		.clk(rclk),
		.q(a2stg_rnd_mode[1:0]),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(5) i_a2stg_id(
		.din(a1stg_id[4:0]),
		.en(a6stg_step),
		.clk(rclk),
		.q(a2stg_id[4:0]),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(2) i_a2stg_fcc(
		.din(a1stg_fcc[1:0]),
		.en(a6stg_step),
		.clk(rclk),
		.q(a2stg_fcc[1:0]),
		.se(se),
		.si(),
		.so()
	);
	assign a2stg_fadd = a2stg_opdec[34];
	assign a2stg_long_dst = a2stg_opdec[31];
	assign a2stg_faddsubop = a2stg_opdec[29];
	assign a2stg_fsubop = a2stg_opdec[28];
	assign a2stg_faddsub_dtosop = a2stg_opdec_24_21[3];
	assign a2stg_fdtoix = a2stg_opdec_24_21[2];
	assign a2stg_fstoix = a2stg_opdec_24_21[1];
	assign a2stg_fsdtoix = a2stg_opdec_24_21[0];
	assign a2stg_fstod = a2stg_opdec_19_11[8];
	assign a2stg_fstoi = a2stg_opdec_19_11[7];
	assign a2stg_fstox = a2stg_opdec_19_11[6];
	assign a2stg_fdtoi = a2stg_opdec_19_11[5];
	assign a2stg_fdtox = a2stg_opdec_19_11[4];
	assign a2stg_fsdtoix_fdtos = a2stg_opdec_19_11[3];
	assign a2stg_fitos = a2stg_opdec_19_11[2];
	assign a2stg_fitod = a2stg_opdec_19_11[1];
	assign a2stg_fxtos = a2stg_opdec_19_11[0];
	assign a2stg_fcmpop = a2stg_opdec_9_0[9];
	assign a2stg_fixtos_fxtod = a2stg_opdec_9_0[7];
	assign a2stg_fdtos = a2stg_opdec_9_0[3];
	assign a2stg_fxtod = a2stg_opdec_9_0[0];
	dffre_s #(19) i_a3stg_opdec(
		.din({a2stg_opdec_36, a2stg_opdec[34:29], a2stg_opdec_24_21[3], a2stg_opdec_24_21[0], a2stg_opdec_9_0[9:0]}),
		.en(a6stg_step),
		.rst(reset),
		.clk(rclk),
		.q({a3stg_opdec_36, a3stg_opdec[34:29], a3stg_opdec_24, a3stg_opdec_21, a3stg_opdec_9_0[9:0]}),
		.se(se),
		.si(),
		.so()
	);
	dffre_s #(2) i_a3stg_faddsubopa(
		.din({2 {a2stg_faddsubop}}),
		.en(a6stg_step),
		.rst(reset),
		.clk(rclk),
		.q(a3stg_faddsubopa[1:0]),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(2) i_a3stg_rnd_mode(
		.din(a2stg_rnd_mode[1:0]),
		.en(a6stg_step),
		.clk(rclk),
		.q(a3stg_rnd_mode[1:0]),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(5) i_a3stg_id(
		.din(a2stg_id[4:0]),
		.en(a6stg_step),
		.clk(rclk),
		.q(a3stg_id[4:0]),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(2) i_a3stg_fcc(
		.din(a2stg_fcc[1:0]),
		.en(a6stg_step),
		.clk(rclk),
		.q(a3stg_fcc[1:0]),
		.se(se),
		.si(),
		.so()
	);
	assign a3stg_fadd = a3stg_opdec[34];
	assign a3stg_int_dst = a3stg_opdec[30];
	assign a3stg_faddsubop = a3stg_opdec[29];
	assign a3stg_fsdtoix = a3stg_opdec_21;
	assign a3stg_f4cycop = a3stg_opdec_9_0[8];
	assign a3stg_fixtos_fxtod = a3stg_opdec_9_0[7];
	assign a3stg_fdtos = a3stg_opdec_9_0[3];
	dffre_s #(18) i_a4stg_opdec(
		.din({a3stg_opdec_36, a3stg_opdec[34:29], a3stg_opdec_24, a3stg_opdec_21, a3stg_opdec_9_0[9], a3stg_opdec_9_0[7:0]}),
		.en(a6stg_step),
		.rst(reset),
		.clk(rclk),
		.q({a4stg_opdec_36, a4stg_opdec[34:29], a4stg_opdec_24, a4stg_opdec_21, a4stg_opdec_9, a4stg_opdec_7_0[7:0]}),
		.se(se),
		.si(),
		.so()
	);
	assign a4stg_rnd_mode_in[1:0] = (({2 {a3stg_f4cycop}} &amp; a3stg_rnd_mode[1:0]) | ({2 {!a3stg_f4cycop}} &amp; a4stg_rnd_mode2[1:0]));
	dffe_s #(2) i_a4stg_rnd_mode(
		.din(a4stg_rnd_mode_in[1:0]),
		.en(a6stg_step),
		.clk(rclk),
		.q(a4stg_rnd_mode[1:0]),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(2) i_a4stg_rnd_mode2(
		.din(a3stg_rnd_mode[1:0]),
		.en(a6stg_step),
		.clk(rclk),
		.q(a4stg_rnd_mode2[1:0]),
		.se(se),
		.si(),
		.so()
	);
	assign a4stg_id_in[9:0] = {(a3stg_id[4:2] == 3&#39;o7), (a3stg_id[4:2] == 3&#39;o6), (a3stg_id[4:2] == 3&#39;o5), (a3stg_id[4:2] == 3&#39;o4), (a3stg_id[4:2] == 3&#39;o3), (a3stg_id[4:2] == 3&#39;o2), (a3stg_id[4:2] == 3&#39;o1), (a3stg_id[4:2] == 3&#39;o0), a3stg_id[1:0]};
	dffe_s #(10) i_a4stg_id(
		.din(a4stg_id_in[9:0]),
		.en(a6stg_step),
		.clk(rclk),
		.q(a4stg_id[9:0]),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(2) i_a4stg_fcc(
		.din(a3stg_fcc[1:0]),
		.en(a6stg_step),
		.clk(rclk),
		.q(a4stg_fcc[1:0]),
		.se(se),
		.si(),
		.so()
	);
	assign a4stg_dblop = a4stg_opdec_36;
	assign a4stg_fadd = a4stg_opdec[34];
	assign a4stg_faddsubop = a4stg_opdec[29];
	assign a4stg_faddsub_dtosop = a4stg_opdec_24;
	assign a4stg_fsdtoix = a4stg_opdec_21;
	assign a4stg_fcmpop = a4stg_opdec_9;
	assign a4stg_fixtos_fxtod = a4stg_opdec_7_0[7];
	assign a4stg_faddsubs_fdtos = a4stg_opdec_7_0[6];
	assign a4stg_faddsubs = a4stg_opdec_7_0[5];
	assign a4stg_faddsubd = a4stg_opdec_7_0[4];
	assign a4stg_fdtos = a4stg_opdec_7_0[3];
	assign a4stg_fistod = a4stg_opdec_7_0[2];
	dffre_s #(9) i_a5stg_opdec(
		.din({a4stg_opdec[34:30], a4stg_opdec_9, a4stg_opdec_7_0[7], a4stg_opdec_7_0[1], a4stg_opdec_7_0[0]}),
		.en(a6stg_step),
		.rst(reset),
		.clk(rclk),
		.q({a5stg_opdec[34:30], a5stg_opdec_9, a5stg_opdec_7, a5stg_opdec_1, a5stg_opdec_0}),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(10) i_a5stg_id(
		.din(a4stg_id[9:0]),
		.en(a6stg_step),
		.clk(rclk),
		.q(a5stg_id[9:0]),
		.se(se),
		.si(),
		.so()
	);
	assign a5stg_fadd = a5stg_opdec[34];
	assign a5stg_fixtos_fxtod = a5stg_opdec_7;
	assign a5stg_fixtos = a5stg_opdec_1;
	assign a5stg_fxtod = a5stg_opdec_0;
	assign a6stg_opdec_in[34:30] = (({5 {a5stg_fixtos_fxtod}} &amp; a5stg_opdec[34:30]) | ({5 {(!a4stg_fixtos_fxtod &amp;&amp; !a5stg_fixtos_fxtod)}} &amp; a4stg_opdec[34:30]));
	assign a6stg_opdec_in_9 = ((a5stg_fixtos_fxtod &amp; a5stg_opdec_9) | ((!a4stg_fixtos_fxtod &amp;&amp; !a5stg_fixtos_fxtod) &amp; a4stg_opdec_9));
	assign a6stg_fadd_in = (((((a5stg_fixtos_fxtod &amp;&amp; a6stg_step) &amp;&amp; !reset) &amp;&amp; a5stg_fadd) || ((((!a4stg_fixtos_fxtod &amp;&amp; !a5stg_fixtos_fxtod) &amp;&amp; a6stg_step) &amp;&amp; !reset) &amp;&amp; a4stg_fadd)) || ((!a6stg_step &amp;&amp; !reset) &amp;&amp; a6stg_fadd));
	dffre_s #(6) i_a6stg_opdec(
		.din({a6stg_opdec_in[34:30], a6stg_opdec_in_9}),
		.en(a6stg_step),
		.rst(reset),
		.clk(rclk),
		.q({a6stg_opdec[34:30], a6stg_opdec_9}),
		.se(se),
		.si(),
		.so()
	);
	assign add_id_out_in[9:0] = ((({10 {(!a5stg_fixtos_fxtod &amp;&amp; a6stg_step)}} &amp; a4stg_id[9:0]) | ({10 {(a5stg_fixtos_fxtod &amp;&amp; a6stg_step)}} &amp; a5stg_id[9:0])) | ({10 {!a6stg_step}} &amp; add_id_out[9:0]));
	dff_s #(10) i_add_id_out(
		.din(add_id_out_in[9:0]),
		.clk(rclk),
		.q(add_id_out[9:0]),
		.se(se),
		.si(),
		.so()
	);
	assign add_fcc_out_in[1:0] = ({2 {a4stg_fcmpop}} &amp; a4stg_fcc);
	dffe_s #(2) i_add_fcc_out(
		.din(add_fcc_out_in[1:0]),
		.en(a6stg_step),
		.clk(rclk),
		.q(add_fcc_out[1:0]),
		.se(se),
		.si(),
		.so()
	);
	assign a6stg_fadd = a6stg_opdec[34];
	assign a6stg_dbl_dst = a6stg_opdec[33];
	assign a6stg_sng_dst = a6stg_opdec[32];
	assign a6stg_long_dst = a6stg_opdec[31];
	assign a6stg_int_dst = a6stg_opdec[30];
	assign a6stg_fcmpop = a6stg_opdec_9;
	assign a6stg_hold = (a6stg_fadd &amp;&amp; !add_dest_rdy);
	assign a6stg_step = !a6stg_hold;
	assign add_pipe_active_in = (((((a1stg_fadd || a2stg_fadd) || a3stg_fadd) || a4stg_fadd) || a5stg_fadd) || a6stg_fadd);
	dffre_s #(1) i_add_pipe_active(
		.din(add_pipe_active_in),
		.en(1&#39;b1),
		.rst(reset),
		.clk(rclk),
		.q(add_pipe_active),
		.se(se),
		.si(),
		.so()
	);
	assign a1stg_sub = (((a1stg_fsubop ^ (a1stg_in1_63 ^ a1stg_in2_63)) &amp;&amp; !a1stg_fdtos) &amp;&amp; !(a1stg_faddsubop &amp;&amp; a1stg_nan_in));
	dffe_s #(1) i_a2stg_sign1(
		.din(a1stg_in1_63),
		.en(a6stg_step),
		.clk(rclk),
		.q(a2stg_sign1),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(1) i_a2stg_sign2(
		.din(a1stg_in2_63),
		.en(a6stg_step),
		.clk(rclk),
		.q(a2stg_sign2),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(1) i_a2stg_sub(
		.din(a1stg_sub),
		.en(a6stg_step),
		.clk(rclk),
		.q(a2stg_sub),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(1) i_a2stg_in2_neq_in1_frac(
		.din(a1stg_in2_neq_in1_frac),
		.en(a6stg_step),
		.clk(rclk),
		.q(a2stg_in2_neq_in1_frac),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(1) i_a2stg_in2_gt_in1_frac(
		.din(a1stg_in2_gt_in1_frac),
		.en(a6stg_step),
		.clk(rclk),
		.q(a2stg_in2_gt_in1_frac),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(1) i_a2stg_in2_eq_in1_exp(
		.din(a1stg_in2_eq_in1_exp),
		.en(a6stg_step),
		.clk(rclk),
		.q(a2stg_in2_eq_in1_exp),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(1) i_a2stg_in2_gt_in1_exp(
		.din(a1stg_expadd1[11]),
		.en(a6stg_step),
		.clk(rclk),
		.q(a2stg_in2_gt_in1_exp),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(1) i_a2stg_nan_in(
		.din(a1stg_nan_in),
		.en(a6stg_step),
		.clk(rclk),
		.q(a2stg_nan_in),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(1) i_a2stg_nan_in2(
		.din(a1stg_nan_in2),
		.en(a6stg_step),
		.clk(rclk),
		.q(a2stg_nan_in2),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(1) i_a2stg_snan_in2(
		.din(a1stg_snan_in2),
		.en(a6stg_step),
		.clk(rclk),
		.q(a2stg_snan_in2),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(1) i_a2stg_qnan_in2(
		.din(a1stg_qnan_in2),
		.en(a6stg_step),
		.clk(rclk),
		.q(a2stg_qnan_in2),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(1) i_a2stg_snan_in1(
		.din(a1stg_snan_in1),
		.en(a6stg_step),
		.clk(rclk),
		.q(a2stg_snan_in1),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(1) i_a2stg_qnan_in1(
		.din(a1stg_qnan_in1),
		.en(a6stg_step),
		.clk(rclk),
		.q(a2stg_qnan_in1),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(1) i_a2stg_2zero_in(
		.din(a1stg_2zero_in),
		.en(a6stg_step),
		.clk(rclk),
		.q(a2stg_2zero_in),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(1) i_a2stg_2inf_in(
		.din(a1stg_2inf_in),
		.en(a6stg_step),
		.clk(rclk),
		.q(a2stg_2inf_in),
		.se(se),
		.si(),
		.so()
	);
	assign a2stg_in2_eq_in1 = (a2stg_in2_eq_in1_exp &amp;&amp; !a2stg_in2_neq_in1_frac);
	assign a2stg_in2_gt_in1 = (a2stg_in2_gt_in1_exp || ((a2stg_in2_eq_in1_exp &amp;&amp; a2stg_in2_neq_in1_frac) &amp;&amp; a2stg_in2_gt_in1_frac));
	assign a3stg_sub_in = ((a2stg_sub &amp;&amp; !a2stg_nan_in) &amp;&amp; !(a2stg_fsdtoix &amp;&amp; !a2stg_expadd[11]));
	assign a2stg_faddsub_sign = ((((((((a2stg_sign1 &amp;&amp; !a2stg_nan_in) &amp;&amp; (a2stg_sign2 ^ a2stg_fsubop)) &amp;&amp; !(a2stg_2inf_in &amp;&amp; a2stg_sub)) || ((((a2stg_sign1 &amp;&amp; !a2stg_nan_in) &amp;&amp; !a2stg_in2_eq_in1) &amp;&amp; !a2stg_in2_gt_in1) &amp;&amp; !(a2stg_2inf_in &amp;&amp; a2stg_sub))) || ((((!a2stg_in2_eq_in1 &amp;&amp; a2stg_in2_gt_in1) &amp;&amp; !a2stg_nan_in) &amp;&amp; (a2stg_sign2 ^ a2stg_fsubop)) &amp;&amp; !(a2stg_2inf_in &amp;&amp; a2stg_sub))) || (a2stg_sign2 &amp;&amp; (a2stg_snan_in2 || (a2stg_qnan_in2 &amp;&amp; !a2stg_snan_in1)))) || (a2stg_sign1 &amp;&amp; ((a2stg_snan_in1 &amp;&amp; !a2stg_snan_in2) || (a2stg_qnan_in1 &amp;&amp; !a2stg_nan_in2)))) || (((((a2stg_rnd_mode[1:0] == 2&#39;b11) &amp;&amp; a2stg_in2_eq_in1) &amp;&amp; (a2stg_sign1 ^ (a2stg_sign2 ^ a2stg_fsubop))) &amp;&amp; !a2stg_nan_in) &amp;&amp; !a2stg_2inf_in));
	assign a3stg_sign_in = ((a2stg_faddsubop &amp;&amp; a2stg_faddsub_sign) || (!a2stg_faddsubop &amp;&amp; a2stg_sign2));
	dffe_s #(1) i_a3stg_sign(
		.din(a3stg_sign_in),
		.en(a6stg_step),
		.clk(rclk),
		.q(a3stg_sign),
		.se(se),
		.si(),
		.so()
	);
	assign a2stg_cc_1 = (((((a2stg_sign2 &amp;&amp; !a2stg_2zero_in) &amp;&amp; a2stg_sub) || ((!a2stg_in2_eq_in1 &amp;&amp; !a2stg_sub) &amp;&amp; (a2stg_in2_gt_in1 ^ !a2stg_sign2))) || a2stg_nan_in) &amp;&amp; a2stg_fcmpop);
	assign a2stg_cc_0 = (((((!a2stg_sign2 &amp;&amp; !a2stg_2zero_in) &amp;&amp; a2stg_sub) || ((!a2stg_in2_eq_in1 &amp;&amp; !a2stg_sub) &amp;&amp; (a2stg_in2_gt_in1 ^ a2stg_sign2))) || a2stg_nan_in) &amp;&amp; a2stg_fcmpop);
	assign a2stg_cc[1:0] = {a2stg_cc_1, a2stg_cc_0};
	dffe_s #(2) i_a3stg_cc(
		.din(a2stg_cc[1:0]),
		.en(a6stg_step),
		.clk(rclk),
		.q(a3stg_cc[1:0]),
		.se(se),
		.si(),
		.so()
	);
	assign a4stg_sign_in = ((a3stg_f4cycop &amp;&amp; a3stg_sign) || (!a3stg_f4cycop &amp;&amp; a4stg_sign2));
	dffe_s #(1) i_a4stg_sign(
		.din(a4stg_sign_in),
		.en(a6stg_step),
		.clk(rclk),
		.q(a4stg_sign),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(1) i_a4stg_sign2(
		.din(a3stg_sign),
		.en(a6stg_step),
		.clk(rclk),
		.q(a4stg_sign2),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(2) i_a4stg_cc(
		.din(a3stg_cc[1:0]),
		.en(a6stg_step),
		.clk(rclk),
		.q(a4stg_cc[1:0]),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(1) i_add_sign_out(
		.din(a4stg_sign),
		.en(a6stg_step),
		.clk(rclk),
		.q(add_sign_out),
		.se(se),
		.si(),
		.so()
	);
	assign add_cc_out_in[1:0] = ({2 {a4stg_fcmpop}} &amp; a4stg_cc[1:0]);
	dffe_s #(2) i_add_cc_out(
		.din(add_cc_out_in[1:0]),
		.en(a6stg_step),
		.clk(rclk),
		.q(add_cc_out[1:0]),
		.se(se),
		.si(),
		.so()
	);
	assign a1stg_nv = (((((a1stg_faddsubop &amp;&amp; (((a1stg_2inf_in &amp;&amp; a1stg_sub) || a1stg_snan_in1) || a1stg_snan_in2)) || (a1stg_fstod &amp;&amp; a1stg_snan_in2)) || (a1stg_fdtos &amp;&amp; a1stg_snan_in2)) || (a1stg_fcmpesd &amp;&amp; a1stg_nan_in)) || (a1stg_fcmpsd &amp;&amp; (a1stg_snan_in1 || a1stg_snan_in2)));
	dffe_s #(1) i_a2stg_nv(
		.din(a1stg_nv),
		.en(a6stg_step),
		.clk(rclk),
		.q(a2stg_nv),
		.se(se),
		.si(),
		.so()
	);
	assign a1stg_of_mask = !(a1stg_faddsub_dtosop &amp;&amp; a1stg_infnan_in);
	dffe_s #(1) i_a2stg_of_mask(
		.din(a1stg_of_mask),
		.en(a6stg_step),
		.clk(rclk),
		.q(a2stg_of_mask),
		.se(se),
		.si(),
		.so()
	);
	assign a3stg_nv_in = (((!a2stg_expadd[11] &amp;&amp; a2stg_fsdtoix) &amp;&amp; (((!a2stg_sign2 || |a2stg_expadd[10:0]) || a2stg_frac2hi_neq_0) || (a2stg_long_dst &amp;&amp; a2stg_frac2lo_neq_0))) || a2stg_nv);
	dffe_s #(1) i_a3stg_nv(
		.din(a3stg_nv_in),
		.en(a6stg_step),
		.clk(rclk),
		.q(a3stg_nv),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(1) i_a3stg_of_mask(
		.din(a2stg_of_mask),
		.en(a6stg_step),
		.clk(rclk),
		.q(a3stg_of_mask),
		.se(se),
		.si(),
		.so()
	);
	assign a2stg_nx_tmp1 = ((a2stg_fdtoix &amp;&amp; |a2stg_exp[11:10]) || (a2stg_fstoix &amp;&amp; |a2stg_exp[11:7]));
	assign a2stg_nx_tmp2 = (((a2stg_fdtoix &amp;&amp; !|a2stg_exp[11:10]) || (a2stg_fstoix &amp;&amp; !|a2stg_exp[11:7])) &amp;&amp; (((|a2stg_exp[10:1] || a2stg_frac2hi_neq_0) || a2stg_frac2lo_neq_0) || a2stg_frac2_63));
	assign a2stg_nx_tmp3 = (((((a2stg_exp[11:0] == 12&#39;h41f) &amp;&amp; a2stg_sign2) &amp;&amp; !a2stg_frac2hi_neq_0) &amp;&amp; a2stg_frac2lo_neq_0) &amp;&amp; a2stg_fdtoi);
	dffe_s #(1) i_a3stg_a2_expadd_11(
		.din(a2stg_expadd[11]),
		.en(a6stg_step),
		.clk(rclk),
		.q(a3stg_a2_expadd_11),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(1) i_a3stg_nx_tmp1(
		.din(a2stg_nx_tmp1),
		.en(a6stg_step),
		.clk(rclk),
		.q(a3stg_nx_tmp1),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(1) i_a3stg_nx_tmp2(
		.din(a2stg_nx_tmp2),
		.en(a6stg_step),
		.clk(rclk),
		.q(a3stg_nx_tmp2),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(1) i_a3stg_nx_tmp3(
		.din(a2stg_nx_tmp3),
		.en(a6stg_step),
		.clk(rclk),
		.q(a3stg_nx_tmp3),
		.se(se),
		.si(),
		.so()
	);
	assign a3stg_nx = ((a3stg_a2_expadd_11 &amp;&amp; ((a3stg_nx_tmp1 &amp;&amp; ((a3stg_fsdtoi_nx &amp;&amp; a3stg_int_dst) || a3stg_fsdtoix_nx)) || a3stg_nx_tmp2)) || a3stg_nx_tmp3);
	assign a4stg_nv_in = (((a3stg_fadd &amp;&amp; !a3stg_fixtos_fxtod) &amp;&amp; a3stg_nv) || (!(a3stg_fadd &amp;&amp; !a3stg_fixtos_fxtod) &amp;&amp; a4stg_nv2));
	dffe_s #(1) i_a4stg_nv(
		.din(a4stg_nv_in),
		.en(a6stg_step),
		.clk(rclk),
		.q(a4stg_nv),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(1) i_a4stg_nv2(
		.din(a3stg_nv),
		.en(a6stg_step),
		.clk(rclk),
		.q(a4stg_nv2),
		.se(se),
		.si(),
		.so()
	);
	assign a4stg_of_mask_in = (((a3stg_fadd &amp;&amp; !a3stg_fixtos_fxtod) &amp;&amp; a3stg_of_mask) || (!(a3stg_fadd &amp;&amp; !a3stg_fixtos_fxtod) &amp;&amp; a4stg_of_mask2));
	dffe_s #(1) i_a4stg_of_mask(
		.din(a4stg_of_mask_in),
		.en(a6stg_step),
		.clk(rclk),
		.q(a4stg_of_mask),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(1) i_a4stg_of_mask2(
		.din(a3stg_of_mask),
		.en(a6stg_step),
		.clk(rclk),
		.q(a4stg_of_mask2),
		.se(se),
		.si(),
		.so()
	);
	assign a4stg_nx_in = (((a3stg_fadd &amp;&amp; !a3stg_fixtos_fxtod) &amp;&amp; a3stg_nx) || (!(a3stg_fadd &amp;&amp; !a3stg_fixtos_fxtod) &amp;&amp; a4stg_nx2));
	dffe_s #(1) i_a4stg_nx(
		.din(a4stg_nx_in),
		.en(a6stg_step),
		.clk(rclk),
		.q(a4stg_nx),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(1) i_a4stg_nx2(
		.din(a3stg_nx),
		.en(a6stg_step),
		.clk(rclk),
		.q(a4stg_nx2),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(1) i_add_nv_out(
		.din(a4stg_nv),
		.en(a6stg_step),
		.clk(rclk),
		.q(add_nv_out),
		.se(se),
		.si(),
		.so()
	);
	assign a4stg_in_of = ((((a4stg_exp[11] || &amp;a4stg_exp[10:0]) &amp;&amp; a4stg_faddsubd) &amp;&amp; a4stg_of_mask) || (((|a4stg_exp[11:8] || &amp;a4stg_exp[7:0]) &amp;&amp; a4stg_faddsubs_fdtos) &amp;&amp; a4stg_of_mask));
	assign add_of_out_tmp1_in = (((((&amp;a4stg_exp[10:1] &amp;&amp; a4stg_rndup) &amp;&amp; a4stg_round) &amp;&amp; a4stg_faddsubd) &amp;&amp; a4stg_of_mask) || ((((&amp;a4stg_exp[7:1] &amp;&amp; a4stg_rndup) &amp;&amp; (a4stg_round || a4stg_fdtos)) &amp;&amp; a4stg_faddsubs_fdtos) &amp;&amp; a4stg_of_mask));
	dffe_s #(1) i_add_of_out_tmp1(
		.din(add_of_out_tmp1_in),
		.en(a6stg_step),
		.clk(rclk),
		.q(add_of_out_tmp1),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(1) i_add_of_out_tmp2(
		.din(a4stg_in_of),
		.en(a6stg_step),
		.clk(rclk),
		.q(add_of_out_tmp2),
		.se(se),
		.si(),
		.so()
	);
	assign add_of_out = (add_of_out_tmp2 || (add_of_out_tmp1 &amp;&amp; add_of_out_cout));
	assign a4stg_uf = ((((!|a4stg_exp[10:0] &amp;&amp; a4stg_frac_neq_0) &amp;&amp; (a4stg_round || a4stg_fdtos)) &amp;&amp; a4stg_faddsub_dtosop) || (((a4stg_faddsubop &amp;&amp; !(a4stg_round || a4stg_fdtos)) &amp;&amp; !a4stg_denorm_inv) &amp;&amp; a4stg_shl_data_neq_0));
	dffe_s #(1) i_add_uf_out(
		.din(a4stg_uf),
		.en(a6stg_step),
		.clk(rclk),
		.q(add_uf_out),
		.se(se),
		.si(),
		.so()
	);
	assign add_nx_out_in = (((((a4stg_of_mask &amp;&amp; a4stg_frac_dbl_nx) &amp;&amp; (a4stg_faddsubd || a5stg_fxtod)) &amp;&amp; (!a4stg_faddsubd || a4stg_round)) || (((a4stg_of_mask &amp;&amp; a4stg_frac_sng_nx) &amp;&amp; (a4stg_faddsubs_fdtos || a5stg_fixtos)) &amp;&amp; (!a4stg_faddsubs || a4stg_round))) || a4stg_nx);
	dffe_s #(1) i_add_nx_out(
		.din(add_nx_out_in),
		.en(a6stg_step),
		.clk(rclk),
		.q(add_nx_out),
		.se(se),
		.si(),
		.so()
	);
	assign add_exc_out[4:0] = {add_nv_out, add_of_out, add_uf_out, 1&#39;b0, (add_nx_out || add_of_out)};
	assign a2stg_frac1_in_frac1 = (a1stg_snan_in2 || (a1stg_qnan_in2 &amp;&amp; !a1stg_snan_in1));
	assign a2stg_frac1_in_frac2 = (a1stg_faddsubop &amp;&amp; ((!a1stg_2nan_in || a1stg_snan_in2) || (a1stg_qnan_in2 &amp;&amp; !a1stg_snan_in1)));
	assign a1stg_2nan_in_inv = !a1stg_2nan_in;
	assign a1stg_faddsubop_inv = !a1stg_faddsubop;
	assign a2stg_frac1_in_qnan = ((a1stg_nan_in || (a1stg_2inf_in &amp;&amp; a1stg_sub)) &amp;&amp; a1stg_faddsubop);
	assign a2stg_frac1_in_nv = ((a1stg_2inf_in &amp;&amp; a1stg_sub) &amp;&amp; a1stg_faddsubop);
	assign a2stg_frac1_in_nv_dbl = ((a1stg_2inf_in &amp;&amp; a1stg_sub) &amp;&amp; a1stg_faddsubd);
	assign a2stg_frac2_in_frac1 = (a1stg_faddsubop &amp;&amp; !a1stg_infnan_in);
	assign a2stg_frac2_in_qnan = (a1stg_snan_in2 &amp;&amp; !a1stg_faddsubop);
	assign a1stg_exp_diff_add1 = (a1stg_faddsub_dtosop &amp;&amp; !a1stg_expadd1[11]);
	assign a1stg_exp_diff_add2 = (a1stg_faddsubop &amp;&amp; a1stg_expadd1[11]);
	assign a1stg_exp_diff_5 = (!a1stg_expadd2[5] &amp;&amp; a1stg_fsdtox);
	assign a1stg_exp_diff[10:0] = ((({11 {a1stg_exp_diff_add1}} &amp; a1stg_expadd1[10:0]) | ({11 {a1stg_exp_diff_add2}} &amp; ~a1stg_expadd4_inv[10:0])) | ({11 {a1stg_fsdtoix}} &amp; {5&#39;b0, a1stg_exp_diff_5, ~a1stg_expadd2[4:0]}));
	assign a1stg_clamp63[5:0] = (a1stg_exp_diff[5:0] | {6 {|a1stg_exp_diff[10:6]}});
	assign a2stg_shr_cnt_in[5:0] = a1stg_clamp63[5:0];
	assign a2stg_shr_cnt_5_inv_in = !a1stg_clamp63[5];
	assign a2stg_shr_frac2_shr_int = (a2stg_faddsub_dtosop &amp;&amp; a6stg_step);
	assign a2stg_shr_frac2_shr_dbl = (((a2stg_fdtox &amp;&amp; |a2stg_exp[11:10]) || (a2stg_fstox &amp;&amp; |a2stg_exp[11:7])) &amp;&amp; a6stg_step);
	assign a2stg_shr_frac2_shr_sng = (((a2stg_fdtoi &amp;&amp; |a2stg_exp[11:10]) || (a2stg_fstoi &amp;&amp; |a2stg_exp[11:7])) &amp;&amp; a6stg_step);
	assign a2stg_shr_frac2_max = (a2stg_fsdtoix &amp;&amp; a6stg_step);
	assign a2stg_sub_step = (a2stg_sub &amp;&amp; a6stg_step);
	assign a1stg_faddsub_clamp63_0 = |(({6 {a1stg_expadd1[11]}} &amp; ~{a1stg_expadd4_inv[10:6], a1stg_expadd4_inv[0]}) | ({6 {!a1stg_expadd1[11]}} &amp; {a1stg_expadd1[10:6], a1stg_expadd1[0]}));
	assign a2stg_fracadd_frac2_inv_in = ((a1stg_fixtosd &amp;&amp; a1stg_in2_63) || ((a1stg_faddsubop &amp;&amp; a1stg_sub) &amp;&amp; !a1stg_faddsub_clamp63_0));
	assign a2stg_fracadd_frac2_inv_shr1_in = ((a1stg_faddsubop &amp;&amp; a1stg_sub) &amp;&amp; a1stg_faddsub_clamp63_0);
	assign a2stg_fracadd_frac2_in = (((a1stg_fixtosd &amp;&amp; !a1stg_in2_63) || a1stg_fstod) || (a1stg_faddsubop &amp;&amp; !a1stg_sub));
	dffe_s #(1) i_a2stg_fracadd_frac2(
		.din(a2stg_fracadd_frac2_in),
		.en(a6stg_step),
		.clk(rclk),
		.q(a2stg_fracadd_frac2),
		.se(se),
		.si(),
		.so()
	);
	assign a2stg_fracadd_cin_in = ((a1stg_fixtosd &amp;&amp; a1stg_in2_63) || (a1stg_faddsubop &amp;&amp; a1stg_sub));
	assign a3stg_exp_7ff = (a2stg_fstod &amp;&amp; &amp;a2stg_exp[7:0]);
	assign a3stg_exp_ff = (a2stg_fdtos &amp;&amp; &amp;a2stg_exp[10:0]);
	assign a3stg_exp_add = ((a2stg_fstod &amp;&amp; !&amp;a2stg_exp[7:0]) || (a2stg_fdtos &amp;&amp; !&amp;a2stg_exp[10:0]));
	assign a2stg_expdec_neq_0 = (a2stg_faddsubop &amp;&amp; (a2stg_exp[10:0] &lt; 11&#39;h36));
	assign a3stg_exp10_0_eq0 = (a3stg_exp[10:0] == 11&#39;b0);
	assign a3stg_exp10_1_eq0 = (a3stg_exp[10:1] == 10&#39;b0);
	assign a3stg_fdtos_inv = !a3stg_fdtos;
	assign a4stg_fixtos_fxtod_inv = !a4stg_fixtos_fxtod;
	assign a4stg_rnd_frac_add_inv = !(a3stg_fsdtoix || (a3stg_faddsubop &amp;&amp; a3stg_exp10_0_eq0));
	assign a4stg_shl_cnt_in[9:0] = (({10 {a3stg_denorm}} &amp; {(a3stg_exp[5:4] == 2&#39;b11), (a3stg_exp[5:4] == 2&#39;b10), (a3stg_exp[5:4] == 2&#39;b01), (a3stg_exp[5:4] == 2&#39;b00), a3stg_exp[5:0]}) | ({10 {a3stg_denorm_inv}} &amp; {(a3stg_lead0[5:4] == 2&#39;b11), (a3stg_lead0[5:4] == 2&#39;b10), (a3stg_lead0[5:4] == 2&#39;b01), (a3stg_lead0[5:4] == 2&#39;b00), a3stg_lead0[5:0]}));
	assign a4stg_rnd_sng = (a5stg_fixtos || a4stg_faddsubs_fdtos);
	assign a4stg_rnd_dbl = (a5stg_fxtod || a4stg_faddsubd);
	assign a4stg_rndup_sng = (((((a4stg_rnd_mode == 2&#39;b10) &amp;&amp; !a4stg_sign) &amp;&amp; a4stg_frac_sng_nx) || (((a4stg_rnd_mode == 2&#39;b11) &amp;&amp; a4stg_sign) &amp;&amp; a4stg_frac_sng_nx)) || (((a4stg_rnd_mode == 2&#39;b00) &amp;&amp; a4stg_rnd_frac_39) &amp;&amp; (a4stg_frac_38_0_nx || a4stg_rnd_frac_40)));
	assign a4stg_rndup_dbl = (((((a4stg_rnd_mode == 2&#39;b10) &amp;&amp; !a4stg_sign) &amp;&amp; a4stg_frac_dbl_nx) || (((a4stg_rnd_mode == 2&#39;b11) &amp;&amp; a4stg_sign) &amp;&amp; a4stg_frac_dbl_nx)) || (((a4stg_rnd_mode == 2&#39;b00) &amp;&amp; a4stg_rnd_frac_10) &amp;&amp; (a4stg_frac_9_0_nx || a4stg_rnd_frac_11)));
	assign a4stg_rndup = (((a4stg_faddsubd &amp;&amp; a4stg_rndup_dbl) || (a4stg_faddsubs &amp;&amp; a4stg_rndup_sng)) || ((a4stg_fdtos &amp;&amp; a4stg_rndup_sng) &amp;&amp; a4stg_of_mask));
	assign a5stg_rndup = ((a5stg_fxtod &amp;&amp; a4stg_rndup_dbl) || (a5stg_fixtos &amp;&amp; a4stg_rndup_sng));
	assign add_frac_out_rndadd = (((((a4stg_faddsubop &amp;&amp; a4stg_round) &amp;&amp; a4stg_rndup) &amp;&amp; !a4stg_in_of) || ((a4stg_fdtos &amp;&amp; a4stg_rndup) &amp;&amp; !a4stg_in_of)) || (a5stg_fixtos_fxtod &amp;&amp; a5stg_rndup));
	assign add_frac_out_rnd_frac = ((((((a4stg_faddsubop &amp;&amp; a4stg_round) &amp;&amp; !a4stg_rndup) &amp;&amp; !a4stg_in_of) || ((a4stg_fdtos &amp;&amp; !a4stg_rndup) &amp;&amp; !a4stg_in_of)) || (a5stg_fixtos_fxtod &amp;&amp; !a5stg_rndup)) || a4stg_fsdtoix);
	assign add_frac_out_shl = (((a4stg_faddsubop &amp;&amp; !a4stg_round) &amp;&amp; !a4stg_in_of) || a4stg_fistod);
	assign a4stg_to_0 = !(((a4stg_rnd_mode == 2&#39;b00) || ((a4stg_rnd_mode == 2&#39;b10) &amp;&amp; !a4stg_sign)) || ((a4stg_rnd_mode == 2&#39;b11) &amp;&amp; a4stg_sign));
	assign add_exp_out_expinc = (((((a4stg_faddsubop &amp;&amp; a4stg_round) &amp;&amp; a4stg_rndup) &amp;&amp; !a4stg_in_of) || ((a4stg_fdtos &amp;&amp; a4stg_rndup) &amp;&amp; !a4stg_in_of)) || (a5stg_fixtos_fxtod &amp;&amp; a5stg_rndup));
	assign add_exp_out_exp = ((((a4stg_faddsubop &amp;&amp; a4stg_round) &amp;&amp; !a4stg_in_of) || (a4stg_fdtos &amp;&amp; !a4stg_in_of)) || a5stg_fixtos_fxtod);
	assign add_exp_out_exp1 = (((((a4stg_faddsubop &amp;&amp; a4stg_round) &amp;&amp; !a4stg_rndup) &amp;&amp; !a4stg_in_of) || ((a4stg_fdtos &amp;&amp; !a4stg_rndup) &amp;&amp; !a4stg_in_of)) || (a5stg_fixtos_fxtod &amp;&amp; !a5stg_rndup));
	assign add_exp_out_expadd = (((a4stg_faddsubop &amp;&amp; !a4stg_round) &amp;&amp; !a4stg_in_of) || a4stg_fistod);
	assign a4stg_to_0_inv = !a4stg_to_0;
endmodule

</pre>
</body>