INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/jacka/lab7_2try1/lab7_2try1.tmp/hdmi_text_controller_v2_5_project/hdmi_text_controller_v2_5_project.gen/sources_1/ip/hdmi_tx_0/hdl/encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/jacka/lab7_2try1/lab7_2try1.tmp/hdmi_text_controller_v2_5_project/hdmi_text_controller_v2_5_project.gen/sources_1/ip/hdmi_tx_0/hdl/serdes_10_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serdes_10_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/jacka/lab7_2try1/lab7_2try1.tmp/hdmi_text_controller_v2_5_project/hdmi_text_controller_v2_5_project.gen/sources_1/ip/hdmi_tx_0/hdl/srldelay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srldelay
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/jacka/lab7_2try1/lab7_2try1.tmp/hdmi_text_controller_v2_5_project/hdmi_text_controller_v2_5_project.gen/sources_1/ip/hdmi_tx_0/hdl/hdmi_tx_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_tx_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/jacka/lab7_2try1/lab7_2try1.tmp/hdmi_text_controller_v2_5_project/hdmi_text_controller_v2_5_project.gen/sources_1/ip/hdmi_tx_0/sim/hdmi_tx_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_tx_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/jacka/lab7_2try1/lab7_2try1.tmp/hdmi_text_controller_v2_5_project/hdmi_text_controller_v2_5_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/jacka/lab7_2try1/lab7_2try1.tmp/hdmi_text_controller_v2_5_project/hdmi_text_controller_v2_5_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/jacka/lab7_2try1/lab7_2try1.tmp/hdmi_text_controller_v2_5_project/hdmi_text_controller_v2_5_project.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_4
INFO: [VRFC 10-311] analyzing module write_netlist_v8_4
INFO: [VRFC 10-311] analyzing module read_netlist_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_5_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_5_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_5_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_5
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/jacka/lab7_2try1/lab7_2try1.tmp/hdmi_text_controller_v2_5_project/hdmi_text_controller_v2_5_project.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/jacka/ip_repo/hdmi_text_controller_2_5/src/Color_Mapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module color_mapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/jacka/ip_repo/hdmi_text_controller_2_5/src/VGA_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/jacka/ip_repo/hdmi_text_controller_2_5/src/font_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/jacka/ip_repo/hdmi_text_controller_2_5/src/hdmi_text_controller_v2_5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_v2_5
WARNING: [VRFC 10-2938] 'drawX' is already implicitly declared on line 62 [c:/Users/jacka/ip_repo/hdmi_text_controller_2_5/src/hdmi_text_controller_v2_5.sv:101]
WARNING: [VRFC 10-2938] 'drawY' is already implicitly declared on line 63 [c:/Users/jacka/ip_repo/hdmi_text_controller_2_5/src/hdmi_text_controller_v2_5.sv:102]
WARNING: [VRFC 10-2938] 'red' is already implicitly declared on line 64 [c:/Users/jacka/ip_repo/hdmi_text_controller_2_5/src/hdmi_text_controller_v2_5.sv:103]
WARNING: [VRFC 10-2938] 'vde' is already implicitly declared on line 67 [c:/Users/jacka/ip_repo/hdmi_text_controller_2_5/src/hdmi_text_controller_v2_5.sv:104]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/jacka/ip_repo/hdmi_text_controller_2_5/src/hdmi_text_controller_v2_5_AXI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_v2_5_AXI
WARNING: [VRFC 10-3248] data object 'axi_read_write' is already declared [c:/Users/jacka/ip_repo/hdmi_text_controller_2_5/src/hdmi_text_controller_v2_5_AXI.sv:469]
WARNING: [VRFC 10-9364] second declaration of 'axi_read_write' is ignored [c:/Users/jacka/ip_repo/hdmi_text_controller_2_5/src/hdmi_text_controller_v2_5_AXI.sv:469]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/jacka/ip_repo/hdmi_text_controller_2_5/src/hdmi_text_controller_v2_5_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_tb
