0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/jhgsilva/FPGA_Projects/Tx_Blocks/Sum_DoP/Sum_DoP.gen/sources_1/bd/main/hdl/main_wrapper.vhd,1686654109,vhdl,,,,main_wrapper,,,,,,,,
C:/Users/jhgsilva/FPGA_Projects/Tx_Blocks/Sum_DoP/Sum_DoP.ip_user_files/bd/main/ip/main_sim_clk_gen_0_0/sim/main_sim_clk_gen_0_0.v,1686652273,verilog,,C:/Users/jhgsilva/FPGA_Projects/Tx_Blocks/Sum_DoP/Sum_DoP.ip_user_files/bd/main/ip/main_xlconcat_0_0/sim/main_xlconcat_0_0.v,,main_sim_clk_gen_0_0,,,,,,,,
C:/Users/jhgsilva/FPGA_Projects/Tx_Blocks/Sum_DoP/Sum_DoP.ip_user_files/bd/main/ip/main_sum_dop_0_0/sim/main_sum_dop_0_0.vhd,1686652273,vhdl,,,,main_sum_dop_0_0,,,,,,,,
C:/Users/jhgsilva/FPGA_Projects/Tx_Blocks/Sum_DoP/Sum_DoP.ip_user_files/bd/main/ip/main_xlconcat_0_0/sim/main_xlconcat_0_0.v,1686652273,verilog,,C:/Users/jhgsilva/FPGA_Projects/Tx_Blocks/Sum_DoP/Sum_DoP.ip_user_files/bd/main/ip/main_xlconstant_0_0/sim/main_xlconstant_0_0.v,,main_xlconcat_0_0,,,,,,,,
C:/Users/jhgsilva/FPGA_Projects/Tx_Blocks/Sum_DoP/Sum_DoP.ip_user_files/bd/main/ip/main_xlconstant_0_0/sim/main_xlconstant_0_0.v,1686654110,verilog,,C:/Users/jhgsilva/FPGA_Projects/Tx_Blocks/Sum_DoP/Sum_DoP.ip_user_files/bd/main/ip/main_xlconstant_1_0/sim/main_xlconstant_1_0.v,,main_xlconstant_0_0,,,,,,,,
C:/Users/jhgsilva/FPGA_Projects/Tx_Blocks/Sum_DoP/Sum_DoP.ip_user_files/bd/main/ip/main_xlconstant_1_0/sim/main_xlconstant_1_0.v,1686652274,verilog,,C:/Users/jhgsilva/FPGA_Projects/Tx_Blocks/Sum_DoP/Sum_DoP.ip_user_files/bd/main/ip/main_xlconstant_2_0/sim/main_xlconstant_2_0.v,,main_xlconstant_1_0,,,,,,,,
C:/Users/jhgsilva/FPGA_Projects/Tx_Blocks/Sum_DoP/Sum_DoP.ip_user_files/bd/main/ip/main_xlconstant_2_0/sim/main_xlconstant_2_0.v,1686652274,verilog,,C:/Users/jhgsilva/FPGA_Projects/Tx_Blocks/Sum_DoP/Sum_DoP.ip_user_files/bd/main/ip/main_xlconstant_3_0/sim/main_xlconstant_3_0.v,,main_xlconstant_2_0,,,,,,,,
C:/Users/jhgsilva/FPGA_Projects/Tx_Blocks/Sum_DoP/Sum_DoP.ip_user_files/bd/main/ip/main_xlconstant_3_0/sim/main_xlconstant_3_0.v,1686652274,verilog,,,,main_xlconstant_3_0,,,,,,,,
C:/Users/jhgsilva/FPGA_Projects/Tx_Blocks/Sum_DoP/Sum_DoP.ip_user_files/bd/main/sim/main.vhd,1686654109,vhdl,,,,main,,,,,,,,
C:/Users/jhgsilva/FPGA_Projects/Tx_Blocks/Sum_DoP/Sum_DoP.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
C:/Users/jhgsilva/FPGA_Projects/Tx_Blocks/Sum_DoP/Sum_DoP.srcs/sources_1/new/sum_dop.vhd,1686651309,vhdl,,,,sum_dop,,,,,,,,
