# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "/opt/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"alu_tb_time_impl.v" \
"../../../../../cordic.srcs/sources_1/new/alu.v" \

sv xil_defaultlib  --include "/opt/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../../cordic.srcs/sim_1/new/alu_tb.sv" \

# Do not sort compile order
nosort
