--
-- Written by Synplicity
-- Product Version "H-2013.03-1 "
-- Program "Synplify Pro", Mapper "maprc, Build 1512R"
-- Thu May 29 07:11:23 2014
--

--
-- Written by Synplify Pro version Build 1512R
-- Thu May 29 07:11:23 2014
--

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity memoire_latchup_15 is
port(
  latchup_hybride_c_0 :  in std_logic;
  enable_latchup_n_0 :  in std_logic;
  pilotage_n :  out std_logic;
  ladder_fpga_sc_tck_c_i_i :  in std_logic;
  sc_updateDR_0x09_14_ret :  in std_logic;
  sc_updateDR_0x09_0_0_g0 :  in std_logic;
  ff2en :  in std_logic;
  ff2_0 :  in std_logic);
end memoire_latchup_15;

architecture beh of memoire_latchup_15 is
  signal devclrn : std_logic := '1';
  signal devpor : std_logic := '1';
  signal devoe : std_logic := '0';
  signal VCC : std_logic ;
  signal LATCHUPOUEXTINCTION_X_I : std_logic ;
  signal G_730 : std_logic ;
  signal GND : std_logic ;
begin
PILOTAGE_N_Z12: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => pilotage_n,
d => VCC,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => LATCHUPOUEXTINCTION_X_I,
ena => G_730,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
PILOTAGE_N_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010101000101010")
port map (
combout => G_730,
dataa => sc_updateDR_0x09_14_ret,
datab => sc_updateDR_0x09_0_0_g0,
datac => ff2en);
LATCHUPOUEXTINCTION_X: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011000010110000")
port map (
combout => LATCHUPOUEXTINCTION_X_I,
dataa => latchup_hybride_c_0,
datab => enable_latchup_n_0,
datac => ff2_0);
VCC <= '1';
GND <= '0';
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity memoire_latchup_14 is
port(
latchup_hybride_c_0 :  in std_logic;
enable_latchup_n_0 :  in std_logic;
pilotage_n :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_13_ret :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic;
ff2en :  in std_logic;
ff2_0 :  in std_logic);
end memoire_latchup_14;

architecture beh of memoire_latchup_14 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal VCC : std_logic ;
signal LATCHUPOUEXTINCTION_X_I : std_logic ;
signal G_725 : std_logic ;
signal GND : std_logic ;
begin
PILOTAGE_N_Z12: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => pilotage_n,
d => VCC,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => LATCHUPOUEXTINCTION_X_I,
ena => G_725,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
PILOTAGE_N_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010101000101010")
port map (
combout => G_725,
dataa => sc_updateDR_0x09_13_ret,
datab => sc_updateDR_0x09_0_0_g0,
datac => ff2en);
LATCHUPOUEXTINCTION_X: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011000010110000")
port map (
combout => LATCHUPOUEXTINCTION_X_I,
dataa => latchup_hybride_c_0,
datab => enable_latchup_n_0,
datac => ff2_0);
VCC <= '1';
GND <= '0';
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity memoire_latchup_13 is
port(
latchup_hybride_c_0 :  in std_logic;
enable_latchup_n_0 :  in std_logic;
pilotage_n :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_12_ret :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic;
ff2en :  in std_logic;
ff2_0 :  in std_logic);
end memoire_latchup_13;

architecture beh of memoire_latchup_13 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal VCC : std_logic ;
signal LATCHUPOUEXTINCTION_X_I : std_logic ;
signal G_721 : std_logic ;
signal GND : std_logic ;
begin
PILOTAGE_N_Z12: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => pilotage_n,
d => VCC,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => LATCHUPOUEXTINCTION_X_I,
ena => G_721,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
PILOTAGE_N_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010101000101010")
port map (
combout => G_721,
dataa => sc_updateDR_0x09_12_ret,
datab => sc_updateDR_0x09_0_0_g0,
datac => ff2en);
LATCHUPOUEXTINCTION_X: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011000010110000")
port map (
combout => LATCHUPOUEXTINCTION_X_I,
dataa => latchup_hybride_c_0,
datab => enable_latchup_n_0,
datac => ff2_0);
VCC <= '1';
GND <= '0';
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity memoire_latchup_12 is
port(
latchup_hybride_c_0 :  in std_logic;
enable_latchup_n_0 :  in std_logic;
pilotage_n :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_11_ret :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic;
ff2en :  in std_logic;
ff2_0 :  in std_logic);
end memoire_latchup_12;

architecture beh of memoire_latchup_12 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal VCC : std_logic ;
signal LATCHUPOUEXTINCTION_X_I : std_logic ;
signal G_717 : std_logic ;
signal GND : std_logic ;
begin
PILOTAGE_N_Z12: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => pilotage_n,
d => VCC,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => LATCHUPOUEXTINCTION_X_I,
ena => G_717,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
PILOTAGE_N_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010101000101010")
port map (
combout => G_717,
dataa => sc_updateDR_0x09_11_ret,
datab => sc_updateDR_0x09_0_0_g0,
datac => ff2en);
LATCHUPOUEXTINCTION_X: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011000010110000")
port map (
combout => LATCHUPOUEXTINCTION_X_I,
dataa => latchup_hybride_c_0,
datab => enable_latchup_n_0,
datac => ff2_0);
VCC <= '1';
GND <= '0';
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity memoire_latchup_11 is
port(
latchup_hybride_c_0 :  in std_logic;
enable_latchup_n_0 :  in std_logic;
pilotage_n :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_10_ret :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic;
ff2en :  in std_logic;
ff2_0 :  in std_logic);
end memoire_latchup_11;

architecture beh of memoire_latchup_11 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal VCC : std_logic ;
signal LATCHUPOUEXTINCTION_X_I : std_logic ;
signal G_713 : std_logic ;
signal GND : std_logic ;
begin
PILOTAGE_N_Z12: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => pilotage_n,
d => VCC,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => LATCHUPOUEXTINCTION_X_I,
ena => G_713,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
PILOTAGE_N_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010101000101010")
port map (
combout => G_713,
dataa => sc_updateDR_0x09_10_ret,
datab => sc_updateDR_0x09_0_0_g0,
datac => ff2en);
LATCHUPOUEXTINCTION_X: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011000010110000")
port map (
combout => LATCHUPOUEXTINCTION_X_I,
dataa => latchup_hybride_c_0,
datab => enable_latchup_n_0,
datac => ff2_0);
VCC <= '1';
GND <= '0';
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity memoire_latchup_10 is
port(
latchup_hybride_c_0 :  in std_logic;
enable_latchup_n_0 :  in std_logic;
pilotage_n :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_9_ret :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic;
ff2en :  in std_logic;
ff2_0 :  in std_logic);
end memoire_latchup_10;

architecture beh of memoire_latchup_10 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal VCC : std_logic ;
signal LATCHUPOUEXTINCTION_X_I : std_logic ;
signal G_709 : std_logic ;
signal GND : std_logic ;
begin
PILOTAGE_N_Z12: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => pilotage_n,
d => VCC,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => LATCHUPOUEXTINCTION_X_I,
ena => G_709,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
PILOTAGE_N_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010101000101010")
port map (
combout => G_709,
dataa => sc_updateDR_0x09_9_ret,
datab => sc_updateDR_0x09_0_0_g0,
datac => ff2en);
LATCHUPOUEXTINCTION_X: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011000010110000")
port map (
combout => LATCHUPOUEXTINCTION_X_I,
dataa => latchup_hybride_c_0,
datab => enable_latchup_n_0,
datac => ff2_0);
VCC <= '1';
GND <= '0';
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity memoire_latchup_9 is
port(
latchup_hybride_c_0 :  in std_logic;
enable_latchup_n_0 :  in std_logic;
pilotage_n :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_8_ret :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic;
ff2en :  in std_logic;
ff2_0 :  in std_logic);
end memoire_latchup_9;

architecture beh of memoire_latchup_9 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal VCC : std_logic ;
signal LATCHUPOUEXTINCTION_X_I : std_logic ;
signal G_705 : std_logic ;
signal GND : std_logic ;
begin
PILOTAGE_N_Z12: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => pilotage_n,
d => VCC,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => LATCHUPOUEXTINCTION_X_I,
ena => G_705,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
PILOTAGE_N_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010101000101010")
port map (
combout => G_705,
dataa => sc_updateDR_0x09_8_ret,
datab => sc_updateDR_0x09_0_0_g0,
datac => ff2en);
LATCHUPOUEXTINCTION_X: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011000010110000")
port map (
combout => LATCHUPOUEXTINCTION_X_I,
dataa => latchup_hybride_c_0,
datab => enable_latchup_n_0,
datac => ff2_0);
VCC <= '1';
GND <= '0';
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity memoire_latchup_8 is
port(
latchup_hybride_c_0 :  in std_logic;
enable_latchup_n_0 :  in std_logic;
pilotage_n :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_7_ret :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic;
ff2en :  in std_logic;
ff2_0 :  in std_logic);
end memoire_latchup_8;

architecture beh of memoire_latchup_8 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal VCC : std_logic ;
signal LATCHUPOUEXTINCTION_X_I : std_logic ;
signal G_701 : std_logic ;
signal GND : std_logic ;
begin
PILOTAGE_N_Z12: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => pilotage_n,
d => VCC,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => LATCHUPOUEXTINCTION_X_I,
ena => G_701,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
PILOTAGE_N_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010101000101010")
port map (
combout => G_701,
dataa => sc_updateDR_0x09_7_ret,
datab => sc_updateDR_0x09_0_0_g0,
datac => ff2en);
LATCHUPOUEXTINCTION_X: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011000010110000")
port map (
combout => LATCHUPOUEXTINCTION_X_I,
dataa => latchup_hybride_c_0,
datab => enable_latchup_n_0,
datac => ff2_0);
VCC <= '1';
GND <= '0';
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity memoire_latchup_7 is
port(
latchup_hybride_c_0 :  in std_logic;
enable_latchup_n_0 :  in std_logic;
pilotage_n :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_6_ret :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic;
ff2en :  in std_logic;
ff2_0 :  in std_logic);
end memoire_latchup_7;

architecture beh of memoire_latchup_7 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal VCC : std_logic ;
signal LATCHUPOUEXTINCTION_X_I : std_logic ;
signal G_697 : std_logic ;
signal GND : std_logic ;
begin
PILOTAGE_N_Z12: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => pilotage_n,
d => VCC,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => LATCHUPOUEXTINCTION_X_I,
ena => G_697,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
PILOTAGE_N_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010101000101010")
port map (
combout => G_697,
dataa => sc_updateDR_0x09_6_ret,
datab => sc_updateDR_0x09_0_0_g0,
datac => ff2en);
LATCHUPOUEXTINCTION_X: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011000010110000")
port map (
combout => LATCHUPOUEXTINCTION_X_I,
dataa => latchup_hybride_c_0,
datab => enable_latchup_n_0,
datac => ff2_0);
VCC <= '1';
GND <= '0';
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity memoire_latchup_6 is
port(
latchup_hybride_c_0 :  in std_logic;
enable_latchup_n_0 :  in std_logic;
pilotage_n :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_5_ret :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic;
ff2en :  in std_logic;
ff2_0 :  in std_logic);
end memoire_latchup_6;

architecture beh of memoire_latchup_6 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal VCC : std_logic ;
signal LATCHUPOUEXTINCTION_X_I : std_logic ;
signal G_693 : std_logic ;
signal GND : std_logic ;
begin
PILOTAGE_N_Z12: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => pilotage_n,
d => VCC,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => LATCHUPOUEXTINCTION_X_I,
ena => G_693,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
PILOTAGE_N_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010101000101010")
port map (
combout => G_693,
dataa => sc_updateDR_0x09_5_ret,
datab => sc_updateDR_0x09_0_0_g0,
datac => ff2en);
LATCHUPOUEXTINCTION_X: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011000010110000")
port map (
combout => LATCHUPOUEXTINCTION_X_I,
dataa => latchup_hybride_c_0,
datab => enable_latchup_n_0,
datac => ff2_0);
VCC <= '1';
GND <= '0';
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity memoire_latchup_5 is
port(
latchup_hybride_c_0 :  in std_logic;
enable_latchup_n_0 :  in std_logic;
pilotage_n :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_4_ret :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic;
ff2en :  in std_logic;
ff2_0 :  in std_logic);
end memoire_latchup_5;

architecture beh of memoire_latchup_5 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal VCC : std_logic ;
signal LATCHUPOUEXTINCTION_X_I : std_logic ;
signal G_689 : std_logic ;
signal GND : std_logic ;
begin
PILOTAGE_N_Z12: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => pilotage_n,
d => VCC,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => LATCHUPOUEXTINCTION_X_I,
ena => G_689,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
PILOTAGE_N_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010101000101010")
port map (
combout => G_689,
dataa => sc_updateDR_0x09_4_ret,
datab => sc_updateDR_0x09_0_0_g0,
datac => ff2en);
LATCHUPOUEXTINCTION_X: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011000010110000")
port map (
combout => LATCHUPOUEXTINCTION_X_I,
dataa => latchup_hybride_c_0,
datab => enable_latchup_n_0,
datac => ff2_0);
VCC <= '1';
GND <= '0';
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity memoire_latchup_4 is
port(
latchup_hybride_c_0 :  in std_logic;
enable_latchup_n_0 :  in std_logic;
pilotage_n :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_3_ret :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic;
ff2en :  in std_logic;
ff2_0 :  in std_logic);
end memoire_latchup_4;

architecture beh of memoire_latchup_4 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal VCC : std_logic ;
signal LATCHUPOUEXTINCTION_X_I : std_logic ;
signal G_685 : std_logic ;
signal GND : std_logic ;
begin
PILOTAGE_N_Z12: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => pilotage_n,
d => VCC,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => LATCHUPOUEXTINCTION_X_I,
ena => G_685,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
PILOTAGE_N_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010101000101010")
port map (
combout => G_685,
dataa => sc_updateDR_0x09_3_ret,
datab => sc_updateDR_0x09_0_0_g0,
datac => ff2en);
LATCHUPOUEXTINCTION_X: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011000010110000")
port map (
combout => LATCHUPOUEXTINCTION_X_I,
dataa => latchup_hybride_c_0,
datab => enable_latchup_n_0,
datac => ff2_0);
VCC <= '1';
GND <= '0';
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity memoire_latchup_3 is
port(
latchup_hybride_c_0 :  in std_logic;
enable_latchup_n_0 :  in std_logic;
pilotage_n :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_2_ret :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic;
ff2en :  in std_logic;
ff2_0 :  in std_logic);
end memoire_latchup_3;

architecture beh of memoire_latchup_3 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal VCC : std_logic ;
signal LATCHUPOUEXTINCTION_X_I : std_logic ;
signal G_681 : std_logic ;
signal GND : std_logic ;
begin
PILOTAGE_N_Z12: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => pilotage_n,
d => VCC,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => LATCHUPOUEXTINCTION_X_I,
ena => G_681,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
PILOTAGE_N_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010101000101010")
port map (
combout => G_681,
dataa => sc_updateDR_0x09_2_ret,
datab => sc_updateDR_0x09_0_0_g0,
datac => ff2en);
LATCHUPOUEXTINCTION_X: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011000010110000")
port map (
combout => LATCHUPOUEXTINCTION_X_I,
dataa => latchup_hybride_c_0,
datab => enable_latchup_n_0,
datac => ff2_0);
VCC <= '1';
GND <= '0';
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity memoire_latchup_2 is
port(
latchup_hybride_c_0 :  in std_logic;
enable_latchup_n_0 :  in std_logic;
pilotage_n :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_1_ret :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic;
ff2en :  in std_logic;
ff2_0 :  in std_logic);
end memoire_latchup_2;

architecture beh of memoire_latchup_2 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal VCC : std_logic ;
signal LATCHUPOUEXTINCTION_X_I : std_logic ;
signal G_677 : std_logic ;
signal GND : std_logic ;
begin
PILOTAGE_N_Z12: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => pilotage_n,
d => VCC,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => LATCHUPOUEXTINCTION_X_I,
ena => G_677,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
PILOTAGE_N_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010101000101010")
port map (
combout => G_677,
dataa => sc_updateDR_0x09_1_ret,
datab => sc_updateDR_0x09_0_0_g0,
datac => ff2en);
LATCHUPOUEXTINCTION_X: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011000010110000")
port map (
combout => LATCHUPOUEXTINCTION_X_I,
dataa => latchup_hybride_c_0,
datab => enable_latchup_n_0,
datac => ff2_0);
VCC <= '1';
GND <= '0';
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity memoire_latchup_1 is
port(
latchup_hybride_c_0 :  in std_logic;
enable_latchup_n_0 :  in std_logic;
pilotage_n :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_0_ret :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic;
ff2en :  in std_logic;
ff2_0 :  in std_logic);
end memoire_latchup_1;

architecture beh of memoire_latchup_1 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal VCC : std_logic ;
signal LATCHUPOUEXTINCTION_X_I : std_logic ;
signal G_673 : std_logic ;
signal GND : std_logic ;
begin
PILOTAGE_N_Z12: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => pilotage_n,
d => VCC,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => LATCHUPOUEXTINCTION_X_I,
ena => G_673,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
PILOTAGE_N_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010101000101010")
port map (
combout => G_673,
dataa => sc_updateDR_0x09_0_ret,
datab => sc_updateDR_0x09_0_0_g0,
datac => ff2en);
LATCHUPOUEXTINCTION_X: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011000010110000")
port map (
combout => LATCHUPOUEXTINCTION_X_I,
dataa => latchup_hybride_c_0,
datab => enable_latchup_n_0,
datac => ff2_0);
VCC <= '1';
GND <= '0';
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity memoire_latchup is
port(
latchup_hybride_c_0 :  in std_logic;
enable_latchup_n_0 :  in std_logic;
pilotage_n :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_ret :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic;
ff2en :  in std_logic;
ff2_0 :  in std_logic);
end memoire_latchup;

architecture beh of memoire_latchup is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal VCC : std_logic ;
signal LATCHUPOUEXTINCTION_X_I : std_logic ;
signal G_669 : std_logic ;
signal GND : std_logic ;
begin
PILOTAGE_N_Z12: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => pilotage_n,
d => VCC,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => LATCHUPOUEXTINCTION_X_I,
ena => G_669,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
PILOTAGE_N_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010101000101010")
port map (
combout => G_669,
dataa => sc_updateDR_0x09_ret,
datab => sc_updateDR_0x09_0_0_g0,
datac => ff2en);
LATCHUPOUEXTINCTION_X: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011000010110000")
port map (
combout => LATCHUPOUEXTINCTION_X_I,
dataa => latchup_hybride_c_0,
datab => enable_latchup_n_0,
datac => ff2_0);
VCC <= '1';
GND <= '0';
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity signaux_hybrides_15 is
port(
un2_jtag_on_4_0_a2_0 :  out std_logic;
data_out :  in std_logic;
data_out_0 :  in std_logic;
un2_jtag_on_4_0_a2 :  out std_logic;
data_out_1 :  in std_logic;
data_out_2 :  in std_logic;
sc_tck_hyb :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
data_out_3 :  in std_logic;
pilotage_n :  in std_logic;
un1_tdi_suivant :  out std_logic;
data_out_4 :  in std_logic;
sc_tms_hyb :  out std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
sc_tdi_hyb :  out std_logic;
z_x :  in std_logic;
tokenin_hyb_i_x :  out std_logic;
tokenin_echelle_in :  in std_logic);
end signaux_hybrides_15;

architecture beh of signaux_hybrides_15 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal UN2_JTAG_ON_4_0_A2_123 : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
begin
UN2_JTAG_ON_4_0_A2_0_Z21: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => un2_jtag_on_4_0_a2_0,
dataa => data_out,
datab => data_out_0);
UN2_JTAG_ON_4_0_A2_Z22: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010000000000000")
port map (
combout => UN2_JTAG_ON_4_0_A2_123,
dataa => data_out_1,
datab => data_out_2,
datac => data_out_0,
datad => data_out);
SC_TCK_HYB_Z23: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010000000000000")
port map (
combout => sc_tck_hyb,
dataa => ladder_fpga_sc_tck_c,
datab => data_out_3,
datac => pilotage_n,
datad => UN2_JTAG_ON_4_0_A2_123);
UN1_TDI_SUIVANT_Z24: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000010000000000")
port map (
combout => un1_tdi_suivant,
dataa => data_out_3,
datab => pilotage_n,
datac => data_out_4,
datad => UN2_JTAG_ON_4_0_A2_123);
SC_TMS_HYB_Z25: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010000000000000")
port map (
combout => sc_tms_hyb,
dataa => ladder_fpga_sc_tms_c,
datab => data_out_3,
datac => pilotage_n,
datad => UN2_JTAG_ON_4_0_A2_123);
SC_TDI_HYB_Z26: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100000000000000")
port map (
combout => sc_tdi_hyb,
dataa => data_out_3,
datab => pilotage_n,
datac => UN2_JTAG_ON_4_0_A2_123,
datad => z_x);
TOKENIN_HYB_I_X_Z27: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => tokenin_hyb_i_x,
dataa => tokenin_echelle_in,
datab => pilotage_n);
GND <= '0';
VCC <= '1';
un2_jtag_on_4_0_a2 <= UN2_JTAG_ON_4_0_A2_123;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity signaux_hybrides_14 is
port(
sc_tms_hyb_0_a2 :  out std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
data_out :  in std_logic;
pilotage_n :  in std_logic;
un2_jtag_on_0_a2_0 :  in std_logic;
un1_tdi_suivant :  out std_logic;
data_out_0 :  in std_logic;
sc_tck_hyb_0_a2 :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
sc_tdi_hyb_0_a2 :  out std_logic;
z_x :  in std_logic;
tokenin_hyb_i_x :  out std_logic;
tokenin_echelle_in :  in std_logic);
end signaux_hybrides_14;

architecture beh of signaux_hybrides_14 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal GND : std_logic ;
signal VCC : std_logic ;
begin
SC_TMS_HYB_0_A2_Z15: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010000000000000")
port map (
combout => sc_tms_hyb_0_a2,
dataa => ladder_fpga_sc_tms_c,
datab => data_out,
datac => pilotage_n,
datad => un2_jtag_on_0_a2_0);
UN1_TDI_SUIVANT_Z16: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000010000000000")
port map (
combout => un1_tdi_suivant,
dataa => data_out,
datab => pilotage_n,
datac => data_out_0,
datad => un2_jtag_on_0_a2_0);
SC_TCK_HYB_0_A2_Z17: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010000000000000")
port map (
combout => sc_tck_hyb_0_a2,
dataa => ladder_fpga_sc_tck_c,
datab => data_out,
datac => pilotage_n,
datad => un2_jtag_on_0_a2_0);
SC_TDI_HYB_0_A2_Z18: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100000000000000")
port map (
combout => sc_tdi_hyb_0_a2,
dataa => data_out,
datab => pilotage_n,
datac => un2_jtag_on_0_a2_0,
datad => z_x);
TOKENIN_HYB_I_X_Z19: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => tokenin_hyb_i_x,
dataa => tokenin_echelle_in,
datab => pilotage_n);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity signaux_hybrides_13 is
port(
sc_tms_hyb :  out std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
pilotage_n :  in std_logic;
data_out :  in std_logic;
un2_jtag_on_4_0_a2 :  in std_logic;
un1_tdi_suivant :  out std_logic;
data_out_0 :  in std_logic;
sc_tck_hyb :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
sc_tdi_hyb :  out std_logic;
z_x :  in std_logic;
tokenin_hyb_i_x :  out std_logic;
tokenin_echelle_in :  in std_logic);
end signaux_hybrides_13;

architecture beh of signaux_hybrides_13 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal GND : std_logic ;
signal VCC : std_logic ;
begin
SC_TMS_HYB_Z15: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000000000000")
port map (
combout => sc_tms_hyb,
dataa => ladder_fpga_sc_tms_c,
datab => pilotage_n,
datac => data_out,
datad => un2_jtag_on_4_0_a2);
UN1_TDI_SUIVANT_Z16: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000100000000000")
port map (
combout => un1_tdi_suivant,
dataa => pilotage_n,
datab => data_out,
datac => data_out_0,
datad => un2_jtag_on_4_0_a2);
SC_TCK_HYB_Z17: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000000000000")
port map (
combout => sc_tck_hyb,
dataa => ladder_fpga_sc_tck_c,
datab => pilotage_n,
datac => data_out,
datad => un2_jtag_on_4_0_a2);
SC_TDI_HYB_Z18: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000000000000")
port map (
combout => sc_tdi_hyb,
dataa => pilotage_n,
datab => data_out,
datac => un2_jtag_on_4_0_a2,
datad => z_x);
TOKENIN_HYB_I_X_Z19: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => tokenin_hyb_i_x,
dataa => tokenin_echelle_in,
datab => pilotage_n);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity signaux_hybrides_12 is
port(
un2_jtag_on_0_a2_0 :  out std_logic;
data_out :  in std_logic;
data_out_0 :  in std_logic;
data_out_1 :  in std_logic;
data_out_2 :  in std_logic;
data_out_3 :  in std_logic;
pilotage_n :  in std_logic;
un1_tdi_suivant :  out std_logic;
data_out_4 :  in std_logic;
sc_tdi_hyb_0_a2 :  out std_logic;
z_x :  in std_logic;
sc_tms_hyb_0_a2_x :  out std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
sc_tck_hyb_0_a2_x :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
tokenin_hyb_i_x :  out std_logic;
tokenin_echelle_in :  in std_logic);
end signaux_hybrides_12;

architecture beh of signaux_hybrides_12 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal UN2_JTAG_ON_0_A2_122 : std_logic ;
signal UN2_JTAG_ON_0_A2_1 : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
begin
UN2_JTAG_ON_0_A2_0_Z21: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010000000100000")
port map (
combout => UN2_JTAG_ON_0_A2_122,
dataa => data_out,
datab => data_out_0,
datac => data_out_1);
UN2_JTAG_ON_0_A2_1_Z22: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010000000100000")
port map (
combout => UN2_JTAG_ON_0_A2_1,
dataa => data_out_2,
datab => data_out_3,
datac => pilotage_n);
UN1_TDI_SUIVANT_Z23: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100000001000000")
port map (
combout => un1_tdi_suivant,
dataa => data_out_4,
datab => UN2_JTAG_ON_0_A2_1,
datac => UN2_JTAG_ON_0_A2_122);
SC_TDI_HYB_0_A2_Z24: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000010000000")
port map (
combout => sc_tdi_hyb_0_a2,
dataa => UN2_JTAG_ON_0_A2_1,
datab => UN2_JTAG_ON_0_A2_122,
datac => z_x);
SC_TMS_HYB_0_A2_X_Z25: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000010000000")
port map (
combout => sc_tms_hyb_0_a2_x,
dataa => ladder_fpga_sc_tms_c,
datab => UN2_JTAG_ON_0_A2_1,
datac => UN2_JTAG_ON_0_A2_122);
SC_TCK_HYB_0_A2_X_Z26: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000010000000")
port map (
combout => sc_tck_hyb_0_a2_x,
dataa => ladder_fpga_sc_tck_c,
datab => UN2_JTAG_ON_0_A2_1,
datac => UN2_JTAG_ON_0_A2_122);
TOKENIN_HYB_I_X_Z27: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => tokenin_hyb_i_x,
dataa => tokenin_echelle_in,
datab => pilotage_n);
GND <= '0';
VCC <= '1';
un2_jtag_on_0_a2_0 <= UN2_JTAG_ON_0_A2_122;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity signaux_hybrides_11 is
port(
sc_tdo_hybride_c_0 :  in std_logic;
sc_tck_hyb_0_a2 :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
pilotage_n :  in std_logic;
un2_jtag_on_4_0_a2_0 :  in std_logic;
un2_jtag_on_0_a2_0 :  in std_logic;
data_out :  in std_logic;
sc_tms_hyb_0_a2 :  out std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
sc_tdi_hyb_0_a2 :  out std_logic;
z_x :  in std_logic;
tdi_suivant_x :  out std_logic;
tokenin_hyb_i_x :  out std_logic;
tokenin_echelle_in :  in std_logic);
end signaux_hybrides_11;

architecture beh of signaux_hybrides_11 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal UN1_TDI_SUIVANT : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
begin
SC_TCK_HYB_0_A2_Z17: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000000000000")
port map (
combout => sc_tck_hyb_0_a2,
dataa => ladder_fpga_sc_tck_c,
datab => pilotage_n,
datac => un2_jtag_on_4_0_a2_0,
datad => un2_jtag_on_0_a2_0);
UN1_TDI_SUIVANT_Z18: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010000000000000")
port map (
combout => UN1_TDI_SUIVANT,
dataa => pilotage_n,
datab => data_out,
datac => un2_jtag_on_4_0_a2_0,
datad => un2_jtag_on_0_a2_0);
SC_TMS_HYB_0_A2_Z19: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000000000000")
port map (
combout => sc_tms_hyb_0_a2,
dataa => ladder_fpga_sc_tms_c,
datab => pilotage_n,
datac => un2_jtag_on_4_0_a2_0,
datad => un2_jtag_on_0_a2_0);
SC_TDI_HYB_0_A2_Z20: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000000000000")
port map (
combout => sc_tdi_hyb_0_a2,
dataa => pilotage_n,
datab => un2_jtag_on_4_0_a2_0,
datac => un2_jtag_on_0_a2_0,
datad => z_x);
TDI_SUIVANT_X_Z21: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011100010111000")
port map (
combout => tdi_suivant_x,
dataa => sc_tdo_hybride_c_0,
datab => UN1_TDI_SUIVANT,
datac => z_x);
TOKENIN_HYB_I_X_Z22: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => tokenin_hyb_i_x,
dataa => tokenin_echelle_in,
datab => pilotage_n);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity signaux_hybrides_10 is
port(
sc_tms_hyb_0_a2 :  out std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
pilotage_n :  in std_logic;
un2_jtag_on_0_a2_0 :  in std_logic;
un2_jtag_on_0_a2_0_0 :  in std_logic;
sc_tck_hyb_0_a2 :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
un1_tdi_suivant :  out std_logic;
data_out :  in std_logic;
sc_tdi_hyb_0_a2 :  out std_logic;
z_x :  in std_logic;
tokenin_hyb_i_x :  out std_logic;
tokenin_echelle_in :  in std_logic);
end signaux_hybrides_10;

architecture beh of signaux_hybrides_10 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal GND : std_logic ;
signal VCC : std_logic ;
begin
SC_TMS_HYB_0_A2_Z15: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000000000000")
port map (
combout => sc_tms_hyb_0_a2,
dataa => ladder_fpga_sc_tms_c,
datab => pilotage_n,
datac => un2_jtag_on_0_a2_0,
datad => un2_jtag_on_0_a2_0_0);
SC_TCK_HYB_0_A2_Z16: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000000000000")
port map (
combout => sc_tck_hyb_0_a2,
dataa => ladder_fpga_sc_tck_c,
datab => pilotage_n,
datac => un2_jtag_on_0_a2_0,
datad => un2_jtag_on_0_a2_0_0);
UN1_TDI_SUIVANT_Z17: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010000000000000")
port map (
combout => un1_tdi_suivant,
dataa => pilotage_n,
datab => data_out,
datac => un2_jtag_on_0_a2_0,
datad => un2_jtag_on_0_a2_0_0);
SC_TDI_HYB_0_A2_Z18: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000000000000")
port map (
combout => sc_tdi_hyb_0_a2,
dataa => pilotage_n,
datab => un2_jtag_on_0_a2_0,
datac => un2_jtag_on_0_a2_0_0,
datad => z_x);
TOKENIN_HYB_I_X_Z19: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => tokenin_hyb_i_x,
dataa => tokenin_echelle_in,
datab => pilotage_n);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity signaux_hybrides_9 is
port(
sc_tdo_hybride_c_0 :  in std_logic;
data_out :  in std_logic;
data_out_0 :  in std_logic;
pilotage_n :  in std_logic;
un2_jtag_on_4_0_a2_0 :  in std_logic;
sc_tdi_hyb_0_a2 :  out std_logic;
data_out_1 :  in std_logic;
z_x :  in std_logic;
tdi_suivant :  out std_logic;
data_out_2 :  in std_logic;
sc_tms_hyb_0_a2_x :  out std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
sc_tck_hyb_0_a2_x :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
tokenin_hyb_i_x :  out std_logic;
tokenin_echelle_in :  in std_logic);
end signaux_hybrides_9;

architecture beh of signaux_hybrides_9 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal UN2_JTAG_ON_0_A2_1 : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
begin
UN2_JTAG_ON_0_A2_1_Z19: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000000000000")
port map (
combout => UN2_JTAG_ON_0_A2_1,
dataa => data_out,
datab => data_out_0,
datac => pilotage_n,
datad => un2_jtag_on_4_0_a2_0);
SC_TDI_HYB_0_A2_Z20: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100000001000000")
port map (
combout => sc_tdi_hyb_0_a2,
dataa => data_out_1,
datab => UN2_JTAG_ON_0_A2_1,
datac => z_x);
TDI_SUIVANT_Z21: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111100100000")
port map (
combout => tdi_suivant,
dataa => sc_tdo_hybride_c_0,
datab => data_out_2,
datac => UN2_JTAG_ON_0_A2_1,
datad => z_x);
SC_TMS_HYB_0_A2_X_Z22: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010000000100000")
port map (
combout => sc_tms_hyb_0_a2_x,
dataa => ladder_fpga_sc_tms_c,
datab => data_out_1,
datac => UN2_JTAG_ON_0_A2_1);
SC_TCK_HYB_0_A2_X_Z23: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010000000100000")
port map (
combout => sc_tck_hyb_0_a2_x,
dataa => ladder_fpga_sc_tck_c,
datab => data_out_1,
datac => UN2_JTAG_ON_0_A2_1);
TOKENIN_HYB_I_X_Z24: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => tokenin_hyb_i_x,
dataa => tokenin_echelle_in,
datab => pilotage_n);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity signaux_hybrides_8 is
port(
sc_tdo_hybride_c_0 :  in std_logic;
un2_jtag_on_4_0_a2_0 :  out std_logic;
data_out :  in std_logic;
data_out_0 :  in std_logic;
data_out_1 :  in std_logic;
data_out_2 :  in std_logic;
data_out_3 :  in std_logic;
pilotage_n :  in std_logic;
data_out_4 :  in std_logic;
sc_tdi_hyb :  out std_logic;
z_x :  in std_logic;
tdi_suivant_x :  out std_logic;
sc_tms_hyb_x :  out std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
sc_tck_hyb_x :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
tokenin_hyb_i_x :  out std_logic;
tokenin_echelle_in :  in std_logic);
end signaux_hybrides_8;

architecture beh of signaux_hybrides_8 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal UN2_JTAG_ON_4_0_A2_121 : std_logic ;
signal UN2_JTAG_ON_1 : std_logic ;
signal UN1_TDI_SUIVANT : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
begin
UN2_JTAG_ON_4_0_A2_0_Z23: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010001000100")
port map (
combout => UN2_JTAG_ON_4_0_A2_121,
dataa => data_out,
datab => data_out_0);
UN2_JTAG_ON_1_Z24: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000100000000000")
port map (
combout => UN2_JTAG_ON_1,
dataa => data_out_1,
datab => data_out_2,
datac => data_out_3,
datad => UN2_JTAG_ON_4_0_A2_121);
UN1_TDI_SUIVANT_Z25: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010000000100000")
port map (
combout => UN1_TDI_SUIVANT,
dataa => pilotage_n,
datab => data_out_4,
datac => UN2_JTAG_ON_1);
SC_TDI_HYB_Z26: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000010000000")
port map (
combout => sc_tdi_hyb,
dataa => pilotage_n,
datab => UN2_JTAG_ON_1,
datac => z_x);
TDI_SUIVANT_X_Z27: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011100010111000")
port map (
combout => tdi_suivant_x,
dataa => sc_tdo_hybride_c_0,
datab => UN1_TDI_SUIVANT,
datac => z_x);
SC_TMS_HYB_X_Z28: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000010000000")
port map (
combout => sc_tms_hyb_x,
dataa => ladder_fpga_sc_tms_c,
datab => pilotage_n,
datac => UN2_JTAG_ON_1);
SC_TCK_HYB_X_Z29: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000010000000")
port map (
combout => sc_tck_hyb_x,
dataa => ladder_fpga_sc_tck_c,
datab => pilotage_n,
datac => UN2_JTAG_ON_1);
TOKENIN_HYB_I_X_Z30: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => tokenin_hyb_i_x,
dataa => tokenin_echelle_in,
datab => pilotage_n);
GND <= '0';
VCC <= '1';
un2_jtag_on_4_0_a2_0 <= UN2_JTAG_ON_4_0_A2_121;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity signaux_hybrides_7 is
port(
sc_tdo_hybride_c_0 :  in std_logic;
data_out :  in std_logic;
data_out_0 :  in std_logic;
pilotage_n :  in std_logic;
un2_jtag_on_0_a2_0 :  in std_logic;
sc_tdi_hyb_0_a2 :  out std_logic;
z_x :  in std_logic;
tdi_suivant :  out std_logic;
data_out_1 :  in std_logic;
sc_tck_hyb_0_a2_x :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
sc_tms_hyb_0_a2_x :  out std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
tokenin_hyb_i_x :  out std_logic;
tokenin_echelle_in :  in std_logic);
end signaux_hybrides_7;

architecture beh of signaux_hybrides_7 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal UN2_JTAG_ON_0_A2 : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
begin
UN2_JTAG_ON_0_A2_Z18: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010000000000000")
port map (
combout => UN2_JTAG_ON_0_A2,
dataa => data_out,
datab => data_out_0,
datac => pilotage_n,
datad => un2_jtag_on_0_a2_0);
SC_TDI_HYB_0_A2_Z19: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => sc_tdi_hyb_0_a2,
dataa => UN2_JTAG_ON_0_A2,
datab => z_x);
TDI_SUIVANT_Z20: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111100100000")
port map (
combout => tdi_suivant,
dataa => sc_tdo_hybride_c_0,
datab => data_out_1,
datac => UN2_JTAG_ON_0_A2,
datad => z_x);
SC_TCK_HYB_0_A2_X_Z21: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => sc_tck_hyb_0_a2_x,
dataa => ladder_fpga_sc_tck_c,
datab => UN2_JTAG_ON_0_A2);
SC_TMS_HYB_0_A2_X_Z22: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => sc_tms_hyb_0_a2_x,
dataa => ladder_fpga_sc_tms_c,
datab => UN2_JTAG_ON_0_A2);
TOKENIN_HYB_I_X_Z23: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => tokenin_hyb_i_x,
dataa => tokenin_echelle_in,
datab => pilotage_n);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity signaux_hybrides_6 is
port(
un2_jtag_on_0_a2_0 :  out std_logic;
data_out :  in std_logic;
data_out_0 :  in std_logic;
sc_tck_hyb_0_a2 :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
pilotage_n :  in std_logic;
un2_jtag_on_0_a2_0_0 :  in std_logic;
sc_tms_hyb_0_a2 :  out std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
un1_tdi_suivant :  out std_logic;
data_out_1 :  in std_logic;
sc_tdi_hyb_0_a2 :  out std_logic;
z_x :  in std_logic;
tokenin_hyb_i_x :  out std_logic;
tokenin_echelle_in :  in std_logic);
end signaux_hybrides_6;

architecture beh of signaux_hybrides_6 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal UN2_JTAG_ON_0_A2_120 : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
begin
UN2_JTAG_ON_0_A2_0_Z18: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => UN2_JTAG_ON_0_A2_120,
dataa => data_out,
datab => data_out_0);
SC_TCK_HYB_0_A2_Z19: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000000000000")
port map (
combout => sc_tck_hyb_0_a2,
dataa => ladder_fpga_sc_tck_c,
datab => pilotage_n,
datac => UN2_JTAG_ON_0_A2_120,
datad => un2_jtag_on_0_a2_0_0);
SC_TMS_HYB_0_A2_Z20: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000000000000")
port map (
combout => sc_tms_hyb_0_a2,
dataa => ladder_fpga_sc_tms_c,
datab => pilotage_n,
datac => UN2_JTAG_ON_0_A2_120,
datad => un2_jtag_on_0_a2_0_0);
UN1_TDI_SUIVANT_Z21: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010000000000000")
port map (
combout => un1_tdi_suivant,
dataa => pilotage_n,
datab => data_out_1,
datac => UN2_JTAG_ON_0_A2_120,
datad => un2_jtag_on_0_a2_0_0);
SC_TDI_HYB_0_A2_Z22: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000000000000")
port map (
combout => sc_tdi_hyb_0_a2,
dataa => pilotage_n,
datab => UN2_JTAG_ON_0_A2_120,
datac => un2_jtag_on_0_a2_0_0,
datad => z_x);
TOKENIN_HYB_I_X_Z23: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => tokenin_hyb_i_x,
dataa => tokenin_echelle_in,
datab => pilotage_n);
GND <= '0';
VCC <= '1';
un2_jtag_on_0_a2_0 <= UN2_JTAG_ON_0_A2_120;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity signaux_hybrides_5 is
port(
data_out :  in std_logic;
data_out_0 :  in std_logic;
pilotage_n :  in std_logic;
un1_tdi_suivant :  out std_logic;
data_out_1 :  in std_logic;
un2_jtag_on_0_a2_0 :  in std_logic;
sc_tdi_hyb_0_a2 :  out std_logic;
z_x :  in std_logic;
sc_tck_hyb_0_a2_x :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
sc_tms_hyb_0_a2_x :  out std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
tokenin_hyb_i_x :  out std_logic;
tokenin_echelle_in :  in std_logic);
end signaux_hybrides_5;

architecture beh of signaux_hybrides_5 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal UN2_JTAG_ON_0_A2_1 : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
begin
UN2_JTAG_ON_0_A2_1_Z17: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010000000100000")
port map (
combout => UN2_JTAG_ON_0_A2_1,
dataa => data_out,
datab => data_out_0,
datac => pilotage_n);
UN1_TDI_SUIVANT_Z18: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100000001000000")
port map (
combout => un1_tdi_suivant,
dataa => data_out_1,
datab => UN2_JTAG_ON_0_A2_1,
datac => un2_jtag_on_0_a2_0);
SC_TDI_HYB_0_A2_Z19: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000010000000")
port map (
combout => sc_tdi_hyb_0_a2,
dataa => UN2_JTAG_ON_0_A2_1,
datab => un2_jtag_on_0_a2_0,
datac => z_x);
SC_TCK_HYB_0_A2_X_Z20: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000010000000")
port map (
combout => sc_tck_hyb_0_a2_x,
dataa => ladder_fpga_sc_tck_c,
datab => UN2_JTAG_ON_0_A2_1,
datac => un2_jtag_on_0_a2_0);
SC_TMS_HYB_0_A2_X_Z21: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000010000000")
port map (
combout => sc_tms_hyb_0_a2_x,
dataa => ladder_fpga_sc_tms_c,
datab => UN2_JTAG_ON_0_A2_1,
datac => un2_jtag_on_0_a2_0);
TOKENIN_HYB_I_X_Z22: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => tokenin_hyb_i_x,
dataa => tokenin_echelle_in,
datab => pilotage_n);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity signaux_hybrides_4 is
port(
un2_jtag_on_0_a2_0 :  out std_logic;
data_out :  in std_logic;
data_out_0 :  in std_logic;
data_out_1 :  in std_logic;
sc_tms_hyb_0_a2 :  out std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
pilotage_n :  in std_logic;
un2_jtag_on_0_a2_2 :  in std_logic;
un1_tdi_suivant :  out std_logic;
data_out_2 :  in std_logic;
sc_tck_hyb_0_a2 :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
sc_tdi_hyb_0_a2 :  out std_logic;
z_x :  in std_logic;
tokenin_hyb_i_x :  out std_logic;
tokenin_echelle_in :  in std_logic);
end signaux_hybrides_4;

architecture beh of signaux_hybrides_4 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal UN2_JTAG_ON_0_A2_119 : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
begin
UN2_JTAG_ON_0_A2_0_Z19: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000001000000010")
port map (
combout => UN2_JTAG_ON_0_A2_119,
dataa => data_out,
datab => data_out_0,
datac => data_out_1);
SC_TMS_HYB_0_A2_Z20: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000000000000")
port map (
combout => sc_tms_hyb_0_a2,
dataa => ladder_fpga_sc_tms_c,
datab => pilotage_n,
datac => un2_jtag_on_0_a2_2,
datad => UN2_JTAG_ON_0_A2_119);
UN1_TDI_SUIVANT_Z21: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010000000000000")
port map (
combout => un1_tdi_suivant,
dataa => pilotage_n,
datab => data_out_2,
datac => un2_jtag_on_0_a2_2,
datad => UN2_JTAG_ON_0_A2_119);
SC_TCK_HYB_0_A2_Z22: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000000000000")
port map (
combout => sc_tck_hyb_0_a2,
dataa => ladder_fpga_sc_tck_c,
datab => pilotage_n,
datac => un2_jtag_on_0_a2_2,
datad => UN2_JTAG_ON_0_A2_119);
SC_TDI_HYB_0_A2_Z23: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000000000000")
port map (
combout => sc_tdi_hyb_0_a2,
dataa => pilotage_n,
datab => un2_jtag_on_0_a2_2,
datac => UN2_JTAG_ON_0_A2_119,
datad => z_x);
TOKENIN_HYB_I_X_Z24: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => tokenin_hyb_i_x,
dataa => tokenin_echelle_in,
datab => pilotage_n);
GND <= '0';
VCC <= '1';
un2_jtag_on_0_a2_0 <= UN2_JTAG_ON_0_A2_119;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity signaux_hybrides_3 is
port(
sc_tdo_hybride_c_0 :  in std_logic;
data_out :  in std_logic;
pilotage_n :  in std_logic;
un2_jtag_on_0_a2_0 :  in std_logic;
un2_jtag_on_4_0_a2_0 :  in std_logic;
sc_tdi_hyb_0_a2 :  out std_logic;
z_x :  in std_logic;
tdi_suivant :  out std_logic;
data_out_0 :  in std_logic;
sc_tms_hyb_0_a2_x :  out std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
sc_tck_hyb_0_a2_x :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
tokenin_hyb_i_x :  out std_logic;
tokenin_echelle_in :  in std_logic);
end signaux_hybrides_3;

architecture beh of signaux_hybrides_3 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal UN2_JTAG_ON_0_A2 : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
begin
UN2_JTAG_ON_0_A2_Z18: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000000000000")
port map (
combout => UN2_JTAG_ON_0_A2,
dataa => data_out,
datab => pilotage_n,
datac => un2_jtag_on_0_a2_0,
datad => un2_jtag_on_4_0_a2_0);
SC_TDI_HYB_0_A2_Z19: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => sc_tdi_hyb_0_a2,
dataa => UN2_JTAG_ON_0_A2,
datab => z_x);
TDI_SUIVANT_Z20: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111100100000")
port map (
combout => tdi_suivant,
dataa => sc_tdo_hybride_c_0,
datab => data_out_0,
datac => UN2_JTAG_ON_0_A2,
datad => z_x);
SC_TMS_HYB_0_A2_X_Z21: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => sc_tms_hyb_0_a2_x,
dataa => ladder_fpga_sc_tms_c,
datab => UN2_JTAG_ON_0_A2);
SC_TCK_HYB_0_A2_X_Z22: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => sc_tck_hyb_0_a2_x,
dataa => ladder_fpga_sc_tck_c,
datab => UN2_JTAG_ON_0_A2);
TOKENIN_HYB_I_X_Z23: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => tokenin_hyb_i_x,
dataa => tokenin_echelle_in,
datab => pilotage_n);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity signaux_hybrides_2 is
port(
sc_tdo_hybride_c_0 :  in std_logic;
pilotage_n :  in std_logic;
data_out :  in std_logic;
un2_jtag_on_4_0_a2_0 :  in std_logic;
un2_jtag_on_4_0_a2_0_0 :  in std_logic;
sc_tdi_hyb :  out std_logic;
z_x :  in std_logic;
tdi_suivant :  out std_logic;
data_out_0 :  in std_logic;
sc_tck_hyb_x :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
sc_tms_hyb_x :  out std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
tokenin_hyb_i_x :  out std_logic;
tokenin_echelle_in :  in std_logic);
end signaux_hybrides_2;

architecture beh of signaux_hybrides_2 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal UN2_JTAG_ON : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
begin
UN2_JTAG_ON_Z18: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000000000000")
port map (
combout => UN2_JTAG_ON,
dataa => pilotage_n,
datab => data_out,
datac => un2_jtag_on_4_0_a2_0,
datad => un2_jtag_on_4_0_a2_0_0);
SC_TDI_HYB_Z19: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => sc_tdi_hyb,
dataa => UN2_JTAG_ON,
datab => z_x);
TDI_SUIVANT_Z20: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111100100000")
port map (
combout => tdi_suivant,
dataa => sc_tdo_hybride_c_0,
datab => data_out_0,
datac => UN2_JTAG_ON,
datad => z_x);
SC_TCK_HYB_X_Z21: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => sc_tck_hyb_x,
dataa => ladder_fpga_sc_tck_c,
datab => UN2_JTAG_ON);
SC_TMS_HYB_X_Z22: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => sc_tms_hyb_x,
dataa => ladder_fpga_sc_tms_c,
datab => UN2_JTAG_ON);
TOKENIN_HYB_I_X_Z23: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => tokenin_hyb_i_x,
dataa => tokenin_echelle_in,
datab => pilotage_n);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity signaux_hybrides_1 is
port(
un2_jtag_on_0_a2_2 :  out std_logic;
data_out :  in std_logic;
data_out_0 :  in std_logic;
un2_jtag_on_0_a2_0 :  out std_logic;
un2_jtag_on_4_0_a2_0 :  in std_logic;
sc_tms_hyb_0_a2 :  out std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
data_out_1 :  in std_logic;
pilotage_n :  in std_logic;
un1_tdi_suivant :  out std_logic;
data_out_2 :  in std_logic;
sc_tck_hyb_0_a2 :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
sc_tdi_hyb_0_a2 :  out std_logic;
z_x :  in std_logic;
tokenin_hyb_i_x :  out std_logic;
tokenin_echelle_in :  in std_logic);
end signaux_hybrides_1;

architecture beh of signaux_hybrides_1 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal UN2_JTAG_ON_0_A2_117 : std_logic ;
signal UN2_JTAG_ON_0_A2_118 : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
begin
UN2_JTAG_ON_0_A2_2_Z21: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001000100010001")
port map (
combout => UN2_JTAG_ON_0_A2_117,
dataa => data_out,
datab => data_out_0);
UN2_JTAG_ON_0_A2_0_Z22: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => UN2_JTAG_ON_0_A2_118,
dataa => UN2_JTAG_ON_0_A2_117,
datab => un2_jtag_on_4_0_a2_0);
SC_TMS_HYB_0_A2_Z23: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000000000000")
port map (
combout => sc_tms_hyb_0_a2,
dataa => ladder_fpga_sc_tms_c,
datab => data_out_1,
datac => pilotage_n,
datad => UN2_JTAG_ON_0_A2_118);
UN1_TDI_SUIVANT_Z24: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000100000000000")
port map (
combout => un1_tdi_suivant,
dataa => data_out_1,
datab => pilotage_n,
datac => data_out_2,
datad => UN2_JTAG_ON_0_A2_118);
SC_TCK_HYB_0_A2_Z25: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000000000000")
port map (
combout => sc_tck_hyb_0_a2,
dataa => ladder_fpga_sc_tck_c,
datab => data_out_1,
datac => pilotage_n,
datad => UN2_JTAG_ON_0_A2_118);
SC_TDI_HYB_0_A2_Z26: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000000000000")
port map (
combout => sc_tdi_hyb_0_a2,
dataa => data_out_1,
datab => pilotage_n,
datac => UN2_JTAG_ON_0_A2_118,
datad => z_x);
TOKENIN_HYB_I_X_Z27: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => tokenin_hyb_i_x,
dataa => tokenin_echelle_in,
datab => pilotage_n);
GND <= '0';
VCC <= '1';
un2_jtag_on_0_a2_2 <= UN2_JTAG_ON_0_A2_117;
un2_jtag_on_0_a2_0 <= UN2_JTAG_ON_0_A2_118;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity signaux_hybrides is
port(
sc_tdo_hybride_c_13 :  in std_logic;
sc_tdo_hybride_c_5 :  in std_logic;
sc_tdo_hybride_c_14 :  in std_logic;
sc_tdo_hybride_c_6 :  in std_logic;
sc_tdo_hybride_c_10 :  in std_logic;
sc_tdo_hybride_c_2 :  in std_logic;
sc_tdo_hybride_c_12 :  in std_logic;
sc_tdo_hybride_c_4 :  in std_logic;
sc_tdo_hybride_c_8 :  in std_logic;
sc_tdo_hybride_c_0 :  in std_logic;
sc_tms_hyb_0_a2 :  out std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
pilotage_n :  in std_logic;
un2_jtag_on_0_a2_2 :  in std_logic;
un2_jtag_on_0_a2_0 :  in std_logic;
data_out :  in std_logic;
sc_tck_hyb_0_a2 :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
sc_tdi_hyb_0_a2 :  out std_logic;
z_x :  in std_logic;
data_out_0 :  in std_logic;
un1_tdi_suivant_0 :  in std_logic;
un1_tdi_suivant_1 :  in std_logic;
tdi_suivant_x :  in std_logic;
tdi_suivant :  in std_logic;
un1_tdi_suivant_2 :  in std_logic;
un1_tdi_suivant_3 :  in std_logic;
un1_tdi_suivant_4 :  in std_logic;
un1_tdi_suivant_5 :  in std_logic;
un1_tdi_suivant_6 :  in std_logic;
un1_tdi_suivant_7 :  in std_logic;
un1_tdi_suivant_8 :  in std_logic;
data_out_1 :  in std_logic;
tdi_suivant_0 :  in std_logic;
tdi_suivant_1 :  in std_logic;
tdi_suivant_2 :  in std_logic;
tdi_suivant_x_0 :  in std_logic;
data_out_2 :  in std_logic;
tdo_echelle_15 :  out std_logic;
data_out_3 :  in std_logic;
tokenin_hyb_i_x :  out std_logic;
tokenin_echelle_in :  in std_logic);
end signaux_hybrides;

architecture beh of signaux_hybrides is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal UN1_TDI_SUIVANT : std_logic ;
signal TDO_ECHELLE_9_A : std_logic ;
signal TDO_ECHELLE_9 : std_logic ;
signal TDO_ECHELLE_8 : std_logic ;
signal TDO_ECHELLE_5_A : std_logic ;
signal TDO_ECHELLE_5 : std_logic ;
signal TDO_ECHELLE_4_A : std_logic ;
signal TDO_ECHELLE_4 : std_logic ;
signal TDO_ECHELLE_2_A : std_logic ;
signal TDO_ECHELLE_2 : std_logic ;
signal TDO_ECHELLE_1_A : std_logic ;
signal TDO_ECHELLE_1 : std_logic ;
signal TDO_ECHELLE_13_A : std_logic ;
signal TDO_ECHELLE_13 : std_logic ;
signal TDO_ECHELLE_10 : std_logic ;
signal TDO_ECHELLE_14 : std_logic ;
signal TDO_ECHELLE_7_A : std_logic ;
signal TDO_ECHELLE_7 : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
begin
SC_TMS_HYB_0_A2_Z62: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000000000000")
port map (
combout => sc_tms_hyb_0_a2,
dataa => ladder_fpga_sc_tms_c,
datab => pilotage_n,
datac => un2_jtag_on_0_a2_2,
datad => un2_jtag_on_0_a2_0);
UN1_TDI_SUIVANT_Z63: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010000000000000")
port map (
combout => UN1_TDI_SUIVANT,
dataa => pilotage_n,
datab => data_out,
datac => un2_jtag_on_0_a2_2,
datad => un2_jtag_on_0_a2_0);
SC_TCK_HYB_0_A2_Z64: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000000000000")
port map (
combout => sc_tck_hyb_0_a2,
dataa => ladder_fpga_sc_tck_c,
datab => pilotage_n,
datac => un2_jtag_on_0_a2_2,
datad => un2_jtag_on_0_a2_0);
SC_TDI_HYB_0_A2_Z65: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000000000000")
port map (
combout => sc_tdi_hyb_0_a2,
dataa => pilotage_n,
datab => un2_jtag_on_0_a2_2,
datac => un2_jtag_on_0_a2_0,
datad => z_x);
TDO_ECHELLE_9_A_Z66: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100000001111111")
port map (
combout => TDO_ECHELLE_9_A,
dataa => sc_tdo_hybride_c_13,
datab => data_out_0,
datac => un1_tdi_suivant_0,
datad => z_x);
TDO_ECHELLE_9_Z67: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010000011101111")
port map (
combout => TDO_ECHELLE_9,
dataa => sc_tdo_hybride_c_5,
datab => data_out_0,
datac => un1_tdi_suivant_1,
datad => TDO_ECHELLE_9_A);
TDO_ECHELLE_8_Z68: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100011011000")
port map (
combout => TDO_ECHELLE_8,
dataa => data_out_0,
datab => tdi_suivant_x,
datac => tdi_suivant);
TDO_ECHELLE_5_A_Z69: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100000001111111")
port map (
combout => TDO_ECHELLE_5_A,
dataa => sc_tdo_hybride_c_14,
datab => data_out_0,
datac => un1_tdi_suivant_2,
datad => z_x);
TDO_ECHELLE_5_Z70: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010000011101111")
port map (
combout => TDO_ECHELLE_5,
dataa => sc_tdo_hybride_c_6,
datab => data_out_0,
datac => un1_tdi_suivant_3,
datad => TDO_ECHELLE_5_A);
TDO_ECHELLE_4_A_Z71: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100000001111111")
port map (
combout => TDO_ECHELLE_4_A,
dataa => sc_tdo_hybride_c_10,
datab => data_out_0,
datac => un1_tdi_suivant_4,
datad => z_x);
TDO_ECHELLE_4_Z72: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010000011101111")
port map (
combout => TDO_ECHELLE_4,
dataa => sc_tdo_hybride_c_2,
datab => data_out_0,
datac => un1_tdi_suivant_5,
datad => TDO_ECHELLE_4_A);
TDO_ECHELLE_2_A_Z73: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100000001111111")
port map (
combout => TDO_ECHELLE_2_A,
dataa => sc_tdo_hybride_c_12,
datab => data_out_0,
datac => un1_tdi_suivant_6,
datad => z_x);
TDO_ECHELLE_2_Z74: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010000011101111")
port map (
combout => TDO_ECHELLE_2,
dataa => sc_tdo_hybride_c_4,
datab => data_out_0,
datac => un1_tdi_suivant_7,
datad => TDO_ECHELLE_2_A);
TDO_ECHELLE_1_A_Z75: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100000001111111")
port map (
combout => TDO_ECHELLE_1_A,
dataa => sc_tdo_hybride_c_8,
datab => data_out_0,
datac => UN1_TDI_SUIVANT,
datad => z_x);
TDO_ECHELLE_1_Z76: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010000011101111")
port map (
combout => TDO_ECHELLE_1,
dataa => sc_tdo_hybride_c_0,
datab => data_out_0,
datac => un1_tdi_suivant_8,
datad => TDO_ECHELLE_1_A);
TDO_ECHELLE_13_A_Z77: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001010110011101")
port map (
combout => TDO_ECHELLE_13_A,
dataa => data_out_0,
datab => data_out_1,
datac => tdi_suivant_0,
datad => tdi_suivant_1);
TDO_ECHELLE_13_Z78: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0101000011101110")
port map (
combout => TDO_ECHELLE_13,
dataa => data_out_1,
datab => tdi_suivant_2,
datac => tdi_suivant_x_0,
datad => TDO_ECHELLE_13_A);
TDO_ECHELLE_10_Z79: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100011011000")
port map (
combout => TDO_ECHELLE_10,
dataa => data_out_1,
datab => TDO_ECHELLE_9,
datac => TDO_ECHELLE_8);
TDO_ECHELLE_14_Z80: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100011011000")
port map (
combout => TDO_ECHELLE_14,
dataa => data_out_2,
datab => TDO_ECHELLE_13,
datac => TDO_ECHELLE_10);
TDO_ECHELLE_7_A_Z81: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001100100111011")
port map (
combout => TDO_ECHELLE_7_A,
dataa => data_out_1,
datab => data_out_2,
datac => TDO_ECHELLE_5,
datad => TDO_ECHELLE_2);
TDO_ECHELLE_7_Z82: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010011111010")
port map (
combout => TDO_ECHELLE_7,
dataa => data_out_1,
datab => TDO_ECHELLE_1,
datac => TDO_ECHELLE_4,
datad => TDO_ECHELLE_7_A);
TDO_ECHELLE_15_Z83: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110010011100100")
port map (
combout => tdo_echelle_15,
dataa => data_out_3,
datab => TDO_ECHELLE_7,
datac => TDO_ECHELLE_14);
TOKENIN_HYB_I_X_Z84: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => tokenin_hyb_i_x,
dataa => tokenin_echelle_in,
datab => pilotage_n);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity memoire_latchup_general is
port(
latchup_hybride_c_0 :  in std_logic;
latchup_hybride_c_1 :  in std_logic;
latchup_hybride_c_2 :  in std_logic;
latchup_hybride_c_3 :  in std_logic;
latchup_hybride_c_4 :  in std_logic;
latchup_hybride_c_5 :  in std_logic;
latchup_hybride_c_6 :  in std_logic;
latchup_hybride_c_7 :  in std_logic;
latchup_hybride_c_8 :  in std_logic;
latchup_hybride_c_9 :  in std_logic;
latchup_hybride_c_10 :  in std_logic;
latchup_hybride_c_11 :  in std_logic;
latchup_hybride_c_12 :  in std_logic;
latchup_hybride_c_13 :  in std_logic;
latchup_hybride_c_14 :  in std_logic;
latchup_hybride_c_15 :  in std_logic;
enable_latchup_n_0 :  in std_logic;
enable_latchup_n_1 :  in std_logic;
enable_latchup_n_2 :  in std_logic;
enable_latchup_n_3 :  in std_logic;
enable_latchup_n_4 :  in std_logic;
enable_latchup_n_5 :  in std_logic;
enable_latchup_n_6 :  in std_logic;
enable_latchup_n_7 :  in std_logic;
enable_latchup_n_8 :  in std_logic;
enable_latchup_n_9 :  in std_logic;
enable_latchup_n_10 :  in std_logic;
enable_latchup_n_11 :  in std_logic;
enable_latchup_n_12 :  in std_logic;
enable_latchup_n_13 :  in std_logic;
enable_latchup_n_14 :  in std_logic;
enable_latchup_n_15 :  in std_logic;
pilotage_n :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_ret :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic;
ff2en :  in std_logic;
ff2_0 :  in std_logic;
pilotage_n_0 :  out std_logic;
sc_updateDR_0x09_0_ret :  in std_logic;
ff2en_0 :  in std_logic;
ff2_0_0 :  in std_logic;
pilotage_n_1 :  out std_logic;
sc_updateDR_0x09_1_ret :  in std_logic;
ff2en_1 :  in std_logic;
ff2_0_1 :  in std_logic;
pilotage_n_2 :  out std_logic;
sc_updateDR_0x09_2_ret :  in std_logic;
ff2en_2 :  in std_logic;
ff2_0_2 :  in std_logic;
pilotage_n_3 :  out std_logic;
sc_updateDR_0x09_3_ret :  in std_logic;
ff2en_3 :  in std_logic;
ff2_0_3 :  in std_logic;
pilotage_n_4 :  out std_logic;
sc_updateDR_0x09_4_ret :  in std_logic;
ff2en_4 :  in std_logic;
ff2_0_4 :  in std_logic;
pilotage_n_5 :  out std_logic;
sc_updateDR_0x09_5_ret :  in std_logic;
ff2en_5 :  in std_logic;
ff2_0_5 :  in std_logic;
pilotage_n_6 :  out std_logic;
sc_updateDR_0x09_6_ret :  in std_logic;
ff2en_6 :  in std_logic;
ff2_0_6 :  in std_logic;
pilotage_n_7 :  out std_logic;
sc_updateDR_0x09_7_ret :  in std_logic;
ff2en_7 :  in std_logic;
ff2_0_7 :  in std_logic;
pilotage_n_8 :  out std_logic;
sc_updateDR_0x09_8_ret :  in std_logic;
ff2en_8 :  in std_logic;
ff2_0_8 :  in std_logic;
pilotage_n_9 :  out std_logic;
sc_updateDR_0x09_9_ret :  in std_logic;
ff2en_9 :  in std_logic;
ff2_0_9 :  in std_logic;
pilotage_n_10 :  out std_logic;
sc_updateDR_0x09_10_ret :  in std_logic;
ff2en_10 :  in std_logic;
ff2_0_10 :  in std_logic;
pilotage_n_11 :  out std_logic;
sc_updateDR_0x09_11_ret :  in std_logic;
ff2en_11 :  in std_logic;
ff2_0_11 :  in std_logic;
pilotage_n_12 :  out std_logic;
sc_updateDR_0x09_12_ret :  in std_logic;
ff2en_12 :  in std_logic;
ff2_0_12 :  in std_logic;
pilotage_n_13 :  out std_logic;
sc_updateDR_0x09_13_ret :  in std_logic;
ff2en_13 :  in std_logic;
ff2_0_13 :  in std_logic;
pilotage_n_14 :  out std_logic;
sc_updateDR_0x09_14_ret :  in std_logic;
ff2en_14 :  in std_logic;
ff2_0_14 :  in std_logic);
end memoire_latchup_general;

architecture beh of memoire_latchup_general is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal GND : std_logic ;
signal VCC : std_logic ;
component memoire_latchup
port(
latchup_hybride_c_0 :  in std_logic;
enable_latchup_n_0 :  in std_logic;
pilotage_n :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_ret :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic;
ff2en :  in std_logic;
ff2_0 :  in std_logic  );
end component;
component memoire_latchup_1
port(
latchup_hybride_c_0 :  in std_logic;
enable_latchup_n_0 :  in std_logic;
pilotage_n :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_0_ret :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic;
ff2en :  in std_logic;
ff2_0 :  in std_logic  );
end component;
component memoire_latchup_2
port(
latchup_hybride_c_0 :  in std_logic;
enable_latchup_n_0 :  in std_logic;
pilotage_n :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_1_ret :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic;
ff2en :  in std_logic;
ff2_0 :  in std_logic  );
end component;
component memoire_latchup_3
port(
latchup_hybride_c_0 :  in std_logic;
enable_latchup_n_0 :  in std_logic;
pilotage_n :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_2_ret :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic;
ff2en :  in std_logic;
ff2_0 :  in std_logic  );
end component;
component memoire_latchup_4
port(
latchup_hybride_c_0 :  in std_logic;
enable_latchup_n_0 :  in std_logic;
pilotage_n :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_3_ret :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic;
ff2en :  in std_logic;
ff2_0 :  in std_logic  );
end component;
component memoire_latchup_5
port(
latchup_hybride_c_0 :  in std_logic;
enable_latchup_n_0 :  in std_logic;
pilotage_n :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_4_ret :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic;
ff2en :  in std_logic;
ff2_0 :  in std_logic  );
end component;
component memoire_latchup_6
port(
latchup_hybride_c_0 :  in std_logic;
enable_latchup_n_0 :  in std_logic;
pilotage_n :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_5_ret :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic;
ff2en :  in std_logic;
ff2_0 :  in std_logic  );
end component;
component memoire_latchup_7
port(
latchup_hybride_c_0 :  in std_logic;
enable_latchup_n_0 :  in std_logic;
pilotage_n :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_6_ret :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic;
ff2en :  in std_logic;
ff2_0 :  in std_logic  );
end component;
component memoire_latchup_8
port(
latchup_hybride_c_0 :  in std_logic;
enable_latchup_n_0 :  in std_logic;
pilotage_n :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_7_ret :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic;
ff2en :  in std_logic;
ff2_0 :  in std_logic  );
end component;
component memoire_latchup_9
port(
latchup_hybride_c_0 :  in std_logic;
enable_latchup_n_0 :  in std_logic;
pilotage_n :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_8_ret :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic;
ff2en :  in std_logic;
ff2_0 :  in std_logic  );
end component;
component memoire_latchup_10
port(
latchup_hybride_c_0 :  in std_logic;
enable_latchup_n_0 :  in std_logic;
pilotage_n :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_9_ret :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic;
ff2en :  in std_logic;
ff2_0 :  in std_logic  );
end component;
component memoire_latchup_11
port(
latchup_hybride_c_0 :  in std_logic;
enable_latchup_n_0 :  in std_logic;
pilotage_n :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_10_ret :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic;
ff2en :  in std_logic;
ff2_0 :  in std_logic  );
end component;
component memoire_latchup_12
port(
latchup_hybride_c_0 :  in std_logic;
enable_latchup_n_0 :  in std_logic;
pilotage_n :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_11_ret :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic;
ff2en :  in std_logic;
ff2_0 :  in std_logic  );
end component;
component memoire_latchup_13
port(
latchup_hybride_c_0 :  in std_logic;
enable_latchup_n_0 :  in std_logic;
pilotage_n :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_12_ret :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic;
ff2en :  in std_logic;
ff2_0 :  in std_logic  );
end component;
component memoire_latchup_14
port(
latchup_hybride_c_0 :  in std_logic;
enable_latchup_n_0 :  in std_logic;
pilotage_n :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_13_ret :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic;
ff2en :  in std_logic;
ff2_0 :  in std_logic  );
end component;
component memoire_latchup_15
port(
latchup_hybride_c_0 :  in std_logic;
enable_latchup_n_0 :  in std_logic;
pilotage_n :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_14_ret :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic;
ff2en :  in std_logic;
ff2_0 :  in std_logic  );
end component;
begin
GEN_0_LATCH_N: memoire_latchup port map (
latchup_hybride_c_0 => latchup_hybride_c_0,
enable_latchup_n_0 => enable_latchup_n_0,
pilotage_n => pilotage_n,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
sc_updateDR_0x09_ret => sc_updateDR_0x09_ret,
sc_updateDR_0x09_0_0_g0 => sc_updateDR_0x09_0_0_g0,
ff2en => ff2en,
ff2_0 => ff2_0);
GEN_1_LATCH_N: memoire_latchup_1 port map (
latchup_hybride_c_0 => latchup_hybride_c_1,
enable_latchup_n_0 => enable_latchup_n_1,
pilotage_n => pilotage_n_0,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
sc_updateDR_0x09_0_ret => sc_updateDR_0x09_0_ret,
sc_updateDR_0x09_0_0_g0 => sc_updateDR_0x09_0_0_g0,
ff2en => ff2en_0,
ff2_0 => ff2_0_0);
GEN_2_LATCH_N: memoire_latchup_2 port map (
latchup_hybride_c_0 => latchup_hybride_c_2,
enable_latchup_n_0 => enable_latchup_n_2,
pilotage_n => pilotage_n_1,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
sc_updateDR_0x09_1_ret => sc_updateDR_0x09_1_ret,
sc_updateDR_0x09_0_0_g0 => sc_updateDR_0x09_0_0_g0,
ff2en => ff2en_1,
ff2_0 => ff2_0_1);
GEN_3_LATCH_N: memoire_latchup_3 port map (
latchup_hybride_c_0 => latchup_hybride_c_3,
enable_latchup_n_0 => enable_latchup_n_3,
pilotage_n => pilotage_n_2,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
sc_updateDR_0x09_2_ret => sc_updateDR_0x09_2_ret,
sc_updateDR_0x09_0_0_g0 => sc_updateDR_0x09_0_0_g0,
ff2en => ff2en_2,
ff2_0 => ff2_0_2);
GEN_4_LATCH_N: memoire_latchup_4 port map (
latchup_hybride_c_0 => latchup_hybride_c_4,
enable_latchup_n_0 => enable_latchup_n_4,
pilotage_n => pilotage_n_3,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
sc_updateDR_0x09_3_ret => sc_updateDR_0x09_3_ret,
sc_updateDR_0x09_0_0_g0 => sc_updateDR_0x09_0_0_g0,
ff2en => ff2en_3,
ff2_0 => ff2_0_3);
GEN_5_LATCH_N: memoire_latchup_5 port map (
latchup_hybride_c_0 => latchup_hybride_c_5,
enable_latchup_n_0 => enable_latchup_n_5,
pilotage_n => pilotage_n_4,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
sc_updateDR_0x09_4_ret => sc_updateDR_0x09_4_ret,
sc_updateDR_0x09_0_0_g0 => sc_updateDR_0x09_0_0_g0,
ff2en => ff2en_4,
ff2_0 => ff2_0_4);
GEN_6_LATCH_N: memoire_latchup_6 port map (
latchup_hybride_c_0 => latchup_hybride_c_6,
enable_latchup_n_0 => enable_latchup_n_6,
pilotage_n => pilotage_n_5,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
sc_updateDR_0x09_5_ret => sc_updateDR_0x09_5_ret,
sc_updateDR_0x09_0_0_g0 => sc_updateDR_0x09_0_0_g0,
ff2en => ff2en_5,
ff2_0 => ff2_0_5);
GEN_7_LATCH_N: memoire_latchup_7 port map (
latchup_hybride_c_0 => latchup_hybride_c_7,
enable_latchup_n_0 => enable_latchup_n_7,
pilotage_n => pilotage_n_6,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
sc_updateDR_0x09_6_ret => sc_updateDR_0x09_6_ret,
sc_updateDR_0x09_0_0_g0 => sc_updateDR_0x09_0_0_g0,
ff2en => ff2en_6,
ff2_0 => ff2_0_6);
GEN_8_LATCH_N: memoire_latchup_8 port map (
latchup_hybride_c_0 => latchup_hybride_c_8,
enable_latchup_n_0 => enable_latchup_n_8,
pilotage_n => pilotage_n_7,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
sc_updateDR_0x09_7_ret => sc_updateDR_0x09_7_ret,
sc_updateDR_0x09_0_0_g0 => sc_updateDR_0x09_0_0_g0,
ff2en => ff2en_7,
ff2_0 => ff2_0_7);
GEN_9_LATCH_N: memoire_latchup_9 port map (
latchup_hybride_c_0 => latchup_hybride_c_9,
enable_latchup_n_0 => enable_latchup_n_9,
pilotage_n => pilotage_n_8,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
sc_updateDR_0x09_8_ret => sc_updateDR_0x09_8_ret,
sc_updateDR_0x09_0_0_g0 => sc_updateDR_0x09_0_0_g0,
ff2en => ff2en_8,
ff2_0 => ff2_0_8);
GEN_10_LATCH_N: memoire_latchup_10 port map (
latchup_hybride_c_0 => latchup_hybride_c_10,
enable_latchup_n_0 => enable_latchup_n_10,
pilotage_n => pilotage_n_9,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
sc_updateDR_0x09_9_ret => sc_updateDR_0x09_9_ret,
sc_updateDR_0x09_0_0_g0 => sc_updateDR_0x09_0_0_g0,
ff2en => ff2en_9,
ff2_0 => ff2_0_9);
GEN_11_LATCH_N: memoire_latchup_11 port map (
latchup_hybride_c_0 => latchup_hybride_c_11,
enable_latchup_n_0 => enable_latchup_n_11,
pilotage_n => pilotage_n_10,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
sc_updateDR_0x09_10_ret => sc_updateDR_0x09_10_ret,
sc_updateDR_0x09_0_0_g0 => sc_updateDR_0x09_0_0_g0,
ff2en => ff2en_10,
ff2_0 => ff2_0_10);
GEN_12_LATCH_N: memoire_latchup_12 port map (
latchup_hybride_c_0 => latchup_hybride_c_12,
enable_latchup_n_0 => enable_latchup_n_12,
pilotage_n => pilotage_n_11,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
sc_updateDR_0x09_11_ret => sc_updateDR_0x09_11_ret,
sc_updateDR_0x09_0_0_g0 => sc_updateDR_0x09_0_0_g0,
ff2en => ff2en_11,
ff2_0 => ff2_0_11);
GEN_13_LATCH_N: memoire_latchup_13 port map (
latchup_hybride_c_0 => latchup_hybride_c_13,
enable_latchup_n_0 => enable_latchup_n_13,
pilotage_n => pilotage_n_12,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
sc_updateDR_0x09_12_ret => sc_updateDR_0x09_12_ret,
sc_updateDR_0x09_0_0_g0 => sc_updateDR_0x09_0_0_g0,
ff2en => ff2en_12,
ff2_0 => ff2_0_12);
GEN_14_LATCH_N: memoire_latchup_14 port map (
latchup_hybride_c_0 => latchup_hybride_c_14,
enable_latchup_n_0 => enable_latchup_n_14,
pilotage_n => pilotage_n_13,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
sc_updateDR_0x09_13_ret => sc_updateDR_0x09_13_ret,
sc_updateDR_0x09_0_0_g0 => sc_updateDR_0x09_0_0_g0,
ff2en => ff2en_13,
ff2_0 => ff2_0_13);
GEN_15_LATCH_N: memoire_latchup_15 port map (
latchup_hybride_c_0 => latchup_hybride_c_15,
enable_latchup_n_0 => enable_latchup_n_15,
pilotage_n => pilotage_n_14,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
sc_updateDR_0x09_14_ret => sc_updateDR_0x09_14_ret,
sc_updateDR_0x09_0_0_g0 => sc_updateDR_0x09_0_0_g0,
ff2en => ff2en_14,
ff2_0 => ff2_0_14);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity filtre_latchup is
port(
enable_latchup_n_15 :  out std_logic;
enable_latchup_n_14 :  out std_logic;
enable_latchup_n_13 :  out std_logic;
enable_latchup_n_12 :  out std_logic;
enable_latchup_n_11 :  out std_logic;
enable_latchup_n_10 :  out std_logic;
enable_latchup_n_9 :  out std_logic;
enable_latchup_n_8 :  out std_logic;
enable_latchup_n_7 :  out std_logic;
enable_latchup_n_6 :  out std_logic;
enable_latchup_n_5 :  out std_logic;
enable_latchup_n_4 :  out std_logic;
enable_latchup_n_3 :  out std_logic;
enable_latchup_n_2 :  out std_logic;
enable_latchup_n_1 :  out std_logic;
enable_latchup_n_0 :  out std_logic;
pilotage_n :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
pilotage_n_0 :  in std_logic;
pilotage_n_1 :  in std_logic;
pilotage_n_2 :  in std_logic;
pilotage_n_3 :  in std_logic;
pilotage_n_4 :  in std_logic;
pilotage_n_5 :  in std_logic;
pilotage_n_6 :  in std_logic;
pilotage_n_7 :  in std_logic;
pilotage_n_8 :  in std_logic;
pilotage_n_9 :  in std_logic;
pilotage_n_10 :  in std_logic;
pilotage_n_11 :  in std_logic;
pilotage_n_12 :  in std_logic;
pilotage_n_13 :  in std_logic;
pilotage_n_14 :  in std_logic);
end filtre_latchup;

architecture beh of filtre_latchup is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal VCC : std_logic ;
signal GND : std_logic ;
begin
\ENABLE_LATCHUP_N_15_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => enable_latchup_n_15,
d => pilotage_n,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ENABLE_LATCHUP_N_14_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => enable_latchup_n_14,
d => pilotage_n_0,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ENABLE_LATCHUP_N_13_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => enable_latchup_n_13,
d => pilotage_n_1,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ENABLE_LATCHUP_N_12_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => enable_latchup_n_12,
d => pilotage_n_2,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ENABLE_LATCHUP_N_11_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => enable_latchup_n_11,
d => pilotage_n_3,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ENABLE_LATCHUP_N_10_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => enable_latchup_n_10,
d => pilotage_n_4,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ENABLE_LATCHUP_N_9_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => enable_latchup_n_9,
d => pilotage_n_5,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ENABLE_LATCHUP_N_8_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => enable_latchup_n_8,
d => pilotage_n_6,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ENABLE_LATCHUP_N_7_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => enable_latchup_n_7,
d => pilotage_n_7,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ENABLE_LATCHUP_N_6_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => enable_latchup_n_6,
d => pilotage_n_8,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ENABLE_LATCHUP_N_5_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => enable_latchup_n_5,
d => pilotage_n_9,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ENABLE_LATCHUP_N_4_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => enable_latchup_n_4,
d => pilotage_n_10,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ENABLE_LATCHUP_N_3_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => enable_latchup_n_3,
d => pilotage_n_11,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ENABLE_LATCHUP_N_2_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => enable_latchup_n_2,
d => pilotage_n_12,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ENABLE_LATCHUP_N_1_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => enable_latchup_n_1,
d => pilotage_n_13,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ENABLE_LATCHUP_N_0_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => enable_latchup_n_0,
d => pilotage_n_14,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_151 is
port(
temperature1_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  out std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_151;

architecture beh of dr_cell_151 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal LADDER_FPGA_SC_TCK_C_I_I_115 : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature1_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => LADDER_FPGA_SC_TCK_C_I_I_115,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
LADDER_FPGA_SC_TCK_C_I_I_115 <= not ladder_fpga_sc_tck_c;
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
ladder_fpga_sc_tck_c_i_i <= LADDER_FPGA_SC_TCK_C_I_I_115;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_150 is
port(
temperature2_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_150;

architecture beh of dr_cell_150 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature2_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_149 is
port(
temperature2_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_149;

architecture beh of dr_cell_149 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature2_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_148 is
port(
temperature2_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_148;

architecture beh of dr_cell_148 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature2_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_147 is
port(
temperature2_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_147;

architecture beh of dr_cell_147 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature2_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_146 is
port(
temperature0_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_146;

architecture beh of dr_cell_146 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature0_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_145 is
port(
temperature1_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_145;

architecture beh of dr_cell_145 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature1_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_144 is
port(
temperature3_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_144;

architecture beh of dr_cell_144 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature3_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_143 is
port(
temperature3_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_143;

architecture beh of dr_cell_143 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature3_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_142 is
port(
temperature3_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_142;

architecture beh of dr_cell_142 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature3_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_141 is
port(
temperature0_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_141;

architecture beh of dr_cell_141 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature0_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_140 is
port(
temperature3_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_140;

architecture beh of dr_cell_140 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature3_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_139 is
port(
temperature0_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_139;

architecture beh of dr_cell_139 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature0_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_138 is
port(
temperature0_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_138;

architecture beh of dr_cell_138 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature0_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_137 is
port(
temperature1_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_137;

architecture beh of dr_cell_137 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature1_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_136 is
port(
temperature1_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_136;

architecture beh of dr_cell_136 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature1_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_135 is
port(
temperature3_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_135;

architecture beh of dr_cell_135 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature3_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_134 is
port(
temperature2_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_134;

architecture beh of dr_cell_134 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature2_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_133 is
port(
temperature3_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_133;

architecture beh of dr_cell_133 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature3_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_132 is
port(
temperature0_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_132;

architecture beh of dr_cell_132 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature0_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_131 is
port(
temperature1_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_131;

architecture beh of dr_cell_131 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature1_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_130 is
port(
temperature3_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_130;

architecture beh of dr_cell_130 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature3_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_129 is
port(
temperature0_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_129;

architecture beh of dr_cell_129 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature0_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_128 is
port(
temperature1_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_128;

architecture beh of dr_cell_128 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature1_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_127 is
port(
temperature2_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_127;

architecture beh of dr_cell_127 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature2_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_126 is
port(
temperature0_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_126;

architecture beh of dr_cell_126 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature0_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_125 is
port(
temperature1_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_125;

architecture beh of dr_cell_125 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature1_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_124 is
port(
temperature1_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_124;

architecture beh of dr_cell_124 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature1_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_123 is
port(
temperature2_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_123;

architecture beh of dr_cell_123 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature2_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_122 is
port(
temperature3_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_122;

architecture beh of dr_cell_122 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature3_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_121 is
port(
temperature2_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_121;

architecture beh of dr_cell_121 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature2_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_120 is
port(
temperature2_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_120;

architecture beh of dr_cell_120 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature2_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_119 is
port(
temperature0_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_119;

architecture beh of dr_cell_119 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature0_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_118 is
port(
temperature0_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_118;

architecture beh of dr_cell_118 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature0_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_117 is
port(
temperature0_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_117;

architecture beh of dr_cell_117 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature0_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_116 is
port(
temperature1_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_116;

architecture beh of dr_cell_116 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature1_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_115 is
port(
temperature0_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_115;

architecture beh of dr_cell_115 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature0_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_114 is
port(
temperature1_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_114;

architecture beh of dr_cell_114 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature1_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_113 is
port(
temperature2_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_113;

architecture beh of dr_cell_113 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature2_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_112 is
port(
temperature0_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_112;

architecture beh of dr_cell_112 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature0_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_111 is
port(
temperature2_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_111;

architecture beh of dr_cell_111 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature2_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_110 is
port(
temperature1_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_110;

architecture beh of dr_cell_110 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature1_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_109 is
port(
temperature3_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_109;

architecture beh of dr_cell_109 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature3_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_108 is
port(
temperature3_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_108;

architecture beh of dr_cell_108 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature3_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_107 is
port(
temperature3_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_107;

architecture beh of dr_cell_107 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature3_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_106 is
port(
temperature1_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_106;

architecture beh of dr_cell_106 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature1_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_105 is
port(
temperature2_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_105;

architecture beh of dr_cell_105 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature2_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_104 is
port(
temperature3_0 :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_104;

architecture beh of dr_cell_104 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => ladder_fpga_sc_tdi_c,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature3_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_0_1 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
G_665 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_0_1;

architecture beh of dr_cell_0_1 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT_114 : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_8 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_114,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => G_665,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_114,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_114;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_0 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
G_665 :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out :  out std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_0;

architecture beh of dr_cell_0 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT_113 : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_8 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_113,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => G_665,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => ladder_fpga_sc_tdi_c,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_113,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_113;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_103 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
pilotage_n :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_103;

architecture beh of dr_cell_103 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => pilotage_n,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_102 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
pilotage_n :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_102;

architecture beh of dr_cell_102 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => pilotage_n,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_101 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
pilotage_n :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_101;

architecture beh of dr_cell_101 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => pilotage_n,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_100 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
pilotage_n :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_100;

architecture beh of dr_cell_100 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => pilotage_n,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_99 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
pilotage_n :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_99;

architecture beh of dr_cell_99 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => pilotage_n,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_98 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
pilotage_n :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_98;

architecture beh of dr_cell_98 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => pilotage_n,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_97 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
pilotage_n :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_97;

architecture beh of dr_cell_97 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => pilotage_n,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_96 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
pilotage_n :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_96;

architecture beh of dr_cell_96 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => pilotage_n,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_95 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
pilotage_n :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_95;

architecture beh of dr_cell_95 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => pilotage_n,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_94 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
pilotage_n :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_94;

architecture beh of dr_cell_94 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => pilotage_n,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_93 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
pilotage_n :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_93;

architecture beh of dr_cell_93 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => pilotage_n,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_92 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
pilotage_n :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_92;

architecture beh of dr_cell_92 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => pilotage_n,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_91 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
pilotage_n :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_91;

architecture beh of dr_cell_91 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => pilotage_n,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_90 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
pilotage_n :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_90;

architecture beh of dr_cell_90 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => pilotage_n,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_89 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
pilotage_n :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_89;

architecture beh of dr_cell_89 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => pilotage_n,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_88 is
port(
ladder_fpga_sc_tdi_c :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
pilotage_n :  in std_logic;
shiftDR :  in std_logic;
scan_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_88;

architecture beh of dr_cell_88 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => ladder_fpga_sc_tdi_c,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => pilotage_n,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_1_15 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_662 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_1_15;

architecture beh of dr_cell_1_15 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT_112 : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_2 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_112,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => reset_bar,
ena => G_662,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_112,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_112;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_1_14 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_662 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_1_14;

architecture beh of dr_cell_1_14 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT_111 : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_3 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_111,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => reset_bar,
ena => G_662,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_111,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_111;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_1_13 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_662 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_1_13;

architecture beh of dr_cell_1_13 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT_110 : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_4 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_110,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => reset_bar,
ena => G_662,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_110,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_110;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_1_12 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_662 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_1_12;

architecture beh of dr_cell_1_12 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT_109 : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_5 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_109,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => reset_bar,
ena => G_662,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_109,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_109;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_1_11 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_662 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_1_11;

architecture beh of dr_cell_1_11 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT_108 : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_6 : std_logic ;
signal N_6_0 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_108,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => reset_bar,
ena => G_662,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_108,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_108;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_1_10 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_662 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_1_10;

architecture beh of dr_cell_1_10 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT_107 : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_107,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => reset_bar,
ena => G_662,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_107,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_107;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_1_9 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_662 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_1_9;

architecture beh of dr_cell_1_9 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT_106 : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_8 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_106,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => reset_bar,
ena => G_662,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_106,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_106;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_1_8 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_662 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_1_8;

architecture beh of dr_cell_1_8 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT_105 : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_9 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_105,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => reset_bar,
ena => G_662,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_105,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_105;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_1_7 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_662 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_1_7;

architecture beh of dr_cell_1_7 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT_104 : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_104,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => reset_bar,
ena => G_662,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_104,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_104;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_1_6 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_662 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_1_6;

architecture beh of dr_cell_1_6 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT_103 : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_11 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_103,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => reset_bar,
ena => G_662,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_103,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_103;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_1_5 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_662 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_1_5;

architecture beh of dr_cell_1_5 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT_102 : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_12 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_102,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => reset_bar,
ena => G_662,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_102,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_102;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_1_4 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_662 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_1_4;

architecture beh of dr_cell_1_4 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT_101 : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_13 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_101,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => reset_bar,
ena => G_662,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_101,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_101;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_1_3 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_662 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_1_3;

architecture beh of dr_cell_1_3 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT_100 : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_14 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_100,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => reset_bar,
ena => G_662,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_100,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_100;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_1_2 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_662 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_1_2;

architecture beh of dr_cell_1_2 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT_99 : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_15 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_99,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => reset_bar,
ena => G_662,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_99,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_99;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_1_1 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_662 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_1_1;

architecture beh of dr_cell_1_1 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT_98 : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_16 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_98,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => reset_bar,
ena => G_662,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_98,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_98;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_1 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_662 :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out :  out std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_1;

architecture beh of dr_cell_1 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT_97 : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_17 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_97,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => reset_bar,
ena => G_662,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => ladder_fpga_sc_tdi_c,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_97,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_97;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_avec_pulse_15 is
port(
ff2_0 :  out std_logic;
ff2en :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_12_ret :  out std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
sc_updateDR_0x09_15 :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic);
end dr_cell_avec_pulse_15;

architecture beh of dr_cell_avec_pulse_15 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF2_95 : std_logic ;
signal FF2EN_96 : std_logic ;
signal VCC : std_logic ;
signal PULSE_A_L_ECRITURE_0 : std_logic ;
signal FF1 : std_logic ;
signal N_5207 : std_logic ;
signal N_8 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF2_0_Z23: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF2_95,
d => FF2EN_96,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
SC_UPDATEDR_0X09_12_RET_Z24: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => sc_updateDR_0x09_12_ret,
d => PULSE_A_L_ECRITURE_0,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z25: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => FF2_95,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z26: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF2EN_Z27: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110010011110000")
port map (
combout => FF2EN_96,
dataa => sc_updateDR_0x09_15,
datab => FF1,
datac => FF2_95,
datad => sc_updateDR_0x09_0_0_g0);
PULSE_A_L_ECRITURE_0_Z28: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100000000000")
port map (
combout => PULSE_A_L_ECRITURE_0,
dataa => sc_updateDR_0x09_15,
datab => FF2_95,
datac => FF1,
datad => sc_updateDR_0x09_0_0_g0);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
ff2_0 <= FF2_95;
ff2en <= FF2EN_96;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_avec_pulse_14 is
port(
ff2_0 :  out std_logic;
ff2en :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_2_ret :  out std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
sc_updateDR_0x09_15 :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic);
end dr_cell_avec_pulse_14;

architecture beh of dr_cell_avec_pulse_14 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF2_93 : std_logic ;
signal FF2EN_94 : std_logic ;
signal VCC : std_logic ;
signal PULSE_A_L_ECRITURE_0 : std_logic ;
signal FF1 : std_logic ;
signal N_5187 : std_logic ;
signal N_8 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF2_0_Z23: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF2_93,
d => FF2EN_94,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
SC_UPDATEDR_0X09_2_RET_Z24: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => sc_updateDR_0x09_2_ret,
d => PULSE_A_L_ECRITURE_0,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z25: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => FF2_93,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z26: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF2EN_Z27: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110010011110000")
port map (
combout => FF2EN_94,
dataa => sc_updateDR_0x09_15,
datab => FF1,
datac => FF2_93,
datad => sc_updateDR_0x09_0_0_g0);
PULSE_A_L_ECRITURE_0_Z28: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100000000000")
port map (
combout => PULSE_A_L_ECRITURE_0,
dataa => sc_updateDR_0x09_15,
datab => FF2_93,
datac => FF1,
datad => sc_updateDR_0x09_0_0_g0);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
ff2_0 <= FF2_93;
ff2en <= FF2EN_94;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_avec_pulse_13 is
port(
ff2_0 :  out std_logic;
ff2en :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_5_ret :  out std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
sc_updateDR_0x09_15 :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic);
end dr_cell_avec_pulse_13;

architecture beh of dr_cell_avec_pulse_13 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF2_91 : std_logic ;
signal FF2EN_92 : std_logic ;
signal VCC : std_logic ;
signal PULSE_A_L_ECRITURE_0 : std_logic ;
signal FF1 : std_logic ;
signal N_5193 : std_logic ;
signal N_8 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF2_0_Z23: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF2_91,
d => FF2EN_92,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
SC_UPDATEDR_0X09_5_RET_Z24: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => sc_updateDR_0x09_5_ret,
d => PULSE_A_L_ECRITURE_0,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z25: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => FF2_91,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z26: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF2EN_Z27: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110010011110000")
port map (
combout => FF2EN_92,
dataa => sc_updateDR_0x09_15,
datab => FF1,
datac => FF2_91,
datad => sc_updateDR_0x09_0_0_g0);
PULSE_A_L_ECRITURE_0_Z28: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100000000000")
port map (
combout => PULSE_A_L_ECRITURE_0,
dataa => sc_updateDR_0x09_15,
datab => FF2_91,
datac => FF1,
datad => sc_updateDR_0x09_0_0_g0);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
ff2_0 <= FF2_91;
ff2en <= FF2EN_92;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_avec_pulse_12 is
port(
ff2_0 :  out std_logic;
ff2en :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_8_ret :  out std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
sc_updateDR_0x09_15 :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic);
end dr_cell_avec_pulse_12;

architecture beh of dr_cell_avec_pulse_12 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF2_89 : std_logic ;
signal FF2EN_90 : std_logic ;
signal VCC : std_logic ;
signal PULSE_A_L_ECRITURE_0 : std_logic ;
signal FF1 : std_logic ;
signal N_5199 : std_logic ;
signal N_8 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF2_0_Z23: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF2_89,
d => FF2EN_90,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
SC_UPDATEDR_0X09_8_RET_Z24: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => sc_updateDR_0x09_8_ret,
d => PULSE_A_L_ECRITURE_0,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z25: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => FF2_89,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z26: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF2EN_Z27: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110010011110000")
port map (
combout => FF2EN_90,
dataa => sc_updateDR_0x09_15,
datab => FF1,
datac => FF2_89,
datad => sc_updateDR_0x09_0_0_g0);
PULSE_A_L_ECRITURE_0_Z28: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100000000000")
port map (
combout => PULSE_A_L_ECRITURE_0,
dataa => sc_updateDR_0x09_15,
datab => FF2_89,
datac => FF1,
datad => sc_updateDR_0x09_0_0_g0);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
ff2_0 <= FF2_89;
ff2en <= FF2EN_90;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_avec_pulse_11 is
port(
ff2_0 :  out std_logic;
ff2en :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_11_ret :  out std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
sc_updateDR_0x09_15 :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic);
end dr_cell_avec_pulse_11;

architecture beh of dr_cell_avec_pulse_11 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF2_87 : std_logic ;
signal FF2EN_88 : std_logic ;
signal VCC : std_logic ;
signal PULSE_A_L_ECRITURE_0 : std_logic ;
signal FF1 : std_logic ;
signal N_5205 : std_logic ;
signal N_8 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF2_0_Z23: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF2_87,
d => FF2EN_88,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
SC_UPDATEDR_0X09_11_RET_Z24: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => sc_updateDR_0x09_11_ret,
d => PULSE_A_L_ECRITURE_0,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z25: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => FF2_87,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z26: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF2EN_Z27: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110010011110000")
port map (
combout => FF2EN_88,
dataa => sc_updateDR_0x09_15,
datab => FF1,
datac => FF2_87,
datad => sc_updateDR_0x09_0_0_g0);
PULSE_A_L_ECRITURE_0_Z28: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100000000000")
port map (
combout => PULSE_A_L_ECRITURE_0,
dataa => sc_updateDR_0x09_15,
datab => FF2_87,
datac => FF1,
datad => sc_updateDR_0x09_0_0_g0);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
ff2_0 <= FF2_87;
ff2en <= FF2EN_88;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_avec_pulse_10 is
port(
ff2_0 :  out std_logic;
ff2en :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_9_ret :  out std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
sc_updateDR_0x09_15 :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic);
end dr_cell_avec_pulse_10;

architecture beh of dr_cell_avec_pulse_10 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF2_85 : std_logic ;
signal FF2EN_86 : std_logic ;
signal VCC : std_logic ;
signal PULSE_A_L_ECRITURE_0 : std_logic ;
signal FF1 : std_logic ;
signal N_5201 : std_logic ;
signal N_8 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF2_0_Z23: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF2_85,
d => FF2EN_86,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
SC_UPDATEDR_0X09_9_RET_Z24: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => sc_updateDR_0x09_9_ret,
d => PULSE_A_L_ECRITURE_0,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z25: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => FF2_85,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z26: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF2EN_Z27: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110010011110000")
port map (
combout => FF2EN_86,
dataa => sc_updateDR_0x09_15,
datab => FF1,
datac => FF2_85,
datad => sc_updateDR_0x09_0_0_g0);
PULSE_A_L_ECRITURE_0_Z28: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100000000000")
port map (
combout => PULSE_A_L_ECRITURE_0,
dataa => sc_updateDR_0x09_15,
datab => FF2_85,
datac => FF1,
datad => sc_updateDR_0x09_0_0_g0);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
ff2_0 <= FF2_85;
ff2en <= FF2EN_86;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_avec_pulse_9 is
port(
ff2_0 :  out std_logic;
ff2en :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_ret :  out std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
sc_updateDR_0x09_15 :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic);
end dr_cell_avec_pulse_9;

architecture beh of dr_cell_avec_pulse_9 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF2_83 : std_logic ;
signal FF2EN_84 : std_logic ;
signal VCC : std_logic ;
signal PULSE_A_L_ECRITURE_0 : std_logic ;
signal FF1 : std_logic ;
signal N_5181 : std_logic ;
signal N_8 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF2_0_Z23: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF2_83,
d => FF2EN_84,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
SC_UPDATEDR_0X09_RET_Z24: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => sc_updateDR_0x09_ret,
d => PULSE_A_L_ECRITURE_0,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z25: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => FF2_83,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z26: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF2EN_Z27: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110010011110000")
port map (
combout => FF2EN_84,
dataa => sc_updateDR_0x09_15,
datab => FF1,
datac => FF2_83,
datad => sc_updateDR_0x09_0_0_g0);
PULSE_A_L_ECRITURE_0_Z28: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100000000000")
port map (
combout => PULSE_A_L_ECRITURE_0,
dataa => sc_updateDR_0x09_15,
datab => FF2_83,
datac => FF1,
datad => sc_updateDR_0x09_0_0_g0);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
ff2_0 <= FF2_83;
ff2en <= FF2EN_84;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_avec_pulse_8 is
port(
ff2_0 :  out std_logic;
ff2en :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_4_ret :  out std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
sc_updateDR_0x09_15 :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic);
end dr_cell_avec_pulse_8;

architecture beh of dr_cell_avec_pulse_8 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF2_81 : std_logic ;
signal FF2EN_82 : std_logic ;
signal VCC : std_logic ;
signal PULSE_A_L_ECRITURE_0 : std_logic ;
signal FF1 : std_logic ;
signal N_5191 : std_logic ;
signal N_8 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF2_0_Z23: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF2_81,
d => FF2EN_82,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
SC_UPDATEDR_0X09_4_RET_Z24: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => sc_updateDR_0x09_4_ret,
d => PULSE_A_L_ECRITURE_0,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z25: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => FF2_81,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z26: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF2EN_Z27: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110010011110000")
port map (
combout => FF2EN_82,
dataa => sc_updateDR_0x09_15,
datab => FF1,
datac => FF2_81,
datad => sc_updateDR_0x09_0_0_g0);
PULSE_A_L_ECRITURE_0_Z28: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100000000000")
port map (
combout => PULSE_A_L_ECRITURE_0,
dataa => sc_updateDR_0x09_15,
datab => FF2_81,
datac => FF1,
datad => sc_updateDR_0x09_0_0_g0);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
ff2_0 <= FF2_81;
ff2en <= FF2EN_82;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_avec_pulse_7 is
port(
ff2_0 :  out std_logic;
ff2en :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_7_ret :  out std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
sc_updateDR_0x09_15 :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic);
end dr_cell_avec_pulse_7;

architecture beh of dr_cell_avec_pulse_7 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF2_79 : std_logic ;
signal FF2EN_80 : std_logic ;
signal VCC : std_logic ;
signal PULSE_A_L_ECRITURE_0 : std_logic ;
signal FF1 : std_logic ;
signal N_5197 : std_logic ;
signal N_8 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF2_0_Z23: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF2_79,
d => FF2EN_80,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
SC_UPDATEDR_0X09_7_RET_Z24: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => sc_updateDR_0x09_7_ret,
d => PULSE_A_L_ECRITURE_0,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z25: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => FF2_79,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z26: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF2EN_Z27: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110010011110000")
port map (
combout => FF2EN_80,
dataa => sc_updateDR_0x09_15,
datab => FF1,
datac => FF2_79,
datad => sc_updateDR_0x09_0_0_g0);
PULSE_A_L_ECRITURE_0_Z28: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100000000000")
port map (
combout => PULSE_A_L_ECRITURE_0,
dataa => sc_updateDR_0x09_15,
datab => FF2_79,
datac => FF1,
datad => sc_updateDR_0x09_0_0_g0);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
ff2_0 <= FF2_79;
ff2en <= FF2EN_80;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_avec_pulse_6 is
port(
ff2_0 :  out std_logic;
ff2en :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_10_ret :  out std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
sc_updateDR_0x09_15 :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic);
end dr_cell_avec_pulse_6;

architecture beh of dr_cell_avec_pulse_6 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF2_77 : std_logic ;
signal FF2EN_78 : std_logic ;
signal VCC : std_logic ;
signal PULSE_A_L_ECRITURE_0 : std_logic ;
signal FF1 : std_logic ;
signal N_5203 : std_logic ;
signal N_8 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF2_0_Z23: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF2_77,
d => FF2EN_78,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
SC_UPDATEDR_0X09_10_RET_Z24: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => sc_updateDR_0x09_10_ret,
d => PULSE_A_L_ECRITURE_0,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z25: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => FF2_77,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z26: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF2EN_Z27: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110010011110000")
port map (
combout => FF2EN_78,
dataa => sc_updateDR_0x09_15,
datab => FF1,
datac => FF2_77,
datad => sc_updateDR_0x09_0_0_g0);
PULSE_A_L_ECRITURE_0_Z28: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100000000000")
port map (
combout => PULSE_A_L_ECRITURE_0,
dataa => sc_updateDR_0x09_15,
datab => FF2_77,
datac => FF1,
datad => sc_updateDR_0x09_0_0_g0);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
ff2_0 <= FF2_77;
ff2en <= FF2EN_78;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_avec_pulse_5 is
port(
ff2_0 :  out std_logic;
ff2en :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_0_ret :  out std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
sc_updateDR_0x09_15 :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic);
end dr_cell_avec_pulse_5;

architecture beh of dr_cell_avec_pulse_5 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF2_75 : std_logic ;
signal FF2EN_76 : std_logic ;
signal VCC : std_logic ;
signal PULSE_A_L_ECRITURE_0 : std_logic ;
signal FF1 : std_logic ;
signal N_5183 : std_logic ;
signal N_8 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF2_0_Z23: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF2_75,
d => FF2EN_76,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
SC_UPDATEDR_0X09_0_RET_Z24: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => sc_updateDR_0x09_0_ret,
d => PULSE_A_L_ECRITURE_0,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z25: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => FF2_75,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z26: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF2EN_Z27: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110010011110000")
port map (
combout => FF2EN_76,
dataa => sc_updateDR_0x09_15,
datab => FF1,
datac => FF2_75,
datad => sc_updateDR_0x09_0_0_g0);
PULSE_A_L_ECRITURE_0_Z28: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100000000000")
port map (
combout => PULSE_A_L_ECRITURE_0,
dataa => sc_updateDR_0x09_15,
datab => FF2_75,
datac => FF1,
datad => sc_updateDR_0x09_0_0_g0);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
ff2_0 <= FF2_75;
ff2en <= FF2EN_76;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_avec_pulse_4 is
port(
ff2_0 :  out std_logic;
ff2en :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_3_ret :  out std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
sc_updateDR_0x09_15 :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic);
end dr_cell_avec_pulse_4;

architecture beh of dr_cell_avec_pulse_4 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF2_73 : std_logic ;
signal FF2EN_74 : std_logic ;
signal VCC : std_logic ;
signal PULSE_A_L_ECRITURE_0 : std_logic ;
signal FF1 : std_logic ;
signal N_5189 : std_logic ;
signal N_8 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF2_0_Z23: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF2_73,
d => FF2EN_74,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
SC_UPDATEDR_0X09_3_RET_Z24: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => sc_updateDR_0x09_3_ret,
d => PULSE_A_L_ECRITURE_0,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z25: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => FF2_73,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z26: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF2EN_Z27: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110010011110000")
port map (
combout => FF2EN_74,
dataa => sc_updateDR_0x09_15,
datab => FF1,
datac => FF2_73,
datad => sc_updateDR_0x09_0_0_g0);
PULSE_A_L_ECRITURE_0_Z28: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100000000000")
port map (
combout => PULSE_A_L_ECRITURE_0,
dataa => sc_updateDR_0x09_15,
datab => FF2_73,
datac => FF1,
datad => sc_updateDR_0x09_0_0_g0);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
ff2_0 <= FF2_73;
ff2en <= FF2EN_74;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_avec_pulse_3 is
port(
ff2_0 :  out std_logic;
ff2en :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_6_ret :  out std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
sc_updateDR_0x09_15 :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic);
end dr_cell_avec_pulse_3;

architecture beh of dr_cell_avec_pulse_3 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF2_71 : std_logic ;
signal FF2EN_72 : std_logic ;
signal VCC : std_logic ;
signal PULSE_A_L_ECRITURE_0 : std_logic ;
signal FF1 : std_logic ;
signal N_5195 : std_logic ;
signal N_8 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF2_0_Z23: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF2_71,
d => FF2EN_72,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
SC_UPDATEDR_0X09_6_RET_Z24: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => sc_updateDR_0x09_6_ret,
d => PULSE_A_L_ECRITURE_0,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z25: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => FF2_71,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z26: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF2EN_Z27: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110010011110000")
port map (
combout => FF2EN_72,
dataa => sc_updateDR_0x09_15,
datab => FF1,
datac => FF2_71,
datad => sc_updateDR_0x09_0_0_g0);
PULSE_A_L_ECRITURE_0_Z28: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100000000000")
port map (
combout => PULSE_A_L_ECRITURE_0,
dataa => sc_updateDR_0x09_15,
datab => FF2_71,
datac => FF1,
datad => sc_updateDR_0x09_0_0_g0);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
ff2_0 <= FF2_71;
ff2en <= FF2EN_72;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_avec_pulse_2 is
port(
ff2_0 :  out std_logic;
ff2en :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_1_ret :  out std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
sc_updateDR_0x09_15 :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic);
end dr_cell_avec_pulse_2;

architecture beh of dr_cell_avec_pulse_2 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF2_69 : std_logic ;
signal FF2EN_70 : std_logic ;
signal VCC : std_logic ;
signal PULSE_A_L_ECRITURE_0 : std_logic ;
signal FF1 : std_logic ;
signal N_5185 : std_logic ;
signal N_8 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF2_0_Z23: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF2_69,
d => FF2EN_70,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
SC_UPDATEDR_0X09_1_RET_Z24: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => sc_updateDR_0x09_1_ret,
d => PULSE_A_L_ECRITURE_0,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z25: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => FF2_69,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z26: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF2EN_Z27: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110010011110000")
port map (
combout => FF2EN_70,
dataa => sc_updateDR_0x09_15,
datab => FF1,
datac => FF2_69,
datad => sc_updateDR_0x09_0_0_g0);
PULSE_A_L_ECRITURE_0_Z28: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100000000000")
port map (
combout => PULSE_A_L_ECRITURE_0,
dataa => sc_updateDR_0x09_15,
datab => FF2_69,
datac => FF1,
datad => sc_updateDR_0x09_0_0_g0);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
ff2_0 <= FF2_69;
ff2en <= FF2EN_70;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_avec_pulse_1 is
port(
ff2_0 :  out std_logic;
ff2en :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_13_ret :  out std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
sc_updateDR_0x09_15 :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic);
end dr_cell_avec_pulse_1;

architecture beh of dr_cell_avec_pulse_1 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF2_67 : std_logic ;
signal FF2EN_68 : std_logic ;
signal VCC : std_logic ;
signal PULSE_A_L_ECRITURE_0 : std_logic ;
signal FF1 : std_logic ;
signal N_5209 : std_logic ;
signal N_8 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF2_0_Z23: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF2_67,
d => FF2EN_68,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
SC_UPDATEDR_0X09_13_RET_Z24: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => sc_updateDR_0x09_13_ret,
d => PULSE_A_L_ECRITURE_0,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z25: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => FF2_67,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z26: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF2EN_Z27: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110010011110000")
port map (
combout => FF2EN_68,
dataa => sc_updateDR_0x09_15,
datab => FF1,
datac => FF2_67,
datad => sc_updateDR_0x09_0_0_g0);
PULSE_A_L_ECRITURE_0_Z28: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100000000000")
port map (
combout => PULSE_A_L_ECRITURE_0,
dataa => sc_updateDR_0x09_15,
datab => FF2_67,
datac => FF1,
datad => sc_updateDR_0x09_0_0_g0);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
ff2_0 <= FF2_67;
ff2en <= FF2EN_68;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_avec_pulse is
port(
ff2_0 :  out std_logic;
ff2en :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_14_ret :  out std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out :  out std_logic;
clockDR_0_a2 :  in std_logic;
sc_updateDR_0x09_15 :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic);
end dr_cell_avec_pulse;

architecture beh of dr_cell_avec_pulse is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF2_65 : std_logic ;
signal FF2EN_66 : std_logic ;
signal VCC : std_logic ;
signal PULSE_A_L_ECRITURE_0 : std_logic ;
signal FF1 : std_logic ;
signal N_5211 : std_logic ;
signal N_8 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF2_0_Z23: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF2_65,
d => FF2EN_66,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
SC_UPDATEDR_0X09_14_RET_Z24: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => sc_updateDR_0x09_14_ret,
d => PULSE_A_L_ECRITURE_0,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z25: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => ladder_fpga_sc_tdi_c,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => FF2_65,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z26: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF2EN_Z27: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110010011110000")
port map (
combout => FF2EN_66,
dataa => sc_updateDR_0x09_15,
datab => FF1,
datac => FF2_65,
datad => sc_updateDR_0x09_0_0_g0);
PULSE_A_L_ECRITURE_0_Z28: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100000000000")
port map (
combout => PULSE_A_L_ECRITURE_0,
dataa => sc_updateDR_0x09_15,
datab => FF2_65,
datac => FF1,
datad => sc_updateDR_0x09_0_0_g0);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
ff2_0 <= FF2_65;
ff2en <= FF2EN_66;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_2_19 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_656 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_2_19;

architecture beh of dr_cell_2_19 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT_64 : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_39 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_64,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => reset_bar,
ena => G_656,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_64,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_64;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_2_18 is
port(
ladder_fpga_sc_tck_c_i_i :  in std_logic;
G_656 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
scan_out :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
data_out_4 :  out std_logic;
data_out_1 :  in std_logic);
end dr_cell_2_18;

architecture beh of dr_cell_2_18 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_I_I : std_logic_vector(11 to 11);
signal DATA_OUT : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => G_656,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_I_I(11),
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => scan_out,
sload => shiftDR,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
DATA_OUT_RNI0SEM: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010001000100010")
port map (
combout => data_out_4,
dataa => data_out_1,
datab => DATA_OUT);
FF1_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011101110111011")
port map (
combout => LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_I_I(11),
dataa => DATA_OUT,
datab => data_out_1);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_2_17 is
port(
ladder_fpga_sc_tck_c_i_i :  in std_logic;
G_656 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
scan_out :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
data_out_4 :  out std_logic;
data_out_1 :  in std_logic);
end dr_cell_2_17;

architecture beh of dr_cell_2_17 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_I_I : std_logic_vector(2 to 2);
signal DATA_OUT : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => G_656,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_I_I(2),
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => scan_out,
sload => shiftDR,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
DATA_OUT_RNIGUGM: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010001000100010")
port map (
combout => data_out_4,
dataa => data_out_1,
datab => DATA_OUT);
FF1_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011101110111011")
port map (
combout => LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_I_I(2),
dataa => DATA_OUT,
datab => data_out_1);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_2_16 is
port(
data_out_1 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_656 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
scan_out :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
data_out_4 :  out std_logic);
end dr_cell_2_16;

architecture beh of dr_cell_2_16 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_I_I : std_logic_vector(0 to 0);
signal DATA_OUT_63 : std_logic ;
signal VCC : std_logic ;
signal DATA_OUT : std_logic ;
signal FF1 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
begin
DATA_OUT_1_Z20: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_63,
d => VCC,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => reset_bar,
ena => G_656,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
DATA_OUT_Z21: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => G_656,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z22: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_I_I(0),
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => scan_out,
sload => shiftDR,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z23: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
DATA_OUT_RNIE4KL: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010001000100010")
port map (
combout => data_out_4,
dataa => DATA_OUT_63,
datab => DATA_OUT);
FF1_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011101110111011")
port map (
combout => LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_I_I(0),
dataa => DATA_OUT,
datab => DATA_OUT_63);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
data_out_1 <= DATA_OUT_63;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_2_15 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_656 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_2_15;

architecture beh of dr_cell_2_15 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT_62 : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_40 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_62,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => reset_bar,
ena => G_656,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_62,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_62;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_2_14 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_656 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_2_14;

architecture beh of dr_cell_2_14 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT_61 : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_41 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_61,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => reset_bar,
ena => G_656,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_61,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_61;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_2_13 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_656 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_2_13;

architecture beh of dr_cell_2_13 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT_60 : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_42 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_60,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => reset_bar,
ena => G_656,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_60,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_60;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_2_12 is
port(
ladder_fpga_sc_tck_c_i_i :  in std_logic;
G_656 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
scan_out :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
data_out_4 :  out std_logic;
data_out_1 :  in std_logic);
end dr_cell_2_12;

architecture beh of dr_cell_2_12 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_I_I : std_logic_vector(6 to 6);
signal DATA_OUT : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => G_656,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_I_I(6),
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => scan_out,
sload => shiftDR,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
DATA_OUT_RNIKIAO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010001000100010")
port map (
combout => data_out_4,
dataa => data_out_1,
datab => DATA_OUT);
FF1_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011101110111011")
port map (
combout => LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_I_I(6),
dataa => DATA_OUT,
datab => data_out_1);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_2_11 is
port(
ladder_fpga_sc_tck_c_i_i :  in std_logic;
G_656 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
scan_out :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
data_out_4 :  out std_logic;
data_out_1 :  in std_logic);
end dr_cell_2_11;

architecture beh of dr_cell_2_11 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_I_I : std_logic_vector(13 to 13);
signal DATA_OUT : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => G_656,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_I_I(13),
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => scan_out,
sload => shiftDR,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
DATA_OUT_RNI2MBN: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010001000100010")
port map (
combout => data_out_4,
dataa => data_out_1,
datab => DATA_OUT);
FF1_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011101110111011")
port map (
combout => LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_I_I(13),
dataa => DATA_OUT,
datab => data_out_1);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_2_10 is
port(
ladder_fpga_sc_tck_c_i_i :  in std_logic;
G_656 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
scan_out :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
data_out_4 :  out std_logic;
data_out_1 :  in std_logic);
end dr_cell_2_10;

architecture beh of dr_cell_2_10 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_I_I : std_logic_vector(4 to 4);
signal DATA_OUT : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => G_656,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_I_I(4),
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => scan_out,
sload => shiftDR,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
DATA_OUT_RNIIODN: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010001000100010")
port map (
combout => data_out_4,
dataa => data_out_1,
datab => DATA_OUT);
FF1_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011101110111011")
port map (
combout => LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_I_I(4),
dataa => DATA_OUT,
datab => data_out_1);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_2_9 is
port(
ladder_fpga_sc_tck_c_i_i :  in std_logic;
G_656 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
scan_out :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
data_out_4 :  out std_logic;
data_out_1 :  in std_logic);
end dr_cell_2_9;

architecture beh of dr_cell_2_9 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_I_I : std_logic_vector(8 to 8);
signal DATA_OUT : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => G_656,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_I_I(8),
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => scan_out,
sload => shiftDR,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
DATA_OUT_RNIMC7P: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010001000100010")
port map (
combout => data_out_4,
dataa => data_out_1,
datab => DATA_OUT);
FF1_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011101110111011")
port map (
combout => LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_I_I(8),
dataa => DATA_OUT,
datab => data_out_1);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_2_8 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_656 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_2_8;

architecture beh of dr_cell_2_8 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT_59 : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_43 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_59,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => reset_bar,
ena => G_656,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_59,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_59;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_2_7 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_656 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_2_7;

architecture beh of dr_cell_2_7 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT_58 : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_44 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_58,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => reset_bar,
ena => G_656,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_58,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_58;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_2_6 is
port(
ladder_fpga_sc_tck_c_i_i :  in std_logic;
G_656 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
scan_out :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
data_out_4 :  out std_logic;
data_out_1 :  in std_logic);
end dr_cell_2_6;

architecture beh of dr_cell_2_6 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_I_I : std_logic_vector(15 to 15);
signal DATA_OUT : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => G_656,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_I_I(15),
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => scan_out,
sload => shiftDR,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
DATA_OUT_RNI4G8O: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010001000100010")
port map (
combout => data_out_4,
dataa => data_out_1,
datab => DATA_OUT);
FF1_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011101110111011")
port map (
combout => LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_I_I(15),
dataa => DATA_OUT,
datab => data_out_1);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_2_5 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_656 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_2_5;

architecture beh of dr_cell_2_5 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT_57 : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_45 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_57,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => reset_bar,
ena => G_656,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_57,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_57;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_2_4 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_656 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_2_4;

architecture beh of dr_cell_2_4 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT_56 : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_46 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_56,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => reset_bar,
ena => G_656,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_56,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_56;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_2_3 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_656 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_2_3;

architecture beh of dr_cell_2_3 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT_55 : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_47 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_55,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => reset_bar,
ena => G_656,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_55,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_55;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_2_2 is
port(
ladder_fpga_sc_tck_c_i_i :  in std_logic;
G_656 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
scan_out :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
data_out_4 :  out std_logic;
data_out_1 :  in std_logic);
end dr_cell_2_2;

architecture beh of dr_cell_2_2 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_I_I : std_logic_vector(17 to 17);
signal DATA_OUT : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => G_656,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_I_I(17),
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => scan_out,
sload => shiftDR,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
DATA_OUT_RNI6A5P: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010001000100010")
port map (
combout => data_out_4,
dataa => data_out_1,
datab => DATA_OUT);
FF1_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011101110111011")
port map (
combout => LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_I_I(17),
dataa => DATA_OUT,
datab => data_out_1);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_2_1 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_656 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_2_1;

architecture beh of dr_cell_2_1 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT_54 : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_48 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_54,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => reset_bar,
ena => G_656,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_54,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_54;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_2 is
port(
ladder_fpga_sc_tck_c_i_i :  in std_logic;
G_656 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
shiftDR :  in std_logic;
scan_out :  out std_logic;
clockDR_0_a2 :  in std_logic;
data_out_4 :  out std_logic;
data_out_1 :  in std_logic);
end dr_cell_2;

architecture beh of dr_cell_2 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_I_I : std_logic_vector(19 to 19);
signal DATA_OUT : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => G_656,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_I_I(19),
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => ladder_fpga_sc_tdi_c,
sload => shiftDR,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
DATA_OUT_RNI4SAI: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010001000100010")
port map (
combout => data_out_4,
dataa => data_out_1,
datab => DATA_OUT);
FF1_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011101110111011")
port map (
combout => LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_I_I(19),
dataa => DATA_OUT,
datab => data_out_1);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_3_15 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_653 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
level_shifter_dac_load :  out std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_3_15;

architecture beh of dr_cell_3_15 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT_52 : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal LEVEL_SHIFTER_DAC_LOAD_53 : std_logic ;
signal N_32 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_52,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => reset_bar,
ena => G_653,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z21: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => LEVEL_SHIFTER_DAC_LOAD_53,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z22: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
LEVEL_SHIFTER_DAC_LOAD_53 <= DATA_OUT_52;
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_52;
level_shifter_dac_load <= LEVEL_SHIFTER_DAC_LOAD_53;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_3_14 is
port(
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_653 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_3_14;

architecture beh of dr_cell_3_14 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_33 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => reset_bar,
ena => G_653,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_3_13 is
port(
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_653 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_3_13;

architecture beh of dr_cell_3_13 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_34 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => reset_bar,
ena => G_653,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_3_12 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_653 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_3_12;

architecture beh of dr_cell_3_12 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT_51 : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_35 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_51,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => reset_bar,
ena => G_653,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_51,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_51;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_3_11 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_653 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_3_11;

architecture beh of dr_cell_3_11 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT_50 : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_36 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_50,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => reset_bar,
ena => G_653,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_50,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_50;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_3_10 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_653 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_3_10;

architecture beh of dr_cell_3_10 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT_49 : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_37 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_49,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => reset_bar,
ena => G_653,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_49,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_49;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_3_9 is
port(
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_653 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_3_9;

architecture beh of dr_cell_3_9 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_38 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => reset_bar,
ena => G_653,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_3_8 is
port(
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_653 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_3_8;

architecture beh of dr_cell_3_8 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_39 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => reset_bar,
ena => G_653,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_3_7 is
port(
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_653 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_3_7;

architecture beh of dr_cell_3_7 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_40 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => reset_bar,
ena => G_653,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_3_6 is
port(
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_653 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_3_6;

architecture beh of dr_cell_3_6 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_41 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => reset_bar,
ena => G_653,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_3_5 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_653 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_3_5;

architecture beh of dr_cell_3_5 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT_48 : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_42 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_48,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => reset_bar,
ena => G_653,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_48,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_48;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_3_4 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_653 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_3_4;

architecture beh of dr_cell_3_4 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT_47 : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_43 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_47,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => reset_bar,
ena => G_653,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_47,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_47;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_3_3 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_653 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_3_3;

architecture beh of dr_cell_3_3 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT_46 : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_44 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_46,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => reset_bar,
ena => G_653,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_46,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_46;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_3_2 is
port(
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_653 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_3_2;

architecture beh of dr_cell_3_2 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_45 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => reset_bar,
ena => G_653,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_3_1 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_653 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_3_1;

architecture beh of dr_cell_3_1 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT_45 : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_46 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_45,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => reset_bar,
ena => G_653,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_45,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_45;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_3 is
port(
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_653 :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out :  out std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_3;

architecture beh of dr_cell_3 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_47 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => reset_bar,
ena => G_653,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => ladder_fpga_sc_tdi_c,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_23 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
G_650 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
scan_out :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
data_out_1 :  in std_logic);
end dr_cell_4_23;

architecture beh of dr_cell_4_23 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT_32 : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal DATA_OUT_4 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_32,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => G_650,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => DATA_OUT_4,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => scan_out,
sload => shiftDR,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011101110111011")
port map (
combout => DATA_OUT_4,
dataa => DATA_OUT_32,
datab => data_out_1);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
data_out <= DATA_OUT_32;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_22 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
G_650 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
scan_out :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
data_out_1 :  in std_logic);
end dr_cell_4_22;

architecture beh of dr_cell_4_22 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT_31 : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal DATA_OUT_4 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_31,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => G_650,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => DATA_OUT_4,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => scan_out,
sload => shiftDR,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101110111011101")
port map (
combout => DATA_OUT_4,
dataa => data_out_1,
datab => DATA_OUT_31);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
data_out <= DATA_OUT_31;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_21 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_650 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_4_21;

architecture beh of dr_cell_4_21 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT_30 : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_47 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_30,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => reset_bar,
ena => G_650,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_30,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_30;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_20 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_650 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_4_20;

architecture beh of dr_cell_4_20 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT_29 : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_48 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_29,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => reset_bar,
ena => G_650,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_29,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_29;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_19 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_650 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_4_19;

architecture beh of dr_cell_4_19 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT_28 : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_49 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_28,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => reset_bar,
ena => G_650,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_28,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_28;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_18 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
G_650 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
scan_out :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
data_out_1 :  in std_logic);
end dr_cell_4_18;

architecture beh of dr_cell_4_18 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT_27 : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal DATA_OUT_4 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_27,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => G_650,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => DATA_OUT_4,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => scan_out,
sload => shiftDR,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011101110111011")
port map (
combout => DATA_OUT_4,
dataa => DATA_OUT_27,
datab => data_out_1);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
data_out <= DATA_OUT_27;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_17 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_650 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_4_17;

architecture beh of dr_cell_4_17 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT_26 : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_50 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_26,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => reset_bar,
ena => G_650,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_26,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_26;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_16 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_650 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_4_16;

architecture beh of dr_cell_4_16 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT_25 : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_51 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_25,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => reset_bar,
ena => G_650,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_25,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_25;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_15 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_650 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_4_15;

architecture beh of dr_cell_4_15 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT_24 : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_52 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_24,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => reset_bar,
ena => G_650,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_24,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_24;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_14 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
G_650 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
scan_out :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
data_out_1 :  in std_logic);
end dr_cell_4_14;

architecture beh of dr_cell_4_14 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT_23 : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal DATA_OUT_4 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_23,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => G_650,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => DATA_OUT_4,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => scan_out,
sload => shiftDR,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101110111011101")
port map (
combout => DATA_OUT_4,
dataa => data_out_1,
datab => DATA_OUT_23);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
data_out <= DATA_OUT_23;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_13 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_650 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_4_13;

architecture beh of dr_cell_4_13 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT_22 : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_53 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_22,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => reset_bar,
ena => G_650,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_22,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_22;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_12 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
G_650 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
scan_out :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
data_out_1 :  in std_logic);
end dr_cell_4_12;

architecture beh of dr_cell_4_12 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT_21 : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal DATA_OUT_4 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_21,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => G_650,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => DATA_OUT_4,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => scan_out,
sload => shiftDR,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101110111011101")
port map (
combout => DATA_OUT_4,
dataa => data_out_1,
datab => DATA_OUT_21);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
data_out <= DATA_OUT_21;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_11 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_650 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_4_11;

architecture beh of dr_cell_4_11 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT_20 : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_54 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_20,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => reset_bar,
ena => G_650,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_20,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_20;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_10 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_650 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_4_10;

architecture beh of dr_cell_4_10 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT_19 : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_55 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_19,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => reset_bar,
ena => G_650,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_19,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_19;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_9 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_650 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_4_9;

architecture beh of dr_cell_4_9 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT_18 : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_56 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_18,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => reset_bar,
ena => G_650,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_18,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_18;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_8 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
G_650 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
scan_out :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
data_out_1 :  in std_logic);
end dr_cell_4_8;

architecture beh of dr_cell_4_8 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT_17 : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal DATA_OUT_4 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_17,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => G_650,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => DATA_OUT_4,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => scan_out,
sload => shiftDR,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101110111011101")
port map (
combout => DATA_OUT_4,
dataa => data_out_1,
datab => DATA_OUT_17);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
data_out <= DATA_OUT_17;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_7 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
G_650 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
scan_out :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
data_out_1 :  in std_logic);
end dr_cell_4_7;

architecture beh of dr_cell_4_7 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT_16 : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal DATA_OUT_4 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_16,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => G_650,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => DATA_OUT_4,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => scan_out,
sload => shiftDR,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011101110111011")
port map (
combout => DATA_OUT_4,
dataa => DATA_OUT_16,
datab => data_out_1);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
data_out <= DATA_OUT_16;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_6 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_650 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_4_6;

architecture beh of dr_cell_4_6 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT_15 : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_57 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_15,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => reset_bar,
ena => G_650,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_15,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_15;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_5 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
G_650 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
scan_out :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
data_out_1 :  in std_logic);
end dr_cell_4_5;

architecture beh of dr_cell_4_5 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT_14 : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal DATA_OUT_4 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_14,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => G_650,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => DATA_OUT_4,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => scan_out,
sload => shiftDR,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011101110111011")
port map (
combout => DATA_OUT_4,
dataa => DATA_OUT_14,
datab => data_out_1);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
data_out <= DATA_OUT_14;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_4 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
G_650 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
scan_out :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
data_out_1 :  in std_logic);
end dr_cell_4_4;

architecture beh of dr_cell_4_4 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT_13 : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal DATA_OUT_4 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_13,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => G_650,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => DATA_OUT_4,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => scan_out,
sload => shiftDR,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101110111011101")
port map (
combout => DATA_OUT_4,
dataa => data_out_1,
datab => DATA_OUT_13);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
data_out <= DATA_OUT_13;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_3 is
port(
data_out_1 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_650 :  in std_logic;
data_out :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
scan_out :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_4_3;

architecture beh of dr_cell_4_3 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT_11 : std_logic ;
signal VCC : std_logic ;
signal DATA_OUT_12 : std_logic ;
signal FF1 : std_logic ;
signal DATA_OUT_4 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
begin
DATA_OUT_1_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_11,
d => VCC,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => reset_bar,
ena => G_650,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
DATA_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_12,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => G_650,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z21: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => DATA_OUT_4,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => scan_out,
sload => shiftDR,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z22: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011101110111011")
port map (
combout => DATA_OUT_4,
dataa => DATA_OUT_12,
datab => DATA_OUT_11);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
data_out_1 <= DATA_OUT_11;
data_out <= DATA_OUT_12;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_2 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
G_650 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
scan_out :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
data_out_1 :  in std_logic);
end dr_cell_4_2;

architecture beh of dr_cell_4_2 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT_10 : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal DATA_OUT_4 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_10,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => G_650,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => DATA_OUT_4,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => scan_out,
sload => shiftDR,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011101110111011")
port map (
combout => DATA_OUT_4,
dataa => DATA_OUT_10,
datab => data_out_1);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
data_out <= DATA_OUT_10;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_1 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_650 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_4_1;

architecture beh of dr_cell_4_1 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT_9 : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_58 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT_9,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => reset_bar,
ena => G_650,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_9,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_9;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4 is
port(
ladder_fpga_sc_tck_c_i_i :  in std_logic;
G_650 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
shiftDR :  in std_logic;
scan_out :  out std_logic;
clockDR_0_a2 :  in std_logic;
data_out_1 :  in std_logic;
un83_roboclock_adc_phase_in :  out std_logic;
data_out_0 :  in std_logic;
data_out_2 :  in std_logic;
un72_roboclock_adc_phase_in :  out std_logic;
data_out_3 :  in std_logic;
data_out_5 :  in std_logic;
un61_roboclock_adc_phase_in :  out std_logic;
data_out_6 :  in std_logic;
data_out_7 :  in std_logic;
un50_roboclock_adc_phase_in :  out std_logic;
data_out_8 :  in std_logic;
data_out_9 :  in std_logic;
un39_roboclock_adc_phase_in :  out std_logic;
data_out_10 :  in std_logic;
data_out_11 :  in std_logic;
un28_roboclock_adc_phase_in :  out std_logic;
data_out_12 :  in std_logic;
data_out_13 :  in std_logic;
un17_roboclock_adc_phase_in :  out std_logic;
data_out_14 :  in std_logic;
data_out_15 :  in std_logic;
un6_roboclock_adc_phase_in :  out std_logic;
data_out_16 :  in std_logic;
data_out_17 :  in std_logic;
un41_roboclock_horloge40_phase_in :  out std_logic;
data_out_18 :  in std_logic;
data_out_19 :  in std_logic;
un30_roboclock_horloge40_phase_in :  out std_logic;
data_out_20 :  in std_logic;
data_out_21 :  in std_logic;
un19_roboclock_horloge40_phase_in :  out std_logic;
data_out_22 :  in std_logic;
data_out_23 :  in std_logic;
un8_roboclock_horloge40_phase_in :  out std_logic;
data_out_24 :  in std_logic);
end dr_cell_4;

architecture beh of dr_cell_4 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal DATA_OUT_4 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
begin
DATA_OUT_Z51: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_OUT,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => G_650,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z52: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => DATA_OUT_4,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => ladder_fpga_sc_tdi_c,
sload => shiftDR,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z53: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011101110111011")
port map (
combout => DATA_OUT_4,
dataa => DATA_OUT,
datab => data_out_1);
UN83_ROBOCLOCK_ADC_PHASE_IN_Z55: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011010010110100")
port map (
combout => un83_roboclock_adc_phase_in,
dataa => data_out_0,
datab => data_out_1,
datac => data_out_2);
UN72_ROBOCLOCK_ADC_PHASE_IN_Z56: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011010010110100")
port map (
combout => un72_roboclock_adc_phase_in,
dataa => data_out_3,
datab => data_out_1,
datac => data_out_5);
UN61_ROBOCLOCK_ADC_PHASE_IN_Z57: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011010010110100")
port map (
combout => un61_roboclock_adc_phase_in,
dataa => data_out_6,
datab => data_out_1,
datac => data_out_7);
UN50_ROBOCLOCK_ADC_PHASE_IN_Z58: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011010010110100")
port map (
combout => un50_roboclock_adc_phase_in,
dataa => data_out_8,
datab => data_out_1,
datac => data_out_9);
UN39_ROBOCLOCK_ADC_PHASE_IN_Z59: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011010010110100")
port map (
combout => un39_roboclock_adc_phase_in,
dataa => data_out_10,
datab => data_out_1,
datac => data_out_11);
UN28_ROBOCLOCK_ADC_PHASE_IN_Z60: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101001011010010")
port map (
combout => un28_roboclock_adc_phase_in,
dataa => data_out_1,
datab => data_out_12,
datac => data_out_13);
UN17_ROBOCLOCK_ADC_PHASE_IN_Z61: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101001011010010")
port map (
combout => un17_roboclock_adc_phase_in,
dataa => data_out_1,
datab => data_out_14,
datac => data_out_15);
UN6_ROBOCLOCK_ADC_PHASE_IN_Z62: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101001011010010")
port map (
combout => un6_roboclock_adc_phase_in,
dataa => data_out_1,
datab => data_out_16,
datac => data_out_17);
UN41_ROBOCLOCK_HORLOGE40_PHASE_IN_Z63: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101001011010010")
port map (
combout => un41_roboclock_horloge40_phase_in,
dataa => data_out_1,
datab => data_out_18,
datac => data_out_19);
UN30_ROBOCLOCK_HORLOGE40_PHASE_IN_Z64: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101001011010010")
port map (
combout => un30_roboclock_horloge40_phase_in,
dataa => data_out_1,
datab => data_out_20,
datac => data_out_21);
UN19_ROBOCLOCK_HORLOGE40_PHASE_IN_Z65: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101001011010010")
port map (
combout => un19_roboclock_horloge40_phase_in,
dataa => data_out_1,
datab => data_out_22,
datac => data_out_23);
UN8_ROBOCLOCK_HORLOGE40_PHASE_IN_Z66: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101001011010010")
port map (
combout => un8_roboclock_horloge40_phase_in,
dataa => data_out_1,
datab => DATA_OUT,
datac => data_out_24);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_87 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_87;

architecture beh of dr_cell_87 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_86 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_86;

architecture beh of dr_cell_86 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_85 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_85;

architecture beh of dr_cell_85 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_84 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_84;

architecture beh of dr_cell_84 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_83 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_83;

architecture beh of dr_cell_83 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_82 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_82;

architecture beh of dr_cell_82 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_81 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_81;

architecture beh of dr_cell_81 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_80 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_80;

architecture beh of dr_cell_80 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_79 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_79;

architecture beh of dr_cell_79 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_78 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_78;

architecture beh of dr_cell_78 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_77 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_77;

architecture beh of dr_cell_77 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_76 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_76;

architecture beh of dr_cell_76 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_75 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_75;

architecture beh of dr_cell_75 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_74 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_74;

architecture beh of dr_cell_74 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_73 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_73;

architecture beh of dr_cell_73 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_72 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_72;

architecture beh of dr_cell_72 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_71 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_71;

architecture beh of dr_cell_71 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_70 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_70;

architecture beh of dr_cell_70 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_69 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_69;

architecture beh of dr_cell_69 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_68 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_68;

architecture beh of dr_cell_68 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_67 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_67;

architecture beh of dr_cell_67 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_65 is
port(
card_ser_num_c_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_65;

architecture beh of dr_cell_65 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => card_ser_num_c_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_64 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
testin_echelle_c :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_64;

architecture beh of dr_cell_64 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => testin_echelle_c,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_63 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
data_out :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_63;

architecture beh of dr_cell_63 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => data_out,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_62 is
port(
card_ser_num_c_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_62;

architecture beh of dr_cell_62 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => card_ser_num_c_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_61 is
port(
card_ser_num_c_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_61;

architecture beh of dr_cell_61 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => card_ser_num_c_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_60 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
sc_serdes_ou_connec_c :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_60;

architecture beh of dr_cell_60 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => sc_serdes_ou_connec_c,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_59 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
clock40mhz_fpga_bad :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_59;

architecture beh of dr_cell_59 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => clock40mhz_fpga_bad,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_58 is
port(
card_ser_num_c_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_58;

architecture beh of dr_cell_58 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => card_ser_num_c_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_57 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
fpga_serdes_ou_connec_c :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_57;

architecture beh of dr_cell_57 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => fpga_serdes_ou_connec_c,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_56 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_56;

architecture beh of dr_cell_56 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_55 is
port(
card_ser_num_c_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_55;

architecture beh of dr_cell_55 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => card_ser_num_c_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_54 is
port(
card_ser_num_c_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_54;

architecture beh of dr_cell_54 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => card_ser_num_c_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_53 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
clock40mhz_xtal_bad :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_53;

architecture beh of dr_cell_53 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => clock40mhz_xtal_bad,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_52 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_activeclock :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_52;

architecture beh of dr_cell_52 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => ladder_fpga_activeclock,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_51 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
data_out :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_51;

architecture beh of dr_cell_51 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => data_out,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_50 is
port(
latchup_hybride_c_9 :  in std_logic;
latchup_hybride_c_8 :  in std_logic;
latchup_hybride_c_11 :  in std_logic;
latchup_hybride_c_10 :  in std_logic;
latchup_hybride_c_13 :  in std_logic;
latchup_hybride_c_12 :  in std_logic;
latchup_hybride_c_15 :  in std_logic;
latchup_hybride_c_14 :  in std_logic;
latchup_hybride_c_1 :  in std_logic;
latchup_hybride_c_0 :  in std_logic;
latchup_hybride_c_3 :  in std_logic;
latchup_hybride_c_2 :  in std_logic;
latchup_hybride_c_5 :  in std_logic;
latchup_hybride_c_4 :  in std_logic;
latchup_hybride_c_7 :  in std_logic;
latchup_hybride_c_6 :  in std_logic;
enable_latchup_n_9 :  in std_logic;
enable_latchup_n_8 :  in std_logic;
enable_latchup_n_11 :  in std_logic;
enable_latchup_n_10 :  in std_logic;
enable_latchup_n_13 :  in std_logic;
enable_latchup_n_12 :  in std_logic;
enable_latchup_n_15 :  in std_logic;
enable_latchup_n_14 :  in std_logic;
enable_latchup_n_1 :  in std_logic;
enable_latchup_n_0 :  in std_logic;
enable_latchup_n_3 :  in std_logic;
enable_latchup_n_2 :  in std_logic;
enable_latchup_n_5 :  in std_logic;
enable_latchup_n_4 :  in std_logic;
enable_latchup_n_7 :  in std_logic;
enable_latchup_n_6 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
scan_out :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_50;

architecture beh of dr_cell_50 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal FF1_3_0_G1 : std_logic ;
signal VCC : std_logic ;
signal FF1_3_0_G1_1 : std_logic ;
signal FF1_3_0_G1_2 : std_logic ;
signal FF1_3_0_G1_3 : std_logic ;
signal FF1_3_0_G1_4 : std_logic ;
signal FF1_3_0_G1_5 : std_logic ;
signal FF1_3_0_G1_6 : std_logic ;
signal FF1_3_0_G1_7 : std_logic ;
signal FF1_3_0_G1_8 : std_logic ;
signal FF1_3_0_G1_13 : std_logic ;
signal FF1_3_0_G1_14 : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
begin
FF1_Z57: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => FF1_3_0_G1,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => scan_out,
sload => shiftDR,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z58: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_RNO_8: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0111001101010000")
port map (
combout => FF1_3_0_G1_1,
dataa => latchup_hybride_c_9,
datab => latchup_hybride_c_8,
datac => enable_latchup_n_9,
datad => enable_latchup_n_8);
FF1_RNO_9: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0111001101010000")
port map (
combout => FF1_3_0_G1_2,
dataa => latchup_hybride_c_11,
datab => latchup_hybride_c_10,
datac => enable_latchup_n_11,
datad => enable_latchup_n_10);
FF1_RNO_6: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0111001101010000")
port map (
combout => FF1_3_0_G1_3,
dataa => latchup_hybride_c_13,
datab => latchup_hybride_c_12,
datac => enable_latchup_n_13,
datad => enable_latchup_n_12);
FF1_RNO_7: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0111001101010000")
port map (
combout => FF1_3_0_G1_4,
dataa => latchup_hybride_c_15,
datab => latchup_hybride_c_14,
datac => enable_latchup_n_15,
datad => enable_latchup_n_14);
FF1_RNO_4: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0111001101010000")
port map (
combout => FF1_3_0_G1_5,
dataa => latchup_hybride_c_1,
datab => latchup_hybride_c_0,
datac => enable_latchup_n_1,
datad => enable_latchup_n_0);
FF1_RNO_5: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0111001101010000")
port map (
combout => FF1_3_0_G1_6,
dataa => latchup_hybride_c_3,
datab => latchup_hybride_c_2,
datac => enable_latchup_n_3,
datad => enable_latchup_n_2);
FF1_RNO_2: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0111001101010000")
port map (
combout => FF1_3_0_G1_7,
dataa => latchup_hybride_c_5,
datab => latchup_hybride_c_4,
datac => enable_latchup_n_5,
datad => enable_latchup_n_4);
FF1_RNO_3: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0111001101010000")
port map (
combout => FF1_3_0_G1_8,
dataa => latchup_hybride_c_7,
datab => latchup_hybride_c_6,
datac => enable_latchup_n_7,
datad => enable_latchup_n_6);
FF1_RNO_1: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111111110")
port map (
combout => FF1_3_0_G1_13,
dataa => FF1_3_0_G1_3,
datab => FF1_3_0_G1_4,
datac => FF1_3_0_G1_1,
datad => FF1_3_0_G1_2);
FF1_RNO_0: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111111110")
port map (
combout => FF1_3_0_G1_14,
dataa => FF1_3_0_G1_7,
datab => FF1_3_0_G1_8,
datac => FF1_3_0_G1_5,
datad => FF1_3_0_G1_6);
FF1_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111011101110")
port map (
combout => FF1_3_0_G1,
dataa => FF1_3_0_G1_14,
datab => FF1_3_0_G1_13);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_49 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
pll_40MHz_switchover_locked :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_49;

architecture beh of dr_cell_49 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => pll_40MHz_switchover_locked,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_48 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic;
debug_present_n_c :  in std_logic);
end dr_cell_48;

architecture beh of dr_cell_48 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal FF1_RNO : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => FF1_RNO,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_RNO <= not debug_present_n_c;
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_47 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
crc_error :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_47;

architecture beh of dr_cell_47 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => crc_error,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_46 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
xtal_en_c :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_46;

architecture beh of dr_cell_46 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => xtal_en_c,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_45 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
holdin_echelle_c :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_45;

architecture beh of dr_cell_45 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => holdin_echelle_c,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_43 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_43;

architecture beh of dr_cell_43 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_42 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_42;

architecture beh of dr_cell_42 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => VCC,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_41 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_41;

architecture beh of dr_cell_41 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_40 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_40;

architecture beh of dr_cell_40 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => VCC,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_39 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_39;

architecture beh of dr_cell_39 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_38 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_38;

architecture beh of dr_cell_38 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => VCC,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_37 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_37;

architecture beh of dr_cell_37 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => VCC,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_36 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_36;

architecture beh of dr_cell_36 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_35 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_35;

architecture beh of dr_cell_35 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_34 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_34;

architecture beh of dr_cell_34 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_33 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_33;

architecture beh of dr_cell_33 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => VCC,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_32 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_32;

architecture beh of dr_cell_32 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_31 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_31;

architecture beh of dr_cell_31 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_30 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_30;

architecture beh of dr_cell_30 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_29 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_29;

architecture beh of dr_cell_29 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_28 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_28;

architecture beh of dr_cell_28 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_27 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_27;

architecture beh of dr_cell_27 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_25 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_25;

architecture beh of dr_cell_25 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_24 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_24;

architecture beh of dr_cell_24 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_23 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_23;

architecture beh of dr_cell_23 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => VCC,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_22 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_22;

architecture beh of dr_cell_22 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => VCC,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_21 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_21;

architecture beh of dr_cell_21 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_20 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_20;

architecture beh of dr_cell_20 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_19 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_19;

architecture beh of dr_cell_19 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_18 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_18;

architecture beh of dr_cell_18 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_17 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_17;

architecture beh of dr_cell_17 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_16 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_16;

architecture beh of dr_cell_16 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_15 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_15;

architecture beh of dr_cell_15 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_14 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_14;

architecture beh of dr_cell_14 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_13 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_13;

architecture beh of dr_cell_13 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_11 is
port(
ladder_addr_c_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_11;

architecture beh of dr_cell_11 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => ladder_addr_c_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_10 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_10;

architecture beh of dr_cell_10 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_9 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_9;

architecture beh of dr_cell_9 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_8 is
port(
ladder_addr_c_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_8;

architecture beh of dr_cell_8 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => ladder_addr_c_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_7 is
port(
ladder_addr_c_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_7;

architecture beh of dr_cell_7 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => ladder_addr_c_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_6 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_6;

architecture beh of dr_cell_6 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => VCC,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_5 is
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_5;

architecture beh of dr_cell_5 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => VCC,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell is
port(
ladder_fpga_sc_tdi_c :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell;

architecture beh of dr_cell is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => ladder_fpga_sc_tdi_c,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => VCC,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity ir_cell_4 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
G_646 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret :  in std_logic;
scan_out :  out std_logic;
clockIR_0_a2 :  in std_logic;
shiftIR :  in std_logic;
scan_out_0 :  in std_logic);
end ir_cell_4;

architecture beh of ir_cell_4 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal FF1_3_0_G0 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKIR_0_A2_I : std_logic ;
begin
DATA_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => data_out,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => G_646,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => FF1_3_0_G0,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKIR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101110111011101")
port map (
combout => FF1_3_0_G0,
dataa => shiftIR,
datab => scan_out_0);
VCC <= '1';
GND <= '0';
CLOCKIR_0_A2_I <= not clockIR_0_a2;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity ir_cell_3 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
G_646 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret :  in std_logic;
scan_out :  out std_logic;
clockIR_0_a2 :  in std_logic;
shiftIR :  in std_logic;
scan_out_0 :  in std_logic);
end ir_cell_3;

architecture beh of ir_cell_3 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal FF1_3_0_G0 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKIR_0_A2_I : std_logic ;
begin
DATA_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => data_out,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => G_646,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => FF1_3_0_G0,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKIR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101110111011101")
port map (
combout => FF1_3_0_G0,
dataa => shiftIR,
datab => scan_out_0);
VCC <= '1';
GND <= '0';
CLOCKIR_0_A2_I <= not clockIR_0_a2;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity ir_cell_2 is
port(
data_out_1 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_646 :  in std_logic;
data_out :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret :  in std_logic;
scan_out :  out std_logic;
clockIR_0_a2 :  in std_logic;
shiftIR :  in std_logic;
scan_out_0 :  in std_logic);
end ir_cell_2;

architecture beh of ir_cell_2 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal VCC : std_logic ;
signal FF1 : std_logic ;
signal FF1_3_0_G0 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKIR_0_A2_I : std_logic ;
begin
DATA_OUT_1_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => data_out_1,
d => VCC,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => reset_bar,
ena => G_646,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => data_out,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => G_646,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => FF1_3_0_G0,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKIR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101110111011101")
port map (
combout => FF1_3_0_G0,
dataa => shiftIR,
datab => scan_out_0);
VCC <= '1';
GND <= '0';
CLOCKIR_0_A2_I <= not clockIR_0_a2;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity ir_cell_1 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
G_646 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret :  in std_logic;
scan_out :  out std_logic;
clockIR_0_a2 :  in std_logic;
shiftIR :  in std_logic;
scan_out_0 :  in std_logic);
end ir_cell_1;

architecture beh of ir_cell_1 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal FF1_3_0_G0 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKIR_0_A2_I : std_logic ;
begin
DATA_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => data_out,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => G_646,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => FF1_3_0_G0,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKIR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101110111011101")
port map (
combout => FF1_3_0_G0,
dataa => shiftIR,
datab => scan_out_0);
VCC <= '1';
GND <= '0';
CLOCKIR_0_A2_I <= not clockIR_0_a2;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity ir_cell is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
G_646 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret :  in std_logic;
scan_out :  out std_logic;
clockIR_0_a2 :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
shiftIR :  in std_logic);
end ir_cell;

architecture beh of ir_cell is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal FF1_3_0_G0_X : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal CLOCKIR_0_A2_I : std_logic ;
begin
DATA_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => data_out,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => G_646,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => FF1_3_0_G0_X,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
SCAN_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKIR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011101110111011")
port map (
combout => FF1_3_0_G0_X,
dataa => ladder_fpga_sc_tdi_c,
datab => shiftIR);
VCC <= '1';
GND <= '0';
CLOCKIR_0_A2_I <= not clockIR_0_a2;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity mesure_temperature is
port(
sc_trstb_hybride_c_0 :  in std_logic;
temperature3_11 :  out std_logic;
temperature3_10 :  out std_logic;
temperature3_9 :  out std_logic;
temperature3_8 :  out std_logic;
temperature3_7 :  out std_logic;
temperature3_6 :  out std_logic;
temperature3_5 :  out std_logic;
temperature3_4 :  out std_logic;
temperature3_3 :  out std_logic;
temperature3_2 :  out std_logic;
temperature3_1 :  out std_logic;
temperature3_0 :  out std_logic;
temperature2_11 :  out std_logic;
temperature2_10 :  out std_logic;
temperature2_9 :  out std_logic;
temperature2_8 :  out std_logic;
temperature2_7 :  out std_logic;
temperature2_6 :  out std_logic;
temperature2_5 :  out std_logic;
temperature2_4 :  out std_logic;
temperature2_3 :  out std_logic;
temperature2_2 :  out std_logic;
temperature2_1 :  out std_logic;
temperature2_0 :  out std_logic;
temperature1_11 :  out std_logic;
temperature1_10 :  out std_logic;
temperature1_9 :  out std_logic;
temperature1_8 :  out std_logic;
temperature1_7 :  out std_logic;
temperature1_6 :  out std_logic;
temperature1_5 :  out std_logic;
temperature1_4 :  out std_logic;
temperature1_3 :  out std_logic;
temperature1_2 :  out std_logic;
temperature1_1 :  out std_logic;
temperature1_0 :  out std_logic;
temperature0_11 :  out std_logic;
temperature0_10 :  out std_logic;
temperature0_9 :  out std_logic;
temperature0_8 :  out std_logic;
temperature0_7 :  out std_logic;
temperature0_6 :  out std_logic;
temperature0_5 :  out std_logic;
temperature0_4 :  out std_logic;
temperature0_3 :  out std_logic;
temperature0_2 :  out std_logic;
temperature0_1 :  out std_logic;
temperature0_0 :  out std_logic;
ladder_fpga_clock4MHz :  in std_logic;
temperature_c :  in std_logic;
temperature_out_e :  out std_logic);
end mesure_temperature;

architecture beh of mesure_temperature is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal CNT : std_logic_vector(21 downto 0);
signal STATE : std_logic_vector(12 downto 0);
signal STATE_NS_I_0_0_A2 : std_logic_vector(9 to 9);
signal STATE_NS_I_0_O2_4 : std_logic_vector(8 downto 6);
signal STATE_NS_I_0_O2_5 : std_logic_vector(6 to 6);
signal STATE_NS_I_0_O2_1 : std_logic_vector(6 downto 4);
signal STATE_NS_I_0_I_O2_0 : std_logic_vector(1 to 1);
signal STATE_NS_I_0_I_O2_2_1 : std_logic_vector(1 to 1);
signal STATE_NS_I_0_0_O2_4_1 : std_logic_vector(10 to 10);
signal STATE_NS_0_0_O2_1 : std_logic_vector(2 to 2);
signal STATE_NS_I_0_A4_0_2 : std_logic_vector(8 to 8);
signal STATE_NS_I_0_O2_2 : std_logic_vector(6 to 6);
signal STATE_NS_I_I_O2_2 : std_logic_vector(0 to 0);
signal STATE_NS_0_0_O2_0 : std_logic_vector(2 to 2);
signal STATE_NS_I_0_0_O2_4 : std_logic_vector(10 to 10);
signal STATE_NS_0_0_O2 : std_logic_vector(2 to 2);
signal STATE_NS_I_0_A2_1 : std_logic_vector(4 to 4);
signal STATE_NS_I_0_0_A4_1_1_1 : std_logic_vector(10 to 10);
signal STATE_NS_I_0_0_O2_3 : std_logic_vector(10 to 10);
signal STATE_NS_I_0_A4_0 : std_logic_vector(8 to 8);
signal STATE_NS_I_I_A2_1 : std_logic_vector(0 to 0);
signal STATE_NS_I_0_I_A2 : std_logic_vector(1 to 1);
signal STATE_NS_I_0_0_O2_0 : std_logic_vector(10 to 10);
signal STATE_NS_I_0_A4_1_1_A : std_logic_vector(8 to 8);
signal STATE_NS_I_0_A4_1_1 : std_logic_vector(8 to 8);
signal STATE_NS_I_0_0_A4_1_0 : std_logic_vector(10 to 10);
signal STATE_NS_0_A4_1_1 : std_logic_vector(3 to 3);
signal STATE_NS_I_I_O2_1 : std_logic_vector(0 to 0);
signal STATE_NS_I_0_0_A4_0_1 : std_logic_vector(10 to 10);
signal STATE_NS_I_I_O2 : std_logic_vector(0 to 0);
signal STATE_NS_I_I_I_A4 : std_logic_vector(12 to 12);
signal STATE_NS_I_I_I_A4_0 : std_logic_vector(12 to 12);
signal CNT_C0_COMBOUT : std_logic ;
signal UN1_CNT_0_SQMUXA_I_I_I : std_logic ;
signal CNT_C1_COMBOUT : std_logic ;
signal CNT_C2_COMBOUT : std_logic ;
signal CNT_C3_COMBOUT : std_logic ;
signal CNT_C4_COMBOUT : std_logic ;
signal CNT_C5_COMBOUT : std_logic ;
signal CNT_C6_COMBOUT : std_logic ;
signal CNT_C7_COMBOUT : std_logic ;
signal CNT_C8_COMBOUT : std_logic ;
signal CNT_C9_COMBOUT : std_logic ;
signal CNT_C10_COMBOUT : std_logic ;
signal CNT_C11_COMBOUT : std_logic ;
signal CNT_C12_COMBOUT : std_logic ;
signal CNT_C13_COMBOUT : std_logic ;
signal CNT_C14_COMBOUT : std_logic ;
signal CNT_C15_COMBOUT : std_logic ;
signal CNT_C16_COMBOUT : std_logic ;
signal CNT_C17_COMBOUT : std_logic ;
signal CNT_C18_COMBOUT : std_logic ;
signal CNT_C19_COMBOUT : std_logic ;
signal CNT_C20_COMBOUT : std_logic ;
signal CNT_C21_COMBOUT : std_logic ;
signal N_48_I_0_G0 : std_logic ;
signal N_479_I_0_G0 : std_logic ;
signal N_477_I_0_G0 : std_logic ;
signal N_475_I_0_G0 : std_logic ;
signal N_473_I_0_G0 : std_logic ;
signal N_471_I_0_G0 : std_logic ;
signal N_469_I_0_G0 : std_logic ;
signal N_467_I_0_G0 : std_logic ;
signal N_465_I_0_G0_I : std_logic ;
signal \STATE_NS_0_0_3__G0_0\ : std_logic ;
signal \STATE_NS_0_0_0_2__G0\ : std_logic ;
signal \STATE_NS_I_0_I_0_1__G0\ : std_logic ;
signal \STATE_NS_I_I_0_0__G0_0\ : std_logic ;
signal \TEMPERATURE3_1_0_11__G3\ : std_logic ;
signal VCC : std_logic ;
signal \TEMPERATURE3_1_0_0__G0_I_O4_I\ : std_logic ;
signal \TEMPERATURE2_1_0_11__G3\ : std_logic ;
signal \TEMPERATURE1_1_0_11__G3\ : std_logic ;
signal \TEMPERATURE1_1_0_10__G3\ : std_logic ;
signal \TEMPERATURE0_1_0_11__G3\ : std_logic ;
signal \TEMPERATURE0_1_0_10__G3\ : std_logic ;
signal \TEMPERATURE0_1_0_9__G3\ : std_logic ;
signal \TEMPERATURE0_1_0_8__G3\ : std_logic ;
signal \TEMPERATURE0_1_0_7__G3\ : std_logic ;
signal \TEMPERATURE0_1_0_6__G3\ : std_logic ;
signal \TEMPERATURE0_1_0_5__G3\ : std_logic ;
signal \TEMPERATURE0_1_0_4__G3\ : std_logic ;
signal \TEMPERATURE2_1_0_0__G0_I_O4_I\ : std_logic ;
signal \TEMPERATURE0_1_0_3__G3\ : std_logic ;
signal \TEMPERATURE1_1_0_0__G0_I_O4_I\ : std_logic ;
signal \TEMPERATURE0_1_0_2__G3\ : std_logic ;
signal \TEMPERATURE0_1_0_0__G0_I_O4_I\ : std_logic ;
signal \TEMPERATURE0_1_0_1__G3\ : std_logic ;
signal \TEMPERATURE0_1_0_0__G3\ : std_logic ;
signal STEMP_IN : std_logic ;
signal TEMPERATURE_IN_SYNC : std_logic ;
signal CNT_C0_COUT : std_logic ;
signal CNT_C1_COUT : std_logic ;
signal CNT_C2_COUT : std_logic ;
signal CNT_C3_COUT : std_logic ;
signal CNT_C4_COUT : std_logic ;
signal CNT_C5_COUT : std_logic ;
signal CNT_C6_COUT : std_logic ;
signal CNT_C7_COUT : std_logic ;
signal CNT_C8_COUT : std_logic ;
signal CNT_C9_COUT : std_logic ;
signal CNT_C10_COUT : std_logic ;
signal CNT_C11_COUT : std_logic ;
signal CNT_C12_COUT : std_logic ;
signal CNT_C13_COUT : std_logic ;
signal CNT_C14_COUT : std_logic ;
signal CNT_C15_COUT : std_logic ;
signal CNT_C16_COUT : std_logic ;
signal CNT_C17_COUT : std_logic ;
signal CNT_C18_COUT : std_logic ;
signal CNT_C19_COUT : std_logic ;
signal CNT_C20_COUT : std_logic ;
signal UN1_RESET_SYS_1_0_A2_I_A2 : std_logic ;
signal UN1_RESET_SYS_2_I_O2_1 : std_logic ;
signal UN1_RESET_SYS_2_I_O2 : std_logic ;
signal UN1_RESET_SYS_1_0_A2_I_O2 : std_logic ;
signal \STATE_NS_I_0_I_0_1__G2\ : std_logic ;
signal \STATE_NS_I_0_I_0_1__G3_1\ : std_logic ;
signal \STATE_NS_0_0_0_2__G1_A\ : std_logic ;
signal \STATE_NS_0_0_0_2__G1\ : std_logic ;
signal N_477_I_0_G0_1 : std_logic ;
signal N_473_I_0_G0_A : std_logic ;
signal N_469_I_0_G0_A : std_logic ;
signal \STATE_NS_0_0_3__G0_0_A\ : std_logic ;
signal \STATE_NS_I_I_0_0__G0_0_A3\ : std_logic ;
signal N_213 : std_logic ;
signal N_212 : std_logic ;
signal N_211 : std_logic ;
signal N_210 : std_logic ;
signal N_209 : std_logic ;
signal N_208 : std_logic ;
signal N_207 : std_logic ;
signal N_206 : std_logic ;
signal N_205 : std_logic ;
signal N_204 : std_logic ;
signal N_203 : std_logic ;
signal N_202 : std_logic ;
signal N_201 : std_logic ;
signal GND : std_logic ;
signal UN1_CNT_0_SQMUXA_I_I_I_I : std_logic ;
begin
\CNT_0_\: dffeas generic map (
    is_wysiwyg => "true" , power_up => "low"
 )
port map (
q => CNT(0),
d => CNT_C0_COMBOUT,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
sclr => UN1_CNT_0_SQMUXA_I_I_I_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
\CNT_1_\: dffeas generic map (
    is_wysiwyg => "true" , power_up => "low"
 )
port map (
q => CNT(1),
d => CNT_C1_COMBOUT,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
sclr => UN1_CNT_0_SQMUXA_I_I_I_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
\CNT_2_\: dffeas generic map (
    is_wysiwyg => "true" , power_up => "low"
 )
port map (
q => CNT(2),
d => CNT_C2_COMBOUT,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
sclr => UN1_CNT_0_SQMUXA_I_I_I_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
\CNT_3_\: dffeas generic map (
    is_wysiwyg => "true" , power_up => "low"
 )
port map (
q => CNT(3),
d => CNT_C3_COMBOUT,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
sclr => UN1_CNT_0_SQMUXA_I_I_I_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
\CNT_4_\: dffeas generic map (
    is_wysiwyg => "true" , power_up => "low"
 )
port map (
q => CNT(4),
d => CNT_C4_COMBOUT,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
sclr => UN1_CNT_0_SQMUXA_I_I_I_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
\CNT_5_\: dffeas generic map (
    is_wysiwyg => "true" , power_up => "low"
 )
port map (
q => CNT(5),
d => CNT_C5_COMBOUT,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
sclr => UN1_CNT_0_SQMUXA_I_I_I_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
\CNT_6_\: dffeas generic map (
    is_wysiwyg => "true" , power_up => "low"
 )
port map (
q => CNT(6),
d => CNT_C6_COMBOUT,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
sclr => UN1_CNT_0_SQMUXA_I_I_I_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
\CNT_7_\: dffeas generic map (
    is_wysiwyg => "true" , power_up => "low"
 )
port map (
q => CNT(7),
d => CNT_C7_COMBOUT,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
sclr => UN1_CNT_0_SQMUXA_I_I_I_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
\CNT_8_\: dffeas generic map (
    is_wysiwyg => "true" , power_up => "low"
 )
port map (
q => CNT(8),
d => CNT_C8_COMBOUT,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
sclr => UN1_CNT_0_SQMUXA_I_I_I_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
\CNT_9_\: dffeas generic map (
    is_wysiwyg => "true" , power_up => "low"
 )
port map (
q => CNT(9),
d => CNT_C9_COMBOUT,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
sclr => UN1_CNT_0_SQMUXA_I_I_I_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
\CNT_10_\: dffeas generic map (
    is_wysiwyg => "true" , power_up => "low"
 )
port map (
q => CNT(10),
d => CNT_C10_COMBOUT,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
sclr => UN1_CNT_0_SQMUXA_I_I_I_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
\CNT_11_\: dffeas generic map (
    is_wysiwyg => "true" , power_up => "low"
 )
port map (
q => CNT(11),
d => CNT_C11_COMBOUT,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
sclr => UN1_CNT_0_SQMUXA_I_I_I_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
\CNT_12_\: dffeas generic map (
    is_wysiwyg => "true" , power_up => "low"
 )
port map (
q => CNT(12),
d => CNT_C12_COMBOUT,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
sclr => UN1_CNT_0_SQMUXA_I_I_I_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
\CNT_13_\: dffeas generic map (
    is_wysiwyg => "true" , power_up => "low"
 )
port map (
q => CNT(13),
d => CNT_C13_COMBOUT,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
sclr => UN1_CNT_0_SQMUXA_I_I_I_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
\CNT_14_\: dffeas generic map (
    is_wysiwyg => "true" , power_up => "low"
 )
port map (
q => CNT(14),
d => CNT_C14_COMBOUT,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
sclr => UN1_CNT_0_SQMUXA_I_I_I_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
\CNT_15_\: dffeas generic map (
    is_wysiwyg => "true" , power_up => "low"
 )
port map (
q => CNT(15),
d => CNT_C15_COMBOUT,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
sclr => UN1_CNT_0_SQMUXA_I_I_I_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
\CNT_16_\: dffeas generic map (
    is_wysiwyg => "true" , power_up => "low"
 )
port map (
q => CNT(16),
d => CNT_C16_COMBOUT,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
sclr => UN1_CNT_0_SQMUXA_I_I_I_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
\CNT_17_\: dffeas generic map (
    is_wysiwyg => "true" , power_up => "low"
 )
port map (
q => CNT(17),
d => CNT_C17_COMBOUT,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
sclr => UN1_CNT_0_SQMUXA_I_I_I_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
\CNT_18_\: dffeas generic map (
    is_wysiwyg => "true" , power_up => "low"
 )
port map (
q => CNT(18),
d => CNT_C18_COMBOUT,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
sclr => UN1_CNT_0_SQMUXA_I_I_I_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
\CNT_19_\: dffeas generic map (
    is_wysiwyg => "true" , power_up => "low"
 )
port map (
q => CNT(19),
d => CNT_C19_COMBOUT,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
sclr => UN1_CNT_0_SQMUXA_I_I_I_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
\CNT_20_\: dffeas generic map (
    is_wysiwyg => "true" , power_up => "low"
 )
port map (
q => CNT(20),
d => CNT_C20_COMBOUT,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
sclr => UN1_CNT_0_SQMUXA_I_I_I_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
\CNT_21_\: dffeas generic map (
    is_wysiwyg => "true" , power_up => "low"
 )
port map (
q => CNT(21),
d => CNT_C21_COMBOUT,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
sclr => UN1_CNT_0_SQMUXA_I_I_I_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
\STATE_0_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => STATE(0),
d => N_48_I_0_G0,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\STATE_1_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => STATE(1),
d => N_479_I_0_G0,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\STATE_2_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => STATE(2),
d => N_477_I_0_G0,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\STATE_3_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => STATE(3),
d => N_475_I_0_G0,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\STATE_4_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => STATE(4),
d => N_473_I_0_G0,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\STATE_5_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => STATE(5),
d => N_471_I_0_G0,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\STATE_6_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => STATE(6),
d => N_469_I_0_G0,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\STATE_7_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => STATE(7),
d => N_467_I_0_G0,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\STATE_8_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => STATE(8),
d => N_465_I_0_G0_I,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\STATE_9_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => STATE(9),
d => \STATE_NS_0_0_3__G0_0\,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\STATE_10_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => STATE(10),
d => \STATE_NS_0_0_0_2__G0\,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\STATE_11_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => STATE(11),
d => \STATE_NS_I_0_I_0_1__G0\,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\STATE_12_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => STATE(12),
d => \STATE_NS_I_I_0_0__G0_0\,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE3_11_\: dffeas generic map (
    is_wysiwyg => "true" , power_up=>"high"
 )
port map (
q => temperature3_11,
d => \TEMPERATURE3_1_0_11__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE3_1_0_0__G0_I_O4_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE3_10_\: dffeas generic map (
    is_wysiwyg => "true" , power_up=>"high"
 )
port map (
q => temperature3_10,
d => \TEMPERATURE2_1_0_11__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE3_1_0_0__G0_I_O4_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE3_9_\: dffeas generic map (
    is_wysiwyg => "true" , power_up=>"high"
 )
port map (
q => temperature3_9,
d => \TEMPERATURE1_1_0_11__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE3_1_0_0__G0_I_O4_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE3_8_\: dffeas generic map (
    is_wysiwyg => "true" , power_up=>"high"
 )
port map (
q => temperature3_8,
d => \TEMPERATURE1_1_0_10__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE3_1_0_0__G0_I_O4_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE3_7_\: dffeas generic map (
    is_wysiwyg => "true" , power_up=>"high"
 )
port map (
q => temperature3_7,
d => \TEMPERATURE0_1_0_11__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE3_1_0_0__G0_I_O4_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE3_6_\: dffeas generic map (
    is_wysiwyg => "true" , power_up=>"high"
 )
port map (
q => temperature3_6,
d => \TEMPERATURE0_1_0_10__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE3_1_0_0__G0_I_O4_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE3_5_\: dffeas generic map (
    is_wysiwyg => "true" , power_up=>"high"
 )
port map (
q => temperature3_5,
d => \TEMPERATURE0_1_0_9__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE3_1_0_0__G0_I_O4_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE3_4_\: dffeas generic map (
    is_wysiwyg => "true" , power_up=>"high"
 )
port map (
q => temperature3_4,
d => \TEMPERATURE0_1_0_8__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE3_1_0_0__G0_I_O4_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE3_3_\: dffeas generic map (
    is_wysiwyg => "true" , power_up=>"high"
 )
port map (
q => temperature3_3,
d => \TEMPERATURE0_1_0_7__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE3_1_0_0__G0_I_O4_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE3_2_\: dffeas generic map (
    is_wysiwyg => "true" , power_up=>"high"
 )
port map (
q => temperature3_2,
d => \TEMPERATURE0_1_0_6__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE3_1_0_0__G0_I_O4_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE3_1_\: dffeas generic map (
    is_wysiwyg => "true" , power_up=>"high"
 )
port map (
q => temperature3_1,
d => \TEMPERATURE0_1_0_5__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE3_1_0_0__G0_I_O4_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE3_0_\: dffeas generic map (
    is_wysiwyg => "true" , power_up=>"high"
 )
port map (
q => temperature3_0,
d => \TEMPERATURE0_1_0_4__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE3_1_0_0__G0_I_O4_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE2_11_\: dffeas generic map (
    is_wysiwyg => "true" , power_up=>"high"
 )
port map (
q => temperature2_11,
d => \TEMPERATURE2_1_0_11__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE2_1_0_0__G0_I_O4_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE2_10_\: dffeas generic map (
    is_wysiwyg => "true" , power_up=>"high"
 )
port map (
q => temperature2_10,
d => \TEMPERATURE1_1_0_11__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE2_1_0_0__G0_I_O4_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE2_9_\: dffeas generic map (
    is_wysiwyg => "true" , power_up=>"high"
 )
port map (
q => temperature2_9,
d => \TEMPERATURE1_1_0_10__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE2_1_0_0__G0_I_O4_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE2_8_\: dffeas generic map (
    is_wysiwyg => "true" , power_up=>"high"
 )
port map (
q => temperature2_8,
d => \TEMPERATURE0_1_0_11__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE2_1_0_0__G0_I_O4_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE2_7_\: dffeas generic map (
    is_wysiwyg => "true" , power_up=>"high"
 )
port map (
q => temperature2_7,
d => \TEMPERATURE0_1_0_10__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE2_1_0_0__G0_I_O4_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE2_6_\: dffeas generic map (
    is_wysiwyg => "true" , power_up=>"high"
 )
port map (
q => temperature2_6,
d => \TEMPERATURE0_1_0_9__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE2_1_0_0__G0_I_O4_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE2_5_\: dffeas generic map (
    is_wysiwyg => "true" , power_up=>"high"
 )
port map (
q => temperature2_5,
d => \TEMPERATURE0_1_0_8__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE2_1_0_0__G0_I_O4_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE2_4_\: dffeas generic map (
    is_wysiwyg => "true" , power_up=>"high"
 )
port map (
q => temperature2_4,
d => \TEMPERATURE0_1_0_7__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE2_1_0_0__G0_I_O4_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE2_3_\: dffeas generic map (
    is_wysiwyg => "true" , power_up=>"high"
 )
port map (
q => temperature2_3,
d => \TEMPERATURE0_1_0_6__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE2_1_0_0__G0_I_O4_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE2_2_\: dffeas generic map (
    is_wysiwyg => "true" , power_up=>"high"
 )
port map (
q => temperature2_2,
d => \TEMPERATURE0_1_0_5__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE2_1_0_0__G0_I_O4_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE2_1_\: dffeas generic map (
    is_wysiwyg => "true" , power_up=>"high"
 )
port map (
q => temperature2_1,
d => \TEMPERATURE0_1_0_4__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE2_1_0_0__G0_I_O4_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE2_0_\: dffeas generic map (
    is_wysiwyg => "true" , power_up=>"high"
 )
port map (
q => temperature2_0,
d => \TEMPERATURE0_1_0_3__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE2_1_0_0__G0_I_O4_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE1_11_\: dffeas generic map (
    is_wysiwyg => "true" , power_up=>"high"
 )
port map (
q => temperature1_11,
d => \TEMPERATURE1_1_0_11__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE1_1_0_0__G0_I_O4_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE1_10_\: dffeas generic map (
    is_wysiwyg => "true" , power_up=>"high"
 )
port map (
q => temperature1_10,
d => \TEMPERATURE1_1_0_10__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE1_1_0_0__G0_I_O4_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE1_9_\: dffeas generic map (
    is_wysiwyg => "true" , power_up=>"high"
 )
port map (
q => temperature1_9,
d => \TEMPERATURE0_1_0_11__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE1_1_0_0__G0_I_O4_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE1_8_\: dffeas generic map (
    is_wysiwyg => "true" , power_up=>"high"
 )
port map (
q => temperature1_8,
d => \TEMPERATURE0_1_0_10__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE1_1_0_0__G0_I_O4_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE1_7_\: dffeas generic map (
    is_wysiwyg => "true" , power_up=>"high"
 )
port map (
q => temperature1_7,
d => \TEMPERATURE0_1_0_9__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE1_1_0_0__G0_I_O4_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE1_6_\: dffeas generic map (
    is_wysiwyg => "true" , power_up=>"high"
 )
port map (
q => temperature1_6,
d => \TEMPERATURE0_1_0_8__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE1_1_0_0__G0_I_O4_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE1_5_\: dffeas generic map (
    is_wysiwyg => "true" , power_up=>"high"
 )
port map (
q => temperature1_5,
d => \TEMPERATURE0_1_0_7__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE1_1_0_0__G0_I_O4_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE1_4_\: dffeas generic map (
    is_wysiwyg => "true" , power_up=>"high"
 )
port map (
q => temperature1_4,
d => \TEMPERATURE0_1_0_6__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE1_1_0_0__G0_I_O4_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE1_3_\: dffeas generic map (
    is_wysiwyg => "true" , power_up=>"high"
 )
port map (
q => temperature1_3,
d => \TEMPERATURE0_1_0_5__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE1_1_0_0__G0_I_O4_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE1_2_\: dffeas generic map (
    is_wysiwyg => "true" , power_up=>"high"
 )
port map (
q => temperature1_2,
d => \TEMPERATURE0_1_0_4__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE1_1_0_0__G0_I_O4_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE1_1_\: dffeas generic map (
    is_wysiwyg => "true" , power_up=>"high"
 )
port map (
q => temperature1_1,
d => \TEMPERATURE0_1_0_3__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE1_1_0_0__G0_I_O4_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE1_0_\: dffeas generic map (
    is_wysiwyg => "true" , power_up=>"high"
 )
port map (
q => temperature1_0,
d => \TEMPERATURE0_1_0_2__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE1_1_0_0__G0_I_O4_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE0_11_\: dffeas generic map (
    is_wysiwyg => "true" , power_up=>"high"
 )
port map (
q => temperature0_11,
d => \TEMPERATURE0_1_0_11__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE0_1_0_0__G0_I_O4_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE0_10_\: dffeas generic map (
    is_wysiwyg => "true" , power_up=>"high"
 )
port map (
q => temperature0_10,
d => \TEMPERATURE0_1_0_10__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE0_1_0_0__G0_I_O4_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE0_9_\: dffeas generic map (
    is_wysiwyg => "true" , power_up=>"high"
 )
port map (
q => temperature0_9,
d => \TEMPERATURE0_1_0_9__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE0_1_0_0__G0_I_O4_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE0_8_\: dffeas generic map (
    is_wysiwyg => "true" , power_up=>"high"
 )
port map (
q => temperature0_8,
d => \TEMPERATURE0_1_0_8__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE0_1_0_0__G0_I_O4_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE0_7_\: dffeas generic map (
    is_wysiwyg => "true" , power_up=>"high"
 )
port map (
q => temperature0_7,
d => \TEMPERATURE0_1_0_7__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE0_1_0_0__G0_I_O4_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE0_6_\: dffeas generic map (
    is_wysiwyg => "true" , power_up=>"high"
 )
port map (
q => temperature0_6,
d => \TEMPERATURE0_1_0_6__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE0_1_0_0__G0_I_O4_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE0_5_\: dffeas generic map (
    is_wysiwyg => "true" , power_up=>"high"
 )
port map (
q => temperature0_5,
d => \TEMPERATURE0_1_0_5__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE0_1_0_0__G0_I_O4_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE0_4_\: dffeas generic map (
    is_wysiwyg => "true" , power_up=>"high"
 )
port map (
q => temperature0_4,
d => \TEMPERATURE0_1_0_4__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE0_1_0_0__G0_I_O4_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE0_3_\: dffeas generic map (
    is_wysiwyg => "true" , power_up=>"high"
 )
port map (
q => temperature0_3,
d => \TEMPERATURE0_1_0_3__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE0_1_0_0__G0_I_O4_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE0_2_\: dffeas generic map (
    is_wysiwyg => "true" , power_up=>"high"
 )
port map (
q => temperature0_2,
d => \TEMPERATURE0_1_0_2__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE0_1_0_0__G0_I_O4_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE0_1_\: dffeas generic map (
    is_wysiwyg => "true" , power_up=>"high"
 )
port map (
q => temperature0_1,
d => \TEMPERATURE0_1_0_1__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE0_1_0_0__G0_I_O4_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE0_0_\: dffeas generic map (
    is_wysiwyg => "true" , power_up=>"high"
 )
port map (
q => temperature0_0,
d => \TEMPERATURE0_1_0_0__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE0_1_0_0__G0_I_O4_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
STEMP_IN_Z342: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => STEMP_IN,
d => TEMPERATURE_IN_SYNC,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
TEMPERATURE_IN_SYNC_Z343: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => TEMPERATURE_IN_SYNC,
d => temperature_c,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
TEMPERATURE_OUT_E_Z344: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => temperature_out_e,
d => STATE(10),
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
CNT_C0: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0110011010001000")
port map (
combout => CNT_C0_COMBOUT,
cout => CNT_C0_COUT,
dataa => CNT(0),
datab => VCC);
CNT_C1: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => CNT_C1_COMBOUT,
cout => CNT_C1_COUT,
dataa => CNT(1),
cin => CNT_C0_COUT);
CNT_C2: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => CNT_C2_COMBOUT,
cout => CNT_C2_COUT,
dataa => CNT(2),
cin => CNT_C1_COUT);
CNT_C3: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => CNT_C3_COMBOUT,
cout => CNT_C3_COUT,
dataa => CNT(3),
cin => CNT_C2_COUT);
CNT_C4: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => CNT_C4_COMBOUT,
cout => CNT_C4_COUT,
dataa => CNT(4),
cin => CNT_C3_COUT);
CNT_C5: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => CNT_C5_COMBOUT,
cout => CNT_C5_COUT,
dataa => CNT(5),
cin => CNT_C4_COUT);
CNT_C6: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => CNT_C6_COMBOUT,
cout => CNT_C6_COUT,
dataa => CNT(6),
cin => CNT_C5_COUT);
CNT_C7: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => CNT_C7_COMBOUT,
cout => CNT_C7_COUT,
dataa => CNT(7),
cin => CNT_C6_COUT);
CNT_C8: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => CNT_C8_COMBOUT,
cout => CNT_C8_COUT,
dataa => CNT(8),
cin => CNT_C7_COUT);
CNT_C9: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => CNT_C9_COMBOUT,
cout => CNT_C9_COUT,
dataa => CNT(9),
cin => CNT_C8_COUT);
CNT_C10: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => CNT_C10_COMBOUT,
cout => CNT_C10_COUT,
dataa => CNT(10),
cin => CNT_C9_COUT);
CNT_C11: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => CNT_C11_COMBOUT,
cout => CNT_C11_COUT,
dataa => CNT(11),
cin => CNT_C10_COUT);
CNT_C12: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => CNT_C12_COMBOUT,
cout => CNT_C12_COUT,
dataa => CNT(12),
cin => CNT_C11_COUT);
CNT_C13: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => CNT_C13_COMBOUT,
cout => CNT_C13_COUT,
dataa => CNT(13),
cin => CNT_C12_COUT);
CNT_C14: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => CNT_C14_COMBOUT,
cout => CNT_C14_COUT,
dataa => CNT(14),
cin => CNT_C13_COUT);
CNT_C15: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => CNT_C15_COMBOUT,
cout => CNT_C15_COUT,
dataa => CNT(15),
cin => CNT_C14_COUT);
CNT_C16: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => CNT_C16_COMBOUT,
cout => CNT_C16_COUT,
dataa => CNT(16),
cin => CNT_C15_COUT);
CNT_C17: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => CNT_C17_COMBOUT,
cout => CNT_C17_COUT,
dataa => CNT(17),
cin => CNT_C16_COUT);
CNT_C18: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => CNT_C18_COMBOUT,
cout => CNT_C18_COUT,
dataa => CNT(18),
cin => CNT_C17_COUT);
CNT_C19: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => CNT_C19_COMBOUT,
cout => CNT_C19_COUT,
dataa => CNT(19),
cin => CNT_C18_COUT);
CNT_C20: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => CNT_C20_COMBOUT,
cout => CNT_C20_COUT,
dataa => CNT(20),
cin => CNT_C19_COUT);
CNT_C21: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101001011010")
port map (
combout => CNT_C21_COMBOUT,
dataa => CNT(21),
cin => CNT_C20_COUT);
\CNT_RNIMFHH_15_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111011101110")
port map (
combout => \TEMPERATURE2_1_0_11__G3\,
dataa => CNT(15),
datab => STEMP_IN);
\CNT_RNI7KLB_7_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111011101110")
port map (
combout => \TEMPERATURE0_1_0_6__G3\,
dataa => CNT(7),
datab => STEMP_IN);
\CNT_RNI6JLB_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111011101110")
port map (
combout => \TEMPERATURE0_1_0_5__G3\,
dataa => CNT(6),
datab => STEMP_IN);
\CNT_RNI5ILB_5_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111011101110")
port map (
combout => \TEMPERATURE0_1_0_4__G3\,
dataa => CNT(5),
datab => STEMP_IN);
\CNT_RNI4HLB_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111011101110")
port map (
combout => \TEMPERATURE0_1_0_3__G3\,
dataa => CNT(4),
datab => STEMP_IN);
\CNT_RNI3GLB_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111011101110")
port map (
combout => \TEMPERATURE0_1_0_2__G3\,
dataa => CNT(3),
datab => STEMP_IN);
\TEMPERATURE0_RNO_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111011101110")
port map (
combout => \TEMPERATURE0_1_0_1__G3\,
dataa => CNT(2),
datab => STEMP_IN);
\TEMPERATURE0_RNO_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111011101110")
port map (
combout => \TEMPERATURE0_1_0_0__G3\,
dataa => CNT(1),
datab => STEMP_IN);
\CNT_RNIIBHH_11_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111011101110")
port map (
combout => \TEMPERATURE0_1_0_10__G3\,
dataa => CNT(11),
datab => STEMP_IN);
\CNT_RNIHAHH_10_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111011101110")
port map (
combout => \TEMPERATURE0_1_0_9__G3\,
dataa => CNT(10),
datab => STEMP_IN);
\STATE_NS_I_0_0_A2_9_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001000100010001")
port map (
combout => STATE_NS_I_0_0_A2(9),
dataa => STATE(4),
datab => STATE(3));
\STATE_NS_I_0_O2_4_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111011101110")
port map (
combout => STATE_NS_I_0_O2_4(6),
dataa => CNT(14),
datab => CNT(13));
\CNT_RNI8LLB_8_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111011101110")
port map (
combout => \TEMPERATURE0_1_0_7__G3\,
dataa => CNT(8),
datab => STEMP_IN);
\CNT_RNI9MLB_9_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111011101110")
port map (
combout => \TEMPERATURE0_1_0_8__G3\,
dataa => CNT(9),
datab => STEMP_IN);
\CNT_RNIJCHH_12_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111011101110")
port map (
combout => \TEMPERATURE0_1_0_11__G3\,
dataa => CNT(12),
datab => STEMP_IN);
\CNT_RNIKDHH_13_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111011101110")
port map (
combout => \TEMPERATURE1_1_0_10__G3\,
dataa => CNT(13),
datab => STEMP_IN);
\CNT_RNILEHH_14_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111011101110")
port map (
combout => \TEMPERATURE1_1_0_11__G3\,
dataa => CNT(14),
datab => STEMP_IN);
\TEMPERATURE3_RNO_11_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111011101110")
port map (
combout => \TEMPERATURE3_1_0_11__G3\,
dataa => CNT(16),
datab => STEMP_IN);
\STATE_RNO_7_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000111000001110")
port map (
combout => N_467_I_0_G0,
dataa => STATE(7),
datab => STATE(8),
datac => STEMP_IN);
\STATE_RNO_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000111000001110")
port map (
combout => N_479_I_0_G0,
dataa => STATE(1),
datab => STATE(2),
datac => STEMP_IN);
\STATE_RNO_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000111000001110")
port map (
combout => N_475_I_0_G0,
dataa => STATE(3),
datab => STATE(4),
datac => STEMP_IN);
\STATE_RNO_5_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000111000001110")
port map (
combout => N_471_I_0_G0,
dataa => STATE(5),
datab => STATE(6),
datac => STEMP_IN);
\STATE_NS_I_0_O2_5_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0111111101111111")
port map (
combout => STATE_NS_I_0_O2_5(6),
dataa => CNT(11),
datab => CNT(12),
datac => CNT(10));
\STATE_NS_I_0_O2_1_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111111110")
port map (
combout => STATE_NS_I_0_O2_1(4),
dataa => CNT(6),
datab => CNT(7),
datac => CNT(8),
datad => CNT(9));
\STATE_NS_I_0_O2_1_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111111110")
port map (
combout => STATE_NS_I_0_O2_1(6),
dataa => CNT(15),
datab => CNT(13),
datac => CNT(14),
datad => STATE_NS_I_0_I_O2_0(1));
\STATE_NS_I_0_O2_4_8_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0111111101111111")
port map (
combout => STATE_NS_I_0_O2_4(8),
dataa => CNT(13),
datab => CNT(14),
datac => CNT(15));
\STATE_NS_I_0_I_O2_2_1_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111011111110")
port map (
combout => STATE_NS_I_0_I_O2_2_1(1),
dataa => CNT(19),
datab => CNT(20),
datac => CNT(21));
\STATE_NS_I_0_0_O2_4_1_10_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001111111111111")
port map (
combout => STATE_NS_I_0_0_O2_4_1(10),
dataa => CNT(9),
datab => CNT(10),
datac => CNT(13),
datad => CNT(14));
\STATE_NS_0_0_O2_1_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001111111111111")
port map (
combout => STATE_NS_0_0_O2_1(2),
dataa => CNT(4),
datab => CNT(5),
datac => CNT(8),
datad => CNT(9));
\STATE_NS_I_0_A4_0_2_8_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001000100010000")
port map (
combout => STATE_NS_I_0_A4_0_2(8),
dataa => STATE(5),
datab => STATE(6),
datac => CNT(9),
datad => CNT(10));
\STATE_NS_I_0_O2_2_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111011111110111")
port map (
combout => STATE_NS_I_0_O2_2(6),
dataa => CNT(8),
datab => CNT(9),
datac => STATE_NS_I_0_O2_5(6));
\STATE_NS_I_I_O2_2_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0111111111111111")
port map (
combout => STATE_NS_I_I_O2_2(0),
dataa => CNT(11),
datab => CNT(12),
datac => CNT(10),
datad => STATE_NS_I_0_O2_1(4));
\STATE_NS_0_0_O2_0_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111111110")
port map (
combout => STATE_NS_0_0_O2_0(2),
dataa => CNT(15),
datab => CNT(12),
datac => STATE_NS_I_0_O2_4(6),
datad => STATE_NS_I_0_I_O2_0(1));
\STATE_NS_I_0_0_O2_4_10_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111011111110111")
port map (
combout => STATE_NS_I_0_0_O2_4(10),
dataa => CNT(11),
datab => CNT(12),
datac => STATE_NS_I_0_0_O2_4_1(10));
\STATE_NS_0_0_O2_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111011111110111")
port map (
combout => STATE_NS_0_0_O2(2),
dataa => CNT(6),
datab => CNT(7),
datac => STATE_NS_0_0_O2_1(2));
\STATE_NS_I_0_A2_1_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000100000001")
port map (
combout => STATE_NS_I_0_A2_1(4),
dataa => CNT(4),
datab => CNT(5),
datac => STATE_NS_I_0_O2_1(4));
\STATE_NS_I_0_0_A4_1_1_1_10_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000000000000")
port map (
combout => STATE_NS_I_0_0_A4_1_1_1(10),
dataa => CNT(13),
datab => CNT(14),
datac => CNT(15),
datad => CNT(12));
\STATE_NS_I_0_I_O2_0_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111111110")
port map (
combout => STATE_NS_I_0_I_O2_0(1),
dataa => CNT(18),
datab => CNT(16),
datac => CNT(17),
datad => STATE_NS_I_0_I_O2_2_1(1));
\STATE_NS_I_0_0_O2_3_10_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111011111110")
port map (
combout => STATE_NS_I_0_0_O2_3(10),
dataa => CNT(18),
datab => CNT(17),
datac => STATE_NS_I_0_I_O2_2_1(1));
\STATE_NS_I_0_A4_0_8_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000100000000000")
port map (
combout => STATE_NS_I_0_A4_0(8),
dataa => CNT(11),
datab => CNT(12),
datac => STATE_NS_I_0_O2_4(8),
datad => STATE_NS_I_0_A4_0_2(8));
\STATE_NS_I_I_A2_1_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110000011110000")
port map (
combout => STATE_NS_I_I_A2_1(0),
dataa => CNT(13),
datab => CNT(14),
datac => CNT(15),
datad => STATE_NS_I_0_O2_2(6));
UN1_RESET_SYS_1_0_A2_I_A2_Z408: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000000011111")
port map (
combout => UN1_RESET_SYS_1_0_A2_I_A2,
dataa => CNT(10),
datab => CNT(11),
datac => STATE_NS_I_0_0_A4_1_1_1(10),
datad => STATE_NS_I_0_0_O2_3(10));
\STATE_NS_I_0_I_A2_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000101010001000")
port map (
combout => STATE_NS_I_0_I_A2(1),
dataa => CNT(15),
datab => STATE_NS_I_0_O2_4(6),
datac => STATE_NS_I_0_O2_5(6),
datad => STATE_NS_I_0_O2_1(4));
\STATE_NS_I_0_0_O2_0_10_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110100001101")
port map (
combout => STATE_NS_I_0_0_O2_0(10),
dataa => CNT(15),
datab => STATE_NS_I_0_0_O2_4(10),
datac => STATE_NS_I_0_I_O2_0(1));
\STATE_NS_I_0_A4_1_1_A_8_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0111011101111111")
port map (
combout => STATE_NS_I_0_A4_1_1_A(8),
dataa => CNT(13),
datab => CNT(14),
datac => CNT(8),
datad => CNT(9));
\STATE_NS_I_0_A4_1_1_8_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000001010100")
port map (
combout => STATE_NS_I_0_A4_1_1(8),
dataa => CNT(15),
datab => STATE_NS_I_0_A4_1_1_A(8),
datac => STATE_NS_I_0_O2_5(6),
datad => STATE_NS_I_0_I_O2_0(1));
UN1_RESET_SYS_2_I_O2_1_Z413: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111100001110")
port map (
combout => UN1_RESET_SYS_2_I_O2_1,
dataa => CNT(6),
datab => CNT(7),
datac => STATE_NS_I_0_O2_2(6),
datad => STATE_NS_I_0_O2_1(6));
\STATE_NS_I_0_0_A4_1_0_10_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110000000000000")
port map (
combout => STATE_NS_I_0_0_A4_1_0(10),
dataa => CNT(10),
datab => CNT(11),
datac => STATE_NS_I_0_0_A2(9),
datad => STATE_NS_I_0_0_A4_1_1_1(10));
UN1_RESET_SYS_2_I_O2_Z415: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101110111011101")
port map (
combout => UN1_RESET_SYS_2_I_O2,
dataa => STEMP_IN,
datab => UN1_RESET_SYS_2_I_O2_1);
\STATE_NS_0_A4_1_1_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000001110011")
port map (
combout => STATE_NS_0_A4_1_1(3),
dataa => CNT(10),
datab => CNT(11),
datac => STATE_NS_I_0_A2_1(4),
datad => STATE_NS_0_0_O2_0(2));
\STATE_NS_I_I_O2_1_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111011111110")
port map (
combout => STATE_NS_I_I_O2_1(0),
dataa => CNT(16),
datab => CNT(17),
datac => STATE_NS_I_I_A2_1(0));
UN1_RESET_SYS_1_0_A2_I_O2_Z418: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011101110111011")
port map (
combout => UN1_RESET_SYS_1_0_A2_I_O2,
dataa => UN1_RESET_SYS_1_0_A2_I_A2,
datab => STATE_NS_I_0_I_O2_0(1));
\STATE_NS_I_I_O2_2_RNI6RC51_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000001110101")
port map (
combout => \STATE_NS_I_0_I_0_1__G2\,
dataa => CNT(15),
datab => STATE_NS_I_0_O2_4(6),
datac => STATE_NS_I_I_O2_2(0),
datad => STATE_NS_I_0_I_O2_0(1));
\STATE_RNO_0_11_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111110001010")
port map (
combout => \STATE_NS_I_0_I_0_1__G3_1\,
dataa => CNT(15),
datab => STATE_NS_I_0_O2_4(6),
datac => STATE_NS_I_I_O2_2(0),
datad => STATE_NS_I_0_I_O2_0(1));
\STATE_NS_I_0_0_A4_0_1_10_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000000110001")
port map (
combout => STATE_NS_I_0_0_A4_0_1(10),
dataa => CNT(15),
datab => STATE(3),
datac => STATE_NS_I_0_0_O2_4(10),
datad => STATE_NS_I_0_I_O2_0(1));
\STATE_RNO_1_10_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0101000101010001")
port map (
combout => \STATE_NS_0_0_0_2__G1_A\,
dataa => CNT(12),
datab => CNT(10),
datac => STATE_NS_0_0_O2(2));
\STATE_RNO_0_10_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000000100000")
port map (
combout => \STATE_NS_0_0_0_2__G1\,
dataa => STATE(10),
datab => CNT(11),
datac => \STATE_NS_0_0_0_2__G1_A\,
datad => STATE_NS_I_0_O2_1(6));
\STATE_NS_I_I_O2_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111011111100")
port map (
combout => STATE_NS_I_I_O2(0),
dataa => CNT(18),
datab => CNT(19),
datac => CNT(20),
datad => STATE_NS_I_I_O2_1(0));
\STATE_RNO_11_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011101000110010")
port map (
combout => \STATE_NS_I_0_I_0_1__G0\,
dataa => STATE(11),
datab => STATE(12),
datac => \STATE_NS_I_0_I_0_1__G3_1\,
datad => \STATE_NS_I_0_I_0_1__G2\);
\STATE_RNO_0_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010101000111011")
port map (
combout => N_477_I_0_G0_1,
dataa => STATE(2),
datab => STATE_NS_I_0_0_A2(9),
datac => STATE_NS_I_0_0_O2_3(10),
datad => STATE_NS_I_0_0_A4_0_1(10));
\STATE_NS_I_0_0_O2_0_RNIBOQH1_10_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000100010001000")
port map (
combout => \TEMPERATURE2_1_0_0__G0_I_O4_I\,
dataa => sc_trstb_hybride_c_0,
datab => STATE(4),
datac => STEMP_IN,
datad => STATE_NS_I_0_0_O2_0(10));
\STATE_NS_I_0_A4_1_1_RNIQCK91_8_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000100010001000")
port map (
combout => \TEMPERATURE1_1_0_0__G0_I_O4_I\,
dataa => sc_trstb_hybride_c_0,
datab => STATE(6),
datac => STEMP_IN,
datad => STATE_NS_I_0_A4_1_1(8));
UN1_RESET_SYS_2_I_O2_1_RNITA471: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100000001000")
port map (
combout => \TEMPERATURE0_1_0_0__G0_I_O4_I\,
dataa => sc_trstb_hybride_c_0,
datab => STATE(8),
datac => STEMP_IN,
datad => UN1_RESET_SYS_2_I_O2_1);
\STATE_RNO_8_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000101011001110")
port map (
combout => N_465_I_0_G0_I,
dataa => STATE(9),
datab => STATE(8),
datac => STATE_NS_0_A4_1_1(3),
datad => UN1_RESET_SYS_2_I_O2);
\STATE_RNO_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100110000000000")
port map (
combout => N_477_I_0_G0,
dataa => CNT(16),
datab => STEMP_IN,
datac => STATE_NS_I_0_0_A4_1_0(10),
datad => N_477_I_0_G0_1);
\STATE_RNO_0_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0111001101010001")
port map (
combout => N_473_I_0_G0_A,
dataa => STATE(6),
datab => STATE(4),
datac => STATE_NS_I_0_I_O2_0(1),
datad => STATE_NS_I_0_A4_1_1(8));
\STATE_RNO_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000100000001100")
port map (
combout => N_473_I_0_G0,
dataa => STATE(5),
datab => STEMP_IN,
datac => STATE_NS_I_0_A4_0(8),
datad => N_473_I_0_G0_A);
\STATE_NS_I_I_I_A4_12_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000001100000001")
port map (
combout => STATE_NS_I_I_I_A4(12),
dataa => STATE(2),
datab => STATE(1),
datac => STATE(0),
datad => UN1_RESET_SYS_1_0_A2_I_O2);
UN1_RESET_SYS_1_0_A2_I_O2_RNI70OI1: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000100010001000")
port map (
combout => \TEMPERATURE3_1_0_0__G0_I_O4_I\,
dataa => sc_trstb_hybride_c_0,
datab => STATE(2),
datac => STEMP_IN,
datad => UN1_RESET_SYS_1_0_A2_I_O2);
\STATE_RNO_0_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000001100010011")
port map (
combout => N_469_I_0_G0_A,
dataa => STATE(8),
datab => STATE(7),
datac => STATE(6),
datad => STATE_NS_I_0_A4_1_1(8));
\STATE_RNO_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000011001100")
port map (
combout => N_469_I_0_G0,
dataa => STATE(8),
datab => STEMP_IN,
datac => UN1_RESET_SYS_2_I_O2_1,
datad => N_469_I_0_G0_A);
\STATE_RNO_0_9_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000001010001")
port map (
combout => \STATE_NS_0_0_3__G0_0_A\,
dataa => CNT(11),
datab => CNT(10),
datac => STATE_NS_0_0_O2(2),
datad => STATE_NS_0_0_O2_0(2));
\STATE_RNO_9_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1100111000001010")
port map (
combout => \STATE_NS_0_0_3__G0_0\,
dataa => STATE(10),
datab => STATE(9),
datac => \STATE_NS_0_0_3__G0_0_A\,
datad => STATE_NS_0_A4_1_1(3));
\STATE_NS_I_I_I_A4_0_12_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001000000000000")
port map (
combout => STATE_NS_I_I_I_A4_0(12),
dataa => STATE(1),
datab => STATE(2),
datac => CNT(21),
datad => STATE_NS_I_I_O2(0));
\STATE_NS_I_I_O2_RNIGQ381_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000010000000")
port map (
combout => \STATE_NS_I_I_0_0__G0_0_A3\,
dataa => CNT(21),
datab => STATE(0),
datac => STATE_NS_I_I_O2(0));
\STATE_RNO_10_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111110101000")
port map (
combout => \STATE_NS_0_0_0_2__G0\,
dataa => STATE(11),
datab => STATE_NS_I_0_I_A2(1),
datac => STATE_NS_I_0_I_O2_0(1),
datad => \STATE_NS_0_0_0_2__G1\);
UN1_CNT_0_SQMUXA_I_I: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000011110100")
port map (
combout => UN1_CNT_0_SQMUXA_I_I_I,
dataa => STATE(11),
datab => STATE(12),
datac => \STATE_NS_I_0_I_0_1__G2\,
datad => \STATE_NS_I_I_0_0__G0_0_A3\);
\STATE_RNO_12_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000101100001011")
port map (
combout => \STATE_NS_I_I_0_0__G0_0\,
dataa => STATE(12),
datab => \STATE_NS_I_0_I_0_1__G2\,
datac => \STATE_NS_I_I_0_0__G0_0_A3\);
\STATE_RNO_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000000001110")
port map (
combout => N_48_I_0_G0,
dataa => STATE(0),
datab => STEMP_IN,
datac => STATE_NS_I_I_I_A4_0(12),
datad => STATE_NS_I_I_I_A4(12));
VCC <= '1';
GND <= '0';
UN1_CNT_0_SQMUXA_I_I_I_I <= not UN1_CNT_0_SQMUXA_I_I_I;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

library lpm;
use lpm.lpm_components.all;

library altera_mf;
use altera_mf.altera_mf_components.all;

entity ddr_out is
port(
clock80mhz_adc :  out std_logic;
ladder_fpga_clock80MHz :  in std_logic);
end ddr_out;

architecture beh of ddr_out is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal OE_OUT : std_logic_vector(0 to 0);
signal GND : std_logic ;
signal VCC : std_logic ;
component altddio_out_work_ladder_fpga_ladder_fpga_arch_1
port(
datain_h : in std_logic_vector(0 downto 0);
datain_l : in std_logic_vector(0 downto 0);
dataout : out std_logic_vector(0 downto 0);
oe_out : out std_logic_vector(0 downto 0);
outclock :  in std_logic  );
end component;
begin

ALTDDIO_OUT_COMPONENT: ALTDDIO_OUT 
generic map(
  intended_device_family => "Cyclone III",
  extend_oe_disable => "OFF",
  invert_output => "OFF",
  oe_reg => "UNREGISTERED",
  power_up_high => "OFF",
  width => 1,
  lpm_hint => "UNUSED",
  lpm_type => "altddio_out"
)
port map (
datain_h(0) =>  VCC ,
datain_l(0) =>  GND ,
dataout(0) =>  clock80mhz_adc ,
oe_out(0) => OE_OUT(0),
outclock => ladder_fpga_clock80MHz);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

library lpm;
use lpm.lpm_components.all;

library altera_mf;
use altera_mf.altera_mf_components.all;

entity mega_func_fifo21x32_cycloneIII is
port(
ladder_fpga_packer_dataout_0 :  out std_logic;
ladder_fpga_packer_dataout_1 :  out std_logic;
ladder_fpga_packer_dataout_2 :  out std_logic;
ladder_fpga_packer_dataout_3 :  out std_logic;
ladder_fpga_packer_dataout_4 :  out std_logic;
ladder_fpga_packer_dataout_5 :  out std_logic;
ladder_fpga_packer_dataout_6 :  out std_logic;
ladder_fpga_packer_dataout_7 :  out std_logic;
ladder_fpga_packer_dataout_8 :  out std_logic;
ladder_fpga_packer_dataout_9 :  out std_logic;
ladder_fpga_packer_dataout_10 :  out std_logic;
ladder_fpga_packer_dataout_11 :  out std_logic;
ladder_fpga_packer_dataout_12 :  out std_logic;
ladder_fpga_packer_dataout_13 :  out std_logic;
ladder_fpga_packer_dataout_14 :  out std_logic;
ladder_fpga_packer_dataout_15 :  out std_logic;
ladder_fpga_packer_dataout_16 :  out std_logic;
ladder_fpga_packer_dataout_17 :  out std_logic;
ladder_fpga_packer_dataout_18 :  out std_logic;
ladder_fpga_packer_dataout_19 :  out std_logic;
ladder_fpga_packer_dataout_20 :  out std_logic;
ladder_fpga_fifo21_input_0 :  in std_logic;
ladder_fpga_fifo21_input_1 :  in std_logic;
ladder_fpga_fifo21_input_2 :  in std_logic;
ladder_fpga_fifo21_input_3 :  in std_logic;
ladder_fpga_fifo21_input_4 :  in std_logic;
ladder_fpga_fifo21_input_5 :  in std_logic;
ladder_fpga_fifo21_input_6 :  in std_logic;
ladder_fpga_fifo21_input_7 :  in std_logic;
ladder_fpga_fifo21_input_8 :  in std_logic;
ladder_fpga_fifo21_input_9 :  in std_logic;
ladder_fpga_fifo21_input_10 :  in std_logic;
ladder_fpga_fifo21_input_11 :  in std_logic;
ladder_fpga_fifo21_input_12 :  in std_logic;
ladder_fpga_fifo21_input_13 :  in std_logic;
ladder_fpga_fifo21_input_14 :  in std_logic;
ladder_fpga_fifo21_input_15 :  in std_logic;
ladder_fpga_fifo21_input_16 :  in std_logic;
ladder_fpga_fifo21_input_17 :  in std_logic;
ladder_fpga_fifo21_input_18 :  in std_logic;
ladder_fpga_fifo21_input_19 :  in std_logic;
ladder_fpga_fifo21_input_20 :  in std_logic;
dcfifo_component_RNI8V0A :  out std_logic;
ladder_fpga_clock80MHz :  in std_logic;
reset_n_in_RNI6VGA :  in std_logic;
ladder_fpga_clock40MHz :  in std_logic;
ladder_fpga_fifo21_wr :  in std_logic);
end mega_func_fifo21x32_cycloneIII;

architecture beh of mega_func_fifo21x32_cycloneIII is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DCFIFO_COMPONENT_RNI8V0A_156 : std_logic ;
signal LADDER_FPGA_FIFO21_EMPTY : std_logic ;
signal LADDER_FPGA_FIFO21_FULL : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
begin
DCFIFO_COMPONENT_RNI8V0A_156 <= not LADDER_FPGA_FIFO21_EMPTY;

DCFIFO_COMPONENT: DCFIFO 
generic map(
  intended_device_family => "Cyclone III",
  lpm_numwords => 32,
  lpm_showahead => "OFF",
  lpm_type => "dcfifo",
  lpm_width => 21,
  lpm_widthu => 5,
  overflow_checking => "OFF",
  rdsync_delaypipe => 5,
  underflow_checking => "OFF",
  use_eab => "ON",
  write_aclr_synch => "OFF",
  wrsync_delaypipe => 5
)
port map (
wrclk => ladder_fpga_clock80MHz,
rdempty => LADDER_FPGA_FIFO21_EMPTY,
rdreq => DCFIFO_COMPONENT_RNI8V0A_156,
aclr => reset_n_in_RNI6VGA,
wrfull => LADDER_FPGA_FIFO21_FULL,
rdclk => ladder_fpga_clock40MHz,
q(20) =>  ladder_fpga_packer_dataout_20 ,
q(19) =>  ladder_fpga_packer_dataout_19 ,
q(18) =>  ladder_fpga_packer_dataout_18 ,
q(17) =>  ladder_fpga_packer_dataout_17 ,
q(16) =>  ladder_fpga_packer_dataout_16 ,
q(15) =>  ladder_fpga_packer_dataout_15 ,
q(14) =>  ladder_fpga_packer_dataout_14 ,
q(13) =>  ladder_fpga_packer_dataout_13 ,
q(12) =>  ladder_fpga_packer_dataout_12 ,
q(11) =>  ladder_fpga_packer_dataout_11 ,
q(10) =>  ladder_fpga_packer_dataout_10 ,
q(9) =>  ladder_fpga_packer_dataout_9 ,
q(8) =>  ladder_fpga_packer_dataout_8 ,
q(7) =>  ladder_fpga_packer_dataout_7 ,
q(6) =>  ladder_fpga_packer_dataout_6 ,
q(5) =>  ladder_fpga_packer_dataout_5 ,
q(4) =>  ladder_fpga_packer_dataout_4 ,
q(3) =>  ladder_fpga_packer_dataout_3 ,
q(2) =>  ladder_fpga_packer_dataout_2 ,
q(1) =>  ladder_fpga_packer_dataout_1 ,
q(0) =>  ladder_fpga_packer_dataout_0 ,
wrreq => ladder_fpga_fifo21_wr,
data(20) =>  ladder_fpga_fifo21_input_20 ,
data(19) =>  ladder_fpga_fifo21_input_19 ,
data(18) =>  ladder_fpga_fifo21_input_18 ,
data(17) =>  ladder_fpga_fifo21_input_17 ,
data(16) =>  ladder_fpga_fifo21_input_16 ,
data(15) =>  ladder_fpga_fifo21_input_15 ,
data(14) =>  ladder_fpga_fifo21_input_14 ,
data(13) =>  ladder_fpga_fifo21_input_13 ,
data(12) =>  ladder_fpga_fifo21_input_12 ,
data(11) =>  ladder_fpga_fifo21_input_11 ,
data(10) =>  ladder_fpga_fifo21_input_10 ,
data(9) =>  ladder_fpga_fifo21_input_9 ,
data(8) =>  ladder_fpga_fifo21_input_8 ,
data(7) =>  ladder_fpga_fifo21_input_7 ,
data(6) =>  ladder_fpga_fifo21_input_6 ,
data(5) =>  ladder_fpga_fifo21_input_5 ,
data(4) =>  ladder_fpga_fifo21_input_4 ,
data(3) =>  ladder_fpga_fifo21_input_3 ,
data(2) =>  ladder_fpga_fifo21_input_2 ,
data(1) =>  ladder_fpga_fifo21_input_1 ,
data(0) =>  ladder_fpga_fifo21_input_0 );
GND <= '0';
VCC <= '1';
dcfifo_component_RNI8V0A <= DCFIFO_COMPONENT_RNI8V0A_156;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity gestion_hybrides_v4 is
port(
enable_latchup_n_15 :  out std_logic;
enable_latchup_n_14 :  out std_logic;
enable_latchup_n_13 :  out std_logic;
enable_latchup_n_12 :  out std_logic;
enable_latchup_n_11 :  out std_logic;
enable_latchup_n_10 :  out std_logic;
enable_latchup_n_9 :  out std_logic;
enable_latchup_n_8 :  out std_logic;
enable_latchup_n_7 :  out std_logic;
enable_latchup_n_6 :  out std_logic;
enable_latchup_n_5 :  out std_logic;
enable_latchup_n_4 :  out std_logic;
enable_latchup_n_3 :  out std_logic;
enable_latchup_n_2 :  out std_logic;
enable_latchup_n_1 :  out std_logic;
enable_latchup_n_0 :  out std_logic;
latchup_hybride_c_0 :  in std_logic;
latchup_hybride_c_1 :  in std_logic;
latchup_hybride_c_2 :  in std_logic;
latchup_hybride_c_3 :  in std_logic;
latchup_hybride_c_4 :  in std_logic;
latchup_hybride_c_5 :  in std_logic;
latchup_hybride_c_6 :  in std_logic;
latchup_hybride_c_7 :  in std_logic;
latchup_hybride_c_8 :  in std_logic;
latchup_hybride_c_9 :  in std_logic;
latchup_hybride_c_10 :  in std_logic;
latchup_hybride_c_11 :  in std_logic;
latchup_hybride_c_12 :  in std_logic;
latchup_hybride_c_13 :  in std_logic;
latchup_hybride_c_14 :  in std_logic;
latchup_hybride_c_15 :  in std_logic;
sc_tdo_hybride_c_13 :  in std_logic;
sc_tdo_hybride_c_5 :  in std_logic;
sc_tdo_hybride_c_14 :  in std_logic;
sc_tdo_hybride_c_6 :  in std_logic;
sc_tdo_hybride_c_10 :  in std_logic;
sc_tdo_hybride_c_2 :  in std_logic;
sc_tdo_hybride_c_12 :  in std_logic;
sc_tdo_hybride_c_4 :  in std_logic;
sc_tdo_hybride_c_8 :  in std_logic;
sc_tdo_hybride_c_0 :  in std_logic;
sc_tdo_hybride_c_11 :  in std_logic;
sc_tdo_hybride_c_15 :  in std_logic;
sc_tdo_hybride_c_1 :  in std_logic;
sc_tdo_hybride_c_3 :  in std_logic;
sc_tdo_hybride_c_7 :  in std_logic;
sc_tdo_hybride_c_9 :  in std_logic;
pilotage_n :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
pilotage_n_0 :  out std_logic;
pilotage_n_1 :  out std_logic;
pilotage_n_2 :  out std_logic;
pilotage_n_3 :  out std_logic;
pilotage_n_4 :  out std_logic;
pilotage_n_5 :  out std_logic;
pilotage_n_6 :  out std_logic;
pilotage_n_7 :  out std_logic;
pilotage_n_8 :  out std_logic;
pilotage_n_9 :  out std_logic;
pilotage_n_10 :  out std_logic;
pilotage_n_11 :  out std_logic;
pilotage_n_12 :  out std_logic;
pilotage_n_13 :  out std_logic;
pilotage_n_14 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_ret :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic;
ff2en :  in std_logic;
ff2_0 :  in std_logic;
sc_updateDR_0x09_0_ret :  in std_logic;
ff2en_0 :  in std_logic;
ff2_0_0 :  in std_logic;
sc_updateDR_0x09_1_ret :  in std_logic;
ff2en_1 :  in std_logic;
ff2_0_1 :  in std_logic;
sc_updateDR_0x09_2_ret :  in std_logic;
ff2en_2 :  in std_logic;
ff2_0_2 :  in std_logic;
sc_updateDR_0x09_3_ret :  in std_logic;
ff2en_3 :  in std_logic;
ff2_0_3 :  in std_logic;
sc_updateDR_0x09_4_ret :  in std_logic;
ff2en_4 :  in std_logic;
ff2_0_4 :  in std_logic;
sc_updateDR_0x09_5_ret :  in std_logic;
ff2en_5 :  in std_logic;
ff2_0_5 :  in std_logic;
sc_updateDR_0x09_6_ret :  in std_logic;
ff2en_6 :  in std_logic;
ff2_0_6 :  in std_logic;
sc_updateDR_0x09_7_ret :  in std_logic;
ff2en_7 :  in std_logic;
ff2_0_7 :  in std_logic;
sc_updateDR_0x09_8_ret :  in std_logic;
ff2en_8 :  in std_logic;
ff2_0_8 :  in std_logic;
sc_updateDR_0x09_9_ret :  in std_logic;
ff2en_9 :  in std_logic;
ff2_0_9 :  in std_logic;
sc_updateDR_0x09_10_ret :  in std_logic;
ff2en_10 :  in std_logic;
ff2_0_10 :  in std_logic;
sc_updateDR_0x09_11_ret :  in std_logic;
ff2en_11 :  in std_logic;
ff2_0_11 :  in std_logic;
sc_updateDR_0x09_12_ret :  in std_logic;
ff2en_12 :  in std_logic;
ff2_0_12 :  in std_logic;
sc_updateDR_0x09_13_ret :  in std_logic;
ff2en_13 :  in std_logic;
ff2_0_13 :  in std_logic;
sc_updateDR_0x09_14_ret :  in std_logic;
ff2en_14 :  in std_logic;
ff2_0_14 :  in std_logic;
sc_tms_hyb_0_a2 :  out std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
data_out :  in std_logic;
sc_tck_hyb_0_a2 :  out std_logic;
sc_tdi_hyb_0_a2 :  out std_logic;
z_x :  in std_logic;
data_out_0 :  in std_logic;
data_out_1 :  in std_logic;
data_out_2 :  in std_logic;
tdo_echelle_15 :  out std_logic;
data_out_3 :  in std_logic;
tokenin_hyb_i_x :  out std_logic;
tokenin_echelle_in :  in std_logic;
sc_tms_hyb_0_a2_0 :  out std_logic;
data_out_4 :  in std_logic;
sc_tck_hyb_0_a2_0 :  out std_logic;
sc_tdi_hyb_0_a2_0 :  out std_logic;
tokenin_hyb_i_x_0 :  out std_logic;
sc_tdi_hyb :  out std_logic;
data_out_5 :  in std_logic;
sc_tck_hyb_x :  out std_logic;
sc_tms_hyb_x :  out std_logic;
tokenin_hyb_i_x_1 :  out std_logic;
sc_tdi_hyb_0_a2_1 :  out std_logic;
data_out_6 :  in std_logic;
sc_tms_hyb_0_a2_x :  out std_logic;
sc_tck_hyb_0_a2_x :  out std_logic;
tokenin_hyb_i_x_2 :  out std_logic;
data_out_7 :  in std_logic;
sc_tms_hyb_0_a2_1 :  out std_logic;
data_out_8 :  in std_logic;
sc_tck_hyb_0_a2_1 :  out std_logic;
sc_tdi_hyb_0_a2_2 :  out std_logic;
tokenin_hyb_i_x_3 :  out std_logic;
data_out_9 :  in std_logic;
sc_tdi_hyb_0_a2_3 :  out std_logic;
sc_tck_hyb_0_a2_x_0 :  out std_logic;
sc_tms_hyb_0_a2_x_0 :  out std_logic;
tokenin_hyb_i_x_4 :  out std_logic;
sc_tck_hyb_0_a2_2 :  out std_logic;
sc_tms_hyb_0_a2_2 :  out std_logic;
data_out_10 :  in std_logic;
sc_tdi_hyb_0_a2_4 :  out std_logic;
tokenin_hyb_i_x_5 :  out std_logic;
sc_tdi_hyb_0_a2_5 :  out std_logic;
data_out_11 :  in std_logic;
sc_tck_hyb_0_a2_x_1 :  out std_logic;
sc_tms_hyb_0_a2_x_1 :  out std_logic;
tokenin_hyb_i_x_6 :  out std_logic;
data_out_12 :  in std_logic;
sc_tdi_hyb_0 :  out std_logic;
sc_tms_hyb_x_0 :  out std_logic;
sc_tck_hyb_x_0 :  out std_logic;
tokenin_hyb_i_x_7 :  out std_logic;
sc_tdi_hyb_0_a2_6 :  out std_logic;
data_out_13 :  in std_logic;
sc_tms_hyb_0_a2_x_2 :  out std_logic;
sc_tck_hyb_0_a2_x_2 :  out std_logic;
tokenin_hyb_i_x_8 :  out std_logic;
sc_tms_hyb_0_a2_3 :  out std_logic;
sc_tck_hyb_0_a2_3 :  out std_logic;
data_out_14 :  in std_logic;
sc_tdi_hyb_0_a2_7 :  out std_logic;
tokenin_hyb_i_x_9 :  out std_logic;
sc_tck_hyb_0_a2_4 :  out std_logic;
data_out_15 :  in std_logic;
sc_tms_hyb_0_a2_4 :  out std_logic;
sc_tdi_hyb_0_a2_8 :  out std_logic;
tokenin_hyb_i_x_10 :  out std_logic;
data_out_16 :  in std_logic;
sc_tdi_hyb_0_a2_9 :  out std_logic;
sc_tms_hyb_0_a2_x_3 :  out std_logic;
sc_tck_hyb_0_a2_x_3 :  out std_logic;
tokenin_hyb_i_x_11 :  out std_logic;
sc_tms_hyb :  out std_logic;
data_out_17 :  in std_logic;
sc_tck_hyb :  out std_logic;
sc_tdi_hyb_1 :  out std_logic;
tokenin_hyb_i_x_12 :  out std_logic;
sc_tms_hyb_0_a2_5 :  out std_logic;
data_out_18 :  in std_logic;
sc_tck_hyb_0_a2_5 :  out std_logic;
sc_tdi_hyb_0_a2_10 :  out std_logic;
tokenin_hyb_i_x_13 :  out std_logic;
sc_tck_hyb_0 :  out std_logic;
data_out_19 :  in std_logic;
sc_tms_hyb_0 :  out std_logic;
sc_tdi_hyb_2 :  out std_logic;
tokenin_hyb_i_x_14 :  out std_logic);
end gestion_hybrides_v4;

architecture beh of gestion_hybrides_v4 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal PILOTAGE_N_140 : std_logic ;
signal PILOTAGE_N_141 : std_logic ;
signal PILOTAGE_N_142 : std_logic ;
signal PILOTAGE_N_143 : std_logic ;
signal PILOTAGE_N_144 : std_logic ;
signal PILOTAGE_N_145 : std_logic ;
signal PILOTAGE_N_146 : std_logic ;
signal PILOTAGE_N_147 : std_logic ;
signal PILOTAGE_N_148 : std_logic ;
signal PILOTAGE_N_149 : std_logic ;
signal PILOTAGE_N_150 : std_logic ;
signal PILOTAGE_N_151 : std_logic ;
signal PILOTAGE_N_152 : std_logic ;
signal PILOTAGE_N_153 : std_logic ;
signal PILOTAGE_N_154 : std_logic ;
signal PILOTAGE_N_155 : std_logic ;
signal UN2_JTAG_ON_0_A2_2 : std_logic ;
signal UN2_JTAG_ON_0_A2_0 : std_logic ;
signal UN1_TDI_SUIVANT : std_logic ;
signal UN1_TDI_SUIVANT_0 : std_logic ;
signal TDI_SUIVANT_X : std_logic ;
signal TDI_SUIVANT : std_logic ;
signal UN1_TDI_SUIVANT_1 : std_logic ;
signal UN1_TDI_SUIVANT_2 : std_logic ;
signal UN1_TDI_SUIVANT_3 : std_logic ;
signal UN1_TDI_SUIVANT_4 : std_logic ;
signal UN1_TDI_SUIVANT_5 : std_logic ;
signal UN1_TDI_SUIVANT_6 : std_logic ;
signal UN1_TDI_SUIVANT_7 : std_logic ;
signal TDI_SUIVANT_0 : std_logic ;
signal TDI_SUIVANT_1 : std_logic ;
signal TDI_SUIVANT_2 : std_logic ;
signal TDI_SUIVANT_X_0 : std_logic ;
signal UN2_JTAG_ON_0_A2_0_0 : std_logic ;
signal UN2_JTAG_ON_4_0_A2_0 : std_logic ;
signal UN2_JTAG_ON_4_0_A2_0_0 : std_logic ;
signal UN2_JTAG_ON_0_A2_0_1 : std_logic ;
signal UN2_JTAG_ON_0_A2_0_2 : std_logic ;
signal UN2_JTAG_ON_4_0_A2 : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
signal ENABLE_LATCHUP_N_124 : std_logic ;
signal ENABLE_LATCHUP_N_125 : std_logic ;
signal ENABLE_LATCHUP_N_126 : std_logic ;
signal ENABLE_LATCHUP_N_127 : std_logic ;
signal ENABLE_LATCHUP_N_128 : std_logic ;
signal ENABLE_LATCHUP_N_129 : std_logic ;
signal ENABLE_LATCHUP_N_130 : std_logic ;
signal ENABLE_LATCHUP_N_131 : std_logic ;
signal ENABLE_LATCHUP_N_132 : std_logic ;
signal ENABLE_LATCHUP_N_133 : std_logic ;
signal ENABLE_LATCHUP_N_134 : std_logic ;
signal ENABLE_LATCHUP_N_135 : std_logic ;
signal ENABLE_LATCHUP_N_136 : std_logic ;
signal ENABLE_LATCHUP_N_137 : std_logic ;
signal ENABLE_LATCHUP_N_138 : std_logic ;
signal ENABLE_LATCHUP_N_139 : std_logic ;
component filtre_latchup
port(
enable_latchup_n_15 :  out std_logic;
enable_latchup_n_14 :  out std_logic;
enable_latchup_n_13 :  out std_logic;
enable_latchup_n_12 :  out std_logic;
enable_latchup_n_11 :  out std_logic;
enable_latchup_n_10 :  out std_logic;
enable_latchup_n_9 :  out std_logic;
enable_latchup_n_8 :  out std_logic;
enable_latchup_n_7 :  out std_logic;
enable_latchup_n_6 :  out std_logic;
enable_latchup_n_5 :  out std_logic;
enable_latchup_n_4 :  out std_logic;
enable_latchup_n_3 :  out std_logic;
enable_latchup_n_2 :  out std_logic;
enable_latchup_n_1 :  out std_logic;
enable_latchup_n_0 :  out std_logic;
pilotage_n :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
pilotage_n_0 :  in std_logic;
pilotage_n_1 :  in std_logic;
pilotage_n_2 :  in std_logic;
pilotage_n_3 :  in std_logic;
pilotage_n_4 :  in std_logic;
pilotage_n_5 :  in std_logic;
pilotage_n_6 :  in std_logic;
pilotage_n_7 :  in std_logic;
pilotage_n_8 :  in std_logic;
pilotage_n_9 :  in std_logic;
pilotage_n_10 :  in std_logic;
pilotage_n_11 :  in std_logic;
pilotage_n_12 :  in std_logic;
pilotage_n_13 :  in std_logic;
pilotage_n_14 :  in std_logic  );
end component;
component memoire_latchup_general
port(
latchup_hybride_c_0 :  in std_logic;
latchup_hybride_c_1 :  in std_logic;
latchup_hybride_c_2 :  in std_logic;
latchup_hybride_c_3 :  in std_logic;
latchup_hybride_c_4 :  in std_logic;
latchup_hybride_c_5 :  in std_logic;
latchup_hybride_c_6 :  in std_logic;
latchup_hybride_c_7 :  in std_logic;
latchup_hybride_c_8 :  in std_logic;
latchup_hybride_c_9 :  in std_logic;
latchup_hybride_c_10 :  in std_logic;
latchup_hybride_c_11 :  in std_logic;
latchup_hybride_c_12 :  in std_logic;
latchup_hybride_c_13 :  in std_logic;
latchup_hybride_c_14 :  in std_logic;
latchup_hybride_c_15 :  in std_logic;
enable_latchup_n_0 :  in std_logic;
enable_latchup_n_1 :  in std_logic;
enable_latchup_n_2 :  in std_logic;
enable_latchup_n_3 :  in std_logic;
enable_latchup_n_4 :  in std_logic;
enable_latchup_n_5 :  in std_logic;
enable_latchup_n_6 :  in std_logic;
enable_latchup_n_7 :  in std_logic;
enable_latchup_n_8 :  in std_logic;
enable_latchup_n_9 :  in std_logic;
enable_latchup_n_10 :  in std_logic;
enable_latchup_n_11 :  in std_logic;
enable_latchup_n_12 :  in std_logic;
enable_latchup_n_13 :  in std_logic;
enable_latchup_n_14 :  in std_logic;
enable_latchup_n_15 :  in std_logic;
pilotage_n :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_ret :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic;
ff2en :  in std_logic;
ff2_0 :  in std_logic;
pilotage_n_0 :  out std_logic;
sc_updateDR_0x09_0_ret :  in std_logic;
ff2en_0 :  in std_logic;
ff2_0_0 :  in std_logic;
pilotage_n_1 :  out std_logic;
sc_updateDR_0x09_1_ret :  in std_logic;
ff2en_1 :  in std_logic;
ff2_0_1 :  in std_logic;
pilotage_n_2 :  out std_logic;
sc_updateDR_0x09_2_ret :  in std_logic;
ff2en_2 :  in std_logic;
ff2_0_2 :  in std_logic;
pilotage_n_3 :  out std_logic;
sc_updateDR_0x09_3_ret :  in std_logic;
ff2en_3 :  in std_logic;
ff2_0_3 :  in std_logic;
pilotage_n_4 :  out std_logic;
sc_updateDR_0x09_4_ret :  in std_logic;
ff2en_4 :  in std_logic;
ff2_0_4 :  in std_logic;
pilotage_n_5 :  out std_logic;
sc_updateDR_0x09_5_ret :  in std_logic;
ff2en_5 :  in std_logic;
ff2_0_5 :  in std_logic;
pilotage_n_6 :  out std_logic;
sc_updateDR_0x09_6_ret :  in std_logic;
ff2en_6 :  in std_logic;
ff2_0_6 :  in std_logic;
pilotage_n_7 :  out std_logic;
sc_updateDR_0x09_7_ret :  in std_logic;
ff2en_7 :  in std_logic;
ff2_0_7 :  in std_logic;
pilotage_n_8 :  out std_logic;
sc_updateDR_0x09_8_ret :  in std_logic;
ff2en_8 :  in std_logic;
ff2_0_8 :  in std_logic;
pilotage_n_9 :  out std_logic;
sc_updateDR_0x09_9_ret :  in std_logic;
ff2en_9 :  in std_logic;
ff2_0_9 :  in std_logic;
pilotage_n_10 :  out std_logic;
sc_updateDR_0x09_10_ret :  in std_logic;
ff2en_10 :  in std_logic;
ff2_0_10 :  in std_logic;
pilotage_n_11 :  out std_logic;
sc_updateDR_0x09_11_ret :  in std_logic;
ff2en_11 :  in std_logic;
ff2_0_11 :  in std_logic;
pilotage_n_12 :  out std_logic;
sc_updateDR_0x09_12_ret :  in std_logic;
ff2en_12 :  in std_logic;
ff2_0_12 :  in std_logic;
pilotage_n_13 :  out std_logic;
sc_updateDR_0x09_13_ret :  in std_logic;
ff2en_13 :  in std_logic;
ff2_0_13 :  in std_logic;
pilotage_n_14 :  out std_logic;
sc_updateDR_0x09_14_ret :  in std_logic;
ff2en_14 :  in std_logic;
ff2_0_14 :  in std_logic  );
end component;
component signaux_hybrides
port(
sc_tdo_hybride_c_13 :  in std_logic;
sc_tdo_hybride_c_5 :  in std_logic;
sc_tdo_hybride_c_14 :  in std_logic;
sc_tdo_hybride_c_6 :  in std_logic;
sc_tdo_hybride_c_10 :  in std_logic;
sc_tdo_hybride_c_2 :  in std_logic;
sc_tdo_hybride_c_12 :  in std_logic;
sc_tdo_hybride_c_4 :  in std_logic;
sc_tdo_hybride_c_8 :  in std_logic;
sc_tdo_hybride_c_0 :  in std_logic;
sc_tms_hyb_0_a2 :  out std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
pilotage_n :  in std_logic;
un2_jtag_on_0_a2_2 :  in std_logic;
un2_jtag_on_0_a2_0 :  in std_logic;
data_out :  in std_logic;
sc_tck_hyb_0_a2 :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
sc_tdi_hyb_0_a2 :  out std_logic;
z_x :  in std_logic;
data_out_0 :  in std_logic;
un1_tdi_suivant_0 :  in std_logic;
un1_tdi_suivant_1 :  in std_logic;
tdi_suivant_x :  in std_logic;
tdi_suivant :  in std_logic;
un1_tdi_suivant_2 :  in std_logic;
un1_tdi_suivant_3 :  in std_logic;
un1_tdi_suivant_4 :  in std_logic;
un1_tdi_suivant_5 :  in std_logic;
un1_tdi_suivant_6 :  in std_logic;
un1_tdi_suivant_7 :  in std_logic;
un1_tdi_suivant_8 :  in std_logic;
data_out_1 :  in std_logic;
tdi_suivant_0 :  in std_logic;
tdi_suivant_1 :  in std_logic;
tdi_suivant_2 :  in std_logic;
tdi_suivant_x_0 :  in std_logic;
data_out_2 :  in std_logic;
tdo_echelle_15 :  out std_logic;
data_out_3 :  in std_logic;
tokenin_hyb_i_x :  out std_logic;
tokenin_echelle_in :  in std_logic  );
end component;
component signaux_hybrides_1
port(
un2_jtag_on_0_a2_2 :  out std_logic;
data_out :  in std_logic;
data_out_0 :  in std_logic;
un2_jtag_on_0_a2_0 :  out std_logic;
un2_jtag_on_4_0_a2_0 :  in std_logic;
sc_tms_hyb_0_a2 :  out std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
data_out_1 :  in std_logic;
pilotage_n :  in std_logic;
un1_tdi_suivant :  out std_logic;
data_out_2 :  in std_logic;
sc_tck_hyb_0_a2 :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
sc_tdi_hyb_0_a2 :  out std_logic;
z_x :  in std_logic;
tokenin_hyb_i_x :  out std_logic;
tokenin_echelle_in :  in std_logic  );
end component;
component signaux_hybrides_2
port(
sc_tdo_hybride_c_0 :  in std_logic;
pilotage_n :  in std_logic;
data_out :  in std_logic;
un2_jtag_on_4_0_a2_0 :  in std_logic;
un2_jtag_on_4_0_a2_0_0 :  in std_logic;
sc_tdi_hyb :  out std_logic;
z_x :  in std_logic;
tdi_suivant :  out std_logic;
data_out_0 :  in std_logic;
sc_tck_hyb_x :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
sc_tms_hyb_x :  out std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
tokenin_hyb_i_x :  out std_logic;
tokenin_echelle_in :  in std_logic  );
end component;
component signaux_hybrides_3
port(
sc_tdo_hybride_c_0 :  in std_logic;
data_out :  in std_logic;
pilotage_n :  in std_logic;
un2_jtag_on_0_a2_0 :  in std_logic;
un2_jtag_on_4_0_a2_0 :  in std_logic;
sc_tdi_hyb_0_a2 :  out std_logic;
z_x :  in std_logic;
tdi_suivant :  out std_logic;
data_out_0 :  in std_logic;
sc_tms_hyb_0_a2_x :  out std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
sc_tck_hyb_0_a2_x :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
tokenin_hyb_i_x :  out std_logic;
tokenin_echelle_in :  in std_logic  );
end component;
component signaux_hybrides_4
port(
un2_jtag_on_0_a2_0 :  out std_logic;
data_out :  in std_logic;
data_out_0 :  in std_logic;
data_out_1 :  in std_logic;
sc_tms_hyb_0_a2 :  out std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
pilotage_n :  in std_logic;
un2_jtag_on_0_a2_2 :  in std_logic;
un1_tdi_suivant :  out std_logic;
data_out_2 :  in std_logic;
sc_tck_hyb_0_a2 :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
sc_tdi_hyb_0_a2 :  out std_logic;
z_x :  in std_logic;
tokenin_hyb_i_x :  out std_logic;
tokenin_echelle_in :  in std_logic  );
end component;
component signaux_hybrides_5
port(
data_out :  in std_logic;
data_out_0 :  in std_logic;
pilotage_n :  in std_logic;
un1_tdi_suivant :  out std_logic;
data_out_1 :  in std_logic;
un2_jtag_on_0_a2_0 :  in std_logic;
sc_tdi_hyb_0_a2 :  out std_logic;
z_x :  in std_logic;
sc_tck_hyb_0_a2_x :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
sc_tms_hyb_0_a2_x :  out std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
tokenin_hyb_i_x :  out std_logic;
tokenin_echelle_in :  in std_logic  );
end component;
component signaux_hybrides_6
port(
un2_jtag_on_0_a2_0 :  out std_logic;
data_out :  in std_logic;
data_out_0 :  in std_logic;
sc_tck_hyb_0_a2 :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
pilotage_n :  in std_logic;
un2_jtag_on_0_a2_0_0 :  in std_logic;
sc_tms_hyb_0_a2 :  out std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
un1_tdi_suivant :  out std_logic;
data_out_1 :  in std_logic;
sc_tdi_hyb_0_a2 :  out std_logic;
z_x :  in std_logic;
tokenin_hyb_i_x :  out std_logic;
tokenin_echelle_in :  in std_logic  );
end component;
component signaux_hybrides_7
port(
sc_tdo_hybride_c_0 :  in std_logic;
data_out :  in std_logic;
data_out_0 :  in std_logic;
pilotage_n :  in std_logic;
un2_jtag_on_0_a2_0 :  in std_logic;
sc_tdi_hyb_0_a2 :  out std_logic;
z_x :  in std_logic;
tdi_suivant :  out std_logic;
data_out_1 :  in std_logic;
sc_tck_hyb_0_a2_x :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
sc_tms_hyb_0_a2_x :  out std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
tokenin_hyb_i_x :  out std_logic;
tokenin_echelle_in :  in std_logic  );
end component;
component signaux_hybrides_8
port(
sc_tdo_hybride_c_0 :  in std_logic;
un2_jtag_on_4_0_a2_0 :  out std_logic;
data_out :  in std_logic;
data_out_0 :  in std_logic;
data_out_1 :  in std_logic;
data_out_2 :  in std_logic;
data_out_3 :  in std_logic;
pilotage_n :  in std_logic;
data_out_4 :  in std_logic;
sc_tdi_hyb :  out std_logic;
z_x :  in std_logic;
tdi_suivant_x :  out std_logic;
sc_tms_hyb_x :  out std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
sc_tck_hyb_x :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
tokenin_hyb_i_x :  out std_logic;
tokenin_echelle_in :  in std_logic  );
end component;
component signaux_hybrides_9
port(
sc_tdo_hybride_c_0 :  in std_logic;
data_out :  in std_logic;
data_out_0 :  in std_logic;
pilotage_n :  in std_logic;
un2_jtag_on_4_0_a2_0 :  in std_logic;
sc_tdi_hyb_0_a2 :  out std_logic;
data_out_1 :  in std_logic;
z_x :  in std_logic;
tdi_suivant :  out std_logic;
data_out_2 :  in std_logic;
sc_tms_hyb_0_a2_x :  out std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
sc_tck_hyb_0_a2_x :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
tokenin_hyb_i_x :  out std_logic;
tokenin_echelle_in :  in std_logic  );
end component;
component signaux_hybrides_10
port(
sc_tms_hyb_0_a2 :  out std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
pilotage_n :  in std_logic;
un2_jtag_on_0_a2_0 :  in std_logic;
un2_jtag_on_0_a2_0_0 :  in std_logic;
sc_tck_hyb_0_a2 :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
un1_tdi_suivant :  out std_logic;
data_out :  in std_logic;
sc_tdi_hyb_0_a2 :  out std_logic;
z_x :  in std_logic;
tokenin_hyb_i_x :  out std_logic;
tokenin_echelle_in :  in std_logic  );
end component;
component signaux_hybrides_11
port(
sc_tdo_hybride_c_0 :  in std_logic;
sc_tck_hyb_0_a2 :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
pilotage_n :  in std_logic;
un2_jtag_on_4_0_a2_0 :  in std_logic;
un2_jtag_on_0_a2_0 :  in std_logic;
data_out :  in std_logic;
sc_tms_hyb_0_a2 :  out std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
sc_tdi_hyb_0_a2 :  out std_logic;
z_x :  in std_logic;
tdi_suivant_x :  out std_logic;
tokenin_hyb_i_x :  out std_logic;
tokenin_echelle_in :  in std_logic  );
end component;
component signaux_hybrides_12
port(
un2_jtag_on_0_a2_0 :  out std_logic;
data_out :  in std_logic;
data_out_0 :  in std_logic;
data_out_1 :  in std_logic;
data_out_2 :  in std_logic;
data_out_3 :  in std_logic;
pilotage_n :  in std_logic;
un1_tdi_suivant :  out std_logic;
data_out_4 :  in std_logic;
sc_tdi_hyb_0_a2 :  out std_logic;
z_x :  in std_logic;
sc_tms_hyb_0_a2_x :  out std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
sc_tck_hyb_0_a2_x :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
tokenin_hyb_i_x :  out std_logic;
tokenin_echelle_in :  in std_logic  );
end component;
component signaux_hybrides_13
port(
sc_tms_hyb :  out std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
pilotage_n :  in std_logic;
data_out :  in std_logic;
un2_jtag_on_4_0_a2 :  in std_logic;
un1_tdi_suivant :  out std_logic;
data_out_0 :  in std_logic;
sc_tck_hyb :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
sc_tdi_hyb :  out std_logic;
z_x :  in std_logic;
tokenin_hyb_i_x :  out std_logic;
tokenin_echelle_in :  in std_logic  );
end component;
component signaux_hybrides_14
port(
sc_tms_hyb_0_a2 :  out std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
data_out :  in std_logic;
pilotage_n :  in std_logic;
un2_jtag_on_0_a2_0 :  in std_logic;
un1_tdi_suivant :  out std_logic;
data_out_0 :  in std_logic;
sc_tck_hyb_0_a2 :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
sc_tdi_hyb_0_a2 :  out std_logic;
z_x :  in std_logic;
tokenin_hyb_i_x :  out std_logic;
tokenin_echelle_in :  in std_logic  );
end component;
component signaux_hybrides_15
port(
un2_jtag_on_4_0_a2_0 :  out std_logic;
data_out :  in std_logic;
data_out_0 :  in std_logic;
un2_jtag_on_4_0_a2 :  out std_logic;
data_out_1 :  in std_logic;
data_out_2 :  in std_logic;
sc_tck_hyb :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
data_out_3 :  in std_logic;
pilotage_n :  in std_logic;
un1_tdi_suivant :  out std_logic;
data_out_4 :  in std_logic;
sc_tms_hyb :  out std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
sc_tdi_hyb :  out std_logic;
z_x :  in std_logic;
tokenin_hyb_i_x :  out std_logic;
tokenin_echelle_in :  in std_logic  );
end component;
begin
CONTROL_LATCHUP: filtre_latchup port map (
enable_latchup_n_15 => ENABLE_LATCHUP_N_124,
enable_latchup_n_14 => ENABLE_LATCHUP_N_125,
enable_latchup_n_13 => ENABLE_LATCHUP_N_126,
enable_latchup_n_12 => ENABLE_LATCHUP_N_127,
enable_latchup_n_11 => ENABLE_LATCHUP_N_128,
enable_latchup_n_10 => ENABLE_LATCHUP_N_129,
enable_latchup_n_9 => ENABLE_LATCHUP_N_130,
enable_latchup_n_8 => ENABLE_LATCHUP_N_131,
enable_latchup_n_7 => ENABLE_LATCHUP_N_132,
enable_latchup_n_6 => ENABLE_LATCHUP_N_133,
enable_latchup_n_5 => ENABLE_LATCHUP_N_134,
enable_latchup_n_4 => ENABLE_LATCHUP_N_135,
enable_latchup_n_3 => ENABLE_LATCHUP_N_136,
enable_latchup_n_2 => ENABLE_LATCHUP_N_137,
enable_latchup_n_1 => ENABLE_LATCHUP_N_138,
enable_latchup_n_0 => ENABLE_LATCHUP_N_139,
pilotage_n => PILOTAGE_N_140,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
pilotage_n_0 => PILOTAGE_N_141,
pilotage_n_1 => PILOTAGE_N_142,
pilotage_n_2 => PILOTAGE_N_143,
pilotage_n_3 => PILOTAGE_N_144,
pilotage_n_4 => PILOTAGE_N_145,
pilotage_n_5 => PILOTAGE_N_146,
pilotage_n_6 => PILOTAGE_N_147,
pilotage_n_7 => PILOTAGE_N_148,
pilotage_n_8 => PILOTAGE_N_149,
pilotage_n_9 => PILOTAGE_N_150,
pilotage_n_10 => PILOTAGE_N_151,
pilotage_n_11 => PILOTAGE_N_152,
pilotage_n_12 => PILOTAGE_N_153,
pilotage_n_13 => PILOTAGE_N_154,
pilotage_n_14 => PILOTAGE_N_155);
CONTROL_ALIM: memoire_latchup_general port map (
latchup_hybride_c_0 => latchup_hybride_c_0,
latchup_hybride_c_1 => latchup_hybride_c_1,
latchup_hybride_c_2 => latchup_hybride_c_2,
latchup_hybride_c_3 => latchup_hybride_c_3,
latchup_hybride_c_4 => latchup_hybride_c_4,
latchup_hybride_c_5 => latchup_hybride_c_5,
latchup_hybride_c_6 => latchup_hybride_c_6,
latchup_hybride_c_7 => latchup_hybride_c_7,
latchup_hybride_c_8 => latchup_hybride_c_8,
latchup_hybride_c_9 => latchup_hybride_c_9,
latchup_hybride_c_10 => latchup_hybride_c_10,
latchup_hybride_c_11 => latchup_hybride_c_11,
latchup_hybride_c_12 => latchup_hybride_c_12,
latchup_hybride_c_13 => latchup_hybride_c_13,
latchup_hybride_c_14 => latchup_hybride_c_14,
latchup_hybride_c_15 => latchup_hybride_c_15,
enable_latchup_n_0 => ENABLE_LATCHUP_N_139,
enable_latchup_n_1 => ENABLE_LATCHUP_N_138,
enable_latchup_n_2 => ENABLE_LATCHUP_N_137,
enable_latchup_n_3 => ENABLE_LATCHUP_N_136,
enable_latchup_n_4 => ENABLE_LATCHUP_N_135,
enable_latchup_n_5 => ENABLE_LATCHUP_N_134,
enable_latchup_n_6 => ENABLE_LATCHUP_N_133,
enable_latchup_n_7 => ENABLE_LATCHUP_N_132,
enable_latchup_n_8 => ENABLE_LATCHUP_N_131,
enable_latchup_n_9 => ENABLE_LATCHUP_N_130,
enable_latchup_n_10 => ENABLE_LATCHUP_N_129,
enable_latchup_n_11 => ENABLE_LATCHUP_N_128,
enable_latchup_n_12 => ENABLE_LATCHUP_N_127,
enable_latchup_n_13 => ENABLE_LATCHUP_N_126,
enable_latchup_n_14 => ENABLE_LATCHUP_N_125,
enable_latchup_n_15 => ENABLE_LATCHUP_N_124,
pilotage_n => PILOTAGE_N_155,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
sc_updateDR_0x09_ret => sc_updateDR_0x09_ret,
sc_updateDR_0x09_0_0_g0 => sc_updateDR_0x09_0_0_g0,
ff2en => ff2en,
ff2_0 => ff2_0,
pilotage_n_0 => PILOTAGE_N_154,
sc_updateDR_0x09_0_ret => sc_updateDR_0x09_0_ret,
ff2en_0 => ff2en_0,
ff2_0_0 => ff2_0_0,
pilotage_n_1 => PILOTAGE_N_153,
sc_updateDR_0x09_1_ret => sc_updateDR_0x09_1_ret,
ff2en_1 => ff2en_1,
ff2_0_1 => ff2_0_1,
pilotage_n_2 => PILOTAGE_N_152,
sc_updateDR_0x09_2_ret => sc_updateDR_0x09_2_ret,
ff2en_2 => ff2en_2,
ff2_0_2 => ff2_0_2,
pilotage_n_3 => PILOTAGE_N_151,
sc_updateDR_0x09_3_ret => sc_updateDR_0x09_3_ret,
ff2en_3 => ff2en_3,
ff2_0_3 => ff2_0_3,
pilotage_n_4 => PILOTAGE_N_150,
sc_updateDR_0x09_4_ret => sc_updateDR_0x09_4_ret,
ff2en_4 => ff2en_4,
ff2_0_4 => ff2_0_4,
pilotage_n_5 => PILOTAGE_N_149,
sc_updateDR_0x09_5_ret => sc_updateDR_0x09_5_ret,
ff2en_5 => ff2en_5,
ff2_0_5 => ff2_0_5,
pilotage_n_6 => PILOTAGE_N_148,
sc_updateDR_0x09_6_ret => sc_updateDR_0x09_6_ret,
ff2en_6 => ff2en_6,
ff2_0_6 => ff2_0_6,
pilotage_n_7 => PILOTAGE_N_147,
sc_updateDR_0x09_7_ret => sc_updateDR_0x09_7_ret,
ff2en_7 => ff2en_7,
ff2_0_7 => ff2_0_7,
pilotage_n_8 => PILOTAGE_N_146,
sc_updateDR_0x09_8_ret => sc_updateDR_0x09_8_ret,
ff2en_8 => ff2en_8,
ff2_0_8 => ff2_0_8,
pilotage_n_9 => PILOTAGE_N_145,
sc_updateDR_0x09_9_ret => sc_updateDR_0x09_9_ret,
ff2en_9 => ff2en_9,
ff2_0_9 => ff2_0_9,
pilotage_n_10 => PILOTAGE_N_144,
sc_updateDR_0x09_10_ret => sc_updateDR_0x09_10_ret,
ff2en_10 => ff2en_10,
ff2_0_10 => ff2_0_10,
pilotage_n_11 => PILOTAGE_N_143,
sc_updateDR_0x09_11_ret => sc_updateDR_0x09_11_ret,
ff2en_11 => ff2en_11,
ff2_0_11 => ff2_0_11,
pilotage_n_12 => PILOTAGE_N_142,
sc_updateDR_0x09_12_ret => sc_updateDR_0x09_12_ret,
ff2en_12 => ff2en_12,
ff2_0_12 => ff2_0_12,
pilotage_n_13 => PILOTAGE_N_141,
sc_updateDR_0x09_13_ret => sc_updateDR_0x09_13_ret,
ff2en_13 => ff2en_13,
ff2_0_13 => ff2_0_13,
pilotage_n_14 => PILOTAGE_N_140,
sc_updateDR_0x09_14_ret => sc_updateDR_0x09_14_ret,
ff2en_14 => ff2en_14,
ff2_0_14 => ff2_0_14);
GEN_CHAINAGE_8_COMP_CHAINAGE_I: signaux_hybrides port map (
sc_tdo_hybride_c_13 => sc_tdo_hybride_c_13,
sc_tdo_hybride_c_5 => sc_tdo_hybride_c_5,
sc_tdo_hybride_c_14 => sc_tdo_hybride_c_14,
sc_tdo_hybride_c_6 => sc_tdo_hybride_c_6,
sc_tdo_hybride_c_10 => sc_tdo_hybride_c_10,
sc_tdo_hybride_c_2 => sc_tdo_hybride_c_2,
sc_tdo_hybride_c_12 => sc_tdo_hybride_c_12,
sc_tdo_hybride_c_4 => sc_tdo_hybride_c_4,
sc_tdo_hybride_c_8 => sc_tdo_hybride_c_8,
sc_tdo_hybride_c_0 => sc_tdo_hybride_c_0,
sc_tms_hyb_0_a2 => sc_tms_hyb_0_a2,
ladder_fpga_sc_tms_c => ladder_fpga_sc_tms_c,
pilotage_n => PILOTAGE_N_147,
un2_jtag_on_0_a2_2 => UN2_JTAG_ON_0_A2_2,
un2_jtag_on_0_a2_0 => UN2_JTAG_ON_0_A2_0,
data_out => data_out,
sc_tck_hyb_0_a2 => sc_tck_hyb_0_a2,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
sc_tdi_hyb_0_a2 => sc_tdi_hyb_0_a2,
z_x => z_x,
data_out_0 => data_out_0,
un1_tdi_suivant_0 => UN1_TDI_SUIVANT,
un1_tdi_suivant_1 => UN1_TDI_SUIVANT_0,
tdi_suivant_x => TDI_SUIVANT_X,
tdi_suivant => TDI_SUIVANT,
un1_tdi_suivant_2 => UN1_TDI_SUIVANT_1,
un1_tdi_suivant_3 => UN1_TDI_SUIVANT_2,
un1_tdi_suivant_4 => UN1_TDI_SUIVANT_3,
un1_tdi_suivant_5 => UN1_TDI_SUIVANT_4,
un1_tdi_suivant_6 => UN1_TDI_SUIVANT_5,
un1_tdi_suivant_7 => UN1_TDI_SUIVANT_6,
un1_tdi_suivant_8 => UN1_TDI_SUIVANT_7,
data_out_1 => data_out_1,
tdi_suivant_0 => TDI_SUIVANT_0,
tdi_suivant_1 => TDI_SUIVANT_1,
tdi_suivant_2 => TDI_SUIVANT_2,
tdi_suivant_x_0 => TDI_SUIVANT_X_0,
data_out_2 => data_out_2,
tdo_echelle_15 => tdo_echelle_15,
data_out_3 => data_out_3,
tokenin_hyb_i_x => tokenin_hyb_i_x,
tokenin_echelle_in => tokenin_echelle_in);
GEN_CHAINAGE_10_COMP_CHAINAGE_I: signaux_hybrides_1 port map (
un2_jtag_on_0_a2_2 => UN2_JTAG_ON_0_A2_2,
data_out => data_out_1,
data_out_0 => data_out_3,
un2_jtag_on_0_a2_0 => UN2_JTAG_ON_0_A2_0_0,
un2_jtag_on_4_0_a2_0 => UN2_JTAG_ON_4_0_A2_0,
sc_tms_hyb_0_a2 => sc_tms_hyb_0_a2_0,
ladder_fpga_sc_tms_c => ladder_fpga_sc_tms_c,
data_out_1 => data_out_0,
pilotage_n => PILOTAGE_N_145,
un1_tdi_suivant => UN1_TDI_SUIVANT_3,
data_out_2 => data_out_4,
sc_tck_hyb_0_a2 => sc_tck_hyb_0_a2_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
sc_tdi_hyb_0_a2 => sc_tdi_hyb_0_a2_0,
z_x => z_x,
tokenin_hyb_i_x => tokenin_hyb_i_x_0,
tokenin_echelle_in => tokenin_echelle_in);
GEN_CHAINAGE_11_COMP_CHAINAGE_I: signaux_hybrides_2 port map (
sc_tdo_hybride_c_0 => sc_tdo_hybride_c_11,
pilotage_n => PILOTAGE_N_144,
data_out => data_out_0,
un2_jtag_on_4_0_a2_0 => UN2_JTAG_ON_4_0_A2_0_0,
un2_jtag_on_4_0_a2_0_0 => UN2_JTAG_ON_4_0_A2_0,
sc_tdi_hyb => sc_tdi_hyb,
z_x => z_x,
tdi_suivant => TDI_SUIVANT_2,
data_out_0 => data_out_5,
sc_tck_hyb_x => sc_tck_hyb_x,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
sc_tms_hyb_x => sc_tms_hyb_x,
ladder_fpga_sc_tms_c => ladder_fpga_sc_tms_c,
tokenin_hyb_i_x => tokenin_hyb_i_x_1,
tokenin_echelle_in => tokenin_echelle_in);
GEN_CHAINAGE_15_COMP_CHAINAGE_I: signaux_hybrides_3 port map (
sc_tdo_hybride_c_0 => sc_tdo_hybride_c_15,
data_out => data_out_0,
pilotage_n => PILOTAGE_N_140,
un2_jtag_on_0_a2_0 => UN2_JTAG_ON_0_A2_0_1,
un2_jtag_on_4_0_a2_0 => UN2_JTAG_ON_4_0_A2_0,
sc_tdi_hyb_0_a2 => sc_tdi_hyb_0_a2_1,
z_x => z_x,
tdi_suivant => TDI_SUIVANT_1,
data_out_0 => data_out_6,
sc_tms_hyb_0_a2_x => sc_tms_hyb_0_a2_x,
ladder_fpga_sc_tms_c => ladder_fpga_sc_tms_c,
sc_tck_hyb_0_a2_x => sc_tck_hyb_0_a2_x,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
tokenin_hyb_i_x => tokenin_hyb_i_x_2,
tokenin_echelle_in => tokenin_echelle_in);
GEN_CHAINAGE_0_COMP_CHAINAGE_I: signaux_hybrides_4 port map (
un2_jtag_on_0_a2_0 => UN2_JTAG_ON_0_A2_0_2,
data_out => data_out_7,
data_out_0 => data_out_2,
data_out_1 => data_out_0,
sc_tms_hyb_0_a2 => sc_tms_hyb_0_a2_1,
ladder_fpga_sc_tms_c => ladder_fpga_sc_tms_c,
pilotage_n => PILOTAGE_N_155,
un2_jtag_on_0_a2_2 => UN2_JTAG_ON_0_A2_2,
un1_tdi_suivant => UN1_TDI_SUIVANT_7,
data_out_2 => data_out_8,
sc_tck_hyb_0_a2 => sc_tck_hyb_0_a2_1,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
sc_tdi_hyb_0_a2 => sc_tdi_hyb_0_a2_2,
z_x => z_x,
tokenin_hyb_i_x => tokenin_hyb_i_x_3,
tokenin_echelle_in => tokenin_echelle_in);
GEN_CHAINAGE_4_COMP_CHAINAGE_I: signaux_hybrides_5 port map (
data_out => data_out_1,
data_out_0 => data_out_3,
pilotage_n => PILOTAGE_N_151,
un1_tdi_suivant => UN1_TDI_SUIVANT_6,
data_out_1 => data_out_9,
un2_jtag_on_0_a2_0 => UN2_JTAG_ON_0_A2_0_2,
sc_tdi_hyb_0_a2 => sc_tdi_hyb_0_a2_3,
z_x => z_x,
sc_tck_hyb_0_a2_x => sc_tck_hyb_0_a2_x_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
sc_tms_hyb_0_a2_x => sc_tms_hyb_0_a2_x_0,
ladder_fpga_sc_tms_c => ladder_fpga_sc_tms_c,
tokenin_hyb_i_x => tokenin_hyb_i_x_4,
tokenin_echelle_in => tokenin_echelle_in);
GEN_CHAINAGE_13_COMP_CHAINAGE_I: signaux_hybrides_6 port map (
un2_jtag_on_0_a2_0 => UN2_JTAG_ON_0_A2_0_1,
data_out => data_out_1,
data_out_0 => data_out_3,
sc_tck_hyb_0_a2 => sc_tck_hyb_0_a2_2,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
pilotage_n => PILOTAGE_N_142,
un2_jtag_on_0_a2_0_0 => UN2_JTAG_ON_0_A2_0,
sc_tms_hyb_0_a2 => sc_tms_hyb_0_a2_2,
ladder_fpga_sc_tms_c => ladder_fpga_sc_tms_c,
un1_tdi_suivant => UN1_TDI_SUIVANT,
data_out_1 => data_out_10,
sc_tdi_hyb_0_a2 => sc_tdi_hyb_0_a2_4,
z_x => z_x,
tokenin_hyb_i_x => tokenin_hyb_i_x_5,
tokenin_echelle_in => tokenin_echelle_in);
GEN_CHAINAGE_1_COMP_CHAINAGE_I: signaux_hybrides_7 port map (
sc_tdo_hybride_c_0 => sc_tdo_hybride_c_1,
data_out => data_out_3,
data_out_0 => data_out_1,
pilotage_n => PILOTAGE_N_154,
un2_jtag_on_0_a2_0 => UN2_JTAG_ON_0_A2_0_2,
sc_tdi_hyb_0_a2 => sc_tdi_hyb_0_a2_5,
z_x => z_x,
tdi_suivant => TDI_SUIVANT,
data_out_1 => data_out_11,
sc_tck_hyb_0_a2_x => sc_tck_hyb_0_a2_x_1,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
sc_tms_hyb_0_a2_x => sc_tms_hyb_0_a2_x_1,
ladder_fpga_sc_tms_c => ladder_fpga_sc_tms_c,
tokenin_hyb_i_x => tokenin_hyb_i_x_6,
tokenin_echelle_in => tokenin_echelle_in);
GEN_CHAINAGE_3_COMP_CHAINAGE_I: signaux_hybrides_8 port map (
sc_tdo_hybride_c_0 => sc_tdo_hybride_c_3,
un2_jtag_on_4_0_a2_0 => UN2_JTAG_ON_4_0_A2_0_0,
data_out => data_out_1,
data_out_0 => data_out_3,
data_out_1 => data_out_2,
data_out_2 => data_out_7,
data_out_3 => data_out_0,
pilotage_n => PILOTAGE_N_152,
data_out_4 => data_out_12,
sc_tdi_hyb => sc_tdi_hyb_0,
z_x => z_x,
tdi_suivant_x => TDI_SUIVANT_X_0,
sc_tms_hyb_x => sc_tms_hyb_x_0,
ladder_fpga_sc_tms_c => ladder_fpga_sc_tms_c,
sc_tck_hyb_x => sc_tck_hyb_x_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
tokenin_hyb_i_x => tokenin_hyb_i_x_7,
tokenin_echelle_in => tokenin_echelle_in);
GEN_CHAINAGE_7_COMP_CHAINAGE_I: signaux_hybrides_9 port map (
sc_tdo_hybride_c_0 => sc_tdo_hybride_c_7,
data_out => data_out_3,
data_out_0 => data_out_1,
pilotage_n => PILOTAGE_N_148,
un2_jtag_on_4_0_a2_0 => UN2_JTAG_ON_4_0_A2_0,
sc_tdi_hyb_0_a2 => sc_tdi_hyb_0_a2_6,
data_out_1 => data_out_0,
z_x => z_x,
tdi_suivant => TDI_SUIVANT_0,
data_out_2 => data_out_13,
sc_tms_hyb_0_a2_x => sc_tms_hyb_0_a2_x_2,
ladder_fpga_sc_tms_c => ladder_fpga_sc_tms_c,
sc_tck_hyb_0_a2_x => sc_tck_hyb_0_a2_x_2,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
tokenin_hyb_i_x => tokenin_hyb_i_x_8,
tokenin_echelle_in => tokenin_echelle_in);
GEN_CHAINAGE_5_COMP_CHAINAGE_I: signaux_hybrides_10 port map (
sc_tms_hyb_0_a2 => sc_tms_hyb_0_a2_3,
ladder_fpga_sc_tms_c => ladder_fpga_sc_tms_c,
pilotage_n => PILOTAGE_N_150,
un2_jtag_on_0_a2_0 => UN2_JTAG_ON_0_A2_0_1,
un2_jtag_on_0_a2_0_0 => UN2_JTAG_ON_0_A2_0_2,
sc_tck_hyb_0_a2 => sc_tck_hyb_0_a2_3,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
un1_tdi_suivant => UN1_TDI_SUIVANT_0,
data_out => data_out_14,
sc_tdi_hyb_0_a2 => sc_tdi_hyb_0_a2_7,
z_x => z_x,
tokenin_hyb_i_x => tokenin_hyb_i_x_9,
tokenin_echelle_in => tokenin_echelle_in);
GEN_CHAINAGE_9_COMP_CHAINAGE_I: signaux_hybrides_11 port map (
sc_tdo_hybride_c_0 => sc_tdo_hybride_c_9,
sc_tck_hyb_0_a2 => sc_tck_hyb_0_a2_4,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
pilotage_n => PILOTAGE_N_146,
un2_jtag_on_4_0_a2_0 => UN2_JTAG_ON_4_0_A2_0_0,
un2_jtag_on_0_a2_0 => UN2_JTAG_ON_0_A2_0,
data_out => data_out_15,
sc_tms_hyb_0_a2 => sc_tms_hyb_0_a2_4,
ladder_fpga_sc_tms_c => ladder_fpga_sc_tms_c,
sc_tdi_hyb_0_a2 => sc_tdi_hyb_0_a2_8,
z_x => z_x,
tdi_suivant_x => TDI_SUIVANT_X,
tokenin_hyb_i_x => tokenin_hyb_i_x_10,
tokenin_echelle_in => tokenin_echelle_in);
GEN_CHAINAGE_12_COMP_CHAINAGE_I: signaux_hybrides_12 port map (
un2_jtag_on_0_a2_0 => UN2_JTAG_ON_0_A2_0,
data_out => data_out_7,
data_out_0 => data_out_2,
data_out_1 => data_out_0,
data_out_2 => data_out_1,
data_out_3 => data_out_3,
pilotage_n => PILOTAGE_N_143,
un1_tdi_suivant => UN1_TDI_SUIVANT_5,
data_out_4 => data_out_16,
sc_tdi_hyb_0_a2 => sc_tdi_hyb_0_a2_9,
z_x => z_x,
sc_tms_hyb_0_a2_x => sc_tms_hyb_0_a2_x_3,
ladder_fpga_sc_tms_c => ladder_fpga_sc_tms_c,
sc_tck_hyb_0_a2_x => sc_tck_hyb_0_a2_x_3,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
tokenin_hyb_i_x => tokenin_hyb_i_x_11,
tokenin_echelle_in => tokenin_echelle_in);
GEN_CHAINAGE_14_COMP_CHAINAGE_I: signaux_hybrides_13 port map (
sc_tms_hyb => sc_tms_hyb,
ladder_fpga_sc_tms_c => ladder_fpga_sc_tms_c,
pilotage_n => PILOTAGE_N_141,
data_out => data_out_0,
un2_jtag_on_4_0_a2 => UN2_JTAG_ON_4_0_A2,
un1_tdi_suivant => UN1_TDI_SUIVANT_1,
data_out_0 => data_out_17,
sc_tck_hyb => sc_tck_hyb,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
sc_tdi_hyb => sc_tdi_hyb_1,
z_x => z_x,
tokenin_hyb_i_x => tokenin_hyb_i_x_12,
tokenin_echelle_in => tokenin_echelle_in);
GEN_CHAINAGE_2_COMP_CHAINAGE_I: signaux_hybrides_14 port map (
sc_tms_hyb_0_a2 => sc_tms_hyb_0_a2_5,
ladder_fpga_sc_tms_c => ladder_fpga_sc_tms_c,
data_out => data_out_0,
pilotage_n => PILOTAGE_N_153,
un2_jtag_on_0_a2_0 => UN2_JTAG_ON_0_A2_0_0,
un1_tdi_suivant => UN1_TDI_SUIVANT_4,
data_out_0 => data_out_18,
sc_tck_hyb_0_a2 => sc_tck_hyb_0_a2_5,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
sc_tdi_hyb_0_a2 => sc_tdi_hyb_0_a2_10,
z_x => z_x,
tokenin_hyb_i_x => tokenin_hyb_i_x_13,
tokenin_echelle_in => tokenin_echelle_in);
GEN_CHAINAGE_6_COMP_CHAINAGE_I: signaux_hybrides_15 port map (
un2_jtag_on_4_0_a2_0 => UN2_JTAG_ON_4_0_A2_0,
data_out => data_out_7,
data_out_0 => data_out_2,
un2_jtag_on_4_0_a2 => UN2_JTAG_ON_4_0_A2,
data_out_1 => data_out_1,
data_out_2 => data_out_3,
sc_tck_hyb => sc_tck_hyb_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
data_out_3 => data_out_0,
pilotage_n => PILOTAGE_N_149,
un1_tdi_suivant => UN1_TDI_SUIVANT_2,
data_out_4 => data_out_19,
sc_tms_hyb => sc_tms_hyb_0,
ladder_fpga_sc_tms_c => ladder_fpga_sc_tms_c,
sc_tdi_hyb => sc_tdi_hyb_2,
z_x => z_x,
tokenin_hyb_i_x => tokenin_hyb_i_x_14,
tokenin_echelle_in => tokenin_echelle_in);
GND <= '0';
VCC <= '1';
enable_latchup_n_15 <= ENABLE_LATCHUP_N_124;
enable_latchup_n_14 <= ENABLE_LATCHUP_N_125;
enable_latchup_n_13 <= ENABLE_LATCHUP_N_126;
enable_latchup_n_12 <= ENABLE_LATCHUP_N_127;
enable_latchup_n_11 <= ENABLE_LATCHUP_N_128;
enable_latchup_n_10 <= ENABLE_LATCHUP_N_129;
enable_latchup_n_9 <= ENABLE_LATCHUP_N_130;
enable_latchup_n_8 <= ENABLE_LATCHUP_N_131;
enable_latchup_n_7 <= ENABLE_LATCHUP_N_132;
enable_latchup_n_6 <= ENABLE_LATCHUP_N_133;
enable_latchup_n_5 <= ENABLE_LATCHUP_N_134;
enable_latchup_n_4 <= ENABLE_LATCHUP_N_135;
enable_latchup_n_3 <= ENABLE_LATCHUP_N_136;
enable_latchup_n_2 <= ENABLE_LATCHUP_N_137;
enable_latchup_n_1 <= ENABLE_LATCHUP_N_138;
enable_latchup_n_0 <= ENABLE_LATCHUP_N_139;
pilotage_n <= PILOTAGE_N_140;
pilotage_n_0 <= PILOTAGE_N_141;
pilotage_n_1 <= PILOTAGE_N_142;
pilotage_n_2 <= PILOTAGE_N_143;
pilotage_n_3 <= PILOTAGE_N_144;
pilotage_n_4 <= PILOTAGE_N_145;
pilotage_n_5 <= PILOTAGE_N_146;
pilotage_n_6 <= PILOTAGE_N_147;
pilotage_n_7 <= PILOTAGE_N_148;
pilotage_n_8 <= PILOTAGE_N_149;
pilotage_n_9 <= PILOTAGE_N_150;
pilotage_n_10 <= PILOTAGE_N_151;
pilotage_n_11 <= PILOTAGE_N_152;
pilotage_n_12 <= PILOTAGE_N_153;
pilotage_n_13 <= PILOTAGE_N_154;
pilotage_n_14 <= PILOTAGE_N_155;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_x_bits_48 is
port(
temperature3_11 :  in std_logic;
temperature3_4 :  in std_logic;
temperature3_3 :  in std_logic;
temperature3_8 :  in std_logic;
temperature3_2 :  in std_logic;
temperature3_0 :  in std_logic;
temperature3_1 :  in std_logic;
temperature3_6 :  in std_logic;
temperature3_5 :  in std_logic;
temperature3_7 :  in std_logic;
temperature3_10 :  in std_logic;
temperature3_9 :  in std_logic;
temperature0_2 :  in std_logic;
temperature0_6 :  in std_logic;
temperature0_5 :  in std_logic;
temperature0_1 :  in std_logic;
temperature0_0 :  in std_logic;
temperature0_8 :  in std_logic;
temperature0_9 :  in std_logic;
temperature0_10 :  in std_logic;
temperature0_3 :  in std_logic;
temperature0_11 :  in std_logic;
temperature0_7 :  in std_logic;
temperature0_4 :  in std_logic;
temperature2_2 :  in std_logic;
temperature2_10 :  in std_logic;
temperature2_8 :  in std_logic;
temperature2_3 :  in std_logic;
temperature2_9 :  in std_logic;
temperature2_1 :  in std_logic;
temperature2_11 :  in std_logic;
temperature2_0 :  in std_logic;
temperature2_7 :  in std_logic;
temperature2_6 :  in std_logic;
temperature2_5 :  in std_logic;
temperature2_4 :  in std_logic;
temperature1_1 :  in std_logic;
temperature1_9 :  in std_logic;
temperature1_7 :  in std_logic;
temperature1_6 :  in std_logic;
temperature1_0 :  in std_logic;
temperature1_2 :  in std_logic;
temperature1_10 :  in std_logic;
temperature1_11 :  in std_logic;
temperature1_8 :  in std_logic;
temperature1_4 :  in std_logic;
temperature1_5 :  in std_logic;
temperature1_3 :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
ladder_fpga_sc_tck_c_i_i :  out std_logic;
clockDR_0_a2 :  in std_logic;
scan_out_24 :  out std_logic);
end dr_x_bits_48;

architecture beh of dr_x_bits_48 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal SCAN_OUT : std_logic ;
signal LADDER_FPGA_SC_TCK_C_I_I_116 : std_logic ;
signal SCAN_OUT_0 : std_logic ;
signal SCAN_OUT_1 : std_logic ;
signal SCAN_OUT_2 : std_logic ;
signal SCAN_OUT_3 : std_logic ;
signal SCAN_OUT_4 : std_logic ;
signal SCAN_OUT_5 : std_logic ;
signal SCAN_OUT_6 : std_logic ;
signal SCAN_OUT_7 : std_logic ;
signal SCAN_OUT_8 : std_logic ;
signal SCAN_OUT_9 : std_logic ;
signal SCAN_OUT_10 : std_logic ;
signal SCAN_OUT_11 : std_logic ;
signal SCAN_OUT_12 : std_logic ;
signal SCAN_OUT_13 : std_logic ;
signal SCAN_OUT_14 : std_logic ;
signal SCAN_OUT_15 : std_logic ;
signal SCAN_OUT_16 : std_logic ;
signal SCAN_OUT_17 : std_logic ;
signal SCAN_OUT_18 : std_logic ;
signal SCAN_OUT_19 : std_logic ;
signal SCAN_OUT_20 : std_logic ;
signal SCAN_OUT_21 : std_logic ;
signal SCAN_OUT_22 : std_logic ;
signal SCAN_OUT_23 : std_logic ;
signal SCAN_OUT_25 : std_logic ;
signal SCAN_OUT_26 : std_logic ;
signal SCAN_OUT_27 : std_logic ;
signal SCAN_OUT_28 : std_logic ;
signal SCAN_OUT_29 : std_logic ;
signal SCAN_OUT_30 : std_logic ;
signal SCAN_OUT_31 : std_logic ;
signal SCAN_OUT_32 : std_logic ;
signal SCAN_OUT_33 : std_logic ;
signal SCAN_OUT_34 : std_logic ;
signal SCAN_OUT_35 : std_logic ;
signal SCAN_OUT_36 : std_logic ;
signal SCAN_OUT_37 : std_logic ;
signal SCAN_OUT_38 : std_logic ;
signal SCAN_OUT_39 : std_logic ;
signal SCAN_OUT_40 : std_logic ;
signal SCAN_OUT_41 : std_logic ;
signal SCAN_OUT_42 : std_logic ;
signal SCAN_OUT_43 : std_logic ;
signal SCAN_OUT_44 : std_logic ;
signal SCAN_OUT_45 : std_logic ;
signal SCAN_OUT_46 : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
component dr_cell_104
port(
temperature3_0 :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_105
port(
temperature2_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_106
port(
temperature1_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_107
port(
temperature3_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_108
port(
temperature3_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_109
port(
temperature3_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_110
port(
temperature1_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_111
port(
temperature2_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_112
port(
temperature0_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_113
port(
temperature2_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_114
port(
temperature1_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_115
port(
temperature0_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_116
port(
temperature1_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_117
port(
temperature0_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_118
port(
temperature0_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_119
port(
temperature0_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_120
port(
temperature2_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_121
port(
temperature2_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_122
port(
temperature3_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_123
port(
temperature2_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_124
port(
temperature1_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_125
port(
temperature1_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_126
port(
temperature0_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_127
port(
temperature2_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_128
port(
temperature1_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_129
port(
temperature0_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_130
port(
temperature3_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_131
port(
temperature1_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_132
port(
temperature0_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_133
port(
temperature3_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_134
port(
temperature2_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_135
port(
temperature3_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_136
port(
temperature1_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_137
port(
temperature1_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_138
port(
temperature0_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_139
port(
temperature0_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_140
port(
temperature3_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_141
port(
temperature0_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_142
port(
temperature3_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_143
port(
temperature3_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_144
port(
temperature3_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_145
port(
temperature1_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_146
port(
temperature0_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_147
port(
temperature2_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_148
port(
temperature2_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_149
port(
temperature2_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_150
port(
temperature2_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_151
port(
temperature1_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  out std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
begin
A_47_B_C: dr_cell_104 port map (
temperature3_0 => temperature3_11,
ladder_fpga_sc_tdi_c => ladder_fpga_sc_tdi_c,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out => SCAN_OUT,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I_116,
clockDR_0_a2 => clockDR_0_a2);
A_26_D_E: dr_cell_105 port map (
temperature2_0 => temperature2_2,
scan_out => SCAN_OUT_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_1,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I_116,
clockDR_0_a2 => clockDR_0_a2);
A_13_D_E: dr_cell_106 port map (
temperature1_0 => temperature1_1,
scan_out => SCAN_OUT_2,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_3,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I_116,
clockDR_0_a2 => clockDR_0_a2);
A_40_D_E: dr_cell_107 port map (
temperature3_0 => temperature3_4,
scan_out => SCAN_OUT_4,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_5,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I_116,
clockDR_0_a2 => clockDR_0_a2);
A_39_D_E: dr_cell_108 port map (
temperature3_0 => temperature3_3,
scan_out => SCAN_OUT_5,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_6,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I_116,
clockDR_0_a2 => clockDR_0_a2);
A_44_D_E: dr_cell_109 port map (
temperature3_0 => temperature3_8,
scan_out => SCAN_OUT_7,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_8,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I_116,
clockDR_0_a2 => clockDR_0_a2);
A_21_D_E: dr_cell_110 port map (
temperature1_0 => temperature1_9,
scan_out => SCAN_OUT_9,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_10,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I_116,
clockDR_0_a2 => clockDR_0_a2);
A_34_D_E: dr_cell_111 port map (
temperature2_0 => temperature2_10,
scan_out => SCAN_OUT_11,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_12,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I_116,
clockDR_0_a2 => clockDR_0_a2);
A_2_D_E: dr_cell_112 port map (
temperature0_0 => temperature0_2,
scan_out => SCAN_OUT_13,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_14,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I_116,
clockDR_0_a2 => clockDR_0_a2);
A_32_D_E: dr_cell_113 port map (
temperature2_0 => temperature2_8,
scan_out => SCAN_OUT_15,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_16,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I_116,
clockDR_0_a2 => clockDR_0_a2);
A_19_D_E: dr_cell_114 port map (
temperature1_0 => temperature1_7,
scan_out => SCAN_OUT_17,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_18,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I_116,
clockDR_0_a2 => clockDR_0_a2);
A_6_D_E: dr_cell_115 port map (
temperature0_0 => temperature0_6,
scan_out => SCAN_OUT_19,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_20,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I_116,
clockDR_0_a2 => clockDR_0_a2);
A_18_D_E: dr_cell_116 port map (
temperature1_0 => temperature1_6,
scan_out => SCAN_OUT_18,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_21,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I_116,
clockDR_0_a2 => clockDR_0_a2);
A_5_D_E: dr_cell_117 port map (
temperature0_0 => temperature0_5,
scan_out => SCAN_OUT_20,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_22,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I_116,
clockDR_0_a2 => clockDR_0_a2);
A_1_D_E: dr_cell_118 port map (
temperature0_0 => temperature0_1,
scan_out => SCAN_OUT_14,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_23,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I_116,
clockDR_0_a2 => clockDR_0_a2);
A_0_D_E: dr_cell_119 port map (
temperature0_0 => temperature0_0,
scan_out => SCAN_OUT_23,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => scan_out_24,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I_116,
clockDR_0_a2 => clockDR_0_a2);
A_27_D_E: dr_cell_120 port map (
temperature2_0 => temperature2_3,
scan_out => SCAN_OUT_25,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_0,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I_116,
clockDR_0_a2 => clockDR_0_a2);
A_33_D_E: dr_cell_121 port map (
temperature2_0 => temperature2_9,
scan_out => SCAN_OUT_12,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_15,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I_116,
clockDR_0_a2 => clockDR_0_a2);
A_38_D_E: dr_cell_122 port map (
temperature3_0 => temperature3_2,
scan_out => SCAN_OUT_6,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_26,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I_116,
clockDR_0_a2 => clockDR_0_a2);
A_25_D_E: dr_cell_123 port map (
temperature2_0 => temperature2_1,
scan_out => SCAN_OUT_1,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_27,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I_116,
clockDR_0_a2 => clockDR_0_a2);
A_12_D_E: dr_cell_124 port map (
temperature1_0 => temperature1_0,
scan_out => SCAN_OUT_3,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_28,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I_116,
clockDR_0_a2 => clockDR_0_a2);
A_14_D_E: dr_cell_125 port map (
temperature1_0 => temperature1_2,
scan_out => SCAN_OUT_29,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_2,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I_116,
clockDR_0_a2 => clockDR_0_a2);
A_8_D_E: dr_cell_126 port map (
temperature0_0 => temperature0_8,
scan_out => SCAN_OUT_30,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_31,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I_116,
clockDR_0_a2 => clockDR_0_a2);
A_35_D_E: dr_cell_127 port map (
temperature2_0 => temperature2_11,
scan_out => SCAN_OUT_32,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_11,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I_116,
clockDR_0_a2 => clockDR_0_a2);
A_22_D_E: dr_cell_128 port map (
temperature1_0 => temperature1_10,
scan_out => SCAN_OUT_33,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_9,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I_116,
clockDR_0_a2 => clockDR_0_a2);
A_9_D_E: dr_cell_129 port map (
temperature0_0 => temperature0_9,
scan_out => SCAN_OUT_34,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_30,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I_116,
clockDR_0_a2 => clockDR_0_a2);
A_36_D_E: dr_cell_130 port map (
temperature3_0 => temperature3_0,
scan_out => SCAN_OUT_35,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_32,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I_116,
clockDR_0_a2 => clockDR_0_a2);
A_23_D_E: dr_cell_131 port map (
temperature1_0 => temperature1_11,
scan_out => SCAN_OUT_36,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_33,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I_116,
clockDR_0_a2 => clockDR_0_a2);
A_10_D_E: dr_cell_132 port map (
temperature0_0 => temperature0_10,
scan_out => SCAN_OUT_37,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_34,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I_116,
clockDR_0_a2 => clockDR_0_a2);
A_37_D_E: dr_cell_133 port map (
temperature3_0 => temperature3_1,
scan_out => SCAN_OUT_26,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_35,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I_116,
clockDR_0_a2 => clockDR_0_a2);
A_24_D_E: dr_cell_134 port map (
temperature2_0 => temperature2_0,
scan_out => SCAN_OUT_27,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_36,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I_116,
clockDR_0_a2 => clockDR_0_a2);
A_42_D_E: dr_cell_135 port map (
temperature3_0 => temperature3_6,
scan_out => SCAN_OUT_38,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_39,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I_116,
clockDR_0_a2 => clockDR_0_a2);
A_20_D_E: dr_cell_136 port map (
temperature1_0 => temperature1_8,
scan_out => SCAN_OUT_10,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_17,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I_116,
clockDR_0_a2 => clockDR_0_a2);
A_16_D_E: dr_cell_137 port map (
temperature1_0 => temperature1_4,
scan_out => SCAN_OUT_40,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_41,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I_116,
clockDR_0_a2 => clockDR_0_a2);
A_3_D_E: dr_cell_138 port map (
temperature0_0 => temperature0_3,
scan_out => SCAN_OUT_42,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_13,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I_116,
clockDR_0_a2 => clockDR_0_a2);
A_11_D_E: dr_cell_139 port map (
temperature0_0 => temperature0_11,
scan_out => SCAN_OUT_28,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_37,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I_116,
clockDR_0_a2 => clockDR_0_a2);
A_41_D_E: dr_cell_140 port map (
temperature3_0 => temperature3_5,
scan_out => SCAN_OUT_39,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_4,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I_116,
clockDR_0_a2 => clockDR_0_a2);
A_7_D_E: dr_cell_141 port map (
temperature0_0 => temperature0_7,
scan_out => SCAN_OUT_31,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_19,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I_116,
clockDR_0_a2 => clockDR_0_a2);
A_43_D_E: dr_cell_142 port map (
temperature3_0 => temperature3_7,
scan_out => SCAN_OUT_8,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_38,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I_116,
clockDR_0_a2 => clockDR_0_a2);
A_46_D_E: dr_cell_143 port map (
temperature3_0 => temperature3_10,
scan_out => SCAN_OUT,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_43,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I_116,
clockDR_0_a2 => clockDR_0_a2);
A_45_D_E: dr_cell_144 port map (
temperature3_0 => temperature3_9,
scan_out => SCAN_OUT_43,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_7,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I_116,
clockDR_0_a2 => clockDR_0_a2);
A_17_D_E: dr_cell_145 port map (
temperature1_0 => temperature1_5,
scan_out => SCAN_OUT_21,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_40,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I_116,
clockDR_0_a2 => clockDR_0_a2);
A_4_D_E: dr_cell_146 port map (
temperature0_0 => temperature0_4,
scan_out => SCAN_OUT_22,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_42,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I_116,
clockDR_0_a2 => clockDR_0_a2);
A_31_D_E: dr_cell_147 port map (
temperature2_0 => temperature2_7,
scan_out => SCAN_OUT_16,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_44,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I_116,
clockDR_0_a2 => clockDR_0_a2);
A_30_D_E: dr_cell_148 port map (
temperature2_0 => temperature2_6,
scan_out => SCAN_OUT_44,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_45,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I_116,
clockDR_0_a2 => clockDR_0_a2);
A_29_D_E: dr_cell_149 port map (
temperature2_0 => temperature2_5,
scan_out => SCAN_OUT_45,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_46,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I_116,
clockDR_0_a2 => clockDR_0_a2);
A_28_D_E: dr_cell_150 port map (
temperature2_0 => temperature2_4,
scan_out => SCAN_OUT_46,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_25,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I_116,
clockDR_0_a2 => clockDR_0_a2);
A_15_D_E: dr_cell_151 port map (
temperature1_0 => temperature1_3,
scan_out => SCAN_OUT_41,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_29,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I_116,
clockDR_0_a2 => clockDR_0_a2);
GND <= '0';
VCC <= '1';
ladder_fpga_sc_tck_c_i_i <= LADDER_FPGA_SC_TCK_C_I_I_116;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_x_bits_2 is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
G_665 :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
clockDR_0_a2 :  in std_logic;
data_out_0 :  out std_logic;
scan_out_0 :  out std_logic);
end dr_x_bits_2;

architecture beh of dr_x_bits_2 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal SCAN_OUT : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
component dr_cell_0
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
G_665 :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out :  out std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_0_1
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
G_665 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
begin
A_1_B_C: dr_cell_0 port map (
data_out => data_out,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
G_665 => G_665,
ladder_fpga_sc_tdi_c => ladder_fpga_sc_tdi_c,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out => SCAN_OUT,
clockDR_0_a2 => clockDR_0_a2);
A_0_D_E: dr_cell_0_1 port map (
data_out => data_out_0,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
G_665 => G_665,
scan_out => SCAN_OUT,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => scan_out_0,
clockDR_0_a2 => clockDR_0_a2);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS is
port(
ladder_fpga_sc_tdi_c :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
pilotage_n :  in std_logic;
shiftDR :  in std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic;
pilotage_n_0 :  in std_logic;
pilotage_n_1 :  in std_logic;
pilotage_n_2 :  in std_logic;
scan_out_5 :  out std_logic;
pilotage_n_3 :  in std_logic;
pilotage_n_4 :  in std_logic;
pilotage_n_5 :  in std_logic;
pilotage_n_6 :  in std_logic;
pilotage_n_7 :  in std_logic;
pilotage_n_8 :  in std_logic;
pilotage_n_9 :  in std_logic;
pilotage_n_10 :  in std_logic;
pilotage_n_11 :  in std_logic;
pilotage_n_12 :  in std_logic;
pilotage_n_13 :  in std_logic;
pilotage_n_14 :  in std_logic);
end dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS;

architecture beh of dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal SCAN_OUT : std_logic ;
signal SCAN_OUT_0 : std_logic ;
signal SCAN_OUT_1 : std_logic ;
signal SCAN_OUT_2 : std_logic ;
signal SCAN_OUT_3 : std_logic ;
signal SCAN_OUT_4 : std_logic ;
signal SCAN_OUT_6 : std_logic ;
signal SCAN_OUT_7 : std_logic ;
signal SCAN_OUT_8 : std_logic ;
signal SCAN_OUT_9 : std_logic ;
signal SCAN_OUT_10 : std_logic ;
signal SCAN_OUT_11 : std_logic ;
signal SCAN_OUT_12 : std_logic ;
signal SCAN_OUT_13 : std_logic ;
signal SCAN_OUT_14 : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
component dr_cell_88
port(
ladder_fpga_sc_tdi_c :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
pilotage_n :  in std_logic;
shiftDR :  in std_logic;
scan_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_89
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
pilotage_n :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_90
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
pilotage_n :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_91
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
pilotage_n :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_92
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
pilotage_n :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_93
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
pilotage_n :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_94
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
pilotage_n :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_95
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
pilotage_n :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_96
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
pilotage_n :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_97
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
pilotage_n :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_98
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
pilotage_n :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_99
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
pilotage_n :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_100
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
pilotage_n :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_101
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
pilotage_n :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_102
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
pilotage_n :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_103
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
pilotage_n :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
begin
A_15_B_C: dr_cell_88 port map (
ladder_fpga_sc_tdi_c => ladder_fpga_sc_tdi_c,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
pilotage_n => pilotage_n,
shiftDR => shiftDR,
scan_out => SCAN_OUT,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_7_D_E: dr_cell_89 port map (
scan_out => SCAN_OUT_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
pilotage_n => pilotage_n_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_1,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_12_D_E: dr_cell_90 port map (
scan_out => SCAN_OUT_2,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
pilotage_n => pilotage_n_1,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_3,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_0_D_E: dr_cell_91 port map (
scan_out => SCAN_OUT_4,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
pilotage_n => pilotage_n_2,
shiftDR => shiftDR,
scan_out_0 => scan_out_5,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_5_D_E: dr_cell_92 port map (
scan_out => SCAN_OUT_6,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
pilotage_n => pilotage_n_3,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_7,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_1_D_E: dr_cell_93 port map (
scan_out => SCAN_OUT_8,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
pilotage_n => pilotage_n_4,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_4,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_10_D_E: dr_cell_94 port map (
scan_out => SCAN_OUT_9,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
pilotage_n => pilotage_n_5,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_10,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_11_D_E: dr_cell_95 port map (
scan_out => SCAN_OUT_3,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
pilotage_n => pilotage_n_6,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_9,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_13_D_E: dr_cell_96 port map (
scan_out => SCAN_OUT_11,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
pilotage_n => pilotage_n_7,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_2,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_9_D_E: dr_cell_97 port map (
scan_out => SCAN_OUT_10,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
pilotage_n => pilotage_n_8,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_12,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_4_D_E: dr_cell_98 port map (
scan_out => SCAN_OUT_7,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
pilotage_n => pilotage_n_9,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_13,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_2_D_E: dr_cell_99 port map (
scan_out => SCAN_OUT_14,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
pilotage_n => pilotage_n_10,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_8,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_3_D_E: dr_cell_100 port map (
scan_out => SCAN_OUT_13,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
pilotage_n => pilotage_n_11,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_14,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_14_D_E: dr_cell_101 port map (
scan_out => SCAN_OUT,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
pilotage_n => pilotage_n_12,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_11,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_8_D_E: dr_cell_102 port map (
scan_out => SCAN_OUT_12,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
pilotage_n => pilotage_n_13,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_0,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_6_D_E: dr_cell_103 port map (
scan_out => SCAN_OUT_1,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
pilotage_n => pilotage_n_14,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_6,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_662 :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
clockDR_0_a2 :  in std_logic;
data_out_0 :  out std_logic;
data_out_1 :  out std_logic;
data_out_2 :  out std_logic;
scan_out_5 :  out std_logic;
data_out_3 :  out std_logic;
data_out_4 :  out std_logic;
data_out_5 :  out std_logic;
data_out_6 :  out std_logic;
data_out_7 :  out std_logic;
data_out_8 :  out std_logic;
data_out_9 :  out std_logic;
data_out_10 :  out std_logic;
data_out_11 :  out std_logic;
data_out_12 :  out std_logic;
data_out_13 :  out std_logic;
data_out_14 :  out std_logic);
end dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE;

architecture beh of dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal SCAN_OUT : std_logic ;
signal SCAN_OUT_0 : std_logic ;
signal SCAN_OUT_1 : std_logic ;
signal SCAN_OUT_2 : std_logic ;
signal SCAN_OUT_3 : std_logic ;
signal SCAN_OUT_4 : std_logic ;
signal SCAN_OUT_6 : std_logic ;
signal SCAN_OUT_7 : std_logic ;
signal SCAN_OUT_8 : std_logic ;
signal SCAN_OUT_9 : std_logic ;
signal SCAN_OUT_10 : std_logic ;
signal SCAN_OUT_11 : std_logic ;
signal SCAN_OUT_12 : std_logic ;
signal SCAN_OUT_13 : std_logic ;
signal SCAN_OUT_14 : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
component dr_cell_1
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_662 :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out :  out std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_1_1
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_662 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_1_2
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_662 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_1_3
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_662 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_1_4
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_662 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_1_5
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_662 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_1_6
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_662 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_1_7
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_662 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_1_8
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_662 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_1_9
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_662 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_1_10
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_662 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_1_11
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_662 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_1_12
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_662 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_1_13
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_662 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_1_14
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_662 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_1_15
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_662 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
begin
A_15_B_C: dr_cell_1 port map (
data_out => data_out,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
reset_bar => reset_bar,
G_662 => G_662,
ladder_fpga_sc_tdi_c => ladder_fpga_sc_tdi_c,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out => SCAN_OUT,
clockDR_0_a2 => clockDR_0_a2);
A_7_D_E: dr_cell_1_1 port map (
data_out => data_out_0,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
reset_bar => reset_bar,
G_662 => G_662,
scan_out => SCAN_OUT_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_1,
clockDR_0_a2 => clockDR_0_a2);
A_12_D_E: dr_cell_1_2 port map (
data_out => data_out_1,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
reset_bar => reset_bar,
G_662 => G_662,
scan_out => SCAN_OUT_2,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_3,
clockDR_0_a2 => clockDR_0_a2);
A_0_D_E: dr_cell_1_3 port map (
data_out => data_out_2,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
reset_bar => reset_bar,
G_662 => G_662,
scan_out => SCAN_OUT_4,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => scan_out_5,
clockDR_0_a2 => clockDR_0_a2);
A_5_D_E: dr_cell_1_4 port map (
data_out => data_out_3,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
reset_bar => reset_bar,
G_662 => G_662,
scan_out => SCAN_OUT_6,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_7,
clockDR_0_a2 => clockDR_0_a2);
A_1_D_E: dr_cell_1_5 port map (
data_out => data_out_4,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
reset_bar => reset_bar,
G_662 => G_662,
scan_out => SCAN_OUT_8,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_4,
clockDR_0_a2 => clockDR_0_a2);
A_10_D_E: dr_cell_1_6 port map (
data_out => data_out_5,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
reset_bar => reset_bar,
G_662 => G_662,
scan_out => SCAN_OUT_9,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_10,
clockDR_0_a2 => clockDR_0_a2);
A_11_D_E: dr_cell_1_7 port map (
data_out => data_out_6,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
reset_bar => reset_bar,
G_662 => G_662,
scan_out => SCAN_OUT_3,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_9,
clockDR_0_a2 => clockDR_0_a2);
A_13_D_E: dr_cell_1_8 port map (
data_out => data_out_7,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
reset_bar => reset_bar,
G_662 => G_662,
scan_out => SCAN_OUT_11,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_2,
clockDR_0_a2 => clockDR_0_a2);
A_9_D_E: dr_cell_1_9 port map (
data_out => data_out_8,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
reset_bar => reset_bar,
G_662 => G_662,
scan_out => SCAN_OUT_10,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_12,
clockDR_0_a2 => clockDR_0_a2);
A_4_D_E: dr_cell_1_10 port map (
data_out => data_out_9,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
reset_bar => reset_bar,
G_662 => G_662,
scan_out => SCAN_OUT_7,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_13,
clockDR_0_a2 => clockDR_0_a2);
A_2_D_E: dr_cell_1_11 port map (
data_out => data_out_10,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
reset_bar => reset_bar,
G_662 => G_662,
scan_out => SCAN_OUT_14,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_8,
clockDR_0_a2 => clockDR_0_a2);
A_3_D_E: dr_cell_1_12 port map (
data_out => data_out_11,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
reset_bar => reset_bar,
G_662 => G_662,
scan_out => SCAN_OUT_13,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_14,
clockDR_0_a2 => clockDR_0_a2);
A_14_D_E: dr_cell_1_13 port map (
data_out => data_out_12,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
reset_bar => reset_bar,
G_662 => G_662,
scan_out => SCAN_OUT,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_11,
clockDR_0_a2 => clockDR_0_a2);
A_8_D_E: dr_cell_1_14 port map (
data_out => data_out_13,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
reset_bar => reset_bar,
G_662 => G_662,
scan_out => SCAN_OUT_12,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_0,
clockDR_0_a2 => clockDR_0_a2);
A_6_D_E: dr_cell_1_15 port map (
data_out => data_out_14,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
reset_bar => reset_bar,
G_662 => G_662,
scan_out => SCAN_OUT_1,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_6,
clockDR_0_a2 => clockDR_0_a2);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0 is
port(
ff2_0 :  out std_logic;
ff2en :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_14_ret :  out std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
clockDR_0_a2 :  in std_logic;
sc_updateDR_0x09_15 :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic;
ff2_0_0 :  out std_logic;
ff2en_0 :  out std_logic;
sc_updateDR_0x09_13_ret :  out std_logic;
ff2_0_1 :  out std_logic;
ff2en_1 :  out std_logic;
sc_updateDR_0x09_1_ret :  out std_logic;
ff2_0_2 :  out std_logic;
ff2en_2 :  out std_logic;
sc_updateDR_0x09_6_ret :  out std_logic;
ff2_0_3 :  out std_logic;
ff2en_3 :  out std_logic;
sc_updateDR_0x09_3_ret :  out std_logic;
ff2_0_4 :  out std_logic;
ff2en_4 :  out std_logic;
sc_updateDR_0x09_0_ret :  out std_logic;
ff2_0_5 :  out std_logic;
ff2en_5 :  out std_logic;
sc_updateDR_0x09_10_ret :  out std_logic;
ff2_0_6 :  out std_logic;
ff2en_6 :  out std_logic;
sc_updateDR_0x09_7_ret :  out std_logic;
ff2_0_7 :  out std_logic;
ff2en_7 :  out std_logic;
sc_updateDR_0x09_4_ret :  out std_logic;
ff2_0_8 :  out std_logic;
ff2en_8 :  out std_logic;
sc_updateDR_0x09_ret :  out std_logic;
scan_out_12 :  out std_logic;
ff2_0_9 :  out std_logic;
ff2en_9 :  out std_logic;
sc_updateDR_0x09_9_ret :  out std_logic;
ff2_0_10 :  out std_logic;
ff2en_10 :  out std_logic;
sc_updateDR_0x09_11_ret :  out std_logic;
ff2_0_11 :  out std_logic;
ff2en_11 :  out std_logic;
sc_updateDR_0x09_8_ret :  out std_logic;
ff2_0_12 :  out std_logic;
ff2en_12 :  out std_logic;
sc_updateDR_0x09_5_ret :  out std_logic;
ff2_0_13 :  out std_logic;
ff2en_13 :  out std_logic;
sc_updateDR_0x09_2_ret :  out std_logic;
ff2_0_14 :  out std_logic;
ff2en_14 :  out std_logic;
sc_updateDR_0x09_12_ret :  out std_logic);
end dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0;

architecture beh of dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal SCAN_OUT : std_logic ;
signal SCAN_OUT_0 : std_logic ;
signal SCAN_OUT_1 : std_logic ;
signal SCAN_OUT_2 : std_logic ;
signal SCAN_OUT_3 : std_logic ;
signal SCAN_OUT_4 : std_logic ;
signal SCAN_OUT_5 : std_logic ;
signal SCAN_OUT_6 : std_logic ;
signal SCAN_OUT_7 : std_logic ;
signal SCAN_OUT_8 : std_logic ;
signal SCAN_OUT_9 : std_logic ;
signal SCAN_OUT_10 : std_logic ;
signal SCAN_OUT_11 : std_logic ;
signal SCAN_OUT_13 : std_logic ;
signal SCAN_OUT_14 : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
component dr_cell_avec_pulse
port(
ff2_0 :  out std_logic;
ff2en :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_14_ret :  out std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out :  out std_logic;
clockDR_0_a2 :  in std_logic;
sc_updateDR_0x09_15 :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic  );
end component;
component dr_cell_avec_pulse_1
port(
ff2_0 :  out std_logic;
ff2en :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_13_ret :  out std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
sc_updateDR_0x09_15 :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic  );
end component;
component dr_cell_avec_pulse_2
port(
ff2_0 :  out std_logic;
ff2en :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_1_ret :  out std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
sc_updateDR_0x09_15 :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic  );
end component;
component dr_cell_avec_pulse_3
port(
ff2_0 :  out std_logic;
ff2en :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_6_ret :  out std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
sc_updateDR_0x09_15 :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic  );
end component;
component dr_cell_avec_pulse_4
port(
ff2_0 :  out std_logic;
ff2en :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_3_ret :  out std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
sc_updateDR_0x09_15 :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic  );
end component;
component dr_cell_avec_pulse_5
port(
ff2_0 :  out std_logic;
ff2en :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_0_ret :  out std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
sc_updateDR_0x09_15 :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic  );
end component;
component dr_cell_avec_pulse_6
port(
ff2_0 :  out std_logic;
ff2en :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_10_ret :  out std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
sc_updateDR_0x09_15 :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic  );
end component;
component dr_cell_avec_pulse_7
port(
ff2_0 :  out std_logic;
ff2en :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_7_ret :  out std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
sc_updateDR_0x09_15 :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic  );
end component;
component dr_cell_avec_pulse_8
port(
ff2_0 :  out std_logic;
ff2en :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_4_ret :  out std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
sc_updateDR_0x09_15 :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic  );
end component;
component dr_cell_avec_pulse_9
port(
ff2_0 :  out std_logic;
ff2en :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_ret :  out std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
sc_updateDR_0x09_15 :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic  );
end component;
component dr_cell_avec_pulse_10
port(
ff2_0 :  out std_logic;
ff2en :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_9_ret :  out std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
sc_updateDR_0x09_15 :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic  );
end component;
component dr_cell_avec_pulse_11
port(
ff2_0 :  out std_logic;
ff2en :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_11_ret :  out std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
sc_updateDR_0x09_15 :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic  );
end component;
component dr_cell_avec_pulse_12
port(
ff2_0 :  out std_logic;
ff2en :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_8_ret :  out std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
sc_updateDR_0x09_15 :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic  );
end component;
component dr_cell_avec_pulse_13
port(
ff2_0 :  out std_logic;
ff2en :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_5_ret :  out std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
sc_updateDR_0x09_15 :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic  );
end component;
component dr_cell_avec_pulse_14
port(
ff2_0 :  out std_logic;
ff2en :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_2_ret :  out std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
sc_updateDR_0x09_15 :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic  );
end component;
component dr_cell_avec_pulse_15
port(
ff2_0 :  out std_logic;
ff2en :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_12_ret :  out std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
sc_updateDR_0x09_15 :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic  );
end component;
begin
A_15_B_C: dr_cell_avec_pulse port map (
ff2_0 => ff2_0,
ff2en => ff2en,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
sc_updateDR_0x09_14_ret => sc_updateDR_0x09_14_ret,
ladder_fpga_sc_tdi_c => ladder_fpga_sc_tdi_c,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out => SCAN_OUT,
clockDR_0_a2 => clockDR_0_a2,
sc_updateDR_0x09_15 => sc_updateDR_0x09_15,
sc_updateDR_0x09_0_0_g0 => sc_updateDR_0x09_0_0_g0);
A_14_D_E: dr_cell_avec_pulse_1 port map (
ff2_0 => ff2_0_0,
ff2en => ff2en_0,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
sc_updateDR_0x09_13_ret => sc_updateDR_0x09_13_ret,
scan_out => SCAN_OUT,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_0,
clockDR_0_a2 => clockDR_0_a2,
sc_updateDR_0x09_15 => sc_updateDR_0x09_15,
sc_updateDR_0x09_0_0_g0 => sc_updateDR_0x09_0_0_g0);
A_2_D_E: dr_cell_avec_pulse_2 port map (
ff2_0 => ff2_0_1,
ff2en => ff2en_1,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
sc_updateDR_0x09_1_ret => sc_updateDR_0x09_1_ret,
scan_out => SCAN_OUT_1,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_2,
clockDR_0_a2 => clockDR_0_a2,
sc_updateDR_0x09_15 => sc_updateDR_0x09_15,
sc_updateDR_0x09_0_0_g0 => sc_updateDR_0x09_0_0_g0);
A_7_D_E: dr_cell_avec_pulse_3 port map (
ff2_0 => ff2_0_2,
ff2en => ff2en_2,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
sc_updateDR_0x09_6_ret => sc_updateDR_0x09_6_ret,
scan_out => SCAN_OUT_3,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_4,
clockDR_0_a2 => clockDR_0_a2,
sc_updateDR_0x09_15 => sc_updateDR_0x09_15,
sc_updateDR_0x09_0_0_g0 => sc_updateDR_0x09_0_0_g0);
A_4_D_E: dr_cell_avec_pulse_4 port map (
ff2_0 => ff2_0_3,
ff2en => ff2en_3,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
sc_updateDR_0x09_3_ret => sc_updateDR_0x09_3_ret,
scan_out => SCAN_OUT_5,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_6,
clockDR_0_a2 => clockDR_0_a2,
sc_updateDR_0x09_15 => sc_updateDR_0x09_15,
sc_updateDR_0x09_0_0_g0 => sc_updateDR_0x09_0_0_g0);
A_1_D_E: dr_cell_avec_pulse_5 port map (
ff2_0 => ff2_0_4,
ff2en => ff2en_4,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
sc_updateDR_0x09_0_ret => sc_updateDR_0x09_0_ret,
scan_out => SCAN_OUT_2,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_7,
clockDR_0_a2 => clockDR_0_a2,
sc_updateDR_0x09_15 => sc_updateDR_0x09_15,
sc_updateDR_0x09_0_0_g0 => sc_updateDR_0x09_0_0_g0);
A_11_D_E: dr_cell_avec_pulse_6 port map (
ff2_0 => ff2_0_5,
ff2en => ff2en_5,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
sc_updateDR_0x09_10_ret => sc_updateDR_0x09_10_ret,
scan_out => SCAN_OUT_8,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_9,
clockDR_0_a2 => clockDR_0_a2,
sc_updateDR_0x09_15 => sc_updateDR_0x09_15,
sc_updateDR_0x09_0_0_g0 => sc_updateDR_0x09_0_0_g0);
A_8_D_E: dr_cell_avec_pulse_7 port map (
ff2_0 => ff2_0_6,
ff2en => ff2en_6,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
sc_updateDR_0x09_7_ret => sc_updateDR_0x09_7_ret,
scan_out => SCAN_OUT_10,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_3,
clockDR_0_a2 => clockDR_0_a2,
sc_updateDR_0x09_15 => sc_updateDR_0x09_15,
sc_updateDR_0x09_0_0_g0 => sc_updateDR_0x09_0_0_g0);
A_5_D_E: dr_cell_avec_pulse_8 port map (
ff2_0 => ff2_0_7,
ff2en => ff2en_7,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
sc_updateDR_0x09_4_ret => sc_updateDR_0x09_4_ret,
scan_out => SCAN_OUT_11,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_5,
clockDR_0_a2 => clockDR_0_a2,
sc_updateDR_0x09_15 => sc_updateDR_0x09_15,
sc_updateDR_0x09_0_0_g0 => sc_updateDR_0x09_0_0_g0);
A_0_D_E: dr_cell_avec_pulse_9 port map (
ff2_0 => ff2_0_8,
ff2en => ff2en_8,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
sc_updateDR_0x09_ret => sc_updateDR_0x09_ret,
scan_out => SCAN_OUT_7,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => scan_out_12,
clockDR_0_a2 => clockDR_0_a2,
sc_updateDR_0x09_15 => sc_updateDR_0x09_15,
sc_updateDR_0x09_0_0_g0 => sc_updateDR_0x09_0_0_g0);
A_10_D_E: dr_cell_avec_pulse_10 port map (
ff2_0 => ff2_0_9,
ff2en => ff2en_9,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
sc_updateDR_0x09_9_ret => sc_updateDR_0x09_9_ret,
scan_out => SCAN_OUT_9,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_13,
clockDR_0_a2 => clockDR_0_a2,
sc_updateDR_0x09_15 => sc_updateDR_0x09_15,
sc_updateDR_0x09_0_0_g0 => sc_updateDR_0x09_0_0_g0);
A_12_D_E: dr_cell_avec_pulse_11 port map (
ff2_0 => ff2_0_10,
ff2en => ff2en_10,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
sc_updateDR_0x09_11_ret => sc_updateDR_0x09_11_ret,
scan_out => SCAN_OUT_14,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_8,
clockDR_0_a2 => clockDR_0_a2,
sc_updateDR_0x09_15 => sc_updateDR_0x09_15,
sc_updateDR_0x09_0_0_g0 => sc_updateDR_0x09_0_0_g0);
A_9_D_E: dr_cell_avec_pulse_12 port map (
ff2_0 => ff2_0_11,
ff2en => ff2en_11,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
sc_updateDR_0x09_8_ret => sc_updateDR_0x09_8_ret,
scan_out => SCAN_OUT_13,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_10,
clockDR_0_a2 => clockDR_0_a2,
sc_updateDR_0x09_15 => sc_updateDR_0x09_15,
sc_updateDR_0x09_0_0_g0 => sc_updateDR_0x09_0_0_g0);
A_6_D_E: dr_cell_avec_pulse_13 port map (
ff2_0 => ff2_0_12,
ff2en => ff2en_12,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
sc_updateDR_0x09_5_ret => sc_updateDR_0x09_5_ret,
scan_out => SCAN_OUT_4,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_11,
clockDR_0_a2 => clockDR_0_a2,
sc_updateDR_0x09_15 => sc_updateDR_0x09_15,
sc_updateDR_0x09_0_0_g0 => sc_updateDR_0x09_0_0_g0);
A_3_D_E: dr_cell_avec_pulse_14 port map (
ff2_0 => ff2_0_13,
ff2en => ff2en_13,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
sc_updateDR_0x09_2_ret => sc_updateDR_0x09_2_ret,
scan_out => SCAN_OUT_6,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_1,
clockDR_0_a2 => clockDR_0_a2,
sc_updateDR_0x09_15 => sc_updateDR_0x09_15,
sc_updateDR_0x09_0_0_g0 => sc_updateDR_0x09_0_0_g0);
A_13_D_E: dr_cell_avec_pulse_15 port map (
ff2_0 => ff2_0_14,
ff2en => ff2en_14,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
sc_updateDR_0x09_12_ret => sc_updateDR_0x09_12_ret,
scan_out => SCAN_OUT_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_14,
clockDR_0_a2 => clockDR_0_a2,
sc_updateDR_0x09_15 => sc_updateDR_0x09_15,
sc_updateDR_0x09_0_0_g0 => sc_updateDR_0x09_0_0_g0);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity mux_2_1 is
port(
z_x :  out std_logic;
scan_out :  in std_logic;
shiftIR :  in std_logic;
dr_scan_out_31 :  in std_logic);
end mux_2_1;

architecture beh of mux_2_1 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal GND : std_logic ;
signal VCC : std_logic ;
begin
Z_X_Z6: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011100010111000")
port map (
combout => z_x,
dataa => scan_out,
datab => shiftIR,
datac => dr_scan_out_31);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity mux_tdo is
port(
scan_out :  in std_logic;
data_out :  in std_logic;
data_out_0 :  in std_logic;
scan_out_0 :  in std_logic;
scan_out_1 :  in std_logic;
scan_out_2 :  in std_logic;
scan_out_3 :  in std_logic;
scan_out_4 :  in std_logic;
scan_out_5 :  in std_logic;
data_out_1 :  in std_logic;
data_out_1_0 :  in std_logic;
data_out_2 :  in std_logic;
dr_scan_out_31 :  out std_logic;
data_out_3 :  in std_logic;
scan_out_6 :  in std_logic;
scan_out_7 :  in std_logic;
scan_out_8 :  in std_logic;
scan_out_9 :  in std_logic;
scan_out_10 :  in std_logic;
scan_out_11 :  in std_logic);
end mux_tdo;

architecture beh of mux_tdo is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DR_SCAN_OUT_3 : std_logic ;
signal DR_SCAN_OUT_6 : std_logic ;
signal DR_SCAN_OUT_10 : std_logic ;
signal DR_SCAN_OUT_13 : std_logic ;
signal DR_SCAN_OUT_13_A_X : std_logic ;
signal DR_SCAN_OUT_18 : std_logic ;
signal DR_SCAN_OUT_18_A_X : std_logic ;
signal DR_SCAN_OUT_21_A : std_logic ;
signal DR_SCAN_OUT_21 : std_logic ;
signal DR_SCAN_OUT_25 : std_logic ;
signal DR_SCAN_OUT_25_A_X : std_logic ;
signal DR_SCAN_OUT_22 : std_logic ;
signal DR_SCAN_OUT_29 : std_logic ;
signal DR_SCAN_OUT_15_A : std_logic ;
signal DR_SCAN_OUT_15 : std_logic ;
signal DR_SCAN_OUT_30 : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
begin
DR_SCAN_OUT_3_Z38: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111101100001000")
port map (
combout => DR_SCAN_OUT_3,
dataa => scan_out,
datab => data_out,
datac => data_out_0,
datad => scan_out_0);
DR_SCAN_OUT_6_Z39: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111000000010")
port map (
combout => DR_SCAN_OUT_6,
dataa => scan_out_1,
datab => data_out,
datac => data_out_0,
datad => scan_out_0);
DR_SCAN_OUT_10_Z40: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111000000010")
port map (
combout => DR_SCAN_OUT_10,
dataa => scan_out_2,
datab => data_out,
datac => data_out_0,
datad => scan_out_0);
DR_SCAN_OUT_13_Z41: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000110110001101")
port map (
combout => DR_SCAN_OUT_13,
dataa => data_out_0,
datab => scan_out_0,
datac => DR_SCAN_OUT_13_A_X);
DR_SCAN_OUT_18_Z42: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000110110001101")
port map (
combout => DR_SCAN_OUT_18,
dataa => data_out_0,
datab => scan_out_0,
datac => DR_SCAN_OUT_18_A_X);
DR_SCAN_OUT_21_A_Z43: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011010100001111")
port map (
combout => DR_SCAN_OUT_21_A,
dataa => scan_out_3,
datab => scan_out_4,
datac => data_out_0,
datad => data_out);
DR_SCAN_OUT_21_Z44: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010001011111100")
port map (
combout => DR_SCAN_OUT_21,
dataa => scan_out_5,
datab => data_out,
datac => scan_out_0,
datad => DR_SCAN_OUT_21_A);
DR_SCAN_OUT_25_Z45: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000110110001101")
port map (
combout => DR_SCAN_OUT_25,
dataa => data_out_0,
datab => scan_out_0,
datac => DR_SCAN_OUT_25_A_X);
DR_SCAN_OUT_22_Z46: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100011011000")
port map (
combout => DR_SCAN_OUT_22,
dataa => data_out_1,
datab => DR_SCAN_OUT_21,
datac => DR_SCAN_OUT_18);
DR_SCAN_OUT_29_Z47: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111001011010000")
port map (
combout => DR_SCAN_OUT_29,
dataa => data_out_1_0,
datab => data_out_1,
datac => scan_out_0,
datad => DR_SCAN_OUT_25);
DR_SCAN_OUT_15_A_Z48: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001010110011101")
port map (
combout => DR_SCAN_OUT_15_A,
dataa => data_out_1,
datab => data_out_2,
datac => DR_SCAN_OUT_10,
datad => DR_SCAN_OUT_13);
DR_SCAN_OUT_15_Z49: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0101000011101110")
port map (
combout => DR_SCAN_OUT_15,
dataa => data_out_2,
datab => DR_SCAN_OUT_6,
datac => DR_SCAN_OUT_3,
datad => DR_SCAN_OUT_15_A);
DR_SCAN_OUT_30_Z50: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111001011010000")
port map (
combout => DR_SCAN_OUT_30,
dataa => data_out_1_0,
datab => data_out_2,
datac => DR_SCAN_OUT_29,
datad => DR_SCAN_OUT_22);
DR_SCAN_OUT_31_Z51: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111110100100000")
port map (
combout => dr_scan_out_31,
dataa => data_out_1_0,
datab => data_out_3,
datac => DR_SCAN_OUT_15,
datad => DR_SCAN_OUT_30);
DR_SCAN_OUT_25_A_X_Z52: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0101001101010011")
port map (
combout => DR_SCAN_OUT_25_A_X,
dataa => scan_out_6,
datab => scan_out_7,
datac => data_out);
DR_SCAN_OUT_18_A_X_Z53: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0101001101010011")
port map (
combout => DR_SCAN_OUT_18_A_X,
dataa => scan_out_8,
datab => scan_out_9,
datac => data_out);
DR_SCAN_OUT_13_A_X_Z54: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0101001101010011")
port map (
combout => DR_SCAN_OUT_13_A_X,
dataa => scan_out_10,
datab => scan_out_11,
datac => data_out);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_x_bits_init_20 is
port(
ladder_fpga_sc_tck_c_i_i :  in std_logic;
G_656 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
shiftDR :  in std_logic;
clockDR_0_a2 :  in std_logic;
data_out_4 :  out std_logic;
data_out :  out std_logic;
reset_bar :  in std_logic;
data_out_4_0 :  out std_logic;
data_out_0 :  out std_logic;
data_out_2 :  out std_logic;
data_out_3 :  out std_logic;
data_out_4_1 :  out std_logic;
data_out_5 :  out std_logic;
data_out_6 :  out std_logic;
data_out_4_2 :  out std_logic;
data_out_4_3 :  out std_logic;
data_out_4_4 :  out std_logic;
data_out_4_5 :  out std_logic;
data_out_7 :  out std_logic;
data_out_8 :  out std_logic;
data_out_9 :  out std_logic;
scan_out_18 :  out std_logic;
data_out_4_6 :  out std_logic;
data_out_4_7 :  out std_logic;
data_out_4_8 :  out std_logic;
data_out_10 :  out std_logic);
end dr_x_bits_init_20;

architecture beh of dr_x_bits_init_20 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal SCAN_OUT : std_logic ;
signal DATA_OUT_1 : std_logic ;
signal SCAN_OUT_0 : std_logic ;
signal SCAN_OUT_1 : std_logic ;
signal SCAN_OUT_2 : std_logic ;
signal SCAN_OUT_3 : std_logic ;
signal SCAN_OUT_4 : std_logic ;
signal SCAN_OUT_5 : std_logic ;
signal SCAN_OUT_6 : std_logic ;
signal SCAN_OUT_7 : std_logic ;
signal SCAN_OUT_8 : std_logic ;
signal SCAN_OUT_9 : std_logic ;
signal SCAN_OUT_10 : std_logic ;
signal SCAN_OUT_11 : std_logic ;
signal SCAN_OUT_12 : std_logic ;
signal SCAN_OUT_13 : std_logic ;
signal SCAN_OUT_14 : std_logic ;
signal SCAN_OUT_15 : std_logic ;
signal SCAN_OUT_16 : std_logic ;
signal SCAN_OUT_17 : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
component dr_cell_2
port(
ladder_fpga_sc_tck_c_i_i :  in std_logic;
G_656 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
shiftDR :  in std_logic;
scan_out :  out std_logic;
clockDR_0_a2 :  in std_logic;
data_out_4 :  out std_logic;
data_out_1 :  in std_logic  );
end component;
component dr_cell_2_1
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_656 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_2_2
port(
ladder_fpga_sc_tck_c_i_i :  in std_logic;
G_656 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
scan_out :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
data_out_4 :  out std_logic;
data_out_1 :  in std_logic  );
end component;
component dr_cell_2_3
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_656 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_2_4
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_656 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_2_5
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_656 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_2_6
port(
ladder_fpga_sc_tck_c_i_i :  in std_logic;
G_656 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
scan_out :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
data_out_4 :  out std_logic;
data_out_1 :  in std_logic  );
end component;
component dr_cell_2_7
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_656 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_2_8
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_656 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_2_9
port(
ladder_fpga_sc_tck_c_i_i :  in std_logic;
G_656 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
scan_out :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
data_out_4 :  out std_logic;
data_out_1 :  in std_logic  );
end component;
component dr_cell_2_10
port(
ladder_fpga_sc_tck_c_i_i :  in std_logic;
G_656 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
scan_out :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
data_out_4 :  out std_logic;
data_out_1 :  in std_logic  );
end component;
component dr_cell_2_11
port(
ladder_fpga_sc_tck_c_i_i :  in std_logic;
G_656 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
scan_out :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
data_out_4 :  out std_logic;
data_out_1 :  in std_logic  );
end component;
component dr_cell_2_12
port(
ladder_fpga_sc_tck_c_i_i :  in std_logic;
G_656 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
scan_out :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
data_out_4 :  out std_logic;
data_out_1 :  in std_logic  );
end component;
component dr_cell_2_13
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_656 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_2_14
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_656 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_2_15
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_656 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_2_16
port(
data_out_1 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_656 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
scan_out :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
data_out_4 :  out std_logic  );
end component;
component dr_cell_2_17
port(
ladder_fpga_sc_tck_c_i_i :  in std_logic;
G_656 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
scan_out :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
data_out_4 :  out std_logic;
data_out_1 :  in std_logic  );
end component;
component dr_cell_2_18
port(
ladder_fpga_sc_tck_c_i_i :  in std_logic;
G_656 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
scan_out :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
data_out_4 :  out std_logic;
data_out_1 :  in std_logic  );
end component;
component dr_cell_2_19
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_656 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
begin
A_19_B_C: dr_cell_2 port map (
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
G_656 => G_656,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tdi_c => ladder_fpga_sc_tdi_c,
shiftDR => shiftDR,
scan_out => SCAN_OUT,
clockDR_0_a2 => clockDR_0_a2,
data_out_4 => data_out_4,
data_out_1 => DATA_OUT_1);
A_12_D_E: dr_cell_2_1 port map (
data_out => data_out,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
reset_bar => reset_bar,
G_656 => G_656,
scan_out => SCAN_OUT_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_1,
clockDR_0_a2 => clockDR_0_a2);
A_17_D_E: dr_cell_2_2 port map (
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
G_656 => G_656,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
scan_out => SCAN_OUT_2,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_3,
clockDR_0_a2 => clockDR_0_a2,
data_out_4 => data_out_4_0,
data_out_1 => DATA_OUT_1);
A_7_D_E: dr_cell_2_3 port map (
data_out => data_out_0,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
reset_bar => reset_bar,
G_656 => G_656,
scan_out => SCAN_OUT_4,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_5,
clockDR_0_a2 => clockDR_0_a2);
A_5_D_E: dr_cell_2_4 port map (
data_out => data_out_2,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
reset_bar => reset_bar,
G_656 => G_656,
scan_out => SCAN_OUT_6,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_7,
clockDR_0_a2 => clockDR_0_a2);
A_1_D_E: dr_cell_2_5 port map (
data_out => data_out_3,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
reset_bar => reset_bar,
G_656 => G_656,
scan_out => SCAN_OUT_8,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_9,
clockDR_0_a2 => clockDR_0_a2);
A_15_D_E: dr_cell_2_6 port map (
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
G_656 => G_656,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
scan_out => SCAN_OUT_10,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_11,
clockDR_0_a2 => clockDR_0_a2,
data_out_4 => data_out_4_1,
data_out_1 => DATA_OUT_1);
A_10_D_E: dr_cell_2_7 port map (
data_out => data_out_5,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
reset_bar => reset_bar,
G_656 => G_656,
scan_out => SCAN_OUT_12,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_13,
clockDR_0_a2 => clockDR_0_a2);
A_14_D_E: dr_cell_2_8 port map (
data_out => data_out_6,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
reset_bar => reset_bar,
G_656 => G_656,
scan_out => SCAN_OUT_11,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_14,
clockDR_0_a2 => clockDR_0_a2);
A_8_D_E: dr_cell_2_9 port map (
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
G_656 => G_656,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
scan_out => SCAN_OUT_15,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_4,
clockDR_0_a2 => clockDR_0_a2,
data_out_4 => data_out_4_2,
data_out_1 => DATA_OUT_1);
A_4_D_E: dr_cell_2_10 port map (
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
G_656 => G_656,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
scan_out => SCAN_OUT_7,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_16,
clockDR_0_a2 => clockDR_0_a2,
data_out_4 => data_out_4_3,
data_out_1 => DATA_OUT_1);
A_13_D_E: dr_cell_2_11 port map (
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
G_656 => G_656,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
scan_out => SCAN_OUT_14,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_0,
clockDR_0_a2 => clockDR_0_a2,
data_out_4 => data_out_4_4,
data_out_1 => DATA_OUT_1);
A_6_D_E: dr_cell_2_12 port map (
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
G_656 => G_656,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
scan_out => SCAN_OUT_5,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_6,
clockDR_0_a2 => clockDR_0_a2,
data_out_4 => data_out_4_5,
data_out_1 => DATA_OUT_1);
A_18_D_E: dr_cell_2_13 port map (
data_out => data_out_7,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
reset_bar => reset_bar,
G_656 => G_656,
scan_out => SCAN_OUT,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_2,
clockDR_0_a2 => clockDR_0_a2);
A_9_D_E: dr_cell_2_14 port map (
data_out => data_out_8,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
reset_bar => reset_bar,
G_656 => G_656,
scan_out => SCAN_OUT_13,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_15,
clockDR_0_a2 => clockDR_0_a2);
A_3_D_E: dr_cell_2_15 port map (
data_out => data_out_9,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
reset_bar => reset_bar,
G_656 => G_656,
scan_out => SCAN_OUT_16,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_17,
clockDR_0_a2 => clockDR_0_a2);
A_0_D_E: dr_cell_2_16 port map (
data_out_1 => DATA_OUT_1,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
reset_bar => reset_bar,
G_656 => G_656,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
scan_out => SCAN_OUT_9,
shiftDR => shiftDR,
scan_out_0 => scan_out_18,
clockDR_0_a2 => clockDR_0_a2,
data_out_4 => data_out_4_6);
A_2_D_E: dr_cell_2_17 port map (
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
G_656 => G_656,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
scan_out => SCAN_OUT_17,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_8,
clockDR_0_a2 => clockDR_0_a2,
data_out_4 => data_out_4_7,
data_out_1 => DATA_OUT_1);
A_11_D_E: dr_cell_2_18 port map (
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
G_656 => G_656,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
scan_out => SCAN_OUT_1,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_12,
clockDR_0_a2 => clockDR_0_a2,
data_out_4 => data_out_4_8,
data_out_1 => DATA_OUT_1);
A_16_D_E: dr_cell_2_19 port map (
data_out => data_out_10,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
reset_bar => reset_bar,
G_656 => G_656,
scan_out => SCAN_OUT_3,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_10,
clockDR_0_a2 => clockDR_0_a2);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_x_bits_init_16 is
port(
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_653 :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
clockDR_0_a2 :  in std_logic;
data_out :  out std_logic;
data_out_0 :  out std_logic;
scan_out_5 :  out std_logic;
data_out_1 :  out std_logic;
data_out_2 :  out std_logic;
data_out_3 :  out std_logic;
data_out_4 :  out std_logic;
data_out_5 :  out std_logic;
data_out_6 :  out std_logic;
level_shifter_dac_load :  out std_logic);
end dr_x_bits_init_16;

architecture beh of dr_x_bits_init_16 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal SCAN_OUT : std_logic ;
signal SCAN_OUT_0 : std_logic ;
signal SCAN_OUT_1 : std_logic ;
signal SCAN_OUT_2 : std_logic ;
signal SCAN_OUT_3 : std_logic ;
signal SCAN_OUT_4 : std_logic ;
signal SCAN_OUT_6 : std_logic ;
signal SCAN_OUT_7 : std_logic ;
signal SCAN_OUT_8 : std_logic ;
signal SCAN_OUT_9 : std_logic ;
signal SCAN_OUT_10 : std_logic ;
signal SCAN_OUT_11 : std_logic ;
signal SCAN_OUT_12 : std_logic ;
signal SCAN_OUT_13 : std_logic ;
signal SCAN_OUT_14 : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
component dr_cell_3
port(
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_653 :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out :  out std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_3_1
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_653 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_3_2
port(
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_653 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_3_3
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_653 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_3_4
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_653 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_3_5
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_653 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_3_6
port(
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_653 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_3_7
port(
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_653 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_3_8
port(
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_653 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_3_9
port(
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_653 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_3_10
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_653 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_3_11
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_653 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_3_12
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_653 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_3_13
port(
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_653 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_3_14
port(
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_653 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_3_15
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_653 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
level_shifter_dac_load :  out std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
begin
A_15_B_C: dr_cell_3 port map (
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
reset_bar => reset_bar,
G_653 => G_653,
ladder_fpga_sc_tdi_c => ladder_fpga_sc_tdi_c,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out => SCAN_OUT,
clockDR_0_a2 => clockDR_0_a2);
A_7_D_E: dr_cell_3_1 port map (
data_out => data_out,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
reset_bar => reset_bar,
G_653 => G_653,
scan_out => SCAN_OUT_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_1,
clockDR_0_a2 => clockDR_0_a2);
A_12_D_E: dr_cell_3_2 port map (
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
reset_bar => reset_bar,
G_653 => G_653,
scan_out => SCAN_OUT_2,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_3,
clockDR_0_a2 => clockDR_0_a2);
A_0_D_E: dr_cell_3_3 port map (
data_out => data_out_0,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
reset_bar => reset_bar,
G_653 => G_653,
scan_out => SCAN_OUT_4,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => scan_out_5,
clockDR_0_a2 => clockDR_0_a2);
A_5_D_E: dr_cell_3_4 port map (
data_out => data_out_1,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
reset_bar => reset_bar,
G_653 => G_653,
scan_out => SCAN_OUT_6,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_7,
clockDR_0_a2 => clockDR_0_a2);
A_1_D_E: dr_cell_3_5 port map (
data_out => data_out_2,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
reset_bar => reset_bar,
G_653 => G_653,
scan_out => SCAN_OUT_8,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_4,
clockDR_0_a2 => clockDR_0_a2);
A_10_D_E: dr_cell_3_6 port map (
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
reset_bar => reset_bar,
G_653 => G_653,
scan_out => SCAN_OUT_9,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_10,
clockDR_0_a2 => clockDR_0_a2);
A_11_D_E: dr_cell_3_7 port map (
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
reset_bar => reset_bar,
G_653 => G_653,
scan_out => SCAN_OUT_3,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_9,
clockDR_0_a2 => clockDR_0_a2);
A_13_D_E: dr_cell_3_8 port map (
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
reset_bar => reset_bar,
G_653 => G_653,
scan_out => SCAN_OUT_11,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_2,
clockDR_0_a2 => clockDR_0_a2);
A_9_D_E: dr_cell_3_9 port map (
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
reset_bar => reset_bar,
G_653 => G_653,
scan_out => SCAN_OUT_10,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_12,
clockDR_0_a2 => clockDR_0_a2);
A_4_D_E: dr_cell_3_10 port map (
data_out => data_out_3,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
reset_bar => reset_bar,
G_653 => G_653,
scan_out => SCAN_OUT_7,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_13,
clockDR_0_a2 => clockDR_0_a2);
A_2_D_E: dr_cell_3_11 port map (
data_out => data_out_4,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
reset_bar => reset_bar,
G_653 => G_653,
scan_out => SCAN_OUT_14,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_8,
clockDR_0_a2 => clockDR_0_a2);
A_3_D_E: dr_cell_3_12 port map (
data_out => data_out_5,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
reset_bar => reset_bar,
G_653 => G_653,
scan_out => SCAN_OUT_13,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_14,
clockDR_0_a2 => clockDR_0_a2);
A_14_D_E: dr_cell_3_13 port map (
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
reset_bar => reset_bar,
G_653 => G_653,
scan_out => SCAN_OUT,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_11,
clockDR_0_a2 => clockDR_0_a2);
A_8_D_E: dr_cell_3_14 port map (
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
reset_bar => reset_bar,
G_653 => G_653,
scan_out => SCAN_OUT_12,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_0,
clockDR_0_a2 => clockDR_0_a2);
A_6_D_E: dr_cell_3_15 port map (
data_out => data_out_6,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
reset_bar => reset_bar,
G_653 => G_653,
scan_out => SCAN_OUT_1,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
level_shifter_dac_load => level_shifter_dac_load,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_6,
clockDR_0_a2 => clockDR_0_a2);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_x_bits_init_24 is
port(
ladder_fpga_sc_tck_c_i_i :  in std_logic;
G_650 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
shiftDR :  in std_logic;
clockDR_0_a2 :  in std_logic;
un83_roboclock_adc_phase_in :  out std_logic;
data_out_0 :  out std_logic;
un72_roboclock_adc_phase_in :  out std_logic;
data_out_3 :  out std_logic;
un61_roboclock_adc_phase_in :  out std_logic;
data_out_5 :  out std_logic;
un50_roboclock_adc_phase_in :  out std_logic;
data_out_7 :  out std_logic;
un39_roboclock_adc_phase_in :  out std_logic;
data_out_9 :  out std_logic;
un28_roboclock_adc_phase_in :  out std_logic;
data_out_11 :  out std_logic;
un17_roboclock_adc_phase_in :  out std_logic;
data_out_13 :  out std_logic;
un6_roboclock_adc_phase_in :  out std_logic;
data_out_15 :  out std_logic;
un41_roboclock_horloge40_phase_in :  out std_logic;
data_out_17 :  out std_logic;
un30_roboclock_horloge40_phase_in :  out std_logic;
data_out_19 :  out std_logic;
un19_roboclock_horloge40_phase_in :  out std_logic;
data_out_21 :  out std_logic;
un8_roboclock_horloge40_phase_in :  out std_logic;
data_out_22 :  out std_logic;
reset_bar :  in std_logic;
scan_out_17 :  out std_logic);
end dr_x_bits_init_24;

architecture beh of dr_x_bits_init_24 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal SCAN_OUT : std_logic ;
signal DATA_OUT_1 : std_logic ;
signal DATA_OUT : std_logic ;
signal DATA_OUT_33 : std_logic ;
signal DATA_OUT_2 : std_logic ;
signal DATA_OUT_34 : std_logic ;
signal DATA_OUT_4 : std_logic ;
signal DATA_OUT_35 : std_logic ;
signal DATA_OUT_6 : std_logic ;
signal DATA_OUT_36 : std_logic ;
signal DATA_OUT_8 : std_logic ;
signal DATA_OUT_37 : std_logic ;
signal DATA_OUT_10 : std_logic ;
signal DATA_OUT_38 : std_logic ;
signal DATA_OUT_12 : std_logic ;
signal DATA_OUT_39 : std_logic ;
signal DATA_OUT_14 : std_logic ;
signal DATA_OUT_40 : std_logic ;
signal DATA_OUT_16 : std_logic ;
signal DATA_OUT_41 : std_logic ;
signal DATA_OUT_18 : std_logic ;
signal DATA_OUT_42 : std_logic ;
signal DATA_OUT_20 : std_logic ;
signal DATA_OUT_43 : std_logic ;
signal DATA_OUT_44 : std_logic ;
signal SCAN_OUT_0 : std_logic ;
signal SCAN_OUT_1 : std_logic ;
signal SCAN_OUT_2 : std_logic ;
signal SCAN_OUT_3 : std_logic ;
signal SCAN_OUT_4 : std_logic ;
signal SCAN_OUT_5 : std_logic ;
signal SCAN_OUT_6 : std_logic ;
signal SCAN_OUT_7 : std_logic ;
signal SCAN_OUT_8 : std_logic ;
signal SCAN_OUT_9 : std_logic ;
signal SCAN_OUT_10 : std_logic ;
signal SCAN_OUT_11 : std_logic ;
signal SCAN_OUT_12 : std_logic ;
signal SCAN_OUT_13 : std_logic ;
signal SCAN_OUT_14 : std_logic ;
signal SCAN_OUT_15 : std_logic ;
signal SCAN_OUT_16 : std_logic ;
signal SCAN_OUT_18 : std_logic ;
signal SCAN_OUT_19 : std_logic ;
signal SCAN_OUT_20 : std_logic ;
signal SCAN_OUT_21 : std_logic ;
signal SCAN_OUT_22 : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
component dr_cell_4
port(
ladder_fpga_sc_tck_c_i_i :  in std_logic;
G_650 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
shiftDR :  in std_logic;
scan_out :  out std_logic;
clockDR_0_a2 :  in std_logic;
data_out_1 :  in std_logic;
un83_roboclock_adc_phase_in :  out std_logic;
data_out_0 :  in std_logic;
data_out_2 :  in std_logic;
un72_roboclock_adc_phase_in :  out std_logic;
data_out_3 :  in std_logic;
data_out_5 :  in std_logic;
un61_roboclock_adc_phase_in :  out std_logic;
data_out_6 :  in std_logic;
data_out_7 :  in std_logic;
un50_roboclock_adc_phase_in :  out std_logic;
data_out_8 :  in std_logic;
data_out_9 :  in std_logic;
un39_roboclock_adc_phase_in :  out std_logic;
data_out_10 :  in std_logic;
data_out_11 :  in std_logic;
un28_roboclock_adc_phase_in :  out std_logic;
data_out_12 :  in std_logic;
data_out_13 :  in std_logic;
un17_roboclock_adc_phase_in :  out std_logic;
data_out_14 :  in std_logic;
data_out_15 :  in std_logic;
un6_roboclock_adc_phase_in :  out std_logic;
data_out_16 :  in std_logic;
data_out_17 :  in std_logic;
un41_roboclock_horloge40_phase_in :  out std_logic;
data_out_18 :  in std_logic;
data_out_19 :  in std_logic;
un30_roboclock_horloge40_phase_in :  out std_logic;
data_out_20 :  in std_logic;
data_out_21 :  in std_logic;
un19_roboclock_horloge40_phase_in :  out std_logic;
data_out_22 :  in std_logic;
data_out_23 :  in std_logic;
un8_roboclock_horloge40_phase_in :  out std_logic;
data_out_24 :  in std_logic  );
end component;
component dr_cell_4_1
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_650 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_4_2
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
G_650 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
scan_out :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
data_out_1 :  in std_logic  );
end component;
component dr_cell_4_3
port(
data_out_1 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_650 :  in std_logic;
data_out :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
scan_out :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_4_4
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
G_650 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
scan_out :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
data_out_1 :  in std_logic  );
end component;
component dr_cell_4_5
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
G_650 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
scan_out :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
data_out_1 :  in std_logic  );
end component;
component dr_cell_4_6
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_650 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_4_7
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
G_650 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
scan_out :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
data_out_1 :  in std_logic  );
end component;
component dr_cell_4_8
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
G_650 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
scan_out :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
data_out_1 :  in std_logic  );
end component;
component dr_cell_4_9
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_650 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_4_10
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_650 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_4_11
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_650 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_4_12
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
G_650 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
scan_out :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
data_out_1 :  in std_logic  );
end component;
component dr_cell_4_13
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_650 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_4_14
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
G_650 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
scan_out :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
data_out_1 :  in std_logic  );
end component;
component dr_cell_4_15
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_650 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_4_16
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_650 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_4_17
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_650 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_4_18
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
G_650 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
scan_out :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
data_out_1 :  in std_logic  );
end component;
component dr_cell_4_19
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_650 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_4_20
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_650 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_4_21
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_650 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_4_22
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
G_650 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
scan_out :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
data_out_1 :  in std_logic  );
end component;
component dr_cell_4_23
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
G_650 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
scan_out :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
clockDR_0_a2 :  in std_logic;
data_out_1 :  in std_logic  );
end component;
begin
A_23_B_C: dr_cell_4 port map (
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
G_650 => G_650,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tdi_c => ladder_fpga_sc_tdi_c,
shiftDR => shiftDR,
scan_out => SCAN_OUT,
clockDR_0_a2 => clockDR_0_a2,
data_out_1 => DATA_OUT_1,
un83_roboclock_adc_phase_in => un83_roboclock_adc_phase_in,
data_out_0 => DATA_OUT,
data_out_2 => DATA_OUT_33,
un72_roboclock_adc_phase_in => un72_roboclock_adc_phase_in,
data_out_3 => DATA_OUT_2,
data_out_5 => DATA_OUT_34,
un61_roboclock_adc_phase_in => un61_roboclock_adc_phase_in,
data_out_6 => DATA_OUT_4,
data_out_7 => DATA_OUT_35,
un50_roboclock_adc_phase_in => un50_roboclock_adc_phase_in,
data_out_8 => DATA_OUT_6,
data_out_9 => DATA_OUT_36,
un39_roboclock_adc_phase_in => un39_roboclock_adc_phase_in,
data_out_10 => DATA_OUT_8,
data_out_11 => DATA_OUT_37,
un28_roboclock_adc_phase_in => un28_roboclock_adc_phase_in,
data_out_12 => DATA_OUT_10,
data_out_13 => DATA_OUT_38,
un17_roboclock_adc_phase_in => un17_roboclock_adc_phase_in,
data_out_14 => DATA_OUT_12,
data_out_15 => DATA_OUT_39,
un6_roboclock_adc_phase_in => un6_roboclock_adc_phase_in,
data_out_16 => DATA_OUT_14,
data_out_17 => DATA_OUT_40,
un41_roboclock_horloge40_phase_in => un41_roboclock_horloge40_phase_in,
data_out_18 => DATA_OUT_16,
data_out_19 => DATA_OUT_41,
un30_roboclock_horloge40_phase_in => un30_roboclock_horloge40_phase_in,
data_out_20 => DATA_OUT_18,
data_out_21 => DATA_OUT_42,
un19_roboclock_horloge40_phase_in => un19_roboclock_horloge40_phase_in,
data_out_22 => DATA_OUT_20,
data_out_23 => DATA_OUT_43,
un8_roboclock_horloge40_phase_in => un8_roboclock_horloge40_phase_in,
data_out_24 => DATA_OUT_44);
A_8_D_E: dr_cell_4_1 port map (
data_out => DATA_OUT_37,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
reset_bar => reset_bar,
G_650 => G_650,
scan_out => SCAN_OUT_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_1,
clockDR_0_a2 => clockDR_0_a2);
A_21_D_E: dr_cell_4_2 port map (
data_out => DATA_OUT_20,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
G_650 => G_650,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
scan_out => SCAN_OUT_2,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_3,
clockDR_0_a2 => clockDR_0_a2,
data_out_1 => DATA_OUT_1);
A_11_D_E: dr_cell_4_3 port map (
data_out_1 => DATA_OUT_1,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
reset_bar => reset_bar,
G_650 => G_650,
data_out => DATA_OUT_10,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
scan_out => SCAN_OUT_4,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_5,
clockDR_0_a2 => clockDR_0_a2);
A_5_D_E: dr_cell_4_4 port map (
data_out => DATA_OUT_4,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
G_650 => G_650,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
scan_out => SCAN_OUT_6,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_7,
clockDR_0_a2 => clockDR_0_a2,
data_out_1 => DATA_OUT_1);
A_17_D_E: dr_cell_4_5 port map (
data_out => DATA_OUT_16,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
G_650 => G_650,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
scan_out => SCAN_OUT_8,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_9,
clockDR_0_a2 => clockDR_0_a2,
data_out_1 => DATA_OUT_1);
A_6_D_E: dr_cell_4_6 port map (
data_out => DATA_OUT_36,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
reset_bar => reset_bar,
G_650 => G_650,
scan_out => SCAN_OUT_10,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_6,
clockDR_0_a2 => clockDR_0_a2);
A_19_D_E: dr_cell_4_7 port map (
data_out => DATA_OUT_18,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
G_650 => G_650,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
scan_out => SCAN_OUT_11,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_12,
clockDR_0_a2 => clockDR_0_a2,
data_out_1 => DATA_OUT_1);
A_7_D_E: dr_cell_4_8 port map (
data_out => DATA_OUT_6,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
G_650 => G_650,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
scan_out => SCAN_OUT_1,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_10,
clockDR_0_a2 => clockDR_0_a2,
data_out_1 => DATA_OUT_1);
A_20_D_E: dr_cell_4_9 port map (
data_out => DATA_OUT_43,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
reset_bar => reset_bar,
G_650 => G_650,
scan_out => SCAN_OUT_3,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_11,
clockDR_0_a2 => clockDR_0_a2);
A_16_D_E: dr_cell_4_10 port map (
data_out => DATA_OUT_41,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
reset_bar => reset_bar,
G_650 => G_650,
scan_out => SCAN_OUT_9,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_13,
clockDR_0_a2 => clockDR_0_a2);
A_4_D_E: dr_cell_4_11 port map (
data_out => DATA_OUT_35,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
reset_bar => reset_bar,
G_650 => G_650,
scan_out => SCAN_OUT_7,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_14,
clockDR_0_a2 => clockDR_0_a2);
A_3_D_E: dr_cell_4_12 port map (
data_out => DATA_OUT_2,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
G_650 => G_650,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
scan_out => SCAN_OUT_14,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_15,
clockDR_0_a2 => clockDR_0_a2,
data_out_1 => DATA_OUT_1);
A_0_D_E: dr_cell_4_13 port map (
data_out => DATA_OUT_33,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
reset_bar => reset_bar,
G_650 => G_650,
scan_out => SCAN_OUT_16,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => scan_out_17,
clockDR_0_a2 => clockDR_0_a2);
A_9_D_E: dr_cell_4_14 port map (
data_out => DATA_OUT_8,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
G_650 => G_650,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
scan_out => SCAN_OUT_18,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_0,
clockDR_0_a2 => clockDR_0_a2,
data_out_1 => DATA_OUT_1);
A_12_D_E: dr_cell_4_15 port map (
data_out => DATA_OUT_39,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
reset_bar => reset_bar,
G_650 => G_650,
scan_out => SCAN_OUT_19,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_4,
clockDR_0_a2 => clockDR_0_a2);
A_22_D_E: dr_cell_4_16 port map (
data_out => DATA_OUT_44,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
reset_bar => reset_bar,
G_650 => G_650,
scan_out => SCAN_OUT,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_2,
clockDR_0_a2 => clockDR_0_a2);
A_2_D_E: dr_cell_4_17 port map (
data_out => DATA_OUT_34,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
reset_bar => reset_bar,
G_650 => G_650,
scan_out => SCAN_OUT_15,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_20,
clockDR_0_a2 => clockDR_0_a2);
A_15_D_E: dr_cell_4_18 port map (
data_out => DATA_OUT_14,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
G_650 => G_650,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
scan_out => SCAN_OUT_13,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_21,
clockDR_0_a2 => clockDR_0_a2,
data_out_1 => DATA_OUT_1);
A_18_D_E: dr_cell_4_19 port map (
data_out => DATA_OUT_42,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
reset_bar => reset_bar,
G_650 => G_650,
scan_out => SCAN_OUT_12,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_8,
clockDR_0_a2 => clockDR_0_a2);
A_14_D_E: dr_cell_4_20 port map (
data_out => DATA_OUT_40,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
reset_bar => reset_bar,
G_650 => G_650,
scan_out => SCAN_OUT_21,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_22,
clockDR_0_a2 => clockDR_0_a2);
A_10_D_E: dr_cell_4_21 port map (
data_out => DATA_OUT_38,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
reset_bar => reset_bar,
G_650 => G_650,
scan_out => SCAN_OUT_5,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_18,
clockDR_0_a2 => clockDR_0_a2);
A_1_D_E: dr_cell_4_22 port map (
data_out => DATA_OUT,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
G_650 => G_650,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
scan_out => SCAN_OUT_20,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_16,
clockDR_0_a2 => clockDR_0_a2,
data_out_1 => DATA_OUT_1);
A_13_D_E: dr_cell_4_23 port map (
data_out => DATA_OUT_12,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
G_650 => G_650,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
scan_out => SCAN_OUT_22,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_19,
clockDR_0_a2 => clockDR_0_a2,
data_out_1 => DATA_OUT_1);
GND <= '0';
VCC <= '1';
data_out_0 <= DATA_OUT_33;
data_out_3 <= DATA_OUT_34;
data_out_5 <= DATA_OUT_35;
data_out_7 <= DATA_OUT_36;
data_out_9 <= DATA_OUT_37;
data_out_11 <= DATA_OUT_38;
data_out_13 <= DATA_OUT_39;
data_out_15 <= DATA_OUT_40;
data_out_17 <= DATA_OUT_41;
data_out_19 <= DATA_OUT_42;
data_out_21 <= DATA_OUT_43;
data_out_22 <= DATA_OUT_44;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_x_bits_22_1 is
port(
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic;
scan_out_16 :  in std_logic;
scan_out_17 :  out std_logic;
scan_out_20 :  out std_logic);
end dr_x_bits_22_1;

architecture beh of dr_x_bits_22_1 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal SCAN_OUT : std_logic ;
signal SCAN_OUT_0 : std_logic ;
signal SCAN_OUT_1 : std_logic ;
signal SCAN_OUT_2 : std_logic ;
signal SCAN_OUT_3 : std_logic ;
signal SCAN_OUT_4 : std_logic ;
signal SCAN_OUT_5 : std_logic ;
signal SCAN_OUT_6 : std_logic ;
signal SCAN_OUT_7 : std_logic ;
signal SCAN_OUT_8 : std_logic ;
signal SCAN_OUT_9 : std_logic ;
signal SCAN_OUT_10 : std_logic ;
signal SCAN_OUT_11 : std_logic ;
signal SCAN_OUT_12 : std_logic ;
signal SCAN_OUT_13 : std_logic ;
signal SCAN_OUT_14 : std_logic ;
signal SCAN_OUT_15 : std_logic ;
signal SCAN_OUT_8_0 : std_logic ;
signal SCAN_OUT_18 : std_logic ;
signal SCAN_OUT_19 : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
component dr_cell_67
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_68
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_69
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_70
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_71
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_72
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_73
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_74
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_75
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_76
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_77
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_78
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_79
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_80
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_81
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_82
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_83
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_84
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_85
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_86
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_87
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
begin
A_14_D_E: dr_cell_67 port map (
scan_out => SCAN_OUT,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_0,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_18_D_E: dr_cell_68 port map (
scan_out => SCAN_OUT_1,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_2,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_16_D_E: dr_cell_69 port map (
scan_out => SCAN_OUT_3,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_4,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_17_D_E: dr_cell_70 port map (
scan_out => SCAN_OUT_2,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_3,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_11_D_E: dr_cell_71 port map (
scan_out => SCAN_OUT_5,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_6,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_7_D_E: dr_cell_72 port map (
scan_out => SCAN_OUT_7,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_8,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_15_D_E: dr_cell_73 port map (
scan_out => SCAN_OUT_4,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_12_D_E: dr_cell_74 port map (
scan_out => SCAN_OUT_9,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_5,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_8_D_E: dr_cell_75 port map (
scan_out => SCAN_OUT_10,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_7,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_4_D_E: dr_cell_76 port map (
scan_out => SCAN_OUT_11,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_12,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_2_D_E: dr_cell_77 port map (
scan_out => SCAN_OUT_13,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_14,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_6_D_E: dr_cell_78 port map (
scan_out => SCAN_OUT_8,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_15,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_20_D_E: dr_cell_79 port map (
scan_out => scan_out_16,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_8_0,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_5_D_E: dr_cell_80 port map (
scan_out => SCAN_OUT_15,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_11,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_9_D_E: dr_cell_81 port map (
scan_out => SCAN_OUT_18,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_10,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_19_D_E: dr_cell_82 port map (
scan_out => SCAN_OUT_8_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_1,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_0_D_E: dr_cell_83 port map (
scan_out => SCAN_OUT_19,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => scan_out_20,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_1_D_E: dr_cell_84 port map (
scan_out => SCAN_OUT_14,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_19,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_10_D_E: dr_cell_85 port map (
scan_out => SCAN_OUT_6,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_18,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_13_D_E: dr_cell_86 port map (
scan_out => SCAN_OUT_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_9,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_3_D_E: dr_cell_87 port map (
scan_out => SCAN_OUT_12,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_13,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
GND <= '0';
VCC <= '1';
scan_out_17 <= SCAN_OUT_8_0;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_x_bits_22 is
port(
latchup_hybride_c_9 :  in std_logic;
latchup_hybride_c_8 :  in std_logic;
latchup_hybride_c_11 :  in std_logic;
latchup_hybride_c_10 :  in std_logic;
latchup_hybride_c_13 :  in std_logic;
latchup_hybride_c_12 :  in std_logic;
latchup_hybride_c_15 :  in std_logic;
latchup_hybride_c_14 :  in std_logic;
latchup_hybride_c_1 :  in std_logic;
latchup_hybride_c_0 :  in std_logic;
latchup_hybride_c_3 :  in std_logic;
latchup_hybride_c_2 :  in std_logic;
latchup_hybride_c_5 :  in std_logic;
latchup_hybride_c_4 :  in std_logic;
latchup_hybride_c_7 :  in std_logic;
latchup_hybride_c_6 :  in std_logic;
enable_latchup_n_9 :  in std_logic;
enable_latchup_n_8 :  in std_logic;
enable_latchup_n_11 :  in std_logic;
enable_latchup_n_10 :  in std_logic;
enable_latchup_n_13 :  in std_logic;
enable_latchup_n_12 :  in std_logic;
enable_latchup_n_15 :  in std_logic;
enable_latchup_n_14 :  in std_logic;
enable_latchup_n_1 :  in std_logic;
enable_latchup_n_0 :  in std_logic;
enable_latchup_n_3 :  in std_logic;
enable_latchup_n_2 :  in std_logic;
enable_latchup_n_5 :  in std_logic;
enable_latchup_n_4 :  in std_logic;
enable_latchup_n_7 :  in std_logic;
enable_latchup_n_6 :  in std_logic;
card_ser_num_c_4 :  in std_logic;
card_ser_num_c_2 :  in std_logic;
card_ser_num_c_5 :  in std_logic;
card_ser_num_c_0 :  in std_logic;
card_ser_num_c_1 :  in std_logic;
card_ser_num_c_3 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
holdin_echelle_c :  in std_logic;
shiftDR :  in std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic;
xtal_en_c :  in std_logic;
crc_error :  in std_logic;
debug_present_n_c :  in std_logic;
pll_40MHz_switchover_locked :  in std_logic;
data_out :  in std_logic;
ladder_fpga_activeclock :  in std_logic;
clock40mhz_xtal_bad :  in std_logic;
scan_out_16 :  in std_logic;
fpga_serdes_ou_connec_c :  in std_logic;
clock40mhz_fpga_bad :  in std_logic;
sc_serdes_ou_connec_c :  in std_logic;
scan_out_20 :  out std_logic;
data_out_0 :  in std_logic;
testin_echelle_c :  in std_logic);
end dr_x_bits_22;

architecture beh of dr_x_bits_22 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal SCAN_OUT : std_logic ;
signal SCAN_OUT_0 : std_logic ;
signal SCAN_OUT_1 : std_logic ;
signal SCAN_OUT_2 : std_logic ;
signal SCAN_OUT_3 : std_logic ;
signal SCAN_OUT_4 : std_logic ;
signal SCAN_OUT_5 : std_logic ;
signal SCAN_OUT_6 : std_logic ;
signal SCAN_OUT_7 : std_logic ;
signal SCAN_OUT_8 : std_logic ;
signal SCAN_OUT_9 : std_logic ;
signal SCAN_OUT_10 : std_logic ;
signal SCAN_OUT_11 : std_logic ;
signal SCAN_OUT_12 : std_logic ;
signal SCAN_OUT_13 : std_logic ;
signal SCAN_OUT_14 : std_logic ;
signal SCAN_OUT_15 : std_logic ;
signal SCAN_OUT_17 : std_logic ;
signal SCAN_OUT_18 : std_logic ;
signal SCAN_OUT_19 : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
component dr_cell_45
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
holdin_echelle_c :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_46
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
xtal_en_c :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_47
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
crc_error :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_48
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic;
debug_present_n_c :  in std_logic  );
end component;
component dr_cell_49
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
pll_40MHz_switchover_locked :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_50
port(
latchup_hybride_c_9 :  in std_logic;
latchup_hybride_c_8 :  in std_logic;
latchup_hybride_c_11 :  in std_logic;
latchup_hybride_c_10 :  in std_logic;
latchup_hybride_c_13 :  in std_logic;
latchup_hybride_c_12 :  in std_logic;
latchup_hybride_c_15 :  in std_logic;
latchup_hybride_c_14 :  in std_logic;
latchup_hybride_c_1 :  in std_logic;
latchup_hybride_c_0 :  in std_logic;
latchup_hybride_c_3 :  in std_logic;
latchup_hybride_c_2 :  in std_logic;
latchup_hybride_c_5 :  in std_logic;
latchup_hybride_c_4 :  in std_logic;
latchup_hybride_c_7 :  in std_logic;
latchup_hybride_c_6 :  in std_logic;
enable_latchup_n_9 :  in std_logic;
enable_latchup_n_8 :  in std_logic;
enable_latchup_n_11 :  in std_logic;
enable_latchup_n_10 :  in std_logic;
enable_latchup_n_13 :  in std_logic;
enable_latchup_n_12 :  in std_logic;
enable_latchup_n_15 :  in std_logic;
enable_latchup_n_14 :  in std_logic;
enable_latchup_n_1 :  in std_logic;
enable_latchup_n_0 :  in std_logic;
enable_latchup_n_3 :  in std_logic;
enable_latchup_n_2 :  in std_logic;
enable_latchup_n_5 :  in std_logic;
enable_latchup_n_4 :  in std_logic;
enable_latchup_n_7 :  in std_logic;
enable_latchup_n_6 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
scan_out :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_51
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
data_out :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_52
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_activeclock :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_53
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
clock40mhz_xtal_bad :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_54
port(
card_ser_num_c_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_55
port(
card_ser_num_c_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_56
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_57
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
fpga_serdes_ou_connec_c :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_58
port(
card_ser_num_c_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_59
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
clock40mhz_fpga_bad :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_60
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
sc_serdes_ou_connec_c :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_61
port(
card_ser_num_c_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_62
port(
card_ser_num_c_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_63
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
data_out :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_64
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
testin_echelle_c :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_65
port(
card_ser_num_c_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
begin
A_14_D_E: dr_cell_45 port map (
scan_out => SCAN_OUT,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
holdin_echelle_c => holdin_echelle_c,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_0,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_18_D_E: dr_cell_46 port map (
scan_out => SCAN_OUT_1,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
xtal_en_c => xtal_en_c,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_2,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_16_D_E: dr_cell_47 port map (
scan_out => SCAN_OUT_3,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
crc_error => crc_error,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_4,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_17_D_E: dr_cell_48 port map (
scan_out => SCAN_OUT_2,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_3,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2,
debug_present_n_c => debug_present_n_c);
A_11_D_E: dr_cell_49 port map (
scan_out => SCAN_OUT_5,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
pll_40MHz_switchover_locked => pll_40MHz_switchover_locked,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_6,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_7_D_E: dr_cell_50 port map (
latchup_hybride_c_9 => latchup_hybride_c_9,
latchup_hybride_c_8 => latchup_hybride_c_8,
latchup_hybride_c_11 => latchup_hybride_c_11,
latchup_hybride_c_10 => latchup_hybride_c_10,
latchup_hybride_c_13 => latchup_hybride_c_13,
latchup_hybride_c_12 => latchup_hybride_c_12,
latchup_hybride_c_15 => latchup_hybride_c_15,
latchup_hybride_c_14 => latchup_hybride_c_14,
latchup_hybride_c_1 => latchup_hybride_c_1,
latchup_hybride_c_0 => latchup_hybride_c_0,
latchup_hybride_c_3 => latchup_hybride_c_3,
latchup_hybride_c_2 => latchup_hybride_c_2,
latchup_hybride_c_5 => latchup_hybride_c_5,
latchup_hybride_c_4 => latchup_hybride_c_4,
latchup_hybride_c_7 => latchup_hybride_c_7,
latchup_hybride_c_6 => latchup_hybride_c_6,
enable_latchup_n_9 => enable_latchup_n_9,
enable_latchup_n_8 => enable_latchup_n_8,
enable_latchup_n_11 => enable_latchup_n_11,
enable_latchup_n_10 => enable_latchup_n_10,
enable_latchup_n_13 => enable_latchup_n_13,
enable_latchup_n_12 => enable_latchup_n_12,
enable_latchup_n_15 => enable_latchup_n_15,
enable_latchup_n_14 => enable_latchup_n_14,
enable_latchup_n_1 => enable_latchup_n_1,
enable_latchup_n_0 => enable_latchup_n_0,
enable_latchup_n_3 => enable_latchup_n_3,
enable_latchup_n_2 => enable_latchup_n_2,
enable_latchup_n_5 => enable_latchup_n_5,
enable_latchup_n_4 => enable_latchup_n_4,
enable_latchup_n_7 => enable_latchup_n_7,
enable_latchup_n_6 => enable_latchup_n_6,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
scan_out => SCAN_OUT_7,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_8,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_15_D_E: dr_cell_51 port map (
scan_out => SCAN_OUT_4,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
data_out => data_out,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_12_D_E: dr_cell_52 port map (
scan_out => SCAN_OUT_9,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_activeclock => ladder_fpga_activeclock,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_5,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_8_D_E: dr_cell_53 port map (
scan_out => SCAN_OUT_10,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
clock40mhz_xtal_bad => clock40mhz_xtal_bad,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_7,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_4_D_E: dr_cell_54 port map (
card_ser_num_c_0 => card_ser_num_c_4,
scan_out => SCAN_OUT_11,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_12,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_2_D_E: dr_cell_55 port map (
card_ser_num_c_0 => card_ser_num_c_2,
scan_out => SCAN_OUT_13,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_14,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_6_D_E: dr_cell_56 port map (
scan_out => SCAN_OUT_8,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_15,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_20_D_E: dr_cell_57 port map (
scan_out => scan_out_16,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
fpga_serdes_ou_connec_c => fpga_serdes_ou_connec_c,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_17,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_5_D_E: dr_cell_58 port map (
card_ser_num_c_0 => card_ser_num_c_5,
scan_out => SCAN_OUT_15,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_11,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_9_D_E: dr_cell_59 port map (
scan_out => SCAN_OUT_18,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
clock40mhz_fpga_bad => clock40mhz_fpga_bad,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_10,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_19_D_E: dr_cell_60 port map (
scan_out => SCAN_OUT_17,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
sc_serdes_ou_connec_c => sc_serdes_ou_connec_c,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_1,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_0_D_E: dr_cell_61 port map (
card_ser_num_c_0 => card_ser_num_c_0,
scan_out => SCAN_OUT_19,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => scan_out_20,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_1_D_E: dr_cell_62 port map (
card_ser_num_c_0 => card_ser_num_c_1,
scan_out => SCAN_OUT_14,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_19,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_10_D_E: dr_cell_63 port map (
scan_out => SCAN_OUT_6,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
data_out => data_out_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_18,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_13_D_E: dr_cell_64 port map (
scan_out => SCAN_OUT_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
testin_echelle_c => testin_echelle_c,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_9,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_3_D_E: dr_cell_65 port map (
card_ser_num_c_0 => card_ser_num_c_3,
scan_out => SCAN_OUT_12,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_13,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_x_bits_32 is
port(
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic;
scan_out_21 :  out std_logic;
scan_out_28 :  in std_logic);
end dr_x_bits_32;

architecture beh of dr_x_bits_32 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal SCAN_OUT : std_logic ;
signal SCAN_OUT_0 : std_logic ;
signal SCAN_OUT_1 : std_logic ;
signal SCAN_OUT_2 : std_logic ;
signal SCAN_OUT_3 : std_logic ;
signal SCAN_OUT_4 : std_logic ;
signal SCAN_OUT_5 : std_logic ;
signal SCAN_OUT_6 : std_logic ;
signal SCAN_OUT_7 : std_logic ;
signal SCAN_OUT_8 : std_logic ;
signal SCAN_OUT_9 : std_logic ;
signal SCAN_OUT_10 : std_logic ;
signal SCAN_OUT_11 : std_logic ;
signal SCAN_OUT_12 : std_logic ;
signal SCAN_OUT_13 : std_logic ;
signal SCAN_OUT_14 : std_logic ;
signal SCAN_OUT_15 : std_logic ;
signal SCAN_OUT_16 : std_logic ;
signal SCAN_OUT_17 : std_logic ;
signal SCAN_OUT_18 : std_logic ;
signal SCAN_OUT_19 : std_logic ;
signal SCAN_OUT_20 : std_logic ;
signal SCAN_OUT_22 : std_logic ;
signal SCAN_OUT_23 : std_logic ;
signal SCAN_OUT_24 : std_logic ;
signal SCAN_OUT_25 : std_logic ;
signal SCAN_OUT_26 : std_logic ;
signal SCAN_OUT_27 : std_logic ;
signal SCAN_OUT_29 : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
component dr_cell_13
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_14
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_15
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_16
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_17
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_18
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_19
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_20
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_21
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_22
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_23
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_24
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_25
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_27
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_28
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_29
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_30
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_31
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_32
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_33
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_34
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_35
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_36
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_37
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_38
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_39
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_40
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_41
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_42
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_43
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
begin
A_14_D_E: dr_cell_13 port map (
scan_out => SCAN_OUT,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_0,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_23_D_E: dr_cell_14 port map (
scan_out => SCAN_OUT_1,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_2,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_6_D_E: dr_cell_15 port map (
scan_out => SCAN_OUT_3,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_4,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_1_D_E: dr_cell_16 port map (
scan_out => SCAN_OUT_5,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_6,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_10_D_E: dr_cell_17 port map (
scan_out => SCAN_OUT_7,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_8,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_7_D_E: dr_cell_18 port map (
scan_out => SCAN_OUT_9,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_3,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_3_D_E: dr_cell_19 port map (
scan_out => SCAN_OUT_10,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_11,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_12_D_E: dr_cell_20 port map (
scan_out => SCAN_OUT_12,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_13,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_8_D_E: dr_cell_21 port map (
scan_out => SCAN_OUT_14,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_9,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_4_D_E: dr_cell_22 port map (
scan_out => SCAN_OUT_15,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_10,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_13_D_E: dr_cell_23 port map (
scan_out => SCAN_OUT_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_12,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_22_D_E: dr_cell_24 port map (
scan_out => SCAN_OUT_2,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_16,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_5_D_E: dr_cell_25 port map (
scan_out => SCAN_OUT_4,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_15,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_27_D_E: dr_cell_27 port map (
scan_out => SCAN_OUT_17,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_18,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_19_D_E: dr_cell_28 port map (
scan_out => SCAN_OUT_19,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_20,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_9_D_E: dr_cell_29 port map (
scan_out => SCAN_OUT_8,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_14,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_0_D_E: dr_cell_30 port map (
scan_out => SCAN_OUT_6,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => scan_out_21,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_20_D_E: dr_cell_31 port map (
scan_out => SCAN_OUT_22,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_19,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_16_D_E: dr_cell_32 port map (
scan_out => SCAN_OUT_23,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_24,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_25_D_E: dr_cell_33 port map (
scan_out => SCAN_OUT_25,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_26,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_21_D_E: dr_cell_34 port map (
scan_out => SCAN_OUT_16,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_22,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_17_D_E: dr_cell_35 port map (
scan_out => SCAN_OUT_27,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_23,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_26_D_E: dr_cell_36 port map (
scan_out => SCAN_OUT_18,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_25,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_29_D_E: dr_cell_37 port map (
scan_out => scan_out_28,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_29,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_18_D_E: dr_cell_38 port map (
scan_out => SCAN_OUT_20,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_27,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_15_D_E: dr_cell_39 port map (
scan_out => SCAN_OUT_24,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_24_D_E: dr_cell_40 port map (
scan_out => SCAN_OUT_26,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_1,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_28_D_E: dr_cell_41 port map (
scan_out => SCAN_OUT_29,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_17,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_2_D_E: dr_cell_42 port map (
scan_out => SCAN_OUT_11,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_5,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_11_D_E: dr_cell_43 port map (
scan_out => SCAN_OUT_13,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_7,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_x_bits_8 is
port(
ladder_addr_c_1 :  in std_logic;
ladder_addr_c_2 :  in std_logic;
ladder_addr_c_0 :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic;
scan_out_6 :  out std_logic);
end dr_x_bits_8;

architecture beh of dr_x_bits_8 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal SCAN_OUT : std_logic ;
signal SCAN_OUT_0 : std_logic ;
signal SCAN_OUT_1 : std_logic ;
signal SCAN_OUT_2 : std_logic ;
signal SCAN_OUT_3 : std_logic ;
signal SCAN_OUT_4 : std_logic ;
signal SCAN_OUT_5 : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
component dr_cell
port(
ladder_fpga_sc_tdi_c :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_5
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_6
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_7
port(
ladder_addr_c_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_8
port(
ladder_addr_c_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_9
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_10
port(
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_cell_11
port(
ladder_addr_c_0 :  in std_logic;
scan_out :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out_0 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
begin
A_7_B_C: dr_cell port map (
ladder_fpga_sc_tdi_c => ladder_fpga_sc_tdi_c,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out => SCAN_OUT,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_5_D_E: dr_cell_5 port map (
scan_out => SCAN_OUT_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_1,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_4_D_E: dr_cell_6 port map (
scan_out => SCAN_OUT_1,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_2,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_1_D_E: dr_cell_7 port map (
ladder_addr_c_0 => ladder_addr_c_1,
scan_out => SCAN_OUT_3,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_4,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_2_D_E: dr_cell_8 port map (
ladder_addr_c_0 => ladder_addr_c_2,
scan_out => SCAN_OUT_5,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_3,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_3_D_E: dr_cell_9 port map (
scan_out => SCAN_OUT_2,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_5,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_6_D_E: dr_cell_10 port map (
scan_out => SCAN_OUT,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => SCAN_OUT_0,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
A_0_D_E: dr_cell_11 port map (
ladder_addr_c_0 => ladder_addr_c_0,
scan_out => SCAN_OUT_4,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret_0 => etat_present_ret_0,
shiftDR => shiftDR,
scan_out_0 => scan_out_6,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
clockDR_0_a2 => clockDR_0_a2);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_COMP_ladder_fpga_SC_BYPASS_REG is
port(
ladder_fpga_sc_tdi_c :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic);
end dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_COMP_ladder_fpga_SC_BYPASS_REG;

architecture beh of dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_COMP_ladder_fpga_SC_BYPASS_REG is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_31 : std_logic ;
signal N_28 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal CLOCKDR_0_A2_I : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => FF1,
d => ladder_fpga_sc_tdi_c,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => scan_out,
d => FF1,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
ena => CLOCKDR_0_A2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
CLOCKDR_0_A2_I <= not clockDR_0_a2;
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity ir_5_bits is
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
G_646 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret :  in std_logic;
clockIR_0_a2 :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
shiftIR :  in std_logic;
data_out_0 :  out std_logic;
data_out_1 :  out std_logic;
reset_bar :  in std_logic;
data_out_2 :  out std_logic;
scan_out_2 :  out std_logic;
data_out_3 :  out std_logic;
data_out_4 :  out std_logic);
end ir_5_bits;

architecture beh of ir_5_bits is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal SCAN_OUT : std_logic ;
signal SCAN_OUT_0 : std_logic ;
signal SCAN_OUT_1 : std_logic ;
signal SCAN_OUT_3 : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
component ir_cell
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
G_646 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret :  in std_logic;
scan_out :  out std_logic;
clockIR_0_a2 :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
shiftIR :  in std_logic  );
end component;
component ir_cell_1
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
G_646 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret :  in std_logic;
scan_out :  out std_logic;
clockIR_0_a2 :  in std_logic;
shiftIR :  in std_logic;
scan_out_0 :  in std_logic  );
end component;
component ir_cell_2
port(
data_out_1 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_646 :  in std_logic;
data_out :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret :  in std_logic;
scan_out :  out std_logic;
clockIR_0_a2 :  in std_logic;
shiftIR :  in std_logic;
scan_out_0 :  in std_logic  );
end component;
component ir_cell_3
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
G_646 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret :  in std_logic;
scan_out :  out std_logic;
clockIR_0_a2 :  in std_logic;
shiftIR :  in std_logic;
scan_out_0 :  in std_logic  );
end component;
component ir_cell_4
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
G_646 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret :  in std_logic;
scan_out :  out std_logic;
clockIR_0_a2 :  in std_logic;
shiftIR :  in std_logic;
scan_out_0 :  in std_logic  );
end component;
begin
A_4_B_C: ir_cell port map (
data_out => data_out,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
G_646 => G_646,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret => etat_present_ret,
scan_out => SCAN_OUT,
clockIR_0_a2 => clockIR_0_a2,
ladder_fpga_sc_tdi_c => ladder_fpga_sc_tdi_c,
shiftIR => shiftIR);
A_1_D_E: ir_cell_1 port map (
data_out => data_out_0,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
G_646 => G_646,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret => etat_present_ret,
scan_out => SCAN_OUT_0,
clockIR_0_a2 => clockIR_0_a2,
shiftIR => shiftIR,
scan_out_0 => SCAN_OUT_1);
A_0_D_E: ir_cell_2 port map (
data_out_1 => data_out_1,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
reset_bar => reset_bar,
G_646 => G_646,
data_out => data_out_2,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret => etat_present_ret,
scan_out => scan_out_2,
clockIR_0_a2 => clockIR_0_a2,
shiftIR => shiftIR,
scan_out_0 => SCAN_OUT_0);
A_3_D_E: ir_cell_3 port map (
data_out => data_out_3,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
G_646 => G_646,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret => etat_present_ret,
scan_out => SCAN_OUT_3,
clockIR_0_a2 => clockIR_0_a2,
shiftIR => shiftIR,
scan_out_0 => SCAN_OUT);
A_2_D_E: ir_cell_4 port map (
data_out => data_out_4,
ladder_fpga_sc_tck_c_i_i => ladder_fpga_sc_tck_c_i_i,
G_646 => G_646,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
etat_present_ret => etat_present_ret,
scan_out => SCAN_OUT_1,
clockIR_0_a2 => clockIR_0_a2,
shiftIR => shiftIR,
scan_out_0 => SCAN_OUT_3);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity tap_control is
port(
sc_trstb_hybride_c_0 :  in std_logic;
ladder_fpga_nbr_test_7 :  in std_logic;
ladder_fpga_nbr_test_2 :  in std_logic;
ladder_fpga_nbr_test_0 :  in std_logic;
ladder_fpga_nbr_test_1 :  in std_logic;
ladder_fpga_nbr_hold_7 :  in std_logic;
ladder_fpga_nbr_hold_2 :  in std_logic;
ladder_fpga_nbr_hold_0 :  in std_logic;
ladder_fpga_nbr_hold_1 :  in std_logic;
ladder_fpga_mux_status_count_integer_0 :  in std_logic;
ladder_fpga_mux_status_count_integer_1 :  in std_logic;
ladder_fpga_mux_statusin_3_3_0 :  out std_logic;
ladder_fpga_mux_statusin_3_3_2 :  out std_logic;
ladder_fpga_mux_statusin_3_3_5 :  out std_logic;
ladder_fpga_mux_statusin_3_6_1 :  out std_logic;
ladder_fpga_mux_statusin_3_6_7 :  out std_logic;
ladder_fpga_mux_statusin_3_6_2 :  out std_logic;
ladder_fpga_mux_statusin_3_6_0 :  out std_logic;
ladder_fpga_mux_statusin_3_6_10 :  out std_logic;
ladder_fpga_mux_statusin_3_6_11 :  out std_logic;
ladder_fpga_mux_statusin_3_6_14 :  out std_logic;
ladder_fpga_adc_bit_count_cs_integer_0 :  in std_logic;
ladder_fpga_adc_bit_count_cs_integer_1 :  in std_logic;
ladder_fpga_adc_bit_count_cs_integer_2 :  in std_logic;
ladder_fpga_adc_bit_count_cs_integer_3 :  in std_logic;
state_readout_1 :  in std_logic;
state_readout_0 :  in std_logic;
ladder_fpga_event_controller_state_2 :  in std_logic;
ladder_fpga_event_controller_state_3 :  in std_logic;
ladder_fpga_event_controller_state_4 :  in std_logic;
ladder_fpga_event_controller_state_5 :  in std_logic;
ladder_fpga_event_controller_state_0 :  in std_logic;
ladder_fpga_event_controller_state_1 :  in std_logic;
cnt_readout_6 :  in std_logic;
cnt_readout_5 :  in std_logic;
cnt_readout_1 :  in std_logic;
cnt_readout_2 :  in std_logic;
cnt_readout_3 :  in std_logic;
cnt_readout_4 :  in std_logic;
cnt_readout_9 :  in std_logic;
cnt_readout_0 :  in std_logic;
cnt_readout_8 :  in std_logic;
cnt_readout_7 :  in std_logic;
ladder_addr_c_1 :  in std_logic;
ladder_addr_c_0 :  in std_logic;
card_ser_num_c_1 :  in std_logic;
card_ser_num_c_0 :  in std_logic;
card_ser_num_c_4 :  in std_logic;
card_ser_num_c_3 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
shiftIR :  out std_logic;
shiftDR :  out std_logic;
reset_bar :  out std_logic;
etat_present_ret :  out std_logic;
etat_present_ret_0 :  out std_logic;
sc_updateDR_0x09_15 :  out std_logic;
sc_updateDR_0x09_0_0_g0 :  out std_logic;
G_646 :  out std_logic;
clockDR_0_a2 :  out std_logic;
clockIR_0_a2 :  out std_logic;
ladder_fpga_busy :  in std_logic;
pilotage_n :  in std_logic;
pilotage_n_0 :  in std_logic;
pilotage_n_1 :  in std_logic;
pilotage_n_2 :  in std_logic;
data_out :  in std_logic;
data_out_0 :  in std_logic;
crc_error :  in std_logic;
ladder_fpga_activeclock :  in std_logic;
debug_present_n_c :  in std_logic;
des_lock_c :  in std_logic;
pilotage_n_3 :  in std_logic;
pilotage_n_4 :  in std_logic;
pilotage_n_5 :  in std_logic;
pilotage_n_6 :  in std_logic;
data_out_1 :  in std_logic;
data_out_1_0 :  in std_logic;
ladder_fpga_adc_select_n5_i_o2 :  out std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
data_out_2 :  in std_logic;
data_out_3 :  in std_logic;
ladder_fpga_adc_select_n_1_0_0_g0 :  out std_logic;
\state_readout_ns_0_4__g2\ :  out std_logic;
N_981_i_0_g0 :  out std_logic;
holdin_echelle_c :  in std_logic;
N_987_i_0_g0 :  out std_logic;
\ladder_fpga_event_controller_state_ns_0_3__g0_i\ :  out std_logic;
tokenin_pulse_ok :  in std_logic;
\ladder_fpga_event_controller_state_ns_0_2__g0_i\ :  out std_logic;
N_983_i_0_g0 :  out std_logic;
tokenin_echelle_c :  in std_logic;
N_989_i_0_g0 :  out std_logic;
cnt_readoutlde :  out std_logic;
reset_n_c :  in std_logic;
un1_reset_n_2_x :  in std_logic;
\ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_0__g0_i\ :  out std_logic;
adc_cnt_enable :  in std_logic;
\ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_1__g0_i\ :  out std_logic;
\ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_2__g0_i\ :  out std_logic;
\ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_3__g0_i\ :  out std_logic;
N_739_i_0_g0_i :  out std_logic;
G_656 :  out std_logic;
G_665 :  out std_logic;
G_662 :  out std_logic;
G_653 :  out std_logic;
G_650 :  out std_logic;
testin_echelle_c :  in std_logic;
usb_present_c :  in std_logic);
end tap_control;

architecture beh of tap_control is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal ETAT_PRESENT : std_logic_vector(15 downto 0);
signal LADDER_FPGA_MUX_STATUSIN_3_4 : std_logic_vector(17 downto 3);
signal LADDER_FPGA_MUX_STATUSIN_3_5 : std_logic_vector(17 to 17);
signal LADDER_FPGA_MUX_STATUSIN_3_3_A : std_logic_vector(17 downto 12);
signal LADDER_FPGA_MUX_STATUSIN_3_2_X : std_logic_vector(14 to 14);
signal LADDER_FPGA_MUX_STATUSIN_3_5_X : std_logic_vector(14 downto 13);
signal LADDER_FPGA_MUX_STATUSIN_3_4_X : std_logic_vector(14 downto 13);
signal ETAT_PRESENT_NS_10_1_0_A2_4_G0 : std_logic ;
signal ETAT_PRESENT_TR29_0_A2_0_G0 : std_logic ;
signal ETAT_PRESENT_NS_9_1_0_A2_0_G0 : std_logic ;
signal ETAT_PRESENT_NS_8_1_0_A2_0_G0 : std_logic ;
signal ETAT_PRESENT_NS_7_1_0_0_G0_0 : std_logic ;
signal ETAT_PRESENT_TR21_0_A2_0_G0 : std_logic ;
signal ETAT_PRESENT_TR20_0_A2_0_G0 : std_logic ;
signal ETAT_PRESENT_NS_6_1_0_A2_4_G0 : std_logic ;
signal ETAT_PRESENT_TR17_0_A2_0_G0 : std_logic ;
signal ETAT_PRESENT_NS_5_1_0_A2_5_G0 : std_logic ;
signal ETAT_PRESENT_NS_4_1_0_A2_3_G0 : std_logic ;
signal ETAT_PRESENT_NS_3_1_0_0_G0_0 : std_logic ;
signal ETAT_PRESENT_TR9_0_A2_0_G0 : std_logic ;
signal ETAT_PRESENT_NS_2_1_0_A2_0_G0 : std_logic ;
signal ETAT_PRESENT_NS_1_1_0_0_G0_0 : std_logic ;
signal ETAT_PRESENT_NS_0_1_0_A2_5_G0 : std_logic ;
signal SC_UPDATEDR_0X01 : std_logic ;
signal SC_UPDATEDR_0X01_0_0_G0 : std_logic ;
signal VCC : std_logic ;
signal SC_UPDATEDR_0X03 : std_logic ;
signal SC_UPDATEDR_0X03_0_0_G0 : std_logic ;
signal SC_UPDATEDR_0X04 : std_logic ;
signal SC_UPDATEDR_0X04_0_0_G0 : std_logic ;
signal SC_UPDATEDR_0X08 : std_logic ;
signal SC_UPDATEDR_0X08_0_0_G0 : std_logic ;
signal SC_UPDATEDR_0X0B : std_logic ;
signal SC_UPDATEDR_0X0B_0_0_G0 : std_logic ;
signal UPDATEIR : std_logic ;
signal CLOCKIR_0_A2_0 : std_logic ;
signal CLOCKDR_0_A2_0 : std_logic ;
signal SC_UPDATEDR_0X09_3 : std_logic ;
signal SC_UPDATEDR_0X09_0_0_G0_4 : std_logic ;
signal ETAT_PRESENT_NS_10_1_0_A2_1 : std_logic ;
signal ETAT_PRESENT_NS_5_1_0_A2_1 : std_logic ;
signal CLOCKDR_0_A2_5 : std_logic ;
signal CLOCKIR_0_A2_6 : std_logic ;
signal \LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_0_3__G0_I_O3\ : std_logic ;
signal SC_UPDATEDR_0X04_0_0_G2_2 : std_logic ;
signal N_739_I_0_G0_I_A3_5 : std_logic ;
signal ETAT_PRESENT_NS_6_1_0_A2_2 : std_logic ;
signal ETAT_PRESENT_TR20_0_A2_0_G0_5 : std_logic ;
signal ETAT_PRESENT_NS_6_1_0_A2_0 : std_logic ;
signal ETAT_PRESENT_NS_10_1_0_A2_0 : std_logic ;
signal ETAT_PRESENT_NS_5_1_0_A2_2 : std_logic ;
signal UN3_LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_SUM2 : std_logic ;
signal N_981_I_0_G0_1 : std_logic ;
signal SC_UPDATEDR_0X08_0_SQMUXA_I_A2 : std_logic ;
signal LADDER_FPGA_ADC_SELECT_N5_I_O2_7 : std_logic ;
signal ETAT_PRESENT_NS_0_1_0_A2_5_G0_4 : std_logic ;
signal SC_UPDATEDR_0X04_0_0_G2_1 : std_logic ;
signal N_739_I_0_G0_I_A3_6 : std_logic ;
signal N_739_I_0_G0_I_A3_7 : std_logic ;
signal ETAT_PRESENT_NS_9_1_0_A2_0_G0_1 : std_logic ;
signal ETAT_PRESENT_NS_1_1_0_A2_1 : std_logic ;
signal UN3_LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_SUM3 : std_logic ;
signal \LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_0_2__G0_I_O3_X\ : std_logic ;
signal ETAT_PRESENT_NS_2_1_0_A2_0_G0_1 : std_logic ;
signal ETAT_PRESENT_NS_5_1_0_A2_5_G0_1 : std_logic ;
signal ETAT_PRESENT_TR17_0_A2_0_G0_3_0 : std_logic ;
signal ETAT_PRESENT_NS_9_1_0_A2_0_G0_5 : std_logic ;
signal ETAT_PRESENT_NS_0_1_0_A2_5_G0_1 : std_logic ;
signal ETAT_PRESENT_NS_7_1_0_A2_3 : std_logic ;
signal ETAT_PRESENT_NS_1_1_0_A2_0_2 : std_logic ;
signal SC_UPDATEDR_0X09_0_0_G2_1 : std_logic ;
signal SC_UPDATEDR_0X01_0_0_G2_1 : std_logic ;
signal N_739_I_0_G0_I_A3 : std_logic ;
signal ETAT_PRESENT_NS_4_1_0_A2_3_G0_1_1 : std_logic ;
signal ETAT_PRESENT_NS_5_1_0_A2_5_G0_2 : std_logic ;
signal ETAT_PRESENT_TR21_0_A2_0_G0_A : std_logic ;
signal ETAT_PRESENT_NS_6_1_0_A2_4_G0_3 : std_logic ;
signal ETAT_PRESENT_NS_7_1_0_0_G0_0_A3_1 : std_logic ;
signal ETAT_PRESENT_TR9_0_A2_0_G0_1 : std_logic ;
signal ETAT_PRESENT_NS_7_1_0_0_G1_1 : std_logic ;
signal ETAT_PRESENT_NS_1_1_0_0_G2 : std_logic ;
signal SC_UPDATEDR_0X08_0_0_G0_A : std_logic ;
signal ETAT_PRESENT_TR17_0_A2_0_G0_1_X : std_logic ;
signal ETAT_PRESENT_NS_4_1_0_A2_3_G0_1_0 : std_logic ;
signal ETAT_PRESENT_NS_8_1_0_A2_0_G0_1 : std_logic ;
signal ETAT_PRESENT_NS_10_1_0_A2_4_G0_A : std_logic ;
signal ETAT_PRESENT_TR29_0_A2_0_G0_1_X : std_logic ;
signal ETAT_PRESENT_NS_7_1_0_0_G1 : std_logic ;
signal ETAT_PRESENT_NS_3_1_0_0_G1 : std_logic ;
signal N_5210 : std_logic ;
signal N_5208 : std_logic ;
signal N_5206 : std_logic ;
signal N_5204 : std_logic ;
signal N_5202 : std_logic ;
signal N_5200 : std_logic ;
signal N_5198 : std_logic ;
signal N_5196 : std_logic ;
signal N_5194 : std_logic ;
signal N_5192 : std_logic ;
signal N_5190 : std_logic ;
signal N_5188 : std_logic ;
signal N_5186 : std_logic ;
signal N_5184 : std_logic ;
signal N_5182 : std_logic ;
signal N_5180 : std_logic ;
signal N_5_0 : std_logic ;
signal N_4_0 : std_logic ;
signal N_5 : std_logic ;
signal N_4 : std_logic ;
signal N_81 : std_logic ;
signal N_80 : std_logic ;
signal N_79 : std_logic ;
signal N_78 : std_logic ;
signal N_77 : std_logic ;
signal N_76 : std_logic ;
signal N_75 : std_logic ;
signal N_74 : std_logic ;
signal N_73 : std_logic ;
signal N_72 : std_logic ;
signal N_71 : std_logic ;
signal N_70 : std_logic ;
signal N_69 : std_logic ;
signal N_68 : std_logic ;
signal N_67 : std_logic ;
signal N_66 : std_logic ;
signal N_27 : std_logic ;
signal N_26 : std_logic ;
signal N_25 : std_logic ;
signal N_24 : std_logic ;
signal N_23 : std_logic ;
signal N_22 : std_logic ;
signal N_21 : std_logic ;
signal N_20 : std_logic ;
signal N_19 : std_logic ;
signal N_18 : std_logic ;
signal N_17 : std_logic ;
signal N_16 : std_logic ;
signal N_15 : std_logic ;
signal N_14 : std_logic ;
signal N_13 : std_logic ;
signal N_12 : std_logic ;
signal N_11 : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal N_5_1 : std_logic ;
signal N_4_1 : std_logic ;
signal N_3 : std_logic ;
signal N_2 : std_logic ;
signal N_1 : std_logic ;
signal GND : std_logic ;
begin
\ETAT_PRESENT_15_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => ETAT_PRESENT(15),
d => ETAT_PRESENT_NS_10_1_0_A2_4_G0,
clk => ladder_fpga_sc_tck_c,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ETAT_PRESENT_14_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => ETAT_PRESENT(14),
d => ETAT_PRESENT_TR29_0_A2_0_G0,
clk => ladder_fpga_sc_tck_c,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ETAT_PRESENT_13_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => ETAT_PRESENT(13),
d => ETAT_PRESENT_NS_9_1_0_A2_0_G0,
clk => ladder_fpga_sc_tck_c,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ETAT_PRESENT_12_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => ETAT_PRESENT(12),
d => ETAT_PRESENT_NS_8_1_0_A2_0_G0,
clk => ladder_fpga_sc_tck_c,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ETAT_PRESENT_11_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => ETAT_PRESENT(11),
d => ETAT_PRESENT_NS_7_1_0_0_G0_0,
clk => ladder_fpga_sc_tck_c,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ETAT_PRESENT_10_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => ETAT_PRESENT(10),
d => ETAT_PRESENT_TR21_0_A2_0_G0,
clk => ladder_fpga_sc_tck_c,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ETAT_PRESENT_9_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => ETAT_PRESENT(9),
d => ETAT_PRESENT_TR20_0_A2_0_G0,
clk => ladder_fpga_sc_tck_c,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ETAT_PRESENT_8_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => ETAT_PRESENT(8),
d => ETAT_PRESENT_NS_6_1_0_A2_4_G0,
clk => ladder_fpga_sc_tck_c,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ETAT_PRESENT_7_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => ETAT_PRESENT(7),
d => ETAT_PRESENT_TR17_0_A2_0_G0,
clk => ladder_fpga_sc_tck_c,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ETAT_PRESENT_6_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => ETAT_PRESENT(6),
d => ETAT_PRESENT_NS_5_1_0_A2_5_G0,
clk => ladder_fpga_sc_tck_c,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ETAT_PRESENT_5_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => ETAT_PRESENT(5),
d => ETAT_PRESENT_NS_4_1_0_A2_3_G0,
clk => ladder_fpga_sc_tck_c,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ETAT_PRESENT_4_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => ETAT_PRESENT(4),
d => ETAT_PRESENT_NS_3_1_0_0_G0_0,
clk => ladder_fpga_sc_tck_c,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ETAT_PRESENT_3_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => ETAT_PRESENT(3),
d => ETAT_PRESENT_TR9_0_A2_0_G0,
clk => ladder_fpga_sc_tck_c,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ETAT_PRESENT_2_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => ETAT_PRESENT(2),
d => ETAT_PRESENT_NS_2_1_0_A2_0_G0,
clk => ladder_fpga_sc_tck_c,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ETAT_PRESENT_1_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => ETAT_PRESENT(1),
d => ETAT_PRESENT_NS_1_1_0_0_G0_0,
clk => ladder_fpga_sc_tck_c,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ETAT_PRESENT_0_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => ETAT_PRESENT(0),
d => ETAT_PRESENT_NS_0_1_0_A2_5_G0,
clk => ladder_fpga_sc_tck_c,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
SC_UPDATEDR_0X01_Z307: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => SC_UPDATEDR_0X01,
d => SC_UPDATEDR_0X01_0_0_G0,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
SC_UPDATEDR_0X03_Z308: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => SC_UPDATEDR_0X03,
d => SC_UPDATEDR_0X03_0_0_G0,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
SC_UPDATEDR_0X04_Z309: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => SC_UPDATEDR_0X04,
d => SC_UPDATEDR_0X04_0_0_G0,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
SC_UPDATEDR_0X08_Z310: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => SC_UPDATEDR_0X08,
d => SC_UPDATEDR_0X08_0_0_G0,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
SC_UPDATEDR_0X0B_Z311: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => SC_UPDATEDR_0X0B,
d => SC_UPDATEDR_0X0B_0_0_G0,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
UPDATEIR_Z312: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => UPDATEIR,
d => ETAT_PRESENT(15),
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
SHIFTIR_Z313: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => shiftIR,
d => ETAT_PRESENT(11),
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
SHIFTDR_Z314: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => shiftDR,
d => ETAT_PRESENT(4),
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
RESET_BAR_Z315: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => reset_bar,
d => ETAT_PRESENT(0),
clk => ladder_fpga_sc_tck_c_i_i,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
ETAT_PRESENT_RET_Z316: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => etat_present_ret,
d => CLOCKIR_0_A2_0,
clk => ladder_fpga_sc_tck_c,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
ETAT_PRESENT_RET_0_Z317: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => etat_present_ret_0,
d => CLOCKDR_0_A2_0,
clk => ladder_fpga_sc_tck_c,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
SC_UPDATEDR_0X09_15_Z318: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => SC_UPDATEDR_0X09_3,
d => SC_UPDATEDR_0X09_0_0_G0_4,
clk => ladder_fpga_sc_tck_c_i_i,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
ETAT_PRESENT_NS_10_1_0_A2_1_Z319: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001000100010001")
port map (
combout => ETAT_PRESENT_NS_10_1_0_A2_1,
dataa => ETAT_PRESENT(13),
datab => ETAT_PRESENT(5));
UPDATEIR_RNI627H: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010001000100")
port map (
combout => G_646,
dataa => UPDATEIR,
datab => ETAT_PRESENT(15));
ETAT_PRESENT_NS_5_1_0_A2_1_Z321: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010001000100")
port map (
combout => ETAT_PRESENT_NS_5_1_0_A2_1,
dataa => ETAT_PRESENT(7),
datab => ETAT_PRESENT(0));
CLOCKDR_0_A2_Z322: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001000100010001")
port map (
combout => CLOCKDR_0_A2_5,
dataa => ETAT_PRESENT(4),
datab => ETAT_PRESENT(3));
CLOCKIR_0_A2_Z323: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001000100010001")
port map (
combout => CLOCKIR_0_A2_6,
dataa => ETAT_PRESENT(11),
datab => ETAT_PRESENT(10));
\LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_0_3__G0_I_O3_Z324\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => \LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_0_3__G0_I_O3\,
dataa => ladder_fpga_event_controller_state_2,
datab => ladder_fpga_busy);
\LADDER_FPGA_MUX_STATUSIN_3_4_10_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_4(10),
dataa => ladder_fpga_nbr_test_7,
datab => ladder_fpga_nbr_hold_7,
datac => ladder_fpga_mux_status_count_integer_0);
\LADDER_FPGA_MUX_STATUSIN_3_4_5_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_4(5),
dataa => ladder_fpga_nbr_test_2,
datab => ladder_fpga_nbr_hold_2,
datac => ladder_fpga_mux_status_count_integer_0);
\LADDER_FPGA_MUX_STATUSIN_3_4_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_4(3),
dataa => ladder_fpga_nbr_test_0,
datab => ladder_fpga_nbr_hold_0,
datac => ladder_fpga_mux_status_count_integer_0);
\LADDER_FPGA_MUX_STATUSIN_3_4_17_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_4(17),
dataa => pilotage_n,
datab => pilotage_n_0,
datac => ladder_fpga_mux_status_count_integer_0);
\LADDER_FPGA_MUX_STATUSIN_3_5_17_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_5(17),
dataa => pilotage_n_1,
datab => pilotage_n_2,
datac => ladder_fpga_mux_status_count_integer_0);
\LADDER_FPGA_MUX_STATUSIN_3_4_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_4(4),
dataa => ladder_fpga_nbr_test_1,
datab => ladder_fpga_nbr_hold_1,
datac => ladder_fpga_mux_status_count_integer_0);
SC_UPDATEDR_0X04_0_0_G2_2_Z331: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010001000100010")
port map (
combout => SC_UPDATEDR_0X04_0_0_G2_2,
dataa => data_out,
datab => data_out_0);
N_739_I_0_G0_I_A3_5_Z332: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111011101110")
port map (
combout => N_739_I_0_G0_I_A3_5,
dataa => cnt_readout_6,
datab => cnt_readout_5);
\LADDER_FPGA_MUX_STATUSIN_3_6_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010001000100")
port map (
combout => ladder_fpga_mux_statusin_3_6_1,
dataa => ladder_fpga_mux_status_count_integer_1,
datab => LADDER_FPGA_MUX_STATUSIN_3_4(4));
ETAT_PRESENT_NS_6_1_0_A2_2_Z334: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000000000001")
port map (
combout => ETAT_PRESENT_NS_6_1_0_A2_2,
dataa => ETAT_PRESENT(2),
datab => ETAT_PRESENT(14),
datac => ETAT_PRESENT(9),
datad => ETAT_PRESENT(12));
\ETAT_PRESENT_RNI5TTL_12_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001000000010000")
port map (
combout => ETAT_PRESENT_TR20_0_A2_0_G0_5,
dataa => ETAT_PRESENT(9),
datab => ETAT_PRESENT(12),
datac => ETAT_PRESENT_NS_6_1_0_A2_0);
ETAT_PRESENT_NS_10_1_0_A2_0_Z336: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000000010000")
port map (
combout => ETAT_PRESENT_NS_10_1_0_A2_0,
dataa => ETAT_PRESENT(5),
datab => ETAT_PRESENT(13),
datac => ETAT_PRESENT(0),
datad => ETAT_PRESENT(7));
ETAT_PRESENT_NS_5_1_0_A2_2_Z337: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000100000001")
port map (
combout => ETAT_PRESENT_NS_5_1_0_A2_2,
dataa => ETAT_PRESENT(1),
datab => ETAT_PRESENT(15),
datac => ETAT_PRESENT(8));
\LADDER_FPGA_MUX_STATUSIN_3_6_10_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010001000100")
port map (
combout => ladder_fpga_mux_statusin_3_6_7,
dataa => ladder_fpga_mux_status_count_integer_1,
datab => LADDER_FPGA_MUX_STATUSIN_3_4(10));
\LADDER_FPGA_MUX_STATUSIN_3_6_5_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010001000100")
port map (
combout => ladder_fpga_mux_statusin_3_6_2,
dataa => ladder_fpga_mux_status_count_integer_1,
datab => LADDER_FPGA_MUX_STATUSIN_3_4(5));
\LADDER_FPGA_MUX_STATUSIN_3_6_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010001000100")
port map (
combout => ladder_fpga_mux_statusin_3_6_0,
dataa => ladder_fpga_mux_status_count_integer_1,
datab => LADDER_FPGA_MUX_STATUSIN_3_4(3));
UN3_LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_SUM2_Z341: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001111000011110")
port map (
combout => UN3_LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_SUM2,
dataa => ladder_fpga_adc_bit_count_cs_integer_0,
datab => ladder_fpga_adc_bit_count_cs_integer_1,
datac => ladder_fpga_adc_bit_count_cs_integer_2);
N_981_I_0_G0_1_Z342: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000100000001")
port map (
combout => N_981_I_0_G0_1,
dataa => ladder_fpga_event_controller_state_2,
datab => ladder_fpga_event_controller_state_3,
datac => ladder_fpga_event_controller_state_4);
\LADDER_FPGA_MUX_STATUSIN_3_3_A_12_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000010111111100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3_A(12),
dataa => crc_error,
datab => ladder_fpga_activeclock,
datac => ladder_fpga_mux_status_count_integer_1,
datad => ladder_fpga_mux_status_count_integer_0);
\LADDER_FPGA_MUX_STATUSIN_3_3_12_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => ladder_fpga_mux_statusin_3_3_0,
dataa => debug_present_n_c,
datab => ladder_fpga_event_controller_state_5,
datac => ladder_fpga_mux_status_count_integer_1,
datad => LADDER_FPGA_MUX_STATUSIN_3_3_A(12));
\LADDER_FPGA_MUX_STATUSIN_3_3_14_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111100100011")
port map (
combout => ladder_fpga_mux_statusin_3_3_2,
dataa => des_lock_c,
datab => ladder_fpga_mux_status_count_integer_1,
datac => ladder_fpga_mux_status_count_integer_0,
datad => LADDER_FPGA_MUX_STATUSIN_3_2_X(14));
\LADDER_FPGA_MUX_STATUSIN_3_6_13_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100011011000")
port map (
combout => ladder_fpga_mux_statusin_3_6_10,
dataa => ladder_fpga_mux_status_count_integer_1,
datab => LADDER_FPGA_MUX_STATUSIN_3_5_X(13),
datac => LADDER_FPGA_MUX_STATUSIN_3_4_X(13));
\LADDER_FPGA_MUX_STATUSIN_3_6_14_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100011011000")
port map (
combout => ladder_fpga_mux_statusin_3_6_11,
dataa => ladder_fpga_mux_status_count_integer_1,
datab => LADDER_FPGA_MUX_STATUSIN_3_5_X(14),
datac => LADDER_FPGA_MUX_STATUSIN_3_4_X(14));
\LADDER_FPGA_MUX_STATUSIN_3_3_A_17_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3_A(17),
dataa => pilotage_n_3,
datab => pilotage_n_4,
datac => ladder_fpga_mux_status_count_integer_1,
datad => ladder_fpga_mux_status_count_integer_0);
\LADDER_FPGA_MUX_STATUSIN_3_3_17_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => ladder_fpga_mux_statusin_3_3_5,
dataa => pilotage_n_5,
datab => pilotage_n_6,
datac => ladder_fpga_mux_status_count_integer_1,
datad => LADDER_FPGA_MUX_STATUSIN_3_3_A(17));
\LADDER_FPGA_MUX_STATUSIN_3_6_17_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100011011000")
port map (
combout => ladder_fpga_mux_statusin_3_6_14,
dataa => ladder_fpga_mux_status_count_integer_1,
datab => LADDER_FPGA_MUX_STATUSIN_3_5(17),
datac => LADDER_FPGA_MUX_STATUSIN_3_4(17));
SC_UPDATEDR_0X08_0_SQMUXA_I_A2_Z351: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001000000010000")
port map (
combout => SC_UPDATEDR_0X08_0_SQMUXA_I_A2,
dataa => data_out,
datab => data_out_1,
datac => data_out_1_0);
PROC_LADDER_FPGA_ADC_CS_LADDER_FPGA_ADC_SELECT_N5_I_O2: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111011111110")
port map (
combout => LADDER_FPGA_ADC_SELECT_N5_I_O2_7,
dataa => ladder_fpga_adc_bit_count_cs_integer_2,
datab => ladder_fpga_adc_bit_count_cs_integer_3,
datac => ladder_fpga_adc_bit_count_cs_integer_1);
\ETAT_PRESENT_RNID50F_12_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000000000010")
port map (
combout => ETAT_PRESENT_NS_0_1_0_A2_5_G0_4,
dataa => ladder_fpga_sc_tms_c,
datab => ETAT_PRESENT(14),
datac => ETAT_PRESENT(2),
datad => ETAT_PRESENT(12));
SC_UPDATEDR_0X04_0_0_G2_1_Z354: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000000000010")
port map (
combout => SC_UPDATEDR_0X04_0_0_G2_1,
dataa => data_out_1_0,
datab => data_out_2,
datac => data_out_3,
datad => data_out_1);
N_739_I_0_G0_I_A3_6_Z355: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111111110")
port map (
combout => N_739_I_0_G0_I_A3_6,
dataa => cnt_readout_1,
datab => cnt_readout_2,
datac => cnt_readout_3,
datad => cnt_readout_4);
N_739_I_0_G0_I_A3_7_Z356: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111110111111111")
port map (
combout => N_739_I_0_G0_I_A3_7,
dataa => cnt_readout_9,
datab => state_readout_1,
datac => cnt_readout_0,
datad => cnt_readout_8);
\ETAT_PRESENT_RNO_1_13_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0110000001100000")
port map (
combout => ETAT_PRESENT_NS_9_1_0_A2_0_G0_1,
dataa => ETAT_PRESENT(12),
datab => ETAT_PRESENT(13),
datac => ETAT_PRESENT_NS_6_1_0_A2_0);
ETAT_PRESENT_NS_1_1_0_A2_1_Z358: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000000010110")
port map (
combout => ETAT_PRESENT_NS_1_1_0_A2_1,
dataa => ETAT_PRESENT(1),
datab => ETAT_PRESENT(15),
datac => ETAT_PRESENT(8),
datad => ETAT_PRESENT(6));
UN3_LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_SUM3_Z359: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000111111110")
port map (
combout => UN3_LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_SUM3,
dataa => ladder_fpga_adc_bit_count_cs_integer_0,
datab => ladder_fpga_adc_bit_count_cs_integer_1,
datac => ladder_fpga_adc_bit_count_cs_integer_2,
datad => ladder_fpga_adc_bit_count_cs_integer_3);
LADDER_FPGA_ADC_SELECT_N_1_0_0_G0_Z360: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111000000000")
port map (
combout => ladder_fpga_adc_select_n_1_0_0_g0,
dataa => ladder_fpga_adc_bit_count_cs_integer_2,
datab => ladder_fpga_adc_bit_count_cs_integer_3,
datac => ladder_fpga_adc_bit_count_cs_integer_1,
datad => state_readout_0);
\STATE_READOUT_NS_0_4__G2_Z361\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111011111111")
port map (
combout => \state_readout_ns_0_4__g2\,
dataa => ladder_fpga_adc_bit_count_cs_integer_2,
datab => ladder_fpga_adc_bit_count_cs_integer_3,
datac => ladder_fpga_adc_bit_count_cs_integer_1,
datad => ladder_fpga_adc_bit_count_cs_integer_0);
N_981_I_0_G0_Z362: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1100101011111111")
port map (
combout => N_981_i_0_g0,
dataa => holdin_echelle_c,
datab => ladder_fpga_busy,
datac => ladder_fpga_event_controller_state_0,
datad => N_981_I_0_G0_1);
N_987_I_0_G0_Z363: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010101000100000")
port map (
combout => N_987_i_0_g0,
dataa => holdin_echelle_c,
datab => ladder_fpga_busy,
datac => ladder_fpga_event_controller_state_2,
datad => ladder_fpga_event_controller_state_1);
\LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_0_3__G0_I_Z364\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010101010000000")
port map (
combout => \ladder_fpga_event_controller_state_ns_0_3__g0_i\,
dataa => holdin_echelle_c,
datab => ladder_fpga_event_controller_state_3,
datac => tokenin_pulse_ok,
datad => \LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_0_3__G0_I_O3\);
\LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_0_2__G0_I_Z365\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010101000001000")
port map (
combout => \ladder_fpga_event_controller_state_ns_0_2__g0_i\,
dataa => holdin_echelle_c,
datab => ladder_fpga_event_controller_state_3,
datac => tokenin_pulse_ok,
datad => \LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_0_2__G0_I_O3_X\);
N_983_I_0_G0_Z366: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100000011001100")
port map (
combout => N_983_i_0_g0,
dataa => tokenin_echelle_c,
datab => holdin_echelle_c,
datac => ladder_fpga_event_controller_state_4,
datad => ladder_fpga_event_controller_state_5);
\ETAT_PRESENT_RNO_0_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001000000000000")
port map (
combout => ETAT_PRESENT_NS_2_1_0_A2_0_G0_1,
dataa => ETAT_PRESENT(3),
datab => ETAT_PRESENT(4),
datac => CLOCKIR_0_A2_6,
datad => ETAT_PRESENT_NS_10_1_0_A2_0);
\ETAT_PRESENT_RNO_0_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000100000000")
port map (
combout => ETAT_PRESENT_NS_5_1_0_A2_5_G0_1,
dataa => ETAT_PRESENT(3),
datab => ETAT_PRESENT(4),
datac => ETAT_PRESENT(13),
datad => CLOCKIR_0_A2_6);
\ETAT_PRESENT_RNO_1_7_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001000000000000")
port map (
combout => ETAT_PRESENT_TR17_0_A2_0_G0_3_0,
dataa => ETAT_PRESENT(1),
datab => ETAT_PRESENT(15),
datac => CLOCKIR_0_A2_6,
datad => CLOCKDR_0_A2_5);
\ETAT_PRESENT_RNO_0_13_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000000000001")
port map (
combout => ETAT_PRESENT_NS_9_1_0_A2_0_G0_5,
dataa => ETAT_PRESENT(2),
datab => ETAT_PRESENT(14),
datac => ETAT_PRESENT(5),
datad => ETAT_PRESENT(9));
\ETAT_PRESENT_RNO_0_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001000000000000")
port map (
combout => ETAT_PRESENT_NS_0_1_0_A2_5_G0_1,
dataa => ETAT_PRESENT(5),
datab => ETAT_PRESENT(13),
datac => ETAT_PRESENT_NS_0_1_0_A2_5_G0_4,
datad => ETAT_PRESENT_NS_6_1_0_A2_0);
ETAT_PRESENT_NS_7_1_0_A2_3_Z372: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100000000000000")
port map (
combout => ETAT_PRESENT_NS_7_1_0_A2_3,
dataa => ladder_fpga_sc_tms_c,
datab => ETAT_PRESENT_NS_10_1_0_A2_1,
datac => ETAT_PRESENT_NS_5_1_0_A2_1,
datad => ETAT_PRESENT_NS_6_1_0_A2_2);
ETAT_PRESENT_NS_6_1_0_A2_0_Z373: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100000000000000")
port map (
combout => ETAT_PRESENT_NS_6_1_0_A2_0,
dataa => ETAT_PRESENT(6),
datab => CLOCKIR_0_A2_6,
datac => ETAT_PRESENT_NS_5_1_0_A2_2,
datad => CLOCKDR_0_A2_5);
ETAT_PRESENT_NS_1_1_0_A2_0_2_Z374: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100000000000000")
port map (
combout => ETAT_PRESENT_NS_1_1_0_A2_0_2,
dataa => ladder_fpga_sc_tms_c,
datab => ETAT_PRESENT_NS_10_1_0_A2_1,
datac => ETAT_PRESENT_NS_6_1_0_A2_2,
datad => ETAT_PRESENT_NS_6_1_0_A2_0);
N_989_I_0_G0_Z375: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1100000011000101")
port map (
combout => N_989_i_0_g0,
dataa => holdin_echelle_c,
datab => ladder_fpga_busy,
datac => ladder_fpga_event_controller_state_0,
datad => N_981_I_0_G0_1);
SC_UPDATEDR_0X08_0_SQMUXA_I_A2_RNIDQ7F: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000010000000")
port map (
combout => SC_UPDATEDR_0X09_0_0_G2_1,
dataa => data_out_0,
datab => data_out_2,
datac => SC_UPDATEDR_0X08_0_SQMUXA_I_A2);
SC_UPDATEDR_0X08_0_SQMUXA_I_A2_RNIDQ7F_0: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010000000100000")
port map (
combout => SC_UPDATEDR_0X01_0_0_G2_1,
dataa => data_out_0,
datab => data_out_2,
datac => SC_UPDATEDR_0X08_0_SQMUXA_I_A2);
N_739_I_0_G0_I_A3_Z378: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111111110")
port map (
combout => N_739_I_0_G0_I_A3,
dataa => cnt_readout_7,
datab => N_739_I_0_G0_I_A3_5,
datac => N_739_I_0_G0_I_A3_6,
datad => N_739_I_0_G0_I_A3_7);
ETAT_PRESENT_NS_10_1_0_A2_1_RNION131: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000000000000")
port map (
combout => ETAT_PRESENT_NS_4_1_0_A2_3_G0_1_1,
dataa => ladder_fpga_sc_tms_c,
datab => ETAT_PRESENT_NS_10_1_0_A2_1,
datac => ETAT_PRESENT_NS_5_1_0_A2_1,
datad => ETAT_PRESENT_NS_6_1_0_A2_2);
\ETAT_PRESENT_RNO_1_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001010000000000")
port map (
combout => ETAT_PRESENT_NS_5_1_0_A2_5_G0_2,
dataa => ladder_fpga_sc_tms_c,
datab => ETAT_PRESENT(5),
datac => ETAT_PRESENT(6),
datad => ETAT_PRESENT_NS_6_1_0_A2_2);
\ETAT_PRESENT_RNO_13_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100000000000000")
port map (
combout => ETAT_PRESENT_NS_9_1_0_A2_0_G0,
dataa => ladder_fpga_sc_tms_c,
datab => ETAT_PRESENT_NS_9_1_0_A2_0_G0_5,
datac => ETAT_PRESENT_NS_5_1_0_A2_1,
datad => ETAT_PRESENT_NS_9_1_0_A2_0_G0_1);
\ETAT_PRESENT_RNI390L_12_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000100000000")
port map (
combout => ETAT_PRESENT_TR21_0_A2_0_G0_A,
dataa => ETAT_PRESENT(2),
datab => ETAT_PRESENT(14),
datac => ETAT_PRESENT(12),
datad => ETAT_PRESENT(9));
ETAT_PRESENT_NS_10_1_0_A2_0_RNINJOH1: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100000000000000")
port map (
combout => ETAT_PRESENT_TR21_0_A2_0_G0,
dataa => ladder_fpga_sc_tms_c,
datab => ETAT_PRESENT_TR21_0_A2_0_G0_A,
datac => ETAT_PRESENT_NS_10_1_0_A2_0,
datad => ETAT_PRESENT_NS_6_1_0_A2_0);
\ETAT_PRESENT_RNO_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111011011111111")
port map (
combout => ETAT_PRESENT_NS_0_1_0_A2_5_G0,
dataa => ETAT_PRESENT(9),
datab => ETAT_PRESENT(0),
datac => ETAT_PRESENT(7),
datad => ETAT_PRESENT_NS_0_1_0_A2_5_G0_1);
\ETAT_PRESENT_RNO_0_8_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010000000000000")
port map (
combout => ETAT_PRESENT_NS_6_1_0_A2_4_G0_3,
dataa => ETAT_PRESENT(0),
datab => ETAT_PRESENT(13),
datac => ETAT_PRESENT_NS_0_1_0_A2_5_G0_4,
datad => ETAT_PRESENT_TR20_0_A2_0_G0_5);
ETAT_PRESENT_NS_10_1_0_A2_1_RNIQUHD1: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100000000000000")
port map (
combout => ETAT_PRESENT_NS_7_1_0_0_G0_0_A3_1,
dataa => ladder_fpga_sc_tms_c,
datab => ETAT_PRESENT_NS_10_1_0_A2_1,
datac => ETAT_PRESENT_NS_5_1_0_A2_1,
datad => ETAT_PRESENT_TR20_0_A2_0_G0_5);
\ETAT_PRESENT_RNI4VD01_14_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010000000100000")
port map (
combout => ETAT_PRESENT_TR9_0_A2_0_G0_1,
dataa => ETAT_PRESENT(2),
datab => ETAT_PRESENT(14),
datac => ETAT_PRESENT_TR20_0_A2_0_G0_5);
PROC_LADDER_FPGA_ADC_CS_LADDER_FPGA_ADC_SELECT_N5_I_O2_RNIEJUS: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111000011111000")
port map (
combout => cnt_readoutlde,
dataa => reset_n_c,
datab => ladder_fpga_adc_bit_count_cs_integer_0,
datac => un1_reset_n_2_x,
datad => LADDER_FPGA_ADC_SELECT_N5_I_O2_7);
SC_UPDATEDR_0X04_RNI1B9C1: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1100100010001000")
port map (
combout => SC_UPDATEDR_0X04_0_0_G0,
dataa => SC_UPDATEDR_0X04,
datab => ETAT_PRESENT(8),
datac => SC_UPDATEDR_0X04_0_0_G2_2,
datad => SC_UPDATEDR_0X04_0_0_G2_1);
ETAT_PRESENT_NS_7_1_0_A2_3_RNI1B7E: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100000001000000")
port map (
combout => ETAT_PRESENT_NS_7_1_0_0_G1_1,
dataa => ETAT_PRESENT(6),
datab => ETAT_PRESENT_NS_5_1_0_A2_2,
datac => ETAT_PRESENT_NS_7_1_0_A2_3);
PROC_LADDER_FPGA_ADC_CS_LADDER_FPGA_ADC_SELECT_N5_I_O2_RNIFN1C: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011001000110010")
port map (
combout => \ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_0__g0_i\,
dataa => adc_cnt_enable,
datab => ladder_fpga_adc_bit_count_cs_integer_0,
datac => LADDER_FPGA_ADC_SELECT_N5_I_O2_7);
PROC_LADDER_FPGA_ADC_CS_LADDER_FPGA_ADC_SELECT_N5_I_O2_RNIGV6C: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1001100101010000")
port map (
combout => \ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_1__g0_i\,
dataa => ladder_fpga_adc_bit_count_cs_integer_0,
datab => ladder_fpga_adc_bit_count_cs_integer_1,
datac => adc_cnt_enable,
datad => LADDER_FPGA_ADC_SELECT_N5_I_O2_7);
PROC_LADDER_FPGA_ADC_CS_LADDER_FPGA_ADC_SELECT_N5_I_O2_RNIIFHC: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000111101000100")
port map (
combout => \ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_2__g0_i\,
dataa => ladder_fpga_adc_bit_count_cs_integer_0,
datab => adc_cnt_enable,
datac => UN3_LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_SUM2,
datad => LADDER_FPGA_ADC_SELECT_N5_I_O2_7);
PROC_LADDER_FPGA_ADC_CS_LADDER_FPGA_ADC_SELECT_N5_I_O2_RNILPMC: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000111101000100")
port map (
combout => \ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_3__g0_i\,
dataa => ladder_fpga_adc_bit_count_cs_integer_0,
datab => adc_cnt_enable,
datac => UN3_LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_SUM3,
datad => LADDER_FPGA_ADC_SELECT_N5_I_O2_7);
N_739_I_0_G0_I_Z395: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111100000000000")
port map (
combout => N_739_i_0_g0_i,
dataa => tokenin_echelle_c,
datab => state_readout_1,
datac => state_readout_0,
datad => N_739_I_0_G0_I_A3);
\ETAT_PRESENT_RNO_9_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000000000000")
port map (
combout => ETAT_PRESENT_TR20_0_A2_0_G0,
dataa => ladder_fpga_sc_tms_c,
datab => ETAT_PRESENT_NS_10_1_0_A2_1,
datac => ETAT_PRESENT_NS_5_1_0_A2_1,
datad => ETAT_PRESENT_TR9_0_A2_0_G0_1);
\ETAT_PRESENT_RNO_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100000000000000")
port map (
combout => ETAT_PRESENT_TR9_0_A2_0_G0,
dataa => ladder_fpga_sc_tms_c,
datab => ETAT_PRESENT_NS_10_1_0_A2_1,
datac => ETAT_PRESENT_NS_5_1_0_A2_1,
datad => ETAT_PRESENT_TR9_0_A2_0_G0_1);
\ETAT_PRESENT_RNO_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000000000000")
port map (
combout => ETAT_PRESENT_NS_2_1_0_A2_0_G0,
dataa => ladder_fpga_sc_tms_c,
datab => ETAT_PRESENT_NS_1_1_0_A2_1,
datac => ETAT_PRESENT_NS_6_1_0_A2_2,
datad => ETAT_PRESENT_NS_2_1_0_A2_0_G0_1);
\ETAT_PRESENT_RNO_0_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000000000000")
port map (
combout => ETAT_PRESENT_NS_1_1_0_0_G2,
dataa => CLOCKIR_0_A2_6,
datab => ETAT_PRESENT_NS_1_1_0_A2_1,
datac => CLOCKDR_0_A2_5,
datad => ETAT_PRESENT_NS_7_1_0_A2_3);
\ETAT_PRESENT_RNO_8_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0110000001100000")
port map (
combout => ETAT_PRESENT_NS_6_1_0_A2_4_G0,
dataa => ETAT_PRESENT(5),
datab => ETAT_PRESENT(7),
datac => ETAT_PRESENT_NS_6_1_0_A2_4_G0_3);
SC_UPDATEDR_0X04_RNIO7SI1: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010001000100")
port map (
combout => G_656,
dataa => SC_UPDATEDR_0X04,
datab => SC_UPDATEDR_0X04_0_0_G0);
SC_UPDATEDR_0X08_0_0_G0_A_Z402: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000000001101")
port map (
combout => SC_UPDATEDR_0X08_0_0_G0_A,
dataa => data_out_1_0,
datab => data_out_2,
datac => data_out_0,
datad => data_out_3);
SC_UPDATEDR_0X08_RNITTTA1: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010100010001000")
port map (
combout => SC_UPDATEDR_0X08_0_0_G0,
dataa => ETAT_PRESENT(8),
datab => SC_UPDATEDR_0X08,
datac => SC_UPDATEDR_0X08_0_SQMUXA_I_A2,
datad => SC_UPDATEDR_0X08_0_0_G0_A);
\ETAT_PRESENT_RNO_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000000000000")
port map (
combout => ETAT_PRESENT_NS_5_1_0_A2_5_G0,
dataa => ETAT_PRESENT_NS_5_1_0_A2_1,
datab => ETAT_PRESENT_NS_5_1_0_A2_2,
datac => ETAT_PRESENT_NS_5_1_0_A2_5_G0_1,
datad => ETAT_PRESENT_NS_5_1_0_A2_5_G0_2);
\ETAT_PRESENT_RNO_7_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100000000000000")
port map (
combout => ETAT_PRESENT_TR17_0_A2_0_G0,
dataa => ETAT_PRESENT(8),
datab => ETAT_PRESENT_NS_10_1_0_A2_0,
datac => ETAT_PRESENT_TR17_0_A2_0_G0_1_X,
datad => ETAT_PRESENT_TR17_0_A2_0_G0_3_0);
\ETAT_PRESENT_RNO_0_5_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001010000000000")
port map (
combout => ETAT_PRESENT_NS_4_1_0_A2_3_G0_1_0,
dataa => ETAT_PRESENT(6),
datab => ETAT_PRESENT(3),
datac => ETAT_PRESENT(4),
datad => ETAT_PRESENT_NS_4_1_0_A2_3_G0_1_1);
\ETAT_PRESENT_RNO_0_12_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001010000000000")
port map (
combout => ETAT_PRESENT_NS_8_1_0_A2_0_G0_1,
dataa => ETAT_PRESENT(6),
datab => ETAT_PRESENT(10),
datac => ETAT_PRESENT(11),
datad => ETAT_PRESENT_NS_4_1_0_A2_3_G0_1_1);
\ETAT_PRESENT_RNO_0_15_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000001000000000")
port map (
combout => ETAT_PRESENT_NS_10_1_0_A2_4_G0_A,
dataa => ladder_fpga_sc_tms_c,
datab => ETAT_PRESENT(2),
datac => ETAT_PRESENT(9),
datad => ETAT_PRESENT_NS_10_1_0_A2_0);
\ETAT_PRESENT_RNO_15_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0110000000000000")
port map (
combout => ETAT_PRESENT_NS_10_1_0_A2_4_G0,
dataa => ETAT_PRESENT(14),
datab => ETAT_PRESENT(12),
datac => ETAT_PRESENT_NS_10_1_0_A2_4_G0_A,
datad => ETAT_PRESENT_NS_6_1_0_A2_0);
\ETAT_PRESENT_RNO_14_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100000000000000")
port map (
combout => ETAT_PRESENT_TR29_0_A2_0_G0,
dataa => ETAT_PRESENT(5),
datab => ETAT_PRESENT(13),
datac => ETAT_PRESENT_NS_5_1_0_A2_1,
datad => ETAT_PRESENT_TR29_0_A2_0_G0_1_X);
SC_UPDATEDR_0X08_RNIOQGH1: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010001000100")
port map (
combout => G_665,
dataa => SC_UPDATEDR_0X08,
datab => SC_UPDATEDR_0X08_0_0_G0);
SC_UPDATEDR_0X01_RNIIBNU: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101000011000000")
port map (
combout => SC_UPDATEDR_0X01_0_0_G0,
dataa => data_out_3,
datab => SC_UPDATEDR_0X01,
datac => ETAT_PRESENT(8),
datad => SC_UPDATEDR_0X01_0_0_G2_1);
SC_UPDATEDR_0X03_RNIKBNU: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110000011000000")
port map (
combout => SC_UPDATEDR_0X03_0_0_G0,
dataa => data_out_3,
datab => SC_UPDATEDR_0X03,
datac => ETAT_PRESENT(8),
datad => SC_UPDATEDR_0X01_0_0_G2_1);
\ETAT_PRESENT_RNIVK8T_8_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101000011000000")
port map (
combout => SC_UPDATEDR_0X09_0_0_G0_4,
dataa => data_out_3,
datab => SC_UPDATEDR_0X09_3,
datac => ETAT_PRESENT(8),
datad => SC_UPDATEDR_0X09_0_0_G2_1);
SC_UPDATEDR_0X0B_RNI3DNU: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110000011000000")
port map (
combout => SC_UPDATEDR_0X0B_0_0_G0,
dataa => data_out_3,
datab => SC_UPDATEDR_0X0B,
datac => ETAT_PRESENT(8),
datad => SC_UPDATEDR_0X09_0_0_G2_1);
\ETAT_PRESENT_RNO_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111000111110000")
port map (
combout => ETAT_PRESENT_NS_1_1_0_0_G0_0,
dataa => ETAT_PRESENT(7),
datab => ETAT_PRESENT(0),
datac => ETAT_PRESENT_NS_1_1_0_0_G2,
datad => ETAT_PRESENT_NS_1_1_0_A2_0_2);
\ETAT_PRESENT_RNIDK3R_10_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0110000000000000")
port map (
combout => ETAT_PRESENT_NS_7_1_0_0_G1,
dataa => ETAT_PRESENT(10),
datab => ETAT_PRESENT(11),
datac => CLOCKDR_0_A2_5,
datad => ETAT_PRESENT_NS_7_1_0_0_G1_1);
\ETAT_PRESENT_RNIM3V91_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0110000000000000")
port map (
combout => ETAT_PRESENT_NS_3_1_0_0_G1,
dataa => ETAT_PRESENT(3),
datab => ETAT_PRESENT(4),
datac => CLOCKIR_0_A2_6,
datad => ETAT_PRESENT_NS_7_1_0_0_G1_1);
SC_UPDATEDR_0X0B_RNI8BA51: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010001000100")
port map (
combout => G_662,
dataa => SC_UPDATEDR_0X0B,
datab => SC_UPDATEDR_0X0B_0_0_G0);
SC_UPDATEDR_0X03_RNIA8A51: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010001000100")
port map (
combout => G_653,
dataa => SC_UPDATEDR_0X03,
datab => SC_UPDATEDR_0X03_0_0_G0);
SC_UPDATEDR_0X01_RNI68A51: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010001000100")
port map (
combout => G_650,
dataa => SC_UPDATEDR_0X01,
datab => SC_UPDATEDR_0X01_0_0_G0);
\ETAT_PRESENT_RNI6L5J2_14_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111001011110000")
port map (
combout => ETAT_PRESENT_NS_7_1_0_0_G0_0,
dataa => ETAT_PRESENT(14),
datab => ETAT_PRESENT(2),
datac => ETAT_PRESENT_NS_7_1_0_0_G1,
datad => ETAT_PRESENT_NS_7_1_0_0_G0_0_A3_1);
ETAT_PRESENT_NS_1_1_0_A2_0_2_RNII0042: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111100011110000")
port map (
combout => ETAT_PRESENT_NS_3_1_0_0_G0_0,
dataa => ETAT_PRESENT(7),
datab => ETAT_PRESENT(0),
datac => ETAT_PRESENT_NS_3_1_0_0_G1,
datad => ETAT_PRESENT_NS_1_1_0_A2_0_2);
\ETAT_PRESENT_RNO_5_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001000000000000")
port map (
combout => ETAT_PRESENT_NS_4_1_0_A2_3_G0,
dataa => ETAT_PRESENT(10),
datab => ETAT_PRESENT(11),
datac => ETAT_PRESENT_NS_5_1_0_A2_2,
datad => ETAT_PRESENT_NS_4_1_0_A2_3_G0_1_0);
\ETAT_PRESENT_RNO_12_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001000000000000")
port map (
combout => ETAT_PRESENT_NS_8_1_0_A2_0_G0,
dataa => ETAT_PRESENT(3),
datab => ETAT_PRESENT(4),
datac => ETAT_PRESENT_NS_5_1_0_A2_2,
datad => ETAT_PRESENT_NS_8_1_0_A2_0_G0_1);
CLOCKIR_0_A2_0_Z426: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111011101110")
port map (
combout => CLOCKIR_0_A2_0,
dataa => ETAT_PRESENT_TR21_0_A2_0_G0,
datab => ETAT_PRESENT_NS_7_1_0_0_G0_0);
CLOCKDR_0_A2_0_Z427: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111010011110000")
port map (
combout => CLOCKDR_0_A2_0,
dataa => ladder_fpga_sc_tms_c,
datab => ETAT_PRESENT_NS_10_1_0_A2_0,
datac => ETAT_PRESENT_NS_3_1_0_0_G0_0,
datad => ETAT_PRESENT_TR9_0_A2_0_G0_1);
\ETAT_PRESENT_RNO_0_14_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000010000000")
port map (
combout => ETAT_PRESENT_TR29_0_A2_0_G0_1_X,
dataa => ladder_fpga_sc_tms_c,
datab => ETAT_PRESENT_NS_6_1_0_A2_2,
datac => ETAT_PRESENT_NS_6_1_0_A2_0);
\ETAT_PRESENT_RNO_0_7_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000010000000")
port map (
combout => ETAT_PRESENT_TR17_0_A2_0_G0_1_X,
dataa => ladder_fpga_sc_tms_c,
datab => ETAT_PRESENT(6),
datac => ETAT_PRESENT_NS_6_1_0_A2_2);
\LADDER_FPGA_MUX_STATUSIN_3_5_X_14_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_5_X(14),
dataa => ladder_addr_c_1,
datab => card_ser_num_c_1,
datac => ladder_fpga_mux_status_count_integer_0);
\LADDER_FPGA_MUX_STATUSIN_3_5_X_13_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_5_X(13),
dataa => ladder_addr_c_0,
datab => card_ser_num_c_0,
datac => ladder_fpga_mux_status_count_integer_0);
\LADDER_FPGA_MUX_STATUSIN_3_4_X_14_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_4_X(14),
dataa => card_ser_num_c_4,
datab => testin_echelle_c,
datac => ladder_fpga_mux_status_count_integer_0);
\LADDER_FPGA_MUX_STATUSIN_3_4_X_13_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_4_X(13),
dataa => card_ser_num_c_3,
datab => holdin_echelle_c,
datac => ladder_fpga_mux_status_count_integer_0);
\LADDER_FPGA_MUX_STATUSIN_3_2_X_14_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_2_X(14),
dataa => usb_present_c,
datab => ladder_fpga_event_controller_state_3,
datac => ladder_fpga_mux_status_count_integer_0);
\LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_0_2__G0_I_O3_X_Z435\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => \LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_0_2__G0_I_O3_X\,
dataa => tokenin_echelle_c,
datab => ladder_fpga_event_controller_state_4);
VCC <= '1';
GND <= '0';
sc_updateDR_0x09_15 <= SC_UPDATEDR_0X09_3;
sc_updateDR_0x09_0_0_g0 <= SC_UPDATEDR_0X09_0_0_G0_4;
clockDR_0_a2 <= CLOCKDR_0_A2_5;
clockIR_0_a2 <= CLOCKIR_0_A2_6;
ladder_fpga_adc_select_n5_i_o2 <= LADDER_FPGA_ADC_SELECT_N5_I_O2_7;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

library lpm;
use lpm.lpm_components.all;

library altera_mf;
use altera_mf.altera_mf_components.all;

entity mega_func_pll_40MHz_switchover_cycloneIII is
port(
c0_derived_clock_RNIECOA :  out std_logic;
ladder_fpga_clock40MHz :  out std_logic;
c2_derived_clock_RNIG8F8 :  out std_logic;
ladder_fpga_clock4MHz :  out std_logic;
c1_derived_clock_RNIFQJ9 :  out std_logic;
ladder_fpga_clock80MHz :  out std_logic;
clock40mhz_xtal_bad :  out std_logic;
clock40mhz_fpga_bad :  out std_logic;
ladder_fpga_activeclock :  out std_logic;
reset_n_in_RNI6VGA :  in std_logic;
data_out :  in std_logic;
pll_40MHz_switchover_locked :  out std_logic;
clock40mhz_fpga :  in std_logic;
clock40mhz_xtal :  in std_logic);
end mega_func_pll_40MHz_switchover_cycloneIII;

architecture beh of mega_func_pll_40MHz_switchover_cycloneIII is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal SUB_WIRE1 : std_logic_vector(4 to 4);
signal C0_0 : std_logic ;
signal C2_1 : std_logic ;
signal C1_2 : std_logic ;
signal CLKBAD1_I : std_logic ;
signal CLKBAD0_I : std_logic ;
signal C2_I : std_logic ;
signal C1_I : std_logic ;
signal C0_I : std_logic ;
signal LADDER_FPGA_CLOCK1MHZ : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
component altpll_work_ladder_fpga_ladder_fpga_arch_1
port(
activeclock :  out std_logic;
areset :  in std_logic;
clk : out std_logic_vector(4 downto 0);
clkswitch :  in std_logic;
locked :  out std_logic;
clkbad : out std_logic_vector(1 downto 0);
inclk : in std_logic_vector(1 downto 0)  );
end component;
begin
c0_derived_clock_RNIECOA <= not C0_0;
c2_derived_clock_RNIG8F8 <= not C2_1;
c1_derived_clock_RNIFQJ9 <= not C1_2;
clock40mhz_xtal_bad <= CLKBAD1_I;
clock40mhz_fpga_bad <= CLKBAD0_I;
C2_1 <= C2_I;
C1_2 <= C1_I;
C0_0 <= C0_I;

ALTPLL_COMPONENT: ALTPLL 
generic map(
  bandwidth_type => "AUTO",
  clk0_divide_by => 1,
  clk0_duty_cycle => 50,
  clk0_multiply_by => 1,
  clk0_phase_shift => "0",
  clk1_divide_by => 1,
  clk1_duty_cycle => 50,
  clk1_multiply_by => 2,
  clk1_phase_shift => "0",
  clk2_divide_by => 10,
  clk2_duty_cycle => 50,
  clk2_multiply_by => 1,
  clk2_phase_shift => "0",
  clk3_divide_by => 40,
  clk3_duty_cycle => 50,
  clk3_multiply_by => 1,
  clk3_phase_shift => "0",
  compensate_clock => "CLK0",
  inclk0_input_frequency => 25000,
  inclk1_input_frequency => 25000,
  intended_device_family => "Cyclone III",
  lpm_hint => "CBX_MODULE_PREFIX=mega_func_pll_40MHz_switchover_cycloneIII",
  lpm_type => "altpll",
  operation_mode => "NORMAL",
  pll_type => "AUTO",
  port_activeclock => "PORT_USED",
  port_areset => "PORT_USED",
  port_clkbad0 => "PORT_USED",
  port_clkbad1 => "PORT_USED",
  port_clkloss => "PORT_UNUSED",
  port_clkswitch => "PORT_USED",
  port_configupdate => "PORT_UNUSED",
  port_fbin => "PORT_UNUSED",
  port_inclk0 => "PORT_USED",
  port_inclk1 => "PORT_USED",
  port_locked => "PORT_USED",
  port_pfdena => "PORT_UNUSED",
  port_phasecounterselect => "PORT_UNUSED",
  port_phasedone => "PORT_UNUSED",
  port_phasestep => "PORT_UNUSED",
  port_phaseupdown => "PORT_UNUSED",
  port_pllena => "PORT_UNUSED",
  port_scanaclr => "PORT_UNUSED",
  port_scanclk => "PORT_UNUSED",
  port_scanclkena => "PORT_UNUSED",
  port_scandata => "PORT_UNUSED",
  port_scandataout => "PORT_UNUSED",
  port_scandone => "PORT_UNUSED",
  port_scanread => "PORT_UNUSED",
  port_scanwrite => "PORT_UNUSED",
  port_clk0 => "PORT_USED",
  port_clk1 => "PORT_USED",
  port_clk2 => "PORT_USED",
  port_clk3 => "PORT_USED",
  port_clk4 => "PORT_UNUSED",
  port_clk5 => "PORT_UNUSED",
  port_clkena0 => "PORT_UNUSED",
  port_clkena1 => "PORT_UNUSED",
  port_clkena2 => "PORT_UNUSED",
  port_clkena3 => "PORT_UNUSED",
  port_clkena4 => "PORT_UNUSED",
  port_clkena5 => "PORT_UNUSED",
  port_extclk0 => "PORT_UNUSED",
  port_extclk1 => "PORT_UNUSED",
  port_extclk2 => "PORT_UNUSED",
  port_extclk3 => "PORT_UNUSED",
  primary_clock => "inclk0",
  self_reset_on_loss_lock => "OFF",
  switch_over_type => "AUTO",
  width_clock => 5
)
port map (
activeclock => ladder_fpga_activeclock,
areset => reset_n_in_RNI6VGA,
clk(4) => SUB_WIRE1(4),
clk(3) =>  LADDER_FPGA_CLOCK1MHZ ,
clk(2) =>  C2_I ,
clk(1) =>  C1_I ,
clk(0) =>  C0_I ,
clkswitch => data_out,
locked => pll_40MHz_switchover_locked,
clkbad(1) =>  CLKBAD1_I ,
clkbad(0) =>  CLKBAD0_I ,
inclk(1) =>  clock40mhz_xtal ,
inclk(0) =>  clock40mhz_fpga );
GND <= '0';
VCC <= '1';
ladder_fpga_clock40MHz <= C0_0;
ladder_fpga_clock4MHz <= C2_1;
ladder_fpga_clock80MHz <= C1_2;
end beh;

--
library ieee, cycloneiii;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

library lpm;
use lpm.lpm_components.all;

library altera_mf;
use altera_mf.altera_mf_components.all;

entity ladder_fpga is
port(
reset_n :  in std_logic;
card_ser_num : in std_logic_vector(5 downto 0);
crc_error :  inout std_logic;
clock40mhz_fpga :  in std_logic;
clock40mhz_xtal :  in std_logic;
clock80mhz_adc :  out std_logic;
roboclock_horloge40_phase : out std_logic_vector(3 downto 0);
roboclock_adc_phase : out std_logic_vector(7 downto 0);
adc_cs_n : out std_logic_vector(7 downto 0);
data_serial : in std_logic_vector(15 downto 0);
level_shifter_dac_ld_cs_n :  out std_logic;
level_shifter_dac_sdi :  out std_logic;
level_shifter_dac_sck :  out std_logic;
pilotage_magnd_hybride : out std_logic_vector(15 downto 0);
pilotage_mvdd_hybride : out std_logic_vector(15 downto 0);
des_lock :  in std_logic;
rdo_to_ladder : in std_logic_vector(20 downto 10);
ladder_addr : in std_logic_vector(2 downto 0);
tokenin_echelle :  in std_logic;
testin_echelle :  in std_logic;
holdin_echelle :  in std_logic;
ladder_fpga_sc_tck :  in std_logic;
ladder_fpga_sc_tms :  in std_logic;
ladder_fpga_sc_trstb :  in std_logic;
ladder_fpga_sc_tdi :  in std_logic;
des_bist_pass :  in std_logic;
ladder_to_rdo : out std_logic_vector(21 downto 0);
ladder_fpga_sc_tdo :  out std_logic;
fibre_mod_absent :  in std_logic;
fibre_mod_scl :  inout std_logic;
fibre_mod_sda :  inout std_logic;
fibre_rx_loss :  in std_logic;
fibre_tx_disable :  out std_logic;
fibre_tx_fault :  in std_logic;
latchup_hybride : in std_logic_vector(15 downto 0);
mux_ref_latchup : out std_logic_vector(1 downto 0);
test_16hybrides :  out std_logic;
hold_16hybrides :  out std_logic;
ladder_fpga_rclk_16hybrides :  out std_logic;
tokenin_hybride : out std_logic_vector(15 downto 0);
tokenout_hybride : in std_logic_vector(15 downto 0);
temperature :  inout std_logic;
sc_tck_hybride : out std_logic_vector(15 downto 0);
sc_tms_hybride : out std_logic_vector(15 downto 0);
sc_trstb_hybride : out std_logic_vector(15 downto 0);
sc_tdi_hybride : out std_logic_vector(15 downto 0);
sc_tdo_hybride : in std_logic_vector(15 downto 0);
usb_data : inout std_logic_vector(7 downto 0);
usb_present :  in std_logic;
usb_ready_n :  in std_logic;
usb_read_n :  out std_logic;
usb_reset_n :  inout std_logic;
usb_rx_empty :  in std_logic;
usb_tx_full :  in std_logic;
usb_write :  out std_logic;
debug_present_n :  in std_logic;
xtal_en :  in std_logic;
sc_serdes_ou_connec :  in std_logic;
fpga_serdes_ou_connec :  in std_logic;
spare_switch :  in std_logic;
dbg_ladder_fpga_adc_bit_count_cs_integer : out std_logic_vector(3 downto 0);
dbg_ladder_fpga_sc_bypass :  out std_logic);
end ladder_fpga;

architecture beh of ladder_fpga is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal \COMP_MESURE_TEMPERATURE.TEMPERATURE0\ : std_logic_vector(11 downto 0);
signal \COMP_MESURE_TEMPERATURE.TEMPERATURE1\ : std_logic_vector(11 downto 0);
signal \COMP_MESURE_TEMPERATURE.TEMPERATURE2\ : std_logic_vector(11 downto 0);
signal \COMP_MESURE_TEMPERATURE.TEMPERATURE3\ : std_logic_vector(11 downto 0);
signal LADDER_FPGA_FIFO21_INPUT : std_logic_vector(20 downto 0);
signal LADDER_FPGA_PACKER_DATAOUT : std_logic_vector(20 downto 0);
signal LADDER_FPGA_NBR_RCLK_ECHELLE : std_logic_vector(13 downto 0);
signal LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL : std_logic_vector(3 downto 0);
signal LADDER_FPGA_MUX_STATUS_COUNT_INTEGER : std_logic_vector(2 downto 0);
signal LADDER_FPGA_EVENT_CONTROLLER_STATE : std_logic_vector(5 downto 0);
signal STATE_READOUT : std_logic_vector(5 downto 0);
signal DATA_SERIAL_M : std_logic_vector(15 downto 0);
signal LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL : std_logic_vector(3 downto 0);
signal \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_A\ : std_logic_vector(11 downto 2);
signal \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_B\ : std_logic_vector(11 downto 2);
signal LADDER_FPGA_MUX_STATUSOUT : std_logic_vector(20 downto 0);
signal LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE : std_logic_vector(6 downto 0);
signal CNT_READOUT : std_logic_vector(9 downto 0);
signal TOKENIN_PULSE_DURATION : std_logic_vector(3 downto 0);
signal LADDER_FPGA_NBR_HOLD : std_logic_vector(11 downto 0);
signal LADDER_FPGA_NBR_TEST : std_logic_vector(11 downto 0);
signal LADDER_FPGA_DATA_PACKER_TEMP : std_logic_vector(15 downto 0);
signal UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COMBOUT : std_logic_vector(30 downto 19);
signal CNT_RCLK : std_logic_vector(3 downto 0);
signal \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_F0\ : std_logic_vector(13 downto 5);
signal LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_IP : std_logic_vector(5 downto 0);
signal LADDER_FPGA_EVENT_CONTROLLER_STATE_IP : std_logic_vector(4 downto 0);
signal LADDER_FPGA_MUX_STATUSIN_3_2_X : std_logic_vector(13 to 13);
signal LADDER_FPGA_MUX_STATUSIN_3_3 : std_logic_vector(16 downto 0);
signal \COMP_LADDER_FPGA_SC_TAP_CONTROL.LADDER_FPGA_MUX_STATUSIN_3_3\ : std_logic_vector(17 downto 12);
signal LADDER_FPGA_MUX_STATUSIN_3_4 : std_logic_vector(16 downto 0);
signal LADDER_FPGA_MUX_STATUSIN_3_4_X : std_logic_vector(12 to 12);
signal LADDER_FPGA_MUX_STATUSIN_3_5_X : std_logic_vector(12 to 12);
signal LADDER_FPGA_MUX_STATUSIN_3_6 : std_logic_vector(16 downto 0);
signal \COMP_LADDER_FPGA_SC_TAP_CONTROL.LADDER_FPGA_MUX_STATUSIN_3_6\ : std_logic_vector(17 downto 3);
signal LADDER_FPGA_MUX_STATUSIN_3_5 : std_logic_vector(16 to 16);
signal \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\ : std_logic_vector(15 downto 0);
signal UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COUT : std_logic_vector(31 downto 21);
signal STATE_READOUT_NS_A2_1 : std_logic_vector(0 to 0);
signal LEVEL_SHIFTER_DAC_LOAD_INDICE : std_logic_vector(3 downto 0);
signal LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER : std_logic_vector(3 downto 0);
signal ADC_CS_N_1 : std_logic_vector(0 to 0);
signal LADDER_FPGA_MUX_DATAOUT : std_logic_vector(21 downto 0);
signal CARD_SER_NUM_C : std_logic_vector(5 downto 0);
signal DATA_SERIAL_C : std_logic_vector(15 downto 0);
signal LADDER_ADDR_C : std_logic_vector(2 downto 0);
signal SC_TRSTB_HYBRIDE_C : std_logic_vector(9 to 9);
signal LATCHUP_HYBRIDE_C : std_logic_vector(15 downto 0);
signal SC_TDO_HYBRIDE_C : std_logic_vector(15 downto 0);
signal LADDER_FPGA_FIFO21_INPUT_11_0 : std_logic_vector(19 downto 0);
signal LADDER_FPGA_FIFO21_INPUT_11_1 : std_logic_vector(19 downto 0);
signal LADDER_FPGA_FIFO21_INPUT_11_3 : std_logic_vector(19 downto 0);
signal LADDER_FPGA_MUX_STATUSIN_3_3_A : std_logic_vector(16 downto 0);
signal LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_RNO : std_logic_vector(0 to 0);
signal ADC_CS_N_1_RNO : std_logic_vector(0 to 0);
signal LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_RNI075 : std_logic_vector(0 to 0);
signal LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_RNI185 : std_logic_vector(1 to 1);
signal LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_RNI295 : std_logic_vector(2 to 2);
signal LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_RNI3A5 : std_logic_vector(3 to 3);
signal LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_I : std_logic_vector(2 to 2);
signal ROBOCLOCK_HORLOGE40_PHASEZ : std_logic_vector(3 downto 0);
signal ROBOCLOCK_ADC_PHASEZ : std_logic_vector(7 downto 0);
signal ADC_CS_NZ : std_logic_vector(7 downto 0);
signal PILOTAGE_MAGND_HYBRIDEZ : std_logic_vector(15 downto 0);
signal PILOTAGE_MVDD_HYBRIDEZ : std_logic_vector(15 downto 0);
signal LADDER_TO_RDOZ : std_logic_vector(21 downto 0);
signal MUX_REF_LATCHUPZ : std_logic_vector(1 downto 0);
signal TOKENIN_HYBRIDEZ : std_logic_vector(15 downto 0);
signal SC_TCK_HYBRIDEZ : std_logic_vector(15 downto 0);
signal SC_TMS_HYBRIDEZ : std_logic_vector(15 downto 0);
signal SC_TRSTB_HYBRIDEZ : std_logic_vector(15 downto 0);
signal SC_TDI_HYBRIDEZ : std_logic_vector(15 downto 0);
signal DBG_LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGERZ : std_logic_vector(3 downto 0);
signal CLOCK40MHZ_FPGA_INTERNAL : std_logic ;
signal CLOCK40MHZ_XTAL_INTERNAL : std_logic ;
signal RDO_TO_LADDER_INTERNAL : std_logic ;
signal RDO_TO_LADDER_INTERNAL_0 : std_logic ;
signal RDO_TO_LADDER_INTERNAL_1 : std_logic ;
signal RDO_TO_LADDER_INTERNAL_2 : std_logic ;
signal RDO_TO_LADDER_INTERNAL_3 : std_logic ;
signal RDO_TO_LADDER_INTERNAL_4 : std_logic ;
signal RDO_TO_LADDER_INTERNAL_5 : std_logic ;
signal RDO_TO_LADDER_INTERNAL_6 : std_logic ;
signal RDO_TO_LADDER_INTERNAL_7 : std_logic ;
signal RDO_TO_LADDER_INTERNAL_8 : std_logic ;
signal RDO_TO_LADDER_INTERNAL_9 : std_logic ;
signal FIBRE_MOD_ABSENT_INTERNAL : std_logic ;
signal FIBRE_RX_LOSS_INTERNAL : std_logic ;
signal GND : std_logic ;
signal FIBRE_TX_FAULT_INTERNAL : std_logic ;
signal TOKENOUT_HYBRIDE_INTERNAL : std_logic ;
signal TOKENOUT_HYBRIDE_INTERNAL_0 : std_logic ;
signal TOKENOUT_HYBRIDE_INTERNAL_1 : std_logic ;
signal TOKENOUT_HYBRIDE_INTERNAL_2 : std_logic ;
signal TOKENOUT_HYBRIDE_INTERNAL_3 : std_logic ;
signal TOKENOUT_HYBRIDE_INTERNAL_4 : std_logic ;
signal TOKENOUT_HYBRIDE_INTERNAL_5 : std_logic ;
signal TOKENOUT_HYBRIDE_INTERNAL_6 : std_logic ;
signal TOKENOUT_HYBRIDE_INTERNAL_7 : std_logic ;
signal TOKENOUT_HYBRIDE_INTERNAL_8 : std_logic ;
signal TOKENOUT_HYBRIDE_INTERNAL_9 : std_logic ;
signal TOKENOUT_HYBRIDE_INTERNAL_10 : std_logic ;
signal TOKENOUT_HYBRIDE_INTERNAL_11 : std_logic ;
signal TOKENOUT_HYBRIDE_INTERNAL_12 : std_logic ;
signal TOKENOUT_HYBRIDE_INTERNAL_13 : std_logic ;
signal TOKENOUT_HYBRIDE_INTERNAL_14 : std_logic ;
signal USB_RX_EMPTY_INTERNAL : std_logic ;
signal USB_TX_FULL_INTERNAL : std_logic ;
signal SPARE_SWITCH_INTERNAL : std_logic ;
signal \COMP_LADDER_FPGA_SC_CONFIG.A.5.D.E.DATA_OUT\ : std_logic ;
signal LADDER_FPGA_ACTIVECLOCK : std_logic ;
signal LADDER_FPGA_CLOCK40MHZ : std_logic ;
signal LADDER_FPGA_CLOCK80MHZ : std_logic ;
signal LADDER_FPGA_CLOCK4MHZ : std_logic ;
signal CLOCK40MHZ_FPGA_BAD : std_logic ;
signal CLOCK40MHZ_XTAL_BAD : std_logic ;
signal PLL_40MHZ_SWITCHOVER_LOCKED : std_logic ;
signal VCC : std_logic ;
signal CRC_ERROR_REGOUT : std_logic ;
signal \COMP_LADDER_FPGA_SC_TAP_CONTROL.RESET_BAR\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_TAP_CONTROL.SHIFTIR\ : std_logic ;
signal \COM_LADDER_SC_INSTRUC_REG.A.0.D.E.SCAN_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_BYPASS_REG.SCAN_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_IDENT_REG.A.0.D.E.SCAN_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_VERSION_REG.A.0.D.E.SCAN_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_CONFIG.A.7.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_ETAT_REG.A.0.D.E.SCAN_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_DEBUG_REG.A.0.D.E.SCAN_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.0.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.2.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.4.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.6.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.8.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.10.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.12.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.14.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.16.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.18.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.20.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.22.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.0.D.E.SCAN_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_CONFIG.A.0.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_CONFIG.A.1.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_CONFIG.A.2.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_CONFIG.A.3.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_CONFIG.A.4.D.E.DATA_OUT\ : std_logic ;
signal LEVEL_SHIFTER_DAC_LOAD : std_logic ;
signal \COMP_LADDER_FPGA_SC_CONFIG.A.0.D.E.SCAN_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.1.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.3.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.5.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.7.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.9.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.10.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.12.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.14.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.16.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.18.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.0.D.E.SCAN_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_ETAT_ALIMS.A.0.D.E.SCAN_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_REF_LATCHUP.A.0.D.E.SCAN_OUT\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.0.D.E.SCAN_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.0.D.E.SCAN_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_TEMPERATURE.A.0.D.E.SCAN_OUT\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.0.D.E.FF2_0\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.1.D.E.FF2_0\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.2.D.E.FF2_0\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.3.D.E.FF2_0\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.4.D.E.FF2_0\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.5.D.E.FF2_0\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.6.D.E.FF2_0\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.7.D.E.FF2_0\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.8.D.E.FF2_0\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.9.D.E.FF2_0\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.10.D.E.FF2_0\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.11.D.E.FF2_0\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.12.D.E.FF2_0\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.13.D.E.FF2_0\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.14.D.E.FF2_0\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.15.B.C.FF2_0\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.0.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.1.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.2.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.3.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.4.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.5.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.6.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.7.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.8.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.9.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.10.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.11.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.12.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.13.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.14.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.15.B.C.DATA_OUT\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.0.LATCH_N.PILOTAGE_N\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.1.LATCH_N.PILOTAGE_N\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.2.LATCH_N.PILOTAGE_N\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.3.LATCH_N.PILOTAGE_N\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.4.LATCH_N.PILOTAGE_N\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.5.LATCH_N.PILOTAGE_N\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.6.LATCH_N.PILOTAGE_N\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.7.LATCH_N.PILOTAGE_N\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.8.LATCH_N.PILOTAGE_N\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.9.LATCH_N.PILOTAGE_N\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.10.LATCH_N.PILOTAGE_N\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.11.LATCH_N.PILOTAGE_N\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.12.LATCH_N.PILOTAGE_N\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.13.LATCH_N.PILOTAGE_N\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.14.LATCH_N.PILOTAGE_N\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.15.LATCH_N.PILOTAGE_N\ : std_logic ;
signal TOKENIN_ECHELLE_IN : std_logic ;
signal LADDER_FPGA_FIFO21_WR : std_logic ;
signal ADC_CNT_ENABLE : std_logic ;
signal LADDER_FPGA_RCLK_ECHELLE : std_logic ;
signal LADDER_FPGA_FIFO21_WR_ENABLE : std_logic ;
signal LEVEL_SHIFTER_DAC_SCK_EN : std_logic ;
signal UN1_RESET_N_2_X : std_logic ;
signal \PROC_LADDER_FPGA_TOKENIN_PULSE_DURATION.UN5_TOKENIN_PULSE_DURATION\ : std_logic ;
signal TOKENIN_PULSE_OK : std_logic ;
signal \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.UN41_LADDER_FPGA_NBR_RCLK_ECHELLE_0_G0_I\ : std_logic ;
signal LADDER_FPGA_BUSY : std_logic ;
signal \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_0\ : std_logic ;
signal \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_1\ : std_logic ;
signal \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_2\ : std_logic ;
signal \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_3\ : std_logic ;
signal \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_4\ : std_logic ;
signal \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_6\ : std_logic ;
signal \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_7\ : std_logic ;
signal \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_8\ : std_logic ;
signal \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_9\ : std_logic ;
signal \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_10\ : std_logic ;
signal \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_11\ : std_logic ;
signal \COMP_MESURE_TEMPERATURE.TEMPERATURE_OUT_E\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_DEBUG_REG.A.20.D.E.SCAN_OUT\ : std_logic ;
signal \COM_LADDER_SC_INSTRUC_REG.A.2.D.E.DATA_OUT\ : std_logic ;
signal \COM_LADDER_SC_INSTRUC_REG.A.3.D.E.DATA_OUT\ : std_logic ;
signal \COM_LADDER_SC_INSTRUC_REG.A.0.D.E.DATA_OUT_1\ : std_logic ;
signal \COM_LADDER_SC_INSTRUC_REG.A.0.D.E.DATA_OUT\ : std_logic ;
signal \COM_LADDER_SC_INSTRUC_REG.A.1.D.E.DATA_OUT\ : std_logic ;
signal \COM_LADDER_SC_INSTRUC_REG.A.4.B.C.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_CONFIG.A.6.D.E.DATA_OUT\ : std_logic ;
signal \LADDER_FPGA_FIFO21_INPUT_1_0_20__G0_I_M2\ : std_logic ;
signal N_658 : std_logic ;
signal N_659 : std_logic ;
signal N_660 : std_logic ;
signal N_661 : std_logic ;
signal N_662 : std_logic ;
signal N_663 : std_logic ;
signal \STATE_READOUT_NS_0_1__G0_0\ : std_logic ;
signal \STATE_READOUT_NS_0_3__G0_0\ : std_logic ;
signal \STATE_READOUT_NS_0_4__G0_0\ : std_logic ;
signal \STATE_READOUT_NS_0_5__G0_0\ : std_logic ;
signal \STATE_READOUT_NS_A2_0_0__G0_X\ : std_logic ;
signal N_780 : std_logic ;
signal N_781 : std_logic ;
signal N_782 : std_logic ;
signal N_783 : std_logic ;
signal N_784 : std_logic ;
signal N_785 : std_logic ;
signal N_786 : std_logic ;
signal N_805_IP : std_logic ;
signal \LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_NS_0_5__G0_0\ : std_logic ;
signal LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_ILLEGALPIPE1 : std_logic ;
signal LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_ILLEGALPIPE2 : std_logic ;
signal \LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_NS_A3_0_2__G0\ : std_logic ;
signal N_921 : std_logic ;
signal N_922 : std_logic ;
signal N_923 : std_logic ;
signal N_924 : std_logic ;
signal N_925 : std_logic ;
signal N_926 : std_logic ;
signal LADDER_FPGA_EVENT_CONTROLLER_STATE_226 : std_logic ;
signal N_942_IP : std_logic ;
signal \COMP_LADDER_FPGA_SC_TAP_CONTROL.LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_0_2__G0_I\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_TAP_CONTROL.LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_0_3__G0_I\ : std_logic ;
signal LADDER_FPGA_EVENT_CONTROLLER_STATE_ILLEGALPIPE1 : std_logic ;
signal LADDER_FPGA_EVENT_CONTROLLER_STATE_ILLEGALPIPE2 : std_logic ;
signal LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_N1 : std_logic ;
signal LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_N2_0_G0 : std_logic ;
signal LADDER_FPGA_NBR_HOLD_C0_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_HOLD_C0_COUT : std_logic ;
signal LADDER_FPGA_NBR_HOLD_C1_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_HOLD_C1_COUT : std_logic ;
signal LADDER_FPGA_NBR_HOLD_C2_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_HOLD_C2_COUT : std_logic ;
signal LADDER_FPGA_NBR_HOLD_C3_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_HOLD_C3_COUT : std_logic ;
signal LADDER_FPGA_NBR_HOLD_C4_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_HOLD_C4_COUT : std_logic ;
signal LADDER_FPGA_NBR_HOLD_C5_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_HOLD_C5_COUT : std_logic ;
signal LADDER_FPGA_NBR_HOLD_C6_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_HOLD_C6_COUT : std_logic ;
signal LADDER_FPGA_NBR_HOLD_C7_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_HOLD_C7_COUT : std_logic ;
signal LADDER_FPGA_NBR_HOLD_C8_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_HOLD_C8_COUT : std_logic ;
signal LADDER_FPGA_NBR_HOLD_C9_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_HOLD_C9_COUT : std_logic ;
signal LADDER_FPGA_NBR_HOLD_C10_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_HOLD_C10_COUT : std_logic ;
signal LADDER_FPGA_NBR_HOLD_C11_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_TEST_C0_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_TEST_C0_COUT : std_logic ;
signal LADDER_FPGA_NBR_TEST_C1_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_TEST_C1_COUT : std_logic ;
signal LADDER_FPGA_NBR_TEST_C2_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_TEST_C2_COUT : std_logic ;
signal LADDER_FPGA_NBR_TEST_C3_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_TEST_C3_COUT : std_logic ;
signal LADDER_FPGA_NBR_TEST_C4_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_TEST_C4_COUT : std_logic ;
signal LADDER_FPGA_NBR_TEST_C5_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_TEST_C5_COUT : std_logic ;
signal LADDER_FPGA_NBR_TEST_C6_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_TEST_C6_COUT : std_logic ;
signal LADDER_FPGA_NBR_TEST_C7_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_TEST_C7_COUT : std_logic ;
signal LADDER_FPGA_NBR_TEST_C8_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_TEST_C8_COUT : std_logic ;
signal LADDER_FPGA_NBR_TEST_C9_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_TEST_C9_COUT : std_logic ;
signal LADDER_FPGA_NBR_TEST_C10_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_TEST_C10_COUT : std_logic ;
signal LADDER_FPGA_NBR_TEST_C11_COMBOUT : std_logic ;
signal TOKENIN_PULSE_DURATION_N0_0_G0 : std_logic ;
signal TOKENIN_PULSE_DURATION_N1_0_G0 : std_logic ;
signal TOKENIN_PULSE_DURATION_N2_0_G0 : std_logic ;
signal TOKENIN_PULSE_DURATION_N3_0_G0 : std_logic ;
signal CNT_READOUT_C0_COMBOUT : std_logic ;
signal CNT_READOUT_C0_COUT : std_logic ;
signal CNT_READOUT_C1_COMBOUT : std_logic ;
signal CNT_READOUT_C1_COUT : std_logic ;
signal CNT_READOUT_C2_COMBOUT : std_logic ;
signal CNT_READOUT_C2_COUT : std_logic ;
signal CNT_READOUT_C3_COMBOUT : std_logic ;
signal CNT_READOUT_C3_COUT : std_logic ;
signal CNT_READOUT_C4_COMBOUT : std_logic ;
signal CNT_READOUT_C4_COUT : std_logic ;
signal CNT_READOUT_C5_COMBOUT : std_logic ;
signal CNT_READOUT_C5_COUT : std_logic ;
signal CNT_READOUT_C6_COMBOUT : std_logic ;
signal CNT_READOUT_C6_COUT : std_logic ;
signal CNT_READOUT_C7_COMBOUT : std_logic ;
signal CNT_READOUT_C7_COUT : std_logic ;
signal CNT_READOUT_C8_COMBOUT : std_logic ;
signal CNT_READOUT_C8_COUT : std_logic ;
signal CNT_READOUT_C9_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_RCLK_ECHELLE_C0_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_RCLK_ECHELLE_C0_COUT : std_logic ;
signal LADDER_FPGA_NBR_RCLK_ECHELLE_C1_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_RCLK_ECHELLE_C1_COUT : std_logic ;
signal LADDER_FPGA_NBR_RCLK_ECHELLE_C2_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_RCLK_ECHELLE_C2_COUT : std_logic ;
signal LADDER_FPGA_NBR_RCLK_ECHELLE_C3_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_RCLK_ECHELLE_C3_COUT : std_logic ;
signal LADDER_FPGA_NBR_RCLK_ECHELLE_C4_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_RCLK_ECHELLE_C4_COUT : std_logic ;
signal LADDER_FPGA_NBR_RCLK_ECHELLE_C5_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_RCLK_ECHELLE_C5_COUT : std_logic ;
signal LADDER_FPGA_NBR_RCLK_ECHELLE_C6_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_RCLK_ECHELLE_C6_COUT : std_logic ;
signal LADDER_FPGA_NBR_RCLK_ECHELLE_C7_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_RCLK_ECHELLE_C7_COUT : std_logic ;
signal LADDER_FPGA_NBR_RCLK_ECHELLE_C8_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_RCLK_ECHELLE_C8_COUT : std_logic ;
signal LADDER_FPGA_NBR_RCLK_ECHELLE_C9_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_RCLK_ECHELLE_C9_COUT : std_logic ;
signal LADDER_FPGA_NBR_RCLK_ECHELLE_C10_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_RCLK_ECHELLE_C10_COUT : std_logic ;
signal LADDER_FPGA_NBR_RCLK_ECHELLE_C11_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_RCLK_ECHELLE_C11_COUT : std_logic ;
signal LADDER_FPGA_NBR_RCLK_ECHELLE_C12_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_RCLK_ECHELLE_C12_COUT : std_logic ;
signal LADDER_FPGA_NBR_RCLK_ECHELLE_C13_COMBOUT : std_logic ;
signal UN1_LADDER_FPGA_EVENT_CONTROLLER_STATE_2 : std_logic ;
signal \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_3_U\ : std_logic ;
signal TEST_16HYBRIDES_X : std_logic ;
signal \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.23.B.C.UN83_ROBOCLOCK_ADC_PHASE_IN\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.23.B.C.UN72_ROBOCLOCK_ADC_PHASE_IN\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.23.B.C.UN61_ROBOCLOCK_ADC_PHASE_IN\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.23.B.C.UN50_ROBOCLOCK_ADC_PHASE_IN\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.23.B.C.UN39_ROBOCLOCK_ADC_PHASE_IN\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.23.B.C.UN28_ROBOCLOCK_ADC_PHASE_IN\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.23.B.C.UN17_ROBOCLOCK_ADC_PHASE_IN\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.23.B.C.UN6_ROBOCLOCK_ADC_PHASE_IN\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.23.B.C.UN41_ROBOCLOCK_HORLOGE40_PHASE_IN\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.23.B.C.UN30_ROBOCLOCK_HORLOGE40_PHASE_IN\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.23.B.C.UN19_ROBOCLOCK_HORLOGE40_PHASE_IN\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.23.B.C.UN8_ROBOCLOCK_HORLOGE40_PHASE_IN\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_MUX_OUT.Z_X\ : std_logic ;
signal \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_3_SN_M1\ : std_logic ;
signal \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_2_2\ : std_logic ;
signal \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_1_10\ : std_logic ;
signal \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_1_13\ : std_logic ;
signal \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_1_3\ : std_logic ;
signal \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_1_6\ : std_logic ;
signal LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_ILLEGAL : std_logic ;
signal LADDER_FPGA_EVENT_CONTROLLER_STATE_ILLEGAL : std_logic ;
signal \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_2_9\ : std_logic ;
signal \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_2_5\ : std_logic ;
signal \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_1_11_X\ : std_logic ;
signal \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_1_4_X\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.8.COMP_CHAINAGE_I.TOKENIN_HYB_I_X\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.10.COMP_CHAINAGE_I.TOKENIN_HYB_I_X\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.11.COMP_CHAINAGE_I.TOKENIN_HYB_I_X\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.15.COMP_CHAINAGE_I.TOKENIN_HYB_I_X\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.0.COMP_CHAINAGE_I.TOKENIN_HYB_I_X\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.4.COMP_CHAINAGE_I.TOKENIN_HYB_I_X\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.13.COMP_CHAINAGE_I.TOKENIN_HYB_I_X\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.1.COMP_CHAINAGE_I.TOKENIN_HYB_I_X\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.3.COMP_CHAINAGE_I.TOKENIN_HYB_I_X\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.7.COMP_CHAINAGE_I.TOKENIN_HYB_I_X\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.5.COMP_CHAINAGE_I.TOKENIN_HYB_I_X\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.9.COMP_CHAINAGE_I.TOKENIN_HYB_I_X\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.12.COMP_CHAINAGE_I.TOKENIN_HYB_I_X\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.14.COMP_CHAINAGE_I.TOKENIN_HYB_I_X\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.2.COMP_CHAINAGE_I.TOKENIN_HYB_I_X\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.6.COMP_CHAINAGE_I.TOKENIN_HYB_I_X\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_TAP_CONTROL.SC_UPDATEDR_0X09_15\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_TAP_CONTROL.CLOCKDR_0_A2\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_TAP_CONTROL.CLOCKIR_0_A2\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_TAP_CONTROL.N_989_I_0_G0\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_TAP_CONTROL.N_987_I_0_G0\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_TAP_CONTROL.N_983_I_0_G0\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_TAP_CONTROL.N_981_I_0_G0\ : std_logic ;
signal N_874_I_0_G0 : std_logic ;
signal N_871_I_0_G0 : std_logic ;
signal N_866_I_0_G0 : std_logic ;
signal N_864_I_0_G0 : std_logic ;
signal \COMP_LADDER_FPGA_SC_TAP_CONTROL.N_739_I_0_G0_I\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_TAP_CONTROL.PROC_LADDER_FPGA_ADC_CS.LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_5_IV_I_0_3__G0_I\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_TAP_CONTROL.PROC_LADDER_FPGA_ADC_CS.LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_5_IV_I_0_2__G0_I\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_TAP_CONTROL.PROC_LADDER_FPGA_ADC_CS.LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_5_IV_I_0_1__G0_I\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_TAP_CONTROL.PROC_LADDER_FPGA_ADC_CS.LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_5_IV_I_0_0__G0_I\ : std_logic ;
signal LADDER_FPGA_FIFO21_WR_0_0_G0_I_O4 : std_logic ;
signal \LADDER_FPGA_FIFO21_INPUT_1_0_0__M4\ : std_logic ;
signal \LADDER_FPGA_FIFO21_INPUT_1_0_1__M4\ : std_logic ;
signal \LADDER_FPGA_FIFO21_INPUT_1_0_2__M4\ : std_logic ;
signal \LADDER_FPGA_FIFO21_INPUT_1_0_3__M4\ : std_logic ;
signal \LADDER_FPGA_FIFO21_INPUT_1_0_4__M4\ : std_logic ;
signal \LADDER_FPGA_FIFO21_INPUT_1_0_5__M4\ : std_logic ;
signal \LADDER_FPGA_FIFO21_INPUT_1_0_6__M4\ : std_logic ;
signal \LADDER_FPGA_FIFO21_INPUT_1_0_7__M4\ : std_logic ;
signal \LADDER_FPGA_FIFO21_INPUT_1_0_8__M4\ : std_logic ;
signal \LADDER_FPGA_FIFO21_INPUT_1_0_9__M4\ : std_logic ;
signal \LADDER_FPGA_FIFO21_INPUT_1_0_10__M4\ : std_logic ;
signal \LADDER_FPGA_FIFO21_INPUT_1_0_11__M4\ : std_logic ;
signal \LADDER_FPGA_FIFO21_INPUT_1_0_12__M4\ : std_logic ;
signal \LADDER_FPGA_FIFO21_INPUT_1_0_13__M4\ : std_logic ;
signal \LADDER_FPGA_FIFO21_INPUT_1_0_14__M4\ : std_logic ;
signal \LADDER_FPGA_FIFO21_INPUT_1_0_15__M4\ : std_logic ;
signal \LADDER_FPGA_FIFO21_INPUT_1_0_16__M4\ : std_logic ;
signal \LADDER_FPGA_FIFO21_INPUT_1_0_17__M4\ : std_logic ;
signal \LADDER_FPGA_FIFO21_INPUT_1_0_18__M4\ : std_logic ;
signal \LADDER_FPGA_FIFO21_INPUT_1_0_19__M4\ : std_logic ;
signal \STATE_READOUT_NS_0_3__G2\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_TAP_CONTROL.STATE_READOUT_NS_0_4__G2\ : std_logic ;
signal CNT_RCLK_E0_0_G2 : std_logic ;
signal CNT_RCLK_E0_0_G0_E : std_logic ;
signal CNT_RCLK_E1_0_G2 : std_logic ;
signal CNT_RCLK_E2_0_G2 : std_logic ;
signal CNT_RCLK_E3_0_G2 : std_logic ;
signal LADDER_FPGA_ADC_SELECT_N : std_logic ;
signal LADDER_FPGA_FIFO21_EMPTY_PIPE : std_logic ;
signal N_893_I_0_G0 : std_logic ;
signal \COMP_LADDER_FPGA_SC_TAP_CONTROL.LADDER_FPGA_ADC_SELECT_N_1_0_0_G0\ : std_logic ;
signal LADDER_FPGA_FIFO21_WR_0_0_G1_0_439_I : std_logic ;
signal \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.11.D.E.DATA_OUT_4\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.13.D.E.DATA_OUT_4\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.15.D.E.DATA_OUT_4\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.17.D.E.DATA_OUT_4\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.19.B.C.DATA_OUT_4\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.0.D.E.DATA_OUT_4\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.2.D.E.DATA_OUT_4\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.4.D.E.DATA_OUT_4\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.6.D.E.DATA_OUT_4\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.8.D.E.DATA_OUT_4\ : std_logic ;
signal LEVEL_SHIFTER_DAC_LOAD_INDICE_N0_I_I_0_G0 : std_logic ;
signal LEVEL_SHIFTER_DAC_LOAD_INDICE_N1_I_I_0_G0 : std_logic ;
signal LEVEL_SHIFTER_DAC_LOAD_INDICE_N2_I_I_0_G0 : std_logic ;
signal LEVEL_SHIFTER_DAC_LOAD_INDICE_N3_I_I_0_G0 : std_logic ;
signal \PROC_LADDER_FPGA_DATA_PACKER.SHIFTREG_CLR2_1\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_TAP_CONTROL.SHIFTDR\ : std_logic ;
signal TEMPERATURE_C : std_logic ;
signal LEVEL_SHIFTER_DAC_SCK_X : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.8.COMP_CHAINAGE_I.TDO_ECHELLE_15\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_REF_LATCHUP.A.0.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_REF_LATCHUP.A.1.B.C.DATA_OUT\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.0.COMP_CHAINAGE_I.SC_TCK_HYB_0_A2\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.1.COMP_CHAINAGE_I.SC_TCK_HYB_0_A2_X\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.2.COMP_CHAINAGE_I.SC_TCK_HYB_0_A2\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.3.COMP_CHAINAGE_I.SC_TCK_HYB_X\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.4.COMP_CHAINAGE_I.SC_TCK_HYB_0_A2_X\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.5.COMP_CHAINAGE_I.SC_TCK_HYB_0_A2\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.6.COMP_CHAINAGE_I.SC_TCK_HYB\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.7.COMP_CHAINAGE_I.SC_TCK_HYB_0_A2_X\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.8.COMP_CHAINAGE_I.SC_TCK_HYB_0_A2\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.9.COMP_CHAINAGE_I.SC_TCK_HYB_0_A2\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.10.COMP_CHAINAGE_I.SC_TCK_HYB_0_A2\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.11.COMP_CHAINAGE_I.SC_TCK_HYB_X\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.12.COMP_CHAINAGE_I.SC_TCK_HYB_0_A2_X\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.13.COMP_CHAINAGE_I.SC_TCK_HYB_0_A2\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.14.COMP_CHAINAGE_I.SC_TCK_HYB\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.15.COMP_CHAINAGE_I.SC_TCK_HYB_0_A2_X\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.0.COMP_CHAINAGE_I.SC_TMS_HYB_0_A2\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.1.COMP_CHAINAGE_I.SC_TMS_HYB_0_A2_X\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.2.COMP_CHAINAGE_I.SC_TMS_HYB_0_A2\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.3.COMP_CHAINAGE_I.SC_TMS_HYB_X\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.4.COMP_CHAINAGE_I.SC_TMS_HYB_0_A2_X\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.5.COMP_CHAINAGE_I.SC_TMS_HYB_0_A2\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.6.COMP_CHAINAGE_I.SC_TMS_HYB\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.7.COMP_CHAINAGE_I.SC_TMS_HYB_0_A2_X\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.8.COMP_CHAINAGE_I.SC_TMS_HYB_0_A2\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.9.COMP_CHAINAGE_I.SC_TMS_HYB_0_A2\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.10.COMP_CHAINAGE_I.SC_TMS_HYB_0_A2\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.11.COMP_CHAINAGE_I.SC_TMS_HYB_X\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.12.COMP_CHAINAGE_I.SC_TMS_HYB_0_A2_X\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.13.COMP_CHAINAGE_I.SC_TMS_HYB_0_A2\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.14.COMP_CHAINAGE_I.SC_TMS_HYB\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.15.COMP_CHAINAGE_I.SC_TMS_HYB_0_A2_X\ : std_logic ;
signal G_629 : std_logic ;
signal G_630 : std_logic ;
signal G_631 : std_logic ;
signal G_632 : std_logic ;
signal G_633 : std_logic ;
signal G_634 : std_logic ;
signal G_635 : std_logic ;
signal G_636 : std_logic ;
signal G_637 : std_logic ;
signal G_638 : std_logic ;
signal G_639 : std_logic ;
signal G_640 : std_logic ;
signal G_641 : std_logic ;
signal G_642 : std_logic ;
signal G_643 : std_logic ;
signal G_644 : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.0.COMP_CHAINAGE_I.SC_TDI_HYB_0_A2\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.1.COMP_CHAINAGE_I.SC_TDI_HYB_0_A2\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.2.COMP_CHAINAGE_I.SC_TDI_HYB_0_A2\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.3.COMP_CHAINAGE_I.SC_TDI_HYB\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.4.COMP_CHAINAGE_I.SC_TDI_HYB_0_A2\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.5.COMP_CHAINAGE_I.SC_TDI_HYB_0_A2\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.6.COMP_CHAINAGE_I.SC_TDI_HYB\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.7.COMP_CHAINAGE_I.SC_TDI_HYB_0_A2\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.8.COMP_CHAINAGE_I.SC_TDI_HYB_0_A2\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.9.COMP_CHAINAGE_I.SC_TDI_HYB_0_A2\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.10.COMP_CHAINAGE_I.SC_TDI_HYB_0_A2\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.11.COMP_CHAINAGE_I.SC_TDI_HYB\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.12.COMP_CHAINAGE_I.SC_TDI_HYB_0_A2\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.13.COMP_CHAINAGE_I.SC_TDI_HYB_0_A2\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.14.COMP_CHAINAGE_I.SC_TDI_HYB\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.15.COMP_CHAINAGE_I.SC_TDI_HYB_0_A2\ : std_logic ;
signal RESET_N_C : std_logic ;
signal DES_LOCK_C : std_logic ;
signal TOKENIN_ECHELLE_C : std_logic ;
signal TESTIN_ECHELLE_C : std_logic ;
signal HOLDIN_ECHELLE_C : std_logic ;
signal LADDER_FPGA_SC_TCK_C : std_logic ;
signal LADDER_FPGA_SC_TMS_C : std_logic ;
signal LADDER_FPGA_SC_TDI_C : std_logic ;
signal DES_BIST_PASS_C : std_logic ;
signal USB_PRESENT_C : std_logic ;
signal USB_READY_N_C : std_logic ;
signal DEBUG_PRESENT_N_C : std_logic ;
signal XTAL_EN_C : std_logic ;
signal SC_SERDES_OU_CONNEC_C : std_logic ;
signal FPGA_SERDES_OU_CONNEC_C : std_logic ;
signal \COMP_LADDER_FPGA_SC_TAP_CONTROL.ETAT_PRESENT_RET\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_TAP_CONTROL.G_646\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_TAP_CONTROL.ETAT_PRESENT_RET_0\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_TAP_CONTROL.G_665\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.0.D.E.FF2EN\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.0.D.E.SC_UPDATEDR_0X09_RET\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.1.D.E.FF2EN\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.1.D.E.SC_UPDATEDR_0X09_0_RET\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.2.D.E.FF2EN\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.2.D.E.SC_UPDATEDR_0X09_1_RET\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.3.D.E.FF2EN\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.3.D.E.SC_UPDATEDR_0X09_2_RET\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.4.D.E.FF2EN\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.4.D.E.SC_UPDATEDR_0X09_3_RET\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.5.D.E.FF2EN\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.5.D.E.SC_UPDATEDR_0X09_4_RET\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.6.D.E.FF2EN\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.6.D.E.SC_UPDATEDR_0X09_5_RET\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.7.D.E.FF2EN\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.7.D.E.SC_UPDATEDR_0X09_6_RET\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.8.D.E.FF2EN\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.8.D.E.SC_UPDATEDR_0X09_7_RET\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.9.D.E.FF2EN\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.9.D.E.SC_UPDATEDR_0X09_8_RET\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.10.D.E.FF2EN\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.10.D.E.SC_UPDATEDR_0X09_9_RET\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.11.D.E.FF2EN\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.11.D.E.SC_UPDATEDR_0X09_10_RET\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.12.D.E.FF2EN\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.12.D.E.SC_UPDATEDR_0X09_11_RET\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.13.D.E.FF2EN\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.13.D.E.SC_UPDATEDR_0X09_12_RET\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.14.D.E.FF2EN\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.14.D.E.SC_UPDATEDR_0X09_13_RET\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.15.B.C.FF2EN\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.15.B.C.SC_UPDATEDR_0X09_14_RET\ : std_logic ;
signal \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_2_12\ : std_logic ;
signal \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_1_15\ : std_logic ;
signal LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_119 : std_logic ;
signal CNT_RCLK_C1 : std_logic ;
signal TOKENIN_PULSE_DURATION_C1 : std_logic ;
signal LEVEL_SHIFTER_DAC_LOAD_INDICE_295_1 : std_logic ;
signal UN1_LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_4_0 : std_logic ;
signal LEVEL_SHIFTER_DAC_LOAD_INDICE_C0 : std_logic ;
signal \COMP_LADDER_FPGA_SC_MUX_TDO.DR_SCAN_OUT_31\ : std_logic ;
signal \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.UN8_LADDER_FPGA_NBR_RCLK_ECHELLELTO13\ : std_logic ;
signal \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.UN41_LADDER_FPGA_NBR_RCLK_ECHELLE_0_G3\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_TAP_CONTROL.PROC_LADDER_FPGA_ADC_CS.LADDER_FPGA_ADC_SELECT_N5_I_O2\ : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_SN_M3 : std_logic ;
signal \LADDER_FPGA_FIFO21_INPUT_1_0_4__M2\ : std_logic ;
signal \LADDER_FPGA_FIFO21_INPUT_1_0_8__M2\ : std_logic ;
signal \LADDER_FPGA_FIFO21_INPUT_1_0_10__M2\ : std_logic ;
signal \LADDER_FPGA_FIFO21_INPUT_1_0_11__M2\ : std_logic ;
signal \LADDER_FPGA_FIFO21_INPUT_1_0_13__M2\ : std_logic ;
signal \LADDER_FPGA_FIFO21_INPUT_1_0_14__M2\ : std_logic ;
signal \LADDER_FPGA_FIFO21_INPUT_1_0_16__M2\ : std_logic ;
signal \LADDER_FPGA_FIFO21_INPUT_1_0_17__M2\ : std_logic ;
signal \LADDER_FPGA_FIFO21_INPUT_1_0_18__M2\ : std_logic ;
signal \LADDER_FPGA_FIFO21_INPUT_1_0_19__M2\ : std_logic ;
signal LADDER_FPGA_FIFO21_WR_0_0_G1_0_I_A5_0_1 : std_logic ;
signal \LADDER_FPGA_FIFO21_INPUT_1_0_6__M2\ : std_logic ;
signal \LADDER_FPGA_FIFO21_INPUT_1_0_2__M2\ : std_logic ;
signal \LADDER_FPGA_FIFO21_INPUT_1_0_9__M2\ : std_logic ;
signal \LADDER_FPGA_FIFO21_INPUT_1_0_15__M2\ : std_logic ;
signal \LADDER_FPGA_FIFO21_INPUT_1_0_12__M2\ : std_logic ;
signal \LADDER_FPGA_FIFO21_INPUT_1_0_7__M2\ : std_logic ;
signal \LADDER_FPGA_FIFO21_INPUT_1_0_5__M2\ : std_logic ;
signal \LADDER_FPGA_FIFO21_INPUT_1_0_3__M2\ : std_logic ;
signal \LADDER_FPGA_FIFO21_INPUT_1_0_1__M2\ : std_logic ;
signal \LADDER_FPGA_FIFO21_INPUT_1_0_0__M2\ : std_logic ;
signal \LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_NS_0_5__G1_1\ : std_logic ;
signal \LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_NS_0_5__G1_1_1\ : std_logic ;
signal \PROC_LADDER_FPGA_TOKENIN_PULSE_DURATION.UN5_TOKENIN_PULSE_DURATION_0\ : std_logic ;
signal \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.UN41_LADDER_FPGA_NBR_RCLK_ECHELLE_0_G3_4\ : std_logic ;
signal \STATE_READOUT_NS_0_3__G0_0_A3_6\ : std_logic ;
signal \STATE_READOUT_NS_0_3__G0_0_A3_7\ : std_logic ;
signal \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.UN41_LADDER_FPGA_NBR_RCLK_ECHELLE_0_G0_I_A3_5\ : std_logic ;
signal \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.UN41_LADDER_FPGA_NBR_RCLK_ECHELLE_0_G0_I_A3_6\ : std_logic ;
signal LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_ILLEGAL_2 : std_logic ;
signal \LADDER_FPGA_FIFO21_INPUT_1_0_0__G0_0_O4\ : std_logic ;
signal LADDER_FPGA_FIFO21_WR_0_0_G1_0_439_I_738 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_SN_M8 : std_logic ;
signal \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.UN19_LADDER_FPGA_NBR_RCLK_ECHELLE\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_TAP_CONTROL.G_662\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_TAP_CONTROL.G_656\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_TAP_CONTROL.G_653\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_TAP_CONTROL.G_650\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_TAP_CONTROL.SC_UPDATEDR_0X09_0_0_G0\ : std_logic ;
signal CNT_READOUTLDE : std_logic ;
signal LADDER_FPGA_NBR_RCLK_ECHELLELDE : std_logic ;
signal \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_2_9_A\ : std_logic ;
signal \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_2_5_A\ : std_logic ;
signal \LADDER_FPGA_FIFO21_INPUT_1_0_20__G0_I_M2_A\ : std_logic ;
signal \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_1_15_A\ : std_logic ;
signal \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_2_12_A\ : std_logic ;
signal \STATE_READOUT_NS_0_3__G0_0_A\ : std_logic ;
signal LADDER_FPGA_EVENT_CONTROLLER_STATE_ILLEGAL_A : std_logic ;
signal LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_ILLEGAL_A : std_logic ;
signal N_1074_I_0_369_I_A2_I : std_logic ;
signal \LADDER_FPGA_DATA_PACKER_TEMP_1_0_0__G0_I_O4_I\ : std_logic ;
signal LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_129_X_I : std_logic ;
signal LADDER_FPGA_EVENT_CONTROLLER_STATE_236_X_I : std_logic ;
signal LADDER_FPGA_SC_TCK_C_I_I : std_logic ;
signal C1_DERIVED_CLOCK_RNIFQJ9 : std_logic ;
signal C2_DERIVED_CLOCK_RNIG8F8 : std_logic ;
signal C0_DERIVED_CLOCK_RNIECOA : std_logic ;
signal RESET_N_IN_RNI6VGA : std_logic ;
signal LADDER_FPGA_RCLK_16HYBRIDES_OUT_RNO : std_logic ;
signal HOLD_16HYBRIDES_OUT_RNO : std_logic ;
signal LEVEL_SHIFTER_DAC_LD_CS_N_OUT_RNO : std_logic ;
signal DCFIFO_COMPONENT_RNI8V0A : std_logic ;
signal RESET_N_INTERNAL : std_logic ;
signal CARD_SER_NUM_INTERNAL : std_logic ;
signal CARD_SER_NUM_INTERNAL_0 : std_logic ;
signal CARD_SER_NUM_INTERNAL_1 : std_logic ;
signal CARD_SER_NUM_INTERNAL_2 : std_logic ;
signal CARD_SER_NUM_INTERNAL_3 : std_logic ;
signal CARD_SER_NUM_INTERNAL_4 : std_logic ;
signal DATA_SERIAL_INTERNAL : std_logic ;
signal DATA_SERIAL_INTERNAL_0 : std_logic ;
signal DATA_SERIAL_INTERNAL_1 : std_logic ;
signal DATA_SERIAL_INTERNAL_2 : std_logic ;
signal DATA_SERIAL_INTERNAL_3 : std_logic ;
signal DATA_SERIAL_INTERNAL_4 : std_logic ;
signal DATA_SERIAL_INTERNAL_5 : std_logic ;
signal DATA_SERIAL_INTERNAL_6 : std_logic ;
signal DATA_SERIAL_INTERNAL_7 : std_logic ;
signal DATA_SERIAL_INTERNAL_8 : std_logic ;
signal DATA_SERIAL_INTERNAL_9 : std_logic ;
signal DATA_SERIAL_INTERNAL_10 : std_logic ;
signal DATA_SERIAL_INTERNAL_11 : std_logic ;
signal DATA_SERIAL_INTERNAL_12 : std_logic ;
signal DATA_SERIAL_INTERNAL_13 : std_logic ;
signal DATA_SERIAL_INTERNAL_14 : std_logic ;
signal LEVEL_SHIFTER_DAC_LD_CS_NZ : std_logic ;
signal LEVEL_SHIFTER_DAC_SDIZ : std_logic ;
signal DES_LOCK_INTERNAL : std_logic ;
signal LADDER_ADDR_INTERNAL : std_logic ;
signal LADDER_ADDR_INTERNAL_0 : std_logic ;
signal LADDER_ADDR_INTERNAL_1 : std_logic ;
signal TOKENIN_ECHELLE_INTERNAL : std_logic ;
signal TESTIN_ECHELLE_INTERNAL : std_logic ;
signal HOLDIN_ECHELLE_INTERNAL : std_logic ;
signal LADDER_FPGA_SC_TCK_INTERNAL : std_logic ;
signal LADDER_FPGA_SC_TMS_INTERNAL : std_logic ;
signal LADDER_FPGA_SC_TRSTB_INTERNAL : std_logic ;
signal LADDER_FPGA_SC_TDI_INTERNAL : std_logic ;
signal DES_BIST_PASS_INTERNAL : std_logic ;
signal LATCHUP_HYBRIDE_INTERNAL : std_logic ;
signal LATCHUP_HYBRIDE_INTERNAL_0 : std_logic ;
signal LATCHUP_HYBRIDE_INTERNAL_1 : std_logic ;
signal LATCHUP_HYBRIDE_INTERNAL_2 : std_logic ;
signal LATCHUP_HYBRIDE_INTERNAL_3 : std_logic ;
signal LATCHUP_HYBRIDE_INTERNAL_4 : std_logic ;
signal LATCHUP_HYBRIDE_INTERNAL_5 : std_logic ;
signal LATCHUP_HYBRIDE_INTERNAL_6 : std_logic ;
signal LATCHUP_HYBRIDE_INTERNAL_7 : std_logic ;
signal LATCHUP_HYBRIDE_INTERNAL_8 : std_logic ;
signal LATCHUP_HYBRIDE_INTERNAL_9 : std_logic ;
signal LATCHUP_HYBRIDE_INTERNAL_10 : std_logic ;
signal LATCHUP_HYBRIDE_INTERNAL_11 : std_logic ;
signal LATCHUP_HYBRIDE_INTERNAL_12 : std_logic ;
signal LATCHUP_HYBRIDE_INTERNAL_13 : std_logic ;
signal LATCHUP_HYBRIDE_INTERNAL_14 : std_logic ;
signal SC_TDO_HYBRIDE_INTERNAL : std_logic ;
signal SC_TDO_HYBRIDE_INTERNAL_0 : std_logic ;
signal SC_TDO_HYBRIDE_INTERNAL_1 : std_logic ;
signal SC_TDO_HYBRIDE_INTERNAL_2 : std_logic ;
signal SC_TDO_HYBRIDE_INTERNAL_3 : std_logic ;
signal SC_TDO_HYBRIDE_INTERNAL_4 : std_logic ;
signal SC_TDO_HYBRIDE_INTERNAL_5 : std_logic ;
signal SC_TDO_HYBRIDE_INTERNAL_6 : std_logic ;
signal SC_TDO_HYBRIDE_INTERNAL_7 : std_logic ;
signal SC_TDO_HYBRIDE_INTERNAL_8 : std_logic ;
signal SC_TDO_HYBRIDE_INTERNAL_9 : std_logic ;
signal SC_TDO_HYBRIDE_INTERNAL_10 : std_logic ;
signal SC_TDO_HYBRIDE_INTERNAL_11 : std_logic ;
signal SC_TDO_HYBRIDE_INTERNAL_12 : std_logic ;
signal SC_TDO_HYBRIDE_INTERNAL_13 : std_logic ;
signal SC_TDO_HYBRIDE_INTERNAL_14 : std_logic ;
signal USB_PRESENT_INTERNAL : std_logic ;
signal USB_READY_N_INTERNAL : std_logic ;
signal DEBUG_PRESENT_N_INTERNAL : std_logic ;
signal XTAL_EN_INTERNAL : std_logic ;
signal SC_SERDES_OU_CONNEC_INTERNAL : std_logic ;
signal FPGA_SERDES_OU_CONNEC_INTERNAL : std_logic ;
signal N_1 : std_logic ;
signal N_2 : std_logic ;
signal N_3 : std_logic ;
signal N_4 : std_logic ;
signal N_5 : std_logic ;
signal N_6 : std_logic ;
signal N_7 : std_logic ;
signal N_8 : std_logic ;
signal N_9 : std_logic ;
signal N_157_0 : std_logic ;
signal N_158_0 : std_logic ;
signal N_159_0 : std_logic ;
signal N_160_0 : std_logic ;
signal N_161_0 : std_logic ;
signal N_162_0 : std_logic ;
signal N_163_0 : std_logic ;
signal N_164_0 : std_logic ;
signal N_165_0 : std_logic ;
signal N_166_0 : std_logic ;
signal N_167_0 : std_logic ;
signal N_168_0 : std_logic ;
signal N_169_0 : std_logic ;
signal N_170_0 : std_logic ;
signal N_171_0 : std_logic ;
signal N_172_0 : std_logic ;
signal N_173_0 : std_logic ;
signal N_174_0 : std_logic ;
signal N_175_0 : std_logic ;
signal N_176_0 : std_logic ;
signal N_177_0 : std_logic ;
signal N_31 : std_logic ;
signal N_32 : std_logic ;
signal N_33 : std_logic ;
signal N_34 : std_logic ;
signal N_35 : std_logic ;
signal N_36 : std_logic ;
signal N_37 : std_logic ;
signal N_38 : std_logic ;
signal N_39 : std_logic ;
signal N_40 : std_logic ;
signal N_41 : std_logic ;
signal N_42 : std_logic ;
signal N_43 : std_logic ;
signal N_44 : std_logic ;
signal N_45 : std_logic ;
signal N_46 : std_logic ;
signal N_178_0 : std_logic ;
signal N_179_0 : std_logic ;
signal N_180_0 : std_logic ;
signal N_181_0 : std_logic ;
signal N_182_0 : std_logic ;
signal N_183_0 : std_logic ;
signal N_184_0 : std_logic ;
signal N_185_0 : std_logic ;
signal N_186_0 : std_logic ;
signal N_187_0 : std_logic ;
signal N_188_0 : std_logic ;
signal N_189_0 : std_logic ;
signal N_190_0 : std_logic ;
signal N_191_0 : std_logic ;
signal N_192_0 : std_logic ;
signal N_193_0 : std_logic ;
signal N_194_0 : std_logic ;
signal N_195_0 : std_logic ;
signal N_196_0 : std_logic ;
signal N_197_0 : std_logic ;
signal N_198_0 : std_logic ;
signal N_199_0 : std_logic ;
signal N_200_0 : std_logic ;
signal N_201_0 : std_logic ;
signal N_202_0 : std_logic ;
signal N_203_0 : std_logic ;
signal N_204_0 : std_logic ;
signal N_205_0 : std_logic ;
signal N_206_0 : std_logic ;
signal N_207_0 : std_logic ;
signal N_208_0 : std_logic ;
signal N_209_0 : std_logic ;
signal N_210_0 : std_logic ;
signal N_211_0 : std_logic ;
signal N_212_0 : std_logic ;
signal N_82 : std_logic ;
signal N_83 : std_logic ;
signal N_84 : std_logic ;
signal N_85 : std_logic ;
signal N_86 : std_logic ;
signal N_87 : std_logic ;
signal N_88 : std_logic ;
signal N_89 : std_logic ;
signal N_90 : std_logic ;
signal N_91 : std_logic ;
signal N_92 : std_logic ;
signal N_93 : std_logic ;
signal N_94 : std_logic ;
signal N_95 : std_logic ;
signal N_96 : std_logic ;
signal N_97 : std_logic ;
signal N_98 : std_logic ;
signal N_99 : std_logic ;
signal N_100 : std_logic ;
signal N_101 : std_logic ;
signal N_102 : std_logic ;
signal N_103 : std_logic ;
signal N_104 : std_logic ;
signal N_213_0 : std_logic ;
signal N_214_0 : std_logic ;
signal N_215_0 : std_logic ;
signal N_216_0 : std_logic ;
signal N_217_0 : std_logic ;
signal N_218_0 : std_logic ;
signal N_219_0 : std_logic ;
signal N_220_0 : std_logic ;
signal N_221_0 : std_logic ;
signal N_222_0 : std_logic ;
signal N_223_0 : std_logic ;
signal N_224_0 : std_logic ;
signal N_225_0 : std_logic ;
signal N_226_0 : std_logic ;
signal N_227_0 : std_logic ;
signal N_228_0 : std_logic ;
signal N_229_0 : std_logic ;
signal N_230_0 : std_logic ;
signal N_231_0 : std_logic ;
signal N_232_0 : std_logic ;
signal N_233_0 : std_logic ;
signal N_234_0 : std_logic ;
signal N_235_0 : std_logic ;
signal N_128 : std_logic ;
signal N_129 : std_logic ;
signal N_130 : std_logic ;
signal N_131 : std_logic ;
signal N_236_0 : std_logic ;
signal N_133 : std_logic ;
signal N_134 : std_logic ;
signal N_135 : std_logic ;
signal N_136 : std_logic ;
signal N_137 : std_logic ;
signal N_138 : std_logic ;
signal N_139 : std_logic ;
signal N_140 : std_logic ;
signal N_141 : std_logic ;
signal N_142 : std_logic ;
signal N_143 : std_logic ;
signal N_144 : std_logic ;
signal N_145 : std_logic ;
signal N_146 : std_logic ;
signal N_147 : std_logic ;
signal N_148 : std_logic ;
signal N_149 : std_logic ;
signal N_237_0 : std_logic ;
signal N_238_0 : std_logic ;
signal N_239_0 : std_logic ;
signal N_240_0 : std_logic ;
signal N_241_0 : std_logic ;
signal N_242_0 : std_logic ;
signal N_243_0 : std_logic ;
signal N_244_0 : std_logic ;
signal N_245_0 : std_logic ;
signal N_246_0 : std_logic ;
signal N_247_0 : std_logic ;
signal N_248_0 : std_logic ;
signal N_249_0 : std_logic ;
signal N_250_0 : std_logic ;
signal N_251_0 : std_logic ;
signal N_252_0 : std_logic ;
signal N_253_0 : std_logic ;
signal N_254_0 : std_logic ;
signal N_255_0 : std_logic ;
signal N_256_0 : std_logic ;
signal N_257_0 : std_logic ;
signal N_171 : std_logic ;
signal N_172 : std_logic ;
signal N_173 : std_logic ;
signal N_174 : std_logic ;
signal N_175 : std_logic ;
signal N_176 : std_logic ;
signal N_177 : std_logic ;
signal N_178 : std_logic ;
signal N_179 : std_logic ;
signal N_180 : std_logic ;
signal N_181 : std_logic ;
signal N_182 : std_logic ;
signal N_183 : std_logic ;
signal N_184 : std_logic ;
signal N_185 : std_logic ;
signal N_186 : std_logic ;
signal N_258_0 : std_logic ;
signal N_259_0 : std_logic ;
signal N_260_0 : std_logic ;
signal N_261_0 : std_logic ;
signal N_262_0 : std_logic ;
signal N_263_0 : std_logic ;
signal N_264_0 : std_logic ;
signal N_265_0 : std_logic ;
signal N_266_0 : std_logic ;
signal N_267_0 : std_logic ;
signal N_268_0 : std_logic ;
signal N_269_0 : std_logic ;
signal N_270_0 : std_logic ;
signal N_271_0 : std_logic ;
signal N_272_0 : std_logic ;
signal N_273_0 : std_logic ;
signal N_274_0 : std_logic ;
signal N_275_0 : std_logic ;
signal N_276_0 : std_logic ;
signal N_277_0 : std_logic ;
signal N_278_0 : std_logic ;
signal N_279_0 : std_logic ;
signal N_280_0 : std_logic ;
signal N_281_0 : std_logic ;
signal N_282_0 : std_logic ;
signal N_283_0 : std_logic ;
signal N_284_0 : std_logic ;
signal N_285_0 : std_logic ;
signal N_286_0 : std_logic ;
signal N_287_0 : std_logic ;
signal N_288_0 : std_logic ;
signal N_289_0 : std_logic ;
signal N_290_0 : std_logic ;
signal N_291_0 : std_logic ;
signal N_292 : std_logic ;
signal N_293 : std_logic ;
signal N_294 : std_logic ;
signal N_295 : std_logic ;
signal N_296 : std_logic ;
signal N_297 : std_logic ;
signal N_298 : std_logic ;
signal N_299 : std_logic ;
signal N_300 : std_logic ;
signal N_301 : std_logic ;
signal N_302 : std_logic ;
signal N_303 : std_logic ;
signal N_304 : std_logic ;
signal N_305 : std_logic ;
signal N_306 : std_logic ;
signal N_307 : std_logic ;
signal N_308 : std_logic ;
signal N_309 : std_logic ;
signal N_310 : std_logic ;
signal N_311 : std_logic ;
signal N_312 : std_logic ;
signal N_313 : std_logic ;
signal N_314 : std_logic ;
signal N_315 : std_logic ;
signal N_316 : std_logic ;
signal N_317 : std_logic ;
signal N_318 : std_logic ;
signal N_319 : std_logic ;
signal N_320 : std_logic ;
signal N_321 : std_logic ;
signal N_251 : std_logic ;
signal N_252 : std_logic ;
signal N_253 : std_logic ;
signal N_254 : std_logic ;
signal N_255 : std_logic ;
signal N_256 : std_logic ;
signal N_257 : std_logic ;
signal N_258 : std_logic ;
signal N_259 : std_logic ;
signal N_260 : std_logic ;
signal N_261 : std_logic ;
signal N_262 : std_logic ;
signal N_263 : std_logic ;
signal N_264 : std_logic ;
signal N_265 : std_logic ;
signal N_266 : std_logic ;
signal N_267 : std_logic ;
signal N_268 : std_logic ;
signal N_269 : std_logic ;
signal N_270 : std_logic ;
signal N_271 : std_logic ;
signal N_272 : std_logic ;
signal N_273 : std_logic ;
signal N_274 : std_logic ;
signal N_275 : std_logic ;
signal N_276 : std_logic ;
signal N_322 : std_logic ;
signal N_323 : std_logic ;
signal N_279 : std_logic ;
signal N_280 : std_logic ;
signal N_324 : std_logic ;
signal N_282 : std_logic ;
signal N_283 : std_logic ;
signal N_284 : std_logic ;
signal N_285 : std_logic ;
signal N_286 : std_logic ;
signal N_325 : std_logic ;
signal N_326 : std_logic ;
signal N_327 : std_logic ;
signal N_328 : std_logic ;
signal N_329 : std_logic ;
signal LADDER_FPGA_FIFO21_EMPTY_PIPE_I : std_logic ;
signal UN1_LADDER_FPGA_EVENT_CONTROLLER_STATE_2_I : std_logic ;
signal N_1074_I_0_369_I_A2_I_I : std_logic ;
signal CLOCK80MHZ_ADCZ : std_logic ;
signal LEVEL_SHIFTER_DAC_LD_CS_NZ_0 : std_logic ;
signal LEVEL_SHIFTER_DAC_SDIZ_0 : std_logic ;
signal LEVEL_SHIFTER_DAC_SCKZ : std_logic ;
signal LADDER_FPGA_SC_TDOZ : std_logic ;
signal FIBRE_TX_DISABLEZ : std_logic ;
signal TEST_16HYBRIDESZ : std_logic ;
signal HOLD_16HYBRIDESZ : std_logic ;
signal LADDER_FPGA_RCLK_16HYBRIDESZ : std_logic ;
signal USB_READ_NZ : std_logic ;
signal USB_RESET_NZ : std_logic ;
signal USB_WRITEZ : std_logic ;
signal DBG_LADDER_FPGA_SC_BYPASSZ : std_logic ;
component cycloneiii_crcblock_1s_cycloneiii_crcblock
port(
clk :  in std_logic;
shiftnld :  in std_logic;
ldsrc :  in std_logic;
crcerror :  out std_logic;
regout :  out std_logic  );
end component;
component mega_func_pll_40MHz_switchover_cycloneIII
port(
c0_derived_clock_RNIECOA :  out std_logic;
ladder_fpga_clock40MHz :  out std_logic;
c2_derived_clock_RNIG8F8 :  out std_logic;
ladder_fpga_clock4MHz :  out std_logic;
c1_derived_clock_RNIFQJ9 :  out std_logic;
ladder_fpga_clock80MHz :  out std_logic;
clock40mhz_xtal_bad :  out std_logic;
clock40mhz_fpga_bad :  out std_logic;
ladder_fpga_activeclock :  out std_logic;
reset_n_in_RNI6VGA :  in std_logic;
data_out :  in std_logic;
pll_40MHz_switchover_locked :  out std_logic;
clock40mhz_fpga :  in std_logic;
clock40mhz_xtal :  in std_logic  );
end component;
component tap_control
port(
sc_trstb_hybride_c_0 :  in std_logic;
ladder_fpga_nbr_test_7 :  in std_logic;
ladder_fpga_nbr_test_2 :  in std_logic;
ladder_fpga_nbr_test_0 :  in std_logic;
ladder_fpga_nbr_test_1 :  in std_logic;
ladder_fpga_nbr_hold_7 :  in std_logic;
ladder_fpga_nbr_hold_2 :  in std_logic;
ladder_fpga_nbr_hold_0 :  in std_logic;
ladder_fpga_nbr_hold_1 :  in std_logic;
ladder_fpga_mux_status_count_integer_0 :  in std_logic;
ladder_fpga_mux_status_count_integer_1 :  in std_logic;
ladder_fpga_mux_statusin_3_3_0 :  out std_logic;
ladder_fpga_mux_statusin_3_3_2 :  out std_logic;
ladder_fpga_mux_statusin_3_3_5 :  out std_logic;
ladder_fpga_mux_statusin_3_6_1 :  out std_logic;
ladder_fpga_mux_statusin_3_6_7 :  out std_logic;
ladder_fpga_mux_statusin_3_6_2 :  out std_logic;
ladder_fpga_mux_statusin_3_6_0 :  out std_logic;
ladder_fpga_mux_statusin_3_6_10 :  out std_logic;
ladder_fpga_mux_statusin_3_6_11 :  out std_logic;
ladder_fpga_mux_statusin_3_6_14 :  out std_logic;
ladder_fpga_adc_bit_count_cs_integer_0 :  in std_logic;
ladder_fpga_adc_bit_count_cs_integer_1 :  in std_logic;
ladder_fpga_adc_bit_count_cs_integer_2 :  in std_logic;
ladder_fpga_adc_bit_count_cs_integer_3 :  in std_logic;
state_readout_1 :  in std_logic;
state_readout_0 :  in std_logic;
ladder_fpga_event_controller_state_2 :  in std_logic;
ladder_fpga_event_controller_state_3 :  in std_logic;
ladder_fpga_event_controller_state_4 :  in std_logic;
ladder_fpga_event_controller_state_5 :  in std_logic;
ladder_fpga_event_controller_state_0 :  in std_logic;
ladder_fpga_event_controller_state_1 :  in std_logic;
cnt_readout_6 :  in std_logic;
cnt_readout_5 :  in std_logic;
cnt_readout_1 :  in std_logic;
cnt_readout_2 :  in std_logic;
cnt_readout_3 :  in std_logic;
cnt_readout_4 :  in std_logic;
cnt_readout_9 :  in std_logic;
cnt_readout_0 :  in std_logic;
cnt_readout_8 :  in std_logic;
cnt_readout_7 :  in std_logic;
ladder_addr_c_1 :  in std_logic;
ladder_addr_c_0 :  in std_logic;
card_ser_num_c_1 :  in std_logic;
card_ser_num_c_0 :  in std_logic;
card_ser_num_c_4 :  in std_logic;
card_ser_num_c_3 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
shiftIR :  out std_logic;
shiftDR :  out std_logic;
reset_bar :  out std_logic;
etat_present_ret :  out std_logic;
etat_present_ret_0 :  out std_logic;
sc_updateDR_0x09_15 :  out std_logic;
sc_updateDR_0x09_0_0_g0 :  out std_logic;
G_646 :  out std_logic;
clockDR_0_a2 :  out std_logic;
clockIR_0_a2 :  out std_logic;
ladder_fpga_busy :  in std_logic;
pilotage_n :  in std_logic;
pilotage_n_0 :  in std_logic;
pilotage_n_1 :  in std_logic;
pilotage_n_2 :  in std_logic;
data_out :  in std_logic;
data_out_0 :  in std_logic;
crc_error :  in std_logic;
ladder_fpga_activeclock :  in std_logic;
debug_present_n_c :  in std_logic;
des_lock_c :  in std_logic;
pilotage_n_3 :  in std_logic;
pilotage_n_4 :  in std_logic;
pilotage_n_5 :  in std_logic;
pilotage_n_6 :  in std_logic;
data_out_1 :  in std_logic;
data_out_1_0 :  in std_logic;
ladder_fpga_adc_select_n5_i_o2 :  out std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
data_out_2 :  in std_logic;
data_out_3 :  in std_logic;
ladder_fpga_adc_select_n_1_0_0_g0 :  out std_logic;
\state_readout_ns_0_4__g2\ :  out std_logic;
N_981_i_0_g0 :  out std_logic;
holdin_echelle_c :  in std_logic;
N_987_i_0_g0 :  out std_logic;
\ladder_fpga_event_controller_state_ns_0_3__g0_i\ :  out std_logic;
tokenin_pulse_ok :  in std_logic;
\ladder_fpga_event_controller_state_ns_0_2__g0_i\ :  out std_logic;
N_983_i_0_g0 :  out std_logic;
tokenin_echelle_c :  in std_logic;
N_989_i_0_g0 :  out std_logic;
cnt_readoutlde :  out std_logic;
reset_n_c :  in std_logic;
un1_reset_n_2_x :  in std_logic;
\ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_0__g0_i\ :  out std_logic;
adc_cnt_enable :  in std_logic;
\ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_1__g0_i\ :  out std_logic;
\ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_2__g0_i\ :  out std_logic;
\ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_3__g0_i\ :  out std_logic;
N_739_i_0_g0_i :  out std_logic;
G_656 :  out std_logic;
G_665 :  out std_logic;
G_662 :  out std_logic;
G_653 :  out std_logic;
G_650 :  out std_logic;
testin_echelle_c :  in std_logic;
usb_present_c :  in std_logic  );
end component;
component ir_5_bits
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
G_646 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret :  in std_logic;
clockIR_0_a2 :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
shiftIR :  in std_logic;
data_out_0 :  out std_logic;
data_out_1 :  out std_logic;
reset_bar :  in std_logic;
data_out_2 :  out std_logic;
scan_out_2 :  out std_logic;
data_out_3 :  out std_logic;
data_out_4 :  out std_logic  );
end component;
component dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_COMP_ladder_fpga_SC_BYPASS_REG
port(
ladder_fpga_sc_tdi_c :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
scan_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic  );
end component;
component dr_x_bits_8
port(
ladder_addr_c_1 :  in std_logic;
ladder_addr_c_2 :  in std_logic;
ladder_addr_c_0 :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic;
scan_out_6 :  out std_logic  );
end component;
component dr_x_bits_32
port(
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic;
scan_out_21 :  out std_logic;
scan_out_28 :  in std_logic  );
end component;
component dr_x_bits_22
port(
latchup_hybride_c_9 :  in std_logic;
latchup_hybride_c_8 :  in std_logic;
latchup_hybride_c_11 :  in std_logic;
latchup_hybride_c_10 :  in std_logic;
latchup_hybride_c_13 :  in std_logic;
latchup_hybride_c_12 :  in std_logic;
latchup_hybride_c_15 :  in std_logic;
latchup_hybride_c_14 :  in std_logic;
latchup_hybride_c_1 :  in std_logic;
latchup_hybride_c_0 :  in std_logic;
latchup_hybride_c_3 :  in std_logic;
latchup_hybride_c_2 :  in std_logic;
latchup_hybride_c_5 :  in std_logic;
latchup_hybride_c_4 :  in std_logic;
latchup_hybride_c_7 :  in std_logic;
latchup_hybride_c_6 :  in std_logic;
enable_latchup_n_9 :  in std_logic;
enable_latchup_n_8 :  in std_logic;
enable_latchup_n_11 :  in std_logic;
enable_latchup_n_10 :  in std_logic;
enable_latchup_n_13 :  in std_logic;
enable_latchup_n_12 :  in std_logic;
enable_latchup_n_15 :  in std_logic;
enable_latchup_n_14 :  in std_logic;
enable_latchup_n_1 :  in std_logic;
enable_latchup_n_0 :  in std_logic;
enable_latchup_n_3 :  in std_logic;
enable_latchup_n_2 :  in std_logic;
enable_latchup_n_5 :  in std_logic;
enable_latchup_n_4 :  in std_logic;
enable_latchup_n_7 :  in std_logic;
enable_latchup_n_6 :  in std_logic;
card_ser_num_c_4 :  in std_logic;
card_ser_num_c_2 :  in std_logic;
card_ser_num_c_5 :  in std_logic;
card_ser_num_c_0 :  in std_logic;
card_ser_num_c_1 :  in std_logic;
card_ser_num_c_3 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
holdin_echelle_c :  in std_logic;
shiftDR :  in std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic;
xtal_en_c :  in std_logic;
crc_error :  in std_logic;
debug_present_n_c :  in std_logic;
pll_40MHz_switchover_locked :  in std_logic;
data_out :  in std_logic;
ladder_fpga_activeclock :  in std_logic;
clock40mhz_xtal_bad :  in std_logic;
scan_out_16 :  in std_logic;
fpga_serdes_ou_connec_c :  in std_logic;
clock40mhz_fpga_bad :  in std_logic;
sc_serdes_ou_connec_c :  in std_logic;
scan_out_20 :  out std_logic;
data_out_0 :  in std_logic;
testin_echelle_c :  in std_logic  );
end component;
component dr_x_bits_22_1
port(
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic;
scan_out_16 :  in std_logic;
scan_out_17 :  out std_logic;
scan_out_20 :  out std_logic  );
end component;
component dr_x_bits_init_24
port(
ladder_fpga_sc_tck_c_i_i :  in std_logic;
G_650 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
shiftDR :  in std_logic;
clockDR_0_a2 :  in std_logic;
un83_roboclock_adc_phase_in :  out std_logic;
data_out_0 :  out std_logic;
un72_roboclock_adc_phase_in :  out std_logic;
data_out_3 :  out std_logic;
un61_roboclock_adc_phase_in :  out std_logic;
data_out_5 :  out std_logic;
un50_roboclock_adc_phase_in :  out std_logic;
data_out_7 :  out std_logic;
un39_roboclock_adc_phase_in :  out std_logic;
data_out_9 :  out std_logic;
un28_roboclock_adc_phase_in :  out std_logic;
data_out_11 :  out std_logic;
un17_roboclock_adc_phase_in :  out std_logic;
data_out_13 :  out std_logic;
un6_roboclock_adc_phase_in :  out std_logic;
data_out_15 :  out std_logic;
un41_roboclock_horloge40_phase_in :  out std_logic;
data_out_17 :  out std_logic;
un30_roboclock_horloge40_phase_in :  out std_logic;
data_out_19 :  out std_logic;
un19_roboclock_horloge40_phase_in :  out std_logic;
data_out_21 :  out std_logic;
un8_roboclock_horloge40_phase_in :  out std_logic;
data_out_22 :  out std_logic;
reset_bar :  in std_logic;
scan_out_17 :  out std_logic  );
end component;
component dr_x_bits_init_16
port(
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_653 :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
clockDR_0_a2 :  in std_logic;
data_out :  out std_logic;
data_out_0 :  out std_logic;
scan_out_5 :  out std_logic;
data_out_1 :  out std_logic;
data_out_2 :  out std_logic;
data_out_3 :  out std_logic;
data_out_4 :  out std_logic;
data_out_5 :  out std_logic;
data_out_6 :  out std_logic;
level_shifter_dac_load :  out std_logic  );
end component;
component dr_x_bits_init_20
port(
ladder_fpga_sc_tck_c_i_i :  in std_logic;
G_656 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
shiftDR :  in std_logic;
clockDR_0_a2 :  in std_logic;
data_out_4 :  out std_logic;
data_out :  out std_logic;
reset_bar :  in std_logic;
data_out_4_0 :  out std_logic;
data_out_0 :  out std_logic;
data_out_2 :  out std_logic;
data_out_3 :  out std_logic;
data_out_4_1 :  out std_logic;
data_out_5 :  out std_logic;
data_out_6 :  out std_logic;
data_out_4_2 :  out std_logic;
data_out_4_3 :  out std_logic;
data_out_4_4 :  out std_logic;
data_out_4_5 :  out std_logic;
data_out_7 :  out std_logic;
data_out_8 :  out std_logic;
data_out_9 :  out std_logic;
scan_out_18 :  out std_logic;
data_out_4_6 :  out std_logic;
data_out_4_7 :  out std_logic;
data_out_4_8 :  out std_logic;
data_out_10 :  out std_logic  );
end component;
component mux_tdo
port(
scan_out :  in std_logic;
data_out :  in std_logic;
data_out_0 :  in std_logic;
scan_out_0 :  in std_logic;
scan_out_1 :  in std_logic;
scan_out_2 :  in std_logic;
scan_out_3 :  in std_logic;
scan_out_4 :  in std_logic;
scan_out_5 :  in std_logic;
data_out_1 :  in std_logic;
data_out_1_0 :  in std_logic;
data_out_2 :  in std_logic;
dr_scan_out_31 :  out std_logic;
data_out_3 :  in std_logic;
scan_out_6 :  in std_logic;
scan_out_7 :  in std_logic;
scan_out_8 :  in std_logic;
scan_out_9 :  in std_logic;
scan_out_10 :  in std_logic;
scan_out_11 :  in std_logic  );
end component;
component mux_2_1
port(
z_x :  out std_logic;
scan_out :  in std_logic;
shiftIR :  in std_logic;
dr_scan_out_31 :  in std_logic  );
end component;
component dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0
port(
ff2_0 :  out std_logic;
ff2en :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_14_ret :  out std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
clockDR_0_a2 :  in std_logic;
sc_updateDR_0x09_15 :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic;
ff2_0_0 :  out std_logic;
ff2en_0 :  out std_logic;
sc_updateDR_0x09_13_ret :  out std_logic;
ff2_0_1 :  out std_logic;
ff2en_1 :  out std_logic;
sc_updateDR_0x09_1_ret :  out std_logic;
ff2_0_2 :  out std_logic;
ff2en_2 :  out std_logic;
sc_updateDR_0x09_6_ret :  out std_logic;
ff2_0_3 :  out std_logic;
ff2en_3 :  out std_logic;
sc_updateDR_0x09_3_ret :  out std_logic;
ff2_0_4 :  out std_logic;
ff2en_4 :  out std_logic;
sc_updateDR_0x09_0_ret :  out std_logic;
ff2_0_5 :  out std_logic;
ff2en_5 :  out std_logic;
sc_updateDR_0x09_10_ret :  out std_logic;
ff2_0_6 :  out std_logic;
ff2en_6 :  out std_logic;
sc_updateDR_0x09_7_ret :  out std_logic;
ff2_0_7 :  out std_logic;
ff2en_7 :  out std_logic;
sc_updateDR_0x09_4_ret :  out std_logic;
ff2_0_8 :  out std_logic;
ff2en_8 :  out std_logic;
sc_updateDR_0x09_ret :  out std_logic;
scan_out_12 :  out std_logic;
ff2_0_9 :  out std_logic;
ff2en_9 :  out std_logic;
sc_updateDR_0x09_9_ret :  out std_logic;
ff2_0_10 :  out std_logic;
ff2en_10 :  out std_logic;
sc_updateDR_0x09_11_ret :  out std_logic;
ff2_0_11 :  out std_logic;
ff2en_11 :  out std_logic;
sc_updateDR_0x09_8_ret :  out std_logic;
ff2_0_12 :  out std_logic;
ff2en_12 :  out std_logic;
sc_updateDR_0x09_5_ret :  out std_logic;
ff2_0_13 :  out std_logic;
ff2en_13 :  out std_logic;
sc_updateDR_0x09_2_ret :  out std_logic;
ff2_0_14 :  out std_logic;
ff2en_14 :  out std_logic;
sc_updateDR_0x09_12_ret :  out std_logic  );
end component;
component dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
reset_bar :  in std_logic;
G_662 :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
clockDR_0_a2 :  in std_logic;
data_out_0 :  out std_logic;
data_out_1 :  out std_logic;
data_out_2 :  out std_logic;
scan_out_5 :  out std_logic;
data_out_3 :  out std_logic;
data_out_4 :  out std_logic;
data_out_5 :  out std_logic;
data_out_6 :  out std_logic;
data_out_7 :  out std_logic;
data_out_8 :  out std_logic;
data_out_9 :  out std_logic;
data_out_10 :  out std_logic;
data_out_11 :  out std_logic;
data_out_12 :  out std_logic;
data_out_13 :  out std_logic;
data_out_14 :  out std_logic  );
end component;
component dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS
port(
ladder_fpga_sc_tdi_c :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
pilotage_n :  in std_logic;
shiftDR :  in std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
clockDR_0_a2 :  in std_logic;
pilotage_n_0 :  in std_logic;
pilotage_n_1 :  in std_logic;
pilotage_n_2 :  in std_logic;
scan_out_5 :  out std_logic;
pilotage_n_3 :  in std_logic;
pilotage_n_4 :  in std_logic;
pilotage_n_5 :  in std_logic;
pilotage_n_6 :  in std_logic;
pilotage_n_7 :  in std_logic;
pilotage_n_8 :  in std_logic;
pilotage_n_9 :  in std_logic;
pilotage_n_10 :  in std_logic;
pilotage_n_11 :  in std_logic;
pilotage_n_12 :  in std_logic;
pilotage_n_13 :  in std_logic;
pilotage_n_14 :  in std_logic  );
end component;
component dr_x_bits_2
port(
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
G_665 :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
clockDR_0_a2 :  in std_logic;
data_out_0 :  out std_logic;
scan_out_0 :  out std_logic  );
end component;
component dr_x_bits_48
port(
temperature3_11 :  in std_logic;
temperature3_4 :  in std_logic;
temperature3_3 :  in std_logic;
temperature3_8 :  in std_logic;
temperature3_2 :  in std_logic;
temperature3_0 :  in std_logic;
temperature3_1 :  in std_logic;
temperature3_6 :  in std_logic;
temperature3_5 :  in std_logic;
temperature3_7 :  in std_logic;
temperature3_10 :  in std_logic;
temperature3_9 :  in std_logic;
temperature0_2 :  in std_logic;
temperature0_6 :  in std_logic;
temperature0_5 :  in std_logic;
temperature0_1 :  in std_logic;
temperature0_0 :  in std_logic;
temperature0_8 :  in std_logic;
temperature0_9 :  in std_logic;
temperature0_10 :  in std_logic;
temperature0_3 :  in std_logic;
temperature0_11 :  in std_logic;
temperature0_7 :  in std_logic;
temperature0_4 :  in std_logic;
temperature2_2 :  in std_logic;
temperature2_10 :  in std_logic;
temperature2_8 :  in std_logic;
temperature2_3 :  in std_logic;
temperature2_9 :  in std_logic;
temperature2_1 :  in std_logic;
temperature2_11 :  in std_logic;
temperature2_0 :  in std_logic;
temperature2_7 :  in std_logic;
temperature2_6 :  in std_logic;
temperature2_5 :  in std_logic;
temperature2_4 :  in std_logic;
temperature1_1 :  in std_logic;
temperature1_9 :  in std_logic;
temperature1_7 :  in std_logic;
temperature1_6 :  in std_logic;
temperature1_0 :  in std_logic;
temperature1_2 :  in std_logic;
temperature1_10 :  in std_logic;
temperature1_11 :  in std_logic;
temperature1_8 :  in std_logic;
temperature1_4 :  in std_logic;
temperature1_5 :  in std_logic;
temperature1_3 :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
ladder_fpga_sc_tck_c_i_i :  out std_logic;
clockDR_0_a2 :  in std_logic;
scan_out_24 :  out std_logic  );
end component;
component gestion_hybrides_v4
port(
enable_latchup_n_15 :  out std_logic;
enable_latchup_n_14 :  out std_logic;
enable_latchup_n_13 :  out std_logic;
enable_latchup_n_12 :  out std_logic;
enable_latchup_n_11 :  out std_logic;
enable_latchup_n_10 :  out std_logic;
enable_latchup_n_9 :  out std_logic;
enable_latchup_n_8 :  out std_logic;
enable_latchup_n_7 :  out std_logic;
enable_latchup_n_6 :  out std_logic;
enable_latchup_n_5 :  out std_logic;
enable_latchup_n_4 :  out std_logic;
enable_latchup_n_3 :  out std_logic;
enable_latchup_n_2 :  out std_logic;
enable_latchup_n_1 :  out std_logic;
enable_latchup_n_0 :  out std_logic;
latchup_hybride_c_0 :  in std_logic;
latchup_hybride_c_1 :  in std_logic;
latchup_hybride_c_2 :  in std_logic;
latchup_hybride_c_3 :  in std_logic;
latchup_hybride_c_4 :  in std_logic;
latchup_hybride_c_5 :  in std_logic;
latchup_hybride_c_6 :  in std_logic;
latchup_hybride_c_7 :  in std_logic;
latchup_hybride_c_8 :  in std_logic;
latchup_hybride_c_9 :  in std_logic;
latchup_hybride_c_10 :  in std_logic;
latchup_hybride_c_11 :  in std_logic;
latchup_hybride_c_12 :  in std_logic;
latchup_hybride_c_13 :  in std_logic;
latchup_hybride_c_14 :  in std_logic;
latchup_hybride_c_15 :  in std_logic;
sc_tdo_hybride_c_13 :  in std_logic;
sc_tdo_hybride_c_5 :  in std_logic;
sc_tdo_hybride_c_14 :  in std_logic;
sc_tdo_hybride_c_6 :  in std_logic;
sc_tdo_hybride_c_10 :  in std_logic;
sc_tdo_hybride_c_2 :  in std_logic;
sc_tdo_hybride_c_12 :  in std_logic;
sc_tdo_hybride_c_4 :  in std_logic;
sc_tdo_hybride_c_8 :  in std_logic;
sc_tdo_hybride_c_0 :  in std_logic;
sc_tdo_hybride_c_11 :  in std_logic;
sc_tdo_hybride_c_15 :  in std_logic;
sc_tdo_hybride_c_1 :  in std_logic;
sc_tdo_hybride_c_3 :  in std_logic;
sc_tdo_hybride_c_7 :  in std_logic;
sc_tdo_hybride_c_9 :  in std_logic;
pilotage_n :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
pilotage_n_0 :  out std_logic;
pilotage_n_1 :  out std_logic;
pilotage_n_2 :  out std_logic;
pilotage_n_3 :  out std_logic;
pilotage_n_4 :  out std_logic;
pilotage_n_5 :  out std_logic;
pilotage_n_6 :  out std_logic;
pilotage_n_7 :  out std_logic;
pilotage_n_8 :  out std_logic;
pilotage_n_9 :  out std_logic;
pilotage_n_10 :  out std_logic;
pilotage_n_11 :  out std_logic;
pilotage_n_12 :  out std_logic;
pilotage_n_13 :  out std_logic;
pilotage_n_14 :  out std_logic;
ladder_fpga_sc_tck_c_i_i :  in std_logic;
sc_updateDR_0x09_ret :  in std_logic;
sc_updateDR_0x09_0_0_g0 :  in std_logic;
ff2en :  in std_logic;
ff2_0 :  in std_logic;
sc_updateDR_0x09_0_ret :  in std_logic;
ff2en_0 :  in std_logic;
ff2_0_0 :  in std_logic;
sc_updateDR_0x09_1_ret :  in std_logic;
ff2en_1 :  in std_logic;
ff2_0_1 :  in std_logic;
sc_updateDR_0x09_2_ret :  in std_logic;
ff2en_2 :  in std_logic;
ff2_0_2 :  in std_logic;
sc_updateDR_0x09_3_ret :  in std_logic;
ff2en_3 :  in std_logic;
ff2_0_3 :  in std_logic;
sc_updateDR_0x09_4_ret :  in std_logic;
ff2en_4 :  in std_logic;
ff2_0_4 :  in std_logic;
sc_updateDR_0x09_5_ret :  in std_logic;
ff2en_5 :  in std_logic;
ff2_0_5 :  in std_logic;
sc_updateDR_0x09_6_ret :  in std_logic;
ff2en_6 :  in std_logic;
ff2_0_6 :  in std_logic;
sc_updateDR_0x09_7_ret :  in std_logic;
ff2en_7 :  in std_logic;
ff2_0_7 :  in std_logic;
sc_updateDR_0x09_8_ret :  in std_logic;
ff2en_8 :  in std_logic;
ff2_0_8 :  in std_logic;
sc_updateDR_0x09_9_ret :  in std_logic;
ff2en_9 :  in std_logic;
ff2_0_9 :  in std_logic;
sc_updateDR_0x09_10_ret :  in std_logic;
ff2en_10 :  in std_logic;
ff2_0_10 :  in std_logic;
sc_updateDR_0x09_11_ret :  in std_logic;
ff2en_11 :  in std_logic;
ff2_0_11 :  in std_logic;
sc_updateDR_0x09_12_ret :  in std_logic;
ff2en_12 :  in std_logic;
ff2_0_12 :  in std_logic;
sc_updateDR_0x09_13_ret :  in std_logic;
ff2en_13 :  in std_logic;
ff2_0_13 :  in std_logic;
sc_updateDR_0x09_14_ret :  in std_logic;
ff2en_14 :  in std_logic;
ff2_0_14 :  in std_logic;
sc_tms_hyb_0_a2 :  out std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
data_out :  in std_logic;
sc_tck_hyb_0_a2 :  out std_logic;
sc_tdi_hyb_0_a2 :  out std_logic;
z_x :  in std_logic;
data_out_0 :  in std_logic;
data_out_1 :  in std_logic;
data_out_2 :  in std_logic;
tdo_echelle_15 :  out std_logic;
data_out_3 :  in std_logic;
tokenin_hyb_i_x :  out std_logic;
tokenin_echelle_in :  in std_logic;
sc_tms_hyb_0_a2_0 :  out std_logic;
data_out_4 :  in std_logic;
sc_tck_hyb_0_a2_0 :  out std_logic;
sc_tdi_hyb_0_a2_0 :  out std_logic;
tokenin_hyb_i_x_0 :  out std_logic;
sc_tdi_hyb :  out std_logic;
data_out_5 :  in std_logic;
sc_tck_hyb_x :  out std_logic;
sc_tms_hyb_x :  out std_logic;
tokenin_hyb_i_x_1 :  out std_logic;
sc_tdi_hyb_0_a2_1 :  out std_logic;
data_out_6 :  in std_logic;
sc_tms_hyb_0_a2_x :  out std_logic;
sc_tck_hyb_0_a2_x :  out std_logic;
tokenin_hyb_i_x_2 :  out std_logic;
data_out_7 :  in std_logic;
sc_tms_hyb_0_a2_1 :  out std_logic;
data_out_8 :  in std_logic;
sc_tck_hyb_0_a2_1 :  out std_logic;
sc_tdi_hyb_0_a2_2 :  out std_logic;
tokenin_hyb_i_x_3 :  out std_logic;
data_out_9 :  in std_logic;
sc_tdi_hyb_0_a2_3 :  out std_logic;
sc_tck_hyb_0_a2_x_0 :  out std_logic;
sc_tms_hyb_0_a2_x_0 :  out std_logic;
tokenin_hyb_i_x_4 :  out std_logic;
sc_tck_hyb_0_a2_2 :  out std_logic;
sc_tms_hyb_0_a2_2 :  out std_logic;
data_out_10 :  in std_logic;
sc_tdi_hyb_0_a2_4 :  out std_logic;
tokenin_hyb_i_x_5 :  out std_logic;
sc_tdi_hyb_0_a2_5 :  out std_logic;
data_out_11 :  in std_logic;
sc_tck_hyb_0_a2_x_1 :  out std_logic;
sc_tms_hyb_0_a2_x_1 :  out std_logic;
tokenin_hyb_i_x_6 :  out std_logic;
data_out_12 :  in std_logic;
sc_tdi_hyb_0 :  out std_logic;
sc_tms_hyb_x_0 :  out std_logic;
sc_tck_hyb_x_0 :  out std_logic;
tokenin_hyb_i_x_7 :  out std_logic;
sc_tdi_hyb_0_a2_6 :  out std_logic;
data_out_13 :  in std_logic;
sc_tms_hyb_0_a2_x_2 :  out std_logic;
sc_tck_hyb_0_a2_x_2 :  out std_logic;
tokenin_hyb_i_x_8 :  out std_logic;
sc_tms_hyb_0_a2_3 :  out std_logic;
sc_tck_hyb_0_a2_3 :  out std_logic;
data_out_14 :  in std_logic;
sc_tdi_hyb_0_a2_7 :  out std_logic;
tokenin_hyb_i_x_9 :  out std_logic;
sc_tck_hyb_0_a2_4 :  out std_logic;
data_out_15 :  in std_logic;
sc_tms_hyb_0_a2_4 :  out std_logic;
sc_tdi_hyb_0_a2_8 :  out std_logic;
tokenin_hyb_i_x_10 :  out std_logic;
data_out_16 :  in std_logic;
sc_tdi_hyb_0_a2_9 :  out std_logic;
sc_tms_hyb_0_a2_x_3 :  out std_logic;
sc_tck_hyb_0_a2_x_3 :  out std_logic;
tokenin_hyb_i_x_11 :  out std_logic;
sc_tms_hyb :  out std_logic;
data_out_17 :  in std_logic;
sc_tck_hyb :  out std_logic;
sc_tdi_hyb_1 :  out std_logic;
tokenin_hyb_i_x_12 :  out std_logic;
sc_tms_hyb_0_a2_5 :  out std_logic;
data_out_18 :  in std_logic;
sc_tck_hyb_0_a2_5 :  out std_logic;
sc_tdi_hyb_0_a2_10 :  out std_logic;
tokenin_hyb_i_x_13 :  out std_logic;
sc_tck_hyb_0 :  out std_logic;
data_out_19 :  in std_logic;
sc_tms_hyb_0 :  out std_logic;
sc_tdi_hyb_2 :  out std_logic;
tokenin_hyb_i_x_14 :  out std_logic  );
end component;
component mega_func_fifo21x32_cycloneIII
port(
ladder_fpga_packer_dataout_0 :  out std_logic;
ladder_fpga_packer_dataout_1 :  out std_logic;
ladder_fpga_packer_dataout_2 :  out std_logic;
ladder_fpga_packer_dataout_3 :  out std_logic;
ladder_fpga_packer_dataout_4 :  out std_logic;
ladder_fpga_packer_dataout_5 :  out std_logic;
ladder_fpga_packer_dataout_6 :  out std_logic;
ladder_fpga_packer_dataout_7 :  out std_logic;
ladder_fpga_packer_dataout_8 :  out std_logic;
ladder_fpga_packer_dataout_9 :  out std_logic;
ladder_fpga_packer_dataout_10 :  out std_logic;
ladder_fpga_packer_dataout_11 :  out std_logic;
ladder_fpga_packer_dataout_12 :  out std_logic;
ladder_fpga_packer_dataout_13 :  out std_logic;
ladder_fpga_packer_dataout_14 :  out std_logic;
ladder_fpga_packer_dataout_15 :  out std_logic;
ladder_fpga_packer_dataout_16 :  out std_logic;
ladder_fpga_packer_dataout_17 :  out std_logic;
ladder_fpga_packer_dataout_18 :  out std_logic;
ladder_fpga_packer_dataout_19 :  out std_logic;
ladder_fpga_packer_dataout_20 :  out std_logic;
ladder_fpga_fifo21_input_0 :  in std_logic;
ladder_fpga_fifo21_input_1 :  in std_logic;
ladder_fpga_fifo21_input_2 :  in std_logic;
ladder_fpga_fifo21_input_3 :  in std_logic;
ladder_fpga_fifo21_input_4 :  in std_logic;
ladder_fpga_fifo21_input_5 :  in std_logic;
ladder_fpga_fifo21_input_6 :  in std_logic;
ladder_fpga_fifo21_input_7 :  in std_logic;
ladder_fpga_fifo21_input_8 :  in std_logic;
ladder_fpga_fifo21_input_9 :  in std_logic;
ladder_fpga_fifo21_input_10 :  in std_logic;
ladder_fpga_fifo21_input_11 :  in std_logic;
ladder_fpga_fifo21_input_12 :  in std_logic;
ladder_fpga_fifo21_input_13 :  in std_logic;
ladder_fpga_fifo21_input_14 :  in std_logic;
ladder_fpga_fifo21_input_15 :  in std_logic;
ladder_fpga_fifo21_input_16 :  in std_logic;
ladder_fpga_fifo21_input_17 :  in std_logic;
ladder_fpga_fifo21_input_18 :  in std_logic;
ladder_fpga_fifo21_input_19 :  in std_logic;
ladder_fpga_fifo21_input_20 :  in std_logic;
dcfifo_component_RNI8V0A :  out std_logic;
ladder_fpga_clock80MHz :  in std_logic;
reset_n_in_RNI6VGA :  in std_logic;
ladder_fpga_clock40MHz :  in std_logic;
ladder_fpga_fifo21_wr :  in std_logic  );
end component;
component ddr_out
port(
clock80mhz_adc :  out std_logic;
ladder_fpga_clock80MHz :  in std_logic  );
end component;
component mesure_temperature
port(
sc_trstb_hybride_c_0 :  in std_logic;
temperature3_11 :  out std_logic;
temperature3_10 :  out std_logic;
temperature3_9 :  out std_logic;
temperature3_8 :  out std_logic;
temperature3_7 :  out std_logic;
temperature3_6 :  out std_logic;
temperature3_5 :  out std_logic;
temperature3_4 :  out std_logic;
temperature3_3 :  out std_logic;
temperature3_2 :  out std_logic;
temperature3_1 :  out std_logic;
temperature3_0 :  out std_logic;
temperature2_11 :  out std_logic;
temperature2_10 :  out std_logic;
temperature2_9 :  out std_logic;
temperature2_8 :  out std_logic;
temperature2_7 :  out std_logic;
temperature2_6 :  out std_logic;
temperature2_5 :  out std_logic;
temperature2_4 :  out std_logic;
temperature2_3 :  out std_logic;
temperature2_2 :  out std_logic;
temperature2_1 :  out std_logic;
temperature2_0 :  out std_logic;
temperature1_11 :  out std_logic;
temperature1_10 :  out std_logic;
temperature1_9 :  out std_logic;
temperature1_8 :  out std_logic;
temperature1_7 :  out std_logic;
temperature1_6 :  out std_logic;
temperature1_5 :  out std_logic;
temperature1_4 :  out std_logic;
temperature1_3 :  out std_logic;
temperature1_2 :  out std_logic;
temperature1_1 :  out std_logic;
temperature1_0 :  out std_logic;
temperature0_11 :  out std_logic;
temperature0_10 :  out std_logic;
temperature0_9 :  out std_logic;
temperature0_8 :  out std_logic;
temperature0_7 :  out std_logic;
temperature0_6 :  out std_logic;
temperature0_5 :  out std_logic;
temperature0_4 :  out std_logic;
temperature0_3 :  out std_logic;
temperature0_2 :  out std_logic;
temperature0_1 :  out std_logic;
temperature0_0 :  out std_logic;
ladder_fpga_clock4MHz :  in std_logic;
temperature_c :  in std_logic;
temperature_out_e :  out std_logic  );
end component;
begin
VCC <= '1';
GND <= '0';
\LADDER_FPGA_NBR_HOLD_0_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_NBR_HOLD(0),
d => LADDER_FPGA_NBR_HOLD_C0_COMBOUT,
clk => HOLDIN_ECHELLE_C,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_HOLD_1_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_NBR_HOLD(1),
d => LADDER_FPGA_NBR_HOLD_C1_COMBOUT,
clk => HOLDIN_ECHELLE_C,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_HOLD_2_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_NBR_HOLD(2),
d => LADDER_FPGA_NBR_HOLD_C2_COMBOUT,
clk => HOLDIN_ECHELLE_C,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_HOLD_3_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_NBR_HOLD(3),
d => LADDER_FPGA_NBR_HOLD_C3_COMBOUT,
clk => HOLDIN_ECHELLE_C,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_HOLD_4_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_NBR_HOLD(4),
d => LADDER_FPGA_NBR_HOLD_C4_COMBOUT,
clk => HOLDIN_ECHELLE_C,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_HOLD_5_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_NBR_HOLD(5),
d => LADDER_FPGA_NBR_HOLD_C5_COMBOUT,
clk => HOLDIN_ECHELLE_C,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_HOLD_6_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_NBR_HOLD(6),
d => LADDER_FPGA_NBR_HOLD_C6_COMBOUT,
clk => HOLDIN_ECHELLE_C,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_HOLD_7_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_NBR_HOLD(7),
d => LADDER_FPGA_NBR_HOLD_C7_COMBOUT,
clk => HOLDIN_ECHELLE_C,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_HOLD_8_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_NBR_HOLD(8),
d => LADDER_FPGA_NBR_HOLD_C8_COMBOUT,
clk => HOLDIN_ECHELLE_C,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_HOLD_9_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_NBR_HOLD(9),
d => LADDER_FPGA_NBR_HOLD_C9_COMBOUT,
clk => HOLDIN_ECHELLE_C,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_HOLD_10_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_NBR_HOLD(10),
d => LADDER_FPGA_NBR_HOLD_C10_COMBOUT,
clk => HOLDIN_ECHELLE_C,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_HOLD_11_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_NBR_HOLD(11),
d => LADDER_FPGA_NBR_HOLD_C11_COMBOUT,
clk => HOLDIN_ECHELLE_C,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_TEST_0_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_NBR_TEST(0),
d => LADDER_FPGA_NBR_TEST_C0_COMBOUT,
clk => TESTIN_ECHELLE_C,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_TEST_1_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_NBR_TEST(1),
d => LADDER_FPGA_NBR_TEST_C1_COMBOUT,
clk => TESTIN_ECHELLE_C,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_TEST_2_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_NBR_TEST(2),
d => LADDER_FPGA_NBR_TEST_C2_COMBOUT,
clk => TESTIN_ECHELLE_C,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_TEST_3_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_NBR_TEST(3),
d => LADDER_FPGA_NBR_TEST_C3_COMBOUT,
clk => TESTIN_ECHELLE_C,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_TEST_4_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_NBR_TEST(4),
d => LADDER_FPGA_NBR_TEST_C4_COMBOUT,
clk => TESTIN_ECHELLE_C,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_TEST_5_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_NBR_TEST(5),
d => LADDER_FPGA_NBR_TEST_C5_COMBOUT,
clk => TESTIN_ECHELLE_C,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_TEST_6_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_NBR_TEST(6),
d => LADDER_FPGA_NBR_TEST_C6_COMBOUT,
clk => TESTIN_ECHELLE_C,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_TEST_7_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_NBR_TEST(7),
d => LADDER_FPGA_NBR_TEST_C7_COMBOUT,
clk => TESTIN_ECHELLE_C,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_TEST_8_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_NBR_TEST(8),
d => LADDER_FPGA_NBR_TEST_C8_COMBOUT,
clk => TESTIN_ECHELLE_C,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_TEST_9_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_NBR_TEST(9),
d => LADDER_FPGA_NBR_TEST_C9_COMBOUT,
clk => TESTIN_ECHELLE_C,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_TEST_10_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_NBR_TEST(10),
d => LADDER_FPGA_NBR_TEST_C10_COMBOUT,
clk => TESTIN_ECHELLE_C,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_TEST_11_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_NBR_TEST(11),
d => LADDER_FPGA_NBR_TEST_C11_COMBOUT,
clk => TESTIN_ECHELLE_C,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\CNT_READOUT_0_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => CNT_READOUT(0),
d => CNT_READOUT_C0_COMBOUT,
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => VCC,
ena => CNT_READOUTLDE,
asdata => CNT_READOUT(0),
sclr => N_1074_I_0_369_I_A2_I_I,
sload => UN1_RESET_N_2_X,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND);
\CNT_READOUT_1_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => CNT_READOUT(1),
d => CNT_READOUT_C1_COMBOUT,
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => VCC,
ena => CNT_READOUTLDE,
asdata => CNT_READOUT(1),
sclr => N_1074_I_0_369_I_A2_I_I,
sload => UN1_RESET_N_2_X,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND);
\CNT_READOUT_2_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => CNT_READOUT(2),
d => CNT_READOUT_C2_COMBOUT,
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => VCC,
ena => CNT_READOUTLDE,
asdata => CNT_READOUT(2),
sclr => N_1074_I_0_369_I_A2_I_I,
sload => UN1_RESET_N_2_X,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND);
\CNT_READOUT_3_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => CNT_READOUT(3),
d => CNT_READOUT_C3_COMBOUT,
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => VCC,
ena => CNT_READOUTLDE,
asdata => CNT_READOUT(3),
sclr => N_1074_I_0_369_I_A2_I_I,
sload => UN1_RESET_N_2_X,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND);
\CNT_READOUT_4_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => CNT_READOUT(4),
d => CNT_READOUT_C4_COMBOUT,
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => VCC,
ena => CNT_READOUTLDE,
asdata => CNT_READOUT(4),
sclr => N_1074_I_0_369_I_A2_I_I,
sload => UN1_RESET_N_2_X,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND);
\CNT_READOUT_5_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => CNT_READOUT(5),
d => CNT_READOUT_C5_COMBOUT,
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => VCC,
ena => CNT_READOUTLDE,
asdata => CNT_READOUT(5),
sclr => N_1074_I_0_369_I_A2_I_I,
sload => UN1_RESET_N_2_X,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND);
\CNT_READOUT_6_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => CNT_READOUT(6),
d => CNT_READOUT_C6_COMBOUT,
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => VCC,
ena => CNT_READOUTLDE,
asdata => CNT_READOUT(6),
sclr => N_1074_I_0_369_I_A2_I_I,
sload => UN1_RESET_N_2_X,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND);
\CNT_READOUT_7_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => CNT_READOUT(7),
d => CNT_READOUT_C7_COMBOUT,
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => VCC,
ena => CNT_READOUTLDE,
asdata => CNT_READOUT(7),
sclr => N_1074_I_0_369_I_A2_I_I,
sload => UN1_RESET_N_2_X,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND);
\CNT_READOUT_8_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => CNT_READOUT(8),
d => CNT_READOUT_C8_COMBOUT,
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => VCC,
ena => CNT_READOUTLDE,
asdata => CNT_READOUT(8),
sclr => N_1074_I_0_369_I_A2_I_I,
sload => UN1_RESET_N_2_X,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND);
\CNT_READOUT_9_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => CNT_READOUT(9),
d => CNT_READOUT_C9_COMBOUT,
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => VCC,
ena => CNT_READOUTLDE,
asdata => CNT_READOUT(9),
sclr => N_1074_I_0_369_I_A2_I_I,
sload => UN1_RESET_N_2_X,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND);
\LADDER_FPGA_NBR_RCLK_ECHELLE_0_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_NBR_RCLK_ECHELLE(0),
d => LADDER_FPGA_NBR_RCLK_ECHELLE_C0_COMBOUT,
clk => LADDER_FPGA_CLOCK80MHZ,
clrn => RESET_N_C,
ena => LADDER_FPGA_NBR_RCLK_ECHELLELDE,
asdata => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_0\,
sload => UN1_LADDER_FPGA_EVENT_CONTROLLER_STATE_2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_NBR_RCLK_ECHELLE_1_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_NBR_RCLK_ECHELLE(1),
d => LADDER_FPGA_NBR_RCLK_ECHELLE_C1_COMBOUT,
clk => LADDER_FPGA_CLOCK80MHZ,
clrn => RESET_N_C,
ena => LADDER_FPGA_NBR_RCLK_ECHELLELDE,
asdata => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_1\,
sload => UN1_LADDER_FPGA_EVENT_CONTROLLER_STATE_2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_NBR_RCLK_ECHELLE_2_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_NBR_RCLK_ECHELLE(2),
d => LADDER_FPGA_NBR_RCLK_ECHELLE_C2_COMBOUT,
clk => LADDER_FPGA_CLOCK80MHZ,
clrn => RESET_N_C,
ena => LADDER_FPGA_NBR_RCLK_ECHELLELDE,
asdata => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_2\,
sload => UN1_LADDER_FPGA_EVENT_CONTROLLER_STATE_2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_NBR_RCLK_ECHELLE_3_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_NBR_RCLK_ECHELLE(3),
d => LADDER_FPGA_NBR_RCLK_ECHELLE_C3_COMBOUT,
clk => LADDER_FPGA_CLOCK80MHZ,
clrn => RESET_N_C,
ena => LADDER_FPGA_NBR_RCLK_ECHELLELDE,
asdata => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_3\,
sload => UN1_LADDER_FPGA_EVENT_CONTROLLER_STATE_2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_NBR_RCLK_ECHELLE_4_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_NBR_RCLK_ECHELLE(4),
d => LADDER_FPGA_NBR_RCLK_ECHELLE_C4_COMBOUT,
clk => LADDER_FPGA_CLOCK80MHZ,
clrn => RESET_N_C,
ena => LADDER_FPGA_NBR_RCLK_ECHELLELDE,
asdata => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_4\,
sload => UN1_LADDER_FPGA_EVENT_CONTROLLER_STATE_2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_NBR_RCLK_ECHELLE_5_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_NBR_RCLK_ECHELLE(5),
d => LADDER_FPGA_NBR_RCLK_ECHELLE_C5_COMBOUT,
clk => LADDER_FPGA_CLOCK80MHZ,
clrn => RESET_N_C,
ena => LADDER_FPGA_NBR_RCLK_ECHELLELDE,
asdata => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_F0\(5),
sload => UN1_LADDER_FPGA_EVENT_CONTROLLER_STATE_2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_NBR_RCLK_ECHELLE_6_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_NBR_RCLK_ECHELLE(6),
d => LADDER_FPGA_NBR_RCLK_ECHELLE_C6_COMBOUT,
clk => LADDER_FPGA_CLOCK80MHZ,
clrn => RESET_N_C,
ena => LADDER_FPGA_NBR_RCLK_ECHELLELDE,
asdata => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_6\,
sload => UN1_LADDER_FPGA_EVENT_CONTROLLER_STATE_2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_NBR_RCLK_ECHELLE_7_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_NBR_RCLK_ECHELLE(7),
d => LADDER_FPGA_NBR_RCLK_ECHELLE_C7_COMBOUT,
clk => LADDER_FPGA_CLOCK80MHZ,
clrn => RESET_N_C,
ena => LADDER_FPGA_NBR_RCLK_ECHELLELDE,
asdata => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_7\,
sload => UN1_LADDER_FPGA_EVENT_CONTROLLER_STATE_2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_NBR_RCLK_ECHELLE_8_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_NBR_RCLK_ECHELLE(8),
d => LADDER_FPGA_NBR_RCLK_ECHELLE_C8_COMBOUT,
clk => LADDER_FPGA_CLOCK80MHZ,
clrn => RESET_N_C,
ena => LADDER_FPGA_NBR_RCLK_ECHELLELDE,
asdata => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_8\,
sload => UN1_LADDER_FPGA_EVENT_CONTROLLER_STATE_2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_NBR_RCLK_ECHELLE_9_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_NBR_RCLK_ECHELLE(9),
d => LADDER_FPGA_NBR_RCLK_ECHELLE_C9_COMBOUT,
clk => LADDER_FPGA_CLOCK80MHZ,
clrn => RESET_N_C,
ena => LADDER_FPGA_NBR_RCLK_ECHELLELDE,
asdata => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_9\,
sload => UN1_LADDER_FPGA_EVENT_CONTROLLER_STATE_2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_NBR_RCLK_ECHELLE_10_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_NBR_RCLK_ECHELLE(10),
d => LADDER_FPGA_NBR_RCLK_ECHELLE_C10_COMBOUT,
clk => LADDER_FPGA_CLOCK80MHZ,
clrn => RESET_N_C,
ena => LADDER_FPGA_NBR_RCLK_ECHELLELDE,
asdata => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_10\,
sload => UN1_LADDER_FPGA_EVENT_CONTROLLER_STATE_2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_NBR_RCLK_ECHELLE_11_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_NBR_RCLK_ECHELLE(11),
d => LADDER_FPGA_NBR_RCLK_ECHELLE_C11_COMBOUT,
clk => LADDER_FPGA_CLOCK80MHZ,
clrn => RESET_N_C,
ena => LADDER_FPGA_NBR_RCLK_ECHELLELDE,
asdata => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_11\,
sload => UN1_LADDER_FPGA_EVENT_CONTROLLER_STATE_2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_NBR_RCLK_ECHELLE_12_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_NBR_RCLK_ECHELLE(12),
d => LADDER_FPGA_NBR_RCLK_ECHELLE_C12_COMBOUT,
clk => LADDER_FPGA_CLOCK80MHZ,
clrn => RESET_N_C,
ena => LADDER_FPGA_NBR_RCLK_ECHELLELDE,
asdata => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_F0\(12),
sload => UN1_LADDER_FPGA_EVENT_CONTROLLER_STATE_2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_NBR_RCLK_ECHELLE_13_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_NBR_RCLK_ECHELLE(13),
d => LADDER_FPGA_NBR_RCLK_ECHELLE_C13_COMBOUT,
clk => LADDER_FPGA_CLOCK80MHZ,
clrn => RESET_N_C,
ena => LADDER_FPGA_NBR_RCLK_ECHELLELDE,
asdata => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_F0\(13),
sload => UN1_LADDER_FPGA_EVENT_CONTROLLER_STATE_2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\CNT_RCLK_3_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => CNT_RCLK(3),
d => CNT_RCLK_E3_0_G2,
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => VCC,
ena => CNT_RCLK_E0_0_G0_E,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\CNT_RCLK_2_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => CNT_RCLK(2),
d => CNT_RCLK_E2_0_G2,
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => VCC,
ena => CNT_RCLK_E0_0_G0_E,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\CNT_RCLK_1_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => CNT_RCLK(1),
d => CNT_RCLK_E1_0_G2,
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => VCC,
ena => CNT_RCLK_E0_0_G0_E,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\CNT_RCLK_0_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => CNT_RCLK(0),
d => CNT_RCLK_E0_0_G2,
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => VCC,
ena => CNT_RCLK_E0_0_G0_E,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LEVEL_SHIFTER_DAC_LOAD_INDICE_3_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LEVEL_SHIFTER_DAC_LOAD_INDICE(3),
d => LEVEL_SHIFTER_DAC_LOAD_INDICE_N3_I_I_0_G0,
clk => LADDER_FPGA_CLOCK4MHZ,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LEVEL_SHIFTER_DAC_LOAD_INDICE_2_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LEVEL_SHIFTER_DAC_LOAD_INDICE(2),
d => LEVEL_SHIFTER_DAC_LOAD_INDICE_N2_I_I_0_G0,
clk => LADDER_FPGA_CLOCK4MHZ,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LEVEL_SHIFTER_DAC_LOAD_INDICE_1_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LEVEL_SHIFTER_DAC_LOAD_INDICE(1),
d => LEVEL_SHIFTER_DAC_LOAD_INDICE_N1_I_I_0_G0,
clk => LADDER_FPGA_CLOCK4MHZ,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LEVEL_SHIFTER_DAC_LOAD_INDICE_0_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LEVEL_SHIFTER_DAC_LOAD_INDICE(0),
d => LEVEL_SHIFTER_DAC_LOAD_INDICE_N0_I_I_0_G0,
clk => LADDER_FPGA_CLOCK4MHZ,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TOKENIN_PULSE_DURATION_3_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => TOKENIN_PULSE_DURATION(3),
d => TOKENIN_PULSE_DURATION_N3_0_G0,
clk => LADDER_FPGA_CLOCK80MHZ,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TOKENIN_PULSE_DURATION_2_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => TOKENIN_PULSE_DURATION(2),
d => TOKENIN_PULSE_DURATION_N2_0_G0,
clk => LADDER_FPGA_CLOCK80MHZ,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TOKENIN_PULSE_DURATION_1_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => TOKENIN_PULSE_DURATION(1),
d => TOKENIN_PULSE_DURATION_N1_0_G0,
clk => LADDER_FPGA_CLOCK80MHZ,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TOKENIN_PULSE_DURATION_0_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => TOKENIN_PULSE_DURATION(0),
d => TOKENIN_PULSE_DURATION_N0_0_G0,
clk => LADDER_FPGA_CLOCK80MHZ,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_2_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(2),
d => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_N2_0_G0,
clk => C0_DERIVED_CLOCK_RNIECOA,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_1_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
d => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_N1,
clk => C0_DERIVED_CLOCK_RNIECOA,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_0_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(0),
d => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_RNO(0),
clk => C0_DERIVED_CLOCK_RNIECOA,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_EVENT_CONTROLLER_STATE_0_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_EVENT_CONTROLLER_STATE(0),
d => \COMP_LADDER_FPGA_SC_TAP_CONTROL.N_989_I_0_G0\,
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => LADDER_FPGA_EVENT_CONTROLLER_STATE_236_X_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_EVENT_CONTROLLER_STATE_1_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_EVENT_CONTROLLER_STATE(1),
d => \COMP_LADDER_FPGA_SC_TAP_CONTROL.N_987_I_0_G0\,
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => LADDER_FPGA_EVENT_CONTROLLER_STATE_236_X_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_EVENT_CONTROLLER_STATE_2_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_EVENT_CONTROLLER_STATE(2),
d => \COMP_LADDER_FPGA_SC_TAP_CONTROL.LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_0_3__G0_I\,
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => LADDER_FPGA_EVENT_CONTROLLER_STATE_236_X_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_EVENT_CONTROLLER_STATE_3_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_EVENT_CONTROLLER_STATE(3),
d => \COMP_LADDER_FPGA_SC_TAP_CONTROL.LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_0_2__G0_I\,
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => LADDER_FPGA_EVENT_CONTROLLER_STATE_236_X_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_EVENT_CONTROLLER_STATE_4_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_EVENT_CONTROLLER_STATE(4),
d => \COMP_LADDER_FPGA_SC_TAP_CONTROL.N_983_I_0_G0\,
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => LADDER_FPGA_EVENT_CONTROLLER_STATE_236_X_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_EVENT_CONTROLLER_STATE_5_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_EVENT_CONTROLLER_STATE(5),
d => \COMP_LADDER_FPGA_SC_TAP_CONTROL.N_981_I_0_G0\,
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => LADDER_FPGA_EVENT_CONTROLLER_STATE_236_X_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
LADDER_FPGA_EVENT_CONTROLLER_STATE_ILLEGALPIPE2_Z2127: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_EVENT_CONTROLLER_STATE_ILLEGALPIPE2,
d => LADDER_FPGA_EVENT_CONTROLLER_STATE_ILLEGALPIPE1,
clk => LADDER_FPGA_CLOCK80MHZ,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
LADDER_FPGA_EVENT_CONTROLLER_STATE_ILLEGALPIPE1_Z2128: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_EVENT_CONTROLLER_STATE_ILLEGALPIPE1,
d => N_942_IP,
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_0_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(0),
d => N_874_I_0_G0,
clk => LADDER_FPGA_CLOCK4MHZ,
clrn => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_129_X_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_1_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(1),
d => \LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_NS_0_5__G0_0\,
clk => LADDER_FPGA_CLOCK4MHZ,
clrn => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_129_X_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_2_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(2),
d => N_871_I_0_G0,
clk => LADDER_FPGA_CLOCK4MHZ,
clrn => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_129_X_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_3_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(3),
d => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(4),
clk => LADDER_FPGA_CLOCK4MHZ,
clrn => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_129_X_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_4_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(4),
d => \LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_NS_A3_0_2__G0\,
clk => LADDER_FPGA_CLOCK4MHZ,
clrn => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_129_X_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_5_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(5),
d => N_866_I_0_G0,
clk => LADDER_FPGA_CLOCK4MHZ,
clrn => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_129_X_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_6_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(6),
d => N_864_I_0_G0,
clk => LADDER_FPGA_CLOCK4MHZ,
clrn => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_129_X_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_ILLEGALPIPE2_Z2136: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_ILLEGALPIPE2,
d => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_ILLEGALPIPE1,
clk => C2_DERIVED_CLOCK_RNIG8F8,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_ILLEGALPIPE1_Z2137: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_ILLEGALPIPE1,
d => N_805_IP,
clk => LADDER_FPGA_CLOCK4MHZ,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\STATE_READOUT_0_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => STATE_READOUT(0),
d => \STATE_READOUT_NS_0_5__G0_0\,
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\STATE_READOUT_1_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => STATE_READOUT(1),
d => \STATE_READOUT_NS_0_4__G0_0\,
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\STATE_READOUT_2_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => STATE_READOUT(2),
d => \STATE_READOUT_NS_0_3__G0_0\,
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\STATE_READOUT_3_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => STATE_READOUT(3),
d => \COMP_LADDER_FPGA_SC_TAP_CONTROL.N_739_I_0_G0_I\,
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\STATE_READOUT_4_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => STATE_READOUT(4),
d => \STATE_READOUT_NS_0_1__G0_0\,
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\STATE_READOUT_5_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => STATE_READOUT(5),
d => \STATE_READOUT_NS_A2_0_0__G0_X\,
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\DATA_SERIAL_M_15_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_SERIAL_M(15),
d => DATA_SERIAL_C(15),
clk => LADDER_FPGA_CLOCK80MHZ,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\DATA_SERIAL_M_14_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_SERIAL_M(14),
d => DATA_SERIAL_C(14),
clk => LADDER_FPGA_CLOCK80MHZ,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\DATA_SERIAL_M_13_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_SERIAL_M(13),
d => DATA_SERIAL_C(13),
clk => LADDER_FPGA_CLOCK80MHZ,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\DATA_SERIAL_M_12_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_SERIAL_M(12),
d => DATA_SERIAL_C(12),
clk => LADDER_FPGA_CLOCK80MHZ,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\DATA_SERIAL_M_11_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_SERIAL_M(11),
d => DATA_SERIAL_C(11),
clk => LADDER_FPGA_CLOCK80MHZ,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\DATA_SERIAL_M_10_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_SERIAL_M(10),
d => DATA_SERIAL_C(10),
clk => LADDER_FPGA_CLOCK80MHZ,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\DATA_SERIAL_M_9_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_SERIAL_M(9),
d => DATA_SERIAL_C(9),
clk => LADDER_FPGA_CLOCK80MHZ,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\DATA_SERIAL_M_8_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_SERIAL_M(8),
d => DATA_SERIAL_C(8),
clk => LADDER_FPGA_CLOCK80MHZ,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\DATA_SERIAL_M_7_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_SERIAL_M(7),
d => DATA_SERIAL_C(7),
clk => LADDER_FPGA_CLOCK80MHZ,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\DATA_SERIAL_M_6_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_SERIAL_M(6),
d => DATA_SERIAL_C(6),
clk => LADDER_FPGA_CLOCK80MHZ,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\DATA_SERIAL_M_5_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_SERIAL_M(5),
d => DATA_SERIAL_C(5),
clk => LADDER_FPGA_CLOCK80MHZ,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\DATA_SERIAL_M_4_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_SERIAL_M(4),
d => DATA_SERIAL_C(4),
clk => LADDER_FPGA_CLOCK80MHZ,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\DATA_SERIAL_M_3_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_SERIAL_M(3),
d => DATA_SERIAL_C(3),
clk => LADDER_FPGA_CLOCK80MHZ,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\DATA_SERIAL_M_2_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_SERIAL_M(2),
d => DATA_SERIAL_C(2),
clk => LADDER_FPGA_CLOCK80MHZ,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\DATA_SERIAL_M_1_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_SERIAL_M(1),
d => DATA_SERIAL_C(1),
clk => LADDER_FPGA_CLOCK80MHZ,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\DATA_SERIAL_M_0_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => DATA_SERIAL_M(0),
d => DATA_SERIAL_C(0),
clk => LADDER_FPGA_CLOCK80MHZ,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_3_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL(3),
d => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_RNI3A5(3),
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_2_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL(2),
d => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_RNI295(2),
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_1_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL(1),
d => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_RNI185(1),
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_0_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL(0),
d => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_RNI075(0),
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL_LEVEL_SHIFTER_DAC_A_11_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_A\(11),
d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.9.D.E.DATA_OUT\,
clk => LEVEL_SHIFTER_DAC_LOAD,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL_LEVEL_SHIFTER_DAC_A_10_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_A\(10),
d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.8.D.E.DATA_OUT_4\,
clk => LEVEL_SHIFTER_DAC_LOAD,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL_LEVEL_SHIFTER_DAC_A_9_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_A\(9),
d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.7.D.E.DATA_OUT\,
clk => LEVEL_SHIFTER_DAC_LOAD,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL_LEVEL_SHIFTER_DAC_A_8_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_A\(8),
d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.6.D.E.DATA_OUT_4\,
clk => LEVEL_SHIFTER_DAC_LOAD,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL_LEVEL_SHIFTER_DAC_A_7_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_A\(7),
d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.5.D.E.DATA_OUT\,
clk => LEVEL_SHIFTER_DAC_LOAD,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL_LEVEL_SHIFTER_DAC_A_6_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_A\(6),
d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.4.D.E.DATA_OUT_4\,
clk => LEVEL_SHIFTER_DAC_LOAD,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL_LEVEL_SHIFTER_DAC_A_5_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_A\(5),
d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.3.D.E.DATA_OUT\,
clk => LEVEL_SHIFTER_DAC_LOAD,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL_LEVEL_SHIFTER_DAC_A_4_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_A\(4),
d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.2.D.E.DATA_OUT_4\,
clk => LEVEL_SHIFTER_DAC_LOAD,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL_LEVEL_SHIFTER_DAC_A_3_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_A\(3),
d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.1.D.E.DATA_OUT\,
clk => LEVEL_SHIFTER_DAC_LOAD,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL_LEVEL_SHIFTER_DAC_A_2_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_A\(2),
d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.0.D.E.DATA_OUT_4\,
clk => LEVEL_SHIFTER_DAC_LOAD,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL_LEVEL_SHIFTER_DAC_B_11_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_B\(11),
d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.19.B.C.DATA_OUT_4\,
clk => LEVEL_SHIFTER_DAC_LOAD,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL_LEVEL_SHIFTER_DAC_B_10_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_B\(10),
d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.18.D.E.DATA_OUT\,
clk => LEVEL_SHIFTER_DAC_LOAD,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL_LEVEL_SHIFTER_DAC_B_9_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_B\(9),
d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.17.D.E.DATA_OUT_4\,
clk => LEVEL_SHIFTER_DAC_LOAD,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL_LEVEL_SHIFTER_DAC_B_8_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_B\(8),
d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.16.D.E.DATA_OUT\,
clk => LEVEL_SHIFTER_DAC_LOAD,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL_LEVEL_SHIFTER_DAC_B_7_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_B\(7),
d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.15.D.E.DATA_OUT_4\,
clk => LEVEL_SHIFTER_DAC_LOAD,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL_LEVEL_SHIFTER_DAC_B_6_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_B\(6),
d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.14.D.E.DATA_OUT\,
clk => LEVEL_SHIFTER_DAC_LOAD,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL_LEVEL_SHIFTER_DAC_B_5_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_B\(5),
d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.13.D.E.DATA_OUT_4\,
clk => LEVEL_SHIFTER_DAC_LOAD,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL_LEVEL_SHIFTER_DAC_B_4_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_B\(4),
d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.12.D.E.DATA_OUT\,
clk => LEVEL_SHIFTER_DAC_LOAD,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL_LEVEL_SHIFTER_DAC_B_3_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_B\(3),
d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.11.D.E.DATA_OUT_4\,
clk => LEVEL_SHIFTER_DAC_LOAD,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL_LEVEL_SHIFTER_DAC_B_2_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_B\(2),
d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.10.D.E.DATA_OUT\,
clk => LEVEL_SHIFTER_DAC_LOAD,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL_3_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(3),
d => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL(3),
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL_2_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(2),
d => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL(2),
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL_1_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(1),
d => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL(1),
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL_0_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(0),
d => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL(0),
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_MUX_DATAOUT_21_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_MUX_DATAOUT(21),
d => LADDER_FPGA_FIFO21_EMPTY_PIPE,
clk => C0_DERIVED_CLOCK_RNIECOA,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_MUX_DATAOUT_20_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_MUX_DATAOUT(20),
d => LADDER_FPGA_PACKER_DATAOUT(20),
clk => C0_DERIVED_CLOCK_RNIECOA,
clrn => RESET_N_C,
asdata => LADDER_FPGA_MUX_STATUSOUT(20),
sload => LADDER_FPGA_FIFO21_EMPTY_PIPE_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_DATAOUT_19_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_MUX_DATAOUT(19),
d => LADDER_FPGA_PACKER_DATAOUT(19),
clk => C0_DERIVED_CLOCK_RNIECOA,
clrn => RESET_N_C,
asdata => LADDER_FPGA_MUX_STATUSOUT(19),
sload => LADDER_FPGA_FIFO21_EMPTY_PIPE_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_DATAOUT_18_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_MUX_DATAOUT(18),
d => LADDER_FPGA_PACKER_DATAOUT(18),
clk => C0_DERIVED_CLOCK_RNIECOA,
clrn => RESET_N_C,
asdata => LADDER_FPGA_MUX_STATUSOUT(18),
sload => LADDER_FPGA_FIFO21_EMPTY_PIPE_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_DATAOUT_17_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_MUX_DATAOUT(17),
d => LADDER_FPGA_PACKER_DATAOUT(17),
clk => C0_DERIVED_CLOCK_RNIECOA,
clrn => RESET_N_C,
asdata => LADDER_FPGA_MUX_STATUSOUT(17),
sload => LADDER_FPGA_FIFO21_EMPTY_PIPE_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_DATAOUT_16_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_MUX_DATAOUT(16),
d => LADDER_FPGA_PACKER_DATAOUT(16),
clk => C0_DERIVED_CLOCK_RNIECOA,
clrn => RESET_N_C,
asdata => LADDER_FPGA_MUX_STATUSOUT(16),
sload => LADDER_FPGA_FIFO21_EMPTY_PIPE_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_DATAOUT_15_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_MUX_DATAOUT(15),
d => LADDER_FPGA_PACKER_DATAOUT(15),
clk => C0_DERIVED_CLOCK_RNIECOA,
clrn => RESET_N_C,
asdata => LADDER_FPGA_MUX_STATUSOUT(15),
sload => LADDER_FPGA_FIFO21_EMPTY_PIPE_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_DATAOUT_14_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_MUX_DATAOUT(14),
d => LADDER_FPGA_PACKER_DATAOUT(14),
clk => C0_DERIVED_CLOCK_RNIECOA,
clrn => RESET_N_C,
asdata => LADDER_FPGA_MUX_STATUSOUT(14),
sload => LADDER_FPGA_FIFO21_EMPTY_PIPE_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_DATAOUT_13_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_MUX_DATAOUT(13),
d => LADDER_FPGA_PACKER_DATAOUT(13),
clk => C0_DERIVED_CLOCK_RNIECOA,
clrn => RESET_N_C,
asdata => LADDER_FPGA_MUX_STATUSOUT(13),
sload => LADDER_FPGA_FIFO21_EMPTY_PIPE_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_DATAOUT_12_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_MUX_DATAOUT(12),
d => LADDER_FPGA_PACKER_DATAOUT(12),
clk => C0_DERIVED_CLOCK_RNIECOA,
clrn => RESET_N_C,
asdata => LADDER_FPGA_MUX_STATUSOUT(12),
sload => LADDER_FPGA_FIFO21_EMPTY_PIPE_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_DATAOUT_11_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_MUX_DATAOUT(11),
d => LADDER_FPGA_PACKER_DATAOUT(11),
clk => C0_DERIVED_CLOCK_RNIECOA,
clrn => RESET_N_C,
asdata => LADDER_FPGA_MUX_STATUSOUT(11),
sload => LADDER_FPGA_FIFO21_EMPTY_PIPE_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_DATAOUT_10_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_MUX_DATAOUT(10),
d => LADDER_FPGA_PACKER_DATAOUT(10),
clk => C0_DERIVED_CLOCK_RNIECOA,
clrn => RESET_N_C,
asdata => LADDER_FPGA_MUX_STATUSOUT(10),
sload => LADDER_FPGA_FIFO21_EMPTY_PIPE_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_DATAOUT_9_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_MUX_DATAOUT(9),
d => LADDER_FPGA_PACKER_DATAOUT(9),
clk => C0_DERIVED_CLOCK_RNIECOA,
clrn => RESET_N_C,
asdata => LADDER_FPGA_MUX_STATUSOUT(9),
sload => LADDER_FPGA_FIFO21_EMPTY_PIPE_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_DATAOUT_8_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_MUX_DATAOUT(8),
d => LADDER_FPGA_PACKER_DATAOUT(8),
clk => C0_DERIVED_CLOCK_RNIECOA,
clrn => RESET_N_C,
asdata => LADDER_FPGA_MUX_STATUSOUT(8),
sload => LADDER_FPGA_FIFO21_EMPTY_PIPE_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_DATAOUT_7_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_MUX_DATAOUT(7),
d => LADDER_FPGA_PACKER_DATAOUT(7),
clk => C0_DERIVED_CLOCK_RNIECOA,
clrn => RESET_N_C,
asdata => LADDER_FPGA_MUX_STATUSOUT(7),
sload => LADDER_FPGA_FIFO21_EMPTY_PIPE_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_DATAOUT_6_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_MUX_DATAOUT(6),
d => LADDER_FPGA_PACKER_DATAOUT(6),
clk => C0_DERIVED_CLOCK_RNIECOA,
clrn => RESET_N_C,
asdata => LADDER_FPGA_MUX_STATUSOUT(6),
sload => LADDER_FPGA_FIFO21_EMPTY_PIPE_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_DATAOUT_5_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_MUX_DATAOUT(5),
d => LADDER_FPGA_PACKER_DATAOUT(5),
clk => C0_DERIVED_CLOCK_RNIECOA,
clrn => RESET_N_C,
asdata => LADDER_FPGA_MUX_STATUSOUT(5),
sload => LADDER_FPGA_FIFO21_EMPTY_PIPE_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_DATAOUT_4_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_MUX_DATAOUT(4),
d => LADDER_FPGA_PACKER_DATAOUT(4),
clk => C0_DERIVED_CLOCK_RNIECOA,
clrn => RESET_N_C,
asdata => LADDER_FPGA_MUX_STATUSOUT(4),
sload => LADDER_FPGA_FIFO21_EMPTY_PIPE_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_DATAOUT_3_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_MUX_DATAOUT(3),
d => LADDER_FPGA_PACKER_DATAOUT(3),
clk => C0_DERIVED_CLOCK_RNIECOA,
clrn => RESET_N_C,
asdata => LADDER_FPGA_MUX_STATUSOUT(3),
sload => LADDER_FPGA_FIFO21_EMPTY_PIPE_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_DATAOUT_2_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_MUX_DATAOUT(2),
d => LADDER_FPGA_PACKER_DATAOUT(2),
clk => C0_DERIVED_CLOCK_RNIECOA,
clrn => RESET_N_C,
asdata => LADDER_FPGA_MUX_STATUSOUT(2),
sload => LADDER_FPGA_FIFO21_EMPTY_PIPE_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_DATAOUT_1_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_MUX_DATAOUT(1),
d => LADDER_FPGA_PACKER_DATAOUT(1),
clk => C0_DERIVED_CLOCK_RNIECOA,
clrn => RESET_N_C,
asdata => LADDER_FPGA_MUX_STATUSOUT(1),
sload => LADDER_FPGA_FIFO21_EMPTY_PIPE_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_DATAOUT_0_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_MUX_DATAOUT(0),
d => LADDER_FPGA_PACKER_DATAOUT(0),
clk => C0_DERIVED_CLOCK_RNIECOA,
clrn => RESET_N_C,
asdata => LADDER_FPGA_MUX_STATUSOUT(0),
sload => LADDER_FPGA_FIFO21_EMPTY_PIPE_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_STATUSOUT_20_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_MUX_STATUSOUT(20),
d => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(2),
clk => C0_DERIVED_CLOCK_RNIECOA,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_MUX_STATUSOUT_19_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_MUX_STATUSOUT(19),
d => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
clk => C0_DERIVED_CLOCK_RNIECOA,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_MUX_STATUSOUT_18_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_MUX_STATUSOUT(18),
d => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(0),
clk => C0_DERIVED_CLOCK_RNIECOA,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_MUX_STATUSOUT_17_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_MUX_STATUSOUT(17),
d => \COMP_LADDER_FPGA_SC_TAP_CONTROL.LADDER_FPGA_MUX_STATUSIN_3_6\(17),
clk => C0_DERIVED_CLOCK_RNIECOA,
clrn => RESET_N_C,
asdata => \COMP_LADDER_FPGA_SC_TAP_CONTROL.LADDER_FPGA_MUX_STATUSIN_3_3\(17),
sload => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_I(2),
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_STATUSOUT_16_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_MUX_STATUSOUT(16),
d => LADDER_FPGA_MUX_STATUSIN_3_6(16),
clk => C0_DERIVED_CLOCK_RNIECOA,
clrn => RESET_N_C,
asdata => LADDER_FPGA_MUX_STATUSIN_3_3(16),
sload => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_I(2),
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_STATUSOUT_15_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_MUX_STATUSOUT(15),
d => LADDER_FPGA_BUSY,
clk => C0_DERIVED_CLOCK_RNIECOA,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_MUX_STATUSOUT_14_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_MUX_STATUSOUT(14),
d => \COMP_LADDER_FPGA_SC_TAP_CONTROL.LADDER_FPGA_MUX_STATUSIN_3_6\(14),
clk => C0_DERIVED_CLOCK_RNIECOA,
clrn => RESET_N_C,
asdata => \COMP_LADDER_FPGA_SC_TAP_CONTROL.LADDER_FPGA_MUX_STATUSIN_3_3\(14),
sload => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_I(2),
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_STATUSOUT_13_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_MUX_STATUSOUT(13),
d => \COMP_LADDER_FPGA_SC_TAP_CONTROL.LADDER_FPGA_MUX_STATUSIN_3_6\(13),
clk => C0_DERIVED_CLOCK_RNIECOA,
clrn => RESET_N_C,
asdata => LADDER_FPGA_MUX_STATUSIN_3_3(13),
sload => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_I(2),
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_STATUSOUT_12_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_MUX_STATUSOUT(12),
d => LADDER_FPGA_MUX_STATUSIN_3_6(12),
clk => C0_DERIVED_CLOCK_RNIECOA,
clrn => RESET_N_C,
asdata => \COMP_LADDER_FPGA_SC_TAP_CONTROL.LADDER_FPGA_MUX_STATUSIN_3_3\(12),
sload => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_I(2),
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_STATUSOUT_11_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_MUX_STATUSOUT(11),
d => LADDER_FPGA_MUX_STATUSIN_3_6(11),
clk => C0_DERIVED_CLOCK_RNIECOA,
clrn => RESET_N_C,
asdata => LADDER_FPGA_MUX_STATUSIN_3_3(11),
sload => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_I(2),
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_STATUSOUT_10_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_MUX_STATUSOUT(10),
d => \COMP_LADDER_FPGA_SC_TAP_CONTROL.LADDER_FPGA_MUX_STATUSIN_3_6\(10),
clk => C0_DERIVED_CLOCK_RNIECOA,
clrn => RESET_N_C,
asdata => LADDER_FPGA_MUX_STATUSIN_3_3(10),
sload => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_I(2),
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_STATUSOUT_9_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_MUX_STATUSOUT(9),
d => LADDER_FPGA_MUX_STATUSIN_3_6(9),
clk => C0_DERIVED_CLOCK_RNIECOA,
clrn => RESET_N_C,
asdata => LADDER_FPGA_MUX_STATUSIN_3_3(9),
sload => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_I(2),
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_STATUSOUT_8_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_MUX_STATUSOUT(8),
d => LADDER_FPGA_MUX_STATUSIN_3_6(8),
clk => C0_DERIVED_CLOCK_RNIECOA,
clrn => RESET_N_C,
asdata => LADDER_FPGA_MUX_STATUSIN_3_3(8),
sload => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_I(2),
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_STATUSOUT_7_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_MUX_STATUSOUT(7),
d => LADDER_FPGA_MUX_STATUSIN_3_6(7),
clk => C0_DERIVED_CLOCK_RNIECOA,
clrn => RESET_N_C,
asdata => LADDER_FPGA_MUX_STATUSIN_3_3(7),
sload => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_I(2),
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_STATUSOUT_6_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_MUX_STATUSOUT(6),
d => LADDER_FPGA_MUX_STATUSIN_3_6(6),
clk => C0_DERIVED_CLOCK_RNIECOA,
clrn => RESET_N_C,
asdata => LADDER_FPGA_MUX_STATUSIN_3_3(6),
sload => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_I(2),
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_STATUSOUT_5_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_MUX_STATUSOUT(5),
d => \COMP_LADDER_FPGA_SC_TAP_CONTROL.LADDER_FPGA_MUX_STATUSIN_3_6\(5),
clk => C0_DERIVED_CLOCK_RNIECOA,
clrn => RESET_N_C,
asdata => LADDER_FPGA_MUX_STATUSIN_3_3(5),
sload => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_I(2),
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_STATUSOUT_4_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_MUX_STATUSOUT(4),
d => \COMP_LADDER_FPGA_SC_TAP_CONTROL.LADDER_FPGA_MUX_STATUSIN_3_6\(4),
clk => C0_DERIVED_CLOCK_RNIECOA,
clrn => RESET_N_C,
asdata => LADDER_FPGA_MUX_STATUSIN_3_3(4),
sload => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_I(2),
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_STATUSOUT_3_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_MUX_STATUSOUT(3),
d => \COMP_LADDER_FPGA_SC_TAP_CONTROL.LADDER_FPGA_MUX_STATUSIN_3_6\(3),
clk => C0_DERIVED_CLOCK_RNIECOA,
clrn => RESET_N_C,
asdata => LADDER_FPGA_MUX_STATUSIN_3_3(3),
sload => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_I(2),
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_STATUSOUT_2_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_MUX_STATUSOUT(2),
d => LADDER_FPGA_MUX_STATUSIN_3_6(2),
clk => C0_DERIVED_CLOCK_RNIECOA,
clrn => RESET_N_C,
asdata => LADDER_FPGA_MUX_STATUSIN_3_3(2),
sload => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_I(2),
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_STATUSOUT_1_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_MUX_STATUSOUT(1),
d => LADDER_FPGA_MUX_STATUSIN_3_6(1),
clk => C0_DERIVED_CLOCK_RNIECOA,
clrn => RESET_N_C,
asdata => LADDER_FPGA_MUX_STATUSIN_3_3(1),
sload => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_I(2),
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_STATUSOUT_0_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_MUX_STATUSOUT(0),
d => LADDER_FPGA_MUX_STATUSIN_3_6(0),
clk => C0_DERIVED_CLOCK_RNIECOA,
clrn => RESET_N_C,
asdata => LADDER_FPGA_MUX_STATUSIN_3_3(0),
sload => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_I(2),
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_3_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER(3),
d => \COMP_LADDER_FPGA_SC_TAP_CONTROL.PROC_LADDER_FPGA_ADC_CS.LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_5_IV_I_0_3__G0_I\,
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_2_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER(2),
d => \COMP_LADDER_FPGA_SC_TAP_CONTROL.PROC_LADDER_FPGA_ADC_CS.LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_5_IV_I_0_2__G0_I\,
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_1_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER(1),
d => \COMP_LADDER_FPGA_SC_TAP_CONTROL.PROC_LADDER_FPGA_ADC_CS.LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_5_IV_I_0_1__G0_I\,
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_0_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER(0),
d => \COMP_LADDER_FPGA_SC_TAP_CONTROL.PROC_LADDER_FPGA_ADC_CS.LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_5_IV_I_0_0__G0_I\,
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_FIFO21_INPUT_20_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_FIFO21_INPUT(20),
d => \LADDER_FPGA_FIFO21_INPUT_1_0_20__G0_I_M2\,
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_FIFO21_INPUT_19_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_FIFO21_INPUT(19),
d => \LADDER_FPGA_FIFO21_INPUT_1_0_19__M4\,
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_FIFO21_INPUT_18_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_FIFO21_INPUT(18),
d => \LADDER_FPGA_FIFO21_INPUT_1_0_18__M4\,
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_FIFO21_INPUT_17_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_FIFO21_INPUT(17),
d => \LADDER_FPGA_FIFO21_INPUT_1_0_17__M4\,
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_FIFO21_INPUT_16_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_FIFO21_INPUT(16),
d => \LADDER_FPGA_FIFO21_INPUT_1_0_16__M4\,
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_FIFO21_INPUT_15_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_FIFO21_INPUT(15),
d => \LADDER_FPGA_FIFO21_INPUT_1_0_15__M4\,
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_FIFO21_INPUT_14_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_FIFO21_INPUT(14),
d => \LADDER_FPGA_FIFO21_INPUT_1_0_14__M4\,
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_FIFO21_INPUT_13_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_FIFO21_INPUT(13),
d => \LADDER_FPGA_FIFO21_INPUT_1_0_13__M4\,
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_FIFO21_INPUT_12_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_FIFO21_INPUT(12),
d => \LADDER_FPGA_FIFO21_INPUT_1_0_12__M4\,
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_FIFO21_INPUT_11_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_FIFO21_INPUT(11),
d => \LADDER_FPGA_FIFO21_INPUT_1_0_11__M4\,
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_FIFO21_INPUT_10_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_FIFO21_INPUT(10),
d => \LADDER_FPGA_FIFO21_INPUT_1_0_10__M4\,
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_FIFO21_INPUT_9_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_FIFO21_INPUT(9),
d => \LADDER_FPGA_FIFO21_INPUT_1_0_9__M4\,
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_FIFO21_INPUT_8_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_FIFO21_INPUT(8),
d => \LADDER_FPGA_FIFO21_INPUT_1_0_8__M4\,
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_FIFO21_INPUT_7_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_FIFO21_INPUT(7),
d => \LADDER_FPGA_FIFO21_INPUT_1_0_7__M4\,
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_FIFO21_INPUT_6_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_FIFO21_INPUT(6),
d => \LADDER_FPGA_FIFO21_INPUT_1_0_6__M4\,
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_FIFO21_INPUT_5_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_FIFO21_INPUT(5),
d => \LADDER_FPGA_FIFO21_INPUT_1_0_5__M4\,
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_FIFO21_INPUT_4_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_FIFO21_INPUT(4),
d => \LADDER_FPGA_FIFO21_INPUT_1_0_4__M4\,
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_FIFO21_INPUT_3_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_FIFO21_INPUT(3),
d => \LADDER_FPGA_FIFO21_INPUT_1_0_3__M4\,
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_FIFO21_INPUT_2_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_FIFO21_INPUT(2),
d => \LADDER_FPGA_FIFO21_INPUT_1_0_2__M4\,
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_FIFO21_INPUT_1_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_FIFO21_INPUT(1),
d => \LADDER_FPGA_FIFO21_INPUT_1_0_1__M4\,
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_FIFO21_INPUT_0_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_FIFO21_INPUT(0),
d => \LADDER_FPGA_FIFO21_INPUT_1_0_0__M4\,
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_DATA_PACKER_TEMP_15_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_DATA_PACKER_TEMP(15),
d => DATA_SERIAL_M(15),
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => RESET_N_C,
ena => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_0__G0_I_O4_I\,
sclr => \PROC_LADDER_FPGA_DATA_PACKER.SHIFTREG_CLR2_1\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
\LADDER_FPGA_DATA_PACKER_TEMP_14_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_DATA_PACKER_TEMP(14),
d => DATA_SERIAL_M(14),
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => RESET_N_C,
ena => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_0__G0_I_O4_I\,
sclr => \PROC_LADDER_FPGA_DATA_PACKER.SHIFTREG_CLR2_1\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
\LADDER_FPGA_DATA_PACKER_TEMP_13_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_DATA_PACKER_TEMP(13),
d => DATA_SERIAL_M(13),
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => RESET_N_C,
ena => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_0__G0_I_O4_I\,
sclr => \PROC_LADDER_FPGA_DATA_PACKER.SHIFTREG_CLR2_1\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
\LADDER_FPGA_DATA_PACKER_TEMP_12_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_DATA_PACKER_TEMP(12),
d => DATA_SERIAL_M(12),
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => RESET_N_C,
ena => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_0__G0_I_O4_I\,
sclr => \PROC_LADDER_FPGA_DATA_PACKER.SHIFTREG_CLR2_1\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
\LADDER_FPGA_DATA_PACKER_TEMP_11_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_DATA_PACKER_TEMP(11),
d => DATA_SERIAL_M(11),
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => RESET_N_C,
ena => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_0__G0_I_O4_I\,
sclr => \PROC_LADDER_FPGA_DATA_PACKER.SHIFTREG_CLR2_1\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
\LADDER_FPGA_DATA_PACKER_TEMP_10_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_DATA_PACKER_TEMP(10),
d => DATA_SERIAL_M(10),
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => RESET_N_C,
ena => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_0__G0_I_O4_I\,
sclr => \PROC_LADDER_FPGA_DATA_PACKER.SHIFTREG_CLR2_1\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
\LADDER_FPGA_DATA_PACKER_TEMP_9_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_DATA_PACKER_TEMP(9),
d => DATA_SERIAL_M(9),
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => RESET_N_C,
ena => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_0__G0_I_O4_I\,
sclr => \PROC_LADDER_FPGA_DATA_PACKER.SHIFTREG_CLR2_1\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
\LADDER_FPGA_DATA_PACKER_TEMP_8_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_DATA_PACKER_TEMP(8),
d => DATA_SERIAL_M(8),
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => RESET_N_C,
ena => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_0__G0_I_O4_I\,
sclr => \PROC_LADDER_FPGA_DATA_PACKER.SHIFTREG_CLR2_1\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
\LADDER_FPGA_DATA_PACKER_TEMP_7_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_DATA_PACKER_TEMP(7),
d => DATA_SERIAL_M(7),
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => RESET_N_C,
ena => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_0__G0_I_O4_I\,
sclr => \PROC_LADDER_FPGA_DATA_PACKER.SHIFTREG_CLR2_1\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
\LADDER_FPGA_DATA_PACKER_TEMP_6_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_DATA_PACKER_TEMP(6),
d => DATA_SERIAL_M(6),
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => RESET_N_C,
ena => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_0__G0_I_O4_I\,
sclr => \PROC_LADDER_FPGA_DATA_PACKER.SHIFTREG_CLR2_1\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
\LADDER_FPGA_DATA_PACKER_TEMP_5_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_DATA_PACKER_TEMP(5),
d => DATA_SERIAL_M(5),
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => RESET_N_C,
ena => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_0__G0_I_O4_I\,
sclr => \PROC_LADDER_FPGA_DATA_PACKER.SHIFTREG_CLR2_1\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
\LADDER_FPGA_DATA_PACKER_TEMP_4_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_DATA_PACKER_TEMP(4),
d => DATA_SERIAL_M(4),
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => RESET_N_C,
ena => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_0__G0_I_O4_I\,
sclr => \PROC_LADDER_FPGA_DATA_PACKER.SHIFTREG_CLR2_1\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
\LADDER_FPGA_DATA_PACKER_TEMP_3_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_DATA_PACKER_TEMP(3),
d => DATA_SERIAL_M(3),
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => RESET_N_C,
ena => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_0__G0_I_O4_I\,
sclr => \PROC_LADDER_FPGA_DATA_PACKER.SHIFTREG_CLR2_1\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
\LADDER_FPGA_DATA_PACKER_TEMP_2_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_DATA_PACKER_TEMP(2),
d => DATA_SERIAL_M(2),
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => RESET_N_C,
ena => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_0__G0_I_O4_I\,
sclr => \PROC_LADDER_FPGA_DATA_PACKER.SHIFTREG_CLR2_1\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
\LADDER_FPGA_DATA_PACKER_TEMP_1_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_DATA_PACKER_TEMP(1),
d => DATA_SERIAL_M(1),
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => RESET_N_C,
ena => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_0__G0_I_O4_I\,
sclr => \PROC_LADDER_FPGA_DATA_PACKER.SHIFTREG_CLR2_1\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
\LADDER_FPGA_DATA_PACKER_TEMP_0_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_DATA_PACKER_TEMP(0),
d => DATA_SERIAL_M(0),
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => RESET_N_C,
ena => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_0__G0_I_O4_I\,
sclr => \PROC_LADDER_FPGA_DATA_PACKER.SHIFTREG_CLR2_1\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
LEVEL_SHIFTER_DAC_SCK_EN_Z2272: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LEVEL_SHIFTER_DAC_SCK_EN,
d => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_3_SN_M1\,
clk => LADDER_FPGA_CLOCK4MHZ,
clrn => RESET_N_C,
ena => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(6),
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
LADDER_FPGA_FIFO21_WR_Z2273: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_FIFO21_WR,
d => LADDER_FPGA_FIFO21_WR_0_0_G1_0_439_I,
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => RESET_N_C,
ena => LADDER_FPGA_FIFO21_WR_0_0_G0_I_O4,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
LEVEL_SHIFTER_DAC_SDI_Z2274: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LEVEL_SHIFTER_DAC_SDIZ,
d => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_3_U\,
clk => C2_DERIVED_CLOCK_RNIG8F8,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
LADDER_FPGA_BUSY_Z2275: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_BUSY,
d => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.UN41_LADDER_FPGA_NBR_RCLK_ECHELLE_0_G0_I\,
clk => LADDER_FPGA_CLOCK80MHZ,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
LADDER_FPGA_ADC_SELECT_N_Z2276: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_ADC_SELECT_N,
d => \COMP_LADDER_FPGA_SC_TAP_CONTROL.LADDER_FPGA_ADC_SELECT_N_1_0_0_G0\,
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
LEVEL_SHIFTER_DAC_LD_CS_N_Z2277: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LEVEL_SHIFTER_DAC_LD_CS_NZ,
d => N_893_I_0_G0,
clk => LADDER_FPGA_CLOCK4MHZ,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
ADC_CNT_ENABLE_Z2278: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => ADC_CNT_ENABLE,
d => STATE_READOUT_NS_A2_1(0),
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
TOKENIN_PULSE_OK_Z2279: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => TOKENIN_PULSE_OK,
d => \PROC_LADDER_FPGA_TOKENIN_PULSE_DURATION.UN5_TOKENIN_PULSE_DURATION\,
clk => LADDER_FPGA_CLOCK80MHZ,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
LADDER_FPGA_RCLK_ECHELLE_Z2280: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_RCLK_ECHELLE,
d => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER(3),
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
LADDER_FPGA_FIFO21_EMPTY_PIPE_Z2281: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_FIFO21_EMPTY_PIPE,
d => DCFIFO_COMPONENT_RNI8V0A,
clk => LADDER_FPGA_CLOCK40MHZ,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
TOKENIN_ECHELLE_IN_Z2282: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => TOKENIN_ECHELLE_IN,
d => STATE_READOUT(1),
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
LADDER_FPGA_FIFO21_WR_ENABLE_Z2283: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => LADDER_FPGA_FIFO21_WR_ENABLE,
d => STATE_READOUT(3),
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ADC_CS_N_1_0_\: dffeas generic map (
    is_wysiwyg => "true" )
port map (
q => ADC_CS_N_1(0),
d => ADC_CS_N_1_RNO(0),
clk => C1_DERIVED_CLOCK_RNIFQJ9,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_RNI3A5(3) <= not LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER(3);
LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_RNI295(2) <= not LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER(2);
LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_RNI185(1) <= not LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER(1);
LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_RNI075(0) <= not LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER(0);
ADC_CS_N_1_RNO(0) <= not LADDER_FPGA_ADC_SELECT_N;
LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_RNO(0) <= not LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(0);
LEVEL_SHIFTER_DAC_LD_CS_N_OUT_RNO <= not LEVEL_SHIFTER_DAC_LD_CS_NZ;
HOLD_16HYBRIDES_OUT_RNO <= not HOLDIN_ECHELLE_C;
LADDER_FPGA_RCLK_16HYBRIDES_OUT_RNO <= not LADDER_FPGA_RCLK_ECHELLE;
RESET_N_IN_RNI6VGA <= not RESET_N_C;
LADDER_FPGA_NBR_HOLD_C0: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0110011010001000")
port map (
combout => LADDER_FPGA_NBR_HOLD_C0_COMBOUT,
cout => LADDER_FPGA_NBR_HOLD_C0_COUT,
dataa => LADDER_FPGA_NBR_HOLD(0),
datab => VCC);
LADDER_FPGA_NBR_HOLD_C1: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_HOLD_C1_COMBOUT,
cout => LADDER_FPGA_NBR_HOLD_C1_COUT,
dataa => LADDER_FPGA_NBR_HOLD(1),
cin => LADDER_FPGA_NBR_HOLD_C0_COUT);
LADDER_FPGA_NBR_HOLD_C2: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_HOLD_C2_COMBOUT,
cout => LADDER_FPGA_NBR_HOLD_C2_COUT,
dataa => LADDER_FPGA_NBR_HOLD(2),
cin => LADDER_FPGA_NBR_HOLD_C1_COUT);
LADDER_FPGA_NBR_HOLD_C3: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_HOLD_C3_COMBOUT,
cout => LADDER_FPGA_NBR_HOLD_C3_COUT,
dataa => LADDER_FPGA_NBR_HOLD(3),
cin => LADDER_FPGA_NBR_HOLD_C2_COUT);
LADDER_FPGA_NBR_HOLD_C4: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_HOLD_C4_COMBOUT,
cout => LADDER_FPGA_NBR_HOLD_C4_COUT,
dataa => LADDER_FPGA_NBR_HOLD(4),
cin => LADDER_FPGA_NBR_HOLD_C3_COUT);
LADDER_FPGA_NBR_HOLD_C5: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_HOLD_C5_COMBOUT,
cout => LADDER_FPGA_NBR_HOLD_C5_COUT,
dataa => LADDER_FPGA_NBR_HOLD(5),
cin => LADDER_FPGA_NBR_HOLD_C4_COUT);
LADDER_FPGA_NBR_HOLD_C6: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_HOLD_C6_COMBOUT,
cout => LADDER_FPGA_NBR_HOLD_C6_COUT,
dataa => LADDER_FPGA_NBR_HOLD(6),
cin => LADDER_FPGA_NBR_HOLD_C5_COUT);
LADDER_FPGA_NBR_HOLD_C7: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_HOLD_C7_COMBOUT,
cout => LADDER_FPGA_NBR_HOLD_C7_COUT,
dataa => LADDER_FPGA_NBR_HOLD(7),
cin => LADDER_FPGA_NBR_HOLD_C6_COUT);
LADDER_FPGA_NBR_HOLD_C8: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_HOLD_C8_COMBOUT,
cout => LADDER_FPGA_NBR_HOLD_C8_COUT,
dataa => LADDER_FPGA_NBR_HOLD(8),
cin => LADDER_FPGA_NBR_HOLD_C7_COUT);
LADDER_FPGA_NBR_HOLD_C9: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_HOLD_C9_COMBOUT,
cout => LADDER_FPGA_NBR_HOLD_C9_COUT,
dataa => LADDER_FPGA_NBR_HOLD(9),
cin => LADDER_FPGA_NBR_HOLD_C8_COUT);
LADDER_FPGA_NBR_HOLD_C10: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_HOLD_C10_COMBOUT,
cout => LADDER_FPGA_NBR_HOLD_C10_COUT,
dataa => LADDER_FPGA_NBR_HOLD(10),
cin => LADDER_FPGA_NBR_HOLD_C9_COUT);
LADDER_FPGA_NBR_HOLD_C11: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101001011010")
port map (
combout => LADDER_FPGA_NBR_HOLD_C11_COMBOUT,
dataa => LADDER_FPGA_NBR_HOLD(11),
cin => LADDER_FPGA_NBR_HOLD_C10_COUT);
LADDER_FPGA_NBR_TEST_C0: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0110011010001000")
port map (
combout => LADDER_FPGA_NBR_TEST_C0_COMBOUT,
cout => LADDER_FPGA_NBR_TEST_C0_COUT,
dataa => LADDER_FPGA_NBR_TEST(0),
datab => VCC);
LADDER_FPGA_NBR_TEST_C1: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_TEST_C1_COMBOUT,
cout => LADDER_FPGA_NBR_TEST_C1_COUT,
dataa => LADDER_FPGA_NBR_TEST(1),
cin => LADDER_FPGA_NBR_TEST_C0_COUT);
LADDER_FPGA_NBR_TEST_C2: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_TEST_C2_COMBOUT,
cout => LADDER_FPGA_NBR_TEST_C2_COUT,
dataa => LADDER_FPGA_NBR_TEST(2),
cin => LADDER_FPGA_NBR_TEST_C1_COUT);
LADDER_FPGA_NBR_TEST_C3: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_TEST_C3_COMBOUT,
cout => LADDER_FPGA_NBR_TEST_C3_COUT,
dataa => LADDER_FPGA_NBR_TEST(3),
cin => LADDER_FPGA_NBR_TEST_C2_COUT);
LADDER_FPGA_NBR_TEST_C4: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_TEST_C4_COMBOUT,
cout => LADDER_FPGA_NBR_TEST_C4_COUT,
dataa => LADDER_FPGA_NBR_TEST(4),
cin => LADDER_FPGA_NBR_TEST_C3_COUT);
LADDER_FPGA_NBR_TEST_C5: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_TEST_C5_COMBOUT,
cout => LADDER_FPGA_NBR_TEST_C5_COUT,
dataa => LADDER_FPGA_NBR_TEST(5),
cin => LADDER_FPGA_NBR_TEST_C4_COUT);
LADDER_FPGA_NBR_TEST_C6: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_TEST_C6_COMBOUT,
cout => LADDER_FPGA_NBR_TEST_C6_COUT,
dataa => LADDER_FPGA_NBR_TEST(6),
cin => LADDER_FPGA_NBR_TEST_C5_COUT);
LADDER_FPGA_NBR_TEST_C7: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_TEST_C7_COMBOUT,
cout => LADDER_FPGA_NBR_TEST_C7_COUT,
dataa => LADDER_FPGA_NBR_TEST(7),
cin => LADDER_FPGA_NBR_TEST_C6_COUT);
LADDER_FPGA_NBR_TEST_C8: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_TEST_C8_COMBOUT,
cout => LADDER_FPGA_NBR_TEST_C8_COUT,
dataa => LADDER_FPGA_NBR_TEST(8),
cin => LADDER_FPGA_NBR_TEST_C7_COUT);
LADDER_FPGA_NBR_TEST_C9: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_TEST_C9_COMBOUT,
cout => LADDER_FPGA_NBR_TEST_C9_COUT,
dataa => LADDER_FPGA_NBR_TEST(9),
cin => LADDER_FPGA_NBR_TEST_C8_COUT);
LADDER_FPGA_NBR_TEST_C10: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_TEST_C10_COMBOUT,
cout => LADDER_FPGA_NBR_TEST_C10_COUT,
dataa => LADDER_FPGA_NBR_TEST(10),
cin => LADDER_FPGA_NBR_TEST_C9_COUT);
LADDER_FPGA_NBR_TEST_C11: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101001011010")
port map (
combout => LADDER_FPGA_NBR_TEST_C11_COMBOUT,
dataa => LADDER_FPGA_NBR_TEST(11),
cin => LADDER_FPGA_NBR_TEST_C10_COUT);
CNT_READOUT_C0: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0110011010001000")
port map (
combout => CNT_READOUT_C0_COMBOUT,
cout => CNT_READOUT_C0_COUT,
dataa => CNT_READOUT(0),
datab => VCC);
CNT_READOUT_C1: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => CNT_READOUT_C1_COMBOUT,
cout => CNT_READOUT_C1_COUT,
dataa => CNT_READOUT(1),
cin => CNT_READOUT_C0_COUT);
CNT_READOUT_C2: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => CNT_READOUT_C2_COMBOUT,
cout => CNT_READOUT_C2_COUT,
dataa => CNT_READOUT(2),
cin => CNT_READOUT_C1_COUT);
CNT_READOUT_C3: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => CNT_READOUT_C3_COMBOUT,
cout => CNT_READOUT_C3_COUT,
dataa => CNT_READOUT(3),
cin => CNT_READOUT_C2_COUT);
CNT_READOUT_C4: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => CNT_READOUT_C4_COMBOUT,
cout => CNT_READOUT_C4_COUT,
dataa => CNT_READOUT(4),
cin => CNT_READOUT_C3_COUT);
CNT_READOUT_C5: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => CNT_READOUT_C5_COMBOUT,
cout => CNT_READOUT_C5_COUT,
dataa => CNT_READOUT(5),
cin => CNT_READOUT_C4_COUT);
CNT_READOUT_C6: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => CNT_READOUT_C6_COMBOUT,
cout => CNT_READOUT_C6_COUT,
dataa => CNT_READOUT(6),
cin => CNT_READOUT_C5_COUT);
CNT_READOUT_C7: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => CNT_READOUT_C7_COMBOUT,
cout => CNT_READOUT_C7_COUT,
dataa => CNT_READOUT(7),
cin => CNT_READOUT_C6_COUT);
CNT_READOUT_C8: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => CNT_READOUT_C8_COMBOUT,
cout => CNT_READOUT_C8_COUT,
dataa => CNT_READOUT(8),
cin => CNT_READOUT_C7_COUT);
CNT_READOUT_C9: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101001011010")
port map (
combout => CNT_READOUT_C9_COMBOUT,
dataa => CNT_READOUT(9),
cin => CNT_READOUT_C8_COUT);
LADDER_FPGA_NBR_RCLK_ECHELLE_C0: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0110011010001000")
port map (
combout => LADDER_FPGA_NBR_RCLK_ECHELLE_C0_COMBOUT,
cout => LADDER_FPGA_NBR_RCLK_ECHELLE_C0_COUT,
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(0),
datab => VCC);
LADDER_FPGA_NBR_RCLK_ECHELLE_C1: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_RCLK_ECHELLE_C1_COMBOUT,
cout => LADDER_FPGA_NBR_RCLK_ECHELLE_C1_COUT,
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(1),
cin => LADDER_FPGA_NBR_RCLK_ECHELLE_C0_COUT);
LADDER_FPGA_NBR_RCLK_ECHELLE_C2: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_RCLK_ECHELLE_C2_COMBOUT,
cout => LADDER_FPGA_NBR_RCLK_ECHELLE_C2_COUT,
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(2),
cin => LADDER_FPGA_NBR_RCLK_ECHELLE_C1_COUT);
LADDER_FPGA_NBR_RCLK_ECHELLE_C3: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_RCLK_ECHELLE_C3_COMBOUT,
cout => LADDER_FPGA_NBR_RCLK_ECHELLE_C3_COUT,
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(3),
cin => LADDER_FPGA_NBR_RCLK_ECHELLE_C2_COUT);
LADDER_FPGA_NBR_RCLK_ECHELLE_C4: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_RCLK_ECHELLE_C4_COMBOUT,
cout => LADDER_FPGA_NBR_RCLK_ECHELLE_C4_COUT,
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(4),
cin => LADDER_FPGA_NBR_RCLK_ECHELLE_C3_COUT);
LADDER_FPGA_NBR_RCLK_ECHELLE_C5: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_RCLK_ECHELLE_C5_COMBOUT,
cout => LADDER_FPGA_NBR_RCLK_ECHELLE_C5_COUT,
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(5),
cin => LADDER_FPGA_NBR_RCLK_ECHELLE_C4_COUT);
LADDER_FPGA_NBR_RCLK_ECHELLE_C6: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_RCLK_ECHELLE_C6_COMBOUT,
cout => LADDER_FPGA_NBR_RCLK_ECHELLE_C6_COUT,
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(6),
cin => LADDER_FPGA_NBR_RCLK_ECHELLE_C5_COUT);
LADDER_FPGA_NBR_RCLK_ECHELLE_C7: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_RCLK_ECHELLE_C7_COMBOUT,
cout => LADDER_FPGA_NBR_RCLK_ECHELLE_C7_COUT,
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(7),
cin => LADDER_FPGA_NBR_RCLK_ECHELLE_C6_COUT);
LADDER_FPGA_NBR_RCLK_ECHELLE_C8: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_RCLK_ECHELLE_C8_COMBOUT,
cout => LADDER_FPGA_NBR_RCLK_ECHELLE_C8_COUT,
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(8),
cin => LADDER_FPGA_NBR_RCLK_ECHELLE_C7_COUT);
LADDER_FPGA_NBR_RCLK_ECHELLE_C9: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_RCLK_ECHELLE_C9_COMBOUT,
cout => LADDER_FPGA_NBR_RCLK_ECHELLE_C9_COUT,
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(9),
cin => LADDER_FPGA_NBR_RCLK_ECHELLE_C8_COUT);
LADDER_FPGA_NBR_RCLK_ECHELLE_C10: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_RCLK_ECHELLE_C10_COMBOUT,
cout => LADDER_FPGA_NBR_RCLK_ECHELLE_C10_COUT,
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(10),
cin => LADDER_FPGA_NBR_RCLK_ECHELLE_C9_COUT);
LADDER_FPGA_NBR_RCLK_ECHELLE_C11: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_RCLK_ECHELLE_C11_COMBOUT,
cout => LADDER_FPGA_NBR_RCLK_ECHELLE_C11_COUT,
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(11),
cin => LADDER_FPGA_NBR_RCLK_ECHELLE_C10_COUT);
LADDER_FPGA_NBR_RCLK_ECHELLE_C12: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_RCLK_ECHELLE_C12_COMBOUT,
cout => LADDER_FPGA_NBR_RCLK_ECHELLE_C12_COUT,
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(12),
cin => LADDER_FPGA_NBR_RCLK_ECHELLE_C11_COUT);
LADDER_FPGA_NBR_RCLK_ECHELLE_C13: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101001011010")
port map (
combout => LADDER_FPGA_NBR_RCLK_ECHELLE_C13_COMBOUT,
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(13),
cin => LADDER_FPGA_NBR_RCLK_ECHELLE_C12_COUT);
\UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_31_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0000000010001000")
port map (
cout => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COUT(31),
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(1),
datab => LADDER_FPGA_NBR_RCLK_ECHELLE(2));
\UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_30_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0110011010001000")
port map (
combout => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COMBOUT(30),
cout => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COUT(30),
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(1),
datab => LADDER_FPGA_NBR_RCLK_ECHELLE(2));
\UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_29_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010000000")
port map (
combout => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COMBOUT(29),
cout => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COUT(29),
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(3),
datab => LADDER_FPGA_NBR_RCLK_ECHELLE(4),
cin => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COUT(31));
\UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_28_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0110110010000000")
port map (
combout => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COMBOUT(28),
cout => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COUT(28),
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(3),
datab => LADDER_FPGA_NBR_RCLK_ECHELLE(4),
cin => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COUT(30));
\UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_27_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010000000")
port map (
combout => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COMBOUT(27),
cout => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COUT(27),
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(5),
datab => LADDER_FPGA_NBR_RCLK_ECHELLE(6),
cin => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COUT(29));
\UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_26_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0110110010000000")
port map (
combout => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COMBOUT(26),
cout => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COUT(26),
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(5),
datab => LADDER_FPGA_NBR_RCLK_ECHELLE(6),
cin => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COUT(28));
\UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_25_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010000000")
port map (
combout => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COMBOUT(25),
cout => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COUT(25),
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(7),
datab => LADDER_FPGA_NBR_RCLK_ECHELLE(8),
cin => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COUT(27));
\UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_24_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0110110010000000")
port map (
combout => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COMBOUT(24),
cout => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COUT(24),
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(7),
datab => LADDER_FPGA_NBR_RCLK_ECHELLE(8),
cin => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COUT(26));
\UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_23_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010000000")
port map (
combout => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COMBOUT(23),
cout => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COUT(23),
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(9),
datab => LADDER_FPGA_NBR_RCLK_ECHELLE(10),
cin => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COUT(25));
\UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_22_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0110110010000000")
port map (
combout => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COMBOUT(22),
cout => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COUT(22),
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(9),
datab => LADDER_FPGA_NBR_RCLK_ECHELLE(10),
cin => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COUT(24));
\UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_21_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010000000")
port map (
combout => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COMBOUT(21),
cout => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COUT(21),
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(11),
datab => LADDER_FPGA_NBR_RCLK_ECHELLE(12),
cin => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COUT(23));
\UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_20_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0110110001101100")
port map (
combout => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COMBOUT(20),
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(11),
datab => LADDER_FPGA_NBR_RCLK_ECHELLE(12),
cin => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COUT(22));
\UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_19_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101001011010")
port map (
combout => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COMBOUT(19),
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(13),
datab => GND,
cin => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COUT(21));
LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_N1_Z2356: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0110011001100110")
port map (
combout => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_N1,
dataa => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datab => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(0));
\STATE_READOUT_RNIVU72_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101110111011101")
port map (
combout => N_1074_I_0_369_I_A2_I,
dataa => STATE_READOUT(4),
datab => STATE_READOUT(3));
\LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_RNIDBK1_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111011101110")
port map (
combout => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_3_SN_M1\,
dataa => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(2),
datab => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(5));
\LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_RNO_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0111011101110111")
port map (
combout => N_864_I_0_G0,
dataa => \COMP_LADDER_FPGA_SC_CONFIG.A.6.D.E.DATA_OUT\,
datab => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(0));
PROC_LADDER_FPGA_NBR_RCLK_ECHELLE_LADDER_FPGA_NBR_RCLK_ECHELLE_5_0: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_0\,
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(0),
datab => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.UN19_LADDER_FPGA_NBR_RCLK_ECHELLE\);
PROC_LADDER_FPGA_NBR_RCLK_ECHELLE_LADDER_FPGA_NBR_RCLK_ECHELLE_5_1: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010001000100")
port map (
combout => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_1\,
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(1),
datab => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.UN19_LADDER_FPGA_NBR_RCLK_ECHELLE\);
PROC_LADDER_FPGA_NBR_RCLK_ECHELLE_LADDER_FPGA_NBR_RCLK_ECHELLE_5_2: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_2\,
dataa => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.UN19_LADDER_FPGA_NBR_RCLK_ECHELLE\,
datab => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COMBOUT(30));
PROC_LADDER_FPGA_NBR_RCLK_ECHELLE_LADDER_FPGA_NBR_RCLK_ECHELLE_5_3: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_3\,
dataa => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.UN19_LADDER_FPGA_NBR_RCLK_ECHELLE\,
datab => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COMBOUT(29));
PROC_LADDER_FPGA_NBR_RCLK_ECHELLE_LADDER_FPGA_NBR_RCLK_ECHELLE_5_4: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_4\,
dataa => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.UN19_LADDER_FPGA_NBR_RCLK_ECHELLE\,
datab => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COMBOUT(28));
PROC_LADDER_FPGA_NBR_RCLK_ECHELLE_LADDER_FPGA_NBR_RCLK_ECHELLE_5_6: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_6\,
dataa => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.UN19_LADDER_FPGA_NBR_RCLK_ECHELLE\,
datab => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COMBOUT(26));
PROC_LADDER_FPGA_NBR_RCLK_ECHELLE_LADDER_FPGA_NBR_RCLK_ECHELLE_5_7: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_7\,
dataa => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.UN19_LADDER_FPGA_NBR_RCLK_ECHELLE\,
datab => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COMBOUT(25));
PROC_LADDER_FPGA_NBR_RCLK_ECHELLE_LADDER_FPGA_NBR_RCLK_ECHELLE_5_8: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_8\,
dataa => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.UN19_LADDER_FPGA_NBR_RCLK_ECHELLE\,
datab => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COMBOUT(24));
PROC_LADDER_FPGA_NBR_RCLK_ECHELLE_LADDER_FPGA_NBR_RCLK_ECHELLE_5_9: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_9\,
dataa => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.UN19_LADDER_FPGA_NBR_RCLK_ECHELLE\,
datab => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COMBOUT(23));
PROC_LADDER_FPGA_NBR_RCLK_ECHELLE_LADDER_FPGA_NBR_RCLK_ECHELLE_5_10: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_10\,
dataa => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.UN19_LADDER_FPGA_NBR_RCLK_ECHELLE\,
datab => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COMBOUT(22));
PROC_LADDER_FPGA_NBR_RCLK_ECHELLE_LADDER_FPGA_NBR_RCLK_ECHELLE_5_11: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_11\,
dataa => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.UN19_LADDER_FPGA_NBR_RCLK_ECHELLE\,
datab => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COMBOUT(21));
LADDER_FPGA_FIFO21_WR_RNO_1: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001000100010001")
port map (
combout => LADDER_FPGA_FIFO21_WR_0_0_G1_0_I_A5_0_1,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(2),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(0));
PROC_LADDER_FPGA_DATA_PACKER_SHIFTREG_CLR2_1: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001000100010001")
port map (
combout => \PROC_LADDER_FPGA_DATA_PACKER.SHIFTREG_CLR2_1\,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(3),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(2));
\LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL_RNIRNM8_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0111001001110010")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_SN_M3,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(0),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(2),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(1));
\LADDER_FPGA_MUX_STATUSIN_3_4_11_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_4(11),
dataa => LADDER_FPGA_NBR_TEST(11),
datab => LADDER_FPGA_NBR_HOLD(11),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(0));
\LADDER_FPGA_MUX_STATUSIN_3_4_9_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_4(9),
dataa => LADDER_FPGA_NBR_TEST(9),
datab => LADDER_FPGA_NBR_HOLD(9),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(0));
\LADDER_FPGA_MUX_STATUSIN_3_4_8_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_4(8),
dataa => LADDER_FPGA_NBR_TEST(8),
datab => LADDER_FPGA_NBR_HOLD(8),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(0));
\LADDER_FPGA_MUX_STATUSIN_3_4_7_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_4(7),
dataa => LADDER_FPGA_NBR_TEST(7),
datab => LADDER_FPGA_NBR_HOLD(7),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(0));
\LADDER_FPGA_MUX_STATUSIN_3_4_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_4(6),
dataa => LADDER_FPGA_NBR_TEST(6),
datab => LADDER_FPGA_NBR_HOLD(6),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(0));
\LADDER_FPGA_MUX_STATUSIN_3_4_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_4(2),
dataa => LADDER_FPGA_NBR_TEST(2),
datab => LADDER_FPGA_NBR_HOLD(2),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(0));
\LADDER_FPGA_MUX_STATUSIN_3_4_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_4(1),
dataa => LADDER_FPGA_NBR_TEST(1),
datab => LADDER_FPGA_NBR_HOLD(1),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(0));
\LADDER_FPGA_MUX_STATUSIN_3_4_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_4(0),
dataa => LADDER_FPGA_NBR_TEST(0),
datab => LADDER_FPGA_NBR_HOLD(0),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(0));
\LADDER_FPGA_MUX_STATUSIN_3_5_16_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_5(16),
dataa => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.14.LATCH_N.PILOTAGE_N\,
datab => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.12.LATCH_N.PILOTAGE_N\,
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(0));
\LADDER_FPGA_MUX_STATUSIN_3_4_16_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_4(16),
dataa => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.10.LATCH_N.PILOTAGE_N\,
datab => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.8.LATCH_N.PILOTAGE_N\,
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(0));
\LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_RNO_0_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => \LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_NS_0_5__G1_1_1\,
dataa => LEVEL_SHIFTER_DAC_LOAD_INDICE(3),
datab => LEVEL_SHIFTER_DAC_LOAD_INDICE(2));
PROC_LADDER_FPGA_TOKENIN_PULSE_DURATION_UN5_TOKENIN_PULSE_DURATION_0: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => \PROC_LADDER_FPGA_TOKENIN_PULSE_DURATION.UN5_TOKENIN_PULSE_DURATION_0\,
dataa => TOKENIN_PULSE_DURATION(3),
datab => TOKENIN_PULSE_DURATION(1));
LADDER_FPGA_EVENT_CONTROLLER_STATE_226_Z2386: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111101111111011")
port map (
combout => LADDER_FPGA_EVENT_CONTROLLER_STATE_226,
dataa => LADDER_FPGA_EVENT_CONTROLLER_STATE_IP(4),
datab => LADDER_FPGA_EVENT_CONTROLLER_STATE(5),
datac => LADDER_FPGA_EVENT_CONTROLLER_STATE_IP(3));
PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI_LEVEL_SHIFTER_DAC_SDI_2_2: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000011000101")
port map (
combout => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_2_2\,
dataa => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_B\(3),
datab => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_B\(2),
datac => LEVEL_SHIFTER_DAC_LOAD_INDICE(0),
datad => LEVEL_SHIFTER_DAC_LOAD_INDICE(1));
\LADDER_FPGA_MUX_STATUSIN_3_6_11_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010001000100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_6(11),
dataa => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datab => LADDER_FPGA_MUX_STATUSIN_3_4(11));
\LADDER_FPGA_MUX_STATUSIN_3_6_9_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010001000100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_6(9),
dataa => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datab => LADDER_FPGA_MUX_STATUSIN_3_4(9));
\LADDER_FPGA_MUX_STATUSIN_3_6_8_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010001000100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_6(8),
dataa => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datab => LADDER_FPGA_MUX_STATUSIN_3_4(8));
\LADDER_FPGA_MUX_STATUSIN_3_6_7_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010001000100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_6(7),
dataa => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datab => LADDER_FPGA_MUX_STATUSIN_3_4(7));
\LADDER_FPGA_MUX_STATUSIN_3_6_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010001000100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_6(6),
dataa => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datab => LADDER_FPGA_MUX_STATUSIN_3_4(6));
\LADDER_FPGA_MUX_STATUSIN_3_6_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010001000100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_6(2),
dataa => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datab => LADDER_FPGA_MUX_STATUSIN_3_4(2));
\LADDER_FPGA_MUX_STATUSIN_3_6_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010001000100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_6(1),
dataa => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datab => LADDER_FPGA_MUX_STATUSIN_3_4(1));
\LADDER_FPGA_MUX_STATUSIN_3_6_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010001000100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_6(0),
dataa => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datab => LADDER_FPGA_MUX_STATUSIN_3_4(0));
\PROC_LADDER_FPGA_NBR_RCLK_ECHELLE_LADDER_FPGA_NBR_RCLK_ECHELLE_5_F0_5_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1100100011001000")
port map (
combout => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_F0\(5),
dataa => LADDER_FPGA_EVENT_CONTROLLER_STATE(1),
datab => LADDER_FPGA_EVENT_CONTROLLER_STATE(5),
datac => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COMBOUT(27));
\PROC_LADDER_FPGA_NBR_RCLK_ECHELLE_LADDER_FPGA_NBR_RCLK_ECHELLE_5_F0_12_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1100100011001000")
port map (
combout => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_F0\(12),
dataa => LADDER_FPGA_EVENT_CONTROLLER_STATE(1),
datab => LADDER_FPGA_EVENT_CONTROLLER_STATE(5),
datac => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COMBOUT(20));
\PROC_LADDER_FPGA_NBR_RCLK_ECHELLE_LADDER_FPGA_NBR_RCLK_ECHELLE_5_F0_13_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1100100011001000")
port map (
combout => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_F0\(13),
dataa => LADDER_FPGA_EVENT_CONTROLLER_STATE(1),
datab => LADDER_FPGA_EVENT_CONTROLLER_STATE(5),
datac => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COMBOUT(19));
\STATE_READOUT_RNO_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0101000011011100")
port map (
combout => \STATE_READOUT_NS_0_1__G0_0\,
dataa => TOKENIN_ECHELLE_C,
datab => HOLDIN_ECHELLE_C,
datac => STATE_READOUT(4),
datad => STATE_READOUT(5));
\LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_RNO_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0110101001101010")
port map (
combout => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_N2_0_G0,
dataa => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(2),
datab => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(0));
LEVEL_SHIFTER_DAC_LD_CS_N_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000100000001")
port map (
combout => N_893_I_0_G0,
dataa => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(0),
datab => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(1),
datac => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(4));
\LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_RNO_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000111000001110")
port map (
combout => N_874_I_0_G0,
dataa => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(0),
datab => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(1),
datac => \COMP_LADDER_FPGA_SC_CONFIG.A.6.D.E.DATA_OUT\);
LEVEL_SHIFTER_DAC_LOAD_INDICE_C0_Z2403: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011111110111111")
port map (
combout => LEVEL_SHIFTER_DAC_LOAD_INDICE_C0,
dataa => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(4),
datab => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(6),
datac => LEVEL_SHIFTER_DAC_LOAD_INDICE(0));
\LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL_RNI6NJB_1_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111110111")
port map (
combout => \LADDER_FPGA_FIFO21_INPUT_1_0_0__G0_0_O4\,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(1),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(3),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(0),
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(2));
\LADDER_FPGA_FIFO21_INPUT_11_0_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111100101100000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_0(0),
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(0),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(2),
datac => LADDER_FPGA_DATA_PACKER_TEMP(12),
datad => LADDER_FPGA_DATA_PACKER_TEMP(8));
\LADDER_FPGA_FIFO21_INPUT_11_0_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111100101100000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_0(1),
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(0),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(2),
datac => LADDER_FPGA_DATA_PACKER_TEMP(13),
datad => LADDER_FPGA_DATA_PACKER_TEMP(9));
\LADDER_FPGA_FIFO21_INPUT_11_0_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111100101100000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_0(3),
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(0),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(2),
datac => LADDER_FPGA_DATA_PACKER_TEMP(15),
datad => LADDER_FPGA_DATA_PACKER_TEMP(11));
\LADDER_FPGA_FIFO21_INPUT_11_0_5_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111100101100000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_0(5),
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(0),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(2),
datac => DATA_SERIAL_M(1),
datad => LADDER_FPGA_DATA_PACKER_TEMP(13));
\LADDER_FPGA_FIFO21_INPUT_11_0_7_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111100101100000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_0(7),
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(0),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(2),
datac => DATA_SERIAL_M(3),
datad => LADDER_FPGA_DATA_PACKER_TEMP(15));
\LADDER_FPGA_FIFO21_INPUT_11_0_12_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111100101100000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_0(12),
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(0),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(2),
datac => DATA_SERIAL_M(8),
datad => DATA_SERIAL_M(4));
\LADDER_FPGA_FIFO21_INPUT_11_0_15_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111100101100000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_0(15),
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(0),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(2),
datac => DATA_SERIAL_M(11),
datad => DATA_SERIAL_M(7));
\LADDER_FPGA_FIFO21_INPUT_11_1_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_1(0),
dataa => LADDER_FPGA_DATA_PACKER_TEMP(0),
datab => LADDER_FPGA_DATA_PACKER_TEMP(4),
datac => LADDER_FPGA_FIFO21_INPUT_11_SN_M3);
\LADDER_FPGA_FIFO21_INPUT_11_1_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_1(1),
dataa => LADDER_FPGA_DATA_PACKER_TEMP(1),
datab => LADDER_FPGA_DATA_PACKER_TEMP(5),
datac => LADDER_FPGA_FIFO21_INPUT_11_SN_M3);
\LADDER_FPGA_FIFO21_INPUT_11_1_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_1(3),
dataa => LADDER_FPGA_DATA_PACKER_TEMP(3),
datab => LADDER_FPGA_DATA_PACKER_TEMP(7),
datac => LADDER_FPGA_FIFO21_INPUT_11_SN_M3);
\LADDER_FPGA_FIFO21_INPUT_11_1_5_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_1(5),
dataa => LADDER_FPGA_DATA_PACKER_TEMP(5),
datab => LADDER_FPGA_DATA_PACKER_TEMP(9),
datac => LADDER_FPGA_FIFO21_INPUT_11_SN_M3);
\LADDER_FPGA_FIFO21_INPUT_11_1_7_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_1(7),
dataa => LADDER_FPGA_DATA_PACKER_TEMP(7),
datab => LADDER_FPGA_DATA_PACKER_TEMP(11),
datac => LADDER_FPGA_FIFO21_INPUT_11_SN_M3);
\LADDER_FPGA_FIFO21_INPUT_11_1_8_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_1(8),
dataa => LADDER_FPGA_DATA_PACKER_TEMP(8),
datab => LADDER_FPGA_DATA_PACKER_TEMP(12),
datac => LADDER_FPGA_FIFO21_INPUT_11_SN_M3);
\LADDER_FPGA_FIFO21_INPUT_11_1_11_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_1(11),
dataa => LADDER_FPGA_DATA_PACKER_TEMP(11),
datab => LADDER_FPGA_DATA_PACKER_TEMP(15),
datac => LADDER_FPGA_FIFO21_INPUT_11_SN_M3);
\LADDER_FPGA_FIFO21_INPUT_11_1_12_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_1(12),
dataa => LADDER_FPGA_DATA_PACKER_TEMP(12),
datab => DATA_SERIAL_M(0),
datac => LADDER_FPGA_FIFO21_INPUT_11_SN_M3);
\LADDER_FPGA_FIFO21_INPUT_11_1_13_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_1(13),
dataa => LADDER_FPGA_DATA_PACKER_TEMP(13),
datab => DATA_SERIAL_M(1),
datac => LADDER_FPGA_FIFO21_INPUT_11_SN_M3);
\LADDER_FPGA_FIFO21_INPUT_11_1_15_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_1(15),
dataa => LADDER_FPGA_DATA_PACKER_TEMP(15),
datab => DATA_SERIAL_M(3),
datac => LADDER_FPGA_FIFO21_INPUT_11_SN_M3);
\LADDER_FPGA_FIFO21_INPUT_11_1_16_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_1(16),
dataa => DATA_SERIAL_M(0),
datab => DATA_SERIAL_M(4),
datac => LADDER_FPGA_FIFO21_INPUT_11_SN_M3);
\LADDER_FPGA_FIFO21_INPUT_11_1_17_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_1(17),
dataa => DATA_SERIAL_M(1),
datab => DATA_SERIAL_M(5),
datac => LADDER_FPGA_FIFO21_INPUT_11_SN_M3);
\LADDER_FPGA_FIFO21_INPUT_11_1_9_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_1(9),
dataa => LADDER_FPGA_DATA_PACKER_TEMP(9),
datab => LADDER_FPGA_DATA_PACKER_TEMP(13),
datac => LADDER_FPGA_FIFO21_INPUT_11_SN_M3);
\LADDER_FPGA_FIFO21_INPUT_11_0_9_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111100101100000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_0(9),
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(0),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(2),
datac => DATA_SERIAL_M(5),
datad => DATA_SERIAL_M(1));
\LADDER_FPGA_FIFO21_INPUT_11_0_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111100101100000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_0(2),
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(0),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(2),
datac => LADDER_FPGA_DATA_PACKER_TEMP(14),
datad => LADDER_FPGA_DATA_PACKER_TEMP(10));
\LADDER_FPGA_FIFO21_INPUT_11_0_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111100101100000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_0(6),
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(0),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(2),
datac => DATA_SERIAL_M(2),
datad => LADDER_FPGA_DATA_PACKER_TEMP(14));
\LADDER_FPGA_FIFO21_INPUT_11_1_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_1(2),
dataa => LADDER_FPGA_DATA_PACKER_TEMP(2),
datab => LADDER_FPGA_DATA_PACKER_TEMP(6),
datac => LADDER_FPGA_FIFO21_INPUT_11_SN_M3);
\LADDER_FPGA_FIFO21_INPUT_11_1_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_1(6),
dataa => LADDER_FPGA_DATA_PACKER_TEMP(6),
datab => LADDER_FPGA_DATA_PACKER_TEMP(10),
datac => LADDER_FPGA_FIFO21_INPUT_11_SN_M3);
\LADDER_FPGA_FIFO21_INPUT_11_1_14_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_1(14),
dataa => LADDER_FPGA_DATA_PACKER_TEMP(14),
datab => DATA_SERIAL_M(2),
datac => LADDER_FPGA_FIFO21_INPUT_11_SN_M3);
\LADDER_FPGA_FIFO21_INPUT_11_1_10_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_1(10),
dataa => LADDER_FPGA_DATA_PACKER_TEMP(10),
datab => LADDER_FPGA_DATA_PACKER_TEMP(14),
datac => LADDER_FPGA_FIFO21_INPUT_11_SN_M3);
\LADDER_FPGA_FIFO21_INPUT_11_1_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_1(4),
dataa => LADDER_FPGA_DATA_PACKER_TEMP(4),
datab => LADDER_FPGA_DATA_PACKER_TEMP(8),
datac => LADDER_FPGA_FIFO21_INPUT_11_SN_M3);
\LADDER_FPGA_FIFO21_INPUT_11_0_17_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111100101100000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_0(17),
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(0),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(2),
datac => DATA_SERIAL_M(13),
datad => DATA_SERIAL_M(9));
\LADDER_FPGA_FIFO21_INPUT_11_0_16_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111100101100000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_0(16),
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(0),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(2),
datac => DATA_SERIAL_M(12),
datad => DATA_SERIAL_M(8));
\LADDER_FPGA_FIFO21_INPUT_11_0_14_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111100101100000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_0(14),
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(0),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(2),
datac => DATA_SERIAL_M(10),
datad => DATA_SERIAL_M(6));
\LADDER_FPGA_FIFO21_INPUT_11_0_13_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111100101100000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_0(13),
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(0),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(2),
datac => DATA_SERIAL_M(9),
datad => DATA_SERIAL_M(5));
\LADDER_FPGA_FIFO21_INPUT_11_0_11_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111100101100000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_0(11),
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(0),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(2),
datac => DATA_SERIAL_M(7),
datad => DATA_SERIAL_M(3));
\LADDER_FPGA_FIFO21_INPUT_11_0_10_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111100101100000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_0(10),
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(0),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(2),
datac => DATA_SERIAL_M(6),
datad => DATA_SERIAL_M(2));
\LADDER_FPGA_FIFO21_INPUT_11_0_8_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111100101100000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_0(8),
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(0),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(2),
datac => DATA_SERIAL_M(4),
datad => DATA_SERIAL_M(0));
\LADDER_FPGA_FIFO21_INPUT_11_0_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111100101100000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_0(4),
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(0),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(2),
datac => DATA_SERIAL_M(0),
datad => LADDER_FPGA_DATA_PACKER_TEMP(12));
\LADDER_FPGA_FIFO21_INPUT_11_1_19_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_1(19),
dataa => DATA_SERIAL_M(3),
datab => DATA_SERIAL_M(7),
datac => LADDER_FPGA_FIFO21_INPUT_11_SN_M3);
\LADDER_FPGA_FIFO21_INPUT_11_1_18_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_1(18),
dataa => DATA_SERIAL_M(2),
datab => DATA_SERIAL_M(6),
datac => LADDER_FPGA_FIFO21_INPUT_11_SN_M3);
\LADDER_FPGA_FIFO21_INPUT_11_0_19_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111100101100000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_0(19),
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(0),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(2),
datac => DATA_SERIAL_M(15),
datad => DATA_SERIAL_M(11));
\LADDER_FPGA_FIFO21_INPUT_11_0_18_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111100101100000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_0(18),
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(0),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(2),
datac => DATA_SERIAL_M(14),
datad => DATA_SERIAL_M(10));
\LADDER_FPGA_MUX_STATUSIN_3_6_12_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100011011000")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_6(12),
dataa => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datab => LADDER_FPGA_MUX_STATUSIN_3_5_X(12),
datac => LADDER_FPGA_MUX_STATUSIN_3_4_X(12));
\LADDER_FPGA_MUX_STATUSIN_3_3_13_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111100100011")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3(13),
dataa => DES_BIST_PASS_C,
datab => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(0),
datad => LADDER_FPGA_MUX_STATUSIN_3_2_X(13));
\LADDER_FPGA_MUX_STATUSIN_3_3_A_11_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3_A(11),
dataa => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(11),
datab => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(11),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datad => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(0));
\LADDER_FPGA_MUX_STATUSIN_3_3_11_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3(11),
dataa => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(11),
datab => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(11),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datad => LADDER_FPGA_MUX_STATUSIN_3_3_A(11));
\LADDER_FPGA_MUX_STATUSIN_3_3_A_10_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3_A(10),
dataa => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(10),
datab => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(10),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datad => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(0));
\LADDER_FPGA_MUX_STATUSIN_3_3_10_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3(10),
dataa => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(10),
datab => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(10),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datad => LADDER_FPGA_MUX_STATUSIN_3_3_A(10));
\LADDER_FPGA_MUX_STATUSIN_3_3_A_9_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3_A(9),
dataa => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(9),
datab => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(9),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datad => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(0));
\LADDER_FPGA_MUX_STATUSIN_3_3_9_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3(9),
dataa => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(9),
datab => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(9),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datad => LADDER_FPGA_MUX_STATUSIN_3_3_A(9));
\LADDER_FPGA_MUX_STATUSIN_3_3_A_8_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3_A(8),
dataa => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(8),
datab => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(8),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datad => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(0));
\LADDER_FPGA_MUX_STATUSIN_3_3_8_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3(8),
dataa => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(8),
datab => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(8),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datad => LADDER_FPGA_MUX_STATUSIN_3_3_A(8));
\LADDER_FPGA_MUX_STATUSIN_3_3_A_7_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3_A(7),
dataa => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(7),
datab => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(7),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datad => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(0));
\LADDER_FPGA_MUX_STATUSIN_3_3_7_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3(7),
dataa => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(7),
datab => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(7),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datad => LADDER_FPGA_MUX_STATUSIN_3_3_A(7));
\LADDER_FPGA_MUX_STATUSIN_3_3_A_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3_A(6),
dataa => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(6),
datab => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(6),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datad => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(0));
\LADDER_FPGA_MUX_STATUSIN_3_3_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3(6),
dataa => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(6),
datab => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(6),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datad => LADDER_FPGA_MUX_STATUSIN_3_3_A(6));
\LADDER_FPGA_MUX_STATUSIN_3_3_A_5_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3_A(5),
dataa => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(5),
datab => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(5),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datad => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(0));
\LADDER_FPGA_MUX_STATUSIN_3_3_5_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3(5),
dataa => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(5),
datab => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(5),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datad => LADDER_FPGA_MUX_STATUSIN_3_3_A(5));
\LADDER_FPGA_MUX_STATUSIN_3_3_A_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3_A(4),
dataa => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(4),
datab => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(4),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datad => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(0));
\LADDER_FPGA_MUX_STATUSIN_3_3_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3(4),
dataa => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(4),
datab => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(4),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datad => LADDER_FPGA_MUX_STATUSIN_3_3_A(4));
\LADDER_FPGA_MUX_STATUSIN_3_3_A_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3_A(3),
dataa => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(3),
datab => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(3),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datad => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(0));
\LADDER_FPGA_MUX_STATUSIN_3_3_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3(3),
dataa => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(3),
datab => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(3),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datad => LADDER_FPGA_MUX_STATUSIN_3_3_A(3));
\LADDER_FPGA_MUX_STATUSIN_3_3_A_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3_A(2),
dataa => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(2),
datab => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(2),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datad => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(0));
\LADDER_FPGA_MUX_STATUSIN_3_3_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3(2),
dataa => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(2),
datab => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(2),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datad => LADDER_FPGA_MUX_STATUSIN_3_3_A(2));
\LADDER_FPGA_MUX_STATUSIN_3_3_A_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3_A(1),
dataa => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(1),
datab => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(1),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datad => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(0));
\LADDER_FPGA_MUX_STATUSIN_3_3_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3(1),
dataa => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(1),
datab => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(1),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datad => LADDER_FPGA_MUX_STATUSIN_3_3_A(1));
\LADDER_FPGA_MUX_STATUSIN_3_3_A_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3_A(0),
dataa => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(0),
datab => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(0),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datad => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(0));
\LADDER_FPGA_MUX_STATUSIN_3_3_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3(0),
dataa => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(0),
datab => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(0),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datad => LADDER_FPGA_MUX_STATUSIN_3_3_A(0));
PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI_LEVEL_SHIFTER_DAC_SDI_2_9_A: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011101000001111")
port map (
combout => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_2_9_A\,
dataa => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_B\(9),
datab => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_B\(8),
datac => LEVEL_SHIFTER_DAC_LOAD_INDICE(0),
datad => LEVEL_SHIFTER_DAC_LOAD_INDICE(1));
PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI_LEVEL_SHIFTER_DAC_SDI_2_9: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000001111111010")
port map (
combout => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_2_9\,
dataa => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_B\(10),
datab => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_B\(11),
datac => LEVEL_SHIFTER_DAC_LOAD_INDICE(1),
datad => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_2_9_A\);
PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI_LEVEL_SHIFTER_DAC_SDI_2_5_A: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011101000001111")
port map (
combout => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_2_5_A\,
dataa => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_B\(5),
datab => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_B\(4),
datac => LEVEL_SHIFTER_DAC_LOAD_INDICE(0),
datad => LEVEL_SHIFTER_DAC_LOAD_INDICE(1));
PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI_LEVEL_SHIFTER_DAC_SDI_2_5: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000001111111010")
port map (
combout => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_2_5\,
dataa => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_B\(6),
datab => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_B\(7),
datac => LEVEL_SHIFTER_DAC_LOAD_INDICE(1),
datad => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_2_5_A\);
PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI_LEVEL_SHIFTER_DAC_SDI_1_13: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111101100001011")
port map (
combout => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_1_13\,
dataa => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_A\(7),
datab => LEVEL_SHIFTER_DAC_LOAD_INDICE(3),
datac => LEVEL_SHIFTER_DAC_LOAD_INDICE(2),
datad => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_1_11_X\);
PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI_LEVEL_SHIFTER_DAC_SDI_1_10: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000101011000000")
port map (
combout => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_1_10\,
dataa => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_A\(9),
datab => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_A\(5),
datac => LEVEL_SHIFTER_DAC_LOAD_INDICE(3),
datad => LEVEL_SHIFTER_DAC_LOAD_INDICE(2));
PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI_LEVEL_SHIFTER_DAC_SDI_1_6: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111010000000100")
port map (
combout => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_1_6\,
dataa => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_A\(6),
datab => LEVEL_SHIFTER_DAC_LOAD_INDICE(3),
datac => LEVEL_SHIFTER_DAC_LOAD_INDICE(2),
datad => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_1_4_X\);
PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI_LEVEL_SHIFTER_DAC_SDI_1_3: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000010100111111")
port map (
combout => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_1_3\,
dataa => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_A\(8),
datab => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_A\(4),
datac => LEVEL_SHIFTER_DAC_LOAD_INDICE(3),
datad => LEVEL_SHIFTER_DAC_LOAD_INDICE(2));
\LADDER_FPGA_MUX_STATUSIN_3_6_16_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100011011000")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_6(16),
dataa => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datab => LADDER_FPGA_MUX_STATUSIN_3_5(16),
datac => LADDER_FPGA_MUX_STATUSIN_3_4(16));
\LADDER_FPGA_MUX_STATUSIN_3_3_A_16_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3_A(16),
dataa => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.4.LATCH_N.PILOTAGE_N\,
datab => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.6.LATCH_N.PILOTAGE_N\,
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datad => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(0));
\LADDER_FPGA_MUX_STATUSIN_3_3_16_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3(16),
dataa => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.2.LATCH_N.PILOTAGE_N\,
datab => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.0.LATCH_N.PILOTAGE_N\,
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datad => LADDER_FPGA_MUX_STATUSIN_3_3_A(16));
UN1_LADDER_FPGA_EVENT_CONTROLLER_STATE_2_Z2482: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000010000000100")
port map (
combout => UN1_LADDER_FPGA_EVENT_CONTROLLER_STATE_2,
dataa => LADDER_FPGA_EVENT_CONTROLLER_STATE(1),
datab => LADDER_FPGA_EVENT_CONTROLLER_STATE(5),
datac => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.UN19_LADDER_FPGA_NBR_RCLK_ECHELLE\);
LADDER_FPGA_FIFO21_WR_RNO_0: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111110111")
port map (
combout => LADDER_FPGA_FIFO21_WR_0_0_G0_I_O4,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(0),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(2),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(1),
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(3));
\CNT_RCLK_RNI69PF_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111111011")
port map (
combout => \STATE_READOUT_NS_0_3__G2\,
dataa => CNT_RCLK(0),
datab => CNT_RCLK(3),
datac => CNT_RCLK(1),
datad => CNT_RCLK(2));
\STATE_READOUT_NS_A2_1_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111011111110")
port map (
combout => STATE_READOUT_NS_A2_1(0),
dataa => STATE_READOUT(3),
datab => STATE_READOUT(2),
datac => STATE_READOUT(1));
\LADDER_FPGA_NBR_RCLK_ECHELLE_RNIST8A1_11_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000000000001")
port map (
combout => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.UN41_LADDER_FPGA_NBR_RCLK_ECHELLE_0_G3_4\,
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(6),
datab => LADDER_FPGA_NBR_RCLK_ECHELLE(7),
datac => LADDER_FPGA_NBR_RCLK_ECHELLE(5),
datad => LADDER_FPGA_NBR_RCLK_ECHELLE(11));
\STATE_READOUT_RNO_2_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000000000001")
port map (
combout => \STATE_READOUT_NS_0_3__G0_0_A3_6\,
dataa => CNT_READOUT(0),
datab => CNT_READOUT(5),
datac => CNT_READOUT(4),
datad => CNT_READOUT(6));
\STATE_READOUT_RNO_0_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000000000010")
port map (
combout => \STATE_READOUT_NS_0_3__G0_0_A3_7\,
dataa => CNT_READOUT(9),
datab => CNT_READOUT(3),
datac => CNT_READOUT(1),
datad => CNT_READOUT(2));
LADDER_FPGA_BUSY_RNO_0: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111111110")
port map (
combout => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.UN41_LADDER_FPGA_NBR_RCLK_ECHELLE_0_G0_I_A3_6\,
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(3),
datab => LADDER_FPGA_NBR_RCLK_ECHELLE(5),
datac => LADDER_FPGA_NBR_RCLK_ECHELLE(0),
datad => LADDER_FPGA_NBR_RCLK_ECHELLE(2));
LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_119_Z2490: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111111011")
port map (
combout => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_119,
dataa => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_IP(5),
datab => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(6),
datac => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_IP(4),
datad => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_IP(3));
\STATE_READOUT_RNI0PSD_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010101010101000")
port map (
combout => CNT_RCLK_E0_0_G0_E,
dataa => RESET_N_C,
datab => STATE_READOUT(3),
datac => STATE_READOUT(2),
datad => STATE_READOUT(1));
\LADDER_FPGA_FIFO21_INPUT_11_3_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_3(0),
dataa => LADDER_FPGA_FIFO21_INPUT_11_0(0),
datab => LADDER_FPGA_FIFO21_INPUT_11_1(0),
datac => LADDER_FPGA_FIFO21_INPUT_11_SN_M8);
\LADDER_FPGA_FIFO21_INPUT_11_3_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_3(1),
dataa => LADDER_FPGA_FIFO21_INPUT_11_0(1),
datab => LADDER_FPGA_FIFO21_INPUT_11_1(1),
datac => LADDER_FPGA_FIFO21_INPUT_11_SN_M8);
\LADDER_FPGA_FIFO21_INPUT_11_3_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_3(3),
dataa => LADDER_FPGA_FIFO21_INPUT_11_0(3),
datab => LADDER_FPGA_FIFO21_INPUT_11_1(3),
datac => LADDER_FPGA_FIFO21_INPUT_11_SN_M8);
\LADDER_FPGA_FIFO21_INPUT_11_3_5_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_3(5),
dataa => LADDER_FPGA_FIFO21_INPUT_11_0(5),
datab => LADDER_FPGA_FIFO21_INPUT_11_1(5),
datac => LADDER_FPGA_FIFO21_INPUT_11_SN_M8);
\LADDER_FPGA_FIFO21_INPUT_11_3_7_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_3(7),
dataa => LADDER_FPGA_FIFO21_INPUT_11_0(7),
datab => LADDER_FPGA_FIFO21_INPUT_11_1(7),
datac => LADDER_FPGA_FIFO21_INPUT_11_SN_M8);
\LADDER_FPGA_FIFO21_INPUT_11_3_12_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_3(12),
dataa => LADDER_FPGA_FIFO21_INPUT_11_0(12),
datab => LADDER_FPGA_FIFO21_INPUT_11_1(12),
datac => LADDER_FPGA_FIFO21_INPUT_11_SN_M8);
\LADDER_FPGA_FIFO21_INPUT_11_3_15_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_3(15),
dataa => LADDER_FPGA_FIFO21_INPUT_11_0(15),
datab => LADDER_FPGA_FIFO21_INPUT_11_1(15),
datac => LADDER_FPGA_FIFO21_INPUT_11_SN_M8);
\LADDER_FPGA_FIFO21_INPUT_11_3_9_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_3(9),
dataa => LADDER_FPGA_FIFO21_INPUT_11_0(9),
datab => LADDER_FPGA_FIFO21_INPUT_11_1(9),
datac => LADDER_FPGA_FIFO21_INPUT_11_SN_M8);
\LADDER_FPGA_FIFO21_INPUT_11_3_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_3(2),
dataa => LADDER_FPGA_FIFO21_INPUT_11_0(2),
datab => LADDER_FPGA_FIFO21_INPUT_11_1(2),
datac => LADDER_FPGA_FIFO21_INPUT_11_SN_M8);
\LADDER_FPGA_FIFO21_INPUT_11_3_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_3(6),
dataa => LADDER_FPGA_FIFO21_INPUT_11_0(6),
datab => LADDER_FPGA_FIFO21_INPUT_11_1(6),
datac => LADDER_FPGA_FIFO21_INPUT_11_SN_M8);
\LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL_RNI6NJB_2_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011110101")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_SN_M8,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(2),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(3),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(0),
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(1));
\LADDER_FPGA_FIFO21_INPUT_11_3_17_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_3(17),
dataa => LADDER_FPGA_FIFO21_INPUT_11_0(17),
datab => LADDER_FPGA_FIFO21_INPUT_11_1(17),
datac => LADDER_FPGA_FIFO21_INPUT_11_SN_M8);
\LADDER_FPGA_FIFO21_INPUT_11_3_16_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_3(16),
dataa => LADDER_FPGA_FIFO21_INPUT_11_0(16),
datab => LADDER_FPGA_FIFO21_INPUT_11_1(16),
datac => LADDER_FPGA_FIFO21_INPUT_11_SN_M8);
\LADDER_FPGA_FIFO21_INPUT_11_3_14_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_3(14),
dataa => LADDER_FPGA_FIFO21_INPUT_11_0(14),
datab => LADDER_FPGA_FIFO21_INPUT_11_1(14),
datac => LADDER_FPGA_FIFO21_INPUT_11_SN_M8);
\LADDER_FPGA_FIFO21_INPUT_11_3_13_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_3(13),
dataa => LADDER_FPGA_FIFO21_INPUT_11_0(13),
datab => LADDER_FPGA_FIFO21_INPUT_11_1(13),
datac => LADDER_FPGA_FIFO21_INPUT_11_SN_M8);
\LADDER_FPGA_FIFO21_INPUT_11_3_11_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_3(11),
dataa => LADDER_FPGA_FIFO21_INPUT_11_0(11),
datab => LADDER_FPGA_FIFO21_INPUT_11_1(11),
datac => LADDER_FPGA_FIFO21_INPUT_11_SN_M8);
\LADDER_FPGA_FIFO21_INPUT_11_3_10_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_3(10),
dataa => LADDER_FPGA_FIFO21_INPUT_11_0(10),
datab => LADDER_FPGA_FIFO21_INPUT_11_1(10),
datac => LADDER_FPGA_FIFO21_INPUT_11_SN_M8);
\LADDER_FPGA_FIFO21_INPUT_11_3_8_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_3(8),
dataa => LADDER_FPGA_FIFO21_INPUT_11_0(8),
datab => LADDER_FPGA_FIFO21_INPUT_11_1(8),
datac => LADDER_FPGA_FIFO21_INPUT_11_SN_M8);
\LADDER_FPGA_FIFO21_INPUT_11_3_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_3(4),
dataa => LADDER_FPGA_FIFO21_INPUT_11_0(4),
datab => LADDER_FPGA_FIFO21_INPUT_11_1(4),
datac => LADDER_FPGA_FIFO21_INPUT_11_SN_M8);
\LADDER_FPGA_FIFO21_INPUT_11_3_19_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_3(19),
dataa => LADDER_FPGA_FIFO21_INPUT_11_0(19),
datab => LADDER_FPGA_FIFO21_INPUT_11_1(19),
datac => LADDER_FPGA_FIFO21_INPUT_11_SN_M8);
\LADDER_FPGA_FIFO21_INPUT_11_3_18_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_3(18),
dataa => LADDER_FPGA_FIFO21_INPUT_11_0(18),
datab => LADDER_FPGA_FIFO21_INPUT_11_1(18),
datac => LADDER_FPGA_FIFO21_INPUT_11_SN_M8);
PROC_LADDER_FPGA_TOKENIN_PULSE_DURATION_UN5_TOKENIN_PULSE_DURATION: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000000000000")
port map (
combout => \PROC_LADDER_FPGA_TOKENIN_PULSE_DURATION.UN5_TOKENIN_PULSE_DURATION\,
dataa => TOKENIN_PULSE_DURATION(0),
datab => TOKENIN_PULSE_DURATION(2),
datac => LADDER_FPGA_EVENT_CONTROLLER_STATE(3),
datad => \PROC_LADDER_FPGA_TOKENIN_PULSE_DURATION.UN5_TOKENIN_PULSE_DURATION_0\);
\LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_RNO_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000000000000")
port map (
combout => \LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_NS_A3_0_2__G0\,
dataa => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(5),
datab => LEVEL_SHIFTER_DAC_LOAD_INDICE(1),
datac => LEVEL_SHIFTER_DAC_LOAD_INDICE(0),
datad => \LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_NS_0_5__G1_1_1\);
\LEVEL_SHIFTER_DAC_LOAD_INDICE_RNIQEFT1_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000000000000")
port map (
combout => \LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_NS_0_5__G1_1\,
dataa => LEVEL_SHIFTER_DAC_LOAD_INDICE(2),
datab => LEVEL_SHIFTER_DAC_LOAD_INDICE(3),
datac => LEVEL_SHIFTER_DAC_LOAD_INDICE(0),
datad => LEVEL_SHIFTER_DAC_LOAD_INDICE(1));
\LADDER_FPGA_NBR_RCLK_ECHELLE_RNI80U62_10_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000100000000")
port map (
combout => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.UN41_LADDER_FPGA_NBR_RCLK_ECHELLE_0_G3\,
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(8),
datab => LADDER_FPGA_NBR_RCLK_ECHELLE(9),
datac => LADDER_FPGA_NBR_RCLK_ECHELLE(10),
datad => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.UN41_LADDER_FPGA_NBR_RCLK_ECHELLE_0_G3_4\);
LEVEL_SHIFTER_DAC_LOAD_INDICE_295_1_Z2517: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111011111110111")
port map (
combout => LEVEL_SHIFTER_DAC_LOAD_INDICE_295_1,
dataa => LEVEL_SHIFTER_DAC_LOAD_INDICE(1),
datab => LEVEL_SHIFTER_DAC_LOAD_INDICE(2),
datac => LEVEL_SHIFTER_DAC_LOAD_INDICE_C0);
\LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL_RNI6NJB_0_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0111111111000000")
port map (
combout => LADDER_FPGA_FIFO21_WR_0_0_G1_0_439_I_738,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(0),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(2),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(1),
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(3));
\LADDER_FPGA_FIFO21_INPUT_RNO_0_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011010100110101")
port map (
combout => \LADDER_FPGA_FIFO21_INPUT_1_0_0__M2\,
dataa => LADDER_FPGA_FIFO21_INPUT(0),
datab => LADDER_FPGA_FIFO21_INPUT_11_3(0),
datac => LADDER_FPGA_FIFO21_WR_0_0_G1_0_439_I_738);
\LADDER_FPGA_FIFO21_INPUT_RNO_0_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011010100110101")
port map (
combout => \LADDER_FPGA_FIFO21_INPUT_1_0_1__M2\,
dataa => LADDER_FPGA_FIFO21_INPUT(1),
datab => LADDER_FPGA_FIFO21_INPUT_11_3(1),
datac => LADDER_FPGA_FIFO21_WR_0_0_G1_0_439_I_738);
\LADDER_FPGA_FIFO21_INPUT_RNO_0_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011010100110101")
port map (
combout => \LADDER_FPGA_FIFO21_INPUT_1_0_3__M2\,
dataa => LADDER_FPGA_FIFO21_INPUT(3),
datab => LADDER_FPGA_FIFO21_INPUT_11_3(3),
datac => LADDER_FPGA_FIFO21_WR_0_0_G1_0_439_I_738);
\LADDER_FPGA_FIFO21_INPUT_RNO_0_5_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011010100110101")
port map (
combout => \LADDER_FPGA_FIFO21_INPUT_1_0_5__M2\,
dataa => LADDER_FPGA_FIFO21_INPUT(5),
datab => LADDER_FPGA_FIFO21_INPUT_11_3(5),
datac => LADDER_FPGA_FIFO21_WR_0_0_G1_0_439_I_738);
\LADDER_FPGA_FIFO21_INPUT_RNO_0_7_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011010100110101")
port map (
combout => \LADDER_FPGA_FIFO21_INPUT_1_0_7__M2\,
dataa => LADDER_FPGA_FIFO21_INPUT(7),
datab => LADDER_FPGA_FIFO21_INPUT_11_3(7),
datac => LADDER_FPGA_FIFO21_WR_0_0_G1_0_439_I_738);
\LADDER_FPGA_FIFO21_INPUT_RNO_0_12_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011010100110101")
port map (
combout => \LADDER_FPGA_FIFO21_INPUT_1_0_12__M2\,
dataa => LADDER_FPGA_FIFO21_INPUT(12),
datab => LADDER_FPGA_FIFO21_INPUT_11_3(12),
datac => LADDER_FPGA_FIFO21_WR_0_0_G1_0_439_I_738);
\LADDER_FPGA_FIFO21_INPUT_RNO_0_15_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011010100110101")
port map (
combout => \LADDER_FPGA_FIFO21_INPUT_1_0_15__M2\,
dataa => LADDER_FPGA_FIFO21_INPUT(15),
datab => LADDER_FPGA_FIFO21_INPUT_11_3(15),
datac => LADDER_FPGA_FIFO21_WR_0_0_G1_0_439_I_738);
\LADDER_FPGA_FIFO21_INPUT_RNO_0_9_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011010100110101")
port map (
combout => \LADDER_FPGA_FIFO21_INPUT_1_0_9__M2\,
dataa => LADDER_FPGA_FIFO21_INPUT(9),
datab => LADDER_FPGA_FIFO21_INPUT_11_3(9),
datac => LADDER_FPGA_FIFO21_WR_0_0_G1_0_439_I_738);
\LADDER_FPGA_FIFO21_INPUT_RNO_0_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011010100110101")
port map (
combout => \LADDER_FPGA_FIFO21_INPUT_1_0_2__M2\,
dataa => LADDER_FPGA_FIFO21_INPUT(2),
datab => LADDER_FPGA_FIFO21_INPUT_11_3(2),
datac => LADDER_FPGA_FIFO21_WR_0_0_G1_0_439_I_738);
\LADDER_FPGA_FIFO21_INPUT_RNO_0_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011010100110101")
port map (
combout => \LADDER_FPGA_FIFO21_INPUT_1_0_6__M2\,
dataa => LADDER_FPGA_FIFO21_INPUT(6),
datab => LADDER_FPGA_FIFO21_INPUT_11_3(6),
datac => LADDER_FPGA_FIFO21_WR_0_0_G1_0_439_I_738);
\LADDER_FPGA_FIFO21_INPUT_RNO_0_20_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010001001100100")
port map (
combout => \LADDER_FPGA_FIFO21_INPUT_1_0_20__G0_I_M2_A\,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(3),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(2),
datac => LADDER_FPGA_FIFO21_INPUT(20),
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(0));
\LADDER_FPGA_FIFO21_INPUT_RNO_20_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => \LADDER_FPGA_FIFO21_INPUT_1_0_20__G0_I_M2\,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(1),
datab => \LADDER_FPGA_FIFO21_INPUT_1_0_20__G0_I_M2_A\);
\LADDER_FPGA_FIFO21_INPUT_RNO_0_19_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011010100110101")
port map (
combout => \LADDER_FPGA_FIFO21_INPUT_1_0_19__M2\,
dataa => LADDER_FPGA_FIFO21_INPUT(19),
datab => LADDER_FPGA_FIFO21_INPUT_11_3(19),
datac => LADDER_FPGA_FIFO21_WR_0_0_G1_0_439_I_738);
\LADDER_FPGA_FIFO21_INPUT_RNO_0_18_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011010100110101")
port map (
combout => \LADDER_FPGA_FIFO21_INPUT_1_0_18__M2\,
dataa => LADDER_FPGA_FIFO21_INPUT(18),
datab => LADDER_FPGA_FIFO21_INPUT_11_3(18),
datac => LADDER_FPGA_FIFO21_WR_0_0_G1_0_439_I_738);
\LADDER_FPGA_FIFO21_INPUT_RNO_0_17_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011010100110101")
port map (
combout => \LADDER_FPGA_FIFO21_INPUT_1_0_17__M2\,
dataa => LADDER_FPGA_FIFO21_INPUT(17),
datab => LADDER_FPGA_FIFO21_INPUT_11_3(17),
datac => LADDER_FPGA_FIFO21_WR_0_0_G1_0_439_I_738);
\LADDER_FPGA_FIFO21_INPUT_RNO_0_16_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011010100110101")
port map (
combout => \LADDER_FPGA_FIFO21_INPUT_1_0_16__M2\,
dataa => LADDER_FPGA_FIFO21_INPUT(16),
datab => LADDER_FPGA_FIFO21_INPUT_11_3(16),
datac => LADDER_FPGA_FIFO21_WR_0_0_G1_0_439_I_738);
\LADDER_FPGA_FIFO21_INPUT_RNO_0_14_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011010100110101")
port map (
combout => \LADDER_FPGA_FIFO21_INPUT_1_0_14__M2\,
dataa => LADDER_FPGA_FIFO21_INPUT(14),
datab => LADDER_FPGA_FIFO21_INPUT_11_3(14),
datac => LADDER_FPGA_FIFO21_WR_0_0_G1_0_439_I_738);
\LADDER_FPGA_FIFO21_INPUT_RNO_0_13_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011010100110101")
port map (
combout => \LADDER_FPGA_FIFO21_INPUT_1_0_13__M2\,
dataa => LADDER_FPGA_FIFO21_INPUT(13),
datab => LADDER_FPGA_FIFO21_INPUT_11_3(13),
datac => LADDER_FPGA_FIFO21_WR_0_0_G1_0_439_I_738);
\LADDER_FPGA_FIFO21_INPUT_RNO_0_11_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011010100110101")
port map (
combout => \LADDER_FPGA_FIFO21_INPUT_1_0_11__M2\,
dataa => LADDER_FPGA_FIFO21_INPUT(11),
datab => LADDER_FPGA_FIFO21_INPUT_11_3(11),
datac => LADDER_FPGA_FIFO21_WR_0_0_G1_0_439_I_738);
\LADDER_FPGA_FIFO21_INPUT_RNO_0_10_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011010100110101")
port map (
combout => \LADDER_FPGA_FIFO21_INPUT_1_0_10__M2\,
dataa => LADDER_FPGA_FIFO21_INPUT(10),
datab => LADDER_FPGA_FIFO21_INPUT_11_3(10),
datac => LADDER_FPGA_FIFO21_WR_0_0_G1_0_439_I_738);
\LADDER_FPGA_FIFO21_INPUT_RNO_0_8_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011010100110101")
port map (
combout => \LADDER_FPGA_FIFO21_INPUT_1_0_8__M2\,
dataa => LADDER_FPGA_FIFO21_INPUT(8),
datab => LADDER_FPGA_FIFO21_INPUT_11_3(8),
datac => LADDER_FPGA_FIFO21_WR_0_0_G1_0_439_I_738);
\LADDER_FPGA_FIFO21_INPUT_RNO_0_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011010100110101")
port map (
combout => \LADDER_FPGA_FIFO21_INPUT_1_0_4__M2\,
dataa => LADDER_FPGA_FIFO21_INPUT(4),
datab => LADDER_FPGA_FIFO21_INPUT_11_3(4),
datac => LADDER_FPGA_FIFO21_WR_0_0_G1_0_439_I_738);
PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI_LEVEL_SHIFTER_DAC_SDI_1_15_A: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001100100111011")
port map (
combout => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_1_15_A\,
dataa => LEVEL_SHIFTER_DAC_LOAD_INDICE(1),
datab => LEVEL_SHIFTER_DAC_LOAD_INDICE(0),
datac => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_1_3\,
datad => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_1_10\);
PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI_LEVEL_SHIFTER_DAC_SDI_1_15: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010011111010")
port map (
combout => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_1_15\,
dataa => LEVEL_SHIFTER_DAC_LOAD_INDICE(1),
datab => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_1_13\,
datac => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_1_6\,
datad => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_1_15_A\);
PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI_LEVEL_SHIFTER_DAC_SDI_2_12_A: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001010110011101")
port map (
combout => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_2_12_A\,
dataa => LEVEL_SHIFTER_DAC_LOAD_INDICE(2),
datab => LEVEL_SHIFTER_DAC_LOAD_INDICE(3),
datac => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_2_5\,
datad => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_2_2\);
PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI_LEVEL_SHIFTER_DAC_SDI_2_12: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001000111111010")
port map (
combout => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_2_12\,
dataa => LEVEL_SHIFTER_DAC_LOAD_INDICE(3),
datab => LEVEL_SHIFTER_DAC_LOAD_INDICE(0),
datac => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_2_9\,
datad => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_2_12_A\);
LADDER_FPGA_FIFO21_WR_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100110000000000")
port map (
combout => LADDER_FPGA_FIFO21_WR_0_0_G1_0_439_I,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(1),
datab => LADDER_FPGA_FIFO21_WR_ENABLE,
datac => LADDER_FPGA_FIFO21_WR_0_0_G1_0_I_A5_0_1,
datad => LADDER_FPGA_FIFO21_WR_0_0_G1_0_439_I_738);
LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_ILLEGAL_2_Z2546: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111101110110000")
port map (
combout => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_ILLEGAL_2,
dataa => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_IP(5),
datab => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(6),
datac => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_IP(3),
datad => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_IP(4));
\STATE_READOUT_RNO_1_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010000000000000")
port map (
combout => \STATE_READOUT_NS_0_3__G0_0_A\,
dataa => STATE_READOUT(3),
datab => CNT_READOUT(7),
datac => CNT_READOUT(8),
datad => \STATE_READOUT_NS_0_3__G0_0_A3_6\);
\STATE_READOUT_RNO_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110110010100000")
port map (
combout => \STATE_READOUT_NS_0_3__G0_0\,
dataa => STATE_READOUT(2),
datab => \STATE_READOUT_NS_0_3__G0_0_A3_7\,
datac => \STATE_READOUT_NS_0_3__G2\,
datad => \STATE_READOUT_NS_0_3__G0_0_A\);
\STATE_READOUT_RNO_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010111000001100")
port map (
combout => \STATE_READOUT_NS_0_4__G0_0\,
dataa => STATE_READOUT(1),
datab => STATE_READOUT(2),
datac => \STATE_READOUT_NS_0_3__G2\,
datad => \COMP_LADDER_FPGA_SC_TAP_CONTROL.STATE_READOUT_NS_0_4__G2\);
\STATE_READOUT_RNO_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010000011101100")
port map (
combout => \STATE_READOUT_NS_0_5__G0_0\,
dataa => HOLDIN_ECHELLE_C,
datab => STATE_READOUT(1),
datac => STATE_READOUT(0),
datad => \COMP_LADDER_FPGA_SC_TAP_CONTROL.STATE_READOUT_NS_0_4__G2\);
\LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_RNO_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1100111011001110")
port map (
combout => N_871_I_0_G0,
dataa => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(2),
datab => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(3),
datac => \LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_NS_0_5__G1_1\);
\LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_RNO_5_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011101100111011")
port map (
combout => N_866_I_0_G0,
dataa => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(5),
datab => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(6),
datac => \LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_NS_0_5__G1_1\);
\CNT_RCLK_RNO_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1100000001100000")
port map (
combout => CNT_RCLK_E0_0_G2,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER(0),
datab => CNT_RCLK(0),
datac => STATE_READOUT(2),
datad => \COMP_LADDER_FPGA_SC_TAP_CONTROL.PROC_LADDER_FPGA_ADC_CS.LADDER_FPGA_ADC_SELECT_N5_I_O2\);
CNT_RCLK_C1_Z2554: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000010000000")
port map (
combout => CNT_RCLK_C1,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER(0),
datab => CNT_RCLK(0),
datac => CNT_RCLK(1),
datad => \COMP_LADDER_FPGA_SC_TAP_CONTROL.PROC_LADDER_FPGA_ADC_CS.LADDER_FPGA_ADC_SELECT_N5_I_O2\);
\TOKENIN_PULSE_DURATION_RNO_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011000000110000")
port map (
combout => TOKENIN_PULSE_DURATION_N0_0_G0,
dataa => TOKENIN_PULSE_DURATION(2),
datab => TOKENIN_PULSE_DURATION(0),
datac => LADDER_FPGA_EVENT_CONTROLLER_STATE(3),
datad => \PROC_LADDER_FPGA_TOKENIN_PULSE_DURATION.UN5_TOKENIN_PULSE_DURATION_0\);
TOKENIN_PULSE_DURATION_C1_Z2556: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100100001001000")
port map (
combout => TOKENIN_PULSE_DURATION_C1,
dataa => TOKENIN_PULSE_DURATION(0),
datab => TOKENIN_PULSE_DURATION(1),
datac => \PROC_LADDER_FPGA_TOKENIN_PULSE_DURATION.UN5_TOKENIN_PULSE_DURATION\);
\LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_RNO_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110101011000000")
port map (
combout => \LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_NS_0_5__G0_0\,
dataa => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(2),
datab => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(1),
datac => \COMP_LADDER_FPGA_SC_CONFIG.A.6.D.E.DATA_OUT\,
datad => \LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_NS_0_5__G1_1\);
UN1_LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_4_0_Z2558: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010000000100")
port map (
combout => UN1_LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_4_0,
dataa => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(4),
datab => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(6),
datac => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_3_SN_M1\,
datad => \LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_NS_0_5__G1_1\);
\LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL_RNI6NJB_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0101111111100001")
port map (
combout => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_0__G0_I_O4_I\,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(1),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(0),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(2),
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_DEL_DEL(3));
PROC_LADDER_FPGA_NBR_RCLK_ECHELLE_UN8_LADDER_FPGA_NBR_RCLK_ECHELLELTO13: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111011111110111")
port map (
combout => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.UN8_LADDER_FPGA_NBR_RCLK_ECHELLELTO13\,
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(12),
datab => LADDER_FPGA_NBR_RCLK_ECHELLE(13),
datac => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.UN41_LADDER_FPGA_NBR_RCLK_ECHELLE_0_G3\);
LADDER_FPGA_BUSY_RNO_1: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111011111111")
port map (
combout => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.UN41_LADDER_FPGA_NBR_RCLK_ECHELLE_0_G0_I_A3_5\,
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(1),
datab => LADDER_FPGA_NBR_RCLK_ECHELLE(13),
datac => LADDER_FPGA_NBR_RCLK_ECHELLE(12),
datad => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.UN41_LADDER_FPGA_NBR_RCLK_ECHELLE_0_G3\);
PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI_LEVEL_SHIFTER_DAC_SDI_3_U: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110001011000000")
port map (
combout => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_3_U\,
dataa => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(5),
datab => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(2),
datac => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_2_12\,
datad => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_1_15\);
\CNT_RCLK_RNO_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1100000001100000")
port map (
combout => CNT_RCLK_E1_0_G2,
dataa => CNT_RCLK(0),
datab => CNT_RCLK(1),
datac => STATE_READOUT(2),
datad => \COMP_LADDER_FPGA_SC_TAP_CONTROL.STATE_READOUT_NS_0_4__G2\);
\TOKENIN_PULSE_DURATION_RNO_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1001000001100000")
port map (
combout => TOKENIN_PULSE_DURATION_N1_0_G0,
dataa => TOKENIN_PULSE_DURATION(0),
datab => TOKENIN_PULSE_DURATION(1),
datac => LADDER_FPGA_EVENT_CONTROLLER_STATE(3),
datad => \PROC_LADDER_FPGA_TOKENIN_PULSE_DURATION.UN5_TOKENIN_PULSE_DURATION\);
\LEVEL_SHIFTER_DAC_LOAD_INDICE_RNO_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000100100001001")
port map (
combout => LEVEL_SHIFTER_DAC_LOAD_INDICE_N3_I_I_0_G0,
dataa => LEVEL_SHIFTER_DAC_LOAD_INDICE(3),
datab => LEVEL_SHIFTER_DAC_LOAD_INDICE_295_1,
datac => UN1_LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_4_0);
\LEVEL_SHIFTER_DAC_LOAD_INDICE_RNO_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000011000110")
port map (
combout => LEVEL_SHIFTER_DAC_LOAD_INDICE_N2_I_I_0_G0,
dataa => LEVEL_SHIFTER_DAC_LOAD_INDICE(1),
datab => LEVEL_SHIFTER_DAC_LOAD_INDICE(2),
datac => LEVEL_SHIFTER_DAC_LOAD_INDICE_C0,
datad => UN1_LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_4_0);
\LEVEL_SHIFTER_DAC_LOAD_INDICE_RNO_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000100100001001")
port map (
combout => LEVEL_SHIFTER_DAC_LOAD_INDICE_N1_I_I_0_G0,
dataa => LEVEL_SHIFTER_DAC_LOAD_INDICE(1),
datab => LEVEL_SHIFTER_DAC_LOAD_INDICE_C0,
datac => UN1_LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_4_0);
\LEVEL_SHIFTER_DAC_LOAD_INDICE_RNO_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000010110100")
port map (
combout => LEVEL_SHIFTER_DAC_LOAD_INDICE_N0_I_I_0_G0,
dataa => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(4),
datab => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(6),
datac => LEVEL_SHIFTER_DAC_LOAD_INDICE(0),
datad => UN1_LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_4_0);
PROC_LADDER_FPGA_NBR_RCLK_ECHELLE_UN19_LADDER_FPGA_NBR_RCLK_ECHELLE: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111000001110000")
port map (
combout => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.UN19_LADDER_FPGA_NBR_RCLK_ECHELLE\,
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(12),
datab => LADDER_FPGA_NBR_RCLK_ECHELLE(13),
datac => LADDER_FPGA_EVENT_CONTROLLER_STATE(0),
datad => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.UN41_LADDER_FPGA_NBR_RCLK_ECHELLE_0_G3\);
\LADDER_FPGA_FIFO21_INPUT_RNO_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000101000111010")
port map (
combout => \LADDER_FPGA_FIFO21_INPUT_1_0_0__M4\,
dataa => LADDER_FPGA_FIFO21_INPUT(0),
datab => \PROC_LADDER_FPGA_DATA_PACKER.SHIFTREG_CLR2_1\,
datac => \LADDER_FPGA_FIFO21_INPUT_1_0_0__G0_0_O4\,
datad => \LADDER_FPGA_FIFO21_INPUT_1_0_0__M2\);
\LADDER_FPGA_FIFO21_INPUT_RNO_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000101000111010")
port map (
combout => \LADDER_FPGA_FIFO21_INPUT_1_0_1__M4\,
dataa => LADDER_FPGA_FIFO21_INPUT(1),
datab => \PROC_LADDER_FPGA_DATA_PACKER.SHIFTREG_CLR2_1\,
datac => \LADDER_FPGA_FIFO21_INPUT_1_0_0__G0_0_O4\,
datad => \LADDER_FPGA_FIFO21_INPUT_1_0_1__M2\);
\LADDER_FPGA_FIFO21_INPUT_RNO_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000101000111010")
port map (
combout => \LADDER_FPGA_FIFO21_INPUT_1_0_3__M4\,
dataa => LADDER_FPGA_FIFO21_INPUT(3),
datab => \PROC_LADDER_FPGA_DATA_PACKER.SHIFTREG_CLR2_1\,
datac => \LADDER_FPGA_FIFO21_INPUT_1_0_0__G0_0_O4\,
datad => \LADDER_FPGA_FIFO21_INPUT_1_0_3__M2\);
\LADDER_FPGA_FIFO21_INPUT_RNO_5_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000101000111010")
port map (
combout => \LADDER_FPGA_FIFO21_INPUT_1_0_5__M4\,
dataa => LADDER_FPGA_FIFO21_INPUT(5),
datab => \PROC_LADDER_FPGA_DATA_PACKER.SHIFTREG_CLR2_1\,
datac => \LADDER_FPGA_FIFO21_INPUT_1_0_0__G0_0_O4\,
datad => \LADDER_FPGA_FIFO21_INPUT_1_0_5__M2\);
\LADDER_FPGA_FIFO21_INPUT_RNO_7_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000101000111010")
port map (
combout => \LADDER_FPGA_FIFO21_INPUT_1_0_7__M4\,
dataa => LADDER_FPGA_FIFO21_INPUT(7),
datab => \PROC_LADDER_FPGA_DATA_PACKER.SHIFTREG_CLR2_1\,
datac => \LADDER_FPGA_FIFO21_INPUT_1_0_0__G0_0_O4\,
datad => \LADDER_FPGA_FIFO21_INPUT_1_0_7__M2\);
\LADDER_FPGA_FIFO21_INPUT_RNO_12_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000101000111010")
port map (
combout => \LADDER_FPGA_FIFO21_INPUT_1_0_12__M4\,
dataa => LADDER_FPGA_FIFO21_INPUT(12),
datab => \PROC_LADDER_FPGA_DATA_PACKER.SHIFTREG_CLR2_1\,
datac => \LADDER_FPGA_FIFO21_INPUT_1_0_0__G0_0_O4\,
datad => \LADDER_FPGA_FIFO21_INPUT_1_0_12__M2\);
\LADDER_FPGA_FIFO21_INPUT_RNO_15_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000101000111010")
port map (
combout => \LADDER_FPGA_FIFO21_INPUT_1_0_15__M4\,
dataa => LADDER_FPGA_FIFO21_INPUT(15),
datab => \PROC_LADDER_FPGA_DATA_PACKER.SHIFTREG_CLR2_1\,
datac => \LADDER_FPGA_FIFO21_INPUT_1_0_0__G0_0_O4\,
datad => \LADDER_FPGA_FIFO21_INPUT_1_0_15__M2\);
\LADDER_FPGA_FIFO21_INPUT_RNO_9_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000101000111010")
port map (
combout => \LADDER_FPGA_FIFO21_INPUT_1_0_9__M4\,
dataa => LADDER_FPGA_FIFO21_INPUT(9),
datab => \PROC_LADDER_FPGA_DATA_PACKER.SHIFTREG_CLR2_1\,
datac => \LADDER_FPGA_FIFO21_INPUT_1_0_0__G0_0_O4\,
datad => \LADDER_FPGA_FIFO21_INPUT_1_0_9__M2\);
\LADDER_FPGA_FIFO21_INPUT_RNO_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000101000111010")
port map (
combout => \LADDER_FPGA_FIFO21_INPUT_1_0_2__M4\,
dataa => LADDER_FPGA_FIFO21_INPUT(2),
datab => \PROC_LADDER_FPGA_DATA_PACKER.SHIFTREG_CLR2_1\,
datac => \LADDER_FPGA_FIFO21_INPUT_1_0_0__G0_0_O4\,
datad => \LADDER_FPGA_FIFO21_INPUT_1_0_2__M2\);
\LADDER_FPGA_FIFO21_INPUT_RNO_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000101000111010")
port map (
combout => \LADDER_FPGA_FIFO21_INPUT_1_0_6__M4\,
dataa => LADDER_FPGA_FIFO21_INPUT(6),
datab => \PROC_LADDER_FPGA_DATA_PACKER.SHIFTREG_CLR2_1\,
datac => \LADDER_FPGA_FIFO21_INPUT_1_0_0__G0_0_O4\,
datad => \LADDER_FPGA_FIFO21_INPUT_1_0_6__M2\);
\LADDER_FPGA_FIFO21_INPUT_RNO_19_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000101000111010")
port map (
combout => \LADDER_FPGA_FIFO21_INPUT_1_0_19__M4\,
dataa => LADDER_FPGA_FIFO21_INPUT(19),
datab => \PROC_LADDER_FPGA_DATA_PACKER.SHIFTREG_CLR2_1\,
datac => \LADDER_FPGA_FIFO21_INPUT_1_0_0__G0_0_O4\,
datad => \LADDER_FPGA_FIFO21_INPUT_1_0_19__M2\);
\LADDER_FPGA_FIFO21_INPUT_RNO_18_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000101000111010")
port map (
combout => \LADDER_FPGA_FIFO21_INPUT_1_0_18__M4\,
dataa => LADDER_FPGA_FIFO21_INPUT(18),
datab => \PROC_LADDER_FPGA_DATA_PACKER.SHIFTREG_CLR2_1\,
datac => \LADDER_FPGA_FIFO21_INPUT_1_0_0__G0_0_O4\,
datad => \LADDER_FPGA_FIFO21_INPUT_1_0_18__M2\);
\LADDER_FPGA_FIFO21_INPUT_RNO_17_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000101000111010")
port map (
combout => \LADDER_FPGA_FIFO21_INPUT_1_0_17__M4\,
dataa => LADDER_FPGA_FIFO21_INPUT(17),
datab => \PROC_LADDER_FPGA_DATA_PACKER.SHIFTREG_CLR2_1\,
datac => \LADDER_FPGA_FIFO21_INPUT_1_0_0__G0_0_O4\,
datad => \LADDER_FPGA_FIFO21_INPUT_1_0_17__M2\);
\LADDER_FPGA_FIFO21_INPUT_RNO_16_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000101000111010")
port map (
combout => \LADDER_FPGA_FIFO21_INPUT_1_0_16__M4\,
dataa => LADDER_FPGA_FIFO21_INPUT(16),
datab => \PROC_LADDER_FPGA_DATA_PACKER.SHIFTREG_CLR2_1\,
datac => \LADDER_FPGA_FIFO21_INPUT_1_0_0__G0_0_O4\,
datad => \LADDER_FPGA_FIFO21_INPUT_1_0_16__M2\);
\LADDER_FPGA_FIFO21_INPUT_RNO_14_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000101000111010")
port map (
combout => \LADDER_FPGA_FIFO21_INPUT_1_0_14__M4\,
dataa => LADDER_FPGA_FIFO21_INPUT(14),
datab => \PROC_LADDER_FPGA_DATA_PACKER.SHIFTREG_CLR2_1\,
datac => \LADDER_FPGA_FIFO21_INPUT_1_0_0__G0_0_O4\,
datad => \LADDER_FPGA_FIFO21_INPUT_1_0_14__M2\);
\LADDER_FPGA_FIFO21_INPUT_RNO_13_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000101000111010")
port map (
combout => \LADDER_FPGA_FIFO21_INPUT_1_0_13__M4\,
dataa => LADDER_FPGA_FIFO21_INPUT(13),
datab => \PROC_LADDER_FPGA_DATA_PACKER.SHIFTREG_CLR2_1\,
datac => \LADDER_FPGA_FIFO21_INPUT_1_0_0__G0_0_O4\,
datad => \LADDER_FPGA_FIFO21_INPUT_1_0_13__M2\);
\LADDER_FPGA_FIFO21_INPUT_RNO_11_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000101000111010")
port map (
combout => \LADDER_FPGA_FIFO21_INPUT_1_0_11__M4\,
dataa => LADDER_FPGA_FIFO21_INPUT(11),
datab => \PROC_LADDER_FPGA_DATA_PACKER.SHIFTREG_CLR2_1\,
datac => \LADDER_FPGA_FIFO21_INPUT_1_0_0__G0_0_O4\,
datad => \LADDER_FPGA_FIFO21_INPUT_1_0_11__M2\);
\LADDER_FPGA_FIFO21_INPUT_RNO_10_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000101000111010")
port map (
combout => \LADDER_FPGA_FIFO21_INPUT_1_0_10__M4\,
dataa => LADDER_FPGA_FIFO21_INPUT(10),
datab => \PROC_LADDER_FPGA_DATA_PACKER.SHIFTREG_CLR2_1\,
datac => \LADDER_FPGA_FIFO21_INPUT_1_0_0__G0_0_O4\,
datad => \LADDER_FPGA_FIFO21_INPUT_1_0_10__M2\);
\LADDER_FPGA_FIFO21_INPUT_RNO_8_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000101000111010")
port map (
combout => \LADDER_FPGA_FIFO21_INPUT_1_0_8__M4\,
dataa => LADDER_FPGA_FIFO21_INPUT(8),
datab => \PROC_LADDER_FPGA_DATA_PACKER.SHIFTREG_CLR2_1\,
datac => \LADDER_FPGA_FIFO21_INPUT_1_0_0__G0_0_O4\,
datad => \LADDER_FPGA_FIFO21_INPUT_1_0_8__M2\);
\LADDER_FPGA_FIFO21_INPUT_RNO_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000101000111010")
port map (
combout => \LADDER_FPGA_FIFO21_INPUT_1_0_4__M4\,
dataa => LADDER_FPGA_FIFO21_INPUT(4),
datab => \PROC_LADDER_FPGA_DATA_PACKER.SHIFTREG_CLR2_1\,
datac => \LADDER_FPGA_FIFO21_INPUT_1_0_0__G0_0_O4\,
datad => \LADDER_FPGA_FIFO21_INPUT_1_0_4__M2\);
\CNT_RCLK_RNO_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100100001001000")
port map (
combout => CNT_RCLK_E2_0_G2,
dataa => CNT_RCLK(2),
datab => STATE_READOUT(2),
datac => CNT_RCLK_C1);
\TOKENIN_PULSE_DURATION_RNO_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100100001001000")
port map (
combout => TOKENIN_PULSE_DURATION_N2_0_G0,
dataa => TOKENIN_PULSE_DURATION(2),
datab => LADDER_FPGA_EVENT_CONTROLLER_STATE(3),
datac => TOKENIN_PULSE_DURATION_C1);
PROC_LADDER_FPGA_NBR_RCLK_ECHELLE_UN8_LADDER_FPGA_NBR_RCLK_ECHELLELTO13_RNIQGQ61: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111100001111")
port map (
combout => LADDER_FPGA_NBR_RCLK_ECHELLELDE,
dataa => LADDER_FPGA_EVENT_CONTROLLER_STATE(2),
datab => LADDER_FPGA_EVENT_CONTROLLER_STATE(3),
datac => UN1_LADDER_FPGA_EVENT_CONTROLLER_STATE_2,
datad => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.UN8_LADDER_FPGA_NBR_RCLK_ECHELLELTO13\);
\CNT_RCLK_RNO_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0110000011000000")
port map (
combout => CNT_RCLK_E3_0_G2,
dataa => CNT_RCLK(2),
datab => CNT_RCLK(3),
datac => STATE_READOUT(2),
datad => CNT_RCLK_C1);
\TOKENIN_PULSE_DURATION_RNO_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0110000011000000")
port map (
combout => TOKENIN_PULSE_DURATION_N3_0_G0,
dataa => TOKENIN_PULSE_DURATION(2),
datab => TOKENIN_PULSE_DURATION(3),
datac => LADDER_FPGA_EVENT_CONTROLLER_STATE(3),
datad => TOKENIN_PULSE_DURATION_C1);
LADDER_FPGA_BUSY_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111000000000")
port map (
combout => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.UN41_LADDER_FPGA_NBR_RCLK_ECHELLE_0_G0_I\,
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(4),
datab => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.UN41_LADDER_FPGA_NBR_RCLK_ECHELLE_0_G0_I_A3_6\,
datac => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.UN41_LADDER_FPGA_NBR_RCLK_ECHELLE_0_G0_I_A3_5\,
datad => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.UN8_LADDER_FPGA_NBR_RCLK_ECHELLELTO13\);
LADDER_FPGA_EVENT_CONTROLLER_STATE_ILLEGAL_A_Z2596: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000100010110")
port map (
combout => LADDER_FPGA_EVENT_CONTROLLER_STATE_ILLEGAL_A,
dataa => LADDER_FPGA_EVENT_CONTROLLER_STATE_IP(1),
datab => LADDER_FPGA_EVENT_CONTROLLER_STATE_IP(0),
datac => LADDER_FPGA_EVENT_CONTROLLER_STATE_IP(2),
datad => LADDER_FPGA_EVENT_CONTROLLER_STATE_226);
LADDER_FPGA_EVENT_CONTROLLER_STATE_ILLEGAL_Z2597: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011001011111111")
port map (
combout => LADDER_FPGA_EVENT_CONTROLLER_STATE_ILLEGAL,
dataa => LADDER_FPGA_EVENT_CONTROLLER_STATE_IP(3),
datab => LADDER_FPGA_EVENT_CONTROLLER_STATE(5),
datac => LADDER_FPGA_EVENT_CONTROLLER_STATE_IP(4),
datad => LADDER_FPGA_EVENT_CONTROLLER_STATE_ILLEGAL_A);
LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_ILLEGAL_A_Z2598: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000100010110")
port map (
combout => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_ILLEGAL_A,
dataa => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_IP(1),
datab => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_IP(0),
datac => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_IP(2),
datad => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_119);
LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_ILLEGAL_Z2599: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111010011111111")
port map (
combout => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_ILLEGAL,
dataa => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(6),
datab => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_IP(5),
datac => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_ILLEGAL_2,
datad => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_ILLEGAL_A);
\STATE_READOUT_RNO_5_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111011111110")
port map (
combout => \STATE_READOUT_NS_A2_0_0__G0_X\,
dataa => HOLDIN_ECHELLE_C,
datab => STATE_READOUT(4),
datac => STATE_READOUT_NS_A2_1(0));
PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI_LEVEL_SHIFTER_DAC_SDI_1_4_X: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0101001101010011")
port map (
combout => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_1_4_X\,
dataa => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_A\(2),
datab => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_A\(10),
datac => LEVEL_SHIFTER_DAC_LOAD_INDICE(3));
PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI_LEVEL_SHIFTER_DAC_SDI_1_11_X: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_1_11_X\,
dataa => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_A\(3),
datab => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_A\(11),
datac => LEVEL_SHIFTER_DAC_LOAD_INDICE(3));
\LADDER_FPGA_MUX_STATUSIN_3_2_X_13_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_2_X(13),
dataa => USB_READY_N_C,
datab => LADDER_FPGA_EVENT_CONTROLLER_STATE(4),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(0));
\LADDER_FPGA_MUX_STATUSIN_3_4_X_12_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_4_X(12),
dataa => CARD_SER_NUM_C(3),
datab => \COMP_LADDER_FPGA_SC_CONFIG.A.7.D.E.DATA_OUT\,
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(0));
\LADDER_FPGA_MUX_STATUSIN_3_5_X_12_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_5_X(12),
dataa => LADDER_ADDR_C(0),
datab => CARD_SER_NUM_C(0),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(0));
LADDER_FPGA_EVENT_CONTROLLER_STATE_236_X: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010001000100010")
port map (
combout => LADDER_FPGA_EVENT_CONTROLLER_STATE_236_X_I,
dataa => RESET_N_C,
datab => LADDER_FPGA_EVENT_CONTROLLER_STATE_ILLEGALPIPE2);
LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_129_X: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010001000100010")
port map (
combout => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_129_X_I,
dataa => RESET_N_C,
datab => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_ILLEGALPIPE2);
UN1_RESET_N_2_X_Z2608: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010001000100010")
port map (
combout => UN1_RESET_N_2_X,
dataa => RESET_N_C,
datab => STATE_READOUT(3));
TEST_16HYBRIDES_X_Z2609: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1001100110011001")
port map (
combout => TEST_16HYBRIDES_X,
dataa => TESTIN_ECHELLE_C,
datab => \COMP_LADDER_FPGA_SC_CONFIG.A.7.D.E.DATA_OUT\);
LEVEL_SHIFTER_DAC_SCK_X_Z2610: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => LEVEL_SHIFTER_DAC_SCK_X,
dataa => LEVEL_SHIFTER_DAC_SCK_EN,
datab => LADDER_FPGA_CLOCK4MHZ);
SPARE_SWITCH_IN: cycloneiii_io_ibuf port map (
i => N_286);
FPGA_SERDES_OU_CONNEC_IN: cycloneiii_io_ibuf port map (
o => FPGA_SERDES_OU_CONNEC_C,
i => N_285);
SC_SERDES_OU_CONNEC_IN: cycloneiii_io_ibuf port map (
o => SC_SERDES_OU_CONNEC_C,
i => N_284);
XTAL_EN_IN: cycloneiii_io_ibuf port map (
o => XTAL_EN_C,
i => N_283);
DEBUG_PRESENT_N_IN: cycloneiii_io_ibuf port map (
o => DEBUG_PRESENT_N_C,
i => N_282);
USB_TX_FULL_IN: cycloneiii_io_ibuf port map (
i => N_280);
USB_RX_EMPTY_IN: cycloneiii_io_ibuf port map (
i => N_279);
USB_READY_N_IN: cycloneiii_io_ibuf port map (
o => USB_READY_N_C,
i => N_276);
USB_PRESENT_IN: cycloneiii_io_ibuf port map (
o => USB_PRESENT_C,
i => N_275);
\USB_DATA_IN_7_\: cycloneiii_io_ibuf port map (
i => N_274);
\USB_DATA_IN_6_\: cycloneiii_io_ibuf port map (
i => N_273);
\USB_DATA_IN_5_\: cycloneiii_io_ibuf port map (
i => N_272);
\USB_DATA_IN_4_\: cycloneiii_io_ibuf port map (
i => N_271);
\USB_DATA_IN_3_\: cycloneiii_io_ibuf port map (
i => N_270);
\USB_DATA_IN_2_\: cycloneiii_io_ibuf port map (
i => N_269);
\USB_DATA_IN_1_\: cycloneiii_io_ibuf port map (
i => N_268);
\USB_DATA_IN_0_\: cycloneiii_io_ibuf port map (
i => N_267);
\SC_TDO_HYBRIDE_IN_15_\: cycloneiii_io_ibuf port map (
o => SC_TDO_HYBRIDE_C(15),
i => N_266);
\SC_TDO_HYBRIDE_IN_14_\: cycloneiii_io_ibuf port map (
o => SC_TDO_HYBRIDE_C(14),
i => N_265);
\SC_TDO_HYBRIDE_IN_13_\: cycloneiii_io_ibuf port map (
o => SC_TDO_HYBRIDE_C(13),
i => N_264);
\SC_TDO_HYBRIDE_IN_12_\: cycloneiii_io_ibuf port map (
o => SC_TDO_HYBRIDE_C(12),
i => N_263);
\SC_TDO_HYBRIDE_IN_11_\: cycloneiii_io_ibuf port map (
o => SC_TDO_HYBRIDE_C(11),
i => N_262);
\SC_TDO_HYBRIDE_IN_10_\: cycloneiii_io_ibuf port map (
o => SC_TDO_HYBRIDE_C(10),
i => N_261);
\SC_TDO_HYBRIDE_IN_9_\: cycloneiii_io_ibuf port map (
o => SC_TDO_HYBRIDE_C(9),
i => N_260);
\SC_TDO_HYBRIDE_IN_8_\: cycloneiii_io_ibuf port map (
o => SC_TDO_HYBRIDE_C(8),
i => N_259);
\SC_TDO_HYBRIDE_IN_7_\: cycloneiii_io_ibuf port map (
o => SC_TDO_HYBRIDE_C(7),
i => N_258);
\SC_TDO_HYBRIDE_IN_6_\: cycloneiii_io_ibuf port map (
o => SC_TDO_HYBRIDE_C(6),
i => N_257);
\SC_TDO_HYBRIDE_IN_5_\: cycloneiii_io_ibuf port map (
o => SC_TDO_HYBRIDE_C(5),
i => N_256);
\SC_TDO_HYBRIDE_IN_4_\: cycloneiii_io_ibuf port map (
o => SC_TDO_HYBRIDE_C(4),
i => N_255);
\SC_TDO_HYBRIDE_IN_3_\: cycloneiii_io_ibuf port map (
o => SC_TDO_HYBRIDE_C(3),
i => N_254);
\SC_TDO_HYBRIDE_IN_2_\: cycloneiii_io_ibuf port map (
o => SC_TDO_HYBRIDE_C(2),
i => N_253);
\SC_TDO_HYBRIDE_IN_1_\: cycloneiii_io_ibuf port map (
o => SC_TDO_HYBRIDE_C(1),
i => N_252);
\SC_TDO_HYBRIDE_IN_0_\: cycloneiii_io_ibuf port map (
o => SC_TDO_HYBRIDE_C(0),
i => N_251);
\TOKENOUT_HYBRIDE_IN_15_\: cycloneiii_io_ibuf port map (
i => N_186);
\TOKENOUT_HYBRIDE_IN_14_\: cycloneiii_io_ibuf port map (
i => N_185);
\TOKENOUT_HYBRIDE_IN_13_\: cycloneiii_io_ibuf port map (
i => N_184);
\TOKENOUT_HYBRIDE_IN_12_\: cycloneiii_io_ibuf port map (
i => N_183);
\TOKENOUT_HYBRIDE_IN_11_\: cycloneiii_io_ibuf port map (
i => N_182);
\TOKENOUT_HYBRIDE_IN_10_\: cycloneiii_io_ibuf port map (
i => N_181);
\TOKENOUT_HYBRIDE_IN_9_\: cycloneiii_io_ibuf port map (
i => N_180);
\TOKENOUT_HYBRIDE_IN_8_\: cycloneiii_io_ibuf port map (
i => N_179);
\TOKENOUT_HYBRIDE_IN_7_\: cycloneiii_io_ibuf port map (
i => N_178);
\TOKENOUT_HYBRIDE_IN_6_\: cycloneiii_io_ibuf port map (
i => N_177);
\TOKENOUT_HYBRIDE_IN_5_\: cycloneiii_io_ibuf port map (
i => N_176);
\TOKENOUT_HYBRIDE_IN_4_\: cycloneiii_io_ibuf port map (
i => N_175);
\TOKENOUT_HYBRIDE_IN_3_\: cycloneiii_io_ibuf port map (
i => N_174);
\TOKENOUT_HYBRIDE_IN_2_\: cycloneiii_io_ibuf port map (
i => N_173);
\TOKENOUT_HYBRIDE_IN_1_\: cycloneiii_io_ibuf port map (
i => N_172);
\TOKENOUT_HYBRIDE_IN_0_\: cycloneiii_io_ibuf port map (
i => N_171);
\LATCHUP_HYBRIDE_IN_15_\: cycloneiii_io_ibuf port map (
o => LATCHUP_HYBRIDE_C(15),
i => N_149);
\LATCHUP_HYBRIDE_IN_14_\: cycloneiii_io_ibuf port map (
o => LATCHUP_HYBRIDE_C(14),
i => N_148);
\LATCHUP_HYBRIDE_IN_13_\: cycloneiii_io_ibuf port map (
o => LATCHUP_HYBRIDE_C(13),
i => N_147);
\LATCHUP_HYBRIDE_IN_12_\: cycloneiii_io_ibuf port map (
o => LATCHUP_HYBRIDE_C(12),
i => N_146);
\LATCHUP_HYBRIDE_IN_11_\: cycloneiii_io_ibuf port map (
o => LATCHUP_HYBRIDE_C(11),
i => N_145);
\LATCHUP_HYBRIDE_IN_10_\: cycloneiii_io_ibuf port map (
o => LATCHUP_HYBRIDE_C(10),
i => N_144);
\LATCHUP_HYBRIDE_IN_9_\: cycloneiii_io_ibuf port map (
o => LATCHUP_HYBRIDE_C(9),
i => N_143);
\LATCHUP_HYBRIDE_IN_8_\: cycloneiii_io_ibuf port map (
o => LATCHUP_HYBRIDE_C(8),
i => N_142);
\LATCHUP_HYBRIDE_IN_7_\: cycloneiii_io_ibuf port map (
o => LATCHUP_HYBRIDE_C(7),
i => N_141);
\LATCHUP_HYBRIDE_IN_6_\: cycloneiii_io_ibuf port map (
o => LATCHUP_HYBRIDE_C(6),
i => N_140);
\LATCHUP_HYBRIDE_IN_5_\: cycloneiii_io_ibuf port map (
o => LATCHUP_HYBRIDE_C(5),
i => N_139);
\LATCHUP_HYBRIDE_IN_4_\: cycloneiii_io_ibuf port map (
o => LATCHUP_HYBRIDE_C(4),
i => N_138);
\LATCHUP_HYBRIDE_IN_3_\: cycloneiii_io_ibuf port map (
o => LATCHUP_HYBRIDE_C(3),
i => N_137);
\LATCHUP_HYBRIDE_IN_2_\: cycloneiii_io_ibuf port map (
o => LATCHUP_HYBRIDE_C(2),
i => N_136);
\LATCHUP_HYBRIDE_IN_1_\: cycloneiii_io_ibuf port map (
o => LATCHUP_HYBRIDE_C(1),
i => N_135);
\LATCHUP_HYBRIDE_IN_0_\: cycloneiii_io_ibuf port map (
o => LATCHUP_HYBRIDE_C(0),
i => N_134);
FIBRE_TX_FAULT_IN: cycloneiii_io_ibuf port map (
i => N_133);
FIBRE_RX_LOSS_IN: cycloneiii_io_ibuf port map (
i => N_131);
FIBRE_MOD_SDA_IN: cycloneiii_io_ibuf port map (
i => N_130);
FIBRE_MOD_SCL_IN: cycloneiii_io_ibuf port map (
i => N_129);
FIBRE_MOD_ABSENT_IN: cycloneiii_io_ibuf port map (
i => N_128);
DES_BIST_PASS_IN: cycloneiii_io_ibuf port map (
o => DES_BIST_PASS_C,
i => N_104);
LADDER_FPGA_SC_TDI_IN: cycloneiii_io_ibuf port map (
o => LADDER_FPGA_SC_TDI_C,
i => N_103);
LADDER_FPGA_SC_TRSTB_IN: cycloneiii_io_ibuf port map (
o => SC_TRSTB_HYBRIDE_C(9),
i => N_102);
LADDER_FPGA_SC_TMS_IN: cycloneiii_io_ibuf port map (
o => LADDER_FPGA_SC_TMS_C,
i => N_101);
LADDER_FPGA_SC_TCK_IN: cycloneiii_io_ibuf port map (
o => LADDER_FPGA_SC_TCK_C,
i => N_100);
HOLDIN_ECHELLE_IN: cycloneiii_io_ibuf port map (
o => HOLDIN_ECHELLE_C,
i => N_99);
TESTIN_ECHELLE_IN: cycloneiii_io_ibuf port map (
o => TESTIN_ECHELLE_C,
i => N_98);
TOKENIN_ECHELLE_IN_0: cycloneiii_io_ibuf port map (
o => TOKENIN_ECHELLE_C,
i => N_97);
\LADDER_ADDR_IN_2_\: cycloneiii_io_ibuf port map (
o => LADDER_ADDR_C(2),
i => N_96);
\LADDER_ADDR_IN_1_\: cycloneiii_io_ibuf port map (
o => LADDER_ADDR_C(1),
i => N_95);
\LADDER_ADDR_IN_0_\: cycloneiii_io_ibuf port map (
o => LADDER_ADDR_C(0),
i => N_94);
\RDO_TO_LADDER_IN_20_\: cycloneiii_io_ibuf port map (
i => N_93);
\RDO_TO_LADDER_IN_19_\: cycloneiii_io_ibuf port map (
i => N_92);
\RDO_TO_LADDER_IN_18_\: cycloneiii_io_ibuf port map (
i => N_91);
\RDO_TO_LADDER_IN_17_\: cycloneiii_io_ibuf port map (
i => N_90);
\RDO_TO_LADDER_IN_16_\: cycloneiii_io_ibuf port map (
i => N_89);
\RDO_TO_LADDER_IN_15_\: cycloneiii_io_ibuf port map (
i => N_88);
\RDO_TO_LADDER_IN_14_\: cycloneiii_io_ibuf port map (
i => N_87);
\RDO_TO_LADDER_IN_13_\: cycloneiii_io_ibuf port map (
i => N_86);
\RDO_TO_LADDER_IN_12_\: cycloneiii_io_ibuf port map (
i => N_85);
\RDO_TO_LADDER_IN_11_\: cycloneiii_io_ibuf port map (
i => N_84);
\RDO_TO_LADDER_IN_10_\: cycloneiii_io_ibuf port map (
i => N_83);
DES_LOCK_IN: cycloneiii_io_ibuf port map (
o => DES_LOCK_C,
i => N_82);
\DATA_SERIAL_IN_15_\: cycloneiii_io_ibuf port map (
o => DATA_SERIAL_C(15),
i => N_46);
\DATA_SERIAL_IN_14_\: cycloneiii_io_ibuf port map (
o => DATA_SERIAL_C(14),
i => N_45);
\DATA_SERIAL_IN_13_\: cycloneiii_io_ibuf port map (
o => DATA_SERIAL_C(13),
i => N_44);
\DATA_SERIAL_IN_12_\: cycloneiii_io_ibuf port map (
o => DATA_SERIAL_C(12),
i => N_43);
\DATA_SERIAL_IN_11_\: cycloneiii_io_ibuf port map (
o => DATA_SERIAL_C(11),
i => N_42);
\DATA_SERIAL_IN_10_\: cycloneiii_io_ibuf port map (
o => DATA_SERIAL_C(10),
i => N_41);
\DATA_SERIAL_IN_9_\: cycloneiii_io_ibuf port map (
o => DATA_SERIAL_C(9),
i => N_40);
\DATA_SERIAL_IN_8_\: cycloneiii_io_ibuf port map (
o => DATA_SERIAL_C(8),
i => N_39);
\DATA_SERIAL_IN_7_\: cycloneiii_io_ibuf port map (
o => DATA_SERIAL_C(7),
i => N_38);
\DATA_SERIAL_IN_6_\: cycloneiii_io_ibuf port map (
o => DATA_SERIAL_C(6),
i => N_37);
\DATA_SERIAL_IN_5_\: cycloneiii_io_ibuf port map (
o => DATA_SERIAL_C(5),
i => N_36);
\DATA_SERIAL_IN_4_\: cycloneiii_io_ibuf port map (
o => DATA_SERIAL_C(4),
i => N_35);
\DATA_SERIAL_IN_3_\: cycloneiii_io_ibuf port map (
o => DATA_SERIAL_C(3),
i => N_34);
\DATA_SERIAL_IN_2_\: cycloneiii_io_ibuf port map (
o => DATA_SERIAL_C(2),
i => N_33);
\DATA_SERIAL_IN_1_\: cycloneiii_io_ibuf port map (
o => DATA_SERIAL_C(1),
i => N_32);
\DATA_SERIAL_IN_0_\: cycloneiii_io_ibuf port map (
o => DATA_SERIAL_C(0),
i => N_31);
\CARD_SER_NUM_IN_5_\: cycloneiii_io_ibuf port map (
o => CARD_SER_NUM_C(5),
i => N_7);
\CARD_SER_NUM_IN_4_\: cycloneiii_io_ibuf port map (
o => CARD_SER_NUM_C(4),
i => N_6);
\CARD_SER_NUM_IN_3_\: cycloneiii_io_ibuf port map (
o => CARD_SER_NUM_C(3),
i => N_5);
\CARD_SER_NUM_IN_2_\: cycloneiii_io_ibuf port map (
o => CARD_SER_NUM_C(2),
i => N_4);
\CARD_SER_NUM_IN_1_\: cycloneiii_io_ibuf port map (
o => CARD_SER_NUM_C(1),
i => N_3);
\CARD_SER_NUM_IN_0_\: cycloneiii_io_ibuf port map (
o => CARD_SER_NUM_C(0),
i => N_2);
RESET_N_IN: cycloneiii_io_ibuf port map (
o => RESET_N_C,
i => N_1);
DBG_LADDER_FPGA_SC_BYPASS_OUT: cycloneiii_io_obuf port map (
o => DBG_LADDER_FPGA_SC_BYPASSZ,
i => GND,
oe => VCC);
\DBG_LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_OUT_3_\: cycloneiii_io_obuf port map (
o => DBG_LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGERZ(3),
i => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_RNI3A5(3),
oe => VCC);
\DBG_LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_OUT_2_\: cycloneiii_io_obuf port map (
o => DBG_LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGERZ(2),
i => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_RNI295(2),
oe => VCC);
\DBG_LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_OUT_1_\: cycloneiii_io_obuf port map (
o => DBG_LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGERZ(1),
i => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_RNI185(1),
oe => VCC);
\DBG_LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_OUT_0_\: cycloneiii_io_obuf port map (
o => DBG_LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGERZ(0),
i => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_RNI075(0),
oe => VCC);
USB_WRITE_OUT: cycloneiii_io_obuf port map (
o => USB_WRITEZ,
i => VCC,
oe => VCC);
USB_RESET_N_OUT: cycloneiii_io_obuf port map (
o => USB_RESET_NZ,
i => GND,
oe => RESET_N_IN_RNI6VGA);
USB_READ_N_OUT: cycloneiii_io_obuf port map (
o => USB_READ_NZ,
i => GND,
oe => VCC);
\SC_TDI_HYBRIDE_OUT_15_\: cycloneiii_io_obuf port map (
o => SC_TDI_HYBRIDEZ(15),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.15.COMP_CHAINAGE_I.SC_TDI_HYB_0_A2\,
oe => VCC);
\SC_TDI_HYBRIDE_OUT_14_\: cycloneiii_io_obuf port map (
o => SC_TDI_HYBRIDEZ(14),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.14.COMP_CHAINAGE_I.SC_TDI_HYB\,
oe => VCC);
\SC_TDI_HYBRIDE_OUT_13_\: cycloneiii_io_obuf port map (
o => SC_TDI_HYBRIDEZ(13),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.13.COMP_CHAINAGE_I.SC_TDI_HYB_0_A2\,
oe => VCC);
\SC_TDI_HYBRIDE_OUT_12_\: cycloneiii_io_obuf port map (
o => SC_TDI_HYBRIDEZ(12),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.12.COMP_CHAINAGE_I.SC_TDI_HYB_0_A2\,
oe => VCC);
\SC_TDI_HYBRIDE_OUT_11_\: cycloneiii_io_obuf port map (
o => SC_TDI_HYBRIDEZ(11),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.11.COMP_CHAINAGE_I.SC_TDI_HYB\,
oe => VCC);
\SC_TDI_HYBRIDE_OUT_10_\: cycloneiii_io_obuf port map (
o => SC_TDI_HYBRIDEZ(10),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.10.COMP_CHAINAGE_I.SC_TDI_HYB_0_A2\,
oe => VCC);
\SC_TDI_HYBRIDE_OUT_9_\: cycloneiii_io_obuf port map (
o => SC_TDI_HYBRIDEZ(9),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.9.COMP_CHAINAGE_I.SC_TDI_HYB_0_A2\,
oe => VCC);
\SC_TDI_HYBRIDE_OUT_8_\: cycloneiii_io_obuf port map (
o => SC_TDI_HYBRIDEZ(8),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.8.COMP_CHAINAGE_I.SC_TDI_HYB_0_A2\,
oe => VCC);
\SC_TDI_HYBRIDE_OUT_7_\: cycloneiii_io_obuf port map (
o => SC_TDI_HYBRIDEZ(7),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.7.COMP_CHAINAGE_I.SC_TDI_HYB_0_A2\,
oe => VCC);
\SC_TDI_HYBRIDE_OUT_6_\: cycloneiii_io_obuf port map (
o => SC_TDI_HYBRIDEZ(6),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.6.COMP_CHAINAGE_I.SC_TDI_HYB\,
oe => VCC);
\SC_TDI_HYBRIDE_OUT_5_\: cycloneiii_io_obuf port map (
o => SC_TDI_HYBRIDEZ(5),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.5.COMP_CHAINAGE_I.SC_TDI_HYB_0_A2\,
oe => VCC);
\SC_TDI_HYBRIDE_OUT_4_\: cycloneiii_io_obuf port map (
o => SC_TDI_HYBRIDEZ(4),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.4.COMP_CHAINAGE_I.SC_TDI_HYB_0_A2\,
oe => VCC);
\SC_TDI_HYBRIDE_OUT_3_\: cycloneiii_io_obuf port map (
o => SC_TDI_HYBRIDEZ(3),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.3.COMP_CHAINAGE_I.SC_TDI_HYB\,
oe => VCC);
\SC_TDI_HYBRIDE_OUT_2_\: cycloneiii_io_obuf port map (
o => SC_TDI_HYBRIDEZ(2),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.2.COMP_CHAINAGE_I.SC_TDI_HYB_0_A2\,
oe => VCC);
\SC_TDI_HYBRIDE_OUT_1_\: cycloneiii_io_obuf port map (
o => SC_TDI_HYBRIDEZ(1),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.1.COMP_CHAINAGE_I.SC_TDI_HYB_0_A2\,
oe => VCC);
\SC_TDI_HYBRIDE_OUT_0_\: cycloneiii_io_obuf port map (
o => SC_TDI_HYBRIDEZ(0),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.0.COMP_CHAINAGE_I.SC_TDI_HYB_0_A2\,
oe => VCC);
\SC_TRSTB_HYBRIDE_OUT_15_\: cycloneiii_io_obuf port map (
o => SC_TRSTB_HYBRIDEZ(15),
i => G_644,
oe => VCC);
\SC_TRSTB_HYBRIDE_OUT_14_\: cycloneiii_io_obuf port map (
o => SC_TRSTB_HYBRIDEZ(14),
i => G_643,
oe => VCC);
\SC_TRSTB_HYBRIDE_OUT_13_\: cycloneiii_io_obuf port map (
o => SC_TRSTB_HYBRIDEZ(13),
i => G_642,
oe => VCC);
\SC_TRSTB_HYBRIDE_OUT_12_\: cycloneiii_io_obuf port map (
o => SC_TRSTB_HYBRIDEZ(12),
i => G_641,
oe => VCC);
\SC_TRSTB_HYBRIDE_OUT_11_\: cycloneiii_io_obuf port map (
o => SC_TRSTB_HYBRIDEZ(11),
i => G_640,
oe => VCC);
\SC_TRSTB_HYBRIDE_OUT_10_\: cycloneiii_io_obuf port map (
o => SC_TRSTB_HYBRIDEZ(10),
i => G_639,
oe => VCC);
\SC_TRSTB_HYBRIDE_OUT_9_\: cycloneiii_io_obuf port map (
o => SC_TRSTB_HYBRIDEZ(9),
i => G_638,
oe => VCC);
\SC_TRSTB_HYBRIDE_OUT_8_\: cycloneiii_io_obuf port map (
o => SC_TRSTB_HYBRIDEZ(8),
i => G_637,
oe => VCC);
\SC_TRSTB_HYBRIDE_OUT_7_\: cycloneiii_io_obuf port map (
o => SC_TRSTB_HYBRIDEZ(7),
i => G_636,
oe => VCC);
\SC_TRSTB_HYBRIDE_OUT_6_\: cycloneiii_io_obuf port map (
o => SC_TRSTB_HYBRIDEZ(6),
i => G_635,
oe => VCC);
\SC_TRSTB_HYBRIDE_OUT_5_\: cycloneiii_io_obuf port map (
o => SC_TRSTB_HYBRIDEZ(5),
i => G_634,
oe => VCC);
\SC_TRSTB_HYBRIDE_OUT_4_\: cycloneiii_io_obuf port map (
o => SC_TRSTB_HYBRIDEZ(4),
i => G_633,
oe => VCC);
\SC_TRSTB_HYBRIDE_OUT_3_\: cycloneiii_io_obuf port map (
o => SC_TRSTB_HYBRIDEZ(3),
i => G_632,
oe => VCC);
\SC_TRSTB_HYBRIDE_OUT_2_\: cycloneiii_io_obuf port map (
o => SC_TRSTB_HYBRIDEZ(2),
i => G_631,
oe => VCC);
\SC_TRSTB_HYBRIDE_OUT_1_\: cycloneiii_io_obuf port map (
o => SC_TRSTB_HYBRIDEZ(1),
i => G_630,
oe => VCC);
\SC_TRSTB_HYBRIDE_OUT_0_\: cycloneiii_io_obuf port map (
o => SC_TRSTB_HYBRIDEZ(0),
i => G_629,
oe => VCC);
\SC_TMS_HYBRIDE_OUT_15_\: cycloneiii_io_obuf port map (
o => SC_TMS_HYBRIDEZ(15),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.15.COMP_CHAINAGE_I.SC_TMS_HYB_0_A2_X\,
oe => VCC);
\SC_TMS_HYBRIDE_OUT_14_\: cycloneiii_io_obuf port map (
o => SC_TMS_HYBRIDEZ(14),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.14.COMP_CHAINAGE_I.SC_TMS_HYB\,
oe => VCC);
\SC_TMS_HYBRIDE_OUT_13_\: cycloneiii_io_obuf port map (
o => SC_TMS_HYBRIDEZ(13),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.13.COMP_CHAINAGE_I.SC_TMS_HYB_0_A2\,
oe => VCC);
\SC_TMS_HYBRIDE_OUT_12_\: cycloneiii_io_obuf port map (
o => SC_TMS_HYBRIDEZ(12),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.12.COMP_CHAINAGE_I.SC_TMS_HYB_0_A2_X\,
oe => VCC);
\SC_TMS_HYBRIDE_OUT_11_\: cycloneiii_io_obuf port map (
o => SC_TMS_HYBRIDEZ(11),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.11.COMP_CHAINAGE_I.SC_TMS_HYB_X\,
oe => VCC);
\SC_TMS_HYBRIDE_OUT_10_\: cycloneiii_io_obuf port map (
o => SC_TMS_HYBRIDEZ(10),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.10.COMP_CHAINAGE_I.SC_TMS_HYB_0_A2\,
oe => VCC);
\SC_TMS_HYBRIDE_OUT_9_\: cycloneiii_io_obuf port map (
o => SC_TMS_HYBRIDEZ(9),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.9.COMP_CHAINAGE_I.SC_TMS_HYB_0_A2\,
oe => VCC);
\SC_TMS_HYBRIDE_OUT_8_\: cycloneiii_io_obuf port map (
o => SC_TMS_HYBRIDEZ(8),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.8.COMP_CHAINAGE_I.SC_TMS_HYB_0_A2\,
oe => VCC);
\SC_TMS_HYBRIDE_OUT_7_\: cycloneiii_io_obuf port map (
o => SC_TMS_HYBRIDEZ(7),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.7.COMP_CHAINAGE_I.SC_TMS_HYB_0_A2_X\,
oe => VCC);
\SC_TMS_HYBRIDE_OUT_6_\: cycloneiii_io_obuf port map (
o => SC_TMS_HYBRIDEZ(6),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.6.COMP_CHAINAGE_I.SC_TMS_HYB\,
oe => VCC);
\SC_TMS_HYBRIDE_OUT_5_\: cycloneiii_io_obuf port map (
o => SC_TMS_HYBRIDEZ(5),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.5.COMP_CHAINAGE_I.SC_TMS_HYB_0_A2\,
oe => VCC);
\SC_TMS_HYBRIDE_OUT_4_\: cycloneiii_io_obuf port map (
o => SC_TMS_HYBRIDEZ(4),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.4.COMP_CHAINAGE_I.SC_TMS_HYB_0_A2_X\,
oe => VCC);
\SC_TMS_HYBRIDE_OUT_3_\: cycloneiii_io_obuf port map (
o => SC_TMS_HYBRIDEZ(3),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.3.COMP_CHAINAGE_I.SC_TMS_HYB_X\,
oe => VCC);
\SC_TMS_HYBRIDE_OUT_2_\: cycloneiii_io_obuf port map (
o => SC_TMS_HYBRIDEZ(2),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.2.COMP_CHAINAGE_I.SC_TMS_HYB_0_A2\,
oe => VCC);
\SC_TMS_HYBRIDE_OUT_1_\: cycloneiii_io_obuf port map (
o => SC_TMS_HYBRIDEZ(1),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.1.COMP_CHAINAGE_I.SC_TMS_HYB_0_A2_X\,
oe => VCC);
\SC_TMS_HYBRIDE_OUT_0_\: cycloneiii_io_obuf port map (
o => SC_TMS_HYBRIDEZ(0),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.0.COMP_CHAINAGE_I.SC_TMS_HYB_0_A2\,
oe => VCC);
\SC_TCK_HYBRIDE_OUT_15_\: cycloneiii_io_obuf port map (
o => SC_TCK_HYBRIDEZ(15),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.15.COMP_CHAINAGE_I.SC_TCK_HYB_0_A2_X\,
oe => VCC);
\SC_TCK_HYBRIDE_OUT_14_\: cycloneiii_io_obuf port map (
o => SC_TCK_HYBRIDEZ(14),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.14.COMP_CHAINAGE_I.SC_TCK_HYB\,
oe => VCC);
\SC_TCK_HYBRIDE_OUT_13_\: cycloneiii_io_obuf port map (
o => SC_TCK_HYBRIDEZ(13),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.13.COMP_CHAINAGE_I.SC_TCK_HYB_0_A2\,
oe => VCC);
\SC_TCK_HYBRIDE_OUT_12_\: cycloneiii_io_obuf port map (
o => SC_TCK_HYBRIDEZ(12),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.12.COMP_CHAINAGE_I.SC_TCK_HYB_0_A2_X\,
oe => VCC);
\SC_TCK_HYBRIDE_OUT_11_\: cycloneiii_io_obuf port map (
o => SC_TCK_HYBRIDEZ(11),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.11.COMP_CHAINAGE_I.SC_TCK_HYB_X\,
oe => VCC);
\SC_TCK_HYBRIDE_OUT_10_\: cycloneiii_io_obuf port map (
o => SC_TCK_HYBRIDEZ(10),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.10.COMP_CHAINAGE_I.SC_TCK_HYB_0_A2\,
oe => VCC);
\SC_TCK_HYBRIDE_OUT_9_\: cycloneiii_io_obuf port map (
o => SC_TCK_HYBRIDEZ(9),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.9.COMP_CHAINAGE_I.SC_TCK_HYB_0_A2\,
oe => VCC);
\SC_TCK_HYBRIDE_OUT_8_\: cycloneiii_io_obuf port map (
o => SC_TCK_HYBRIDEZ(8),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.8.COMP_CHAINAGE_I.SC_TCK_HYB_0_A2\,
oe => VCC);
\SC_TCK_HYBRIDE_OUT_7_\: cycloneiii_io_obuf port map (
o => SC_TCK_HYBRIDEZ(7),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.7.COMP_CHAINAGE_I.SC_TCK_HYB_0_A2_X\,
oe => VCC);
\SC_TCK_HYBRIDE_OUT_6_\: cycloneiii_io_obuf port map (
o => SC_TCK_HYBRIDEZ(6),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.6.COMP_CHAINAGE_I.SC_TCK_HYB\,
oe => VCC);
\SC_TCK_HYBRIDE_OUT_5_\: cycloneiii_io_obuf port map (
o => SC_TCK_HYBRIDEZ(5),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.5.COMP_CHAINAGE_I.SC_TCK_HYB_0_A2\,
oe => VCC);
\SC_TCK_HYBRIDE_OUT_4_\: cycloneiii_io_obuf port map (
o => SC_TCK_HYBRIDEZ(4),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.4.COMP_CHAINAGE_I.SC_TCK_HYB_0_A2_X\,
oe => VCC);
\SC_TCK_HYBRIDE_OUT_3_\: cycloneiii_io_obuf port map (
o => SC_TCK_HYBRIDEZ(3),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.3.COMP_CHAINAGE_I.SC_TCK_HYB_X\,
oe => VCC);
\SC_TCK_HYBRIDE_OUT_2_\: cycloneiii_io_obuf port map (
o => SC_TCK_HYBRIDEZ(2),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.2.COMP_CHAINAGE_I.SC_TCK_HYB_0_A2\,
oe => VCC);
\SC_TCK_HYBRIDE_OUT_1_\: cycloneiii_io_obuf port map (
o => SC_TCK_HYBRIDEZ(1),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.1.COMP_CHAINAGE_I.SC_TCK_HYB_0_A2_X\,
oe => VCC);
\SC_TCK_HYBRIDE_OUT_0_\: cycloneiii_io_obuf port map (
o => SC_TCK_HYBRIDEZ(0),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.0.COMP_CHAINAGE_I.SC_TCK_HYB_0_A2\,
oe => VCC);
\TOKENIN_HYBRIDE_OUT_15_\: cycloneiii_io_obuf port map (
o => TOKENIN_HYBRIDEZ(15),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.15.COMP_CHAINAGE_I.TOKENIN_HYB_I_X\,
oe => VCC);
\TOKENIN_HYBRIDE_OUT_14_\: cycloneiii_io_obuf port map (
o => TOKENIN_HYBRIDEZ(14),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.14.COMP_CHAINAGE_I.TOKENIN_HYB_I_X\,
oe => VCC);
\TOKENIN_HYBRIDE_OUT_13_\: cycloneiii_io_obuf port map (
o => TOKENIN_HYBRIDEZ(13),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.13.COMP_CHAINAGE_I.TOKENIN_HYB_I_X\,
oe => VCC);
\TOKENIN_HYBRIDE_OUT_12_\: cycloneiii_io_obuf port map (
o => TOKENIN_HYBRIDEZ(12),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.12.COMP_CHAINAGE_I.TOKENIN_HYB_I_X\,
oe => VCC);
\TOKENIN_HYBRIDE_OUT_11_\: cycloneiii_io_obuf port map (
o => TOKENIN_HYBRIDEZ(11),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.11.COMP_CHAINAGE_I.TOKENIN_HYB_I_X\,
oe => VCC);
\TOKENIN_HYBRIDE_OUT_10_\: cycloneiii_io_obuf port map (
o => TOKENIN_HYBRIDEZ(10),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.10.COMP_CHAINAGE_I.TOKENIN_HYB_I_X\,
oe => VCC);
\TOKENIN_HYBRIDE_OUT_9_\: cycloneiii_io_obuf port map (
o => TOKENIN_HYBRIDEZ(9),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.9.COMP_CHAINAGE_I.TOKENIN_HYB_I_X\,
oe => VCC);
\TOKENIN_HYBRIDE_OUT_8_\: cycloneiii_io_obuf port map (
o => TOKENIN_HYBRIDEZ(8),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.8.COMP_CHAINAGE_I.TOKENIN_HYB_I_X\,
oe => VCC);
\TOKENIN_HYBRIDE_OUT_7_\: cycloneiii_io_obuf port map (
o => TOKENIN_HYBRIDEZ(7),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.7.COMP_CHAINAGE_I.TOKENIN_HYB_I_X\,
oe => VCC);
\TOKENIN_HYBRIDE_OUT_6_\: cycloneiii_io_obuf port map (
o => TOKENIN_HYBRIDEZ(6),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.6.COMP_CHAINAGE_I.TOKENIN_HYB_I_X\,
oe => VCC);
\TOKENIN_HYBRIDE_OUT_5_\: cycloneiii_io_obuf port map (
o => TOKENIN_HYBRIDEZ(5),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.5.COMP_CHAINAGE_I.TOKENIN_HYB_I_X\,
oe => VCC);
\TOKENIN_HYBRIDE_OUT_4_\: cycloneiii_io_obuf port map (
o => TOKENIN_HYBRIDEZ(4),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.4.COMP_CHAINAGE_I.TOKENIN_HYB_I_X\,
oe => VCC);
\TOKENIN_HYBRIDE_OUT_3_\: cycloneiii_io_obuf port map (
o => TOKENIN_HYBRIDEZ(3),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.3.COMP_CHAINAGE_I.TOKENIN_HYB_I_X\,
oe => VCC);
\TOKENIN_HYBRIDE_OUT_2_\: cycloneiii_io_obuf port map (
o => TOKENIN_HYBRIDEZ(2),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.2.COMP_CHAINAGE_I.TOKENIN_HYB_I_X\,
oe => VCC);
\TOKENIN_HYBRIDE_OUT_1_\: cycloneiii_io_obuf port map (
o => TOKENIN_HYBRIDEZ(1),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.1.COMP_CHAINAGE_I.TOKENIN_HYB_I_X\,
oe => VCC);
\TOKENIN_HYBRIDE_OUT_0_\: cycloneiii_io_obuf port map (
o => TOKENIN_HYBRIDEZ(0),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.0.COMP_CHAINAGE_I.TOKENIN_HYB_I_X\,
oe => VCC);
LADDER_FPGA_RCLK_16HYBRIDES_OUT: cycloneiii_io_obuf port map (
o => LADDER_FPGA_RCLK_16HYBRIDESZ,
i => LADDER_FPGA_RCLK_16HYBRIDES_OUT_RNO,
oe => VCC);
HOLD_16HYBRIDES_OUT: cycloneiii_io_obuf port map (
o => HOLD_16HYBRIDESZ,
i => HOLD_16HYBRIDES_OUT_RNO,
oe => VCC);
TEST_16HYBRIDES_OUT: cycloneiii_io_obuf port map (
o => TEST_16HYBRIDESZ,
i => TEST_16HYBRIDES_X,
oe => VCC);
\MUX_REF_LATCHUP_OUT_1_\: cycloneiii_io_obuf port map (
o => MUX_REF_LATCHUPZ(1),
i => \COMP_LADDER_FPGA_SC_REF_LATCHUP.A.1.B.C.DATA_OUT\,
oe => VCC);
\MUX_REF_LATCHUP_OUT_0_\: cycloneiii_io_obuf port map (
o => MUX_REF_LATCHUPZ(0),
i => \COMP_LADDER_FPGA_SC_REF_LATCHUP.A.0.D.E.DATA_OUT\,
oe => VCC);
FIBRE_TX_DISABLE_OUT: cycloneiii_io_obuf port map (
o => FIBRE_TX_DISABLEZ,
i => GND,
oe => VCC);
LADDER_FPGA_SC_TDO_OUT: cycloneiii_io_obuf port map (
o => LADDER_FPGA_SC_TDOZ,
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.8.COMP_CHAINAGE_I.TDO_ECHELLE_15\,
oe => VCC);
\LADDER_TO_RDO_OUT_21_\: cycloneiii_io_obuf port map (
o => LADDER_TO_RDOZ(21),
i => LADDER_FPGA_MUX_DATAOUT(21),
oe => VCC);
\LADDER_TO_RDO_OUT_20_\: cycloneiii_io_obuf port map (
o => LADDER_TO_RDOZ(20),
i => LADDER_FPGA_MUX_DATAOUT(20),
oe => VCC);
\LADDER_TO_RDO_OUT_19_\: cycloneiii_io_obuf port map (
o => LADDER_TO_RDOZ(19),
i => LADDER_FPGA_MUX_DATAOUT(19),
oe => VCC);
\LADDER_TO_RDO_OUT_18_\: cycloneiii_io_obuf port map (
o => LADDER_TO_RDOZ(18),
i => LADDER_FPGA_MUX_DATAOUT(18),
oe => VCC);
\LADDER_TO_RDO_OUT_17_\: cycloneiii_io_obuf port map (
o => LADDER_TO_RDOZ(17),
i => LADDER_FPGA_MUX_DATAOUT(17),
oe => VCC);
\LADDER_TO_RDO_OUT_16_\: cycloneiii_io_obuf port map (
o => LADDER_TO_RDOZ(16),
i => LADDER_FPGA_MUX_DATAOUT(16),
oe => VCC);
\LADDER_TO_RDO_OUT_15_\: cycloneiii_io_obuf port map (
o => LADDER_TO_RDOZ(15),
i => LADDER_FPGA_MUX_DATAOUT(15),
oe => VCC);
\LADDER_TO_RDO_OUT_14_\: cycloneiii_io_obuf port map (
o => LADDER_TO_RDOZ(14),
i => LADDER_FPGA_MUX_DATAOUT(14),
oe => VCC);
\LADDER_TO_RDO_OUT_13_\: cycloneiii_io_obuf port map (
o => LADDER_TO_RDOZ(13),
i => LADDER_FPGA_MUX_DATAOUT(13),
oe => VCC);
\LADDER_TO_RDO_OUT_12_\: cycloneiii_io_obuf port map (
o => LADDER_TO_RDOZ(12),
i => LADDER_FPGA_MUX_DATAOUT(12),
oe => VCC);
\LADDER_TO_RDO_OUT_11_\: cycloneiii_io_obuf port map (
o => LADDER_TO_RDOZ(11),
i => LADDER_FPGA_MUX_DATAOUT(11),
oe => VCC);
\LADDER_TO_RDO_OUT_10_\: cycloneiii_io_obuf port map (
o => LADDER_TO_RDOZ(10),
i => LADDER_FPGA_MUX_DATAOUT(10),
oe => VCC);
\LADDER_TO_RDO_OUT_9_\: cycloneiii_io_obuf port map (
o => LADDER_TO_RDOZ(9),
i => LADDER_FPGA_MUX_DATAOUT(9),
oe => VCC);
\LADDER_TO_RDO_OUT_8_\: cycloneiii_io_obuf port map (
o => LADDER_TO_RDOZ(8),
i => LADDER_FPGA_MUX_DATAOUT(8),
oe => VCC);
\LADDER_TO_RDO_OUT_7_\: cycloneiii_io_obuf port map (
o => LADDER_TO_RDOZ(7),
i => LADDER_FPGA_MUX_DATAOUT(7),
oe => VCC);
\LADDER_TO_RDO_OUT_6_\: cycloneiii_io_obuf port map (
o => LADDER_TO_RDOZ(6),
i => LADDER_FPGA_MUX_DATAOUT(6),
oe => VCC);
\LADDER_TO_RDO_OUT_5_\: cycloneiii_io_obuf port map (
o => LADDER_TO_RDOZ(5),
i => LADDER_FPGA_MUX_DATAOUT(5),
oe => VCC);
\LADDER_TO_RDO_OUT_4_\: cycloneiii_io_obuf port map (
o => LADDER_TO_RDOZ(4),
i => LADDER_FPGA_MUX_DATAOUT(4),
oe => VCC);
\LADDER_TO_RDO_OUT_3_\: cycloneiii_io_obuf port map (
o => LADDER_TO_RDOZ(3),
i => LADDER_FPGA_MUX_DATAOUT(3),
oe => VCC);
\LADDER_TO_RDO_OUT_2_\: cycloneiii_io_obuf port map (
o => LADDER_TO_RDOZ(2),
i => LADDER_FPGA_MUX_DATAOUT(2),
oe => VCC);
\LADDER_TO_RDO_OUT_1_\: cycloneiii_io_obuf port map (
o => LADDER_TO_RDOZ(1),
i => LADDER_FPGA_MUX_DATAOUT(1),
oe => VCC);
\LADDER_TO_RDO_OUT_0_\: cycloneiii_io_obuf port map (
o => LADDER_TO_RDOZ(0),
i => LADDER_FPGA_MUX_DATAOUT(0),
oe => VCC);
\PILOTAGE_MVDD_HYBRIDE_OUT_15_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MVDD_HYBRIDEZ(15),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.15.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MVDD_HYBRIDE_OUT_14_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MVDD_HYBRIDEZ(14),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.14.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MVDD_HYBRIDE_OUT_13_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MVDD_HYBRIDEZ(13),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.13.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MVDD_HYBRIDE_OUT_12_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MVDD_HYBRIDEZ(12),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.12.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MVDD_HYBRIDE_OUT_11_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MVDD_HYBRIDEZ(11),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.11.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MVDD_HYBRIDE_OUT_10_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MVDD_HYBRIDEZ(10),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.10.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MVDD_HYBRIDE_OUT_9_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MVDD_HYBRIDEZ(9),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.9.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MVDD_HYBRIDE_OUT_8_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MVDD_HYBRIDEZ(8),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.8.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MVDD_HYBRIDE_OUT_7_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MVDD_HYBRIDEZ(7),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.7.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MVDD_HYBRIDE_OUT_6_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MVDD_HYBRIDEZ(6),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.6.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MVDD_HYBRIDE_OUT_5_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MVDD_HYBRIDEZ(5),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.5.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MVDD_HYBRIDE_OUT_4_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MVDD_HYBRIDEZ(4),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.4.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MVDD_HYBRIDE_OUT_3_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MVDD_HYBRIDEZ(3),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.3.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MVDD_HYBRIDE_OUT_2_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MVDD_HYBRIDEZ(2),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.2.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MVDD_HYBRIDE_OUT_1_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MVDD_HYBRIDEZ(1),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.1.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MVDD_HYBRIDE_OUT_0_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MVDD_HYBRIDEZ(0),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.0.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MAGND_HYBRIDE_OUT_15_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MAGND_HYBRIDEZ(15),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.15.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MAGND_HYBRIDE_OUT_14_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MAGND_HYBRIDEZ(14),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.14.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MAGND_HYBRIDE_OUT_13_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MAGND_HYBRIDEZ(13),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.13.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MAGND_HYBRIDE_OUT_12_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MAGND_HYBRIDEZ(12),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.12.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MAGND_HYBRIDE_OUT_11_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MAGND_HYBRIDEZ(11),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.11.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MAGND_HYBRIDE_OUT_10_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MAGND_HYBRIDEZ(10),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.10.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MAGND_HYBRIDE_OUT_9_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MAGND_HYBRIDEZ(9),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.9.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MAGND_HYBRIDE_OUT_8_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MAGND_HYBRIDEZ(8),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.8.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MAGND_HYBRIDE_OUT_7_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MAGND_HYBRIDEZ(7),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.7.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MAGND_HYBRIDE_OUT_6_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MAGND_HYBRIDEZ(6),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.6.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MAGND_HYBRIDE_OUT_5_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MAGND_HYBRIDEZ(5),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.5.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MAGND_HYBRIDE_OUT_4_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MAGND_HYBRIDEZ(4),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.4.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MAGND_HYBRIDE_OUT_3_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MAGND_HYBRIDEZ(3),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.3.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MAGND_HYBRIDE_OUT_2_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MAGND_HYBRIDEZ(2),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.2.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MAGND_HYBRIDE_OUT_1_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MAGND_HYBRIDEZ(1),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.1.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MAGND_HYBRIDE_OUT_0_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MAGND_HYBRIDEZ(0),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.0.LATCH_N.PILOTAGE_N\);
LEVEL_SHIFTER_DAC_SCK_OUT: cycloneiii_io_obuf port map (
o => LEVEL_SHIFTER_DAC_SCKZ,
i => LEVEL_SHIFTER_DAC_SCK_X,
oe => VCC);
LEVEL_SHIFTER_DAC_SDI_OUT: cycloneiii_io_obuf port map (
o => LEVEL_SHIFTER_DAC_SDIZ_0,
i => LEVEL_SHIFTER_DAC_SDIZ,
oe => VCC);
LEVEL_SHIFTER_DAC_LD_CS_N_OUT: cycloneiii_io_obuf port map (
o => LEVEL_SHIFTER_DAC_LD_CS_NZ_0,
i => LEVEL_SHIFTER_DAC_LD_CS_N_OUT_RNO,
oe => VCC);
\ADC_CS_N_OUT_7_\: cycloneiii_io_obuf port map (
o => ADC_CS_NZ(7),
i => ADC_CS_N_1(0),
oe => VCC);
\ADC_CS_N_OUT_6_\: cycloneiii_io_obuf port map (
o => ADC_CS_NZ(6),
i => ADC_CS_N_1(0),
oe => VCC);
\ADC_CS_N_OUT_5_\: cycloneiii_io_obuf port map (
o => ADC_CS_NZ(5),
i => ADC_CS_N_1(0),
oe => VCC);
\ADC_CS_N_OUT_4_\: cycloneiii_io_obuf port map (
o => ADC_CS_NZ(4),
i => ADC_CS_N_1(0),
oe => VCC);
\ADC_CS_N_OUT_3_\: cycloneiii_io_obuf port map (
o => ADC_CS_NZ(3),
i => ADC_CS_N_1(0),
oe => VCC);
\ADC_CS_N_OUT_2_\: cycloneiii_io_obuf port map (
o => ADC_CS_NZ(2),
i => ADC_CS_N_1(0),
oe => VCC);
\ADC_CS_N_OUT_1_\: cycloneiii_io_obuf port map (
o => ADC_CS_NZ(1),
i => ADC_CS_N_1(0),
oe => VCC);
\ADC_CS_N_OUT_0_\: cycloneiii_io_obuf port map (
o => ADC_CS_NZ(0),
i => ADC_CS_N_1(0),
oe => VCC);
\ROBOCLOCK_ADC_PHASE_OUT_7_\: cycloneiii_io_obuf port map (
o => ROBOCLOCK_ADC_PHASEZ(7),
i => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.14.D.E.DATA_OUT\,
oe => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.23.B.C.UN6_ROBOCLOCK_ADC_PHASE_IN\);
\ROBOCLOCK_ADC_PHASE_OUT_6_\: cycloneiii_io_obuf port map (
o => ROBOCLOCK_ADC_PHASEZ(6),
i => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.12.D.E.DATA_OUT\,
oe => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.23.B.C.UN17_ROBOCLOCK_ADC_PHASE_IN\);
\ROBOCLOCK_ADC_PHASE_OUT_5_\: cycloneiii_io_obuf port map (
o => ROBOCLOCK_ADC_PHASEZ(5),
i => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.10.D.E.DATA_OUT\,
oe => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.23.B.C.UN28_ROBOCLOCK_ADC_PHASE_IN\);
\ROBOCLOCK_ADC_PHASE_OUT_4_\: cycloneiii_io_obuf port map (
o => ROBOCLOCK_ADC_PHASEZ(4),
i => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.8.D.E.DATA_OUT\,
oe => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.23.B.C.UN39_ROBOCLOCK_ADC_PHASE_IN\);
\ROBOCLOCK_ADC_PHASE_OUT_3_\: cycloneiii_io_obuf port map (
o => ROBOCLOCK_ADC_PHASEZ(3),
i => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.6.D.E.DATA_OUT\,
oe => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.23.B.C.UN50_ROBOCLOCK_ADC_PHASE_IN\);
\ROBOCLOCK_ADC_PHASE_OUT_2_\: cycloneiii_io_obuf port map (
o => ROBOCLOCK_ADC_PHASEZ(2),
i => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.4.D.E.DATA_OUT\,
oe => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.23.B.C.UN61_ROBOCLOCK_ADC_PHASE_IN\);
\ROBOCLOCK_ADC_PHASE_OUT_1_\: cycloneiii_io_obuf port map (
o => ROBOCLOCK_ADC_PHASEZ(1),
i => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.2.D.E.DATA_OUT\,
oe => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.23.B.C.UN72_ROBOCLOCK_ADC_PHASE_IN\);
\ROBOCLOCK_ADC_PHASE_OUT_0_\: cycloneiii_io_obuf port map (
o => ROBOCLOCK_ADC_PHASEZ(0),
i => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.0.D.E.DATA_OUT\,
oe => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.23.B.C.UN83_ROBOCLOCK_ADC_PHASE_IN\);
\ROBOCLOCK_HORLOGE40_PHASE_OUT_3_\: cycloneiii_io_obuf port map (
o => ROBOCLOCK_HORLOGE40_PHASEZ(3),
i => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.22.D.E.DATA_OUT\,
oe => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.23.B.C.UN8_ROBOCLOCK_HORLOGE40_PHASE_IN\);
\ROBOCLOCK_HORLOGE40_PHASE_OUT_2_\: cycloneiii_io_obuf port map (
o => ROBOCLOCK_HORLOGE40_PHASEZ(2),
i => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.20.D.E.DATA_OUT\,
oe => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.23.B.C.UN19_ROBOCLOCK_HORLOGE40_PHASE_IN\);
\ROBOCLOCK_HORLOGE40_PHASE_OUT_1_\: cycloneiii_io_obuf port map (
o => ROBOCLOCK_HORLOGE40_PHASEZ(1),
i => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.18.D.E.DATA_OUT\,
oe => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.23.B.C.UN30_ROBOCLOCK_HORLOGE40_PHASE_IN\);
\ROBOCLOCK_HORLOGE40_PHASE_OUT_0_\: cycloneiii_io_obuf port map (
o => ROBOCLOCK_HORLOGE40_PHASEZ(0),
i => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.16.D.E.DATA_OUT\,
oe => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.23.B.C.UN41_ROBOCLOCK_HORLOGE40_PHASE_IN\);
G_644 <= SC_TRSTB_HYBRIDE_C(9);
G_643 <= SC_TRSTB_HYBRIDE_C(9);
G_642 <= SC_TRSTB_HYBRIDE_C(9);
G_641 <= SC_TRSTB_HYBRIDE_C(9);
G_640 <= SC_TRSTB_HYBRIDE_C(9);
G_639 <= SC_TRSTB_HYBRIDE_C(9);
G_638 <= SC_TRSTB_HYBRIDE_C(9);
G_637 <= SC_TRSTB_HYBRIDE_C(9);
G_636 <= SC_TRSTB_HYBRIDE_C(9);
G_635 <= SC_TRSTB_HYBRIDE_C(9);
G_634 <= SC_TRSTB_HYBRIDE_C(9);
G_633 <= SC_TRSTB_HYBRIDE_C(9);
G_632 <= SC_TRSTB_HYBRIDE_C(9);
G_631 <= SC_TRSTB_HYBRIDE_C(9);
G_630 <= SC_TRSTB_HYBRIDE_C(9);
G_629 <= SC_TRSTB_HYBRIDE_C(9);
O: cycloneiii_io_obuf port map (
o => temperature,
i => GND,
oe => \COMP_MESURE_TEMPERATURE.TEMPERATURE_OUT_E\);
I: cycloneiii_io_ibuf port map (
o => TEMPERATURE_C,
i => temperature,
ibar => GND);
N_942_IP <= LADDER_FPGA_EVENT_CONTROLLER_STATE_ILLEGAL;
LADDER_FPGA_EVENT_CONTROLLER_STATE_IP(0) <= LADDER_FPGA_EVENT_CONTROLLER_STATE(0);
LADDER_FPGA_EVENT_CONTROLLER_STATE_IP(1) <= LADDER_FPGA_EVENT_CONTROLLER_STATE(1);
LADDER_FPGA_EVENT_CONTROLLER_STATE_IP(2) <= LADDER_FPGA_EVENT_CONTROLLER_STATE(2);
LADDER_FPGA_EVENT_CONTROLLER_STATE_IP(3) <= LADDER_FPGA_EVENT_CONTROLLER_STATE(3);
LADDER_FPGA_EVENT_CONTROLLER_STATE_IP(4) <= LADDER_FPGA_EVENT_CONTROLLER_STATE(4);
N_805_IP <= LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_ILLEGAL;
LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_IP(0) <= LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(0);
LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_IP(1) <= LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(1);
LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_IP(2) <= LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(2);
LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_IP(3) <= LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(3);
LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_IP(4) <= LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(4);
LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_IP(5) <= LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(5);

COMP_CYCLONEIII_CRCBLOCK: CYCLONEIII_CRCBLOCK 
generic map(
  oscillator_divider => 1,
  lpm_type => "cycloneiii_crcblock"
)
port map (
clk => LADDER_FPGA_CLOCK40MHZ,
shiftnld => GND,
ldsrc => VCC,
crcerror => crc_error,
regout => CRC_ERROR_REGOUT);
COMP_MEGA_FUNC_PLL_40MHZ_SWITCHOVER_CYCLONEIII: mega_func_pll_40MHz_switchover_cycloneIII port map (
c0_derived_clock_RNIECOA => C0_DERIVED_CLOCK_RNIECOA,
ladder_fpga_clock40MHz => LADDER_FPGA_CLOCK40MHZ,
c2_derived_clock_RNIG8F8 => C2_DERIVED_CLOCK_RNIG8F8,
ladder_fpga_clock4MHz => LADDER_FPGA_CLOCK4MHZ,
c1_derived_clock_RNIFQJ9 => C1_DERIVED_CLOCK_RNIFQJ9,
ladder_fpga_clock80MHz => LADDER_FPGA_CLOCK80MHZ,
clock40mhz_xtal_bad => CLOCK40MHZ_XTAL_BAD,
clock40mhz_fpga_bad => CLOCK40MHZ_FPGA_BAD,
ladder_fpga_activeclock => LADDER_FPGA_ACTIVECLOCK,
reset_n_in_RNI6VGA => RESET_N_IN_RNI6VGA,
data_out => \COMP_LADDER_FPGA_SC_CONFIG.A.5.D.E.DATA_OUT\,
pll_40MHz_switchover_locked => PLL_40MHZ_SWITCHOVER_LOCKED,
clock40mhz_fpga => N_8,
clock40mhz_xtal => N_9);
COMP_LADDER_FPGA_SC_TAP_CONTROL: tap_control port map (
sc_trstb_hybride_c_0 => SC_TRSTB_HYBRIDE_C(9),
ladder_fpga_nbr_test_7 => LADDER_FPGA_NBR_TEST(10),
ladder_fpga_nbr_test_2 => LADDER_FPGA_NBR_TEST(5),
ladder_fpga_nbr_test_0 => LADDER_FPGA_NBR_TEST(3),
ladder_fpga_nbr_test_1 => LADDER_FPGA_NBR_TEST(4),
ladder_fpga_nbr_hold_7 => LADDER_FPGA_NBR_HOLD(10),
ladder_fpga_nbr_hold_2 => LADDER_FPGA_NBR_HOLD(5),
ladder_fpga_nbr_hold_0 => LADDER_FPGA_NBR_HOLD(3),
ladder_fpga_nbr_hold_1 => LADDER_FPGA_NBR_HOLD(4),
ladder_fpga_mux_status_count_integer_0 => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(0),
ladder_fpga_mux_status_count_integer_1 => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
ladder_fpga_mux_statusin_3_3_0 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.LADDER_FPGA_MUX_STATUSIN_3_3\(12),
ladder_fpga_mux_statusin_3_3_2 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.LADDER_FPGA_MUX_STATUSIN_3_3\(14),
ladder_fpga_mux_statusin_3_3_5 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.LADDER_FPGA_MUX_STATUSIN_3_3\(17),
ladder_fpga_mux_statusin_3_6_1 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.LADDER_FPGA_MUX_STATUSIN_3_6\(4),
ladder_fpga_mux_statusin_3_6_7 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.LADDER_FPGA_MUX_STATUSIN_3_6\(10),
ladder_fpga_mux_statusin_3_6_2 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.LADDER_FPGA_MUX_STATUSIN_3_6\(5),
ladder_fpga_mux_statusin_3_6_0 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.LADDER_FPGA_MUX_STATUSIN_3_6\(3),
ladder_fpga_mux_statusin_3_6_10 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.LADDER_FPGA_MUX_STATUSIN_3_6\(13),
ladder_fpga_mux_statusin_3_6_11 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.LADDER_FPGA_MUX_STATUSIN_3_6\(14),
ladder_fpga_mux_statusin_3_6_14 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.LADDER_FPGA_MUX_STATUSIN_3_6\(17),
ladder_fpga_adc_bit_count_cs_integer_0 => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER(0),
ladder_fpga_adc_bit_count_cs_integer_1 => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER(1),
ladder_fpga_adc_bit_count_cs_integer_2 => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER(2),
ladder_fpga_adc_bit_count_cs_integer_3 => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER(3),
state_readout_1 => STATE_READOUT(4),
state_readout_0 => STATE_READOUT(3),
ladder_fpga_event_controller_state_2 => LADDER_FPGA_EVENT_CONTROLLER_STATE(2),
ladder_fpga_event_controller_state_3 => LADDER_FPGA_EVENT_CONTROLLER_STATE(3),
ladder_fpga_event_controller_state_4 => LADDER_FPGA_EVENT_CONTROLLER_STATE(4),
ladder_fpga_event_controller_state_5 => LADDER_FPGA_EVENT_CONTROLLER_STATE(5),
ladder_fpga_event_controller_state_0 => LADDER_FPGA_EVENT_CONTROLLER_STATE(0),
ladder_fpga_event_controller_state_1 => LADDER_FPGA_EVENT_CONTROLLER_STATE(1),
cnt_readout_6 => CNT_READOUT(6),
cnt_readout_5 => CNT_READOUT(5),
cnt_readout_1 => CNT_READOUT(1),
cnt_readout_2 => CNT_READOUT(2),
cnt_readout_3 => CNT_READOUT(3),
cnt_readout_4 => CNT_READOUT(4),
cnt_readout_9 => CNT_READOUT(9),
cnt_readout_0 => CNT_READOUT(0),
cnt_readout_8 => CNT_READOUT(8),
cnt_readout_7 => CNT_READOUT(7),
ladder_addr_c_1 => LADDER_ADDR_C(2),
ladder_addr_c_0 => LADDER_ADDR_C(1),
card_ser_num_c_1 => CARD_SER_NUM_C(2),
card_ser_num_c_0 => CARD_SER_NUM_C(1),
card_ser_num_c_4 => CARD_SER_NUM_C(5),
card_ser_num_c_3 => CARD_SER_NUM_C(4),
ladder_fpga_sc_tck_c => LADDER_FPGA_SC_TCK_C,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I,
shiftIR => \COMP_LADDER_FPGA_SC_TAP_CONTROL.SHIFTIR\,
shiftDR => \COMP_LADDER_FPGA_SC_TAP_CONTROL.SHIFTDR\,
reset_bar => \COMP_LADDER_FPGA_SC_TAP_CONTROL.RESET_BAR\,
etat_present_ret => \COMP_LADDER_FPGA_SC_TAP_CONTROL.ETAT_PRESENT_RET\,
etat_present_ret_0 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.ETAT_PRESENT_RET_0\,
sc_updateDR_0x09_15 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.SC_UPDATEDR_0X09_15\,
sc_updateDR_0x09_0_0_g0 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.SC_UPDATEDR_0X09_0_0_G0\,
G_646 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.G_646\,
clockDR_0_a2 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.CLOCKDR_0_A2\,
clockIR_0_a2 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.CLOCKIR_0_A2\,
ladder_fpga_busy => LADDER_FPGA_BUSY,
pilotage_n => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.11.LATCH_N.PILOTAGE_N\,
pilotage_n_0 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.9.LATCH_N.PILOTAGE_N\,
pilotage_n_1 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.15.LATCH_N.PILOTAGE_N\,
pilotage_n_2 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.13.LATCH_N.PILOTAGE_N\,
data_out => \COM_LADDER_SC_INSTRUC_REG.A.2.D.E.DATA_OUT\,
data_out_0 => \COM_LADDER_SC_INSTRUC_REG.A.0.D.E.DATA_OUT\,
crc_error => crc_error,
ladder_fpga_activeclock => LADDER_FPGA_ACTIVECLOCK,
debug_present_n_c => DEBUG_PRESENT_N_C,
des_lock_c => DES_LOCK_C,
pilotage_n_3 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.5.LATCH_N.PILOTAGE_N\,
pilotage_n_4 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.7.LATCH_N.PILOTAGE_N\,
pilotage_n_5 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.3.LATCH_N.PILOTAGE_N\,
pilotage_n_6 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.1.LATCH_N.PILOTAGE_N\,
data_out_1 => \COM_LADDER_SC_INSTRUC_REG.A.4.B.C.DATA_OUT\,
data_out_1_0 => \COM_LADDER_SC_INSTRUC_REG.A.0.D.E.DATA_OUT_1\,
ladder_fpga_adc_select_n5_i_o2 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.PROC_LADDER_FPGA_ADC_CS.LADDER_FPGA_ADC_SELECT_N5_I_O2\,
ladder_fpga_sc_tms_c => LADDER_FPGA_SC_TMS_C,
data_out_2 => \COM_LADDER_SC_INSTRUC_REG.A.3.D.E.DATA_OUT\,
data_out_3 => \COM_LADDER_SC_INSTRUC_REG.A.1.D.E.DATA_OUT\,
ladder_fpga_adc_select_n_1_0_0_g0 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.LADDER_FPGA_ADC_SELECT_N_1_0_0_G0\,
\state_readout_ns_0_4__g2\ => \COMP_LADDER_FPGA_SC_TAP_CONTROL.STATE_READOUT_NS_0_4__G2\,
N_981_i_0_g0 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.N_981_I_0_G0\,
holdin_echelle_c => HOLDIN_ECHELLE_C,
N_987_i_0_g0 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.N_987_I_0_G0\,
\ladder_fpga_event_controller_state_ns_0_3__g0_i\ => \COMP_LADDER_FPGA_SC_TAP_CONTROL.LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_0_3__G0_I\,
tokenin_pulse_ok => TOKENIN_PULSE_OK,
\ladder_fpga_event_controller_state_ns_0_2__g0_i\ => \COMP_LADDER_FPGA_SC_TAP_CONTROL.LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_0_2__G0_I\,
N_983_i_0_g0 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.N_983_I_0_G0\,
tokenin_echelle_c => TOKENIN_ECHELLE_C,
N_989_i_0_g0 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.N_989_I_0_G0\,
cnt_readoutlde => CNT_READOUTLDE,
reset_n_c => RESET_N_C,
un1_reset_n_2_x => UN1_RESET_N_2_X,
\ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_0__g0_i\ => \COMP_LADDER_FPGA_SC_TAP_CONTROL.PROC_LADDER_FPGA_ADC_CS.LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_5_IV_I_0_0__G0_I\,
adc_cnt_enable => ADC_CNT_ENABLE,
\ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_1__g0_i\ => \COMP_LADDER_FPGA_SC_TAP_CONTROL.PROC_LADDER_FPGA_ADC_CS.LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_5_IV_I_0_1__G0_I\,
\ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_2__g0_i\ => \COMP_LADDER_FPGA_SC_TAP_CONTROL.PROC_LADDER_FPGA_ADC_CS.LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_5_IV_I_0_2__G0_I\,
\ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_3__g0_i\ => \COMP_LADDER_FPGA_SC_TAP_CONTROL.PROC_LADDER_FPGA_ADC_CS.LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_5_IV_I_0_3__G0_I\,
N_739_i_0_g0_i => \COMP_LADDER_FPGA_SC_TAP_CONTROL.N_739_I_0_G0_I\,
G_656 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.G_656\,
G_665 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.G_665\,
G_662 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.G_662\,
G_653 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.G_653\,
G_650 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.G_650\,
testin_echelle_c => TESTIN_ECHELLE_C,
usb_present_c => USB_PRESENT_C);
COM_LADDER_SC_INSTRUC_REG: ir_5_bits port map (
data_out => \COM_LADDER_SC_INSTRUC_REG.A.4.B.C.DATA_OUT\,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I,
G_646 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.G_646\,
ladder_fpga_sc_tck_c => LADDER_FPGA_SC_TCK_C,
etat_present_ret => \COMP_LADDER_FPGA_SC_TAP_CONTROL.ETAT_PRESENT_RET\,
clockIR_0_a2 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.CLOCKIR_0_A2\,
ladder_fpga_sc_tdi_c => LADDER_FPGA_SC_TDI_C,
shiftIR => \COMP_LADDER_FPGA_SC_TAP_CONTROL.SHIFTIR\,
data_out_0 => \COM_LADDER_SC_INSTRUC_REG.A.1.D.E.DATA_OUT\,
data_out_1 => \COM_LADDER_SC_INSTRUC_REG.A.0.D.E.DATA_OUT_1\,
reset_bar => \COMP_LADDER_FPGA_SC_TAP_CONTROL.RESET_BAR\,
data_out_2 => \COM_LADDER_SC_INSTRUC_REG.A.0.D.E.DATA_OUT\,
scan_out_2 => \COM_LADDER_SC_INSTRUC_REG.A.0.D.E.SCAN_OUT\,
data_out_3 => \COM_LADDER_SC_INSTRUC_REG.A.3.D.E.DATA_OUT\,
data_out_4 => \COM_LADDER_SC_INSTRUC_REG.A.2.D.E.DATA_OUT\);
COMP_LADDER_FPGA_SC_BYPASS_REG: dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_COMP_ladder_fpga_SC_BYPASS_REG port map (
ladder_fpga_sc_tdi_c => LADDER_FPGA_SC_TDI_C,
ladder_fpga_sc_tck_c => LADDER_FPGA_SC_TCK_C,
etat_present_ret_0 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.ETAT_PRESENT_RET_0\,
shiftDR => \COMP_LADDER_FPGA_SC_TAP_CONTROL.SHIFTDR\,
scan_out => \COMP_LADDER_FPGA_SC_BYPASS_REG.SCAN_OUT\,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I,
clockDR_0_a2 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.CLOCKDR_0_A2\);
COMP_LADDER_FPGA_SC_IDENT_REG: dr_x_bits_8 port map (
ladder_addr_c_1 => LADDER_ADDR_C(1),
ladder_addr_c_2 => LADDER_ADDR_C(2),
ladder_addr_c_0 => LADDER_ADDR_C(0),
ladder_fpga_sc_tdi_c => LADDER_FPGA_SC_TDI_C,
ladder_fpga_sc_tck_c => LADDER_FPGA_SC_TCK_C,
etat_present_ret_0 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.ETAT_PRESENT_RET_0\,
shiftDR => \COMP_LADDER_FPGA_SC_TAP_CONTROL.SHIFTDR\,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I,
clockDR_0_a2 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.CLOCKDR_0_A2\,
scan_out_6 => \COMP_LADDER_FPGA_SC_IDENT_REG.A.0.D.E.SCAN_OUT\);
COMP_LADDER_FPGA_SC_VERSION_REG: dr_x_bits_32 port map (
ladder_fpga_sc_tck_c => LADDER_FPGA_SC_TCK_C,
etat_present_ret_0 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.ETAT_PRESENT_RET_0\,
shiftDR => \COMP_LADDER_FPGA_SC_TAP_CONTROL.SHIFTDR\,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I,
clockDR_0_a2 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.CLOCKDR_0_A2\,
scan_out_21 => \COMP_LADDER_FPGA_SC_VERSION_REG.A.0.D.E.SCAN_OUT\,
scan_out_28 => \COMP_LADDER_FPGA_SC_DEBUG_REG.A.20.D.E.SCAN_OUT\);
COMP_LADDER_FPGA_SC_ETAT_REG: dr_x_bits_22 port map (
latchup_hybride_c_9 => LATCHUP_HYBRIDE_C(9),
latchup_hybride_c_8 => LATCHUP_HYBRIDE_C(8),
latchup_hybride_c_11 => LATCHUP_HYBRIDE_C(11),
latchup_hybride_c_10 => LATCHUP_HYBRIDE_C(10),
latchup_hybride_c_13 => LATCHUP_HYBRIDE_C(13),
latchup_hybride_c_12 => LATCHUP_HYBRIDE_C(12),
latchup_hybride_c_15 => LATCHUP_HYBRIDE_C(15),
latchup_hybride_c_14 => LATCHUP_HYBRIDE_C(14),
latchup_hybride_c_1 => LATCHUP_HYBRIDE_C(1),
latchup_hybride_c_0 => LATCHUP_HYBRIDE_C(0),
latchup_hybride_c_3 => LATCHUP_HYBRIDE_C(3),
latchup_hybride_c_2 => LATCHUP_HYBRIDE_C(2),
latchup_hybride_c_5 => LATCHUP_HYBRIDE_C(5),
latchup_hybride_c_4 => LATCHUP_HYBRIDE_C(4),
latchup_hybride_c_7 => LATCHUP_HYBRIDE_C(7),
latchup_hybride_c_6 => LATCHUP_HYBRIDE_C(6),
enable_latchup_n_9 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(9),
enable_latchup_n_8 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(8),
enable_latchup_n_11 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(11),
enable_latchup_n_10 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(10),
enable_latchup_n_13 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(13),
enable_latchup_n_12 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(12),
enable_latchup_n_15 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(15),
enable_latchup_n_14 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(14),
enable_latchup_n_1 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(1),
enable_latchup_n_0 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(0),
enable_latchup_n_3 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(3),
enable_latchup_n_2 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(2),
enable_latchup_n_5 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(5),
enable_latchup_n_4 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(4),
enable_latchup_n_7 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(7),
enable_latchup_n_6 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(6),
card_ser_num_c_4 => CARD_SER_NUM_C(4),
card_ser_num_c_2 => CARD_SER_NUM_C(2),
card_ser_num_c_5 => CARD_SER_NUM_C(5),
card_ser_num_c_0 => CARD_SER_NUM_C(0),
card_ser_num_c_1 => CARD_SER_NUM_C(1),
card_ser_num_c_3 => CARD_SER_NUM_C(3),
ladder_fpga_sc_tck_c => LADDER_FPGA_SC_TCK_C,
etat_present_ret_0 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.ETAT_PRESENT_RET_0\,
holdin_echelle_c => HOLDIN_ECHELLE_C,
shiftDR => \COMP_LADDER_FPGA_SC_TAP_CONTROL.SHIFTDR\,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I,
clockDR_0_a2 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.CLOCKDR_0_A2\,
xtal_en_c => XTAL_EN_C,
crc_error => crc_error,
debug_present_n_c => DEBUG_PRESENT_N_C,
pll_40MHz_switchover_locked => PLL_40MHZ_SWITCHOVER_LOCKED,
data_out => \COMP_LADDER_FPGA_SC_CONFIG.A.7.D.E.DATA_OUT\,
ladder_fpga_activeclock => LADDER_FPGA_ACTIVECLOCK,
clock40mhz_xtal_bad => CLOCK40MHZ_XTAL_BAD,
scan_out_16 => \COMP_LADDER_FPGA_SC_BYPASS_REG.SCAN_OUT\,
fpga_serdes_ou_connec_c => FPGA_SERDES_OU_CONNEC_C,
clock40mhz_fpga_bad => CLOCK40MHZ_FPGA_BAD,
sc_serdes_ou_connec_c => SC_SERDES_OU_CONNEC_C,
scan_out_20 => \COMP_LADDER_FPGA_SC_ETAT_REG.A.0.D.E.SCAN_OUT\,
data_out_0 => \COMP_LADDER_FPGA_SC_CONFIG.A.5.D.E.DATA_OUT\,
testin_echelle_c => TESTIN_ECHELLE_C);
COMP_LADDER_FPGA_SC_DEBUG_REG: dr_x_bits_22_1 port map (
ladder_fpga_sc_tck_c => LADDER_FPGA_SC_TCK_C,
etat_present_ret_0 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.ETAT_PRESENT_RET_0\,
shiftDR => \COMP_LADDER_FPGA_SC_TAP_CONTROL.SHIFTDR\,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I,
clockDR_0_a2 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.CLOCKDR_0_A2\,
scan_out_16 => \COMP_LADDER_FPGA_SC_BYPASS_REG.SCAN_OUT\,
scan_out_17 => \COMP_LADDER_FPGA_SC_DEBUG_REG.A.20.D.E.SCAN_OUT\,
scan_out_20 => \COMP_LADDER_FPGA_SC_DEBUG_REG.A.0.D.E.SCAN_OUT\);
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE: dr_x_bits_init_24 port map (
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I,
G_650 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.G_650\,
ladder_fpga_sc_tck_c => LADDER_FPGA_SC_TCK_C,
etat_present_ret_0 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.ETAT_PRESENT_RET_0\,
ladder_fpga_sc_tdi_c => LADDER_FPGA_SC_TDI_C,
shiftDR => \COMP_LADDER_FPGA_SC_TAP_CONTROL.SHIFTDR\,
clockDR_0_a2 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.CLOCKDR_0_A2\,
un83_roboclock_adc_phase_in => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.23.B.C.UN83_ROBOCLOCK_ADC_PHASE_IN\,
data_out_0 => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.0.D.E.DATA_OUT\,
un72_roboclock_adc_phase_in => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.23.B.C.UN72_ROBOCLOCK_ADC_PHASE_IN\,
data_out_3 => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.2.D.E.DATA_OUT\,
un61_roboclock_adc_phase_in => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.23.B.C.UN61_ROBOCLOCK_ADC_PHASE_IN\,
data_out_5 => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.4.D.E.DATA_OUT\,
un50_roboclock_adc_phase_in => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.23.B.C.UN50_ROBOCLOCK_ADC_PHASE_IN\,
data_out_7 => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.6.D.E.DATA_OUT\,
un39_roboclock_adc_phase_in => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.23.B.C.UN39_ROBOCLOCK_ADC_PHASE_IN\,
data_out_9 => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.8.D.E.DATA_OUT\,
un28_roboclock_adc_phase_in => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.23.B.C.UN28_ROBOCLOCK_ADC_PHASE_IN\,
data_out_11 => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.10.D.E.DATA_OUT\,
un17_roboclock_adc_phase_in => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.23.B.C.UN17_ROBOCLOCK_ADC_PHASE_IN\,
data_out_13 => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.12.D.E.DATA_OUT\,
un6_roboclock_adc_phase_in => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.23.B.C.UN6_ROBOCLOCK_ADC_PHASE_IN\,
data_out_15 => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.14.D.E.DATA_OUT\,
un41_roboclock_horloge40_phase_in => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.23.B.C.UN41_ROBOCLOCK_HORLOGE40_PHASE_IN\,
data_out_17 => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.16.D.E.DATA_OUT\,
un30_roboclock_horloge40_phase_in => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.23.B.C.UN30_ROBOCLOCK_HORLOGE40_PHASE_IN\,
data_out_19 => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.18.D.E.DATA_OUT\,
un19_roboclock_horloge40_phase_in => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.23.B.C.UN19_ROBOCLOCK_HORLOGE40_PHASE_IN\,
data_out_21 => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.20.D.E.DATA_OUT\,
un8_roboclock_horloge40_phase_in => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.23.B.C.UN8_ROBOCLOCK_HORLOGE40_PHASE_IN\,
data_out_22 => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.22.D.E.DATA_OUT\,
reset_bar => \COMP_LADDER_FPGA_SC_TAP_CONTROL.RESET_BAR\,
scan_out_17 => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.0.D.E.SCAN_OUT\);
COMP_LADDER_FPGA_SC_CONFIG: dr_x_bits_init_16 port map (
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I,
reset_bar => \COMP_LADDER_FPGA_SC_TAP_CONTROL.RESET_BAR\,
G_653 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.G_653\,
ladder_fpga_sc_tdi_c => LADDER_FPGA_SC_TDI_C,
ladder_fpga_sc_tck_c => LADDER_FPGA_SC_TCK_C,
etat_present_ret_0 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.ETAT_PRESENT_RET_0\,
shiftDR => \COMP_LADDER_FPGA_SC_TAP_CONTROL.SHIFTDR\,
clockDR_0_a2 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.CLOCKDR_0_A2\,
data_out => \COMP_LADDER_FPGA_SC_CONFIG.A.7.D.E.DATA_OUT\,
data_out_0 => \COMP_LADDER_FPGA_SC_CONFIG.A.0.D.E.DATA_OUT\,
scan_out_5 => \COMP_LADDER_FPGA_SC_CONFIG.A.0.D.E.SCAN_OUT\,
data_out_1 => \COMP_LADDER_FPGA_SC_CONFIG.A.5.D.E.DATA_OUT\,
data_out_2 => \COMP_LADDER_FPGA_SC_CONFIG.A.1.D.E.DATA_OUT\,
data_out_3 => \COMP_LADDER_FPGA_SC_CONFIG.A.4.D.E.DATA_OUT\,
data_out_4 => \COMP_LADDER_FPGA_SC_CONFIG.A.2.D.E.DATA_OUT\,
data_out_5 => \COMP_LADDER_FPGA_SC_CONFIG.A.3.D.E.DATA_OUT\,
data_out_6 => \COMP_LADDER_FPGA_SC_CONFIG.A.6.D.E.DATA_OUT\,
level_shifter_dac_load => LEVEL_SHIFTER_DAC_LOAD);
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC: dr_x_bits_init_20 port map (
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I,
G_656 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.G_656\,
ladder_fpga_sc_tck_c => LADDER_FPGA_SC_TCK_C,
etat_present_ret_0 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.ETAT_PRESENT_RET_0\,
ladder_fpga_sc_tdi_c => LADDER_FPGA_SC_TDI_C,
shiftDR => \COMP_LADDER_FPGA_SC_TAP_CONTROL.SHIFTDR\,
clockDR_0_a2 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.CLOCKDR_0_A2\,
data_out_4 => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.19.B.C.DATA_OUT_4\,
data_out => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.12.D.E.DATA_OUT\,
reset_bar => \COMP_LADDER_FPGA_SC_TAP_CONTROL.RESET_BAR\,
data_out_4_0 => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.17.D.E.DATA_OUT_4\,
data_out_0 => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.7.D.E.DATA_OUT\,
data_out_2 => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.5.D.E.DATA_OUT\,
data_out_3 => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.1.D.E.DATA_OUT\,
data_out_4_1 => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.15.D.E.DATA_OUT_4\,
data_out_5 => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.10.D.E.DATA_OUT\,
data_out_6 => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.14.D.E.DATA_OUT\,
data_out_4_2 => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.8.D.E.DATA_OUT_4\,
data_out_4_3 => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.4.D.E.DATA_OUT_4\,
data_out_4_4 => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.13.D.E.DATA_OUT_4\,
data_out_4_5 => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.6.D.E.DATA_OUT_4\,
data_out_7 => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.18.D.E.DATA_OUT\,
data_out_8 => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.9.D.E.DATA_OUT\,
data_out_9 => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.3.D.E.DATA_OUT\,
scan_out_18 => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.0.D.E.SCAN_OUT\,
data_out_4_6 => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.0.D.E.DATA_OUT_4\,
data_out_4_7 => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.2.D.E.DATA_OUT_4\,
data_out_4_8 => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.11.D.E.DATA_OUT_4\,
data_out_10 => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.16.D.E.DATA_OUT\);
COMP_LADDER_FPGA_SC_MUX_TDO: mux_tdo port map (
scan_out => \COMP_LADDER_FPGA_SC_ETAT_REG.A.0.D.E.SCAN_OUT\,
data_out => \COM_LADDER_SC_INSTRUC_REG.A.1.D.E.DATA_OUT\,
data_out_0 => \COM_LADDER_SC_INSTRUC_REG.A.4.B.C.DATA_OUT\,
scan_out_0 => \COMP_LADDER_FPGA_SC_BYPASS_REG.SCAN_OUT\,
scan_out_1 => \COMP_LADDER_FPGA_SC_REF_LATCHUP.A.0.D.E.SCAN_OUT\,
scan_out_2 => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.0.D.E.SCAN_OUT\,
scan_out_3 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.0.D.E.SCAN_OUT\,
scan_out_4 => \COMP_LADDER_FPGA_SC_IDENT_REG.A.0.D.E.SCAN_OUT\,
scan_out_5 => \ALLUMAGE_HYBRIDE.A.0.D.E.SCAN_OUT\,
data_out_1 => \COM_LADDER_SC_INSTRUC_REG.A.3.D.E.DATA_OUT\,
data_out_1_0 => \COM_LADDER_SC_INSTRUC_REG.A.0.D.E.DATA_OUT_1\,
data_out_2 => \COM_LADDER_SC_INSTRUC_REG.A.2.D.E.DATA_OUT\,
dr_scan_out_31 => \COMP_LADDER_FPGA_SC_MUX_TDO.DR_SCAN_OUT_31\,
data_out_3 => \COM_LADDER_SC_INSTRUC_REG.A.0.D.E.DATA_OUT\,
scan_out_6 => \COMP_LADDER_FPGA_SC_ETAT_ALIMS.A.0.D.E.SCAN_OUT\,
scan_out_7 => \COMP_LADDER_FPGA_SC_DEBUG_REG.A.0.D.E.SCAN_OUT\,
scan_out_8 => \COMP_LADDER_FPGA_SC_CONFIG.A.0.D.E.SCAN_OUT\,
scan_out_9 => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.0.D.E.SCAN_OUT\,
scan_out_10 => \COMP_LADDER_FPGA_SC_TEMPERATURE.A.0.D.E.SCAN_OUT\,
scan_out_11 => \COMP_LADDER_FPGA_SC_VERSION_REG.A.0.D.E.SCAN_OUT\);
COMP_LADDER_FPGA_SC_MUX_OUT: mux_2_1 port map (
z_x => \COMP_LADDER_FPGA_SC_MUX_OUT.Z_X\,
scan_out => \COM_LADDER_SC_INSTRUC_REG.A.0.D.E.SCAN_OUT\,
shiftIR => \COMP_LADDER_FPGA_SC_TAP_CONTROL.SHIFTIR\,
dr_scan_out_31 => \COMP_LADDER_FPGA_SC_MUX_TDO.DR_SCAN_OUT_31\);
ALLUMAGE_HYBRIDE: dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0 port map (
ff2_0 => \ALLUMAGE_HYBRIDE.A.15.B.C.FF2_0\,
ff2en => \ALLUMAGE_HYBRIDE.A.15.B.C.FF2EN\,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I,
sc_updateDR_0x09_14_ret => \ALLUMAGE_HYBRIDE.A.15.B.C.SC_UPDATEDR_0X09_14_RET\,
ladder_fpga_sc_tdi_c => LADDER_FPGA_SC_TDI_C,
ladder_fpga_sc_tck_c => LADDER_FPGA_SC_TCK_C,
etat_present_ret_0 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.ETAT_PRESENT_RET_0\,
shiftDR => \COMP_LADDER_FPGA_SC_TAP_CONTROL.SHIFTDR\,
clockDR_0_a2 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.CLOCKDR_0_A2\,
sc_updateDR_0x09_15 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.SC_UPDATEDR_0X09_15\,
sc_updateDR_0x09_0_0_g0 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.SC_UPDATEDR_0X09_0_0_G0\,
ff2_0_0 => \ALLUMAGE_HYBRIDE.A.14.D.E.FF2_0\,
ff2en_0 => \ALLUMAGE_HYBRIDE.A.14.D.E.FF2EN\,
sc_updateDR_0x09_13_ret => \ALLUMAGE_HYBRIDE.A.14.D.E.SC_UPDATEDR_0X09_13_RET\,
ff2_0_1 => \ALLUMAGE_HYBRIDE.A.2.D.E.FF2_0\,
ff2en_1 => \ALLUMAGE_HYBRIDE.A.2.D.E.FF2EN\,
sc_updateDR_0x09_1_ret => \ALLUMAGE_HYBRIDE.A.2.D.E.SC_UPDATEDR_0X09_1_RET\,
ff2_0_2 => \ALLUMAGE_HYBRIDE.A.7.D.E.FF2_0\,
ff2en_2 => \ALLUMAGE_HYBRIDE.A.7.D.E.FF2EN\,
sc_updateDR_0x09_6_ret => \ALLUMAGE_HYBRIDE.A.7.D.E.SC_UPDATEDR_0X09_6_RET\,
ff2_0_3 => \ALLUMAGE_HYBRIDE.A.4.D.E.FF2_0\,
ff2en_3 => \ALLUMAGE_HYBRIDE.A.4.D.E.FF2EN\,
sc_updateDR_0x09_3_ret => \ALLUMAGE_HYBRIDE.A.4.D.E.SC_UPDATEDR_0X09_3_RET\,
ff2_0_4 => \ALLUMAGE_HYBRIDE.A.1.D.E.FF2_0\,
ff2en_4 => \ALLUMAGE_HYBRIDE.A.1.D.E.FF2EN\,
sc_updateDR_0x09_0_ret => \ALLUMAGE_HYBRIDE.A.1.D.E.SC_UPDATEDR_0X09_0_RET\,
ff2_0_5 => \ALLUMAGE_HYBRIDE.A.11.D.E.FF2_0\,
ff2en_5 => \ALLUMAGE_HYBRIDE.A.11.D.E.FF2EN\,
sc_updateDR_0x09_10_ret => \ALLUMAGE_HYBRIDE.A.11.D.E.SC_UPDATEDR_0X09_10_RET\,
ff2_0_6 => \ALLUMAGE_HYBRIDE.A.8.D.E.FF2_0\,
ff2en_6 => \ALLUMAGE_HYBRIDE.A.8.D.E.FF2EN\,
sc_updateDR_0x09_7_ret => \ALLUMAGE_HYBRIDE.A.8.D.E.SC_UPDATEDR_0X09_7_RET\,
ff2_0_7 => \ALLUMAGE_HYBRIDE.A.5.D.E.FF2_0\,
ff2en_7 => \ALLUMAGE_HYBRIDE.A.5.D.E.FF2EN\,
sc_updateDR_0x09_4_ret => \ALLUMAGE_HYBRIDE.A.5.D.E.SC_UPDATEDR_0X09_4_RET\,
ff2_0_8 => \ALLUMAGE_HYBRIDE.A.0.D.E.FF2_0\,
ff2en_8 => \ALLUMAGE_HYBRIDE.A.0.D.E.FF2EN\,
sc_updateDR_0x09_ret => \ALLUMAGE_HYBRIDE.A.0.D.E.SC_UPDATEDR_0X09_RET\,
scan_out_12 => \ALLUMAGE_HYBRIDE.A.0.D.E.SCAN_OUT\,
ff2_0_9 => \ALLUMAGE_HYBRIDE.A.10.D.E.FF2_0\,
ff2en_9 => \ALLUMAGE_HYBRIDE.A.10.D.E.FF2EN\,
sc_updateDR_0x09_9_ret => \ALLUMAGE_HYBRIDE.A.10.D.E.SC_UPDATEDR_0X09_9_RET\,
ff2_0_10 => \ALLUMAGE_HYBRIDE.A.12.D.E.FF2_0\,
ff2en_10 => \ALLUMAGE_HYBRIDE.A.12.D.E.FF2EN\,
sc_updateDR_0x09_11_ret => \ALLUMAGE_HYBRIDE.A.12.D.E.SC_UPDATEDR_0X09_11_RET\,
ff2_0_11 => \ALLUMAGE_HYBRIDE.A.9.D.E.FF2_0\,
ff2en_11 => \ALLUMAGE_HYBRIDE.A.9.D.E.FF2EN\,
sc_updateDR_0x09_8_ret => \ALLUMAGE_HYBRIDE.A.9.D.E.SC_UPDATEDR_0X09_8_RET\,
ff2_0_12 => \ALLUMAGE_HYBRIDE.A.6.D.E.FF2_0\,
ff2en_12 => \ALLUMAGE_HYBRIDE.A.6.D.E.FF2EN\,
sc_updateDR_0x09_5_ret => \ALLUMAGE_HYBRIDE.A.6.D.E.SC_UPDATEDR_0X09_5_RET\,
ff2_0_13 => \ALLUMAGE_HYBRIDE.A.3.D.E.FF2_0\,
ff2en_13 => \ALLUMAGE_HYBRIDE.A.3.D.E.FF2EN\,
sc_updateDR_0x09_2_ret => \ALLUMAGE_HYBRIDE.A.3.D.E.SC_UPDATEDR_0X09_2_RET\,
ff2_0_14 => \ALLUMAGE_HYBRIDE.A.13.D.E.FF2_0\,
ff2en_14 => \ALLUMAGE_HYBRIDE.A.13.D.E.FF2EN\,
sc_updateDR_0x09_12_ret => \ALLUMAGE_HYBRIDE.A.13.D.E.SC_UPDATEDR_0X09_12_RET\);
COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE: dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE port map (
data_out => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.15.B.C.DATA_OUT\,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I,
reset_bar => \COMP_LADDER_FPGA_SC_TAP_CONTROL.RESET_BAR\,
G_662 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.G_662\,
ladder_fpga_sc_tdi_c => LADDER_FPGA_SC_TDI_C,
ladder_fpga_sc_tck_c => LADDER_FPGA_SC_TCK_C,
etat_present_ret_0 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.ETAT_PRESENT_RET_0\,
shiftDR => \COMP_LADDER_FPGA_SC_TAP_CONTROL.SHIFTDR\,
clockDR_0_a2 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.CLOCKDR_0_A2\,
data_out_0 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.7.D.E.DATA_OUT\,
data_out_1 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.12.D.E.DATA_OUT\,
data_out_2 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.0.D.E.DATA_OUT\,
scan_out_5 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.0.D.E.SCAN_OUT\,
data_out_3 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.5.D.E.DATA_OUT\,
data_out_4 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.1.D.E.DATA_OUT\,
data_out_5 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.10.D.E.DATA_OUT\,
data_out_6 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.11.D.E.DATA_OUT\,
data_out_7 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.13.D.E.DATA_OUT\,
data_out_8 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.9.D.E.DATA_OUT\,
data_out_9 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.4.D.E.DATA_OUT\,
data_out_10 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.2.D.E.DATA_OUT\,
data_out_11 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.3.D.E.DATA_OUT\,
data_out_12 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.14.D.E.DATA_OUT\,
data_out_13 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.8.D.E.DATA_OUT\,
data_out_14 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.6.D.E.DATA_OUT\);
COMP_LADDER_FPGA_SC_ETAT_ALIMS: dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS port map (
ladder_fpga_sc_tdi_c => LADDER_FPGA_SC_TDI_C,
ladder_fpga_sc_tck_c => LADDER_FPGA_SC_TCK_C,
etat_present_ret_0 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.ETAT_PRESENT_RET_0\,
pilotage_n => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.15.LATCH_N.PILOTAGE_N\,
shiftDR => \COMP_LADDER_FPGA_SC_TAP_CONTROL.SHIFTDR\,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I,
clockDR_0_a2 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.CLOCKDR_0_A2\,
pilotage_n_0 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.7.LATCH_N.PILOTAGE_N\,
pilotage_n_1 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.12.LATCH_N.PILOTAGE_N\,
pilotage_n_2 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.0.LATCH_N.PILOTAGE_N\,
scan_out_5 => \COMP_LADDER_FPGA_SC_ETAT_ALIMS.A.0.D.E.SCAN_OUT\,
pilotage_n_3 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.5.LATCH_N.PILOTAGE_N\,
pilotage_n_4 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.1.LATCH_N.PILOTAGE_N\,
pilotage_n_5 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.10.LATCH_N.PILOTAGE_N\,
pilotage_n_6 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.11.LATCH_N.PILOTAGE_N\,
pilotage_n_7 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.13.LATCH_N.PILOTAGE_N\,
pilotage_n_8 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.9.LATCH_N.PILOTAGE_N\,
pilotage_n_9 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.4.LATCH_N.PILOTAGE_N\,
pilotage_n_10 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.2.LATCH_N.PILOTAGE_N\,
pilotage_n_11 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.3.LATCH_N.PILOTAGE_N\,
pilotage_n_12 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.14.LATCH_N.PILOTAGE_N\,
pilotage_n_13 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.8.LATCH_N.PILOTAGE_N\,
pilotage_n_14 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.6.LATCH_N.PILOTAGE_N\);
COMP_LADDER_FPGA_SC_REF_LATCHUP: dr_x_bits_2 port map (
data_out => \COMP_LADDER_FPGA_SC_REF_LATCHUP.A.1.B.C.DATA_OUT\,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I,
G_665 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.G_665\,
ladder_fpga_sc_tdi_c => LADDER_FPGA_SC_TDI_C,
ladder_fpga_sc_tck_c => LADDER_FPGA_SC_TCK_C,
etat_present_ret_0 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.ETAT_PRESENT_RET_0\,
shiftDR => \COMP_LADDER_FPGA_SC_TAP_CONTROL.SHIFTDR\,
clockDR_0_a2 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.CLOCKDR_0_A2\,
data_out_0 => \COMP_LADDER_FPGA_SC_REF_LATCHUP.A.0.D.E.DATA_OUT\,
scan_out_0 => \COMP_LADDER_FPGA_SC_REF_LATCHUP.A.0.D.E.SCAN_OUT\);
COMP_LADDER_FPGA_SC_TEMPERATURE: dr_x_bits_48 port map (
temperature3_11 => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(11),
temperature3_4 => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(4),
temperature3_3 => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(3),
temperature3_8 => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(8),
temperature3_2 => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(2),
temperature3_0 => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(0),
temperature3_1 => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(1),
temperature3_6 => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(6),
temperature3_5 => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(5),
temperature3_7 => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(7),
temperature3_10 => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(10),
temperature3_9 => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(9),
temperature0_2 => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(2),
temperature0_6 => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(6),
temperature0_5 => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(5),
temperature0_1 => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(1),
temperature0_0 => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(0),
temperature0_8 => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(8),
temperature0_9 => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(9),
temperature0_10 => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(10),
temperature0_3 => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(3),
temperature0_11 => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(11),
temperature0_7 => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(7),
temperature0_4 => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(4),
temperature2_2 => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(2),
temperature2_10 => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(10),
temperature2_8 => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(8),
temperature2_3 => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(3),
temperature2_9 => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(9),
temperature2_1 => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(1),
temperature2_11 => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(11),
temperature2_0 => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(0),
temperature2_7 => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(7),
temperature2_6 => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(6),
temperature2_5 => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(5),
temperature2_4 => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(4),
temperature1_1 => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(1),
temperature1_9 => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(9),
temperature1_7 => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(7),
temperature1_6 => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(6),
temperature1_0 => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(0),
temperature1_2 => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(2),
temperature1_10 => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(10),
temperature1_11 => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(11),
temperature1_8 => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(8),
temperature1_4 => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(4),
temperature1_5 => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(5),
temperature1_3 => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(3),
ladder_fpga_sc_tdi_c => LADDER_FPGA_SC_TDI_C,
ladder_fpga_sc_tck_c => LADDER_FPGA_SC_TCK_C,
etat_present_ret_0 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.ETAT_PRESENT_RET_0\,
shiftDR => \COMP_LADDER_FPGA_SC_TAP_CONTROL.SHIFTDR\,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I,
clockDR_0_a2 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.CLOCKDR_0_A2\,
scan_out_24 => \COMP_LADDER_FPGA_SC_TEMPERATURE.A.0.D.E.SCAN_OUT\);
COMP_GESTION_HYBRIDES_V4: gestion_hybrides_v4 port map (
enable_latchup_n_15 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(15),
enable_latchup_n_14 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(14),
enable_latchup_n_13 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(13),
enable_latchup_n_12 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(12),
enable_latchup_n_11 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(11),
enable_latchup_n_10 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(10),
enable_latchup_n_9 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(9),
enable_latchup_n_8 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(8),
enable_latchup_n_7 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(7),
enable_latchup_n_6 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(6),
enable_latchup_n_5 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(5),
enable_latchup_n_4 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(4),
enable_latchup_n_3 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(3),
enable_latchup_n_2 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(2),
enable_latchup_n_1 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(1),
enable_latchup_n_0 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(0),
latchup_hybride_c_0 => LATCHUP_HYBRIDE_C(0),
latchup_hybride_c_1 => LATCHUP_HYBRIDE_C(1),
latchup_hybride_c_2 => LATCHUP_HYBRIDE_C(2),
latchup_hybride_c_3 => LATCHUP_HYBRIDE_C(3),
latchup_hybride_c_4 => LATCHUP_HYBRIDE_C(4),
latchup_hybride_c_5 => LATCHUP_HYBRIDE_C(5),
latchup_hybride_c_6 => LATCHUP_HYBRIDE_C(6),
latchup_hybride_c_7 => LATCHUP_HYBRIDE_C(7),
latchup_hybride_c_8 => LATCHUP_HYBRIDE_C(8),
latchup_hybride_c_9 => LATCHUP_HYBRIDE_C(9),
latchup_hybride_c_10 => LATCHUP_HYBRIDE_C(10),
latchup_hybride_c_11 => LATCHUP_HYBRIDE_C(11),
latchup_hybride_c_12 => LATCHUP_HYBRIDE_C(12),
latchup_hybride_c_13 => LATCHUP_HYBRIDE_C(13),
latchup_hybride_c_14 => LATCHUP_HYBRIDE_C(14),
latchup_hybride_c_15 => LATCHUP_HYBRIDE_C(15),
sc_tdo_hybride_c_13 => SC_TDO_HYBRIDE_C(13),
sc_tdo_hybride_c_5 => SC_TDO_HYBRIDE_C(5),
sc_tdo_hybride_c_14 => SC_TDO_HYBRIDE_C(14),
sc_tdo_hybride_c_6 => SC_TDO_HYBRIDE_C(6),
sc_tdo_hybride_c_10 => SC_TDO_HYBRIDE_C(10),
sc_tdo_hybride_c_2 => SC_TDO_HYBRIDE_C(2),
sc_tdo_hybride_c_12 => SC_TDO_HYBRIDE_C(12),
sc_tdo_hybride_c_4 => SC_TDO_HYBRIDE_C(4),
sc_tdo_hybride_c_8 => SC_TDO_HYBRIDE_C(8),
sc_tdo_hybride_c_0 => SC_TDO_HYBRIDE_C(0),
sc_tdo_hybride_c_11 => SC_TDO_HYBRIDE_C(11),
sc_tdo_hybride_c_15 => SC_TDO_HYBRIDE_C(15),
sc_tdo_hybride_c_1 => SC_TDO_HYBRIDE_C(1),
sc_tdo_hybride_c_3 => SC_TDO_HYBRIDE_C(3),
sc_tdo_hybride_c_7 => SC_TDO_HYBRIDE_C(7),
sc_tdo_hybride_c_9 => SC_TDO_HYBRIDE_C(9),
pilotage_n => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.15.LATCH_N.PILOTAGE_N\,
ladder_fpga_sc_tck_c => LADDER_FPGA_SC_TCK_C,
pilotage_n_0 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.14.LATCH_N.PILOTAGE_N\,
pilotage_n_1 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.13.LATCH_N.PILOTAGE_N\,
pilotage_n_2 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.12.LATCH_N.PILOTAGE_N\,
pilotage_n_3 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.11.LATCH_N.PILOTAGE_N\,
pilotage_n_4 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.10.LATCH_N.PILOTAGE_N\,
pilotage_n_5 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.9.LATCH_N.PILOTAGE_N\,
pilotage_n_6 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.8.LATCH_N.PILOTAGE_N\,
pilotage_n_7 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.7.LATCH_N.PILOTAGE_N\,
pilotage_n_8 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.6.LATCH_N.PILOTAGE_N\,
pilotage_n_9 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.5.LATCH_N.PILOTAGE_N\,
pilotage_n_10 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.4.LATCH_N.PILOTAGE_N\,
pilotage_n_11 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.3.LATCH_N.PILOTAGE_N\,
pilotage_n_12 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.2.LATCH_N.PILOTAGE_N\,
pilotage_n_13 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.1.LATCH_N.PILOTAGE_N\,
pilotage_n_14 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.0.LATCH_N.PILOTAGE_N\,
ladder_fpga_sc_tck_c_i_i => LADDER_FPGA_SC_TCK_C_I_I,
sc_updateDR_0x09_ret => \ALLUMAGE_HYBRIDE.A.0.D.E.SC_UPDATEDR_0X09_RET\,
sc_updateDR_0x09_0_0_g0 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.SC_UPDATEDR_0X09_0_0_G0\,
ff2en => \ALLUMAGE_HYBRIDE.A.0.D.E.FF2EN\,
ff2_0 => \ALLUMAGE_HYBRIDE.A.0.D.E.FF2_0\,
sc_updateDR_0x09_0_ret => \ALLUMAGE_HYBRIDE.A.1.D.E.SC_UPDATEDR_0X09_0_RET\,
ff2en_0 => \ALLUMAGE_HYBRIDE.A.1.D.E.FF2EN\,
ff2_0_0 => \ALLUMAGE_HYBRIDE.A.1.D.E.FF2_0\,
sc_updateDR_0x09_1_ret => \ALLUMAGE_HYBRIDE.A.2.D.E.SC_UPDATEDR_0X09_1_RET\,
ff2en_1 => \ALLUMAGE_HYBRIDE.A.2.D.E.FF2EN\,
ff2_0_1 => \ALLUMAGE_HYBRIDE.A.2.D.E.FF2_0\,
sc_updateDR_0x09_2_ret => \ALLUMAGE_HYBRIDE.A.3.D.E.SC_UPDATEDR_0X09_2_RET\,
ff2en_2 => \ALLUMAGE_HYBRIDE.A.3.D.E.FF2EN\,
ff2_0_2 => \ALLUMAGE_HYBRIDE.A.3.D.E.FF2_0\,
sc_updateDR_0x09_3_ret => \ALLUMAGE_HYBRIDE.A.4.D.E.SC_UPDATEDR_0X09_3_RET\,
ff2en_3 => \ALLUMAGE_HYBRIDE.A.4.D.E.FF2EN\,
ff2_0_3 => \ALLUMAGE_HYBRIDE.A.4.D.E.FF2_0\,
sc_updateDR_0x09_4_ret => \ALLUMAGE_HYBRIDE.A.5.D.E.SC_UPDATEDR_0X09_4_RET\,
ff2en_4 => \ALLUMAGE_HYBRIDE.A.5.D.E.FF2EN\,
ff2_0_4 => \ALLUMAGE_HYBRIDE.A.5.D.E.FF2_0\,
sc_updateDR_0x09_5_ret => \ALLUMAGE_HYBRIDE.A.6.D.E.SC_UPDATEDR_0X09_5_RET\,
ff2en_5 => \ALLUMAGE_HYBRIDE.A.6.D.E.FF2EN\,
ff2_0_5 => \ALLUMAGE_HYBRIDE.A.6.D.E.FF2_0\,
sc_updateDR_0x09_6_ret => \ALLUMAGE_HYBRIDE.A.7.D.E.SC_UPDATEDR_0X09_6_RET\,
ff2en_6 => \ALLUMAGE_HYBRIDE.A.7.D.E.FF2EN\,
ff2_0_6 => \ALLUMAGE_HYBRIDE.A.7.D.E.FF2_0\,
sc_updateDR_0x09_7_ret => \ALLUMAGE_HYBRIDE.A.8.D.E.SC_UPDATEDR_0X09_7_RET\,
ff2en_7 => \ALLUMAGE_HYBRIDE.A.8.D.E.FF2EN\,
ff2_0_7 => \ALLUMAGE_HYBRIDE.A.8.D.E.FF2_0\,
sc_updateDR_0x09_8_ret => \ALLUMAGE_HYBRIDE.A.9.D.E.SC_UPDATEDR_0X09_8_RET\,
ff2en_8 => \ALLUMAGE_HYBRIDE.A.9.D.E.FF2EN\,
ff2_0_8 => \ALLUMAGE_HYBRIDE.A.9.D.E.FF2_0\,
sc_updateDR_0x09_9_ret => \ALLUMAGE_HYBRIDE.A.10.D.E.SC_UPDATEDR_0X09_9_RET\,
ff2en_9 => \ALLUMAGE_HYBRIDE.A.10.D.E.FF2EN\,
ff2_0_9 => \ALLUMAGE_HYBRIDE.A.10.D.E.FF2_0\,
sc_updateDR_0x09_10_ret => \ALLUMAGE_HYBRIDE.A.11.D.E.SC_UPDATEDR_0X09_10_RET\,
ff2en_10 => \ALLUMAGE_HYBRIDE.A.11.D.E.FF2EN\,
ff2_0_10 => \ALLUMAGE_HYBRIDE.A.11.D.E.FF2_0\,
sc_updateDR_0x09_11_ret => \ALLUMAGE_HYBRIDE.A.12.D.E.SC_UPDATEDR_0X09_11_RET\,
ff2en_11 => \ALLUMAGE_HYBRIDE.A.12.D.E.FF2EN\,
ff2_0_11 => \ALLUMAGE_HYBRIDE.A.12.D.E.FF2_0\,
sc_updateDR_0x09_12_ret => \ALLUMAGE_HYBRIDE.A.13.D.E.SC_UPDATEDR_0X09_12_RET\,
ff2en_12 => \ALLUMAGE_HYBRIDE.A.13.D.E.FF2EN\,
ff2_0_12 => \ALLUMAGE_HYBRIDE.A.13.D.E.FF2_0\,
sc_updateDR_0x09_13_ret => \ALLUMAGE_HYBRIDE.A.14.D.E.SC_UPDATEDR_0X09_13_RET\,
ff2en_13 => \ALLUMAGE_HYBRIDE.A.14.D.E.FF2EN\,
ff2_0_13 => \ALLUMAGE_HYBRIDE.A.14.D.E.FF2_0\,
sc_updateDR_0x09_14_ret => \ALLUMAGE_HYBRIDE.A.15.B.C.SC_UPDATEDR_0X09_14_RET\,
ff2en_14 => \ALLUMAGE_HYBRIDE.A.15.B.C.FF2EN\,
ff2_0_14 => \ALLUMAGE_HYBRIDE.A.15.B.C.FF2_0\,
sc_tms_hyb_0_a2 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.8.COMP_CHAINAGE_I.SC_TMS_HYB_0_A2\,
ladder_fpga_sc_tms_c => LADDER_FPGA_SC_TMS_C,
data_out => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.8.D.E.DATA_OUT\,
sc_tck_hyb_0_a2 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.8.COMP_CHAINAGE_I.SC_TCK_HYB_0_A2\,
sc_tdi_hyb_0_a2 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.8.COMP_CHAINAGE_I.SC_TDI_HYB_0_A2\,
z_x => \COMP_LADDER_FPGA_SC_MUX_OUT.Z_X\,
data_out_0 => \COMP_LADDER_FPGA_SC_CONFIG.A.3.D.E.DATA_OUT\,
data_out_1 => \COMP_LADDER_FPGA_SC_CONFIG.A.2.D.E.DATA_OUT\,
data_out_2 => \COMP_LADDER_FPGA_SC_CONFIG.A.1.D.E.DATA_OUT\,
tdo_echelle_15 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.8.COMP_CHAINAGE_I.TDO_ECHELLE_15\,
data_out_3 => \COMP_LADDER_FPGA_SC_CONFIG.A.0.D.E.DATA_OUT\,
tokenin_hyb_i_x => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.8.COMP_CHAINAGE_I.TOKENIN_HYB_I_X\,
tokenin_echelle_in => TOKENIN_ECHELLE_IN,
sc_tms_hyb_0_a2_0 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.10.COMP_CHAINAGE_I.SC_TMS_HYB_0_A2\,
data_out_4 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.10.D.E.DATA_OUT\,
sc_tck_hyb_0_a2_0 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.10.COMP_CHAINAGE_I.SC_TCK_HYB_0_A2\,
sc_tdi_hyb_0_a2_0 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.10.COMP_CHAINAGE_I.SC_TDI_HYB_0_A2\,
tokenin_hyb_i_x_0 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.10.COMP_CHAINAGE_I.TOKENIN_HYB_I_X\,
sc_tdi_hyb => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.11.COMP_CHAINAGE_I.SC_TDI_HYB\,
data_out_5 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.11.D.E.DATA_OUT\,
sc_tck_hyb_x => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.11.COMP_CHAINAGE_I.SC_TCK_HYB_X\,
sc_tms_hyb_x => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.11.COMP_CHAINAGE_I.SC_TMS_HYB_X\,
tokenin_hyb_i_x_1 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.11.COMP_CHAINAGE_I.TOKENIN_HYB_I_X\,
sc_tdi_hyb_0_a2_1 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.15.COMP_CHAINAGE_I.SC_TDI_HYB_0_A2\,
data_out_6 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.15.B.C.DATA_OUT\,
sc_tms_hyb_0_a2_x => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.15.COMP_CHAINAGE_I.SC_TMS_HYB_0_A2_X\,
sc_tck_hyb_0_a2_x => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.15.COMP_CHAINAGE_I.SC_TCK_HYB_0_A2_X\,
tokenin_hyb_i_x_2 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.15.COMP_CHAINAGE_I.TOKENIN_HYB_I_X\,
data_out_7 => \COMP_LADDER_FPGA_SC_CONFIG.A.4.D.E.DATA_OUT\,
sc_tms_hyb_0_a2_1 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.0.COMP_CHAINAGE_I.SC_TMS_HYB_0_A2\,
data_out_8 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.0.D.E.DATA_OUT\,
sc_tck_hyb_0_a2_1 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.0.COMP_CHAINAGE_I.SC_TCK_HYB_0_A2\,
sc_tdi_hyb_0_a2_2 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.0.COMP_CHAINAGE_I.SC_TDI_HYB_0_A2\,
tokenin_hyb_i_x_3 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.0.COMP_CHAINAGE_I.TOKENIN_HYB_I_X\,
data_out_9 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.4.D.E.DATA_OUT\,
sc_tdi_hyb_0_a2_3 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.4.COMP_CHAINAGE_I.SC_TDI_HYB_0_A2\,
sc_tck_hyb_0_a2_x_0 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.4.COMP_CHAINAGE_I.SC_TCK_HYB_0_A2_X\,
sc_tms_hyb_0_a2_x_0 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.4.COMP_CHAINAGE_I.SC_TMS_HYB_0_A2_X\,
tokenin_hyb_i_x_4 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.4.COMP_CHAINAGE_I.TOKENIN_HYB_I_X\,
sc_tck_hyb_0_a2_2 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.13.COMP_CHAINAGE_I.SC_TCK_HYB_0_A2\,
sc_tms_hyb_0_a2_2 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.13.COMP_CHAINAGE_I.SC_TMS_HYB_0_A2\,
data_out_10 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.13.D.E.DATA_OUT\,
sc_tdi_hyb_0_a2_4 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.13.COMP_CHAINAGE_I.SC_TDI_HYB_0_A2\,
tokenin_hyb_i_x_5 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.13.COMP_CHAINAGE_I.TOKENIN_HYB_I_X\,
sc_tdi_hyb_0_a2_5 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.1.COMP_CHAINAGE_I.SC_TDI_HYB_0_A2\,
data_out_11 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.1.D.E.DATA_OUT\,
sc_tck_hyb_0_a2_x_1 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.1.COMP_CHAINAGE_I.SC_TCK_HYB_0_A2_X\,
sc_tms_hyb_0_a2_x_1 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.1.COMP_CHAINAGE_I.SC_TMS_HYB_0_A2_X\,
tokenin_hyb_i_x_6 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.1.COMP_CHAINAGE_I.TOKENIN_HYB_I_X\,
data_out_12 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.3.D.E.DATA_OUT\,
sc_tdi_hyb_0 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.3.COMP_CHAINAGE_I.SC_TDI_HYB\,
sc_tms_hyb_x_0 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.3.COMP_CHAINAGE_I.SC_TMS_HYB_X\,
sc_tck_hyb_x_0 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.3.COMP_CHAINAGE_I.SC_TCK_HYB_X\,
tokenin_hyb_i_x_7 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.3.COMP_CHAINAGE_I.TOKENIN_HYB_I_X\,
sc_tdi_hyb_0_a2_6 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.7.COMP_CHAINAGE_I.SC_TDI_HYB_0_A2\,
data_out_13 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.7.D.E.DATA_OUT\,
sc_tms_hyb_0_a2_x_2 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.7.COMP_CHAINAGE_I.SC_TMS_HYB_0_A2_X\,
sc_tck_hyb_0_a2_x_2 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.7.COMP_CHAINAGE_I.SC_TCK_HYB_0_A2_X\,
tokenin_hyb_i_x_8 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.7.COMP_CHAINAGE_I.TOKENIN_HYB_I_X\,
sc_tms_hyb_0_a2_3 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.5.COMP_CHAINAGE_I.SC_TMS_HYB_0_A2\,
sc_tck_hyb_0_a2_3 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.5.COMP_CHAINAGE_I.SC_TCK_HYB_0_A2\,
data_out_14 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.5.D.E.DATA_OUT\,
sc_tdi_hyb_0_a2_7 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.5.COMP_CHAINAGE_I.SC_TDI_HYB_0_A2\,
tokenin_hyb_i_x_9 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.5.COMP_CHAINAGE_I.TOKENIN_HYB_I_X\,
sc_tck_hyb_0_a2_4 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.9.COMP_CHAINAGE_I.SC_TCK_HYB_0_A2\,
data_out_15 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.9.D.E.DATA_OUT\,
sc_tms_hyb_0_a2_4 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.9.COMP_CHAINAGE_I.SC_TMS_HYB_0_A2\,
sc_tdi_hyb_0_a2_8 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.9.COMP_CHAINAGE_I.SC_TDI_HYB_0_A2\,
tokenin_hyb_i_x_10 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.9.COMP_CHAINAGE_I.TOKENIN_HYB_I_X\,
data_out_16 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.12.D.E.DATA_OUT\,
sc_tdi_hyb_0_a2_9 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.12.COMP_CHAINAGE_I.SC_TDI_HYB_0_A2\,
sc_tms_hyb_0_a2_x_3 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.12.COMP_CHAINAGE_I.SC_TMS_HYB_0_A2_X\,
sc_tck_hyb_0_a2_x_3 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.12.COMP_CHAINAGE_I.SC_TCK_HYB_0_A2_X\,
tokenin_hyb_i_x_11 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.12.COMP_CHAINAGE_I.TOKENIN_HYB_I_X\,
sc_tms_hyb => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.14.COMP_CHAINAGE_I.SC_TMS_HYB\,
data_out_17 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.14.D.E.DATA_OUT\,
sc_tck_hyb => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.14.COMP_CHAINAGE_I.SC_TCK_HYB\,
sc_tdi_hyb_1 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.14.COMP_CHAINAGE_I.SC_TDI_HYB\,
tokenin_hyb_i_x_12 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.14.COMP_CHAINAGE_I.TOKENIN_HYB_I_X\,
sc_tms_hyb_0_a2_5 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.2.COMP_CHAINAGE_I.SC_TMS_HYB_0_A2\,
data_out_18 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.2.D.E.DATA_OUT\,
sc_tck_hyb_0_a2_5 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.2.COMP_CHAINAGE_I.SC_TCK_HYB_0_A2\,
sc_tdi_hyb_0_a2_10 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.2.COMP_CHAINAGE_I.SC_TDI_HYB_0_A2\,
tokenin_hyb_i_x_13 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.2.COMP_CHAINAGE_I.TOKENIN_HYB_I_X\,
sc_tck_hyb_0 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.6.COMP_CHAINAGE_I.SC_TCK_HYB\,
data_out_19 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.6.D.E.DATA_OUT\,
sc_tms_hyb_0 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.6.COMP_CHAINAGE_I.SC_TMS_HYB\,
sc_tdi_hyb_2 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.6.COMP_CHAINAGE_I.SC_TDI_HYB\,
tokenin_hyb_i_x_14 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.6.COMP_CHAINAGE_I.TOKENIN_HYB_I_X\);
COMP_MEGA_FUNC_FIFO21X32_CYCLONEIII: mega_func_fifo21x32_cycloneIII port map (
ladder_fpga_packer_dataout_0 => LADDER_FPGA_PACKER_DATAOUT(0),
ladder_fpga_packer_dataout_1 => LADDER_FPGA_PACKER_DATAOUT(1),
ladder_fpga_packer_dataout_2 => LADDER_FPGA_PACKER_DATAOUT(2),
ladder_fpga_packer_dataout_3 => LADDER_FPGA_PACKER_DATAOUT(3),
ladder_fpga_packer_dataout_4 => LADDER_FPGA_PACKER_DATAOUT(4),
ladder_fpga_packer_dataout_5 => LADDER_FPGA_PACKER_DATAOUT(5),
ladder_fpga_packer_dataout_6 => LADDER_FPGA_PACKER_DATAOUT(6),
ladder_fpga_packer_dataout_7 => LADDER_FPGA_PACKER_DATAOUT(7),
ladder_fpga_packer_dataout_8 => LADDER_FPGA_PACKER_DATAOUT(8),
ladder_fpga_packer_dataout_9 => LADDER_FPGA_PACKER_DATAOUT(9),
ladder_fpga_packer_dataout_10 => LADDER_FPGA_PACKER_DATAOUT(10),
ladder_fpga_packer_dataout_11 => LADDER_FPGA_PACKER_DATAOUT(11),
ladder_fpga_packer_dataout_12 => LADDER_FPGA_PACKER_DATAOUT(12),
ladder_fpga_packer_dataout_13 => LADDER_FPGA_PACKER_DATAOUT(13),
ladder_fpga_packer_dataout_14 => LADDER_FPGA_PACKER_DATAOUT(14),
ladder_fpga_packer_dataout_15 => LADDER_FPGA_PACKER_DATAOUT(15),
ladder_fpga_packer_dataout_16 => LADDER_FPGA_PACKER_DATAOUT(16),
ladder_fpga_packer_dataout_17 => LADDER_FPGA_PACKER_DATAOUT(17),
ladder_fpga_packer_dataout_18 => LADDER_FPGA_PACKER_DATAOUT(18),
ladder_fpga_packer_dataout_19 => LADDER_FPGA_PACKER_DATAOUT(19),
ladder_fpga_packer_dataout_20 => LADDER_FPGA_PACKER_DATAOUT(20),
ladder_fpga_fifo21_input_0 => LADDER_FPGA_FIFO21_INPUT(0),
ladder_fpga_fifo21_input_1 => LADDER_FPGA_FIFO21_INPUT(1),
ladder_fpga_fifo21_input_2 => LADDER_FPGA_FIFO21_INPUT(2),
ladder_fpga_fifo21_input_3 => LADDER_FPGA_FIFO21_INPUT(3),
ladder_fpga_fifo21_input_4 => LADDER_FPGA_FIFO21_INPUT(4),
ladder_fpga_fifo21_input_5 => LADDER_FPGA_FIFO21_INPUT(5),
ladder_fpga_fifo21_input_6 => LADDER_FPGA_FIFO21_INPUT(6),
ladder_fpga_fifo21_input_7 => LADDER_FPGA_FIFO21_INPUT(7),
ladder_fpga_fifo21_input_8 => LADDER_FPGA_FIFO21_INPUT(8),
ladder_fpga_fifo21_input_9 => LADDER_FPGA_FIFO21_INPUT(9),
ladder_fpga_fifo21_input_10 => LADDER_FPGA_FIFO21_INPUT(10),
ladder_fpga_fifo21_input_11 => LADDER_FPGA_FIFO21_INPUT(11),
ladder_fpga_fifo21_input_12 => LADDER_FPGA_FIFO21_INPUT(12),
ladder_fpga_fifo21_input_13 => LADDER_FPGA_FIFO21_INPUT(13),
ladder_fpga_fifo21_input_14 => LADDER_FPGA_FIFO21_INPUT(14),
ladder_fpga_fifo21_input_15 => LADDER_FPGA_FIFO21_INPUT(15),
ladder_fpga_fifo21_input_16 => LADDER_FPGA_FIFO21_INPUT(16),
ladder_fpga_fifo21_input_17 => LADDER_FPGA_FIFO21_INPUT(17),
ladder_fpga_fifo21_input_18 => LADDER_FPGA_FIFO21_INPUT(18),
ladder_fpga_fifo21_input_19 => LADDER_FPGA_FIFO21_INPUT(19),
ladder_fpga_fifo21_input_20 => LADDER_FPGA_FIFO21_INPUT(20),
dcfifo_component_RNI8V0A => DCFIFO_COMPONENT_RNI8V0A,
ladder_fpga_clock80MHz => LADDER_FPGA_CLOCK80MHZ,
reset_n_in_RNI6VGA => RESET_N_IN_RNI6VGA,
ladder_fpga_clock40MHz => LADDER_FPGA_CLOCK40MHZ,
ladder_fpga_fifo21_wr => LADDER_FPGA_FIFO21_WR);
DDR_OUT_INST: ddr_out port map (
clock80mhz_adc => CLOCK80MHZ_ADCZ,
ladder_fpga_clock80MHz => LADDER_FPGA_CLOCK80MHZ);
COMP_MESURE_TEMPERATURE: mesure_temperature port map (
sc_trstb_hybride_c_0 => SC_TRSTB_HYBRIDE_C(9),
temperature3_11 => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(11),
temperature3_10 => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(10),
temperature3_9 => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(9),
temperature3_8 => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(8),
temperature3_7 => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(7),
temperature3_6 => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(6),
temperature3_5 => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(5),
temperature3_4 => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(4),
temperature3_3 => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(3),
temperature3_2 => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(2),
temperature3_1 => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(1),
temperature3_0 => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(0),
temperature2_11 => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(11),
temperature2_10 => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(10),
temperature2_9 => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(9),
temperature2_8 => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(8),
temperature2_7 => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(7),
temperature2_6 => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(6),
temperature2_5 => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(5),
temperature2_4 => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(4),
temperature2_3 => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(3),
temperature2_2 => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(2),
temperature2_1 => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(1),
temperature2_0 => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(0),
temperature1_11 => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(11),
temperature1_10 => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(10),
temperature1_9 => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(9),
temperature1_8 => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(8),
temperature1_7 => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(7),
temperature1_6 => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(6),
temperature1_5 => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(5),
temperature1_4 => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(4),
temperature1_3 => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(3),
temperature1_2 => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(2),
temperature1_1 => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(1),
temperature1_0 => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(0),
temperature0_11 => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(11),
temperature0_10 => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(10),
temperature0_9 => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(9),
temperature0_8 => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(8),
temperature0_7 => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(7),
temperature0_6 => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(6),
temperature0_5 => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(5),
temperature0_4 => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(4),
temperature0_3 => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(3),
temperature0_2 => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(2),
temperature0_1 => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(1),
temperature0_0 => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(0),
ladder_fpga_clock4MHz => LADDER_FPGA_CLOCK4MHZ,
temperature_c => TEMPERATURE_C,
temperature_out_e => \COMP_MESURE_TEMPERATURE.TEMPERATURE_OUT_E\);
N_1 <= RESET_N_INTERNAL;
N_2 <= CARD_SER_NUM_INTERNAL;
N_3 <= CARD_SER_NUM_INTERNAL_0;
N_4 <= CARD_SER_NUM_INTERNAL_1;
N_5 <= CARD_SER_NUM_INTERNAL_2;
N_6 <= CARD_SER_NUM_INTERNAL_3;
N_7 <= CARD_SER_NUM_INTERNAL_4;
N_8 <= CLOCK40MHZ_FPGA_INTERNAL;
N_9 <= CLOCK40MHZ_XTAL_INTERNAL;
N_157_0 <= CLOCK80MHZ_ADCZ;
N_158_0 <= ROBOCLOCK_HORLOGE40_PHASEZ(0);
N_159_0 <= ROBOCLOCK_HORLOGE40_PHASEZ(1);
N_160_0 <= ROBOCLOCK_HORLOGE40_PHASEZ(2);
N_161_0 <= ROBOCLOCK_HORLOGE40_PHASEZ(3);
N_162_0 <= ROBOCLOCK_ADC_PHASEZ(0);
N_163_0 <= ROBOCLOCK_ADC_PHASEZ(1);
N_164_0 <= ROBOCLOCK_ADC_PHASEZ(2);
N_165_0 <= ROBOCLOCK_ADC_PHASEZ(3);
N_166_0 <= ROBOCLOCK_ADC_PHASEZ(4);
N_167_0 <= ROBOCLOCK_ADC_PHASEZ(5);
N_168_0 <= ROBOCLOCK_ADC_PHASEZ(6);
N_169_0 <= ROBOCLOCK_ADC_PHASEZ(7);
N_170_0 <= ADC_CS_NZ(0);
N_171_0 <= ADC_CS_NZ(1);
N_172_0 <= ADC_CS_NZ(2);
N_173_0 <= ADC_CS_NZ(3);
N_174_0 <= ADC_CS_NZ(4);
N_175_0 <= ADC_CS_NZ(5);
N_176_0 <= ADC_CS_NZ(6);
N_177_0 <= ADC_CS_NZ(7);
N_31 <= DATA_SERIAL_INTERNAL;
N_32 <= DATA_SERIAL_INTERNAL_0;
N_33 <= DATA_SERIAL_INTERNAL_1;
N_34 <= DATA_SERIAL_INTERNAL_2;
N_35 <= DATA_SERIAL_INTERNAL_3;
N_36 <= DATA_SERIAL_INTERNAL_4;
N_37 <= DATA_SERIAL_INTERNAL_5;
N_38 <= DATA_SERIAL_INTERNAL_6;
N_39 <= DATA_SERIAL_INTERNAL_7;
N_40 <= DATA_SERIAL_INTERNAL_8;
N_41 <= DATA_SERIAL_INTERNAL_9;
N_42 <= DATA_SERIAL_INTERNAL_10;
N_43 <= DATA_SERIAL_INTERNAL_11;
N_44 <= DATA_SERIAL_INTERNAL_12;
N_45 <= DATA_SERIAL_INTERNAL_13;
N_46 <= DATA_SERIAL_INTERNAL_14;
N_178_0 <= LEVEL_SHIFTER_DAC_LD_CS_NZ_0;
N_179_0 <= LEVEL_SHIFTER_DAC_SDIZ_0;
N_180_0 <= LEVEL_SHIFTER_DAC_SCKZ;
N_181_0 <= PILOTAGE_MAGND_HYBRIDEZ(0);
N_182_0 <= PILOTAGE_MAGND_HYBRIDEZ(1);
N_183_0 <= PILOTAGE_MAGND_HYBRIDEZ(2);
N_184_0 <= PILOTAGE_MAGND_HYBRIDEZ(3);
N_185_0 <= PILOTAGE_MAGND_HYBRIDEZ(4);
N_186_0 <= PILOTAGE_MAGND_HYBRIDEZ(5);
N_187_0 <= PILOTAGE_MAGND_HYBRIDEZ(6);
N_188_0 <= PILOTAGE_MAGND_HYBRIDEZ(7);
N_189_0 <= PILOTAGE_MAGND_HYBRIDEZ(8);
N_190_0 <= PILOTAGE_MAGND_HYBRIDEZ(9);
N_191_0 <= PILOTAGE_MAGND_HYBRIDEZ(10);
N_192_0 <= PILOTAGE_MAGND_HYBRIDEZ(11);
N_193_0 <= PILOTAGE_MAGND_HYBRIDEZ(12);
N_194_0 <= PILOTAGE_MAGND_HYBRIDEZ(13);
N_195_0 <= PILOTAGE_MAGND_HYBRIDEZ(14);
N_196_0 <= PILOTAGE_MAGND_HYBRIDEZ(15);
N_197_0 <= PILOTAGE_MVDD_HYBRIDEZ(0);
N_198_0 <= PILOTAGE_MVDD_HYBRIDEZ(1);
N_199_0 <= PILOTAGE_MVDD_HYBRIDEZ(2);
N_200_0 <= PILOTAGE_MVDD_HYBRIDEZ(3);
N_201_0 <= PILOTAGE_MVDD_HYBRIDEZ(4);
N_202_0 <= PILOTAGE_MVDD_HYBRIDEZ(5);
N_203_0 <= PILOTAGE_MVDD_HYBRIDEZ(6);
N_204_0 <= PILOTAGE_MVDD_HYBRIDEZ(7);
N_205_0 <= PILOTAGE_MVDD_HYBRIDEZ(8);
N_206_0 <= PILOTAGE_MVDD_HYBRIDEZ(9);
N_207_0 <= PILOTAGE_MVDD_HYBRIDEZ(10);
N_208_0 <= PILOTAGE_MVDD_HYBRIDEZ(11);
N_209_0 <= PILOTAGE_MVDD_HYBRIDEZ(12);
N_210_0 <= PILOTAGE_MVDD_HYBRIDEZ(13);
N_211_0 <= PILOTAGE_MVDD_HYBRIDEZ(14);
N_212_0 <= PILOTAGE_MVDD_HYBRIDEZ(15);
N_82 <= DES_LOCK_INTERNAL;
N_83 <= RDO_TO_LADDER_INTERNAL;
N_84 <= RDO_TO_LADDER_INTERNAL_0;
N_85 <= RDO_TO_LADDER_INTERNAL_1;
N_86 <= RDO_TO_LADDER_INTERNAL_2;
N_87 <= RDO_TO_LADDER_INTERNAL_3;
N_88 <= RDO_TO_LADDER_INTERNAL_4;
N_89 <= RDO_TO_LADDER_INTERNAL_5;
N_90 <= RDO_TO_LADDER_INTERNAL_6;
N_91 <= RDO_TO_LADDER_INTERNAL_7;
N_92 <= RDO_TO_LADDER_INTERNAL_8;
N_93 <= RDO_TO_LADDER_INTERNAL_9;
N_94 <= LADDER_ADDR_INTERNAL;
N_95 <= LADDER_ADDR_INTERNAL_0;
N_96 <= LADDER_ADDR_INTERNAL_1;
N_97 <= TOKENIN_ECHELLE_INTERNAL;
N_98 <= TESTIN_ECHELLE_INTERNAL;
N_99 <= HOLDIN_ECHELLE_INTERNAL;
N_100 <= LADDER_FPGA_SC_TCK_INTERNAL;
N_101 <= LADDER_FPGA_SC_TMS_INTERNAL;
N_102 <= LADDER_FPGA_SC_TRSTB_INTERNAL;
N_103 <= LADDER_FPGA_SC_TDI_INTERNAL;
N_104 <= DES_BIST_PASS_INTERNAL;
N_213_0 <= LADDER_TO_RDOZ(0);
N_214_0 <= LADDER_TO_RDOZ(1);
N_215_0 <= LADDER_TO_RDOZ(2);
N_216_0 <= LADDER_TO_RDOZ(3);
N_217_0 <= LADDER_TO_RDOZ(4);
N_218_0 <= LADDER_TO_RDOZ(5);
N_219_0 <= LADDER_TO_RDOZ(6);
N_220_0 <= LADDER_TO_RDOZ(7);
N_221_0 <= LADDER_TO_RDOZ(8);
N_222_0 <= LADDER_TO_RDOZ(9);
N_223_0 <= LADDER_TO_RDOZ(10);
N_224_0 <= LADDER_TO_RDOZ(11);
N_225_0 <= LADDER_TO_RDOZ(12);
N_226_0 <= LADDER_TO_RDOZ(13);
N_227_0 <= LADDER_TO_RDOZ(14);
N_228_0 <= LADDER_TO_RDOZ(15);
N_229_0 <= LADDER_TO_RDOZ(16);
N_230_0 <= LADDER_TO_RDOZ(17);
N_231_0 <= LADDER_TO_RDOZ(18);
N_232_0 <= LADDER_TO_RDOZ(19);
N_233_0 <= LADDER_TO_RDOZ(20);
N_234_0 <= LADDER_TO_RDOZ(21);
N_235_0 <= LADDER_FPGA_SC_TDOZ;
N_128 <= FIBRE_MOD_ABSENT_INTERNAL;
N_129 <= fibre_mod_scl;
N_130 <= fibre_mod_sda;
N_131 <= FIBRE_RX_LOSS_INTERNAL;
N_236_0 <= FIBRE_TX_DISABLEZ;
N_133 <= FIBRE_TX_FAULT_INTERNAL;
N_134 <= LATCHUP_HYBRIDE_INTERNAL;
N_135 <= LATCHUP_HYBRIDE_INTERNAL_0;
N_136 <= LATCHUP_HYBRIDE_INTERNAL_1;
N_137 <= LATCHUP_HYBRIDE_INTERNAL_2;
N_138 <= LATCHUP_HYBRIDE_INTERNAL_3;
N_139 <= LATCHUP_HYBRIDE_INTERNAL_4;
N_140 <= LATCHUP_HYBRIDE_INTERNAL_5;
N_141 <= LATCHUP_HYBRIDE_INTERNAL_6;
N_142 <= LATCHUP_HYBRIDE_INTERNAL_7;
N_143 <= LATCHUP_HYBRIDE_INTERNAL_8;
N_144 <= LATCHUP_HYBRIDE_INTERNAL_9;
N_145 <= LATCHUP_HYBRIDE_INTERNAL_10;
N_146 <= LATCHUP_HYBRIDE_INTERNAL_11;
N_147 <= LATCHUP_HYBRIDE_INTERNAL_12;
N_148 <= LATCHUP_HYBRIDE_INTERNAL_13;
N_149 <= LATCHUP_HYBRIDE_INTERNAL_14;
N_237_0 <= MUX_REF_LATCHUPZ(0);
N_238_0 <= MUX_REF_LATCHUPZ(1);
N_239_0 <= TEST_16HYBRIDESZ;
N_240_0 <= HOLD_16HYBRIDESZ;
N_241_0 <= LADDER_FPGA_RCLK_16HYBRIDESZ;
N_242_0 <= TOKENIN_HYBRIDEZ(0);
N_243_0 <= TOKENIN_HYBRIDEZ(1);
N_244_0 <= TOKENIN_HYBRIDEZ(2);
N_245_0 <= TOKENIN_HYBRIDEZ(3);
N_246_0 <= TOKENIN_HYBRIDEZ(4);
N_247_0 <= TOKENIN_HYBRIDEZ(5);
N_248_0 <= TOKENIN_HYBRIDEZ(6);
N_249_0 <= TOKENIN_HYBRIDEZ(7);
N_250_0 <= TOKENIN_HYBRIDEZ(8);
N_251_0 <= TOKENIN_HYBRIDEZ(9);
N_252_0 <= TOKENIN_HYBRIDEZ(10);
N_253_0 <= TOKENIN_HYBRIDEZ(11);
N_254_0 <= TOKENIN_HYBRIDEZ(12);
N_255_0 <= TOKENIN_HYBRIDEZ(13);
N_256_0 <= TOKENIN_HYBRIDEZ(14);
N_257_0 <= TOKENIN_HYBRIDEZ(15);
N_171 <= TOKENOUT_HYBRIDE_INTERNAL;
N_172 <= TOKENOUT_HYBRIDE_INTERNAL_0;
N_173 <= TOKENOUT_HYBRIDE_INTERNAL_1;
N_174 <= TOKENOUT_HYBRIDE_INTERNAL_2;
N_175 <= TOKENOUT_HYBRIDE_INTERNAL_3;
N_176 <= TOKENOUT_HYBRIDE_INTERNAL_4;
N_177 <= TOKENOUT_HYBRIDE_INTERNAL_5;
N_178 <= TOKENOUT_HYBRIDE_INTERNAL_6;
N_179 <= TOKENOUT_HYBRIDE_INTERNAL_7;
N_180 <= TOKENOUT_HYBRIDE_INTERNAL_8;
N_181 <= TOKENOUT_HYBRIDE_INTERNAL_9;
N_182 <= TOKENOUT_HYBRIDE_INTERNAL_10;
N_183 <= TOKENOUT_HYBRIDE_INTERNAL_11;
N_184 <= TOKENOUT_HYBRIDE_INTERNAL_12;
N_185 <= TOKENOUT_HYBRIDE_INTERNAL_13;
N_186 <= TOKENOUT_HYBRIDE_INTERNAL_14;
N_258_0 <= SC_TCK_HYBRIDEZ(0);
N_259_0 <= SC_TCK_HYBRIDEZ(1);
N_260_0 <= SC_TCK_HYBRIDEZ(2);
N_261_0 <= SC_TCK_HYBRIDEZ(3);
N_262_0 <= SC_TCK_HYBRIDEZ(4);
N_263_0 <= SC_TCK_HYBRIDEZ(5);
N_264_0 <= SC_TCK_HYBRIDEZ(6);
N_265_0 <= SC_TCK_HYBRIDEZ(7);
N_266_0 <= SC_TCK_HYBRIDEZ(8);
N_267_0 <= SC_TCK_HYBRIDEZ(9);
N_268_0 <= SC_TCK_HYBRIDEZ(10);
N_269_0 <= SC_TCK_HYBRIDEZ(11);
N_270_0 <= SC_TCK_HYBRIDEZ(12);
N_271_0 <= SC_TCK_HYBRIDEZ(13);
N_272_0 <= SC_TCK_HYBRIDEZ(14);
N_273_0 <= SC_TCK_HYBRIDEZ(15);
N_274_0 <= SC_TMS_HYBRIDEZ(0);
N_275_0 <= SC_TMS_HYBRIDEZ(1);
N_276_0 <= SC_TMS_HYBRIDEZ(2);
N_277_0 <= SC_TMS_HYBRIDEZ(3);
N_278_0 <= SC_TMS_HYBRIDEZ(4);
N_279_0 <= SC_TMS_HYBRIDEZ(5);
N_280_0 <= SC_TMS_HYBRIDEZ(6);
N_281_0 <= SC_TMS_HYBRIDEZ(7);
N_282_0 <= SC_TMS_HYBRIDEZ(8);
N_283_0 <= SC_TMS_HYBRIDEZ(9);
N_284_0 <= SC_TMS_HYBRIDEZ(10);
N_285_0 <= SC_TMS_HYBRIDEZ(11);
N_286_0 <= SC_TMS_HYBRIDEZ(12);
N_287_0 <= SC_TMS_HYBRIDEZ(13);
N_288_0 <= SC_TMS_HYBRIDEZ(14);
N_289_0 <= SC_TMS_HYBRIDEZ(15);
N_290_0 <= SC_TRSTB_HYBRIDEZ(0);
N_291_0 <= SC_TRSTB_HYBRIDEZ(1);
N_292 <= SC_TRSTB_HYBRIDEZ(2);
N_293 <= SC_TRSTB_HYBRIDEZ(3);
N_294 <= SC_TRSTB_HYBRIDEZ(4);
N_295 <= SC_TRSTB_HYBRIDEZ(5);
N_296 <= SC_TRSTB_HYBRIDEZ(6);
N_297 <= SC_TRSTB_HYBRIDEZ(7);
N_298 <= SC_TRSTB_HYBRIDEZ(8);
N_299 <= SC_TRSTB_HYBRIDEZ(9);
N_300 <= SC_TRSTB_HYBRIDEZ(10);
N_301 <= SC_TRSTB_HYBRIDEZ(11);
N_302 <= SC_TRSTB_HYBRIDEZ(12);
N_303 <= SC_TRSTB_HYBRIDEZ(13);
N_304 <= SC_TRSTB_HYBRIDEZ(14);
N_305 <= SC_TRSTB_HYBRIDEZ(15);
N_306 <= SC_TDI_HYBRIDEZ(0);
N_307 <= SC_TDI_HYBRIDEZ(1);
N_308 <= SC_TDI_HYBRIDEZ(2);
N_309 <= SC_TDI_HYBRIDEZ(3);
N_310 <= SC_TDI_HYBRIDEZ(4);
N_311 <= SC_TDI_HYBRIDEZ(5);
N_312 <= SC_TDI_HYBRIDEZ(6);
N_313 <= SC_TDI_HYBRIDEZ(7);
N_314 <= SC_TDI_HYBRIDEZ(8);
N_315 <= SC_TDI_HYBRIDEZ(9);
N_316 <= SC_TDI_HYBRIDEZ(10);
N_317 <= SC_TDI_HYBRIDEZ(11);
N_318 <= SC_TDI_HYBRIDEZ(12);
N_319 <= SC_TDI_HYBRIDEZ(13);
N_320 <= SC_TDI_HYBRIDEZ(14);
N_321 <= SC_TDI_HYBRIDEZ(15);
N_251 <= SC_TDO_HYBRIDE_INTERNAL;
N_252 <= SC_TDO_HYBRIDE_INTERNAL_0;
N_253 <= SC_TDO_HYBRIDE_INTERNAL_1;
N_254 <= SC_TDO_HYBRIDE_INTERNAL_2;
N_255 <= SC_TDO_HYBRIDE_INTERNAL_3;
N_256 <= SC_TDO_HYBRIDE_INTERNAL_4;
N_257 <= SC_TDO_HYBRIDE_INTERNAL_5;
N_258 <= SC_TDO_HYBRIDE_INTERNAL_6;
N_259 <= SC_TDO_HYBRIDE_INTERNAL_7;
N_260 <= SC_TDO_HYBRIDE_INTERNAL_8;
N_261 <= SC_TDO_HYBRIDE_INTERNAL_9;
N_262 <= SC_TDO_HYBRIDE_INTERNAL_10;
N_263 <= SC_TDO_HYBRIDE_INTERNAL_11;
N_264 <= SC_TDO_HYBRIDE_INTERNAL_12;
N_265 <= SC_TDO_HYBRIDE_INTERNAL_13;
N_266 <= SC_TDO_HYBRIDE_INTERNAL_14;
N_267 <= usb_data(0);
N_268 <= usb_data(1);
N_269 <= usb_data(2);
N_270 <= usb_data(3);
N_271 <= usb_data(4);
N_272 <= usb_data(5);
N_273 <= usb_data(6);
N_274 <= usb_data(7);
N_275 <= USB_PRESENT_INTERNAL;
N_276 <= USB_READY_N_INTERNAL;
N_322 <= USB_READ_NZ;
N_323 <= USB_RESET_NZ;
N_279 <= USB_RX_EMPTY_INTERNAL;
N_280 <= USB_TX_FULL_INTERNAL;
N_324 <= USB_WRITEZ;
N_282 <= DEBUG_PRESENT_N_INTERNAL;
N_283 <= XTAL_EN_INTERNAL;
N_284 <= SC_SERDES_OU_CONNEC_INTERNAL;
N_285 <= FPGA_SERDES_OU_CONNEC_INTERNAL;
N_286 <= SPARE_SWITCH_INTERNAL;
N_325 <= DBG_LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGERZ(0);
N_326 <= DBG_LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGERZ(1);
N_327 <= DBG_LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGERZ(2);
N_328 <= DBG_LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGERZ(3);
N_329 <= DBG_LADDER_FPGA_SC_BYPASSZ;
LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_I(2) <= not LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(2);
LADDER_FPGA_FIFO21_EMPTY_PIPE_I <= not LADDER_FPGA_FIFO21_EMPTY_PIPE;
UN1_LADDER_FPGA_EVENT_CONTROLLER_STATE_2_I <= not UN1_LADDER_FPGA_EVENT_CONTROLLER_STATE_2;
N_1074_I_0_369_I_A2_I_I <= not N_1074_I_0_369_I_A2_I;
clock80mhz_adc <= N_157_0;
roboclock_horloge40_phase(0) <= N_158_0;
roboclock_horloge40_phase(1) <= N_159_0;
roboclock_horloge40_phase(2) <= N_160_0;
roboclock_horloge40_phase(3) <= N_161_0;
roboclock_adc_phase(0) <= N_162_0;
roboclock_adc_phase(1) <= N_163_0;
roboclock_adc_phase(2) <= N_164_0;
roboclock_adc_phase(3) <= N_165_0;
roboclock_adc_phase(4) <= N_166_0;
roboclock_adc_phase(5) <= N_167_0;
roboclock_adc_phase(6) <= N_168_0;
roboclock_adc_phase(7) <= N_169_0;
adc_cs_n(0) <= N_170_0;
adc_cs_n(1) <= N_171_0;
adc_cs_n(2) <= N_172_0;
adc_cs_n(3) <= N_173_0;
adc_cs_n(4) <= N_174_0;
adc_cs_n(5) <= N_175_0;
adc_cs_n(6) <= N_176_0;
adc_cs_n(7) <= N_177_0;
level_shifter_dac_ld_cs_n <= N_178_0;
level_shifter_dac_sdi <= N_179_0;
level_shifter_dac_sck <= N_180_0;
pilotage_magnd_hybride(0) <= N_181_0;
pilotage_magnd_hybride(1) <= N_182_0;
pilotage_magnd_hybride(2) <= N_183_0;
pilotage_magnd_hybride(3) <= N_184_0;
pilotage_magnd_hybride(4) <= N_185_0;
pilotage_magnd_hybride(5) <= N_186_0;
pilotage_magnd_hybride(6) <= N_187_0;
pilotage_magnd_hybride(7) <= N_188_0;
pilotage_magnd_hybride(8) <= N_189_0;
pilotage_magnd_hybride(9) <= N_190_0;
pilotage_magnd_hybride(10) <= N_191_0;
pilotage_magnd_hybride(11) <= N_192_0;
pilotage_magnd_hybride(12) <= N_193_0;
pilotage_magnd_hybride(13) <= N_194_0;
pilotage_magnd_hybride(14) <= N_195_0;
pilotage_magnd_hybride(15) <= N_196_0;
pilotage_mvdd_hybride(0) <= N_197_0;
pilotage_mvdd_hybride(1) <= N_198_0;
pilotage_mvdd_hybride(2) <= N_199_0;
pilotage_mvdd_hybride(3) <= N_200_0;
pilotage_mvdd_hybride(4) <= N_201_0;
pilotage_mvdd_hybride(5) <= N_202_0;
pilotage_mvdd_hybride(6) <= N_203_0;
pilotage_mvdd_hybride(7) <= N_204_0;
pilotage_mvdd_hybride(8) <= N_205_0;
pilotage_mvdd_hybride(9) <= N_206_0;
pilotage_mvdd_hybride(10) <= N_207_0;
pilotage_mvdd_hybride(11) <= N_208_0;
pilotage_mvdd_hybride(12) <= N_209_0;
pilotage_mvdd_hybride(13) <= N_210_0;
pilotage_mvdd_hybride(14) <= N_211_0;
pilotage_mvdd_hybride(15) <= N_212_0;
ladder_to_rdo(0) <= N_213_0;
ladder_to_rdo(1) <= N_214_0;
ladder_to_rdo(2) <= N_215_0;
ladder_to_rdo(3) <= N_216_0;
ladder_to_rdo(4) <= N_217_0;
ladder_to_rdo(5) <= N_218_0;
ladder_to_rdo(6) <= N_219_0;
ladder_to_rdo(7) <= N_220_0;
ladder_to_rdo(8) <= N_221_0;
ladder_to_rdo(9) <= N_222_0;
ladder_to_rdo(10) <= N_223_0;
ladder_to_rdo(11) <= N_224_0;
ladder_to_rdo(12) <= N_225_0;
ladder_to_rdo(13) <= N_226_0;
ladder_to_rdo(14) <= N_227_0;
ladder_to_rdo(15) <= N_228_0;
ladder_to_rdo(16) <= N_229_0;
ladder_to_rdo(17) <= N_230_0;
ladder_to_rdo(18) <= N_231_0;
ladder_to_rdo(19) <= N_232_0;
ladder_to_rdo(20) <= N_233_0;
ladder_to_rdo(21) <= N_234_0;
ladder_fpga_sc_tdo <= N_235_0;
fibre_tx_disable <= N_236_0;
mux_ref_latchup(0) <= N_237_0;
mux_ref_latchup(1) <= N_238_0;
test_16hybrides <= N_239_0;
hold_16hybrides <= N_240_0;
ladder_fpga_rclk_16hybrides <= N_241_0;
tokenin_hybride(0) <= N_242_0;
tokenin_hybride(1) <= N_243_0;
tokenin_hybride(2) <= N_244_0;
tokenin_hybride(3) <= N_245_0;
tokenin_hybride(4) <= N_246_0;
tokenin_hybride(5) <= N_247_0;
tokenin_hybride(6) <= N_248_0;
tokenin_hybride(7) <= N_249_0;
tokenin_hybride(8) <= N_250_0;
tokenin_hybride(9) <= N_251_0;
tokenin_hybride(10) <= N_252_0;
tokenin_hybride(11) <= N_253_0;
tokenin_hybride(12) <= N_254_0;
tokenin_hybride(13) <= N_255_0;
tokenin_hybride(14) <= N_256_0;
tokenin_hybride(15) <= N_257_0;
sc_tck_hybride(0) <= N_258_0;
sc_tck_hybride(1) <= N_259_0;
sc_tck_hybride(2) <= N_260_0;
sc_tck_hybride(3) <= N_261_0;
sc_tck_hybride(4) <= N_262_0;
sc_tck_hybride(5) <= N_263_0;
sc_tck_hybride(6) <= N_264_0;
sc_tck_hybride(7) <= N_265_0;
sc_tck_hybride(8) <= N_266_0;
sc_tck_hybride(9) <= N_267_0;
sc_tck_hybride(10) <= N_268_0;
sc_tck_hybride(11) <= N_269_0;
sc_tck_hybride(12) <= N_270_0;
sc_tck_hybride(13) <= N_271_0;
sc_tck_hybride(14) <= N_272_0;
sc_tck_hybride(15) <= N_273_0;
sc_tms_hybride(0) <= N_274_0;
sc_tms_hybride(1) <= N_275_0;
sc_tms_hybride(2) <= N_276_0;
sc_tms_hybride(3) <= N_277_0;
sc_tms_hybride(4) <= N_278_0;
sc_tms_hybride(5) <= N_279_0;
sc_tms_hybride(6) <= N_280_0;
sc_tms_hybride(7) <= N_281_0;
sc_tms_hybride(8) <= N_282_0;
sc_tms_hybride(9) <= N_283_0;
sc_tms_hybride(10) <= N_284_0;
sc_tms_hybride(11) <= N_285_0;
sc_tms_hybride(12) <= N_286_0;
sc_tms_hybride(13) <= N_287_0;
sc_tms_hybride(14) <= N_288_0;
sc_tms_hybride(15) <= N_289_0;
sc_trstb_hybride(0) <= N_290_0;
sc_trstb_hybride(1) <= N_291_0;
sc_trstb_hybride(2) <= N_292;
sc_trstb_hybride(3) <= N_293;
sc_trstb_hybride(4) <= N_294;
sc_trstb_hybride(5) <= N_295;
sc_trstb_hybride(6) <= N_296;
sc_trstb_hybride(7) <= N_297;
sc_trstb_hybride(8) <= N_298;
sc_trstb_hybride(9) <= N_299;
sc_trstb_hybride(10) <= N_300;
sc_trstb_hybride(11) <= N_301;
sc_trstb_hybride(12) <= N_302;
sc_trstb_hybride(13) <= N_303;
sc_trstb_hybride(14) <= N_304;
sc_trstb_hybride(15) <= N_305;
sc_tdi_hybride(0) <= N_306;
sc_tdi_hybride(1) <= N_307;
sc_tdi_hybride(2) <= N_308;
sc_tdi_hybride(3) <= N_309;
sc_tdi_hybride(4) <= N_310;
sc_tdi_hybride(5) <= N_311;
sc_tdi_hybride(6) <= N_312;
sc_tdi_hybride(7) <= N_313;
sc_tdi_hybride(8) <= N_314;
sc_tdi_hybride(9) <= N_315;
sc_tdi_hybride(10) <= N_316;
sc_tdi_hybride(11) <= N_317;
sc_tdi_hybride(12) <= N_318;
sc_tdi_hybride(13) <= N_319;
sc_tdi_hybride(14) <= N_320;
sc_tdi_hybride(15) <= N_321;
usb_read_n <= N_322;
usb_reset_n <= N_323;
usb_write <= N_324;
dbg_ladder_fpga_adc_bit_count_cs_integer(0) <= N_325;
dbg_ladder_fpga_adc_bit_count_cs_integer(1) <= N_326;
dbg_ladder_fpga_adc_bit_count_cs_integer(2) <= N_327;
dbg_ladder_fpga_adc_bit_count_cs_integer(3) <= N_328;
dbg_ladder_fpga_sc_bypass <= N_329;
RESET_N_INTERNAL <= reset_n;
CARD_SER_NUM_INTERNAL <= card_ser_num(0);
CARD_SER_NUM_INTERNAL_0 <= card_ser_num(1);
CARD_SER_NUM_INTERNAL_1 <= card_ser_num(2);
CARD_SER_NUM_INTERNAL_2 <= card_ser_num(3);
CARD_SER_NUM_INTERNAL_3 <= card_ser_num(4);
CARD_SER_NUM_INTERNAL_4 <= card_ser_num(5);
CLOCK40MHZ_FPGA_INTERNAL <= clock40mhz_fpga;
CLOCK40MHZ_XTAL_INTERNAL <= clock40mhz_xtal;
DATA_SERIAL_INTERNAL <= data_serial(0);
DATA_SERIAL_INTERNAL_0 <= data_serial(1);
DATA_SERIAL_INTERNAL_1 <= data_serial(2);
DATA_SERIAL_INTERNAL_2 <= data_serial(3);
DATA_SERIAL_INTERNAL_3 <= data_serial(4);
DATA_SERIAL_INTERNAL_4 <= data_serial(5);
DATA_SERIAL_INTERNAL_5 <= data_serial(6);
DATA_SERIAL_INTERNAL_6 <= data_serial(7);
DATA_SERIAL_INTERNAL_7 <= data_serial(8);
DATA_SERIAL_INTERNAL_8 <= data_serial(9);
DATA_SERIAL_INTERNAL_9 <= data_serial(10);
DATA_SERIAL_INTERNAL_10 <= data_serial(11);
DATA_SERIAL_INTERNAL_11 <= data_serial(12);
DATA_SERIAL_INTERNAL_12 <= data_serial(13);
DATA_SERIAL_INTERNAL_13 <= data_serial(14);
DATA_SERIAL_INTERNAL_14 <= data_serial(15);
DES_LOCK_INTERNAL <= des_lock;
RDO_TO_LADDER_INTERNAL <= rdo_to_ladder(10);
RDO_TO_LADDER_INTERNAL_0 <= rdo_to_ladder(11);
RDO_TO_LADDER_INTERNAL_1 <= rdo_to_ladder(12);
RDO_TO_LADDER_INTERNAL_2 <= rdo_to_ladder(13);
RDO_TO_LADDER_INTERNAL_3 <= rdo_to_ladder(14);
RDO_TO_LADDER_INTERNAL_4 <= rdo_to_ladder(15);
RDO_TO_LADDER_INTERNAL_5 <= rdo_to_ladder(16);
RDO_TO_LADDER_INTERNAL_6 <= rdo_to_ladder(17);
RDO_TO_LADDER_INTERNAL_7 <= rdo_to_ladder(18);
RDO_TO_LADDER_INTERNAL_8 <= rdo_to_ladder(19);
RDO_TO_LADDER_INTERNAL_9 <= rdo_to_ladder(20);
LADDER_ADDR_INTERNAL <= ladder_addr(0);
LADDER_ADDR_INTERNAL_0 <= ladder_addr(1);
LADDER_ADDR_INTERNAL_1 <= ladder_addr(2);
TOKENIN_ECHELLE_INTERNAL <= tokenin_echelle;
TESTIN_ECHELLE_INTERNAL <= testin_echelle;
HOLDIN_ECHELLE_INTERNAL <= holdin_echelle;
LADDER_FPGA_SC_TCK_INTERNAL <= ladder_fpga_sc_tck;
LADDER_FPGA_SC_TMS_INTERNAL <= ladder_fpga_sc_tms;
LADDER_FPGA_SC_TRSTB_INTERNAL <= ladder_fpga_sc_trstb;
LADDER_FPGA_SC_TDI_INTERNAL <= ladder_fpga_sc_tdi;
DES_BIST_PASS_INTERNAL <= des_bist_pass;
FIBRE_MOD_ABSENT_INTERNAL <= fibre_mod_absent;
FIBRE_RX_LOSS_INTERNAL <= fibre_rx_loss;
FIBRE_TX_FAULT_INTERNAL <= fibre_tx_fault;
LATCHUP_HYBRIDE_INTERNAL <= latchup_hybride(0);
LATCHUP_HYBRIDE_INTERNAL_0 <= latchup_hybride(1);
LATCHUP_HYBRIDE_INTERNAL_1 <= latchup_hybride(2);
LATCHUP_HYBRIDE_INTERNAL_2 <= latchup_hybride(3);
LATCHUP_HYBRIDE_INTERNAL_3 <= latchup_hybride(4);
LATCHUP_HYBRIDE_INTERNAL_4 <= latchup_hybride(5);
LATCHUP_HYBRIDE_INTERNAL_5 <= latchup_hybride(6);
LATCHUP_HYBRIDE_INTERNAL_6 <= latchup_hybride(7);
LATCHUP_HYBRIDE_INTERNAL_7 <= latchup_hybride(8);
LATCHUP_HYBRIDE_INTERNAL_8 <= latchup_hybride(9);
LATCHUP_HYBRIDE_INTERNAL_9 <= latchup_hybride(10);
LATCHUP_HYBRIDE_INTERNAL_10 <= latchup_hybride(11);
LATCHUP_HYBRIDE_INTERNAL_11 <= latchup_hybride(12);
LATCHUP_HYBRIDE_INTERNAL_12 <= latchup_hybride(13);
LATCHUP_HYBRIDE_INTERNAL_13 <= latchup_hybride(14);
LATCHUP_HYBRIDE_INTERNAL_14 <= latchup_hybride(15);
TOKENOUT_HYBRIDE_INTERNAL <= tokenout_hybride(0);
TOKENOUT_HYBRIDE_INTERNAL_0 <= tokenout_hybride(1);
TOKENOUT_HYBRIDE_INTERNAL_1 <= tokenout_hybride(2);
TOKENOUT_HYBRIDE_INTERNAL_2 <= tokenout_hybride(3);
TOKENOUT_HYBRIDE_INTERNAL_3 <= tokenout_hybride(4);
TOKENOUT_HYBRIDE_INTERNAL_4 <= tokenout_hybride(5);
TOKENOUT_HYBRIDE_INTERNAL_5 <= tokenout_hybride(6);
TOKENOUT_HYBRIDE_INTERNAL_6 <= tokenout_hybride(7);
TOKENOUT_HYBRIDE_INTERNAL_7 <= tokenout_hybride(8);
TOKENOUT_HYBRIDE_INTERNAL_8 <= tokenout_hybride(9);
TOKENOUT_HYBRIDE_INTERNAL_9 <= tokenout_hybride(10);
TOKENOUT_HYBRIDE_INTERNAL_10 <= tokenout_hybride(11);
TOKENOUT_HYBRIDE_INTERNAL_11 <= tokenout_hybride(12);
TOKENOUT_HYBRIDE_INTERNAL_12 <= tokenout_hybride(13);
TOKENOUT_HYBRIDE_INTERNAL_13 <= tokenout_hybride(14);
TOKENOUT_HYBRIDE_INTERNAL_14 <= tokenout_hybride(15);
SC_TDO_HYBRIDE_INTERNAL <= sc_tdo_hybride(0);
SC_TDO_HYBRIDE_INTERNAL_0 <= sc_tdo_hybride(1);
SC_TDO_HYBRIDE_INTERNAL_1 <= sc_tdo_hybride(2);
SC_TDO_HYBRIDE_INTERNAL_2 <= sc_tdo_hybride(3);
SC_TDO_HYBRIDE_INTERNAL_3 <= sc_tdo_hybride(4);
SC_TDO_HYBRIDE_INTERNAL_4 <= sc_tdo_hybride(5);
SC_TDO_HYBRIDE_INTERNAL_5 <= sc_tdo_hybride(6);
SC_TDO_HYBRIDE_INTERNAL_6 <= sc_tdo_hybride(7);
SC_TDO_HYBRIDE_INTERNAL_7 <= sc_tdo_hybride(8);
SC_TDO_HYBRIDE_INTERNAL_8 <= sc_tdo_hybride(9);
SC_TDO_HYBRIDE_INTERNAL_9 <= sc_tdo_hybride(10);
SC_TDO_HYBRIDE_INTERNAL_10 <= sc_tdo_hybride(11);
SC_TDO_HYBRIDE_INTERNAL_11 <= sc_tdo_hybride(12);
SC_TDO_HYBRIDE_INTERNAL_12 <= sc_tdo_hybride(13);
SC_TDO_HYBRIDE_INTERNAL_13 <= sc_tdo_hybride(14);
SC_TDO_HYBRIDE_INTERNAL_14 <= sc_tdo_hybride(15);
USB_PRESENT_INTERNAL <= usb_present;
USB_READY_N_INTERNAL <= usb_ready_n;
USB_RX_EMPTY_INTERNAL <= usb_rx_empty;
USB_TX_FULL_INTERNAL <= usb_tx_full;
DEBUG_PRESENT_N_INTERNAL <= debug_present_n;
XTAL_EN_INTERNAL <= xtal_en;
SC_SERDES_OU_CONNEC_INTERNAL <= sc_serdes_ou_connec;
FPGA_SERDES_OU_CONNEC_INTERNAL <= fpga_serdes_ou_connec;
SPARE_SWITCH_INTERNAL <= spare_switch;
end beh;

