
crc32_aarch64:     file format elf64-littleaarch64


Disassembly of section .init:

00000000000005f8 <_init>:
 5f8:	d503201f 	nop
 5fc:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
 600:	910003fd 	mov	x29, sp
 604:	9400003c 	bl	6f4 <call_weak_fn>
 608:	a8c17bfd 	ldp	x29, x30, [sp], #16
 60c:	d65f03c0 	ret

Disassembly of section .plt:

0000000000000610 <.plt>:
 610:	a9bf7bf0 	stp	x16, x30, [sp, #-16]!
 614:	90000090 	adrp	x16, 10000 <__FRAME_END__+0xf530>
 618:	f947ce11 	ldr	x17, [x16, #3992]
 61c:	913e6210 	add	x16, x16, #0xf98
 620:	d61f0220 	br	x17
 624:	d503201f 	nop
 628:	d503201f 	nop
 62c:	d503201f 	nop

0000000000000630 <strlen@plt>:
 630:	90000090 	adrp	x16, 10000 <__FRAME_END__+0xf530>
 634:	f947d211 	ldr	x17, [x16, #4000]
 638:	913e8210 	add	x16, x16, #0xfa0
 63c:	d61f0220 	br	x17

0000000000000640 <__libc_start_main@plt>:
 640:	90000090 	adrp	x16, 10000 <__FRAME_END__+0xf530>
 644:	f947d611 	ldr	x17, [x16, #4008]
 648:	913ea210 	add	x16, x16, #0xfa8
 64c:	d61f0220 	br	x17

0000000000000650 <__cxa_finalize@plt>:
 650:	90000090 	adrp	x16, 10000 <__FRAME_END__+0xf530>
 654:	f947da11 	ldr	x17, [x16, #4016]
 658:	913ec210 	add	x16, x16, #0xfb0
 65c:	d61f0220 	br	x17

0000000000000660 <__gmon_start__@plt>:
 660:	90000090 	adrp	x16, 10000 <__FRAME_END__+0xf530>
 664:	f947de11 	ldr	x17, [x16, #4024]
 668:	913ee210 	add	x16, x16, #0xfb8
 66c:	d61f0220 	br	x17

0000000000000670 <abort@plt>:
 670:	90000090 	adrp	x16, 10000 <__FRAME_END__+0xf530>
 674:	f947e211 	ldr	x17, [x16, #4032]
 678:	913f0210 	add	x16, x16, #0xfc0
 67c:	d61f0220 	br	x17

0000000000000680 <printf@plt>:
 680:	90000090 	adrp	x16, 10000 <__FRAME_END__+0xf530>
 684:	f947e611 	ldr	x17, [x16, #4040]
 688:	913f2210 	add	x16, x16, #0xfc8
 68c:	d61f0220 	br	x17

Disassembly of section .text:

00000000000006c0 <_start>:
 6c0:	d503201f 	nop
 6c4:	d280001d 	mov	x29, #0x0                   	// #0
 6c8:	d280001e 	mov	x30, #0x0                   	// #0
 6cc:	aa0003e5 	mov	x5, x0
 6d0:	f94003e1 	ldr	x1, [sp]
 6d4:	910023e2 	add	x2, sp, #0x8
 6d8:	910003e6 	mov	x6, sp
 6dc:	90000080 	adrp	x0, 10000 <__FRAME_END__+0xf530>
 6e0:	f947f800 	ldr	x0, [x0, #4080]
 6e4:	d2800003 	mov	x3, #0x0                   	// #0
 6e8:	d2800004 	mov	x4, #0x0                   	// #0
 6ec:	97ffffd5 	bl	640 <__libc_start_main@plt>
 6f0:	97ffffe0 	bl	670 <abort@plt>

00000000000006f4 <call_weak_fn>:
 6f4:	90000080 	adrp	x0, 10000 <__FRAME_END__+0xf530>
 6f8:	f947f400 	ldr	x0, [x0, #4072]
 6fc:	b4000040 	cbz	x0, 704 <call_weak_fn+0x10>
 700:	17ffffd8 	b	660 <__gmon_start__@plt>
 704:	d65f03c0 	ret
 708:	d503201f 	nop
 70c:	d503201f 	nop

0000000000000710 <deregister_tm_clones>:
 710:	b0000080 	adrp	x0, 11000 <__data_start>
 714:	91004000 	add	x0, x0, #0x10
 718:	b0000081 	adrp	x1, 11000 <__data_start>
 71c:	91004021 	add	x1, x1, #0x10
 720:	eb00003f 	cmp	x1, x0
 724:	540000c0 	b.eq	73c <deregister_tm_clones+0x2c>  // b.none
 728:	90000081 	adrp	x1, 10000 <__FRAME_END__+0xf530>
 72c:	f947ec21 	ldr	x1, [x1, #4056]
 730:	b4000061 	cbz	x1, 73c <deregister_tm_clones+0x2c>
 734:	aa0103f0 	mov	x16, x1
 738:	d61f0200 	br	x16
 73c:	d65f03c0 	ret

0000000000000740 <register_tm_clones>:
 740:	b0000080 	adrp	x0, 11000 <__data_start>
 744:	91004000 	add	x0, x0, #0x10
 748:	b0000081 	adrp	x1, 11000 <__data_start>
 74c:	91004021 	add	x1, x1, #0x10
 750:	cb000021 	sub	x1, x1, x0
 754:	d37ffc22 	lsr	x2, x1, #63
 758:	8b810c41 	add	x1, x2, x1, asr #3
 75c:	9341fc21 	asr	x1, x1, #1
 760:	b40000c1 	cbz	x1, 778 <register_tm_clones+0x38>
 764:	90000082 	adrp	x2, 10000 <__FRAME_END__+0xf530>
 768:	f947fc42 	ldr	x2, [x2, #4088]
 76c:	b4000062 	cbz	x2, 778 <register_tm_clones+0x38>
 770:	aa0203f0 	mov	x16, x2
 774:	d61f0200 	br	x16
 778:	d65f03c0 	ret
 77c:	d503201f 	nop

0000000000000780 <__do_global_dtors_aux>:
 780:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
 784:	910003fd 	mov	x29, sp
 788:	f9000bf3 	str	x19, [sp, #16]
 78c:	b0000093 	adrp	x19, 11000 <__data_start>
 790:	39404260 	ldrb	w0, [x19, #16]
 794:	35000140 	cbnz	w0, 7bc <__do_global_dtors_aux+0x3c>
 798:	90000080 	adrp	x0, 10000 <__FRAME_END__+0xf530>
 79c:	f947f000 	ldr	x0, [x0, #4064]
 7a0:	b4000080 	cbz	x0, 7b0 <__do_global_dtors_aux+0x30>
 7a4:	b0000080 	adrp	x0, 11000 <__data_start>
 7a8:	f9400400 	ldr	x0, [x0, #8]
 7ac:	97ffffa9 	bl	650 <__cxa_finalize@plt>
 7b0:	97ffffd8 	bl	710 <deregister_tm_clones>
 7b4:	52800020 	mov	w0, #0x1                   	// #1
 7b8:	39004260 	strb	w0, [x19, #16]
 7bc:	f9400bf3 	ldr	x19, [sp, #16]
 7c0:	a8c27bfd 	ldp	x29, x30, [sp], #32
 7c4:	d65f03c0 	ret
 7c8:	d503201f 	nop
 7cc:	d503201f 	nop

00000000000007d0 <frame_dummy>:
 7d0:	17ffffdc 	b	740 <register_tm_clones>

00000000000007d4 <rc_crc32>:
 7d4:	d10103ff 	sub	sp, sp, #0x40
 7d8:	b9001fe0 	str	w0, [sp, #28]
 7dc:	f9000be1 	str	x1, [sp, #16]
 7e0:	f90007e2 	str	x2, [sp, #8]
 7e4:	b0000080 	adrp	x0, 11000 <__data_start>
 7e8:	91006000 	add	x0, x0, #0x18
 7ec:	b9400000 	ldr	w0, [x0]
 7f0:	7100001f 	cmp	w0, #0x0
 7f4:	54000581 	b.ne	8a4 <rc_crc32+0xd0>  // b.any
 7f8:	b9002bff 	str	wzr, [sp, #40]
 7fc:	14000023 	b	888 <rc_crc32+0xb4>
 800:	b9402be0 	ldr	w0, [sp, #40]
 804:	b90027e0 	str	w0, [sp, #36]
 808:	b9002fff 	str	wzr, [sp, #44]
 80c:	14000014 	b	85c <rc_crc32+0x88>
 810:	b94027e0 	ldr	w0, [sp, #36]
 814:	12000000 	and	w0, w0, #0x1
 818:	7100001f 	cmp	w0, #0x0
 81c:	54000140 	b.eq	844 <rc_crc32+0x70>  // b.none
 820:	b94027e0 	ldr	w0, [sp, #36]
 824:	53017c00 	lsr	w0, w0, #1
 828:	b90027e0 	str	w0, [sp, #36]
 82c:	b94027e1 	ldr	w1, [sp, #36]
 830:	52906400 	mov	w0, #0x8320                	// #33568
 834:	72bdb700 	movk	w0, #0xedb8, lsl #16
 838:	4a000020 	eor	w0, w1, w0
 83c:	b90027e0 	str	w0, [sp, #36]
 840:	14000004 	b	850 <rc_crc32+0x7c>
 844:	b94027e0 	ldr	w0, [sp, #36]
 848:	53017c00 	lsr	w0, w0, #1
 84c:	b90027e0 	str	w0, [sp, #36]
 850:	b9402fe0 	ldr	w0, [sp, #44]
 854:	11000400 	add	w0, w0, #0x1
 858:	b9002fe0 	str	w0, [sp, #44]
 85c:	b9402fe0 	ldr	w0, [sp, #44]
 860:	71001c1f 	cmp	w0, #0x7
 864:	54fffd6d 	b.le	810 <rc_crc32+0x3c>
 868:	b0000080 	adrp	x0, 11000 <__data_start>
 86c:	91008000 	add	x0, x0, #0x20
 870:	b9802be1 	ldrsw	x1, [sp, #40]
 874:	b94027e2 	ldr	w2, [sp, #36]
 878:	b8217802 	str	w2, [x0, x1, lsl #2]
 87c:	b9402be0 	ldr	w0, [sp, #40]
 880:	11000400 	add	w0, w0, #0x1
 884:	b9002be0 	str	w0, [sp, #40]
 888:	b9402be0 	ldr	w0, [sp, #40]
 88c:	7103fc1f 	cmp	w0, #0xff
 890:	54fffb8d 	b.le	800 <rc_crc32+0x2c>
 894:	b0000080 	adrp	x0, 11000 <__data_start>
 898:	91006000 	add	x0, x0, #0x18
 89c:	52800021 	mov	w1, #0x1                   	// #1
 8a0:	b9000001 	str	w1, [x0]
 8a4:	b9401fe0 	ldr	w0, [sp, #28]
 8a8:	2a2003e0 	mvn	w0, w0
 8ac:	b9001fe0 	str	w0, [sp, #28]
 8b0:	f9400be1 	ldr	x1, [sp, #16]
 8b4:	f94007e0 	ldr	x0, [sp, #8]
 8b8:	8b000020 	add	x0, x1, x0
 8bc:	f9001fe0 	str	x0, [sp, #56]
 8c0:	f9400be0 	ldr	x0, [sp, #16]
 8c4:	f9001be0 	str	x0, [sp, #48]
 8c8:	14000013 	b	914 <rc_crc32+0x140>
 8cc:	f9401be0 	ldr	x0, [sp, #48]
 8d0:	39400000 	ldrb	w0, [x0]
 8d4:	39008fe0 	strb	w0, [sp, #35]
 8d8:	b9401fe0 	ldr	w0, [sp, #28]
 8dc:	53087c01 	lsr	w1, w0, #8
 8e0:	b9401fe0 	ldr	w0, [sp, #28]
 8e4:	12001c02 	and	w2, w0, #0xff
 8e8:	39408fe0 	ldrb	w0, [sp, #35]
 8ec:	4a000042 	eor	w2, w2, w0
 8f0:	b0000080 	adrp	x0, 11000 <__data_start>
 8f4:	91008000 	add	x0, x0, #0x20
 8f8:	2a0203e2 	mov	w2, w2
 8fc:	b8627800 	ldr	w0, [x0, x2, lsl #2]
 900:	4a000020 	eor	w0, w1, w0
 904:	b9001fe0 	str	w0, [sp, #28]
 908:	f9401be0 	ldr	x0, [sp, #48]
 90c:	91000400 	add	x0, x0, #0x1
 910:	f9001be0 	str	x0, [sp, #48]
 914:	f9401be1 	ldr	x1, [sp, #48]
 918:	f9401fe0 	ldr	x0, [sp, #56]
 91c:	eb00003f 	cmp	x1, x0
 920:	54fffd63 	b.cc	8cc <rc_crc32+0xf8>  // b.lo, b.ul, b.last
 924:	b9401fe0 	ldr	w0, [sp, #28]
 928:	2a2003e0 	mvn	w0, w0
 92c:	910103ff 	add	sp, sp, #0x40
 930:	d65f03c0 	ret

0000000000000934 <main>:
 934:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
 938:	910003fd 	mov	x29, sp
 93c:	90000000 	adrp	x0, 0 <__abi_tag-0x278>
 940:	91266000 	add	x0, x0, #0x998
 944:	f9000fe0 	str	x0, [sp, #24]
 948:	f9400fe0 	ldr	x0, [sp, #24]
 94c:	97ffff39 	bl	630 <strlen@plt>
 950:	aa0003e2 	mov	x2, x0
 954:	f9400fe1 	ldr	x1, [sp, #24]
 958:	52800000 	mov	w0, #0x0                   	// #0
 95c:	97ffff9e 	bl	7d4 <rc_crc32>
 960:	2a0003e1 	mov	w1, w0
 964:	90000000 	adrp	x0, 0 <__abi_tag-0x278>
 968:	91272000 	add	x0, x0, #0x9c8
 96c:	97ffff45 	bl	680 <printf@plt>
 970:	52800000 	mov	w0, #0x0                   	// #0
 974:	a8c27bfd 	ldp	x29, x30, [sp], #32
 978:	d65f03c0 	ret

Disassembly of section .fini:

000000000000097c <_fini>:
 97c:	d503201f 	nop
 980:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
 984:	910003fd 	mov	x29, sp
 988:	a8c17bfd 	ldp	x29, x30, [sp], #16
 98c:	d65f03c0 	ret
