module top_module( 
    input [254:0] in,
    output [7:0] out );
    always @(*) begin
        out = 0;
        for (integer i = 0; i<255; i++) begin
            out[7:0] = (in[i]==1)? out[7:0]+1 : out[7:0];
        end
    end
endmodule

