<h2 id="Ncore3.0Dmibringupplan-BringupPhase:"><style>[data-colorid=u4gqpkgbvf]{color:#333333} html[data-color-mode=dark] [data-colorid=u4gqpkgbvf]{color:#cccccc}[data-colorid=n155549iat]{color:#333333} html[data-color-mode=dark] [data-colorid=n155549iat]{color:#cccccc}[data-colorid=g6ozg3bmsz]{color:#333333} html[data-color-mode=dark] [data-colorid=g6ozg3bmsz]{color:#cccccc}[data-colorid=tmkqfqowm3]{color:#333333} html[data-color-mode=dark] [data-colorid=tmkqfqowm3]{color:#cccccc}[data-colorid=hso38u5rxw]{color:#333333} html[data-color-mode=dark] [data-colorid=hso38u5rxw]{color:#cccccc}[data-colorid=wvaumc51ep]{color:#333333} html[data-color-mode=dark] [data-colorid=wvaumc51ep]{color:#cccccc}[data-colorid=v47w4zt69o]{color:#333333} html[data-color-mode=dark] [data-colorid=v47w4zt69o]{color:#cccccc}</style>Bring up Phase:</h2><h3 id="Ncore3.0Dmibringupplan-Phase.1(RTLMayexcpartials)(done)">Phase.1 (RTL May exc partials)(done)</h3><ul><li>&nbsp;&nbsp; without Cmc</li><li>&nbsp;&nbsp; Coh/Non-Coh Rd full cacheline , 1000 Txn</li><li>&nbsp;&nbsp; Coh/Non-Coh Wr Full/Partial, No Intervention, 1000 Txn (<strong>RTL</strong> done)</li><li>&nbsp;&nbsp; No Rd/Wr collision&nbsp;</li><li>&nbsp;&nbsp; random Msgid</li></ul><h3 id="Ncore3.0Dmibringupplan-Phase.2(TbJune15th)">Phase.2 (Tb June&nbsp; 15th)</h3><ul><li>&nbsp;&nbsp; Coh- Rd/Wr collision (<strong>RTL</strong>&nbsp;done)(in regression )</li><li>&nbsp;&nbsp; Coh-Wr with intervention to bring up merge buffer (<strong>RTL</strong> done)</li><li>&nbsp;&nbsp; Narrow Coh Rd (randomize&nbsp; Mrd smi_size)&nbsp;&nbsp;(<strong>RTL</strong>&nbsp;done)</li><li>&nbsp;&nbsp; randomize Non-Coh Cmd mpf1 size and len field for Non-Coh&nbsp;&nbsp;(<strong>RTL</strong>&nbsp;done)(Not valid for DMI)</li><li>&nbsp;&nbsp; Coh/No-Coh txn together&nbsp;&nbsp;(<strong>RTL</strong>&nbsp;Jul)(In regression)</li><li>&nbsp;&nbsp;<s> Enable interleaved&nbsp; memory read. &nbsp;(<strong>RTL</strong>&nbsp;Aug)(</s> not In Nore3.0<s>)</s></li><li>&nbsp;&nbsp; Rd/Wr order check&nbsp;(<strong>RTL</strong>&nbsp;done)(In regression)</li></ul><p style="text-align: left;">&nbsp;</p><ul><li>&nbsp;&nbsp; start nightly regression&nbsp; without Cmc (<strong>RTL</strong>: restrict to items labelled RTL June)(done)</li></ul><h3 id="Ncore3.0Dmibringupplan-Phase.3(TbJune30th)">Phase.3(Tb June 30th)</h3><ul><li>update sb for Cmc (Extended victim cache)&nbsp;(<strong>RTL</strong>&nbsp;done)(In regression)</li><li>hnt txn (<strong>RTL</strong> done)(in regression)</li><li>Coh Rd (all type of Mrd) with random allocate (<strong>RTL</strong>&nbsp;done)(in regression)</li><li>Coh Wr (all type of Dtw) with random allocate and Viz (<strong>RTL</strong>&nbsp;done)(in regression)</li><li>Non-Coh Rd with random allocate&nbsp;<strong>(<strong>RTL</strong>&nbsp;</strong>done)(In regression)</li><li>Non-Coh Wr with&nbsp;<span data-colorid="n155549iat" style="text-decoration: none;">allocate and Viz (<strong>RTL</strong> done)(In regression)</span></li><li>Coh/Non-Coh txn together&nbsp;<strong>(<strong>RTL</strong>&nbsp;</strong>done)(In regression)</li><li>hnt with Mrd (<strong>RTL </strong>done)(In regression)</li><li>hnt staled by dtw &nbsp;(<strong><strong>RTL&nbsp;</strong></strong>done)(In regression)</li><li>cache eviction (<strong>RTL</strong>&nbsp;done)(done)(In regression)</li><li>start nightly regression with Cmc (<strong>RTL</strong> done)(done)</li></ul><p><strong><span style="font-size: medium;">Phase.4()</span></strong></p><ul><li><span style="font-size: medium;">at</span><span style="font-size: medium;">omic</span><span style="font-size: medium;"> en</span><span style="font-size: medium;">gine (<strong>RTL</strong> 9/26)(in bring up)</span></li><li>scratchpad (RTL coded 9/21)(Tb coding in progress)</li><li>MRD flush (RTL coded 9/6)(Tb completed will add in regression)</li><li>MRD Prefetch (RTL 10/3)(Tb will&nbsp; complete 10/26)</li><li>DTWMrgMRD (RTL coding 10/4)(bfm 10/09)(sb 10/19)<ul><li>just need TB to be able to drive a transaction by 10/4, no sb</li></ul></li><li>cache ops (3 coh, 4 ncoh) (RTL 10/8)</li><li>cache mode support (RTL 11/1)</li><li>CSR (TW RTL 10/14-11/19)<ul><li><span>basic read/write of some regs requested by (10/15)</span></li></ul></li><li>address packing (RTL 11/7)</li><li>way partitioning (RTL 11/14)</li><li>cache maint ops through csr (RTL 12/1)</li><li><span style="font-size: medium;">Error Logging (TW RTL 11/20)</span></li></ul><p><span style="font-size: medium;">&nbsp;</span>-------------------------------------------------------------------------------------------------------------------------</p><h3 id="Ncore3.0Dmibringupplan-Phase:5(configuration)"><span style="font-size: medium;">&nbsp;P</span>hase:5 (configuration)</h3><p>&nbsp;&nbsp;</p><p style="margin-left: 0.0px;text-align: left;">Enable nightly regression for different configuration varying the following param .</p><p style="margin-left: 0.0px;text-align: left;">&nbsp;</p><p style="margin-left: 0.0px;text-align: left;">dmi params</p><ul><li style="text-align: left;"><span data-colorid="u4gqpkgbvf">nMrdInflight</span></li><li>nNcCmdInflight</li></ul><p style="list-style-type: square;">&nbsp;</p><ul><li>nWttCtrlEntries</li><li><span data-colorid="v47w4zt69o" style="text-decoration: none;">nWttCtrlMemWr</span></li></ul><p>&nbsp;</p><p style="list-style-type: square;">&nbsp;</p><ul><li>nDtrInFlight</li></ul><p>&nbsp;</p><p style="list-style-type: square;">&nbsp;</p><ul><li>nDmiRbEnteris</li><li><span data-colorid="wvaumc51ep" style="text-decoration: none;">wSecurityAttribute</span></li><li><span data-colorid="g6ozg3bmsz" style="text-decoration: none;">useMemRspIntrlv</span></li><li><span data-colorid="hso38u5rxw" style="text-decoration: none;">useCmc</span></li><li>useAllocDtwData</li><li><span data-colorid="tmkqfqowm3" style="text-decoration: none;">&nbsp;</span>CacheInfo{}</li></ul><p>&nbsp;</p><p style="list-style-type: square;">smi params</p><ul><li style="list-style-type: square;">wFUnitId</li><li style="list-style-type: square;">wFPortId</li><li style="list-style-type: square;">wMsgId&nbsp; -&gt;&nbsp;wMpf1, wMpf2<br style="margin-left: 0.0px;" /><br style="margin-left: 0.0px;" /></li><li style="list-style-type: square;">wAddr</li><li style="list-style-type: square;">wIntfSize?</li><li style="list-style-type: square;">wRbid<br style="margin-left: 0.0px;" /><br style="margin-left: 0.0px;" /></li><li style="list-style-type: square;">wQos&nbsp; -&gt; wQl</li><li style="list-style-type: square;">wNdpAux</li><li style="list-style-type: square;">wNdpProt</li><li style="list-style-type: square;">wDpData<br /><h3 id="Ncore3.0Dmibringupplan-Phase:4(Sept30th)">Phase:4 (Sept 30th)</h3></li><li>CSR and all errors</li></ul><p><br /><strong><span style="font-size: medium;"><br class="_mce_tagged_br" /></span></strong></p><p>&nbsp;</p><p>&nbsp; &nbsp;&nbsp;</p><p>&nbsp; &nbsp;&nbsp;</p><p>&nbsp;&nbsp;</p><p>&nbsp;</p><p>&nbsp;</p><p>&nbsp; &nbsp;</p><p>&nbsp; &nbsp;</p>