{
  "Features": {
    "Bitness": 64,
    "EnabledHostFeatures": [
      "FLAGM",
      "FLAGM2"
    ],
    "DisabledHostFeatures": [
      "SVE128",
      "SVE256"
    ]
  },
  "Instructions": {
    "add al, 1": {
      "ExpectedInstructionCount": 10,
      "Comment": "GROUP1 0x80 /0",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "mov x21, x4",
        "mov x27, x21",
        "lsl w0, w21, #24",
        "cmn w0, w20, lsl #24",
        "add w20, w21, #0x1 (1)",
        "mov x26, x20",
        "mov x22, x21",
        "bfxil x22, x20, #0, #8",
        "mov x4, x22"
      ]
    },
    "or al, 1": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP1 0x80 /1",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "orr w21, w20, #0x1",
        "mov x22, x20",
        "bfxil x22, x21, #0, #8",
        "mov x4, x22",
        "mov x26, x21",
        "cmn wzr, w21, lsl #24"
      ]
    },
    "adc al, 1": {
      "ExpectedInstructionCount": 20,
      "Comment": "GROUP1 0x80 /2",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "mov x21, x4",
        "mov x27, x21",
        "cset w22, hs",
        "adc w23, w21, w20",
        "uxtb w20, w23",
        "cmp w20, #0x1 (1)",
        "cset x23, lo",
        "cmp w20, #0x1 (1)",
        "cset x24, ls",
        "cmp x22, #0x1 (1)",
        "csel x25, x24, x23, eq",
        "cmn wzr, w20, lsl #24",
        "rmif x25, #63, #nzCv",
        "bic w22, w20, w21",
        "rmif x22, #7, #nzcV",
        "mov x26, x20",
        "mov x22, x21",
        "bfxil x22, x20, #0, #8",
        "mov x4, x22"
      ]
    },
    "sbb al, 1": {
      "ExpectedInstructionCount": 21,
      "Comment": "GROUP1 0x80 /3",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "mov x21, x4",
        "mov x27, x21",
        "cset w22, hs",
        "add w23, w20, w22",
        "sub w20, w21, w23",
        "uxtb w23, w20",
        "cmp x23, x21",
        "cset x20, hi",
        "cmp x23, x21",
        "cset x24, hs",
        "cmp x22, #0x1 (1)",
        "csel x25, x24, x20, eq",
        "cmn wzr, w23, lsl #24",
        "rmif x25, #63, #nzCv",
        "bic w20, w21, w23",
        "rmif x20, #7, #nzcV",
        "mov x26, x23",
        "mov x20, x21",
        "bfxil x20, x23, #0, #8",
        "mov x4, x20"
      ]
    },
    "and al, 1": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP1 0x80 /4",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "and w21, w20, #0x1",
        "cmn wzr, w21, lsl #24",
        "mov x26, x21",
        "mov x22, x20",
        "bfxil x22, x21, #0, #8",
        "mov x4, x22"
      ]
    },
    "sub al, 1": {
      "ExpectedInstructionCount": 11,
      "Comment": "GROUP1 0x80 /5",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "mov x21, x4",
        "mov x27, x21",
        "lsl w0, w21, #24",
        "cmp w0, w20, lsl #24",
        "sub w20, w21, #0x1 (1)",
        "mov x26, x20",
        "cfinv",
        "mov x22, x21",
        "bfxil x22, x20, #0, #8",
        "mov x4, x22"
      ]
    },
    "xor al, 1": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP1 0x80 /6",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "eor w21, w20, #0x1",
        "mov x22, x20",
        "bfxil x22, x21, #0, #8",
        "mov x4, x22",
        "mov x26, x21",
        "cmn wzr, w21, lsl #24"
      ]
    },
    "cmp al, 1": {
      "ExpectedInstructionCount": 8,
      "Comment": "GROUP1 0x80 /7",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "mov x21, x4",
        "mov x27, x21",
        "lsl w0, w21, #24",
        "cmp w0, w20, lsl #24",
        "sub w20, w21, #0x1 (1)",
        "mov x26, x20",
        "cfinv"
      ]
    },
    "add al, -1": {
      "ExpectedInstructionCount": 11,
      "Comment": "GROUP1 0x80 /0",
      "ExpectedArm64ASM": [
        "mov w20, #0xff",
        "mov x21, x4",
        "mvn w22, w21",
        "mov x27, x22",
        "lsl w0, w21, #24",
        "cmn w0, w20, lsl #24",
        "add w20, w21, #0xff (255)",
        "mov x26, x20",
        "mov x22, x21",
        "bfxil x22, x20, #0, #8",
        "mov x4, x22"
      ]
    },
    "or al, -1": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP1 0x80 /1",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "orr w21, w20, #0xff",
        "mov x22, x20",
        "bfxil x22, x21, #0, #8",
        "mov x4, x22",
        "mov x26, x21",
        "cmn wzr, w21, lsl #24"
      ]
    },
    "adc al, -1": {
      "ExpectedInstructionCount": 21,
      "Comment": "GROUP1 0x80 /2",
      "ExpectedArm64ASM": [
        "mov w20, #0xff",
        "mov x21, x4",
        "mvn w22, w21",
        "mov x27, x22",
        "cset w22, hs",
        "adc w23, w21, w20",
        "uxtb w20, w23",
        "cmp w20, #0xff (255)",
        "cset x23, lo",
        "cmp w20, #0xff (255)",
        "cset x24, ls",
        "cmp x22, #0x1 (1)",
        "csel x25, x24, x23, eq",
        "cmn wzr, w20, lsl #24",
        "rmif x25, #63, #nzCv",
        "bic w22, w21, w20",
        "rmif x22, #7, #nzcV",
        "mov x26, x20",
        "mov x22, x21",
        "bfxil x22, x20, #0, #8",
        "mov x4, x22"
      ]
    },
    "sbb al, -1": {
      "ExpectedInstructionCount": 22,
      "Comment": "GROUP1 0x80 /3",
      "ExpectedArm64ASM": [
        "mov w20, #0xff",
        "mov x21, x4",
        "mvn w22, w21",
        "mov x27, x22",
        "cset w22, hs",
        "add w23, w20, w22",
        "sub w20, w21, w23",
        "uxtb w23, w20",
        "cmp x23, x21",
        "cset x20, hi",
        "cmp x23, x21",
        "cset x24, hs",
        "cmp x22, #0x1 (1)",
        "csel x25, x24, x20, eq",
        "cmn wzr, w23, lsl #24",
        "rmif x25, #63, #nzCv",
        "bic w20, w23, w21",
        "rmif x20, #7, #nzcV",
        "mov x26, x23",
        "mov x20, x21",
        "bfxil x20, x23, #0, #8",
        "mov x4, x20"
      ]
    },
    "and al, -1": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP1 0x80 /4",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "and w21, w20, #0xff",
        "cmn wzr, w21, lsl #24",
        "mov x26, x21",
        "mov x22, x20",
        "bfxil x22, x21, #0, #8",
        "mov x4, x22"
      ]
    },
    "sub al, -1": {
      "ExpectedInstructionCount": 12,
      "Comment": "GROUP1 0x80 /5",
      "ExpectedArm64ASM": [
        "mov w20, #0xff",
        "mov x21, x4",
        "mvn w22, w21",
        "mov x27, x22",
        "lsl w0, w21, #24",
        "cmp w0, w20, lsl #24",
        "sub w20, w21, #0xff (255)",
        "mov x26, x20",
        "cfinv",
        "mov x22, x21",
        "bfxil x22, x20, #0, #8",
        "mov x4, x22"
      ]
    },
    "xor al, -1": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP1 0x80 /6",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "eor w21, w20, #0xff",
        "mov x22, x20",
        "bfxil x22, x21, #0, #8",
        "mov x4, x22",
        "mov x26, x21",
        "cmn wzr, w21, lsl #24"
      ]
    },
    "cmp al, -1": {
      "ExpectedInstructionCount": 9,
      "Comment": "GROUP1 0x80 /7",
      "ExpectedArm64ASM": [
        "mov w20, #0xff",
        "mov x21, x4",
        "mvn w22, w21",
        "mov x27, x22",
        "lsl w0, w21, #24",
        "cmp w0, w20, lsl #24",
        "sub w20, w21, #0xff (255)",
        "mov x26, x20",
        "cfinv"
      ]
    },
    "add ax, 256": {
      "ExpectedInstructionCount": 10,
      "Comment": "GROUP1 0x81 /0",
      "ExpectedArm64ASM": [
        "mov w20, #0x100",
        "mov x21, x4",
        "mov x27, x21",
        "lsl w0, w21, #16",
        "cmn w0, w20, lsl #16",
        "add w20, w21, #0x100 (256)",
        "mov x26, x20",
        "mov x22, x21",
        "bfxil x22, x20, #0, #16",
        "mov x4, x22"
      ]
    },
    "add eax, 256": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP1 0x81 /0",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov x27, x20",
        "adds w21, w20, #0x100 (256)",
        "mov x26, x21",
        "mov x4, x21"
      ]
    },
    "add rax, 256": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP1 0x81 /0",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov x27, x20",
        "adds x21, x20, #0x100 (256)",
        "mov x26, x21",
        "mov x4, x21"
      ]
    },
    "or eax, 256": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP1 0x81 /1",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "orr w21, w20, #0x100",
        "mov x4, x21",
        "mov x26, x21",
        "tst w21, w21"
      ]
    },
    "or rax, 256": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP1 0x81 /1",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "orr x21, x20, #0x100",
        "mov x4, x21",
        "mov x26, x21",
        "tst x21, x21"
      ]
    },
    "adc eax, 256": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP1 0x81 /2",
      "ExpectedArm64ASM": [
        "mov w20, #0x100",
        "mov x21, x4",
        "mov x27, x21",
        "adcs w22, w21, w20",
        "mov x26, x22",
        "mov x4, x22"
      ]
    },
    "adc rax, 256": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP1 0x81 /2",
      "ExpectedArm64ASM": [
        "mov w20, #0x100",
        "mov x21, x4",
        "mov x27, x21",
        "adcs x22, x21, x20",
        "mov x26, x22",
        "mov x4, x22"
      ]
    },
    "sbb eax, 256": {
      "ExpectedInstructionCount": 8,
      "Comment": "GROUP1 0x81 /3",
      "ExpectedArm64ASM": [
        "mov w20, #0x100",
        "mov x21, x4",
        "mov x27, x21",
        "cfinv",
        "sbcs w22, w21, w20",
        "cfinv",
        "mov x26, x22",
        "mov x4, x22"
      ]
    },
    "sbb rax, 256": {
      "ExpectedInstructionCount": 8,
      "Comment": "GROUP1 0x81 /3",
      "ExpectedArm64ASM": [
        "mov w20, #0x100",
        "mov x21, x4",
        "mov x27, x21",
        "cfinv",
        "sbcs x22, x21, x20",
        "cfinv",
        "mov x26, x22",
        "mov x4, x22"
      ]
    },
    "and eax, 256": {
      "ExpectedInstructionCount": 4,
      "Comment": "GROUP1 0x81 /4",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "ands w21, w20, #0x100",
        "mov x26, x21",
        "mov x4, x21"
      ]
    },
    "and rax, 256": {
      "ExpectedInstructionCount": 4,
      "Comment": "GROUP1 0x81 /4",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "ands x21, x20, #0x100",
        "mov x26, x21",
        "mov x4, x21"
      ]
    },
    "sub eax, 256": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP1 0x81 /5",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov x27, x20",
        "subs w21, w20, #0x100 (256)",
        "mov x26, x21",
        "cfinv",
        "mov x4, x21"
      ]
    },
    "sub rax, 256": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP1 0x81 /5",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov x27, x20",
        "subs x21, x20, #0x100 (256)",
        "mov x26, x21",
        "cfinv",
        "mov x4, x21"
      ]
    },
    "xor eax, 256": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP1 0x81 /6",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "eor w21, w20, #0x100",
        "mov x4, x21",
        "mov x26, x21",
        "tst w21, w21"
      ]
    },
    "xor rax, 256": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP1 0x81 /6",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "eor x21, x20, #0x100",
        "mov x4, x21",
        "mov x26, x21",
        "tst x21, x21"
      ]
    },
    "cmp eax, 256": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP1 0x81 /7",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov x27, x20",
        "subs w21, w20, #0x100 (256)",
        "mov x26, x21",
        "cfinv"
      ]
    },
    "cmp rax, 256": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP1 0x81 /7",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov x27, x20",
        "subs x21, x20, #0x100 (256)",
        "mov x26, x21",
        "cfinv"
      ]
    },
    "add ax, -256": {
      "ExpectedInstructionCount": 10,
      "Comment": "GROUP1 0x81 /0",
      "ExpectedArm64ASM": [
        "mov w20, #0xff00",
        "mov x21, x4",
        "mov x27, x21",
        "lsl w0, w21, #16",
        "cmn w0, w20, lsl #16",
        "add w22, w21, w20",
        "mov x26, x22",
        "mov x20, x21",
        "bfxil x20, x22, #0, #16",
        "mov x4, x20"
      ]
    },
    "add eax, -256": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP1 0x81 /0",
      "ExpectedArm64ASM": [
        "mov w20, #0xffffff00",
        "mov x21, x4",
        "mov x27, x21",
        "adds w22, w21, w20",
        "mov x26, x22",
        "mov x4, x22"
      ]
    },
    "add rax, -256": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP1 0x81 /0",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov x27, x20",
        "subs x21, x20, #0x100 (256)",
        "mov x26, x21",
        "mov x4, x21"
      ]
    },
    "or eax, -256": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP1 0x81 /1",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "orr w21, w20, #0xffffff00",
        "mov x4, x21",
        "mov x26, x21",
        "tst w21, w21"
      ]
    },
    "or rax, -256": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP1 0x81 /1",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "orr x21, x20, #0xffffffffffffff00",
        "mov x4, x21",
        "mov x26, x21",
        "tst x21, x21"
      ]
    },
    "adc eax, -256": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP1 0x81 /2",
      "ExpectedArm64ASM": [
        "mov w20, #0xffffff00",
        "mov x21, x4",
        "mov x27, x21",
        "adcs w22, w21, w20",
        "mov x26, x22",
        "mov x4, x22"
      ]
    },
    "adc rax, -256": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP1 0x81 /2",
      "ExpectedArm64ASM": [
        "mov x20, #0xffffffffffffff00",
        "mov x21, x4",
        "mov x27, x21",
        "adcs x22, x21, x20",
        "mov x26, x22",
        "mov x4, x22"
      ]
    },
    "sbb eax, -256": {
      "ExpectedInstructionCount": 8,
      "Comment": "GROUP1 0x81 /3",
      "ExpectedArm64ASM": [
        "mov w20, #0xffffff00",
        "mov x21, x4",
        "mov x27, x21",
        "cfinv",
        "sbcs w22, w21, w20",
        "cfinv",
        "mov x26, x22",
        "mov x4, x22"
      ]
    },
    "sbb rax, -256": {
      "ExpectedInstructionCount": 8,
      "Comment": "GROUP1 0x81 /3",
      "ExpectedArm64ASM": [
        "mov x20, #0xffffffffffffff00",
        "mov x21, x4",
        "mov x27, x21",
        "cfinv",
        "sbcs x22, x21, x20",
        "cfinv",
        "mov x26, x22",
        "mov x4, x22"
      ]
    },
    "and eax, -256": {
      "ExpectedInstructionCount": 4,
      "Comment": "GROUP1 0x81 /4",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "ands w21, w20, #0xffffff00",
        "mov x26, x21",
        "mov x4, x21"
      ]
    },
    "and rax, -256": {
      "ExpectedInstructionCount": 4,
      "Comment": "GROUP1 0x81 /4",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "ands x21, x20, #0xffffffffffffff00",
        "mov x26, x21",
        "mov x4, x21"
      ]
    },
    "sub eax, -256": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP1 0x81 /5",
      "ExpectedArm64ASM": [
        "mov w20, #0xffffff00",
        "mov x21, x4",
        "mov x27, x21",
        "subs w22, w21, w20",
        "mov x26, x22",
        "cfinv",
        "mov x4, x22"
      ]
    },
    "sub rax, -256": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP1 0x81 /5",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov x27, x20",
        "adds x21, x20, #0x100 (256)",
        "mov x26, x21",
        "cfinv",
        "mov x4, x21"
      ]
    },
    "xor eax, -256": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP1 0x81 /6",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "eor w21, w20, #0xffffff00",
        "mov x4, x21",
        "mov x26, x21",
        "tst w21, w21"
      ]
    },
    "xor rax, -256": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP1 0x81 /6",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "eor x21, x20, #0xffffffffffffff00",
        "mov x4, x21",
        "mov x26, x21",
        "tst x21, x21"
      ]
    },
    "cmp eax, -256": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP1 0x81 /7",
      "ExpectedArm64ASM": [
        "mov w20, #0xffffff00",
        "mov x21, x4",
        "mov x27, x21",
        "subs w22, w21, w20",
        "mov x26, x22",
        "cfinv"
      ]
    },
    "cmp rax, -256": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP1 0x81 /7",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov x27, x20",
        "adds x21, x20, #0x100 (256)",
        "mov x26, x21",
        "cfinv"
      ]
    },
    "add ax, 1": {
      "ExpectedInstructionCount": 10,
      "Comment": "GROUP1 0x83 /0",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "mov x21, x4",
        "mov x27, x21",
        "lsl w0, w21, #16",
        "cmn w0, w20, lsl #16",
        "add w20, w21, #0x1 (1)",
        "mov x26, x20",
        "mov x22, x21",
        "bfxil x22, x20, #0, #16",
        "mov x4, x22"
      ]
    },
    "add eax, 1": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP1 0x83 /0",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov x27, x20",
        "adds w21, w20, #0x1 (1)",
        "mov x26, x21",
        "mov x4, x21"
      ]
    },
    "add rax, 1": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP1 0x83 /0",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov x27, x20",
        "adds x21, x20, #0x1 (1)",
        "mov x26, x21",
        "mov x4, x21"
      ]
    },
    "or eax, 1": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP1 0x83 /1",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "orr w21, w20, #0x1",
        "mov x4, x21",
        "mov x26, x21",
        "tst w21, w21"
      ]
    },
    "or rax, 1": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP1 0x83 /1",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "orr x21, x20, #0x1",
        "mov x4, x21",
        "mov x26, x21",
        "tst x21, x21"
      ]
    },
    "adc eax, 1": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP1 0x83 /2",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "mov x21, x4",
        "mov x27, x21",
        "adcs w22, w21, w20",
        "mov x26, x22",
        "mov x4, x22"
      ]
    },
    "adc rax, 1": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP1 0x83 /2",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "mov x21, x4",
        "mov x27, x21",
        "adcs x22, x21, x20",
        "mov x26, x22",
        "mov x4, x22"
      ]
    },
    "sbb eax, 1": {
      "ExpectedInstructionCount": 8,
      "Comment": "GROUP1 0x83 /3",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "mov x21, x4",
        "mov x27, x21",
        "cfinv",
        "sbcs w22, w21, w20",
        "cfinv",
        "mov x26, x22",
        "mov x4, x22"
      ]
    },
    "sbb rax, 1": {
      "ExpectedInstructionCount": 8,
      "Comment": "GROUP1 0x83 /3",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "mov x21, x4",
        "mov x27, x21",
        "cfinv",
        "sbcs x22, x21, x20",
        "cfinv",
        "mov x26, x22",
        "mov x4, x22"
      ]
    },
    "and eax, 1": {
      "ExpectedInstructionCount": 4,
      "Comment": "GROUP1 0x83 /4",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "ands w21, w20, #0x1",
        "mov x26, x21",
        "mov x4, x21"
      ]
    },
    "and rax, 1": {
      "ExpectedInstructionCount": 4,
      "Comment": "GROUP1 0x83 /4",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "ands x21, x20, #0x1",
        "mov x26, x21",
        "mov x4, x21"
      ]
    },
    "sub eax, 1": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP1 0x83 /5",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov x27, x20",
        "subs w21, w20, #0x1 (1)",
        "mov x26, x21",
        "cfinv",
        "mov x4, x21"
      ]
    },
    "sub rax, 1": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP1 0x83 /5",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov x27, x20",
        "subs x21, x20, #0x1 (1)",
        "mov x26, x21",
        "cfinv",
        "mov x4, x21"
      ]
    },
    "xor eax, 1": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP1 0x83 /6",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "eor w21, w20, #0x1",
        "mov x4, x21",
        "mov x26, x21",
        "tst w21, w21"
      ]
    },
    "xor rax, 1": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP1 0x83 /6",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "eor x21, x20, #0x1",
        "mov x4, x21",
        "mov x26, x21",
        "tst x21, x21"
      ]
    },
    "cmp eax, 1": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP1 0x83 /7",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov x27, x20",
        "subs w21, w20, #0x1 (1)",
        "mov x26, x21",
        "cfinv"
      ]
    },
    "cmp rax, 1": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP1 0x83 /7",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov x27, x20",
        "subs x21, x20, #0x1 (1)",
        "mov x26, x21",
        "cfinv"
      ]
    },
    "add ax, -1": {
      "ExpectedInstructionCount": 11,
      "Comment": "GROUP1 0x83 /0",
      "ExpectedArm64ASM": [
        "mov w20, #0xffff",
        "mov x21, x4",
        "mvn w22, w21",
        "mov x27, x22",
        "lsl w0, w21, #16",
        "cmn w0, w20, lsl #16",
        "add w22, w21, w20",
        "mov x26, x22",
        "mov x20, x21",
        "bfxil x20, x22, #0, #16",
        "mov x4, x20"
      ]
    },
    "add eax, -1": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP1 0x83 /0",
      "ExpectedArm64ASM": [
        "mov w20, #0xffffffff",
        "mov x21, x4",
        "mvn w22, w21",
        "mov x27, x22",
        "adds w22, w21, w20",
        "mov x26, x22",
        "mov x4, x22"
      ]
    },
    "add rax, -1": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP1 0x83 /0",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mvn w21, w20",
        "mov x27, x21",
        "subs x21, x20, #0x1 (1)",
        "mov x26, x21",
        "mov x4, x21"
      ]
    },
    "or eax, -1": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP1 0x83 /-1",
      "ExpectedArm64ASM": [
        "mov w20, #0xffffffff",
        "mov x21, x4",
        "orr w22, w21, w20",
        "mov x4, x22",
        "mov x26, x22",
        "tst w22, w22"
      ]
    },
    "or rax, -1": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP1 0x83 /-1",
      "ExpectedArm64ASM": [
        "mov x20, #0xffffffffffffffff",
        "mov x21, x4",
        "orr x22, x21, x20",
        "mov x4, x22",
        "mov x26, x22",
        "tst x22, x22"
      ]
    },
    "adc eax, -1": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP1 0x83 /2",
      "ExpectedArm64ASM": [
        "mov w20, #0xffffffff",
        "mov x21, x4",
        "mvn w22, w21",
        "mov x27, x22",
        "adcs w22, w21, w20",
        "mov x26, x22",
        "mov x4, x22"
      ]
    },
    "adc rax, -1": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP1 0x83 /2",
      "ExpectedArm64ASM": [
        "mov x20, #0xffffffffffffffff",
        "mov x21, x4",
        "mvn w22, w21",
        "mov x27, x22",
        "adcs x22, x21, x20",
        "mov x26, x22",
        "mov x4, x22"
      ]
    },
    "sbb eax, -1": {
      "ExpectedInstructionCount": 9,
      "Comment": "GROUP1 0x83 /3",
      "ExpectedArm64ASM": [
        "mov w20, #0xffffffff",
        "mov x21, x4",
        "mvn w22, w21",
        "mov x27, x22",
        "cfinv",
        "sbcs w22, w21, w20",
        "cfinv",
        "mov x26, x22",
        "mov x4, x22"
      ]
    },
    "sbb rax, -1": {
      "ExpectedInstructionCount": 9,
      "Comment": "GROUP1 0x83 /3",
      "ExpectedArm64ASM": [
        "mov x20, #0xffffffffffffffff",
        "mov x21, x4",
        "mvn w22, w21",
        "mov x27, x22",
        "cfinv",
        "sbcs x22, x21, x20",
        "cfinv",
        "mov x26, x22",
        "mov x4, x22"
      ]
    },
    "and eax, -1": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP1 0x83 /4",
      "ExpectedArm64ASM": [
        "mov w20, #0xffffffff",
        "mov x21, x4",
        "ands w22, w21, w20",
        "mov x26, x22",
        "mov x4, x22"
      ]
    },
    "and rax, -1": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP1 0x83 /4",
      "ExpectedArm64ASM": [
        "mov x20, #0xffffffffffffffff",
        "mov x21, x4",
        "ands x22, x21, x20",
        "mov x26, x22",
        "mov x4, x22"
      ]
    },
    "sub eax, -1": {
      "ExpectedInstructionCount": 8,
      "Comment": "GROUP1 0x83 /5",
      "ExpectedArm64ASM": [
        "mov w20, #0xffffffff",
        "mov x21, x4",
        "mvn w22, w21",
        "mov x27, x22",
        "subs w22, w21, w20",
        "mov x26, x22",
        "cfinv",
        "mov x4, x22"
      ]
    },
    "sub rax, -1": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP1 0x83 /5",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mvn w21, w20",
        "mov x27, x21",
        "adds x21, x20, #0x1 (1)",
        "mov x26, x21",
        "cfinv",
        "mov x4, x21"
      ]
    },
    "xor eax, -1": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP1 0x83 /6",
      "ExpectedArm64ASM": [
        "mov w20, #0xffffffff",
        "mov x21, x4",
        "eor w22, w21, w20",
        "mov x4, x22",
        "mov x26, x22",
        "tst w22, w22"
      ]
    },
    "xor rax, -1": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP1 0x83 /6",
      "ExpectedArm64ASM": [
        "mov x20, #0xffffffffffffffff",
        "mov x21, x4",
        "eor x22, x21, x20",
        "mov x4, x22",
        "mov x26, x22",
        "tst x22, x22"
      ]
    },
    "cmp eax, -1": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP1 0x83 /7",
      "ExpectedArm64ASM": [
        "mov w20, #0xffffffff",
        "mov x21, x4",
        "mvn w22, w21",
        "mov x27, x22",
        "subs w22, w21, w20",
        "mov x26, x22",
        "cfinv"
      ]
    },
    "cmp rax, -1": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP1 0x83 /7",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mvn w21, w20",
        "mov x27, x21",
        "adds x21, x20, #0x1 (1)",
        "mov x26, x21",
        "cfinv"
      ]
    },
    "rol al, 2": {
      "ExpectedInstructionCount": 10,
      "Comment": "GROUP2 0xC0 /0",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov w21, w20",
        "bfi w21, w20, #8, #8",
        "mov w22, w21",
        "bfi w22, w21, #16, #16",
        "ror w21, w22, #30",
        "mov x22, x20",
        "bfxil x22, x21, #0, #8",
        "mov x4, x22",
        "rmif x21, #63, #nzCv"
      ]
    },
    "ror al, 2": {
      "ExpectedInstructionCount": 8,
      "Comment": "GROUP2 0xC0 /1",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov w21, w20",
        "bfi w21, w20, #8, #8",
        "ror w22, w21, #2",
        "mov x21, x20",
        "bfxil x21, x22, #0, #8",
        "mov x4, x21",
        "rmif x22, #6, #nzCv"
      ]
    },
    "rcl al, 2": {
      "ExpectedInstructionCount": 32,
      "Comment": "GROUP2 0xC0 /2",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "uxtb w21, w20",
        "mov w22, #0x0",
        "cset w23, hs",
        "mov x24, x22",
        "bfi x24, x21, #55, #8",
        "mov x22, x24",
        "bfi x22, x23, #63, #1",
        "mov x24, x22",
        "bfi x24, x21, #46, #8",
        "mov x22, x24",
        "bfi x22, x23, #54, #1",
        "mov x24, x22",
        "bfi x24, x21, #37, #8",
        "mov x22, x24",
        "bfi x22, x23, #45, #1",
        "mov x24, x22",
        "bfi x24, x21, #28, #8",
        "mov x22, x24",
        "bfi x22, x23, #36, #1",
        "mov x24, x22",
        "bfi x24, x21, #19, #8",
        "mov x22, x24",
        "bfi x22, x23, #27, #1",
        "mov x23, x22",
        "bfxil x23, x21, #0, #8",
        "ror x21, x23, #62",
        "mov x22, x20",
        "bfxil x22, x21, #0, #8",
        "mov x4, x22",
        "ror x20, x23, #61",
        "rmif x20, #63, #nzCv"
      ]
    },
    "rcr al, 2": {
      "ExpectedInstructionCount": 16,
      "Comment": "GROUP2 0xC0 /3",
      "ExpectedArm64ASM": [
        "cset w20, hs",
        "mov x21, x4",
        "uxtb w22, w21",
        "mov x23, x22",
        "bfi x23, x20, #8, #1",
        "mov x20, x23",
        "bfi x20, x23, #9, #9",
        "mov x22, x20",
        "bfi x22, x20, #18, #18",
        "mov x20, x22",
        "bfi x20, x22, #36, #9",
        "lsr w22, w20, #2",
        "mov x23, x21",
        "bfxil x23, x22, #0, #8",
        "mov x4, x23",
        "rmif x20, #0, #nzCv"
      ]
    },
    "shl al, 2": {
      "ExpectedInstructionCount": 9,
      "Comment": "GROUP2 0xC0 /4",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "uxtb w21, w20",
        "lsl w22, w21, #2",
        "mov x23, x20",
        "bfxil x23, x22, #0, #8",
        "mov x4, x23",
        "cmn wzr, w22, lsl #24",
        "rmif x21, #5, #nzCv",
        "mov x26, x22"
      ]
    },
    "shr al, 2": {
      "ExpectedInstructionCount": 9,
      "Comment": "GROUP2 0xC0 /5",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "uxtb w21, w20",
        "lsr w22, w21, #2",
        "mov x23, x20",
        "bfxil x23, x22, #0, #8",
        "mov x4, x23",
        "cmn wzr, w22, lsl #24",
        "rmif x21, #0, #nzCv",
        "mov x26, x22"
      ]
    },
    "sar al, 2": {
      "ExpectedInstructionCount": 10,
      "Comment": "GROUP2 0xC0 /7",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "uxtb w21, w20",
        "sxtb x22, w21",
        "asr x21, x22, #2",
        "mov x23, x20",
        "bfxil x23, x21, #0, #8",
        "mov x4, x23",
        "cmn wzr, w21, lsl #24",
        "rmif x22, #0, #nzCv",
        "mov x26, x21"
      ]
    },
    "rol ax, 2": {
      "ExpectedInstructionCount": 8,
      "Comment": "GROUP2 0xC1 /0",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov w21, w20",
        "bfi w21, w20, #16, #16",
        "ror w22, w21, #30",
        "mov x21, x20",
        "bfxil x21, x22, #0, #16",
        "mov x4, x21",
        "rmif x22, #63, #nzCv"
      ]
    },
    "rol eax, 2": {
      "ExpectedInstructionCount": 4,
      "Comment": "GROUP2 0xC1 /0",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "ror w21, w20, #30",
        "mov x4, x21",
        "rmif x21, #63, #nzCv"
      ]
    },
    "rol rax, 2": {
      "ExpectedInstructionCount": 4,
      "Comment": "GROUP2 0xC1 /0",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "ror x21, x20, #62",
        "mov x4, x21",
        "rmif x21, #63, #nzCv"
      ]
    },
    "ror ax, 2": {
      "ExpectedInstructionCount": 8,
      "Comment": "GROUP2 0xC1 /1",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov w21, w20",
        "bfi w21, w20, #16, #16",
        "ror w22, w21, #2",
        "mov x21, x20",
        "bfxil x21, x22, #0, #16",
        "mov x4, x21",
        "rmif x22, #14, #nzCv"
      ]
    },
    "ror eax, 2": {
      "ExpectedInstructionCount": 4,
      "Comment": "GROUP2 0xC1 /1",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "ror w21, w20, #2",
        "mov x4, x21",
        "rmif x21, #30, #nzCv"
      ]
    },
    "ror rax, 2": {
      "ExpectedInstructionCount": 4,
      "Comment": "GROUP2 0xC1 /1",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "ror x21, x20, #2",
        "mov x4, x21",
        "rmif x21, #62, #nzCv"
      ]
    },
    "rcl ax, 2": {
      "ExpectedInstructionCount": 24,
      "Comment": "GROUP2 0xC1 /2",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "uxth w21, w20",
        "mov w22, #0x0",
        "cset w23, hs",
        "mov x24, x22",
        "bfi x24, x21, #47, #16",
        "mov x22, x24",
        "bfi x22, x23, #63, #1",
        "mov x24, x22",
        "bfi x24, x21, #30, #16",
        "mov x22, x24",
        "bfi x22, x23, #46, #1",
        "mov x24, x22",
        "bfi x24, x21, #13, #16",
        "mov x22, x24",
        "bfi x22, x23, #29, #1",
        "mov x23, x22",
        "bfxil x23, x21, #0, #16",
        "ror x21, x23, #62",
        "mov x22, x20",
        "bfxil x22, x21, #0, #16",
        "mov x4, x22",
        "ror x20, x23, #61",
        "rmif x20, #63, #nzCv"
      ]
    },
    "rcl eax, 2": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP2 0xC1 /2",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "lsl w21, w20, #2",
        "cset w22, hs",
        "orr w23, w21, w20, lsr #31",
        "rmif x20, #29, #nzCv",
        "orr w20, w23, w22, lsl #1",
        "mov x4, x20"
      ]
    },
    "rcl rax, 2": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP2 0xC1 /2",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "lsl x21, x20, #2",
        "cset w22, hs",
        "orr x23, x21, x20, lsr #63",
        "rmif x20, #61, #nzCv",
        "orr x20, x23, x22, lsl #1",
        "mov x4, x20"
      ]
    },
    "rcr ax, 2": {
      "ExpectedInstructionCount": 14,
      "Comment": "GROUP2 0xC1 /3",
      "ExpectedArm64ASM": [
        "cset w20, hs",
        "mov x21, x4",
        "uxth w22, w21",
        "mov x23, x22",
        "bfi x23, x20, #16, #1",
        "mov x20, x23",
        "bfi x20, x23, #17, #17",
        "mov x22, x20",
        "bfi x22, x20, #34, #17",
        "lsr w20, w22, #2",
        "mov x23, x21",
        "bfxil x23, x20, #0, #16",
        "mov x4, x23",
        "rmif x22, #0, #nzCv"
      ]
    },
    "rcr eax, 2": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP2 0xC1 /3",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "lsr w21, w20, #2",
        "cset w22, hs",
        "orr w23, w21, w20, lsl #31",
        "rmif x20, #0, #nzCv",
        "orr w20, w23, w22, lsl #30",
        "mov x4, x20"
      ]
    },
    "rcr rax, 2": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP2 0xC1 /3",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "lsr x21, x20, #2",
        "cset w22, hs",
        "orr x23, x21, x20, lsl #63",
        "rmif x20, #0, #nzCv",
        "orr x20, x23, x22, lsl #62",
        "mov x4, x20"
      ]
    },
    "shl ax, 2": {
      "ExpectedInstructionCount": 9,
      "Comment": "GROUP2 0xC1 /4",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "uxth w21, w20",
        "lsl w22, w21, #2",
        "mov x23, x20",
        "bfxil x23, x22, #0, #16",
        "mov x4, x23",
        "cmn wzr, w22, lsl #16",
        "rmif x21, #13, #nzCv",
        "mov x26, x22"
      ]
    },
    "shl eax, 2": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP2 0xC1 /4",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov w21, w20",
        "lsl w20, w21, #2",
        "mov x4, x20",
        "tst w20, w20",
        "rmif x21, #29, #nzCv",
        "mov x26, x20"
      ]
    },
    "shl rax, 2": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP2 0xC1 /4",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "lsl x21, x20, #2",
        "mov x4, x21",
        "tst x21, x21",
        "rmif x20, #61, #nzCv",
        "mov x26, x21"
      ]
    },
    "shr ax, 2": {
      "ExpectedInstructionCount": 9,
      "Comment": "GROUP2 0xC1 /5",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "uxth w21, w20",
        "lsr w22, w21, #2",
        "mov x23, x20",
        "bfxil x23, x22, #0, #16",
        "mov x4, x23",
        "cmn wzr, w22, lsl #16",
        "rmif x21, #0, #nzCv",
        "mov x26, x22"
      ]
    },
    "shr eax, 2": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP2 0xC1 /5",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov w21, w20",
        "lsr w20, w21, #2",
        "mov x4, x20",
        "tst w20, w20",
        "rmif x21, #0, #nzCv",
        "mov x26, x20"
      ]
    },
    "shr rax, 2": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP2 0xC1 /5",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "lsr x21, x20, #2",
        "mov x4, x21",
        "tst x21, x21",
        "rmif x20, #0, #nzCv",
        "mov x26, x21"
      ]
    },
    "sar ax, 2": {
      "ExpectedInstructionCount": 10,
      "Comment": "GROUP2 0xC1 /7",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "uxth w21, w20",
        "sxth x22, w21",
        "asr x21, x22, #2",
        "mov x23, x20",
        "bfxil x23, x21, #0, #16",
        "mov x4, x23",
        "cmn wzr, w21, lsl #16",
        "rmif x22, #0, #nzCv",
        "mov x26, x21"
      ]
    },
    "sar eax, 2": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP2 0xC1 /7",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov w21, w20",
        "asr w20, w21, #2",
        "mov x4, x20",
        "tst w20, w20",
        "rmif x21, #0, #nzCv",
        "mov x26, x20"
      ]
    },
    "sar rax, 2": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP2 0xC1 /7",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "asr x21, x20, #2",
        "mov x4, x21",
        "tst x21, x21",
        "rmif x20, #0, #nzCv",
        "mov x26, x21"
      ]
    },
    "rol al, 1": {
      "ExpectedInstructionCount": 12,
      "Comment": "GROUP2 0xd0 /0",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov w21, w20",
        "bfi w21, w20, #8, #8",
        "mov w22, w21",
        "bfi w22, w21, #16, #16",
        "ror w21, w22, #31",
        "mov x22, x20",
        "bfxil x22, x21, #0, #8",
        "mov x4, x22",
        "rmif x21, #63, #nzCv",
        "eor w20, w21, w21, lsr #7",
        "rmif x20, #0, #nzcV"
      ]
    },
    "ror al, 1": {
      "ExpectedInstructionCount": 10,
      "Comment": "GROUP2 0xd0 /1",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov w21, w20",
        "bfi w21, w20, #8, #8",
        "ror w22, w21, #1",
        "mov x21, x20",
        "bfxil x21, x22, #0, #8",
        "mov x4, x21",
        "rmif x22, #6, #nzCv",
        "eor w20, w22, w22, lsr #1",
        "rmif x20, #6, #nzcV"
      ]
    },
    "rcl al, 1": {
      "ExpectedInstructionCount": 10,
      "Comment": "GROUP2 0xd0 /2",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "uxtb w21, w20",
        "cset w22, hs",
        "orr w23, w22, w21, lsl #1",
        "mov x22, x20",
        "bfxil x22, x23, #0, #8",
        "mov x4, x22",
        "rmif x21, #6, #nzCv",
        "eor w20, w23, w21",
        "rmif x20, #7, #nzcV"
      ]
    },
    "rcr al, 1": {
      "ExpectedInstructionCount": 12,
      "Comment": "GROUP2 0xd0 /3",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "uxtb w21, w20",
        "cset w22, hs",
        "rmif x21, #63, #nzCv",
        "ubfx w23, w21, #1, #7",
        "mov w21, w23",
        "bfi w21, w22, #7, #1",
        "mov x22, x20",
        "bfxil x22, x21, #0, #8",
        "mov x4, x22",
        "eor w20, w21, w21, lsr #1",
        "rmif x20, #6, #nzcV"
      ]
    },
    "shl al, 1": {
      "ExpectedInstructionCount": 11,
      "Comment": "GROUP2 0xd0 /4",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "uxtb w21, w20",
        "lsl w22, w21, #1",
        "mov x23, x20",
        "bfxil x23, x22, #0, #8",
        "mov x4, x23",
        "cmn wzr, w22, lsl #24",
        "rmif x21, #6, #nzCv",
        "mov x26, x22",
        "eor w20, w22, w21",
        "rmif x20, #7, #nzcV"
      ]
    },
    "shr al, 1": {
      "ExpectedInstructionCount": 10,
      "Comment": "GROUP2 0xd0 /5",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "uxtb w21, w20",
        "lsr w22, w21, #1",
        "mov x23, x20",
        "bfxil x23, x22, #0, #8",
        "mov x4, x23",
        "cmn wzr, w22, lsl #24",
        "rmif x21, #63, #nzCv",
        "mov x26, x22",
        "rmif x21, #7, #nzcV"
      ]
    },
    "sar al, 1": {
      "ExpectedInstructionCount": 10,
      "Comment": "GROUP2 0xd0 /7",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "uxtb w21, w20",
        "sxtb x22, w21",
        "asr x21, x22, #1",
        "mov x23, x20",
        "bfxil x23, x21, #0, #8",
        "mov x4, x23",
        "cmn wzr, w21, lsl #24",
        "rmif x22, #63, #nzCv",
        "mov x26, x21"
      ]
    },
    "rol ax, 1": {
      "ExpectedInstructionCount": 10,
      "Comment": "GROUP2 0xd1 /0",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov w21, w20",
        "bfi w21, w20, #16, #16",
        "ror w22, w21, #31",
        "mov x21, x20",
        "bfxil x21, x22, #0, #16",
        "mov x4, x21",
        "rmif x22, #63, #nzCv",
        "eor w20, w22, w22, lsr #15",
        "rmif x20, #0, #nzcV"
      ]
    },
    "rol eax, 1": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP2 0xd1 /0",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "ror w21, w20, #31",
        "mov x4, x21",
        "rmif x21, #63, #nzCv",
        "eor w20, w21, w21, lsr #31",
        "rmif x20, #0, #nzcV"
      ]
    },
    "rol rax, 1": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP2 0xd1 /0",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "ror x21, x20, #63",
        "mov x4, x21",
        "rmif x21, #63, #nzCv",
        "eor x20, x21, x21, lsr #63",
        "rmif x20, #0, #nzcV"
      ]
    },
    "ror ax, 1": {
      "ExpectedInstructionCount": 10,
      "Comment": "GROUP2 0xd1 /1",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov w21, w20",
        "bfi w21, w20, #16, #16",
        "ror w22, w21, #1",
        "mov x21, x20",
        "bfxil x21, x22, #0, #16",
        "mov x4, x21",
        "rmif x22, #14, #nzCv",
        "eor w20, w22, w22, lsr #1",
        "rmif x20, #14, #nzcV"
      ]
    },
    "ror eax, 1": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP2 0xd1 /1",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "ror w21, w20, #1",
        "mov x4, x21",
        "rmif x21, #30, #nzCv",
        "eor w20, w21, w21, lsr #1",
        "rmif x20, #30, #nzcV"
      ]
    },
    "ror rax, 1": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP2 0xd1 /1",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "ror x21, x20, #1",
        "mov x4, x21",
        "rmif x21, #62, #nzCv",
        "eor x20, x21, x21, lsr #1",
        "rmif x20, #62, #nzcV"
      ]
    },
    "rcl ax, 1": {
      "ExpectedInstructionCount": 10,
      "Comment": "GROUP2 0xd1 /2",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "uxth w21, w20",
        "cset w22, hs",
        "orr w23, w22, w21, lsl #1",
        "mov x22, x20",
        "bfxil x22, x23, #0, #16",
        "mov x4, x22",
        "rmif x21, #14, #nzCv",
        "eor w20, w23, w21",
        "rmif x20, #15, #nzcV"
      ]
    },
    "rcl eax, 1": {
      "ExpectedInstructionCount": 8,
      "Comment": "GROUP2 0xd1 /2",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov w21, w20",
        "cset w20, hs",
        "orr w22, w20, w21, lsl #1",
        "mov x4, x22",
        "rmif x21, #30, #nzCv",
        "eor w20, w22, w21",
        "rmif x20, #31, #nzcV"
      ]
    },
    "rcl rax, 1": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP2 0xd1 /2",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "cset w21, hs",
        "orr x22, x21, x20, lsl #1",
        "mov x4, x22",
        "rmif x20, #62, #nzCv",
        "eor x21, x22, x20",
        "rmif x21, #63, #nzcV"
      ]
    },
    "rcr ax, 1": {
      "ExpectedInstructionCount": 10,
      "Comment": "GROUP2 0xd1 /3",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "cset w21, hs",
        "rmif x20, #63, #nzCv",
        "ubfx w22, w20, #1, #15",
        "orr w23, w22, w21, lsl #15",
        "mov x21, x20",
        "bfxil x21, x23, #0, #16",
        "mov x4, x21",
        "eor x20, x23, x23, lsr #1",
        "rmif x20, #14, #nzcV"
      ]
    },
    "rcr eax, 1": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP2 0xd1 /3",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "cset w21, hs",
        "rmif x20, #63, #nzCv",
        "extr w22, w21, w20, #1",
        "mov x4, x22",
        "eor x20, x22, x22, lsr #1",
        "rmif x20, #30, #nzcV"
      ]
    },
    "rcr rax, 1": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP2 0xd1 /3",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "cset w21, hs",
        "rmif x20, #63, #nzCv",
        "extr x22, x21, x20, #1",
        "mov x4, x22",
        "eor x20, x22, x22, lsr #1",
        "rmif x20, #62, #nzcV"
      ]
    },
    "shl ax, 1": {
      "ExpectedInstructionCount": 11,
      "Comment": "GROUP2 0xd1 /4",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "uxth w21, w20",
        "lsl w22, w21, #1",
        "mov x23, x20",
        "bfxil x23, x22, #0, #16",
        "mov x4, x23",
        "cmn wzr, w22, lsl #16",
        "rmif x21, #14, #nzCv",
        "mov x26, x22",
        "eor w20, w22, w21",
        "rmif x20, #15, #nzcV"
      ]
    },
    "shl eax, 1": {
      "ExpectedInstructionCount": 9,
      "Comment": "GROUP2 0xd1 /4",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov w21, w20",
        "lsl w20, w21, #1",
        "mov x4, x20",
        "tst w20, w20",
        "rmif x21, #30, #nzCv",
        "mov x26, x20",
        "eor w22, w20, w21",
        "rmif x22, #31, #nzcV"
      ]
    },
    "shl rax, 1": {
      "ExpectedInstructionCount": 8,
      "Comment": "GROUP2 0xd1 /4",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "lsl x21, x20, #1",
        "mov x4, x21",
        "tst x21, x21",
        "rmif x20, #62, #nzCv",
        "mov x26, x21",
        "eor x22, x21, x20",
        "rmif x22, #63, #nzcV"
      ]
    },
    "shr ax, 1": {
      "ExpectedInstructionCount": 10,
      "Comment": "GROUP2 0xd1 /5",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "uxth w21, w20",
        "lsr w22, w21, #1",
        "mov x23, x20",
        "bfxil x23, x22, #0, #16",
        "mov x4, x23",
        "cmn wzr, w22, lsl #16",
        "rmif x21, #63, #nzCv",
        "mov x26, x22",
        "rmif x21, #15, #nzcV"
      ]
    },
    "shr eax, 1": {
      "ExpectedInstructionCount": 8,
      "Comment": "GROUP2 0xd1 /5",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov w21, w20",
        "lsr w20, w21, #1",
        "mov x4, x20",
        "tst w20, w20",
        "rmif x21, #63, #nzCv",
        "mov x26, x20",
        "rmif x21, #31, #nzcV"
      ]
    },
    "shr rax, 1": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP2 0xd1 /5",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "lsr x21, x20, #1",
        "mov x4, x21",
        "tst x21, x21",
        "rmif x20, #63, #nzCv",
        "mov x26, x21",
        "rmif x20, #63, #nzcV"
      ]
    },
    "sar ax, 1": {
      "ExpectedInstructionCount": 10,
      "Comment": "GROUP2 0xd1 /7",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "uxth w21, w20",
        "sxth x22, w21",
        "asr x21, x22, #1",
        "mov x23, x20",
        "bfxil x23, x21, #0, #16",
        "mov x4, x23",
        "cmn wzr, w21, lsl #16",
        "rmif x22, #63, #nzCv",
        "mov x26, x21"
      ]
    },
    "sar eax, 1": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP2 0xd1 /7",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov w21, w20",
        "asr w20, w21, #1",
        "mov x4, x20",
        "tst w20, w20",
        "rmif x21, #63, #nzCv",
        "mov x26, x20"
      ]
    },
    "sar rax, 1": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP2 0xd1 /7",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "asr x21, x20, #1",
        "mov x4, x21",
        "tst x21, x21",
        "rmif x20, #63, #nzCv",
        "mov x26, x21"
      ]
    },
    "rol al, cl": {
      "ExpectedInstructionCount": 17,
      "Comment": "GROUP2 0xd2 /0",
      "ExpectedArm64ASM": [
        "mov x20, x5",
        "and x21, x20, #0x1f",
        "cbz x21, #+0x3c",
        "mov x20, x5",
        "mov x21, x4",
        "mov w22, w21",
        "bfi w22, w21, #8, #8",
        "mov w23, w22",
        "bfi w23, w22, #16, #16",
        "neg w22, w20",
        "ror w20, w23, w22",
        "mov x22, x21",
        "bfxil x22, x20, #0, #8",
        "mov x4, x22",
        "rmif x20, #63, #nzCv",
        "eor w21, w20, w20, lsr #7",
        "rmif x21, #0, #nzcV"
      ]
    },
    "ror al, cl": {
      "ExpectedInstructionCount": 16,
      "Comment": "GROUP2 0xd2 /1",
      "ExpectedArm64ASM": [
        "mov x20, x5",
        "and x21, x20, #0x1f",
        "cbz x21, #+0x38",
        "mov x20, x5",
        "mov x21, x4",
        "mov w22, w21",
        "bfi w22, w21, #8, #8",
        "mov w23, w22",
        "bfi w23, w22, #16, #16",
        "ror w22, w23, w20",
        "mov x20, x21",
        "bfxil x20, x22, #0, #8",
        "mov x4, x20",
        "rmif x22, #6, #nzCv",
        "eor w20, w22, w22, lsr #1",
        "rmif x20, #6, #nzcV"
      ]
    },
    "rcl al, cl": {
      "ExpectedInstructionCount": 42,
      "Comment": "GROUP2 0xd2 /2",
      "ExpectedArm64ASM": [
        "mov x20, x5",
        "and w21, w20, #0x1f",
        "cbz x21, #+0xa0",
        "mov x20, x5",
        "and w21, w20, #0x1f",
        "mov x20, x4",
        "uxtb w22, w20",
        "mov w23, #0x0",
        "cset w24, hs",
        "mov x25, x23",
        "bfi x25, x22, #55, #8",
        "mov x23, x25",
        "bfi x23, x24, #63, #1",
        "mov x25, x23",
        "bfi x25, x22, #46, #8",
        "mov x23, x25",
        "bfi x23, x24, #54, #1",
        "mov x25, x23",
        "bfi x25, x22, #37, #8",
        "mov x23, x25",
        "bfi x23, x24, #45, #1",
        "mov x25, x23",
        "bfi x25, x22, #28, #8",
        "mov x23, x25",
        "bfi x23, x24, #36, #1",
        "mov x25, x23",
        "bfi x25, x22, #19, #8",
        "mov x23, x25",
        "bfi x23, x24, #27, #1",
        "mov x24, x23",
        "bfxil x24, x22, #0, #8",
        "neg w22, w21",
        "ror x23, x24, x22",
        "mov x22, x20",
        "bfxil x22, x23, #0, #8",
        "mov x4, x22",
        "mov w20, #0x3f",
        "sub x22, x20, x21",
        "ror x20, x24, x22",
        "rmif x20, #63, #nzCv",
        "eor x21, x20, x23, lsr #7",
        "rmif x21, #0, #nzcV"
      ]
    },
    "rcr al, cl": {
      "ExpectedInstructionCount": 24,
      "Comment": "GROUP2 0xd2 /3",
      "ExpectedArm64ASM": [
        "mov x20, x5",
        "and w21, w20, #0x1f",
        "cbz x21, #+0x58",
        "mov x20, x5",
        "cset w21, hs",
        "mov x22, x4",
        "uxtb w23, w22",
        "mov x24, x23",
        "bfi x24, x21, #8, #1",
        "mov x21, x24",
        "bfi x21, x24, #9, #9",
        "mov x23, x21",
        "bfi x23, x21, #18, #18",
        "mov x21, x23",
        "bfi x21, x23, #36, #9",
        "lsr w23, w21, w20",
        "mov x24, x22",
        "bfxil x24, x23, #0, #8",
        "mov x4, x24",
        "sub w22, w20, #0x1 (1)",
        "lsr w20, w21, w22",
        "rmif x20, #63, #nzCv",
        "eor w20, w23, w23, lsr #1",
        "rmif x20, #6, #nzcV"
      ]
    },
    "shl al, cl": {
      "ExpectedInstructionCount": 20,
      "Comment": "GROUP2 0xd2 /4",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "uxtb w21, w20",
        "mov x22, x5",
        "uxtb w23, w22",
        "lsl w22, w21, w23",
        "mov x24, x20",
        "bfxil x24, x22, #0, #8",
        "mov x4, x24",
        "mov x20, x26",
        "mov x24, x20",
        "cbz w23, #+0x24",
        "cmn wzr, w22, lsl #24",
        "mov x24, x22",
        "mov w0, #0x8",
        "sub w0, w0, w23",
        "lsr w0, w21, w0",
        "eor w2, w21, w22",
        "rmif x0, #63, #nzCv",
        "rmif x2, #7, #nzcV",
        "mov x26, x24"
      ]
    },
    "shr al, cl": {
      "ExpectedInstructionCount": 19,
      "Comment": "GROUP2 0xd2 /5",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "uxtb w21, w20",
        "mov x22, x5",
        "uxtb w23, w22",
        "lsr w22, w21, w23",
        "mov x24, x20",
        "bfxil x24, x22, #0, #8",
        "mov x4, x24",
        "mov x20, x26",
        "mov x24, x20",
        "cbz w23, #+0x20",
        "cmn wzr, w22, lsl #24",
        "mov x24, x22",
        "sub x0, x23, #0x1 (1)",
        "lsr w0, w21, w0",
        "eor w2, w21, w22",
        "rmif x0, #63, #nzCv",
        "rmif x2, #7, #nzcV",
        "mov x26, x24"
      ]
    },
    "sar al, cl": {
      "ExpectedInstructionCount": 18,
      "Comment": "GROUP2 0xd2 /7",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "uxtb w21, w20",
        "mov x22, x5",
        "uxtb w23, w22",
        "sxtb x22, w21",
        "asr w21, w22, w23",
        "mov x24, x20",
        "bfxil x24, x21, #0, #8",
        "mov x4, x24",
        "mov x20, x26",
        "mov x24, x20",
        "cbz w23, #+0x18",
        "cmn wzr, w21, lsl #24",
        "mov x24, x21",
        "sub x0, x23, #0x1 (1)",
        "lsr w0, w22, w0",
        "rmif x0, #63, #nzCv",
        "mov x26, x24"
      ]
    },
    "rol ax, cl": {
      "ExpectedInstructionCount": 15,
      "Comment": "GROUP2 0xd3 /0",
      "ExpectedArm64ASM": [
        "mov x20, x5",
        "and x21, x20, #0x1f",
        "cbz x21, #+0x34",
        "mov x20, x5",
        "mov x21, x4",
        "mov w22, w21",
        "bfi w22, w21, #16, #16",
        "neg w23, w20",
        "ror w20, w22, w23",
        "mov x22, x21",
        "bfxil x22, x20, #0, #16",
        "mov x4, x22",
        "rmif x20, #63, #nzCv",
        "eor w21, w20, w20, lsr #15",
        "rmif x21, #0, #nzcV"
      ]
    },
    "rol eax, cl": {
      "ExpectedInstructionCount": 11,
      "Comment": "GROUP2 0xd3 /0",
      "ExpectedArm64ASM": [
        "mov x20, x5",
        "and x21, x20, #0x1f",
        "cbz x21, #+0x24",
        "mov x20, x5",
        "mov x21, x4",
        "neg w22, w20",
        "ror w20, w21, w22",
        "mov x4, x20",
        "rmif x20, #63, #nzCv",
        "eor w21, w20, w20, lsr #31",
        "rmif x21, #0, #nzcV"
      ]
    },
    "rol rax, cl": {
      "ExpectedInstructionCount": 11,
      "Comment": "GROUP2 0xd3 /0",
      "ExpectedArm64ASM": [
        "mov x20, x5",
        "and x21, x20, #0x3f",
        "cbz x21, #+0x24",
        "mov x20, x5",
        "mov x21, x4",
        "neg x22, x20",
        "ror x20, x21, x22",
        "mov x4, x20",
        "rmif x20, #63, #nzCv",
        "eor x21, x20, x20, lsr #63",
        "rmif x21, #0, #nzcV"
      ]
    },
    "ror ax, cl": {
      "ExpectedInstructionCount": 14,
      "Comment": "GROUP2 0xd3 /1",
      "ExpectedArm64ASM": [
        "mov x20, x5",
        "and x21, x20, #0x1f",
        "cbz x21, #+0x30",
        "mov x20, x5",
        "mov x21, x4",
        "mov w22, w21",
        "bfi w22, w21, #16, #16",
        "ror w23, w22, w20",
        "mov x20, x21",
        "bfxil x20, x23, #0, #16",
        "mov x4, x20",
        "rmif x23, #14, #nzCv",
        "eor w20, w23, w23, lsr #1",
        "rmif x20, #14, #nzcV"
      ]
    },
    "ror eax, cl": {
      "ExpectedInstructionCount": 10,
      "Comment": "GROUP2 0xd3 /1",
      "ExpectedArm64ASM": [
        "mov x20, x5",
        "and x21, x20, #0x1f",
        "cbz x21, #+0x20",
        "mov x20, x5",
        "mov x21, x4",
        "ror w22, w21, w20",
        "mov x4, x22",
        "rmif x22, #30, #nzCv",
        "eor w20, w22, w22, lsr #1",
        "rmif x20, #30, #nzcV"
      ]
    },
    "ror rax, cl": {
      "ExpectedInstructionCount": 10,
      "Comment": "GROUP2 0xd3 /1",
      "ExpectedArm64ASM": [
        "mov x20, x5",
        "and x21, x20, #0x3f",
        "cbz x21, #+0x20",
        "mov x20, x5",
        "mov x21, x4",
        "ror x22, x21, x20",
        "mov x4, x22",
        "rmif x22, #62, #nzCv",
        "eor x20, x22, x22, lsr #1",
        "rmif x20, #62, #nzcV"
      ]
    },
    "rcl ax, cl": {
      "ExpectedInstructionCount": 34,
      "Comment": "GROUP2 0xd3 /2",
      "ExpectedArm64ASM": [
        "mov x20, x5",
        "and w21, w20, #0x1f",
        "cbz x21, #+0x80",
        "mov x20, x5",
        "and w21, w20, #0x1f",
        "mov x20, x4",
        "uxth w22, w20",
        "mov w23, #0x0",
        "cset w24, hs",
        "mov x25, x23",
        "bfi x25, x22, #47, #16",
        "mov x23, x25",
        "bfi x23, x24, #63, #1",
        "mov x25, x23",
        "bfi x25, x22, #30, #16",
        "mov x23, x25",
        "bfi x23, x24, #46, #1",
        "mov x25, x23",
        "bfi x25, x22, #13, #16",
        "mov x23, x25",
        "bfi x23, x24, #29, #1",
        "mov x24, x23",
        "bfxil x24, x22, #0, #16",
        "neg w22, w21",
        "ror x23, x24, x22",
        "mov x22, x20",
        "bfxil x22, x23, #0, #16",
        "mov x4, x22",
        "mov w20, #0x3f",
        "sub x22, x20, x21",
        "ror x20, x24, x22",
        "rmif x20, #63, #nzCv",
        "eor x21, x20, x23, lsr #15",
        "rmif x21, #0, #nzcV"
      ]
    },
    "rcl eax, cl": {
      "ExpectedInstructionCount": 18,
      "Comment": "GROUP2 0xd3 /2",
      "ExpectedArm64ASM": [
        "mov x20, x5",
        "and w21, w20, #0x1f",
        "cbz x21, #+0x40",
        "mov x20, x5",
        "mov x21, x4",
        "lsl w22, w21, w20",
        "cset w23, hs",
        "neg w24, w20",
        "lsr w25, w21, w24",
        "orr w30, w22, w25, lsr #1",
        "lsr w22, w21, w24",
        "rmif x22, #63, #nzCv",
        "sub w21, w20, #0x1 (1)",
        "lsl w20, w23, w21",
        "orr w21, w30, w20",
        "eor w20, w21, w22, lsl #31",
        "rmif x20, #31, #nzcV",
        "mov x4, x21"
      ]
    },
    "rcl rax, cl": {
      "ExpectedInstructionCount": 18,
      "Comment": "GROUP2 0xd3 /2",
      "ExpectedArm64ASM": [
        "mov x20, x5",
        "and x21, x20, #0x3f",
        "cbz x21, #+0x40",
        "mov x20, x5",
        "mov x21, x4",
        "lsl x22, x21, x20",
        "cset w23, hs",
        "neg x24, x20",
        "lsr x25, x21, x24",
        "orr x30, x22, x25, lsr #1",
        "lsr x22, x21, x24",
        "rmif x22, #63, #nzCv",
        "sub x21, x20, #0x1 (1)",
        "lsl x20, x23, x21",
        "orr x21, x30, x20",
        "eor x20, x21, x22, lsl #63",
        "rmif x20, #63, #nzcV",
        "mov x4, x21"
      ]
    },
    "rcr ax, cl": {
      "ExpectedInstructionCount": 22,
      "Comment": "GROUP2 0xd3 /3",
      "ExpectedArm64ASM": [
        "mov x20, x5",
        "and w21, w20, #0x1f",
        "cbz x21, #+0x50",
        "mov x20, x5",
        "cset w21, hs",
        "mov x22, x4",
        "uxth w23, w22",
        "mov x24, x23",
        "bfi x24, x21, #16, #1",
        "mov x21, x24",
        "bfi x21, x24, #17, #17",
        "mov x23, x21",
        "bfi x23, x21, #34, #17",
        "lsr w21, w23, w20",
        "mov x24, x22",
        "bfxil x24, x21, #0, #16",
        "mov x4, x24",
        "sub w22, w20, #0x1 (1)",
        "lsr w20, w23, w22",
        "rmif x20, #63, #nzCv",
        "eor w20, w21, w21, lsr #1",
        "rmif x20, #14, #nzcV"
      ]
    },
    "rcr eax, cl": {
      "ExpectedInstructionCount": 18,
      "Comment": "GROUP2 0xd3 /3",
      "ExpectedArm64ASM": [
        "mov x20, x5",
        "and w21, w20, #0x1f",
        "cbz x21, #+0x40",
        "mov x20, x5",
        "mov x21, x4",
        "lsr w22, w21, w20",
        "cset w23, hs",
        "neg w24, w20",
        "lsl w25, w21, w24",
        "orr w30, w22, w25, lsl #1",
        "sub w22, w20, #0x1 (1)",
        "lsr w20, w21, w22",
        "rmif x20, #63, #nzCv",
        "lsl w20, w23, w24",
        "orr w21, w30, w20",
        "eor w20, w21, w21, lsr #1",
        "rmif x20, #30, #nzcV",
        "mov x4, x21"
      ]
    },
    "rcr rax, cl": {
      "ExpectedInstructionCount": 18,
      "Comment": "GROUP2 0xd3 /3",
      "ExpectedArm64ASM": [
        "mov x20, x5",
        "and x21, x20, #0x3f",
        "cbz x21, #+0x40",
        "mov x20, x5",
        "mov x21, x4",
        "lsr x22, x21, x20",
        "cset w23, hs",
        "neg x24, x20",
        "lsl x25, x21, x24",
        "orr x30, x22, x25, lsl #1",
        "sub x22, x20, #0x1 (1)",
        "lsr x20, x21, x22",
        "rmif x20, #63, #nzCv",
        "lsl x20, x23, x24",
        "orr x21, x30, x20",
        "eor x20, x21, x21, lsr #1",
        "rmif x20, #62, #nzcV",
        "mov x4, x21"
      ]
    },
    "shl ax, cl": {
      "ExpectedInstructionCount": 20,
      "Comment": "GROUP2 0xd3 /4",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "uxth w21, w20",
        "mov x22, x5",
        "uxth w23, w22",
        "lsl w22, w21, w23",
        "mov x24, x20",
        "bfxil x24, x22, #0, #16",
        "mov x4, x24",
        "mov x20, x26",
        "mov x24, x20",
        "cbz w23, #+0x24",
        "cmn wzr, w22, lsl #16",
        "mov x24, x22",
        "mov w0, #0x10",
        "sub w0, w0, w23",
        "lsr w0, w21, w0",
        "eor w2, w21, w22",
        "rmif x0, #63, #nzCv",
        "rmif x2, #15, #nzcV",
        "mov x26, x24"
      ]
    },
    "shl eax, cl": {
      "ExpectedInstructionCount": 16,
      "Comment": "GROUP2 0xd3 /4",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov w21, w20",
        "mov x20, x5",
        "mov w22, w20",
        "lsl w20, w21, w22",
        "mov x4, x20",
        "mov x23, x26",
        "mov x24, x23",
        "cbz w22, #+0x1c",
        "ands w24, w20, w20",
        "neg w0, w22",
        "lsr w0, w21, w0",
        "eor w2, w21, w20",
        "rmif x0, #63, #nzCv",
        "rmif x2, #31, #nzcV",
        "mov x26, x24"
      ]
    },
    "shl rax, cl": {
      "ExpectedInstructionCount": 14,
      "Comment": "GROUP2 0xd3 /4",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov x21, x5",
        "lsl x22, x20, x21",
        "mov x4, x22",
        "mov x23, x26",
        "mov x24, x23",
        "cbz x21, #+0x1c",
        "ands x24, x22, x22",
        "neg x0, x21",
        "lsr x0, x20, x0",
        "eor x2, x20, x22",
        "rmif x0, #63, #nzCv",
        "rmif x2, #63, #nzcV",
        "mov x26, x24"
      ]
    },
    "shr ax, cl": {
      "ExpectedInstructionCount": 19,
      "Comment": "GROUP2 0xd3 /5",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "uxth w21, w20",
        "mov x22, x5",
        "uxth w23, w22",
        "lsr w22, w21, w23",
        "mov x24, x20",
        "bfxil x24, x22, #0, #16",
        "mov x4, x24",
        "mov x20, x26",
        "mov x24, x20",
        "cbz w23, #+0x20",
        "cmn wzr, w22, lsl #16",
        "mov x24, x22",
        "sub x0, x23, #0x1 (1)",
        "lsr w0, w21, w0",
        "eor w2, w21, w22",
        "rmif x0, #63, #nzCv",
        "rmif x2, #15, #nzcV",
        "mov x26, x24"
      ]
    },
    "shr eax, cl": {
      "ExpectedInstructionCount": 16,
      "Comment": "GROUP2 0xd3 /5",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov w21, w20",
        "mov x20, x5",
        "mov w22, w20",
        "lsr w20, w21, w22",
        "mov x4, x20",
        "mov x23, x26",
        "mov x24, x23",
        "cbz w22, #+0x1c",
        "ands w24, w20, w20",
        "sub x0, x22, #0x1 (1)",
        "lsr w0, w21, w0",
        "eor w2, w21, w20",
        "rmif x0, #63, #nzCv",
        "rmif x2, #31, #nzcV",
        "mov x26, x24"
      ]
    },
    "shr rax, cl": {
      "ExpectedInstructionCount": 14,
      "Comment": "GROUP2 0xd3 /5",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov x21, x5",
        "lsr x22, x20, x21",
        "mov x4, x22",
        "mov x23, x26",
        "mov x24, x23",
        "cbz x21, #+0x1c",
        "ands x24, x22, x22",
        "sub x0, x21, #0x1 (1)",
        "lsr x0, x20, x0",
        "eor x2, x20, x22",
        "rmif x0, #63, #nzCv",
        "rmif x2, #63, #nzcV",
        "mov x26, x24"
      ]
    },
    "sar ax, cl": {
      "ExpectedInstructionCount": 18,
      "Comment": "GROUP2 0xd3 /7",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "uxth w21, w20",
        "mov x22, x5",
        "uxth w23, w22",
        "sxth x22, w21",
        "asr w21, w22, w23",
        "mov x24, x20",
        "bfxil x24, x21, #0, #16",
        "mov x4, x24",
        "mov x20, x26",
        "mov x24, x20",
        "cbz w23, #+0x18",
        "cmn wzr, w21, lsl #16",
        "mov x24, x21",
        "sub x0, x23, #0x1 (1)",
        "lsr w0, w22, w0",
        "rmif x0, #63, #nzCv",
        "mov x26, x24"
      ]
    },
    "sar eax, cl": {
      "ExpectedInstructionCount": 14,
      "Comment": "GROUP2 0xd3 /7",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov w21, w20",
        "mov x20, x5",
        "mov w22, w20",
        "asr w20, w21, w22",
        "mov x4, x20",
        "mov x23, x26",
        "mov x24, x23",
        "cbz w22, #+0x14",
        "ands w24, w20, w20",
        "sub x0, x22, #0x1 (1)",
        "lsr w0, w21, w0",
        "rmif x0, #63, #nzCv",
        "mov x26, x24"
      ]
    },
    "sar rax, cl": {
      "ExpectedInstructionCount": 12,
      "Comment": "GROUP2 0xd3 /7",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov x21, x5",
        "asr x22, x20, x21",
        "mov x4, x22",
        "mov x23, x26",
        "mov x24, x23",
        "cbz x21, #+0x14",
        "ands x24, x22, x22",
        "sub x0, x21, #0x1 (1)",
        "lsr x0, x20, x0",
        "rmif x0, #63, #nzCv",
        "mov x26, x24"
      ]
    },
    "test bl, 1": {
      "ExpectedInstructionCount": 4,
      "Comment": "GROUP2 0xf6 /0",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "and w21, w20, #0x1",
        "cmn wzr, w21, lsl #24",
        "mov x26, x21"
      ]
    },
    "not bl": {
      "ExpectedInstructionCount": 3,
      "Comment": "GROUP2 0xf6 /2",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "eor x21, x20, #0xff",
        "mov x7, x21"
      ]
    },
    "neg bl": {
      "ExpectedInstructionCount": 9,
      "Comment": "GROUP2 0xf6 /3",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "mov x27, x20",
        "cmp wzr, w20, lsl #24",
        "neg w21, w20",
        "mov x26, x21",
        "cfinv",
        "mov x22, x20",
        "bfxil x22, x21, #0, #8",
        "mov x7, x22"
      ]
    },
    "mul bl": {
      "ExpectedInstructionCount": 11,
      "Comment": "GROUP2 0xf6 /4",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "mov x21, x4",
        "uxtb x22, w20",
        "uxtb x20, w21",
        "mul x23, x22, x20",
        "mov x20, x21",
        "bfxil x20, x23, #0, #16",
        "mov x4, x20",
        "ubfx x20, x23, #8, #8",
        "cmp x20, #0x0 (0)",
        "ccmn xzr, #0, #nzCV, eq"
      ]
    },
    "imul bl": {
      "ExpectedInstructionCount": 12,
      "Comment": "GROUP2 0xf6 /5",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "mov x21, x4",
        "sxtb x22, w20",
        "sxtb x20, w21",
        "mul x23, x22, x20",
        "mov x20, x21",
        "bfxil x20, x23, #0, #16",
        "mov x4, x20",
        "sbfx x20, x23, #8, #8",
        "sbfx x21, x23, #7, #1",
        "cmp x20, x21",
        "ccmn xzr, #0, #nzCV, eq"
      ]
    },
    "div bl": {
      "ExpectedInstructionCount": 16,
      "Comment": "GROUP2 0xf6 /6",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "uxtb w21, w20",
        "mov x20, x4",
        "uxth w22, w20",
        "uxth w0, w22",
        "uxth w1, w21",
        "udiv w23, w0, w1",
        "uxth w0, w22",
        "uxth w1, w21",
        "udiv w2, w0, w1",
        "msub w24, w2, w1, w0",
        "mov x21, x23",
        "bfi x21, x24, #8, #8",
        "mov x22, x20",
        "bfxil x22, x21, #0, #16",
        "mov x4, x22"
      ]
    },
    "idiv bl": {
      "ExpectedInstructionCount": 14,
      "Comment": "GROUP2 0xf6 /7",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "uxtb w21, w20",
        "mov x20, x4",
        "uxth w22, w20",
        "sxth x23, w22",
        "sxtb x22, w21",
        "sdiv x21, x23, x22",
        "sdiv x0, x23, x22",
        "msub x24, x0, x22, x23",
        "mov x22, x21",
        "bfi x22, x24, #8, #8",
        "mov x21, x20",
        "bfxil x21, x22, #0, #16",
        "mov x4, x21"
      ]
    },
    "test bx, 1": {
      "ExpectedInstructionCount": 4,
      "Comment": "GROUP2 0xf7 /0",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "and w21, w20, #0x1",
        "cmn wzr, w21, lsl #16",
        "mov x26, x21"
      ]
    },
    "test ebx, 1": {
      "ExpectedInstructionCount": 3,
      "Comment": "GROUP2 0xf7 /0",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "ands w21, w20, #0x1",
        "mov x26, x21"
      ]
    },
    "test rbx, 1": {
      "ExpectedInstructionCount": 3,
      "Comment": "GROUP2 0xf7 /0",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "ands x21, x20, #0x1",
        "mov x26, x21"
      ]
    },
    "test bx, -1": {
      "ExpectedInstructionCount": 4,
      "Comment": "GROUP2 0xf7 /0",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "mov x21, x20",
        "cmn wzr, w21, lsl #16",
        "mov x26, x21"
      ]
    },
    "test ebx, -1": {
      "ExpectedInstructionCount": 3,
      "Comment": "GROUP2 0xf7 /0",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "ands w21, w20, w20",
        "mov x26, x21"
      ]
    },
    "test rbx, -1": {
      "ExpectedInstructionCount": 3,
      "Comment": "GROUP2 0xf7 /0",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "ands x21, x20, x20",
        "mov x26, x21"
      ]
    },
    "neg bx": {
      "ExpectedInstructionCount": 9,
      "Comment": "GROUP2 0xf7 /2",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "mov x27, x20",
        "cmp wzr, w20, lsl #16",
        "neg w21, w20",
        "mov x26, x21",
        "cfinv",
        "mov x22, x20",
        "bfxil x22, x21, #0, #16",
        "mov x7, x22"
      ]
    },
    "neg ebx": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP2 0xf7 /2",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "mov x27, x20",
        "negs w21, w20",
        "mov x26, x21",
        "cfinv",
        "mov x7, x21"
      ]
    },
    "neg rbx": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP2 0xf7 /2",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "mov x27, x20",
        "negs x21, x20",
        "mov x26, x21",
        "cfinv",
        "mov x7, x21"
      ]
    },
    "mul bx": {
      "ExpectedInstructionCount": 15,
      "Comment": "GROUP2 0xf7 /3",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "mov x21, x4",
        "uxth x22, w20",
        "uxth x20, w21",
        "mul x23, x22, x20",
        "mov x20, x21",
        "bfxil x20, x23, #0, #16",
        "mov x4, x20",
        "ubfx x20, x23, #16, #16",
        "mov x21, x6",
        "mov x22, x21",
        "bfxil x22, x20, #0, #16",
        "mov x6, x22",
        "cmp x20, #0x0 (0)",
        "ccmn xzr, #0, #nzCV, eq"
      ]
    },
    "mul ebx": {
      "ExpectedInstructionCount": 11,
      "Comment": "GROUP2 0xf7 /3",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "mov x21, x4",
        "mov w22, w20",
        "mov w20, w21",
        "mul x21, x22, x20",
        "mov w20, w21",
        "lsr x22, x21, #32",
        "mov x4, x20",
        "mov x6, x22",
        "cmp x22, #0x0 (0)",
        "ccmn xzr, #0, #nzCV, eq"
      ]
    },
    "mul rbx": {
      "ExpectedInstructionCount": 8,
      "Comment": "GROUP2 0xf7 /3",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "mov x21, x4",
        "mul x22, x20, x21",
        "umulh x23, x20, x21",
        "mov x4, x22",
        "mov x6, x23",
        "cmp x23, #0x0 (0)",
        "ccmn xzr, #0, #nzCV, eq"
      ]
    },
    "imul bx": {
      "ExpectedInstructionCount": 16,
      "Comment": "GROUP2 0xf7 /5",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "mov x21, x4",
        "sxth x22, w20",
        "sxth x20, w21",
        "mul x23, x22, x20",
        "mov x20, x21",
        "bfxil x20, x23, #0, #16",
        "mov x4, x20",
        "sbfx x20, x23, #16, #16",
        "mov x21, x6",
        "mov x22, x21",
        "bfxil x22, x20, #0, #16",
        "mov x6, x22",
        "sbfx x21, x23, #15, #1",
        "cmp x20, x21",
        "ccmn xzr, #0, #nzCV, eq"
      ]
    },
    "imul ebx": {
      "ExpectedInstructionCount": 14,
      "Comment": "GROUP2 0xf7 /5",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "mov x21, x4",
        "sxtw x22, w20",
        "sxtw x20, w21",
        "mul x21, x22, x20",
        "mov w20, w21",
        "lsr x22, x21, #32",
        "asr x23, x21, #32",
        "sxtw x24, w21",
        "mov x4, x20",
        "mov x6, x22",
        "sbfx x20, x24, #31, #1",
        "cmp x23, x20",
        "ccmn xzr, #0, #nzCV, eq"
      ]
    },
    "imul rbx": {
      "ExpectedInstructionCount": 9,
      "Comment": "GROUP2 0xf7 /5",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "mov x21, x4",
        "smulh x22, x20, x21",
        "mul x23, x20, x21",
        "mov x4, x23",
        "mov x6, x22",
        "asr x20, x23, #63",
        "cmp x22, x20",
        "ccmn xzr, #0, #nzCV, eq"
      ]
    },
    "div bx": {
      "ExpectedInstructionCount": 19,
      "Comment": "GROUP2 0xf7 /6",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "uxth w21, w20",
        "mov x20, x4",
        "uxth w22, w20",
        "mov x23, x6",
        "uxth w24, w23",
        "uxth w0, w22",
        "bfi w0, w24, #16, #16",
        "udiv w25, w0, w21",
        "uxth w0, w22",
        "bfi w0, w24, #16, #16",
        "udiv w1, w0, w21",
        "msub w30, w1, w21, w0",
        "mov x21, x20",
        "bfxil x21, x25, #0, #16",
        "mov x4, x21",
        "mov x20, x23",
        "bfxil x20, x30, #0, #16",
        "mov x6, x20"
      ]
    },
    "inc al": {
      "ExpectedInstructionCount": 11,
      "Comment": "GROUP3 0xfe /0",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "uxtb w21, w20",
        "add w22, w21, #0x1 (1)",
        "mov x26, x22",
        "mov x27, x21",
        "setf8 w22",
        "bic w23, w22, w21",
        "rmif x23, #7, #nzcV",
        "mov x21, x20",
        "bfxil x21, x22, #0, #8",
        "mov x4, x21"
      ]
    },
    "dec al": {
      "ExpectedInstructionCount": 11,
      "Comment": "GROUP3 0xfe /1",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "uxtb w21, w20",
        "sub w22, w21, #0x1 (1)",
        "mov x26, x22",
        "mov x27, x21",
        "setf8 w22",
        "bic w23, w21, w22",
        "rmif x23, #7, #nzcV",
        "mov x21, x20",
        "bfxil x21, x22, #0, #8",
        "mov x4, x21"
      ]
    },
    "inc ax": {
      "ExpectedInstructionCount": 11,
      "Comment": "GROUP4 0xfe /0",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "uxth w21, w20",
        "add w22, w21, #0x1 (1)",
        "mov x26, x22",
        "mov x27, x21",
        "setf16 w22",
        "bic w23, w22, w21",
        "rmif x23, #15, #nzcV",
        "mov x21, x20",
        "bfxil x21, x22, #0, #16",
        "mov x4, x21"
      ]
    },
    "inc eax": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP4 0xfe /0",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "cset w21, hs",
        "mov x27, x20",
        "adds w22, w20, #0x1 (1)",
        "mov x26, x22",
        "rmif x21, #63, #nzCv",
        "mov x4, x22"
      ]
    },
    "inc rax": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP4 0xfe /0",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "cset w21, hs",
        "mov x27, x20",
        "adds x22, x20, #0x1 (1)",
        "mov x26, x22",
        "rmif x21, #63, #nzCv",
        "mov x4, x22"
      ]
    },
    "dec ax": {
      "ExpectedInstructionCount": 11,
      "Comment": "GROUP4 0xfe /1",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "uxth w21, w20",
        "sub w22, w21, #0x1 (1)",
        "mov x26, x22",
        "mov x27, x21",
        "setf16 w22",
        "bic w23, w21, w22",
        "rmif x23, #15, #nzcV",
        "mov x21, x20",
        "bfxil x21, x22, #0, #16",
        "mov x4, x21"
      ]
    },
    "dec eax": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP4 0xfe /1",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "cset w21, hs",
        "mov x27, x20",
        "subs w22, w20, #0x1 (1)",
        "mov x26, x22",
        "rmif x21, #63, #nzCv",
        "mov x4, x22"
      ]
    },
    "dec rax": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP4 0xfe /1",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "cset w21, hs",
        "mov x27, x20",
        "subs x22, x20, #0x1 (1)",
        "mov x26, x22",
        "rmif x21, #63, #nzCv",
        "mov x4, x22"
      ]
    }
  }
}
