// Seed: 1539314045
module module_0 (
    input tri1 id_0,
    output wand id_1,
    output tri id_2,
    input wire id_3,
    input uwire id_4,
    output supply0 id_5,
    input tri0 id_6,
    output wand id_7
);
  always @(posedge id_3 or posedge -1'b0 < id_3);
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd78,
    parameter id_7 = 32'd88
) (
    output tri1  id_0,
    input  wor   id_1,
    input  tri0  _id_2,
    output uwire id_3,
    output logic id_4
);
  parameter id_6 = 1;
  always @(posedge -1) begin : LABEL_0
    id_4 <= 1;
  end
  module_0 modCall_1 (
      id_1,
      id_3,
      id_3,
      id_1,
      id_1,
      id_3,
      id_1,
      id_0
  );
  wire [-1 : 1] _id_7;
  wire [!  id_2  <  id_7 : -1  !==  -1] id_8;
  wire id_9;
endmodule
