{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "ae888a89-319d-4046-bc28-d25883ceb37e",
   "metadata": {},
   "source": [
    "# XOR and NXOR Gate\n",
    "\n",
    "## Import and Formatting\n",
    "\n",
    "The goal of this section is to import all the necessary files and libraries required for the subsequent data analysis.  \n",
    "It also includes setting up the formatting parameters for the plots and visualizations.\n",
    "\n",
    "### Import"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "5b71d503-babe-46a5-a9a5-21f8bb20092d",
   "metadata": {},
   "outputs": [],
   "source": [
    "# ----  Standard import\n",
    "import matplotlib.pyplot as plt\n",
    "import numpy as np\n",
    "import itertools\n",
    "\n",
    "# ----- Spice impor t\n",
    "from PySpice.Spice.Netlist import Circuit, SubCircuit\n",
    "from PySpice.Unit import *"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "993327b3-7e02-4d16-bfa7-823ac47a7ad1",
   "metadata": {},
   "source": [
    "### Formatting\n",
    "\n",
    "Adjusting Plotly chart settings for clarity and consistency."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "d26f77d1-0bfe-4a90-95d5-c990bcc32011",
   "metadata": {},
   "outputs": [],
   "source": [
    "# ----  Formatting charts\n",
    "%matplotlib inline\n",
    "from IPython.core.pylabtools import figsize\n",
    "import matplotlib as mpl\n",
    "mpl.rcParams['lines.linewidth'] = 2.0\n",
    "mpl.rcParams['axes.edgecolor']  = \"#bcbcbc\"\n",
    "mpl.rcParams['patch.linewidth'] = 0.5\n",
    "mpl.rcParams['legend.fancybox'] = True\n",
    "mpl.rcParams['axes.facecolor']  = \"#eeeeee\"\n",
    "mpl.rcParams['axes.labelsize']  = \"large\"\n",
    "mpl.rcParams['axes.grid']       = True\n",
    "mpl.rcParams['grid.linestyle']  = \"--\"\n",
    "mpl.rcParams['patch.edgecolor'] = \"#eeeeee\"\n",
    "mpl.rcParams['axes.titlesize']  = \"x-large\""
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d223c56b-539e-4b02-a510-688cfd27804d",
   "metadata": {},
   "source": [
    "## Goal\n",
    "\n",
    "The objective of this section is to understand the operation of the *XOR* logic gate as well as its inverse, the *NXOR* gate.\n",
    "\n",
    "This study will first rely on the analysis of the **truth table** of these logic gates. We will then examine how these gates can be **implemented electronically**, particularly using transistors, in order to establish a clear connection between Boolean logic and its hardware realization."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ec0b18d4-7f0b-47a7-9eee-ff031ea3d887",
   "metadata": {},
   "source": [
    "## Electrical Symbol\n",
    "\n",
    "In this book, the only standard used is the **European standard**.\n",
    "\n",
    "The symbol is shown in [](#symbol_and). It is very simple: a rectangle containing an symbol (=1). The gate has two logical inputs (A and B) and one output (Y).\n",
    "\n",
    "```{figure} ./images/symbol_xor.svg\n",
    ":name: symbol_xor\n",
    ":align: center\n",
    ":width: 400px\n",
    "\n",
    "Symbol for an XOR logic gate\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5770857a-224c-4933-be56-5d2d6c2e254c",
   "metadata": {},
   "source": [
    "## Truth Table\n",
    "\n",
    "The truth table is given below:\n",
    "\n",
    "```{table} Truth table of a XOR gate\n",
    ":name: Table_de_verite_d_une_porte_XOR\n",
    ":align: center\n",
    "\n",
    "| A | B | Y |\n",
    "| - | - | - |\n",
    "| 0 | 0 | 0 |\n",
    "| 0 | 1 | 1 |\n",
    "| 1 | 0 | 1 |\n",
    "| 1 | 1 | 0 |\n",
    "```\n",
    "\n",
    "The truth table of an AND gate is very simple ([](#Table_de_verite_d_une_porte_XOR)).To obtain an output value equal to `1`, at least one of the two inputs—or both inputs—must be equal to `1`. Overwise, the output value is `0`. \n",
    "\n",
    "Conversely, for a `NOR` gate ([](#Table_de_verite_d_une_porte_NXOR)), both inputs *A* and *B* must be equal to `0` for the output to be `1`. Otherwise, the output value is `0`.\n",
    "\n",
    "```{table} Truth table of a NXOR gate\n",
    ":name: Table_de_verite_d_une_porte_NXOR\n",
    ":align: center\n",
    "\n",
    "| A | B | Y |\n",
    "| - | - | - |\n",
    "| 0 | 0 | 1 |\n",
    "| 0 | 1 | 0 |\n",
    "| 1 | 0 | 0 |\n",
    "| 1 | 1 | 1 |\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5b12a842-c8f0-4158-b29e-ed12e9322b35",
   "metadata": {},
   "source": [
    "## Building an XOR Gate\n",
    "\n",
    "The XOR gate is **not a fundamental logic gate**.  \n",
    "The three fundamental logic gates are:\n",
    "\n",
    "* NAND  \n",
    "* NOR  \n",
    "* NOT  \n",
    "\n",
    "However, it is possible to **build XOR and XNOR gates using these fundamental gates**.\n",
    "\n",
    "### Mathematical Representation\n",
    "\n",
    "#### XOR\n",
    "\n",
    "For an XOR gate:\n",
    "\n",
    "$$\n",
    "Y = A \\oplus B\n",
    "$$\n",
    "\n",
    "$$\n",
    "Y = (A + B) \\cdot \\overline{(A \\cdot B)}\n",
    "$$\n",
    "\n",
    "#### XNOR (NXOR)\n",
    "\n",
    "The same idea can be used to build an XNOR gate:\n",
    "\n",
    "$$\n",
    "Y = \\overline{A \\oplus B}\n",
    "$$\n",
    "\n",
    "$$\n",
    "Y = \\overline{(A + B) \\cdot \\overline{(A \\cdot B)}}\n",
    "$$\n",
    "\n",
    "Using De Morgan’s laws:\n",
    "\n",
    "$$\n",
    "Y = \\overline{A + B} + \\overline{\\overline{(A \\cdot B)}}\n",
    "$$\n",
    "\n",
    "$$\n",
    "Y = \\overline{A + B} + (A \\cdot B)\n",
    "$$\n",
    "\n",
    "Once these equations are established, it is possible to design the corresponding **electronic circuit**."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "af2cb218-80ff-4209-995a-0c3707ce3188",
   "metadata": {},
   "source": [
    "## Electronic Circuits\n",
    "\n",
    "In the first part, the goal is to design the XOR and XNOR gates **using only logic gates**.  \n",
    "After that, thanks to logic circuits, it is possible to **implement these gates using CMOS technology**.\n",
    "\n",
    "\n",
    "### Logic Circuits\n",
    "\n",
    "#### XOR\n",
    "\n",
    "There are several ways to build an XOR gate. One possible implementation is shown in  [](#circuit_electronique_logical_XOR).\n",
    "\n",
    "To better understand this circuit, the **truth table** and the **logic demonstration** are shown in  [](#Table_de_verite_d_une_porte_XOR_demonstration) and  [](#circuit_electronique_logical_XOR_demonstration).\n",
    "\n",
    "This implementation uses **three logic gates**:\n",
    "- one NAND gate  \n",
    "- one AND gate  \n",
    "- one OR gate  \n",
    "\n",
    "```{figure} ./images/logical_XOR.svg\n",
    ":name: circuit_electronique_logical_XOR\n",
    ":align: center\n",
    ":width: 400px\n",
    "\n",
    "XOR gate built with logic gates\n",
    "````\n",
    "\n",
    "```{table} Truth table of a XOR gate\n",
    ":name: Table_de_verite_d_une_porte_XOR_demonstration\n",
    ":align: center\n",
    "\n",
    "| A | B | OR | NAND | AND |\n",
    "| - | - | -- | ---- | --- |\n",
    "| 0 | 0 |  0 |  1   |  0  |\n",
    "| 0 | 1 |  1 |  1   |  1  |\n",
    "| 1 | 0 |  1 |  1   |  1  |\n",
    "| 1 | 1 |  1 |  0   |  0  |\n",
    "```\n",
    "\n",
    "```{figure} ./images/logical_XOR_demonstration.svg\n",
    ":name: circuit_electronique_logical_XOR_demonstration\n",
    ":align: center\n",
    ":width: 400px\n",
    "\n",
    "Logic demonstration of the XOR gate\n",
    "```\n",
    "\n",
    "\n",
    "#### XNOR\n",
    "\n",
    "The same reasoning applies to the XNOR gate. The corresponding logic circuit is shown in [](#circuit_electronique_logical_NXOR).\n",
    "\n",
    "```{figure} ./images/logical_NXOR.svg\n",
    ":name: circuit_electronique_logical_NXOR\n",
    ":align: center\n",
    ":width: 400px\n",
    "\n",
    "XNOR gate built with logic gates\n",
    "```\n",
    "\n",
    "### CMOS Circuits\n",
    "\n",
    "#### XOR\n",
    "\n",
    "Using the logic-gate implementation shown in [](#circuit_electronique_logical_XOR), we can estimate the maximum number of transistors:\n",
    "\n",
    "* NAND gate: 4 transistors\n",
    "* AND gate: 6 transistors\n",
    "* OR gate: 6 transistors\n",
    "\n",
    "This results in a maximum of **16 transistors**.\n",
    "\n",
    "However, in the CMOS implementation shown in [](#circuit_electronique_CMOS_XOR), only **12 transistors** are required.\n",
    "\n",
    "This circuit is relatively easy to understand:\n",
    "* **M1 and M2** form an inverter\n",
    "* **M3 and M4** form another inverter\n",
    "* **Transistors M5 to M12** implement all cases of the XOR truth table:\n",
    "  * **M5 and M6** conduct when `A = 0` and `B = 1` (A and B are different)\n",
    "  * **M7 and M8** conduct when `A = 1` and `B = 0` (A and B are different)\n",
    "  * **M9 and M10** conduct when `A = 1` and `B = 1` (A and B are equal)\n",
    "  * **M11 and M12** conduct when `A = 0` and `B = 0` (A and B are equal)\n",
    "\n",
    "```{figure} ./images/CMOS_XOR.svg\n",
    ":name: circuit_electronique_CMOS_XOR\n",
    ":align: center\n",
    ":width: 400px\n",
    "\n",
    "XOR gate implemented with CMOS\n",
    "```\n",
    "\n",
    "\n",
    "#### XNOR\n",
    "\n",
    "The same reasoning applies to the XNOR gate. The CMOS implementation is shown in [](#circuit_electronique_CMOS_NXOR).\n",
    "\n",
    "```{figure} ./images/CMOS_NXOR.svg\n",
    ":name: circuit_electronique_CMOS_NXOR\n",
    ":align: center\n",
    ":width: 400px\n",
    "\n",
    "XNOR gate implemented with CMOS\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ec00f140-ce83-494b-8565-9d988dd04f6f",
   "metadata": {},
   "source": [
    "## Spice\n",
    "\n",
    "In this part, the goal is create the circuit of XOR and XNOR with Spice\n",
    "\n",
    "\n",
    "### Spice XOR\n",
    "\n",
    "The circuit is show in [](#circuit_electronique_CMOS_XOR_spice).\n",
    "\n",
    "\n",
    "```{figure} ./images/CMOS_XOR_spice.svg\n",
    ":name: circuit_electronique_CMOS_XOR_spice\n",
    ":align: center\n",
    ":width: 500px\n",
    "\n",
    "XOR gate built with CMOS (Spice)\n",
    "````\n",
    "\n",
    "#### Simulation"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "048199d9-b764-4e6e-9464-bdef6e426583",
   "metadata": {},
   "outputs": [],
   "source": [
    "# ============================================================\n",
    "# CMOS NOR Gate \n",
    "# Technology: PTM 65 nm\n",
    "# ============================================================\n",
    "\n",
    "# Create the circuit object\n",
    "circuit = Circuit('CMOS XOR')\n",
    "\n",
    "# ============================================================\n",
    "# Model Libraries\n",
    "# Include NMOS and PMOS transistor models\n",
    "# ============================================================\n",
    "\n",
    "circuit.include('lib/ptm_65nm_nmos_bulk.mod')\n",
    "circuit.include('lib/ptm_65nm_pmos_bulk.mod')\n",
    "\n",
    "# ============================================================\n",
    "# Power Supply Definition\n",
    "# ============================================================\n",
    "\n",
    "# Supply voltage\n",
    "VDD = 1.2\n",
    "\n",
    "# DC power supply (VDD)\n",
    "circuit.V('dd', 'vdd', circuit.gnd, VDD @ u_V)\n",
    "\n",
    "# ============================================================\n",
    "# Input Signal Definitions\n",
    "# Two pulse voltage sources are used to test all logic states\n",
    "# ============================================================\n",
    "\n",
    "# Input A: faster pulse\n",
    "circuit.PulseVoltageSource(\n",
    "    'A',\n",
    "    'va',\n",
    "    circuit.gnd,\n",
    "    0 @ u_V, VDD @ u_V,\n",
    "    pulse_width=5 @ u_ns,\n",
    "    period=10 @ u_ns\n",
    ")\n",
    "\n",
    "# Input B: slower pulse\n",
    "circuit.PulseVoltageSource(\n",
    "    'B',\n",
    "    'vb',\n",
    "    circuit.gnd,\n",
    "    0 @ u_V, VDD @ u_V,\n",
    "    pulse_width=10 @ u_ns,\n",
    "    period=20 @ u_ns\n",
    ")\n",
    "\n",
    "# ============================================================\n",
    "# CMOS Logic Core\n",
    "# XOR gate implementation\n",
    "# ============================================================\n",
    "\n",
    "# ----------------------------\n",
    "# CMOS Inverter\n",
    "# ----------------------------\n",
    "\n",
    "# ---- va to vainv\n",
    "circuit.MOSFET(\n",
    "    1,\n",
    "    'vainv', 'va', 'vdd', 'vdd',\n",
    "    model='ptm65nm_pmos',\n",
    "    l=0.35 @ u_um,\n",
    "    w=0.5 @ u_um\n",
    ")\n",
    "\n",
    "circuit.MOSFET(\n",
    "    2,\n",
    "    'vainv', 'va', circuit.gnd, circuit.gnd,\n",
    "    model='ptm65nm_nmos',\n",
    "    l=0.35 @ u_um,\n",
    "    w=0.5 @ u_um\n",
    ")\n",
    "\n",
    "# ---- vb to vbinv\n",
    "circuit.MOSFET(\n",
    "    3,\n",
    "    'vbinv', 'vb', 'vdd', 'vdd',\n",
    "    model='ptm65nm_pmos',\n",
    "    l=0.35 @ u_um,\n",
    "    w=0.5 @ u_um\n",
    ")\n",
    "\n",
    "circuit.MOSFET(\n",
    "    4,\n",
    "    'vbinv', 'vb', circuit.gnd, circuit.gnd,\n",
    "    model='ptm65nm_nmos',\n",
    "    l=0.35 @ u_um,\n",
    "    w=0.5 @ u_um\n",
    ");\n",
    "\n",
    "# ----------------------------\n",
    "# PMOS Pull-Up Network (PUN)\n",
    "# PMOS transistors are connected in parallel\n",
    "# ----------------------------\n",
    "\n",
    "# --- Part right\n",
    "circuit.MOSFET(\n",
    "    5,\n",
    "    'm5m6', 'va', 'vdd', 'vdd',\n",
    "    model='ptm65nm_pmos',\n",
    "    l=0.35 @ u_um,\n",
    "    w=0.5 @ u_um\n",
    ")\n",
    "\n",
    "circuit.MOSFET(\n",
    "    6,\n",
    "    'vout', 'vbinv', 'm5m6', 'vdd',\n",
    "    model='ptm65nm_pmos',\n",
    "    l=0.35 @ u_um,\n",
    "    w=0.5 @ u_um\n",
    ")\n",
    "\n",
    "# --- Part left\n",
    "circuit.MOSFET(\n",
    "    7,\n",
    "    'm7m8', 'vainv', 'vdd', 'vdd',\n",
    "    model='ptm65nm_pmos',\n",
    "    l=0.35 @ u_um,\n",
    "    w=0.5 @ u_um\n",
    ")\n",
    "\n",
    "circuit.MOSFET(\n",
    "    8,\n",
    "    'vout', 'vb', 'm7m8', 'vdd',\n",
    "    model='ptm65nm_pmos',\n",
    "    l=0.35 @ u_um,\n",
    "    w=0.5 @ u_um\n",
    ")\n",
    "\n",
    "# ----------------------------\n",
    "# NMOS Pull-Down Network (PDN)\n",
    "# NMOS transistors are connected in series\n",
    "# ----------------------------\n",
    "\n",
    "# --- Part right\n",
    "circuit.MOSFET(\n",
    "    9,\n",
    "    'vout', 'va', 'm9m10', circuit.gnd,\n",
    "    model='ptm65nm_nmos',\n",
    "    l=0.35 @ u_um,\n",
    "    w=0.5 @ u_um\n",
    ")\n",
    "\n",
    "circuit.MOSFET(\n",
    "    10,\n",
    "    'm9m10', 'vb', circuit.gnd, circuit.gnd,\n",
    "    model='ptm65nm_nmos',\n",
    "    l=0.35 @ u_um,\n",
    "    w=0.5 @ u_um\n",
    ")\n",
    "\n",
    "# --- Part left\n",
    "circuit.MOSFET(\n",
    "    11,\n",
    "    'vout', 'vainv', 'm11m12', circuit.gnd,\n",
    "    model='ptm65nm_nmos',\n",
    "    l=0.35 @ u_um,\n",
    "    w=0.5 @ u_um\n",
    ")\n",
    "\n",
    "circuit.MOSFET(\n",
    "    12,\n",
    "    'm11m12', 'vbinv', circuit.gnd, circuit.gnd,\n",
    "    model='ptm65nm_nmos',\n",
    "    l=0.35 @ u_um,\n",
    "    w=0.5 @ u_um\n",
    ");"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "b324ae6c-00d7-4607-ab49-87c21c18c088",
   "metadata": {},
   "outputs": [],
   "source": [
    "# ============================================================\n",
    "# Simulation Setup\n",
    "# Transient analysis of the CMOS logic gate\n",
    "# ============================================================\n",
    "\n",
    "# Create the simulator instance\n",
    "# Temperature parameters are set to nominal operating conditions\n",
    "simulator = circuit.simulator(\n",
    "    temperature=25,\n",
    "    nominal_temperature=25\n",
    ")\n",
    "\n",
    "# ============================================================\n",
    "# Transient Analysis\n",
    "# ============================================================\n",
    "\n",
    "# Perform a transient simulation to observe the dynamic behavior\n",
    "# of the inputs (A, B) and the output (Vout)\n",
    "analysis = simulator.transient(\n",
    "    step_time=0.1 @ u_ns,\n",
    "    end_time=20 @ u_ns\n",
    ")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c7cc7ea5-b82f-44c4-b65e-bb8ed1d85a3b",
   "metadata": {},
   "source": [
    "#### Chronogram XOR Gate"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "e00e5947-af6c-4f0c-9dc9-b473bf7963ef",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Plot the transient waveforms\n",
    "plt.figure()\n",
    "plt.title(\"Temporal waveform of a XOR gate\")\n",
    "\n",
    "# Input signals (shifted vertically for clarity)\n",
    "plt.plot(analysis.time * 1e8, np.array(analysis[\"va\"]) + 3.5, label=\"Input A\")\n",
    "plt.plot(analysis.time * 1e8, np.array(analysis[\"vb\"]) + 2.0, label=\"Input B\")\n",
    "\n",
    "# Output signal\n",
    "plt.plot(analysis.time * 1e8, analysis[\"vout\"], label=\"Output\")\n",
    "\n",
    "# Axis labels and legend\n",
    "plt.xlabel(\"Time / ns\")\n",
    "plt.legend()\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3a74af2f-b584-4f22-9d6c-5e808afb89d8",
   "metadata": {},
   "source": [
    "It is possible to observe several things in this timing diagram. First, the truth table of a XOR gate can be clearly identified: both inputs *A* and *B* must be different for the output to be `1`. In all other cases, the output remains at `0`.\n",
    "\n",
    "Another important point is that during transitions of inputs *A* and *B*, fluctuations can be observed at the output. These effects are due to switching phenomena in the transistors. In the next part of the report, the objective will be to correct or mitigate these fluctuations.\n",
    "\n",
    "Before addressing this issue, the next goal is to obtain a clearer representation of the truth table. For now, there are only two inputs, but in cases with more inputs, it becomes much more difficult to visualize all possible responses using a simple timing diagram."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c9c9cf25-bc34-4ad2-bcd4-b918ff4a60b1",
   "metadata": {},
   "source": [
    "#### XOR Gate Logic Visualization"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "f5a69c73-99fd-4cf2-8b71-6498303688eb",
   "metadata": {},
   "outputs": [],
   "source": [
    "def logic(level):\n",
    "    return VDD@ u_V if level else 0 @ u_V"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "4619f0e7-f248-4cb8-995a-f37cfe3fb8db",
   "metadata": {},
   "outputs": [],
   "source": [
    "class Xor12T(SubCircuit):\n",
    "    \"\"\"\n",
    "    CMOS XOR gate – fully complementary static implementation (12T)\n",
    "\n",
    "    This XOR gate is implemented using:\n",
    "    - Two CMOS inverters to generate A̅ and B̅\n",
    "    - A complementary PMOS Pull-Up Network (PUN)\n",
    "    - A complementary NMOS Pull-Down Network (PDN)\n",
    "\n",
    "    Logic function:\n",
    "        Y = A ⊙ B = (A · B) + (A̅ · B̅)\n",
    "\n",
    "    Characteristics:\n",
    "        ✔ Full voltage swing\n",
    "        ✔ No static power consumption\n",
    "        ✔ Good noise margins\n",
    "        ✔ Robust for cascading\n",
    "\n",
    "    External nodes:\n",
    "        A   : Input A\n",
    "        B   : Input B\n",
    "        Y   : XNOR output\n",
    "        VDD : Power supply\n",
    "    \"\"\"\n",
    "\n",
    "    __nodes__ = ('A', 'B', 'Y', 'VDD')\n",
    "\n",
    "    def __init__(self, name):\n",
    "        \"\"\"\n",
    "        Initialize the 12-transistor CMOS XNOR gate.\n",
    "\n",
    "        Parameters\n",
    "        ----------\n",
    "        name : str\n",
    "            Subcircuit instance name\n",
    "        \"\"\"\n",
    "        super().__init__(name, *self.__nodes__)\n",
    "\n",
    "        # ============================================================\n",
    "        # Internal nodes\n",
    "        # ============================================================\n",
    "\n",
    "        vainv  = 'vainv'     # Inverted input A (A̅)\n",
    "        vbinv  = 'vbinv'     # Inverted input B (B̅)\n",
    "\n",
    "        m5m6   = 'm5m6'      # Internal PMOS node (right branch)\n",
    "        m7m8   = 'm7m8'      # Internal PMOS node (left branch)\n",
    "\n",
    "        m9m10  = 'm9m10'     # Internal NMOS node (right branch)\n",
    "        m11m12 = 'm11m12'    # Internal NMOS node (left branch)\n",
    "\n",
    "        # ============================================================\n",
    "        # Input inverters (A → A̅, B → B̅)\n",
    "        # ============================================================\n",
    "\n",
    "        # ---- Inverter for input A\n",
    "        self.MOSFET(\n",
    "            'P_AINV',\n",
    "            vainv, 'A', 'VDD', 'VDD',\n",
    "            model='ptm65nm_pmos',\n",
    "            l=0.35 @ u_um,\n",
    "            w=0.5  @ u_um\n",
    "        )\n",
    "\n",
    "        self.MOSFET(\n",
    "            'N_AINV',\n",
    "            vainv, 'A', self.gnd, self.gnd,\n",
    "            model='ptm65nm_nmos',\n",
    "            l=0.35 @ u_um,\n",
    "            w=0.5  @ u_um\n",
    "        )\n",
    "\n",
    "        # ---- Inverter for input B\n",
    "        self.MOSFET(\n",
    "            'P_BINV',\n",
    "            vbinv, 'B', 'VDD', 'VDD',\n",
    "            model='ptm65nm_pmos',\n",
    "            l=0.35 @ u_um,\n",
    "            w=0.5  @ u_um\n",
    "        )\n",
    "\n",
    "        self.MOSFET(\n",
    "            'N_BINV',\n",
    "            vbinv, 'B', self.gnd, self.gnd,\n",
    "            model='ptm65nm_nmos',\n",
    "            l=0.35 @ u_um,\n",
    "            w=0.5  @ u_um\n",
    "        )\n",
    "\n",
    "        # ============================================================\n",
    "        # PMOS Pull-Up Network (PUN)\n",
    "        # Implements: (A · B) + (A̅ · B̅)\n",
    "        # ============================================================\n",
    "\n",
    "        # --- Right branch: A · B\n",
    "        self.MOSFET(\n",
    "            'P5',\n",
    "            m5m6, 'A', 'VDD', 'VDD',\n",
    "            model='ptm65nm_pmos',\n",
    "            l=0.35 @ u_um,\n",
    "            w=0.5  @ u_um\n",
    "        )\n",
    "\n",
    "        self.MOSFET(\n",
    "            'P6',\n",
    "            'Y', vbinv, m5m6, 'VDD',\n",
    "            model='ptm65nm_pmos',\n",
    "            l=0.35 @ u_um,\n",
    "            w=0.5  @ u_um\n",
    "        )\n",
    "\n",
    "        # --- Left branch: A̅ · B̅\n",
    "        self.MOSFET(\n",
    "            'P7',\n",
    "            m7m8, vainv, 'VDD', 'VDD',\n",
    "            model='ptm65nm_pmos',\n",
    "            l=0.35 @ u_um,\n",
    "            w=0.5  @ u_um\n",
    "        )\n",
    "\n",
    "        self.MOSFET(\n",
    "            'P8',\n",
    "            'Y', 'B', m7m8, 'VDD',\n",
    "            model='ptm65nm_pmos',\n",
    "            l=0.35 @ u_um,\n",
    "            w=0.5  @ u_um\n",
    "        )\n",
    "\n",
    "        # ============================================================\n",
    "        # NMOS Pull-Down Network (PDN)\n",
    "        # Implements: (A · B̅) + (A̅ · B)\n",
    "        # ============================================================\n",
    "\n",
    "        # --- Right branch: A · B\n",
    "        self.MOSFET(\n",
    "            'N9',\n",
    "            'Y', 'A', m9m10, self.gnd,\n",
    "            model='ptm65nm_nmos',\n",
    "            l=0.35 @ u_um,\n",
    "            w=0.5  @ u_um\n",
    "        )\n",
    "\n",
    "        self.MOSFET(\n",
    "            'N10',\n",
    "            m9m10, 'B', self.gnd, self.gnd,\n",
    "            model='ptm65nm_nmos',\n",
    "            l=0.35 @ u_um,\n",
    "            w=0.5  @ u_um\n",
    "        )\n",
    "\n",
    "        # --- Left branch: A̅ · B̅\n",
    "        self.MOSFET(\n",
    "            'N11',\n",
    "            'Y', vainv, m11m12, self.gnd,\n",
    "            model='ptm65nm_nmos',\n",
    "            l=0.35 @ u_um,\n",
    "            w=0.5  @ u_um\n",
    "        )\n",
    "\n",
    "        self.MOSFET(\n",
    "            'N12',\n",
    "            m11m12, vbinv, self.gnd, self.gnd,\n",
    "            model='ptm65nm_nmos',\n",
    "            l=0.35 @ u_um,\n",
    "            w=0.5  @ u_um\n",
    "        )"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "c18c4d19-26a8-4f02-b632-674eade3d131",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Store simulation results\n",
    "results = []\n",
    "\n",
    "# Iterate over all input combinations (truth table)\n",
    "for A, B in itertools.product([0, 1], repeat=2):\n",
    "\n",
    "    # Create a new circuit for each input combination\n",
    "    circuit = Circuit(f'CMOS AND A={A} B={B}')\n",
    "\n",
    "    # Include transistor models\n",
    "    circuit.include('lib/ptm_65nm_nmos_bulk.mod')\n",
    "    circuit.include('lib/ptm_65nm_pmos_bulk.mod')\n",
    "    \n",
    "    # Power supply\n",
    "    circuit.V('dd', 'vdd', circuit.gnd, VDD)\n",
    "\n",
    "    # Logic inputs (DC values)\n",
    "    circuit.V('A', 'va', circuit.gnd, logic(A))\n",
    "    circuit.V('B', 'vb', circuit.gnd, logic(B))\n",
    "\n",
    "    # ============================================================\n",
    "    # CMOS Logic Core\n",
    "    # XOR gate implementation\n",
    "    # ============================================================\n",
    "    \n",
    "    # ----------------------------\n",
    "    # CMOS Inverter\n",
    "    # ----------------------------\n",
    "    \n",
    "    circuit.subcircuit(Xor12T('XOR'))\n",
    "    circuit.X('X1', 'XOR', 'va', 'vb', 'vout', 'vdd')\n",
    "\n",
    "    # ========================================================\n",
    "    # DC operating point analysis\n",
    "    # ========================================================\n",
    "\n",
    "    simulator = circuit.simulator()\n",
    "    analysis = simulator.operating_point()\n",
    "\n",
    "    # Store output voltage\n",
    "    Vout = float(analysis['vout'][0])\n",
    "    results.append((A, B, Vout))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "eecabc21-a5e6-4001-af89-b761d14d3b80",
   "metadata": {},
   "outputs": [],
   "source": [
    "# ============================================================\n",
    "# Truth Table Verification\n",
    "# ============================================================\n",
    "\n",
    "print(\"Truth Table Verification\")\n",
    "print(\"------------------------\")\n",
    "print(\" A  B   Vout (V)   Y\")\n",
    "\n",
    "# Logic threshold: midpoint of VDD\n",
    "Vth = float(VDD) / 2\n",
    "\n",
    "for A, B, Vout in results:\n",
    "    # Convert analog output voltage to logical value\n",
    "    Y = 1 if Vout > Vth else 0\n",
    "    print(f\" {A}  {B}   {Vout:.3f}      {Y}\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "2a1ebb24-059c-460d-b1bf-5b7ee0d4977e",
   "metadata": {},
   "outputs": [],
   "source": [
    "# ============================================================\n",
    "# Plot CMOS simulation output for all input combinations\n",
    "# ============================================================\n",
    "\n",
    "# Labels for each input combination (A,B)\n",
    "labels = [f\"{A}{B}\" for A, B, _ in results]\n",
    "\n",
    "# Corresponding output voltages\n",
    "Vouts = [Vout for _, _, Vout in results]\n",
    "\n",
    "# Stem plot for visualizing discrete logic states\n",
    "plt.stem(\n",
    "    labels,\n",
    "    Vouts,\n",
    "    markerfmt=\"black\",\n",
    "    linefmt=\"grey\",\n",
    "    basefmt='black',\n",
    "    bottom=-0.3  # shift baseline for clarity\n",
    ")\n",
    "\n",
    "# Logic threshold line\n",
    "plt.axhline(Vth, linestyle='--', color=\"black\", label=\"Logic Threshold\")\n",
    "\n",
    "# Axis labels and title\n",
    "plt.ylabel(\"Vout (V)\")\n",
    "plt.xlabel(\"Inputs (A,B)\")\n",
    "plt.title(\"Logic States from CMOS Simulation\")\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ff0f129f-8e8b-4e7c-a27e-1dca5489cee5",
   "metadata": {},
   "source": [
    "The truth table of a `XOR` gate can be clearly observed from the simulation results.\n",
    "\n",
    "This type of visualization makes it much easier to see all possible outcomes of a logic function."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b0a38f32-747c-4161-9725-af6c289b74cf",
   "metadata": {},
   "source": [
    "### Spice XNOR\n",
    "\n",
    "The circuit is show in [](#circuit_electronique_CMOS_NXOR_spice).\n",
    "\n",
    "\n",
    "```{figure} ./images/CMOS_NXOR_spice.svg\n",
    ":name: circuit_electronique_CMOS_NXOR_spice\n",
    ":align: center\n",
    ":width: 500px\n",
    "\n",
    "NXOR gate built with CMOS (Spice)\n",
    "````\n",
    "\n",
    "#### Simulation"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "0441e6f8-9eb9-4f4e-8159-d70b4e2f5bbf",
   "metadata": {},
   "outputs": [],
   "source": [
    "# ============================================================\n",
    "# CMOS NOR Gate \n",
    "# Technology: PTM 65 nm\n",
    "# ============================================================\n",
    "\n",
    "# Create the circuit object\n",
    "circuit = Circuit('CMOS XOR')\n",
    "\n",
    "# ============================================================\n",
    "# Model Libraries\n",
    "# Include NMOS and PMOS transistor models\n",
    "# ============================================================\n",
    "\n",
    "circuit.include('lib/ptm_65nm_nmos_bulk.mod')\n",
    "circuit.include('lib/ptm_65nm_pmos_bulk.mod')\n",
    "\n",
    "# ============================================================\n",
    "# Power Supply Definition\n",
    "# ============================================================\n",
    "\n",
    "# Supply voltage\n",
    "VDD = 1.2\n",
    "\n",
    "# DC power supply (VDD)\n",
    "circuit.V('dd', 'vdd', circuit.gnd, VDD @ u_V)\n",
    "\n",
    "# ============================================================\n",
    "# Input Signal Definitions\n",
    "# Two pulse voltage sources are used to test all logic states\n",
    "# ============================================================\n",
    "\n",
    "# Input A: faster pulse\n",
    "circuit.PulseVoltageSource(\n",
    "    'A',\n",
    "    'va',\n",
    "    circuit.gnd,\n",
    "    0 @ u_V, VDD @ u_V,\n",
    "    pulse_width=5 @ u_ns,\n",
    "    period=10 @ u_ns\n",
    ")\n",
    "\n",
    "# Input B: slower pulse\n",
    "circuit.PulseVoltageSource(\n",
    "    'B',\n",
    "    'vb',\n",
    "    circuit.gnd,\n",
    "    0 @ u_V, VDD @ u_V,\n",
    "    pulse_width=10 @ u_ns,\n",
    "    period=20 @ u_ns\n",
    ")\n",
    "\n",
    "# ============================================================\n",
    "# CMOS Logic Core\n",
    "# XOR gate implementation\n",
    "# ============================================================\n",
    "\n",
    "# ----------------------------\n",
    "# CMOS Inverter\n",
    "# ----------------------------\n",
    "\n",
    "# ---- va to vainv\n",
    "circuit.MOSFET(\n",
    "    1,\n",
    "    'vainv', 'va', 'vdd', 'vdd',\n",
    "    model='ptm65nm_pmos',\n",
    "    l=0.35 @ u_um,\n",
    "    w=0.5 @ u_um\n",
    ")\n",
    "\n",
    "circuit.MOSFET(\n",
    "    2,\n",
    "    'vainv', 'va', circuit.gnd, circuit.gnd,\n",
    "    model='ptm65nm_nmos',\n",
    "    l=0.35 @ u_um,\n",
    "    w=0.5 @ u_um\n",
    ")\n",
    "\n",
    "# ---- vb to vbinv\n",
    "circuit.MOSFET(\n",
    "    3,\n",
    "    'vbinv', 'vb', 'vdd', 'vdd',\n",
    "    model='ptm65nm_pmos',\n",
    "    l=0.35 @ u_um,\n",
    "    w=0.5 @ u_um\n",
    ")\n",
    "\n",
    "circuit.MOSFET(\n",
    "    4,\n",
    "    'vbinv', 'vb', circuit.gnd, circuit.gnd,\n",
    "    model='ptm65nm_nmos',\n",
    "    l=0.35 @ u_um,\n",
    "    w=0.5 @ u_um\n",
    ");\n",
    "\n",
    "# ----------------------------\n",
    "# PMOS Pull-Up Network (PUN)\n",
    "# PMOS transistors are connected in parallel\n",
    "# ----------------------------\n",
    "\n",
    "# --- Part right\n",
    "circuit.MOSFET(\n",
    "    5,\n",
    "    'm5m6', 'va', 'vdd', 'vdd',\n",
    "    model='ptm65nm_pmos',\n",
    "    l=0.35 @ u_um,\n",
    "    w=0.5 @ u_um\n",
    ")\n",
    "\n",
    "circuit.MOSFET(\n",
    "    6,\n",
    "    'vout', 'vb', 'm5m6', 'vdd',\n",
    "    model='ptm65nm_pmos',\n",
    "    l=0.35 @ u_um,\n",
    "    w=0.5 @ u_um\n",
    ")\n",
    "\n",
    "# --- Part left\n",
    "circuit.MOSFET(\n",
    "    7,\n",
    "    'm7m8', 'vainv', 'vdd', 'vdd',\n",
    "    model='ptm65nm_pmos',\n",
    "    l=0.35 @ u_um,\n",
    "    w=0.5 @ u_um\n",
    ")\n",
    "\n",
    "circuit.MOSFET(\n",
    "    8,\n",
    "    'vout', 'vbinv', 'm7m8', 'vdd',\n",
    "    model='ptm65nm_pmos',\n",
    "    l=0.35 @ u_um,\n",
    "    w=0.5 @ u_um\n",
    ")\n",
    "\n",
    "# ----------------------------\n",
    "# NMOS Pull-Down Network (PDN)\n",
    "# NMOS transistors are connected in series\n",
    "# ----------------------------\n",
    "\n",
    "# --- Part right\n",
    "circuit.MOSFET(\n",
    "    9,\n",
    "    'vout', 'va', 'm9m10', circuit.gnd,\n",
    "    model='ptm65nm_nmos',\n",
    "    l=0.35 @ u_um,\n",
    "    w=0.5 @ u_um\n",
    ")\n",
    "\n",
    "circuit.MOSFET(\n",
    "    10,\n",
    "    'm9m10', 'vbinv', circuit.gnd, circuit.gnd,\n",
    "    model='ptm65nm_nmos',\n",
    "    l=0.35 @ u_um,\n",
    "    w=0.5 @ u_um\n",
    ")\n",
    "\n",
    "# --- Part left\n",
    "circuit.MOSFET(\n",
    "    11,\n",
    "    'vout', 'vainv', 'm11m12', circuit.gnd,\n",
    "    model='ptm65nm_nmos',\n",
    "    l=0.35 @ u_um,\n",
    "    w=0.5 @ u_um\n",
    ")\n",
    "\n",
    "circuit.MOSFET(\n",
    "    12,\n",
    "    'm11m12', 'vb', circuit.gnd, circuit.gnd,\n",
    "    model='ptm65nm_nmos',\n",
    "    l=0.35 @ u_um,\n",
    "    w=0.5 @ u_um\n",
    ");"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "a3c05879-a0f5-4df8-88a1-c7f6c25ff41c",
   "metadata": {},
   "outputs": [],
   "source": [
    "# ============================================================\n",
    "# Simulation Setup\n",
    "# Transient analysis of the CMOS logic gate\n",
    "# ============================================================\n",
    "\n",
    "# Create the simulator instance\n",
    "# Temperature parameters are set to nominal operating conditions\n",
    "simulator = circuit.simulator(\n",
    "    temperature=25,\n",
    "    nominal_temperature=25\n",
    ")\n",
    "\n",
    "# ============================================================\n",
    "# Transient Analysis\n",
    "# ============================================================\n",
    "\n",
    "# Perform a transient simulation to observe the dynamic behavior\n",
    "# of the inputs (A, B) and the output (Vout)\n",
    "analysis = simulator.transient(\n",
    "    step_time=0.1 @ u_ns,\n",
    "    end_time=20 @ u_ns\n",
    ")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "63a34fa6-5271-4e12-826e-36c9b95397ef",
   "metadata": {},
   "source": [
    "#### Chronogram XOR Gate"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "5e85ebd4-7191-4b1b-9dd1-7d3627972dcc",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Plot the transient waveforms\n",
    "plt.figure()\n",
    "plt.title(\"Temporal waveform of a XOR gate\")\n",
    "\n",
    "# Input signals (shifted vertically for clarity)\n",
    "plt.plot(analysis.time * 1e8, np.array(analysis[\"va\"]) + 3.5, label=\"Input A\")\n",
    "plt.plot(analysis.time * 1e8, np.array(analysis[\"vb\"]) + 2.0, label=\"Input B\")\n",
    "\n",
    "# Output signal\n",
    "plt.plot(analysis.time * 1e8, analysis[\"vout\"], label=\"Output\")\n",
    "\n",
    "# Axis labels and legend\n",
    "plt.xlabel(\"Time / ns\")\n",
    "plt.legend()\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "bfc0412f-c465-4973-86a2-86c16b64db4d",
   "metadata": {},
   "source": [
    "It is possible to observe several things in this timing diagram. First, the truth table of a NXOR gate can be clearly identified: both inputs *A* and *B* must be same value for the output to be `1`. In all other cases, the output remains at `0`.\n",
    "\n",
    "Another important point is that during transitions of inputs *A* and *B*, fluctuations can be observed at the output. These effects are due to switching phenomena in the transistors. In the next part of the report, the objective will be to correct or mitigate these fluctuations.\n",
    "\n",
    "Before addressing this issue, the next goal is to obtain a clearer representation of the truth table. For now, there are only two inputs, but in cases with more inputs, it becomes much more difficult to visualize all possible responses using a simple timing diagram."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "20437bd0-9d94-4276-ba76-839dd92aeda2",
   "metadata": {},
   "source": [
    "#### NXOR Gate Logic Visualization"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "f8e614d1-715a-4408-99e8-d258213897ae",
   "metadata": {},
   "outputs": [],
   "source": [
    "def logic(level):\n",
    "    return VDD@ u_V if level else 0 @ u_V"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "56025733-26c5-4835-916e-c959d0905184",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Store simulation results\n",
    "results = []\n",
    "\n",
    "# Iterate over all input combinations (truth table)\n",
    "for A, B in itertools.product([0, 1], repeat=2):\n",
    "\n",
    "    # Create a new circuit for each input combination\n",
    "    circuit = Circuit(f'CMOS AND A={A} B={B}')\n",
    "\n",
    "    # Include transistor models\n",
    "    circuit.include('lib/ptm_65nm_nmos_bulk.mod')\n",
    "    circuit.include('lib/ptm_65nm_pmos_bulk.mod')\n",
    "    \n",
    "    # Power supply\n",
    "    circuit.V('dd', 'vdd', circuit.gnd, VDD)\n",
    "\n",
    "    # Logic inputs (DC values)\n",
    "    circuit.V('A', 'va', circuit.gnd, logic(A))\n",
    "    circuit.V('B', 'vb', circuit.gnd, logic(B))\n",
    "\n",
    "    # ============================================================\n",
    "    # CMOS Logic Core\n",
    "    # XOR gate implementation\n",
    "    # ============================================================\n",
    "    \n",
    "    # ----------------------------\n",
    "    # CMOS Inverter\n",
    "    # ----------------------------\n",
    "    \n",
    "    # ---- va to vainv\n",
    "    circuit.MOSFET(\n",
    "        1,\n",
    "        'vainv', 'va', 'vdd', 'vdd',\n",
    "        model='ptm65nm_pmos',\n",
    "        l=0.35 @ u_um,\n",
    "        w=0.5 @ u_um\n",
    "    )\n",
    "    \n",
    "    circuit.MOSFET(\n",
    "        2,\n",
    "        'vainv', 'va', circuit.gnd, circuit.gnd,\n",
    "        model='ptm65nm_nmos',\n",
    "        l=0.35 @ u_um,\n",
    "        w=0.5 @ u_um\n",
    "    )\n",
    "    \n",
    "    # ---- vb to vbinv\n",
    "    circuit.MOSFET(\n",
    "        3,\n",
    "        'vbinv', 'vb', 'vdd', 'vdd',\n",
    "        model='ptm65nm_pmos',\n",
    "        l=0.35 @ u_um,\n",
    "        w=0.5 @ u_um\n",
    "    )\n",
    "    \n",
    "    circuit.MOSFET(\n",
    "        4,\n",
    "        'vbinv', 'vb', circuit.gnd, circuit.gnd,\n",
    "        model='ptm65nm_nmos',\n",
    "        l=0.35 @ u_um,\n",
    "        w=0.5 @ u_um\n",
    "    )\n",
    "    \n",
    "    # ----------------------------\n",
    "    # PMOS Pull-Up Network (PUN)\n",
    "    # PMOS transistors are connected in parallel\n",
    "    # ----------------------------\n",
    "    \n",
    "    # --- Part right\n",
    "    circuit.MOSFET(\n",
    "        5,\n",
    "        'm5m6', 'va', 'vdd', 'vdd',\n",
    "        model='ptm65nm_pmos',\n",
    "        l=0.35 @ u_um,\n",
    "        w=0.5 @ u_um\n",
    "    )\n",
    "    \n",
    "    circuit.MOSFET(\n",
    "        6,\n",
    "        'vout', 'vb', 'm5m6', 'vdd',\n",
    "        model='ptm65nm_pmos',\n",
    "        l=0.35 @ u_um,\n",
    "        w=0.5 @ u_um\n",
    "    )\n",
    "    \n",
    "    # --- Part left\n",
    "    circuit.MOSFET(\n",
    "        7,\n",
    "        'm7m8', 'vainv', 'vdd', 'vdd',\n",
    "        model='ptm65nm_pmos',\n",
    "        l=0.35 @ u_um,\n",
    "        w=0.5 @ u_um\n",
    "    )\n",
    "    \n",
    "    circuit.MOSFET(\n",
    "        8,\n",
    "        'vout', 'vbinv', 'm7m8', 'vdd',\n",
    "        model='ptm65nm_pmos',\n",
    "        l=0.35 @ u_um,\n",
    "        w=0.5 @ u_um\n",
    "    )\n",
    "    \n",
    "    # ----------------------------\n",
    "    # NMOS Pull-Down Network (PDN)\n",
    "    # NMOS transistors are connected in series\n",
    "    # ----------------------------\n",
    "    \n",
    "    # --- Part right\n",
    "    circuit.MOSFET(\n",
    "        9,\n",
    "        'vout', 'va', 'm9m10', circuit.gnd,\n",
    "        model='ptm65nm_nmos',\n",
    "        l=0.35 @ u_um,\n",
    "        w=0.5 @ u_um\n",
    "    )\n",
    "    \n",
    "    circuit.MOSFET(\n",
    "        10,\n",
    "        'm9m10', 'vbinv', circuit.gnd, circuit.gnd,\n",
    "        model='ptm65nm_nmos',\n",
    "        l=0.35 @ u_um,\n",
    "        w=0.5 @ u_um\n",
    "    )\n",
    "    \n",
    "    # --- Part left\n",
    "    circuit.MOSFET(\n",
    "        11,\n",
    "        'vout', 'vainv', 'm11m12', circuit.gnd,\n",
    "        model='ptm65nm_nmos',\n",
    "        l=0.35 @ u_um,\n",
    "        w=0.5 @ u_um\n",
    "    )\n",
    "    \n",
    "    circuit.MOSFET(\n",
    "        12,\n",
    "        'm11m12', 'vb', circuit.gnd, circuit.gnd,\n",
    "        model='ptm65nm_nmos',\n",
    "        l=0.35 @ u_um,\n",
    "        w=0.5 @ u_um\n",
    "    )\n",
    "\n",
    "    # ========================================================\n",
    "    # DC operating point analysis\n",
    "    # ========================================================\n",
    "\n",
    "    simulator = circuit.simulator()\n",
    "    analysis = simulator.operating_point()\n",
    "\n",
    "    # Store output voltage\n",
    "    Vout = float(analysis['vout'][0])\n",
    "    results.append((A, B, Vout))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "01b3378c-0a38-4cf1-bca6-a1a27a2c3b04",
   "metadata": {},
   "outputs": [],
   "source": [
    "# ============================================================\n",
    "# Truth Table Verification\n",
    "# ============================================================\n",
    "\n",
    "print(\"Truth Table Verification\")\n",
    "print(\"------------------------\")\n",
    "print(\" A  B   Vout (V)   Y\")\n",
    "\n",
    "# Logic threshold: midpoint of VDD\n",
    "Vth = float(VDD) / 2\n",
    "\n",
    "for A, B, Vout in results:\n",
    "    # Convert analog output voltage to logical value\n",
    "    Y = 1 if Vout > Vth else 0\n",
    "    print(f\" {A}  {B}   {Vout:.3f}      {Y}\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "3a3e7779-78ae-4406-bf0c-20267e593431",
   "metadata": {},
   "outputs": [],
   "source": [
    "# ============================================================\n",
    "# Plot CMOS simulation output for all input combinations\n",
    "# ============================================================\n",
    "\n",
    "# Labels for each input combination (A,B)\n",
    "labels = [f\"{A}{B}\" for A, B, _ in results]\n",
    "\n",
    "# Corresponding output voltages\n",
    "Vouts = [Vout for _, _, Vout in results]\n",
    "\n",
    "# Stem plot for visualizing discrete logic states\n",
    "plt.stem(\n",
    "    labels,\n",
    "    Vouts,\n",
    "    markerfmt=\"black\",\n",
    "    linefmt=\"grey\",\n",
    "    basefmt='black',\n",
    "    bottom=-0.3  # shift baseline for clarity\n",
    ")\n",
    "\n",
    "# Logic threshold line\n",
    "plt.axhline(Vth, linestyle='--', color=\"black\", label=\"Logic Threshold\")\n",
    "\n",
    "# Axis labels and title\n",
    "plt.ylabel(\"Vout (V)\")\n",
    "plt.xlabel(\"Inputs (A,B)\")\n",
    "plt.title(\"Logic States from CMOS Simulation\")\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2d0d647d-91cc-4f54-9f88-d2764dc2f3e5",
   "metadata": {},
   "source": [
    "The truth table of a `NXOR` gate can be clearly observed from the simulation results.\n",
    "\n",
    "This type of visualization makes it much easier to see all possible outcomes of a logic function."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "85a644c6-ed80-4f74-b212-1a62541ca699",
   "metadata": {},
   "source": [
    "## Other Reduced Circuits\n",
    "\n",
    "There are many possible ways to implement an XOR gate.\n",
    "In the previous section, we studied a solution using 12 transistors, but it is also possible to design XOR gates using 10, 6, or even 4 transistors.\n",
    "\n",
    "Each of these implementations has advantages and disadvantages.\n",
    "For example:\n",
    "* Fewer transistors usually mean smaller area and lower power consumption\n",
    "* However, reduced-transistor designs may suffer from signal degradation, reduced noise margins, or limited voltage swing\n",
    "\n",
    "In this section, the objective is to present and analyze examples of alternative XOR circuit implementations, highlighting their design trade-offs and practical limitations.\n",
    "\n",
    "### 10 transistors\n",
    "\n",
    "#### Explanation\n",
    "\n",
    "On the [](#circuit_electronique_CMOS_XOR_reduct_10), therer are 10 transistors. For reducte the number of transistor, it is importante to use transmission gate design. After the understand the circuit, he most easyer to show [](#circuit_electronique_symbolique_XOR_reduct_10)\n",
    "\n",
    "```{figure} ./images/CMOS_XOR_reduct_10.svg\n",
    ":name: circuit_electronique_CMOS_XOR_reduct_10\n",
    ":align: center\n",
    ":width: 300px\n",
    "\n",
    "XOR gate built with CMOS 10 Transistors\n",
    "````\n",
    "\n",
    "```{figure} ./images/symbolique_XOR_reduct_10.svg\n",
    ":name: circuit_electronique_symbolique_XOR_reduct_10\n",
    ":align: center\n",
    ":width: 300px\n",
    "\n",
    "XOR gate built with CMOS 10 Transistors (symbolique)\n",
    "````\n",
    "\n",
    "The [](#circuit_electronique_symbolique_XOR_reduct_10) is same to the [](#circuit_electronique_CMOS_XOR_reduct_10). If the input ``A`` is low level, so the level of the second stage is inverse of ``B``. If the value inverse of ``B`` is 0 so the differente level of ``A`` the output value is ``1`` but if the level of ``B`` is 1, the same level of ``A`` the output is 0. For simplify the understand we have the four case show in []()\n",
    "\n",
    "```{figure} ./images/symbolique_XOR_reduct_10_demonstration.svg\n",
    ":name: circuit_electronique_symbolique_XOR_reduct_10_demonstration\n",
    ":align: center\n",
    ":width: 500px\n",
    "\n",
    "XOR gate built with CMOS 10 Transistors (symbolique demonstration)\n",
    "````\n",
    "\n",
    "#### Spice\n",
    "\n",
    "In this section the goal is juste build the subcircuit for next to compare all the model."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "07180543-1665-4bb1-a71e-9deda67c9062",
   "metadata": {},
   "outputs": [],
   "source": [
    "class Inversor(SubCircuit):\n",
    "    \"\"\"\n",
    "    CMOS Inverter (NOT gate)\n",
    "\n",
    "    External nodes:\n",
    "        A   : Input\n",
    "        Y   : Output\n",
    "        VDD : Power supply\n",
    "    \"\"\"\n",
    "\n",
    "    # Declare external terminals of the subcircuit\n",
    "    __nodes__ = ('A', 'Y', 'VDD')\n",
    "\n",
    "    def __init__(self, name):\n",
    "        \"\"\"\n",
    "        Initialize a CMOS inverter subcircuit.\n",
    "\n",
    "        Parameters\n",
    "        ----------\n",
    "        name : str\n",
    "            Name of the subcircuit instance\n",
    "        \"\"\"\n",
    "        # Initialize the SubCircuit\n",
    "        super().__init__(name, *self.__nodes__)\n",
    "\n",
    "        # ============================================================\n",
    "        # PMOS transistor (pull-up network)\n",
    "        # ============================================================\n",
    "        # When A = 0 → PMOS turns ON → output Y goes HIGH\n",
    "        # Source and bulk are connected to VDD\n",
    "        self.MOSFET(\n",
    "            'P1',            # Transistor name\n",
    "            'Y',             # Drain\n",
    "            'A',             # Gate\n",
    "            'VDD',           # Source\n",
    "            'VDD',           # Bulk\n",
    "            model='ptm65nm_pmos',\n",
    "            l=0.35 @ u_um,   # Channel length\n",
    "            w=0.3 @ u_um,    # Channel width\n",
    "        )\n",
    "\n",
    "        # ============================================================\n",
    "        # NMOS transistor (pull-down network)\n",
    "        # ============================================================\n",
    "        # When A = 1 → NMOS turns ON → output Y goes LOW\n",
    "        # Source and bulk are connected to ground\n",
    "        self.MOSFET(\n",
    "            'N1',            # Transistor name\n",
    "            'Y',             # Drain\n",
    "            'A',             # Gate\n",
    "            self.gnd,        # Source\n",
    "            self.gnd,        # Bulk\n",
    "            model='ptm65nm_nmos',\n",
    "            l=0.35 @ u_um,   # Channel length\n",
    "            w=0.3 @ u_um,    # Channel width\n",
    "        )"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "b3d61580-d9b6-4598-a7bf-ff023f1a3f4d",
   "metadata": {},
   "outputs": [],
   "source": [
    "class TransmissionGate(SubCircuit):\n",
    "    \"\"\"\n",
    "    CMOS Transmission Gate\n",
    "\n",
    "    External nodes:\n",
    "        A   : Data input\n",
    "        Y   : Data output\n",
    "        Sn  : NMOS control signal (active HIGH)\n",
    "        Sp  : PMOS control signal (active LOW)\n",
    "        VDD : Power supply\n",
    "    \"\"\"\n",
    "\n",
    "    # Order of nodes matters!\n",
    "    __nodes__ = ('A', 'Y', 'Sn', 'Sp', 'VDD')\n",
    "\n",
    "    def __init__(self, name):\n",
    "        \"\"\"\n",
    "        Initialize a CMOS transmission gate.\n",
    "\n",
    "        Parameters\n",
    "        ----------\n",
    "        name : str\n",
    "            Subcircuit instance name\n",
    "        \"\"\"\n",
    "        super().__init__(name, *self.__nodes__)\n",
    "\n",
    "        # ============================================================\n",
    "        # PMOS pass transistor\n",
    "        # Conducts when Sp = 0\n",
    "        # Passes strong '1'\n",
    "        # ============================================================\n",
    "        self.MOSFET(\n",
    "            'P1',            # Transistor name\n",
    "            'Y',             # Drain\n",
    "            'Sp',            # Gate\n",
    "            'A',             # Source\n",
    "            'VDD',           # Bulk\n",
    "            model='ptm65nm_pmos',\n",
    "            l=0.35 @ u_um,\n",
    "            w=0.3 @ u_um\n",
    "        )\n",
    "\n",
    "        # ============================================================\n",
    "        # NMOS pass transistor\n",
    "        # Conducts when Sn = 1\n",
    "        # Passes strong '0'\n",
    "        # ============================================================\n",
    "        self.MOSFET(\n",
    "            'N1',            # Transistor name\n",
    "            'Y',             # Drain\n",
    "            'Sn',            # Gate\n",
    "            'A',             # Source\n",
    "            self.gnd,        # Bulk\n",
    "            model='ptm65nm_nmos',\n",
    "            l=0.35 @ u_um,\n",
    "            w=0.3 @ u_um\n",
    "        )"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cee7eefe-7638-48e1-837f-80bc1df3ab7a",
   "metadata": {},
   "outputs": [],
   "source": [
    "class Xor10T(SubCircuit):\n",
    "    \"\"\"\n",
    "    CMOS XOR gate (10-transistor implementation)\n",
    "    Based on transmission gates + inverters\n",
    "\n",
    "    External nodes:\n",
    "        A   : Input A\n",
    "        B   : Input B\n",
    "        Y   : Output\n",
    "        VDD : Power supply\n",
    "    \"\"\"\n",
    "\n",
    "    __nodes__ = ('A', 'B', 'Y', 'VDD')\n",
    "\n",
    "    def __init__(self, name):\n",
    "        super().__init__(name, *self.__nodes__)\n",
    "\n",
    "        # Internal nodes\n",
    "        a_bar = 'a_bar'\n",
    "        b_bar = 'b_bar'\n",
    "        vinter = 'vinter'\n",
    "\n",
    "        # Invert A and B\n",
    "        self.X('IA', 'INV', 'A', a_bar, 'VDD')\n",
    "        self.X('IB', 'INV', 'B', b_bar, 'VDD')\n",
    "\n",
    "        # Transmission gate logic\n",
    "        # If A=0 → pass B̅\n",
    "        self.X('TG1', 'TRANS', b_bar, vinter, a_bar, 'A', 'VDD')\n",
    "\n",
    "        # If A=1 → pass B\n",
    "        self.X('TG2', 'TRANS', 'B', vinter, 'A', a_bar, 'VDD')\n",
    "\n",
    "        # Final inverter\n",
    "        self.X('IO', 'INV', vinter, 'Y', 'VDD')"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ac9e7bcc-1182-4639-8361-5688c5d86d12",
   "metadata": {},
   "source": [
    "### 6 transistors\n",
    "\n",
    "#### Explanation\n",
    "\n",
    "On the [](#circuit_electronique_symbolique_XOR_reduct_6), therer are 6 transistors. For reduct the number of transistor now, this circuit use just one transmission gate in the other circuit ([](#circuit_electronique_CMOS_XOR_reduct_10)) there are two transmission gate. The other modification big modification is the output. Now the output isn't rail-to-rail. So if the `A` or `B` output tension is not VDD the output is not perfect the good tension. This can create many problem if you are many stage. So, it is possible to add juste one stage with inversor gate and the circuit is rail-to-rail. The circuit symbolique is repreted in the [](#circuit_electronique_symbolique_XOR_reduct_6)\n",
    "\n",
    "```{figure} ./images/CMOS_XOR_reduct_6.svg\n",
    ":name: circuit_electronique_CMOS_XOR_reduct_6\n",
    ":align: center\n",
    ":width: 300px\n",
    "\n",
    "XOR gate built with CMOS 6 Transistors\n",
    "````\n",
    "\n",
    "```{figure} ./images/symbolique_XOR_reduct_6.svg\n",
    ":name: circuit_electronique_symbolique_XOR_reduct_6\n",
    ":align: center\n",
    ":width: 300px\n",
    "\n",
    "XOR gate built with CMOS 6 Transistors (symbolique)\n",
    "````\n",
    "\n",
    "\n",
    "\n",
    "```{figure} ./images/symbolique_XOR_reduct_6_demonstration.svg\n",
    ":name: circuit_electronique_symbolique_XOR_reduct_6_demonstration\n",
    ":align: center\n",
    ":width: 500px\n",
    "\n",
    "XOR gate built with CMOS 6 Transistors (symbolique demonstration)\n",
    "````\n",
    "\n",
    "#### Spice\n",
    "\n",
    "In this section the goal is juste build the subcircuit for next to compare all the model."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "d6a35d02-4487-43b6-b3ee-84eb3b1d2ab4",
   "metadata": {},
   "outputs": [],
   "source": [
    "class Xor6T(SubCircuit):\n",
    "    \"\"\"\n",
    "    CMOS XOR gate – 6-transistor implementation (pass-transistor logic)\n",
    "\n",
    "    This XOR topology is based on the classical 6T structure described\n",
    "    in CMOS VLSI Design. It relies on pass-transistor logic combined with\n",
    "    a single inverter to generate A̅.\n",
    "\n",
    "    ⚠ Important notes:\n",
    "    - The output node is NOT level-restored.\n",
    "    - Voltage degradation may occur (VDD - Vth).\n",
    "    - This cell is typically used as an internal logic block and is\n",
    "      usually followed by a restoring inverter.\n",
    "\n",
    "    External nodes:\n",
    "        A   : Input A\n",
    "        B   : Input B\n",
    "        Y   : XOR output (non-restored)\n",
    "        VDD : Power supply\n",
    "    \"\"\"\n",
    "\n",
    "    # Declaration of the external terminals of the subcircuit\n",
    "    __nodes__ = ('A', 'B', 'Y', 'VDD')\n",
    "\n",
    "    def __init__(self, name):\n",
    "        \"\"\"\n",
    "        Initialize the 6T CMOS XOR gate.\n",
    "\n",
    "        Parameters\n",
    "        ----------\n",
    "        name : str\n",
    "            Instance name of the subcircuit\n",
    "        \"\"\"\n",
    "        # Initialize the SubCircuit with its external nodes\n",
    "        super().__init__(name, *self.__nodes__)\n",
    "\n",
    "        # ============================================================\n",
    "        # Internal nodes\n",
    "        # ============================================================\n",
    "\n",
    "        # Complement of input A (generated by an inverter)\n",
    "        a_bar = 'a_bar'\n",
    "\n",
    "        # ============================================================\n",
    "        # Inverter stage (2 transistors)\n",
    "        # Generates A̅ from A\n",
    "        # ============================================================\n",
    "\n",
    "        self.X(\n",
    "            'IA',          # Inverter instance name\n",
    "            'INV',         # Inverter subcircuit\n",
    "            'A',           # Input A\n",
    "            a_bar,         # Output A̅\n",
    "            'VDD'          # Power supply\n",
    "        )\n",
    "\n",
    "        \n",
    "\n",
    "        # ============================================================\n",
    "        # Pass-transistor XOR core (4 transistors)\n",
    "        # ============================================================\n",
    "\n",
    "        # Transmission gate TG2\n",
    "        # When A = 0 → A̅ = 1 → TG2 ON\n",
    "        # In this case, B is directly passed to the output Y\n",
    "        # Implements the condition: Y = B if A = 0\n",
    "        self.X(\n",
    "            'TG2',         # Transmission gate instance\n",
    "            'TRANS',       # Transmission gate subcircuit\n",
    "            'B',           # Data input\n",
    "            'Y',           # Output node\n",
    "            a_bar,         # NMOS control (active when A = 0)\n",
    "            'A',           # PMOS control (complementary)\n",
    "            'VDD'          # Power supply\n",
    "        )\n",
    "        \n",
    "        # PMOS pass transistor\n",
    "        # Passes logic level from A to Y when B = 0\n",
    "        # Complements the NMOS network for full swing on logic '1'\n",
    "        self.MOSFET(\n",
    "            'P1',            # Transistor instance name\n",
    "            'Y',             # Drain (output)\n",
    "            'B',             # Gate (control)\n",
    "            'A',             # Source (data)\n",
    "            'VDD',           # Bulk connection\n",
    "            model='ptm65nm_pmos',\n",
    "            l=0.35 @ u_um,   # Channel length\n",
    "            w=0.3 @ u_um     # Channel width\n",
    "        )\n",
    "\n",
    "        # NMOS pass transistor\n",
    "        # Passes logic level from A̅ to Y when B = 1\n",
    "        # Forms the complementary pull-down path\n",
    "        self.MOSFET(\n",
    "            'N1',            # Transistor instance name\n",
    "            'Y',             # Drain (output)\n",
    "            'B',             # Gate (control)\n",
    "            a_bar,           # Source (data)\n",
    "            self.gnd,        # Bulk connection\n",
    "            model='ptm65nm_nmos',\n",
    "            l=0.35 @ u_um,   # Channel length\n",
    "            w=0.3 @ u_um     # Channel width\n",
    "        )"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ad00d369-2c79-4917-9c4d-048a74808c16",
   "metadata": {},
   "source": [
    "### 4-Transistor XOR Gate\n",
    "\n",
    "#### Explanation\n",
    "\n",
    "To conclude this section, we study a compact XOR circuit implemented using **only four transistors**.\n",
    "This architecture is the **most area-efficient** among the CMOS XOR implementations presented in this work.\n",
    "The circuit schematic is shown in [](#circuit_electronique_CMOS_XOR_reduct_4).\n",
    "\n",
    "First, transistors **M3** and **M4** form a common pull-down structure.\n",
    "When both inputs **A** and **B** are high, these transistors conduct and directly connect the output node to ground, forcing the output to logic low.\n",
    "\n",
    "The operation of transistors **M1** and **M2** is more subtle.\n",
    "These transistors implement the conditional conduction paths required for the XOR function.\n",
    "When one input is low and the other is high, only one of the transistors conducts, allowing the output to follow the corresponding input level.\n",
    "This behavior ensures that the output is high **only when A and B are different**, which is the defining property of the XOR logic function.\n",
    "\n",
    "The detailed conduction paths for all possible input combinations are illustrated in [](#circuit_electronique_CMOS_XOR_reduct_4_demonstration).\n",
    "\n",
    "```{figure} ./images/CMOS_XOR_reduct_4.svg\n",
    ":name: circuit_electronique_CMOS_XOR_reduct_4\n",
    ":align: center\n",
    ":width: 300px\n",
    "\n",
    "4-transistor CMOS XOR gate\n",
    "```\n",
    "\n",
    "```{figure} ./images/CMOS_XOR_reduct_4_demonstration.svg\n",
    ":name: circuit_electronique_CMOS_XOR_reduct_4_demonstration\n",
    ":align: center\n",
    ":width: 400px\n",
    "\n",
    "Operating principle of the 4-transistor CMOS XOR gate\n",
    "```\n",
    "\n",
    "#### SPICE Implementation\n",
    "\n",
    "In this section, the objective is to implement the **SPICE subcircuit** corresponding to the 4-transistor XOR gate. This model will later be used to **compare the electrical performance** (delay, power consumption, voltage swing) of different XOR topologies studied in this work.\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cb62b5ce-f250-45b6-a7d0-75f1fa51c13e",
   "metadata": {},
   "outputs": [],
   "source": [
    "class Xor4T(SubCircuit):\n",
    "    \"\"\"\n",
    "    CMOS XOR gate – 4-transistor implementation (pass-transistor logic)\n",
    "\n",
    "    This is an ultra-compact XOR realization using only four transistors.\n",
    "    It relies entirely on pass-transistor logic and does NOT include any\n",
    "    level restoration or complementary signal generation.\n",
    "\n",
    "    ⚠ Important notes:\n",
    "    - Output node is NOT level-restored.\n",
    "    - Severe voltage degradation is expected.\n",
    "    - Noise margins are very poor.\n",
    "    - This structure is mainly of academic interest or used in\n",
    "      highly optimized datapaths with short signal chains.\n",
    "\n",
    "    External nodes:\n",
    "        A   : Input A\n",
    "        B   : Input B\n",
    "        Y   : XOR output (non-restored)\n",
    "        VDD : Power supply\n",
    "    \"\"\"\n",
    "\n",
    "    # Declaration of the external terminals of the subcircuit\n",
    "    __nodes__ = ('A', 'B', 'Y', 'VDD')\n",
    "\n",
    "    def __init__(self, name):\n",
    "        \"\"\"\n",
    "        Initialize the 4T CMOS XOR gate.\n",
    "\n",
    "        Parameters\n",
    "        ----------\n",
    "        name : str\n",
    "            Instance name of the subcircuit\n",
    "        \"\"\"\n",
    "        # Initialize the SubCircuit\n",
    "        super().__init__(name, *self.__nodes__)\n",
    "\n",
    "        # ============================================================\n",
    "        # Internal nodes\n",
    "        # ============================================================\n",
    "\n",
    "        # Internal intermediate node used in the NMOS pull-down network\n",
    "        v_inter = 'v_inter'\n",
    "\n",
    "        # ============================================================\n",
    "        # PMOS pass-transistor network (pull-up paths)\n",
    "        # ============================================================\n",
    "\n",
    "        # PMOS P1\n",
    "        # Passes logic level from A to Y when B = 0\n",
    "        # Contributes to correct logic '1' propagation\n",
    "        self.MOSFET(\n",
    "            'P1',\n",
    "            'A',             # Drain (input A)\n",
    "            'B',             # Gate (control)\n",
    "            'Y',             # Source (output)\n",
    "            'VDD',           # Bulk\n",
    "            model='ptm65nm_pmos',\n",
    "            l=0.35 @ u_um,\n",
    "            w=0.3 @ u_um\n",
    "        )\n",
    "\n",
    "        # PMOS P2\n",
    "        # Passes logic level from B to Y when A = 0\n",
    "        # Complements P1 to form the XOR pull-up behavior\n",
    "        self.MOSFET(\n",
    "            'P2',\n",
    "            'B',             # Drain (input B)\n",
    "            'A',             # Gate (control)\n",
    "            'Y',             # Source (output)\n",
    "            'VDD',           # Bulk\n",
    "            model='ptm65nm_pmos',\n",
    "            l=0.35 @ u_um,\n",
    "            w=0.3 @ u_um\n",
    "        )\n",
    "\n",
    "        # ============================================================\n",
    "        # NMOS pass-transistor network (pull-down paths)\n",
    "        # ============================================================\n",
    "\n",
    "        # NMOS N1\n",
    "        # Connects Y to the intermediate node when A = 1\n",
    "        # Forms part of the pull-down path for logic '0'\n",
    "        self.MOSFET(\n",
    "            'N1',\n",
    "            'Y',             # Drain (output)\n",
    "            'A',             # Gate (control)\n",
    "            v_inter,         # Source (intermediate node)\n",
    "            self.gnd,        # Bulk\n",
    "            model='ptm65nm_nmos',\n",
    "            l=0.35 @ u_um,\n",
    "            w=0.3 @ u_um\n",
    "        )\n",
    "\n",
    "        # NMOS N2\n",
    "        # Pulls the intermediate node to ground when B = 1\n",
    "        # Completes the pull-down path for XOR operation\n",
    "        self.MOSFET(\n",
    "            'N2',\n",
    "            v_inter,         # Drain (intermediate node)\n",
    "            'B',             # Gate (control)\n",
    "            self.gnd,        # Source (ground)\n",
    "            self.gnd,        # Bulk\n",
    "            model='ptm65nm_nmos',\n",
    "            l=0.35 @ u_um,\n",
    "            w=0.3 @ u_um\n",
    "        )"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2c3bfa4f-1949-4598-b8d7-eecf2d29042f",
   "metadata": {},
   "source": [
    "### Comparison\n",
    "\n",
    "The purpose of this section is to compare all the circuits.\n",
    "\n",
    "#### Truth Table"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "08570f6d-5f6f-49bc-8823-35afe37fcc7d",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Store simulation results\n",
    "results = {\n",
    "    \"xor12t\" : [],\n",
    "    \"xor10t\" : [],\n",
    "    \"xor6t\"  : [],\n",
    "    \"xor4t\"  : [],\n",
    "}\n",
    "\n",
    "# Iterate over all input combinations (truth table)\n",
    "for A, B in itertools.product([0, 1], repeat=2):\n",
    "\n",
    "    # Create a new circuit for each input combination\n",
    "    circuit = Circuit(f'CMOS AND A={A} B={B}')\n",
    "\n",
    "    # Include transistor models\n",
    "    circuit.include('lib/ptm_65nm_nmos_bulk.mod')\n",
    "    circuit.include('lib/ptm_65nm_pmos_bulk.mod')\n",
    "    \n",
    "    # Power supply\n",
    "    circuit.V('dd', 'vdd', circuit.gnd, VDD)\n",
    "\n",
    "    # Logic inputs (DC values)\n",
    "    circuit.V('A', 'va', circuit.gnd, logic(A))\n",
    "    circuit.V('B', 'vb', circuit.gnd, logic(B))\n",
    "\n",
    "    # ============================================================\n",
    "    # CMOS Logic Core\n",
    "    # XOR gate implementation\n",
    "    # ============================================================\n",
    "\n",
    "    # ===========================================================\n",
    "    # Integration Sub-circuit\n",
    "    # ===========================================================\n",
    "    # Subcircuits\n",
    "    circuit.subcircuit(Inversor('INV'))\n",
    "    circuit.subcircuit(TransmissionGate('TRANS'))\n",
    "    circuit.subcircuit(Xor12T('XOR12T'))\n",
    "    circuit.subcircuit(Xor10T('XOR10T'))\n",
    "    circuit.subcircuit(Xor6T('XOR6T'))\n",
    "    circuit.subcircuit(Xor4T('XOR4T'))\n",
    "    \n",
    "    \n",
    "        \n",
    "    # ===========================================================\n",
    "    # Add XOR\n",
    "    # ===========================================================\n",
    "    circuit.X('X1', 'XOR12T', 'va', 'vb', 'xor12t', 'vdd')\n",
    "    circuit.X('I1', 'XOR10T', 'va', 'vb', 'xor10t', 'vdd')\n",
    "    circuit.X('I2', 'XOR6T',  'va', 'vb', 'xor6t',  'vdd')\n",
    "    circuit.X('I3', 'XOR4T',  'va', 'vb', 'Xor4T',  'vdd')\n",
    "    \n",
    "\n",
    "    # ========================================================\n",
    "    # DC operating point analysis\n",
    "    # ========================================================\n",
    "\n",
    "    simulator = circuit.simulator()\n",
    "    analysis = simulator.operating_point()\n",
    "\n",
    "    # Store output voltage    \n",
    "    for i in results :\n",
    "        Vout = float(analysis[i][0])\n",
    "        results[i].append((A, B, Vout))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "1f95104e-df5f-40f4-8dd5-3d9ba8960a04",
   "metadata": {},
   "outputs": [],
   "source": [
    "# ============================================================\n",
    "# Truth Table Verification\n",
    "# ============================================================\n",
    "\n",
    "# Logic threshold: midpoint of VDD\n",
    "Vth = float(VDD) / 2\n",
    "\n",
    "for k, v_list in results.items():\n",
    "    print(f\"Truth Table Verification {k}\")\n",
    "    print(\"------------------------\")\n",
    "    print(\" A  B   Vout (V)   Y\")\n",
    "    for A, B, Vout in v_list:\n",
    "        # Convert analog output voltage to logical value\n",
    "        Y = 1 if Vout > Vth else 0\n",
    "        print(f\" {A}  {B}   {Vout:.3f}      {Y}\")\n",
    "    print(\"======================================\\n\\n\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b8f1872d-1077-4aed-a015-8fac2eac4929",
   "metadata": {},
   "source": [
    "Since all XOR implementations share the same truth table, a functional comparison based solely on logical behavior is insufficient to distinguish between the different circuit models."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a4b2417b-1ae0-437a-b63c-6461237fe1f2",
   "metadata": {},
   "source": [
    "#### Chronogram XOR Gate"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "6c4136d1-099c-4dba-a5fd-2f36dea346d6",
   "metadata": {},
   "outputs": [],
   "source": [
    "# ============================================================\n",
    "# CMOS NOR Gate \n",
    "# Technology: PTM 65 nm\n",
    "# ============================================================\n",
    "\n",
    "# Create the circuit object\n",
    "circuit = Circuit('CMOS XOR')\n",
    "\n",
    "# ============================================================\n",
    "# Model Libraries\n",
    "# Include NMOS and PMOS transistor models\n",
    "# ============================================================\n",
    "\n",
    "circuit.include('lib/ptm_65nm_nmos_bulk.mod')\n",
    "circuit.include('lib/ptm_65nm_pmos_bulk.mod')\n",
    "\n",
    "# ============================================================\n",
    "# Power Supply Definition\n",
    "# ============================================================\n",
    "\n",
    "# Supply voltage\n",
    "VDD = 1.2\n",
    "\n",
    "# DC power supply (VDD)\n",
    "circuit.V('dd', 'vdd', circuit.gnd, VDD @ u_V)\n",
    "\n",
    "# ============================================================\n",
    "# Input Signal Definitions\n",
    "# Two pulse voltage sources are used to test all logic states\n",
    "# ============================================================\n",
    "\n",
    "# Input A: faster pulse\n",
    "circuit.PulseVoltageSource(\n",
    "    'A',\n",
    "    'va',\n",
    "    circuit.gnd,\n",
    "    0 @ u_V, VDD @ u_V,\n",
    "    pulse_width=5 @ u_ns,\n",
    "    period=10 @ u_ns\n",
    ")\n",
    "\n",
    "# Input B: slower pulse\n",
    "circuit.PulseVoltageSource(\n",
    "    'B',\n",
    "    'vb',\n",
    "    circuit.gnd,\n",
    "    0 @ u_V, VDD @ u_V,\n",
    "    pulse_width=10 @ u_ns,\n",
    "    period=20 @ u_ns\n",
    ")\n",
    "\n",
    "# ===========================================================\n",
    "# Integration Sub-circuit\n",
    "# ===========================================================\n",
    "# Subcircuits\n",
    "circuit.subcircuit(Inversor('INV'))\n",
    "circuit.subcircuit(TransmissionGate('TRANS'))\n",
    "circuit.subcircuit(Xor12T('XOR12T'))\n",
    "circuit.subcircuit(Xor10T('XOR10T'))\n",
    "circuit.subcircuit(Xor6T('XOR6T'))\n",
    "circuit.subcircuit(Xor4T('XOR4T'))\n",
    "\n",
    "\n",
    "    \n",
    "# ===========================================================\n",
    "# Add XOR\n",
    "# ===========================================================\n",
    "circuit.X('X1', 'XOR12T', 'va', 'vb', 'xor12t', 'vdd')\n",
    "circuit.X('I1', 'XOR10T', 'va', 'vb', 'xor10t', 'vdd')\n",
    "circuit.X('I2', 'XOR6T',  'va', 'vb', 'xor6t',  'vdd')\n",
    "circuit.X('I3', 'XOR4T',  'va', 'vb', 'Xor4T',  'vdd');"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "a3ba7bf5-9382-4619-ab7d-1e80313d4436",
   "metadata": {},
   "outputs": [],
   "source": [
    "# ============================================================\n",
    "# Simulation Setup\n",
    "# Transient analysis of the CMOS logic gate\n",
    "# ============================================================\n",
    "\n",
    "# Create the simulator instance\n",
    "# Temperature parameters are set to nominal operating conditions\n",
    "simulator = circuit.simulator(\n",
    "    temperature=25,\n",
    "    nominal_temperature=25\n",
    ")\n",
    "\n",
    "# ============================================================\n",
    "# Transient Analysis\n",
    "# ============================================================\n",
    "\n",
    "# Perform a transient simulation to observe the dynamic behavior\n",
    "# of the inputs (A, B) and the output (Vout)\n",
    "analysis = simulator.transient(\n",
    "    step_time=0.1 @ u_ns,\n",
    "    end_time=20 @ u_ns\n",
    ")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "3eae4179-3b0f-457f-aa4d-52ca7dd6c723",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Plot the transient waveforms\n",
    "plt.figure(figsize=(12, 8))\n",
    "plt.title(\"Temporal waveform of a XOR gate\")\n",
    "\n",
    "# Input signals (shifted vertically for clarity)\n",
    "plt.plot(analysis.time * 1e8, np.array(analysis[\"va\"]) + 3.5, label=\"Input A\")\n",
    "plt.plot(analysis.time * 1e8, np.array(analysis[\"vb\"]) + 2.0, label=\"Input B\")\n",
    "\n",
    "# Output signal\n",
    "plt.plot(analysis.time * 1e8, np.array(analysis[\"xor12t\"]),     label=\"xor12t\")\n",
    "plt.plot(analysis.time * 1e8, np.array(analysis[\"xor10t\"])-2.0, label=\"xor10t\")\n",
    "plt.plot(analysis.time * 1e8, np.array(analysis[\"xor10t\"])-3.5, label=\"xor6t\")\n",
    "plt.plot(analysis.time * 1e8, np.array(analysis[\"xor4t\"])-5.0,  label=\"xor4t\")\n",
    "\n",
    "# Axis labels and legend\n",
    "plt.xlabel(\"Time / ns\")\n",
    "plt.legend()\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "691ae7c3-94cc-46b2-88c1-010ca3c39c6f",
   "metadata": {},
   "source": [
    "It can be observed that the outputs differ depending on the circuit configurations. The only configuration that is truly different is the one using four transistors, which does not return to a low level.\n",
    "\n",
    "There are many possible circuit implementations. Designing a logic function follows the same reasoning as algorithmic design: there is an infinite number of possible configurations. These configurations vary according to different parameters, such as the number of transistors, circuit compactness, noise robustness, rise and fall times, and many other factors."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6c995af9-8ab9-4f32-9960-9adee4af6ad0",
   "metadata": {},
   "source": [
    "## Reference\n",
    "\n",
    "* https://vlsiworlds.com/wp-content/uploads/2021/04/cmos-vlsi-design-by-weste.pdf"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b177437e-2ac0-4457-9886-4ce0c99dd236",
   "metadata": {
    "jp-MarkdownHeadingCollapsed": true
   },
   "source": [
    "## Writing Matrix\n",
    "\n",
    "| Author | Reviewer | Approver | Section | Date 1 | Date 2 | Date 3 | General Remarks |\n",
    "|--------|----------|----------|---------|--------|--------|--------|------------------|\n",
    "| Sacha  | /        | /        | Entire document | 2026-01-05 | / | / | Initial draft of the full document |"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.18"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
