<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/Users/Yisong/Documents/new/mlp/nn/hdla_gen_hierarchy.html'.
Starting: parse design source files
INFO - (VHDL-1504) The default vhdl library search path is now "C:/lscc/diamond/3.1_x64/cae_library/vhdl_packages/vdbs"
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.1_x64/cae_library/synthesis/vhdl/machxo2.vhd
(VHDL-1493) Restoring VHDL parse-tree ieee.std_logic_1164 from C:/lscc/diamond/3.1_x64/cae_library/vhdl_packages/vdbs/ieee/std_logic_1164.vdb
(VHDL-1493) Restoring VHDL parse-tree std.standard from C:/lscc/diamond/3.1_x64/cae_library/vhdl_packages/vdbs/std/standard.vdb
(VHDL-1481) Analyzing VHDL file C:/Users/Yisong/Documents/new/mlp/a_s.vhd
(VHDL-1493) Restoring VHDL parse-tree ieee.std_logic_arith from C:/lscc/diamond/3.1_x64/cae_library/vhdl_packages/vdbs/ieee/std_logic_arith.vdb
(VHDL-1493) Restoring VHDL parse-tree ieee.std_logic_unsigned from C:/lscc/diamond/3.1_x64/cae_library/vhdl_packages/vdbs/ieee/std_logic_unsigned.vdb
INFO - C:/Users/Yisong/Documents/new/mlp/a_s.vhd(12,8-12,11) (VHDL-1012) analyzing entity a_s
INFO - C:/Users/Yisong/Documents/new/mlp/a_s.vhd(21,14-21,26) (VHDL-1010) analyzing architecture a_s_cel_arch
(VHDL-1481) Analyzing VHDL file C:/Users/Yisong/Documents/new/mlp/right_shifter.vhd
INFO - C:/Users/Yisong/Documents/new/mlp/right_shifter.vhd(13,8-13,21) (VHDL-1012) analyzing entity right_shifter
INFO - C:/Users/Yisong/Documents/new/mlp/right_shifter.vhd(20,14-20,24) (VHDL-1010) analyzing architecture behavioral
(VHDL-1481) Analyzing VHDL file C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(24,9-24,19) (VHDL-1014) analyzing package pkg_fp_exp
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(129,14-129,24) (VHDL-1013) analyzing package body pkg_fp_exp
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(277,8-277,13) (VHDL-1012) analyzing entity delay
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(285,14-285,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(313,8-313,16) (VHDL-1012) analyzing entity mult_clk
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(326,14-326,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(445,8-445,20) (VHDL-1012) analyzing entity fp_exp_shift
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(454,14-454,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(509,8-509,24) (VHDL-1012) analyzing entity fp_exp_shift_clk
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(519,14-519,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(630,8-630,14) (VHDL-1012) analyzing entity fp_exp
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(637,14-637,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(763,8-763,18) (VHDL-1012) analyzing entity fp_exp_clk
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(771,14-771,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(1086,9-1086,26) (VHDL-1014) analyzing package pkg_fp_exp_exp_y1
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(1189,8-1189,23) (VHDL-1012) analyzing entity fp_exp_exp_y1_6
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(1194,14-1194,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(1227,8-1227,23) (VHDL-1012) analyzing entity fp_exp_exp_y1_7
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(1232,14-1232,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(1265,8-1265,23) (VHDL-1012) analyzing entity fp_exp_exp_y1_8
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(1270,14-1270,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(1303,8-1303,23) (VHDL-1012) analyzing entity fp_exp_exp_y1_9
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(1308,14-1308,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(1357,8-1357,24) (VHDL-1012) analyzing entity fp_exp_exp_y1_10
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(1362,14-1362,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(1411,8-1411,24) (VHDL-1012) analyzing entity fp_exp_exp_y1_11
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(1416,14-1416,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(1465,8-1465,24) (VHDL-1012) analyzing entity fp_exp_exp_y1_12
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(1470,14-1470,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(1551,8-1551,24) (VHDL-1012) analyzing entity fp_exp_exp_y1_13
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(1556,14-1556,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(1637,8-1637,24) (VHDL-1012) analyzing entity fp_exp_exp_y1_14
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(1642,14-1642,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(1723,8-1723,24) (VHDL-1012) analyzing entity fp_exp_exp_y1_15
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(1728,14-1728,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(1873,8-1873,24) (VHDL-1012) analyzing entity fp_exp_exp_y1_16
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(1878,14-1878,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(2023,8-2023,24) (VHDL-1012) analyzing entity fp_exp_exp_y1_17
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(2028,14-2028,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(2173,8-2173,24) (VHDL-1012) analyzing entity fp_exp_exp_y1_18
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(2178,14-2178,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(2451,8-2451,24) (VHDL-1012) analyzing entity fp_exp_exp_y1_19
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(2456,14-2456,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(2729,8-2729,24) (VHDL-1012) analyzing entity fp_exp_exp_y1_20
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(2734,14-2734,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(3007,8-3007,24) (VHDL-1012) analyzing entity fp_exp_exp_y1_21
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(3012,14-3012,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(3285,8-3285,24) (VHDL-1012) analyzing entity fp_exp_exp_y1_22
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(3290,14-3290,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(3563,8-3563,24) (VHDL-1012) analyzing entity fp_exp_exp_y1_23
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(3568,14-3568,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(3844,8-3844,21) (VHDL-1012) analyzing entity fp_exp_exp_y1
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(3850,14-3850,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(3988,9-3988,26) (VHDL-1014) analyzing package pkg_fp_exp_exp_y2
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(4115,8-4115,23) (VHDL-1012) analyzing entity fp_exp_exp_y2_6
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(4120,14-4120,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(4145,8-4145,23) (VHDL-1012) analyzing entity fp_exp_exp_y2_7
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(4150,14-4150,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(4183,8-4183,23) (VHDL-1012) analyzing entity fp_exp_exp_y2_8
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(4188,14-4188,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(4237,8-4237,23) (VHDL-1012) analyzing entity fp_exp_exp_y2_9
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(4242,14-4242,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(4275,8-4275,24) (VHDL-1012) analyzing entity fp_exp_exp_y2_10
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(4280,14-4280,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(4329,8-4329,24) (VHDL-1012) analyzing entity fp_exp_exp_y2_11
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(4334,14-4334,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(4415,8-4415,24) (VHDL-1012) analyzing entity fp_exp_exp_y2_12
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(4420,14-4420,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(4469,8-4469,24) (VHDL-1012) analyzing entity fp_exp_exp_y2_13
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(4474,14-4474,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(4555,8-4555,24) (VHDL-1012) analyzing entity fp_exp_exp_y2_14
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(4560,14-4560,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(4705,8-4705,24) (VHDL-1012) analyzing entity fp_exp_exp_y2_15
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(4710,14-4710,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(4791,8-4791,24) (VHDL-1012) analyzing entity fp_exp_exp_y2_16
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(4796,14-4796,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(4941,8-4941,24) (VHDL-1012) analyzing entity fp_exp_exp_y2_17
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(4946,14-4946,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(5219,8-5219,24) (VHDL-1012) analyzing entity fp_exp_exp_y2_18
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(5224,14-5224,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(5369,8-5369,24) (VHDL-1012) analyzing entity fp_exp_exp_y2_19
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(5374,14-5374,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(5665,8-5665,27) (VHDL-1012) analyzing entity fp_exp_exp_y2_20_t0
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(5670,14-5670,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(5726,8-5726,31) (VHDL-1012) analyzing entity fp_exp_exp_y2_20_t1_pow
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(5731,14-5731,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(5756,8-5756,30) (VHDL-1012) analyzing entity fp_exp_exp_y2_20_t1_t1
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(5762,14-5762,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(5912,8-5912,27) (VHDL-1012) analyzing entity fp_exp_exp_y2_20_t1
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(5918,14-5918,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(5965,8-5965,31) (VHDL-1012) analyzing entity fp_exp_exp_y2_20_t1_clk
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(5972,14-5972,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(6034,8-6034,24) (VHDL-1012) analyzing entity fp_exp_exp_y2_20
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(6039,14-6039,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(6080,8-6080,28) (VHDL-1012) analyzing entity fp_exp_exp_y2_20_clk
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(6086,14-6086,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(6158,8-6158,27) (VHDL-1012) analyzing entity fp_exp_exp_y2_21_t0
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(6163,14-6163,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(6251,8-6251,31) (VHDL-1012) analyzing entity fp_exp_exp_y2_21_t1_pow
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(6256,14-6256,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(6281,8-6281,30) (VHDL-1012) analyzing entity fp_exp_exp_y2_21_t1_t1
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(6287,14-6287,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(6437,8-6437,27) (VHDL-1012) analyzing entity fp_exp_exp_y2_21_t1
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(6443,14-6443,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(6490,8-6490,31) (VHDL-1012) analyzing entity fp_exp_exp_y2_21_t1_clk
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(6497,14-6497,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(6559,8-6559,24) (VHDL-1012) analyzing entity fp_exp_exp_y2_21
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(6564,14-6564,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(6605,8-6605,28) (VHDL-1012) analyzing entity fp_exp_exp_y2_21_clk
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(6611,14-6611,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(6683,8-6683,27) (VHDL-1012) analyzing entity fp_exp_exp_y2_22_t0
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(6688,14-6688,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(6776,8-6776,31) (VHDL-1012) analyzing entity fp_exp_exp_y2_22_t1_pow
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(6781,14-6781,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(6808,8-6808,30) (VHDL-1012) analyzing entity fp_exp_exp_y2_22_t1_t1
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(6814,14-6814,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(6962,8-6962,30) (VHDL-1012) analyzing entity fp_exp_exp_y2_22_t1_t2
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(6968,14-6968,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(7007,8-7007,27) (VHDL-1012) analyzing entity fp_exp_exp_y2_22_t1
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(7013,14-7013,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(7082,8-7082,31) (VHDL-1012) analyzing entity fp_exp_exp_y2_22_t1_clk
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(7089,14-7089,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(7179,8-7179,24) (VHDL-1012) analyzing entity fp_exp_exp_y2_22
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(7184,14-7184,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(7225,8-7225,28) (VHDL-1012) analyzing entity fp_exp_exp_y2_22_clk
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(7231,14-7231,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(7303,8-7303,27) (VHDL-1012) analyzing entity fp_exp_exp_y2_23_t0
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(7308,14-7308,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(7396,8-7396,31) (VHDL-1012) analyzing entity fp_exp_exp_y2_23_t1_pow
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(7401,14-7401,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(7430,8-7430,30) (VHDL-1012) analyzing entity fp_exp_exp_y2_23_t1_t1
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(7435,14-7435,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(7521,8-7521,27) (VHDL-1012) analyzing entity fp_exp_exp_y2_23_t1
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(7527,14-7527,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(7576,8-7576,31) (VHDL-1012) analyzing entity fp_exp_exp_y2_23_t1_clk
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(7583,14-7583,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(7654,8-7654,24) (VHDL-1012) analyzing entity fp_exp_exp_y2_23
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(7659,14-7659,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(7700,8-7700,28) (VHDL-1012) analyzing entity fp_exp_exp_y2_23_clk
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(7706,14-7706,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(7763,8-7763,21) (VHDL-1012) analyzing entity fp_exp_exp_y2
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(7769,14-7769,18) (VHDL-1010) analyzing architecture arch
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(7908,8-7908,25) (VHDL-1012) analyzing entity fp_exp_exp_y2_clk
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(7915,14-7915,18) (VHDL-1010) analyzing architecture arch
(VHDL-1481) Analyzing VHDL file C:/Users/Yisong/Documents/new/mlp/fp.vhd
INFO - C:/Users/Yisong/Documents/new/mlp/fp.vhd(4,9-4,20) (VHDL-1014) analyzing package float_types
INFO - C:/Users/Yisong/Documents/new/mlp/fp.vhd(15,9-15,25) (VHDL-1014) analyzing package float_components
INFO - C:/Users/Yisong/Documents/new/mlp/fp.vhd(97,9-97,24) (VHDL-1014) analyzing package float_constants
INFO - C:/Users/Yisong/Documents/new/mlp/fp.vhd(128,8-128,17) (VHDL-1012) analyzing entity float_alu
INFO - C:/Users/Yisong/Documents/new/mlp/fp.vhd(138,14-138,17) (VHDL-1010) analyzing architecture rtl
(VHDL-1481) Analyzing VHDL file C:/Users/Yisong/Documents/new/mlp/fp_add.vhd
INFO - C:/Users/Yisong/Documents/new/mlp/fp_add.vhd(29,8-29,14) (VHDL-1012) analyzing entity fp_add
INFO - C:/Users/Yisong/Documents/new/mlp/fp_add.vhd(40,14-40,24) (VHDL-1010) analyzing architecture behavioral
(VHDL-1481) Analyzing VHDL file C:/Users/Yisong/Documents/new/mlp/fp_div.vhd
INFO - C:/Users/Yisong/Documents/new/mlp/fp_div.vhd(30,8-30,14) (VHDL-1012) analyzing entity fp_div
INFO - C:/Users/Yisong/Documents/new/mlp/fp_div.vhd(42,14-42,24) (VHDL-1010) analyzing architecture behavioral
(VHDL-1481) Analyzing VHDL file C:/Users/Yisong/Documents/new/mlp/fp_leading_zeros_and_shift.vhd
INFO - C:/Users/Yisong/Documents/new/mlp/fp_leading_zeros_and_shift.vhd(14,8-14,34) (VHDL-1012) analyzing entity fp_leading_zeros_and_shift
INFO - C:/Users/Yisong/Documents/new/mlp/fp_leading_zeros_and_shift.vhd(23,14-23,24) (VHDL-1010) analyzing architecture behavioral
(VHDL-1481) Analyzing VHDL file C:/Users/Yisong/Documents/new/mlp/fp_mul.vhd
INFO - C:/Users/Yisong/Documents/new/mlp/fp_mul.vhd(27,8-27,14) (VHDL-1012) analyzing entity fp_mul
INFO - C:/Users/Yisong/Documents/new/mlp/fp_mul.vhd(37,14-37,23) (VHDL-1010) analyzing architecture one_cycle
(VHDL-1481) Analyzing VHDL file C:/Users/Yisong/Documents/new/mlp/efb_spi.vhd
INFO - C:/Users/Yisong/Documents/new/mlp/efb_spi.vhd(14,8-14,15) (VHDL-1012) analyzing entity efb_spi
INFO - C:/Users/Yisong/Documents/new/mlp/efb_spi.vhd(31,14-31,23) (VHDL-1010) analyzing architecture structure
(VHDL-1481) Analyzing VHDL file C:/Users/Yisong/Documents/new/mlp/spi.vhd
INFO - C:/Users/Yisong/Documents/new/mlp/spi.vhd(5,8-5,12) (VHDL-1012) analyzing entity spi2
INFO - C:/Users/Yisong/Documents/new/mlp/spi.vhd(22,14-22,17) (VHDL-1010) analyzing architecture rtl
(VHDL-1481) Analyzing VHDL file C:/Users/Yisong/Documents/new/mlp/reset.vhd
INFO - C:/Users/Yisong/Documents/new/mlp/reset.vhd(5,8-5,13) (VHDL-1012) analyzing entity reset
INFO - C:/Users/Yisong/Documents/new/mlp/reset.vhd(13,14-13,17) (VHDL-1010) analyzing architecture rtl
(VHDL-1481) Analyzing VHDL file C:/Users/Yisong/Documents/new/mlp/receiver.vhd
INFO - C:/Users/Yisong/Documents/new/mlp/receiver.vhd(6,8-6,16) (VHDL-1012) analyzing entity receiver
INFO - C:/Users/Yisong/Documents/new/mlp/receiver.vhd(17,14-17,17) (VHDL-1010) analyzing architecture rtl
(VHDL-1481) Analyzing VHDL file C:/Users/Yisong/Documents/new/mlp/sram_dp_true.vhd
INFO - C:/Users/Yisong/Documents/new/mlp/sram_dp_true.vhd(3,9-3,22) (VHDL-1014) analyzing package sram_dp_types
INFO - C:/Users/Yisong/Documents/new/mlp/sram_dp_true.vhd(282,8-282,15) (VHDL-1012) analyzing entity sram_dp
INFO - C:/Users/Yisong/Documents/new/mlp/sram_dp_true.vhd(302,14-302,17) (VHDL-1010) analyzing architecture rtl
(VHDL-1481) Analyzing VHDL file C:/Users/Yisong/Documents/new/mlp/mlp_pkg.vhd
(VHDL-1493) Restoring VHDL parse-tree ieee.numeric_std from C:/lscc/diamond/3.1_x64/cae_library/vhdl_packages/vdbs/ieee/numeric_std.vdb
INFO - C:/Users/Yisong/Documents/new/mlp/mlp_pkg.vhd(5,9-5,16) (VHDL-1014) analyzing package mlp_pkg
(VHDL-1481) Analyzing VHDL file C:/Users/Yisong/Documents/new/mlp/test.vhd
INFO - C:/Users/Yisong/Documents/new/mlp/test.vhd(3,9-3,18) (VHDL-1014) analyzing package ann_types
(VHDL-1493) Restoring VHDL parse-tree ieee.std_logic_textio from C:/lscc/diamond/3.1_x64/cae_library/vhdl_packages/vdbs/ieee/std_logic_textio.vdb
(VHDL-1493) Restoring VHDL parse-tree std.textio from C:/lscc/diamond/3.1_x64/cae_library/vhdl_packages/vdbs/std/textio.vdb
INFO - C:/Users/Yisong/Documents/new/mlp/test.vhd(22,8-22,11) (VHDL-1012) analyzing entity mlp
INFO - C:/Users/Yisong/Documents/new/mlp/test.vhd(47,14-47,17) (VHDL-1010) analyzing architecture rtl
(VHDL-1481) Analyzing VHDL file C:/Users/Yisong/Documents/new/mlp/main.vhd
INFO - C:/Users/Yisong/Documents/new/mlp/main.vhd(20,8-20,12) (VHDL-1012) analyzing entity main
INFO - C:/Users/Yisong/Documents/new/mlp/main.vhd(51,14-51,17) (VHDL-1010) analyzing architecture rtl
(VHDL-1481) Analyzing VHDL file C:/Users/Yisong/Documents/new/mlp/div_nr_wsticky.vhd
INFO - C:/Users/Yisong/Documents/new/mlp/div_nr_wsticky.vhd(17,8-17,22) (VHDL-1012) analyzing entity div_nr_wsticky
INFO - C:/Users/Yisong/Documents/new/mlp/div_nr_wsticky.vhd(27,14-27,22) (VHDL-1010) analyzing architecture div_arch
(VHDL-1481) Analyzing VHDL file C:/Users/Yisong/Documents/new/mlp/loadWeight.vhd
INFO - C:/Users/Yisong/Documents/new/mlp/loadWeight.vhd(13,8-13,18) (VHDL-1012) analyzing entity loadweight
INFO - C:/Users/Yisong/Documents/new/mlp/loadWeight.vhd(35,14-35,17) (VHDL-1010) analyzing architecture rtl
(VHDL-1481) Analyzing VHDL file C:/Users/Yisong/Documents/new/mlp/pr.vhd
INFO - C:/Users/Yisong/Documents/new/mlp/pr.vhd(16,8-16,10) (VHDL-1012) analyzing entity pr
INFO - C:/Users/Yisong/Documents/new/mlp/pr.vhd(28,14-28,17) (VHDL-1010) analyzing architecture rtl
(VHDL-1481) Analyzing VHDL file C:/Users/Yisong/Documents/new/mlp/ram_dp_true.vhd
INFO - C:/Users/Yisong/Documents/new/mlp/ram_dp_true.vhd(14,8-14,19) (VHDL-1012) analyzing entity ram_dp_true
INFO - C:/Users/Yisong/Documents/new/mlp/ram_dp_true.vhd(32,14-32,23) (VHDL-1010) analyzing architecture structure
(VHDL-1481) Analyzing VHDL file C:/Users/Yisong/Documents/new/mlp/output.vhd
INFO - C:/Users/Yisong/Documents/new/mlp/output.vhd(13,8-13,14) (VHDL-1012) analyzing entity output
INFO - C:/Users/Yisong/Documents/new/mlp/output.vhd(26,14-26,17) (VHDL-1010) analyzing architecture rtl
INFO - C:/Users/Yisong/Documents/new/mlp/main.vhd(20,8-20,12) (VHDL-1067) elaborating main(rtl)
WARNING - C:/Users/Yisong/Documents/new/mlp/main.vhd(350,5-350,50) (VHDL-1250) ib remains a black-box since it has no binding entity
WARNING - C:/Users/Yisong/Documents/new/mlp/main.vhd(351,5-351,43) (VHDL-1250) gsr remains a black-box since it has no binding entity
WARNING - C:/Users/Yisong/Documents/new/mlp/main.vhd(355,5-357,66) (VHDL-1250) osch remains a black-box since it has no binding entity
INFO - C:/Users/Yisong/Documents/new/mlp/reset.vhd(5,8-5,13) (VHDL-1067) elaborating reset_uniq_0(rtl)
INFO - C:/Users/Yisong/Documents/new/mlp/spi.vhd(5,8-5,12) (VHDL-1067) elaborating spi2_uniq_0(rtl)
INFO - C:/Users/Yisong/Documents/new/mlp/efb_spi.vhd(14,8-14,15) (VHDL-1067) elaborating efb_spi_uniq_0(Structure)
WARNING - C:/Users/Yisong/Documents/new/mlp/efb_spi.vhd(148,5-149,33) (VHDL-1250) vhi remains a black-box since it has no binding entity
WARNING - C:/Users/Yisong/Documents/new/mlp/efb_spi.vhd(151,5-153,26) (VHDL-1250) bb remains a black-box since it has no binding entity
WARNING - C:/Users/Yisong/Documents/new/mlp/efb_spi.vhd(155,5-157,26) (VHDL-1250) bb remains a black-box since it has no binding entity
WARNING - C:/Users/Yisong/Documents/new/mlp/efb_spi.vhd(159,5-160,74) (VHDL-1250) bb remains a black-box since it has no binding entity
WARNING - C:/Users/Yisong/Documents/new/mlp/efb_spi.vhd(162,5-163,33) (VHDL-1250) vlo remains a black-box since it has no binding entity
WARNING - C:/Users/Yisong/Documents/new/mlp/efb_spi.vhd(165,5-228,61) (VHDL-1250) efb remains a black-box since it has no binding entity
INFO - C:/Users/Yisong/Documents/new/mlp/fp.vhd(128,8-128,17) (VHDL-1067) elaborating float_alu_uniq_0(rtl)
INFO - C:/Users/Yisong/Documents/new/mlp/fp_add.vhd(29,8-29,14) (VHDL-1067) elaborating fp_add_uniq_0(Behavioral)
INFO - C:/Users/Yisong/Documents/new/mlp/right_shifter.vhd(13,8-13,21) (VHDL-1067) elaborating right_shifter_uniq_0(Behavioral)
INFO - C:/Users/Yisong/Documents/new/mlp/fp_leading_zeros_and_shift.vhd(14,8-14,34) (VHDL-1067) elaborating fp_leading_zeros_and_shift_uniq_0(Behavioral)
INFO - C:/Users/Yisong/Documents/new/mlp/fp_add.vhd(29,8-29,14) (VHDL-1067) elaborating fp_add_uniq_1(Behavioral)
INFO - C:/Users/Yisong/Documents/new/mlp/right_shifter.vhd(13,8-13,21) (VHDL-1067) elaborating right_shifter_uniq_1(Behavioral)
INFO - C:/Users/Yisong/Documents/new/mlp/fp_leading_zeros_and_shift.vhd(14,8-14,34) (VHDL-1067) elaborating fp_leading_zeros_and_shift_uniq_1(Behavioral)
INFO - C:/Users/Yisong/Documents/new/mlp/fp_mul.vhd(27,8-27,14) (VHDL-1067) elaborating fp_mul_uniq_0(one_cycle)
INFO - C:/Users/Yisong/Documents/new/mlp/fp_div.vhd(30,8-30,14) (VHDL-1067) elaborating fp_div_uniq_0(Behavioral)
INFO - C:/Users/Yisong/Documents/new/mlp/div_nr_wsticky.vhd(17,8-17,22) (VHDL-1067) elaborating div_nr_wsticky_uniq_0(div_arch)
INFO - C:/Users/Yisong/Documents/new/mlp/a_s.vhd(12,8-12,11) (VHDL-1067) elaborating a_s_uniq_0(a_s_cel_arch)
INFO - C:/Users/Yisong/Documents/new/mlp/a_s.vhd(12,8-12,11) (VHDL-1067) elaborating a_s_uniq_1(a_s_cel_arch)
INFO - C:/Users/Yisong/Documents/new/mlp/a_s.vhd(12,8-12,11) (VHDL-1067) elaborating a_s_uniq_2(a_s_cel_arch)
INFO - C:/Users/Yisong/Documents/new/mlp/a_s.vhd(12,8-12,11) (VHDL-1067) elaborating a_s_uniq_3(a_s_cel_arch)
INFO - C:/Users/Yisong/Documents/new/mlp/a_s.vhd(12,8-12,11) (VHDL-1067) elaborating a_s_uniq_4(a_s_cel_arch)
INFO - C:/Users/Yisong/Documents/new/mlp/a_s.vhd(12,8-12,11) (VHDL-1067) elaborating a_s_uniq_5(a_s_cel_arch)
INFO - C:/Users/Yisong/Documents/new/mlp/a_s.vhd(12,8-12,11) (VHDL-1067) elaborating a_s_uniq_6(a_s_cel_arch)
INFO - C:/Users/Yisong/Documents/new/mlp/a_s.vhd(12,8-12,11) (VHDL-1067) elaborating a_s_uniq_7(a_s_cel_arch)
INFO - C:/Users/Yisong/Documents/new/mlp/a_s.vhd(12,8-12,11) (VHDL-1067) elaborating a_s_uniq_8(a_s_cel_arch)
INFO - C:/Users/Yisong/Documents/new/mlp/a_s.vhd(12,8-12,11) (VHDL-1067) elaborating a_s_uniq_9(a_s_cel_arch)
INFO - C:/Users/Yisong/Documents/new/mlp/a_s.vhd(12,8-12,11) (VHDL-1067) elaborating a_s_uniq_10(a_s_cel_arch)
INFO - C:/Users/Yisong/Documents/new/mlp/a_s.vhd(12,8-12,11) (VHDL-1067) elaborating a_s_uniq_11(a_s_cel_arch)
INFO - C:/Users/Yisong/Documents/new/mlp/a_s.vhd(12,8-12,11) (VHDL-1067) elaborating a_s_uniq_12(a_s_cel_arch)
INFO - C:/Users/Yisong/Documents/new/mlp/a_s.vhd(12,8-12,11) (VHDL-1067) elaborating a_s_uniq_13(a_s_cel_arch)
INFO - C:/Users/Yisong/Documents/new/mlp/a_s.vhd(12,8-12,11) (VHDL-1067) elaborating a_s_uniq_14(a_s_cel_arch)
INFO - C:/Users/Yisong/Documents/new/mlp/a_s.vhd(12,8-12,11) (VHDL-1067) elaborating a_s_uniq_15(a_s_cel_arch)
INFO - C:/Users/Yisong/Documents/new/mlp/a_s.vhd(12,8-12,11) (VHDL-1067) elaborating a_s_uniq_16(a_s_cel_arch)
INFO - C:/Users/Yisong/Documents/new/mlp/a_s.vhd(12,8-12,11) (VHDL-1067) elaborating a_s_uniq_17(a_s_cel_arch)
INFO - C:/Users/Yisong/Documents/new/mlp/a_s.vhd(12,8-12,11) (VHDL-1067) elaborating a_s_uniq_18(a_s_cel_arch)
INFO - C:/Users/Yisong/Documents/new/mlp/a_s.vhd(12,8-12,11) (VHDL-1067) elaborating a_s_uniq_19(a_s_cel_arch)
INFO - C:/Users/Yisong/Documents/new/mlp/a_s.vhd(12,8-12,11) (VHDL-1067) elaborating a_s_uniq_20(a_s_cel_arch)
INFO - C:/Users/Yisong/Documents/new/mlp/a_s.vhd(12,8-12,11) (VHDL-1067) elaborating a_s_uniq_21(a_s_cel_arch)
INFO - C:/Users/Yisong/Documents/new/mlp/a_s.vhd(12,8-12,11) (VHDL-1067) elaborating a_s_uniq_22(a_s_cel_arch)
INFO - C:/Users/Yisong/Documents/new/mlp/a_s.vhd(12,8-12,11) (VHDL-1067) elaborating a_s_uniq_23(a_s_cel_arch)
INFO - C:/Users/Yisong/Documents/new/mlp/a_s.vhd(12,8-12,11) (VHDL-1067) elaborating a_s_uniq_24(a_s_cel_arch)
INFO - C:/Users/Yisong/Documents/new/mlp/a_s.vhd(12,8-12,11) (VHDL-1067) elaborating a_s_uniq_25(a_s_cel_arch)
INFO - C:/Users/Yisong/Documents/new/mlp/a_s.vhd(12,8-12,11) (VHDL-1067) elaborating a_s_uniq_26(a_s_cel_arch)
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(630,8-630,14) (VHDL-1067) elaborating fp_exp_uniq_0(arch)
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(445,8-445,20) (VHDL-1067) elaborating fp_exp_shift_uniq_0(arch)
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(3844,8-3844,21) (VHDL-1067) elaborating fp_exp_exp_y1_uniq_0(arch)
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(3563,8-3563,24) (VHDL-1067) elaborating fp_exp_exp_y1_23_uniq_0(arch)
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(7763,8-7763,21) (VHDL-1067) elaborating fp_exp_exp_y2_uniq_0(arch)
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(7654,8-7654,24) (VHDL-1067) elaborating fp_exp_exp_y2_23_uniq_0(arch)
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(7303,8-7303,27) (VHDL-1067) elaborating fp_exp_exp_y2_23_t0_uniq_0(arch)
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(7521,8-7521,27) (VHDL-1067) elaborating fp_exp_exp_y2_23_t1_uniq_0(arch)
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(7396,8-7396,31) (VHDL-1067) elaborating fp_exp_exp_y2_23_t1_pow_uniq_0(arch)
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(7430,8-7430,30) (VHDL-1067) elaborating fp_exp_exp_y2_23_t1_t1_uniq_0(arch)
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(763,8-763,18) (VHDL-1067) elaborating fp_exp_clk_uniq_0(arch)
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(509,8-509,24) (VHDL-1067) elaborating fp_exp_shift_clk_uniq_0(arch)
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(277,8-277,13) (VHDL-1067) elaborating delay_uniq_0(arch)
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(277,8-277,13) (VHDL-1067) elaborating delay_uniq_1(arch)
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(313,8-313,16) (VHDL-1067) elaborating mult_clk_uniq_0(arch)
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(313,8-313,16) (VHDL-1067) elaborating mult_clk_uniq_1(arch)
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(277,8-277,13) (VHDL-1067) elaborating delay_uniq_2(arch)
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(3844,8-3844,21) (VHDL-1067) elaborating fp_exp_exp_y1_uniq_1(arch)
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(3563,8-3563,24) (VHDL-1067) elaborating fp_exp_exp_y1_23_uniq_1(arch)
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(7908,8-7908,25) (VHDL-1067) elaborating fp_exp_exp_y2_clk_uniq_0(arch)
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(7700,8-7700,28) (VHDL-1067) elaborating fp_exp_exp_y2_23_clk_uniq_0(arch)
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(7303,8-7303,27) (VHDL-1067) elaborating fp_exp_exp_y2_23_t0_uniq_1(arch)
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(7576,8-7576,31) (VHDL-1067) elaborating fp_exp_exp_y2_23_t1_clk_uniq_0(arch)
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(7396,8-7396,31) (VHDL-1067) elaborating fp_exp_exp_y2_23_t1_pow_uniq_1(arch)
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(7430,8-7430,30) (VHDL-1067) elaborating fp_exp_exp_y2_23_t1_t1_uniq_1(arch)
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(313,8-313,16) (VHDL-1067) elaborating mult_clk_uniq_2(arch)
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(277,8-277,13) (VHDL-1067) elaborating delay_uniq_3(arch)
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(277,8-277,13) (VHDL-1067) elaborating delay_uniq_4(arch)
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(277,8-277,13) (VHDL-1067) elaborating delay_uniq_5(arch)
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(313,8-313,16) (VHDL-1067) elaborating mult_clk_uniq_3(arch)
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(277,8-277,13) (VHDL-1067) elaborating delay_uniq_6(arch)
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(277,8-277,13) (VHDL-1067) elaborating delay_uniq_7(arch)
INFO - C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd(277,8-277,13) (VHDL-1067) elaborating delay_uniq_8(arch)
INFO - C:/Users/Yisong/Documents/new/mlp/receiver.vhd(6,8-6,16) (VHDL-1067) elaborating receiver_uniq_0(rtl)
INFO - C:/Users/Yisong/Documents/new/mlp/sram_dp_true.vhd(282,8-282,15) (VHDL-1067) elaborating sram_dp_uniq_0(rtl)
INFO - C:/Users/Yisong/Documents/new/mlp/ram_dp_true.vhd(14,8-14,19) (VHDL-1067) elaborating ram_dp_true_uniq_0(Structure)
WARNING - C:/Users/Yisong/Documents/new/mlp/ram_dp_true.vhd(145,5-146,33) (VHDL-1250) vhi remains a black-box since it has no binding entity
WARNING - C:/Users/Yisong/Documents/new/mlp/ram_dp_true.vhd(148,5-208,39) (VHDL-1250) dp8kc remains a black-box since it has no binding entity
WARNING - C:/Users/Yisong/Documents/new/mlp/ram_dp_true.vhd(210,5-270,39) (VHDL-1250) dp8kc remains a black-box since it has no binding entity
WARNING - C:/Users/Yisong/Documents/new/mlp/ram_dp_true.vhd(272,5-332,39) (VHDL-1250) dp8kc remains a black-box since it has no binding entity
WARNING - C:/Users/Yisong/Documents/new/mlp/ram_dp_true.vhd(334,5-394,39) (VHDL-1250) dp8kc remains a black-box since it has no binding entity
WARNING - C:/Users/Yisong/Documents/new/mlp/ram_dp_true.vhd(396,5-456,39) (VHDL-1250) dp8kc remains a black-box since it has no binding entity
WARNING - C:/Users/Yisong/Documents/new/mlp/ram_dp_true.vhd(458,5-518,53) (VHDL-1250) dp8kc remains a black-box since it has no binding entity
WARNING - C:/Users/Yisong/Documents/new/mlp/ram_dp_true.vhd(520,5-580,53) (VHDL-1250) dp8kc remains a black-box since it has no binding entity
WARNING - C:/Users/Yisong/Documents/new/mlp/ram_dp_true.vhd(582,5-642,53) (VHDL-1250) dp8kc remains a black-box since it has no binding entity
WARNING - C:/Users/Yisong/Documents/new/mlp/ram_dp_true.vhd(644,5-704,53) (VHDL-1250) dp8kc remains a black-box since it has no binding entity
WARNING - C:/Users/Yisong/Documents/new/mlp/ram_dp_true.vhd(706,5-766,53) (VHDL-1250) dp8kc remains a black-box since it has no binding entity
WARNING - C:/Users/Yisong/Documents/new/mlp/ram_dp_true.vhd(768,5-828,53) (VHDL-1250) dp8kc remains a black-box since it has no binding entity
WARNING - C:/Users/Yisong/Documents/new/mlp/ram_dp_true.vhd(830,5-890,53) (VHDL-1250) dp8kc remains a black-box since it has no binding entity
WARNING - C:/Users/Yisong/Documents/new/mlp/ram_dp_true.vhd(892,5-952,53) (VHDL-1250) dp8kc remains a black-box since it has no binding entity
WARNING - C:/Users/Yisong/Documents/new/mlp/ram_dp_true.vhd(954,5-1014,53) (VHDL-1250) dp8kc remains a black-box since it has no binding entity
WARNING - C:/Users/Yisong/Documents/new/mlp/ram_dp_true.vhd(1016,5-1076,53) (VHDL-1250) dp8kc remains a black-box since it has no binding entity
WARNING - C:/Users/Yisong/Documents/new/mlp/ram_dp_true.vhd(1078,5-1079,33) (VHDL-1250) vlo remains a black-box since it has no binding entity
WARNING - C:/Users/Yisong/Documents/new/mlp/ram_dp_true.vhd(1081,5-1141,53) (VHDL-1250) dp8kc remains a black-box since it has no binding entity
INFO - C:/Users/Yisong/Documents/new/mlp/loadWeight.vhd(13,8-13,18) (VHDL-1067) elaborating loadWeight_uniq_0(rtl)
INFO - C:/Users/Yisong/Documents/new/mlp/test.vhd(22,8-22,11) (VHDL-1067) elaborating mlp_uniq_0(rtl)
INFO - C:/Users/Yisong/Documents/new/mlp/pr.vhd(16,8-16,10) (VHDL-1067) elaborating pr_uniq_0(rtl)
INFO - C:/Users/Yisong/Documents/new/mlp/output.vhd(13,8-13,14) (VHDL-1067) elaborating output_uniq_0(rtl)
Done: design load finished with (0) errors, and (27) warnings

</PRE></BODY></HTML>