# Verilator

<img src="https://github.com/verilator.png" alt="Verilator Logo" style="height: 96px;" />

**Version:** 5.042  
**Release Date:** 2025-11-02  
**License:** [LGPL-3.0](https://github.com/verilator/verilator/blob/master/LICENSE)  
**Platforms:** Linux, macOS, Windows  

---

## ğŸ§© Description

A fast open-source SystemVerilog simulator and lint tool that compiles HDL models into C++ or SystemC.

---

## ğŸš€ Key Features

<!-- FEATURES:START -->
- High-performance compiled simulation
- Linting and static analysis for HDL code
- Generates C++/SystemC models
- Widely used in open-source and industry flows
- Works well with waveform and test frameworks
<!-- FEATURES:END -->

---

## ğŸŒ Official Links

- ğŸ”— Website: [https://verilator.org/](https://verilator.org/)
- ğŸ“¥ Download: [https://github.com/verilator/verilator/releases](https://github.com/verilator/verilator/releases)
- ğŸ“š Documentation: [https://verilator.org/guide/latest/](https://verilator.org/guide/latest/)
- ğŸ’» Source Code: [https://github.com/verilator/verilator](https://github.com/verilator/verilator)

---

## ğŸ–¼ï¸ Screenshot

![Screenshot](https://verilator.org/guide/latest/_static/verilator.png)

---

## ğŸ·ï¸ Tags

systemverilog, simulation, lint, verification

---

## ğŸ”§ Tech Stack

- **Languages:** C++, SystemVerilog
- **License:** LGPL-3.0
- **Status:** active
