INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/FPGA-Intro/Starter Code/Starter Code.srcs/sources_1/imports/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/FPGA-Intro/Starter Code/Starter Code.srcs/sim_1/new/sim_mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/FPGA-Intro/Starter Code/Starter Code.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
