INFO: [VRFC 10-2263] Analyzing Verilog file "/media/lu/Data/FACU/ARQUITECTURA/PRACTICOS/2018/TP3/TP3v2/TP3v2.srcs/sources_1/new/accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accumulator
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/lu/Data/FACU/ARQUITECTURA/PRACTICOS/2018/TP3/TP3v2/TP3v2.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/lu/Data/FACU/ARQUITECTURA/PRACTICOS/2018/TP3/TP3v2/TP3v2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/lu/Data/FACU/ARQUITECTURA/PRACTICOS/2018/TP3/TP3v2/TP3v2.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/lu/Data/FACU/ARQUITECTURA/PRACTICOS/2018/TP3/TP3v2/TP3v2.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/lu/Data/FACU/ARQUITECTURA/PRACTICOS/2018/TP3/TP3v2/TP3v2.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/lu/Data/FACU/ARQUITECTURA/PRACTICOS/2018/TP3/TP3v2/TP3v2.srcs/sources_1/new/operation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module operation
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/lu/Data/FACU/ARQUITECTURA/PRACTICOS/2018/TP3/TP3v2/TP3v2.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/lu/Data/FACU/ARQUITECTURA/PRACTICOS/2018/TP3/TP3v2/TP3v2.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/lu/Data/FACU/ARQUITECTURA/PRACTICOS/2018/TP3/TP3v2/TP3v2.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/lu/Data/FACU/ARQUITECTURA/PRACTICOS/2018/TP3/TP3v2/TP3v2.srcs/sources_1/new/selectA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selectA
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/lu/Data/FACU/ARQUITECTURA/PRACTICOS/2018/TP3/TP3v2/TP3v2.srcs/sources_1/new/selectB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selectB
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/lu/Data/FACU/ARQUITECTURA/PRACTICOS/2018/TP3/TP3v2/TP3v2.srcs/sources_1/new/signal_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/lu/Data/FACU/ARQUITECTURA/PRACTICOS/2018/TP3/TP3v2/TP3v2.srcs/sim_1/new/deco_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module deco_tb
