Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Dec 13 11:46:38 2021
| Host         : red running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file phywhisperer_top_timing_summary_routed.rpt -pb phywhisperer_top_timing_summary_routed.pb -rpx phywhisperer_top_timing_summary_routed.rpx -warn_on_violation
| Design       : phywhisperer_top
| Device       : 7s15-ftgb196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.173        0.000                      0                 7168        0.053        0.000                      0                 7168        1.500        0.000                       0                  3972  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
fe_clk                {0.000 8.000}        16.000          62.500          
  clkfbout_clk_wiz_0  {0.000 8.000}        16.000          62.500          
  trigger_clk         {0.000 2.000}        4.000           250.000         
usb_clk               {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fe_clk                      7.282        0.000                      0                 2007        0.053        0.000                      0                 2007        5.000        0.000                       0                   855  
  clkfbout_clk_wiz_0                                                                                                                                                   14.408        0.000                       0                     3  
  trigger_clk               0.173        0.000                      0                  157        0.130        0.000                      0                  157        1.500        0.000                       0                  1411  
usb_clk                     2.653        0.000                      0                 5003        0.121        0.000                      0                 5003        4.000        0.000                       0                  1703  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  fe_clk             fe_clk                  14.687        0.000                      0                    1        0.460        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fe_clk
  To Clock:  fe_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.282ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.282ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[378]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.300ns  (logic 1.380ns (16.626%)  route 6.920ns (83.374%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 20.264 - 16.000 ) 
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         1.359     4.459    U_trigger/clk_fe_buf
    SLICE_X12Y24         FDRE                                         r  U_trigger/delay_counter_fe_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.379     4.838 r  U_trigger/delay_counter_fe_reg[17]/Q
                         net (fo=4, routed)           0.918     5.755    U_trigger/out[17]
    SLICE_X10Y21         LUT6 (Prop_lut6_I2_O)        0.105     5.860 r  U_trigger/capture_enable_start0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.860    U_trigger/capture_enable_start0_carry__0_i_1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.409     6.269 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.470     6.740    U_trigger/capture_enable_start0
    SLICE_X13Y21         LUT5 (Prop_lut5_I4_O)        0.277     7.017 r  U_trigger/LED_TRIG_OBUF_inst_i_4/O
                         net (fo=6, routed)           0.943     7.959    U_fe_capture_main/ctr_running_reg_0
    SLICE_X13Y9          LUT6 (Prop_lut6_I5_O)        0.105     8.064 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=8, routed)           1.249     9.314    U_reg_main/LED_TRIG_OBUF
    SLICE_X14Y25         LUT4 (Prop_lut4_I1_O)        0.105     9.419 r  U_reg_main/input_data[503]_i_1/O
                         net (fo=512, routed)         3.340    12.759    U_pattern_matcher/SR[0]
    SLICE_X36Y35         FDRE                                         r  U_pattern_matcher/input_data_reg[378]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         1.323    20.264    U_pattern_matcher/clk_fe_buf
    SLICE_X36Y35         FDRE                                         r  U_pattern_matcher/input_data_reg[378]/C
                         clock pessimism              0.164    20.429    
                         clock uncertainty           -0.035    20.393    
    SLICE_X36Y35         FDRE (Setup_fdre_C_R)       -0.352    20.041    U_pattern_matcher/input_data_reg[378]
  -------------------------------------------------------------------
                         required time                         20.041    
                         arrival time                         -12.759    
  -------------------------------------------------------------------
                         slack                                  7.282    

Slack (MET) :             7.286ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[379]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.296ns  (logic 1.380ns (16.634%)  route 6.916ns (83.366%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 20.264 - 16.000 ) 
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         1.359     4.459    U_trigger/clk_fe_buf
    SLICE_X12Y24         FDRE                                         r  U_trigger/delay_counter_fe_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.379     4.838 r  U_trigger/delay_counter_fe_reg[17]/Q
                         net (fo=4, routed)           0.918     5.755    U_trigger/out[17]
    SLICE_X10Y21         LUT6 (Prop_lut6_I2_O)        0.105     5.860 r  U_trigger/capture_enable_start0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.860    U_trigger/capture_enable_start0_carry__0_i_1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.409     6.269 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.470     6.740    U_trigger/capture_enable_start0
    SLICE_X13Y21         LUT5 (Prop_lut5_I4_O)        0.277     7.017 r  U_trigger/LED_TRIG_OBUF_inst_i_4/O
                         net (fo=6, routed)           0.943     7.959    U_fe_capture_main/ctr_running_reg_0
    SLICE_X13Y9          LUT6 (Prop_lut6_I5_O)        0.105     8.064 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=8, routed)           1.249     9.314    U_reg_main/LED_TRIG_OBUF
    SLICE_X14Y25         LUT4 (Prop_lut4_I1_O)        0.105     9.419 r  U_reg_main/input_data[503]_i_1/O
                         net (fo=512, routed)         3.336    12.755    U_pattern_matcher/SR[0]
    SLICE_X37Y35         FDRE                                         r  U_pattern_matcher/input_data_reg[379]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         1.323    20.264    U_pattern_matcher/clk_fe_buf
    SLICE_X37Y35         FDRE                                         r  U_pattern_matcher/input_data_reg[379]/C
                         clock pessimism              0.164    20.429    
                         clock uncertainty           -0.035    20.393    
    SLICE_X37Y35         FDRE (Setup_fdre_C_R)       -0.352    20.041    U_pattern_matcher/input_data_reg[379]
  -------------------------------------------------------------------
                         required time                         20.041    
                         arrival time                         -12.755    
  -------------------------------------------------------------------
                         slack                                  7.286    

Slack (MET) :             7.286ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[387]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.296ns  (logic 1.380ns (16.634%)  route 6.916ns (83.366%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 20.264 - 16.000 ) 
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         1.359     4.459    U_trigger/clk_fe_buf
    SLICE_X12Y24         FDRE                                         r  U_trigger/delay_counter_fe_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.379     4.838 r  U_trigger/delay_counter_fe_reg[17]/Q
                         net (fo=4, routed)           0.918     5.755    U_trigger/out[17]
    SLICE_X10Y21         LUT6 (Prop_lut6_I2_O)        0.105     5.860 r  U_trigger/capture_enable_start0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.860    U_trigger/capture_enable_start0_carry__0_i_1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.409     6.269 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.470     6.740    U_trigger/capture_enable_start0
    SLICE_X13Y21         LUT5 (Prop_lut5_I4_O)        0.277     7.017 r  U_trigger/LED_TRIG_OBUF_inst_i_4/O
                         net (fo=6, routed)           0.943     7.959    U_fe_capture_main/ctr_running_reg_0
    SLICE_X13Y9          LUT6 (Prop_lut6_I5_O)        0.105     8.064 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=8, routed)           1.249     9.314    U_reg_main/LED_TRIG_OBUF
    SLICE_X14Y25         LUT4 (Prop_lut4_I1_O)        0.105     9.419 r  U_reg_main/input_data[503]_i_1/O
                         net (fo=512, routed)         3.336    12.755    U_pattern_matcher/SR[0]
    SLICE_X37Y35         FDRE                                         r  U_pattern_matcher/input_data_reg[387]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         1.323    20.264    U_pattern_matcher/clk_fe_buf
    SLICE_X37Y35         FDRE                                         r  U_pattern_matcher/input_data_reg[387]/C
                         clock pessimism              0.164    20.429    
                         clock uncertainty           -0.035    20.393    
    SLICE_X37Y35         FDRE (Setup_fdre_C_R)       -0.352    20.041    U_pattern_matcher/input_data_reg[387]
  -------------------------------------------------------------------
                         required time                         20.041    
                         arrival time                         -12.755    
  -------------------------------------------------------------------
                         slack                                  7.286    

Slack (MET) :             7.384ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[389]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.127ns  (logic 1.380ns (16.981%)  route 6.747ns (83.019%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 20.263 - 16.000 ) 
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         1.359     4.459    U_trigger/clk_fe_buf
    SLICE_X12Y24         FDRE                                         r  U_trigger/delay_counter_fe_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.379     4.838 r  U_trigger/delay_counter_fe_reg[17]/Q
                         net (fo=4, routed)           0.918     5.755    U_trigger/out[17]
    SLICE_X10Y21         LUT6 (Prop_lut6_I2_O)        0.105     5.860 r  U_trigger/capture_enable_start0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.860    U_trigger/capture_enable_start0_carry__0_i_1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.409     6.269 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.470     6.740    U_trigger/capture_enable_start0
    SLICE_X13Y21         LUT5 (Prop_lut5_I4_O)        0.277     7.017 r  U_trigger/LED_TRIG_OBUF_inst_i_4/O
                         net (fo=6, routed)           0.943     7.959    U_fe_capture_main/ctr_running_reg_0
    SLICE_X13Y9          LUT6 (Prop_lut6_I5_O)        0.105     8.064 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=8, routed)           1.249     9.314    U_reg_main/LED_TRIG_OBUF
    SLICE_X14Y25         LUT4 (Prop_lut4_I1_O)        0.105     9.419 r  U_reg_main/input_data[503]_i_1/O
                         net (fo=512, routed)         3.167    12.585    U_pattern_matcher/SR[0]
    SLICE_X34Y35         FDRE                                         r  U_pattern_matcher/input_data_reg[389]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         1.322    20.263    U_pattern_matcher/clk_fe_buf
    SLICE_X34Y35         FDRE                                         r  U_pattern_matcher/input_data_reg[389]/C
                         clock pessimism              0.164    20.428    
                         clock uncertainty           -0.035    20.392    
    SLICE_X34Y35         FDRE (Setup_fdre_C_R)       -0.423    19.969    U_pattern_matcher/input_data_reg[389]
  -------------------------------------------------------------------
                         required time                         19.969    
                         arrival time                         -12.585    
  -------------------------------------------------------------------
                         slack                                  7.384    

Slack (MET) :             7.384ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[390]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.127ns  (logic 1.380ns (16.981%)  route 6.747ns (83.019%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 20.263 - 16.000 ) 
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         1.359     4.459    U_trigger/clk_fe_buf
    SLICE_X12Y24         FDRE                                         r  U_trigger/delay_counter_fe_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.379     4.838 r  U_trigger/delay_counter_fe_reg[17]/Q
                         net (fo=4, routed)           0.918     5.755    U_trigger/out[17]
    SLICE_X10Y21         LUT6 (Prop_lut6_I2_O)        0.105     5.860 r  U_trigger/capture_enable_start0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.860    U_trigger/capture_enable_start0_carry__0_i_1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.409     6.269 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.470     6.740    U_trigger/capture_enable_start0
    SLICE_X13Y21         LUT5 (Prop_lut5_I4_O)        0.277     7.017 r  U_trigger/LED_TRIG_OBUF_inst_i_4/O
                         net (fo=6, routed)           0.943     7.959    U_fe_capture_main/ctr_running_reg_0
    SLICE_X13Y9          LUT6 (Prop_lut6_I5_O)        0.105     8.064 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=8, routed)           1.249     9.314    U_reg_main/LED_TRIG_OBUF
    SLICE_X14Y25         LUT4 (Prop_lut4_I1_O)        0.105     9.419 r  U_reg_main/input_data[503]_i_1/O
                         net (fo=512, routed)         3.167    12.585    U_pattern_matcher/SR[0]
    SLICE_X34Y35         FDRE                                         r  U_pattern_matcher/input_data_reg[390]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         1.322    20.263    U_pattern_matcher/clk_fe_buf
    SLICE_X34Y35         FDRE                                         r  U_pattern_matcher/input_data_reg[390]/C
                         clock pessimism              0.164    20.428    
                         clock uncertainty           -0.035    20.392    
    SLICE_X34Y35         FDRE (Setup_fdre_C_R)       -0.423    19.969    U_pattern_matcher/input_data_reg[390]
  -------------------------------------------------------------------
                         required time                         19.969    
                         arrival time                         -12.585    
  -------------------------------------------------------------------
                         slack                                  7.384    

Slack (MET) :             7.384ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[397]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.127ns  (logic 1.380ns (16.981%)  route 6.747ns (83.019%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 20.263 - 16.000 ) 
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         1.359     4.459    U_trigger/clk_fe_buf
    SLICE_X12Y24         FDRE                                         r  U_trigger/delay_counter_fe_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.379     4.838 r  U_trigger/delay_counter_fe_reg[17]/Q
                         net (fo=4, routed)           0.918     5.755    U_trigger/out[17]
    SLICE_X10Y21         LUT6 (Prop_lut6_I2_O)        0.105     5.860 r  U_trigger/capture_enable_start0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.860    U_trigger/capture_enable_start0_carry__0_i_1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.409     6.269 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.470     6.740    U_trigger/capture_enable_start0
    SLICE_X13Y21         LUT5 (Prop_lut5_I4_O)        0.277     7.017 r  U_trigger/LED_TRIG_OBUF_inst_i_4/O
                         net (fo=6, routed)           0.943     7.959    U_fe_capture_main/ctr_running_reg_0
    SLICE_X13Y9          LUT6 (Prop_lut6_I5_O)        0.105     8.064 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=8, routed)           1.249     9.314    U_reg_main/LED_TRIG_OBUF
    SLICE_X14Y25         LUT4 (Prop_lut4_I1_O)        0.105     9.419 r  U_reg_main/input_data[503]_i_1/O
                         net (fo=512, routed)         3.167    12.585    U_pattern_matcher/SR[0]
    SLICE_X34Y35         FDRE                                         r  U_pattern_matcher/input_data_reg[397]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         1.322    20.263    U_pattern_matcher/clk_fe_buf
    SLICE_X34Y35         FDRE                                         r  U_pattern_matcher/input_data_reg[397]/C
                         clock pessimism              0.164    20.428    
                         clock uncertainty           -0.035    20.392    
    SLICE_X34Y35         FDRE (Setup_fdre_C_R)       -0.423    19.969    U_pattern_matcher/input_data_reg[397]
  -------------------------------------------------------------------
                         required time                         19.969    
                         arrival time                         -12.585    
  -------------------------------------------------------------------
                         slack                                  7.384    

Slack (MET) :             7.384ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[398]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.127ns  (logic 1.380ns (16.981%)  route 6.747ns (83.019%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 20.263 - 16.000 ) 
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         1.359     4.459    U_trigger/clk_fe_buf
    SLICE_X12Y24         FDRE                                         r  U_trigger/delay_counter_fe_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.379     4.838 r  U_trigger/delay_counter_fe_reg[17]/Q
                         net (fo=4, routed)           0.918     5.755    U_trigger/out[17]
    SLICE_X10Y21         LUT6 (Prop_lut6_I2_O)        0.105     5.860 r  U_trigger/capture_enable_start0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.860    U_trigger/capture_enable_start0_carry__0_i_1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.409     6.269 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.470     6.740    U_trigger/capture_enable_start0
    SLICE_X13Y21         LUT5 (Prop_lut5_I4_O)        0.277     7.017 r  U_trigger/LED_TRIG_OBUF_inst_i_4/O
                         net (fo=6, routed)           0.943     7.959    U_fe_capture_main/ctr_running_reg_0
    SLICE_X13Y9          LUT6 (Prop_lut6_I5_O)        0.105     8.064 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=8, routed)           1.249     9.314    U_reg_main/LED_TRIG_OBUF
    SLICE_X14Y25         LUT4 (Prop_lut4_I1_O)        0.105     9.419 r  U_reg_main/input_data[503]_i_1/O
                         net (fo=512, routed)         3.167    12.585    U_pattern_matcher/SR[0]
    SLICE_X34Y35         FDRE                                         r  U_pattern_matcher/input_data_reg[398]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         1.322    20.263    U_pattern_matcher/clk_fe_buf
    SLICE_X34Y35         FDRE                                         r  U_pattern_matcher/input_data_reg[398]/C
                         clock pessimism              0.164    20.428    
                         clock uncertainty           -0.035    20.392    
    SLICE_X34Y35         FDRE (Setup_fdre_C_R)       -0.423    19.969    U_pattern_matcher/input_data_reg[398]
  -------------------------------------------------------------------
                         required time                         19.969    
                         arrival time                         -12.585    
  -------------------------------------------------------------------
                         slack                                  7.384    

Slack (MET) :             7.384ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[405]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.127ns  (logic 1.380ns (16.981%)  route 6.747ns (83.019%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 20.263 - 16.000 ) 
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         1.359     4.459    U_trigger/clk_fe_buf
    SLICE_X12Y24         FDRE                                         r  U_trigger/delay_counter_fe_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.379     4.838 r  U_trigger/delay_counter_fe_reg[17]/Q
                         net (fo=4, routed)           0.918     5.755    U_trigger/out[17]
    SLICE_X10Y21         LUT6 (Prop_lut6_I2_O)        0.105     5.860 r  U_trigger/capture_enable_start0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.860    U_trigger/capture_enable_start0_carry__0_i_1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.409     6.269 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.470     6.740    U_trigger/capture_enable_start0
    SLICE_X13Y21         LUT5 (Prop_lut5_I4_O)        0.277     7.017 r  U_trigger/LED_TRIG_OBUF_inst_i_4/O
                         net (fo=6, routed)           0.943     7.959    U_fe_capture_main/ctr_running_reg_0
    SLICE_X13Y9          LUT6 (Prop_lut6_I5_O)        0.105     8.064 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=8, routed)           1.249     9.314    U_reg_main/LED_TRIG_OBUF
    SLICE_X14Y25         LUT4 (Prop_lut4_I1_O)        0.105     9.419 r  U_reg_main/input_data[503]_i_1/O
                         net (fo=512, routed)         3.167    12.585    U_pattern_matcher/SR[0]
    SLICE_X34Y35         FDRE                                         r  U_pattern_matcher/input_data_reg[405]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         1.322    20.263    U_pattern_matcher/clk_fe_buf
    SLICE_X34Y35         FDRE                                         r  U_pattern_matcher/input_data_reg[405]/C
                         clock pessimism              0.164    20.428    
                         clock uncertainty           -0.035    20.392    
    SLICE_X34Y35         FDRE (Setup_fdre_C_R)       -0.423    19.969    U_pattern_matcher/input_data_reg[405]
  -------------------------------------------------------------------
                         required time                         19.969    
                         arrival time                         -12.585    
  -------------------------------------------------------------------
                         slack                                  7.384    

Slack (MET) :             7.396ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[370]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.185ns  (logic 1.380ns (16.859%)  route 6.805ns (83.141%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 20.263 - 16.000 ) 
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         1.359     4.459    U_trigger/clk_fe_buf
    SLICE_X12Y24         FDRE                                         r  U_trigger/delay_counter_fe_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.379     4.838 r  U_trigger/delay_counter_fe_reg[17]/Q
                         net (fo=4, routed)           0.918     5.755    U_trigger/out[17]
    SLICE_X10Y21         LUT6 (Prop_lut6_I2_O)        0.105     5.860 r  U_trigger/capture_enable_start0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.860    U_trigger/capture_enable_start0_carry__0_i_1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.409     6.269 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.470     6.740    U_trigger/capture_enable_start0
    SLICE_X13Y21         LUT5 (Prop_lut5_I4_O)        0.277     7.017 r  U_trigger/LED_TRIG_OBUF_inst_i_4/O
                         net (fo=6, routed)           0.943     7.959    U_fe_capture_main/ctr_running_reg_0
    SLICE_X13Y9          LUT6 (Prop_lut6_I5_O)        0.105     8.064 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=8, routed)           1.249     9.314    U_reg_main/LED_TRIG_OBUF
    SLICE_X14Y25         LUT4 (Prop_lut4_I1_O)        0.105     9.419 r  U_reg_main/input_data[503]_i_1/O
                         net (fo=512, routed)         3.225    12.644    U_pattern_matcher/SR[0]
    SLICE_X36Y34         FDRE                                         r  U_pattern_matcher/input_data_reg[370]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         1.322    20.263    U_pattern_matcher/clk_fe_buf
    SLICE_X36Y34         FDRE                                         r  U_pattern_matcher/input_data_reg[370]/C
                         clock pessimism              0.164    20.428    
                         clock uncertainty           -0.035    20.392    
    SLICE_X36Y34         FDRE (Setup_fdre_C_R)       -0.352    20.040    U_pattern_matcher/input_data_reg[370]
  -------------------------------------------------------------------
                         required time                         20.040    
                         arrival time                         -12.644    
  -------------------------------------------------------------------
                         slack                                  7.396    

Slack (MET) :             7.407ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[385]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.107ns  (logic 1.380ns (17.023%)  route 6.727ns (82.977%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 20.266 - 16.000 ) 
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         1.359     4.459    U_trigger/clk_fe_buf
    SLICE_X12Y24         FDRE                                         r  U_trigger/delay_counter_fe_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.379     4.838 r  U_trigger/delay_counter_fe_reg[17]/Q
                         net (fo=4, routed)           0.918     5.755    U_trigger/out[17]
    SLICE_X10Y21         LUT6 (Prop_lut6_I2_O)        0.105     5.860 r  U_trigger/capture_enable_start0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.860    U_trigger/capture_enable_start0_carry__0_i_1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.409     6.269 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.470     6.740    U_trigger/capture_enable_start0
    SLICE_X13Y21         LUT5 (Prop_lut5_I4_O)        0.277     7.017 r  U_trigger/LED_TRIG_OBUF_inst_i_4/O
                         net (fo=6, routed)           0.943     7.959    U_fe_capture_main/ctr_running_reg_0
    SLICE_X13Y9          LUT6 (Prop_lut6_I5_O)        0.105     8.064 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=8, routed)           1.249     9.314    U_reg_main/LED_TRIG_OBUF
    SLICE_X14Y25         LUT4 (Prop_lut4_I1_O)        0.105     9.419 r  U_reg_main/input_data[503]_i_1/O
                         net (fo=512, routed)         3.147    12.565    U_pattern_matcher/SR[0]
    SLICE_X38Y37         FDRE                                         r  U_pattern_matcher/input_data_reg[385]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         1.325    20.266    U_pattern_matcher/clk_fe_buf
    SLICE_X38Y37         FDRE                                         r  U_pattern_matcher/input_data_reg[385]/C
                         clock pessimism              0.164    20.431    
                         clock uncertainty           -0.035    20.395    
    SLICE_X38Y37         FDRE (Setup_fdre_C_R)       -0.423    19.972    U_pattern_matcher/input_data_reg[385]
  -------------------------------------------------------------------
                         required time                         19.972    
                         arrival time                         -12.565    
  -------------------------------------------------------------------
                         slack                                  7.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 U_fe_capture_usb/O_fifo_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DI[10]
                            (rising edge-triggered cell FIFO36E1 clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.573%)  route 0.240ns (59.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         0.566     1.425    U_fe_capture_usb/clk_fe_buf
    SLICE_X30Y6          FDRE                                         r  U_fe_capture_usb/O_fifo_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.164     1.589 r  U_fe_capture_usb/O_fifo_data_reg[10]/Q
                         net (fo=1, routed)           0.240     1.829    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/din[10]
    RAMB36_X0Y0          FIFO36E1                                     r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DI[10]
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         0.874     1.977    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/wr_clk
    RAMB36_X0Y0          FIFO36E1                                     r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism             -0.496     1.480    
    RAMB36_X0Y0          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[10])
                                                      0.296     1.776    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 U_fe_capture_usb/O_fifo_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DI[1]
                            (rising edge-triggered cell FIFO36E1 clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.051%)  route 0.279ns (62.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         0.566     1.425    U_fe_capture_usb/clk_fe_buf
    SLICE_X30Y6          FDRE                                         r  U_fe_capture_usb/O_fifo_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.164     1.589 r  U_fe_capture_usb/O_fifo_data_reg[1]/Q
                         net (fo=1, routed)           0.279     1.867    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/din[1]
    RAMB36_X0Y0          FIFO36E1                                     r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DI[1]
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         0.874     1.977    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/wr_clk
    RAMB36_X0Y0          FIFO36E1                                     r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism             -0.496     1.480    
    RAMB36_X0Y0          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[1])
                                                      0.296     1.776    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 fe_rxvalid
                            (input port clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/fe_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        2.569ns  (logic 1.333ns (51.874%)  route 1.237ns (48.126%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.464ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
                         input delay                  2.000     2.000    
    M11                                               0.000     2.000 r  fe_rxvalid (IN)
                         net (fo=0)                   0.000     2.000    fe_rxvalid
    M11                  IBUF (Prop_ibuf_I_O)         1.333     3.333 r  fe_rxvalid_IBUF_inst/O
                         net (fo=10, routed)          1.237     4.569    U_pattern_matcher/fe_rxvalid_IBUF
    SLICE_X0Y25          FDRE                                         r  U_pattern_matcher/fe_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         1.364     4.464    U_pattern_matcher/clk_fe_buf
    SLICE_X0Y25          FDRE                                         r  U_pattern_matcher/fe_data_reg[3]/C
                         clock pessimism              0.000     4.464    
                         clock uncertainty            0.035     4.499    
    SLICE_X0Y25          FDRE (Hold_fdre_C_CE)       -0.040     4.459    U_pattern_matcher/fe_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.459    
                         arrival time                           4.569    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 fe_rxvalid
                            (input port clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/fe_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        2.569ns  (logic 1.333ns (51.874%)  route 1.237ns (48.126%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.464ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
                         input delay                  2.000     2.000    
    M11                                               0.000     2.000 r  fe_rxvalid (IN)
                         net (fo=0)                   0.000     2.000    fe_rxvalid
    M11                  IBUF (Prop_ibuf_I_O)         1.333     3.333 r  fe_rxvalid_IBUF_inst/O
                         net (fo=10, routed)          1.237     4.569    U_pattern_matcher/fe_rxvalid_IBUF
    SLICE_X0Y25          FDRE                                         r  U_pattern_matcher/fe_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         1.364     4.464    U_pattern_matcher/clk_fe_buf
    SLICE_X0Y25          FDRE                                         r  U_pattern_matcher/fe_data_reg[4]/C
                         clock pessimism              0.000     4.464    
                         clock uncertainty            0.035     4.499    
    SLICE_X0Y25          FDRE (Hold_fdre_C_CE)       -0.040     4.459    U_pattern_matcher/fe_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.459    
                         arrival time                           4.569    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 fe_rxvalid
                            (input port clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/fe_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        2.569ns  (logic 1.333ns (51.874%)  route 1.237ns (48.126%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.464ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
                         input delay                  2.000     2.000    
    M11                                               0.000     2.000 r  fe_rxvalid (IN)
                         net (fo=0)                   0.000     2.000    fe_rxvalid
    M11                  IBUF (Prop_ibuf_I_O)         1.333     3.333 r  fe_rxvalid_IBUF_inst/O
                         net (fo=10, routed)          1.237     4.569    U_pattern_matcher/fe_rxvalid_IBUF
    SLICE_X0Y25          FDRE                                         r  U_pattern_matcher/fe_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         1.364     4.464    U_pattern_matcher/clk_fe_buf
    SLICE_X0Y25          FDRE                                         r  U_pattern_matcher/fe_data_reg[5]/C
                         clock pessimism              0.000     4.464    
                         clock uncertainty            0.035     4.499    
    SLICE_X0Y25          FDRE (Hold_fdre_C_CE)       -0.040     4.459    U_pattern_matcher/fe_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.459    
                         arrival time                           4.569    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 fe_rxvalid
                            (input port clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/fe_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        2.569ns  (logic 1.333ns (51.874%)  route 1.237ns (48.126%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.464ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
                         input delay                  2.000     2.000    
    M11                                               0.000     2.000 r  fe_rxvalid (IN)
                         net (fo=0)                   0.000     2.000    fe_rxvalid
    M11                  IBUF (Prop_ibuf_I_O)         1.333     3.333 r  fe_rxvalid_IBUF_inst/O
                         net (fo=10, routed)          1.237     4.569    U_pattern_matcher/fe_rxvalid_IBUF
    SLICE_X0Y25          FDRE                                         r  U_pattern_matcher/fe_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         1.364     4.464    U_pattern_matcher/clk_fe_buf
    SLICE_X0Y25          FDRE                                         r  U_pattern_matcher/fe_data_reg[6]/C
                         clock pessimism              0.000     4.464    
                         clock uncertainty            0.035     4.499    
    SLICE_X0Y25          FDRE (Hold_fdre_C_CE)       -0.040     4.459    U_pattern_matcher/fe_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.459    
                         arrival time                           4.569    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 U_pattern_matcher/input_data_reg[254]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[262]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.128ns (32.893%)  route 0.261ns (67.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         0.566     1.425    U_pattern_matcher/clk_fe_buf
    SLICE_X15Y47         FDRE                                         r  U_pattern_matcher/input_data_reg[254]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_fdre_C_Q)         0.128     1.553 r  U_pattern_matcher/input_data_reg[254]/Q
                         net (fo=2, routed)           0.261     1.814    U_pattern_matcher/input_data[254]
    SLICE_X20Y42         FDRE                                         r  U_pattern_matcher/input_data_reg[262]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         0.830     1.932    U_pattern_matcher/clk_fe_buf
    SLICE_X20Y42         FDRE                                         r  U_pattern_matcher/input_data_reg[262]/C
                         clock pessimism             -0.248     1.684    
    SLICE_X20Y42         FDRE (Hold_fdre_C_D)         0.013     1.697    U_pattern_matcher/input_data_reg[262]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_fe_capture_main/arm_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fe_capture_main/arm_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         0.564     1.423    U_fe_capture_main/clk_fe_buf
    SLICE_X7Y15          FDRE                                         r  U_fe_capture_main/arm_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.141     1.564 r  U_fe_capture_main/arm_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.619    U_fe_capture_main/arm_pipe[0]
    SLICE_X7Y15          FDRE                                         r  U_fe_capture_main/arm_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         0.832     1.934    U_fe_capture_main/clk_fe_buf
    SLICE_X7Y15          FDRE                                         r  U_fe_capture_main/arm_pipe_reg[1]/C
                         clock pessimism             -0.511     1.423    
    SLICE_X7Y15          FDRE (Hold_fdre_C_D)         0.075     1.498    U_fe_capture_main/arm_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_trigger/U_match_cdc/ack_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_trigger/U_match_cdc/ack_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         0.555     1.414    U_trigger/U_match_cdc/clk_fe_buf
    SLICE_X15Y21         FDRE                                         r  U_trigger/U_match_cdc/ack_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.141     1.555 r  U_trigger/U_match_cdc/ack_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.610    U_trigger/U_match_cdc/ack_pipe[0]
    SLICE_X15Y21         FDRE                                         r  U_trigger/U_match_cdc/ack_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         0.823     1.925    U_trigger/U_match_cdc/clk_fe_buf
    SLICE_X15Y21         FDRE                                         r  U_trigger/U_match_cdc/ack_pipe_reg[1]/C
                         clock pessimism             -0.511     1.414    
    SLICE_X15Y21         FDRE (Hold_fdre_C_D)         0.075     1.489    U_trigger/U_match_cdc/ack_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_reg_main/U_capture_enable_cdc/ack_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_reg_main/U_capture_enable_cdc/ack_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         0.553     1.412    U_reg_main/U_capture_enable_cdc/clk_fe_buf
    SLICE_X17Y21         FDRE                                         r  U_reg_main/U_capture_enable_cdc/ack_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y21         FDRE (Prop_fdre_C_Q)         0.141     1.553 r  U_reg_main/U_capture_enable_cdc/ack_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.608    U_reg_main/U_capture_enable_cdc/ack_pipe[0]
    SLICE_X17Y21         FDRE                                         r  U_reg_main/U_capture_enable_cdc/ack_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         0.821     1.923    U_reg_main/U_capture_enable_cdc/clk_fe_buf
    SLICE_X17Y21         FDRE                                         r  U_reg_main/U_capture_enable_cdc/ack_pipe_reg[1]/C
                         clock pessimism             -0.511     1.412    
    SLICE_X17Y21         FDRE (Hold_fdre_C_D)         0.075     1.487    U_reg_main/U_capture_enable_cdc/ack_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fe_clk
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { fe_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO36E1/WRCLK     n/a            2.170         16.000      13.830     RAMB36_X0Y0      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     BUFG/I             n/a            1.592         16.000      14.408     BUFGCTRL_X0Y4    U_trigger_clock/inst/clkin1_bufg/I
Min Period        n/a     BUFG/I             n/a            1.592         16.000      14.408     BUFGCTRL_X0Y0    clk_fe_buf_BUFG_inst/I
Min Period        n/a     ODDR/C             n/a            1.474         16.000      14.526     OLOGIC_X1Y39     U_cw_clk/C
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X29Y3      U_fifo/U_reset_sync_cdc/dst_pulse_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X28Y3      U_fifo/U_reset_sync_cdc/dst_req_r_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X28Y3      U_fifo/U_reset_sync_cdc/dst_req_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X29Y3      U_fifo/U_reset_sync_cdc/req_pipe_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X29Y3      U_fifo/U_reset_sync_cdc/req_pipe_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.854         8.000       7.146      SLICE_X30Y2      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.854         8.000       7.146      SLICE_X30Y2      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X29Y3      U_fifo/U_reset_sync_cdc/dst_pulse_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X28Y3      U_fifo/U_reset_sync_cdc/dst_req_r_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X28Y3      U_fifo/U_reset_sync_cdc/dst_req_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X29Y3      U_fifo/U_reset_sync_cdc/req_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X29Y3      U_fifo/U_reset_sync_cdc/req_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X29Y3      U_fifo/fifo_overflow_blocked_reg/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    SRL16E/CLK         n/a            0.854         8.000       7.146      SLICE_X30Y2      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.854         8.000       7.146      SLICE_X30Y2      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X29Y3      U_fifo/U_reset_sync_cdc/dst_pulse_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X28Y3      U_fifo/U_reset_sync_cdc/dst_req_r_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X28Y3      U_fifo/U_reset_sync_cdc/dst_req_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X29Y3      U_fifo/U_reset_sync_cdc/req_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X29Y3      U_fifo/U_reset_sync_cdc/req_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X29Y3      U_fifo/fifo_overflow_blocked_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { U_trigger_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         16.000      14.408     BUFGCTRL_X0Y3    U_trigger_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  trigger_clk
  To Clock:  trigger_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (required time - arrival time)
  Source:                 U_trigger/trigger_width_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/delay_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 1.415ns (41.902%)  route 1.962ns (58.098%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 8.202 - 4.000 ) 
    Source Clock Delay      (SCD):    4.474ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.374     4.474    U_trigger/clk_out1
    SLICE_X16Y8          FDRE                                         r  U_trigger/trigger_width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y8          FDRE (Prop_fdre_C_Q)         0.379     4.853 r  U_trigger/trigger_width_reg[0]/Q
                         net (fo=2, routed)           0.903     5.755    U_trigger/trigger_width__0[0]
    SLICE_X18Y10         LUT4 (Prop_lut4_I3_O)        0.105     5.860 r  U_trigger/i__carry_i_8__2/O
                         net (fo=1, routed)           0.000     5.860    U_trigger/i__carry_i_8__2_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     6.283 r  U_trigger/state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.283    U_trigger/state1_inferred__1/i__carry_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.383 r  U_trigger/state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.383    U_trigger/state1_inferred__1/i__carry__0_n_0
    SLICE_X18Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.514 f  U_trigger/state1_inferred__1/i__carry__1/CO[1]
                         net (fo=5, routed)           0.507     7.022    U_trigger/U_match_cdc/trigger_index_reg[3][0]
    SLICE_X15Y12         LUT6 (Prop_lut6_I1_O)        0.277     7.299 r  U_trigger/U_match_cdc/delay_counter[19]_i_1/O
                         net (fo=19, routed)          0.552     7.851    U_trigger/U_match_cdc_n_5
    SLICE_X17Y11         FDRE                                         r  U_trigger/delay_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.261     8.202    U_trigger/clk_out1
    SLICE_X17Y11         FDRE                                         r  U_trigger/delay_counter_reg[5]/C
                         clock pessimism              0.242     8.445    
                         clock uncertainty           -0.069     8.375    
    SLICE_X17Y11         FDRE (Setup_fdre_C_R)       -0.352     8.023    U_trigger/delay_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          8.023    
                         arrival time                          -7.851    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (required time - arrival time)
  Source:                 U_trigger/trigger_width_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/delay_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 1.415ns (41.902%)  route 1.962ns (58.098%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 8.202 - 4.000 ) 
    Source Clock Delay      (SCD):    4.474ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.374     4.474    U_trigger/clk_out1
    SLICE_X16Y8          FDRE                                         r  U_trigger/trigger_width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y8          FDRE (Prop_fdre_C_Q)         0.379     4.853 r  U_trigger/trigger_width_reg[0]/Q
                         net (fo=2, routed)           0.903     5.755    U_trigger/trigger_width__0[0]
    SLICE_X18Y10         LUT4 (Prop_lut4_I3_O)        0.105     5.860 r  U_trigger/i__carry_i_8__2/O
                         net (fo=1, routed)           0.000     5.860    U_trigger/i__carry_i_8__2_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     6.283 r  U_trigger/state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.283    U_trigger/state1_inferred__1/i__carry_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.383 r  U_trigger/state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.383    U_trigger/state1_inferred__1/i__carry__0_n_0
    SLICE_X18Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.514 f  U_trigger/state1_inferred__1/i__carry__1/CO[1]
                         net (fo=5, routed)           0.507     7.022    U_trigger/U_match_cdc/trigger_index_reg[3][0]
    SLICE_X15Y12         LUT6 (Prop_lut6_I1_O)        0.277     7.299 r  U_trigger/U_match_cdc/delay_counter[19]_i_1/O
                         net (fo=19, routed)          0.552     7.851    U_trigger/U_match_cdc_n_5
    SLICE_X17Y11         FDRE                                         r  U_trigger/delay_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.261     8.202    U_trigger/clk_out1
    SLICE_X17Y11         FDRE                                         r  U_trigger/delay_counter_reg[6]/C
                         clock pessimism              0.242     8.445    
                         clock uncertainty           -0.069     8.375    
    SLICE_X17Y11         FDRE (Setup_fdre_C_R)       -0.352     8.023    U_trigger/delay_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          8.023    
                         arrival time                          -7.851    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (required time - arrival time)
  Source:                 U_trigger/trigger_width_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/delay_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 1.415ns (41.902%)  route 1.962ns (58.098%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 8.202 - 4.000 ) 
    Source Clock Delay      (SCD):    4.474ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.374     4.474    U_trigger/clk_out1
    SLICE_X16Y8          FDRE                                         r  U_trigger/trigger_width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y8          FDRE (Prop_fdre_C_Q)         0.379     4.853 r  U_trigger/trigger_width_reg[0]/Q
                         net (fo=2, routed)           0.903     5.755    U_trigger/trigger_width__0[0]
    SLICE_X18Y10         LUT4 (Prop_lut4_I3_O)        0.105     5.860 r  U_trigger/i__carry_i_8__2/O
                         net (fo=1, routed)           0.000     5.860    U_trigger/i__carry_i_8__2_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     6.283 r  U_trigger/state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.283    U_trigger/state1_inferred__1/i__carry_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.383 r  U_trigger/state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.383    U_trigger/state1_inferred__1/i__carry__0_n_0
    SLICE_X18Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.514 f  U_trigger/state1_inferred__1/i__carry__1/CO[1]
                         net (fo=5, routed)           0.507     7.022    U_trigger/U_match_cdc/trigger_index_reg[3][0]
    SLICE_X15Y12         LUT6 (Prop_lut6_I1_O)        0.277     7.299 r  U_trigger/U_match_cdc/delay_counter[19]_i_1/O
                         net (fo=19, routed)          0.552     7.851    U_trigger/U_match_cdc_n_5
    SLICE_X17Y11         FDRE                                         r  U_trigger/delay_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.261     8.202    U_trigger/clk_out1
    SLICE_X17Y11         FDRE                                         r  U_trigger/delay_counter_reg[7]/C
                         clock pessimism              0.242     8.445    
                         clock uncertainty           -0.069     8.375    
    SLICE_X17Y11         FDRE (Setup_fdre_C_R)       -0.352     8.023    U_trigger/delay_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          8.023    
                         arrival time                          -7.851    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (required time - arrival time)
  Source:                 U_trigger/trigger_width_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/delay_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 1.415ns (41.902%)  route 1.962ns (58.098%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 8.202 - 4.000 ) 
    Source Clock Delay      (SCD):    4.474ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.374     4.474    U_trigger/clk_out1
    SLICE_X16Y8          FDRE                                         r  U_trigger/trigger_width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y8          FDRE (Prop_fdre_C_Q)         0.379     4.853 r  U_trigger/trigger_width_reg[0]/Q
                         net (fo=2, routed)           0.903     5.755    U_trigger/trigger_width__0[0]
    SLICE_X18Y10         LUT4 (Prop_lut4_I3_O)        0.105     5.860 r  U_trigger/i__carry_i_8__2/O
                         net (fo=1, routed)           0.000     5.860    U_trigger/i__carry_i_8__2_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     6.283 r  U_trigger/state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.283    U_trigger/state1_inferred__1/i__carry_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.383 r  U_trigger/state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.383    U_trigger/state1_inferred__1/i__carry__0_n_0
    SLICE_X18Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.514 f  U_trigger/state1_inferred__1/i__carry__1/CO[1]
                         net (fo=5, routed)           0.507     7.022    U_trigger/U_match_cdc/trigger_index_reg[3][0]
    SLICE_X15Y12         LUT6 (Prop_lut6_I1_O)        0.277     7.299 r  U_trigger/U_match_cdc/delay_counter[19]_i_1/O
                         net (fo=19, routed)          0.552     7.851    U_trigger/U_match_cdc_n_5
    SLICE_X17Y11         FDRE                                         r  U_trigger/delay_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.261     8.202    U_trigger/clk_out1
    SLICE_X17Y11         FDRE                                         r  U_trigger/delay_counter_reg[8]/C
                         clock pessimism              0.242     8.445    
                         clock uncertainty           -0.069     8.375    
    SLICE_X17Y11         FDRE (Setup_fdre_C_R)       -0.352     8.023    U_trigger/delay_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          8.023    
                         arrival time                          -7.851    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 U_trigger/trigger_width_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/delay_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 1.415ns (41.939%)  route 1.959ns (58.061%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 8.201 - 4.000 ) 
    Source Clock Delay      (SCD):    4.474ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.374     4.474    U_trigger/clk_out1
    SLICE_X16Y8          FDRE                                         r  U_trigger/trigger_width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y8          FDRE (Prop_fdre_C_Q)         0.379     4.853 r  U_trigger/trigger_width_reg[0]/Q
                         net (fo=2, routed)           0.903     5.755    U_trigger/trigger_width__0[0]
    SLICE_X18Y10         LUT4 (Prop_lut4_I3_O)        0.105     5.860 r  U_trigger/i__carry_i_8__2/O
                         net (fo=1, routed)           0.000     5.860    U_trigger/i__carry_i_8__2_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     6.283 r  U_trigger/state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.283    U_trigger/state1_inferred__1/i__carry_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.383 r  U_trigger/state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.383    U_trigger/state1_inferred__1/i__carry__0_n_0
    SLICE_X18Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.514 f  U_trigger/state1_inferred__1/i__carry__1/CO[1]
                         net (fo=5, routed)           0.507     7.022    U_trigger/U_match_cdc/trigger_index_reg[3][0]
    SLICE_X15Y12         LUT6 (Prop_lut6_I1_O)        0.277     7.299 r  U_trigger/U_match_cdc/delay_counter[19]_i_1/O
                         net (fo=19, routed)          0.549     7.848    U_trigger/U_match_cdc_n_5
    SLICE_X17Y13         FDRE                                         r  U_trigger/delay_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.260     8.201    U_trigger/clk_out1
    SLICE_X17Y13         FDRE                                         r  U_trigger/delay_counter_reg[13]/C
                         clock pessimism              0.242     8.444    
                         clock uncertainty           -0.069     8.374    
    SLICE_X17Y13         FDRE (Setup_fdre_C_R)       -0.352     8.022    U_trigger/delay_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          8.022    
                         arrival time                          -7.848    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 U_trigger/trigger_width_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/delay_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 1.415ns (41.939%)  route 1.959ns (58.061%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 8.201 - 4.000 ) 
    Source Clock Delay      (SCD):    4.474ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.374     4.474    U_trigger/clk_out1
    SLICE_X16Y8          FDRE                                         r  U_trigger/trigger_width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y8          FDRE (Prop_fdre_C_Q)         0.379     4.853 r  U_trigger/trigger_width_reg[0]/Q
                         net (fo=2, routed)           0.903     5.755    U_trigger/trigger_width__0[0]
    SLICE_X18Y10         LUT4 (Prop_lut4_I3_O)        0.105     5.860 r  U_trigger/i__carry_i_8__2/O
                         net (fo=1, routed)           0.000     5.860    U_trigger/i__carry_i_8__2_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     6.283 r  U_trigger/state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.283    U_trigger/state1_inferred__1/i__carry_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.383 r  U_trigger/state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.383    U_trigger/state1_inferred__1/i__carry__0_n_0
    SLICE_X18Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.514 f  U_trigger/state1_inferred__1/i__carry__1/CO[1]
                         net (fo=5, routed)           0.507     7.022    U_trigger/U_match_cdc/trigger_index_reg[3][0]
    SLICE_X15Y12         LUT6 (Prop_lut6_I1_O)        0.277     7.299 r  U_trigger/U_match_cdc/delay_counter[19]_i_1/O
                         net (fo=19, routed)          0.549     7.848    U_trigger/U_match_cdc_n_5
    SLICE_X17Y13         FDRE                                         r  U_trigger/delay_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.260     8.201    U_trigger/clk_out1
    SLICE_X17Y13         FDRE                                         r  U_trigger/delay_counter_reg[14]/C
                         clock pessimism              0.242     8.444    
                         clock uncertainty           -0.069     8.374    
    SLICE_X17Y13         FDRE (Setup_fdre_C_R)       -0.352     8.022    U_trigger/delay_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          8.022    
                         arrival time                          -7.848    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 U_trigger/trigger_width_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/delay_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 1.415ns (41.939%)  route 1.959ns (58.061%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 8.201 - 4.000 ) 
    Source Clock Delay      (SCD):    4.474ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.374     4.474    U_trigger/clk_out1
    SLICE_X16Y8          FDRE                                         r  U_trigger/trigger_width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y8          FDRE (Prop_fdre_C_Q)         0.379     4.853 r  U_trigger/trigger_width_reg[0]/Q
                         net (fo=2, routed)           0.903     5.755    U_trigger/trigger_width__0[0]
    SLICE_X18Y10         LUT4 (Prop_lut4_I3_O)        0.105     5.860 r  U_trigger/i__carry_i_8__2/O
                         net (fo=1, routed)           0.000     5.860    U_trigger/i__carry_i_8__2_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     6.283 r  U_trigger/state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.283    U_trigger/state1_inferred__1/i__carry_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.383 r  U_trigger/state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.383    U_trigger/state1_inferred__1/i__carry__0_n_0
    SLICE_X18Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.514 f  U_trigger/state1_inferred__1/i__carry__1/CO[1]
                         net (fo=5, routed)           0.507     7.022    U_trigger/U_match_cdc/trigger_index_reg[3][0]
    SLICE_X15Y12         LUT6 (Prop_lut6_I1_O)        0.277     7.299 r  U_trigger/U_match_cdc/delay_counter[19]_i_1/O
                         net (fo=19, routed)          0.549     7.848    U_trigger/U_match_cdc_n_5
    SLICE_X17Y13         FDRE                                         r  U_trigger/delay_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.260     8.201    U_trigger/clk_out1
    SLICE_X17Y13         FDRE                                         r  U_trigger/delay_counter_reg[15]/C
                         clock pessimism              0.242     8.444    
                         clock uncertainty           -0.069     8.374    
    SLICE_X17Y13         FDRE (Setup_fdre_C_R)       -0.352     8.022    U_trigger/delay_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          8.022    
                         arrival time                          -7.848    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 U_trigger/trigger_width_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/delay_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 1.415ns (41.939%)  route 1.959ns (58.061%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 8.201 - 4.000 ) 
    Source Clock Delay      (SCD):    4.474ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.374     4.474    U_trigger/clk_out1
    SLICE_X16Y8          FDRE                                         r  U_trigger/trigger_width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y8          FDRE (Prop_fdre_C_Q)         0.379     4.853 r  U_trigger/trigger_width_reg[0]/Q
                         net (fo=2, routed)           0.903     5.755    U_trigger/trigger_width__0[0]
    SLICE_X18Y10         LUT4 (Prop_lut4_I3_O)        0.105     5.860 r  U_trigger/i__carry_i_8__2/O
                         net (fo=1, routed)           0.000     5.860    U_trigger/i__carry_i_8__2_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     6.283 r  U_trigger/state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.283    U_trigger/state1_inferred__1/i__carry_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.383 r  U_trigger/state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.383    U_trigger/state1_inferred__1/i__carry__0_n_0
    SLICE_X18Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.514 f  U_trigger/state1_inferred__1/i__carry__1/CO[1]
                         net (fo=5, routed)           0.507     7.022    U_trigger/U_match_cdc/trigger_index_reg[3][0]
    SLICE_X15Y12         LUT6 (Prop_lut6_I1_O)        0.277     7.299 r  U_trigger/U_match_cdc/delay_counter[19]_i_1/O
                         net (fo=19, routed)          0.549     7.848    U_trigger/U_match_cdc_n_5
    SLICE_X17Y13         FDRE                                         r  U_trigger/delay_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.260     8.201    U_trigger/clk_out1
    SLICE_X17Y13         FDRE                                         r  U_trigger/delay_counter_reg[16]/C
                         clock pessimism              0.242     8.444    
                         clock uncertainty           -0.069     8.374    
    SLICE_X17Y13         FDRE (Setup_fdre_C_R)       -0.352     8.022    U_trigger/delay_counter_reg[16]
  -------------------------------------------------------------------
                         required time                          8.022    
                         arrival time                          -7.848    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 U_trigger/trigger_width_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/delay_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.376ns  (logic 1.415ns (41.916%)  route 1.961ns (58.084%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 8.203 - 4.000 ) 
    Source Clock Delay      (SCD):    4.474ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.374     4.474    U_trigger/clk_out1
    SLICE_X16Y8          FDRE                                         r  U_trigger/trigger_width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y8          FDRE (Prop_fdre_C_Q)         0.379     4.853 r  U_trigger/trigger_width_reg[0]/Q
                         net (fo=2, routed)           0.903     5.755    U_trigger/trigger_width__0[0]
    SLICE_X18Y10         LUT4 (Prop_lut4_I3_O)        0.105     5.860 r  U_trigger/i__carry_i_8__2/O
                         net (fo=1, routed)           0.000     5.860    U_trigger/i__carry_i_8__2_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     6.283 r  U_trigger/state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.283    U_trigger/state1_inferred__1/i__carry_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.383 r  U_trigger/state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.383    U_trigger/state1_inferred__1/i__carry__0_n_0
    SLICE_X18Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.514 f  U_trigger/state1_inferred__1/i__carry__1/CO[1]
                         net (fo=5, routed)           0.507     7.022    U_trigger/U_match_cdc/trigger_index_reg[3][0]
    SLICE_X15Y12         LUT6 (Prop_lut6_I1_O)        0.277     7.299 r  U_trigger/U_match_cdc/delay_counter[19]_i_1/O
                         net (fo=19, routed)          0.551     7.849    U_trigger/U_match_cdc_n_5
    SLICE_X17Y10         FDRE                                         r  U_trigger/delay_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.262     8.203    U_trigger/clk_out1
    SLICE_X17Y10         FDRE                                         r  U_trigger/delay_counter_reg[1]/C
                         clock pessimism              0.242     8.446    
                         clock uncertainty           -0.069     8.376    
    SLICE_X17Y10         FDRE (Setup_fdre_C_R)       -0.352     8.024    U_trigger/delay_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.024    
                         arrival time                          -7.849    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 U_trigger/trigger_width_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/delay_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.376ns  (logic 1.415ns (41.916%)  route 1.961ns (58.084%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 8.203 - 4.000 ) 
    Source Clock Delay      (SCD):    4.474ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.374     4.474    U_trigger/clk_out1
    SLICE_X16Y8          FDRE                                         r  U_trigger/trigger_width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y8          FDRE (Prop_fdre_C_Q)         0.379     4.853 r  U_trigger/trigger_width_reg[0]/Q
                         net (fo=2, routed)           0.903     5.755    U_trigger/trigger_width__0[0]
    SLICE_X18Y10         LUT4 (Prop_lut4_I3_O)        0.105     5.860 r  U_trigger/i__carry_i_8__2/O
                         net (fo=1, routed)           0.000     5.860    U_trigger/i__carry_i_8__2_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     6.283 r  U_trigger/state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.283    U_trigger/state1_inferred__1/i__carry_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.383 r  U_trigger/state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.383    U_trigger/state1_inferred__1/i__carry__0_n_0
    SLICE_X18Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.514 f  U_trigger/state1_inferred__1/i__carry__1/CO[1]
                         net (fo=5, routed)           0.507     7.022    U_trigger/U_match_cdc/trigger_index_reg[3][0]
    SLICE_X15Y12         LUT6 (Prop_lut6_I1_O)        0.277     7.299 r  U_trigger/U_match_cdc/delay_counter[19]_i_1/O
                         net (fo=19, routed)          0.551     7.849    U_trigger/U_match_cdc_n_5
    SLICE_X17Y10         FDRE                                         r  U_trigger/delay_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.262     8.203    U_trigger/clk_out1
    SLICE_X17Y10         FDRE                                         r  U_trigger/delay_counter_reg[2]/C
                         clock pessimism              0.242     8.446    
                         clock uncertainty           -0.069     8.376    
    SLICE_X17Y10         FDRE (Setup_fdre_C_R)       -0.352     8.024    U_trigger/delay_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          8.024    
                         arrival time                          -7.849    
  -------------------------------------------------------------------
                         slack                                  0.175    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 U_pattern_matcher/arm_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_pattern_matcher/arm_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.558     1.417    U_pattern_matcher/clk_out1
    SLICE_X4Y22          FDRE                                         r  U_pattern_matcher/arm_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141     1.558 r  U_pattern_matcher/arm_pipe_reg[0]/Q
                         net (fo=1, routed)           0.064     1.622    U_pattern_matcher/arm_pipe[0]
    SLICE_X4Y22          FDRE                                         r  U_pattern_matcher/arm_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.825     1.927    U_pattern_matcher/clk_out1
    SLICE_X4Y22          FDRE                                         r  U_pattern_matcher/arm_pipe_reg[1]/C
                         clock pessimism             -0.510     1.417    
    SLICE_X4Y22          FDRE (Hold_fdre_C_D)         0.075     1.492    U_pattern_matcher/arm_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U_trigger/U_match_cdc/dst_req_r_reg/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/U_match_cdc/dst_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.553     1.412    U_trigger/U_match_cdc/clk_out1
    SLICE_X19Y20         FDRE                                         r  U_trigger/U_match_cdc/dst_req_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y20         FDRE (Prop_fdre_C_Q)         0.141     1.553 f  U_trigger/U_match_cdc/dst_req_r_reg/Q
                         net (fo=1, routed)           0.086     1.639    U_trigger/U_match_cdc/dst_req_r
    SLICE_X18Y20         LUT2 (Prop_lut2_I1_O)        0.045     1.684 r  U_trigger/U_match_cdc/dst_pulse_i_1__2/O
                         net (fo=1, routed)           0.000     1.684    U_trigger/U_match_cdc/dst_pulse0
    SLICE_X18Y20         FDRE                                         r  U_trigger/U_match_cdc/dst_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.820     1.922    U_trigger/U_match_cdc/clk_out1
    SLICE_X18Y20         FDRE                                         r  U_trigger/U_match_cdc/dst_pulse_reg/C
                         clock pessimism             -0.497     1.425    
    SLICE_X18Y20         FDRE (Hold_fdre_C_D)         0.120     1.545    U_trigger/U_match_cdc/dst_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 U_trigger/trigger_width_r_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.597%)  route 0.352ns (65.403%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.563     1.422    U_trigger/clk_out1
    SLICE_X17Y6          FDRE                                         r  U_trigger/trigger_width_r_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y6          FDRE (Prop_fdre_C_Q)         0.141     1.563 r  U_trigger/trigger_width_r_reg[0][7]/Q
                         net (fo=2, routed)           0.352     1.914    U_trigger/trigger_width_r[0]__0[7]
    SLICE_X18Y9          LUT6 (Prop_lut6_I0_O)        0.045     1.959 r  U_trigger/trigger_width[7]_i_1/O
                         net (fo=1, routed)           0.000     1.959    U_trigger/trigger_width[7]_i_1_n_0
    SLICE_X18Y9          FDRE                                         r  U_trigger/trigger_width_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.830     1.932    U_trigger/clk_out1
    SLICE_X18Y9          FDRE                                         r  U_trigger/trigger_width_reg[7]/C
                         clock pessimism             -0.248     1.684    
    SLICE_X18Y9          FDRE (Hold_fdre_C_D)         0.121     1.805    U_trigger/trigger_width_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 U_trigger/trigger_width_r_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.251%)  route 0.357ns (65.749%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.563     1.422    U_trigger/clk_out1
    SLICE_X16Y5          FDRE                                         r  U_trigger/trigger_width_r_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDRE (Prop_fdre_C_Q)         0.141     1.563 r  U_trigger/trigger_width_r_reg[0][2]/Q
                         net (fo=2, routed)           0.357     1.920    U_trigger/trigger_width_r[0]__0[2]
    SLICE_X18Y9          LUT6 (Prop_lut6_I0_O)        0.045     1.965 r  U_trigger/trigger_width[2]_i_1/O
                         net (fo=1, routed)           0.000     1.965    U_trigger/trigger_width[2]_i_1_n_0
    SLICE_X18Y9          FDRE                                         r  U_trigger/trigger_width_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.830     1.932    U_trigger/clk_out1
    SLICE_X18Y9          FDRE                                         r  U_trigger/trigger_width_reg[2]/C
                         clock pessimism             -0.248     1.684    
    SLICE_X18Y9          FDRE (Hold_fdre_C_D)         0.121     1.805    U_trigger/trigger_width_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 U_trigger/trigger_width_r_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.271ns (51.318%)  route 0.257ns (48.682%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.565     1.424    U_trigger/clk_out1
    SLICE_X11Y9          FDRE                                         r  U_trigger/trigger_width_r_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.128     1.552 r  U_trigger/trigger_width_r_reg[3][9]/Q
                         net (fo=1, routed)           0.083     1.635    U_trigger/trigger_width_r[3]__0[9]
    SLICE_X11Y9          LUT6 (Prop_lut6_I0_O)        0.098     1.733 r  U_trigger/trigger_width[9]_i_3/O
                         net (fo=1, routed)           0.174     1.907    U_trigger/trigger_width[9]_i_3_n_0
    SLICE_X19Y9          LUT6 (Prop_lut6_I5_O)        0.045     1.952 r  U_trigger/trigger_width[9]_i_1/O
                         net (fo=1, routed)           0.000     1.952    U_trigger/trigger_width[9]_i_1_n_0
    SLICE_X19Y9          FDRE                                         r  U_trigger/trigger_width_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.830     1.932    U_trigger/clk_out1
    SLICE_X19Y9          FDRE                                         r  U_trigger/trigger_width_reg[9]/C
                         clock pessimism             -0.248     1.684    
    SLICE_X19Y9          FDRE (Hold_fdre_C_D)         0.091     1.775    U_trigger/trigger_width_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 U_trigger/trigger_delay_r_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_delay_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.209ns (38.955%)  route 0.328ns (61.045%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.564     1.423    U_trigger/clk_out1
    SLICE_X10Y10         FDRE                                         r  U_trigger/trigger_delay_r_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.164     1.587 r  U_trigger/trigger_delay_r_reg[0][15]/Q
                         net (fo=2, routed)           0.328     1.914    U_trigger/trigger_delay_r[0]__0[15]
    SLICE_X19Y12         LUT5 (Prop_lut5_I3_O)        0.045     1.959 r  U_trigger/trigger_delay[15]_i_1/O
                         net (fo=1, routed)           0.000     1.959    U_trigger/trigger_delay[15]_i_1_n_0
    SLICE_X19Y12         FDRE                                         r  U_trigger/trigger_delay_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.827     1.929    U_trigger/clk_out1
    SLICE_X19Y12         FDRE                                         r  U_trigger/trigger_delay_reg[15]/C
                         clock pessimism             -0.248     1.681    
    SLICE_X19Y12         FDRE (Hold_fdre_C_D)         0.092     1.773    U_trigger/trigger_delay_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 U_trigger/trigger_width_r_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.309%)  route 0.356ns (65.691%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.565     1.424    U_trigger/clk_out1
    SLICE_X11Y9          FDRE                                         r  U_trigger/trigger_width_r_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.141     1.565 r  U_trigger/trigger_width_r_reg[0][1]/Q
                         net (fo=2, routed)           0.356     1.921    U_trigger/trigger_width_r[0]__0[1]
    SLICE_X19Y9          LUT6 (Prop_lut6_I0_O)        0.045     1.966 r  U_trigger/trigger_width[1]_i_1/O
                         net (fo=1, routed)           0.000     1.966    U_trigger/trigger_width[1]_i_1_n_0
    SLICE_X19Y9          FDRE                                         r  U_trigger/trigger_width_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.830     1.932    U_trigger/clk_out1
    SLICE_X19Y9          FDRE                                         r  U_trigger/trigger_width_reg[1]/C
                         clock pessimism             -0.248     1.684    
    SLICE_X19Y9          FDRE (Hold_fdre_C_D)         0.092     1.776    U_trigger/trigger_width_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 U_trigger/trigger_delay_r_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_delay_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.209ns (37.095%)  route 0.354ns (62.905%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.556     1.415    U_trigger/clk_out1
    SLICE_X18Y17         FDRE                                         r  U_trigger/trigger_delay_r_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y17         FDRE (Prop_fdre_C_Q)         0.164     1.579 r  U_trigger/trigger_delay_r_reg[0][11]/Q
                         net (fo=2, routed)           0.354     1.933    U_trigger/trigger_delay_r[0]__0[11]
    SLICE_X16Y14         LUT5 (Prop_lut5_I3_O)        0.045     1.978 r  U_trigger/trigger_delay[11]_i_1/O
                         net (fo=1, routed)           0.000     1.978    U_trigger/trigger_delay[11]_i_1_n_0
    SLICE_X16Y14         FDRE                                         r  U_trigger/trigger_delay_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.828     1.930    U_trigger/clk_out1
    SLICE_X16Y14         FDRE                                         r  U_trigger/trigger_delay_reg[11]/C
                         clock pessimism             -0.248     1.682    
    SLICE_X16Y14         FDRE (Hold_fdre_C_D)         0.091     1.773    U_trigger/trigger_delay_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 U_trigger/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_delay_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.012%)  route 0.165ns (46.988%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.558     1.417    U_trigger/clk_out1
    SLICE_X19Y13         FDSE                                         r  U_trigger/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y13         FDSE (Prop_fdse_C_Q)         0.141     1.558 r  U_trigger/FSM_onehot_state_reg[0]/Q
                         net (fo=44, routed)          0.165     1.723    U_trigger/FSM_onehot_state_reg_n_0_[0]
    SLICE_X18Y13         LUT5 (Prop_lut5_I2_O)        0.045     1.768 r  U_trigger/trigger_delay[13]_i_1/O
                         net (fo=1, routed)           0.000     1.768    U_trigger/trigger_delay[13]_i_1_n_0
    SLICE_X18Y13         FDRE                                         r  U_trigger/trigger_delay_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.826     1.928    U_trigger/clk_out1
    SLICE_X18Y13         FDRE                                         r  U_trigger/trigger_delay_reg[13]/C
                         clock pessimism             -0.498     1.430    
    SLICE_X18Y13         FDRE (Hold_fdre_C_D)         0.120     1.550    U_trigger/trigger_delay_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 U_trigger/trigger_delay_r_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_delay_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.186ns (31.967%)  route 0.396ns (68.033%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.557     1.416    U_trigger/clk_out1
    SLICE_X21Y16         FDRE                                         r  U_trigger/trigger_delay_r_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.141     1.557 r  U_trigger/trigger_delay_r_reg[0][0]/Q
                         net (fo=2, routed)           0.396     1.953    U_trigger/trigger_delay_r[0]__0[0]
    SLICE_X16Y9          LUT5 (Prop_lut5_I3_O)        0.045     1.998 r  U_trigger/trigger_delay[0]_i_1/O
                         net (fo=1, routed)           0.000     1.998    U_trigger/trigger_delay[0]_i_1_n_0
    SLICE_X16Y9          FDRE                                         r  U_trigger/trigger_delay_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.832     1.934    U_trigger/clk_out1
    SLICE_X16Y9          FDRE                                         r  U_trigger/trigger_delay_reg[0]/C
                         clock pessimism             -0.248     1.686    
    SLICE_X16Y9          FDRE (Hold_fdre_C_D)         0.092     1.778    U_trigger/trigger_delay_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         trigger_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         4.000       2.408      BUFGCTRL_X0Y2    U_trigger_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X3Y42      U_pattern_matcher/mask_r_reg[194]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X9Y42      U_pattern_matcher/mask_r_reg[195]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X8Y43      U_pattern_matcher/mask_r_reg[196]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X8Y43      U_pattern_matcher/mask_r_reg[197]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X12Y42     U_pattern_matcher/mask_r_reg[198]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X7Y42      U_pattern_matcher/mask_r_reg[199]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X11Y26     U_pattern_matcher/mask_r_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X6Y24      U_pattern_matcher/mask_r_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X18Y30     U_pattern_matcher/mask_r_reg[283]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X18Y30     U_pattern_matcher/mask_r_reg[284]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X18Y30     U_pattern_matcher/pattern_r_reg[283]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X18Y30     U_pattern_matcher/pattern_r_reg[284]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X27Y27     U_pattern_matcher/pattern_r_reg[295]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X27Y27     U_pattern_matcher/mask_r_reg[295]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X27Y27     U_pattern_matcher/mask_r_reg[296]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X27Y27     U_pattern_matcher/pattern_r_reg[296]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X30Y26     U_pattern_matcher/pattern_r_reg[310]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X30Y26     U_pattern_matcher/pattern_r_reg[311]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X19Y14     U_trigger/delay_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X8Y44      U_pattern_matcher/mask_r_reg[216]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X8Y44      U_pattern_matcher/mask_r_reg[219]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X8Y48      U_pattern_matcher/mask_r_reg[223]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X8Y48      U_pattern_matcher/mask_r_reg[224]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X8Y48      U_pattern_matcher/pattern_r_reg[223]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X8Y48      U_pattern_matcher/pattern_r_reg[224]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X9Y48      U_pattern_matcher/pattern_r_reg[232]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X9Y48      U_pattern_matcher/pattern_r_reg[233]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X8Y46      U_pattern_matcher/pattern_r_reg[235]/C



---------------------------------------------------------------------------------------------------
From Clock:  usb_clk
  To Clock:  usb_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.653ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.653ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_write_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_mask_reg[464]/CE
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        6.954ns  (logic 0.758ns (10.900%)  route 6.196ns (89.100%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.351ns = ( 14.351 - 10.000 ) 
    Source Clock Delay      (SCD):    4.602ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        1.421     4.602    U_usb_reg_main/clk_usb_buf
    SLICE_X34Y21         FDRE                                         r  U_usb_reg_main/reg_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.433     5.035 r  U_usb_reg_main/reg_write_reg/Q
                         net (fo=17, routed)          1.701     6.736    U_usb_reg_main/reg_write
    SLICE_X22Y12         LUT5 (Prop_lut5_I0_O)        0.105     6.841 f  U_usb_reg_main/reg_usb_auto_wait2[23]_i_2/O
                         net (fo=7, routed)           0.906     7.747    U_usb_reg_main/reg_usb_auto_wait2[23]_i_2_n_0
    SLICE_X16Y17         LUT4 (Prop_lut4_I0_O)        0.105     7.852 f  U_usb_reg_main/reg_pattern_mask[511]_i_2/O
                         net (fo=64, routed)          3.332    11.184    U_usb_reg_main/reg_pattern_mask[511]_i_2_n_0
    SLICE_X36Y44         LUT4 (Prop_lut4_I3_O)        0.115    11.299 r  U_usb_reg_main/reg_pattern_mask[471]_i_1/O
                         net (fo=8, routed)           0.258    11.556    U_reg_usb/reg_pattern_mask_reg[504]_0[58]
    SLICE_X36Y45         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[464]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        1.328    14.351    U_reg_usb/clk_usb_buf
    SLICE_X36Y45         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[464]/C
                         clock pessimism              0.224    14.575    
                         clock uncertainty           -0.035    14.540    
    SLICE_X36Y45         FDRE (Setup_fdre_C_CE)      -0.330    14.210    U_reg_usb/reg_pattern_mask_reg[464]
  -------------------------------------------------------------------
                         required time                         14.210    
                         arrival time                         -11.556    
  -------------------------------------------------------------------
                         slack                                  2.653    

Slack (MET) :             2.653ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_write_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_mask_reg[465]/CE
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        6.954ns  (logic 0.758ns (10.900%)  route 6.196ns (89.100%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.351ns = ( 14.351 - 10.000 ) 
    Source Clock Delay      (SCD):    4.602ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        1.421     4.602    U_usb_reg_main/clk_usb_buf
    SLICE_X34Y21         FDRE                                         r  U_usb_reg_main/reg_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.433     5.035 r  U_usb_reg_main/reg_write_reg/Q
                         net (fo=17, routed)          1.701     6.736    U_usb_reg_main/reg_write
    SLICE_X22Y12         LUT5 (Prop_lut5_I0_O)        0.105     6.841 f  U_usb_reg_main/reg_usb_auto_wait2[23]_i_2/O
                         net (fo=7, routed)           0.906     7.747    U_usb_reg_main/reg_usb_auto_wait2[23]_i_2_n_0
    SLICE_X16Y17         LUT4 (Prop_lut4_I0_O)        0.105     7.852 f  U_usb_reg_main/reg_pattern_mask[511]_i_2/O
                         net (fo=64, routed)          3.332    11.184    U_usb_reg_main/reg_pattern_mask[511]_i_2_n_0
    SLICE_X36Y44         LUT4 (Prop_lut4_I3_O)        0.115    11.299 r  U_usb_reg_main/reg_pattern_mask[471]_i_1/O
                         net (fo=8, routed)           0.258    11.556    U_reg_usb/reg_pattern_mask_reg[504]_0[58]
    SLICE_X36Y45         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[465]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        1.328    14.351    U_reg_usb/clk_usb_buf
    SLICE_X36Y45         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[465]/C
                         clock pessimism              0.224    14.575    
                         clock uncertainty           -0.035    14.540    
    SLICE_X36Y45         FDRE (Setup_fdre_C_CE)      -0.330    14.210    U_reg_usb/reg_pattern_mask_reg[465]
  -------------------------------------------------------------------
                         required time                         14.210    
                         arrival time                         -11.556    
  -------------------------------------------------------------------
                         slack                                  2.653    

Slack (MET) :             2.653ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_write_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_mask_reg[466]/CE
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        6.954ns  (logic 0.758ns (10.900%)  route 6.196ns (89.100%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.351ns = ( 14.351 - 10.000 ) 
    Source Clock Delay      (SCD):    4.602ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        1.421     4.602    U_usb_reg_main/clk_usb_buf
    SLICE_X34Y21         FDRE                                         r  U_usb_reg_main/reg_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.433     5.035 r  U_usb_reg_main/reg_write_reg/Q
                         net (fo=17, routed)          1.701     6.736    U_usb_reg_main/reg_write
    SLICE_X22Y12         LUT5 (Prop_lut5_I0_O)        0.105     6.841 f  U_usb_reg_main/reg_usb_auto_wait2[23]_i_2/O
                         net (fo=7, routed)           0.906     7.747    U_usb_reg_main/reg_usb_auto_wait2[23]_i_2_n_0
    SLICE_X16Y17         LUT4 (Prop_lut4_I0_O)        0.105     7.852 f  U_usb_reg_main/reg_pattern_mask[511]_i_2/O
                         net (fo=64, routed)          3.332    11.184    U_usb_reg_main/reg_pattern_mask[511]_i_2_n_0
    SLICE_X36Y44         LUT4 (Prop_lut4_I3_O)        0.115    11.299 r  U_usb_reg_main/reg_pattern_mask[471]_i_1/O
                         net (fo=8, routed)           0.258    11.556    U_reg_usb/reg_pattern_mask_reg[504]_0[58]
    SLICE_X36Y45         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[466]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        1.328    14.351    U_reg_usb/clk_usb_buf
    SLICE_X36Y45         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[466]/C
                         clock pessimism              0.224    14.575    
                         clock uncertainty           -0.035    14.540    
    SLICE_X36Y45         FDRE (Setup_fdre_C_CE)      -0.330    14.210    U_reg_usb/reg_pattern_mask_reg[466]
  -------------------------------------------------------------------
                         required time                         14.210    
                         arrival time                         -11.556    
  -------------------------------------------------------------------
                         slack                                  2.653    

Slack (MET) :             2.653ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_write_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_mask_reg[467]/CE
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        6.954ns  (logic 0.758ns (10.900%)  route 6.196ns (89.100%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.351ns = ( 14.351 - 10.000 ) 
    Source Clock Delay      (SCD):    4.602ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        1.421     4.602    U_usb_reg_main/clk_usb_buf
    SLICE_X34Y21         FDRE                                         r  U_usb_reg_main/reg_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.433     5.035 r  U_usb_reg_main/reg_write_reg/Q
                         net (fo=17, routed)          1.701     6.736    U_usb_reg_main/reg_write
    SLICE_X22Y12         LUT5 (Prop_lut5_I0_O)        0.105     6.841 f  U_usb_reg_main/reg_usb_auto_wait2[23]_i_2/O
                         net (fo=7, routed)           0.906     7.747    U_usb_reg_main/reg_usb_auto_wait2[23]_i_2_n_0
    SLICE_X16Y17         LUT4 (Prop_lut4_I0_O)        0.105     7.852 f  U_usb_reg_main/reg_pattern_mask[511]_i_2/O
                         net (fo=64, routed)          3.332    11.184    U_usb_reg_main/reg_pattern_mask[511]_i_2_n_0
    SLICE_X36Y44         LUT4 (Prop_lut4_I3_O)        0.115    11.299 r  U_usb_reg_main/reg_pattern_mask[471]_i_1/O
                         net (fo=8, routed)           0.258    11.556    U_reg_usb/reg_pattern_mask_reg[504]_0[58]
    SLICE_X36Y45         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[467]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        1.328    14.351    U_reg_usb/clk_usb_buf
    SLICE_X36Y45         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[467]/C
                         clock pessimism              0.224    14.575    
                         clock uncertainty           -0.035    14.540    
    SLICE_X36Y45         FDRE (Setup_fdre_C_CE)      -0.330    14.210    U_reg_usb/reg_pattern_mask_reg[467]
  -------------------------------------------------------------------
                         required time                         14.210    
                         arrival time                         -11.556    
  -------------------------------------------------------------------
                         slack                                  2.653    

Slack (MET) :             2.653ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_write_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_mask_reg[468]/CE
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        6.954ns  (logic 0.758ns (10.900%)  route 6.196ns (89.100%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.351ns = ( 14.351 - 10.000 ) 
    Source Clock Delay      (SCD):    4.602ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        1.421     4.602    U_usb_reg_main/clk_usb_buf
    SLICE_X34Y21         FDRE                                         r  U_usb_reg_main/reg_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.433     5.035 r  U_usb_reg_main/reg_write_reg/Q
                         net (fo=17, routed)          1.701     6.736    U_usb_reg_main/reg_write
    SLICE_X22Y12         LUT5 (Prop_lut5_I0_O)        0.105     6.841 f  U_usb_reg_main/reg_usb_auto_wait2[23]_i_2/O
                         net (fo=7, routed)           0.906     7.747    U_usb_reg_main/reg_usb_auto_wait2[23]_i_2_n_0
    SLICE_X16Y17         LUT4 (Prop_lut4_I0_O)        0.105     7.852 f  U_usb_reg_main/reg_pattern_mask[511]_i_2/O
                         net (fo=64, routed)          3.332    11.184    U_usb_reg_main/reg_pattern_mask[511]_i_2_n_0
    SLICE_X36Y44         LUT4 (Prop_lut4_I3_O)        0.115    11.299 r  U_usb_reg_main/reg_pattern_mask[471]_i_1/O
                         net (fo=8, routed)           0.258    11.556    U_reg_usb/reg_pattern_mask_reg[504]_0[58]
    SLICE_X36Y45         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[468]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        1.328    14.351    U_reg_usb/clk_usb_buf
    SLICE_X36Y45         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[468]/C
                         clock pessimism              0.224    14.575    
                         clock uncertainty           -0.035    14.540    
    SLICE_X36Y45         FDRE (Setup_fdre_C_CE)      -0.330    14.210    U_reg_usb/reg_pattern_mask_reg[468]
  -------------------------------------------------------------------
                         required time                         14.210    
                         arrival time                         -11.556    
  -------------------------------------------------------------------
                         slack                                  2.653    

Slack (MET) :             2.653ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_write_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_mask_reg[469]/CE
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        6.954ns  (logic 0.758ns (10.900%)  route 6.196ns (89.100%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.351ns = ( 14.351 - 10.000 ) 
    Source Clock Delay      (SCD):    4.602ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        1.421     4.602    U_usb_reg_main/clk_usb_buf
    SLICE_X34Y21         FDRE                                         r  U_usb_reg_main/reg_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.433     5.035 r  U_usb_reg_main/reg_write_reg/Q
                         net (fo=17, routed)          1.701     6.736    U_usb_reg_main/reg_write
    SLICE_X22Y12         LUT5 (Prop_lut5_I0_O)        0.105     6.841 f  U_usb_reg_main/reg_usb_auto_wait2[23]_i_2/O
                         net (fo=7, routed)           0.906     7.747    U_usb_reg_main/reg_usb_auto_wait2[23]_i_2_n_0
    SLICE_X16Y17         LUT4 (Prop_lut4_I0_O)        0.105     7.852 f  U_usb_reg_main/reg_pattern_mask[511]_i_2/O
                         net (fo=64, routed)          3.332    11.184    U_usb_reg_main/reg_pattern_mask[511]_i_2_n_0
    SLICE_X36Y44         LUT4 (Prop_lut4_I3_O)        0.115    11.299 r  U_usb_reg_main/reg_pattern_mask[471]_i_1/O
                         net (fo=8, routed)           0.258    11.556    U_reg_usb/reg_pattern_mask_reg[504]_0[58]
    SLICE_X36Y45         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[469]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        1.328    14.351    U_reg_usb/clk_usb_buf
    SLICE_X36Y45         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[469]/C
                         clock pessimism              0.224    14.575    
                         clock uncertainty           -0.035    14.540    
    SLICE_X36Y45         FDRE (Setup_fdre_C_CE)      -0.330    14.210    U_reg_usb/reg_pattern_mask_reg[469]
  -------------------------------------------------------------------
                         required time                         14.210    
                         arrival time                         -11.556    
  -------------------------------------------------------------------
                         slack                                  2.653    

Slack (MET) :             2.653ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_write_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_mask_reg[470]/CE
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        6.954ns  (logic 0.758ns (10.900%)  route 6.196ns (89.100%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.351ns = ( 14.351 - 10.000 ) 
    Source Clock Delay      (SCD):    4.602ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        1.421     4.602    U_usb_reg_main/clk_usb_buf
    SLICE_X34Y21         FDRE                                         r  U_usb_reg_main/reg_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.433     5.035 r  U_usb_reg_main/reg_write_reg/Q
                         net (fo=17, routed)          1.701     6.736    U_usb_reg_main/reg_write
    SLICE_X22Y12         LUT5 (Prop_lut5_I0_O)        0.105     6.841 f  U_usb_reg_main/reg_usb_auto_wait2[23]_i_2/O
                         net (fo=7, routed)           0.906     7.747    U_usb_reg_main/reg_usb_auto_wait2[23]_i_2_n_0
    SLICE_X16Y17         LUT4 (Prop_lut4_I0_O)        0.105     7.852 f  U_usb_reg_main/reg_pattern_mask[511]_i_2/O
                         net (fo=64, routed)          3.332    11.184    U_usb_reg_main/reg_pattern_mask[511]_i_2_n_0
    SLICE_X36Y44         LUT4 (Prop_lut4_I3_O)        0.115    11.299 r  U_usb_reg_main/reg_pattern_mask[471]_i_1/O
                         net (fo=8, routed)           0.258    11.556    U_reg_usb/reg_pattern_mask_reg[504]_0[58]
    SLICE_X36Y45         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[470]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        1.328    14.351    U_reg_usb/clk_usb_buf
    SLICE_X36Y45         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[470]/C
                         clock pessimism              0.224    14.575    
                         clock uncertainty           -0.035    14.540    
    SLICE_X36Y45         FDRE (Setup_fdre_C_CE)      -0.330    14.210    U_reg_usb/reg_pattern_mask_reg[470]
  -------------------------------------------------------------------
                         required time                         14.210    
                         arrival time                         -11.556    
  -------------------------------------------------------------------
                         slack                                  2.653    

Slack (MET) :             2.653ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_write_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_mask_reg[471]/CE
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        6.954ns  (logic 0.758ns (10.900%)  route 6.196ns (89.100%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.351ns = ( 14.351 - 10.000 ) 
    Source Clock Delay      (SCD):    4.602ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        1.421     4.602    U_usb_reg_main/clk_usb_buf
    SLICE_X34Y21         FDRE                                         r  U_usb_reg_main/reg_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.433     5.035 r  U_usb_reg_main/reg_write_reg/Q
                         net (fo=17, routed)          1.701     6.736    U_usb_reg_main/reg_write
    SLICE_X22Y12         LUT5 (Prop_lut5_I0_O)        0.105     6.841 f  U_usb_reg_main/reg_usb_auto_wait2[23]_i_2/O
                         net (fo=7, routed)           0.906     7.747    U_usb_reg_main/reg_usb_auto_wait2[23]_i_2_n_0
    SLICE_X16Y17         LUT4 (Prop_lut4_I0_O)        0.105     7.852 f  U_usb_reg_main/reg_pattern_mask[511]_i_2/O
                         net (fo=64, routed)          3.332    11.184    U_usb_reg_main/reg_pattern_mask[511]_i_2_n_0
    SLICE_X36Y44         LUT4 (Prop_lut4_I3_O)        0.115    11.299 r  U_usb_reg_main/reg_pattern_mask[471]_i_1/O
                         net (fo=8, routed)           0.258    11.556    U_reg_usb/reg_pattern_mask_reg[504]_0[58]
    SLICE_X36Y45         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[471]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        1.328    14.351    U_reg_usb/clk_usb_buf
    SLICE_X36Y45         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[471]/C
                         clock pessimism              0.224    14.575    
                         clock uncertainty           -0.035    14.540    
    SLICE_X36Y45         FDRE (Setup_fdre_C_CE)      -0.330    14.210    U_reg_usb/reg_pattern_mask_reg[471]
  -------------------------------------------------------------------
                         required time                         14.210    
                         arrival time                         -11.556    
  -------------------------------------------------------------------
                         slack                                  2.653    

Slack (MET) :             2.666ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_write_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_mask_reg[252]/CE
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        6.813ns  (logic 0.769ns (11.287%)  route 6.044ns (88.713%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.291ns = ( 14.291 - 10.000 ) 
    Source Clock Delay      (SCD):    4.602ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        1.421     4.602    U_usb_reg_main/clk_usb_buf
    SLICE_X34Y21         FDRE                                         r  U_usb_reg_main/reg_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.433     5.035 r  U_usb_reg_main/reg_write_reg/Q
                         net (fo=17, routed)          1.701     6.736    U_usb_reg_main/reg_write
    SLICE_X22Y12         LUT5 (Prop_lut5_I0_O)        0.105     6.841 f  U_usb_reg_main/reg_usb_auto_wait2[23]_i_2/O
                         net (fo=7, routed)           0.906     7.747    U_usb_reg_main/reg_usb_auto_wait2[23]_i_2_n_0
    SLICE_X16Y17         LUT4 (Prop_lut4_I0_O)        0.105     7.852 f  U_usb_reg_main/reg_pattern_mask[511]_i_2/O
                         net (fo=64, routed)          2.893    10.745    U_usb_reg_main/reg_pattern_mask[511]_i_2_n_0
    SLICE_X13Y45         LUT4 (Prop_lut4_I3_O)        0.126    10.871 r  U_usb_reg_main/reg_pattern_mask[255]_i_1/O
                         net (fo=8, routed)           0.544    11.415    U_reg_usb/reg_pattern_mask_reg[504]_0[31]
    SLICE_X12Y45         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[252]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        1.268    14.291    U_reg_usb/clk_usb_buf
    SLICE_X12Y45         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[252]/C
                         clock pessimism              0.164    14.455    
                         clock uncertainty           -0.035    14.420    
    SLICE_X12Y45         FDRE (Setup_fdre_C_CE)      -0.338    14.082    U_reg_usb/reg_pattern_mask_reg[252]
  -------------------------------------------------------------------
                         required time                         14.082    
                         arrival time                         -11.415    
  -------------------------------------------------------------------
                         slack                                  2.666    

Slack (MET) :             2.666ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_write_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_mask_reg[253]/CE
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        6.813ns  (logic 0.769ns (11.287%)  route 6.044ns (88.713%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.291ns = ( 14.291 - 10.000 ) 
    Source Clock Delay      (SCD):    4.602ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        1.421     4.602    U_usb_reg_main/clk_usb_buf
    SLICE_X34Y21         FDRE                                         r  U_usb_reg_main/reg_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.433     5.035 r  U_usb_reg_main/reg_write_reg/Q
                         net (fo=17, routed)          1.701     6.736    U_usb_reg_main/reg_write
    SLICE_X22Y12         LUT5 (Prop_lut5_I0_O)        0.105     6.841 f  U_usb_reg_main/reg_usb_auto_wait2[23]_i_2/O
                         net (fo=7, routed)           0.906     7.747    U_usb_reg_main/reg_usb_auto_wait2[23]_i_2_n_0
    SLICE_X16Y17         LUT4 (Prop_lut4_I0_O)        0.105     7.852 f  U_usb_reg_main/reg_pattern_mask[511]_i_2/O
                         net (fo=64, routed)          2.893    10.745    U_usb_reg_main/reg_pattern_mask[511]_i_2_n_0
    SLICE_X13Y45         LUT4 (Prop_lut4_I3_O)        0.126    10.871 r  U_usb_reg_main/reg_pattern_mask[255]_i_1/O
                         net (fo=8, routed)           0.544    11.415    U_reg_usb/reg_pattern_mask_reg[504]_0[31]
    SLICE_X12Y45         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[253]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        1.268    14.291    U_reg_usb/clk_usb_buf
    SLICE_X12Y45         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[253]/C
                         clock pessimism              0.164    14.455    
                         clock uncertainty           -0.035    14.420    
    SLICE_X12Y45         FDRE (Setup_fdre_C_CE)      -0.338    14.082    U_reg_usb/reg_pattern_mask_reg[253]
  -------------------------------------------------------------------
                         required time                         14.082    
                         arrival time                         -11.415    
  -------------------------------------------------------------------
                         slack                                  2.666    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_fifo/fifo_full_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fifo/fifo_full_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        0.563     1.471    U_fifo/clk_usb_buf
    SLICE_X29Y12         FDRE                                         r  U_fifo/fifo_full_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  U_fifo/fifo_full_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.667    U_fifo/fifo_full_pipe[0]
    SLICE_X29Y12         FDRE                                         r  U_fifo/fifo_full_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        0.831     1.983    U_fifo/clk_usb_buf
    SLICE_X29Y12         FDRE                                         r  U_fifo/fifo_full_pipe_reg[1]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X29Y12         FDRE (Hold_fdre_C_D)         0.075     1.546    U_fifo/fifo_full_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_usb_autodetect/U_match_cdc/ack_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_autodetect/U_match_cdc/ack_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        0.570     1.478    U_usb_autodetect/U_match_cdc/clk_usb_buf
    SLICE_X3Y3           FDRE                                         r  U_usb_autodetect/U_match_cdc/ack_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  U_usb_autodetect/U_match_cdc/ack_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.674    U_usb_autodetect/U_match_cdc/ack_pipe[0]
    SLICE_X3Y3           FDRE                                         r  U_usb_autodetect/U_match_cdc/ack_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        0.839     1.991    U_usb_autodetect/U_match_cdc/clk_usb_buf
    SLICE_X3Y3           FDRE                                         r  U_usb_autodetect/U_match_cdc/ack_pipe_reg[1]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X3Y3           FDRE (Hold_fdre_C_D)         0.075     1.553    U_usb_autodetect/U_match_cdc/ack_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 U_fifo/fifo_overflow_blocked_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fifo/fifo_overflow_blocked_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        0.563     1.471    U_fifo/clk_usb_buf
    SLICE_X29Y12         FDRE                                         r  U_fifo/fifo_overflow_blocked_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  U_fifo/fifo_overflow_blocked_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.667    U_fifo/fifo_overflow_blocked_pipe[0]
    SLICE_X29Y12         FDRE                                         r  U_fifo/fifo_overflow_blocked_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        0.831     1.983    U_fifo/clk_usb_buf
    SLICE_X29Y12         FDRE                                         r  U_fifo/fifo_overflow_blocked_pipe_reg[1]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X29Y12         FDRE (Hold_fdre_C_D)         0.071     1.542    U_fifo/fifo_overflow_blocked_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 U_reg_usb/U_stat_update_cdc/ack_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/U_stat_update_cdc/ack_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        0.558     1.466    U_reg_usb/U_stat_update_cdc/clk_usb_buf
    SLICE_X4Y21          FDRE                                         r  U_reg_usb/U_stat_update_cdc/ack_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  U_reg_usb/U_stat_update_cdc/ack_pipe_reg[0]/Q
                         net (fo=1, routed)           0.064     1.671    U_reg_usb/U_stat_update_cdc/ack_pipe[0]
    SLICE_X4Y21          FDRE                                         r  U_reg_usb/U_stat_update_cdc/ack_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        0.826     1.978    U_reg_usb/U_stat_update_cdc/clk_usb_buf
    SLICE_X4Y21          FDRE                                         r  U_reg_usb/U_stat_update_cdc/ack_pipe_reg[1]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X4Y21          FDRE (Hold_fdre_C_D)         0.075     1.541    U_reg_usb/U_stat_update_cdc/ack_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U_reg_main/U_capture_enable_cdc/dst_req_r_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/U_capture_enable_cdc/dst_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        0.552     1.460    U_reg_main/U_capture_enable_cdc/clk_usb_buf
    SLICE_X19Y21         FDRE                                         r  U_reg_main/U_capture_enable_cdc/dst_req_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y21         FDRE (Prop_fdre_C_Q)         0.141     1.601 f  U_reg_main/U_capture_enable_cdc/dst_req_r_reg/Q
                         net (fo=1, routed)           0.086     1.687    U_reg_main/U_capture_enable_cdc/dst_req_r
    SLICE_X18Y21         LUT2 (Prop_lut2_I1_O)        0.045     1.732 r  U_reg_main/U_capture_enable_cdc/dst_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.732    U_reg_main/U_capture_enable_cdc/dst_pulse0
    SLICE_X18Y21         FDRE                                         r  U_reg_main/U_capture_enable_cdc/dst_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        0.819     1.971    U_reg_main/U_capture_enable_cdc/clk_usb_buf
    SLICE_X18Y21         FDRE                                         r  U_reg_main/U_capture_enable_cdc/dst_pulse_reg/C
                         clock pessimism             -0.499     1.473    
    SLICE_X18Y21         FDRE (Hold_fdre_C_D)         0.120     1.593    U_reg_main/U_capture_enable_cdc/dst_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 U_usb_reg_main/cwusb_wrn_rs_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_reg_main/reg_write_reg/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.282%)  route 0.090ns (32.718%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        0.583     1.491    U_usb_reg_main/clk_usb_buf
    SLICE_X35Y21         FDRE                                         r  U_usb_reg_main/cwusb_wrn_rs_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141     1.632 f  U_usb_reg_main/cwusb_wrn_rs_dly_reg/Q
                         net (fo=1, routed)           0.090     1.722    U_usb_reg_main/cwusb_wrn_rs_dly
    SLICE_X34Y21         LUT2 (Prop_lut2_I1_O)        0.045     1.767 r  U_usb_reg_main/reg_write_i_1/O
                         net (fo=1, routed)           0.000     1.767    U_usb_reg_main/reg_write0
    SLICE_X34Y21         FDRE                                         r  U_usb_reg_main/reg_write_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        0.851     2.003    U_usb_reg_main/clk_usb_buf
    SLICE_X34Y21         FDRE                                         r  U_usb_reg_main/reg_write_reg/C
                         clock pessimism             -0.500     1.504    
    SLICE_X34Y21         FDRE (Hold_fdre_C_D)         0.121     1.625    U_usb_reg_main/reg_write_reg
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 U_fe_capture_main/capturing_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fe_capture_main/capturing_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        0.562     1.470    U_fe_capture_main/clk_usb_buf
    SLICE_X28Y15         FDRE                                         r  U_fe_capture_main/capturing_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  U_fe_capture_main/capturing_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.689    U_fe_capture_main/capturing_pipe[0]
    SLICE_X28Y15         FDRE                                         r  U_fe_capture_main/capturing_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        0.829     1.981    U_fe_capture_main/clk_usb_buf
    SLICE_X28Y15         FDRE                                         r  U_fe_capture_main/capturing_pipe_reg[1]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X28Y15         FDRE (Hold_fdre_C_D)         0.060     1.530    U_fe_capture_main/capturing_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DI[14]
                            (rising edge-triggered cell FIFO36E1 clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.204ns (42.222%)  route 0.279ns (57.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        0.599     1.507    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/rd_clk
    RAMB36_X0Y0          FIFO36E1                                     r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          FIFO36E1 (Prop_fifo36e1_RDCLK_DO[14])
                                                      0.204     1.711 r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DO[14]
                         net (fo=1, routed)           0.279     1.990    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/p_23_out[14]
    RAMB36_X0Y1          FIFO36E1                                     r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DI[14]
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        0.873     2.026    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/rd_clk
    RAMB36_X0Y1          FIFO36E1                                     r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism             -0.498     1.529    
    RAMB36_X0Y1          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[14])
                                                      0.296     1.825    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DI[3]
                            (rising edge-triggered cell FIFO36E1 clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.204ns (42.222%)  route 0.279ns (57.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        0.599     1.507    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/rd_clk
    RAMB36_X0Y0          FIFO36E1                                     r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          FIFO36E1 (Prop_fifo36e1_RDCLK_DO[3])
                                                      0.204     1.711 r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DO[3]
                         net (fo=1, routed)           0.279     1.990    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/p_23_out[3]
    RAMB36_X0Y1          FIFO36E1                                     r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DI[3]
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        0.873     2.026    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/rd_clk
    RAMB36_X0Y1          FIFO36E1                                     r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism             -0.498     1.529    
    RAMB36_X0Y1          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[3])
                                                      0.296     1.825    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DI[5]
                            (rising edge-triggered cell FIFO36E1 clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.204ns (42.222%)  route 0.279ns (57.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        0.599     1.507    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/rd_clk
    RAMB36_X0Y0          FIFO36E1                                     r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          FIFO36E1 (Prop_fifo36e1_RDCLK_DO[5])
                                                      0.204     1.711 r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DO[5]
                         net (fo=1, routed)           0.279     1.990    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/p_23_out[5]
    RAMB36_X0Y1          FIFO36E1                                     r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DI[5]
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        0.873     2.026    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/rd_clk
    RAMB36_X0Y1          FIFO36E1                                     r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism             -0.498     1.529    
    RAMB36_X0Y1          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[5])
                                                      0.296     1.825    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usb_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { usb_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO36E1/RDCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y1      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y1      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/RDCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y2      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[3].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y2      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[3].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/RDCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y3      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[4].gbldl.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y3      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[4].gbldl.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/RDCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y0      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     MMCME2_ADV/PSCLK  n/a            1.999         10.000      8.001      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
Min Period        n/a     BUFG/I            n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1    clk_usb_buf_BUFG_inst/I
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X30Y16     U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gunf.gunf2.UNDERFLOW_reg/C
Low Pulse Width   Slow    MMCME2_ADV/PSCLK  n/a            1.000         5.000       4.001      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
Low Pulse Width   Fast    MMCME2_ADV/PSCLK  n/a            1.000         5.000       4.001      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X29Y30     U_reg_usb/reg_pattern_reg[376]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X29Y31     U_reg_usb/reg_pattern_reg[380]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X15Y24     U_usb_reg_main/reg_bytecnt_reg[1]_rep/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X15Y26     U_usb_reg_main/reg_bytecnt_reg[1]_rep__1/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X15Y24     U_usb_reg_main/reg_bytecnt_reg[1]_rep__2/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X13Y25     U_usb_reg_main/reg_bytecnt_reg[2]_rep/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X15Y24     U_usb_reg_main/reg_bytecnt_reg[2]_rep__0/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X15Y26     U_usb_reg_main/reg_bytecnt_reg[4]_rep/C
High Pulse Width  Fast    MMCME2_ADV/PSCLK  n/a            1.000         5.000       4.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Slow    MMCME2_ADV/PSCLK  n/a            1.000         5.000       4.001      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X22Y8      U_reg_main/reg_trigger_width_reg[154]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X22Y8      U_reg_main/reg_trigger_width_reg[155]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X22Y7      U_reg_main/reg_trigger_width_reg[157]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X34Y44     U_reg_usb/reg_pattern_mask_reg[448]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X34Y44     U_reg_usb/reg_pattern_mask_reg[449]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X34Y44     U_reg_usb/reg_pattern_mask_reg[450]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X16Y4      U_reg_main/reg_trigger_width_reg[178]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X16Y4      U_reg_main/reg_trigger_width_reg[179]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  fe_clk
  To Clock:  fe_clk

Setup :            0  Failing Endpoints,  Worst Slack       14.687ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.460ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.687ns  (required time - arrival time)
  Source:                 U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (recovery check against rising-edge clock fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.398ns (47.696%)  route 0.436ns (52.304%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 20.202 - 16.000 ) 
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         1.371     4.471    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X30Y1          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDPE (Prop_fdpe_C_Q)         0.398     4.869 f  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.436     5.305    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X31Y1          FDPE                                         f  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         1.261    20.202    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X31Y1          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism              0.244    20.447    
                         clock uncertainty           -0.035    20.411    
    SLICE_X31Y1          FDPE (Recov_fdpe_C_PRE)     -0.419    19.992    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         19.992    
                         arrival time                          -5.305    
  -------------------------------------------------------------------
                         slack                                 14.687    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.148ns (45.475%)  route 0.177ns (54.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         0.567     1.426    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X30Y1          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDPE (Prop_fdpe_C_Q)         0.148     1.574 f  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.177     1.751    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X31Y1          FDPE                                         f  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         0.836     1.938    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X31Y1          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism             -0.499     1.439    
    SLICE_X31Y1          FDPE (Remov_fdpe_C_PRE)     -0.148     1.291    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.460    





