<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › cris › include › arch-v32 › arch › hwregs › ser_defs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../../index.html"></a><h1>ser_defs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __ser_defs_h</span>
<span class="cp">#define __ser_defs_h</span>

<span class="cm">/*</span>
<span class="cm"> * This file is autogenerated from</span>
<span class="cm"> *   file:           ../../inst/ser/rtl/ser_regs.r</span>
<span class="cm"> *     id:           ser_regs.r,v 1.23 2005/02/08 13:58:35 perz Exp</span>
<span class="cm"> *     last modfied: Mon Apr 11 16:09:21 2005</span>
<span class="cm"> *</span>
<span class="cm"> *   by /n/asic/design/tools/rdesc/src/rdes2c --outfile ser_defs.h ../../inst/ser/rtl/ser_regs.r</span>
<span class="cm"> *      id: $Id: ser_defs.h,v 1.10 2005/04/24 18:30:58 starvik Exp $</span>
<span class="cm"> * Any changes here will be lost.</span>
<span class="cm"> *</span>
<span class="cm"> * -*- buffer-read-only: t -*-</span>
<span class="cm"> */</span>
<span class="cm">/* Main access macros */</span>
<span class="cp">#ifndef REG_RD</span>
<span class="cp">#define REG_RD( scope, inst, reg ) \</span>
<span class="cp">  REG_READ( reg_##scope##_##reg, \</span>
<span class="cp">            (inst) + REG_RD_ADDR_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_WR</span>
<span class="cp">#define REG_WR( scope, inst, reg, val ) \</span>
<span class="cp">  REG_WRITE( reg_##scope##_##reg, \</span>
<span class="cp">             (inst) + REG_WR_ADDR_##scope##_##reg, (val) )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_RD_VECT</span>
<span class="cp">#define REG_RD_VECT( scope, inst, reg, index ) \</span>
<span class="cp">  REG_READ( reg_##scope##_##reg, \</span>
<span class="cp">            (inst) + REG_RD_ADDR_##scope##_##reg + \</span>
<span class="cp">	    (index) * STRIDE_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_WR_VECT</span>
<span class="cp">#define REG_WR_VECT( scope, inst, reg, index, val ) \</span>
<span class="cp">  REG_WRITE( reg_##scope##_##reg, \</span>
<span class="cp">             (inst) + REG_WR_ADDR_##scope##_##reg + \</span>
<span class="cp">	     (index) * STRIDE_##scope##_##reg, (val) )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_RD_INT</span>
<span class="cp">#define REG_RD_INT( scope, inst, reg ) \</span>
<span class="cp">  REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_WR_INT</span>
<span class="cp">#define REG_WR_INT( scope, inst, reg, val ) \</span>
<span class="cp">  REG_WRITE( int, (inst) + REG_WR_ADDR_##scope##_##reg, (val) )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_RD_INT_VECT</span>
<span class="cp">#define REG_RD_INT_VECT( scope, inst, reg, index ) \</span>
<span class="cp">  REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg + \</span>
<span class="cp">	    (index) * STRIDE_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_WR_INT_VECT</span>
<span class="cp">#define REG_WR_INT_VECT( scope, inst, reg, index, val ) \</span>
<span class="cp">  REG_WRITE( int, (inst) + REG_WR_ADDR_##scope##_##reg + \</span>
<span class="cp">	     (index) * STRIDE_##scope##_##reg, (val) )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_TYPE_CONV</span>
<span class="cp">#define REG_TYPE_CONV( type, orgtype, val ) \</span>
<span class="cp">  ( { union { orgtype o; type n; } r; r.o = val; r.n; } )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef reg_page_size</span>
<span class="cp">#define reg_page_size 8192</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR</span>
<span class="cp">#define REG_ADDR( scope, inst, reg ) \</span>
<span class="cp">  ( (inst) + REG_RD_ADDR_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR_VECT</span>
<span class="cp">#define REG_ADDR_VECT( scope, inst, reg, index ) \</span>
<span class="cp">  ( (inst) + REG_RD_ADDR_##scope##_##reg + \</span>
<span class="cp">    (index) * STRIDE_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cm">/* C-code for register scope ser */</span>

<span class="cm">/* Register rw_tr_ctrl, scope ser, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">base_freq</span> <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">en</span>        <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">par</span>       <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">par_en</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data_bits</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">stop_bits</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">stop</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rts_delay</span> <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rts_setup</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">auto_rts</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">txd</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">auto_cts</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>    <span class="o">:</span> <span class="mi">15</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_ser_rw_tr_ctrl</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_ser_rw_tr_ctrl 0</span>
<span class="cp">#define REG_WR_ADDR_ser_rw_tr_ctrl 0</span>

<span class="cm">/* Register rw_tr_dma_en, scope ser, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">en</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">31</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_ser_rw_tr_dma_en</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_ser_rw_tr_dma_en 4</span>
<span class="cp">#define REG_WR_ADDR_ser_rw_tr_dma_en 4</span>

<span class="cm">/* Register rw_rec_ctrl, scope ser, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">base_freq</span>   <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">en</span>          <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">par</span>         <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">par_en</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data_bits</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dma_mode</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dma_err</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sampling</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">timeout</span>     <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">auto_eop</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">half_duplex</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rts_n</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">loopback</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>      <span class="o">:</span> <span class="mi">14</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_ser_rw_rec_ctrl</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_ser_rw_rec_ctrl 8</span>
<span class="cp">#define REG_WR_ADDR_ser_rw_rec_ctrl 8</span>

<span class="cm">/* Register rw_tr_baud_div, scope ser, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">div</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_ser_rw_tr_baud_div</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_ser_rw_tr_baud_div 12</span>
<span class="cp">#define REG_WR_ADDR_ser_rw_tr_baud_div 12</span>

<span class="cm">/* Register rw_rec_baud_div, scope ser, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">div</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_ser_rw_rec_baud_div</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_ser_rw_rec_baud_div 16</span>
<span class="cp">#define REG_WR_ADDR_ser_rw_rec_baud_div 16</span>

<span class="cm">/* Register rw_xoff, scope ser, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">chr</span>       <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">automatic</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>    <span class="o">:</span> <span class="mi">23</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_ser_rw_xoff</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_ser_rw_xoff 20</span>
<span class="cp">#define REG_WR_ADDR_ser_rw_xoff 20</span>

<span class="cm">/* Register rw_xoff_clr, scope ser, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">clr</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">31</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_ser_rw_xoff_clr</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_ser_rw_xoff_clr 24</span>
<span class="cp">#define REG_WR_ADDR_ser_rw_xoff_clr 24</span>

<span class="cm">/* Register rw_dout, scope ser, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">24</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_ser_rw_dout</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_ser_rw_dout 28</span>
<span class="cp">#define REG_WR_ADDR_ser_rw_dout 28</span>

<span class="cm">/* Register rs_stat_din, scope ser, type rs */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data</span>        <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>      <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dav</span>         <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">framing_err</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">par_err</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">orun</span>        <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rec_err</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rxd</span>         <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tr_idle</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tr_empty</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tr_rdy</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cts_n</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">xoff_detect</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rts_n</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">txd</span>         <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy2</span>      <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_ser_rs_stat_din</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_ser_rs_stat_din 32</span>

<span class="cm">/* Register r_stat_din, scope ser, type r */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data</span>        <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>      <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dav</span>         <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">framing_err</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">par_err</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">orun</span>        <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rec_err</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rxd</span>         <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tr_idle</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tr_empty</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tr_rdy</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cts_n</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">xoff_detect</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rts_n</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">txd</span>         <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy2</span>      <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_ser_r_stat_din</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_ser_r_stat_din 36</span>

<span class="cm">/* Register rw_rec_eop, scope ser, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">set</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">31</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_ser_rw_rec_eop</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_ser_rw_rec_eop 40</span>
<span class="cp">#define REG_WR_ADDR_ser_rw_rec_eop 40</span>

<span class="cm">/* Register rw_intr_mask, scope ser, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tr_rdy</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tr_empty</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tr_idle</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dav</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>   <span class="o">:</span> <span class="mi">28</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_ser_rw_intr_mask</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_ser_rw_intr_mask 44</span>
<span class="cp">#define REG_WR_ADDR_ser_rw_intr_mask 44</span>

<span class="cm">/* Register rw_ack_intr, scope ser, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tr_rdy</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tr_empty</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tr_idle</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dav</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>   <span class="o">:</span> <span class="mi">28</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_ser_rw_ack_intr</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_ser_rw_ack_intr 48</span>
<span class="cp">#define REG_WR_ADDR_ser_rw_ack_intr 48</span>

<span class="cm">/* Register r_intr, scope ser, type r */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tr_rdy</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tr_empty</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tr_idle</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dav</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>   <span class="o">:</span> <span class="mi">28</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_ser_r_intr</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_ser_r_intr 52</span>

<span class="cm">/* Register r_masked_intr, scope ser, type r */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tr_rdy</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tr_empty</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tr_idle</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dav</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>   <span class="o">:</span> <span class="mi">28</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_ser_r_masked_intr</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_ser_r_masked_intr 56</span>


<span class="cm">/* Constants */</span>
<span class="k">enum</span> <span class="p">{</span>
  <span class="n">regk_ser_active</span>                          <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_ser_bits1</span>                           <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_ser_bits2</span>                           <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_ser_bits7</span>                           <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_ser_bits8</span>                           <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_ser_del0_5</span>                          <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_ser_del1</span>                            <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_ser_del1_5</span>                          <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_ser_del2</span>                            <span class="o">=</span> <span class="mh">0x00000003</span><span class="p">,</span>
  <span class="n">regk_ser_del2_5</span>                          <span class="o">=</span> <span class="mh">0x00000004</span><span class="p">,</span>
  <span class="n">regk_ser_del3</span>                            <span class="o">=</span> <span class="mh">0x00000005</span><span class="p">,</span>
  <span class="n">regk_ser_del3_5</span>                          <span class="o">=</span> <span class="mh">0x00000006</span><span class="p">,</span>
  <span class="n">regk_ser_del4</span>                            <span class="o">=</span> <span class="mh">0x00000007</span><span class="p">,</span>
  <span class="n">regk_ser_even</span>                            <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_ser_ext</span>                             <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_ser_f100</span>                            <span class="o">=</span> <span class="mh">0x00000007</span><span class="p">,</span>
  <span class="n">regk_ser_f29_493</span>                         <span class="o">=</span> <span class="mh">0x00000004</span><span class="p">,</span>
  <span class="n">regk_ser_f32</span>                             <span class="o">=</span> <span class="mh">0x00000005</span><span class="p">,</span>
  <span class="n">regk_ser_f32_768</span>                         <span class="o">=</span> <span class="mh">0x00000006</span><span class="p">,</span>
  <span class="n">regk_ser_ignore</span>                          <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_ser_inactive</span>                        <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_ser_majority</span>                        <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_ser_mark</span>                            <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_ser_middle</span>                          <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_ser_no</span>                              <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_ser_odd</span>                             <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_ser_off</span>                             <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_ser_rw_intr_mask_default</span>            <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_ser_rw_rec_baud_div_default</span>         <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_ser_rw_rec_ctrl_default</span>             <span class="o">=</span> <span class="mh">0x00010000</span><span class="p">,</span>
  <span class="n">regk_ser_rw_tr_baud_div_default</span>          <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_ser_rw_tr_ctrl_default</span>              <span class="o">=</span> <span class="mh">0x00008000</span><span class="p">,</span>
  <span class="n">regk_ser_rw_tr_dma_en_default</span>            <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_ser_rw_xoff_default</span>                 <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_ser_space</span>                           <span class="o">=</span> <span class="mh">0x00000003</span><span class="p">,</span>
  <span class="n">regk_ser_stop</span>                            <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_ser_yes</span>                             <span class="o">=</span> <span class="mh">0x00000001</span>
<span class="p">};</span>
<span class="cp">#endif </span><span class="cm">/* __ser_defs_h */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:6}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../../javascript/docco.min.js"></script>
</html>
