Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/sausy/Projects/multilateral_triangulation/VidorFPGA/projects/MKRVIDOR4000_template/unsaved.qsys --block-symbol-file --output-directory=/home/sausy/Projects/multilateral_triangulation/VidorFPGA/projects/MKRVIDOR4000_template/unsaved --family="Cyclone 10 LP" --part=10CL016YU256C8G
Progress: Loading MKRVIDOR4000_template/unsaved.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/sausy/Projects/multilateral_triangulation/VidorFPGA/projects/MKRVIDOR4000_template/unsaved.qsys --synthesis=VERILOG --output-directory=/home/sausy/Projects/multilateral_triangulation/VidorFPGA/projects/MKRVIDOR4000_template/unsaved/synthesis --family="Cyclone 10 LP" --part=10CL016YU256C8G
Progress: Loading MKRVIDOR4000_template/unsaved.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: unsaved: Generating unsaved "unsaved" for QUARTUS_SYNTH
Info: unsaved: Done "unsaved" with 1 modules, 1 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
