

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_s'
================================================================
* Date:           Wed Mar  6 03:04:29 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.415 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        3|        3|  9.999 ns|  9.999 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      450|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    13|        0|      745|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       18|    -|
|Register             |        -|     -|      355|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    13|      355|     1213|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+---+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |mul_6ns_10ns_15_1_1_U66  |mul_6ns_10ns_15_1_1  |        0|   0|  0|  62|    0|
    |mul_6ns_10ns_15_1_1_U75  |mul_6ns_10ns_15_1_1  |        0|   0|  0|  62|    0|
    |mul_6ns_10ns_15_1_1_U77  |mul_6ns_10ns_15_1_1  |        0|   0|  0|  62|    0|
    |mul_6ns_10ns_15_1_1_U78  |mul_6ns_10ns_15_1_1  |        0|   0|  0|  62|    0|
    |mul_6ns_10s_16_1_1_U58   |mul_6ns_10s_16_1_1   |        0|   0|  0|  62|    0|
    |mul_6ns_10s_16_1_1_U60   |mul_6ns_10s_16_1_1   |        0|   0|  0|  62|    0|
    |mul_6ns_10s_16_1_1_U73   |mul_6ns_10s_16_1_1   |        0|   0|  0|  62|    0|
    |mul_6ns_10s_16_1_1_U79   |mul_6ns_10s_16_1_1   |        0|   0|  0|  62|    0|
    |mul_6ns_11ns_16_1_1_U61  |mul_6ns_11ns_16_1_1  |        0|   1|  0|   6|    0|
    |mul_6ns_11ns_16_1_1_U64  |mul_6ns_11ns_16_1_1  |        0|   1|  0|   6|    0|
    |mul_6ns_11ns_16_1_1_U68  |mul_6ns_11ns_16_1_1  |        0|   1|  0|   6|    0|
    |mul_6ns_11s_17_1_1_U59   |mul_6ns_11s_17_1_1   |        0|   1|  0|   6|    0|
    |mul_6ns_11s_17_1_1_U62   |mul_6ns_11s_17_1_1   |        0|   1|  0|   6|    0|
    |mul_6ns_11s_17_1_1_U67   |mul_6ns_11s_17_1_1   |        0|   1|  0|   6|    0|
    |mul_6ns_11s_17_1_1_U69   |mul_6ns_11s_17_1_1   |        0|   1|  0|   6|    0|
    |mul_6ns_11s_17_1_1_U70   |mul_6ns_11s_17_1_1   |        0|   1|  0|   6|    0|
    |mul_6ns_11s_17_1_1_U72   |mul_6ns_11s_17_1_1   |        0|   1|  0|   6|    0|
    |mul_6ns_11s_17_1_1_U74   |mul_6ns_11s_17_1_1   |        0|   1|  0|   6|    0|
    |mul_6ns_11s_17_1_1_U76   |mul_6ns_11s_17_1_1   |        0|   1|  0|   6|    0|
    |mul_6ns_11s_17_1_1_U81   |mul_6ns_11s_17_1_1   |        0|   1|  0|   6|    0|
    |mul_6ns_11s_17_1_1_U82   |mul_6ns_11s_17_1_1   |        0|   1|  0|   6|    0|
    |mul_6ns_7ns_12_1_1_U80   |mul_6ns_7ns_12_1_1   |        0|   0|  0|  33|    0|
    |mul_6ns_8s_14_1_1_U71    |mul_6ns_8s_14_1_1    |        0|   0|  0|  40|    0|
    |mul_6ns_9s_15_1_1_U63    |mul_6ns_9s_15_1_1    |        0|   0|  0|  49|    0|
    |mul_6ns_9s_15_1_1_U65    |mul_6ns_9s_15_1_1    |        0|   0|  0|  49|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |Total                    |                     |        0|  13|  0| 745|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln813_10_fu_3257_p2    |         +|   0|  0|  16|           9|           9|
    |add_ln813_11_fu_3419_p2    |         +|   0|  0|  18|          11|          11|
    |add_ln813_12_fu_3429_p2    |         +|   0|  0|  18|          11|           6|
    |add_ln813_13_fu_3439_p2    |         +|   0|  0|  19|          12|          12|
    |add_ln813_14_fu_3449_p2    |         +|   0|  0|  20|          13|          13|
    |add_ln813_15_fu_3455_p2    |         +|   0|  0|  17|          12|          12|
    |add_ln813_16_fu_3461_p2    |         +|   0|  0|  17|          12|          12|
    |add_ln813_17_fu_3471_p2    |         +|   0|  0|  17|          10|           6|
    |add_ln813_18_fu_3481_p2    |         +|   0|  0|  19|          12|          12|
    |add_ln813_19_fu_3491_p2    |         +|   0|  0|  20|          13|          13|
    |add_ln813_1_fu_3342_p2     |         +|   0|  0|  17|          13|          13|
    |add_ln813_20_fu_3497_p2    |         +|   0|  0|  19|          12|          12|
    |add_ln813_21_fu_3507_p2    |         +|   0|  0|  17|          13|          13|
    |add_ln813_22_fu_3513_p2    |         +|   0|  0|  18|          11|           6|
    |add_ln813_23_fu_3523_p2    |         +|   0|  0|  19|          12|          12|
    |add_ln813_24_fu_3533_p2    |         +|   0|  0|  17|          13|          13|
    |add_ln813_2_fu_3348_p2     |         +|   0|  0|  16|           9|           6|
    |add_ln813_3_fu_3358_p2     |         +|   0|  0|  18|          11|          11|
    |add_ln813_4_fu_3368_p2     |         +|   0|  0|  17|          13|          13|
    |add_ln813_5_fu_3374_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln813_6_fu_3384_p2     |         +|   0|  0|  17|          13|          13|
    |add_ln813_7_fu_3390_p2     |         +|   0|  0|  17|          10|           6|
    |add_ln813_8_fu_3400_p2     |         +|   0|  0|  18|          11|          11|
    |add_ln813_9_fu_3410_p2     |         +|   0|  0|  17|          13|          13|
    |add_ln813_fu_3332_p2       |         +|   0|  0|  19|          12|          12|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 450|         295|         275|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------+----+-----------+-----+-----------+
    |   Name  | LUT| Input Size| Bits| Total Bits|
    +---------+----+-----------+-----+-----------+
    |ap_done  |   9|          2|    1|          2|
    |i_blk_n  |   9|          2|    1|          2|
    +---------+----+-----------+-----+-----------+
    |Total    |  18|          4|    2|          4|
    +---------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln813_10_reg_3696    |   9|   0|    9|          0|
    |add_ln813_14_reg_3716    |  13|   0|   13|          0|
    |add_ln813_19_reg_3721    |  13|   0|   13|          0|
    |add_ln813_24_reg_3726    |  13|   0|   13|          0|
    |add_ln813_4_reg_3706     |  13|   0|   13|          0|
    |add_ln813_9_reg_3711     |  13|   0|   13|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |i_read_reg_3701          |  13|   0|   13|          0|
    |p_read27_reg_3575        |   6|   0|    6|          0|
    |p_read_11_reg_3547       |   6|   0|    6|          0|
    |p_read_12_reg_3554       |   6|   0|    6|          0|
    |p_read_13_reg_3560       |   6|   0|    6|          0|
    |p_read_14_reg_3568       |   6|   0|    6|          0|
    |trunc_ln1273_1_reg_3686  |   9|   0|    9|          0|
    |trunc_ln1_reg_3616       |  10|   0|   10|          0|
    |trunc_ln2_reg_3646       |   9|   0|    9|          0|
    |trunc_ln818_11_reg_3641  |  10|   0|   10|          0|
    |trunc_ln818_12_reg_3651  |  11|   0|   11|          0|
    |trunc_ln818_13_reg_3656  |  11|   0|   11|          0|
    |trunc_ln818_14_reg_3661  |  10|   0|   10|          0|
    |trunc_ln818_15_reg_3666  |  11|   0|   11|          0|
    |trunc_ln818_16_reg_3671  |  11|   0|   11|          0|
    |trunc_ln818_17_reg_3676  |  10|   0|   10|          0|
    |trunc_ln818_18_reg_3681  |   9|   0|    9|          0|
    |trunc_ln818_1_reg_3621   |   9|   0|    9|          0|
    |trunc_ln818_20_reg_3691  |  11|   0|   11|          0|
    |trunc_ln818_2_reg_3626   |  10|   0|   10|          0|
    |trunc_ln818_3_reg_3631   |  11|   0|   11|          0|
    |trunc_ln818_4_reg_3636   |  10|   0|   10|          0|
    |trunc_ln818_5_reg_3586   |  10|   0|   10|          0|
    |trunc_ln818_6_reg_3591   |  11|   0|   11|          0|
    |trunc_ln818_7_reg_3596   |  11|   0|   11|          0|
    |trunc_ln818_8_reg_3601   |  11|   0|   11|          0|
    |trunc_ln818_9_reg_3606   |   8|   0|    8|          0|
    |trunc_ln818_s_reg_3611   |   9|   0|    9|          0|
    |trunc_ln_reg_3581        |  11|   0|   11|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 355|   0|  355|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                                Source Object                                |    C Type    |
+--------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>|  return value|
|ap_continue         |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>|  return value|
|i_dout              |   in|   13|     ap_fifo|                                                                            i|       pointer|
|i_num_data_valid    |   in|    4|     ap_fifo|                                                                            i|       pointer|
|i_fifo_cap          |   in|    4|     ap_fifo|                                                                            i|       pointer|
|i_empty_n           |   in|    1|     ap_fifo|                                                                            i|       pointer|
|i_read              |  out|    1|     ap_fifo|                                                                            i|       pointer|
|p_read              |   in|    6|     ap_none|                                                                       p_read|        scalar|
|p_read1             |   in|    6|     ap_none|                                                                      p_read1|        scalar|
|p_read2             |   in|    6|     ap_none|                                                                      p_read2|        scalar|
|p_read3             |   in|    6|     ap_none|                                                                      p_read3|        scalar|
|p_read4             |   in|    6|     ap_none|                                                                      p_read4|        scalar|
|out_buf_0_address0  |  out|   13|   ap_memory|                                                                    out_buf_0|         array|
|out_buf_0_ce0       |  out|    1|   ap_memory|                                                                    out_buf_0|         array|
|out_buf_0_we0       |  out|    1|   ap_memory|                                                                    out_buf_0|         array|
|out_buf_0_d0        |  out|   13|   ap_memory|                                                                    out_buf_0|         array|
|out_buf_1_address0  |  out|   13|   ap_memory|                                                                    out_buf_1|         array|
|out_buf_1_ce0       |  out|    1|   ap_memory|                                                                    out_buf_1|         array|
|out_buf_1_we0       |  out|    1|   ap_memory|                                                                    out_buf_1|         array|
|out_buf_1_d0        |  out|   13|   ap_memory|                                                                    out_buf_1|         array|
|out_buf_2_address0  |  out|   13|   ap_memory|                                                                    out_buf_2|         array|
|out_buf_2_ce0       |  out|    1|   ap_memory|                                                                    out_buf_2|         array|
|out_buf_2_we0       |  out|    1|   ap_memory|                                                                    out_buf_2|         array|
|out_buf_2_d0        |  out|   13|   ap_memory|                                                                    out_buf_2|         array|
|out_buf_3_address0  |  out|   13|   ap_memory|                                                                    out_buf_3|         array|
|out_buf_3_ce0       |  out|    1|   ap_memory|                                                                    out_buf_3|         array|
|out_buf_3_we0       |  out|    1|   ap_memory|                                                                    out_buf_3|         array|
|out_buf_3_d0        |  out|   13|   ap_memory|                                                                    out_buf_3|         array|
|out_buf_4_address0  |  out|   13|   ap_memory|                                                                    out_buf_4|         array|
|out_buf_4_ce0       |  out|    1|   ap_memory|                                                                    out_buf_4|         array|
|out_buf_4_we0       |  out|    1|   ap_memory|                                                                    out_buf_4|         array|
|out_buf_4_d0        |  out|   13|   ap_memory|                                                                    out_buf_4|         array|
+--------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+

