{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 01 06:05:03 2013 " "Info: Processing started: Fri Feb 01 06:05:03 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off regfile -c regfile " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off regfile -c regfile" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder5to32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decoder5to32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder5to32-Structure " "Info: Found design unit 1: decoder5to32-Structure" {  } { { "decoder5to32.vhd" "" { Text "C:/quartus/quartus/project/regfile/decoder5to32.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder5to32 " "Info: Found entity 1: decoder5to32" {  } { { "decoder5to32.vhd" "" { Text "C:/quartus/quartus/project/regfile/decoder5to32.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-structure " "Info: Found design unit 1: regfile-structure" {  } { { "regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Info: Found entity 1: regfile" {  } { { "regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-structure " "Info: Found design unit 1: reg-structure" {  } { { "reg.vhd" "" { Text "C:/quartus/quartus/project/regfile/reg.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Info: Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/quartus/quartus/project/regfile/reg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dflipflop-Behavioral " "Info: Found design unit 1: dflipflop-Behavioral" {  } { { "dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Info: Found entity 1: dflipflop" {  } { { "dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file tristate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tristate-behavioral " "Info: Found design unit 1: tristate-behavioral" {  } { { "tristate.vhd" "" { Text "C:/quartus/quartus/project/regfile/tristate.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Info: Found entity 1: tristate" {  } { { "tristate.vhd" "" { Text "C:/quartus/quartus/project/regfile/tristate.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3to8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decoder3to8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder3To8-structure " "Info: Found design unit 1: decoder3To8-structure" {  } { { "decoder3to8.vhd" "" { Text "C:/quartus/quartus/project/regfile/decoder3to8.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder3To8 " "Info: Found entity 1: decoder3To8" {  } { { "decoder3to8.vhd" "" { Text "C:/quartus/quartus/project/regfile/decoder3to8.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2to4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decoder2to4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder2to4-structure " "Info: Found design unit 1: decoder2to4-structure" {  } { { "decoder2to4.vhd" "" { Text "C:/quartus/quartus/project/regfile/decoder2to4.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder2to4 " "Info: Found entity 1: decoder2to4" {  } { { "decoder2to4.vhd" "" { Text "C:/quartus/quartus/project/regfile/decoder2to4.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "regfile " "Info: Elaborating entity \"regfile\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_ILLEGAL_RIGHT_BOUND_OF_SLICE" "1023 0 to 992 regfile.vhd(42) " "Error (10453): VHDL error at regfile.vhd(42): right bound (1023) of slice must belong to range (0 to 992) of corresponding object" {  } { { "regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 42 0 0 } }  } 0 10453 "VHDL error at %3!s!: right bound (%1!s!) of slice must belong to range (%2!s!) of corresponding object" 0 0 "" 0 -1}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error: Can't elaborate top-level user hierarchy" {  } {  } 0 0 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "207 " "Error: Peak virtual memory: 207 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb 01 06:05:05 2013 " "Error: Processing ended: Fri Feb 01 06:05:05 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Error: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
