design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/home/hadirkhan/chipignite/openram_testchip2/openlane/user_project_wrapper,user_project_wrapper,23_09_09_20_18,flow completed,0h40m32s0ms,0h11m58s0ms,1199.7976338729763,10.2784,599.8988169364882,0.44,-1,9023.95,3585,0,0,0,0,0,0,941468,196,159,0,-1,0,2350042,67087,0.0,-1,-1,-1,0.0,0.0,-1,-1,-1,0.0,1678952289.0,0.0,7.73,8.77,1.62,2.15,-1,3770,10466,406,7102,0,0,0,4102,222,2,75,16,860,0,0,1304,1230,681,14,544162,109765,11359,115997,6166,787449,10173980.1536,-1,-1,-1,0.00112,0.00376,4.11e-05,-1,-1,-1,44.79,45.0,22.22222222222222,45,1,50,180,180,0.25,1,4,0.35,4,sky130_fd_sc_hd,AREA 0
