
TP_Bus_Reseau.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005d30  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002e0  08005f00  08005f00  00006f00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080061e0  080061e0  00008074  2**0
                  CONTENTS
  4 .ARM          00000008  080061e0  080061e0  000071e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080061e8  080061e8  00008074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080061e8  080061e8  000071e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080061ec  080061ec  000071ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  080061f0  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002a4  20000074  08006264  00008074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000318  08006264  00008318  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e572  00000000  00000000  000080a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000268a  00000000  00000000  00016616  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c98  00000000  00000000  00018ca0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009b3  00000000  00000000  00019938  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000234fe  00000000  00000000  0001a2eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012150  00000000  00000000  0003d7e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cf52e  00000000  00000000  0004f939  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011ee67  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003c8c  00000000  00000000  0011eeac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  00122b38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000074 	.word	0x20000074
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08005ee8 	.word	0x08005ee8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000078 	.word	0x20000078
 800020c:	08005ee8 	.word	0x08005ee8

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_d2iz>:
 8000b5c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b60:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b64:	d215      	bcs.n	8000b92 <__aeabi_d2iz+0x36>
 8000b66:	d511      	bpl.n	8000b8c <__aeabi_d2iz+0x30>
 8000b68:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b6c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b70:	d912      	bls.n	8000b98 <__aeabi_d2iz+0x3c>
 8000b72:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b76:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b7a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b82:	fa23 f002 	lsr.w	r0, r3, r2
 8000b86:	bf18      	it	ne
 8000b88:	4240      	negne	r0, r0
 8000b8a:	4770      	bx	lr
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b96:	d105      	bne.n	8000ba4 <__aeabi_d2iz+0x48>
 8000b98:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b9c:	bf08      	it	eq
 8000b9e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000ba2:	4770      	bx	lr
 8000ba4:	f04f 0000 	mov.w	r0, #0
 8000ba8:	4770      	bx	lr
 8000baa:	bf00      	nop

08000bac <__aeabi_uldivmod>:
 8000bac:	b953      	cbnz	r3, 8000bc4 <__aeabi_uldivmod+0x18>
 8000bae:	b94a      	cbnz	r2, 8000bc4 <__aeabi_uldivmod+0x18>
 8000bb0:	2900      	cmp	r1, #0
 8000bb2:	bf08      	it	eq
 8000bb4:	2800      	cmpeq	r0, #0
 8000bb6:	bf1c      	itt	ne
 8000bb8:	f04f 31ff 	movne.w	r1, #4294967295
 8000bbc:	f04f 30ff 	movne.w	r0, #4294967295
 8000bc0:	f000 b96a 	b.w	8000e98 <__aeabi_idiv0>
 8000bc4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bcc:	f000 f806 	bl	8000bdc <__udivmoddi4>
 8000bd0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd8:	b004      	add	sp, #16
 8000bda:	4770      	bx	lr

08000bdc <__udivmoddi4>:
 8000bdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000be0:	9d08      	ldr	r5, [sp, #32]
 8000be2:	460c      	mov	r4, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14e      	bne.n	8000c86 <__udivmoddi4+0xaa>
 8000be8:	4694      	mov	ip, r2
 8000bea:	458c      	cmp	ip, r1
 8000bec:	4686      	mov	lr, r0
 8000bee:	fab2 f282 	clz	r2, r2
 8000bf2:	d962      	bls.n	8000cba <__udivmoddi4+0xde>
 8000bf4:	b14a      	cbz	r2, 8000c0a <__udivmoddi4+0x2e>
 8000bf6:	f1c2 0320 	rsb	r3, r2, #32
 8000bfa:	4091      	lsls	r1, r2
 8000bfc:	fa20 f303 	lsr.w	r3, r0, r3
 8000c00:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c04:	4319      	orrs	r1, r3
 8000c06:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c0a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c0e:	fa1f f68c 	uxth.w	r6, ip
 8000c12:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c16:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c1a:	fb07 1114 	mls	r1, r7, r4, r1
 8000c1e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c22:	fb04 f106 	mul.w	r1, r4, r6
 8000c26:	4299      	cmp	r1, r3
 8000c28:	d90a      	bls.n	8000c40 <__udivmoddi4+0x64>
 8000c2a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2e:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c32:	f080 8112 	bcs.w	8000e5a <__udivmoddi4+0x27e>
 8000c36:	4299      	cmp	r1, r3
 8000c38:	f240 810f 	bls.w	8000e5a <__udivmoddi4+0x27e>
 8000c3c:	3c02      	subs	r4, #2
 8000c3e:	4463      	add	r3, ip
 8000c40:	1a59      	subs	r1, r3, r1
 8000c42:	fa1f f38e 	uxth.w	r3, lr
 8000c46:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c4a:	fb07 1110 	mls	r1, r7, r0, r1
 8000c4e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c52:	fb00 f606 	mul.w	r6, r0, r6
 8000c56:	429e      	cmp	r6, r3
 8000c58:	d90a      	bls.n	8000c70 <__udivmoddi4+0x94>
 8000c5a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5e:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c62:	f080 80fc 	bcs.w	8000e5e <__udivmoddi4+0x282>
 8000c66:	429e      	cmp	r6, r3
 8000c68:	f240 80f9 	bls.w	8000e5e <__udivmoddi4+0x282>
 8000c6c:	4463      	add	r3, ip
 8000c6e:	3802      	subs	r0, #2
 8000c70:	1b9b      	subs	r3, r3, r6
 8000c72:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c76:	2100      	movs	r1, #0
 8000c78:	b11d      	cbz	r5, 8000c82 <__udivmoddi4+0xa6>
 8000c7a:	40d3      	lsrs	r3, r2
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	e9c5 3200 	strd	r3, r2, [r5]
 8000c82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c86:	428b      	cmp	r3, r1
 8000c88:	d905      	bls.n	8000c96 <__udivmoddi4+0xba>
 8000c8a:	b10d      	cbz	r5, 8000c90 <__udivmoddi4+0xb4>
 8000c8c:	e9c5 0100 	strd	r0, r1, [r5]
 8000c90:	2100      	movs	r1, #0
 8000c92:	4608      	mov	r0, r1
 8000c94:	e7f5      	b.n	8000c82 <__udivmoddi4+0xa6>
 8000c96:	fab3 f183 	clz	r1, r3
 8000c9a:	2900      	cmp	r1, #0
 8000c9c:	d146      	bne.n	8000d2c <__udivmoddi4+0x150>
 8000c9e:	42a3      	cmp	r3, r4
 8000ca0:	d302      	bcc.n	8000ca8 <__udivmoddi4+0xcc>
 8000ca2:	4290      	cmp	r0, r2
 8000ca4:	f0c0 80f0 	bcc.w	8000e88 <__udivmoddi4+0x2ac>
 8000ca8:	1a86      	subs	r6, r0, r2
 8000caa:	eb64 0303 	sbc.w	r3, r4, r3
 8000cae:	2001      	movs	r0, #1
 8000cb0:	2d00      	cmp	r5, #0
 8000cb2:	d0e6      	beq.n	8000c82 <__udivmoddi4+0xa6>
 8000cb4:	e9c5 6300 	strd	r6, r3, [r5]
 8000cb8:	e7e3      	b.n	8000c82 <__udivmoddi4+0xa6>
 8000cba:	2a00      	cmp	r2, #0
 8000cbc:	f040 8090 	bne.w	8000de0 <__udivmoddi4+0x204>
 8000cc0:	eba1 040c 	sub.w	r4, r1, ip
 8000cc4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cc8:	fa1f f78c 	uxth.w	r7, ip
 8000ccc:	2101      	movs	r1, #1
 8000cce:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cd2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cd6:	fb08 4416 	mls	r4, r8, r6, r4
 8000cda:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cde:	fb07 f006 	mul.w	r0, r7, r6
 8000ce2:	4298      	cmp	r0, r3
 8000ce4:	d908      	bls.n	8000cf8 <__udivmoddi4+0x11c>
 8000ce6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cea:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cee:	d202      	bcs.n	8000cf6 <__udivmoddi4+0x11a>
 8000cf0:	4298      	cmp	r0, r3
 8000cf2:	f200 80cd 	bhi.w	8000e90 <__udivmoddi4+0x2b4>
 8000cf6:	4626      	mov	r6, r4
 8000cf8:	1a1c      	subs	r4, r3, r0
 8000cfa:	fa1f f38e 	uxth.w	r3, lr
 8000cfe:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d02:	fb08 4410 	mls	r4, r8, r0, r4
 8000d06:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d0a:	fb00 f707 	mul.w	r7, r0, r7
 8000d0e:	429f      	cmp	r7, r3
 8000d10:	d908      	bls.n	8000d24 <__udivmoddi4+0x148>
 8000d12:	eb1c 0303 	adds.w	r3, ip, r3
 8000d16:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x146>
 8000d1c:	429f      	cmp	r7, r3
 8000d1e:	f200 80b0 	bhi.w	8000e82 <__udivmoddi4+0x2a6>
 8000d22:	4620      	mov	r0, r4
 8000d24:	1bdb      	subs	r3, r3, r7
 8000d26:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d2a:	e7a5      	b.n	8000c78 <__udivmoddi4+0x9c>
 8000d2c:	f1c1 0620 	rsb	r6, r1, #32
 8000d30:	408b      	lsls	r3, r1
 8000d32:	fa22 f706 	lsr.w	r7, r2, r6
 8000d36:	431f      	orrs	r7, r3
 8000d38:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d3c:	fa04 f301 	lsl.w	r3, r4, r1
 8000d40:	ea43 030c 	orr.w	r3, r3, ip
 8000d44:	40f4      	lsrs	r4, r6
 8000d46:	fa00 f801 	lsl.w	r8, r0, r1
 8000d4a:	0c38      	lsrs	r0, r7, #16
 8000d4c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d50:	fbb4 fef0 	udiv	lr, r4, r0
 8000d54:	fa1f fc87 	uxth.w	ip, r7
 8000d58:	fb00 441e 	mls	r4, r0, lr, r4
 8000d5c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d60:	fb0e f90c 	mul.w	r9, lr, ip
 8000d64:	45a1      	cmp	r9, r4
 8000d66:	fa02 f201 	lsl.w	r2, r2, r1
 8000d6a:	d90a      	bls.n	8000d82 <__udivmoddi4+0x1a6>
 8000d6c:	193c      	adds	r4, r7, r4
 8000d6e:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d72:	f080 8084 	bcs.w	8000e7e <__udivmoddi4+0x2a2>
 8000d76:	45a1      	cmp	r9, r4
 8000d78:	f240 8081 	bls.w	8000e7e <__udivmoddi4+0x2a2>
 8000d7c:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d80:	443c      	add	r4, r7
 8000d82:	eba4 0409 	sub.w	r4, r4, r9
 8000d86:	fa1f f983 	uxth.w	r9, r3
 8000d8a:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d8e:	fb00 4413 	mls	r4, r0, r3, r4
 8000d92:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d96:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d9a:	45a4      	cmp	ip, r4
 8000d9c:	d907      	bls.n	8000dae <__udivmoddi4+0x1d2>
 8000d9e:	193c      	adds	r4, r7, r4
 8000da0:	f103 30ff 	add.w	r0, r3, #4294967295
 8000da4:	d267      	bcs.n	8000e76 <__udivmoddi4+0x29a>
 8000da6:	45a4      	cmp	ip, r4
 8000da8:	d965      	bls.n	8000e76 <__udivmoddi4+0x29a>
 8000daa:	3b02      	subs	r3, #2
 8000dac:	443c      	add	r4, r7
 8000dae:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000db2:	fba0 9302 	umull	r9, r3, r0, r2
 8000db6:	eba4 040c 	sub.w	r4, r4, ip
 8000dba:	429c      	cmp	r4, r3
 8000dbc:	46ce      	mov	lr, r9
 8000dbe:	469c      	mov	ip, r3
 8000dc0:	d351      	bcc.n	8000e66 <__udivmoddi4+0x28a>
 8000dc2:	d04e      	beq.n	8000e62 <__udivmoddi4+0x286>
 8000dc4:	b155      	cbz	r5, 8000ddc <__udivmoddi4+0x200>
 8000dc6:	ebb8 030e 	subs.w	r3, r8, lr
 8000dca:	eb64 040c 	sbc.w	r4, r4, ip
 8000dce:	fa04 f606 	lsl.w	r6, r4, r6
 8000dd2:	40cb      	lsrs	r3, r1
 8000dd4:	431e      	orrs	r6, r3
 8000dd6:	40cc      	lsrs	r4, r1
 8000dd8:	e9c5 6400 	strd	r6, r4, [r5]
 8000ddc:	2100      	movs	r1, #0
 8000dde:	e750      	b.n	8000c82 <__udivmoddi4+0xa6>
 8000de0:	f1c2 0320 	rsb	r3, r2, #32
 8000de4:	fa20 f103 	lsr.w	r1, r0, r3
 8000de8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dec:	fa24 f303 	lsr.w	r3, r4, r3
 8000df0:	4094      	lsls	r4, r2
 8000df2:	430c      	orrs	r4, r1
 8000df4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000df8:	fa00 fe02 	lsl.w	lr, r0, r2
 8000dfc:	fa1f f78c 	uxth.w	r7, ip
 8000e00:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e04:	fb08 3110 	mls	r1, r8, r0, r3
 8000e08:	0c23      	lsrs	r3, r4, #16
 8000e0a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e0e:	fb00 f107 	mul.w	r1, r0, r7
 8000e12:	4299      	cmp	r1, r3
 8000e14:	d908      	bls.n	8000e28 <__udivmoddi4+0x24c>
 8000e16:	eb1c 0303 	adds.w	r3, ip, r3
 8000e1a:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e1e:	d22c      	bcs.n	8000e7a <__udivmoddi4+0x29e>
 8000e20:	4299      	cmp	r1, r3
 8000e22:	d92a      	bls.n	8000e7a <__udivmoddi4+0x29e>
 8000e24:	3802      	subs	r0, #2
 8000e26:	4463      	add	r3, ip
 8000e28:	1a5b      	subs	r3, r3, r1
 8000e2a:	b2a4      	uxth	r4, r4
 8000e2c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e30:	fb08 3311 	mls	r3, r8, r1, r3
 8000e34:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e38:	fb01 f307 	mul.w	r3, r1, r7
 8000e3c:	42a3      	cmp	r3, r4
 8000e3e:	d908      	bls.n	8000e52 <__udivmoddi4+0x276>
 8000e40:	eb1c 0404 	adds.w	r4, ip, r4
 8000e44:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e48:	d213      	bcs.n	8000e72 <__udivmoddi4+0x296>
 8000e4a:	42a3      	cmp	r3, r4
 8000e4c:	d911      	bls.n	8000e72 <__udivmoddi4+0x296>
 8000e4e:	3902      	subs	r1, #2
 8000e50:	4464      	add	r4, ip
 8000e52:	1ae4      	subs	r4, r4, r3
 8000e54:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e58:	e739      	b.n	8000cce <__udivmoddi4+0xf2>
 8000e5a:	4604      	mov	r4, r0
 8000e5c:	e6f0      	b.n	8000c40 <__udivmoddi4+0x64>
 8000e5e:	4608      	mov	r0, r1
 8000e60:	e706      	b.n	8000c70 <__udivmoddi4+0x94>
 8000e62:	45c8      	cmp	r8, r9
 8000e64:	d2ae      	bcs.n	8000dc4 <__udivmoddi4+0x1e8>
 8000e66:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e6a:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e6e:	3801      	subs	r0, #1
 8000e70:	e7a8      	b.n	8000dc4 <__udivmoddi4+0x1e8>
 8000e72:	4631      	mov	r1, r6
 8000e74:	e7ed      	b.n	8000e52 <__udivmoddi4+0x276>
 8000e76:	4603      	mov	r3, r0
 8000e78:	e799      	b.n	8000dae <__udivmoddi4+0x1d2>
 8000e7a:	4630      	mov	r0, r6
 8000e7c:	e7d4      	b.n	8000e28 <__udivmoddi4+0x24c>
 8000e7e:	46d6      	mov	lr, sl
 8000e80:	e77f      	b.n	8000d82 <__udivmoddi4+0x1a6>
 8000e82:	4463      	add	r3, ip
 8000e84:	3802      	subs	r0, #2
 8000e86:	e74d      	b.n	8000d24 <__udivmoddi4+0x148>
 8000e88:	4606      	mov	r6, r0
 8000e8a:	4623      	mov	r3, r4
 8000e8c:	4608      	mov	r0, r1
 8000e8e:	e70f      	b.n	8000cb0 <__udivmoddi4+0xd4>
 8000e90:	3e02      	subs	r6, #2
 8000e92:	4463      	add	r3, ip
 8000e94:	e730      	b.n	8000cf8 <__udivmoddi4+0x11c>
 8000e96:	bf00      	nop

08000e98 <__aeabi_idiv0>:
 8000e98:	4770      	bx	lr
 8000e9a:	bf00      	nop

08000e9c <checkID>:
short dig_P6 = 0;
short dig_P7 = 0;
short dig_P8 = 0;
short dig_P9 = 0;

int checkID(void){
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b082      	sub	sp, #8
 8000ea0:	af02      	add	r7, sp, #8
	retour = HAL_I2C_Master_Transmit(&hi2c1,BMP280_address, &ID_address, 1, HAL_MAX_DELAY);
 8000ea2:	4b1d      	ldr	r3, [pc, #116]	@ (8000f18 <checkID+0x7c>)
 8000ea4:	781b      	ldrb	r3, [r3, #0]
 8000ea6:	4619      	mov	r1, r3
 8000ea8:	f04f 33ff 	mov.w	r3, #4294967295
 8000eac:	9300      	str	r3, [sp, #0]
 8000eae:	2301      	movs	r3, #1
 8000eb0:	4a1a      	ldr	r2, [pc, #104]	@ (8000f1c <checkID+0x80>)
 8000eb2:	481b      	ldr	r0, [pc, #108]	@ (8000f20 <checkID+0x84>)
 8000eb4:	f001 ff90 	bl	8002dd8 <HAL_I2C_Master_Transmit>
 8000eb8:	4603      	mov	r3, r0
 8000eba:	461a      	mov	r2, r3
 8000ebc:	4b19      	ldr	r3, [pc, #100]	@ (8000f24 <checkID+0x88>)
 8000ebe:	701a      	strb	r2, [r3, #0]
	if(retour != HAL_OK){
 8000ec0:	4b18      	ldr	r3, [pc, #96]	@ (8000f24 <checkID+0x88>)
 8000ec2:	781b      	ldrb	r3, [r3, #0]
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d004      	beq.n	8000ed2 <checkID+0x36>
		printf("Erreur de l'I2C (ID-T)\r\n");
 8000ec8:	4817      	ldr	r0, [pc, #92]	@ (8000f28 <checkID+0x8c>)
 8000eca:	f004 f9a9 	bl	8005220 <puts>
		return 1;
 8000ece:	2301      	movs	r3, #1
 8000ed0:	e01e      	b.n	8000f10 <checkID+0x74>
	}
	retour = HAL_I2C_Master_Receive(&hi2c1, BMP280_address, buffer, 1, HAL_MAX_DELAY);
 8000ed2:	4b11      	ldr	r3, [pc, #68]	@ (8000f18 <checkID+0x7c>)
 8000ed4:	781b      	ldrb	r3, [r3, #0]
 8000ed6:	4619      	mov	r1, r3
 8000ed8:	f04f 33ff 	mov.w	r3, #4294967295
 8000edc:	9300      	str	r3, [sp, #0]
 8000ede:	2301      	movs	r3, #1
 8000ee0:	4a12      	ldr	r2, [pc, #72]	@ (8000f2c <checkID+0x90>)
 8000ee2:	480f      	ldr	r0, [pc, #60]	@ (8000f20 <checkID+0x84>)
 8000ee4:	f002 f876 	bl	8002fd4 <HAL_I2C_Master_Receive>
 8000ee8:	4603      	mov	r3, r0
 8000eea:	461a      	mov	r2, r3
 8000eec:	4b0d      	ldr	r3, [pc, #52]	@ (8000f24 <checkID+0x88>)
 8000eee:	701a      	strb	r2, [r3, #0]
	if(retour != HAL_OK){
 8000ef0:	4b0c      	ldr	r3, [pc, #48]	@ (8000f24 <checkID+0x88>)
 8000ef2:	781b      	ldrb	r3, [r3, #0]
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d004      	beq.n	8000f02 <checkID+0x66>
		printf("Erreur de l'I2C (ID-R)\r\n");
 8000ef8:	480d      	ldr	r0, [pc, #52]	@ (8000f30 <checkID+0x94>)
 8000efa:	f004 f991 	bl	8005220 <puts>
		return 1;
 8000efe:	2301      	movs	r3, #1
 8000f00:	e006      	b.n	8000f10 <checkID+0x74>
	}
	printf("L'ID du capteur est 0x%x\r\n",buffer[0]);
 8000f02:	4b0a      	ldr	r3, [pc, #40]	@ (8000f2c <checkID+0x90>)
 8000f04:	781b      	ldrb	r3, [r3, #0]
 8000f06:	4619      	mov	r1, r3
 8000f08:	480a      	ldr	r0, [pc, #40]	@ (8000f34 <checkID+0x98>)
 8000f0a:	f004 f921 	bl	8005150 <iprintf>
	return 0;
 8000f0e:	2300      	movs	r3, #0
}
 8000f10:	4618      	mov	r0, r3
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	20000000 	.word	0x20000000
 8000f1c:	20000001 	.word	0x20000001
 8000f20:	200000dc 	.word	0x200000dc
 8000f24:	20000090 	.word	0x20000090
 8000f28:	08005f00 	.word	0x08005f00
 8000f2c:	20000094 	.word	0x20000094
 8000f30:	08005f18 	.word	0x08005f18
 8000f34:	08005f30 	.word	0x08005f30

08000f38 <BMP280_config>:

int BMP280_config(void){
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b084      	sub	sp, #16
 8000f3c:	af02      	add	r7, sp, #8
	uint8_t buf[2];
	buf[0]= ctrl_meas;
 8000f3e:	4b23      	ldr	r3, [pc, #140]	@ (8000fcc <BMP280_config+0x94>)
 8000f40:	781b      	ldrb	r3, [r3, #0]
 8000f42:	713b      	strb	r3, [r7, #4]
	buf[1]= config;
 8000f44:	4b22      	ldr	r3, [pc, #136]	@ (8000fd0 <BMP280_config+0x98>)
 8000f46:	781b      	ldrb	r3, [r3, #0]
 8000f48:	717b      	strb	r3, [r7, #5]
	retour = HAL_I2C_Master_Transmit(&hi2c1,BMP280_address, buf, 2, HAL_MAX_DELAY);
 8000f4a:	4b22      	ldr	r3, [pc, #136]	@ (8000fd4 <BMP280_config+0x9c>)
 8000f4c:	781b      	ldrb	r3, [r3, #0]
 8000f4e:	4619      	mov	r1, r3
 8000f50:	1d3a      	adds	r2, r7, #4
 8000f52:	f04f 33ff 	mov.w	r3, #4294967295
 8000f56:	9300      	str	r3, [sp, #0]
 8000f58:	2302      	movs	r3, #2
 8000f5a:	481f      	ldr	r0, [pc, #124]	@ (8000fd8 <BMP280_config+0xa0>)
 8000f5c:	f001 ff3c 	bl	8002dd8 <HAL_I2C_Master_Transmit>
 8000f60:	4603      	mov	r3, r0
 8000f62:	461a      	mov	r2, r3
 8000f64:	4b1d      	ldr	r3, [pc, #116]	@ (8000fdc <BMP280_config+0xa4>)
 8000f66:	701a      	strb	r2, [r3, #0]
	if(retour != HAL_OK){
 8000f68:	4b1c      	ldr	r3, [pc, #112]	@ (8000fdc <BMP280_config+0xa4>)
 8000f6a:	781b      	ldrb	r3, [r3, #0]
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d004      	beq.n	8000f7a <BMP280_config+0x42>
		printf("Erreur l'I2C (Conf-T)\r\n");
 8000f70:	481b      	ldr	r0, [pc, #108]	@ (8000fe0 <BMP280_config+0xa8>)
 8000f72:	f004 f955 	bl	8005220 <puts>
		return 1;
 8000f76:	2301      	movs	r3, #1
 8000f78:	e023      	b.n	8000fc2 <BMP280_config+0x8a>
	}
	retour = HAL_I2C_Master_Receive(&hi2c1, BMP280_address, buffer, 1, HAL_MAX_DELAY);
 8000f7a:	4b16      	ldr	r3, [pc, #88]	@ (8000fd4 <BMP280_config+0x9c>)
 8000f7c:	781b      	ldrb	r3, [r3, #0]
 8000f7e:	4619      	mov	r1, r3
 8000f80:	f04f 33ff 	mov.w	r3, #4294967295
 8000f84:	9300      	str	r3, [sp, #0]
 8000f86:	2301      	movs	r3, #1
 8000f88:	4a16      	ldr	r2, [pc, #88]	@ (8000fe4 <BMP280_config+0xac>)
 8000f8a:	4813      	ldr	r0, [pc, #76]	@ (8000fd8 <BMP280_config+0xa0>)
 8000f8c:	f002 f822 	bl	8002fd4 <HAL_I2C_Master_Receive>
 8000f90:	4603      	mov	r3, r0
 8000f92:	461a      	mov	r2, r3
 8000f94:	4b11      	ldr	r3, [pc, #68]	@ (8000fdc <BMP280_config+0xa4>)
 8000f96:	701a      	strb	r2, [r3, #0]
	if(retour != HAL_OK){
 8000f98:	4b10      	ldr	r3, [pc, #64]	@ (8000fdc <BMP280_config+0xa4>)
 8000f9a:	781b      	ldrb	r3, [r3, #0]
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d004      	beq.n	8000faa <BMP280_config+0x72>
		printf("Erreur de l'I2C(Conf-R)\r\n");
 8000fa0:	4811      	ldr	r0, [pc, #68]	@ (8000fe8 <BMP280_config+0xb0>)
 8000fa2:	f004 f93d 	bl	8005220 <puts>
		return 1;
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	e00b      	b.n	8000fc2 <BMP280_config+0x8a>
	}

	if(buffer[0] == config){
 8000faa:	4b0e      	ldr	r3, [pc, #56]	@ (8000fe4 <BMP280_config+0xac>)
 8000fac:	781a      	ldrb	r2, [r3, #0]
 8000fae:	4b08      	ldr	r3, [pc, #32]	@ (8000fd0 <BMP280_config+0x98>)
 8000fb0:	781b      	ldrb	r3, [r3, #0]
 8000fb2:	429a      	cmp	r2, r3
 8000fb4:	d104      	bne.n	8000fc0 <BMP280_config+0x88>
		printf("La config envoye est bien recue\r\n");
 8000fb6:	480d      	ldr	r0, [pc, #52]	@ (8000fec <BMP280_config+0xb4>)
 8000fb8:	f004 f932 	bl	8005220 <puts>
		return 0;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	e000      	b.n	8000fc2 <BMP280_config+0x8a>
	}
	return 1;
 8000fc0:	2301      	movs	r3, #1
}
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	3708      	adds	r7, #8
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	bf00      	nop
 8000fcc:	20000002 	.word	0x20000002
 8000fd0:	20000003 	.word	0x20000003
 8000fd4:	20000000 	.word	0x20000000
 8000fd8:	200000dc 	.word	0x200000dc
 8000fdc:	20000090 	.word	0x20000090
 8000fe0:	08005f4c 	.word	0x08005f4c
 8000fe4:	20000094 	.word	0x20000094
 8000fe8:	08005f64 	.word	0x08005f64
 8000fec:	08005f80 	.word	0x08005f80

08000ff0 <BMP_etalonage>:

void BMP_etalonage(void){
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b08a      	sub	sp, #40	@ 0x28
 8000ff4:	af02      	add	r7, sp, #8
	uint8_t receive_buf[24];

	retour = HAL_I2C_Master_Transmit(&hi2c1,BMP280_address, &calib, 1, HAL_MAX_DELAY);
 8000ff6:	4b58      	ldr	r3, [pc, #352]	@ (8001158 <BMP_etalonage+0x168>)
 8000ff8:	781b      	ldrb	r3, [r3, #0]
 8000ffa:	4619      	mov	r1, r3
 8000ffc:	f04f 33ff 	mov.w	r3, #4294967295
 8001000:	9300      	str	r3, [sp, #0]
 8001002:	2301      	movs	r3, #1
 8001004:	4a55      	ldr	r2, [pc, #340]	@ (800115c <BMP_etalonage+0x16c>)
 8001006:	4856      	ldr	r0, [pc, #344]	@ (8001160 <BMP_etalonage+0x170>)
 8001008:	f001 fee6 	bl	8002dd8 <HAL_I2C_Master_Transmit>
 800100c:	4603      	mov	r3, r0
 800100e:	461a      	mov	r2, r3
 8001010:	4b54      	ldr	r3, [pc, #336]	@ (8001164 <BMP_etalonage+0x174>)
 8001012:	701a      	strb	r2, [r3, #0]
	if(retour != HAL_OK){
 8001014:	4b53      	ldr	r3, [pc, #332]	@ (8001164 <BMP_etalonage+0x174>)
 8001016:	781b      	ldrb	r3, [r3, #0]
 8001018:	2b00      	cmp	r3, #0
 800101a:	d002      	beq.n	8001022 <BMP_etalonage+0x32>
		printf("Erreur de l'I2C (Etalo-T)\r\n");
 800101c:	4852      	ldr	r0, [pc, #328]	@ (8001168 <BMP_etalonage+0x178>)
 800101e:	f004 f8ff 	bl	8005220 <puts>
	}
	retour = HAL_I2C_Master_Receive(&hi2c1, BMP280_address, receive_buf, 24, HAL_MAX_DELAY);
 8001022:	4b4d      	ldr	r3, [pc, #308]	@ (8001158 <BMP_etalonage+0x168>)
 8001024:	781b      	ldrb	r3, [r3, #0]
 8001026:	4619      	mov	r1, r3
 8001028:	1d3a      	adds	r2, r7, #4
 800102a:	f04f 33ff 	mov.w	r3, #4294967295
 800102e:	9300      	str	r3, [sp, #0]
 8001030:	2318      	movs	r3, #24
 8001032:	484b      	ldr	r0, [pc, #300]	@ (8001160 <BMP_etalonage+0x170>)
 8001034:	f001 ffce 	bl	8002fd4 <HAL_I2C_Master_Receive>
 8001038:	4603      	mov	r3, r0
 800103a:	461a      	mov	r2, r3
 800103c:	4b49      	ldr	r3, [pc, #292]	@ (8001164 <BMP_etalonage+0x174>)
 800103e:	701a      	strb	r2, [r3, #0]
	if(retour != HAL_OK){
 8001040:	4b48      	ldr	r3, [pc, #288]	@ (8001164 <BMP_etalonage+0x174>)
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	2b00      	cmp	r3, #0
 8001046:	d002      	beq.n	800104e <BMP_etalonage+0x5e>
		printf("Erreur de l'I2C (Etalo-R)\r\n");
 8001048:	4848      	ldr	r0, [pc, #288]	@ (800116c <BMP_etalonage+0x17c>)
 800104a:	f004 f8e9 	bl	8005220 <puts>
	}
	printf("les valeurs de l'etallonage sont :\r\n");
 800104e:	4848      	ldr	r0, [pc, #288]	@ (8001170 <BMP_etalonage+0x180>)
 8001050:	f004 f8e6 	bl	8005220 <puts>
	for(int i=0;i<24;i++){
 8001054:	2300      	movs	r3, #0
 8001056:	61fb      	str	r3, [r7, #28]
 8001058:	e00b      	b.n	8001072 <BMP_etalonage+0x82>
		printf("calib %2d = 0x%x\r\n",i,receive_buf[i]);
 800105a:	1d3a      	adds	r2, r7, #4
 800105c:	69fb      	ldr	r3, [r7, #28]
 800105e:	4413      	add	r3, r2
 8001060:	781b      	ldrb	r3, [r3, #0]
 8001062:	461a      	mov	r2, r3
 8001064:	69f9      	ldr	r1, [r7, #28]
 8001066:	4843      	ldr	r0, [pc, #268]	@ (8001174 <BMP_etalonage+0x184>)
 8001068:	f004 f872 	bl	8005150 <iprintf>
	for(int i=0;i<24;i++){
 800106c:	69fb      	ldr	r3, [r7, #28]
 800106e:	3301      	adds	r3, #1
 8001070:	61fb      	str	r3, [r7, #28]
 8001072:	69fb      	ldr	r3, [r7, #28]
 8001074:	2b17      	cmp	r3, #23
 8001076:	ddf0      	ble.n	800105a <BMP_etalonage+0x6a>
	}
	dig_T1 = receive_buf[0]|(receive_buf[1]<<8);
 8001078:	793b      	ldrb	r3, [r7, #4]
 800107a:	b21a      	sxth	r2, r3
 800107c:	797b      	ldrb	r3, [r7, #5]
 800107e:	021b      	lsls	r3, r3, #8
 8001080:	b21b      	sxth	r3, r3
 8001082:	4313      	orrs	r3, r2
 8001084:	b21a      	sxth	r2, r3
 8001086:	4b3c      	ldr	r3, [pc, #240]	@ (8001178 <BMP_etalonage+0x188>)
 8001088:	801a      	strh	r2, [r3, #0]
	dig_T2 = receive_buf[2]|(receive_buf[3]<<8);
 800108a:	79bb      	ldrb	r3, [r7, #6]
 800108c:	b21a      	sxth	r2, r3
 800108e:	79fb      	ldrb	r3, [r7, #7]
 8001090:	021b      	lsls	r3, r3, #8
 8001092:	b21b      	sxth	r3, r3
 8001094:	4313      	orrs	r3, r2
 8001096:	b21a      	sxth	r2, r3
 8001098:	4b38      	ldr	r3, [pc, #224]	@ (800117c <BMP_etalonage+0x18c>)
 800109a:	801a      	strh	r2, [r3, #0]
	dig_T3 = receive_buf[4]|(receive_buf[5]<<8);
 800109c:	7a3b      	ldrb	r3, [r7, #8]
 800109e:	b21a      	sxth	r2, r3
 80010a0:	7a7b      	ldrb	r3, [r7, #9]
 80010a2:	021b      	lsls	r3, r3, #8
 80010a4:	b21b      	sxth	r3, r3
 80010a6:	4313      	orrs	r3, r2
 80010a8:	b21a      	sxth	r2, r3
 80010aa:	4b35      	ldr	r3, [pc, #212]	@ (8001180 <BMP_etalonage+0x190>)
 80010ac:	801a      	strh	r2, [r3, #0]
	dig_P1 = receive_buf[6]|(receive_buf[7]<<8);
 80010ae:	7abb      	ldrb	r3, [r7, #10]
 80010b0:	b21a      	sxth	r2, r3
 80010b2:	7afb      	ldrb	r3, [r7, #11]
 80010b4:	021b      	lsls	r3, r3, #8
 80010b6:	b21b      	sxth	r3, r3
 80010b8:	4313      	orrs	r3, r2
 80010ba:	b21a      	sxth	r2, r3
 80010bc:	4b31      	ldr	r3, [pc, #196]	@ (8001184 <BMP_etalonage+0x194>)
 80010be:	801a      	strh	r2, [r3, #0]
	dig_P2 = receive_buf[8]|(receive_buf[9]<<8);
 80010c0:	7b3b      	ldrb	r3, [r7, #12]
 80010c2:	b21a      	sxth	r2, r3
 80010c4:	7b7b      	ldrb	r3, [r7, #13]
 80010c6:	021b      	lsls	r3, r3, #8
 80010c8:	b21b      	sxth	r3, r3
 80010ca:	4313      	orrs	r3, r2
 80010cc:	b21a      	sxth	r2, r3
 80010ce:	4b2e      	ldr	r3, [pc, #184]	@ (8001188 <BMP_etalonage+0x198>)
 80010d0:	801a      	strh	r2, [r3, #0]
	dig_P3 = receive_buf[10]|(receive_buf[11]<<8);
 80010d2:	7bbb      	ldrb	r3, [r7, #14]
 80010d4:	b21a      	sxth	r2, r3
 80010d6:	7bfb      	ldrb	r3, [r7, #15]
 80010d8:	021b      	lsls	r3, r3, #8
 80010da:	b21b      	sxth	r3, r3
 80010dc:	4313      	orrs	r3, r2
 80010de:	b21a      	sxth	r2, r3
 80010e0:	4b2a      	ldr	r3, [pc, #168]	@ (800118c <BMP_etalonage+0x19c>)
 80010e2:	801a      	strh	r2, [r3, #0]
	dig_P4 = receive_buf[12]|(receive_buf[13]<<8);
 80010e4:	7c3b      	ldrb	r3, [r7, #16]
 80010e6:	b21a      	sxth	r2, r3
 80010e8:	7c7b      	ldrb	r3, [r7, #17]
 80010ea:	021b      	lsls	r3, r3, #8
 80010ec:	b21b      	sxth	r3, r3
 80010ee:	4313      	orrs	r3, r2
 80010f0:	b21a      	sxth	r2, r3
 80010f2:	4b27      	ldr	r3, [pc, #156]	@ (8001190 <BMP_etalonage+0x1a0>)
 80010f4:	801a      	strh	r2, [r3, #0]
	dig_P5 = receive_buf[14]|(receive_buf[15]<<8);
 80010f6:	7cbb      	ldrb	r3, [r7, #18]
 80010f8:	b21a      	sxth	r2, r3
 80010fa:	7cfb      	ldrb	r3, [r7, #19]
 80010fc:	021b      	lsls	r3, r3, #8
 80010fe:	b21b      	sxth	r3, r3
 8001100:	4313      	orrs	r3, r2
 8001102:	b21a      	sxth	r2, r3
 8001104:	4b23      	ldr	r3, [pc, #140]	@ (8001194 <BMP_etalonage+0x1a4>)
 8001106:	801a      	strh	r2, [r3, #0]
	dig_P6 = receive_buf[16]|(receive_buf[17]<<8);
 8001108:	7d3b      	ldrb	r3, [r7, #20]
 800110a:	b21a      	sxth	r2, r3
 800110c:	7d7b      	ldrb	r3, [r7, #21]
 800110e:	021b      	lsls	r3, r3, #8
 8001110:	b21b      	sxth	r3, r3
 8001112:	4313      	orrs	r3, r2
 8001114:	b21a      	sxth	r2, r3
 8001116:	4b20      	ldr	r3, [pc, #128]	@ (8001198 <BMP_etalonage+0x1a8>)
 8001118:	801a      	strh	r2, [r3, #0]
	dig_P7 = receive_buf[18]|(receive_buf[19]<<8);
 800111a:	7dbb      	ldrb	r3, [r7, #22]
 800111c:	b21a      	sxth	r2, r3
 800111e:	7dfb      	ldrb	r3, [r7, #23]
 8001120:	021b      	lsls	r3, r3, #8
 8001122:	b21b      	sxth	r3, r3
 8001124:	4313      	orrs	r3, r2
 8001126:	b21a      	sxth	r2, r3
 8001128:	4b1c      	ldr	r3, [pc, #112]	@ (800119c <BMP_etalonage+0x1ac>)
 800112a:	801a      	strh	r2, [r3, #0]
	dig_P8 = receive_buf[20]|(receive_buf[21]<<8);
 800112c:	7e3b      	ldrb	r3, [r7, #24]
 800112e:	b21a      	sxth	r2, r3
 8001130:	7e7b      	ldrb	r3, [r7, #25]
 8001132:	021b      	lsls	r3, r3, #8
 8001134:	b21b      	sxth	r3, r3
 8001136:	4313      	orrs	r3, r2
 8001138:	b21a      	sxth	r2, r3
 800113a:	4b19      	ldr	r3, [pc, #100]	@ (80011a0 <BMP_etalonage+0x1b0>)
 800113c:	801a      	strh	r2, [r3, #0]
	dig_P9 = receive_buf[22]|(receive_buf[23]<<8);
 800113e:	7ebb      	ldrb	r3, [r7, #26]
 8001140:	b21a      	sxth	r2, r3
 8001142:	7efb      	ldrb	r3, [r7, #27]
 8001144:	021b      	lsls	r3, r3, #8
 8001146:	b21b      	sxth	r3, r3
 8001148:	4313      	orrs	r3, r2
 800114a:	b21a      	sxth	r2, r3
 800114c:	4b15      	ldr	r3, [pc, #84]	@ (80011a4 <BMP_etalonage+0x1b4>)
 800114e:	801a      	strh	r2, [r3, #0]
}
 8001150:	bf00      	nop
 8001152:	3720      	adds	r7, #32
 8001154:	46bd      	mov	sp, r7
 8001156:	bd80      	pop	{r7, pc}
 8001158:	20000000 	.word	0x20000000
 800115c:	20000004 	.word	0x20000004
 8001160:	200000dc 	.word	0x200000dc
 8001164:	20000090 	.word	0x20000090
 8001168:	08005fa4 	.word	0x08005fa4
 800116c:	08005fc0 	.word	0x08005fc0
 8001170:	08005fdc 	.word	0x08005fdc
 8001174:	08006000 	.word	0x08006000
 8001178:	20000096 	.word	0x20000096
 800117c:	20000098 	.word	0x20000098
 8001180:	2000009a 	.word	0x2000009a
 8001184:	2000009c 	.word	0x2000009c
 8001188:	2000009e 	.word	0x2000009e
 800118c:	200000a0 	.word	0x200000a0
 8001190:	200000a2 	.word	0x200000a2
 8001194:	200000a4 	.word	0x200000a4
 8001198:	200000a6 	.word	0x200000a6
 800119c:	200000a8 	.word	0x200000a8
 80011a0:	200000aa 	.word	0x200000aa
 80011a4:	200000ac 	.word	0x200000ac

080011a8 <BMP_get_temp>:

int BMP_get_temp(void){
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b084      	sub	sp, #16
 80011ac:	af02      	add	r7, sp, #8

	uint8_t receive_buf[3];
	retour = HAL_I2C_Master_Transmit(&hi2c1,BMP280_address, &temp_add, 1, HAL_MAX_DELAY);
 80011ae:	4b1d      	ldr	r3, [pc, #116]	@ (8001224 <BMP_get_temp+0x7c>)
 80011b0:	781b      	ldrb	r3, [r3, #0]
 80011b2:	4619      	mov	r1, r3
 80011b4:	f04f 33ff 	mov.w	r3, #4294967295
 80011b8:	9300      	str	r3, [sp, #0]
 80011ba:	2301      	movs	r3, #1
 80011bc:	4a1a      	ldr	r2, [pc, #104]	@ (8001228 <BMP_get_temp+0x80>)
 80011be:	481b      	ldr	r0, [pc, #108]	@ (800122c <BMP_get_temp+0x84>)
 80011c0:	f001 fe0a 	bl	8002dd8 <HAL_I2C_Master_Transmit>
 80011c4:	4603      	mov	r3, r0
 80011c6:	461a      	mov	r2, r3
 80011c8:	4b19      	ldr	r3, [pc, #100]	@ (8001230 <BMP_get_temp+0x88>)
 80011ca:	701a      	strb	r2, [r3, #0]
	if(retour != HAL_OK){
 80011cc:	4b18      	ldr	r3, [pc, #96]	@ (8001230 <BMP_get_temp+0x88>)
 80011ce:	781b      	ldrb	r3, [r3, #0]
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d002      	beq.n	80011da <BMP_get_temp+0x32>
		printf("Erreur de l'I2C (GetT-T)\r\n");
 80011d4:	4817      	ldr	r0, [pc, #92]	@ (8001234 <BMP_get_temp+0x8c>)
 80011d6:	f004 f823 	bl	8005220 <puts>
	}
	retour = HAL_I2C_Master_Receive(&hi2c1, BMP280_address, receive_buf, 3, HAL_MAX_DELAY);
 80011da:	4b12      	ldr	r3, [pc, #72]	@ (8001224 <BMP_get_temp+0x7c>)
 80011dc:	781b      	ldrb	r3, [r3, #0]
 80011de:	4619      	mov	r1, r3
 80011e0:	463a      	mov	r2, r7
 80011e2:	f04f 33ff 	mov.w	r3, #4294967295
 80011e6:	9300      	str	r3, [sp, #0]
 80011e8:	2303      	movs	r3, #3
 80011ea:	4810      	ldr	r0, [pc, #64]	@ (800122c <BMP_get_temp+0x84>)
 80011ec:	f001 fef2 	bl	8002fd4 <HAL_I2C_Master_Receive>
 80011f0:	4603      	mov	r3, r0
 80011f2:	461a      	mov	r2, r3
 80011f4:	4b0e      	ldr	r3, [pc, #56]	@ (8001230 <BMP_get_temp+0x88>)
 80011f6:	701a      	strb	r2, [r3, #0]
	if(retour != HAL_OK){
 80011f8:	4b0d      	ldr	r3, [pc, #52]	@ (8001230 <BMP_get_temp+0x88>)
 80011fa:	781b      	ldrb	r3, [r3, #0]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d002      	beq.n	8001206 <BMP_get_temp+0x5e>
		printf("Erreur de l'I2C (GetT-R)\r\n");
 8001200:	480d      	ldr	r0, [pc, #52]	@ (8001238 <BMP_get_temp+0x90>)
 8001202:	f004 f80d 	bl	8005220 <puts>
	}
	int nc_temp=receive_buf[0]<<12|receive_buf[1]<<4|receive_buf[2]>>4;
 8001206:	783b      	ldrb	r3, [r7, #0]
 8001208:	031a      	lsls	r2, r3, #12
 800120a:	787b      	ldrb	r3, [r7, #1]
 800120c:	011b      	lsls	r3, r3, #4
 800120e:	4313      	orrs	r3, r2
 8001210:	78ba      	ldrb	r2, [r7, #2]
 8001212:	0912      	lsrs	r2, r2, #4
 8001214:	b2d2      	uxtb	r2, r2
 8001216:	4313      	orrs	r3, r2
 8001218:	607b      	str	r3, [r7, #4]
	return nc_temp;
 800121a:	687b      	ldr	r3, [r7, #4]
}
 800121c:	4618      	mov	r0, r3
 800121e:	3708      	adds	r7, #8
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}
 8001224:	20000000 	.word	0x20000000
 8001228:	20000005 	.word	0x20000005
 800122c:	200000dc 	.word	0x200000dc
 8001230:	20000090 	.word	0x20000090
 8001234:	08006014 	.word	0x08006014
 8001238:	08006030 	.word	0x08006030

0800123c <BMP_get_pres>:

int BMP_get_pres(void){
 800123c:	b580      	push	{r7, lr}
 800123e:	b084      	sub	sp, #16
 8001240:	af02      	add	r7, sp, #8

	uint8_t receive_buf[3];
	retour = HAL_I2C_Master_Transmit(&hi2c1,BMP280_address, &pres_add, 1, HAL_MAX_DELAY);
 8001242:	4b1d      	ldr	r3, [pc, #116]	@ (80012b8 <BMP_get_pres+0x7c>)
 8001244:	781b      	ldrb	r3, [r3, #0]
 8001246:	4619      	mov	r1, r3
 8001248:	f04f 33ff 	mov.w	r3, #4294967295
 800124c:	9300      	str	r3, [sp, #0]
 800124e:	2301      	movs	r3, #1
 8001250:	4a1a      	ldr	r2, [pc, #104]	@ (80012bc <BMP_get_pres+0x80>)
 8001252:	481b      	ldr	r0, [pc, #108]	@ (80012c0 <BMP_get_pres+0x84>)
 8001254:	f001 fdc0 	bl	8002dd8 <HAL_I2C_Master_Transmit>
 8001258:	4603      	mov	r3, r0
 800125a:	461a      	mov	r2, r3
 800125c:	4b19      	ldr	r3, [pc, #100]	@ (80012c4 <BMP_get_pres+0x88>)
 800125e:	701a      	strb	r2, [r3, #0]
	if(retour != HAL_OK){
 8001260:	4b18      	ldr	r3, [pc, #96]	@ (80012c4 <BMP_get_pres+0x88>)
 8001262:	781b      	ldrb	r3, [r3, #0]
 8001264:	2b00      	cmp	r3, #0
 8001266:	d002      	beq.n	800126e <BMP_get_pres+0x32>
		printf("Erreur de l'I2C (GetP_T)\r\n");
 8001268:	4817      	ldr	r0, [pc, #92]	@ (80012c8 <BMP_get_pres+0x8c>)
 800126a:	f003 ffd9 	bl	8005220 <puts>
	}
	retour = HAL_I2C_Master_Receive(&hi2c1, BMP280_address, receive_buf, 3, HAL_MAX_DELAY);
 800126e:	4b12      	ldr	r3, [pc, #72]	@ (80012b8 <BMP_get_pres+0x7c>)
 8001270:	781b      	ldrb	r3, [r3, #0]
 8001272:	4619      	mov	r1, r3
 8001274:	463a      	mov	r2, r7
 8001276:	f04f 33ff 	mov.w	r3, #4294967295
 800127a:	9300      	str	r3, [sp, #0]
 800127c:	2303      	movs	r3, #3
 800127e:	4810      	ldr	r0, [pc, #64]	@ (80012c0 <BMP_get_pres+0x84>)
 8001280:	f001 fea8 	bl	8002fd4 <HAL_I2C_Master_Receive>
 8001284:	4603      	mov	r3, r0
 8001286:	461a      	mov	r2, r3
 8001288:	4b0e      	ldr	r3, [pc, #56]	@ (80012c4 <BMP_get_pres+0x88>)
 800128a:	701a      	strb	r2, [r3, #0]
	if(retour != HAL_OK){
 800128c:	4b0d      	ldr	r3, [pc, #52]	@ (80012c4 <BMP_get_pres+0x88>)
 800128e:	781b      	ldrb	r3, [r3, #0]
 8001290:	2b00      	cmp	r3, #0
 8001292:	d002      	beq.n	800129a <BMP_get_pres+0x5e>
		printf("Erreur de l'I2C (GetP_R)\r\n");
 8001294:	480d      	ldr	r0, [pc, #52]	@ (80012cc <BMP_get_pres+0x90>)
 8001296:	f003 ffc3 	bl	8005220 <puts>
	}
	int nc_pres=receive_buf[0]<<12|receive_buf[1]<<4|receive_buf[2]>>4;
 800129a:	783b      	ldrb	r3, [r7, #0]
 800129c:	031a      	lsls	r2, r3, #12
 800129e:	787b      	ldrb	r3, [r7, #1]
 80012a0:	011b      	lsls	r3, r3, #4
 80012a2:	4313      	orrs	r3, r2
 80012a4:	78ba      	ldrb	r2, [r7, #2]
 80012a6:	0912      	lsrs	r2, r2, #4
 80012a8:	b2d2      	uxtb	r2, r2
 80012aa:	4313      	orrs	r3, r2
 80012ac:	607b      	str	r3, [r7, #4]
	return nc_pres;
 80012ae:	687b      	ldr	r3, [r7, #4]
}
 80012b0:	4618      	mov	r0, r3
 80012b2:	3708      	adds	r7, #8
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bd80      	pop	{r7, pc}
 80012b8:	20000000 	.word	0x20000000
 80012bc:	20000006 	.word	0x20000006
 80012c0:	200000dc 	.word	0x200000dc
 80012c4:	20000090 	.word	0x20000090
 80012c8:	0800604c 	.word	0x0800604c
 80012cc:	08006068 	.word	0x08006068

080012d0 <bmp280_compensate_T_double>:

// Returns temperature in DegC, double precision. Output value of 51.23 equals 51.23 DegC.
// t_fine carries fine temperature as global value
BMP280_S32_t t_fine;
double bmp280_compensate_T_double(BMP280_S32_t adc_T)
{
 80012d0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80012d4:	b08a      	sub	sp, #40	@ 0x28
 80012d6:	af00      	add	r7, sp, #0
 80012d8:	6078      	str	r0, [r7, #4]
	double var1, var2, T;
	int32_t t_fine;

	var1 = (((double)adc_T) / 16384.0 - ((double)dig_T1) / 1024.0) * ((double)dig_T2);
 80012da:	6878      	ldr	r0, [r7, #4]
 80012dc:	f7ff f92a 	bl	8000534 <__aeabi_ui2d>
 80012e0:	f04f 0200 	mov.w	r2, #0
 80012e4:	4b59      	ldr	r3, [pc, #356]	@ (800144c <bmp280_compensate_T_double+0x17c>)
 80012e6:	f7ff fac9 	bl	800087c <__aeabi_ddiv>
 80012ea:	4602      	mov	r2, r0
 80012ec:	460b      	mov	r3, r1
 80012ee:	4614      	mov	r4, r2
 80012f0:	461d      	mov	r5, r3
 80012f2:	4b57      	ldr	r3, [pc, #348]	@ (8001450 <bmp280_compensate_T_double+0x180>)
 80012f4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012f8:	4618      	mov	r0, r3
 80012fa:	f7ff f92b 	bl	8000554 <__aeabi_i2d>
 80012fe:	f04f 0200 	mov.w	r2, #0
 8001302:	4b54      	ldr	r3, [pc, #336]	@ (8001454 <bmp280_compensate_T_double+0x184>)
 8001304:	f7ff faba 	bl	800087c <__aeabi_ddiv>
 8001308:	4602      	mov	r2, r0
 800130a:	460b      	mov	r3, r1
 800130c:	4620      	mov	r0, r4
 800130e:	4629      	mov	r1, r5
 8001310:	f7fe ffd2 	bl	80002b8 <__aeabi_dsub>
 8001314:	4602      	mov	r2, r0
 8001316:	460b      	mov	r3, r1
 8001318:	4614      	mov	r4, r2
 800131a:	461d      	mov	r5, r3
 800131c:	4b4e      	ldr	r3, [pc, #312]	@ (8001458 <bmp280_compensate_T_double+0x188>)
 800131e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001322:	4618      	mov	r0, r3
 8001324:	f7ff f916 	bl	8000554 <__aeabi_i2d>
 8001328:	4602      	mov	r2, r0
 800132a:	460b      	mov	r3, r1
 800132c:	4620      	mov	r0, r4
 800132e:	4629      	mov	r1, r5
 8001330:	f7ff f97a 	bl	8000628 <__aeabi_dmul>
 8001334:	4602      	mov	r2, r0
 8001336:	460b      	mov	r3, r1
 8001338:	e9c7 2308 	strd	r2, r3, [r7, #32]
	var2 = ((((double)adc_T) / 131072.0 - ((double)dig_T1) / 8192.0) * (((double)adc_T) / 131072.0 - ((double)dig_T1) / 8192.0)) * ((double)dig_T3);
 800133c:	6878      	ldr	r0, [r7, #4]
 800133e:	f7ff f8f9 	bl	8000534 <__aeabi_ui2d>
 8001342:	f04f 0200 	mov.w	r2, #0
 8001346:	f04f 4382 	mov.w	r3, #1090519040	@ 0x41000000
 800134a:	f7ff fa97 	bl	800087c <__aeabi_ddiv>
 800134e:	4602      	mov	r2, r0
 8001350:	460b      	mov	r3, r1
 8001352:	4614      	mov	r4, r2
 8001354:	461d      	mov	r5, r3
 8001356:	4b3e      	ldr	r3, [pc, #248]	@ (8001450 <bmp280_compensate_T_double+0x180>)
 8001358:	f9b3 3000 	ldrsh.w	r3, [r3]
 800135c:	4618      	mov	r0, r3
 800135e:	f7ff f8f9 	bl	8000554 <__aeabi_i2d>
 8001362:	f04f 0200 	mov.w	r2, #0
 8001366:	4b3d      	ldr	r3, [pc, #244]	@ (800145c <bmp280_compensate_T_double+0x18c>)
 8001368:	f7ff fa88 	bl	800087c <__aeabi_ddiv>
 800136c:	4602      	mov	r2, r0
 800136e:	460b      	mov	r3, r1
 8001370:	4620      	mov	r0, r4
 8001372:	4629      	mov	r1, r5
 8001374:	f7fe ffa0 	bl	80002b8 <__aeabi_dsub>
 8001378:	4602      	mov	r2, r0
 800137a:	460b      	mov	r3, r1
 800137c:	4614      	mov	r4, r2
 800137e:	461d      	mov	r5, r3
 8001380:	6878      	ldr	r0, [r7, #4]
 8001382:	f7ff f8d7 	bl	8000534 <__aeabi_ui2d>
 8001386:	f04f 0200 	mov.w	r2, #0
 800138a:	f04f 4382 	mov.w	r3, #1090519040	@ 0x41000000
 800138e:	f7ff fa75 	bl	800087c <__aeabi_ddiv>
 8001392:	4602      	mov	r2, r0
 8001394:	460b      	mov	r3, r1
 8001396:	4690      	mov	r8, r2
 8001398:	4699      	mov	r9, r3
 800139a:	4b2d      	ldr	r3, [pc, #180]	@ (8001450 <bmp280_compensate_T_double+0x180>)
 800139c:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013a0:	4618      	mov	r0, r3
 80013a2:	f7ff f8d7 	bl	8000554 <__aeabi_i2d>
 80013a6:	f04f 0200 	mov.w	r2, #0
 80013aa:	4b2c      	ldr	r3, [pc, #176]	@ (800145c <bmp280_compensate_T_double+0x18c>)
 80013ac:	f7ff fa66 	bl	800087c <__aeabi_ddiv>
 80013b0:	4602      	mov	r2, r0
 80013b2:	460b      	mov	r3, r1
 80013b4:	4640      	mov	r0, r8
 80013b6:	4649      	mov	r1, r9
 80013b8:	f7fe ff7e 	bl	80002b8 <__aeabi_dsub>
 80013bc:	4602      	mov	r2, r0
 80013be:	460b      	mov	r3, r1
 80013c0:	4620      	mov	r0, r4
 80013c2:	4629      	mov	r1, r5
 80013c4:	f7ff f930 	bl	8000628 <__aeabi_dmul>
 80013c8:	4602      	mov	r2, r0
 80013ca:	460b      	mov	r3, r1
 80013cc:	4614      	mov	r4, r2
 80013ce:	461d      	mov	r5, r3
 80013d0:	4b23      	ldr	r3, [pc, #140]	@ (8001460 <bmp280_compensate_T_double+0x190>)
 80013d2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013d6:	4618      	mov	r0, r3
 80013d8:	f7ff f8bc 	bl	8000554 <__aeabi_i2d>
 80013dc:	4602      	mov	r2, r0
 80013de:	460b      	mov	r3, r1
 80013e0:	4620      	mov	r0, r4
 80013e2:	4629      	mov	r1, r5
 80013e4:	f7ff f920 	bl	8000628 <__aeabi_dmul>
 80013e8:	4602      	mov	r2, r0
 80013ea:	460b      	mov	r3, r1
 80013ec:	e9c7 2306 	strd	r2, r3, [r7, #24]
	t_fine = (int32_t)(var1 + var2);
 80013f0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80013f4:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80013f8:	f7fe ff60 	bl	80002bc <__adddf3>
 80013fc:	4602      	mov	r2, r0
 80013fe:	460b      	mov	r3, r1
 8001400:	4610      	mov	r0, r2
 8001402:	4619      	mov	r1, r3
 8001404:	f7ff fbaa 	bl	8000b5c <__aeabi_d2iz>
 8001408:	4603      	mov	r3, r0
 800140a:	617b      	str	r3, [r7, #20]
	T = (var1 + var2) / 5120.0;
 800140c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001410:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001414:	f7fe ff52 	bl	80002bc <__adddf3>
 8001418:	4602      	mov	r2, r0
 800141a:	460b      	mov	r3, r1
 800141c:	4610      	mov	r0, r2
 800141e:	4619      	mov	r1, r3
 8001420:	f04f 0200 	mov.w	r2, #0
 8001424:	4b0f      	ldr	r3, [pc, #60]	@ (8001464 <bmp280_compensate_T_double+0x194>)
 8001426:	f7ff fa29 	bl	800087c <__aeabi_ddiv>
 800142a:	4602      	mov	r2, r0
 800142c:	460b      	mov	r3, r1
 800142e:	e9c7 2302 	strd	r2, r3, [r7, #8]
	return T;
 8001432:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001436:	ec43 2b17 	vmov	d7, r2, r3
}
 800143a:	eeb0 0a47 	vmov.f32	s0, s14
 800143e:	eef0 0a67 	vmov.f32	s1, s15
 8001442:	3728      	adds	r7, #40	@ 0x28
 8001444:	46bd      	mov	sp, r7
 8001446:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800144a:	bf00      	nop
 800144c:	40d00000 	.word	0x40d00000
 8001450:	20000096 	.word	0x20000096
 8001454:	40900000 	.word	0x40900000
 8001458:	20000098 	.word	0x20000098
 800145c:	40c00000 	.word	0x40c00000
 8001460:	2000009a 	.word	0x2000009a
 8001464:	40b40000 	.word	0x40b40000

08001468 <bmp280_compensate_P_double>:
// Returns pressure in Pa as double. Output value of 96386.2 equals 96386.2 Pa = 963.862 hPa
double bmp280_compensate_P_double(BMP280_S32_t adc_P)
{
 8001468:	b5b0      	push	{r4, r5, r7, lr}
 800146a:	b088      	sub	sp, #32
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]

	double var1, var2, p;

	var1 = ((double)t_fine / 2.0) - 64000.0;
 8001470:	4bc3      	ldr	r3, [pc, #780]	@ (8001780 <bmp280_compensate_P_double+0x318>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	4618      	mov	r0, r3
 8001476:	f7ff f85d 	bl	8000534 <__aeabi_ui2d>
 800147a:	f04f 0200 	mov.w	r2, #0
 800147e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001482:	f7ff f9fb 	bl	800087c <__aeabi_ddiv>
 8001486:	4602      	mov	r2, r0
 8001488:	460b      	mov	r3, r1
 800148a:	4610      	mov	r0, r2
 800148c:	4619      	mov	r1, r3
 800148e:	f04f 0200 	mov.w	r2, #0
 8001492:	4bbc      	ldr	r3, [pc, #752]	@ (8001784 <bmp280_compensate_P_double+0x31c>)
 8001494:	f7fe ff10 	bl	80002b8 <__aeabi_dsub>
 8001498:	4602      	mov	r2, r0
 800149a:	460b      	mov	r3, r1
 800149c:	e9c7 2306 	strd	r2, r3, [r7, #24]
	var2 = var1 * var1 * ((double)dig_P6) / 32768.0;
 80014a0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80014a4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80014a8:	f7ff f8be 	bl	8000628 <__aeabi_dmul>
 80014ac:	4602      	mov	r2, r0
 80014ae:	460b      	mov	r3, r1
 80014b0:	4614      	mov	r4, r2
 80014b2:	461d      	mov	r5, r3
 80014b4:	4bb4      	ldr	r3, [pc, #720]	@ (8001788 <bmp280_compensate_P_double+0x320>)
 80014b6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014ba:	4618      	mov	r0, r3
 80014bc:	f7ff f84a 	bl	8000554 <__aeabi_i2d>
 80014c0:	4602      	mov	r2, r0
 80014c2:	460b      	mov	r3, r1
 80014c4:	4620      	mov	r0, r4
 80014c6:	4629      	mov	r1, r5
 80014c8:	f7ff f8ae 	bl	8000628 <__aeabi_dmul>
 80014cc:	4602      	mov	r2, r0
 80014ce:	460b      	mov	r3, r1
 80014d0:	4610      	mov	r0, r2
 80014d2:	4619      	mov	r1, r3
 80014d4:	f04f 0200 	mov.w	r2, #0
 80014d8:	4bac      	ldr	r3, [pc, #688]	@ (800178c <bmp280_compensate_P_double+0x324>)
 80014da:	f7ff f9cf 	bl	800087c <__aeabi_ddiv>
 80014de:	4602      	mov	r2, r0
 80014e0:	460b      	mov	r3, r1
 80014e2:	e9c7 2304 	strd	r2, r3, [r7, #16]
	var2 = var2 + var1 * ((double)dig_P5) * 2.0;
 80014e6:	4baa      	ldr	r3, [pc, #680]	@ (8001790 <bmp280_compensate_P_double+0x328>)
 80014e8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014ec:	4618      	mov	r0, r3
 80014ee:	f7ff f831 	bl	8000554 <__aeabi_i2d>
 80014f2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80014f6:	f7ff f897 	bl	8000628 <__aeabi_dmul>
 80014fa:	4602      	mov	r2, r0
 80014fc:	460b      	mov	r3, r1
 80014fe:	4610      	mov	r0, r2
 8001500:	4619      	mov	r1, r3
 8001502:	4602      	mov	r2, r0
 8001504:	460b      	mov	r3, r1
 8001506:	f7fe fed9 	bl	80002bc <__adddf3>
 800150a:	4602      	mov	r2, r0
 800150c:	460b      	mov	r3, r1
 800150e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001512:	f7fe fed3 	bl	80002bc <__adddf3>
 8001516:	4602      	mov	r2, r0
 8001518:	460b      	mov	r3, r1
 800151a:	e9c7 2304 	strd	r2, r3, [r7, #16]
	var2 = (var2 / 4.0) + (((double)dig_P4) * 65536.0);
 800151e:	f04f 0200 	mov.w	r2, #0
 8001522:	4b9c      	ldr	r3, [pc, #624]	@ (8001794 <bmp280_compensate_P_double+0x32c>)
 8001524:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001528:	f7ff f9a8 	bl	800087c <__aeabi_ddiv>
 800152c:	4602      	mov	r2, r0
 800152e:	460b      	mov	r3, r1
 8001530:	4614      	mov	r4, r2
 8001532:	461d      	mov	r5, r3
 8001534:	4b98      	ldr	r3, [pc, #608]	@ (8001798 <bmp280_compensate_P_double+0x330>)
 8001536:	f9b3 3000 	ldrsh.w	r3, [r3]
 800153a:	4618      	mov	r0, r3
 800153c:	f7ff f80a 	bl	8000554 <__aeabi_i2d>
 8001540:	f04f 0200 	mov.w	r2, #0
 8001544:	4b95      	ldr	r3, [pc, #596]	@ (800179c <bmp280_compensate_P_double+0x334>)
 8001546:	f7ff f86f 	bl	8000628 <__aeabi_dmul>
 800154a:	4602      	mov	r2, r0
 800154c:	460b      	mov	r3, r1
 800154e:	4620      	mov	r0, r4
 8001550:	4629      	mov	r1, r5
 8001552:	f7fe feb3 	bl	80002bc <__adddf3>
 8001556:	4602      	mov	r2, r0
 8001558:	460b      	mov	r3, r1
 800155a:	e9c7 2304 	strd	r2, r3, [r7, #16]
	var1 = (((double)dig_P3) * var1 * var1 / 524288.0 + ((double)dig_P2) * var1) / 524288.0;
 800155e:	4b90      	ldr	r3, [pc, #576]	@ (80017a0 <bmp280_compensate_P_double+0x338>)
 8001560:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001564:	4618      	mov	r0, r3
 8001566:	f7fe fff5 	bl	8000554 <__aeabi_i2d>
 800156a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800156e:	f7ff f85b 	bl	8000628 <__aeabi_dmul>
 8001572:	4602      	mov	r2, r0
 8001574:	460b      	mov	r3, r1
 8001576:	4610      	mov	r0, r2
 8001578:	4619      	mov	r1, r3
 800157a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800157e:	f7ff f853 	bl	8000628 <__aeabi_dmul>
 8001582:	4602      	mov	r2, r0
 8001584:	460b      	mov	r3, r1
 8001586:	4610      	mov	r0, r2
 8001588:	4619      	mov	r1, r3
 800158a:	f04f 0200 	mov.w	r2, #0
 800158e:	4b85      	ldr	r3, [pc, #532]	@ (80017a4 <bmp280_compensate_P_double+0x33c>)
 8001590:	f7ff f974 	bl	800087c <__aeabi_ddiv>
 8001594:	4602      	mov	r2, r0
 8001596:	460b      	mov	r3, r1
 8001598:	4614      	mov	r4, r2
 800159a:	461d      	mov	r5, r3
 800159c:	4b82      	ldr	r3, [pc, #520]	@ (80017a8 <bmp280_compensate_P_double+0x340>)
 800159e:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015a2:	4618      	mov	r0, r3
 80015a4:	f7fe ffd6 	bl	8000554 <__aeabi_i2d>
 80015a8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80015ac:	f7ff f83c 	bl	8000628 <__aeabi_dmul>
 80015b0:	4602      	mov	r2, r0
 80015b2:	460b      	mov	r3, r1
 80015b4:	4620      	mov	r0, r4
 80015b6:	4629      	mov	r1, r5
 80015b8:	f7fe fe80 	bl	80002bc <__adddf3>
 80015bc:	4602      	mov	r2, r0
 80015be:	460b      	mov	r3, r1
 80015c0:	4610      	mov	r0, r2
 80015c2:	4619      	mov	r1, r3
 80015c4:	f04f 0200 	mov.w	r2, #0
 80015c8:	4b76      	ldr	r3, [pc, #472]	@ (80017a4 <bmp280_compensate_P_double+0x33c>)
 80015ca:	f7ff f957 	bl	800087c <__aeabi_ddiv>
 80015ce:	4602      	mov	r2, r0
 80015d0:	460b      	mov	r3, r1
 80015d2:	e9c7 2306 	strd	r2, r3, [r7, #24]
	var1 = (1.0 + var1 / 32768.0) * ((double)dig_P1);
 80015d6:	f04f 0200 	mov.w	r2, #0
 80015da:	4b6c      	ldr	r3, [pc, #432]	@ (800178c <bmp280_compensate_P_double+0x324>)
 80015dc:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80015e0:	f7ff f94c 	bl	800087c <__aeabi_ddiv>
 80015e4:	4602      	mov	r2, r0
 80015e6:	460b      	mov	r3, r1
 80015e8:	4610      	mov	r0, r2
 80015ea:	4619      	mov	r1, r3
 80015ec:	f04f 0200 	mov.w	r2, #0
 80015f0:	4b6e      	ldr	r3, [pc, #440]	@ (80017ac <bmp280_compensate_P_double+0x344>)
 80015f2:	f7fe fe63 	bl	80002bc <__adddf3>
 80015f6:	4602      	mov	r2, r0
 80015f8:	460b      	mov	r3, r1
 80015fa:	4614      	mov	r4, r2
 80015fc:	461d      	mov	r5, r3
 80015fe:	4b6c      	ldr	r3, [pc, #432]	@ (80017b0 <bmp280_compensate_P_double+0x348>)
 8001600:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001604:	4618      	mov	r0, r3
 8001606:	f7fe ffa5 	bl	8000554 <__aeabi_i2d>
 800160a:	4602      	mov	r2, r0
 800160c:	460b      	mov	r3, r1
 800160e:	4620      	mov	r0, r4
 8001610:	4629      	mov	r1, r5
 8001612:	f7ff f809 	bl	8000628 <__aeabi_dmul>
 8001616:	4602      	mov	r2, r0
 8001618:	460b      	mov	r3, r1
 800161a:	e9c7 2306 	strd	r2, r3, [r7, #24]

	if (var1 == 0.0) {
 800161e:	f04f 0200 	mov.w	r2, #0
 8001622:	f04f 0300 	mov.w	r3, #0
 8001626:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800162a:	f7ff fa65 	bl	8000af8 <__aeabi_dcmpeq>
 800162e:	4603      	mov	r3, r0
 8001630:	2b00      	cmp	r3, #0
 8001632:	d004      	beq.n	800163e <bmp280_compensate_P_double+0x1d6>
	    return 0; // viter la division par zro
 8001634:	f04f 0200 	mov.w	r2, #0
 8001638:	f04f 0300 	mov.w	r3, #0
 800163c:	e090      	b.n	8001760 <bmp280_compensate_P_double+0x2f8>
	}

	p = 1048576.0 - (double)adc_P;
 800163e:	6878      	ldr	r0, [r7, #4]
 8001640:	f7fe ff78 	bl	8000534 <__aeabi_ui2d>
 8001644:	4602      	mov	r2, r0
 8001646:	460b      	mov	r3, r1
 8001648:	f04f 0000 	mov.w	r0, #0
 800164c:	4959      	ldr	r1, [pc, #356]	@ (80017b4 <bmp280_compensate_P_double+0x34c>)
 800164e:	f7fe fe33 	bl	80002b8 <__aeabi_dsub>
 8001652:	4602      	mov	r2, r0
 8001654:	460b      	mov	r3, r1
 8001656:	e9c7 2302 	strd	r2, r3, [r7, #8]
	p = (p - (var2 / 4096.0)) * 6250.0 / var1;
 800165a:	f04f 0200 	mov.w	r2, #0
 800165e:	4b56      	ldr	r3, [pc, #344]	@ (80017b8 <bmp280_compensate_P_double+0x350>)
 8001660:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001664:	f7ff f90a 	bl	800087c <__aeabi_ddiv>
 8001668:	4602      	mov	r2, r0
 800166a:	460b      	mov	r3, r1
 800166c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001670:	f7fe fe22 	bl	80002b8 <__aeabi_dsub>
 8001674:	4602      	mov	r2, r0
 8001676:	460b      	mov	r3, r1
 8001678:	4610      	mov	r0, r2
 800167a:	4619      	mov	r1, r3
 800167c:	a33e      	add	r3, pc, #248	@ (adr r3, 8001778 <bmp280_compensate_P_double+0x310>)
 800167e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001682:	f7fe ffd1 	bl	8000628 <__aeabi_dmul>
 8001686:	4602      	mov	r2, r0
 8001688:	460b      	mov	r3, r1
 800168a:	4610      	mov	r0, r2
 800168c:	4619      	mov	r1, r3
 800168e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001692:	f7ff f8f3 	bl	800087c <__aeabi_ddiv>
 8001696:	4602      	mov	r2, r0
 8001698:	460b      	mov	r3, r1
 800169a:	e9c7 2302 	strd	r2, r3, [r7, #8]
	var1 = ((double)dig_P9) * p * p / 2147483648.0;
 800169e:	4b47      	ldr	r3, [pc, #284]	@ (80017bc <bmp280_compensate_P_double+0x354>)
 80016a0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016a4:	4618      	mov	r0, r3
 80016a6:	f7fe ff55 	bl	8000554 <__aeabi_i2d>
 80016aa:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80016ae:	f7fe ffbb 	bl	8000628 <__aeabi_dmul>
 80016b2:	4602      	mov	r2, r0
 80016b4:	460b      	mov	r3, r1
 80016b6:	4610      	mov	r0, r2
 80016b8:	4619      	mov	r1, r3
 80016ba:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80016be:	f7fe ffb3 	bl	8000628 <__aeabi_dmul>
 80016c2:	4602      	mov	r2, r0
 80016c4:	460b      	mov	r3, r1
 80016c6:	4610      	mov	r0, r2
 80016c8:	4619      	mov	r1, r3
 80016ca:	f04f 0200 	mov.w	r2, #0
 80016ce:	4b3c      	ldr	r3, [pc, #240]	@ (80017c0 <bmp280_compensate_P_double+0x358>)
 80016d0:	f7ff f8d4 	bl	800087c <__aeabi_ddiv>
 80016d4:	4602      	mov	r2, r0
 80016d6:	460b      	mov	r3, r1
 80016d8:	e9c7 2306 	strd	r2, r3, [r7, #24]
	var2 = p * ((double)dig_P8) / 32768.0;
 80016dc:	4b39      	ldr	r3, [pc, #228]	@ (80017c4 <bmp280_compensate_P_double+0x35c>)
 80016de:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016e2:	4618      	mov	r0, r3
 80016e4:	f7fe ff36 	bl	8000554 <__aeabi_i2d>
 80016e8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80016ec:	f7fe ff9c 	bl	8000628 <__aeabi_dmul>
 80016f0:	4602      	mov	r2, r0
 80016f2:	460b      	mov	r3, r1
 80016f4:	4610      	mov	r0, r2
 80016f6:	4619      	mov	r1, r3
 80016f8:	f04f 0200 	mov.w	r2, #0
 80016fc:	4b23      	ldr	r3, [pc, #140]	@ (800178c <bmp280_compensate_P_double+0x324>)
 80016fe:	f7ff f8bd 	bl	800087c <__aeabi_ddiv>
 8001702:	4602      	mov	r2, r0
 8001704:	460b      	mov	r3, r1
 8001706:	e9c7 2304 	strd	r2, r3, [r7, #16]
	p = p + (var1 + var2 + ((double)dig_P7)) / 16.0;
 800170a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800170e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001712:	f7fe fdd3 	bl	80002bc <__adddf3>
 8001716:	4602      	mov	r2, r0
 8001718:	460b      	mov	r3, r1
 800171a:	4614      	mov	r4, r2
 800171c:	461d      	mov	r5, r3
 800171e:	4b2a      	ldr	r3, [pc, #168]	@ (80017c8 <bmp280_compensate_P_double+0x360>)
 8001720:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001724:	4618      	mov	r0, r3
 8001726:	f7fe ff15 	bl	8000554 <__aeabi_i2d>
 800172a:	4602      	mov	r2, r0
 800172c:	460b      	mov	r3, r1
 800172e:	4620      	mov	r0, r4
 8001730:	4629      	mov	r1, r5
 8001732:	f7fe fdc3 	bl	80002bc <__adddf3>
 8001736:	4602      	mov	r2, r0
 8001738:	460b      	mov	r3, r1
 800173a:	4610      	mov	r0, r2
 800173c:	4619      	mov	r1, r3
 800173e:	f04f 0200 	mov.w	r2, #0
 8001742:	4b22      	ldr	r3, [pc, #136]	@ (80017cc <bmp280_compensate_P_double+0x364>)
 8001744:	f7ff f89a 	bl	800087c <__aeabi_ddiv>
 8001748:	4602      	mov	r2, r0
 800174a:	460b      	mov	r3, r1
 800174c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001750:	f7fe fdb4 	bl	80002bc <__adddf3>
 8001754:	4602      	mov	r2, r0
 8001756:	460b      	mov	r3, r1
 8001758:	e9c7 2302 	strd	r2, r3, [r7, #8]

	return p;
 800175c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]

}
 8001760:	ec43 2b17 	vmov	d7, r2, r3
 8001764:	eeb0 0a47 	vmov.f32	s0, s14
 8001768:	eef0 0a67 	vmov.f32	s1, s15
 800176c:	3720      	adds	r7, #32
 800176e:	46bd      	mov	sp, r7
 8001770:	bdb0      	pop	{r4, r5, r7, pc}
 8001772:	bf00      	nop
 8001774:	f3af 8000 	nop.w
 8001778:	00000000 	.word	0x00000000
 800177c:	40b86a00 	.word	0x40b86a00
 8001780:	200000b0 	.word	0x200000b0
 8001784:	40ef4000 	.word	0x40ef4000
 8001788:	200000a6 	.word	0x200000a6
 800178c:	40e00000 	.word	0x40e00000
 8001790:	200000a4 	.word	0x200000a4
 8001794:	40100000 	.word	0x40100000
 8001798:	200000a2 	.word	0x200000a2
 800179c:	40f00000 	.word	0x40f00000
 80017a0:	200000a0 	.word	0x200000a0
 80017a4:	41200000 	.word	0x41200000
 80017a8:	2000009e 	.word	0x2000009e
 80017ac:	3ff00000 	.word	0x3ff00000
 80017b0:	2000009c 	.word	0x2000009c
 80017b4:	41300000 	.word	0x41300000
 80017b8:	40b00000 	.word	0x40b00000
 80017bc:	200000ac 	.word	0x200000ac
 80017c0:	41e00000 	.word	0x41e00000
 80017c4:	200000aa 	.word	0x200000aa
 80017c8:	200000a8 	.word	0x200000a8
 80017cc:	40300000 	.word	0x40300000

080017d0 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80017d4:	4b18      	ldr	r3, [pc, #96]	@ (8001838 <MX_CAN1_Init+0x68>)
 80017d6:	4a19      	ldr	r2, [pc, #100]	@ (800183c <MX_CAN1_Init+0x6c>)
 80017d8:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 6;
 80017da:	4b17      	ldr	r3, [pc, #92]	@ (8001838 <MX_CAN1_Init+0x68>)
 80017dc:	2206      	movs	r2, #6
 80017de:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80017e0:	4b15      	ldr	r3, [pc, #84]	@ (8001838 <MX_CAN1_Init+0x68>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_4TQ;
 80017e6:	4b14      	ldr	r3, [pc, #80]	@ (8001838 <MX_CAN1_Init+0x68>)
 80017e8:	f04f 7240 	mov.w	r2, #50331648	@ 0x3000000
 80017ec:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_12TQ;
 80017ee:	4b12      	ldr	r3, [pc, #72]	@ (8001838 <MX_CAN1_Init+0x68>)
 80017f0:	f44f 2230 	mov.w	r2, #720896	@ 0xb0000
 80017f4:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 80017f6:	4b10      	ldr	r3, [pc, #64]	@ (8001838 <MX_CAN1_Init+0x68>)
 80017f8:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80017fc:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80017fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001838 <MX_CAN1_Init+0x68>)
 8001800:	2200      	movs	r2, #0
 8001802:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001804:	4b0c      	ldr	r3, [pc, #48]	@ (8001838 <MX_CAN1_Init+0x68>)
 8001806:	2200      	movs	r2, #0
 8001808:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 800180a:	4b0b      	ldr	r3, [pc, #44]	@ (8001838 <MX_CAN1_Init+0x68>)
 800180c:	2200      	movs	r2, #0
 800180e:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001810:	4b09      	ldr	r3, [pc, #36]	@ (8001838 <MX_CAN1_Init+0x68>)
 8001812:	2200      	movs	r2, #0
 8001814:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001816:	4b08      	ldr	r3, [pc, #32]	@ (8001838 <MX_CAN1_Init+0x68>)
 8001818:	2200      	movs	r2, #0
 800181a:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 800181c:	4b06      	ldr	r3, [pc, #24]	@ (8001838 <MX_CAN1_Init+0x68>)
 800181e:	2200      	movs	r2, #0
 8001820:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001822:	4805      	ldr	r0, [pc, #20]	@ (8001838 <MX_CAN1_Init+0x68>)
 8001824:	f000 fd0a 	bl	800223c <HAL_CAN_Init>
 8001828:	4603      	mov	r3, r0
 800182a:	2b00      	cmp	r3, #0
 800182c:	d001      	beq.n	8001832 <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 800182e:	f000 fa63 	bl	8001cf8 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001832:	bf00      	nop
 8001834:	bd80      	pop	{r7, pc}
 8001836:	bf00      	nop
 8001838:	200000b4 	.word	0x200000b4
 800183c:	40006400 	.word	0x40006400

08001840 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b08a      	sub	sp, #40	@ 0x28
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001848:	f107 0314 	add.w	r3, r7, #20
 800184c:	2200      	movs	r2, #0
 800184e:	601a      	str	r2, [r3, #0]
 8001850:	605a      	str	r2, [r3, #4]
 8001852:	609a      	str	r2, [r3, #8]
 8001854:	60da      	str	r2, [r3, #12]
 8001856:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	4a19      	ldr	r2, [pc, #100]	@ (80018c4 <HAL_CAN_MspInit+0x84>)
 800185e:	4293      	cmp	r3, r2
 8001860:	d12c      	bne.n	80018bc <HAL_CAN_MspInit+0x7c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001862:	2300      	movs	r3, #0
 8001864:	613b      	str	r3, [r7, #16]
 8001866:	4b18      	ldr	r3, [pc, #96]	@ (80018c8 <HAL_CAN_MspInit+0x88>)
 8001868:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800186a:	4a17      	ldr	r2, [pc, #92]	@ (80018c8 <HAL_CAN_MspInit+0x88>)
 800186c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001870:	6413      	str	r3, [r2, #64]	@ 0x40
 8001872:	4b15      	ldr	r3, [pc, #84]	@ (80018c8 <HAL_CAN_MspInit+0x88>)
 8001874:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001876:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800187a:	613b      	str	r3, [r7, #16]
 800187c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800187e:	2300      	movs	r3, #0
 8001880:	60fb      	str	r3, [r7, #12]
 8001882:	4b11      	ldr	r3, [pc, #68]	@ (80018c8 <HAL_CAN_MspInit+0x88>)
 8001884:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001886:	4a10      	ldr	r2, [pc, #64]	@ (80018c8 <HAL_CAN_MspInit+0x88>)
 8001888:	f043 0302 	orr.w	r3, r3, #2
 800188c:	6313      	str	r3, [r2, #48]	@ 0x30
 800188e:	4b0e      	ldr	r3, [pc, #56]	@ (80018c8 <HAL_CAN_MspInit+0x88>)
 8001890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001892:	f003 0302 	and.w	r3, r3, #2
 8001896:	60fb      	str	r3, [r7, #12]
 8001898:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800189a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800189e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018a0:	2302      	movs	r3, #2
 80018a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a4:	2300      	movs	r3, #0
 80018a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018a8:	2303      	movs	r3, #3
 80018aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80018ac:	2309      	movs	r3, #9
 80018ae:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018b0:	f107 0314 	add.w	r3, r7, #20
 80018b4:	4619      	mov	r1, r3
 80018b6:	4805      	ldr	r0, [pc, #20]	@ (80018cc <HAL_CAN_MspInit+0x8c>)
 80018b8:	f000 ffb6 	bl	8002828 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 80018bc:	bf00      	nop
 80018be:	3728      	adds	r7, #40	@ 0x28
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bd80      	pop	{r7, pc}
 80018c4:	40006400 	.word	0x40006400
 80018c8:	40023800 	.word	0x40023800
 80018cc:	40020400 	.word	0x40020400

080018d0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b08a      	sub	sp, #40	@ 0x28
 80018d4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018d6:	f107 0314 	add.w	r3, r7, #20
 80018da:	2200      	movs	r2, #0
 80018dc:	601a      	str	r2, [r3, #0]
 80018de:	605a      	str	r2, [r3, #4]
 80018e0:	609a      	str	r2, [r3, #8]
 80018e2:	60da      	str	r2, [r3, #12]
 80018e4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018e6:	2300      	movs	r3, #0
 80018e8:	613b      	str	r3, [r7, #16]
 80018ea:	4b24      	ldr	r3, [pc, #144]	@ (800197c <MX_GPIO_Init+0xac>)
 80018ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ee:	4a23      	ldr	r2, [pc, #140]	@ (800197c <MX_GPIO_Init+0xac>)
 80018f0:	f043 0304 	orr.w	r3, r3, #4
 80018f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80018f6:	4b21      	ldr	r3, [pc, #132]	@ (800197c <MX_GPIO_Init+0xac>)
 80018f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018fa:	f003 0304 	and.w	r3, r3, #4
 80018fe:	613b      	str	r3, [r7, #16]
 8001900:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001902:	2300      	movs	r3, #0
 8001904:	60fb      	str	r3, [r7, #12]
 8001906:	4b1d      	ldr	r3, [pc, #116]	@ (800197c <MX_GPIO_Init+0xac>)
 8001908:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800190a:	4a1c      	ldr	r2, [pc, #112]	@ (800197c <MX_GPIO_Init+0xac>)
 800190c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001910:	6313      	str	r3, [r2, #48]	@ 0x30
 8001912:	4b1a      	ldr	r3, [pc, #104]	@ (800197c <MX_GPIO_Init+0xac>)
 8001914:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001916:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800191a:	60fb      	str	r3, [r7, #12]
 800191c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800191e:	2300      	movs	r3, #0
 8001920:	60bb      	str	r3, [r7, #8]
 8001922:	4b16      	ldr	r3, [pc, #88]	@ (800197c <MX_GPIO_Init+0xac>)
 8001924:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001926:	4a15      	ldr	r2, [pc, #84]	@ (800197c <MX_GPIO_Init+0xac>)
 8001928:	f043 0301 	orr.w	r3, r3, #1
 800192c:	6313      	str	r3, [r2, #48]	@ 0x30
 800192e:	4b13      	ldr	r3, [pc, #76]	@ (800197c <MX_GPIO_Init+0xac>)
 8001930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001932:	f003 0301 	and.w	r3, r3, #1
 8001936:	60bb      	str	r3, [r7, #8]
 8001938:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800193a:	2300      	movs	r3, #0
 800193c:	607b      	str	r3, [r7, #4]
 800193e:	4b0f      	ldr	r3, [pc, #60]	@ (800197c <MX_GPIO_Init+0xac>)
 8001940:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001942:	4a0e      	ldr	r2, [pc, #56]	@ (800197c <MX_GPIO_Init+0xac>)
 8001944:	f043 0302 	orr.w	r3, r3, #2
 8001948:	6313      	str	r3, [r2, #48]	@ 0x30
 800194a:	4b0c      	ldr	r3, [pc, #48]	@ (800197c <MX_GPIO_Init+0xac>)
 800194c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800194e:	f003 0302 	and.w	r3, r3, #2
 8001952:	607b      	str	r3, [r7, #4]
 8001954:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001956:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800195a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800195c:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001960:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001962:	2300      	movs	r3, #0
 8001964:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001966:	f107 0314 	add.w	r3, r7, #20
 800196a:	4619      	mov	r1, r3
 800196c:	4804      	ldr	r0, [pc, #16]	@ (8001980 <MX_GPIO_Init+0xb0>)
 800196e:	f000 ff5b 	bl	8002828 <HAL_GPIO_Init>

}
 8001972:	bf00      	nop
 8001974:	3728      	adds	r7, #40	@ 0x28
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}
 800197a:	bf00      	nop
 800197c:	40023800 	.word	0x40023800
 8001980:	40020800 	.word	0x40020800

08001984 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001988:	4b12      	ldr	r3, [pc, #72]	@ (80019d4 <MX_I2C1_Init+0x50>)
 800198a:	4a13      	ldr	r2, [pc, #76]	@ (80019d8 <MX_I2C1_Init+0x54>)
 800198c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800198e:	4b11      	ldr	r3, [pc, #68]	@ (80019d4 <MX_I2C1_Init+0x50>)
 8001990:	4a12      	ldr	r2, [pc, #72]	@ (80019dc <MX_I2C1_Init+0x58>)
 8001992:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001994:	4b0f      	ldr	r3, [pc, #60]	@ (80019d4 <MX_I2C1_Init+0x50>)
 8001996:	2200      	movs	r2, #0
 8001998:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800199a:	4b0e      	ldr	r3, [pc, #56]	@ (80019d4 <MX_I2C1_Init+0x50>)
 800199c:	2200      	movs	r2, #0
 800199e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80019a0:	4b0c      	ldr	r3, [pc, #48]	@ (80019d4 <MX_I2C1_Init+0x50>)
 80019a2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80019a6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80019a8:	4b0a      	ldr	r3, [pc, #40]	@ (80019d4 <MX_I2C1_Init+0x50>)
 80019aa:	2200      	movs	r2, #0
 80019ac:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80019ae:	4b09      	ldr	r3, [pc, #36]	@ (80019d4 <MX_I2C1_Init+0x50>)
 80019b0:	2200      	movs	r2, #0
 80019b2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80019b4:	4b07      	ldr	r3, [pc, #28]	@ (80019d4 <MX_I2C1_Init+0x50>)
 80019b6:	2200      	movs	r2, #0
 80019b8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80019ba:	4b06      	ldr	r3, [pc, #24]	@ (80019d4 <MX_I2C1_Init+0x50>)
 80019bc:	2200      	movs	r2, #0
 80019be:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80019c0:	4804      	ldr	r0, [pc, #16]	@ (80019d4 <MX_I2C1_Init+0x50>)
 80019c2:	f001 f8c5 	bl	8002b50 <HAL_I2C_Init>
 80019c6:	4603      	mov	r3, r0
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d001      	beq.n	80019d0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80019cc:	f000 f994 	bl	8001cf8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80019d0:	bf00      	nop
 80019d2:	bd80      	pop	{r7, pc}
 80019d4:	200000dc 	.word	0x200000dc
 80019d8:	40005400 	.word	0x40005400
 80019dc:	000186a0 	.word	0x000186a0

080019e0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b08a      	sub	sp, #40	@ 0x28
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019e8:	f107 0314 	add.w	r3, r7, #20
 80019ec:	2200      	movs	r2, #0
 80019ee:	601a      	str	r2, [r3, #0]
 80019f0:	605a      	str	r2, [r3, #4]
 80019f2:	609a      	str	r2, [r3, #8]
 80019f4:	60da      	str	r2, [r3, #12]
 80019f6:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	4a19      	ldr	r2, [pc, #100]	@ (8001a64 <HAL_I2C_MspInit+0x84>)
 80019fe:	4293      	cmp	r3, r2
 8001a00:	d12b      	bne.n	8001a5a <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a02:	2300      	movs	r3, #0
 8001a04:	613b      	str	r3, [r7, #16]
 8001a06:	4b18      	ldr	r3, [pc, #96]	@ (8001a68 <HAL_I2C_MspInit+0x88>)
 8001a08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a0a:	4a17      	ldr	r2, [pc, #92]	@ (8001a68 <HAL_I2C_MspInit+0x88>)
 8001a0c:	f043 0302 	orr.w	r3, r3, #2
 8001a10:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a12:	4b15      	ldr	r3, [pc, #84]	@ (8001a68 <HAL_I2C_MspInit+0x88>)
 8001a14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a16:	f003 0302 	and.w	r3, r3, #2
 8001a1a:	613b      	str	r3, [r7, #16]
 8001a1c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001a1e:	23c0      	movs	r3, #192	@ 0xc0
 8001a20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a22:	2312      	movs	r3, #18
 8001a24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a26:	2300      	movs	r3, #0
 8001a28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a2a:	2303      	movs	r3, #3
 8001a2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001a2e:	2304      	movs	r3, #4
 8001a30:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a32:	f107 0314 	add.w	r3, r7, #20
 8001a36:	4619      	mov	r1, r3
 8001a38:	480c      	ldr	r0, [pc, #48]	@ (8001a6c <HAL_I2C_MspInit+0x8c>)
 8001a3a:	f000 fef5 	bl	8002828 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001a3e:	2300      	movs	r3, #0
 8001a40:	60fb      	str	r3, [r7, #12]
 8001a42:	4b09      	ldr	r3, [pc, #36]	@ (8001a68 <HAL_I2C_MspInit+0x88>)
 8001a44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a46:	4a08      	ldr	r2, [pc, #32]	@ (8001a68 <HAL_I2C_MspInit+0x88>)
 8001a48:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001a4c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a4e:	4b06      	ldr	r3, [pc, #24]	@ (8001a68 <HAL_I2C_MspInit+0x88>)
 8001a50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a52:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a56:	60fb      	str	r3, [r7, #12]
 8001a58:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001a5a:	bf00      	nop
 8001a5c:	3728      	adds	r7, #40	@ 0x28
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	bf00      	nop
 8001a64:	40005400 	.word	0x40005400
 8001a68:	40023800 	.word	0x40023800
 8001a6c:	40020400 	.word	0x40020400

08001a70 <__io_putchar>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int chr){
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b082      	sub	sp, #8
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&chr, 1, HAL_MAX_DELAY);
 8001a78:	1d39      	adds	r1, r7, #4
 8001a7a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a7e:	2201      	movs	r2, #1
 8001a80:	4803      	ldr	r0, [pc, #12]	@ (8001a90 <__io_putchar+0x20>)
 8001a82:	f002 fee7 	bl	8004854 <HAL_UART_Transmit>
//	HAL_UART_Transmit(&huart1, (uint8_t*)&chr, 1, HAL_MAX_DELAY);
	return chr;
 8001a86:	687b      	ldr	r3, [r7, #4]
}
 8001a88:	4618      	mov	r0, r3
 8001a8a:	3708      	adds	r7, #8
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bd80      	pop	{r7, pc}
 8001a90:	20000180 	.word	0x20000180

08001a94 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b090      	sub	sp, #64	@ 0x40
 8001a98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	uint8_t aData[2]={0x54,0x00};
 8001a9a:	2354      	movs	r3, #84	@ 0x54
 8001a9c:	843b      	strh	r3, [r7, #32]
	CAN_TxHeaderTypeDef pHeader;
	uint32_t Mailbox;



	pHeader.StdId=0x61;
 8001a9e:	2361      	movs	r3, #97	@ 0x61
 8001aa0:	60bb      	str	r3, [r7, #8]
	pHeader.IDE=CAN_ID_STD;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	613b      	str	r3, [r7, #16]
	pHeader.RTR = CAN_RTR_DATA;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	617b      	str	r3, [r7, #20]
	pHeader.DLC=2;
 8001aaa:	2302      	movs	r3, #2
 8001aac:	61bb      	str	r3, [r7, #24]
	pHeader.TransmitGlobalTime=DISABLE;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	773b      	strb	r3, [r7, #28]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ab2:	f000 fb2d 	bl	8002110 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ab6:	f000 f8ad 	bl	8001c14 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001aba:	f7ff ff09 	bl	80018d0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001abe:	f000 fa57 	bl	8001f70 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001ac2:	f7ff ff5f 	bl	8001984 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8001ac6:	f000 fa29 	bl	8001f1c <MX_USART1_UART_Init>
  MX_CAN1_Init();
 8001aca:	f7ff fe81 	bl	80017d0 <MX_CAN1_Init>
  /* USER CODE BEGIN 2 */
  HAL_CAN_Start(&hcan1);
 8001ace:	4844      	ldr	r0, [pc, #272]	@ (8001be0 <main+0x14c>)
 8001ad0:	f000 fcaf 	bl	8002432 <HAL_CAN_Start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  printf("=======TP RESEAU======== \r\n");
 8001ad4:	4843      	ldr	r0, [pc, #268]	@ (8001be4 <main+0x150>)
 8001ad6:	f003 fba3 	bl	8005220 <puts>

  // Dbut de connection avec le composant + Gestion d'erreurs

	if(checkID()==0){
 8001ada:	f7ff f9df 	bl	8000e9c <checkID>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d103      	bne.n	8001aec <main+0x58>
		printf("Connection reussie\r\n");
 8001ae4:	4840      	ldr	r0, [pc, #256]	@ (8001be8 <main+0x154>)
 8001ae6:	f003 fb9b 	bl	8005220 <puts>
 8001aea:	e002      	b.n	8001af2 <main+0x5e>
	} else {
		printf("Erreur lors de la connection du composant\r\n");
 8001aec:	483f      	ldr	r0, [pc, #252]	@ (8001bec <main+0x158>)
 8001aee:	f003 fb97 	bl	8005220 <puts>
	}

	// Dbut de configuration du composant avec gestion d'erreur

	if(BMP280_config()==0){
 8001af2:	f7ff fa21 	bl	8000f38 <BMP280_config>
 8001af6:	4603      	mov	r3, r0
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d103      	bne.n	8001b04 <main+0x70>
		printf("Configuration reussie\r\n");
 8001afc:	483c      	ldr	r0, [pc, #240]	@ (8001bf0 <main+0x15c>)
 8001afe:	f003 fb8f 	bl	8005220 <puts>
 8001b02:	e002      	b.n	8001b0a <main+0x76>

	} else {
		printf("Erreur lors de la configuration du composant\r\n");
 8001b04:	483b      	ldr	r0, [pc, #236]	@ (8001bf4 <main+0x160>)
 8001b06:	f003 fb8b 	bl	8005220 <puts>
	}

	BMP_etalonage();
 8001b0a:	f7ff fa71 	bl	8000ff0 <BMP_etalonage>

  while (1)
  {

	  double temp, pres;
	  int varia=0;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	63fb      	str	r3, [r7, #60]	@ 0x3c

	  temp = bmp280_compensate_T_double((uint32_t)BMP_get_temp());
 8001b12:	f7ff fb49 	bl	80011a8 <BMP_get_temp>
 8001b16:	4603      	mov	r3, r0
 8001b18:	4618      	mov	r0, r3
 8001b1a:	f7ff fbd9 	bl	80012d0 <bmp280_compensate_T_double>
 8001b1e:	ed87 0b0c 	vstr	d0, [r7, #48]	@ 0x30
	  pres = bmp280_compensate_P_double((uint32_t)BMP_get_pres());
 8001b22:	f7ff fb8b 	bl	800123c <BMP_get_pres>
 8001b26:	4603      	mov	r3, r0
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f7ff fc9d 	bl	8001468 <bmp280_compensate_P_double>
 8001b2e:	ed87 0b0a 	vstr	d0, [r7, #40]	@ 0x28

	  int temp_int = (int)(temp);
 8001b32:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8001b36:	f7ff f811 	bl	8000b5c <__aeabi_d2iz>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	603b      	str	r3, [r7, #0]
	  int pres_int = (int)(pres);
 8001b3e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001b42:	f7ff f80b 	bl	8000b5c <__aeabi_d2iz>
 8001b46:	4603      	mov	r3, r0
 8001b48:	627b      	str	r3, [r7, #36]	@ 0x24

	  printf("Temperature: %d C, Pressure: %d hPa\r\n", temp_int, pres_int);
 8001b4a:	683b      	ldr	r3, [r7, #0]
 8001b4c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b4e:	4619      	mov	r1, r3
 8001b50:	4829      	ldr	r0, [pc, #164]	@ (8001bf8 <main+0x164>)
 8001b52:	f003 fafd 	bl	8005150 <iprintf>


	  varia=temp_int-cons_temp;
 8001b56:	683a      	ldr	r2, [r7, #0]
 8001b58:	4b28      	ldr	r3, [pc, #160]	@ (8001bfc <main+0x168>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	1ad3      	subs	r3, r2, r3
 8001b5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
	  if (varia>=0){
 8001b60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	db03      	blt.n	8001b6e <main+0xda>
		  aData[1]=0x00;
 8001b66:	2300      	movs	r3, #0
 8001b68:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 8001b6c:	e005      	b.n	8001b7a <main+0xe6>
	  }else if (varia<0){
 8001b6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	da02      	bge.n	8001b7a <main+0xe6>
		  aData[1]=0x01;
 8001b74:	2301      	movs	r3, #1
 8001b76:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
	  }

	  varia=varia*10;
 8001b7a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001b7c:	4613      	mov	r3, r2
 8001b7e:	009b      	lsls	r3, r3, #2
 8001b80:	4413      	add	r3, r2
 8001b82:	005b      	lsls	r3, r3, #1
 8001b84:	63fb      	str	r3, [r7, #60]	@ 0x3c
	  aData[0]=varia;
 8001b86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001b88:	b2db      	uxtb	r3, r3
 8001b8a:	f887 3020 	strb.w	r3, [r7, #32]
	  printf("varia = %d\r\n",varia);
 8001b8e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001b90:	481b      	ldr	r0, [pc, #108]	@ (8001c00 <main+0x16c>)
 8001b92:	f003 fadd 	bl	8005150 <iprintf>

  	  HAL_CAN_AddTxMessage(&hcan1,&pHeader,aData,&Mailbox);
 8001b96:	1d3b      	adds	r3, r7, #4
 8001b98:	f107 0220 	add.w	r2, r7, #32
 8001b9c:	f107 0108 	add.w	r1, r7, #8
 8001ba0:	480f      	ldr	r0, [pc, #60]	@ (8001be0 <main+0x14c>)
 8001ba2:	f000 fc8a 	bl	80024ba <HAL_CAN_AddTxMessage>


	  result = HAL_UART_Transmit(&huart1, (uint8_t*)&temp_int, sizeof(temp_int), HAL_MAX_DELAY);
 8001ba6:	4639      	mov	r1, r7
 8001ba8:	f04f 33ff 	mov.w	r3, #4294967295
 8001bac:	2204      	movs	r2, #4
 8001bae:	4815      	ldr	r0, [pc, #84]	@ (8001c04 <main+0x170>)
 8001bb0:	f002 fe50 	bl	8004854 <HAL_UART_Transmit>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	461a      	mov	r2, r3
 8001bb8:	4b13      	ldr	r3, [pc, #76]	@ (8001c08 <main+0x174>)
 8001bba:	701a      	strb	r2, [r3, #0]


	  if (result == HAL_OK) {
 8001bbc:	4b12      	ldr	r3, [pc, #72]	@ (8001c08 <main+0x174>)
 8001bbe:	781b      	ldrb	r3, [r3, #0]
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d105      	bne.n	8001bd0 <main+0x13c>
	      // Transfert russi
	      printf("Transmission reussie : %d\r\n", temp_int);
 8001bc4:	683b      	ldr	r3, [r7, #0]
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	4810      	ldr	r0, [pc, #64]	@ (8001c0c <main+0x178>)
 8001bca:	f003 fac1 	bl	8005150 <iprintf>
 8001bce:	e002      	b.n	8001bd6 <main+0x142>
	  } else {
	      // Gestion de l'erreur
	      printf("Erreur de transmission\r\n");
 8001bd0:	480f      	ldr	r0, [pc, #60]	@ (8001c10 <main+0x17c>)
 8001bd2:	f003 fb25 	bl	8005220 <puts>
	  }


	  HAL_Delay(1000);
 8001bd6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001bda:	f000 fb0b 	bl	80021f4 <HAL_Delay>
  {
 8001bde:	e796      	b.n	8001b0e <main+0x7a>
 8001be0:	200000b4 	.word	0x200000b4
 8001be4:	08006084 	.word	0x08006084
 8001be8:	080060a0 	.word	0x080060a0
 8001bec:	080060b4 	.word	0x080060b4
 8001bf0:	080060e0 	.word	0x080060e0
 8001bf4:	080060f8 	.word	0x080060f8
 8001bf8:	08006128 	.word	0x08006128
 8001bfc:	20000008 	.word	0x20000008
 8001c00:	08006150 	.word	0x08006150
 8001c04:	20000138 	.word	0x20000138
 8001c08:	20000130 	.word	0x20000130
 8001c0c:	08006160 	.word	0x08006160
 8001c10:	0800617c 	.word	0x0800617c

08001c14 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b094      	sub	sp, #80	@ 0x50
 8001c18:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c1a:	f107 031c 	add.w	r3, r7, #28
 8001c1e:	2234      	movs	r2, #52	@ 0x34
 8001c20:	2100      	movs	r1, #0
 8001c22:	4618      	mov	r0, r3
 8001c24:	f003 fbdc 	bl	80053e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c28:	f107 0308 	add.w	r3, r7, #8
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	601a      	str	r2, [r3, #0]
 8001c30:	605a      	str	r2, [r3, #4]
 8001c32:	609a      	str	r2, [r3, #8]
 8001c34:	60da      	str	r2, [r3, #12]
 8001c36:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c38:	2300      	movs	r3, #0
 8001c3a:	607b      	str	r3, [r7, #4]
 8001c3c:	4b2c      	ldr	r3, [pc, #176]	@ (8001cf0 <SystemClock_Config+0xdc>)
 8001c3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c40:	4a2b      	ldr	r2, [pc, #172]	@ (8001cf0 <SystemClock_Config+0xdc>)
 8001c42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c46:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c48:	4b29      	ldr	r3, [pc, #164]	@ (8001cf0 <SystemClock_Config+0xdc>)
 8001c4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c50:	607b      	str	r3, [r7, #4]
 8001c52:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001c54:	2300      	movs	r3, #0
 8001c56:	603b      	str	r3, [r7, #0]
 8001c58:	4b26      	ldr	r3, [pc, #152]	@ (8001cf4 <SystemClock_Config+0xe0>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	4a25      	ldr	r2, [pc, #148]	@ (8001cf4 <SystemClock_Config+0xe0>)
 8001c5e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001c62:	6013      	str	r3, [r2, #0]
 8001c64:	4b23      	ldr	r3, [pc, #140]	@ (8001cf4 <SystemClock_Config+0xe0>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001c6c:	603b      	str	r3, [r7, #0]
 8001c6e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001c70:	2301      	movs	r3, #1
 8001c72:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001c74:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001c78:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c7a:	2302      	movs	r3, #2
 8001c7c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001c7e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001c82:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001c84:	2304      	movs	r3, #4
 8001c86:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001c88:	23b4      	movs	r3, #180	@ 0xb4
 8001c8a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001c8c:	2304      	movs	r3, #4
 8001c8e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001c90:	2302      	movs	r3, #2
 8001c92:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001c94:	2302      	movs	r3, #2
 8001c96:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c98:	f107 031c 	add.w	r3, r7, #28
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	f002 faeb 	bl	8004278 <HAL_RCC_OscConfig>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d001      	beq.n	8001cac <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001ca8:	f000 f826 	bl	8001cf8 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001cac:	f001 ff4a 	bl	8003b44 <HAL_PWREx_EnableOverDrive>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d001      	beq.n	8001cba <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001cb6:	f000 f81f 	bl	8001cf8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001cba:	230f      	movs	r3, #15
 8001cbc:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLRCLK;
 8001cbe:	2303      	movs	r3, #3
 8001cc0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001cc6:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001cca:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001ccc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001cd0:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001cd2:	f107 0308 	add.w	r3, r7, #8
 8001cd6:	2105      	movs	r1, #5
 8001cd8:	4618      	mov	r0, r3
 8001cda:	f001 ff83 	bl	8003be4 <HAL_RCC_ClockConfig>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d001      	beq.n	8001ce8 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8001ce4:	f000 f808 	bl	8001cf8 <Error_Handler>
  }
}
 8001ce8:	bf00      	nop
 8001cea:	3750      	adds	r7, #80	@ 0x50
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd80      	pop	{r7, pc}
 8001cf0:	40023800 	.word	0x40023800
 8001cf4:	40007000 	.word	0x40007000

08001cf8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001cfc:	b672      	cpsid	i
}
 8001cfe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d00:	bf00      	nop
 8001d02:	e7fd      	b.n	8001d00 <Error_Handler+0x8>

08001d04 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b082      	sub	sp, #8
 8001d08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	607b      	str	r3, [r7, #4]
 8001d0e:	4b10      	ldr	r3, [pc, #64]	@ (8001d50 <HAL_MspInit+0x4c>)
 8001d10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d12:	4a0f      	ldr	r2, [pc, #60]	@ (8001d50 <HAL_MspInit+0x4c>)
 8001d14:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d18:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d1a:	4b0d      	ldr	r3, [pc, #52]	@ (8001d50 <HAL_MspInit+0x4c>)
 8001d1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d1e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d22:	607b      	str	r3, [r7, #4]
 8001d24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d26:	2300      	movs	r3, #0
 8001d28:	603b      	str	r3, [r7, #0]
 8001d2a:	4b09      	ldr	r3, [pc, #36]	@ (8001d50 <HAL_MspInit+0x4c>)
 8001d2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d2e:	4a08      	ldr	r2, [pc, #32]	@ (8001d50 <HAL_MspInit+0x4c>)
 8001d30:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d34:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d36:	4b06      	ldr	r3, [pc, #24]	@ (8001d50 <HAL_MspInit+0x4c>)
 8001d38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d3e:	603b      	str	r3, [r7, #0]
 8001d40:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001d42:	2007      	movs	r0, #7
 8001d44:	f000 fd3c 	bl	80027c0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d48:	bf00      	nop
 8001d4a:	3708      	adds	r7, #8
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bd80      	pop	{r7, pc}
 8001d50:	40023800 	.word	0x40023800

08001d54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d54:	b480      	push	{r7}
 8001d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d58:	bf00      	nop
 8001d5a:	e7fd      	b.n	8001d58 <NMI_Handler+0x4>

08001d5c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d60:	bf00      	nop
 8001d62:	e7fd      	b.n	8001d60 <HardFault_Handler+0x4>

08001d64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d64:	b480      	push	{r7}
 8001d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d68:	bf00      	nop
 8001d6a:	e7fd      	b.n	8001d68 <MemManage_Handler+0x4>

08001d6c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d70:	bf00      	nop
 8001d72:	e7fd      	b.n	8001d70 <BusFault_Handler+0x4>

08001d74 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d74:	b480      	push	{r7}
 8001d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d78:	bf00      	nop
 8001d7a:	e7fd      	b.n	8001d78 <UsageFault_Handler+0x4>

08001d7c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d80:	bf00      	nop
 8001d82:	46bd      	mov	sp, r7
 8001d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d88:	4770      	bx	lr

08001d8a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d8a:	b480      	push	{r7}
 8001d8c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d8e:	bf00      	nop
 8001d90:	46bd      	mov	sp, r7
 8001d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d96:	4770      	bx	lr

08001d98 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d9c:	bf00      	nop
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da4:	4770      	bx	lr

08001da6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001da6:	b580      	push	{r7, lr}
 8001da8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001daa:	f000 fa03 	bl	80021b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001dae:	bf00      	nop
 8001db0:	bd80      	pop	{r7, pc}

08001db2 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001db2:	b580      	push	{r7, lr}
 8001db4:	b086      	sub	sp, #24
 8001db6:	af00      	add	r7, sp, #0
 8001db8:	60f8      	str	r0, [r7, #12]
 8001dba:	60b9      	str	r1, [r7, #8]
 8001dbc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	617b      	str	r3, [r7, #20]
 8001dc2:	e00a      	b.n	8001dda <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001dc4:	f3af 8000 	nop.w
 8001dc8:	4601      	mov	r1, r0
 8001dca:	68bb      	ldr	r3, [r7, #8]
 8001dcc:	1c5a      	adds	r2, r3, #1
 8001dce:	60ba      	str	r2, [r7, #8]
 8001dd0:	b2ca      	uxtb	r2, r1
 8001dd2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dd4:	697b      	ldr	r3, [r7, #20]
 8001dd6:	3301      	adds	r3, #1
 8001dd8:	617b      	str	r3, [r7, #20]
 8001dda:	697a      	ldr	r2, [r7, #20]
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	429a      	cmp	r2, r3
 8001de0:	dbf0      	blt.n	8001dc4 <_read+0x12>
  }

  return len;
 8001de2:	687b      	ldr	r3, [r7, #4]
}
 8001de4:	4618      	mov	r0, r3
 8001de6:	3718      	adds	r7, #24
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bd80      	pop	{r7, pc}

08001dec <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b086      	sub	sp, #24
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	60f8      	str	r0, [r7, #12]
 8001df4:	60b9      	str	r1, [r7, #8]
 8001df6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001df8:	2300      	movs	r3, #0
 8001dfa:	617b      	str	r3, [r7, #20]
 8001dfc:	e009      	b.n	8001e12 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001dfe:	68bb      	ldr	r3, [r7, #8]
 8001e00:	1c5a      	adds	r2, r3, #1
 8001e02:	60ba      	str	r2, [r7, #8]
 8001e04:	781b      	ldrb	r3, [r3, #0]
 8001e06:	4618      	mov	r0, r3
 8001e08:	f7ff fe32 	bl	8001a70 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e0c:	697b      	ldr	r3, [r7, #20]
 8001e0e:	3301      	adds	r3, #1
 8001e10:	617b      	str	r3, [r7, #20]
 8001e12:	697a      	ldr	r2, [r7, #20]
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	429a      	cmp	r2, r3
 8001e18:	dbf1      	blt.n	8001dfe <_write+0x12>
  }
  return len;
 8001e1a:	687b      	ldr	r3, [r7, #4]
}
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	3718      	adds	r7, #24
 8001e20:	46bd      	mov	sp, r7
 8001e22:	bd80      	pop	{r7, pc}

08001e24 <_close>:

int _close(int file)
{
 8001e24:	b480      	push	{r7}
 8001e26:	b083      	sub	sp, #12
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001e2c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e30:	4618      	mov	r0, r3
 8001e32:	370c      	adds	r7, #12
 8001e34:	46bd      	mov	sp, r7
 8001e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3a:	4770      	bx	lr

08001e3c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	b083      	sub	sp, #12
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
 8001e44:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001e4c:	605a      	str	r2, [r3, #4]
  return 0;
 8001e4e:	2300      	movs	r3, #0
}
 8001e50:	4618      	mov	r0, r3
 8001e52:	370c      	adds	r7, #12
 8001e54:	46bd      	mov	sp, r7
 8001e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5a:	4770      	bx	lr

08001e5c <_isatty>:

int _isatty(int file)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	b083      	sub	sp, #12
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001e64:	2301      	movs	r3, #1
}
 8001e66:	4618      	mov	r0, r3
 8001e68:	370c      	adds	r7, #12
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e70:	4770      	bx	lr

08001e72 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e72:	b480      	push	{r7}
 8001e74:	b085      	sub	sp, #20
 8001e76:	af00      	add	r7, sp, #0
 8001e78:	60f8      	str	r0, [r7, #12]
 8001e7a:	60b9      	str	r1, [r7, #8]
 8001e7c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001e7e:	2300      	movs	r3, #0
}
 8001e80:	4618      	mov	r0, r3
 8001e82:	3714      	adds	r7, #20
 8001e84:	46bd      	mov	sp, r7
 8001e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8a:	4770      	bx	lr

08001e8c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b086      	sub	sp, #24
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e94:	4a14      	ldr	r2, [pc, #80]	@ (8001ee8 <_sbrk+0x5c>)
 8001e96:	4b15      	ldr	r3, [pc, #84]	@ (8001eec <_sbrk+0x60>)
 8001e98:	1ad3      	subs	r3, r2, r3
 8001e9a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e9c:	697b      	ldr	r3, [r7, #20]
 8001e9e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ea0:	4b13      	ldr	r3, [pc, #76]	@ (8001ef0 <_sbrk+0x64>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d102      	bne.n	8001eae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ea8:	4b11      	ldr	r3, [pc, #68]	@ (8001ef0 <_sbrk+0x64>)
 8001eaa:	4a12      	ldr	r2, [pc, #72]	@ (8001ef4 <_sbrk+0x68>)
 8001eac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001eae:	4b10      	ldr	r3, [pc, #64]	@ (8001ef0 <_sbrk+0x64>)
 8001eb0:	681a      	ldr	r2, [r3, #0]
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	4413      	add	r3, r2
 8001eb6:	693a      	ldr	r2, [r7, #16]
 8001eb8:	429a      	cmp	r2, r3
 8001eba:	d207      	bcs.n	8001ecc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ebc:	f003 fade 	bl	800547c <__errno>
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	220c      	movs	r2, #12
 8001ec4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ec6:	f04f 33ff 	mov.w	r3, #4294967295
 8001eca:	e009      	b.n	8001ee0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ecc:	4b08      	ldr	r3, [pc, #32]	@ (8001ef0 <_sbrk+0x64>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ed2:	4b07      	ldr	r3, [pc, #28]	@ (8001ef0 <_sbrk+0x64>)
 8001ed4:	681a      	ldr	r2, [r3, #0]
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	4413      	add	r3, r2
 8001eda:	4a05      	ldr	r2, [pc, #20]	@ (8001ef0 <_sbrk+0x64>)
 8001edc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ede:	68fb      	ldr	r3, [r7, #12]
}
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	3718      	adds	r7, #24
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	bd80      	pop	{r7, pc}
 8001ee8:	20020000 	.word	0x20020000
 8001eec:	00000400 	.word	0x00000400
 8001ef0:	20000134 	.word	0x20000134
 8001ef4:	20000318 	.word	0x20000318

08001ef8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001efc:	4b06      	ldr	r3, [pc, #24]	@ (8001f18 <SystemInit+0x20>)
 8001efe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f02:	4a05      	ldr	r2, [pc, #20]	@ (8001f18 <SystemInit+0x20>)
 8001f04:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001f08:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f0c:	bf00      	nop
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f14:	4770      	bx	lr
 8001f16:	bf00      	nop
 8001f18:	e000ed00 	.word	0xe000ed00

08001f1c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001f20:	4b11      	ldr	r3, [pc, #68]	@ (8001f68 <MX_USART1_UART_Init+0x4c>)
 8001f22:	4a12      	ldr	r2, [pc, #72]	@ (8001f6c <MX_USART1_UART_Init+0x50>)
 8001f24:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001f26:	4b10      	ldr	r3, [pc, #64]	@ (8001f68 <MX_USART1_UART_Init+0x4c>)
 8001f28:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001f2c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001f2e:	4b0e      	ldr	r3, [pc, #56]	@ (8001f68 <MX_USART1_UART_Init+0x4c>)
 8001f30:	2200      	movs	r2, #0
 8001f32:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001f34:	4b0c      	ldr	r3, [pc, #48]	@ (8001f68 <MX_USART1_UART_Init+0x4c>)
 8001f36:	2200      	movs	r2, #0
 8001f38:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001f3a:	4b0b      	ldr	r3, [pc, #44]	@ (8001f68 <MX_USART1_UART_Init+0x4c>)
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001f40:	4b09      	ldr	r3, [pc, #36]	@ (8001f68 <MX_USART1_UART_Init+0x4c>)
 8001f42:	220c      	movs	r2, #12
 8001f44:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f46:	4b08      	ldr	r3, [pc, #32]	@ (8001f68 <MX_USART1_UART_Init+0x4c>)
 8001f48:	2200      	movs	r2, #0
 8001f4a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f4c:	4b06      	ldr	r3, [pc, #24]	@ (8001f68 <MX_USART1_UART_Init+0x4c>)
 8001f4e:	2200      	movs	r2, #0
 8001f50:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001f52:	4805      	ldr	r0, [pc, #20]	@ (8001f68 <MX_USART1_UART_Init+0x4c>)
 8001f54:	f002 fc2e 	bl	80047b4 <HAL_UART_Init>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d001      	beq.n	8001f62 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001f5e:	f7ff fecb 	bl	8001cf8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001f62:	bf00      	nop
 8001f64:	bd80      	pop	{r7, pc}
 8001f66:	bf00      	nop
 8001f68:	20000138 	.word	0x20000138
 8001f6c:	40011000 	.word	0x40011000

08001f70 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001f74:	4b11      	ldr	r3, [pc, #68]	@ (8001fbc <MX_USART2_UART_Init+0x4c>)
 8001f76:	4a12      	ldr	r2, [pc, #72]	@ (8001fc0 <MX_USART2_UART_Init+0x50>)
 8001f78:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001f7a:	4b10      	ldr	r3, [pc, #64]	@ (8001fbc <MX_USART2_UART_Init+0x4c>)
 8001f7c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001f80:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001f82:	4b0e      	ldr	r3, [pc, #56]	@ (8001fbc <MX_USART2_UART_Init+0x4c>)
 8001f84:	2200      	movs	r2, #0
 8001f86:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001f88:	4b0c      	ldr	r3, [pc, #48]	@ (8001fbc <MX_USART2_UART_Init+0x4c>)
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001f8e:	4b0b      	ldr	r3, [pc, #44]	@ (8001fbc <MX_USART2_UART_Init+0x4c>)
 8001f90:	2200      	movs	r2, #0
 8001f92:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001f94:	4b09      	ldr	r3, [pc, #36]	@ (8001fbc <MX_USART2_UART_Init+0x4c>)
 8001f96:	220c      	movs	r2, #12
 8001f98:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f9a:	4b08      	ldr	r3, [pc, #32]	@ (8001fbc <MX_USART2_UART_Init+0x4c>)
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fa0:	4b06      	ldr	r3, [pc, #24]	@ (8001fbc <MX_USART2_UART_Init+0x4c>)
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001fa6:	4805      	ldr	r0, [pc, #20]	@ (8001fbc <MX_USART2_UART_Init+0x4c>)
 8001fa8:	f002 fc04 	bl	80047b4 <HAL_UART_Init>
 8001fac:	4603      	mov	r3, r0
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d001      	beq.n	8001fb6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001fb2:	f7ff fea1 	bl	8001cf8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001fb6:	bf00      	nop
 8001fb8:	bd80      	pop	{r7, pc}
 8001fba:	bf00      	nop
 8001fbc:	20000180 	.word	0x20000180
 8001fc0:	40004400 	.word	0x40004400

08001fc4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b08c      	sub	sp, #48	@ 0x30
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fcc:	f107 031c 	add.w	r3, r7, #28
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	601a      	str	r2, [r3, #0]
 8001fd4:	605a      	str	r2, [r3, #4]
 8001fd6:	609a      	str	r2, [r3, #8]
 8001fd8:	60da      	str	r2, [r3, #12]
 8001fda:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4a32      	ldr	r2, [pc, #200]	@ (80020ac <HAL_UART_MspInit+0xe8>)
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d12d      	bne.n	8002042 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	61bb      	str	r3, [r7, #24]
 8001fea:	4b31      	ldr	r3, [pc, #196]	@ (80020b0 <HAL_UART_MspInit+0xec>)
 8001fec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fee:	4a30      	ldr	r2, [pc, #192]	@ (80020b0 <HAL_UART_MspInit+0xec>)
 8001ff0:	f043 0310 	orr.w	r3, r3, #16
 8001ff4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ff6:	4b2e      	ldr	r3, [pc, #184]	@ (80020b0 <HAL_UART_MspInit+0xec>)
 8001ff8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ffa:	f003 0310 	and.w	r3, r3, #16
 8001ffe:	61bb      	str	r3, [r7, #24]
 8002000:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002002:	2300      	movs	r3, #0
 8002004:	617b      	str	r3, [r7, #20]
 8002006:	4b2a      	ldr	r3, [pc, #168]	@ (80020b0 <HAL_UART_MspInit+0xec>)
 8002008:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800200a:	4a29      	ldr	r2, [pc, #164]	@ (80020b0 <HAL_UART_MspInit+0xec>)
 800200c:	f043 0301 	orr.w	r3, r3, #1
 8002010:	6313      	str	r3, [r2, #48]	@ 0x30
 8002012:	4b27      	ldr	r3, [pc, #156]	@ (80020b0 <HAL_UART_MspInit+0xec>)
 8002014:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002016:	f003 0301 	and.w	r3, r3, #1
 800201a:	617b      	str	r3, [r7, #20]
 800201c:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800201e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002022:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002024:	2302      	movs	r3, #2
 8002026:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002028:	2300      	movs	r3, #0
 800202a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800202c:	2303      	movs	r3, #3
 800202e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002030:	2307      	movs	r3, #7
 8002032:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002034:	f107 031c 	add.w	r3, r7, #28
 8002038:	4619      	mov	r1, r3
 800203a:	481e      	ldr	r0, [pc, #120]	@ (80020b4 <HAL_UART_MspInit+0xf0>)
 800203c:	f000 fbf4 	bl	8002828 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002040:	e030      	b.n	80020a4 <HAL_UART_MspInit+0xe0>
  else if(uartHandle->Instance==USART2)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	4a1c      	ldr	r2, [pc, #112]	@ (80020b8 <HAL_UART_MspInit+0xf4>)
 8002048:	4293      	cmp	r3, r2
 800204a:	d12b      	bne.n	80020a4 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART2_CLK_ENABLE();
 800204c:	2300      	movs	r3, #0
 800204e:	613b      	str	r3, [r7, #16]
 8002050:	4b17      	ldr	r3, [pc, #92]	@ (80020b0 <HAL_UART_MspInit+0xec>)
 8002052:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002054:	4a16      	ldr	r2, [pc, #88]	@ (80020b0 <HAL_UART_MspInit+0xec>)
 8002056:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800205a:	6413      	str	r3, [r2, #64]	@ 0x40
 800205c:	4b14      	ldr	r3, [pc, #80]	@ (80020b0 <HAL_UART_MspInit+0xec>)
 800205e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002060:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002064:	613b      	str	r3, [r7, #16]
 8002066:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002068:	2300      	movs	r3, #0
 800206a:	60fb      	str	r3, [r7, #12]
 800206c:	4b10      	ldr	r3, [pc, #64]	@ (80020b0 <HAL_UART_MspInit+0xec>)
 800206e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002070:	4a0f      	ldr	r2, [pc, #60]	@ (80020b0 <HAL_UART_MspInit+0xec>)
 8002072:	f043 0301 	orr.w	r3, r3, #1
 8002076:	6313      	str	r3, [r2, #48]	@ 0x30
 8002078:	4b0d      	ldr	r3, [pc, #52]	@ (80020b0 <HAL_UART_MspInit+0xec>)
 800207a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800207c:	f003 0301 	and.w	r3, r3, #1
 8002080:	60fb      	str	r3, [r7, #12]
 8002082:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002084:	230c      	movs	r3, #12
 8002086:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002088:	2302      	movs	r3, #2
 800208a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800208c:	2300      	movs	r3, #0
 800208e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002090:	2303      	movs	r3, #3
 8002092:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002094:	2307      	movs	r3, #7
 8002096:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002098:	f107 031c 	add.w	r3, r7, #28
 800209c:	4619      	mov	r1, r3
 800209e:	4805      	ldr	r0, [pc, #20]	@ (80020b4 <HAL_UART_MspInit+0xf0>)
 80020a0:	f000 fbc2 	bl	8002828 <HAL_GPIO_Init>
}
 80020a4:	bf00      	nop
 80020a6:	3730      	adds	r7, #48	@ 0x30
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bd80      	pop	{r7, pc}
 80020ac:	40011000 	.word	0x40011000
 80020b0:	40023800 	.word	0x40023800
 80020b4:	40020000 	.word	0x40020000
 80020b8:	40004400 	.word	0x40004400

080020bc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80020bc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80020f4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80020c0:	f7ff ff1a 	bl	8001ef8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80020c4:	480c      	ldr	r0, [pc, #48]	@ (80020f8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80020c6:	490d      	ldr	r1, [pc, #52]	@ (80020fc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80020c8:	4a0d      	ldr	r2, [pc, #52]	@ (8002100 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80020ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80020cc:	e002      	b.n	80020d4 <LoopCopyDataInit>

080020ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80020ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80020d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80020d2:	3304      	adds	r3, #4

080020d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80020d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80020d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80020d8:	d3f9      	bcc.n	80020ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80020da:	4a0a      	ldr	r2, [pc, #40]	@ (8002104 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80020dc:	4c0a      	ldr	r4, [pc, #40]	@ (8002108 <LoopFillZerobss+0x22>)
  movs r3, #0
 80020de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80020e0:	e001      	b.n	80020e6 <LoopFillZerobss>

080020e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80020e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80020e4:	3204      	adds	r2, #4

080020e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80020e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80020e8:	d3fb      	bcc.n	80020e2 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80020ea:	f003 f9cd 	bl	8005488 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80020ee:	f7ff fcd1 	bl	8001a94 <main>
  bx  lr    
 80020f2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80020f4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80020f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80020fc:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8002100:	080061f0 	.word	0x080061f0
  ldr r2, =_sbss
 8002104:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8002108:	20000318 	.word	0x20000318

0800210c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800210c:	e7fe      	b.n	800210c <ADC_IRQHandler>
	...

08002110 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002114:	4b0e      	ldr	r3, [pc, #56]	@ (8002150 <HAL_Init+0x40>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	4a0d      	ldr	r2, [pc, #52]	@ (8002150 <HAL_Init+0x40>)
 800211a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800211e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002120:	4b0b      	ldr	r3, [pc, #44]	@ (8002150 <HAL_Init+0x40>)
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	4a0a      	ldr	r2, [pc, #40]	@ (8002150 <HAL_Init+0x40>)
 8002126:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800212a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800212c:	4b08      	ldr	r3, [pc, #32]	@ (8002150 <HAL_Init+0x40>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a07      	ldr	r2, [pc, #28]	@ (8002150 <HAL_Init+0x40>)
 8002132:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002136:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002138:	2003      	movs	r0, #3
 800213a:	f000 fb41 	bl	80027c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800213e:	2000      	movs	r0, #0
 8002140:	f000 f808 	bl	8002154 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002144:	f7ff fdde 	bl	8001d04 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002148:	2300      	movs	r3, #0
}
 800214a:	4618      	mov	r0, r3
 800214c:	bd80      	pop	{r7, pc}
 800214e:	bf00      	nop
 8002150:	40023c00 	.word	0x40023c00

08002154 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b082      	sub	sp, #8
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800215c:	4b12      	ldr	r3, [pc, #72]	@ (80021a8 <HAL_InitTick+0x54>)
 800215e:	681a      	ldr	r2, [r3, #0]
 8002160:	4b12      	ldr	r3, [pc, #72]	@ (80021ac <HAL_InitTick+0x58>)
 8002162:	781b      	ldrb	r3, [r3, #0]
 8002164:	4619      	mov	r1, r3
 8002166:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800216a:	fbb3 f3f1 	udiv	r3, r3, r1
 800216e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002172:	4618      	mov	r0, r3
 8002174:	f000 fb4b 	bl	800280e <HAL_SYSTICK_Config>
 8002178:	4603      	mov	r3, r0
 800217a:	2b00      	cmp	r3, #0
 800217c:	d001      	beq.n	8002182 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800217e:	2301      	movs	r3, #1
 8002180:	e00e      	b.n	80021a0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	2b0f      	cmp	r3, #15
 8002186:	d80a      	bhi.n	800219e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002188:	2200      	movs	r2, #0
 800218a:	6879      	ldr	r1, [r7, #4]
 800218c:	f04f 30ff 	mov.w	r0, #4294967295
 8002190:	f000 fb21 	bl	80027d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002194:	4a06      	ldr	r2, [pc, #24]	@ (80021b0 <HAL_InitTick+0x5c>)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800219a:	2300      	movs	r3, #0
 800219c:	e000      	b.n	80021a0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800219e:	2301      	movs	r3, #1
}
 80021a0:	4618      	mov	r0, r3
 80021a2:	3708      	adds	r7, #8
 80021a4:	46bd      	mov	sp, r7
 80021a6:	bd80      	pop	{r7, pc}
 80021a8:	2000000c 	.word	0x2000000c
 80021ac:	20000014 	.word	0x20000014
 80021b0:	20000010 	.word	0x20000010

080021b4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021b4:	b480      	push	{r7}
 80021b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80021b8:	4b06      	ldr	r3, [pc, #24]	@ (80021d4 <HAL_IncTick+0x20>)
 80021ba:	781b      	ldrb	r3, [r3, #0]
 80021bc:	461a      	mov	r2, r3
 80021be:	4b06      	ldr	r3, [pc, #24]	@ (80021d8 <HAL_IncTick+0x24>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	4413      	add	r3, r2
 80021c4:	4a04      	ldr	r2, [pc, #16]	@ (80021d8 <HAL_IncTick+0x24>)
 80021c6:	6013      	str	r3, [r2, #0]
}
 80021c8:	bf00      	nop
 80021ca:	46bd      	mov	sp, r7
 80021cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d0:	4770      	bx	lr
 80021d2:	bf00      	nop
 80021d4:	20000014 	.word	0x20000014
 80021d8:	200001c8 	.word	0x200001c8

080021dc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021dc:	b480      	push	{r7}
 80021de:	af00      	add	r7, sp, #0
  return uwTick;
 80021e0:	4b03      	ldr	r3, [pc, #12]	@ (80021f0 <HAL_GetTick+0x14>)
 80021e2:	681b      	ldr	r3, [r3, #0]
}
 80021e4:	4618      	mov	r0, r3
 80021e6:	46bd      	mov	sp, r7
 80021e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ec:	4770      	bx	lr
 80021ee:	bf00      	nop
 80021f0:	200001c8 	.word	0x200001c8

080021f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b084      	sub	sp, #16
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80021fc:	f7ff ffee 	bl	80021dc <HAL_GetTick>
 8002200:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	f1b3 3fff 	cmp.w	r3, #4294967295
 800220c:	d005      	beq.n	800221a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800220e:	4b0a      	ldr	r3, [pc, #40]	@ (8002238 <HAL_Delay+0x44>)
 8002210:	781b      	ldrb	r3, [r3, #0]
 8002212:	461a      	mov	r2, r3
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	4413      	add	r3, r2
 8002218:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800221a:	bf00      	nop
 800221c:	f7ff ffde 	bl	80021dc <HAL_GetTick>
 8002220:	4602      	mov	r2, r0
 8002222:	68bb      	ldr	r3, [r7, #8]
 8002224:	1ad3      	subs	r3, r2, r3
 8002226:	68fa      	ldr	r2, [r7, #12]
 8002228:	429a      	cmp	r2, r3
 800222a:	d8f7      	bhi.n	800221c <HAL_Delay+0x28>
  {
  }
}
 800222c:	bf00      	nop
 800222e:	bf00      	nop
 8002230:	3710      	adds	r7, #16
 8002232:	46bd      	mov	sp, r7
 8002234:	bd80      	pop	{r7, pc}
 8002236:	bf00      	nop
 8002238:	20000014 	.word	0x20000014

0800223c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b084      	sub	sp, #16
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2b00      	cmp	r3, #0
 8002248:	d101      	bne.n	800224e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800224a:	2301      	movs	r3, #1
 800224c:	e0ed      	b.n	800242a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002254:	b2db      	uxtb	r3, r3
 8002256:	2b00      	cmp	r3, #0
 8002258:	d102      	bne.n	8002260 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800225a:	6878      	ldr	r0, [r7, #4]
 800225c:	f7ff faf0 	bl	8001840 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	681a      	ldr	r2, [r3, #0]
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f042 0201 	orr.w	r2, r2, #1
 800226e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002270:	f7ff ffb4 	bl	80021dc <HAL_GetTick>
 8002274:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002276:	e012      	b.n	800229e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002278:	f7ff ffb0 	bl	80021dc <HAL_GetTick>
 800227c:	4602      	mov	r2, r0
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	1ad3      	subs	r3, r2, r3
 8002282:	2b0a      	cmp	r3, #10
 8002284:	d90b      	bls.n	800229e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800228a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	2205      	movs	r2, #5
 8002296:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800229a:	2301      	movs	r3, #1
 800229c:	e0c5      	b.n	800242a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	685b      	ldr	r3, [r3, #4]
 80022a4:	f003 0301 	and.w	r3, r3, #1
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d0e5      	beq.n	8002278 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	681a      	ldr	r2, [r3, #0]
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	f022 0202 	bic.w	r2, r2, #2
 80022ba:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80022bc:	f7ff ff8e 	bl	80021dc <HAL_GetTick>
 80022c0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80022c2:	e012      	b.n	80022ea <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80022c4:	f7ff ff8a 	bl	80021dc <HAL_GetTick>
 80022c8:	4602      	mov	r2, r0
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	1ad3      	subs	r3, r2, r3
 80022ce:	2b0a      	cmp	r3, #10
 80022d0:	d90b      	bls.n	80022ea <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022d6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	2205      	movs	r2, #5
 80022e2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80022e6:	2301      	movs	r3, #1
 80022e8:	e09f      	b.n	800242a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	685b      	ldr	r3, [r3, #4]
 80022f0:	f003 0302 	and.w	r3, r3, #2
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d1e5      	bne.n	80022c4 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	7e1b      	ldrb	r3, [r3, #24]
 80022fc:	2b01      	cmp	r3, #1
 80022fe:	d108      	bne.n	8002312 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	681a      	ldr	r2, [r3, #0]
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800230e:	601a      	str	r2, [r3, #0]
 8002310:	e007      	b.n	8002322 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	681a      	ldr	r2, [r3, #0]
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002320:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	7e5b      	ldrb	r3, [r3, #25]
 8002326:	2b01      	cmp	r3, #1
 8002328:	d108      	bne.n	800233c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	681a      	ldr	r2, [r3, #0]
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002338:	601a      	str	r2, [r3, #0]
 800233a:	e007      	b.n	800234c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	681a      	ldr	r2, [r3, #0]
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800234a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	7e9b      	ldrb	r3, [r3, #26]
 8002350:	2b01      	cmp	r3, #1
 8002352:	d108      	bne.n	8002366 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	681a      	ldr	r2, [r3, #0]
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f042 0220 	orr.w	r2, r2, #32
 8002362:	601a      	str	r2, [r3, #0]
 8002364:	e007      	b.n	8002376 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	681a      	ldr	r2, [r3, #0]
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f022 0220 	bic.w	r2, r2, #32
 8002374:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	7edb      	ldrb	r3, [r3, #27]
 800237a:	2b01      	cmp	r3, #1
 800237c:	d108      	bne.n	8002390 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	681a      	ldr	r2, [r3, #0]
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f022 0210 	bic.w	r2, r2, #16
 800238c:	601a      	str	r2, [r3, #0]
 800238e:	e007      	b.n	80023a0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	681a      	ldr	r2, [r3, #0]
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f042 0210 	orr.w	r2, r2, #16
 800239e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	7f1b      	ldrb	r3, [r3, #28]
 80023a4:	2b01      	cmp	r3, #1
 80023a6:	d108      	bne.n	80023ba <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	681a      	ldr	r2, [r3, #0]
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f042 0208 	orr.w	r2, r2, #8
 80023b6:	601a      	str	r2, [r3, #0]
 80023b8:	e007      	b.n	80023ca <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	681a      	ldr	r2, [r3, #0]
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f022 0208 	bic.w	r2, r2, #8
 80023c8:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	7f5b      	ldrb	r3, [r3, #29]
 80023ce:	2b01      	cmp	r3, #1
 80023d0:	d108      	bne.n	80023e4 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	681a      	ldr	r2, [r3, #0]
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f042 0204 	orr.w	r2, r2, #4
 80023e0:	601a      	str	r2, [r3, #0]
 80023e2:	e007      	b.n	80023f4 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	681a      	ldr	r2, [r3, #0]
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f022 0204 	bic.w	r2, r2, #4
 80023f2:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	689a      	ldr	r2, [r3, #8]
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	68db      	ldr	r3, [r3, #12]
 80023fc:	431a      	orrs	r2, r3
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	691b      	ldr	r3, [r3, #16]
 8002402:	431a      	orrs	r2, r3
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	695b      	ldr	r3, [r3, #20]
 8002408:	ea42 0103 	orr.w	r1, r2, r3
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	685b      	ldr	r3, [r3, #4]
 8002410:	1e5a      	subs	r2, r3, #1
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	430a      	orrs	r2, r1
 8002418:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	2200      	movs	r2, #0
 800241e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2201      	movs	r2, #1
 8002424:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002428:	2300      	movs	r3, #0
}
 800242a:	4618      	mov	r0, r3
 800242c:	3710      	adds	r7, #16
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}

08002432 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002432:	b580      	push	{r7, lr}
 8002434:	b084      	sub	sp, #16
 8002436:	af00      	add	r7, sp, #0
 8002438:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002440:	b2db      	uxtb	r3, r3
 8002442:	2b01      	cmp	r3, #1
 8002444:	d12e      	bne.n	80024a4 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	2202      	movs	r2, #2
 800244a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	681a      	ldr	r2, [r3, #0]
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f022 0201 	bic.w	r2, r2, #1
 800245c:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800245e:	f7ff febd 	bl	80021dc <HAL_GetTick>
 8002462:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002464:	e012      	b.n	800248c <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002466:	f7ff feb9 	bl	80021dc <HAL_GetTick>
 800246a:	4602      	mov	r2, r0
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	1ad3      	subs	r3, r2, r3
 8002470:	2b0a      	cmp	r3, #10
 8002472:	d90b      	bls.n	800248c <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002478:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	2205      	movs	r2, #5
 8002484:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002488:	2301      	movs	r3, #1
 800248a:	e012      	b.n	80024b2 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	685b      	ldr	r3, [r3, #4]
 8002492:	f003 0301 	and.w	r3, r3, #1
 8002496:	2b00      	cmp	r3, #0
 8002498:	d1e5      	bne.n	8002466 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	2200      	movs	r2, #0
 800249e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 80024a0:	2300      	movs	r3, #0
 80024a2:	e006      	b.n	80024b2 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024a8:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80024b0:	2301      	movs	r3, #1
  }
}
 80024b2:	4618      	mov	r0, r3
 80024b4:	3710      	adds	r7, #16
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd80      	pop	{r7, pc}

080024ba <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 80024ba:	b480      	push	{r7}
 80024bc:	b089      	sub	sp, #36	@ 0x24
 80024be:	af00      	add	r7, sp, #0
 80024c0:	60f8      	str	r0, [r7, #12]
 80024c2:	60b9      	str	r1, [r7, #8]
 80024c4:	607a      	str	r2, [r7, #4]
 80024c6:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	f893 3020 	ldrb.w	r3, [r3, #32]
 80024ce:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	689b      	ldr	r3, [r3, #8]
 80024d6:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80024d8:	7ffb      	ldrb	r3, [r7, #31]
 80024da:	2b01      	cmp	r3, #1
 80024dc:	d003      	beq.n	80024e6 <HAL_CAN_AddTxMessage+0x2c>
 80024de:	7ffb      	ldrb	r3, [r7, #31]
 80024e0:	2b02      	cmp	r3, #2
 80024e2:	f040 80ad 	bne.w	8002640 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80024e6:	69bb      	ldr	r3, [r7, #24]
 80024e8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d10a      	bne.n	8002506 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80024f0:	69bb      	ldr	r3, [r7, #24]
 80024f2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d105      	bne.n	8002506 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80024fa:	69bb      	ldr	r3, [r7, #24]
 80024fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002500:	2b00      	cmp	r3, #0
 8002502:	f000 8095 	beq.w	8002630 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002506:	69bb      	ldr	r3, [r7, #24]
 8002508:	0e1b      	lsrs	r3, r3, #24
 800250a:	f003 0303 	and.w	r3, r3, #3
 800250e:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002510:	2201      	movs	r2, #1
 8002512:	697b      	ldr	r3, [r7, #20]
 8002514:	409a      	lsls	r2, r3
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800251a:	68bb      	ldr	r3, [r7, #8]
 800251c:	689b      	ldr	r3, [r3, #8]
 800251e:	2b00      	cmp	r3, #0
 8002520:	d10d      	bne.n	800253e <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002522:	68bb      	ldr	r3, [r7, #8]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002528:	68bb      	ldr	r3, [r7, #8]
 800252a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800252c:	68f9      	ldr	r1, [r7, #12]
 800252e:	6809      	ldr	r1, [r1, #0]
 8002530:	431a      	orrs	r2, r3
 8002532:	697b      	ldr	r3, [r7, #20]
 8002534:	3318      	adds	r3, #24
 8002536:	011b      	lsls	r3, r3, #4
 8002538:	440b      	add	r3, r1
 800253a:	601a      	str	r2, [r3, #0]
 800253c:	e00f      	b.n	800255e <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800253e:	68bb      	ldr	r3, [r7, #8]
 8002540:	685b      	ldr	r3, [r3, #4]
 8002542:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002544:	68bb      	ldr	r3, [r7, #8]
 8002546:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002548:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800254a:	68bb      	ldr	r3, [r7, #8]
 800254c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800254e:	68f9      	ldr	r1, [r7, #12]
 8002550:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002552:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002554:	697b      	ldr	r3, [r7, #20]
 8002556:	3318      	adds	r3, #24
 8002558:	011b      	lsls	r3, r3, #4
 800255a:	440b      	add	r3, r1
 800255c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	6819      	ldr	r1, [r3, #0]
 8002562:	68bb      	ldr	r3, [r7, #8]
 8002564:	691a      	ldr	r2, [r3, #16]
 8002566:	697b      	ldr	r3, [r7, #20]
 8002568:	3318      	adds	r3, #24
 800256a:	011b      	lsls	r3, r3, #4
 800256c:	440b      	add	r3, r1
 800256e:	3304      	adds	r3, #4
 8002570:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002572:	68bb      	ldr	r3, [r7, #8]
 8002574:	7d1b      	ldrb	r3, [r3, #20]
 8002576:	2b01      	cmp	r3, #1
 8002578:	d111      	bne.n	800259e <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	681a      	ldr	r2, [r3, #0]
 800257e:	697b      	ldr	r3, [r7, #20]
 8002580:	3318      	adds	r3, #24
 8002582:	011b      	lsls	r3, r3, #4
 8002584:	4413      	add	r3, r2
 8002586:	3304      	adds	r3, #4
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	68fa      	ldr	r2, [r7, #12]
 800258c:	6811      	ldr	r1, [r2, #0]
 800258e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002592:	697b      	ldr	r3, [r7, #20]
 8002594:	3318      	adds	r3, #24
 8002596:	011b      	lsls	r3, r3, #4
 8002598:	440b      	add	r3, r1
 800259a:	3304      	adds	r3, #4
 800259c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	3307      	adds	r3, #7
 80025a2:	781b      	ldrb	r3, [r3, #0]
 80025a4:	061a      	lsls	r2, r3, #24
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	3306      	adds	r3, #6
 80025aa:	781b      	ldrb	r3, [r3, #0]
 80025ac:	041b      	lsls	r3, r3, #16
 80025ae:	431a      	orrs	r2, r3
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	3305      	adds	r3, #5
 80025b4:	781b      	ldrb	r3, [r3, #0]
 80025b6:	021b      	lsls	r3, r3, #8
 80025b8:	4313      	orrs	r3, r2
 80025ba:	687a      	ldr	r2, [r7, #4]
 80025bc:	3204      	adds	r2, #4
 80025be:	7812      	ldrb	r2, [r2, #0]
 80025c0:	4610      	mov	r0, r2
 80025c2:	68fa      	ldr	r2, [r7, #12]
 80025c4:	6811      	ldr	r1, [r2, #0]
 80025c6:	ea43 0200 	orr.w	r2, r3, r0
 80025ca:	697b      	ldr	r3, [r7, #20]
 80025cc:	011b      	lsls	r3, r3, #4
 80025ce:	440b      	add	r3, r1
 80025d0:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 80025d4:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	3303      	adds	r3, #3
 80025da:	781b      	ldrb	r3, [r3, #0]
 80025dc:	061a      	lsls	r2, r3, #24
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	3302      	adds	r3, #2
 80025e2:	781b      	ldrb	r3, [r3, #0]
 80025e4:	041b      	lsls	r3, r3, #16
 80025e6:	431a      	orrs	r2, r3
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	3301      	adds	r3, #1
 80025ec:	781b      	ldrb	r3, [r3, #0]
 80025ee:	021b      	lsls	r3, r3, #8
 80025f0:	4313      	orrs	r3, r2
 80025f2:	687a      	ldr	r2, [r7, #4]
 80025f4:	7812      	ldrb	r2, [r2, #0]
 80025f6:	4610      	mov	r0, r2
 80025f8:	68fa      	ldr	r2, [r7, #12]
 80025fa:	6811      	ldr	r1, [r2, #0]
 80025fc:	ea43 0200 	orr.w	r2, r3, r0
 8002600:	697b      	ldr	r3, [r7, #20]
 8002602:	011b      	lsls	r3, r3, #4
 8002604:	440b      	add	r3, r1
 8002606:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 800260a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	681a      	ldr	r2, [r3, #0]
 8002610:	697b      	ldr	r3, [r7, #20]
 8002612:	3318      	adds	r3, #24
 8002614:	011b      	lsls	r3, r3, #4
 8002616:	4413      	add	r3, r2
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	68fa      	ldr	r2, [r7, #12]
 800261c:	6811      	ldr	r1, [r2, #0]
 800261e:	f043 0201 	orr.w	r2, r3, #1
 8002622:	697b      	ldr	r3, [r7, #20]
 8002624:	3318      	adds	r3, #24
 8002626:	011b      	lsls	r3, r3, #4
 8002628:	440b      	add	r3, r1
 800262a:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800262c:	2300      	movs	r3, #0
 800262e:	e00e      	b.n	800264e <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002634:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 800263c:	2301      	movs	r3, #1
 800263e:	e006      	b.n	800264e <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002644:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800264c:	2301      	movs	r3, #1
  }
}
 800264e:	4618      	mov	r0, r3
 8002650:	3724      	adds	r7, #36	@ 0x24
 8002652:	46bd      	mov	sp, r7
 8002654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002658:	4770      	bx	lr
	...

0800265c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800265c:	b480      	push	{r7}
 800265e:	b085      	sub	sp, #20
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	f003 0307 	and.w	r3, r3, #7
 800266a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800266c:	4b0c      	ldr	r3, [pc, #48]	@ (80026a0 <__NVIC_SetPriorityGrouping+0x44>)
 800266e:	68db      	ldr	r3, [r3, #12]
 8002670:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002672:	68ba      	ldr	r2, [r7, #8]
 8002674:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002678:	4013      	ands	r3, r2
 800267a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002680:	68bb      	ldr	r3, [r7, #8]
 8002682:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002684:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002688:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800268c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800268e:	4a04      	ldr	r2, [pc, #16]	@ (80026a0 <__NVIC_SetPriorityGrouping+0x44>)
 8002690:	68bb      	ldr	r3, [r7, #8]
 8002692:	60d3      	str	r3, [r2, #12]
}
 8002694:	bf00      	nop
 8002696:	3714      	adds	r7, #20
 8002698:	46bd      	mov	sp, r7
 800269a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269e:	4770      	bx	lr
 80026a0:	e000ed00 	.word	0xe000ed00

080026a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80026a4:	b480      	push	{r7}
 80026a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026a8:	4b04      	ldr	r3, [pc, #16]	@ (80026bc <__NVIC_GetPriorityGrouping+0x18>)
 80026aa:	68db      	ldr	r3, [r3, #12]
 80026ac:	0a1b      	lsrs	r3, r3, #8
 80026ae:	f003 0307 	and.w	r3, r3, #7
}
 80026b2:	4618      	mov	r0, r3
 80026b4:	46bd      	mov	sp, r7
 80026b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ba:	4770      	bx	lr
 80026bc:	e000ed00 	.word	0xe000ed00

080026c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026c0:	b480      	push	{r7}
 80026c2:	b083      	sub	sp, #12
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	4603      	mov	r3, r0
 80026c8:	6039      	str	r1, [r7, #0]
 80026ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	db0a      	blt.n	80026ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	b2da      	uxtb	r2, r3
 80026d8:	490c      	ldr	r1, [pc, #48]	@ (800270c <__NVIC_SetPriority+0x4c>)
 80026da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026de:	0112      	lsls	r2, r2, #4
 80026e0:	b2d2      	uxtb	r2, r2
 80026e2:	440b      	add	r3, r1
 80026e4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026e8:	e00a      	b.n	8002700 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	b2da      	uxtb	r2, r3
 80026ee:	4908      	ldr	r1, [pc, #32]	@ (8002710 <__NVIC_SetPriority+0x50>)
 80026f0:	79fb      	ldrb	r3, [r7, #7]
 80026f2:	f003 030f 	and.w	r3, r3, #15
 80026f6:	3b04      	subs	r3, #4
 80026f8:	0112      	lsls	r2, r2, #4
 80026fa:	b2d2      	uxtb	r2, r2
 80026fc:	440b      	add	r3, r1
 80026fe:	761a      	strb	r2, [r3, #24]
}
 8002700:	bf00      	nop
 8002702:	370c      	adds	r7, #12
 8002704:	46bd      	mov	sp, r7
 8002706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270a:	4770      	bx	lr
 800270c:	e000e100 	.word	0xe000e100
 8002710:	e000ed00 	.word	0xe000ed00

08002714 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002714:	b480      	push	{r7}
 8002716:	b089      	sub	sp, #36	@ 0x24
 8002718:	af00      	add	r7, sp, #0
 800271a:	60f8      	str	r0, [r7, #12]
 800271c:	60b9      	str	r1, [r7, #8]
 800271e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	f003 0307 	and.w	r3, r3, #7
 8002726:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002728:	69fb      	ldr	r3, [r7, #28]
 800272a:	f1c3 0307 	rsb	r3, r3, #7
 800272e:	2b04      	cmp	r3, #4
 8002730:	bf28      	it	cs
 8002732:	2304      	movcs	r3, #4
 8002734:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002736:	69fb      	ldr	r3, [r7, #28]
 8002738:	3304      	adds	r3, #4
 800273a:	2b06      	cmp	r3, #6
 800273c:	d902      	bls.n	8002744 <NVIC_EncodePriority+0x30>
 800273e:	69fb      	ldr	r3, [r7, #28]
 8002740:	3b03      	subs	r3, #3
 8002742:	e000      	b.n	8002746 <NVIC_EncodePriority+0x32>
 8002744:	2300      	movs	r3, #0
 8002746:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002748:	f04f 32ff 	mov.w	r2, #4294967295
 800274c:	69bb      	ldr	r3, [r7, #24]
 800274e:	fa02 f303 	lsl.w	r3, r2, r3
 8002752:	43da      	mvns	r2, r3
 8002754:	68bb      	ldr	r3, [r7, #8]
 8002756:	401a      	ands	r2, r3
 8002758:	697b      	ldr	r3, [r7, #20]
 800275a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800275c:	f04f 31ff 	mov.w	r1, #4294967295
 8002760:	697b      	ldr	r3, [r7, #20]
 8002762:	fa01 f303 	lsl.w	r3, r1, r3
 8002766:	43d9      	mvns	r1, r3
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800276c:	4313      	orrs	r3, r2
         );
}
 800276e:	4618      	mov	r0, r3
 8002770:	3724      	adds	r7, #36	@ 0x24
 8002772:	46bd      	mov	sp, r7
 8002774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002778:	4770      	bx	lr
	...

0800277c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b082      	sub	sp, #8
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	3b01      	subs	r3, #1
 8002788:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800278c:	d301      	bcc.n	8002792 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800278e:	2301      	movs	r3, #1
 8002790:	e00f      	b.n	80027b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002792:	4a0a      	ldr	r2, [pc, #40]	@ (80027bc <SysTick_Config+0x40>)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	3b01      	subs	r3, #1
 8002798:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800279a:	210f      	movs	r1, #15
 800279c:	f04f 30ff 	mov.w	r0, #4294967295
 80027a0:	f7ff ff8e 	bl	80026c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027a4:	4b05      	ldr	r3, [pc, #20]	@ (80027bc <SysTick_Config+0x40>)
 80027a6:	2200      	movs	r2, #0
 80027a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027aa:	4b04      	ldr	r3, [pc, #16]	@ (80027bc <SysTick_Config+0x40>)
 80027ac:	2207      	movs	r2, #7
 80027ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80027b0:	2300      	movs	r3, #0
}
 80027b2:	4618      	mov	r0, r3
 80027b4:	3708      	adds	r7, #8
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bd80      	pop	{r7, pc}
 80027ba:	bf00      	nop
 80027bc:	e000e010 	.word	0xe000e010

080027c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b082      	sub	sp, #8
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80027c8:	6878      	ldr	r0, [r7, #4]
 80027ca:	f7ff ff47 	bl	800265c <__NVIC_SetPriorityGrouping>
}
 80027ce:	bf00      	nop
 80027d0:	3708      	adds	r7, #8
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bd80      	pop	{r7, pc}

080027d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80027d6:	b580      	push	{r7, lr}
 80027d8:	b086      	sub	sp, #24
 80027da:	af00      	add	r7, sp, #0
 80027dc:	4603      	mov	r3, r0
 80027de:	60b9      	str	r1, [r7, #8]
 80027e0:	607a      	str	r2, [r7, #4]
 80027e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80027e4:	2300      	movs	r3, #0
 80027e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80027e8:	f7ff ff5c 	bl	80026a4 <__NVIC_GetPriorityGrouping>
 80027ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027ee:	687a      	ldr	r2, [r7, #4]
 80027f0:	68b9      	ldr	r1, [r7, #8]
 80027f2:	6978      	ldr	r0, [r7, #20]
 80027f4:	f7ff ff8e 	bl	8002714 <NVIC_EncodePriority>
 80027f8:	4602      	mov	r2, r0
 80027fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027fe:	4611      	mov	r1, r2
 8002800:	4618      	mov	r0, r3
 8002802:	f7ff ff5d 	bl	80026c0 <__NVIC_SetPriority>
}
 8002806:	bf00      	nop
 8002808:	3718      	adds	r7, #24
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}

0800280e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800280e:	b580      	push	{r7, lr}
 8002810:	b082      	sub	sp, #8
 8002812:	af00      	add	r7, sp, #0
 8002814:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002816:	6878      	ldr	r0, [r7, #4]
 8002818:	f7ff ffb0 	bl	800277c <SysTick_Config>
 800281c:	4603      	mov	r3, r0
}
 800281e:	4618      	mov	r0, r3
 8002820:	3708      	adds	r7, #8
 8002822:	46bd      	mov	sp, r7
 8002824:	bd80      	pop	{r7, pc}
	...

08002828 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002828:	b480      	push	{r7}
 800282a:	b089      	sub	sp, #36	@ 0x24
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
 8002830:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002832:	2300      	movs	r3, #0
 8002834:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002836:	2300      	movs	r3, #0
 8002838:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800283a:	2300      	movs	r3, #0
 800283c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800283e:	2300      	movs	r3, #0
 8002840:	61fb      	str	r3, [r7, #28]
 8002842:	e165      	b.n	8002b10 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002844:	2201      	movs	r2, #1
 8002846:	69fb      	ldr	r3, [r7, #28]
 8002848:	fa02 f303 	lsl.w	r3, r2, r3
 800284c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800284e:	683b      	ldr	r3, [r7, #0]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	697a      	ldr	r2, [r7, #20]
 8002854:	4013      	ands	r3, r2
 8002856:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002858:	693a      	ldr	r2, [r7, #16]
 800285a:	697b      	ldr	r3, [r7, #20]
 800285c:	429a      	cmp	r2, r3
 800285e:	f040 8154 	bne.w	8002b0a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002862:	683b      	ldr	r3, [r7, #0]
 8002864:	685b      	ldr	r3, [r3, #4]
 8002866:	f003 0303 	and.w	r3, r3, #3
 800286a:	2b01      	cmp	r3, #1
 800286c:	d005      	beq.n	800287a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	685b      	ldr	r3, [r3, #4]
 8002872:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002876:	2b02      	cmp	r3, #2
 8002878:	d130      	bne.n	80028dc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	689b      	ldr	r3, [r3, #8]
 800287e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002880:	69fb      	ldr	r3, [r7, #28]
 8002882:	005b      	lsls	r3, r3, #1
 8002884:	2203      	movs	r2, #3
 8002886:	fa02 f303 	lsl.w	r3, r2, r3
 800288a:	43db      	mvns	r3, r3
 800288c:	69ba      	ldr	r2, [r7, #24]
 800288e:	4013      	ands	r3, r2
 8002890:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	68da      	ldr	r2, [r3, #12]
 8002896:	69fb      	ldr	r3, [r7, #28]
 8002898:	005b      	lsls	r3, r3, #1
 800289a:	fa02 f303 	lsl.w	r3, r2, r3
 800289e:	69ba      	ldr	r2, [r7, #24]
 80028a0:	4313      	orrs	r3, r2
 80028a2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	69ba      	ldr	r2, [r7, #24]
 80028a8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	685b      	ldr	r3, [r3, #4]
 80028ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80028b0:	2201      	movs	r2, #1
 80028b2:	69fb      	ldr	r3, [r7, #28]
 80028b4:	fa02 f303 	lsl.w	r3, r2, r3
 80028b8:	43db      	mvns	r3, r3
 80028ba:	69ba      	ldr	r2, [r7, #24]
 80028bc:	4013      	ands	r3, r2
 80028be:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	685b      	ldr	r3, [r3, #4]
 80028c4:	091b      	lsrs	r3, r3, #4
 80028c6:	f003 0201 	and.w	r2, r3, #1
 80028ca:	69fb      	ldr	r3, [r7, #28]
 80028cc:	fa02 f303 	lsl.w	r3, r2, r3
 80028d0:	69ba      	ldr	r2, [r7, #24]
 80028d2:	4313      	orrs	r3, r2
 80028d4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	69ba      	ldr	r2, [r7, #24]
 80028da:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	685b      	ldr	r3, [r3, #4]
 80028e0:	f003 0303 	and.w	r3, r3, #3
 80028e4:	2b03      	cmp	r3, #3
 80028e6:	d017      	beq.n	8002918 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	68db      	ldr	r3, [r3, #12]
 80028ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80028ee:	69fb      	ldr	r3, [r7, #28]
 80028f0:	005b      	lsls	r3, r3, #1
 80028f2:	2203      	movs	r2, #3
 80028f4:	fa02 f303 	lsl.w	r3, r2, r3
 80028f8:	43db      	mvns	r3, r3
 80028fa:	69ba      	ldr	r2, [r7, #24]
 80028fc:	4013      	ands	r3, r2
 80028fe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	689a      	ldr	r2, [r3, #8]
 8002904:	69fb      	ldr	r3, [r7, #28]
 8002906:	005b      	lsls	r3, r3, #1
 8002908:	fa02 f303 	lsl.w	r3, r2, r3
 800290c:	69ba      	ldr	r2, [r7, #24]
 800290e:	4313      	orrs	r3, r2
 8002910:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	69ba      	ldr	r2, [r7, #24]
 8002916:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	f003 0303 	and.w	r3, r3, #3
 8002920:	2b02      	cmp	r3, #2
 8002922:	d123      	bne.n	800296c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002924:	69fb      	ldr	r3, [r7, #28]
 8002926:	08da      	lsrs	r2, r3, #3
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	3208      	adds	r2, #8
 800292c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002930:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002932:	69fb      	ldr	r3, [r7, #28]
 8002934:	f003 0307 	and.w	r3, r3, #7
 8002938:	009b      	lsls	r3, r3, #2
 800293a:	220f      	movs	r2, #15
 800293c:	fa02 f303 	lsl.w	r3, r2, r3
 8002940:	43db      	mvns	r3, r3
 8002942:	69ba      	ldr	r2, [r7, #24]
 8002944:	4013      	ands	r3, r2
 8002946:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002948:	683b      	ldr	r3, [r7, #0]
 800294a:	691a      	ldr	r2, [r3, #16]
 800294c:	69fb      	ldr	r3, [r7, #28]
 800294e:	f003 0307 	and.w	r3, r3, #7
 8002952:	009b      	lsls	r3, r3, #2
 8002954:	fa02 f303 	lsl.w	r3, r2, r3
 8002958:	69ba      	ldr	r2, [r7, #24]
 800295a:	4313      	orrs	r3, r2
 800295c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800295e:	69fb      	ldr	r3, [r7, #28]
 8002960:	08da      	lsrs	r2, r3, #3
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	3208      	adds	r2, #8
 8002966:	69b9      	ldr	r1, [r7, #24]
 8002968:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002972:	69fb      	ldr	r3, [r7, #28]
 8002974:	005b      	lsls	r3, r3, #1
 8002976:	2203      	movs	r2, #3
 8002978:	fa02 f303 	lsl.w	r3, r2, r3
 800297c:	43db      	mvns	r3, r3
 800297e:	69ba      	ldr	r2, [r7, #24]
 8002980:	4013      	ands	r3, r2
 8002982:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	f003 0203 	and.w	r2, r3, #3
 800298c:	69fb      	ldr	r3, [r7, #28]
 800298e:	005b      	lsls	r3, r3, #1
 8002990:	fa02 f303 	lsl.w	r3, r2, r3
 8002994:	69ba      	ldr	r2, [r7, #24]
 8002996:	4313      	orrs	r3, r2
 8002998:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	69ba      	ldr	r2, [r7, #24]
 800299e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	685b      	ldr	r3, [r3, #4]
 80029a4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	f000 80ae 	beq.w	8002b0a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029ae:	2300      	movs	r3, #0
 80029b0:	60fb      	str	r3, [r7, #12]
 80029b2:	4b5d      	ldr	r3, [pc, #372]	@ (8002b28 <HAL_GPIO_Init+0x300>)
 80029b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029b6:	4a5c      	ldr	r2, [pc, #368]	@ (8002b28 <HAL_GPIO_Init+0x300>)
 80029b8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80029bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80029be:	4b5a      	ldr	r3, [pc, #360]	@ (8002b28 <HAL_GPIO_Init+0x300>)
 80029c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80029c6:	60fb      	str	r3, [r7, #12]
 80029c8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80029ca:	4a58      	ldr	r2, [pc, #352]	@ (8002b2c <HAL_GPIO_Init+0x304>)
 80029cc:	69fb      	ldr	r3, [r7, #28]
 80029ce:	089b      	lsrs	r3, r3, #2
 80029d0:	3302      	adds	r3, #2
 80029d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80029d8:	69fb      	ldr	r3, [r7, #28]
 80029da:	f003 0303 	and.w	r3, r3, #3
 80029de:	009b      	lsls	r3, r3, #2
 80029e0:	220f      	movs	r2, #15
 80029e2:	fa02 f303 	lsl.w	r3, r2, r3
 80029e6:	43db      	mvns	r3, r3
 80029e8:	69ba      	ldr	r2, [r7, #24]
 80029ea:	4013      	ands	r3, r2
 80029ec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	4a4f      	ldr	r2, [pc, #316]	@ (8002b30 <HAL_GPIO_Init+0x308>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d025      	beq.n	8002a42 <HAL_GPIO_Init+0x21a>
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	4a4e      	ldr	r2, [pc, #312]	@ (8002b34 <HAL_GPIO_Init+0x30c>)
 80029fa:	4293      	cmp	r3, r2
 80029fc:	d01f      	beq.n	8002a3e <HAL_GPIO_Init+0x216>
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	4a4d      	ldr	r2, [pc, #308]	@ (8002b38 <HAL_GPIO_Init+0x310>)
 8002a02:	4293      	cmp	r3, r2
 8002a04:	d019      	beq.n	8002a3a <HAL_GPIO_Init+0x212>
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	4a4c      	ldr	r2, [pc, #304]	@ (8002b3c <HAL_GPIO_Init+0x314>)
 8002a0a:	4293      	cmp	r3, r2
 8002a0c:	d013      	beq.n	8002a36 <HAL_GPIO_Init+0x20e>
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	4a4b      	ldr	r2, [pc, #300]	@ (8002b40 <HAL_GPIO_Init+0x318>)
 8002a12:	4293      	cmp	r3, r2
 8002a14:	d00d      	beq.n	8002a32 <HAL_GPIO_Init+0x20a>
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	4a4a      	ldr	r2, [pc, #296]	@ (8002b44 <HAL_GPIO_Init+0x31c>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d007      	beq.n	8002a2e <HAL_GPIO_Init+0x206>
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	4a49      	ldr	r2, [pc, #292]	@ (8002b48 <HAL_GPIO_Init+0x320>)
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d101      	bne.n	8002a2a <HAL_GPIO_Init+0x202>
 8002a26:	2306      	movs	r3, #6
 8002a28:	e00c      	b.n	8002a44 <HAL_GPIO_Init+0x21c>
 8002a2a:	2307      	movs	r3, #7
 8002a2c:	e00a      	b.n	8002a44 <HAL_GPIO_Init+0x21c>
 8002a2e:	2305      	movs	r3, #5
 8002a30:	e008      	b.n	8002a44 <HAL_GPIO_Init+0x21c>
 8002a32:	2304      	movs	r3, #4
 8002a34:	e006      	b.n	8002a44 <HAL_GPIO_Init+0x21c>
 8002a36:	2303      	movs	r3, #3
 8002a38:	e004      	b.n	8002a44 <HAL_GPIO_Init+0x21c>
 8002a3a:	2302      	movs	r3, #2
 8002a3c:	e002      	b.n	8002a44 <HAL_GPIO_Init+0x21c>
 8002a3e:	2301      	movs	r3, #1
 8002a40:	e000      	b.n	8002a44 <HAL_GPIO_Init+0x21c>
 8002a42:	2300      	movs	r3, #0
 8002a44:	69fa      	ldr	r2, [r7, #28]
 8002a46:	f002 0203 	and.w	r2, r2, #3
 8002a4a:	0092      	lsls	r2, r2, #2
 8002a4c:	4093      	lsls	r3, r2
 8002a4e:	69ba      	ldr	r2, [r7, #24]
 8002a50:	4313      	orrs	r3, r2
 8002a52:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002a54:	4935      	ldr	r1, [pc, #212]	@ (8002b2c <HAL_GPIO_Init+0x304>)
 8002a56:	69fb      	ldr	r3, [r7, #28]
 8002a58:	089b      	lsrs	r3, r3, #2
 8002a5a:	3302      	adds	r3, #2
 8002a5c:	69ba      	ldr	r2, [r7, #24]
 8002a5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002a62:	4b3a      	ldr	r3, [pc, #232]	@ (8002b4c <HAL_GPIO_Init+0x324>)
 8002a64:	689b      	ldr	r3, [r3, #8]
 8002a66:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a68:	693b      	ldr	r3, [r7, #16]
 8002a6a:	43db      	mvns	r3, r3
 8002a6c:	69ba      	ldr	r2, [r7, #24]
 8002a6e:	4013      	ands	r3, r2
 8002a70:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	685b      	ldr	r3, [r3, #4]
 8002a76:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d003      	beq.n	8002a86 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002a7e:	69ba      	ldr	r2, [r7, #24]
 8002a80:	693b      	ldr	r3, [r7, #16]
 8002a82:	4313      	orrs	r3, r2
 8002a84:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002a86:	4a31      	ldr	r2, [pc, #196]	@ (8002b4c <HAL_GPIO_Init+0x324>)
 8002a88:	69bb      	ldr	r3, [r7, #24]
 8002a8a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002a8c:	4b2f      	ldr	r3, [pc, #188]	@ (8002b4c <HAL_GPIO_Init+0x324>)
 8002a8e:	68db      	ldr	r3, [r3, #12]
 8002a90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a92:	693b      	ldr	r3, [r7, #16]
 8002a94:	43db      	mvns	r3, r3
 8002a96:	69ba      	ldr	r2, [r7, #24]
 8002a98:	4013      	ands	r3, r2
 8002a9a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	685b      	ldr	r3, [r3, #4]
 8002aa0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d003      	beq.n	8002ab0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002aa8:	69ba      	ldr	r2, [r7, #24]
 8002aaa:	693b      	ldr	r3, [r7, #16]
 8002aac:	4313      	orrs	r3, r2
 8002aae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002ab0:	4a26      	ldr	r2, [pc, #152]	@ (8002b4c <HAL_GPIO_Init+0x324>)
 8002ab2:	69bb      	ldr	r3, [r7, #24]
 8002ab4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002ab6:	4b25      	ldr	r3, [pc, #148]	@ (8002b4c <HAL_GPIO_Init+0x324>)
 8002ab8:	685b      	ldr	r3, [r3, #4]
 8002aba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002abc:	693b      	ldr	r3, [r7, #16]
 8002abe:	43db      	mvns	r3, r3
 8002ac0:	69ba      	ldr	r2, [r7, #24]
 8002ac2:	4013      	ands	r3, r2
 8002ac4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d003      	beq.n	8002ada <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002ad2:	69ba      	ldr	r2, [r7, #24]
 8002ad4:	693b      	ldr	r3, [r7, #16]
 8002ad6:	4313      	orrs	r3, r2
 8002ad8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002ada:	4a1c      	ldr	r2, [pc, #112]	@ (8002b4c <HAL_GPIO_Init+0x324>)
 8002adc:	69bb      	ldr	r3, [r7, #24]
 8002ade:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002ae0:	4b1a      	ldr	r3, [pc, #104]	@ (8002b4c <HAL_GPIO_Init+0x324>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ae6:	693b      	ldr	r3, [r7, #16]
 8002ae8:	43db      	mvns	r3, r3
 8002aea:	69ba      	ldr	r2, [r7, #24]
 8002aec:	4013      	ands	r3, r2
 8002aee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	685b      	ldr	r3, [r3, #4]
 8002af4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d003      	beq.n	8002b04 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002afc:	69ba      	ldr	r2, [r7, #24]
 8002afe:	693b      	ldr	r3, [r7, #16]
 8002b00:	4313      	orrs	r3, r2
 8002b02:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002b04:	4a11      	ldr	r2, [pc, #68]	@ (8002b4c <HAL_GPIO_Init+0x324>)
 8002b06:	69bb      	ldr	r3, [r7, #24]
 8002b08:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b0a:	69fb      	ldr	r3, [r7, #28]
 8002b0c:	3301      	adds	r3, #1
 8002b0e:	61fb      	str	r3, [r7, #28]
 8002b10:	69fb      	ldr	r3, [r7, #28]
 8002b12:	2b0f      	cmp	r3, #15
 8002b14:	f67f ae96 	bls.w	8002844 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002b18:	bf00      	nop
 8002b1a:	bf00      	nop
 8002b1c:	3724      	adds	r7, #36	@ 0x24
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b24:	4770      	bx	lr
 8002b26:	bf00      	nop
 8002b28:	40023800 	.word	0x40023800
 8002b2c:	40013800 	.word	0x40013800
 8002b30:	40020000 	.word	0x40020000
 8002b34:	40020400 	.word	0x40020400
 8002b38:	40020800 	.word	0x40020800
 8002b3c:	40020c00 	.word	0x40020c00
 8002b40:	40021000 	.word	0x40021000
 8002b44:	40021400 	.word	0x40021400
 8002b48:	40021800 	.word	0x40021800
 8002b4c:	40013c00 	.word	0x40013c00

08002b50 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b084      	sub	sp, #16
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d101      	bne.n	8002b62 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002b5e:	2301      	movs	r3, #1
 8002b60:	e12b      	b.n	8002dba <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002b68:	b2db      	uxtb	r3, r3
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d106      	bne.n	8002b7c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	2200      	movs	r2, #0
 8002b72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002b76:	6878      	ldr	r0, [r7, #4]
 8002b78:	f7fe ff32 	bl	80019e0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2224      	movs	r2, #36	@ 0x24
 8002b80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	681a      	ldr	r2, [r3, #0]
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f022 0201 	bic.w	r2, r2, #1
 8002b92:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	681a      	ldr	r2, [r3, #0]
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002ba2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	681a      	ldr	r2, [r3, #0]
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002bb2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002bb4:	f001 f908 	bl	8003dc8 <HAL_RCC_GetPCLK1Freq>
 8002bb8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	685b      	ldr	r3, [r3, #4]
 8002bbe:	4a81      	ldr	r2, [pc, #516]	@ (8002dc4 <HAL_I2C_Init+0x274>)
 8002bc0:	4293      	cmp	r3, r2
 8002bc2:	d807      	bhi.n	8002bd4 <HAL_I2C_Init+0x84>
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	4a80      	ldr	r2, [pc, #512]	@ (8002dc8 <HAL_I2C_Init+0x278>)
 8002bc8:	4293      	cmp	r3, r2
 8002bca:	bf94      	ite	ls
 8002bcc:	2301      	movls	r3, #1
 8002bce:	2300      	movhi	r3, #0
 8002bd0:	b2db      	uxtb	r3, r3
 8002bd2:	e006      	b.n	8002be2 <HAL_I2C_Init+0x92>
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	4a7d      	ldr	r2, [pc, #500]	@ (8002dcc <HAL_I2C_Init+0x27c>)
 8002bd8:	4293      	cmp	r3, r2
 8002bda:	bf94      	ite	ls
 8002bdc:	2301      	movls	r3, #1
 8002bde:	2300      	movhi	r3, #0
 8002be0:	b2db      	uxtb	r3, r3
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d001      	beq.n	8002bea <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002be6:	2301      	movs	r3, #1
 8002be8:	e0e7      	b.n	8002dba <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	4a78      	ldr	r2, [pc, #480]	@ (8002dd0 <HAL_I2C_Init+0x280>)
 8002bee:	fba2 2303 	umull	r2, r3, r2, r3
 8002bf2:	0c9b      	lsrs	r3, r3, #18
 8002bf4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	685b      	ldr	r3, [r3, #4]
 8002bfc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	68ba      	ldr	r2, [r7, #8]
 8002c06:	430a      	orrs	r2, r1
 8002c08:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	6a1b      	ldr	r3, [r3, #32]
 8002c10:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	685b      	ldr	r3, [r3, #4]
 8002c18:	4a6a      	ldr	r2, [pc, #424]	@ (8002dc4 <HAL_I2C_Init+0x274>)
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d802      	bhi.n	8002c24 <HAL_I2C_Init+0xd4>
 8002c1e:	68bb      	ldr	r3, [r7, #8]
 8002c20:	3301      	adds	r3, #1
 8002c22:	e009      	b.n	8002c38 <HAL_I2C_Init+0xe8>
 8002c24:	68bb      	ldr	r3, [r7, #8]
 8002c26:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002c2a:	fb02 f303 	mul.w	r3, r2, r3
 8002c2e:	4a69      	ldr	r2, [pc, #420]	@ (8002dd4 <HAL_I2C_Init+0x284>)
 8002c30:	fba2 2303 	umull	r2, r3, r2, r3
 8002c34:	099b      	lsrs	r3, r3, #6
 8002c36:	3301      	adds	r3, #1
 8002c38:	687a      	ldr	r2, [r7, #4]
 8002c3a:	6812      	ldr	r2, [r2, #0]
 8002c3c:	430b      	orrs	r3, r1
 8002c3e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	69db      	ldr	r3, [r3, #28]
 8002c46:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002c4a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	685b      	ldr	r3, [r3, #4]
 8002c52:	495c      	ldr	r1, [pc, #368]	@ (8002dc4 <HAL_I2C_Init+0x274>)
 8002c54:	428b      	cmp	r3, r1
 8002c56:	d819      	bhi.n	8002c8c <HAL_I2C_Init+0x13c>
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	1e59      	subs	r1, r3, #1
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	685b      	ldr	r3, [r3, #4]
 8002c60:	005b      	lsls	r3, r3, #1
 8002c62:	fbb1 f3f3 	udiv	r3, r1, r3
 8002c66:	1c59      	adds	r1, r3, #1
 8002c68:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002c6c:	400b      	ands	r3, r1
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d00a      	beq.n	8002c88 <HAL_I2C_Init+0x138>
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	1e59      	subs	r1, r3, #1
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	685b      	ldr	r3, [r3, #4]
 8002c7a:	005b      	lsls	r3, r3, #1
 8002c7c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002c80:	3301      	adds	r3, #1
 8002c82:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c86:	e051      	b.n	8002d2c <HAL_I2C_Init+0x1dc>
 8002c88:	2304      	movs	r3, #4
 8002c8a:	e04f      	b.n	8002d2c <HAL_I2C_Init+0x1dc>
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	689b      	ldr	r3, [r3, #8]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d111      	bne.n	8002cb8 <HAL_I2C_Init+0x168>
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	1e58      	subs	r0, r3, #1
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6859      	ldr	r1, [r3, #4]
 8002c9c:	460b      	mov	r3, r1
 8002c9e:	005b      	lsls	r3, r3, #1
 8002ca0:	440b      	add	r3, r1
 8002ca2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ca6:	3301      	adds	r3, #1
 8002ca8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	bf0c      	ite	eq
 8002cb0:	2301      	moveq	r3, #1
 8002cb2:	2300      	movne	r3, #0
 8002cb4:	b2db      	uxtb	r3, r3
 8002cb6:	e012      	b.n	8002cde <HAL_I2C_Init+0x18e>
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	1e58      	subs	r0, r3, #1
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6859      	ldr	r1, [r3, #4]
 8002cc0:	460b      	mov	r3, r1
 8002cc2:	009b      	lsls	r3, r3, #2
 8002cc4:	440b      	add	r3, r1
 8002cc6:	0099      	lsls	r1, r3, #2
 8002cc8:	440b      	add	r3, r1
 8002cca:	fbb0 f3f3 	udiv	r3, r0, r3
 8002cce:	3301      	adds	r3, #1
 8002cd0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	bf0c      	ite	eq
 8002cd8:	2301      	moveq	r3, #1
 8002cda:	2300      	movne	r3, #0
 8002cdc:	b2db      	uxtb	r3, r3
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d001      	beq.n	8002ce6 <HAL_I2C_Init+0x196>
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	e022      	b.n	8002d2c <HAL_I2C_Init+0x1dc>
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	689b      	ldr	r3, [r3, #8]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d10e      	bne.n	8002d0c <HAL_I2C_Init+0x1bc>
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	1e58      	subs	r0, r3, #1
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6859      	ldr	r1, [r3, #4]
 8002cf6:	460b      	mov	r3, r1
 8002cf8:	005b      	lsls	r3, r3, #1
 8002cfa:	440b      	add	r3, r1
 8002cfc:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d00:	3301      	adds	r3, #1
 8002d02:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d06:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002d0a:	e00f      	b.n	8002d2c <HAL_I2C_Init+0x1dc>
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	1e58      	subs	r0, r3, #1
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	6859      	ldr	r1, [r3, #4]
 8002d14:	460b      	mov	r3, r1
 8002d16:	009b      	lsls	r3, r3, #2
 8002d18:	440b      	add	r3, r1
 8002d1a:	0099      	lsls	r1, r3, #2
 8002d1c:	440b      	add	r3, r1
 8002d1e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d22:	3301      	adds	r3, #1
 8002d24:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d28:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002d2c:	6879      	ldr	r1, [r7, #4]
 8002d2e:	6809      	ldr	r1, [r1, #0]
 8002d30:	4313      	orrs	r3, r2
 8002d32:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	69da      	ldr	r2, [r3, #28]
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6a1b      	ldr	r3, [r3, #32]
 8002d46:	431a      	orrs	r2, r3
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	430a      	orrs	r2, r1
 8002d4e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	689b      	ldr	r3, [r3, #8]
 8002d56:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002d5a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002d5e:	687a      	ldr	r2, [r7, #4]
 8002d60:	6911      	ldr	r1, [r2, #16]
 8002d62:	687a      	ldr	r2, [r7, #4]
 8002d64:	68d2      	ldr	r2, [r2, #12]
 8002d66:	4311      	orrs	r1, r2
 8002d68:	687a      	ldr	r2, [r7, #4]
 8002d6a:	6812      	ldr	r2, [r2, #0]
 8002d6c:	430b      	orrs	r3, r1
 8002d6e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	68db      	ldr	r3, [r3, #12]
 8002d76:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	695a      	ldr	r2, [r3, #20]
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	699b      	ldr	r3, [r3, #24]
 8002d82:	431a      	orrs	r2, r3
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	430a      	orrs	r2, r1
 8002d8a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	681a      	ldr	r2, [r3, #0]
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f042 0201 	orr.w	r2, r2, #1
 8002d9a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2200      	movs	r2, #0
 8002da0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	2220      	movs	r2, #32
 8002da6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	2200      	movs	r2, #0
 8002dae:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2200      	movs	r2, #0
 8002db4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002db8:	2300      	movs	r3, #0
}
 8002dba:	4618      	mov	r0, r3
 8002dbc:	3710      	adds	r7, #16
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bd80      	pop	{r7, pc}
 8002dc2:	bf00      	nop
 8002dc4:	000186a0 	.word	0x000186a0
 8002dc8:	001e847f 	.word	0x001e847f
 8002dcc:	003d08ff 	.word	0x003d08ff
 8002dd0:	431bde83 	.word	0x431bde83
 8002dd4:	10624dd3 	.word	0x10624dd3

08002dd8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b088      	sub	sp, #32
 8002ddc:	af02      	add	r7, sp, #8
 8002dde:	60f8      	str	r0, [r7, #12]
 8002de0:	607a      	str	r2, [r7, #4]
 8002de2:	461a      	mov	r2, r3
 8002de4:	460b      	mov	r3, r1
 8002de6:	817b      	strh	r3, [r7, #10]
 8002de8:	4613      	mov	r3, r2
 8002dea:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002dec:	f7ff f9f6 	bl	80021dc <HAL_GetTick>
 8002df0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002df8:	b2db      	uxtb	r3, r3
 8002dfa:	2b20      	cmp	r3, #32
 8002dfc:	f040 80e0 	bne.w	8002fc0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002e00:	697b      	ldr	r3, [r7, #20]
 8002e02:	9300      	str	r3, [sp, #0]
 8002e04:	2319      	movs	r3, #25
 8002e06:	2201      	movs	r2, #1
 8002e08:	4970      	ldr	r1, [pc, #448]	@ (8002fcc <HAL_I2C_Master_Transmit+0x1f4>)
 8002e0a:	68f8      	ldr	r0, [r7, #12]
 8002e0c:	f000 fc64 	bl	80036d8 <I2C_WaitOnFlagUntilTimeout>
 8002e10:	4603      	mov	r3, r0
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d001      	beq.n	8002e1a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002e16:	2302      	movs	r3, #2
 8002e18:	e0d3      	b.n	8002fc2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002e20:	2b01      	cmp	r3, #1
 8002e22:	d101      	bne.n	8002e28 <HAL_I2C_Master_Transmit+0x50>
 8002e24:	2302      	movs	r3, #2
 8002e26:	e0cc      	b.n	8002fc2 <HAL_I2C_Master_Transmit+0x1ea>
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	2201      	movs	r2, #1
 8002e2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f003 0301 	and.w	r3, r3, #1
 8002e3a:	2b01      	cmp	r3, #1
 8002e3c:	d007      	beq.n	8002e4e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	681a      	ldr	r2, [r3, #0]
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f042 0201 	orr.w	r2, r2, #1
 8002e4c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	681a      	ldr	r2, [r3, #0]
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002e5c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	2221      	movs	r2, #33	@ 0x21
 8002e62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	2210      	movs	r2, #16
 8002e6a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	2200      	movs	r2, #0
 8002e72:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	687a      	ldr	r2, [r7, #4]
 8002e78:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	893a      	ldrh	r2, [r7, #8]
 8002e7e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e84:	b29a      	uxth	r2, r3
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	4a50      	ldr	r2, [pc, #320]	@ (8002fd0 <HAL_I2C_Master_Transmit+0x1f8>)
 8002e8e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002e90:	8979      	ldrh	r1, [r7, #10]
 8002e92:	697b      	ldr	r3, [r7, #20]
 8002e94:	6a3a      	ldr	r2, [r7, #32]
 8002e96:	68f8      	ldr	r0, [r7, #12]
 8002e98:	f000 face 	bl	8003438 <I2C_MasterRequestWrite>
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d001      	beq.n	8002ea6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	e08d      	b.n	8002fc2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	613b      	str	r3, [r7, #16]
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	695b      	ldr	r3, [r3, #20]
 8002eb0:	613b      	str	r3, [r7, #16]
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	699b      	ldr	r3, [r3, #24]
 8002eb8:	613b      	str	r3, [r7, #16]
 8002eba:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002ebc:	e066      	b.n	8002f8c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ebe:	697a      	ldr	r2, [r7, #20]
 8002ec0:	6a39      	ldr	r1, [r7, #32]
 8002ec2:	68f8      	ldr	r0, [r7, #12]
 8002ec4:	f000 fd22 	bl	800390c <I2C_WaitOnTXEFlagUntilTimeout>
 8002ec8:	4603      	mov	r3, r0
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d00d      	beq.n	8002eea <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ed2:	2b04      	cmp	r3, #4
 8002ed4:	d107      	bne.n	8002ee6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	681a      	ldr	r2, [r3, #0]
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ee4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	e06b      	b.n	8002fc2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eee:	781a      	ldrb	r2, [r3, #0]
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002efa:	1c5a      	adds	r2, r3, #1
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f04:	b29b      	uxth	r3, r3
 8002f06:	3b01      	subs	r3, #1
 8002f08:	b29a      	uxth	r2, r3
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f12:	3b01      	subs	r3, #1
 8002f14:	b29a      	uxth	r2, r3
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	695b      	ldr	r3, [r3, #20]
 8002f20:	f003 0304 	and.w	r3, r3, #4
 8002f24:	2b04      	cmp	r3, #4
 8002f26:	d11b      	bne.n	8002f60 <HAL_I2C_Master_Transmit+0x188>
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d017      	beq.n	8002f60 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f34:	781a      	ldrb	r2, [r3, #0]
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f40:	1c5a      	adds	r2, r3, #1
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f4a:	b29b      	uxth	r3, r3
 8002f4c:	3b01      	subs	r3, #1
 8002f4e:	b29a      	uxth	r2, r3
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f58:	3b01      	subs	r3, #1
 8002f5a:	b29a      	uxth	r2, r3
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f60:	697a      	ldr	r2, [r7, #20]
 8002f62:	6a39      	ldr	r1, [r7, #32]
 8002f64:	68f8      	ldr	r0, [r7, #12]
 8002f66:	f000 fd19 	bl	800399c <I2C_WaitOnBTFFlagUntilTimeout>
 8002f6a:	4603      	mov	r3, r0
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d00d      	beq.n	8002f8c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f74:	2b04      	cmp	r3, #4
 8002f76:	d107      	bne.n	8002f88 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	681a      	ldr	r2, [r3, #0]
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f86:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002f88:	2301      	movs	r3, #1
 8002f8a:	e01a      	b.n	8002fc2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d194      	bne.n	8002ebe <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	681a      	ldr	r2, [r3, #0]
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002fa2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	2220      	movs	r2, #32
 8002fa8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	2200      	movs	r2, #0
 8002fb0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	e000      	b.n	8002fc2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002fc0:	2302      	movs	r3, #2
  }
}
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	3718      	adds	r7, #24
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd80      	pop	{r7, pc}
 8002fca:	bf00      	nop
 8002fcc:	00100002 	.word	0x00100002
 8002fd0:	ffff0000 	.word	0xffff0000

08002fd4 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b08c      	sub	sp, #48	@ 0x30
 8002fd8:	af02      	add	r7, sp, #8
 8002fda:	60f8      	str	r0, [r7, #12]
 8002fdc:	607a      	str	r2, [r7, #4]
 8002fde:	461a      	mov	r2, r3
 8002fe0:	460b      	mov	r3, r1
 8002fe2:	817b      	strh	r3, [r7, #10]
 8002fe4:	4613      	mov	r3, r2
 8002fe6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002fe8:	f7ff f8f8 	bl	80021dc <HAL_GetTick>
 8002fec:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ff4:	b2db      	uxtb	r3, r3
 8002ff6:	2b20      	cmp	r3, #32
 8002ff8:	f040 8217 	bne.w	800342a <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002ffc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ffe:	9300      	str	r3, [sp, #0]
 8003000:	2319      	movs	r3, #25
 8003002:	2201      	movs	r2, #1
 8003004:	497c      	ldr	r1, [pc, #496]	@ (80031f8 <HAL_I2C_Master_Receive+0x224>)
 8003006:	68f8      	ldr	r0, [r7, #12]
 8003008:	f000 fb66 	bl	80036d8 <I2C_WaitOnFlagUntilTimeout>
 800300c:	4603      	mov	r3, r0
 800300e:	2b00      	cmp	r3, #0
 8003010:	d001      	beq.n	8003016 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8003012:	2302      	movs	r3, #2
 8003014:	e20a      	b.n	800342c <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800301c:	2b01      	cmp	r3, #1
 800301e:	d101      	bne.n	8003024 <HAL_I2C_Master_Receive+0x50>
 8003020:	2302      	movs	r3, #2
 8003022:	e203      	b.n	800342c <HAL_I2C_Master_Receive+0x458>
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	2201      	movs	r2, #1
 8003028:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f003 0301 	and.w	r3, r3, #1
 8003036:	2b01      	cmp	r3, #1
 8003038:	d007      	beq.n	800304a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	681a      	ldr	r2, [r3, #0]
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f042 0201 	orr.w	r2, r2, #1
 8003048:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	681a      	ldr	r2, [r3, #0]
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003058:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	2222      	movs	r2, #34	@ 0x22
 800305e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	2210      	movs	r2, #16
 8003066:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	2200      	movs	r2, #0
 800306e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	687a      	ldr	r2, [r7, #4]
 8003074:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	893a      	ldrh	r2, [r7, #8]
 800307a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003080:	b29a      	uxth	r2, r3
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	4a5c      	ldr	r2, [pc, #368]	@ (80031fc <HAL_I2C_Master_Receive+0x228>)
 800308a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800308c:	8979      	ldrh	r1, [r7, #10]
 800308e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003090:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003092:	68f8      	ldr	r0, [r7, #12]
 8003094:	f000 fa52 	bl	800353c <I2C_MasterRequestRead>
 8003098:	4603      	mov	r3, r0
 800309a:	2b00      	cmp	r3, #0
 800309c:	d001      	beq.n	80030a2 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800309e:	2301      	movs	r3, #1
 80030a0:	e1c4      	b.n	800342c <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d113      	bne.n	80030d2 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80030aa:	2300      	movs	r3, #0
 80030ac:	623b      	str	r3, [r7, #32]
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	695b      	ldr	r3, [r3, #20]
 80030b4:	623b      	str	r3, [r7, #32]
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	699b      	ldr	r3, [r3, #24]
 80030bc:	623b      	str	r3, [r7, #32]
 80030be:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	681a      	ldr	r2, [r3, #0]
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80030ce:	601a      	str	r2, [r3, #0]
 80030d0:	e198      	b.n	8003404 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030d6:	2b01      	cmp	r3, #1
 80030d8:	d11b      	bne.n	8003112 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	681a      	ldr	r2, [r3, #0]
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80030e8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80030ea:	2300      	movs	r3, #0
 80030ec:	61fb      	str	r3, [r7, #28]
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	695b      	ldr	r3, [r3, #20]
 80030f4:	61fb      	str	r3, [r7, #28]
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	699b      	ldr	r3, [r3, #24]
 80030fc:	61fb      	str	r3, [r7, #28]
 80030fe:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	681a      	ldr	r2, [r3, #0]
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800310e:	601a      	str	r2, [r3, #0]
 8003110:	e178      	b.n	8003404 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003116:	2b02      	cmp	r3, #2
 8003118:	d11b      	bne.n	8003152 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	681a      	ldr	r2, [r3, #0]
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003128:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	681a      	ldr	r2, [r3, #0]
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003138:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800313a:	2300      	movs	r3, #0
 800313c:	61bb      	str	r3, [r7, #24]
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	695b      	ldr	r3, [r3, #20]
 8003144:	61bb      	str	r3, [r7, #24]
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	699b      	ldr	r3, [r3, #24]
 800314c:	61bb      	str	r3, [r7, #24]
 800314e:	69bb      	ldr	r3, [r7, #24]
 8003150:	e158      	b.n	8003404 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	681a      	ldr	r2, [r3, #0]
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003160:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003162:	2300      	movs	r3, #0
 8003164:	617b      	str	r3, [r7, #20]
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	695b      	ldr	r3, [r3, #20]
 800316c:	617b      	str	r3, [r7, #20]
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	699b      	ldr	r3, [r3, #24]
 8003174:	617b      	str	r3, [r7, #20]
 8003176:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003178:	e144      	b.n	8003404 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800317e:	2b03      	cmp	r3, #3
 8003180:	f200 80f1 	bhi.w	8003366 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003188:	2b01      	cmp	r3, #1
 800318a:	d123      	bne.n	80031d4 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800318c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800318e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003190:	68f8      	ldr	r0, [r7, #12]
 8003192:	f000 fc4b 	bl	8003a2c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003196:	4603      	mov	r3, r0
 8003198:	2b00      	cmp	r3, #0
 800319a:	d001      	beq.n	80031a0 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 800319c:	2301      	movs	r3, #1
 800319e:	e145      	b.n	800342c <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	691a      	ldr	r2, [r3, #16]
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031aa:	b2d2      	uxtb	r2, r2
 80031ac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031b2:	1c5a      	adds	r2, r3, #1
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031bc:	3b01      	subs	r3, #1
 80031be:	b29a      	uxth	r2, r3
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031c8:	b29b      	uxth	r3, r3
 80031ca:	3b01      	subs	r3, #1
 80031cc:	b29a      	uxth	r2, r3
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80031d2:	e117      	b.n	8003404 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031d8:	2b02      	cmp	r3, #2
 80031da:	d14e      	bne.n	800327a <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80031dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031de:	9300      	str	r3, [sp, #0]
 80031e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031e2:	2200      	movs	r2, #0
 80031e4:	4906      	ldr	r1, [pc, #24]	@ (8003200 <HAL_I2C_Master_Receive+0x22c>)
 80031e6:	68f8      	ldr	r0, [r7, #12]
 80031e8:	f000 fa76 	bl	80036d8 <I2C_WaitOnFlagUntilTimeout>
 80031ec:	4603      	mov	r3, r0
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d008      	beq.n	8003204 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80031f2:	2301      	movs	r3, #1
 80031f4:	e11a      	b.n	800342c <HAL_I2C_Master_Receive+0x458>
 80031f6:	bf00      	nop
 80031f8:	00100002 	.word	0x00100002
 80031fc:	ffff0000 	.word	0xffff0000
 8003200:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	681a      	ldr	r2, [r3, #0]
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003212:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	691a      	ldr	r2, [r3, #16]
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800321e:	b2d2      	uxtb	r2, r2
 8003220:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003226:	1c5a      	adds	r2, r3, #1
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003230:	3b01      	subs	r3, #1
 8003232:	b29a      	uxth	r2, r3
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800323c:	b29b      	uxth	r3, r3
 800323e:	3b01      	subs	r3, #1
 8003240:	b29a      	uxth	r2, r3
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	691a      	ldr	r2, [r3, #16]
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003250:	b2d2      	uxtb	r2, r2
 8003252:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003258:	1c5a      	adds	r2, r3, #1
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003262:	3b01      	subs	r3, #1
 8003264:	b29a      	uxth	r2, r3
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800326e:	b29b      	uxth	r3, r3
 8003270:	3b01      	subs	r3, #1
 8003272:	b29a      	uxth	r2, r3
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003278:	e0c4      	b.n	8003404 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800327a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800327c:	9300      	str	r3, [sp, #0]
 800327e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003280:	2200      	movs	r2, #0
 8003282:	496c      	ldr	r1, [pc, #432]	@ (8003434 <HAL_I2C_Master_Receive+0x460>)
 8003284:	68f8      	ldr	r0, [r7, #12]
 8003286:	f000 fa27 	bl	80036d8 <I2C_WaitOnFlagUntilTimeout>
 800328a:	4603      	mov	r3, r0
 800328c:	2b00      	cmp	r3, #0
 800328e:	d001      	beq.n	8003294 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8003290:	2301      	movs	r3, #1
 8003292:	e0cb      	b.n	800342c <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	681a      	ldr	r2, [r3, #0]
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80032a2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	691a      	ldr	r2, [r3, #16]
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032ae:	b2d2      	uxtb	r2, r2
 80032b0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032b6:	1c5a      	adds	r2, r3, #1
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032c0:	3b01      	subs	r3, #1
 80032c2:	b29a      	uxth	r2, r3
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032cc:	b29b      	uxth	r3, r3
 80032ce:	3b01      	subs	r3, #1
 80032d0:	b29a      	uxth	r2, r3
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80032d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032d8:	9300      	str	r3, [sp, #0]
 80032da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032dc:	2200      	movs	r2, #0
 80032de:	4955      	ldr	r1, [pc, #340]	@ (8003434 <HAL_I2C_Master_Receive+0x460>)
 80032e0:	68f8      	ldr	r0, [r7, #12]
 80032e2:	f000 f9f9 	bl	80036d8 <I2C_WaitOnFlagUntilTimeout>
 80032e6:	4603      	mov	r3, r0
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d001      	beq.n	80032f0 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80032ec:	2301      	movs	r3, #1
 80032ee:	e09d      	b.n	800342c <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	681a      	ldr	r2, [r3, #0]
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80032fe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	691a      	ldr	r2, [r3, #16]
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800330a:	b2d2      	uxtb	r2, r2
 800330c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003312:	1c5a      	adds	r2, r3, #1
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800331c:	3b01      	subs	r3, #1
 800331e:	b29a      	uxth	r2, r3
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003328:	b29b      	uxth	r3, r3
 800332a:	3b01      	subs	r3, #1
 800332c:	b29a      	uxth	r2, r3
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	691a      	ldr	r2, [r3, #16]
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800333c:	b2d2      	uxtb	r2, r2
 800333e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003344:	1c5a      	adds	r2, r3, #1
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800334e:	3b01      	subs	r3, #1
 8003350:	b29a      	uxth	r2, r3
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800335a:	b29b      	uxth	r3, r3
 800335c:	3b01      	subs	r3, #1
 800335e:	b29a      	uxth	r2, r3
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003364:	e04e      	b.n	8003404 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003366:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003368:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800336a:	68f8      	ldr	r0, [r7, #12]
 800336c:	f000 fb5e 	bl	8003a2c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003370:	4603      	mov	r3, r0
 8003372:	2b00      	cmp	r3, #0
 8003374:	d001      	beq.n	800337a <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8003376:	2301      	movs	r3, #1
 8003378:	e058      	b.n	800342c <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	691a      	ldr	r2, [r3, #16]
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003384:	b2d2      	uxtb	r2, r2
 8003386:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800338c:	1c5a      	adds	r2, r3, #1
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003396:	3b01      	subs	r3, #1
 8003398:	b29a      	uxth	r2, r3
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033a2:	b29b      	uxth	r3, r3
 80033a4:	3b01      	subs	r3, #1
 80033a6:	b29a      	uxth	r2, r3
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	695b      	ldr	r3, [r3, #20]
 80033b2:	f003 0304 	and.w	r3, r3, #4
 80033b6:	2b04      	cmp	r3, #4
 80033b8:	d124      	bne.n	8003404 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033be:	2b03      	cmp	r3, #3
 80033c0:	d107      	bne.n	80033d2 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	681a      	ldr	r2, [r3, #0]
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80033d0:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	691a      	ldr	r2, [r3, #16]
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033dc:	b2d2      	uxtb	r2, r2
 80033de:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033e4:	1c5a      	adds	r2, r3, #1
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033ee:	3b01      	subs	r3, #1
 80033f0:	b29a      	uxth	r2, r3
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033fa:	b29b      	uxth	r3, r3
 80033fc:	3b01      	subs	r3, #1
 80033fe:	b29a      	uxth	r2, r3
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003408:	2b00      	cmp	r3, #0
 800340a:	f47f aeb6 	bne.w	800317a <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	2220      	movs	r2, #32
 8003412:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	2200      	movs	r2, #0
 800341a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	2200      	movs	r2, #0
 8003422:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003426:	2300      	movs	r3, #0
 8003428:	e000      	b.n	800342c <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 800342a:	2302      	movs	r3, #2
  }
}
 800342c:	4618      	mov	r0, r3
 800342e:	3728      	adds	r7, #40	@ 0x28
 8003430:	46bd      	mov	sp, r7
 8003432:	bd80      	pop	{r7, pc}
 8003434:	00010004 	.word	0x00010004

08003438 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b088      	sub	sp, #32
 800343c:	af02      	add	r7, sp, #8
 800343e:	60f8      	str	r0, [r7, #12]
 8003440:	607a      	str	r2, [r7, #4]
 8003442:	603b      	str	r3, [r7, #0]
 8003444:	460b      	mov	r3, r1
 8003446:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800344c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800344e:	697b      	ldr	r3, [r7, #20]
 8003450:	2b08      	cmp	r3, #8
 8003452:	d006      	beq.n	8003462 <I2C_MasterRequestWrite+0x2a>
 8003454:	697b      	ldr	r3, [r7, #20]
 8003456:	2b01      	cmp	r3, #1
 8003458:	d003      	beq.n	8003462 <I2C_MasterRequestWrite+0x2a>
 800345a:	697b      	ldr	r3, [r7, #20]
 800345c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003460:	d108      	bne.n	8003474 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	681a      	ldr	r2, [r3, #0]
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003470:	601a      	str	r2, [r3, #0]
 8003472:	e00b      	b.n	800348c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003478:	2b12      	cmp	r3, #18
 800347a:	d107      	bne.n	800348c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	681a      	ldr	r2, [r3, #0]
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800348a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800348c:	683b      	ldr	r3, [r7, #0]
 800348e:	9300      	str	r3, [sp, #0]
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2200      	movs	r2, #0
 8003494:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003498:	68f8      	ldr	r0, [r7, #12]
 800349a:	f000 f91d 	bl	80036d8 <I2C_WaitOnFlagUntilTimeout>
 800349e:	4603      	mov	r3, r0
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d00d      	beq.n	80034c0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80034b2:	d103      	bne.n	80034bc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80034ba:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80034bc:	2303      	movs	r3, #3
 80034be:	e035      	b.n	800352c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	691b      	ldr	r3, [r3, #16]
 80034c4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80034c8:	d108      	bne.n	80034dc <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80034ca:	897b      	ldrh	r3, [r7, #10]
 80034cc:	b2db      	uxtb	r3, r3
 80034ce:	461a      	mov	r2, r3
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80034d8:	611a      	str	r2, [r3, #16]
 80034da:	e01b      	b.n	8003514 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80034dc:	897b      	ldrh	r3, [r7, #10]
 80034de:	11db      	asrs	r3, r3, #7
 80034e0:	b2db      	uxtb	r3, r3
 80034e2:	f003 0306 	and.w	r3, r3, #6
 80034e6:	b2db      	uxtb	r3, r3
 80034e8:	f063 030f 	orn	r3, r3, #15
 80034ec:	b2da      	uxtb	r2, r3
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	687a      	ldr	r2, [r7, #4]
 80034f8:	490e      	ldr	r1, [pc, #56]	@ (8003534 <I2C_MasterRequestWrite+0xfc>)
 80034fa:	68f8      	ldr	r0, [r7, #12]
 80034fc:	f000 f966 	bl	80037cc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003500:	4603      	mov	r3, r0
 8003502:	2b00      	cmp	r3, #0
 8003504:	d001      	beq.n	800350a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003506:	2301      	movs	r3, #1
 8003508:	e010      	b.n	800352c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800350a:	897b      	ldrh	r3, [r7, #10]
 800350c:	b2da      	uxtb	r2, r3
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	687a      	ldr	r2, [r7, #4]
 8003518:	4907      	ldr	r1, [pc, #28]	@ (8003538 <I2C_MasterRequestWrite+0x100>)
 800351a:	68f8      	ldr	r0, [r7, #12]
 800351c:	f000 f956 	bl	80037cc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003520:	4603      	mov	r3, r0
 8003522:	2b00      	cmp	r3, #0
 8003524:	d001      	beq.n	800352a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003526:	2301      	movs	r3, #1
 8003528:	e000      	b.n	800352c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800352a:	2300      	movs	r3, #0
}
 800352c:	4618      	mov	r0, r3
 800352e:	3718      	adds	r7, #24
 8003530:	46bd      	mov	sp, r7
 8003532:	bd80      	pop	{r7, pc}
 8003534:	00010008 	.word	0x00010008
 8003538:	00010002 	.word	0x00010002

0800353c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b088      	sub	sp, #32
 8003540:	af02      	add	r7, sp, #8
 8003542:	60f8      	str	r0, [r7, #12]
 8003544:	607a      	str	r2, [r7, #4]
 8003546:	603b      	str	r3, [r7, #0]
 8003548:	460b      	mov	r3, r1
 800354a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003550:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	681a      	ldr	r2, [r3, #0]
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003560:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003562:	697b      	ldr	r3, [r7, #20]
 8003564:	2b08      	cmp	r3, #8
 8003566:	d006      	beq.n	8003576 <I2C_MasterRequestRead+0x3a>
 8003568:	697b      	ldr	r3, [r7, #20]
 800356a:	2b01      	cmp	r3, #1
 800356c:	d003      	beq.n	8003576 <I2C_MasterRequestRead+0x3a>
 800356e:	697b      	ldr	r3, [r7, #20]
 8003570:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003574:	d108      	bne.n	8003588 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	681a      	ldr	r2, [r3, #0]
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003584:	601a      	str	r2, [r3, #0]
 8003586:	e00b      	b.n	80035a0 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800358c:	2b11      	cmp	r3, #17
 800358e:	d107      	bne.n	80035a0 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	681a      	ldr	r2, [r3, #0]
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800359e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	9300      	str	r3, [sp, #0]
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2200      	movs	r2, #0
 80035a8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80035ac:	68f8      	ldr	r0, [r7, #12]
 80035ae:	f000 f893 	bl	80036d8 <I2C_WaitOnFlagUntilTimeout>
 80035b2:	4603      	mov	r3, r0
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d00d      	beq.n	80035d4 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80035c6:	d103      	bne.n	80035d0 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80035ce:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80035d0:	2303      	movs	r3, #3
 80035d2:	e079      	b.n	80036c8 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	691b      	ldr	r3, [r3, #16]
 80035d8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80035dc:	d108      	bne.n	80035f0 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80035de:	897b      	ldrh	r3, [r7, #10]
 80035e0:	b2db      	uxtb	r3, r3
 80035e2:	f043 0301 	orr.w	r3, r3, #1
 80035e6:	b2da      	uxtb	r2, r3
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	611a      	str	r2, [r3, #16]
 80035ee:	e05f      	b.n	80036b0 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80035f0:	897b      	ldrh	r3, [r7, #10]
 80035f2:	11db      	asrs	r3, r3, #7
 80035f4:	b2db      	uxtb	r3, r3
 80035f6:	f003 0306 	and.w	r3, r3, #6
 80035fa:	b2db      	uxtb	r3, r3
 80035fc:	f063 030f 	orn	r3, r3, #15
 8003600:	b2da      	uxtb	r2, r3
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	687a      	ldr	r2, [r7, #4]
 800360c:	4930      	ldr	r1, [pc, #192]	@ (80036d0 <I2C_MasterRequestRead+0x194>)
 800360e:	68f8      	ldr	r0, [r7, #12]
 8003610:	f000 f8dc 	bl	80037cc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003614:	4603      	mov	r3, r0
 8003616:	2b00      	cmp	r3, #0
 8003618:	d001      	beq.n	800361e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800361a:	2301      	movs	r3, #1
 800361c:	e054      	b.n	80036c8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800361e:	897b      	ldrh	r3, [r7, #10]
 8003620:	b2da      	uxtb	r2, r3
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	687a      	ldr	r2, [r7, #4]
 800362c:	4929      	ldr	r1, [pc, #164]	@ (80036d4 <I2C_MasterRequestRead+0x198>)
 800362e:	68f8      	ldr	r0, [r7, #12]
 8003630:	f000 f8cc 	bl	80037cc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003634:	4603      	mov	r3, r0
 8003636:	2b00      	cmp	r3, #0
 8003638:	d001      	beq.n	800363e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800363a:	2301      	movs	r3, #1
 800363c:	e044      	b.n	80036c8 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800363e:	2300      	movs	r3, #0
 8003640:	613b      	str	r3, [r7, #16]
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	695b      	ldr	r3, [r3, #20]
 8003648:	613b      	str	r3, [r7, #16]
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	699b      	ldr	r3, [r3, #24]
 8003650:	613b      	str	r3, [r7, #16]
 8003652:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	681a      	ldr	r2, [r3, #0]
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003662:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	9300      	str	r3, [sp, #0]
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2200      	movs	r2, #0
 800366c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003670:	68f8      	ldr	r0, [r7, #12]
 8003672:	f000 f831 	bl	80036d8 <I2C_WaitOnFlagUntilTimeout>
 8003676:	4603      	mov	r3, r0
 8003678:	2b00      	cmp	r3, #0
 800367a:	d00d      	beq.n	8003698 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003686:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800368a:	d103      	bne.n	8003694 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003692:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8003694:	2303      	movs	r3, #3
 8003696:	e017      	b.n	80036c8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003698:	897b      	ldrh	r3, [r7, #10]
 800369a:	11db      	asrs	r3, r3, #7
 800369c:	b2db      	uxtb	r3, r3
 800369e:	f003 0306 	and.w	r3, r3, #6
 80036a2:	b2db      	uxtb	r3, r3
 80036a4:	f063 030e 	orn	r3, r3, #14
 80036a8:	b2da      	uxtb	r2, r3
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	687a      	ldr	r2, [r7, #4]
 80036b4:	4907      	ldr	r1, [pc, #28]	@ (80036d4 <I2C_MasterRequestRead+0x198>)
 80036b6:	68f8      	ldr	r0, [r7, #12]
 80036b8:	f000 f888 	bl	80037cc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80036bc:	4603      	mov	r3, r0
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d001      	beq.n	80036c6 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80036c2:	2301      	movs	r3, #1
 80036c4:	e000      	b.n	80036c8 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80036c6:	2300      	movs	r3, #0
}
 80036c8:	4618      	mov	r0, r3
 80036ca:	3718      	adds	r7, #24
 80036cc:	46bd      	mov	sp, r7
 80036ce:	bd80      	pop	{r7, pc}
 80036d0:	00010008 	.word	0x00010008
 80036d4:	00010002 	.word	0x00010002

080036d8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b084      	sub	sp, #16
 80036dc:	af00      	add	r7, sp, #0
 80036de:	60f8      	str	r0, [r7, #12]
 80036e0:	60b9      	str	r1, [r7, #8]
 80036e2:	603b      	str	r3, [r7, #0]
 80036e4:	4613      	mov	r3, r2
 80036e6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80036e8:	e048      	b.n	800377c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036f0:	d044      	beq.n	800377c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036f2:	f7fe fd73 	bl	80021dc <HAL_GetTick>
 80036f6:	4602      	mov	r2, r0
 80036f8:	69bb      	ldr	r3, [r7, #24]
 80036fa:	1ad3      	subs	r3, r2, r3
 80036fc:	683a      	ldr	r2, [r7, #0]
 80036fe:	429a      	cmp	r2, r3
 8003700:	d302      	bcc.n	8003708 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	2b00      	cmp	r3, #0
 8003706:	d139      	bne.n	800377c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003708:	68bb      	ldr	r3, [r7, #8]
 800370a:	0c1b      	lsrs	r3, r3, #16
 800370c:	b2db      	uxtb	r3, r3
 800370e:	2b01      	cmp	r3, #1
 8003710:	d10d      	bne.n	800372e <I2C_WaitOnFlagUntilTimeout+0x56>
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	695b      	ldr	r3, [r3, #20]
 8003718:	43da      	mvns	r2, r3
 800371a:	68bb      	ldr	r3, [r7, #8]
 800371c:	4013      	ands	r3, r2
 800371e:	b29b      	uxth	r3, r3
 8003720:	2b00      	cmp	r3, #0
 8003722:	bf0c      	ite	eq
 8003724:	2301      	moveq	r3, #1
 8003726:	2300      	movne	r3, #0
 8003728:	b2db      	uxtb	r3, r3
 800372a:	461a      	mov	r2, r3
 800372c:	e00c      	b.n	8003748 <I2C_WaitOnFlagUntilTimeout+0x70>
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	699b      	ldr	r3, [r3, #24]
 8003734:	43da      	mvns	r2, r3
 8003736:	68bb      	ldr	r3, [r7, #8]
 8003738:	4013      	ands	r3, r2
 800373a:	b29b      	uxth	r3, r3
 800373c:	2b00      	cmp	r3, #0
 800373e:	bf0c      	ite	eq
 8003740:	2301      	moveq	r3, #1
 8003742:	2300      	movne	r3, #0
 8003744:	b2db      	uxtb	r3, r3
 8003746:	461a      	mov	r2, r3
 8003748:	79fb      	ldrb	r3, [r7, #7]
 800374a:	429a      	cmp	r2, r3
 800374c:	d116      	bne.n	800377c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	2200      	movs	r2, #0
 8003752:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	2220      	movs	r2, #32
 8003758:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	2200      	movs	r2, #0
 8003760:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003768:	f043 0220 	orr.w	r2, r3, #32
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	2200      	movs	r2, #0
 8003774:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003778:	2301      	movs	r3, #1
 800377a:	e023      	b.n	80037c4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800377c:	68bb      	ldr	r3, [r7, #8]
 800377e:	0c1b      	lsrs	r3, r3, #16
 8003780:	b2db      	uxtb	r3, r3
 8003782:	2b01      	cmp	r3, #1
 8003784:	d10d      	bne.n	80037a2 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	695b      	ldr	r3, [r3, #20]
 800378c:	43da      	mvns	r2, r3
 800378e:	68bb      	ldr	r3, [r7, #8]
 8003790:	4013      	ands	r3, r2
 8003792:	b29b      	uxth	r3, r3
 8003794:	2b00      	cmp	r3, #0
 8003796:	bf0c      	ite	eq
 8003798:	2301      	moveq	r3, #1
 800379a:	2300      	movne	r3, #0
 800379c:	b2db      	uxtb	r3, r3
 800379e:	461a      	mov	r2, r3
 80037a0:	e00c      	b.n	80037bc <I2C_WaitOnFlagUntilTimeout+0xe4>
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	699b      	ldr	r3, [r3, #24]
 80037a8:	43da      	mvns	r2, r3
 80037aa:	68bb      	ldr	r3, [r7, #8]
 80037ac:	4013      	ands	r3, r2
 80037ae:	b29b      	uxth	r3, r3
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	bf0c      	ite	eq
 80037b4:	2301      	moveq	r3, #1
 80037b6:	2300      	movne	r3, #0
 80037b8:	b2db      	uxtb	r3, r3
 80037ba:	461a      	mov	r2, r3
 80037bc:	79fb      	ldrb	r3, [r7, #7]
 80037be:	429a      	cmp	r2, r3
 80037c0:	d093      	beq.n	80036ea <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80037c2:	2300      	movs	r3, #0
}
 80037c4:	4618      	mov	r0, r3
 80037c6:	3710      	adds	r7, #16
 80037c8:	46bd      	mov	sp, r7
 80037ca:	bd80      	pop	{r7, pc}

080037cc <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b084      	sub	sp, #16
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	60f8      	str	r0, [r7, #12]
 80037d4:	60b9      	str	r1, [r7, #8]
 80037d6:	607a      	str	r2, [r7, #4]
 80037d8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80037da:	e071      	b.n	80038c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	695b      	ldr	r3, [r3, #20]
 80037e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037ea:	d123      	bne.n	8003834 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	681a      	ldr	r2, [r3, #0]
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80037fa:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003804:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	2200      	movs	r2, #0
 800380a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	2220      	movs	r2, #32
 8003810:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	2200      	movs	r2, #0
 8003818:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003820:	f043 0204 	orr.w	r2, r3, #4
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	2200      	movs	r2, #0
 800382c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003830:	2301      	movs	r3, #1
 8003832:	e067      	b.n	8003904 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	f1b3 3fff 	cmp.w	r3, #4294967295
 800383a:	d041      	beq.n	80038c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800383c:	f7fe fcce 	bl	80021dc <HAL_GetTick>
 8003840:	4602      	mov	r2, r0
 8003842:	683b      	ldr	r3, [r7, #0]
 8003844:	1ad3      	subs	r3, r2, r3
 8003846:	687a      	ldr	r2, [r7, #4]
 8003848:	429a      	cmp	r2, r3
 800384a:	d302      	bcc.n	8003852 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2b00      	cmp	r3, #0
 8003850:	d136      	bne.n	80038c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003852:	68bb      	ldr	r3, [r7, #8]
 8003854:	0c1b      	lsrs	r3, r3, #16
 8003856:	b2db      	uxtb	r3, r3
 8003858:	2b01      	cmp	r3, #1
 800385a:	d10c      	bne.n	8003876 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	695b      	ldr	r3, [r3, #20]
 8003862:	43da      	mvns	r2, r3
 8003864:	68bb      	ldr	r3, [r7, #8]
 8003866:	4013      	ands	r3, r2
 8003868:	b29b      	uxth	r3, r3
 800386a:	2b00      	cmp	r3, #0
 800386c:	bf14      	ite	ne
 800386e:	2301      	movne	r3, #1
 8003870:	2300      	moveq	r3, #0
 8003872:	b2db      	uxtb	r3, r3
 8003874:	e00b      	b.n	800388e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	699b      	ldr	r3, [r3, #24]
 800387c:	43da      	mvns	r2, r3
 800387e:	68bb      	ldr	r3, [r7, #8]
 8003880:	4013      	ands	r3, r2
 8003882:	b29b      	uxth	r3, r3
 8003884:	2b00      	cmp	r3, #0
 8003886:	bf14      	ite	ne
 8003888:	2301      	movne	r3, #1
 800388a:	2300      	moveq	r3, #0
 800388c:	b2db      	uxtb	r3, r3
 800388e:	2b00      	cmp	r3, #0
 8003890:	d016      	beq.n	80038c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	2200      	movs	r2, #0
 8003896:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	2220      	movs	r2, #32
 800389c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	2200      	movs	r2, #0
 80038a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038ac:	f043 0220 	orr.w	r2, r3, #32
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	2200      	movs	r2, #0
 80038b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80038bc:	2301      	movs	r3, #1
 80038be:	e021      	b.n	8003904 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80038c0:	68bb      	ldr	r3, [r7, #8]
 80038c2:	0c1b      	lsrs	r3, r3, #16
 80038c4:	b2db      	uxtb	r3, r3
 80038c6:	2b01      	cmp	r3, #1
 80038c8:	d10c      	bne.n	80038e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	695b      	ldr	r3, [r3, #20]
 80038d0:	43da      	mvns	r2, r3
 80038d2:	68bb      	ldr	r3, [r7, #8]
 80038d4:	4013      	ands	r3, r2
 80038d6:	b29b      	uxth	r3, r3
 80038d8:	2b00      	cmp	r3, #0
 80038da:	bf14      	ite	ne
 80038dc:	2301      	movne	r3, #1
 80038de:	2300      	moveq	r3, #0
 80038e0:	b2db      	uxtb	r3, r3
 80038e2:	e00b      	b.n	80038fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	699b      	ldr	r3, [r3, #24]
 80038ea:	43da      	mvns	r2, r3
 80038ec:	68bb      	ldr	r3, [r7, #8]
 80038ee:	4013      	ands	r3, r2
 80038f0:	b29b      	uxth	r3, r3
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	bf14      	ite	ne
 80038f6:	2301      	movne	r3, #1
 80038f8:	2300      	moveq	r3, #0
 80038fa:	b2db      	uxtb	r3, r3
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	f47f af6d 	bne.w	80037dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003902:	2300      	movs	r3, #0
}
 8003904:	4618      	mov	r0, r3
 8003906:	3710      	adds	r7, #16
 8003908:	46bd      	mov	sp, r7
 800390a:	bd80      	pop	{r7, pc}

0800390c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	b084      	sub	sp, #16
 8003910:	af00      	add	r7, sp, #0
 8003912:	60f8      	str	r0, [r7, #12]
 8003914:	60b9      	str	r1, [r7, #8]
 8003916:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003918:	e034      	b.n	8003984 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800391a:	68f8      	ldr	r0, [r7, #12]
 800391c:	f000 f8e3 	bl	8003ae6 <I2C_IsAcknowledgeFailed>
 8003920:	4603      	mov	r3, r0
 8003922:	2b00      	cmp	r3, #0
 8003924:	d001      	beq.n	800392a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003926:	2301      	movs	r3, #1
 8003928:	e034      	b.n	8003994 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800392a:	68bb      	ldr	r3, [r7, #8]
 800392c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003930:	d028      	beq.n	8003984 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003932:	f7fe fc53 	bl	80021dc <HAL_GetTick>
 8003936:	4602      	mov	r2, r0
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	1ad3      	subs	r3, r2, r3
 800393c:	68ba      	ldr	r2, [r7, #8]
 800393e:	429a      	cmp	r2, r3
 8003940:	d302      	bcc.n	8003948 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003942:	68bb      	ldr	r3, [r7, #8]
 8003944:	2b00      	cmp	r3, #0
 8003946:	d11d      	bne.n	8003984 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	695b      	ldr	r3, [r3, #20]
 800394e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003952:	2b80      	cmp	r3, #128	@ 0x80
 8003954:	d016      	beq.n	8003984 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	2200      	movs	r2, #0
 800395a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	2220      	movs	r2, #32
 8003960:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	2200      	movs	r2, #0
 8003968:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003970:	f043 0220 	orr.w	r2, r3, #32
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	2200      	movs	r2, #0
 800397c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003980:	2301      	movs	r3, #1
 8003982:	e007      	b.n	8003994 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	695b      	ldr	r3, [r3, #20]
 800398a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800398e:	2b80      	cmp	r3, #128	@ 0x80
 8003990:	d1c3      	bne.n	800391a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003992:	2300      	movs	r3, #0
}
 8003994:	4618      	mov	r0, r3
 8003996:	3710      	adds	r7, #16
 8003998:	46bd      	mov	sp, r7
 800399a:	bd80      	pop	{r7, pc}

0800399c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b084      	sub	sp, #16
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	60f8      	str	r0, [r7, #12]
 80039a4:	60b9      	str	r1, [r7, #8]
 80039a6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80039a8:	e034      	b.n	8003a14 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80039aa:	68f8      	ldr	r0, [r7, #12]
 80039ac:	f000 f89b 	bl	8003ae6 <I2C_IsAcknowledgeFailed>
 80039b0:	4603      	mov	r3, r0
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d001      	beq.n	80039ba <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80039b6:	2301      	movs	r3, #1
 80039b8:	e034      	b.n	8003a24 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039ba:	68bb      	ldr	r3, [r7, #8]
 80039bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039c0:	d028      	beq.n	8003a14 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039c2:	f7fe fc0b 	bl	80021dc <HAL_GetTick>
 80039c6:	4602      	mov	r2, r0
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	1ad3      	subs	r3, r2, r3
 80039cc:	68ba      	ldr	r2, [r7, #8]
 80039ce:	429a      	cmp	r2, r3
 80039d0:	d302      	bcc.n	80039d8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80039d2:	68bb      	ldr	r3, [r7, #8]
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d11d      	bne.n	8003a14 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	695b      	ldr	r3, [r3, #20]
 80039de:	f003 0304 	and.w	r3, r3, #4
 80039e2:	2b04      	cmp	r3, #4
 80039e4:	d016      	beq.n	8003a14 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	2200      	movs	r2, #0
 80039ea:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	2220      	movs	r2, #32
 80039f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	2200      	movs	r2, #0
 80039f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a00:	f043 0220 	orr.w	r2, r3, #32
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003a10:	2301      	movs	r3, #1
 8003a12:	e007      	b.n	8003a24 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	695b      	ldr	r3, [r3, #20]
 8003a1a:	f003 0304 	and.w	r3, r3, #4
 8003a1e:	2b04      	cmp	r3, #4
 8003a20:	d1c3      	bne.n	80039aa <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003a22:	2300      	movs	r3, #0
}
 8003a24:	4618      	mov	r0, r3
 8003a26:	3710      	adds	r7, #16
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	bd80      	pop	{r7, pc}

08003a2c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b084      	sub	sp, #16
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	60f8      	str	r0, [r7, #12]
 8003a34:	60b9      	str	r1, [r7, #8]
 8003a36:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003a38:	e049      	b.n	8003ace <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	695b      	ldr	r3, [r3, #20]
 8003a40:	f003 0310 	and.w	r3, r3, #16
 8003a44:	2b10      	cmp	r3, #16
 8003a46:	d119      	bne.n	8003a7c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f06f 0210 	mvn.w	r2, #16
 8003a50:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	2200      	movs	r2, #0
 8003a56:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	2220      	movs	r2, #32
 8003a5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	2200      	movs	r2, #0
 8003a64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	2200      	movs	r2, #0
 8003a74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003a78:	2301      	movs	r3, #1
 8003a7a:	e030      	b.n	8003ade <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a7c:	f7fe fbae 	bl	80021dc <HAL_GetTick>
 8003a80:	4602      	mov	r2, r0
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	1ad3      	subs	r3, r2, r3
 8003a86:	68ba      	ldr	r2, [r7, #8]
 8003a88:	429a      	cmp	r2, r3
 8003a8a:	d302      	bcc.n	8003a92 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003a8c:	68bb      	ldr	r3, [r7, #8]
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d11d      	bne.n	8003ace <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	695b      	ldr	r3, [r3, #20]
 8003a98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a9c:	2b40      	cmp	r3, #64	@ 0x40
 8003a9e:	d016      	beq.n	8003ace <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	2220      	movs	r2, #32
 8003aaa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aba:	f043 0220 	orr.w	r2, r3, #32
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003aca:	2301      	movs	r3, #1
 8003acc:	e007      	b.n	8003ade <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	695b      	ldr	r3, [r3, #20]
 8003ad4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ad8:	2b40      	cmp	r3, #64	@ 0x40
 8003ada:	d1ae      	bne.n	8003a3a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003adc:	2300      	movs	r3, #0
}
 8003ade:	4618      	mov	r0, r3
 8003ae0:	3710      	adds	r7, #16
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bd80      	pop	{r7, pc}

08003ae6 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003ae6:	b480      	push	{r7}
 8003ae8:	b083      	sub	sp, #12
 8003aea:	af00      	add	r7, sp, #0
 8003aec:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	695b      	ldr	r3, [r3, #20]
 8003af4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003af8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003afc:	d11b      	bne.n	8003b36 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003b06:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	2220      	movs	r2, #32
 8003b12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	2200      	movs	r2, #0
 8003b1a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b22:	f043 0204 	orr.w	r2, r3, #4
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003b32:	2301      	movs	r3, #1
 8003b34:	e000      	b.n	8003b38 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003b36:	2300      	movs	r3, #0
}
 8003b38:	4618      	mov	r0, r3
 8003b3a:	370c      	adds	r7, #12
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b42:	4770      	bx	lr

08003b44 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b082      	sub	sp, #8
 8003b48:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003b4e:	2300      	movs	r3, #0
 8003b50:	603b      	str	r3, [r7, #0]
 8003b52:	4b20      	ldr	r3, [pc, #128]	@ (8003bd4 <HAL_PWREx_EnableOverDrive+0x90>)
 8003b54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b56:	4a1f      	ldr	r2, [pc, #124]	@ (8003bd4 <HAL_PWREx_EnableOverDrive+0x90>)
 8003b58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b5c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003b5e:	4b1d      	ldr	r3, [pc, #116]	@ (8003bd4 <HAL_PWREx_EnableOverDrive+0x90>)
 8003b60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b66:	603b      	str	r3, [r7, #0]
 8003b68:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003b6a:	4b1b      	ldr	r3, [pc, #108]	@ (8003bd8 <HAL_PWREx_EnableOverDrive+0x94>)
 8003b6c:	2201      	movs	r2, #1
 8003b6e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003b70:	f7fe fb34 	bl	80021dc <HAL_GetTick>
 8003b74:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003b76:	e009      	b.n	8003b8c <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003b78:	f7fe fb30 	bl	80021dc <HAL_GetTick>
 8003b7c:	4602      	mov	r2, r0
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	1ad3      	subs	r3, r2, r3
 8003b82:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003b86:	d901      	bls.n	8003b8c <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8003b88:	2303      	movs	r3, #3
 8003b8a:	e01f      	b.n	8003bcc <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003b8c:	4b13      	ldr	r3, [pc, #76]	@ (8003bdc <HAL_PWREx_EnableOverDrive+0x98>)
 8003b8e:	685b      	ldr	r3, [r3, #4]
 8003b90:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b98:	d1ee      	bne.n	8003b78 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003b9a:	4b11      	ldr	r3, [pc, #68]	@ (8003be0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003b9c:	2201      	movs	r2, #1
 8003b9e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003ba0:	f7fe fb1c 	bl	80021dc <HAL_GetTick>
 8003ba4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003ba6:	e009      	b.n	8003bbc <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003ba8:	f7fe fb18 	bl	80021dc <HAL_GetTick>
 8003bac:	4602      	mov	r2, r0
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	1ad3      	subs	r3, r2, r3
 8003bb2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003bb6:	d901      	bls.n	8003bbc <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8003bb8:	2303      	movs	r3, #3
 8003bba:	e007      	b.n	8003bcc <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003bbc:	4b07      	ldr	r3, [pc, #28]	@ (8003bdc <HAL_PWREx_EnableOverDrive+0x98>)
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bc4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003bc8:	d1ee      	bne.n	8003ba8 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8003bca:	2300      	movs	r3, #0
}
 8003bcc:	4618      	mov	r0, r3
 8003bce:	3708      	adds	r7, #8
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	bd80      	pop	{r7, pc}
 8003bd4:	40023800 	.word	0x40023800
 8003bd8:	420e0040 	.word	0x420e0040
 8003bdc:	40007000 	.word	0x40007000
 8003be0:	420e0044 	.word	0x420e0044

08003be4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b084      	sub	sp, #16
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
 8003bec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d101      	bne.n	8003bf8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003bf4:	2301      	movs	r3, #1
 8003bf6:	e0cc      	b.n	8003d92 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003bf8:	4b68      	ldr	r3, [pc, #416]	@ (8003d9c <HAL_RCC_ClockConfig+0x1b8>)
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f003 030f 	and.w	r3, r3, #15
 8003c00:	683a      	ldr	r2, [r7, #0]
 8003c02:	429a      	cmp	r2, r3
 8003c04:	d90c      	bls.n	8003c20 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c06:	4b65      	ldr	r3, [pc, #404]	@ (8003d9c <HAL_RCC_ClockConfig+0x1b8>)
 8003c08:	683a      	ldr	r2, [r7, #0]
 8003c0a:	b2d2      	uxtb	r2, r2
 8003c0c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c0e:	4b63      	ldr	r3, [pc, #396]	@ (8003d9c <HAL_RCC_ClockConfig+0x1b8>)
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f003 030f 	and.w	r3, r3, #15
 8003c16:	683a      	ldr	r2, [r7, #0]
 8003c18:	429a      	cmp	r2, r3
 8003c1a:	d001      	beq.n	8003c20 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003c1c:	2301      	movs	r3, #1
 8003c1e:	e0b8      	b.n	8003d92 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f003 0302 	and.w	r3, r3, #2
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d020      	beq.n	8003c6e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f003 0304 	and.w	r3, r3, #4
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d005      	beq.n	8003c44 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003c38:	4b59      	ldr	r3, [pc, #356]	@ (8003da0 <HAL_RCC_ClockConfig+0x1bc>)
 8003c3a:	689b      	ldr	r3, [r3, #8]
 8003c3c:	4a58      	ldr	r2, [pc, #352]	@ (8003da0 <HAL_RCC_ClockConfig+0x1bc>)
 8003c3e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003c42:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f003 0308 	and.w	r3, r3, #8
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d005      	beq.n	8003c5c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003c50:	4b53      	ldr	r3, [pc, #332]	@ (8003da0 <HAL_RCC_ClockConfig+0x1bc>)
 8003c52:	689b      	ldr	r3, [r3, #8]
 8003c54:	4a52      	ldr	r2, [pc, #328]	@ (8003da0 <HAL_RCC_ClockConfig+0x1bc>)
 8003c56:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003c5a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c5c:	4b50      	ldr	r3, [pc, #320]	@ (8003da0 <HAL_RCC_ClockConfig+0x1bc>)
 8003c5e:	689b      	ldr	r3, [r3, #8]
 8003c60:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	689b      	ldr	r3, [r3, #8]
 8003c68:	494d      	ldr	r1, [pc, #308]	@ (8003da0 <HAL_RCC_ClockConfig+0x1bc>)
 8003c6a:	4313      	orrs	r3, r2
 8003c6c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f003 0301 	and.w	r3, r3, #1
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d044      	beq.n	8003d04 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	685b      	ldr	r3, [r3, #4]
 8003c7e:	2b01      	cmp	r3, #1
 8003c80:	d107      	bne.n	8003c92 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c82:	4b47      	ldr	r3, [pc, #284]	@ (8003da0 <HAL_RCC_ClockConfig+0x1bc>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d119      	bne.n	8003cc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c8e:	2301      	movs	r3, #1
 8003c90:	e07f      	b.n	8003d92 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	685b      	ldr	r3, [r3, #4]
 8003c96:	2b02      	cmp	r3, #2
 8003c98:	d003      	beq.n	8003ca2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003c9e:	2b03      	cmp	r3, #3
 8003ca0:	d107      	bne.n	8003cb2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ca2:	4b3f      	ldr	r3, [pc, #252]	@ (8003da0 <HAL_RCC_ClockConfig+0x1bc>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d109      	bne.n	8003cc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003cae:	2301      	movs	r3, #1
 8003cb0:	e06f      	b.n	8003d92 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cb2:	4b3b      	ldr	r3, [pc, #236]	@ (8003da0 <HAL_RCC_ClockConfig+0x1bc>)
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f003 0302 	and.w	r3, r3, #2
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d101      	bne.n	8003cc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003cbe:	2301      	movs	r3, #1
 8003cc0:	e067      	b.n	8003d92 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003cc2:	4b37      	ldr	r3, [pc, #220]	@ (8003da0 <HAL_RCC_ClockConfig+0x1bc>)
 8003cc4:	689b      	ldr	r3, [r3, #8]
 8003cc6:	f023 0203 	bic.w	r2, r3, #3
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	685b      	ldr	r3, [r3, #4]
 8003cce:	4934      	ldr	r1, [pc, #208]	@ (8003da0 <HAL_RCC_ClockConfig+0x1bc>)
 8003cd0:	4313      	orrs	r3, r2
 8003cd2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003cd4:	f7fe fa82 	bl	80021dc <HAL_GetTick>
 8003cd8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cda:	e00a      	b.n	8003cf2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003cdc:	f7fe fa7e 	bl	80021dc <HAL_GetTick>
 8003ce0:	4602      	mov	r2, r0
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	1ad3      	subs	r3, r2, r3
 8003ce6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cea:	4293      	cmp	r3, r2
 8003cec:	d901      	bls.n	8003cf2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003cee:	2303      	movs	r3, #3
 8003cf0:	e04f      	b.n	8003d92 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cf2:	4b2b      	ldr	r3, [pc, #172]	@ (8003da0 <HAL_RCC_ClockConfig+0x1bc>)
 8003cf4:	689b      	ldr	r3, [r3, #8]
 8003cf6:	f003 020c 	and.w	r2, r3, #12
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	685b      	ldr	r3, [r3, #4]
 8003cfe:	009b      	lsls	r3, r3, #2
 8003d00:	429a      	cmp	r2, r3
 8003d02:	d1eb      	bne.n	8003cdc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003d04:	4b25      	ldr	r3, [pc, #148]	@ (8003d9c <HAL_RCC_ClockConfig+0x1b8>)
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f003 030f 	and.w	r3, r3, #15
 8003d0c:	683a      	ldr	r2, [r7, #0]
 8003d0e:	429a      	cmp	r2, r3
 8003d10:	d20c      	bcs.n	8003d2c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d12:	4b22      	ldr	r3, [pc, #136]	@ (8003d9c <HAL_RCC_ClockConfig+0x1b8>)
 8003d14:	683a      	ldr	r2, [r7, #0]
 8003d16:	b2d2      	uxtb	r2, r2
 8003d18:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d1a:	4b20      	ldr	r3, [pc, #128]	@ (8003d9c <HAL_RCC_ClockConfig+0x1b8>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f003 030f 	and.w	r3, r3, #15
 8003d22:	683a      	ldr	r2, [r7, #0]
 8003d24:	429a      	cmp	r2, r3
 8003d26:	d001      	beq.n	8003d2c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003d28:	2301      	movs	r3, #1
 8003d2a:	e032      	b.n	8003d92 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f003 0304 	and.w	r3, r3, #4
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d008      	beq.n	8003d4a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d38:	4b19      	ldr	r3, [pc, #100]	@ (8003da0 <HAL_RCC_ClockConfig+0x1bc>)
 8003d3a:	689b      	ldr	r3, [r3, #8]
 8003d3c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	68db      	ldr	r3, [r3, #12]
 8003d44:	4916      	ldr	r1, [pc, #88]	@ (8003da0 <HAL_RCC_ClockConfig+0x1bc>)
 8003d46:	4313      	orrs	r3, r2
 8003d48:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f003 0308 	and.w	r3, r3, #8
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d009      	beq.n	8003d6a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003d56:	4b12      	ldr	r3, [pc, #72]	@ (8003da0 <HAL_RCC_ClockConfig+0x1bc>)
 8003d58:	689b      	ldr	r3, [r3, #8]
 8003d5a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	691b      	ldr	r3, [r3, #16]
 8003d62:	00db      	lsls	r3, r3, #3
 8003d64:	490e      	ldr	r1, [pc, #56]	@ (8003da0 <HAL_RCC_ClockConfig+0x1bc>)
 8003d66:	4313      	orrs	r3, r2
 8003d68:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003d6a:	f000 f855 	bl	8003e18 <HAL_RCC_GetSysClockFreq>
 8003d6e:	4602      	mov	r2, r0
 8003d70:	4b0b      	ldr	r3, [pc, #44]	@ (8003da0 <HAL_RCC_ClockConfig+0x1bc>)
 8003d72:	689b      	ldr	r3, [r3, #8]
 8003d74:	091b      	lsrs	r3, r3, #4
 8003d76:	f003 030f 	and.w	r3, r3, #15
 8003d7a:	490a      	ldr	r1, [pc, #40]	@ (8003da4 <HAL_RCC_ClockConfig+0x1c0>)
 8003d7c:	5ccb      	ldrb	r3, [r1, r3]
 8003d7e:	fa22 f303 	lsr.w	r3, r2, r3
 8003d82:	4a09      	ldr	r2, [pc, #36]	@ (8003da8 <HAL_RCC_ClockConfig+0x1c4>)
 8003d84:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003d86:	4b09      	ldr	r3, [pc, #36]	@ (8003dac <HAL_RCC_ClockConfig+0x1c8>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	f7fe f9e2 	bl	8002154 <HAL_InitTick>

  return HAL_OK;
 8003d90:	2300      	movs	r3, #0
}
 8003d92:	4618      	mov	r0, r3
 8003d94:	3710      	adds	r7, #16
 8003d96:	46bd      	mov	sp, r7
 8003d98:	bd80      	pop	{r7, pc}
 8003d9a:	bf00      	nop
 8003d9c:	40023c00 	.word	0x40023c00
 8003da0:	40023800 	.word	0x40023800
 8003da4:	08006194 	.word	0x08006194
 8003da8:	2000000c 	.word	0x2000000c
 8003dac:	20000010 	.word	0x20000010

08003db0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003db0:	b480      	push	{r7}
 8003db2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003db4:	4b03      	ldr	r3, [pc, #12]	@ (8003dc4 <HAL_RCC_GetHCLKFreq+0x14>)
 8003db6:	681b      	ldr	r3, [r3, #0]
}
 8003db8:	4618      	mov	r0, r3
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc0:	4770      	bx	lr
 8003dc2:	bf00      	nop
 8003dc4:	2000000c 	.word	0x2000000c

08003dc8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003dcc:	f7ff fff0 	bl	8003db0 <HAL_RCC_GetHCLKFreq>
 8003dd0:	4602      	mov	r2, r0
 8003dd2:	4b05      	ldr	r3, [pc, #20]	@ (8003de8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003dd4:	689b      	ldr	r3, [r3, #8]
 8003dd6:	0a9b      	lsrs	r3, r3, #10
 8003dd8:	f003 0307 	and.w	r3, r3, #7
 8003ddc:	4903      	ldr	r1, [pc, #12]	@ (8003dec <HAL_RCC_GetPCLK1Freq+0x24>)
 8003dde:	5ccb      	ldrb	r3, [r1, r3]
 8003de0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003de4:	4618      	mov	r0, r3
 8003de6:	bd80      	pop	{r7, pc}
 8003de8:	40023800 	.word	0x40023800
 8003dec:	080061a4 	.word	0x080061a4

08003df0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003df4:	f7ff ffdc 	bl	8003db0 <HAL_RCC_GetHCLKFreq>
 8003df8:	4602      	mov	r2, r0
 8003dfa:	4b05      	ldr	r3, [pc, #20]	@ (8003e10 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003dfc:	689b      	ldr	r3, [r3, #8]
 8003dfe:	0b5b      	lsrs	r3, r3, #13
 8003e00:	f003 0307 	and.w	r3, r3, #7
 8003e04:	4903      	ldr	r1, [pc, #12]	@ (8003e14 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003e06:	5ccb      	ldrb	r3, [r1, r3]
 8003e08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	bd80      	pop	{r7, pc}
 8003e10:	40023800 	.word	0x40023800
 8003e14:	080061a4 	.word	0x080061a4

08003e18 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003e1c:	b0ae      	sub	sp, #184	@ 0xb8
 8003e1e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003e20:	2300      	movs	r3, #0
 8003e22:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8003e26:	2300      	movs	r3, #0
 8003e28:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8003e32:	2300      	movs	r3, #0
 8003e34:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8003e38:	2300      	movs	r3, #0
 8003e3a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003e3e:	4bcb      	ldr	r3, [pc, #812]	@ (800416c <HAL_RCC_GetSysClockFreq+0x354>)
 8003e40:	689b      	ldr	r3, [r3, #8]
 8003e42:	f003 030c 	and.w	r3, r3, #12
 8003e46:	2b0c      	cmp	r3, #12
 8003e48:	f200 8206 	bhi.w	8004258 <HAL_RCC_GetSysClockFreq+0x440>
 8003e4c:	a201      	add	r2, pc, #4	@ (adr r2, 8003e54 <HAL_RCC_GetSysClockFreq+0x3c>)
 8003e4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e52:	bf00      	nop
 8003e54:	08003e89 	.word	0x08003e89
 8003e58:	08004259 	.word	0x08004259
 8003e5c:	08004259 	.word	0x08004259
 8003e60:	08004259 	.word	0x08004259
 8003e64:	08003e91 	.word	0x08003e91
 8003e68:	08004259 	.word	0x08004259
 8003e6c:	08004259 	.word	0x08004259
 8003e70:	08004259 	.word	0x08004259
 8003e74:	08003e99 	.word	0x08003e99
 8003e78:	08004259 	.word	0x08004259
 8003e7c:	08004259 	.word	0x08004259
 8003e80:	08004259 	.word	0x08004259
 8003e84:	08004089 	.word	0x08004089
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003e88:	4bb9      	ldr	r3, [pc, #740]	@ (8004170 <HAL_RCC_GetSysClockFreq+0x358>)
 8003e8a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003e8e:	e1e7      	b.n	8004260 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003e90:	4bb8      	ldr	r3, [pc, #736]	@ (8004174 <HAL_RCC_GetSysClockFreq+0x35c>)
 8003e92:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003e96:	e1e3      	b.n	8004260 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003e98:	4bb4      	ldr	r3, [pc, #720]	@ (800416c <HAL_RCC_GetSysClockFreq+0x354>)
 8003e9a:	685b      	ldr	r3, [r3, #4]
 8003e9c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003ea0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003ea4:	4bb1      	ldr	r3, [pc, #708]	@ (800416c <HAL_RCC_GetSysClockFreq+0x354>)
 8003ea6:	685b      	ldr	r3, [r3, #4]
 8003ea8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d071      	beq.n	8003f94 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003eb0:	4bae      	ldr	r3, [pc, #696]	@ (800416c <HAL_RCC_GetSysClockFreq+0x354>)
 8003eb2:	685b      	ldr	r3, [r3, #4]
 8003eb4:	099b      	lsrs	r3, r3, #6
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003ebc:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8003ec0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003ec4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ec8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003ecc:	2300      	movs	r3, #0
 8003ece:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003ed2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003ed6:	4622      	mov	r2, r4
 8003ed8:	462b      	mov	r3, r5
 8003eda:	f04f 0000 	mov.w	r0, #0
 8003ede:	f04f 0100 	mov.w	r1, #0
 8003ee2:	0159      	lsls	r1, r3, #5
 8003ee4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003ee8:	0150      	lsls	r0, r2, #5
 8003eea:	4602      	mov	r2, r0
 8003eec:	460b      	mov	r3, r1
 8003eee:	4621      	mov	r1, r4
 8003ef0:	1a51      	subs	r1, r2, r1
 8003ef2:	6439      	str	r1, [r7, #64]	@ 0x40
 8003ef4:	4629      	mov	r1, r5
 8003ef6:	eb63 0301 	sbc.w	r3, r3, r1
 8003efa:	647b      	str	r3, [r7, #68]	@ 0x44
 8003efc:	f04f 0200 	mov.w	r2, #0
 8003f00:	f04f 0300 	mov.w	r3, #0
 8003f04:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8003f08:	4649      	mov	r1, r9
 8003f0a:	018b      	lsls	r3, r1, #6
 8003f0c:	4641      	mov	r1, r8
 8003f0e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003f12:	4641      	mov	r1, r8
 8003f14:	018a      	lsls	r2, r1, #6
 8003f16:	4641      	mov	r1, r8
 8003f18:	1a51      	subs	r1, r2, r1
 8003f1a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003f1c:	4649      	mov	r1, r9
 8003f1e:	eb63 0301 	sbc.w	r3, r3, r1
 8003f22:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003f24:	f04f 0200 	mov.w	r2, #0
 8003f28:	f04f 0300 	mov.w	r3, #0
 8003f2c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8003f30:	4649      	mov	r1, r9
 8003f32:	00cb      	lsls	r3, r1, #3
 8003f34:	4641      	mov	r1, r8
 8003f36:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003f3a:	4641      	mov	r1, r8
 8003f3c:	00ca      	lsls	r2, r1, #3
 8003f3e:	4610      	mov	r0, r2
 8003f40:	4619      	mov	r1, r3
 8003f42:	4603      	mov	r3, r0
 8003f44:	4622      	mov	r2, r4
 8003f46:	189b      	adds	r3, r3, r2
 8003f48:	633b      	str	r3, [r7, #48]	@ 0x30
 8003f4a:	462b      	mov	r3, r5
 8003f4c:	460a      	mov	r2, r1
 8003f4e:	eb42 0303 	adc.w	r3, r2, r3
 8003f52:	637b      	str	r3, [r7, #52]	@ 0x34
 8003f54:	f04f 0200 	mov.w	r2, #0
 8003f58:	f04f 0300 	mov.w	r3, #0
 8003f5c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003f60:	4629      	mov	r1, r5
 8003f62:	024b      	lsls	r3, r1, #9
 8003f64:	4621      	mov	r1, r4
 8003f66:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003f6a:	4621      	mov	r1, r4
 8003f6c:	024a      	lsls	r2, r1, #9
 8003f6e:	4610      	mov	r0, r2
 8003f70:	4619      	mov	r1, r3
 8003f72:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003f76:	2200      	movs	r2, #0
 8003f78:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003f7c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003f80:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8003f84:	f7fc fe12 	bl	8000bac <__aeabi_uldivmod>
 8003f88:	4602      	mov	r2, r0
 8003f8a:	460b      	mov	r3, r1
 8003f8c:	4613      	mov	r3, r2
 8003f8e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003f92:	e067      	b.n	8004064 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f94:	4b75      	ldr	r3, [pc, #468]	@ (800416c <HAL_RCC_GetSysClockFreq+0x354>)
 8003f96:	685b      	ldr	r3, [r3, #4]
 8003f98:	099b      	lsrs	r3, r3, #6
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003fa0:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8003fa4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003fa8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003fac:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003fae:	2300      	movs	r3, #0
 8003fb0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003fb2:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8003fb6:	4622      	mov	r2, r4
 8003fb8:	462b      	mov	r3, r5
 8003fba:	f04f 0000 	mov.w	r0, #0
 8003fbe:	f04f 0100 	mov.w	r1, #0
 8003fc2:	0159      	lsls	r1, r3, #5
 8003fc4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003fc8:	0150      	lsls	r0, r2, #5
 8003fca:	4602      	mov	r2, r0
 8003fcc:	460b      	mov	r3, r1
 8003fce:	4621      	mov	r1, r4
 8003fd0:	1a51      	subs	r1, r2, r1
 8003fd2:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003fd4:	4629      	mov	r1, r5
 8003fd6:	eb63 0301 	sbc.w	r3, r3, r1
 8003fda:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003fdc:	f04f 0200 	mov.w	r2, #0
 8003fe0:	f04f 0300 	mov.w	r3, #0
 8003fe4:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8003fe8:	4649      	mov	r1, r9
 8003fea:	018b      	lsls	r3, r1, #6
 8003fec:	4641      	mov	r1, r8
 8003fee:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003ff2:	4641      	mov	r1, r8
 8003ff4:	018a      	lsls	r2, r1, #6
 8003ff6:	4641      	mov	r1, r8
 8003ff8:	ebb2 0a01 	subs.w	sl, r2, r1
 8003ffc:	4649      	mov	r1, r9
 8003ffe:	eb63 0b01 	sbc.w	fp, r3, r1
 8004002:	f04f 0200 	mov.w	r2, #0
 8004006:	f04f 0300 	mov.w	r3, #0
 800400a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800400e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004012:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004016:	4692      	mov	sl, r2
 8004018:	469b      	mov	fp, r3
 800401a:	4623      	mov	r3, r4
 800401c:	eb1a 0303 	adds.w	r3, sl, r3
 8004020:	623b      	str	r3, [r7, #32]
 8004022:	462b      	mov	r3, r5
 8004024:	eb4b 0303 	adc.w	r3, fp, r3
 8004028:	627b      	str	r3, [r7, #36]	@ 0x24
 800402a:	f04f 0200 	mov.w	r2, #0
 800402e:	f04f 0300 	mov.w	r3, #0
 8004032:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8004036:	4629      	mov	r1, r5
 8004038:	028b      	lsls	r3, r1, #10
 800403a:	4621      	mov	r1, r4
 800403c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004040:	4621      	mov	r1, r4
 8004042:	028a      	lsls	r2, r1, #10
 8004044:	4610      	mov	r0, r2
 8004046:	4619      	mov	r1, r3
 8004048:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800404c:	2200      	movs	r2, #0
 800404e:	673b      	str	r3, [r7, #112]	@ 0x70
 8004050:	677a      	str	r2, [r7, #116]	@ 0x74
 8004052:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8004056:	f7fc fda9 	bl	8000bac <__aeabi_uldivmod>
 800405a:	4602      	mov	r2, r0
 800405c:	460b      	mov	r3, r1
 800405e:	4613      	mov	r3, r2
 8004060:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004064:	4b41      	ldr	r3, [pc, #260]	@ (800416c <HAL_RCC_GetSysClockFreq+0x354>)
 8004066:	685b      	ldr	r3, [r3, #4]
 8004068:	0c1b      	lsrs	r3, r3, #16
 800406a:	f003 0303 	and.w	r3, r3, #3
 800406e:	3301      	adds	r3, #1
 8004070:	005b      	lsls	r3, r3, #1
 8004072:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8004076:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800407a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800407e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004082:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004086:	e0eb      	b.n	8004260 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004088:	4b38      	ldr	r3, [pc, #224]	@ (800416c <HAL_RCC_GetSysClockFreq+0x354>)
 800408a:	685b      	ldr	r3, [r3, #4]
 800408c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004090:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004094:	4b35      	ldr	r3, [pc, #212]	@ (800416c <HAL_RCC_GetSysClockFreq+0x354>)
 8004096:	685b      	ldr	r3, [r3, #4]
 8004098:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800409c:	2b00      	cmp	r3, #0
 800409e:	d06b      	beq.n	8004178 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80040a0:	4b32      	ldr	r3, [pc, #200]	@ (800416c <HAL_RCC_GetSysClockFreq+0x354>)
 80040a2:	685b      	ldr	r3, [r3, #4]
 80040a4:	099b      	lsrs	r3, r3, #6
 80040a6:	2200      	movs	r2, #0
 80040a8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80040aa:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80040ac:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80040ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040b2:	663b      	str	r3, [r7, #96]	@ 0x60
 80040b4:	2300      	movs	r3, #0
 80040b6:	667b      	str	r3, [r7, #100]	@ 0x64
 80040b8:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80040bc:	4622      	mov	r2, r4
 80040be:	462b      	mov	r3, r5
 80040c0:	f04f 0000 	mov.w	r0, #0
 80040c4:	f04f 0100 	mov.w	r1, #0
 80040c8:	0159      	lsls	r1, r3, #5
 80040ca:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80040ce:	0150      	lsls	r0, r2, #5
 80040d0:	4602      	mov	r2, r0
 80040d2:	460b      	mov	r3, r1
 80040d4:	4621      	mov	r1, r4
 80040d6:	1a51      	subs	r1, r2, r1
 80040d8:	61b9      	str	r1, [r7, #24]
 80040da:	4629      	mov	r1, r5
 80040dc:	eb63 0301 	sbc.w	r3, r3, r1
 80040e0:	61fb      	str	r3, [r7, #28]
 80040e2:	f04f 0200 	mov.w	r2, #0
 80040e6:	f04f 0300 	mov.w	r3, #0
 80040ea:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80040ee:	4659      	mov	r1, fp
 80040f0:	018b      	lsls	r3, r1, #6
 80040f2:	4651      	mov	r1, sl
 80040f4:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80040f8:	4651      	mov	r1, sl
 80040fa:	018a      	lsls	r2, r1, #6
 80040fc:	4651      	mov	r1, sl
 80040fe:	ebb2 0801 	subs.w	r8, r2, r1
 8004102:	4659      	mov	r1, fp
 8004104:	eb63 0901 	sbc.w	r9, r3, r1
 8004108:	f04f 0200 	mov.w	r2, #0
 800410c:	f04f 0300 	mov.w	r3, #0
 8004110:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004114:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004118:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800411c:	4690      	mov	r8, r2
 800411e:	4699      	mov	r9, r3
 8004120:	4623      	mov	r3, r4
 8004122:	eb18 0303 	adds.w	r3, r8, r3
 8004126:	613b      	str	r3, [r7, #16]
 8004128:	462b      	mov	r3, r5
 800412a:	eb49 0303 	adc.w	r3, r9, r3
 800412e:	617b      	str	r3, [r7, #20]
 8004130:	f04f 0200 	mov.w	r2, #0
 8004134:	f04f 0300 	mov.w	r3, #0
 8004138:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800413c:	4629      	mov	r1, r5
 800413e:	024b      	lsls	r3, r1, #9
 8004140:	4621      	mov	r1, r4
 8004142:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004146:	4621      	mov	r1, r4
 8004148:	024a      	lsls	r2, r1, #9
 800414a:	4610      	mov	r0, r2
 800414c:	4619      	mov	r1, r3
 800414e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004152:	2200      	movs	r2, #0
 8004154:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004156:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8004158:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800415c:	f7fc fd26 	bl	8000bac <__aeabi_uldivmod>
 8004160:	4602      	mov	r2, r0
 8004162:	460b      	mov	r3, r1
 8004164:	4613      	mov	r3, r2
 8004166:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800416a:	e065      	b.n	8004238 <HAL_RCC_GetSysClockFreq+0x420>
 800416c:	40023800 	.word	0x40023800
 8004170:	00f42400 	.word	0x00f42400
 8004174:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004178:	4b3d      	ldr	r3, [pc, #244]	@ (8004270 <HAL_RCC_GetSysClockFreq+0x458>)
 800417a:	685b      	ldr	r3, [r3, #4]
 800417c:	099b      	lsrs	r3, r3, #6
 800417e:	2200      	movs	r2, #0
 8004180:	4618      	mov	r0, r3
 8004182:	4611      	mov	r1, r2
 8004184:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004188:	653b      	str	r3, [r7, #80]	@ 0x50
 800418a:	2300      	movs	r3, #0
 800418c:	657b      	str	r3, [r7, #84]	@ 0x54
 800418e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8004192:	4642      	mov	r2, r8
 8004194:	464b      	mov	r3, r9
 8004196:	f04f 0000 	mov.w	r0, #0
 800419a:	f04f 0100 	mov.w	r1, #0
 800419e:	0159      	lsls	r1, r3, #5
 80041a0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80041a4:	0150      	lsls	r0, r2, #5
 80041a6:	4602      	mov	r2, r0
 80041a8:	460b      	mov	r3, r1
 80041aa:	4641      	mov	r1, r8
 80041ac:	1a51      	subs	r1, r2, r1
 80041ae:	60b9      	str	r1, [r7, #8]
 80041b0:	4649      	mov	r1, r9
 80041b2:	eb63 0301 	sbc.w	r3, r3, r1
 80041b6:	60fb      	str	r3, [r7, #12]
 80041b8:	f04f 0200 	mov.w	r2, #0
 80041bc:	f04f 0300 	mov.w	r3, #0
 80041c0:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80041c4:	4659      	mov	r1, fp
 80041c6:	018b      	lsls	r3, r1, #6
 80041c8:	4651      	mov	r1, sl
 80041ca:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80041ce:	4651      	mov	r1, sl
 80041d0:	018a      	lsls	r2, r1, #6
 80041d2:	4651      	mov	r1, sl
 80041d4:	1a54      	subs	r4, r2, r1
 80041d6:	4659      	mov	r1, fp
 80041d8:	eb63 0501 	sbc.w	r5, r3, r1
 80041dc:	f04f 0200 	mov.w	r2, #0
 80041e0:	f04f 0300 	mov.w	r3, #0
 80041e4:	00eb      	lsls	r3, r5, #3
 80041e6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80041ea:	00e2      	lsls	r2, r4, #3
 80041ec:	4614      	mov	r4, r2
 80041ee:	461d      	mov	r5, r3
 80041f0:	4643      	mov	r3, r8
 80041f2:	18e3      	adds	r3, r4, r3
 80041f4:	603b      	str	r3, [r7, #0]
 80041f6:	464b      	mov	r3, r9
 80041f8:	eb45 0303 	adc.w	r3, r5, r3
 80041fc:	607b      	str	r3, [r7, #4]
 80041fe:	f04f 0200 	mov.w	r2, #0
 8004202:	f04f 0300 	mov.w	r3, #0
 8004206:	e9d7 4500 	ldrd	r4, r5, [r7]
 800420a:	4629      	mov	r1, r5
 800420c:	028b      	lsls	r3, r1, #10
 800420e:	4621      	mov	r1, r4
 8004210:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004214:	4621      	mov	r1, r4
 8004216:	028a      	lsls	r2, r1, #10
 8004218:	4610      	mov	r0, r2
 800421a:	4619      	mov	r1, r3
 800421c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004220:	2200      	movs	r2, #0
 8004222:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004224:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8004226:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800422a:	f7fc fcbf 	bl	8000bac <__aeabi_uldivmod>
 800422e:	4602      	mov	r2, r0
 8004230:	460b      	mov	r3, r1
 8004232:	4613      	mov	r3, r2
 8004234:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8004238:	4b0d      	ldr	r3, [pc, #52]	@ (8004270 <HAL_RCC_GetSysClockFreq+0x458>)
 800423a:	685b      	ldr	r3, [r3, #4]
 800423c:	0f1b      	lsrs	r3, r3, #28
 800423e:	f003 0307 	and.w	r3, r3, #7
 8004242:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8004246:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800424a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800424e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004252:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004256:	e003      	b.n	8004260 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004258:	4b06      	ldr	r3, [pc, #24]	@ (8004274 <HAL_RCC_GetSysClockFreq+0x45c>)
 800425a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800425e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004260:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8004264:	4618      	mov	r0, r3
 8004266:	37b8      	adds	r7, #184	@ 0xb8
 8004268:	46bd      	mov	sp, r7
 800426a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800426e:	bf00      	nop
 8004270:	40023800 	.word	0x40023800
 8004274:	00f42400 	.word	0x00f42400

08004278 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004278:	b580      	push	{r7, lr}
 800427a:	b086      	sub	sp, #24
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2b00      	cmp	r3, #0
 8004284:	d101      	bne.n	800428a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004286:	2301      	movs	r3, #1
 8004288:	e28d      	b.n	80047a6 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f003 0301 	and.w	r3, r3, #1
 8004292:	2b00      	cmp	r3, #0
 8004294:	f000 8083 	beq.w	800439e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004298:	4b94      	ldr	r3, [pc, #592]	@ (80044ec <HAL_RCC_OscConfig+0x274>)
 800429a:	689b      	ldr	r3, [r3, #8]
 800429c:	f003 030c 	and.w	r3, r3, #12
 80042a0:	2b04      	cmp	r3, #4
 80042a2:	d019      	beq.n	80042d8 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80042a4:	4b91      	ldr	r3, [pc, #580]	@ (80044ec <HAL_RCC_OscConfig+0x274>)
 80042a6:	689b      	ldr	r3, [r3, #8]
 80042a8:	f003 030c 	and.w	r3, r3, #12
        || \
 80042ac:	2b08      	cmp	r3, #8
 80042ae:	d106      	bne.n	80042be <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80042b0:	4b8e      	ldr	r3, [pc, #568]	@ (80044ec <HAL_RCC_OscConfig+0x274>)
 80042b2:	685b      	ldr	r3, [r3, #4]
 80042b4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80042b8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80042bc:	d00c      	beq.n	80042d8 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80042be:	4b8b      	ldr	r3, [pc, #556]	@ (80044ec <HAL_RCC_OscConfig+0x274>)
 80042c0:	689b      	ldr	r3, [r3, #8]
 80042c2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80042c6:	2b0c      	cmp	r3, #12
 80042c8:	d112      	bne.n	80042f0 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80042ca:	4b88      	ldr	r3, [pc, #544]	@ (80044ec <HAL_RCC_OscConfig+0x274>)
 80042cc:	685b      	ldr	r3, [r3, #4]
 80042ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80042d2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80042d6:	d10b      	bne.n	80042f0 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042d8:	4b84      	ldr	r3, [pc, #528]	@ (80044ec <HAL_RCC_OscConfig+0x274>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d05b      	beq.n	800439c <HAL_RCC_OscConfig+0x124>
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	685b      	ldr	r3, [r3, #4]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d157      	bne.n	800439c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80042ec:	2301      	movs	r3, #1
 80042ee:	e25a      	b.n	80047a6 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	685b      	ldr	r3, [r3, #4]
 80042f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80042f8:	d106      	bne.n	8004308 <HAL_RCC_OscConfig+0x90>
 80042fa:	4b7c      	ldr	r3, [pc, #496]	@ (80044ec <HAL_RCC_OscConfig+0x274>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	4a7b      	ldr	r2, [pc, #492]	@ (80044ec <HAL_RCC_OscConfig+0x274>)
 8004300:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004304:	6013      	str	r3, [r2, #0]
 8004306:	e01d      	b.n	8004344 <HAL_RCC_OscConfig+0xcc>
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	685b      	ldr	r3, [r3, #4]
 800430c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004310:	d10c      	bne.n	800432c <HAL_RCC_OscConfig+0xb4>
 8004312:	4b76      	ldr	r3, [pc, #472]	@ (80044ec <HAL_RCC_OscConfig+0x274>)
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	4a75      	ldr	r2, [pc, #468]	@ (80044ec <HAL_RCC_OscConfig+0x274>)
 8004318:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800431c:	6013      	str	r3, [r2, #0]
 800431e:	4b73      	ldr	r3, [pc, #460]	@ (80044ec <HAL_RCC_OscConfig+0x274>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	4a72      	ldr	r2, [pc, #456]	@ (80044ec <HAL_RCC_OscConfig+0x274>)
 8004324:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004328:	6013      	str	r3, [r2, #0]
 800432a:	e00b      	b.n	8004344 <HAL_RCC_OscConfig+0xcc>
 800432c:	4b6f      	ldr	r3, [pc, #444]	@ (80044ec <HAL_RCC_OscConfig+0x274>)
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	4a6e      	ldr	r2, [pc, #440]	@ (80044ec <HAL_RCC_OscConfig+0x274>)
 8004332:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004336:	6013      	str	r3, [r2, #0]
 8004338:	4b6c      	ldr	r3, [pc, #432]	@ (80044ec <HAL_RCC_OscConfig+0x274>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	4a6b      	ldr	r2, [pc, #428]	@ (80044ec <HAL_RCC_OscConfig+0x274>)
 800433e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004342:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	685b      	ldr	r3, [r3, #4]
 8004348:	2b00      	cmp	r3, #0
 800434a:	d013      	beq.n	8004374 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800434c:	f7fd ff46 	bl	80021dc <HAL_GetTick>
 8004350:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004352:	e008      	b.n	8004366 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004354:	f7fd ff42 	bl	80021dc <HAL_GetTick>
 8004358:	4602      	mov	r2, r0
 800435a:	693b      	ldr	r3, [r7, #16]
 800435c:	1ad3      	subs	r3, r2, r3
 800435e:	2b64      	cmp	r3, #100	@ 0x64
 8004360:	d901      	bls.n	8004366 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8004362:	2303      	movs	r3, #3
 8004364:	e21f      	b.n	80047a6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004366:	4b61      	ldr	r3, [pc, #388]	@ (80044ec <HAL_RCC_OscConfig+0x274>)
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800436e:	2b00      	cmp	r3, #0
 8004370:	d0f0      	beq.n	8004354 <HAL_RCC_OscConfig+0xdc>
 8004372:	e014      	b.n	800439e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004374:	f7fd ff32 	bl	80021dc <HAL_GetTick>
 8004378:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800437a:	e008      	b.n	800438e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800437c:	f7fd ff2e 	bl	80021dc <HAL_GetTick>
 8004380:	4602      	mov	r2, r0
 8004382:	693b      	ldr	r3, [r7, #16]
 8004384:	1ad3      	subs	r3, r2, r3
 8004386:	2b64      	cmp	r3, #100	@ 0x64
 8004388:	d901      	bls.n	800438e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800438a:	2303      	movs	r3, #3
 800438c:	e20b      	b.n	80047a6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800438e:	4b57      	ldr	r3, [pc, #348]	@ (80044ec <HAL_RCC_OscConfig+0x274>)
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004396:	2b00      	cmp	r3, #0
 8004398:	d1f0      	bne.n	800437c <HAL_RCC_OscConfig+0x104>
 800439a:	e000      	b.n	800439e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800439c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f003 0302 	and.w	r3, r3, #2
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d06f      	beq.n	800448a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80043aa:	4b50      	ldr	r3, [pc, #320]	@ (80044ec <HAL_RCC_OscConfig+0x274>)
 80043ac:	689b      	ldr	r3, [r3, #8]
 80043ae:	f003 030c 	and.w	r3, r3, #12
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d017      	beq.n	80043e6 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80043b6:	4b4d      	ldr	r3, [pc, #308]	@ (80044ec <HAL_RCC_OscConfig+0x274>)
 80043b8:	689b      	ldr	r3, [r3, #8]
 80043ba:	f003 030c 	and.w	r3, r3, #12
        || \
 80043be:	2b08      	cmp	r3, #8
 80043c0:	d105      	bne.n	80043ce <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80043c2:	4b4a      	ldr	r3, [pc, #296]	@ (80044ec <HAL_RCC_OscConfig+0x274>)
 80043c4:	685b      	ldr	r3, [r3, #4]
 80043c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d00b      	beq.n	80043e6 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80043ce:	4b47      	ldr	r3, [pc, #284]	@ (80044ec <HAL_RCC_OscConfig+0x274>)
 80043d0:	689b      	ldr	r3, [r3, #8]
 80043d2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80043d6:	2b0c      	cmp	r3, #12
 80043d8:	d11c      	bne.n	8004414 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80043da:	4b44      	ldr	r3, [pc, #272]	@ (80044ec <HAL_RCC_OscConfig+0x274>)
 80043dc:	685b      	ldr	r3, [r3, #4]
 80043de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d116      	bne.n	8004414 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043e6:	4b41      	ldr	r3, [pc, #260]	@ (80044ec <HAL_RCC_OscConfig+0x274>)
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f003 0302 	and.w	r3, r3, #2
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d005      	beq.n	80043fe <HAL_RCC_OscConfig+0x186>
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	68db      	ldr	r3, [r3, #12]
 80043f6:	2b01      	cmp	r3, #1
 80043f8:	d001      	beq.n	80043fe <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80043fa:	2301      	movs	r3, #1
 80043fc:	e1d3      	b.n	80047a6 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043fe:	4b3b      	ldr	r3, [pc, #236]	@ (80044ec <HAL_RCC_OscConfig+0x274>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	691b      	ldr	r3, [r3, #16]
 800440a:	00db      	lsls	r3, r3, #3
 800440c:	4937      	ldr	r1, [pc, #220]	@ (80044ec <HAL_RCC_OscConfig+0x274>)
 800440e:	4313      	orrs	r3, r2
 8004410:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004412:	e03a      	b.n	800448a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	68db      	ldr	r3, [r3, #12]
 8004418:	2b00      	cmp	r3, #0
 800441a:	d020      	beq.n	800445e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800441c:	4b34      	ldr	r3, [pc, #208]	@ (80044f0 <HAL_RCC_OscConfig+0x278>)
 800441e:	2201      	movs	r2, #1
 8004420:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004422:	f7fd fedb 	bl	80021dc <HAL_GetTick>
 8004426:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004428:	e008      	b.n	800443c <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800442a:	f7fd fed7 	bl	80021dc <HAL_GetTick>
 800442e:	4602      	mov	r2, r0
 8004430:	693b      	ldr	r3, [r7, #16]
 8004432:	1ad3      	subs	r3, r2, r3
 8004434:	2b02      	cmp	r3, #2
 8004436:	d901      	bls.n	800443c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8004438:	2303      	movs	r3, #3
 800443a:	e1b4      	b.n	80047a6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800443c:	4b2b      	ldr	r3, [pc, #172]	@ (80044ec <HAL_RCC_OscConfig+0x274>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f003 0302 	and.w	r3, r3, #2
 8004444:	2b00      	cmp	r3, #0
 8004446:	d0f0      	beq.n	800442a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004448:	4b28      	ldr	r3, [pc, #160]	@ (80044ec <HAL_RCC_OscConfig+0x274>)
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	691b      	ldr	r3, [r3, #16]
 8004454:	00db      	lsls	r3, r3, #3
 8004456:	4925      	ldr	r1, [pc, #148]	@ (80044ec <HAL_RCC_OscConfig+0x274>)
 8004458:	4313      	orrs	r3, r2
 800445a:	600b      	str	r3, [r1, #0]
 800445c:	e015      	b.n	800448a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800445e:	4b24      	ldr	r3, [pc, #144]	@ (80044f0 <HAL_RCC_OscConfig+0x278>)
 8004460:	2200      	movs	r2, #0
 8004462:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004464:	f7fd feba 	bl	80021dc <HAL_GetTick>
 8004468:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800446a:	e008      	b.n	800447e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800446c:	f7fd feb6 	bl	80021dc <HAL_GetTick>
 8004470:	4602      	mov	r2, r0
 8004472:	693b      	ldr	r3, [r7, #16]
 8004474:	1ad3      	subs	r3, r2, r3
 8004476:	2b02      	cmp	r3, #2
 8004478:	d901      	bls.n	800447e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800447a:	2303      	movs	r3, #3
 800447c:	e193      	b.n	80047a6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800447e:	4b1b      	ldr	r3, [pc, #108]	@ (80044ec <HAL_RCC_OscConfig+0x274>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f003 0302 	and.w	r3, r3, #2
 8004486:	2b00      	cmp	r3, #0
 8004488:	d1f0      	bne.n	800446c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f003 0308 	and.w	r3, r3, #8
 8004492:	2b00      	cmp	r3, #0
 8004494:	d036      	beq.n	8004504 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	695b      	ldr	r3, [r3, #20]
 800449a:	2b00      	cmp	r3, #0
 800449c:	d016      	beq.n	80044cc <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800449e:	4b15      	ldr	r3, [pc, #84]	@ (80044f4 <HAL_RCC_OscConfig+0x27c>)
 80044a0:	2201      	movs	r2, #1
 80044a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044a4:	f7fd fe9a 	bl	80021dc <HAL_GetTick>
 80044a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80044aa:	e008      	b.n	80044be <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80044ac:	f7fd fe96 	bl	80021dc <HAL_GetTick>
 80044b0:	4602      	mov	r2, r0
 80044b2:	693b      	ldr	r3, [r7, #16]
 80044b4:	1ad3      	subs	r3, r2, r3
 80044b6:	2b02      	cmp	r3, #2
 80044b8:	d901      	bls.n	80044be <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80044ba:	2303      	movs	r3, #3
 80044bc:	e173      	b.n	80047a6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80044be:	4b0b      	ldr	r3, [pc, #44]	@ (80044ec <HAL_RCC_OscConfig+0x274>)
 80044c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80044c2:	f003 0302 	and.w	r3, r3, #2
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d0f0      	beq.n	80044ac <HAL_RCC_OscConfig+0x234>
 80044ca:	e01b      	b.n	8004504 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80044cc:	4b09      	ldr	r3, [pc, #36]	@ (80044f4 <HAL_RCC_OscConfig+0x27c>)
 80044ce:	2200      	movs	r2, #0
 80044d0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044d2:	f7fd fe83 	bl	80021dc <HAL_GetTick>
 80044d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044d8:	e00e      	b.n	80044f8 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80044da:	f7fd fe7f 	bl	80021dc <HAL_GetTick>
 80044de:	4602      	mov	r2, r0
 80044e0:	693b      	ldr	r3, [r7, #16]
 80044e2:	1ad3      	subs	r3, r2, r3
 80044e4:	2b02      	cmp	r3, #2
 80044e6:	d907      	bls.n	80044f8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80044e8:	2303      	movs	r3, #3
 80044ea:	e15c      	b.n	80047a6 <HAL_RCC_OscConfig+0x52e>
 80044ec:	40023800 	.word	0x40023800
 80044f0:	42470000 	.word	0x42470000
 80044f4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044f8:	4b8a      	ldr	r3, [pc, #552]	@ (8004724 <HAL_RCC_OscConfig+0x4ac>)
 80044fa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80044fc:	f003 0302 	and.w	r3, r3, #2
 8004500:	2b00      	cmp	r3, #0
 8004502:	d1ea      	bne.n	80044da <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f003 0304 	and.w	r3, r3, #4
 800450c:	2b00      	cmp	r3, #0
 800450e:	f000 8097 	beq.w	8004640 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004512:	2300      	movs	r3, #0
 8004514:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004516:	4b83      	ldr	r3, [pc, #524]	@ (8004724 <HAL_RCC_OscConfig+0x4ac>)
 8004518:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800451a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800451e:	2b00      	cmp	r3, #0
 8004520:	d10f      	bne.n	8004542 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004522:	2300      	movs	r3, #0
 8004524:	60bb      	str	r3, [r7, #8]
 8004526:	4b7f      	ldr	r3, [pc, #508]	@ (8004724 <HAL_RCC_OscConfig+0x4ac>)
 8004528:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800452a:	4a7e      	ldr	r2, [pc, #504]	@ (8004724 <HAL_RCC_OscConfig+0x4ac>)
 800452c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004530:	6413      	str	r3, [r2, #64]	@ 0x40
 8004532:	4b7c      	ldr	r3, [pc, #496]	@ (8004724 <HAL_RCC_OscConfig+0x4ac>)
 8004534:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004536:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800453a:	60bb      	str	r3, [r7, #8]
 800453c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800453e:	2301      	movs	r3, #1
 8004540:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004542:	4b79      	ldr	r3, [pc, #484]	@ (8004728 <HAL_RCC_OscConfig+0x4b0>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800454a:	2b00      	cmp	r3, #0
 800454c:	d118      	bne.n	8004580 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800454e:	4b76      	ldr	r3, [pc, #472]	@ (8004728 <HAL_RCC_OscConfig+0x4b0>)
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	4a75      	ldr	r2, [pc, #468]	@ (8004728 <HAL_RCC_OscConfig+0x4b0>)
 8004554:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004558:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800455a:	f7fd fe3f 	bl	80021dc <HAL_GetTick>
 800455e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004560:	e008      	b.n	8004574 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004562:	f7fd fe3b 	bl	80021dc <HAL_GetTick>
 8004566:	4602      	mov	r2, r0
 8004568:	693b      	ldr	r3, [r7, #16]
 800456a:	1ad3      	subs	r3, r2, r3
 800456c:	2b02      	cmp	r3, #2
 800456e:	d901      	bls.n	8004574 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8004570:	2303      	movs	r3, #3
 8004572:	e118      	b.n	80047a6 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004574:	4b6c      	ldr	r3, [pc, #432]	@ (8004728 <HAL_RCC_OscConfig+0x4b0>)
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800457c:	2b00      	cmp	r3, #0
 800457e:	d0f0      	beq.n	8004562 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	689b      	ldr	r3, [r3, #8]
 8004584:	2b01      	cmp	r3, #1
 8004586:	d106      	bne.n	8004596 <HAL_RCC_OscConfig+0x31e>
 8004588:	4b66      	ldr	r3, [pc, #408]	@ (8004724 <HAL_RCC_OscConfig+0x4ac>)
 800458a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800458c:	4a65      	ldr	r2, [pc, #404]	@ (8004724 <HAL_RCC_OscConfig+0x4ac>)
 800458e:	f043 0301 	orr.w	r3, r3, #1
 8004592:	6713      	str	r3, [r2, #112]	@ 0x70
 8004594:	e01c      	b.n	80045d0 <HAL_RCC_OscConfig+0x358>
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	689b      	ldr	r3, [r3, #8]
 800459a:	2b05      	cmp	r3, #5
 800459c:	d10c      	bne.n	80045b8 <HAL_RCC_OscConfig+0x340>
 800459e:	4b61      	ldr	r3, [pc, #388]	@ (8004724 <HAL_RCC_OscConfig+0x4ac>)
 80045a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045a2:	4a60      	ldr	r2, [pc, #384]	@ (8004724 <HAL_RCC_OscConfig+0x4ac>)
 80045a4:	f043 0304 	orr.w	r3, r3, #4
 80045a8:	6713      	str	r3, [r2, #112]	@ 0x70
 80045aa:	4b5e      	ldr	r3, [pc, #376]	@ (8004724 <HAL_RCC_OscConfig+0x4ac>)
 80045ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045ae:	4a5d      	ldr	r2, [pc, #372]	@ (8004724 <HAL_RCC_OscConfig+0x4ac>)
 80045b0:	f043 0301 	orr.w	r3, r3, #1
 80045b4:	6713      	str	r3, [r2, #112]	@ 0x70
 80045b6:	e00b      	b.n	80045d0 <HAL_RCC_OscConfig+0x358>
 80045b8:	4b5a      	ldr	r3, [pc, #360]	@ (8004724 <HAL_RCC_OscConfig+0x4ac>)
 80045ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045bc:	4a59      	ldr	r2, [pc, #356]	@ (8004724 <HAL_RCC_OscConfig+0x4ac>)
 80045be:	f023 0301 	bic.w	r3, r3, #1
 80045c2:	6713      	str	r3, [r2, #112]	@ 0x70
 80045c4:	4b57      	ldr	r3, [pc, #348]	@ (8004724 <HAL_RCC_OscConfig+0x4ac>)
 80045c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045c8:	4a56      	ldr	r2, [pc, #344]	@ (8004724 <HAL_RCC_OscConfig+0x4ac>)
 80045ca:	f023 0304 	bic.w	r3, r3, #4
 80045ce:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	689b      	ldr	r3, [r3, #8]
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d015      	beq.n	8004604 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045d8:	f7fd fe00 	bl	80021dc <HAL_GetTick>
 80045dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045de:	e00a      	b.n	80045f6 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045e0:	f7fd fdfc 	bl	80021dc <HAL_GetTick>
 80045e4:	4602      	mov	r2, r0
 80045e6:	693b      	ldr	r3, [r7, #16]
 80045e8:	1ad3      	subs	r3, r2, r3
 80045ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045ee:	4293      	cmp	r3, r2
 80045f0:	d901      	bls.n	80045f6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80045f2:	2303      	movs	r3, #3
 80045f4:	e0d7      	b.n	80047a6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045f6:	4b4b      	ldr	r3, [pc, #300]	@ (8004724 <HAL_RCC_OscConfig+0x4ac>)
 80045f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045fa:	f003 0302 	and.w	r3, r3, #2
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d0ee      	beq.n	80045e0 <HAL_RCC_OscConfig+0x368>
 8004602:	e014      	b.n	800462e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004604:	f7fd fdea 	bl	80021dc <HAL_GetTick>
 8004608:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800460a:	e00a      	b.n	8004622 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800460c:	f7fd fde6 	bl	80021dc <HAL_GetTick>
 8004610:	4602      	mov	r2, r0
 8004612:	693b      	ldr	r3, [r7, #16]
 8004614:	1ad3      	subs	r3, r2, r3
 8004616:	f241 3288 	movw	r2, #5000	@ 0x1388
 800461a:	4293      	cmp	r3, r2
 800461c:	d901      	bls.n	8004622 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800461e:	2303      	movs	r3, #3
 8004620:	e0c1      	b.n	80047a6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004622:	4b40      	ldr	r3, [pc, #256]	@ (8004724 <HAL_RCC_OscConfig+0x4ac>)
 8004624:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004626:	f003 0302 	and.w	r3, r3, #2
 800462a:	2b00      	cmp	r3, #0
 800462c:	d1ee      	bne.n	800460c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800462e:	7dfb      	ldrb	r3, [r7, #23]
 8004630:	2b01      	cmp	r3, #1
 8004632:	d105      	bne.n	8004640 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004634:	4b3b      	ldr	r3, [pc, #236]	@ (8004724 <HAL_RCC_OscConfig+0x4ac>)
 8004636:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004638:	4a3a      	ldr	r2, [pc, #232]	@ (8004724 <HAL_RCC_OscConfig+0x4ac>)
 800463a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800463e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	699b      	ldr	r3, [r3, #24]
 8004644:	2b00      	cmp	r3, #0
 8004646:	f000 80ad 	beq.w	80047a4 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800464a:	4b36      	ldr	r3, [pc, #216]	@ (8004724 <HAL_RCC_OscConfig+0x4ac>)
 800464c:	689b      	ldr	r3, [r3, #8]
 800464e:	f003 030c 	and.w	r3, r3, #12
 8004652:	2b08      	cmp	r3, #8
 8004654:	d060      	beq.n	8004718 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	699b      	ldr	r3, [r3, #24]
 800465a:	2b02      	cmp	r3, #2
 800465c:	d145      	bne.n	80046ea <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800465e:	4b33      	ldr	r3, [pc, #204]	@ (800472c <HAL_RCC_OscConfig+0x4b4>)
 8004660:	2200      	movs	r2, #0
 8004662:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004664:	f7fd fdba 	bl	80021dc <HAL_GetTick>
 8004668:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800466a:	e008      	b.n	800467e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800466c:	f7fd fdb6 	bl	80021dc <HAL_GetTick>
 8004670:	4602      	mov	r2, r0
 8004672:	693b      	ldr	r3, [r7, #16]
 8004674:	1ad3      	subs	r3, r2, r3
 8004676:	2b02      	cmp	r3, #2
 8004678:	d901      	bls.n	800467e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800467a:	2303      	movs	r3, #3
 800467c:	e093      	b.n	80047a6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800467e:	4b29      	ldr	r3, [pc, #164]	@ (8004724 <HAL_RCC_OscConfig+0x4ac>)
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004686:	2b00      	cmp	r3, #0
 8004688:	d1f0      	bne.n	800466c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	69da      	ldr	r2, [r3, #28]
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6a1b      	ldr	r3, [r3, #32]
 8004692:	431a      	orrs	r2, r3
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004698:	019b      	lsls	r3, r3, #6
 800469a:	431a      	orrs	r2, r3
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046a0:	085b      	lsrs	r3, r3, #1
 80046a2:	3b01      	subs	r3, #1
 80046a4:	041b      	lsls	r3, r3, #16
 80046a6:	431a      	orrs	r2, r3
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046ac:	061b      	lsls	r3, r3, #24
 80046ae:	431a      	orrs	r2, r3
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046b4:	071b      	lsls	r3, r3, #28
 80046b6:	491b      	ldr	r1, [pc, #108]	@ (8004724 <HAL_RCC_OscConfig+0x4ac>)
 80046b8:	4313      	orrs	r3, r2
 80046ba:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80046bc:	4b1b      	ldr	r3, [pc, #108]	@ (800472c <HAL_RCC_OscConfig+0x4b4>)
 80046be:	2201      	movs	r2, #1
 80046c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046c2:	f7fd fd8b 	bl	80021dc <HAL_GetTick>
 80046c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046c8:	e008      	b.n	80046dc <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046ca:	f7fd fd87 	bl	80021dc <HAL_GetTick>
 80046ce:	4602      	mov	r2, r0
 80046d0:	693b      	ldr	r3, [r7, #16]
 80046d2:	1ad3      	subs	r3, r2, r3
 80046d4:	2b02      	cmp	r3, #2
 80046d6:	d901      	bls.n	80046dc <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80046d8:	2303      	movs	r3, #3
 80046da:	e064      	b.n	80047a6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046dc:	4b11      	ldr	r3, [pc, #68]	@ (8004724 <HAL_RCC_OscConfig+0x4ac>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d0f0      	beq.n	80046ca <HAL_RCC_OscConfig+0x452>
 80046e8:	e05c      	b.n	80047a4 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046ea:	4b10      	ldr	r3, [pc, #64]	@ (800472c <HAL_RCC_OscConfig+0x4b4>)
 80046ec:	2200      	movs	r2, #0
 80046ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046f0:	f7fd fd74 	bl	80021dc <HAL_GetTick>
 80046f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046f6:	e008      	b.n	800470a <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046f8:	f7fd fd70 	bl	80021dc <HAL_GetTick>
 80046fc:	4602      	mov	r2, r0
 80046fe:	693b      	ldr	r3, [r7, #16]
 8004700:	1ad3      	subs	r3, r2, r3
 8004702:	2b02      	cmp	r3, #2
 8004704:	d901      	bls.n	800470a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8004706:	2303      	movs	r3, #3
 8004708:	e04d      	b.n	80047a6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800470a:	4b06      	ldr	r3, [pc, #24]	@ (8004724 <HAL_RCC_OscConfig+0x4ac>)
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004712:	2b00      	cmp	r3, #0
 8004714:	d1f0      	bne.n	80046f8 <HAL_RCC_OscConfig+0x480>
 8004716:	e045      	b.n	80047a4 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	699b      	ldr	r3, [r3, #24]
 800471c:	2b01      	cmp	r3, #1
 800471e:	d107      	bne.n	8004730 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004720:	2301      	movs	r3, #1
 8004722:	e040      	b.n	80047a6 <HAL_RCC_OscConfig+0x52e>
 8004724:	40023800 	.word	0x40023800
 8004728:	40007000 	.word	0x40007000
 800472c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004730:	4b1f      	ldr	r3, [pc, #124]	@ (80047b0 <HAL_RCC_OscConfig+0x538>)
 8004732:	685b      	ldr	r3, [r3, #4]
 8004734:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	699b      	ldr	r3, [r3, #24]
 800473a:	2b01      	cmp	r3, #1
 800473c:	d030      	beq.n	80047a0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004748:	429a      	cmp	r2, r3
 800474a:	d129      	bne.n	80047a0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004756:	429a      	cmp	r2, r3
 8004758:	d122      	bne.n	80047a0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800475a:	68fa      	ldr	r2, [r7, #12]
 800475c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004760:	4013      	ands	r3, r2
 8004762:	687a      	ldr	r2, [r7, #4]
 8004764:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004766:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004768:	4293      	cmp	r3, r2
 800476a:	d119      	bne.n	80047a0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004776:	085b      	lsrs	r3, r3, #1
 8004778:	3b01      	subs	r3, #1
 800477a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800477c:	429a      	cmp	r2, r3
 800477e:	d10f      	bne.n	80047a0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800478a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800478c:	429a      	cmp	r2, r3
 800478e:	d107      	bne.n	80047a0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800479a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800479c:	429a      	cmp	r2, r3
 800479e:	d001      	beq.n	80047a4 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80047a0:	2301      	movs	r3, #1
 80047a2:	e000      	b.n	80047a6 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80047a4:	2300      	movs	r3, #0
}
 80047a6:	4618      	mov	r0, r3
 80047a8:	3718      	adds	r7, #24
 80047aa:	46bd      	mov	sp, r7
 80047ac:	bd80      	pop	{r7, pc}
 80047ae:	bf00      	nop
 80047b0:	40023800 	.word	0x40023800

080047b4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80047b4:	b580      	push	{r7, lr}
 80047b6:	b082      	sub	sp, #8
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d101      	bne.n	80047c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80047c2:	2301      	movs	r3, #1
 80047c4:	e042      	b.n	800484c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80047cc:	b2db      	uxtb	r3, r3
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d106      	bne.n	80047e0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	2200      	movs	r2, #0
 80047d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80047da:	6878      	ldr	r0, [r7, #4]
 80047dc:	f7fd fbf2 	bl	8001fc4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2224      	movs	r2, #36	@ 0x24
 80047e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	68da      	ldr	r2, [r3, #12]
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80047f6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80047f8:	6878      	ldr	r0, [r7, #4]
 80047fa:	f000 f973 	bl	8004ae4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	691a      	ldr	r2, [r3, #16]
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800480c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	695a      	ldr	r2, [r3, #20]
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800481c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	68da      	ldr	r2, [r3, #12]
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800482c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	2200      	movs	r2, #0
 8004832:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2220      	movs	r2, #32
 8004838:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2220      	movs	r2, #32
 8004840:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2200      	movs	r2, #0
 8004848:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800484a:	2300      	movs	r3, #0
}
 800484c:	4618      	mov	r0, r3
 800484e:	3708      	adds	r7, #8
 8004850:	46bd      	mov	sp, r7
 8004852:	bd80      	pop	{r7, pc}

08004854 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b08a      	sub	sp, #40	@ 0x28
 8004858:	af02      	add	r7, sp, #8
 800485a:	60f8      	str	r0, [r7, #12]
 800485c:	60b9      	str	r1, [r7, #8]
 800485e:	603b      	str	r3, [r7, #0]
 8004860:	4613      	mov	r3, r2
 8004862:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004864:	2300      	movs	r3, #0
 8004866:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800486e:	b2db      	uxtb	r3, r3
 8004870:	2b20      	cmp	r3, #32
 8004872:	d175      	bne.n	8004960 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004874:	68bb      	ldr	r3, [r7, #8]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d002      	beq.n	8004880 <HAL_UART_Transmit+0x2c>
 800487a:	88fb      	ldrh	r3, [r7, #6]
 800487c:	2b00      	cmp	r3, #0
 800487e:	d101      	bne.n	8004884 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004880:	2301      	movs	r3, #1
 8004882:	e06e      	b.n	8004962 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	2200      	movs	r2, #0
 8004888:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	2221      	movs	r2, #33	@ 0x21
 800488e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004892:	f7fd fca3 	bl	80021dc <HAL_GetTick>
 8004896:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	88fa      	ldrh	r2, [r7, #6]
 800489c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	88fa      	ldrh	r2, [r7, #6]
 80048a2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	689b      	ldr	r3, [r3, #8]
 80048a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048ac:	d108      	bne.n	80048c0 <HAL_UART_Transmit+0x6c>
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	691b      	ldr	r3, [r3, #16]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d104      	bne.n	80048c0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80048b6:	2300      	movs	r3, #0
 80048b8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80048ba:	68bb      	ldr	r3, [r7, #8]
 80048bc:	61bb      	str	r3, [r7, #24]
 80048be:	e003      	b.n	80048c8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80048c0:	68bb      	ldr	r3, [r7, #8]
 80048c2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80048c4:	2300      	movs	r3, #0
 80048c6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80048c8:	e02e      	b.n	8004928 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80048ca:	683b      	ldr	r3, [r7, #0]
 80048cc:	9300      	str	r3, [sp, #0]
 80048ce:	697b      	ldr	r3, [r7, #20]
 80048d0:	2200      	movs	r2, #0
 80048d2:	2180      	movs	r1, #128	@ 0x80
 80048d4:	68f8      	ldr	r0, [r7, #12]
 80048d6:	f000 f848 	bl	800496a <UART_WaitOnFlagUntilTimeout>
 80048da:	4603      	mov	r3, r0
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d005      	beq.n	80048ec <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	2220      	movs	r2, #32
 80048e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80048e8:	2303      	movs	r3, #3
 80048ea:	e03a      	b.n	8004962 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80048ec:	69fb      	ldr	r3, [r7, #28]
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d10b      	bne.n	800490a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80048f2:	69bb      	ldr	r3, [r7, #24]
 80048f4:	881b      	ldrh	r3, [r3, #0]
 80048f6:	461a      	mov	r2, r3
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004900:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004902:	69bb      	ldr	r3, [r7, #24]
 8004904:	3302      	adds	r3, #2
 8004906:	61bb      	str	r3, [r7, #24]
 8004908:	e007      	b.n	800491a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800490a:	69fb      	ldr	r3, [r7, #28]
 800490c:	781a      	ldrb	r2, [r3, #0]
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004914:	69fb      	ldr	r3, [r7, #28]
 8004916:	3301      	adds	r3, #1
 8004918:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800491e:	b29b      	uxth	r3, r3
 8004920:	3b01      	subs	r3, #1
 8004922:	b29a      	uxth	r2, r3
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800492c:	b29b      	uxth	r3, r3
 800492e:	2b00      	cmp	r3, #0
 8004930:	d1cb      	bne.n	80048ca <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004932:	683b      	ldr	r3, [r7, #0]
 8004934:	9300      	str	r3, [sp, #0]
 8004936:	697b      	ldr	r3, [r7, #20]
 8004938:	2200      	movs	r2, #0
 800493a:	2140      	movs	r1, #64	@ 0x40
 800493c:	68f8      	ldr	r0, [r7, #12]
 800493e:	f000 f814 	bl	800496a <UART_WaitOnFlagUntilTimeout>
 8004942:	4603      	mov	r3, r0
 8004944:	2b00      	cmp	r3, #0
 8004946:	d005      	beq.n	8004954 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	2220      	movs	r2, #32
 800494c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004950:	2303      	movs	r3, #3
 8004952:	e006      	b.n	8004962 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	2220      	movs	r2, #32
 8004958:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800495c:	2300      	movs	r3, #0
 800495e:	e000      	b.n	8004962 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004960:	2302      	movs	r3, #2
  }
}
 8004962:	4618      	mov	r0, r3
 8004964:	3720      	adds	r7, #32
 8004966:	46bd      	mov	sp, r7
 8004968:	bd80      	pop	{r7, pc}

0800496a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800496a:	b580      	push	{r7, lr}
 800496c:	b086      	sub	sp, #24
 800496e:	af00      	add	r7, sp, #0
 8004970:	60f8      	str	r0, [r7, #12]
 8004972:	60b9      	str	r1, [r7, #8]
 8004974:	603b      	str	r3, [r7, #0]
 8004976:	4613      	mov	r3, r2
 8004978:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800497a:	e03b      	b.n	80049f4 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800497c:	6a3b      	ldr	r3, [r7, #32]
 800497e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004982:	d037      	beq.n	80049f4 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004984:	f7fd fc2a 	bl	80021dc <HAL_GetTick>
 8004988:	4602      	mov	r2, r0
 800498a:	683b      	ldr	r3, [r7, #0]
 800498c:	1ad3      	subs	r3, r2, r3
 800498e:	6a3a      	ldr	r2, [r7, #32]
 8004990:	429a      	cmp	r2, r3
 8004992:	d302      	bcc.n	800499a <UART_WaitOnFlagUntilTimeout+0x30>
 8004994:	6a3b      	ldr	r3, [r7, #32]
 8004996:	2b00      	cmp	r3, #0
 8004998:	d101      	bne.n	800499e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800499a:	2303      	movs	r3, #3
 800499c:	e03a      	b.n	8004a14 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	68db      	ldr	r3, [r3, #12]
 80049a4:	f003 0304 	and.w	r3, r3, #4
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d023      	beq.n	80049f4 <UART_WaitOnFlagUntilTimeout+0x8a>
 80049ac:	68bb      	ldr	r3, [r7, #8]
 80049ae:	2b80      	cmp	r3, #128	@ 0x80
 80049b0:	d020      	beq.n	80049f4 <UART_WaitOnFlagUntilTimeout+0x8a>
 80049b2:	68bb      	ldr	r3, [r7, #8]
 80049b4:	2b40      	cmp	r3, #64	@ 0x40
 80049b6:	d01d      	beq.n	80049f4 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f003 0308 	and.w	r3, r3, #8
 80049c2:	2b08      	cmp	r3, #8
 80049c4:	d116      	bne.n	80049f4 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80049c6:	2300      	movs	r3, #0
 80049c8:	617b      	str	r3, [r7, #20]
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	617b      	str	r3, [r7, #20]
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	685b      	ldr	r3, [r3, #4]
 80049d8:	617b      	str	r3, [r7, #20]
 80049da:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80049dc:	68f8      	ldr	r0, [r7, #12]
 80049de:	f000 f81d 	bl	8004a1c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	2208      	movs	r2, #8
 80049e6:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	2200      	movs	r2, #0
 80049ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80049f0:	2301      	movs	r3, #1
 80049f2:	e00f      	b.n	8004a14 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	681a      	ldr	r2, [r3, #0]
 80049fa:	68bb      	ldr	r3, [r7, #8]
 80049fc:	4013      	ands	r3, r2
 80049fe:	68ba      	ldr	r2, [r7, #8]
 8004a00:	429a      	cmp	r2, r3
 8004a02:	bf0c      	ite	eq
 8004a04:	2301      	moveq	r3, #1
 8004a06:	2300      	movne	r3, #0
 8004a08:	b2db      	uxtb	r3, r3
 8004a0a:	461a      	mov	r2, r3
 8004a0c:	79fb      	ldrb	r3, [r7, #7]
 8004a0e:	429a      	cmp	r2, r3
 8004a10:	d0b4      	beq.n	800497c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004a12:	2300      	movs	r3, #0
}
 8004a14:	4618      	mov	r0, r3
 8004a16:	3718      	adds	r7, #24
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	bd80      	pop	{r7, pc}

08004a1c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004a1c:	b480      	push	{r7}
 8004a1e:	b095      	sub	sp, #84	@ 0x54
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	330c      	adds	r3, #12
 8004a2a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a2e:	e853 3f00 	ldrex	r3, [r3]
 8004a32:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004a34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a36:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004a3a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	330c      	adds	r3, #12
 8004a42:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004a44:	643a      	str	r2, [r7, #64]	@ 0x40
 8004a46:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a48:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004a4a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004a4c:	e841 2300 	strex	r3, r2, [r1]
 8004a50:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004a52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d1e5      	bne.n	8004a24 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	3314      	adds	r3, #20
 8004a5e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a60:	6a3b      	ldr	r3, [r7, #32]
 8004a62:	e853 3f00 	ldrex	r3, [r3]
 8004a66:	61fb      	str	r3, [r7, #28]
   return(result);
 8004a68:	69fb      	ldr	r3, [r7, #28]
 8004a6a:	f023 0301 	bic.w	r3, r3, #1
 8004a6e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	3314      	adds	r3, #20
 8004a76:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004a78:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004a7a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a7c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004a7e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004a80:	e841 2300 	strex	r3, r2, [r1]
 8004a84:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004a86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d1e5      	bne.n	8004a58 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a90:	2b01      	cmp	r3, #1
 8004a92:	d119      	bne.n	8004ac8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	330c      	adds	r3, #12
 8004a9a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	e853 3f00 	ldrex	r3, [r3]
 8004aa2:	60bb      	str	r3, [r7, #8]
   return(result);
 8004aa4:	68bb      	ldr	r3, [r7, #8]
 8004aa6:	f023 0310 	bic.w	r3, r3, #16
 8004aaa:	647b      	str	r3, [r7, #68]	@ 0x44
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	330c      	adds	r3, #12
 8004ab2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004ab4:	61ba      	str	r2, [r7, #24]
 8004ab6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ab8:	6979      	ldr	r1, [r7, #20]
 8004aba:	69ba      	ldr	r2, [r7, #24]
 8004abc:	e841 2300 	strex	r3, r2, [r1]
 8004ac0:	613b      	str	r3, [r7, #16]
   return(result);
 8004ac2:	693b      	ldr	r3, [r7, #16]
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d1e5      	bne.n	8004a94 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2220      	movs	r2, #32
 8004acc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004ad6:	bf00      	nop
 8004ad8:	3754      	adds	r7, #84	@ 0x54
 8004ada:	46bd      	mov	sp, r7
 8004adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae0:	4770      	bx	lr
	...

08004ae4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004ae4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ae8:	b0c0      	sub	sp, #256	@ 0x100
 8004aea:	af00      	add	r7, sp, #0
 8004aec:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004af0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	691b      	ldr	r3, [r3, #16]
 8004af8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004afc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b00:	68d9      	ldr	r1, [r3, #12]
 8004b02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b06:	681a      	ldr	r2, [r3, #0]
 8004b08:	ea40 0301 	orr.w	r3, r0, r1
 8004b0c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004b0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b12:	689a      	ldr	r2, [r3, #8]
 8004b14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b18:	691b      	ldr	r3, [r3, #16]
 8004b1a:	431a      	orrs	r2, r3
 8004b1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b20:	695b      	ldr	r3, [r3, #20]
 8004b22:	431a      	orrs	r2, r3
 8004b24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b28:	69db      	ldr	r3, [r3, #28]
 8004b2a:	4313      	orrs	r3, r2
 8004b2c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004b30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	68db      	ldr	r3, [r3, #12]
 8004b38:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004b3c:	f021 010c 	bic.w	r1, r1, #12
 8004b40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b44:	681a      	ldr	r2, [r3, #0]
 8004b46:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004b4a:	430b      	orrs	r3, r1
 8004b4c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004b4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	695b      	ldr	r3, [r3, #20]
 8004b56:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004b5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b5e:	6999      	ldr	r1, [r3, #24]
 8004b60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b64:	681a      	ldr	r2, [r3, #0]
 8004b66:	ea40 0301 	orr.w	r3, r0, r1
 8004b6a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004b6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b70:	681a      	ldr	r2, [r3, #0]
 8004b72:	4b8f      	ldr	r3, [pc, #572]	@ (8004db0 <UART_SetConfig+0x2cc>)
 8004b74:	429a      	cmp	r2, r3
 8004b76:	d005      	beq.n	8004b84 <UART_SetConfig+0xa0>
 8004b78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b7c:	681a      	ldr	r2, [r3, #0]
 8004b7e:	4b8d      	ldr	r3, [pc, #564]	@ (8004db4 <UART_SetConfig+0x2d0>)
 8004b80:	429a      	cmp	r2, r3
 8004b82:	d104      	bne.n	8004b8e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004b84:	f7ff f934 	bl	8003df0 <HAL_RCC_GetPCLK2Freq>
 8004b88:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004b8c:	e003      	b.n	8004b96 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004b8e:	f7ff f91b 	bl	8003dc8 <HAL_RCC_GetPCLK1Freq>
 8004b92:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004b96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b9a:	69db      	ldr	r3, [r3, #28]
 8004b9c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004ba0:	f040 810c 	bne.w	8004dbc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004ba4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004ba8:	2200      	movs	r2, #0
 8004baa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004bae:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004bb2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004bb6:	4622      	mov	r2, r4
 8004bb8:	462b      	mov	r3, r5
 8004bba:	1891      	adds	r1, r2, r2
 8004bbc:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004bbe:	415b      	adcs	r3, r3
 8004bc0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004bc2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004bc6:	4621      	mov	r1, r4
 8004bc8:	eb12 0801 	adds.w	r8, r2, r1
 8004bcc:	4629      	mov	r1, r5
 8004bce:	eb43 0901 	adc.w	r9, r3, r1
 8004bd2:	f04f 0200 	mov.w	r2, #0
 8004bd6:	f04f 0300 	mov.w	r3, #0
 8004bda:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004bde:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004be2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004be6:	4690      	mov	r8, r2
 8004be8:	4699      	mov	r9, r3
 8004bea:	4623      	mov	r3, r4
 8004bec:	eb18 0303 	adds.w	r3, r8, r3
 8004bf0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004bf4:	462b      	mov	r3, r5
 8004bf6:	eb49 0303 	adc.w	r3, r9, r3
 8004bfa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004bfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c02:	685b      	ldr	r3, [r3, #4]
 8004c04:	2200      	movs	r2, #0
 8004c06:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004c0a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004c0e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004c12:	460b      	mov	r3, r1
 8004c14:	18db      	adds	r3, r3, r3
 8004c16:	653b      	str	r3, [r7, #80]	@ 0x50
 8004c18:	4613      	mov	r3, r2
 8004c1a:	eb42 0303 	adc.w	r3, r2, r3
 8004c1e:	657b      	str	r3, [r7, #84]	@ 0x54
 8004c20:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004c24:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004c28:	f7fb ffc0 	bl	8000bac <__aeabi_uldivmod>
 8004c2c:	4602      	mov	r2, r0
 8004c2e:	460b      	mov	r3, r1
 8004c30:	4b61      	ldr	r3, [pc, #388]	@ (8004db8 <UART_SetConfig+0x2d4>)
 8004c32:	fba3 2302 	umull	r2, r3, r3, r2
 8004c36:	095b      	lsrs	r3, r3, #5
 8004c38:	011c      	lsls	r4, r3, #4
 8004c3a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004c3e:	2200      	movs	r2, #0
 8004c40:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004c44:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004c48:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004c4c:	4642      	mov	r2, r8
 8004c4e:	464b      	mov	r3, r9
 8004c50:	1891      	adds	r1, r2, r2
 8004c52:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004c54:	415b      	adcs	r3, r3
 8004c56:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004c58:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004c5c:	4641      	mov	r1, r8
 8004c5e:	eb12 0a01 	adds.w	sl, r2, r1
 8004c62:	4649      	mov	r1, r9
 8004c64:	eb43 0b01 	adc.w	fp, r3, r1
 8004c68:	f04f 0200 	mov.w	r2, #0
 8004c6c:	f04f 0300 	mov.w	r3, #0
 8004c70:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004c74:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004c78:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004c7c:	4692      	mov	sl, r2
 8004c7e:	469b      	mov	fp, r3
 8004c80:	4643      	mov	r3, r8
 8004c82:	eb1a 0303 	adds.w	r3, sl, r3
 8004c86:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004c8a:	464b      	mov	r3, r9
 8004c8c:	eb4b 0303 	adc.w	r3, fp, r3
 8004c90:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004c94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c98:	685b      	ldr	r3, [r3, #4]
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004ca0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004ca4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004ca8:	460b      	mov	r3, r1
 8004caa:	18db      	adds	r3, r3, r3
 8004cac:	643b      	str	r3, [r7, #64]	@ 0x40
 8004cae:	4613      	mov	r3, r2
 8004cb0:	eb42 0303 	adc.w	r3, r2, r3
 8004cb4:	647b      	str	r3, [r7, #68]	@ 0x44
 8004cb6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004cba:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004cbe:	f7fb ff75 	bl	8000bac <__aeabi_uldivmod>
 8004cc2:	4602      	mov	r2, r0
 8004cc4:	460b      	mov	r3, r1
 8004cc6:	4611      	mov	r1, r2
 8004cc8:	4b3b      	ldr	r3, [pc, #236]	@ (8004db8 <UART_SetConfig+0x2d4>)
 8004cca:	fba3 2301 	umull	r2, r3, r3, r1
 8004cce:	095b      	lsrs	r3, r3, #5
 8004cd0:	2264      	movs	r2, #100	@ 0x64
 8004cd2:	fb02 f303 	mul.w	r3, r2, r3
 8004cd6:	1acb      	subs	r3, r1, r3
 8004cd8:	00db      	lsls	r3, r3, #3
 8004cda:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004cde:	4b36      	ldr	r3, [pc, #216]	@ (8004db8 <UART_SetConfig+0x2d4>)
 8004ce0:	fba3 2302 	umull	r2, r3, r3, r2
 8004ce4:	095b      	lsrs	r3, r3, #5
 8004ce6:	005b      	lsls	r3, r3, #1
 8004ce8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004cec:	441c      	add	r4, r3
 8004cee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004cf8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004cfc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004d00:	4642      	mov	r2, r8
 8004d02:	464b      	mov	r3, r9
 8004d04:	1891      	adds	r1, r2, r2
 8004d06:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004d08:	415b      	adcs	r3, r3
 8004d0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004d0c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004d10:	4641      	mov	r1, r8
 8004d12:	1851      	adds	r1, r2, r1
 8004d14:	6339      	str	r1, [r7, #48]	@ 0x30
 8004d16:	4649      	mov	r1, r9
 8004d18:	414b      	adcs	r3, r1
 8004d1a:	637b      	str	r3, [r7, #52]	@ 0x34
 8004d1c:	f04f 0200 	mov.w	r2, #0
 8004d20:	f04f 0300 	mov.w	r3, #0
 8004d24:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004d28:	4659      	mov	r1, fp
 8004d2a:	00cb      	lsls	r3, r1, #3
 8004d2c:	4651      	mov	r1, sl
 8004d2e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004d32:	4651      	mov	r1, sl
 8004d34:	00ca      	lsls	r2, r1, #3
 8004d36:	4610      	mov	r0, r2
 8004d38:	4619      	mov	r1, r3
 8004d3a:	4603      	mov	r3, r0
 8004d3c:	4642      	mov	r2, r8
 8004d3e:	189b      	adds	r3, r3, r2
 8004d40:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004d44:	464b      	mov	r3, r9
 8004d46:	460a      	mov	r2, r1
 8004d48:	eb42 0303 	adc.w	r3, r2, r3
 8004d4c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004d50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d54:	685b      	ldr	r3, [r3, #4]
 8004d56:	2200      	movs	r2, #0
 8004d58:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004d5c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004d60:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004d64:	460b      	mov	r3, r1
 8004d66:	18db      	adds	r3, r3, r3
 8004d68:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004d6a:	4613      	mov	r3, r2
 8004d6c:	eb42 0303 	adc.w	r3, r2, r3
 8004d70:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004d72:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004d76:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004d7a:	f7fb ff17 	bl	8000bac <__aeabi_uldivmod>
 8004d7e:	4602      	mov	r2, r0
 8004d80:	460b      	mov	r3, r1
 8004d82:	4b0d      	ldr	r3, [pc, #52]	@ (8004db8 <UART_SetConfig+0x2d4>)
 8004d84:	fba3 1302 	umull	r1, r3, r3, r2
 8004d88:	095b      	lsrs	r3, r3, #5
 8004d8a:	2164      	movs	r1, #100	@ 0x64
 8004d8c:	fb01 f303 	mul.w	r3, r1, r3
 8004d90:	1ad3      	subs	r3, r2, r3
 8004d92:	00db      	lsls	r3, r3, #3
 8004d94:	3332      	adds	r3, #50	@ 0x32
 8004d96:	4a08      	ldr	r2, [pc, #32]	@ (8004db8 <UART_SetConfig+0x2d4>)
 8004d98:	fba2 2303 	umull	r2, r3, r2, r3
 8004d9c:	095b      	lsrs	r3, r3, #5
 8004d9e:	f003 0207 	and.w	r2, r3, #7
 8004da2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	4422      	add	r2, r4
 8004daa:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004dac:	e106      	b.n	8004fbc <UART_SetConfig+0x4d8>
 8004dae:	bf00      	nop
 8004db0:	40011000 	.word	0x40011000
 8004db4:	40011400 	.word	0x40011400
 8004db8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004dbc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004dc6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004dca:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004dce:	4642      	mov	r2, r8
 8004dd0:	464b      	mov	r3, r9
 8004dd2:	1891      	adds	r1, r2, r2
 8004dd4:	6239      	str	r1, [r7, #32]
 8004dd6:	415b      	adcs	r3, r3
 8004dd8:	627b      	str	r3, [r7, #36]	@ 0x24
 8004dda:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004dde:	4641      	mov	r1, r8
 8004de0:	1854      	adds	r4, r2, r1
 8004de2:	4649      	mov	r1, r9
 8004de4:	eb43 0501 	adc.w	r5, r3, r1
 8004de8:	f04f 0200 	mov.w	r2, #0
 8004dec:	f04f 0300 	mov.w	r3, #0
 8004df0:	00eb      	lsls	r3, r5, #3
 8004df2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004df6:	00e2      	lsls	r2, r4, #3
 8004df8:	4614      	mov	r4, r2
 8004dfa:	461d      	mov	r5, r3
 8004dfc:	4643      	mov	r3, r8
 8004dfe:	18e3      	adds	r3, r4, r3
 8004e00:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004e04:	464b      	mov	r3, r9
 8004e06:	eb45 0303 	adc.w	r3, r5, r3
 8004e0a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004e0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e12:	685b      	ldr	r3, [r3, #4]
 8004e14:	2200      	movs	r2, #0
 8004e16:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004e1a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004e1e:	f04f 0200 	mov.w	r2, #0
 8004e22:	f04f 0300 	mov.w	r3, #0
 8004e26:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004e2a:	4629      	mov	r1, r5
 8004e2c:	008b      	lsls	r3, r1, #2
 8004e2e:	4621      	mov	r1, r4
 8004e30:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004e34:	4621      	mov	r1, r4
 8004e36:	008a      	lsls	r2, r1, #2
 8004e38:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004e3c:	f7fb feb6 	bl	8000bac <__aeabi_uldivmod>
 8004e40:	4602      	mov	r2, r0
 8004e42:	460b      	mov	r3, r1
 8004e44:	4b60      	ldr	r3, [pc, #384]	@ (8004fc8 <UART_SetConfig+0x4e4>)
 8004e46:	fba3 2302 	umull	r2, r3, r3, r2
 8004e4a:	095b      	lsrs	r3, r3, #5
 8004e4c:	011c      	lsls	r4, r3, #4
 8004e4e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004e52:	2200      	movs	r2, #0
 8004e54:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004e58:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004e5c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004e60:	4642      	mov	r2, r8
 8004e62:	464b      	mov	r3, r9
 8004e64:	1891      	adds	r1, r2, r2
 8004e66:	61b9      	str	r1, [r7, #24]
 8004e68:	415b      	adcs	r3, r3
 8004e6a:	61fb      	str	r3, [r7, #28]
 8004e6c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004e70:	4641      	mov	r1, r8
 8004e72:	1851      	adds	r1, r2, r1
 8004e74:	6139      	str	r1, [r7, #16]
 8004e76:	4649      	mov	r1, r9
 8004e78:	414b      	adcs	r3, r1
 8004e7a:	617b      	str	r3, [r7, #20]
 8004e7c:	f04f 0200 	mov.w	r2, #0
 8004e80:	f04f 0300 	mov.w	r3, #0
 8004e84:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004e88:	4659      	mov	r1, fp
 8004e8a:	00cb      	lsls	r3, r1, #3
 8004e8c:	4651      	mov	r1, sl
 8004e8e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004e92:	4651      	mov	r1, sl
 8004e94:	00ca      	lsls	r2, r1, #3
 8004e96:	4610      	mov	r0, r2
 8004e98:	4619      	mov	r1, r3
 8004e9a:	4603      	mov	r3, r0
 8004e9c:	4642      	mov	r2, r8
 8004e9e:	189b      	adds	r3, r3, r2
 8004ea0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004ea4:	464b      	mov	r3, r9
 8004ea6:	460a      	mov	r2, r1
 8004ea8:	eb42 0303 	adc.w	r3, r2, r3
 8004eac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004eb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004eb4:	685b      	ldr	r3, [r3, #4]
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004eba:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004ebc:	f04f 0200 	mov.w	r2, #0
 8004ec0:	f04f 0300 	mov.w	r3, #0
 8004ec4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004ec8:	4649      	mov	r1, r9
 8004eca:	008b      	lsls	r3, r1, #2
 8004ecc:	4641      	mov	r1, r8
 8004ece:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004ed2:	4641      	mov	r1, r8
 8004ed4:	008a      	lsls	r2, r1, #2
 8004ed6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004eda:	f7fb fe67 	bl	8000bac <__aeabi_uldivmod>
 8004ede:	4602      	mov	r2, r0
 8004ee0:	460b      	mov	r3, r1
 8004ee2:	4611      	mov	r1, r2
 8004ee4:	4b38      	ldr	r3, [pc, #224]	@ (8004fc8 <UART_SetConfig+0x4e4>)
 8004ee6:	fba3 2301 	umull	r2, r3, r3, r1
 8004eea:	095b      	lsrs	r3, r3, #5
 8004eec:	2264      	movs	r2, #100	@ 0x64
 8004eee:	fb02 f303 	mul.w	r3, r2, r3
 8004ef2:	1acb      	subs	r3, r1, r3
 8004ef4:	011b      	lsls	r3, r3, #4
 8004ef6:	3332      	adds	r3, #50	@ 0x32
 8004ef8:	4a33      	ldr	r2, [pc, #204]	@ (8004fc8 <UART_SetConfig+0x4e4>)
 8004efa:	fba2 2303 	umull	r2, r3, r2, r3
 8004efe:	095b      	lsrs	r3, r3, #5
 8004f00:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004f04:	441c      	add	r4, r3
 8004f06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	673b      	str	r3, [r7, #112]	@ 0x70
 8004f0e:	677a      	str	r2, [r7, #116]	@ 0x74
 8004f10:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004f14:	4642      	mov	r2, r8
 8004f16:	464b      	mov	r3, r9
 8004f18:	1891      	adds	r1, r2, r2
 8004f1a:	60b9      	str	r1, [r7, #8]
 8004f1c:	415b      	adcs	r3, r3
 8004f1e:	60fb      	str	r3, [r7, #12]
 8004f20:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004f24:	4641      	mov	r1, r8
 8004f26:	1851      	adds	r1, r2, r1
 8004f28:	6039      	str	r1, [r7, #0]
 8004f2a:	4649      	mov	r1, r9
 8004f2c:	414b      	adcs	r3, r1
 8004f2e:	607b      	str	r3, [r7, #4]
 8004f30:	f04f 0200 	mov.w	r2, #0
 8004f34:	f04f 0300 	mov.w	r3, #0
 8004f38:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004f3c:	4659      	mov	r1, fp
 8004f3e:	00cb      	lsls	r3, r1, #3
 8004f40:	4651      	mov	r1, sl
 8004f42:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004f46:	4651      	mov	r1, sl
 8004f48:	00ca      	lsls	r2, r1, #3
 8004f4a:	4610      	mov	r0, r2
 8004f4c:	4619      	mov	r1, r3
 8004f4e:	4603      	mov	r3, r0
 8004f50:	4642      	mov	r2, r8
 8004f52:	189b      	adds	r3, r3, r2
 8004f54:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004f56:	464b      	mov	r3, r9
 8004f58:	460a      	mov	r2, r1
 8004f5a:	eb42 0303 	adc.w	r3, r2, r3
 8004f5e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004f60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f64:	685b      	ldr	r3, [r3, #4]
 8004f66:	2200      	movs	r2, #0
 8004f68:	663b      	str	r3, [r7, #96]	@ 0x60
 8004f6a:	667a      	str	r2, [r7, #100]	@ 0x64
 8004f6c:	f04f 0200 	mov.w	r2, #0
 8004f70:	f04f 0300 	mov.w	r3, #0
 8004f74:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004f78:	4649      	mov	r1, r9
 8004f7a:	008b      	lsls	r3, r1, #2
 8004f7c:	4641      	mov	r1, r8
 8004f7e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004f82:	4641      	mov	r1, r8
 8004f84:	008a      	lsls	r2, r1, #2
 8004f86:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004f8a:	f7fb fe0f 	bl	8000bac <__aeabi_uldivmod>
 8004f8e:	4602      	mov	r2, r0
 8004f90:	460b      	mov	r3, r1
 8004f92:	4b0d      	ldr	r3, [pc, #52]	@ (8004fc8 <UART_SetConfig+0x4e4>)
 8004f94:	fba3 1302 	umull	r1, r3, r3, r2
 8004f98:	095b      	lsrs	r3, r3, #5
 8004f9a:	2164      	movs	r1, #100	@ 0x64
 8004f9c:	fb01 f303 	mul.w	r3, r1, r3
 8004fa0:	1ad3      	subs	r3, r2, r3
 8004fa2:	011b      	lsls	r3, r3, #4
 8004fa4:	3332      	adds	r3, #50	@ 0x32
 8004fa6:	4a08      	ldr	r2, [pc, #32]	@ (8004fc8 <UART_SetConfig+0x4e4>)
 8004fa8:	fba2 2303 	umull	r2, r3, r2, r3
 8004fac:	095b      	lsrs	r3, r3, #5
 8004fae:	f003 020f 	and.w	r2, r3, #15
 8004fb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	4422      	add	r2, r4
 8004fba:	609a      	str	r2, [r3, #8]
}
 8004fbc:	bf00      	nop
 8004fbe:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004fc2:	46bd      	mov	sp, r7
 8004fc4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004fc8:	51eb851f 	.word	0x51eb851f

08004fcc <std>:
 8004fcc:	2300      	movs	r3, #0
 8004fce:	b510      	push	{r4, lr}
 8004fd0:	4604      	mov	r4, r0
 8004fd2:	e9c0 3300 	strd	r3, r3, [r0]
 8004fd6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004fda:	6083      	str	r3, [r0, #8]
 8004fdc:	8181      	strh	r1, [r0, #12]
 8004fde:	6643      	str	r3, [r0, #100]	@ 0x64
 8004fe0:	81c2      	strh	r2, [r0, #14]
 8004fe2:	6183      	str	r3, [r0, #24]
 8004fe4:	4619      	mov	r1, r3
 8004fe6:	2208      	movs	r2, #8
 8004fe8:	305c      	adds	r0, #92	@ 0x5c
 8004fea:	f000 f9f9 	bl	80053e0 <memset>
 8004fee:	4b0d      	ldr	r3, [pc, #52]	@ (8005024 <std+0x58>)
 8004ff0:	6263      	str	r3, [r4, #36]	@ 0x24
 8004ff2:	4b0d      	ldr	r3, [pc, #52]	@ (8005028 <std+0x5c>)
 8004ff4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004ff6:	4b0d      	ldr	r3, [pc, #52]	@ (800502c <std+0x60>)
 8004ff8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004ffa:	4b0d      	ldr	r3, [pc, #52]	@ (8005030 <std+0x64>)
 8004ffc:	6323      	str	r3, [r4, #48]	@ 0x30
 8004ffe:	4b0d      	ldr	r3, [pc, #52]	@ (8005034 <std+0x68>)
 8005000:	6224      	str	r4, [r4, #32]
 8005002:	429c      	cmp	r4, r3
 8005004:	d006      	beq.n	8005014 <std+0x48>
 8005006:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800500a:	4294      	cmp	r4, r2
 800500c:	d002      	beq.n	8005014 <std+0x48>
 800500e:	33d0      	adds	r3, #208	@ 0xd0
 8005010:	429c      	cmp	r4, r3
 8005012:	d105      	bne.n	8005020 <std+0x54>
 8005014:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005018:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800501c:	f000 ba58 	b.w	80054d0 <__retarget_lock_init_recursive>
 8005020:	bd10      	pop	{r4, pc}
 8005022:	bf00      	nop
 8005024:	08005231 	.word	0x08005231
 8005028:	08005253 	.word	0x08005253
 800502c:	0800528b 	.word	0x0800528b
 8005030:	080052af 	.word	0x080052af
 8005034:	200001cc 	.word	0x200001cc

08005038 <stdio_exit_handler>:
 8005038:	4a02      	ldr	r2, [pc, #8]	@ (8005044 <stdio_exit_handler+0xc>)
 800503a:	4903      	ldr	r1, [pc, #12]	@ (8005048 <stdio_exit_handler+0x10>)
 800503c:	4803      	ldr	r0, [pc, #12]	@ (800504c <stdio_exit_handler+0x14>)
 800503e:	f000 b869 	b.w	8005114 <_fwalk_sglue>
 8005042:	bf00      	nop
 8005044:	20000018 	.word	0x20000018
 8005048:	08005d71 	.word	0x08005d71
 800504c:	20000028 	.word	0x20000028

08005050 <cleanup_stdio>:
 8005050:	6841      	ldr	r1, [r0, #4]
 8005052:	4b0c      	ldr	r3, [pc, #48]	@ (8005084 <cleanup_stdio+0x34>)
 8005054:	4299      	cmp	r1, r3
 8005056:	b510      	push	{r4, lr}
 8005058:	4604      	mov	r4, r0
 800505a:	d001      	beq.n	8005060 <cleanup_stdio+0x10>
 800505c:	f000 fe88 	bl	8005d70 <_fflush_r>
 8005060:	68a1      	ldr	r1, [r4, #8]
 8005062:	4b09      	ldr	r3, [pc, #36]	@ (8005088 <cleanup_stdio+0x38>)
 8005064:	4299      	cmp	r1, r3
 8005066:	d002      	beq.n	800506e <cleanup_stdio+0x1e>
 8005068:	4620      	mov	r0, r4
 800506a:	f000 fe81 	bl	8005d70 <_fflush_r>
 800506e:	68e1      	ldr	r1, [r4, #12]
 8005070:	4b06      	ldr	r3, [pc, #24]	@ (800508c <cleanup_stdio+0x3c>)
 8005072:	4299      	cmp	r1, r3
 8005074:	d004      	beq.n	8005080 <cleanup_stdio+0x30>
 8005076:	4620      	mov	r0, r4
 8005078:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800507c:	f000 be78 	b.w	8005d70 <_fflush_r>
 8005080:	bd10      	pop	{r4, pc}
 8005082:	bf00      	nop
 8005084:	200001cc 	.word	0x200001cc
 8005088:	20000234 	.word	0x20000234
 800508c:	2000029c 	.word	0x2000029c

08005090 <global_stdio_init.part.0>:
 8005090:	b510      	push	{r4, lr}
 8005092:	4b0b      	ldr	r3, [pc, #44]	@ (80050c0 <global_stdio_init.part.0+0x30>)
 8005094:	4c0b      	ldr	r4, [pc, #44]	@ (80050c4 <global_stdio_init.part.0+0x34>)
 8005096:	4a0c      	ldr	r2, [pc, #48]	@ (80050c8 <global_stdio_init.part.0+0x38>)
 8005098:	601a      	str	r2, [r3, #0]
 800509a:	4620      	mov	r0, r4
 800509c:	2200      	movs	r2, #0
 800509e:	2104      	movs	r1, #4
 80050a0:	f7ff ff94 	bl	8004fcc <std>
 80050a4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80050a8:	2201      	movs	r2, #1
 80050aa:	2109      	movs	r1, #9
 80050ac:	f7ff ff8e 	bl	8004fcc <std>
 80050b0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80050b4:	2202      	movs	r2, #2
 80050b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80050ba:	2112      	movs	r1, #18
 80050bc:	f7ff bf86 	b.w	8004fcc <std>
 80050c0:	20000304 	.word	0x20000304
 80050c4:	200001cc 	.word	0x200001cc
 80050c8:	08005039 	.word	0x08005039

080050cc <__sfp_lock_acquire>:
 80050cc:	4801      	ldr	r0, [pc, #4]	@ (80050d4 <__sfp_lock_acquire+0x8>)
 80050ce:	f000 ba00 	b.w	80054d2 <__retarget_lock_acquire_recursive>
 80050d2:	bf00      	nop
 80050d4:	2000030d 	.word	0x2000030d

080050d8 <__sfp_lock_release>:
 80050d8:	4801      	ldr	r0, [pc, #4]	@ (80050e0 <__sfp_lock_release+0x8>)
 80050da:	f000 b9fb 	b.w	80054d4 <__retarget_lock_release_recursive>
 80050de:	bf00      	nop
 80050e0:	2000030d 	.word	0x2000030d

080050e4 <__sinit>:
 80050e4:	b510      	push	{r4, lr}
 80050e6:	4604      	mov	r4, r0
 80050e8:	f7ff fff0 	bl	80050cc <__sfp_lock_acquire>
 80050ec:	6a23      	ldr	r3, [r4, #32]
 80050ee:	b11b      	cbz	r3, 80050f8 <__sinit+0x14>
 80050f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80050f4:	f7ff bff0 	b.w	80050d8 <__sfp_lock_release>
 80050f8:	4b04      	ldr	r3, [pc, #16]	@ (800510c <__sinit+0x28>)
 80050fa:	6223      	str	r3, [r4, #32]
 80050fc:	4b04      	ldr	r3, [pc, #16]	@ (8005110 <__sinit+0x2c>)
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	2b00      	cmp	r3, #0
 8005102:	d1f5      	bne.n	80050f0 <__sinit+0xc>
 8005104:	f7ff ffc4 	bl	8005090 <global_stdio_init.part.0>
 8005108:	e7f2      	b.n	80050f0 <__sinit+0xc>
 800510a:	bf00      	nop
 800510c:	08005051 	.word	0x08005051
 8005110:	20000304 	.word	0x20000304

08005114 <_fwalk_sglue>:
 8005114:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005118:	4607      	mov	r7, r0
 800511a:	4688      	mov	r8, r1
 800511c:	4614      	mov	r4, r2
 800511e:	2600      	movs	r6, #0
 8005120:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005124:	f1b9 0901 	subs.w	r9, r9, #1
 8005128:	d505      	bpl.n	8005136 <_fwalk_sglue+0x22>
 800512a:	6824      	ldr	r4, [r4, #0]
 800512c:	2c00      	cmp	r4, #0
 800512e:	d1f7      	bne.n	8005120 <_fwalk_sglue+0xc>
 8005130:	4630      	mov	r0, r6
 8005132:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005136:	89ab      	ldrh	r3, [r5, #12]
 8005138:	2b01      	cmp	r3, #1
 800513a:	d907      	bls.n	800514c <_fwalk_sglue+0x38>
 800513c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005140:	3301      	adds	r3, #1
 8005142:	d003      	beq.n	800514c <_fwalk_sglue+0x38>
 8005144:	4629      	mov	r1, r5
 8005146:	4638      	mov	r0, r7
 8005148:	47c0      	blx	r8
 800514a:	4306      	orrs	r6, r0
 800514c:	3568      	adds	r5, #104	@ 0x68
 800514e:	e7e9      	b.n	8005124 <_fwalk_sglue+0x10>

08005150 <iprintf>:
 8005150:	b40f      	push	{r0, r1, r2, r3}
 8005152:	b507      	push	{r0, r1, r2, lr}
 8005154:	4906      	ldr	r1, [pc, #24]	@ (8005170 <iprintf+0x20>)
 8005156:	ab04      	add	r3, sp, #16
 8005158:	6808      	ldr	r0, [r1, #0]
 800515a:	f853 2b04 	ldr.w	r2, [r3], #4
 800515e:	6881      	ldr	r1, [r0, #8]
 8005160:	9301      	str	r3, [sp, #4]
 8005162:	f000 fadb 	bl	800571c <_vfiprintf_r>
 8005166:	b003      	add	sp, #12
 8005168:	f85d eb04 	ldr.w	lr, [sp], #4
 800516c:	b004      	add	sp, #16
 800516e:	4770      	bx	lr
 8005170:	20000024 	.word	0x20000024

08005174 <_puts_r>:
 8005174:	6a03      	ldr	r3, [r0, #32]
 8005176:	b570      	push	{r4, r5, r6, lr}
 8005178:	6884      	ldr	r4, [r0, #8]
 800517a:	4605      	mov	r5, r0
 800517c:	460e      	mov	r6, r1
 800517e:	b90b      	cbnz	r3, 8005184 <_puts_r+0x10>
 8005180:	f7ff ffb0 	bl	80050e4 <__sinit>
 8005184:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005186:	07db      	lsls	r3, r3, #31
 8005188:	d405      	bmi.n	8005196 <_puts_r+0x22>
 800518a:	89a3      	ldrh	r3, [r4, #12]
 800518c:	0598      	lsls	r0, r3, #22
 800518e:	d402      	bmi.n	8005196 <_puts_r+0x22>
 8005190:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005192:	f000 f99e 	bl	80054d2 <__retarget_lock_acquire_recursive>
 8005196:	89a3      	ldrh	r3, [r4, #12]
 8005198:	0719      	lsls	r1, r3, #28
 800519a:	d502      	bpl.n	80051a2 <_puts_r+0x2e>
 800519c:	6923      	ldr	r3, [r4, #16]
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d135      	bne.n	800520e <_puts_r+0x9a>
 80051a2:	4621      	mov	r1, r4
 80051a4:	4628      	mov	r0, r5
 80051a6:	f000 f8c5 	bl	8005334 <__swsetup_r>
 80051aa:	b380      	cbz	r0, 800520e <_puts_r+0x9a>
 80051ac:	f04f 35ff 	mov.w	r5, #4294967295
 80051b0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80051b2:	07da      	lsls	r2, r3, #31
 80051b4:	d405      	bmi.n	80051c2 <_puts_r+0x4e>
 80051b6:	89a3      	ldrh	r3, [r4, #12]
 80051b8:	059b      	lsls	r3, r3, #22
 80051ba:	d402      	bmi.n	80051c2 <_puts_r+0x4e>
 80051bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80051be:	f000 f989 	bl	80054d4 <__retarget_lock_release_recursive>
 80051c2:	4628      	mov	r0, r5
 80051c4:	bd70      	pop	{r4, r5, r6, pc}
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	da04      	bge.n	80051d4 <_puts_r+0x60>
 80051ca:	69a2      	ldr	r2, [r4, #24]
 80051cc:	429a      	cmp	r2, r3
 80051ce:	dc17      	bgt.n	8005200 <_puts_r+0x8c>
 80051d0:	290a      	cmp	r1, #10
 80051d2:	d015      	beq.n	8005200 <_puts_r+0x8c>
 80051d4:	6823      	ldr	r3, [r4, #0]
 80051d6:	1c5a      	adds	r2, r3, #1
 80051d8:	6022      	str	r2, [r4, #0]
 80051da:	7019      	strb	r1, [r3, #0]
 80051dc:	68a3      	ldr	r3, [r4, #8]
 80051de:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80051e2:	3b01      	subs	r3, #1
 80051e4:	60a3      	str	r3, [r4, #8]
 80051e6:	2900      	cmp	r1, #0
 80051e8:	d1ed      	bne.n	80051c6 <_puts_r+0x52>
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	da11      	bge.n	8005212 <_puts_r+0x9e>
 80051ee:	4622      	mov	r2, r4
 80051f0:	210a      	movs	r1, #10
 80051f2:	4628      	mov	r0, r5
 80051f4:	f000 f85f 	bl	80052b6 <__swbuf_r>
 80051f8:	3001      	adds	r0, #1
 80051fa:	d0d7      	beq.n	80051ac <_puts_r+0x38>
 80051fc:	250a      	movs	r5, #10
 80051fe:	e7d7      	b.n	80051b0 <_puts_r+0x3c>
 8005200:	4622      	mov	r2, r4
 8005202:	4628      	mov	r0, r5
 8005204:	f000 f857 	bl	80052b6 <__swbuf_r>
 8005208:	3001      	adds	r0, #1
 800520a:	d1e7      	bne.n	80051dc <_puts_r+0x68>
 800520c:	e7ce      	b.n	80051ac <_puts_r+0x38>
 800520e:	3e01      	subs	r6, #1
 8005210:	e7e4      	b.n	80051dc <_puts_r+0x68>
 8005212:	6823      	ldr	r3, [r4, #0]
 8005214:	1c5a      	adds	r2, r3, #1
 8005216:	6022      	str	r2, [r4, #0]
 8005218:	220a      	movs	r2, #10
 800521a:	701a      	strb	r2, [r3, #0]
 800521c:	e7ee      	b.n	80051fc <_puts_r+0x88>
	...

08005220 <puts>:
 8005220:	4b02      	ldr	r3, [pc, #8]	@ (800522c <puts+0xc>)
 8005222:	4601      	mov	r1, r0
 8005224:	6818      	ldr	r0, [r3, #0]
 8005226:	f7ff bfa5 	b.w	8005174 <_puts_r>
 800522a:	bf00      	nop
 800522c:	20000024 	.word	0x20000024

08005230 <__sread>:
 8005230:	b510      	push	{r4, lr}
 8005232:	460c      	mov	r4, r1
 8005234:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005238:	f000 f8fc 	bl	8005434 <_read_r>
 800523c:	2800      	cmp	r0, #0
 800523e:	bfab      	itete	ge
 8005240:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005242:	89a3      	ldrhlt	r3, [r4, #12]
 8005244:	181b      	addge	r3, r3, r0
 8005246:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800524a:	bfac      	ite	ge
 800524c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800524e:	81a3      	strhlt	r3, [r4, #12]
 8005250:	bd10      	pop	{r4, pc}

08005252 <__swrite>:
 8005252:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005256:	461f      	mov	r7, r3
 8005258:	898b      	ldrh	r3, [r1, #12]
 800525a:	05db      	lsls	r3, r3, #23
 800525c:	4605      	mov	r5, r0
 800525e:	460c      	mov	r4, r1
 8005260:	4616      	mov	r6, r2
 8005262:	d505      	bpl.n	8005270 <__swrite+0x1e>
 8005264:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005268:	2302      	movs	r3, #2
 800526a:	2200      	movs	r2, #0
 800526c:	f000 f8d0 	bl	8005410 <_lseek_r>
 8005270:	89a3      	ldrh	r3, [r4, #12]
 8005272:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005276:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800527a:	81a3      	strh	r3, [r4, #12]
 800527c:	4632      	mov	r2, r6
 800527e:	463b      	mov	r3, r7
 8005280:	4628      	mov	r0, r5
 8005282:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005286:	f000 b8e7 	b.w	8005458 <_write_r>

0800528a <__sseek>:
 800528a:	b510      	push	{r4, lr}
 800528c:	460c      	mov	r4, r1
 800528e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005292:	f000 f8bd 	bl	8005410 <_lseek_r>
 8005296:	1c43      	adds	r3, r0, #1
 8005298:	89a3      	ldrh	r3, [r4, #12]
 800529a:	bf15      	itete	ne
 800529c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800529e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80052a2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80052a6:	81a3      	strheq	r3, [r4, #12]
 80052a8:	bf18      	it	ne
 80052aa:	81a3      	strhne	r3, [r4, #12]
 80052ac:	bd10      	pop	{r4, pc}

080052ae <__sclose>:
 80052ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80052b2:	f000 b89d 	b.w	80053f0 <_close_r>

080052b6 <__swbuf_r>:
 80052b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052b8:	460e      	mov	r6, r1
 80052ba:	4614      	mov	r4, r2
 80052bc:	4605      	mov	r5, r0
 80052be:	b118      	cbz	r0, 80052c8 <__swbuf_r+0x12>
 80052c0:	6a03      	ldr	r3, [r0, #32]
 80052c2:	b90b      	cbnz	r3, 80052c8 <__swbuf_r+0x12>
 80052c4:	f7ff ff0e 	bl	80050e4 <__sinit>
 80052c8:	69a3      	ldr	r3, [r4, #24]
 80052ca:	60a3      	str	r3, [r4, #8]
 80052cc:	89a3      	ldrh	r3, [r4, #12]
 80052ce:	071a      	lsls	r2, r3, #28
 80052d0:	d501      	bpl.n	80052d6 <__swbuf_r+0x20>
 80052d2:	6923      	ldr	r3, [r4, #16]
 80052d4:	b943      	cbnz	r3, 80052e8 <__swbuf_r+0x32>
 80052d6:	4621      	mov	r1, r4
 80052d8:	4628      	mov	r0, r5
 80052da:	f000 f82b 	bl	8005334 <__swsetup_r>
 80052de:	b118      	cbz	r0, 80052e8 <__swbuf_r+0x32>
 80052e0:	f04f 37ff 	mov.w	r7, #4294967295
 80052e4:	4638      	mov	r0, r7
 80052e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80052e8:	6823      	ldr	r3, [r4, #0]
 80052ea:	6922      	ldr	r2, [r4, #16]
 80052ec:	1a98      	subs	r0, r3, r2
 80052ee:	6963      	ldr	r3, [r4, #20]
 80052f0:	b2f6      	uxtb	r6, r6
 80052f2:	4283      	cmp	r3, r0
 80052f4:	4637      	mov	r7, r6
 80052f6:	dc05      	bgt.n	8005304 <__swbuf_r+0x4e>
 80052f8:	4621      	mov	r1, r4
 80052fa:	4628      	mov	r0, r5
 80052fc:	f000 fd38 	bl	8005d70 <_fflush_r>
 8005300:	2800      	cmp	r0, #0
 8005302:	d1ed      	bne.n	80052e0 <__swbuf_r+0x2a>
 8005304:	68a3      	ldr	r3, [r4, #8]
 8005306:	3b01      	subs	r3, #1
 8005308:	60a3      	str	r3, [r4, #8]
 800530a:	6823      	ldr	r3, [r4, #0]
 800530c:	1c5a      	adds	r2, r3, #1
 800530e:	6022      	str	r2, [r4, #0]
 8005310:	701e      	strb	r6, [r3, #0]
 8005312:	6962      	ldr	r2, [r4, #20]
 8005314:	1c43      	adds	r3, r0, #1
 8005316:	429a      	cmp	r2, r3
 8005318:	d004      	beq.n	8005324 <__swbuf_r+0x6e>
 800531a:	89a3      	ldrh	r3, [r4, #12]
 800531c:	07db      	lsls	r3, r3, #31
 800531e:	d5e1      	bpl.n	80052e4 <__swbuf_r+0x2e>
 8005320:	2e0a      	cmp	r6, #10
 8005322:	d1df      	bne.n	80052e4 <__swbuf_r+0x2e>
 8005324:	4621      	mov	r1, r4
 8005326:	4628      	mov	r0, r5
 8005328:	f000 fd22 	bl	8005d70 <_fflush_r>
 800532c:	2800      	cmp	r0, #0
 800532e:	d0d9      	beq.n	80052e4 <__swbuf_r+0x2e>
 8005330:	e7d6      	b.n	80052e0 <__swbuf_r+0x2a>
	...

08005334 <__swsetup_r>:
 8005334:	b538      	push	{r3, r4, r5, lr}
 8005336:	4b29      	ldr	r3, [pc, #164]	@ (80053dc <__swsetup_r+0xa8>)
 8005338:	4605      	mov	r5, r0
 800533a:	6818      	ldr	r0, [r3, #0]
 800533c:	460c      	mov	r4, r1
 800533e:	b118      	cbz	r0, 8005348 <__swsetup_r+0x14>
 8005340:	6a03      	ldr	r3, [r0, #32]
 8005342:	b90b      	cbnz	r3, 8005348 <__swsetup_r+0x14>
 8005344:	f7ff fece 	bl	80050e4 <__sinit>
 8005348:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800534c:	0719      	lsls	r1, r3, #28
 800534e:	d422      	bmi.n	8005396 <__swsetup_r+0x62>
 8005350:	06da      	lsls	r2, r3, #27
 8005352:	d407      	bmi.n	8005364 <__swsetup_r+0x30>
 8005354:	2209      	movs	r2, #9
 8005356:	602a      	str	r2, [r5, #0]
 8005358:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800535c:	81a3      	strh	r3, [r4, #12]
 800535e:	f04f 30ff 	mov.w	r0, #4294967295
 8005362:	e033      	b.n	80053cc <__swsetup_r+0x98>
 8005364:	0758      	lsls	r0, r3, #29
 8005366:	d512      	bpl.n	800538e <__swsetup_r+0x5a>
 8005368:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800536a:	b141      	cbz	r1, 800537e <__swsetup_r+0x4a>
 800536c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005370:	4299      	cmp	r1, r3
 8005372:	d002      	beq.n	800537a <__swsetup_r+0x46>
 8005374:	4628      	mov	r0, r5
 8005376:	f000 f8af 	bl	80054d8 <_free_r>
 800537a:	2300      	movs	r3, #0
 800537c:	6363      	str	r3, [r4, #52]	@ 0x34
 800537e:	89a3      	ldrh	r3, [r4, #12]
 8005380:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005384:	81a3      	strh	r3, [r4, #12]
 8005386:	2300      	movs	r3, #0
 8005388:	6063      	str	r3, [r4, #4]
 800538a:	6923      	ldr	r3, [r4, #16]
 800538c:	6023      	str	r3, [r4, #0]
 800538e:	89a3      	ldrh	r3, [r4, #12]
 8005390:	f043 0308 	orr.w	r3, r3, #8
 8005394:	81a3      	strh	r3, [r4, #12]
 8005396:	6923      	ldr	r3, [r4, #16]
 8005398:	b94b      	cbnz	r3, 80053ae <__swsetup_r+0x7a>
 800539a:	89a3      	ldrh	r3, [r4, #12]
 800539c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80053a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80053a4:	d003      	beq.n	80053ae <__swsetup_r+0x7a>
 80053a6:	4621      	mov	r1, r4
 80053a8:	4628      	mov	r0, r5
 80053aa:	f000 fd2f 	bl	8005e0c <__smakebuf_r>
 80053ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80053b2:	f013 0201 	ands.w	r2, r3, #1
 80053b6:	d00a      	beq.n	80053ce <__swsetup_r+0x9a>
 80053b8:	2200      	movs	r2, #0
 80053ba:	60a2      	str	r2, [r4, #8]
 80053bc:	6962      	ldr	r2, [r4, #20]
 80053be:	4252      	negs	r2, r2
 80053c0:	61a2      	str	r2, [r4, #24]
 80053c2:	6922      	ldr	r2, [r4, #16]
 80053c4:	b942      	cbnz	r2, 80053d8 <__swsetup_r+0xa4>
 80053c6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80053ca:	d1c5      	bne.n	8005358 <__swsetup_r+0x24>
 80053cc:	bd38      	pop	{r3, r4, r5, pc}
 80053ce:	0799      	lsls	r1, r3, #30
 80053d0:	bf58      	it	pl
 80053d2:	6962      	ldrpl	r2, [r4, #20]
 80053d4:	60a2      	str	r2, [r4, #8]
 80053d6:	e7f4      	b.n	80053c2 <__swsetup_r+0x8e>
 80053d8:	2000      	movs	r0, #0
 80053da:	e7f7      	b.n	80053cc <__swsetup_r+0x98>
 80053dc:	20000024 	.word	0x20000024

080053e0 <memset>:
 80053e0:	4402      	add	r2, r0
 80053e2:	4603      	mov	r3, r0
 80053e4:	4293      	cmp	r3, r2
 80053e6:	d100      	bne.n	80053ea <memset+0xa>
 80053e8:	4770      	bx	lr
 80053ea:	f803 1b01 	strb.w	r1, [r3], #1
 80053ee:	e7f9      	b.n	80053e4 <memset+0x4>

080053f0 <_close_r>:
 80053f0:	b538      	push	{r3, r4, r5, lr}
 80053f2:	4d06      	ldr	r5, [pc, #24]	@ (800540c <_close_r+0x1c>)
 80053f4:	2300      	movs	r3, #0
 80053f6:	4604      	mov	r4, r0
 80053f8:	4608      	mov	r0, r1
 80053fa:	602b      	str	r3, [r5, #0]
 80053fc:	f7fc fd12 	bl	8001e24 <_close>
 8005400:	1c43      	adds	r3, r0, #1
 8005402:	d102      	bne.n	800540a <_close_r+0x1a>
 8005404:	682b      	ldr	r3, [r5, #0]
 8005406:	b103      	cbz	r3, 800540a <_close_r+0x1a>
 8005408:	6023      	str	r3, [r4, #0]
 800540a:	bd38      	pop	{r3, r4, r5, pc}
 800540c:	20000308 	.word	0x20000308

08005410 <_lseek_r>:
 8005410:	b538      	push	{r3, r4, r5, lr}
 8005412:	4d07      	ldr	r5, [pc, #28]	@ (8005430 <_lseek_r+0x20>)
 8005414:	4604      	mov	r4, r0
 8005416:	4608      	mov	r0, r1
 8005418:	4611      	mov	r1, r2
 800541a:	2200      	movs	r2, #0
 800541c:	602a      	str	r2, [r5, #0]
 800541e:	461a      	mov	r2, r3
 8005420:	f7fc fd27 	bl	8001e72 <_lseek>
 8005424:	1c43      	adds	r3, r0, #1
 8005426:	d102      	bne.n	800542e <_lseek_r+0x1e>
 8005428:	682b      	ldr	r3, [r5, #0]
 800542a:	b103      	cbz	r3, 800542e <_lseek_r+0x1e>
 800542c:	6023      	str	r3, [r4, #0]
 800542e:	bd38      	pop	{r3, r4, r5, pc}
 8005430:	20000308 	.word	0x20000308

08005434 <_read_r>:
 8005434:	b538      	push	{r3, r4, r5, lr}
 8005436:	4d07      	ldr	r5, [pc, #28]	@ (8005454 <_read_r+0x20>)
 8005438:	4604      	mov	r4, r0
 800543a:	4608      	mov	r0, r1
 800543c:	4611      	mov	r1, r2
 800543e:	2200      	movs	r2, #0
 8005440:	602a      	str	r2, [r5, #0]
 8005442:	461a      	mov	r2, r3
 8005444:	f7fc fcb5 	bl	8001db2 <_read>
 8005448:	1c43      	adds	r3, r0, #1
 800544a:	d102      	bne.n	8005452 <_read_r+0x1e>
 800544c:	682b      	ldr	r3, [r5, #0]
 800544e:	b103      	cbz	r3, 8005452 <_read_r+0x1e>
 8005450:	6023      	str	r3, [r4, #0]
 8005452:	bd38      	pop	{r3, r4, r5, pc}
 8005454:	20000308 	.word	0x20000308

08005458 <_write_r>:
 8005458:	b538      	push	{r3, r4, r5, lr}
 800545a:	4d07      	ldr	r5, [pc, #28]	@ (8005478 <_write_r+0x20>)
 800545c:	4604      	mov	r4, r0
 800545e:	4608      	mov	r0, r1
 8005460:	4611      	mov	r1, r2
 8005462:	2200      	movs	r2, #0
 8005464:	602a      	str	r2, [r5, #0]
 8005466:	461a      	mov	r2, r3
 8005468:	f7fc fcc0 	bl	8001dec <_write>
 800546c:	1c43      	adds	r3, r0, #1
 800546e:	d102      	bne.n	8005476 <_write_r+0x1e>
 8005470:	682b      	ldr	r3, [r5, #0]
 8005472:	b103      	cbz	r3, 8005476 <_write_r+0x1e>
 8005474:	6023      	str	r3, [r4, #0]
 8005476:	bd38      	pop	{r3, r4, r5, pc}
 8005478:	20000308 	.word	0x20000308

0800547c <__errno>:
 800547c:	4b01      	ldr	r3, [pc, #4]	@ (8005484 <__errno+0x8>)
 800547e:	6818      	ldr	r0, [r3, #0]
 8005480:	4770      	bx	lr
 8005482:	bf00      	nop
 8005484:	20000024 	.word	0x20000024

08005488 <__libc_init_array>:
 8005488:	b570      	push	{r4, r5, r6, lr}
 800548a:	4d0d      	ldr	r5, [pc, #52]	@ (80054c0 <__libc_init_array+0x38>)
 800548c:	4c0d      	ldr	r4, [pc, #52]	@ (80054c4 <__libc_init_array+0x3c>)
 800548e:	1b64      	subs	r4, r4, r5
 8005490:	10a4      	asrs	r4, r4, #2
 8005492:	2600      	movs	r6, #0
 8005494:	42a6      	cmp	r6, r4
 8005496:	d109      	bne.n	80054ac <__libc_init_array+0x24>
 8005498:	4d0b      	ldr	r5, [pc, #44]	@ (80054c8 <__libc_init_array+0x40>)
 800549a:	4c0c      	ldr	r4, [pc, #48]	@ (80054cc <__libc_init_array+0x44>)
 800549c:	f000 fd24 	bl	8005ee8 <_init>
 80054a0:	1b64      	subs	r4, r4, r5
 80054a2:	10a4      	asrs	r4, r4, #2
 80054a4:	2600      	movs	r6, #0
 80054a6:	42a6      	cmp	r6, r4
 80054a8:	d105      	bne.n	80054b6 <__libc_init_array+0x2e>
 80054aa:	bd70      	pop	{r4, r5, r6, pc}
 80054ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80054b0:	4798      	blx	r3
 80054b2:	3601      	adds	r6, #1
 80054b4:	e7ee      	b.n	8005494 <__libc_init_array+0xc>
 80054b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80054ba:	4798      	blx	r3
 80054bc:	3601      	adds	r6, #1
 80054be:	e7f2      	b.n	80054a6 <__libc_init_array+0x1e>
 80054c0:	080061e8 	.word	0x080061e8
 80054c4:	080061e8 	.word	0x080061e8
 80054c8:	080061e8 	.word	0x080061e8
 80054cc:	080061ec 	.word	0x080061ec

080054d0 <__retarget_lock_init_recursive>:
 80054d0:	4770      	bx	lr

080054d2 <__retarget_lock_acquire_recursive>:
 80054d2:	4770      	bx	lr

080054d4 <__retarget_lock_release_recursive>:
 80054d4:	4770      	bx	lr
	...

080054d8 <_free_r>:
 80054d8:	b538      	push	{r3, r4, r5, lr}
 80054da:	4605      	mov	r5, r0
 80054dc:	2900      	cmp	r1, #0
 80054de:	d041      	beq.n	8005564 <_free_r+0x8c>
 80054e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80054e4:	1f0c      	subs	r4, r1, #4
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	bfb8      	it	lt
 80054ea:	18e4      	addlt	r4, r4, r3
 80054ec:	f000 f8e0 	bl	80056b0 <__malloc_lock>
 80054f0:	4a1d      	ldr	r2, [pc, #116]	@ (8005568 <_free_r+0x90>)
 80054f2:	6813      	ldr	r3, [r2, #0]
 80054f4:	b933      	cbnz	r3, 8005504 <_free_r+0x2c>
 80054f6:	6063      	str	r3, [r4, #4]
 80054f8:	6014      	str	r4, [r2, #0]
 80054fa:	4628      	mov	r0, r5
 80054fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005500:	f000 b8dc 	b.w	80056bc <__malloc_unlock>
 8005504:	42a3      	cmp	r3, r4
 8005506:	d908      	bls.n	800551a <_free_r+0x42>
 8005508:	6820      	ldr	r0, [r4, #0]
 800550a:	1821      	adds	r1, r4, r0
 800550c:	428b      	cmp	r3, r1
 800550e:	bf01      	itttt	eq
 8005510:	6819      	ldreq	r1, [r3, #0]
 8005512:	685b      	ldreq	r3, [r3, #4]
 8005514:	1809      	addeq	r1, r1, r0
 8005516:	6021      	streq	r1, [r4, #0]
 8005518:	e7ed      	b.n	80054f6 <_free_r+0x1e>
 800551a:	461a      	mov	r2, r3
 800551c:	685b      	ldr	r3, [r3, #4]
 800551e:	b10b      	cbz	r3, 8005524 <_free_r+0x4c>
 8005520:	42a3      	cmp	r3, r4
 8005522:	d9fa      	bls.n	800551a <_free_r+0x42>
 8005524:	6811      	ldr	r1, [r2, #0]
 8005526:	1850      	adds	r0, r2, r1
 8005528:	42a0      	cmp	r0, r4
 800552a:	d10b      	bne.n	8005544 <_free_r+0x6c>
 800552c:	6820      	ldr	r0, [r4, #0]
 800552e:	4401      	add	r1, r0
 8005530:	1850      	adds	r0, r2, r1
 8005532:	4283      	cmp	r3, r0
 8005534:	6011      	str	r1, [r2, #0]
 8005536:	d1e0      	bne.n	80054fa <_free_r+0x22>
 8005538:	6818      	ldr	r0, [r3, #0]
 800553a:	685b      	ldr	r3, [r3, #4]
 800553c:	6053      	str	r3, [r2, #4]
 800553e:	4408      	add	r0, r1
 8005540:	6010      	str	r0, [r2, #0]
 8005542:	e7da      	b.n	80054fa <_free_r+0x22>
 8005544:	d902      	bls.n	800554c <_free_r+0x74>
 8005546:	230c      	movs	r3, #12
 8005548:	602b      	str	r3, [r5, #0]
 800554a:	e7d6      	b.n	80054fa <_free_r+0x22>
 800554c:	6820      	ldr	r0, [r4, #0]
 800554e:	1821      	adds	r1, r4, r0
 8005550:	428b      	cmp	r3, r1
 8005552:	bf04      	itt	eq
 8005554:	6819      	ldreq	r1, [r3, #0]
 8005556:	685b      	ldreq	r3, [r3, #4]
 8005558:	6063      	str	r3, [r4, #4]
 800555a:	bf04      	itt	eq
 800555c:	1809      	addeq	r1, r1, r0
 800555e:	6021      	streq	r1, [r4, #0]
 8005560:	6054      	str	r4, [r2, #4]
 8005562:	e7ca      	b.n	80054fa <_free_r+0x22>
 8005564:	bd38      	pop	{r3, r4, r5, pc}
 8005566:	bf00      	nop
 8005568:	20000314 	.word	0x20000314

0800556c <sbrk_aligned>:
 800556c:	b570      	push	{r4, r5, r6, lr}
 800556e:	4e0f      	ldr	r6, [pc, #60]	@ (80055ac <sbrk_aligned+0x40>)
 8005570:	460c      	mov	r4, r1
 8005572:	6831      	ldr	r1, [r6, #0]
 8005574:	4605      	mov	r5, r0
 8005576:	b911      	cbnz	r1, 800557e <sbrk_aligned+0x12>
 8005578:	f000 fca6 	bl	8005ec8 <_sbrk_r>
 800557c:	6030      	str	r0, [r6, #0]
 800557e:	4621      	mov	r1, r4
 8005580:	4628      	mov	r0, r5
 8005582:	f000 fca1 	bl	8005ec8 <_sbrk_r>
 8005586:	1c43      	adds	r3, r0, #1
 8005588:	d103      	bne.n	8005592 <sbrk_aligned+0x26>
 800558a:	f04f 34ff 	mov.w	r4, #4294967295
 800558e:	4620      	mov	r0, r4
 8005590:	bd70      	pop	{r4, r5, r6, pc}
 8005592:	1cc4      	adds	r4, r0, #3
 8005594:	f024 0403 	bic.w	r4, r4, #3
 8005598:	42a0      	cmp	r0, r4
 800559a:	d0f8      	beq.n	800558e <sbrk_aligned+0x22>
 800559c:	1a21      	subs	r1, r4, r0
 800559e:	4628      	mov	r0, r5
 80055a0:	f000 fc92 	bl	8005ec8 <_sbrk_r>
 80055a4:	3001      	adds	r0, #1
 80055a6:	d1f2      	bne.n	800558e <sbrk_aligned+0x22>
 80055a8:	e7ef      	b.n	800558a <sbrk_aligned+0x1e>
 80055aa:	bf00      	nop
 80055ac:	20000310 	.word	0x20000310

080055b0 <_malloc_r>:
 80055b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80055b4:	1ccd      	adds	r5, r1, #3
 80055b6:	f025 0503 	bic.w	r5, r5, #3
 80055ba:	3508      	adds	r5, #8
 80055bc:	2d0c      	cmp	r5, #12
 80055be:	bf38      	it	cc
 80055c0:	250c      	movcc	r5, #12
 80055c2:	2d00      	cmp	r5, #0
 80055c4:	4606      	mov	r6, r0
 80055c6:	db01      	blt.n	80055cc <_malloc_r+0x1c>
 80055c8:	42a9      	cmp	r1, r5
 80055ca:	d904      	bls.n	80055d6 <_malloc_r+0x26>
 80055cc:	230c      	movs	r3, #12
 80055ce:	6033      	str	r3, [r6, #0]
 80055d0:	2000      	movs	r0, #0
 80055d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80055d6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80056ac <_malloc_r+0xfc>
 80055da:	f000 f869 	bl	80056b0 <__malloc_lock>
 80055de:	f8d8 3000 	ldr.w	r3, [r8]
 80055e2:	461c      	mov	r4, r3
 80055e4:	bb44      	cbnz	r4, 8005638 <_malloc_r+0x88>
 80055e6:	4629      	mov	r1, r5
 80055e8:	4630      	mov	r0, r6
 80055ea:	f7ff ffbf 	bl	800556c <sbrk_aligned>
 80055ee:	1c43      	adds	r3, r0, #1
 80055f0:	4604      	mov	r4, r0
 80055f2:	d158      	bne.n	80056a6 <_malloc_r+0xf6>
 80055f4:	f8d8 4000 	ldr.w	r4, [r8]
 80055f8:	4627      	mov	r7, r4
 80055fa:	2f00      	cmp	r7, #0
 80055fc:	d143      	bne.n	8005686 <_malloc_r+0xd6>
 80055fe:	2c00      	cmp	r4, #0
 8005600:	d04b      	beq.n	800569a <_malloc_r+0xea>
 8005602:	6823      	ldr	r3, [r4, #0]
 8005604:	4639      	mov	r1, r7
 8005606:	4630      	mov	r0, r6
 8005608:	eb04 0903 	add.w	r9, r4, r3
 800560c:	f000 fc5c 	bl	8005ec8 <_sbrk_r>
 8005610:	4581      	cmp	r9, r0
 8005612:	d142      	bne.n	800569a <_malloc_r+0xea>
 8005614:	6821      	ldr	r1, [r4, #0]
 8005616:	1a6d      	subs	r5, r5, r1
 8005618:	4629      	mov	r1, r5
 800561a:	4630      	mov	r0, r6
 800561c:	f7ff ffa6 	bl	800556c <sbrk_aligned>
 8005620:	3001      	adds	r0, #1
 8005622:	d03a      	beq.n	800569a <_malloc_r+0xea>
 8005624:	6823      	ldr	r3, [r4, #0]
 8005626:	442b      	add	r3, r5
 8005628:	6023      	str	r3, [r4, #0]
 800562a:	f8d8 3000 	ldr.w	r3, [r8]
 800562e:	685a      	ldr	r2, [r3, #4]
 8005630:	bb62      	cbnz	r2, 800568c <_malloc_r+0xdc>
 8005632:	f8c8 7000 	str.w	r7, [r8]
 8005636:	e00f      	b.n	8005658 <_malloc_r+0xa8>
 8005638:	6822      	ldr	r2, [r4, #0]
 800563a:	1b52      	subs	r2, r2, r5
 800563c:	d420      	bmi.n	8005680 <_malloc_r+0xd0>
 800563e:	2a0b      	cmp	r2, #11
 8005640:	d917      	bls.n	8005672 <_malloc_r+0xc2>
 8005642:	1961      	adds	r1, r4, r5
 8005644:	42a3      	cmp	r3, r4
 8005646:	6025      	str	r5, [r4, #0]
 8005648:	bf18      	it	ne
 800564a:	6059      	strne	r1, [r3, #4]
 800564c:	6863      	ldr	r3, [r4, #4]
 800564e:	bf08      	it	eq
 8005650:	f8c8 1000 	streq.w	r1, [r8]
 8005654:	5162      	str	r2, [r4, r5]
 8005656:	604b      	str	r3, [r1, #4]
 8005658:	4630      	mov	r0, r6
 800565a:	f000 f82f 	bl	80056bc <__malloc_unlock>
 800565e:	f104 000b 	add.w	r0, r4, #11
 8005662:	1d23      	adds	r3, r4, #4
 8005664:	f020 0007 	bic.w	r0, r0, #7
 8005668:	1ac2      	subs	r2, r0, r3
 800566a:	bf1c      	itt	ne
 800566c:	1a1b      	subne	r3, r3, r0
 800566e:	50a3      	strne	r3, [r4, r2]
 8005670:	e7af      	b.n	80055d2 <_malloc_r+0x22>
 8005672:	6862      	ldr	r2, [r4, #4]
 8005674:	42a3      	cmp	r3, r4
 8005676:	bf0c      	ite	eq
 8005678:	f8c8 2000 	streq.w	r2, [r8]
 800567c:	605a      	strne	r2, [r3, #4]
 800567e:	e7eb      	b.n	8005658 <_malloc_r+0xa8>
 8005680:	4623      	mov	r3, r4
 8005682:	6864      	ldr	r4, [r4, #4]
 8005684:	e7ae      	b.n	80055e4 <_malloc_r+0x34>
 8005686:	463c      	mov	r4, r7
 8005688:	687f      	ldr	r7, [r7, #4]
 800568a:	e7b6      	b.n	80055fa <_malloc_r+0x4a>
 800568c:	461a      	mov	r2, r3
 800568e:	685b      	ldr	r3, [r3, #4]
 8005690:	42a3      	cmp	r3, r4
 8005692:	d1fb      	bne.n	800568c <_malloc_r+0xdc>
 8005694:	2300      	movs	r3, #0
 8005696:	6053      	str	r3, [r2, #4]
 8005698:	e7de      	b.n	8005658 <_malloc_r+0xa8>
 800569a:	230c      	movs	r3, #12
 800569c:	6033      	str	r3, [r6, #0]
 800569e:	4630      	mov	r0, r6
 80056a0:	f000 f80c 	bl	80056bc <__malloc_unlock>
 80056a4:	e794      	b.n	80055d0 <_malloc_r+0x20>
 80056a6:	6005      	str	r5, [r0, #0]
 80056a8:	e7d6      	b.n	8005658 <_malloc_r+0xa8>
 80056aa:	bf00      	nop
 80056ac:	20000314 	.word	0x20000314

080056b0 <__malloc_lock>:
 80056b0:	4801      	ldr	r0, [pc, #4]	@ (80056b8 <__malloc_lock+0x8>)
 80056b2:	f7ff bf0e 	b.w	80054d2 <__retarget_lock_acquire_recursive>
 80056b6:	bf00      	nop
 80056b8:	2000030c 	.word	0x2000030c

080056bc <__malloc_unlock>:
 80056bc:	4801      	ldr	r0, [pc, #4]	@ (80056c4 <__malloc_unlock+0x8>)
 80056be:	f7ff bf09 	b.w	80054d4 <__retarget_lock_release_recursive>
 80056c2:	bf00      	nop
 80056c4:	2000030c 	.word	0x2000030c

080056c8 <__sfputc_r>:
 80056c8:	6893      	ldr	r3, [r2, #8]
 80056ca:	3b01      	subs	r3, #1
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	b410      	push	{r4}
 80056d0:	6093      	str	r3, [r2, #8]
 80056d2:	da08      	bge.n	80056e6 <__sfputc_r+0x1e>
 80056d4:	6994      	ldr	r4, [r2, #24]
 80056d6:	42a3      	cmp	r3, r4
 80056d8:	db01      	blt.n	80056de <__sfputc_r+0x16>
 80056da:	290a      	cmp	r1, #10
 80056dc:	d103      	bne.n	80056e6 <__sfputc_r+0x1e>
 80056de:	f85d 4b04 	ldr.w	r4, [sp], #4
 80056e2:	f7ff bde8 	b.w	80052b6 <__swbuf_r>
 80056e6:	6813      	ldr	r3, [r2, #0]
 80056e8:	1c58      	adds	r0, r3, #1
 80056ea:	6010      	str	r0, [r2, #0]
 80056ec:	7019      	strb	r1, [r3, #0]
 80056ee:	4608      	mov	r0, r1
 80056f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80056f4:	4770      	bx	lr

080056f6 <__sfputs_r>:
 80056f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056f8:	4606      	mov	r6, r0
 80056fa:	460f      	mov	r7, r1
 80056fc:	4614      	mov	r4, r2
 80056fe:	18d5      	adds	r5, r2, r3
 8005700:	42ac      	cmp	r4, r5
 8005702:	d101      	bne.n	8005708 <__sfputs_r+0x12>
 8005704:	2000      	movs	r0, #0
 8005706:	e007      	b.n	8005718 <__sfputs_r+0x22>
 8005708:	f814 1b01 	ldrb.w	r1, [r4], #1
 800570c:	463a      	mov	r2, r7
 800570e:	4630      	mov	r0, r6
 8005710:	f7ff ffda 	bl	80056c8 <__sfputc_r>
 8005714:	1c43      	adds	r3, r0, #1
 8005716:	d1f3      	bne.n	8005700 <__sfputs_r+0xa>
 8005718:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800571c <_vfiprintf_r>:
 800571c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005720:	460d      	mov	r5, r1
 8005722:	b09d      	sub	sp, #116	@ 0x74
 8005724:	4614      	mov	r4, r2
 8005726:	4698      	mov	r8, r3
 8005728:	4606      	mov	r6, r0
 800572a:	b118      	cbz	r0, 8005734 <_vfiprintf_r+0x18>
 800572c:	6a03      	ldr	r3, [r0, #32]
 800572e:	b90b      	cbnz	r3, 8005734 <_vfiprintf_r+0x18>
 8005730:	f7ff fcd8 	bl	80050e4 <__sinit>
 8005734:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005736:	07d9      	lsls	r1, r3, #31
 8005738:	d405      	bmi.n	8005746 <_vfiprintf_r+0x2a>
 800573a:	89ab      	ldrh	r3, [r5, #12]
 800573c:	059a      	lsls	r2, r3, #22
 800573e:	d402      	bmi.n	8005746 <_vfiprintf_r+0x2a>
 8005740:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005742:	f7ff fec6 	bl	80054d2 <__retarget_lock_acquire_recursive>
 8005746:	89ab      	ldrh	r3, [r5, #12]
 8005748:	071b      	lsls	r3, r3, #28
 800574a:	d501      	bpl.n	8005750 <_vfiprintf_r+0x34>
 800574c:	692b      	ldr	r3, [r5, #16]
 800574e:	b99b      	cbnz	r3, 8005778 <_vfiprintf_r+0x5c>
 8005750:	4629      	mov	r1, r5
 8005752:	4630      	mov	r0, r6
 8005754:	f7ff fdee 	bl	8005334 <__swsetup_r>
 8005758:	b170      	cbz	r0, 8005778 <_vfiprintf_r+0x5c>
 800575a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800575c:	07dc      	lsls	r4, r3, #31
 800575e:	d504      	bpl.n	800576a <_vfiprintf_r+0x4e>
 8005760:	f04f 30ff 	mov.w	r0, #4294967295
 8005764:	b01d      	add	sp, #116	@ 0x74
 8005766:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800576a:	89ab      	ldrh	r3, [r5, #12]
 800576c:	0598      	lsls	r0, r3, #22
 800576e:	d4f7      	bmi.n	8005760 <_vfiprintf_r+0x44>
 8005770:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005772:	f7ff feaf 	bl	80054d4 <__retarget_lock_release_recursive>
 8005776:	e7f3      	b.n	8005760 <_vfiprintf_r+0x44>
 8005778:	2300      	movs	r3, #0
 800577a:	9309      	str	r3, [sp, #36]	@ 0x24
 800577c:	2320      	movs	r3, #32
 800577e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005782:	f8cd 800c 	str.w	r8, [sp, #12]
 8005786:	2330      	movs	r3, #48	@ 0x30
 8005788:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8005938 <_vfiprintf_r+0x21c>
 800578c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005790:	f04f 0901 	mov.w	r9, #1
 8005794:	4623      	mov	r3, r4
 8005796:	469a      	mov	sl, r3
 8005798:	f813 2b01 	ldrb.w	r2, [r3], #1
 800579c:	b10a      	cbz	r2, 80057a2 <_vfiprintf_r+0x86>
 800579e:	2a25      	cmp	r2, #37	@ 0x25
 80057a0:	d1f9      	bne.n	8005796 <_vfiprintf_r+0x7a>
 80057a2:	ebba 0b04 	subs.w	fp, sl, r4
 80057a6:	d00b      	beq.n	80057c0 <_vfiprintf_r+0xa4>
 80057a8:	465b      	mov	r3, fp
 80057aa:	4622      	mov	r2, r4
 80057ac:	4629      	mov	r1, r5
 80057ae:	4630      	mov	r0, r6
 80057b0:	f7ff ffa1 	bl	80056f6 <__sfputs_r>
 80057b4:	3001      	adds	r0, #1
 80057b6:	f000 80a7 	beq.w	8005908 <_vfiprintf_r+0x1ec>
 80057ba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80057bc:	445a      	add	r2, fp
 80057be:	9209      	str	r2, [sp, #36]	@ 0x24
 80057c0:	f89a 3000 	ldrb.w	r3, [sl]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	f000 809f 	beq.w	8005908 <_vfiprintf_r+0x1ec>
 80057ca:	2300      	movs	r3, #0
 80057cc:	f04f 32ff 	mov.w	r2, #4294967295
 80057d0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80057d4:	f10a 0a01 	add.w	sl, sl, #1
 80057d8:	9304      	str	r3, [sp, #16]
 80057da:	9307      	str	r3, [sp, #28]
 80057dc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80057e0:	931a      	str	r3, [sp, #104]	@ 0x68
 80057e2:	4654      	mov	r4, sl
 80057e4:	2205      	movs	r2, #5
 80057e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80057ea:	4853      	ldr	r0, [pc, #332]	@ (8005938 <_vfiprintf_r+0x21c>)
 80057ec:	f7fa fd10 	bl	8000210 <memchr>
 80057f0:	9a04      	ldr	r2, [sp, #16]
 80057f2:	b9d8      	cbnz	r0, 800582c <_vfiprintf_r+0x110>
 80057f4:	06d1      	lsls	r1, r2, #27
 80057f6:	bf44      	itt	mi
 80057f8:	2320      	movmi	r3, #32
 80057fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80057fe:	0713      	lsls	r3, r2, #28
 8005800:	bf44      	itt	mi
 8005802:	232b      	movmi	r3, #43	@ 0x2b
 8005804:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005808:	f89a 3000 	ldrb.w	r3, [sl]
 800580c:	2b2a      	cmp	r3, #42	@ 0x2a
 800580e:	d015      	beq.n	800583c <_vfiprintf_r+0x120>
 8005810:	9a07      	ldr	r2, [sp, #28]
 8005812:	4654      	mov	r4, sl
 8005814:	2000      	movs	r0, #0
 8005816:	f04f 0c0a 	mov.w	ip, #10
 800581a:	4621      	mov	r1, r4
 800581c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005820:	3b30      	subs	r3, #48	@ 0x30
 8005822:	2b09      	cmp	r3, #9
 8005824:	d94b      	bls.n	80058be <_vfiprintf_r+0x1a2>
 8005826:	b1b0      	cbz	r0, 8005856 <_vfiprintf_r+0x13a>
 8005828:	9207      	str	r2, [sp, #28]
 800582a:	e014      	b.n	8005856 <_vfiprintf_r+0x13a>
 800582c:	eba0 0308 	sub.w	r3, r0, r8
 8005830:	fa09 f303 	lsl.w	r3, r9, r3
 8005834:	4313      	orrs	r3, r2
 8005836:	9304      	str	r3, [sp, #16]
 8005838:	46a2      	mov	sl, r4
 800583a:	e7d2      	b.n	80057e2 <_vfiprintf_r+0xc6>
 800583c:	9b03      	ldr	r3, [sp, #12]
 800583e:	1d19      	adds	r1, r3, #4
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	9103      	str	r1, [sp, #12]
 8005844:	2b00      	cmp	r3, #0
 8005846:	bfbb      	ittet	lt
 8005848:	425b      	neglt	r3, r3
 800584a:	f042 0202 	orrlt.w	r2, r2, #2
 800584e:	9307      	strge	r3, [sp, #28]
 8005850:	9307      	strlt	r3, [sp, #28]
 8005852:	bfb8      	it	lt
 8005854:	9204      	strlt	r2, [sp, #16]
 8005856:	7823      	ldrb	r3, [r4, #0]
 8005858:	2b2e      	cmp	r3, #46	@ 0x2e
 800585a:	d10a      	bne.n	8005872 <_vfiprintf_r+0x156>
 800585c:	7863      	ldrb	r3, [r4, #1]
 800585e:	2b2a      	cmp	r3, #42	@ 0x2a
 8005860:	d132      	bne.n	80058c8 <_vfiprintf_r+0x1ac>
 8005862:	9b03      	ldr	r3, [sp, #12]
 8005864:	1d1a      	adds	r2, r3, #4
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	9203      	str	r2, [sp, #12]
 800586a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800586e:	3402      	adds	r4, #2
 8005870:	9305      	str	r3, [sp, #20]
 8005872:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8005948 <_vfiprintf_r+0x22c>
 8005876:	7821      	ldrb	r1, [r4, #0]
 8005878:	2203      	movs	r2, #3
 800587a:	4650      	mov	r0, sl
 800587c:	f7fa fcc8 	bl	8000210 <memchr>
 8005880:	b138      	cbz	r0, 8005892 <_vfiprintf_r+0x176>
 8005882:	9b04      	ldr	r3, [sp, #16]
 8005884:	eba0 000a 	sub.w	r0, r0, sl
 8005888:	2240      	movs	r2, #64	@ 0x40
 800588a:	4082      	lsls	r2, r0
 800588c:	4313      	orrs	r3, r2
 800588e:	3401      	adds	r4, #1
 8005890:	9304      	str	r3, [sp, #16]
 8005892:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005896:	4829      	ldr	r0, [pc, #164]	@ (800593c <_vfiprintf_r+0x220>)
 8005898:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800589c:	2206      	movs	r2, #6
 800589e:	f7fa fcb7 	bl	8000210 <memchr>
 80058a2:	2800      	cmp	r0, #0
 80058a4:	d03f      	beq.n	8005926 <_vfiprintf_r+0x20a>
 80058a6:	4b26      	ldr	r3, [pc, #152]	@ (8005940 <_vfiprintf_r+0x224>)
 80058a8:	bb1b      	cbnz	r3, 80058f2 <_vfiprintf_r+0x1d6>
 80058aa:	9b03      	ldr	r3, [sp, #12]
 80058ac:	3307      	adds	r3, #7
 80058ae:	f023 0307 	bic.w	r3, r3, #7
 80058b2:	3308      	adds	r3, #8
 80058b4:	9303      	str	r3, [sp, #12]
 80058b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80058b8:	443b      	add	r3, r7
 80058ba:	9309      	str	r3, [sp, #36]	@ 0x24
 80058bc:	e76a      	b.n	8005794 <_vfiprintf_r+0x78>
 80058be:	fb0c 3202 	mla	r2, ip, r2, r3
 80058c2:	460c      	mov	r4, r1
 80058c4:	2001      	movs	r0, #1
 80058c6:	e7a8      	b.n	800581a <_vfiprintf_r+0xfe>
 80058c8:	2300      	movs	r3, #0
 80058ca:	3401      	adds	r4, #1
 80058cc:	9305      	str	r3, [sp, #20]
 80058ce:	4619      	mov	r1, r3
 80058d0:	f04f 0c0a 	mov.w	ip, #10
 80058d4:	4620      	mov	r0, r4
 80058d6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80058da:	3a30      	subs	r2, #48	@ 0x30
 80058dc:	2a09      	cmp	r2, #9
 80058de:	d903      	bls.n	80058e8 <_vfiprintf_r+0x1cc>
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d0c6      	beq.n	8005872 <_vfiprintf_r+0x156>
 80058e4:	9105      	str	r1, [sp, #20]
 80058e6:	e7c4      	b.n	8005872 <_vfiprintf_r+0x156>
 80058e8:	fb0c 2101 	mla	r1, ip, r1, r2
 80058ec:	4604      	mov	r4, r0
 80058ee:	2301      	movs	r3, #1
 80058f0:	e7f0      	b.n	80058d4 <_vfiprintf_r+0x1b8>
 80058f2:	ab03      	add	r3, sp, #12
 80058f4:	9300      	str	r3, [sp, #0]
 80058f6:	462a      	mov	r2, r5
 80058f8:	4b12      	ldr	r3, [pc, #72]	@ (8005944 <_vfiprintf_r+0x228>)
 80058fa:	a904      	add	r1, sp, #16
 80058fc:	4630      	mov	r0, r6
 80058fe:	f3af 8000 	nop.w
 8005902:	4607      	mov	r7, r0
 8005904:	1c78      	adds	r0, r7, #1
 8005906:	d1d6      	bne.n	80058b6 <_vfiprintf_r+0x19a>
 8005908:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800590a:	07d9      	lsls	r1, r3, #31
 800590c:	d405      	bmi.n	800591a <_vfiprintf_r+0x1fe>
 800590e:	89ab      	ldrh	r3, [r5, #12]
 8005910:	059a      	lsls	r2, r3, #22
 8005912:	d402      	bmi.n	800591a <_vfiprintf_r+0x1fe>
 8005914:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005916:	f7ff fddd 	bl	80054d4 <__retarget_lock_release_recursive>
 800591a:	89ab      	ldrh	r3, [r5, #12]
 800591c:	065b      	lsls	r3, r3, #25
 800591e:	f53f af1f 	bmi.w	8005760 <_vfiprintf_r+0x44>
 8005922:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005924:	e71e      	b.n	8005764 <_vfiprintf_r+0x48>
 8005926:	ab03      	add	r3, sp, #12
 8005928:	9300      	str	r3, [sp, #0]
 800592a:	462a      	mov	r2, r5
 800592c:	4b05      	ldr	r3, [pc, #20]	@ (8005944 <_vfiprintf_r+0x228>)
 800592e:	a904      	add	r1, sp, #16
 8005930:	4630      	mov	r0, r6
 8005932:	f000 f879 	bl	8005a28 <_printf_i>
 8005936:	e7e4      	b.n	8005902 <_vfiprintf_r+0x1e6>
 8005938:	080061ac 	.word	0x080061ac
 800593c:	080061b6 	.word	0x080061b6
 8005940:	00000000 	.word	0x00000000
 8005944:	080056f7 	.word	0x080056f7
 8005948:	080061b2 	.word	0x080061b2

0800594c <_printf_common>:
 800594c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005950:	4616      	mov	r6, r2
 8005952:	4698      	mov	r8, r3
 8005954:	688a      	ldr	r2, [r1, #8]
 8005956:	690b      	ldr	r3, [r1, #16]
 8005958:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800595c:	4293      	cmp	r3, r2
 800595e:	bfb8      	it	lt
 8005960:	4613      	movlt	r3, r2
 8005962:	6033      	str	r3, [r6, #0]
 8005964:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005968:	4607      	mov	r7, r0
 800596a:	460c      	mov	r4, r1
 800596c:	b10a      	cbz	r2, 8005972 <_printf_common+0x26>
 800596e:	3301      	adds	r3, #1
 8005970:	6033      	str	r3, [r6, #0]
 8005972:	6823      	ldr	r3, [r4, #0]
 8005974:	0699      	lsls	r1, r3, #26
 8005976:	bf42      	ittt	mi
 8005978:	6833      	ldrmi	r3, [r6, #0]
 800597a:	3302      	addmi	r3, #2
 800597c:	6033      	strmi	r3, [r6, #0]
 800597e:	6825      	ldr	r5, [r4, #0]
 8005980:	f015 0506 	ands.w	r5, r5, #6
 8005984:	d106      	bne.n	8005994 <_printf_common+0x48>
 8005986:	f104 0a19 	add.w	sl, r4, #25
 800598a:	68e3      	ldr	r3, [r4, #12]
 800598c:	6832      	ldr	r2, [r6, #0]
 800598e:	1a9b      	subs	r3, r3, r2
 8005990:	42ab      	cmp	r3, r5
 8005992:	dc26      	bgt.n	80059e2 <_printf_common+0x96>
 8005994:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005998:	6822      	ldr	r2, [r4, #0]
 800599a:	3b00      	subs	r3, #0
 800599c:	bf18      	it	ne
 800599e:	2301      	movne	r3, #1
 80059a0:	0692      	lsls	r2, r2, #26
 80059a2:	d42b      	bmi.n	80059fc <_printf_common+0xb0>
 80059a4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80059a8:	4641      	mov	r1, r8
 80059aa:	4638      	mov	r0, r7
 80059ac:	47c8      	blx	r9
 80059ae:	3001      	adds	r0, #1
 80059b0:	d01e      	beq.n	80059f0 <_printf_common+0xa4>
 80059b2:	6823      	ldr	r3, [r4, #0]
 80059b4:	6922      	ldr	r2, [r4, #16]
 80059b6:	f003 0306 	and.w	r3, r3, #6
 80059ba:	2b04      	cmp	r3, #4
 80059bc:	bf02      	ittt	eq
 80059be:	68e5      	ldreq	r5, [r4, #12]
 80059c0:	6833      	ldreq	r3, [r6, #0]
 80059c2:	1aed      	subeq	r5, r5, r3
 80059c4:	68a3      	ldr	r3, [r4, #8]
 80059c6:	bf0c      	ite	eq
 80059c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80059cc:	2500      	movne	r5, #0
 80059ce:	4293      	cmp	r3, r2
 80059d0:	bfc4      	itt	gt
 80059d2:	1a9b      	subgt	r3, r3, r2
 80059d4:	18ed      	addgt	r5, r5, r3
 80059d6:	2600      	movs	r6, #0
 80059d8:	341a      	adds	r4, #26
 80059da:	42b5      	cmp	r5, r6
 80059dc:	d11a      	bne.n	8005a14 <_printf_common+0xc8>
 80059de:	2000      	movs	r0, #0
 80059e0:	e008      	b.n	80059f4 <_printf_common+0xa8>
 80059e2:	2301      	movs	r3, #1
 80059e4:	4652      	mov	r2, sl
 80059e6:	4641      	mov	r1, r8
 80059e8:	4638      	mov	r0, r7
 80059ea:	47c8      	blx	r9
 80059ec:	3001      	adds	r0, #1
 80059ee:	d103      	bne.n	80059f8 <_printf_common+0xac>
 80059f0:	f04f 30ff 	mov.w	r0, #4294967295
 80059f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059f8:	3501      	adds	r5, #1
 80059fa:	e7c6      	b.n	800598a <_printf_common+0x3e>
 80059fc:	18e1      	adds	r1, r4, r3
 80059fe:	1c5a      	adds	r2, r3, #1
 8005a00:	2030      	movs	r0, #48	@ 0x30
 8005a02:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005a06:	4422      	add	r2, r4
 8005a08:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005a0c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005a10:	3302      	adds	r3, #2
 8005a12:	e7c7      	b.n	80059a4 <_printf_common+0x58>
 8005a14:	2301      	movs	r3, #1
 8005a16:	4622      	mov	r2, r4
 8005a18:	4641      	mov	r1, r8
 8005a1a:	4638      	mov	r0, r7
 8005a1c:	47c8      	blx	r9
 8005a1e:	3001      	adds	r0, #1
 8005a20:	d0e6      	beq.n	80059f0 <_printf_common+0xa4>
 8005a22:	3601      	adds	r6, #1
 8005a24:	e7d9      	b.n	80059da <_printf_common+0x8e>
	...

08005a28 <_printf_i>:
 8005a28:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005a2c:	7e0f      	ldrb	r7, [r1, #24]
 8005a2e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005a30:	2f78      	cmp	r7, #120	@ 0x78
 8005a32:	4691      	mov	r9, r2
 8005a34:	4680      	mov	r8, r0
 8005a36:	460c      	mov	r4, r1
 8005a38:	469a      	mov	sl, r3
 8005a3a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005a3e:	d807      	bhi.n	8005a50 <_printf_i+0x28>
 8005a40:	2f62      	cmp	r7, #98	@ 0x62
 8005a42:	d80a      	bhi.n	8005a5a <_printf_i+0x32>
 8005a44:	2f00      	cmp	r7, #0
 8005a46:	f000 80d2 	beq.w	8005bee <_printf_i+0x1c6>
 8005a4a:	2f58      	cmp	r7, #88	@ 0x58
 8005a4c:	f000 80b9 	beq.w	8005bc2 <_printf_i+0x19a>
 8005a50:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005a54:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005a58:	e03a      	b.n	8005ad0 <_printf_i+0xa8>
 8005a5a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005a5e:	2b15      	cmp	r3, #21
 8005a60:	d8f6      	bhi.n	8005a50 <_printf_i+0x28>
 8005a62:	a101      	add	r1, pc, #4	@ (adr r1, 8005a68 <_printf_i+0x40>)
 8005a64:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005a68:	08005ac1 	.word	0x08005ac1
 8005a6c:	08005ad5 	.word	0x08005ad5
 8005a70:	08005a51 	.word	0x08005a51
 8005a74:	08005a51 	.word	0x08005a51
 8005a78:	08005a51 	.word	0x08005a51
 8005a7c:	08005a51 	.word	0x08005a51
 8005a80:	08005ad5 	.word	0x08005ad5
 8005a84:	08005a51 	.word	0x08005a51
 8005a88:	08005a51 	.word	0x08005a51
 8005a8c:	08005a51 	.word	0x08005a51
 8005a90:	08005a51 	.word	0x08005a51
 8005a94:	08005bd5 	.word	0x08005bd5
 8005a98:	08005aff 	.word	0x08005aff
 8005a9c:	08005b8f 	.word	0x08005b8f
 8005aa0:	08005a51 	.word	0x08005a51
 8005aa4:	08005a51 	.word	0x08005a51
 8005aa8:	08005bf7 	.word	0x08005bf7
 8005aac:	08005a51 	.word	0x08005a51
 8005ab0:	08005aff 	.word	0x08005aff
 8005ab4:	08005a51 	.word	0x08005a51
 8005ab8:	08005a51 	.word	0x08005a51
 8005abc:	08005b97 	.word	0x08005b97
 8005ac0:	6833      	ldr	r3, [r6, #0]
 8005ac2:	1d1a      	adds	r2, r3, #4
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	6032      	str	r2, [r6, #0]
 8005ac8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005acc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005ad0:	2301      	movs	r3, #1
 8005ad2:	e09d      	b.n	8005c10 <_printf_i+0x1e8>
 8005ad4:	6833      	ldr	r3, [r6, #0]
 8005ad6:	6820      	ldr	r0, [r4, #0]
 8005ad8:	1d19      	adds	r1, r3, #4
 8005ada:	6031      	str	r1, [r6, #0]
 8005adc:	0606      	lsls	r6, r0, #24
 8005ade:	d501      	bpl.n	8005ae4 <_printf_i+0xbc>
 8005ae0:	681d      	ldr	r5, [r3, #0]
 8005ae2:	e003      	b.n	8005aec <_printf_i+0xc4>
 8005ae4:	0645      	lsls	r5, r0, #25
 8005ae6:	d5fb      	bpl.n	8005ae0 <_printf_i+0xb8>
 8005ae8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005aec:	2d00      	cmp	r5, #0
 8005aee:	da03      	bge.n	8005af8 <_printf_i+0xd0>
 8005af0:	232d      	movs	r3, #45	@ 0x2d
 8005af2:	426d      	negs	r5, r5
 8005af4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005af8:	4859      	ldr	r0, [pc, #356]	@ (8005c60 <_printf_i+0x238>)
 8005afa:	230a      	movs	r3, #10
 8005afc:	e011      	b.n	8005b22 <_printf_i+0xfa>
 8005afe:	6821      	ldr	r1, [r4, #0]
 8005b00:	6833      	ldr	r3, [r6, #0]
 8005b02:	0608      	lsls	r0, r1, #24
 8005b04:	f853 5b04 	ldr.w	r5, [r3], #4
 8005b08:	d402      	bmi.n	8005b10 <_printf_i+0xe8>
 8005b0a:	0649      	lsls	r1, r1, #25
 8005b0c:	bf48      	it	mi
 8005b0e:	b2ad      	uxthmi	r5, r5
 8005b10:	2f6f      	cmp	r7, #111	@ 0x6f
 8005b12:	4853      	ldr	r0, [pc, #332]	@ (8005c60 <_printf_i+0x238>)
 8005b14:	6033      	str	r3, [r6, #0]
 8005b16:	bf14      	ite	ne
 8005b18:	230a      	movne	r3, #10
 8005b1a:	2308      	moveq	r3, #8
 8005b1c:	2100      	movs	r1, #0
 8005b1e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005b22:	6866      	ldr	r6, [r4, #4]
 8005b24:	60a6      	str	r6, [r4, #8]
 8005b26:	2e00      	cmp	r6, #0
 8005b28:	bfa2      	ittt	ge
 8005b2a:	6821      	ldrge	r1, [r4, #0]
 8005b2c:	f021 0104 	bicge.w	r1, r1, #4
 8005b30:	6021      	strge	r1, [r4, #0]
 8005b32:	b90d      	cbnz	r5, 8005b38 <_printf_i+0x110>
 8005b34:	2e00      	cmp	r6, #0
 8005b36:	d04b      	beq.n	8005bd0 <_printf_i+0x1a8>
 8005b38:	4616      	mov	r6, r2
 8005b3a:	fbb5 f1f3 	udiv	r1, r5, r3
 8005b3e:	fb03 5711 	mls	r7, r3, r1, r5
 8005b42:	5dc7      	ldrb	r7, [r0, r7]
 8005b44:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005b48:	462f      	mov	r7, r5
 8005b4a:	42bb      	cmp	r3, r7
 8005b4c:	460d      	mov	r5, r1
 8005b4e:	d9f4      	bls.n	8005b3a <_printf_i+0x112>
 8005b50:	2b08      	cmp	r3, #8
 8005b52:	d10b      	bne.n	8005b6c <_printf_i+0x144>
 8005b54:	6823      	ldr	r3, [r4, #0]
 8005b56:	07df      	lsls	r7, r3, #31
 8005b58:	d508      	bpl.n	8005b6c <_printf_i+0x144>
 8005b5a:	6923      	ldr	r3, [r4, #16]
 8005b5c:	6861      	ldr	r1, [r4, #4]
 8005b5e:	4299      	cmp	r1, r3
 8005b60:	bfde      	ittt	le
 8005b62:	2330      	movle	r3, #48	@ 0x30
 8005b64:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005b68:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005b6c:	1b92      	subs	r2, r2, r6
 8005b6e:	6122      	str	r2, [r4, #16]
 8005b70:	f8cd a000 	str.w	sl, [sp]
 8005b74:	464b      	mov	r3, r9
 8005b76:	aa03      	add	r2, sp, #12
 8005b78:	4621      	mov	r1, r4
 8005b7a:	4640      	mov	r0, r8
 8005b7c:	f7ff fee6 	bl	800594c <_printf_common>
 8005b80:	3001      	adds	r0, #1
 8005b82:	d14a      	bne.n	8005c1a <_printf_i+0x1f2>
 8005b84:	f04f 30ff 	mov.w	r0, #4294967295
 8005b88:	b004      	add	sp, #16
 8005b8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b8e:	6823      	ldr	r3, [r4, #0]
 8005b90:	f043 0320 	orr.w	r3, r3, #32
 8005b94:	6023      	str	r3, [r4, #0]
 8005b96:	4833      	ldr	r0, [pc, #204]	@ (8005c64 <_printf_i+0x23c>)
 8005b98:	2778      	movs	r7, #120	@ 0x78
 8005b9a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005b9e:	6823      	ldr	r3, [r4, #0]
 8005ba0:	6831      	ldr	r1, [r6, #0]
 8005ba2:	061f      	lsls	r7, r3, #24
 8005ba4:	f851 5b04 	ldr.w	r5, [r1], #4
 8005ba8:	d402      	bmi.n	8005bb0 <_printf_i+0x188>
 8005baa:	065f      	lsls	r7, r3, #25
 8005bac:	bf48      	it	mi
 8005bae:	b2ad      	uxthmi	r5, r5
 8005bb0:	6031      	str	r1, [r6, #0]
 8005bb2:	07d9      	lsls	r1, r3, #31
 8005bb4:	bf44      	itt	mi
 8005bb6:	f043 0320 	orrmi.w	r3, r3, #32
 8005bba:	6023      	strmi	r3, [r4, #0]
 8005bbc:	b11d      	cbz	r5, 8005bc6 <_printf_i+0x19e>
 8005bbe:	2310      	movs	r3, #16
 8005bc0:	e7ac      	b.n	8005b1c <_printf_i+0xf4>
 8005bc2:	4827      	ldr	r0, [pc, #156]	@ (8005c60 <_printf_i+0x238>)
 8005bc4:	e7e9      	b.n	8005b9a <_printf_i+0x172>
 8005bc6:	6823      	ldr	r3, [r4, #0]
 8005bc8:	f023 0320 	bic.w	r3, r3, #32
 8005bcc:	6023      	str	r3, [r4, #0]
 8005bce:	e7f6      	b.n	8005bbe <_printf_i+0x196>
 8005bd0:	4616      	mov	r6, r2
 8005bd2:	e7bd      	b.n	8005b50 <_printf_i+0x128>
 8005bd4:	6833      	ldr	r3, [r6, #0]
 8005bd6:	6825      	ldr	r5, [r4, #0]
 8005bd8:	6961      	ldr	r1, [r4, #20]
 8005bda:	1d18      	adds	r0, r3, #4
 8005bdc:	6030      	str	r0, [r6, #0]
 8005bde:	062e      	lsls	r6, r5, #24
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	d501      	bpl.n	8005be8 <_printf_i+0x1c0>
 8005be4:	6019      	str	r1, [r3, #0]
 8005be6:	e002      	b.n	8005bee <_printf_i+0x1c6>
 8005be8:	0668      	lsls	r0, r5, #25
 8005bea:	d5fb      	bpl.n	8005be4 <_printf_i+0x1bc>
 8005bec:	8019      	strh	r1, [r3, #0]
 8005bee:	2300      	movs	r3, #0
 8005bf0:	6123      	str	r3, [r4, #16]
 8005bf2:	4616      	mov	r6, r2
 8005bf4:	e7bc      	b.n	8005b70 <_printf_i+0x148>
 8005bf6:	6833      	ldr	r3, [r6, #0]
 8005bf8:	1d1a      	adds	r2, r3, #4
 8005bfa:	6032      	str	r2, [r6, #0]
 8005bfc:	681e      	ldr	r6, [r3, #0]
 8005bfe:	6862      	ldr	r2, [r4, #4]
 8005c00:	2100      	movs	r1, #0
 8005c02:	4630      	mov	r0, r6
 8005c04:	f7fa fb04 	bl	8000210 <memchr>
 8005c08:	b108      	cbz	r0, 8005c0e <_printf_i+0x1e6>
 8005c0a:	1b80      	subs	r0, r0, r6
 8005c0c:	6060      	str	r0, [r4, #4]
 8005c0e:	6863      	ldr	r3, [r4, #4]
 8005c10:	6123      	str	r3, [r4, #16]
 8005c12:	2300      	movs	r3, #0
 8005c14:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005c18:	e7aa      	b.n	8005b70 <_printf_i+0x148>
 8005c1a:	6923      	ldr	r3, [r4, #16]
 8005c1c:	4632      	mov	r2, r6
 8005c1e:	4649      	mov	r1, r9
 8005c20:	4640      	mov	r0, r8
 8005c22:	47d0      	blx	sl
 8005c24:	3001      	adds	r0, #1
 8005c26:	d0ad      	beq.n	8005b84 <_printf_i+0x15c>
 8005c28:	6823      	ldr	r3, [r4, #0]
 8005c2a:	079b      	lsls	r3, r3, #30
 8005c2c:	d413      	bmi.n	8005c56 <_printf_i+0x22e>
 8005c2e:	68e0      	ldr	r0, [r4, #12]
 8005c30:	9b03      	ldr	r3, [sp, #12]
 8005c32:	4298      	cmp	r0, r3
 8005c34:	bfb8      	it	lt
 8005c36:	4618      	movlt	r0, r3
 8005c38:	e7a6      	b.n	8005b88 <_printf_i+0x160>
 8005c3a:	2301      	movs	r3, #1
 8005c3c:	4632      	mov	r2, r6
 8005c3e:	4649      	mov	r1, r9
 8005c40:	4640      	mov	r0, r8
 8005c42:	47d0      	blx	sl
 8005c44:	3001      	adds	r0, #1
 8005c46:	d09d      	beq.n	8005b84 <_printf_i+0x15c>
 8005c48:	3501      	adds	r5, #1
 8005c4a:	68e3      	ldr	r3, [r4, #12]
 8005c4c:	9903      	ldr	r1, [sp, #12]
 8005c4e:	1a5b      	subs	r3, r3, r1
 8005c50:	42ab      	cmp	r3, r5
 8005c52:	dcf2      	bgt.n	8005c3a <_printf_i+0x212>
 8005c54:	e7eb      	b.n	8005c2e <_printf_i+0x206>
 8005c56:	2500      	movs	r5, #0
 8005c58:	f104 0619 	add.w	r6, r4, #25
 8005c5c:	e7f5      	b.n	8005c4a <_printf_i+0x222>
 8005c5e:	bf00      	nop
 8005c60:	080061bd 	.word	0x080061bd
 8005c64:	080061ce 	.word	0x080061ce

08005c68 <__sflush_r>:
 8005c68:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005c6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c70:	0716      	lsls	r6, r2, #28
 8005c72:	4605      	mov	r5, r0
 8005c74:	460c      	mov	r4, r1
 8005c76:	d454      	bmi.n	8005d22 <__sflush_r+0xba>
 8005c78:	684b      	ldr	r3, [r1, #4]
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	dc02      	bgt.n	8005c84 <__sflush_r+0x1c>
 8005c7e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	dd48      	ble.n	8005d16 <__sflush_r+0xae>
 8005c84:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005c86:	2e00      	cmp	r6, #0
 8005c88:	d045      	beq.n	8005d16 <__sflush_r+0xae>
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005c90:	682f      	ldr	r7, [r5, #0]
 8005c92:	6a21      	ldr	r1, [r4, #32]
 8005c94:	602b      	str	r3, [r5, #0]
 8005c96:	d030      	beq.n	8005cfa <__sflush_r+0x92>
 8005c98:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005c9a:	89a3      	ldrh	r3, [r4, #12]
 8005c9c:	0759      	lsls	r1, r3, #29
 8005c9e:	d505      	bpl.n	8005cac <__sflush_r+0x44>
 8005ca0:	6863      	ldr	r3, [r4, #4]
 8005ca2:	1ad2      	subs	r2, r2, r3
 8005ca4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005ca6:	b10b      	cbz	r3, 8005cac <__sflush_r+0x44>
 8005ca8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005caa:	1ad2      	subs	r2, r2, r3
 8005cac:	2300      	movs	r3, #0
 8005cae:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005cb0:	6a21      	ldr	r1, [r4, #32]
 8005cb2:	4628      	mov	r0, r5
 8005cb4:	47b0      	blx	r6
 8005cb6:	1c43      	adds	r3, r0, #1
 8005cb8:	89a3      	ldrh	r3, [r4, #12]
 8005cba:	d106      	bne.n	8005cca <__sflush_r+0x62>
 8005cbc:	6829      	ldr	r1, [r5, #0]
 8005cbe:	291d      	cmp	r1, #29
 8005cc0:	d82b      	bhi.n	8005d1a <__sflush_r+0xb2>
 8005cc2:	4a2a      	ldr	r2, [pc, #168]	@ (8005d6c <__sflush_r+0x104>)
 8005cc4:	410a      	asrs	r2, r1
 8005cc6:	07d6      	lsls	r6, r2, #31
 8005cc8:	d427      	bmi.n	8005d1a <__sflush_r+0xb2>
 8005cca:	2200      	movs	r2, #0
 8005ccc:	6062      	str	r2, [r4, #4]
 8005cce:	04d9      	lsls	r1, r3, #19
 8005cd0:	6922      	ldr	r2, [r4, #16]
 8005cd2:	6022      	str	r2, [r4, #0]
 8005cd4:	d504      	bpl.n	8005ce0 <__sflush_r+0x78>
 8005cd6:	1c42      	adds	r2, r0, #1
 8005cd8:	d101      	bne.n	8005cde <__sflush_r+0x76>
 8005cda:	682b      	ldr	r3, [r5, #0]
 8005cdc:	b903      	cbnz	r3, 8005ce0 <__sflush_r+0x78>
 8005cde:	6560      	str	r0, [r4, #84]	@ 0x54
 8005ce0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005ce2:	602f      	str	r7, [r5, #0]
 8005ce4:	b1b9      	cbz	r1, 8005d16 <__sflush_r+0xae>
 8005ce6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005cea:	4299      	cmp	r1, r3
 8005cec:	d002      	beq.n	8005cf4 <__sflush_r+0x8c>
 8005cee:	4628      	mov	r0, r5
 8005cf0:	f7ff fbf2 	bl	80054d8 <_free_r>
 8005cf4:	2300      	movs	r3, #0
 8005cf6:	6363      	str	r3, [r4, #52]	@ 0x34
 8005cf8:	e00d      	b.n	8005d16 <__sflush_r+0xae>
 8005cfa:	2301      	movs	r3, #1
 8005cfc:	4628      	mov	r0, r5
 8005cfe:	47b0      	blx	r6
 8005d00:	4602      	mov	r2, r0
 8005d02:	1c50      	adds	r0, r2, #1
 8005d04:	d1c9      	bne.n	8005c9a <__sflush_r+0x32>
 8005d06:	682b      	ldr	r3, [r5, #0]
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d0c6      	beq.n	8005c9a <__sflush_r+0x32>
 8005d0c:	2b1d      	cmp	r3, #29
 8005d0e:	d001      	beq.n	8005d14 <__sflush_r+0xac>
 8005d10:	2b16      	cmp	r3, #22
 8005d12:	d11e      	bne.n	8005d52 <__sflush_r+0xea>
 8005d14:	602f      	str	r7, [r5, #0]
 8005d16:	2000      	movs	r0, #0
 8005d18:	e022      	b.n	8005d60 <__sflush_r+0xf8>
 8005d1a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005d1e:	b21b      	sxth	r3, r3
 8005d20:	e01b      	b.n	8005d5a <__sflush_r+0xf2>
 8005d22:	690f      	ldr	r7, [r1, #16]
 8005d24:	2f00      	cmp	r7, #0
 8005d26:	d0f6      	beq.n	8005d16 <__sflush_r+0xae>
 8005d28:	0793      	lsls	r3, r2, #30
 8005d2a:	680e      	ldr	r6, [r1, #0]
 8005d2c:	bf08      	it	eq
 8005d2e:	694b      	ldreq	r3, [r1, #20]
 8005d30:	600f      	str	r7, [r1, #0]
 8005d32:	bf18      	it	ne
 8005d34:	2300      	movne	r3, #0
 8005d36:	eba6 0807 	sub.w	r8, r6, r7
 8005d3a:	608b      	str	r3, [r1, #8]
 8005d3c:	f1b8 0f00 	cmp.w	r8, #0
 8005d40:	dde9      	ble.n	8005d16 <__sflush_r+0xae>
 8005d42:	6a21      	ldr	r1, [r4, #32]
 8005d44:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005d46:	4643      	mov	r3, r8
 8005d48:	463a      	mov	r2, r7
 8005d4a:	4628      	mov	r0, r5
 8005d4c:	47b0      	blx	r6
 8005d4e:	2800      	cmp	r0, #0
 8005d50:	dc08      	bgt.n	8005d64 <__sflush_r+0xfc>
 8005d52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005d56:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005d5a:	81a3      	strh	r3, [r4, #12]
 8005d5c:	f04f 30ff 	mov.w	r0, #4294967295
 8005d60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005d64:	4407      	add	r7, r0
 8005d66:	eba8 0800 	sub.w	r8, r8, r0
 8005d6a:	e7e7      	b.n	8005d3c <__sflush_r+0xd4>
 8005d6c:	dfbffffe 	.word	0xdfbffffe

08005d70 <_fflush_r>:
 8005d70:	b538      	push	{r3, r4, r5, lr}
 8005d72:	690b      	ldr	r3, [r1, #16]
 8005d74:	4605      	mov	r5, r0
 8005d76:	460c      	mov	r4, r1
 8005d78:	b913      	cbnz	r3, 8005d80 <_fflush_r+0x10>
 8005d7a:	2500      	movs	r5, #0
 8005d7c:	4628      	mov	r0, r5
 8005d7e:	bd38      	pop	{r3, r4, r5, pc}
 8005d80:	b118      	cbz	r0, 8005d8a <_fflush_r+0x1a>
 8005d82:	6a03      	ldr	r3, [r0, #32]
 8005d84:	b90b      	cbnz	r3, 8005d8a <_fflush_r+0x1a>
 8005d86:	f7ff f9ad 	bl	80050e4 <__sinit>
 8005d8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d0f3      	beq.n	8005d7a <_fflush_r+0xa>
 8005d92:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005d94:	07d0      	lsls	r0, r2, #31
 8005d96:	d404      	bmi.n	8005da2 <_fflush_r+0x32>
 8005d98:	0599      	lsls	r1, r3, #22
 8005d9a:	d402      	bmi.n	8005da2 <_fflush_r+0x32>
 8005d9c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005d9e:	f7ff fb98 	bl	80054d2 <__retarget_lock_acquire_recursive>
 8005da2:	4628      	mov	r0, r5
 8005da4:	4621      	mov	r1, r4
 8005da6:	f7ff ff5f 	bl	8005c68 <__sflush_r>
 8005daa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005dac:	07da      	lsls	r2, r3, #31
 8005dae:	4605      	mov	r5, r0
 8005db0:	d4e4      	bmi.n	8005d7c <_fflush_r+0xc>
 8005db2:	89a3      	ldrh	r3, [r4, #12]
 8005db4:	059b      	lsls	r3, r3, #22
 8005db6:	d4e1      	bmi.n	8005d7c <_fflush_r+0xc>
 8005db8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005dba:	f7ff fb8b 	bl	80054d4 <__retarget_lock_release_recursive>
 8005dbe:	e7dd      	b.n	8005d7c <_fflush_r+0xc>

08005dc0 <__swhatbuf_r>:
 8005dc0:	b570      	push	{r4, r5, r6, lr}
 8005dc2:	460c      	mov	r4, r1
 8005dc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005dc8:	2900      	cmp	r1, #0
 8005dca:	b096      	sub	sp, #88	@ 0x58
 8005dcc:	4615      	mov	r5, r2
 8005dce:	461e      	mov	r6, r3
 8005dd0:	da0d      	bge.n	8005dee <__swhatbuf_r+0x2e>
 8005dd2:	89a3      	ldrh	r3, [r4, #12]
 8005dd4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005dd8:	f04f 0100 	mov.w	r1, #0
 8005ddc:	bf14      	ite	ne
 8005dde:	2340      	movne	r3, #64	@ 0x40
 8005de0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005de4:	2000      	movs	r0, #0
 8005de6:	6031      	str	r1, [r6, #0]
 8005de8:	602b      	str	r3, [r5, #0]
 8005dea:	b016      	add	sp, #88	@ 0x58
 8005dec:	bd70      	pop	{r4, r5, r6, pc}
 8005dee:	466a      	mov	r2, sp
 8005df0:	f000 f848 	bl	8005e84 <_fstat_r>
 8005df4:	2800      	cmp	r0, #0
 8005df6:	dbec      	blt.n	8005dd2 <__swhatbuf_r+0x12>
 8005df8:	9901      	ldr	r1, [sp, #4]
 8005dfa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005dfe:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005e02:	4259      	negs	r1, r3
 8005e04:	4159      	adcs	r1, r3
 8005e06:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005e0a:	e7eb      	b.n	8005de4 <__swhatbuf_r+0x24>

08005e0c <__smakebuf_r>:
 8005e0c:	898b      	ldrh	r3, [r1, #12]
 8005e0e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005e10:	079d      	lsls	r5, r3, #30
 8005e12:	4606      	mov	r6, r0
 8005e14:	460c      	mov	r4, r1
 8005e16:	d507      	bpl.n	8005e28 <__smakebuf_r+0x1c>
 8005e18:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005e1c:	6023      	str	r3, [r4, #0]
 8005e1e:	6123      	str	r3, [r4, #16]
 8005e20:	2301      	movs	r3, #1
 8005e22:	6163      	str	r3, [r4, #20]
 8005e24:	b003      	add	sp, #12
 8005e26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e28:	ab01      	add	r3, sp, #4
 8005e2a:	466a      	mov	r2, sp
 8005e2c:	f7ff ffc8 	bl	8005dc0 <__swhatbuf_r>
 8005e30:	9f00      	ldr	r7, [sp, #0]
 8005e32:	4605      	mov	r5, r0
 8005e34:	4639      	mov	r1, r7
 8005e36:	4630      	mov	r0, r6
 8005e38:	f7ff fbba 	bl	80055b0 <_malloc_r>
 8005e3c:	b948      	cbnz	r0, 8005e52 <__smakebuf_r+0x46>
 8005e3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e42:	059a      	lsls	r2, r3, #22
 8005e44:	d4ee      	bmi.n	8005e24 <__smakebuf_r+0x18>
 8005e46:	f023 0303 	bic.w	r3, r3, #3
 8005e4a:	f043 0302 	orr.w	r3, r3, #2
 8005e4e:	81a3      	strh	r3, [r4, #12]
 8005e50:	e7e2      	b.n	8005e18 <__smakebuf_r+0xc>
 8005e52:	89a3      	ldrh	r3, [r4, #12]
 8005e54:	6020      	str	r0, [r4, #0]
 8005e56:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005e5a:	81a3      	strh	r3, [r4, #12]
 8005e5c:	9b01      	ldr	r3, [sp, #4]
 8005e5e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005e62:	b15b      	cbz	r3, 8005e7c <__smakebuf_r+0x70>
 8005e64:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005e68:	4630      	mov	r0, r6
 8005e6a:	f000 f81d 	bl	8005ea8 <_isatty_r>
 8005e6e:	b128      	cbz	r0, 8005e7c <__smakebuf_r+0x70>
 8005e70:	89a3      	ldrh	r3, [r4, #12]
 8005e72:	f023 0303 	bic.w	r3, r3, #3
 8005e76:	f043 0301 	orr.w	r3, r3, #1
 8005e7a:	81a3      	strh	r3, [r4, #12]
 8005e7c:	89a3      	ldrh	r3, [r4, #12]
 8005e7e:	431d      	orrs	r5, r3
 8005e80:	81a5      	strh	r5, [r4, #12]
 8005e82:	e7cf      	b.n	8005e24 <__smakebuf_r+0x18>

08005e84 <_fstat_r>:
 8005e84:	b538      	push	{r3, r4, r5, lr}
 8005e86:	4d07      	ldr	r5, [pc, #28]	@ (8005ea4 <_fstat_r+0x20>)
 8005e88:	2300      	movs	r3, #0
 8005e8a:	4604      	mov	r4, r0
 8005e8c:	4608      	mov	r0, r1
 8005e8e:	4611      	mov	r1, r2
 8005e90:	602b      	str	r3, [r5, #0]
 8005e92:	f7fb ffd3 	bl	8001e3c <_fstat>
 8005e96:	1c43      	adds	r3, r0, #1
 8005e98:	d102      	bne.n	8005ea0 <_fstat_r+0x1c>
 8005e9a:	682b      	ldr	r3, [r5, #0]
 8005e9c:	b103      	cbz	r3, 8005ea0 <_fstat_r+0x1c>
 8005e9e:	6023      	str	r3, [r4, #0]
 8005ea0:	bd38      	pop	{r3, r4, r5, pc}
 8005ea2:	bf00      	nop
 8005ea4:	20000308 	.word	0x20000308

08005ea8 <_isatty_r>:
 8005ea8:	b538      	push	{r3, r4, r5, lr}
 8005eaa:	4d06      	ldr	r5, [pc, #24]	@ (8005ec4 <_isatty_r+0x1c>)
 8005eac:	2300      	movs	r3, #0
 8005eae:	4604      	mov	r4, r0
 8005eb0:	4608      	mov	r0, r1
 8005eb2:	602b      	str	r3, [r5, #0]
 8005eb4:	f7fb ffd2 	bl	8001e5c <_isatty>
 8005eb8:	1c43      	adds	r3, r0, #1
 8005eba:	d102      	bne.n	8005ec2 <_isatty_r+0x1a>
 8005ebc:	682b      	ldr	r3, [r5, #0]
 8005ebe:	b103      	cbz	r3, 8005ec2 <_isatty_r+0x1a>
 8005ec0:	6023      	str	r3, [r4, #0]
 8005ec2:	bd38      	pop	{r3, r4, r5, pc}
 8005ec4:	20000308 	.word	0x20000308

08005ec8 <_sbrk_r>:
 8005ec8:	b538      	push	{r3, r4, r5, lr}
 8005eca:	4d06      	ldr	r5, [pc, #24]	@ (8005ee4 <_sbrk_r+0x1c>)
 8005ecc:	2300      	movs	r3, #0
 8005ece:	4604      	mov	r4, r0
 8005ed0:	4608      	mov	r0, r1
 8005ed2:	602b      	str	r3, [r5, #0]
 8005ed4:	f7fb ffda 	bl	8001e8c <_sbrk>
 8005ed8:	1c43      	adds	r3, r0, #1
 8005eda:	d102      	bne.n	8005ee2 <_sbrk_r+0x1a>
 8005edc:	682b      	ldr	r3, [r5, #0]
 8005ede:	b103      	cbz	r3, 8005ee2 <_sbrk_r+0x1a>
 8005ee0:	6023      	str	r3, [r4, #0]
 8005ee2:	bd38      	pop	{r3, r4, r5, pc}
 8005ee4:	20000308 	.word	0x20000308

08005ee8 <_init>:
 8005ee8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005eea:	bf00      	nop
 8005eec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005eee:	bc08      	pop	{r3}
 8005ef0:	469e      	mov	lr, r3
 8005ef2:	4770      	bx	lr

08005ef4 <_fini>:
 8005ef4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ef6:	bf00      	nop
 8005ef8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005efa:	bc08      	pop	{r3}
 8005efc:	469e      	mov	lr, r3
 8005efe:	4770      	bx	lr
