# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../source/perceptron/rtl/src/axi_bram_ctrl_0/sim/axi_bram_ctrl_0.vhd" \
"../../../../9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_perceptron_2_0/src/mult_gen_0/sim/mult_gen_0.vhd" \
"../../../../9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_perceptron_2_0/src/axi_bram_ctrl_0/sim/axi_bram_ctrl_0.vhd" \
"../../../../9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_perceptron_0_0/src/mult_gen_0/sim/mult_gen_0.vhd" \
"../../../../9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_perceptron_0_0/src/axi_bram_ctrl_0/sim/axi_bram_ctrl_0.vhd" \
"../../../../9_18.ip_user_files/bd/PL_NN_prototype/perceptron/rtl/src/axi_bram_ctrl_0/sim/axi_bram_ctrl_0.vhd" \
"../../../../9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_perceptron_1_0/src/mult_gen_0/sim/mult_gen_0.vhd" \
"../../../../9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_perceptron_1_0/src/axi_bram_ctrl_0/sim/axi_bram_ctrl_0.vhd" \
"../../../../9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_axi_gpio_0_0/sim/PL_NN_prototype_axi_gpio_0_0.vhd" \
"../../../../9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_rst_ps7_0_100M_0/sim/PL_NN_prototype_rst_ps7_0_100M_0.vhd" \

# Do not sort compile order
nosort
