// Seed: 882710326
module module_0 (
    output uwire id_0,
    input  tri   id_1,
    input  wire  id_2,
    input  wire  id_3,
    input  wor   id_4,
    input  uwire id_5,
    input  wor   id_6,
    output wor   id_7
);
  wire id_9;
  assign module_1.type_4 = 0;
  wire id_10;
  wire id_11;
  assign module_0 = id_6;
endmodule
module module_1 (
    output uwire id_0,
    output wor id_1,
    input wor id_2,
    input supply0 id_3,
    input tri1 id_4,
    output supply1 id_5,
    output uwire id_6,
    input uwire id_7,
    input tri0 id_8,
    output tri1 id_9,
    output tri1 id_10,
    input wand id_11,
    input uwire id_12,
    input supply0 id_13,
    output tri1 id_14,
    output tri1 id_15
);
  wire id_17;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_3,
      id_12,
      id_4,
      id_4,
      id_8,
      id_1
  );
endmodule
