<?xml version="1.0" encoding="UTF-8"?><module id="ECTL" HW_revision="" XML_version="1" description="Common Platform Gigabit ethernet MAC SubSystem RMII">
     <register id="REVID" acronym="REVID" offset="0x0" width="32" description="Transmit Identification and Version Register ">
<bitfield id="REV" width="32" begin="31" end="0" resetval="1321730304" description="REV ID" range="" rwaccess="R"/>
</register>
     <register id="SOFTRESET" acronym="SOFTRESET" offset="0x4" width="32" description="Software Reset Register">
<bitfield id="_RSVD" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"/>
<bitfield id="RESET" width="1" begin="0" end="0" resetval="0" description="Soft Reset for CPGMACSS_R modules INT, REGS, CPPI" range="" rwaccess="RW"/>
</register>
     <register id="INTCONTROL" acronym="INTCONTROL" offset="0xC" width="32" description="Interrupt Control Register">
<bitfield id="_RSVD" width="1" begin="31" end="31" resetval="0" description="Interrupt Test" range="" rwaccess="N"/>
<bitfield id="_RSVD" width="9" begin="30" end="22" resetval="0" description="" range="" rwaccess="N"/>
<bitfield id="C2TXPACEEN" width="1" begin="21" end="21" resetval="0" description="C2_TX_PULSE Pacing" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="C2RXPACEEN" width="1" begin="20" end="20" resetval="0" description="C2_RX_PULSE Pacing" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="C1TXPACEEN" width="1" begin="19" end="19" resetval="0" description="C1_TX_PULSE Pacing" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="C1RXPACEEN" width="1" begin="18" end="18" resetval="0" description="C1_RX_PULSE Pacing" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="C0TXPACEEN" width="1" begin="17" end="17" resetval="0" description="C0_TX_PULSE Pacing" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="C0RXPACEEN" width="1" begin="16" end="16" resetval="0" description="C0_RX_PULSE Pacing" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="_RSVD" width="4" begin="15" end="12" resetval="0" description="" range="" rwaccess="N"/>
<bitfield id="INTPRESCALE" width="12" begin="11" end="0" resetval="0" description="Interrupt Counter Prescaler (Number of 4us VBUSP_CLKs)" range="" rwaccess="RW"/>
</register>
     <register id="C0RXTHRESHEN" acronym="C0RXTHRESHEN" offset="0x10" width="32" description="Core 0 Receive Threshold Enable Register">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="" range="" rwaccess="N"/>
<bitfield id="RXCH7THRESHEN" width="1" begin="7" end="7" resetval="0" description="Corresponds to the interrupt for RXCH7THRESH" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="RXCH6THRESHEN" width="1" begin="6" end="6" resetval="0" description="Corresponds to the interrupt for RXCH6THRESH" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="RXCH5THRESHEN" width="1" begin="5" end="5" resetval="0" description="Corresponds to the interrupt for RXCH5THRESH" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="RXCH4THRESHEN" width="1" begin="4" end="4" resetval="0" description="Corresponds to the interrupt for RXCH4THRESH" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="RXCH3THRESHEN" width="1" begin="3" end="3" resetval="0" description="Corresponds to the interrupt for RXCH3THRESH" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="RXCH2THRESHEN" width="1" begin="2" end="2" resetval="0" description="Corresponds to the interrupt for RXCH2THRESH" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="RXCH1THRESHEN" width="1" begin="1" end="1" resetval="0" description="Corresponds to the interrupt for RXCH1THRESH" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="RXCH0THRESHEN" width="1" begin="0" end="0" resetval="0" description="Corresponds to the interrupt for RXCH0THRESH" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
</register>
     <register id="C0RXEN" acronym="C0RXEN" offset="0x14" width="32" description="Core 0 Receive Enable Register">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="" range="" rwaccess="N"/>
<bitfield id="RXCH7EN" width="1" begin="7" end="7" resetval="0" description="Corresponds to the interrupt for RXCH7EN" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="RXCH6EN" width="1" begin="6" end="6" resetval="0" description="Corresponds to the interrupt for RXCH6EN" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="RXCH5EN" width="1" begin="5" end="5" resetval="0" description="Corresponds to the interrupt for RXCH5EN" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="RXCH4EN" width="1" begin="4" end="4" resetval="0" description="Corresponds to the interrupt for RXCH4EN" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="RXCH3EN" width="1" begin="3" end="3" resetval="0" description="Corresponds to the interrupt for RXCH3EN" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="RXCH2EN" width="1" begin="2" end="2" resetval="0" description="Corresponds to the interrupt for RXCH2EN" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="RXCH1EN" width="1" begin="1" end="1" resetval="0" description="Corresponds to the interrupt for RXCH1EN" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="RXCH0EN" width="1" begin="0" end="0" resetval="0" description="Corresponds to the interrupt for RXCH0EN" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
</register>
     <register id="C0TXEN" acronym="C0TXEN" offset="0x18" width="32" description="Core 0 Transmit Enable Register">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="" range="" rwaccess="N"/>
<bitfield id="TXCH7EN" width="1" begin="7" end="7" resetval="0" description="Corresponds to the interrupt for TXCH7EN" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="TXCH6EN" width="1" begin="6" end="6" resetval="0" description="Corresponds to the interrupt for TXCH6EN" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="TXCH5EN" width="1" begin="5" end="5" resetval="0" description="Corresponds to the interrupt for TXCH5EN" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="TXCH4EN" width="1" begin="4" end="4" resetval="0" description="Corresponds to the interrupt for TXCH4EN" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="TXCH3EN" width="1" begin="3" end="3" resetval="0" description="Corresponds to the interrupt for TXCH3EN" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="TXCH2EN" width="1" begin="2" end="2" resetval="0" description="Corresponds to the interrupt for TXCH2EN" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="TXCH1EN" width="1" begin="1" end="1" resetval="0" description="Corresponds to the interrupt for TXCH1EN" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="TXCH0EN" width="1" begin="0" end="0" resetval="0" description="Corresponds to the interrupt for TXCH0EN" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
</register>
     <register id="C0MISCEN" acronym="C0MISCEN" offset="0x1C" width="32" description="Core 0 Misc Interrupt Enable Register">
<bitfield id="_RSVD" width="28" begin="31" end="4" resetval="0" description="" range="" rwaccess="N"/>
<bitfield id="STATPENDEN" width="1" begin="3" end="3" resetval="0" description="Status Pending Interrupt" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="HOSTPENDEN" width="1" begin="2" end="2" resetval="0" description="Host Pending Interrupt" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="LINKINT0EN" width="1" begin="1" end="1" resetval="0" description="MDIO LINKINT[0]" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="USERINT0EN" width="1" begin="0" end="0" resetval="0" description="MDIO USERINT[0]" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
</register>
     <register id="C1RXTHRESHEN" acronym="C1RXTHRESHEN" offset="0x20" width="32" description="Core 1 Receive Threshold Enable Register">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="" range="" rwaccess="N"/>
<bitfield id="RXCH7THRESHEN" width="1" begin="7" end="7" resetval="0" description="Corresponds to the interrupt for RXCH7THRESH" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="RXCH6THRESHEN" width="1" begin="6" end="6" resetval="0" description="Corresponds to the interrupt for RXCH6THRESH" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="RXCH5THRESHEN" width="1" begin="5" end="5" resetval="0" description="Corresponds to the interrupt for RXCH5THRESH" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="RXCH4THRESHEN" width="1" begin="4" end="4" resetval="0" description="Corresponds to the interrupt for RXCH4THRESH" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="RXCH3THRESHEN" width="1" begin="3" end="3" resetval="0" description="Corresponds to the interrupt for RXCH3THRESH" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="RXCH2THRESHEN" width="1" begin="2" end="2" resetval="0" description="Corresponds to the interrupt for RXCH2THRESH" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="RXCH1THRESHEN" width="1" begin="1" end="1" resetval="0" description="Corresponds to the interrupt for RXCH1THRESH" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="RXCH0THRESHEN" width="1" begin="0" end="0" resetval="0" description="Corresponds to the interrupt for RXCH0THRESH" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
</register>
     <register id="C1RXEN" acronym="C1RXEN" offset="0x24" width="32" description="Core 1 Receive Enable Register">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="" range="" rwaccess="N"/>
<bitfield id="RXCH7EN" width="1" begin="7" end="7" resetval="0" description="Corresponds to the interrupt for RXCH7EN" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="RXCH6EN" width="1" begin="6" end="6" resetval="0" description="Corresponds to the interrupt for RXCH6EN" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="RXCH5EN" width="1" begin="5" end="5" resetval="0" description="Corresponds to the interrupt for RXCH5EN" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="RXCH4EN" width="1" begin="4" end="4" resetval="0" description="Corresponds to the interrupt for RXCH4EN" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="RXCH3EN" width="1" begin="3" end="3" resetval="0" description="Corresponds to the interrupt for RXCH3EN" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="RXCH2EN" width="1" begin="2" end="2" resetval="0" description="Corresponds to the interrupt for RXCH2EN" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="RXCH1EN" width="1" begin="1" end="1" resetval="0" description="Corresponds to the interrupt for RXCH1EN" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="RXCH0EN" width="1" begin="0" end="0" resetval="0" description="Corresponds to the interrupt for RXCH0EN" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
</register>
     <register id="C1TXEN" acronym="C1TXEN" offset="0x28" width="32" description="Core 1 Transmit Enable Register">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="" range="" rwaccess="N"/>
<bitfield id="TXCH7EN" width="1" begin="7" end="7" resetval="0" description="Corresponds to the interrupt for TXCH7EN" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="TXCH6EN" width="1" begin="6" end="6" resetval="0" description="Corresponds to the interrupt for TXCH6EN" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="TXCH5EN" width="1" begin="5" end="5" resetval="0" description="Corresponds to the interrupt for TXCH5EN" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="TXCH4EN" width="1" begin="4" end="4" resetval="0" description="Corresponds to the interrupt for TXCH4EN" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="TXCH3EN" width="1" begin="3" end="3" resetval="0" description="Corresponds to the interrupt for TXCH3EN" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="TXCH2EN" width="1" begin="2" end="2" resetval="0" description="Corresponds to the interrupt for TXCH2EN" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="TXCH1EN" width="1" begin="1" end="1" resetval="0" description="Corresponds to the interrupt for TXCH1EN" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="TXCH0EN" width="1" begin="0" end="0" resetval="0" description="Corresponds to the interrupt for TXCH0EN" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
</register>
     <register id="C1MISCEN" acronym="C1MISCEN" offset="0x2C" width="32" description="Core 1 Misc Enable Register">
<bitfield id="_RSVD" width="28" begin="31" end="4" resetval="0" description="" range="" rwaccess="N"/>
<bitfield id="STATPENDEN" width="1" begin="3" end="3" resetval="0" description="Status Pending Interrupt" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="HOSTPENDEN" width="1" begin="2" end="2" resetval="0" description="Host Pending Interrupt" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="LINKINT0EN" width="1" begin="1" end="1" resetval="0" description="MDIO LINKINT[0]" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="USERINT0EN" width="1" begin="0" end="0" resetval="0" description="MDIO USERINT[0]" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
</register>
     <register id="C2RXTHRESHEN" acronym="C2RXTHRESHEN" offset="0x30" width="32" description="Core 2 Receive Threshold Enable Register">
    <bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="" range="" rwaccess="N"/>
    <bitfield id="RXCH7THRESHEN" width="1" begin="7" end="7" resetval="0" description="Corresponds to the interrupt for RXCH7THRESH" range="" rwaccess="RW">
      <bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
      <bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
    </bitfield>
    <bitfield id="RXCH6THRESHEN" width="1" begin="6" end="6" resetval="0" description="Corresponds to the interrupt for RXCH6THRESH" range="" rwaccess="RW">
      <bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
      <bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
    </bitfield>
    <bitfield id="RXCH5THRESHEN" width="1" begin="5" end="5" resetval="0" description="Corresponds to the interrupt for RXCH5THRESH" range="" rwaccess="RW">
      <bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
      <bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
    </bitfield>
    <bitfield id="RXCH4THRESHEN" width="1" begin="4" end="4" resetval="0" description="Corresponds to the interrupt for RXCH4THRESH" range="" rwaccess="RW">
      <bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
      <bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
    </bitfield>
    <bitfield id="RXCH3THRESHEN" width="1" begin="3" end="3" resetval="0" description="Corresponds to the interrupt for RXCH3THRESH" range="" rwaccess="RW">
      <bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
      <bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
    </bitfield>
    <bitfield id="RXCH2THRESHEN" width="1" begin="2" end="2" resetval="0" description="Corresponds to the interrupt for RXCH2THRESH" range="" rwaccess="RW">
      <bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
      <bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
    </bitfield>
    <bitfield id="RXCH1THRESHEN" width="1" begin="1" end="1" resetval="0" description="Corresponds to the interrupt for RXCH1THRESH" range="" rwaccess="RW">
      <bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
      <bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
    </bitfield>
    <bitfield id="RXCH0THRESHEN" width="1" begin="0" end="0" resetval="0" description="Corresponds to the interrupt for RXCH0THRESH" range="" rwaccess="RW">
      <bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
      <bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
    </bitfield>
  </register>
     <register id="C2RXEN" acronym="C2RXEN" offset="0x34" width="32" description="Core 2 Receive Enable Register">
    <bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="" range="" rwaccess="N"/>
    <bitfield id="RXCH7EN" width="1" begin="7" end="7" resetval="0" description="Corresponds to the interrupt for RXCH7EN" range="" rwaccess="RW">
      <bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
      <bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
    </bitfield>
    <bitfield id="RXCH6EN" width="1" begin="6" end="6" resetval="0" description="Corresponds to the interrupt for RXCH6EN" range="" rwaccess="RW">
      <bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
      <bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
    </bitfield>
    <bitfield id="RXCH5EN" width="1" begin="5" end="5" resetval="0" description="Corresponds to the interrupt for RXCH5EN" range="" rwaccess="RW">
      <bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
      <bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
    </bitfield>
    <bitfield id="RXCH4EN" width="1" begin="4" end="4" resetval="0" description="Corresponds to the interrupt for RXCH4EN" range="" rwaccess="RW">
      <bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
      <bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
    </bitfield>
    <bitfield id="RXCH3EN" width="1" begin="3" end="3" resetval="0" description="Corresponds to the interrupt for RXCH3EN" range="" rwaccess="RW">
      <bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
      <bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
    </bitfield>
    <bitfield id="RXCH2EN" width="1" begin="2" end="2" resetval="0" description="Corresponds to the interrupt for RXCH2EN" range="" rwaccess="RW">
      <bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
      <bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
    </bitfield>
    <bitfield id="RXCH1EN" width="1" begin="1" end="1" resetval="0" description="Corresponds to the interrupt for RXCH1EN" range="" rwaccess="RW">
      <bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
      <bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
    </bitfield>
    <bitfield id="RXCH0EN" width="1" begin="0" end="0" resetval="0" description="Corresponds to the interrupt for RXCH0EN" range="" rwaccess="RW">
      <bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
      <bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
    </bitfield>
  </register>
     <register id="C2TXEN" acronym="C2TXEN" offset="0x38" width="32" description="Core 2 Transmit Enable Register">
    <bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="" range="" rwaccess="N"/>
    <bitfield id="TXCH7EN" width="1" begin="7" end="7" resetval="0" description="Corresponds to the interrupt for TXCH7EN" range="" rwaccess="RW">
      <bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
      <bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
    </bitfield>
    <bitfield id="TXCH6EN" width="1" begin="6" end="6" resetval="0" description="Corresponds to the interrupt for TXCH6EN" range="" rwaccess="RW">
      <bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
      <bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
    </bitfield>
    <bitfield id="TXCH5EN" width="1" begin="5" end="5" resetval="0" description="Corresponds to the interrupt for TXCH5EN" range="" rwaccess="RW">
      <bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
      <bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
    </bitfield>
    <bitfield id="TXCH4EN" width="1" begin="4" end="4" resetval="0" description="Corresponds to the interrupt for TXCH4EN" range="" rwaccess="RW">
      <bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
      <bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
    </bitfield>
    <bitfield id="TXCH3EN" width="1" begin="3" end="3" resetval="0" description="Corresponds to the interrupt for TXCH3EN" range="" rwaccess="RW">
      <bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
      <bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
    </bitfield>
    <bitfield id="TXCH2EN" width="1" begin="2" end="2" resetval="0" description="Corresponds to the interrupt for TXCH2EN" range="" rwaccess="RW">
      <bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
      <bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
    </bitfield>
    <bitfield id="TXCH1EN" width="1" begin="1" end="1" resetval="0" description="Corresponds to the interrupt for TXCH1EN" range="" rwaccess="RW">
      <bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
      <bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
    </bitfield>
    <bitfield id="TXCH0EN" width="1" begin="0" end="0" resetval="0" description="Corresponds to the interrupt for TXCH0EN" range="" rwaccess="RW">
      <bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
      <bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
    </bitfield>
  </register>
     <register id="C2MISCEN" acronym="C2MISCEN" offset="0x3C" width="32" description="Core 2 Misc Enable Register">
    <bitfield id="_RSVD" width="28" begin="31" end="4" resetval="0" description="" range="" rwaccess="N"/>
    <bitfield id="STATPENDEN" width="1" begin="3" end="3" resetval="0" description="Status Pending Interrupt" range="" rwaccess="RW">
      <bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
      <bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
    </bitfield>
    <bitfield id="HOSTPENDEN" width="1" begin="2" end="2" resetval="0" description="Host Pending Interrupt" range="" rwaccess="RW">
      <bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
      <bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
    </bitfield>
    <bitfield id="LINKINT0EN" width="1" begin="1" end="1" resetval="0" description="MDIO LINKINT[0]" range="" rwaccess="RW">
      <bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
      <bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
    </bitfield>
    <bitfield id="USERINT0EN" width="1" begin="0" end="0" resetval="0" description="MDIO USERINT[0]" range="" rwaccess="RW">
      <bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
      <bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
    </bitfield>
  </register>
     <register id="C0RXTHRESHSTAT" acronym="C0RXTHRESHSTAT" offset="0x40" width="32" description="Core 0 Receive Threshold Status Register">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="" range="" rwaccess="N"/>
<bitfield id="RXCH7THRESHSTAT" width="1" begin="7" end="7" resetval="0" description="Corresponds to the interrupt for RXCH7THRESH" range="" rwaccess="R"/>
<bitfield id="RXCH6THRESHSTAT" width="1" begin="6" end="6" resetval="0" description="Corresponds to the interrupt for RXCH6THRESH" range="" rwaccess="R"/>
<bitfield id="RXCH5THRESHSTAT" width="1" begin="5" end="5" resetval="0" description="Corresponds to the interrupt for RXCH5THRESH" range="" rwaccess="R"/>
<bitfield id="RXCH4THRESHSTAT" width="1" begin="4" end="4" resetval="0" description="Corresponds to the interrupt for RXCH4THRESH" range="" rwaccess="R"/>
<bitfield id="RXCH3THRESHSTAT" width="1" begin="3" end="3" resetval="0" description="Corresponds to the interrupt for RXCH3THRESH" range="" rwaccess="R"/>
<bitfield id="RXCH2THRESHSTAT" width="1" begin="2" end="2" resetval="0" description="Corresponds to the interrupt for RXCH2THRESH" range="" rwaccess="R"/>
<bitfield id="RXCH1THRESHSTAT" width="1" begin="1" end="1" resetval="0" description="Corresponds to the interrupt for RXCH1THRESH" range="" rwaccess="R"/>
<bitfield id="RXCH0THRESHSTAT" width="1" begin="0" end="0" resetval="0" description="Corresponds to the interrupt for RXCH0THRESH" range="" rwaccess="R"/>
</register>
     <register id="C0RXSTAT" acronym="C0RXSTAT" offset="0x44" width="32" description="Core 0 Receive Status Register">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="" range="" rwaccess="N"/>
<bitfield id="RXCH7STAT" width="1" begin="7" end="7" resetval="0" description="Corresponds to the interrupt for RXCH7STAT" range="" rwaccess="R"/>
<bitfield id="RXCH6STAT" width="1" begin="6" end="6" resetval="0" description="Corresponds to the interrupt for RXCH6STAT" range="" rwaccess="R"/>
<bitfield id="RXCH5STAT" width="1" begin="5" end="5" resetval="0" description="Corresponds to the interrupt for RXCH5STAT" range="" rwaccess="R"/>
<bitfield id="RXCH4STAT" width="1" begin="4" end="4" resetval="0" description="Corresponds to the interrupt for RXCH4STAT" range="" rwaccess="R"/>
<bitfield id="RXCH3STAT" width="1" begin="3" end="3" resetval="0" description="Corresponds to the interrupt for RXCH3STAT" range="" rwaccess="R"/>
<bitfield id="RXCH2STAT" width="1" begin="2" end="2" resetval="0" description="Corresponds to the interrupt for RXCH2STAT" range="" rwaccess="R"/>
<bitfield id="RXCH1STAT" width="1" begin="1" end="1" resetval="0" description="Corresponds to the interrupt for RXCH1STAT" range="" rwaccess="R"/>
<bitfield id="RXCH0STAT" width="1" begin="0" end="0" resetval="0" description="Corresponds to the interrupt for RXCH0STAT" range="" rwaccess="R"/>
</register>
     <register id="C0TXSTAT" acronym="C0TXSTAT" offset="0x48" width="32" description="Core 0 Transmit Status Register">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="" range="" rwaccess="N"/>
<bitfield id="TXCH7STAT" width="1" begin="7" end="7" resetval="0" description="Corresponds to the interrupt for TXCH7STAT" range="" rwaccess="R"/>
<bitfield id="TXCH6STAT" width="1" begin="6" end="6" resetval="0" description="Corresponds to the interrupt for TXCH6STAT" range="" rwaccess="R"/>
<bitfield id="TXCH5STAT" width="1" begin="5" end="5" resetval="0" description="Corresponds to the interrupt for TXCH5STAT" range="" rwaccess="R"/>
<bitfield id="TXCH4STAT" width="1" begin="4" end="4" resetval="0" description="Corresponds to the interrupt for TXCH4STAT" range="" rwaccess="R"/>
<bitfield id="TXCH3STAT" width="1" begin="3" end="3" resetval="0" description="Corresponds to the interrupt for TXCH3STAT" range="" rwaccess="R"/>
<bitfield id="TXCH2STAT" width="1" begin="2" end="2" resetval="0" description="Corresponds to the interrupt for TXCH2STAT" range="" rwaccess="R"/>
<bitfield id="TXCH1STAT" width="1" begin="1" end="1" resetval="0" description="Corresponds to the interrupt for TXCH1STAT" range="" rwaccess="R"/>
<bitfield id="TXCH0STAT" width="1" begin="0" end="0" resetval="0" description="Corresponds to the interrupt for TXCH0STAT" range="" rwaccess="R"/>
</register>
     <register id="C0MISCSTAT" acronym="C0MISCSTAT" offset="0x4C" width="32" description="Core 0 Misc Interrupt Status Register">
<bitfield id="_RSVD" width="28" begin="31" end="4" resetval="0" description="" range="" rwaccess="N"/>
<bitfield id="STATPENDSTAT" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="R"/>
<bitfield id="HOSTPENDSTAT" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="R"/>
<bitfield id="LINKINT0STAT" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="R"/>
<bitfield id="USERINT0STAT" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"/>
</register>
     <register id="C1RXTHRESHSTAT" acronym="C1RXTHRESHSTAT" offset="0x50" width="32" description="Core 1 Receive Threshold Status Register">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="" range="" rwaccess="N"/>
<bitfield id="RXCH7THRESHSTAT" width="1" begin="7" end="7" resetval="0" description="Corresponds to the interrupt for RXCH7THRESH" range="" rwaccess="R"/>
<bitfield id="RXCH6THRESHSTAT" width="1" begin="6" end="6" resetval="0" description="Corresponds to the interrupt for RXCH6THRESH" range="" rwaccess="R"/>
<bitfield id="RXCH5THRESHSTAT" width="1" begin="5" end="5" resetval="0" description="Corresponds to the interrupt for RXCH5THRESH" range="" rwaccess="R"/>
<bitfield id="RXCH4THRESHSTAT" width="1" begin="4" end="4" resetval="0" description="Corresponds to the interrupt for RXCH4THRESH" range="" rwaccess="R"/>
<bitfield id="RXCH3THRESHSTAT" width="1" begin="3" end="3" resetval="0" description="Corresponds to the interrupt for RXCH3THRESH" range="" rwaccess="R"/>
<bitfield id="RXCH2THRESHSTAT" width="1" begin="2" end="2" resetval="0" description="Corresponds to the interrupt for RXCH2THRESH" range="" rwaccess="R"/>
<bitfield id="RXCH1THRESHSTAT" width="1" begin="1" end="1" resetval="0" description="Corresponds to the interrupt for RXCH1THRESH" range="" rwaccess="R"/>
<bitfield id="RXCH0THRESHSTAT" width="1" begin="0" end="0" resetval="0" description="Corresponds to the interrupt for RXCH0THRESH" range="" rwaccess="R"/>
</register>
     <register id="C1RXSTAT" acronym="C1RXSTAT" offset="0x54" width="32" description="Core 1 Receive Status Register">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="" range="" rwaccess="N"/>
<bitfield id="RXCH7STAT" width="1" begin="7" end="7" resetval="0" description="Corresponds to the interrupt for RXCH7STAT" range="" rwaccess="R"/>
<bitfield id="RXCH6STAT" width="1" begin="6" end="6" resetval="0" description="Corresponds to the interrupt for RXCH6STAT" range="" rwaccess="R"/>
<bitfield id="RXCH5STAT" width="1" begin="5" end="5" resetval="0" description="Corresponds to the interrupt for RXCH5STAT" range="" rwaccess="R"/>
<bitfield id="RXCH4STAT" width="1" begin="4" end="4" resetval="0" description="Corresponds to the interrupt for RXCH4STAT" range="" rwaccess="R"/>
<bitfield id="RXCH3STAT" width="1" begin="3" end="3" resetval="0" description="Corresponds to the interrupt for RXCH3STAT" range="" rwaccess="R"/>
<bitfield id="RXCH2STAT" width="1" begin="2" end="2" resetval="0" description="Corresponds to the interrupt for RXCH2STAT" range="" rwaccess="R"/>
<bitfield id="RXCH1STAT" width="1" begin="1" end="1" resetval="0" description="Corresponds to the interrupt for RXCH1STAT" range="" rwaccess="R"/>
<bitfield id="RXCH0STAT" width="1" begin="0" end="0" resetval="0" description="Corresponds to the interrupt for RXCH0STAT" range="" rwaccess="R"/>
</register>
     <register id="C1TXSTAT" acronym="C1TXSTAT" offset="0x58" width="32" description="Core 1 Transmit Status Register">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="" range="" rwaccess="N"/>
<bitfield id="TXCH7STAT" width="1" begin="7" end="7" resetval="0" description="Corresponds to the interrupt for TXCH7STAT" range="" rwaccess="R"/>
<bitfield id="TXCH6STAT" width="1" begin="6" end="6" resetval="0" description="Corresponds to the interrupt for TXCH6STAT" range="" rwaccess="R"/>
<bitfield id="TXCH5STAT" width="1" begin="5" end="5" resetval="0" description="Corresponds to the interrupt for TXCH5STAT" range="" rwaccess="R"/>
<bitfield id="TXCH4STAT" width="1" begin="4" end="4" resetval="0" description="Corresponds to the interrupt for TXCH4STAT" range="" rwaccess="R"/>
<bitfield id="TXCH3STAT" width="1" begin="3" end="3" resetval="0" description="Corresponds to the interrupt for TXCH3STAT" range="" rwaccess="R"/>
<bitfield id="TXCH2STAT" width="1" begin="2" end="2" resetval="0" description="Corresponds to the interrupt for TXCH2STAT" range="" rwaccess="R"/>
<bitfield id="TXCH1STAT" width="1" begin="1" end="1" resetval="0" description="Corresponds to the interrupt for TXCH1STAT" range="" rwaccess="R"/>
<bitfield id="TXCH0STAT" width="1" begin="0" end="0" resetval="0" description="Corresponds to the interrupt for TXCH0STAT" range="" rwaccess="R"/>
</register>
     <register id="C1MISCSTAT" acronym="C1MISCSTAT" offset="0x5C" width="32" description="Core 1 Misc Interrupt Status Register">
<bitfield id="_RSVD" width="28" begin="31" end="4" resetval="0" description="" range="" rwaccess="N"/>
<bitfield id="STATPENDSTAT" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="R"/>
<bitfield id="HOSTPENDSTAT" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="R"/>
<bitfield id="LINKINT0STAT" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="R"/>
<bitfield id="USERINT0STAT" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"/>
</register>
     <register id="C2RXTHRESHSTAT" acronym="C2RXTHRESHSTAT" offset="0x60" width="32" description="Core 2 Receive Threshold Status Register">
    <bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="" range="" rwaccess="N"/>
    <bitfield id="RXCH7THRESHSTAT" width="1" begin="7" end="7" resetval="0" description="Corresponds to the interrupt for RXCH7THRESH" range="" rwaccess="R"/>
    <bitfield id="RXCH6THRESHSTAT" width="1" begin="6" end="6" resetval="0" description="Corresponds to the interrupt for RXCH6THRESH" range="" rwaccess="R"/>
    <bitfield id="RXCH5THRESHSTAT" width="1" begin="5" end="5" resetval="0" description="Corresponds to the interrupt for RXCH5THRESH" range="" rwaccess="R"/>
    <bitfield id="RXCH4THRESHSTAT" width="1" begin="4" end="4" resetval="0" description="Corresponds to the interrupt for RXCH4THRESH" range="" rwaccess="R"/>
    <bitfield id="RXCH3THRESHSTAT" width="1" begin="3" end="3" resetval="0" description="Corresponds to the interrupt for RXCH3THRESH" range="" rwaccess="R"/>
    <bitfield id="RXCH2THRESHSTAT" width="1" begin="2" end="2" resetval="0" description="Corresponds to the interrupt for RXCH2THRESH" range="" rwaccess="R"/>
    <bitfield id="RXCH1THRESHSTAT" width="1" begin="1" end="1" resetval="0" description="Corresponds to the interrupt for RXCH1THRESH" range="" rwaccess="R"/>
    <bitfield id="RXCH0THRESHSTAT" width="1" begin="0" end="0" resetval="0" description="Corresponds to the interrupt for RXCH0THRESH" range="" rwaccess="R"/>
  </register>
     <register id="C2RXSTAT" acronym="C2RXSTAT" offset="0x64" width="32" description="Core 2 Receive Status Register">
    <bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="" range="" rwaccess="N"/>
    <bitfield id="RXCH7STAT" width="1" begin="7" end="7" resetval="0" description="Corresponds to the interrupt for RXCH7STAT" range="" rwaccess="R"/>
    <bitfield id="RXCH6STAT" width="1" begin="6" end="6" resetval="0" description="Corresponds to the interrupt for RXCH6STAT" range="" rwaccess="R"/>
    <bitfield id="RXCH5STAT" width="1" begin="5" end="5" resetval="0" description="Corresponds to the interrupt for RXCH5STAT" range="" rwaccess="R"/>
    <bitfield id="RXCH4STAT" width="1" begin="4" end="4" resetval="0" description="Corresponds to the interrupt for RXCH4STAT" range="" rwaccess="R"/>
    <bitfield id="RXCH3STAT" width="1" begin="3" end="3" resetval="0" description="Corresponds to the interrupt for RXCH3STAT" range="" rwaccess="R"/>
    <bitfield id="RXCH2STAT" width="1" begin="2" end="2" resetval="0" description="Corresponds to the interrupt for RXCH2STAT" range="" rwaccess="R"/>
    <bitfield id="RXCH1STAT" width="1" begin="1" end="1" resetval="0" description="Corresponds to the interrupt for RXCH1STAT" range="" rwaccess="R"/>
    <bitfield id="RXCH0STAT" width="1" begin="0" end="0" resetval="0" description="Corresponds to the interrupt for RXCH0STAT" range="" rwaccess="R"/>
  </register>
     <register id="C2TXSTAT" acronym="C2TXSTAT" offset="0x68" width="32" description="Core 2 Transmit Status Register">
    <bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="" range="" rwaccess="N"/>
    <bitfield id="TXCH7STAT" width="1" begin="7" end="7" resetval="0" description="Corresponds to the interrupt for TXCH7STAT" range="" rwaccess="R"/>
    <bitfield id="TXCH6STAT" width="1" begin="6" end="6" resetval="0" description="Corresponds to the interrupt for TXCH6STAT" range="" rwaccess="R"/>
    <bitfield id="TXCH5STAT" width="1" begin="5" end="5" resetval="0" description="Corresponds to the interrupt for TXCH5STAT" range="" rwaccess="R"/>
    <bitfield id="TXCH4STAT" width="1" begin="4" end="4" resetval="0" description="Corresponds to the interrupt for TXCH4STAT" range="" rwaccess="R"/>
    <bitfield id="TXCH3STAT" width="1" begin="3" end="3" resetval="0" description="Corresponds to the interrupt for TXCH3STAT" range="" rwaccess="R"/>
    <bitfield id="TXCH2STAT" width="1" begin="2" end="2" resetval="0" description="Corresponds to the interrupt for TXCH2STAT" range="" rwaccess="R"/>
    <bitfield id="TXCH1STAT" width="1" begin="1" end="1" resetval="0" description="Corresponds to the interrupt for TXCH1STAT" range="" rwaccess="R"/>
    <bitfield id="TXCH0STAT" width="1" begin="0" end="0" resetval="0" description="Corresponds to the interrupt for TXCH0STAT" range="" rwaccess="R"/>
  </register>
     <register id="C2MISCSTAT" acronym="C2MISCSTAT" offset="0x6C" width="32" description="Core 2 Misc Interrupt Status Register">
    <bitfield id="_RSVD" width="28" begin="31" end="4" resetval="0" description="" range="" rwaccess="N"/>
    <bitfield id="STATPENDSTAT" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="HOSTPENDSTAT" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="LINKINT0STAT" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="USERINT0STAT" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"/>
  </register>
     <register id="C0RXIMAX" acronym="C0RXIMAX" offset="0x70" width="32" description="Core 0 Receive Interrupts per Millisecond Register">
<bitfield id="_RSVD" width="26" begin="31" end="6" resetval="0" description="" range="" rwaccess="N"/>
<bitfield id="RXIMAX" width="6" begin="5" end="0" resetval="0" description="Core 0 Receive Interrupts per Millisecond for C0RXPULSE" range="" rwaccess="RW"/>
</register>
     <register id="C0TXIMAX" acronym="C0TXIMAX" offset="0x74" width="32" description="Core 0 Transmit Interrupts per Millisecond Register">
<bitfield id="_RSVD" width="26" begin="31" end="6" resetval="0" description="" range="" rwaccess="N"/>
<bitfield id="TXIMAX" width="6" begin="5" end="0" resetval="0" description="Core 0 Receive Interrupts per Millisecond for C0TXPULSE" range="" rwaccess="RW"/>
</register>
     <register id="C1RXIMAX" acronym="C1RXIMAX" offset="0x78" width="32" description="Core 1 Receive Interrupts per Millisecond Register">
<bitfield id="_RSVD" width="26" begin="31" end="6" resetval="0" description="" range="" rwaccess="N"/>
<bitfield id="RXIMAX" width="6" begin="5" end="0" resetval="0" description="Core 1 Receive Interrupts per Millisecond for C1RXPULSE" range="" rwaccess="RW"/>
</register>
     <register id="C1TXIMAX" acronym="C1TXIMAX" offset="0x7C" width="32" description="Core 1 Transmit Interrupts per Millisecond Register">
<bitfield id="_RSVD" width="26" begin="31" end="6" resetval="0" description="" range="" rwaccess="N"/>
<bitfield id="TXIMAX" width="6" begin="5" end="0" resetval="0" description="Core 1 Receive Interrupts per Millisecond for C1TXPULSE" range="" rwaccess="RW"/>
</register>
     <register id="C2RXIMAX" acronym="C2RXIMAX" offset="0x80" width="32" description="Core 2 Receive Interrupts per Millisecond Register">
    <bitfield id="_RSVD" width="26" begin="31" end="6" resetval="0" description="" range="" rwaccess="N"/>
    <bitfield id="RXIMAX" width="6" begin="5" end="0" resetval="0" description="Core 1 Receive Interrupts per Millisecond for C1RXPULSE" range="" rwaccess="RW"/>
  </register>
     <register id="C2TXIMAX" acronym="C2TXIMAX" offset="0x84" width="32" description="Core 2 Transmit Interrupts per Millisecond Register">
    <bitfield id="_RSVD" width="26" begin="31" end="6" resetval="0" description="" range="" rwaccess="N"/>
    <bitfield id="TXIMAX" width="6" begin="5" end="0" resetval="0" description="Core 1 Receive Interrupts per Millisecond for C1TXPULSE" range="" rwaccess="RW"/>
  </register>
</module>
