{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 22 18:17:21 2024 " "Info: Processing started: Fri Mar 22 18:17:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ripple_counter_256_with_input -c ripple_counter_256_with_input " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ripple_counter_256_with_input -c ripple_counter_256_with_input" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_counter_16_with_input.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ripple_counter_16_with_input.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_counter_16_with_input " "Info: Found entity 1: ripple_counter_16_with_input" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_counter_256_with_input.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ripple_counter_256_with_input.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_counter_256_with_input " "Info: Found entity 1: ripple_counter_256_with_input" {  } { { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "ripple_counter_256_with_input " "Info: Elaborating entity \"ripple_counter_256_with_input\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_counter_16_with_input ripple_counter_16_with_input:inst " "Info: Elaborating entity \"ripple_counter_16_with_input\" for hierarchy \"ripple_counter_16_with_input:inst\"" {  } { { "ripple_counter_256_with_input.bdf" "inst" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 168 288 384 328 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "ripple_counter_16_with_input:inst\|inst ripple_counter_16_with_input:inst\|inst~_emulated ripple_counter_16_with_input:inst\|inst~latch " "Warning (13310): Register \"ripple_counter_16_with_input:inst\|inst\" is converted into an equivalent circuit using register \"ripple_counter_16_with_input:inst\|inst~_emulated\" and latch \"ripple_counter_16_with_input:inst\|inst~latch\"" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "ripple_counter_16_with_input:inst\|inst2 ripple_counter_16_with_input:inst\|inst2~_emulated ripple_counter_16_with_input:inst\|inst2~latch " "Warning (13310): Register \"ripple_counter_16_with_input:inst\|inst2\" is converted into an equivalent circuit using register \"ripple_counter_16_with_input:inst\|inst2~_emulated\" and latch \"ripple_counter_16_with_input:inst\|inst2~latch\"" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "ripple_counter_16_with_input:inst\|inst3 ripple_counter_16_with_input:inst\|inst3~_emulated ripple_counter_16_with_input:inst\|inst3~latch " "Warning (13310): Register \"ripple_counter_16_with_input:inst\|inst3\" is converted into an equivalent circuit using register \"ripple_counter_16_with_input:inst\|inst3~_emulated\" and latch \"ripple_counter_16_with_input:inst\|inst3~latch\"" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "ripple_counter_16_with_input:inst\|inst10 ripple_counter_16_with_input:inst\|inst10~_emulated ripple_counter_16_with_input:inst\|inst10~latch " "Warning (13310): Register \"ripple_counter_16_with_input:inst\|inst10\" is converted into an equivalent circuit using register \"ripple_counter_16_with_input:inst\|inst10~_emulated\" and latch \"ripple_counter_16_with_input:inst\|inst10~latch\"" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "ripple_counter_16_with_input:inst7\|inst ripple_counter_16_with_input:inst7\|inst~_emulated ripple_counter_16_with_input:inst7\|inst~latch " "Warning (13310): Register \"ripple_counter_16_with_input:inst7\|inst\" is converted into an equivalent circuit using register \"ripple_counter_16_with_input:inst7\|inst~_emulated\" and latch \"ripple_counter_16_with_input:inst7\|inst~latch\"" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "ripple_counter_16_with_input:inst7\|inst2 ripple_counter_16_with_input:inst7\|inst2~_emulated ripple_counter_16_with_input:inst7\|inst2~latch " "Warning (13310): Register \"ripple_counter_16_with_input:inst7\|inst2\" is converted into an equivalent circuit using register \"ripple_counter_16_with_input:inst7\|inst2~_emulated\" and latch \"ripple_counter_16_with_input:inst7\|inst2~latch\"" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "ripple_counter_16_with_input:inst7\|inst3 ripple_counter_16_with_input:inst7\|inst3~_emulated ripple_counter_16_with_input:inst7\|inst3~latch " "Warning (13310): Register \"ripple_counter_16_with_input:inst7\|inst3\" is converted into an equivalent circuit using register \"ripple_counter_16_with_input:inst7\|inst3~_emulated\" and latch \"ripple_counter_16_with_input:inst7\|inst3~latch\"" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "ripple_counter_16_with_input:inst7\|inst10 ripple_counter_16_with_input:inst7\|inst10~_emulated ripple_counter_16_with_input:inst7\|inst10~latch " "Warning (13310): Register \"ripple_counter_16_with_input:inst7\|inst10\" is converted into an equivalent circuit using register \"ripple_counter_16_with_input:inst7\|inst10~_emulated\" and latch \"ripple_counter_16_with_input:inst7\|inst10~latch\"" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Info: Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Info: Implemented 32 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "225 " "Info: Peak virtual memory: 225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 22 18:17:21 2024 " "Info: Processing ended: Fri Mar 22 18:17:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 22 18:17:22 2024 " "Info: Processing started: Fri Mar 22 18:17:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ripple_counter_256_with_input -c ripple_counter_256_with_input " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ripple_counter_256_with_input -c ripple_counter_256_with_input" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "ripple_counter_256_with_input EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"ripple_counter_256_with_input\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "e:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/81/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "e:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/81/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 108" {  } { { "e:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/81/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 18 " "Warning: No exact pin location assignment(s) for 18 pins of 18 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q0 " "Info: Pin Q0 not assigned to an exact location on the device" {  } { { "e:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/81/quartus/bin/pin_planner.ppl" { Q0 } } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 240 448 624 256 "Q0" "" } } } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q1 " "Info: Pin Q1 not assigned to an exact location on the device" {  } { { "e:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/81/quartus/bin/pin_planner.ppl" { Q1 } } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 224 448 624 240 "Q1" "" } } } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q2 " "Info: Pin Q2 not assigned to an exact location on the device" {  } { { "e:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/81/quartus/bin/pin_planner.ppl" { Q2 } } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 208 448 624 224 "Q2" "" } } } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q3 " "Info: Pin Q3 not assigned to an exact location on the device" {  } { { "e:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/81/quartus/bin/pin_planner.ppl" { Q3 } } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 192 448 624 208 "Q3" "" } } } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q4 " "Info: Pin Q4 not assigned to an exact location on the device" {  } { { "e:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/81/quartus/bin/pin_planner.ppl" { Q4 } } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 32 448 624 48 "Q4" "" } } } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q5 " "Info: Pin Q5 not assigned to an exact location on the device" {  } { { "e:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/81/quartus/bin/pin_planner.ppl" { Q5 } } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 16 448 624 32 "Q5" "" } } } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q6 " "Info: Pin Q6 not assigned to an exact location on the device" {  } { { "e:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/81/quartus/bin/pin_planner.ppl" { Q6 } } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 0 448 624 16 "Q6" "" } } } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q7 " "Info: Pin Q7 not assigned to an exact location on the device" {  } { { "e:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/81/quartus/bin/pin_planner.ppl" { Q7 } } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { -16 448 624 0 "Q7" "" } } } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D0 " "Info: Pin D0 not assigned to an exact location on the device" {  } { { "e:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/81/quartus/bin/pin_planner.ppl" { D0 } } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 240 48 216 256 "D0" "" } } } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLR " "Info: Pin CLR not assigned to an exact location on the device" {  } { { "e:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/81/quartus/bin/pin_planner.ppl" { CLR } } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 272 48 216 288 "CLR" "" } } } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D1 " "Info: Pin D1 not assigned to an exact location on the device" {  } { { "e:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/81/quartus/bin/pin_planner.ppl" { D1 } } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 224 48 216 240 "D1" "" } } } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D2 " "Info: Pin D2 not assigned to an exact location on the device" {  } { { "e:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/81/quartus/bin/pin_planner.ppl" { D2 } } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 208 48 216 224 "D2" "" } } } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D3 " "Info: Pin D3 not assigned to an exact location on the device" {  } { { "e:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/81/quartus/bin/pin_planner.ppl" { D3 } } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 192 48 216 208 "D3" "" } } } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D4 " "Info: Pin D4 not assigned to an exact location on the device" {  } { { "e:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/81/quartus/bin/pin_planner.ppl" { D4 } } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 32 0 168 48 "D4" "" } } } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D5 " "Info: Pin D5 not assigned to an exact location on the device" {  } { { "e:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/81/quartus/bin/pin_planner.ppl" { D5 } } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 16 0 168 32 "D5" "" } } } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D6 " "Info: Pin D6 not assigned to an exact location on the device" {  } { { "e:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/81/quartus/bin/pin_planner.ppl" { D6 } } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 0 0 168 16 "D6" "" } } } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D7 " "Info: Pin D7 not assigned to an exact location on the device" {  } { { "e:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/81/quartus/bin/pin_planner.ppl" { D7 } } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { -16 0 168 0 "D7" "" } } } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "e:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/81/quartus/bin/pin_planner.ppl" { CLK } } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 256 48 216 272 "CLK" "" } } } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "18 unused 3.3V 10 8 0 " "Info: Number of I/O pins in group: 18 (unused VREF, 3.3V VCCIO, 10 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 30 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 35 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 34 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.763 ns register register " "Info: Estimated most critical path is register to register delay of 1.763 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ripple_counter_16_with_input:inst7\|inst10~_emulated 1 REG LAB_X24_Y9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X24_Y9; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.615 ns) 0.845 ns ripple_counter_16_with_input:inst7\|inst10~head_lut 2 COMB LAB_X24_Y9 2 " "Info: 2: + IC(0.230 ns) + CELL(0.615 ns) = 0.845 ns; Loc. = LAB_X24_Y9; Fanout = 2; COMB Node = 'ripple_counter_16_with_input:inst7\|inst10~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.845 ns" { ripple_counter_16_with_input:inst7|inst10~_emulated ripple_counter_16_with_input:inst7|inst10~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.650 ns) 1.655 ns ripple_counter_16_with_input:inst7\|inst10~data_lut 3 COMB LAB_X24_Y9 1 " "Info: 3: + IC(0.160 ns) + CELL(0.650 ns) = 1.655 ns; Loc. = LAB_X24_Y9; Fanout = 1; COMB Node = 'ripple_counter_16_with_input:inst7\|inst10~data_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { ripple_counter_16_with_input:inst7|inst10~head_lut ripple_counter_16_with_input:inst7|inst10~data_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.763 ns ripple_counter_16_with_input:inst7\|inst10~_emulated 4 REG LAB_X24_Y9 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.763 ns; Loc. = LAB_X24_Y9; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_16_with_input:inst7|inst10~data_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.373 ns ( 77.88 % ) " "Info: Total cell delay = 1.373 ns ( 77.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.390 ns ( 22.12 % ) " "Info: Total interconnect delay = 0.390 ns ( 22.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.763 ns" { ripple_counter_16_with_input:inst7|inst10~_emulated ripple_counter_16_with_input:inst7|inst10~head_lut ripple_counter_16_with_input:inst7|inst10~data_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y10 X10_Y19 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y10 to location X10_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Warning: Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q0 0 " "Info: Pin \"Q0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q1 0 " "Info: Pin \"Q1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q2 0 " "Info: Pin \"Q2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q3 0 " "Info: Pin \"Q3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q4 0 " "Info: Pin \"Q4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q5 0 " "Info: Pin \"Q5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q6 0 " "Info: Pin \"Q6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q7 0 " "Info: Pin \"Q7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "248 " "Info: Peak virtual memory: 248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 22 18:17:24 2024 " "Info: Processing ended: Fri Mar 22 18:17:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 22 18:17:24 2024 " "Info: Processing started: Fri Mar 22 18:17:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ripple_counter_256_with_input -c ripple_counter_256_with_input " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off ripple_counter_256_with_input -c ripple_counter_256_with_input" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 22 18:17:25 2024 " "Info: Processing ended: Fri Mar 22 18:17:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 22 18:17:26 2024 " "Info: Processing started: Fri Mar 22 18:17:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ripple_counter_256_with_input -c ripple_counter_256_with_input --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ripple_counter_256_with_input -c ripple_counter_256_with_input --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "ripple_counter_16_with_input:inst\|inst~latch " "Warning: Node \"ripple_counter_16_with_input:inst\|inst~latch\" is a latch" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ripple_counter_16_with_input:inst\|inst2~latch " "Warning: Node \"ripple_counter_16_with_input:inst\|inst2~latch\" is a latch" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ripple_counter_16_with_input:inst\|inst3~latch " "Warning: Node \"ripple_counter_16_with_input:inst\|inst3~latch\" is a latch" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ripple_counter_16_with_input:inst\|inst10~latch " "Warning: Node \"ripple_counter_16_with_input:inst\|inst10~latch\" is a latch" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ripple_counter_16_with_input:inst7\|inst~latch " "Warning: Node \"ripple_counter_16_with_input:inst7\|inst~latch\" is a latch" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ripple_counter_16_with_input:inst7\|inst2~latch " "Warning: Node \"ripple_counter_16_with_input:inst7\|inst2~latch\" is a latch" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ripple_counter_16_with_input:inst7\|inst3~latch " "Warning: Node \"ripple_counter_16_with_input:inst7\|inst3~latch\" is a latch" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ripple_counter_16_with_input:inst7\|inst10~latch " "Warning: Node \"ripple_counter_16_with_input:inst7\|inst10~latch\" is a latch" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 256 48 216 272 "CLK" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "D0 " "Info: Assuming node \"D0\" is an undefined clock" {  } { { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 240 48 216 256 "D0" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLR " "Info: Assuming node \"CLR\" is an undefined clock" {  } { { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 272 48 216 288 "CLR" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "D1 " "Info: Assuming node \"D1\" is an undefined clock" {  } { { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 224 48 216 240 "D1" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "D2 " "Info: Assuming node \"D2\" is an undefined clock" {  } { { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 208 48 216 224 "D2" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "D3 " "Info: Assuming node \"D3\" is an undefined clock" {  } { { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 192 48 216 208 "D3" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D3" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "D4 " "Info: Assuming node \"D4\" is an undefined clock" {  } { { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 32 0 168 48 "D4" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D4" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "D5 " "Info: Assuming node \"D5\" is an undefined clock" {  } { { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 16 0 168 32 "D5" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D5" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "D6 " "Info: Assuming node \"D6\" is an undefined clock" {  } { { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 0 0 168 16 "D6" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D6" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "21 " "Warning: Found 21 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "ripple_counter_16_with_input:inst7\|inst3~latch " "Info: Detected ripple clock \"ripple_counter_16_with_input:inst7\|inst3~latch\" as buffer" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ripple_counter_16_with_input:inst7\|inst3~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "ripple_counter_16_with_input:inst7\|inst2~latch " "Info: Detected ripple clock \"ripple_counter_16_with_input:inst7\|inst2~latch\" as buffer" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ripple_counter_16_with_input:inst7\|inst2~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "ripple_counter_16_with_input:inst7\|inst~latch " "Info: Detected ripple clock \"ripple_counter_16_with_input:inst7\|inst~latch\" as buffer" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ripple_counter_16_with_input:inst7\|inst~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "ripple_counter_16_with_input:inst\|inst10~latch " "Info: Detected ripple clock \"ripple_counter_16_with_input:inst\|inst10~latch\" as buffer" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ripple_counter_16_with_input:inst\|inst10~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "ripple_counter_16_with_input:inst\|inst3~latch " "Info: Detected ripple clock \"ripple_counter_16_with_input:inst\|inst3~latch\" as buffer" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ripple_counter_16_with_input:inst\|inst3~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "ripple_counter_16_with_input:inst\|inst2~latch " "Info: Detected ripple clock \"ripple_counter_16_with_input:inst\|inst2~latch\" as buffer" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ripple_counter_16_with_input:inst\|inst2~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "ripple_counter_16_with_input:inst\|inst~latch " "Info: Detected ripple clock \"ripple_counter_16_with_input:inst\|inst~latch\" as buffer" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ripple_counter_16_with_input:inst\|inst~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "ripple_counter_16_with_input:inst7\|inst3~head_lut " "Info: Detected gated clock \"ripple_counter_16_with_input:inst7\|inst3~head_lut\" as buffer" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ripple_counter_16_with_input:inst7\|inst3~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "ripple_counter_16_with_input:inst7\|inst3~_emulated " "Info: Detected ripple clock \"ripple_counter_16_with_input:inst7\|inst3~_emulated\" as buffer" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ripple_counter_16_with_input:inst7\|inst3~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "ripple_counter_16_with_input:inst7\|inst2~head_lut " "Info: Detected gated clock \"ripple_counter_16_with_input:inst7\|inst2~head_lut\" as buffer" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ripple_counter_16_with_input:inst7\|inst2~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "ripple_counter_16_with_input:inst7\|inst2~_emulated " "Info: Detected ripple clock \"ripple_counter_16_with_input:inst7\|inst2~_emulated\" as buffer" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ripple_counter_16_with_input:inst7\|inst2~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "ripple_counter_16_with_input:inst7\|inst~head_lut " "Info: Detected gated clock \"ripple_counter_16_with_input:inst7\|inst~head_lut\" as buffer" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ripple_counter_16_with_input:inst7\|inst~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "ripple_counter_16_with_input:inst7\|inst~_emulated " "Info: Detected ripple clock \"ripple_counter_16_with_input:inst7\|inst~_emulated\" as buffer" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ripple_counter_16_with_input:inst7\|inst~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "ripple_counter_16_with_input:inst\|inst10~head_lut " "Info: Detected gated clock \"ripple_counter_16_with_input:inst\|inst10~head_lut\" as buffer" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ripple_counter_16_with_input:inst\|inst10~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "ripple_counter_16_with_input:inst\|inst10~_emulated " "Info: Detected ripple clock \"ripple_counter_16_with_input:inst\|inst10~_emulated\" as buffer" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ripple_counter_16_with_input:inst\|inst10~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "ripple_counter_16_with_input:inst\|inst3~head_lut " "Info: Detected gated clock \"ripple_counter_16_with_input:inst\|inst3~head_lut\" as buffer" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ripple_counter_16_with_input:inst\|inst3~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "ripple_counter_16_with_input:inst\|inst3~_emulated " "Info: Detected ripple clock \"ripple_counter_16_with_input:inst\|inst3~_emulated\" as buffer" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ripple_counter_16_with_input:inst\|inst3~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "ripple_counter_16_with_input:inst\|inst2~head_lut " "Info: Detected gated clock \"ripple_counter_16_with_input:inst\|inst2~head_lut\" as buffer" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ripple_counter_16_with_input:inst\|inst2~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "ripple_counter_16_with_input:inst\|inst2~_emulated " "Info: Detected ripple clock \"ripple_counter_16_with_input:inst\|inst2~_emulated\" as buffer" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ripple_counter_16_with_input:inst\|inst2~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "ripple_counter_16_with_input:inst\|inst~head_lut " "Info: Detected gated clock \"ripple_counter_16_with_input:inst\|inst~head_lut\" as buffer" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ripple_counter_16_with_input:inst\|inst~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "ripple_counter_16_with_input:inst\|inst~_emulated " "Info: Detected ripple clock \"ripple_counter_16_with_input:inst\|inst~_emulated\" as buffer" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ripple_counter_16_with_input:inst\|inst~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register ripple_counter_16_with_input:inst\|inst10~_emulated register ripple_counter_16_with_input:inst\|inst10~_emulated 221.04 MHz 4.524 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 221.04 MHz between source register \"ripple_counter_16_with_input:inst\|inst10~_emulated\" and destination register \"ripple_counter_16_with_input:inst\|inst10~_emulated\" (period= 4.524 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.260 ns + Longest register register " "Info: + Longest register to register delay is 4.260 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ripple_counter_16_with_input:inst\|inst10~_emulated 1 REG LCFF_X15_Y14_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y14_N9; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.826 ns) + CELL(0.370 ns) 2.196 ns ripple_counter_16_with_input:inst\|inst10~head_lut 2 COMB LCCOMB_X4_Y14_N18 3 " "Info: 2: + IC(1.826 ns) + CELL(0.370 ns) = 2.196 ns; Loc. = LCCOMB_X4_Y14_N18; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst10~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.196 ns" { ripple_counter_16_with_input:inst|inst10~_emulated ripple_counter_16_with_input:inst|inst10~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.750 ns) + CELL(0.206 ns) 4.152 ns ripple_counter_16_with_input:inst\|inst10~data_lut 3 COMB LCCOMB_X15_Y14_N8 1 " "Info: 3: + IC(1.750 ns) + CELL(0.206 ns) = 4.152 ns; Loc. = LCCOMB_X15_Y14_N8; Fanout = 1; COMB Node = 'ripple_counter_16_with_input:inst\|inst10~data_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.956 ns" { ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst|inst10~data_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.260 ns ripple_counter_16_with_input:inst\|inst10~_emulated 4 REG LCFF_X15_Y14_N9 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 4.260 ns; Loc. = LCFF_X15_Y14_N9; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_16_with_input:inst|inst10~data_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 16.06 % ) " "Info: Total cell delay = 0.684 ns ( 16.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.576 ns ( 83.94 % ) " "Info: Total interconnect delay = 3.576 ns ( 83.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.260 ns" { ripple_counter_16_with_input:inst|inst10~_emulated ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst|inst10~data_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.260 ns" { ripple_counter_16_with_input:inst|inst10~_emulated {} ripple_counter_16_with_input:inst|inst10~head_lut {} ripple_counter_16_with_input:inst|inst10~data_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} } { 0.000ns 1.826ns 1.750ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 10.902 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 10.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns CLK 1 CLK PIN_14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_14; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 256 48 216 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.266 ns) + CELL(0.970 ns) 3.231 ns ripple_counter_16_with_input:inst\|inst~_emulated 2 REG LCFF_X4_Y14_N9 1 " "Info: 2: + IC(1.266 ns) + CELL(0.970 ns) = 3.231 ns; Loc. = LCFF_X4_Y14_N9; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.236 ns" { CLK ripple_counter_16_with_input:inst|inst~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.370 ns) 4.041 ns ripple_counter_16_with_input:inst\|inst~head_lut 3 COMB LCCOMB_X4_Y14_N10 3 " "Info: 3: + IC(0.440 ns) + CELL(0.370 ns) = 4.041 ns; Loc. = LCCOMB_X4_Y14_N10; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { ripple_counter_16_with_input:inst|inst~_emulated ripple_counter_16_with_input:inst|inst~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.970 ns) 5.359 ns ripple_counter_16_with_input:inst\|inst2~_emulated 4 REG LCFF_X4_Y14_N29 1 " "Info: 4: + IC(0.348 ns) + CELL(0.970 ns) = 5.359 ns; Loc. = LCFF_X4_Y14_N29; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst2~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { ripple_counter_16_with_input:inst|inst~head_lut ripple_counter_16_with_input:inst|inst2~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.206 ns) 5.999 ns ripple_counter_16_with_input:inst\|inst2~head_lut 5 COMB LCCOMB_X4_Y14_N22 3 " "Info: 5: + IC(0.434 ns) + CELL(0.206 ns) = 5.999 ns; Loc. = LCCOMB_X4_Y14_N22; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst2~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.640 ns" { ripple_counter_16_with_input:inst|inst2~_emulated ripple_counter_16_with_input:inst|inst2~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.970 ns) 7.601 ns ripple_counter_16_with_input:inst\|inst3~_emulated 6 REG LCFF_X5_Y14_N25 1 " "Info: 6: + IC(0.632 ns) + CELL(0.970 ns) = 7.601 ns; Loc. = LCFF_X5_Y14_N25; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst3~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.602 ns" { ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.206 ns) 8.537 ns ripple_counter_16_with_input:inst\|inst3~head_lut 7 COMB LCCOMB_X4_Y14_N24 3 " "Info: 7: + IC(0.730 ns) + CELL(0.206 ns) = 8.537 ns; Loc. = LCCOMB_X4_Y14_N24; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst3~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.699 ns) + CELL(0.666 ns) 10.902 ns ripple_counter_16_with_input:inst\|inst10~_emulated 8 REG LCFF_X15_Y14_N9 1 " "Info: 8: + IC(1.699 ns) + CELL(0.666 ns) = 10.902 ns; Loc. = LCFF_X15_Y14_N9; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.365 ns" { ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.353 ns ( 49.10 % ) " "Info: Total cell delay = 5.353 ns ( 49.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.549 ns ( 50.90 % ) " "Info: Total interconnect delay = 5.549 ns ( 50.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.902 ns" { CLK ripple_counter_16_with_input:inst|inst~_emulated ripple_counter_16_with_input:inst|inst~head_lut ripple_counter_16_with_input:inst|inst2~_emulated ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.902 ns" { CLK {} CLK~combout {} ripple_counter_16_with_input:inst|inst~_emulated {} ripple_counter_16_with_input:inst|inst~head_lut {} ripple_counter_16_with_input:inst|inst2~_emulated {} ripple_counter_16_with_input:inst|inst2~head_lut {} ripple_counter_16_with_input:inst|inst3~_emulated {} ripple_counter_16_with_input:inst|inst3~head_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} } { 0.000ns 0.000ns 1.266ns 0.440ns 0.348ns 0.434ns 0.632ns 0.730ns 1.699ns } { 0.000ns 0.995ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 10.902 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 10.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns CLK 1 CLK PIN_14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_14; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 256 48 216 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.266 ns) + CELL(0.970 ns) 3.231 ns ripple_counter_16_with_input:inst\|inst~_emulated 2 REG LCFF_X4_Y14_N9 1 " "Info: 2: + IC(1.266 ns) + CELL(0.970 ns) = 3.231 ns; Loc. = LCFF_X4_Y14_N9; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.236 ns" { CLK ripple_counter_16_with_input:inst|inst~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.370 ns) 4.041 ns ripple_counter_16_with_input:inst\|inst~head_lut 3 COMB LCCOMB_X4_Y14_N10 3 " "Info: 3: + IC(0.440 ns) + CELL(0.370 ns) = 4.041 ns; Loc. = LCCOMB_X4_Y14_N10; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { ripple_counter_16_with_input:inst|inst~_emulated ripple_counter_16_with_input:inst|inst~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.970 ns) 5.359 ns ripple_counter_16_with_input:inst\|inst2~_emulated 4 REG LCFF_X4_Y14_N29 1 " "Info: 4: + IC(0.348 ns) + CELL(0.970 ns) = 5.359 ns; Loc. = LCFF_X4_Y14_N29; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst2~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { ripple_counter_16_with_input:inst|inst~head_lut ripple_counter_16_with_input:inst|inst2~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.206 ns) 5.999 ns ripple_counter_16_with_input:inst\|inst2~head_lut 5 COMB LCCOMB_X4_Y14_N22 3 " "Info: 5: + IC(0.434 ns) + CELL(0.206 ns) = 5.999 ns; Loc. = LCCOMB_X4_Y14_N22; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst2~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.640 ns" { ripple_counter_16_with_input:inst|inst2~_emulated ripple_counter_16_with_input:inst|inst2~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.970 ns) 7.601 ns ripple_counter_16_with_input:inst\|inst3~_emulated 6 REG LCFF_X5_Y14_N25 1 " "Info: 6: + IC(0.632 ns) + CELL(0.970 ns) = 7.601 ns; Loc. = LCFF_X5_Y14_N25; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst3~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.602 ns" { ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.206 ns) 8.537 ns ripple_counter_16_with_input:inst\|inst3~head_lut 7 COMB LCCOMB_X4_Y14_N24 3 " "Info: 7: + IC(0.730 ns) + CELL(0.206 ns) = 8.537 ns; Loc. = LCCOMB_X4_Y14_N24; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst3~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.699 ns) + CELL(0.666 ns) 10.902 ns ripple_counter_16_with_input:inst\|inst10~_emulated 8 REG LCFF_X15_Y14_N9 1 " "Info: 8: + IC(1.699 ns) + CELL(0.666 ns) = 10.902 ns; Loc. = LCFF_X15_Y14_N9; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.365 ns" { ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.353 ns ( 49.10 % ) " "Info: Total cell delay = 5.353 ns ( 49.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.549 ns ( 50.90 % ) " "Info: Total interconnect delay = 5.549 ns ( 50.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.902 ns" { CLK ripple_counter_16_with_input:inst|inst~_emulated ripple_counter_16_with_input:inst|inst~head_lut ripple_counter_16_with_input:inst|inst2~_emulated ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.902 ns" { CLK {} CLK~combout {} ripple_counter_16_with_input:inst|inst~_emulated {} ripple_counter_16_with_input:inst|inst~head_lut {} ripple_counter_16_with_input:inst|inst2~_emulated {} ripple_counter_16_with_input:inst|inst2~head_lut {} ripple_counter_16_with_input:inst|inst3~_emulated {} ripple_counter_16_with_input:inst|inst3~head_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} } { 0.000ns 0.000ns 1.266ns 0.440ns 0.348ns 0.434ns 0.632ns 0.730ns 1.699ns } { 0.000ns 0.995ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.902 ns" { CLK ripple_counter_16_with_input:inst|inst~_emulated ripple_counter_16_with_input:inst|inst~head_lut ripple_counter_16_with_input:inst|inst2~_emulated ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.902 ns" { CLK {} CLK~combout {} ripple_counter_16_with_input:inst|inst~_emulated {} ripple_counter_16_with_input:inst|inst~head_lut {} ripple_counter_16_with_input:inst|inst2~_emulated {} ripple_counter_16_with_input:inst|inst2~head_lut {} ripple_counter_16_with_input:inst|inst3~_emulated {} ripple_counter_16_with_input:inst|inst3~head_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} } { 0.000ns 0.000ns 1.266ns 0.440ns 0.348ns 0.434ns 0.632ns 0.730ns 1.699ns } { 0.000ns 0.995ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.260 ns" { ripple_counter_16_with_input:inst|inst10~_emulated ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst|inst10~data_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.260 ns" { ripple_counter_16_with_input:inst|inst10~_emulated {} ripple_counter_16_with_input:inst|inst10~head_lut {} ripple_counter_16_with_input:inst|inst10~data_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} } { 0.000ns 1.826ns 1.750ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.902 ns" { CLK ripple_counter_16_with_input:inst|inst~_emulated ripple_counter_16_with_input:inst|inst~head_lut ripple_counter_16_with_input:inst|inst2~_emulated ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.902 ns" { CLK {} CLK~combout {} ripple_counter_16_with_input:inst|inst~_emulated {} ripple_counter_16_with_input:inst|inst~head_lut {} ripple_counter_16_with_input:inst|inst2~_emulated {} ripple_counter_16_with_input:inst|inst2~head_lut {} ripple_counter_16_with_input:inst|inst3~_emulated {} ripple_counter_16_with_input:inst|inst3~head_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} } { 0.000ns 0.000ns 1.266ns 0.440ns 0.348ns 0.434ns 0.632ns 0.730ns 1.699ns } { 0.000ns 0.995ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "D0 register ripple_counter_16_with_input:inst\|inst10~_emulated register ripple_counter_16_with_input:inst\|inst10~_emulated 221.04 MHz 4.524 ns Internal " "Info: Clock \"D0\" has Internal fmax of 221.04 MHz between source register \"ripple_counter_16_with_input:inst\|inst10~_emulated\" and destination register \"ripple_counter_16_with_input:inst\|inst10~_emulated\" (period= 4.524 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.260 ns + Longest register register " "Info: + Longest register to register delay is 4.260 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ripple_counter_16_with_input:inst\|inst10~_emulated 1 REG LCFF_X15_Y14_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y14_N9; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.826 ns) + CELL(0.370 ns) 2.196 ns ripple_counter_16_with_input:inst\|inst10~head_lut 2 COMB LCCOMB_X4_Y14_N18 3 " "Info: 2: + IC(1.826 ns) + CELL(0.370 ns) = 2.196 ns; Loc. = LCCOMB_X4_Y14_N18; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst10~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.196 ns" { ripple_counter_16_with_input:inst|inst10~_emulated ripple_counter_16_with_input:inst|inst10~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.750 ns) + CELL(0.206 ns) 4.152 ns ripple_counter_16_with_input:inst\|inst10~data_lut 3 COMB LCCOMB_X15_Y14_N8 1 " "Info: 3: + IC(1.750 ns) + CELL(0.206 ns) = 4.152 ns; Loc. = LCCOMB_X15_Y14_N8; Fanout = 1; COMB Node = 'ripple_counter_16_with_input:inst\|inst10~data_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.956 ns" { ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst|inst10~data_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.260 ns ripple_counter_16_with_input:inst\|inst10~_emulated 4 REG LCFF_X15_Y14_N9 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 4.260 ns; Loc. = LCFF_X15_Y14_N9; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_16_with_input:inst|inst10~data_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 16.06 % ) " "Info: Total cell delay = 0.684 ns ( 16.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.576 ns ( 83.94 % ) " "Info: Total interconnect delay = 3.576 ns ( 83.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.260 ns" { ripple_counter_16_with_input:inst|inst10~_emulated ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst|inst10~data_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.260 ns" { ripple_counter_16_with_input:inst|inst10~_emulated {} ripple_counter_16_with_input:inst|inst10~head_lut {} ripple_counter_16_with_input:inst|inst10~data_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} } { 0.000ns 1.826ns 1.750ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "D0 destination 9.795 ns + Shortest register " "Info: + Shortest clock path from clock \"D0\" to destination register is 9.795 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns D0 1 CLK PIN_12 3 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_12; Fanout = 3; CLK Node = 'D0'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D0 } "NODE_NAME" } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 240 48 216 256 "D0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.733 ns) + CELL(0.206 ns) 2.934 ns ripple_counter_16_with_input:inst\|inst~head_lut 2 COMB LCCOMB_X4_Y14_N10 3 " "Info: 2: + IC(1.733 ns) + CELL(0.206 ns) = 2.934 ns; Loc. = LCCOMB_X4_Y14_N10; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.939 ns" { D0 ripple_counter_16_with_input:inst|inst~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.970 ns) 4.252 ns ripple_counter_16_with_input:inst\|inst2~_emulated 3 REG LCFF_X4_Y14_N29 1 " "Info: 3: + IC(0.348 ns) + CELL(0.970 ns) = 4.252 ns; Loc. = LCFF_X4_Y14_N29; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst2~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { ripple_counter_16_with_input:inst|inst~head_lut ripple_counter_16_with_input:inst|inst2~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.206 ns) 4.892 ns ripple_counter_16_with_input:inst\|inst2~head_lut 4 COMB LCCOMB_X4_Y14_N22 3 " "Info: 4: + IC(0.434 ns) + CELL(0.206 ns) = 4.892 ns; Loc. = LCCOMB_X4_Y14_N22; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst2~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.640 ns" { ripple_counter_16_with_input:inst|inst2~_emulated ripple_counter_16_with_input:inst|inst2~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.970 ns) 6.494 ns ripple_counter_16_with_input:inst\|inst3~_emulated 5 REG LCFF_X5_Y14_N25 1 " "Info: 5: + IC(0.632 ns) + CELL(0.970 ns) = 6.494 ns; Loc. = LCFF_X5_Y14_N25; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst3~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.602 ns" { ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.206 ns) 7.430 ns ripple_counter_16_with_input:inst\|inst3~head_lut 6 COMB LCCOMB_X4_Y14_N24 3 " "Info: 6: + IC(0.730 ns) + CELL(0.206 ns) = 7.430 ns; Loc. = LCCOMB_X4_Y14_N24; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst3~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.699 ns) + CELL(0.666 ns) 9.795 ns ripple_counter_16_with_input:inst\|inst10~_emulated 7 REG LCFF_X15_Y14_N9 1 " "Info: 7: + IC(1.699 ns) + CELL(0.666 ns) = 9.795 ns; Loc. = LCFF_X15_Y14_N9; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.365 ns" { ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.219 ns ( 43.07 % ) " "Info: Total cell delay = 4.219 ns ( 43.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.576 ns ( 56.93 % ) " "Info: Total interconnect delay = 5.576 ns ( 56.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.795 ns" { D0 ripple_counter_16_with_input:inst|inst~head_lut ripple_counter_16_with_input:inst|inst2~_emulated ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.795 ns" { D0 {} D0~combout {} ripple_counter_16_with_input:inst|inst~head_lut {} ripple_counter_16_with_input:inst|inst2~_emulated {} ripple_counter_16_with_input:inst|inst2~head_lut {} ripple_counter_16_with_input:inst|inst3~_emulated {} ripple_counter_16_with_input:inst|inst3~head_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} } { 0.000ns 0.000ns 1.733ns 0.348ns 0.434ns 0.632ns 0.730ns 1.699ns } { 0.000ns 0.995ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "D0 source 9.795 ns - Longest register " "Info: - Longest clock path from clock \"D0\" to source register is 9.795 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns D0 1 CLK PIN_12 3 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_12; Fanout = 3; CLK Node = 'D0'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D0 } "NODE_NAME" } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 240 48 216 256 "D0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.733 ns) + CELL(0.206 ns) 2.934 ns ripple_counter_16_with_input:inst\|inst~head_lut 2 COMB LCCOMB_X4_Y14_N10 3 " "Info: 2: + IC(1.733 ns) + CELL(0.206 ns) = 2.934 ns; Loc. = LCCOMB_X4_Y14_N10; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.939 ns" { D0 ripple_counter_16_with_input:inst|inst~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.970 ns) 4.252 ns ripple_counter_16_with_input:inst\|inst2~_emulated 3 REG LCFF_X4_Y14_N29 1 " "Info: 3: + IC(0.348 ns) + CELL(0.970 ns) = 4.252 ns; Loc. = LCFF_X4_Y14_N29; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst2~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { ripple_counter_16_with_input:inst|inst~head_lut ripple_counter_16_with_input:inst|inst2~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.206 ns) 4.892 ns ripple_counter_16_with_input:inst\|inst2~head_lut 4 COMB LCCOMB_X4_Y14_N22 3 " "Info: 4: + IC(0.434 ns) + CELL(0.206 ns) = 4.892 ns; Loc. = LCCOMB_X4_Y14_N22; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst2~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.640 ns" { ripple_counter_16_with_input:inst|inst2~_emulated ripple_counter_16_with_input:inst|inst2~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.970 ns) 6.494 ns ripple_counter_16_with_input:inst\|inst3~_emulated 5 REG LCFF_X5_Y14_N25 1 " "Info: 5: + IC(0.632 ns) + CELL(0.970 ns) = 6.494 ns; Loc. = LCFF_X5_Y14_N25; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst3~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.602 ns" { ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.206 ns) 7.430 ns ripple_counter_16_with_input:inst\|inst3~head_lut 6 COMB LCCOMB_X4_Y14_N24 3 " "Info: 6: + IC(0.730 ns) + CELL(0.206 ns) = 7.430 ns; Loc. = LCCOMB_X4_Y14_N24; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst3~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.699 ns) + CELL(0.666 ns) 9.795 ns ripple_counter_16_with_input:inst\|inst10~_emulated 7 REG LCFF_X15_Y14_N9 1 " "Info: 7: + IC(1.699 ns) + CELL(0.666 ns) = 9.795 ns; Loc. = LCFF_X15_Y14_N9; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.365 ns" { ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.219 ns ( 43.07 % ) " "Info: Total cell delay = 4.219 ns ( 43.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.576 ns ( 56.93 % ) " "Info: Total interconnect delay = 5.576 ns ( 56.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.795 ns" { D0 ripple_counter_16_with_input:inst|inst~head_lut ripple_counter_16_with_input:inst|inst2~_emulated ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.795 ns" { D0 {} D0~combout {} ripple_counter_16_with_input:inst|inst~head_lut {} ripple_counter_16_with_input:inst|inst2~_emulated {} ripple_counter_16_with_input:inst|inst2~head_lut {} ripple_counter_16_with_input:inst|inst3~_emulated {} ripple_counter_16_with_input:inst|inst3~head_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} } { 0.000ns 0.000ns 1.733ns 0.348ns 0.434ns 0.632ns 0.730ns 1.699ns } { 0.000ns 0.995ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.795 ns" { D0 ripple_counter_16_with_input:inst|inst~head_lut ripple_counter_16_with_input:inst|inst2~_emulated ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.795 ns" { D0 {} D0~combout {} ripple_counter_16_with_input:inst|inst~head_lut {} ripple_counter_16_with_input:inst|inst2~_emulated {} ripple_counter_16_with_input:inst|inst2~head_lut {} ripple_counter_16_with_input:inst|inst3~_emulated {} ripple_counter_16_with_input:inst|inst3~head_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} } { 0.000ns 0.000ns 1.733ns 0.348ns 0.434ns 0.632ns 0.730ns 1.699ns } { 0.000ns 0.995ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.260 ns" { ripple_counter_16_with_input:inst|inst10~_emulated ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst|inst10~data_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.260 ns" { ripple_counter_16_with_input:inst|inst10~_emulated {} ripple_counter_16_with_input:inst|inst10~head_lut {} ripple_counter_16_with_input:inst|inst10~data_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} } { 0.000ns 1.826ns 1.750ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.795 ns" { D0 ripple_counter_16_with_input:inst|inst~head_lut ripple_counter_16_with_input:inst|inst2~_emulated ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.795 ns" { D0 {} D0~combout {} ripple_counter_16_with_input:inst|inst~head_lut {} ripple_counter_16_with_input:inst|inst2~_emulated {} ripple_counter_16_with_input:inst|inst2~head_lut {} ripple_counter_16_with_input:inst|inst3~_emulated {} ripple_counter_16_with_input:inst|inst3~head_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} } { 0.000ns 0.000ns 1.733ns 0.348ns 0.434ns 0.632ns 0.730ns 1.699ns } { 0.000ns 0.995ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLR register ripple_counter_16_with_input:inst7\|inst10~_emulated register ripple_counter_16_with_input:inst7\|inst10~_emulated 43.95 MHz 22.753 ns Internal " "Info: Clock \"CLR\" has Internal fmax of 43.95 MHz between source register \"ripple_counter_16_with_input:inst7\|inst10~_emulated\" and destination register \"ripple_counter_16_with_input:inst7\|inst10~_emulated\" (period= 22.753 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.352 ns + Longest register register " "Info: + Longest register to register delay is 1.352 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ripple_counter_16_with_input:inst7\|inst10~_emulated 1 REG LCFF_X24_Y9_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y9_N23; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.425 ns) + CELL(0.206 ns) 0.631 ns ripple_counter_16_with_input:inst7\|inst10~head_lut 2 COMB LCCOMB_X24_Y9_N0 2 " "Info: 2: + IC(0.425 ns) + CELL(0.206 ns) = 0.631 ns; Loc. = LCCOMB_X24_Y9_N0; Fanout = 2; COMB Node = 'ripple_counter_16_with_input:inst7\|inst10~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.631 ns" { ripple_counter_16_with_input:inst7|inst10~_emulated ripple_counter_16_with_input:inst7|inst10~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.407 ns) + CELL(0.206 ns) 1.244 ns ripple_counter_16_with_input:inst7\|inst10~data_lut 3 COMB LCCOMB_X24_Y9_N22 1 " "Info: 3: + IC(0.407 ns) + CELL(0.206 ns) = 1.244 ns; Loc. = LCCOMB_X24_Y9_N22; Fanout = 1; COMB Node = 'ripple_counter_16_with_input:inst7\|inst10~data_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.613 ns" { ripple_counter_16_with_input:inst7|inst10~head_lut ripple_counter_16_with_input:inst7|inst10~data_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.352 ns ripple_counter_16_with_input:inst7\|inst10~_emulated 4 REG LCFF_X24_Y9_N23 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.352 ns; Loc. = LCFF_X24_Y9_N23; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_16_with_input:inst7|inst10~data_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 38.46 % ) " "Info: Total cell delay = 0.520 ns ( 38.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.832 ns ( 61.54 % ) " "Info: Total interconnect delay = 0.832 ns ( 61.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.352 ns" { ripple_counter_16_with_input:inst7|inst10~_emulated ripple_counter_16_with_input:inst7|inst10~head_lut ripple_counter_16_with_input:inst7|inst10~data_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.352 ns" { ripple_counter_16_with_input:inst7|inst10~_emulated {} ripple_counter_16_with_input:inst7|inst10~head_lut {} ripple_counter_16_with_input:inst7|inst10~data_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.425ns 0.407ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-21.137 ns - Smallest " "Info: - Smallest clock skew is -21.137 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR destination 4.992 ns + Shortest register " "Info: + Shortest clock path from clock \"CLR\" to destination register is 4.992 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns CLR 1 CLK PIN_147 24 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_147; Fanout = 24; CLK Node = 'CLR'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 272 48 216 288 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.363 ns) + CELL(0.615 ns) 3.983 ns ripple_counter_16_with_input:inst7\|inst3~head_lut 2 COMB LCCOMB_X24_Y9_N12 3 " "Info: 2: + IC(2.363 ns) + CELL(0.615 ns) = 3.983 ns; Loc. = LCCOMB_X24_Y9_N12; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst7\|inst3~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.978 ns" { CLR ripple_counter_16_with_input:inst7|inst3~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.666 ns) 4.992 ns ripple_counter_16_with_input:inst7\|inst10~_emulated 3 REG LCFF_X24_Y9_N23 1 " "Info: 3: + IC(0.343 ns) + CELL(0.666 ns) = 4.992 ns; Loc. = LCFF_X24_Y9_N23; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.286 ns ( 45.79 % ) " "Info: Total cell delay = 2.286 ns ( 45.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.706 ns ( 54.21 % ) " "Info: Total interconnect delay = 2.706 ns ( 54.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.992 ns" { CLR ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.992 ns" { CLR {} CLR~combout {} ripple_counter_16_with_input:inst7|inst3~head_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.000ns 2.363ns 0.343ns } { 0.000ns 1.005ns 0.615ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR source 26.129 ns - Longest register " "Info: - Longest clock path from clock \"CLR\" to source register is 26.129 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns CLR 1 CLK PIN_147 24 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_147; Fanout = 24; CLK Node = 'CLR'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 272 48 216 288 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.623 ns) + CELL(0.650 ns) 4.278 ns ripple_counter_16_with_input:inst\|inst~head_lut 2 COMB LCCOMB_X4_Y14_N10 3 " "Info: 2: + IC(2.623 ns) + CELL(0.650 ns) = 4.278 ns; Loc. = LCCOMB_X4_Y14_N10; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.273 ns" { CLR ripple_counter_16_with_input:inst|inst~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.970 ns) 5.596 ns ripple_counter_16_with_input:inst\|inst2~_emulated 3 REG LCFF_X4_Y14_N29 1 " "Info: 3: + IC(0.348 ns) + CELL(0.970 ns) = 5.596 ns; Loc. = LCFF_X4_Y14_N29; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst2~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { ripple_counter_16_with_input:inst|inst~head_lut ripple_counter_16_with_input:inst|inst2~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.206 ns) 6.236 ns ripple_counter_16_with_input:inst\|inst2~head_lut 4 COMB LCCOMB_X4_Y14_N22 3 " "Info: 4: + IC(0.434 ns) + CELL(0.206 ns) = 6.236 ns; Loc. = LCCOMB_X4_Y14_N22; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst2~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.640 ns" { ripple_counter_16_with_input:inst|inst2~_emulated ripple_counter_16_with_input:inst|inst2~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.970 ns) 7.838 ns ripple_counter_16_with_input:inst\|inst3~_emulated 5 REG LCFF_X5_Y14_N25 1 " "Info: 5: + IC(0.632 ns) + CELL(0.970 ns) = 7.838 ns; Loc. = LCFF_X5_Y14_N25; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst3~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.602 ns" { ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.206 ns) 8.774 ns ripple_counter_16_with_input:inst\|inst3~head_lut 6 COMB LCCOMB_X4_Y14_N24 3 " "Info: 6: + IC(0.730 ns) + CELL(0.206 ns) = 8.774 ns; Loc. = LCCOMB_X4_Y14_N24; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst3~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.699 ns) + CELL(0.970 ns) 11.443 ns ripple_counter_16_with_input:inst\|inst10~_emulated 7 REG LCFF_X15_Y14_N9 1 " "Info: 7: + IC(1.699 ns) + CELL(0.970 ns) = 11.443 ns; Loc. = LCFF_X15_Y14_N9; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.826 ns) + CELL(0.370 ns) 13.639 ns ripple_counter_16_with_input:inst\|inst10~head_lut 8 COMB LCCOMB_X4_Y14_N18 3 " "Info: 8: + IC(1.826 ns) + CELL(0.370 ns) = 13.639 ns; Loc. = LCCOMB_X4_Y14_N18; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst10~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.196 ns" { ripple_counter_16_with_input:inst|inst10~_emulated ripple_counter_16_with_input:inst|inst10~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.706 ns) + CELL(0.970 ns) 16.315 ns ripple_counter_16_with_input:inst7\|inst~_emulated 9 REG LCFF_X15_Y14_N19 1 " "Info: 9: + IC(1.706 ns) + CELL(0.970 ns) = 16.315 ns; Loc. = LCFF_X15_Y14_N19; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst7|inst~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.797 ns) + CELL(0.206 ns) 18.318 ns ripple_counter_16_with_input:inst7\|inst~head_lut 10 COMB LCCOMB_X4_Y14_N20 3 " "Info: 10: + IC(1.797 ns) + CELL(0.206 ns) = 18.318 ns; Loc. = LCCOMB_X4_Y14_N20; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst7\|inst~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.003 ns" { ripple_counter_16_with_input:inst7|inst~_emulated ripple_counter_16_with_input:inst7|inst~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.529 ns) + CELL(0.970 ns) 21.817 ns ripple_counter_16_with_input:inst7\|inst2~_emulated 11 REG LCFF_X24_Y7_N1 1 " "Info: 11: + IC(2.529 ns) + CELL(0.970 ns) = 21.817 ns; Loc. = LCFF_X24_Y7_N1; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst2~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.499 ns" { ripple_counter_16_with_input:inst7|inst~head_lut ripple_counter_16_with_input:inst7|inst2~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.138 ns) + CELL(0.206 ns) 23.161 ns ripple_counter_16_with_input:inst7\|inst2~head_lut 12 COMB LCCOMB_X24_Y9_N8 3 " "Info: 12: + IC(1.138 ns) + CELL(0.206 ns) = 23.161 ns; Loc. = LCCOMB_X24_Y9_N8; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst7\|inst2~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.344 ns" { ripple_counter_16_with_input:inst7|inst2~_emulated ripple_counter_16_with_input:inst7|inst2~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.970 ns) 24.464 ns ripple_counter_16_with_input:inst7\|inst3~_emulated 13 REG LCFF_X24_Y9_N27 1 " "Info: 13: + IC(0.333 ns) + CELL(0.970 ns) = 24.464 ns; Loc. = LCFF_X24_Y9_N27; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst3~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { ripple_counter_16_with_input:inst7|inst2~head_lut ripple_counter_16_with_input:inst7|inst3~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.206 ns) 25.120 ns ripple_counter_16_with_input:inst7\|inst3~head_lut 14 COMB LCCOMB_X24_Y9_N12 3 " "Info: 14: + IC(0.450 ns) + CELL(0.206 ns) = 25.120 ns; Loc. = LCCOMB_X24_Y9_N12; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst7\|inst3~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.656 ns" { ripple_counter_16_with_input:inst7|inst3~_emulated ripple_counter_16_with_input:inst7|inst3~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.666 ns) 26.129 ns ripple_counter_16_with_input:inst7\|inst10~_emulated 15 REG LCFF_X24_Y9_N23 1 " "Info: 15: + IC(0.343 ns) + CELL(0.666 ns) = 26.129 ns; Loc. = LCFF_X24_Y9_N23; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.541 ns ( 36.51 % ) " "Info: Total cell delay = 9.541 ns ( 36.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "16.588 ns ( 63.49 % ) " "Info: Total interconnect delay = 16.588 ns ( 63.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "26.129 ns" { CLR ripple_counter_16_with_input:inst|inst~head_lut ripple_counter_16_with_input:inst|inst2~_emulated ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst7|inst~_emulated ripple_counter_16_with_input:inst7|inst~head_lut ripple_counter_16_with_input:inst7|inst2~_emulated ripple_counter_16_with_input:inst7|inst2~head_lut ripple_counter_16_with_input:inst7|inst3~_emulated ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "26.129 ns" { CLR {} CLR~combout {} ripple_counter_16_with_input:inst|inst~head_lut {} ripple_counter_16_with_input:inst|inst2~_emulated {} ripple_counter_16_with_input:inst|inst2~head_lut {} ripple_counter_16_with_input:inst|inst3~_emulated {} ripple_counter_16_with_input:inst|inst3~head_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} ripple_counter_16_with_input:inst|inst10~head_lut {} ripple_counter_16_with_input:inst7|inst~_emulated {} ripple_counter_16_with_input:inst7|inst~head_lut {} ripple_counter_16_with_input:inst7|inst2~_emulated {} ripple_counter_16_with_input:inst7|inst2~head_lut {} ripple_counter_16_with_input:inst7|inst3~_emulated {} ripple_counter_16_with_input:inst7|inst3~head_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.000ns 2.623ns 0.348ns 0.434ns 0.632ns 0.730ns 1.699ns 1.826ns 1.706ns 1.797ns 2.529ns 1.138ns 0.333ns 0.450ns 0.343ns } { 0.000ns 1.005ns 0.650ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.992 ns" { CLR ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.992 ns" { CLR {} CLR~combout {} ripple_counter_16_with_input:inst7|inst3~head_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.000ns 2.363ns 0.343ns } { 0.000ns 1.005ns 0.615ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "26.129 ns" { CLR ripple_counter_16_with_input:inst|inst~head_lut ripple_counter_16_with_input:inst|inst2~_emulated ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst7|inst~_emulated ripple_counter_16_with_input:inst7|inst~head_lut ripple_counter_16_with_input:inst7|inst2~_emulated ripple_counter_16_with_input:inst7|inst2~head_lut ripple_counter_16_with_input:inst7|inst3~_emulated ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "26.129 ns" { CLR {} CLR~combout {} ripple_counter_16_with_input:inst|inst~head_lut {} ripple_counter_16_with_input:inst|inst2~_emulated {} ripple_counter_16_with_input:inst|inst2~head_lut {} ripple_counter_16_with_input:inst|inst3~_emulated {} ripple_counter_16_with_input:inst|inst3~head_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} ripple_counter_16_with_input:inst|inst10~head_lut {} ripple_counter_16_with_input:inst7|inst~_emulated {} ripple_counter_16_with_input:inst7|inst~head_lut {} ripple_counter_16_with_input:inst7|inst2~_emulated {} ripple_counter_16_with_input:inst7|inst2~head_lut {} ripple_counter_16_with_input:inst7|inst3~_emulated {} ripple_counter_16_with_input:inst7|inst3~head_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.000ns 2.623ns 0.348ns 0.434ns 0.632ns 0.730ns 1.699ns 1.826ns 1.706ns 1.797ns 2.529ns 1.138ns 0.333ns 0.450ns 0.343ns } { 0.000ns 1.005ns 0.650ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.352 ns" { ripple_counter_16_with_input:inst7|inst10~_emulated ripple_counter_16_with_input:inst7|inst10~head_lut ripple_counter_16_with_input:inst7|inst10~data_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.352 ns" { ripple_counter_16_with_input:inst7|inst10~_emulated {} ripple_counter_16_with_input:inst7|inst10~head_lut {} ripple_counter_16_with_input:inst7|inst10~data_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.425ns 0.407ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.992 ns" { CLR ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.992 ns" { CLR {} CLR~combout {} ripple_counter_16_with_input:inst7|inst3~head_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.000ns 2.363ns 0.343ns } { 0.000ns 1.005ns 0.615ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "26.129 ns" { CLR ripple_counter_16_with_input:inst|inst~head_lut ripple_counter_16_with_input:inst|inst2~_emulated ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst7|inst~_emulated ripple_counter_16_with_input:inst7|inst~head_lut ripple_counter_16_with_input:inst7|inst2~_emulated ripple_counter_16_with_input:inst7|inst2~head_lut ripple_counter_16_with_input:inst7|inst3~_emulated ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "26.129 ns" { CLR {} CLR~combout {} ripple_counter_16_with_input:inst|inst~head_lut {} ripple_counter_16_with_input:inst|inst2~_emulated {} ripple_counter_16_with_input:inst|inst2~head_lut {} ripple_counter_16_with_input:inst|inst3~_emulated {} ripple_counter_16_with_input:inst|inst3~head_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} ripple_counter_16_with_input:inst|inst10~head_lut {} ripple_counter_16_with_input:inst7|inst~_emulated {} ripple_counter_16_with_input:inst7|inst~head_lut {} ripple_counter_16_with_input:inst7|inst2~_emulated {} ripple_counter_16_with_input:inst7|inst2~head_lut {} ripple_counter_16_with_input:inst7|inst3~_emulated {} ripple_counter_16_with_input:inst7|inst3~head_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.000ns 2.623ns 0.348ns 0.434ns 0.632ns 0.730ns 1.699ns 1.826ns 1.706ns 1.797ns 2.529ns 1.138ns 0.333ns 0.450ns 0.343ns } { 0.000ns 1.005ns 0.650ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "D1 register ripple_counter_16_with_input:inst\|inst10~_emulated register ripple_counter_16_with_input:inst\|inst10~_emulated 221.04 MHz 4.524 ns Internal " "Info: Clock \"D1\" has Internal fmax of 221.04 MHz between source register \"ripple_counter_16_with_input:inst\|inst10~_emulated\" and destination register \"ripple_counter_16_with_input:inst\|inst10~_emulated\" (period= 4.524 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.260 ns + Longest register register " "Info: + Longest register to register delay is 4.260 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ripple_counter_16_with_input:inst\|inst10~_emulated 1 REG LCFF_X15_Y14_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y14_N9; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.826 ns) + CELL(0.370 ns) 2.196 ns ripple_counter_16_with_input:inst\|inst10~head_lut 2 COMB LCCOMB_X4_Y14_N18 3 " "Info: 2: + IC(1.826 ns) + CELL(0.370 ns) = 2.196 ns; Loc. = LCCOMB_X4_Y14_N18; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst10~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.196 ns" { ripple_counter_16_with_input:inst|inst10~_emulated ripple_counter_16_with_input:inst|inst10~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.750 ns) + CELL(0.206 ns) 4.152 ns ripple_counter_16_with_input:inst\|inst10~data_lut 3 COMB LCCOMB_X15_Y14_N8 1 " "Info: 3: + IC(1.750 ns) + CELL(0.206 ns) = 4.152 ns; Loc. = LCCOMB_X15_Y14_N8; Fanout = 1; COMB Node = 'ripple_counter_16_with_input:inst\|inst10~data_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.956 ns" { ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst|inst10~data_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.260 ns ripple_counter_16_with_input:inst\|inst10~_emulated 4 REG LCFF_X15_Y14_N9 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 4.260 ns; Loc. = LCFF_X15_Y14_N9; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_16_with_input:inst|inst10~data_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 16.06 % ) " "Info: Total cell delay = 0.684 ns ( 16.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.576 ns ( 83.94 % ) " "Info: Total interconnect delay = 3.576 ns ( 83.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.260 ns" { ripple_counter_16_with_input:inst|inst10~_emulated ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst|inst10~data_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.260 ns" { ripple_counter_16_with_input:inst|inst10~_emulated {} ripple_counter_16_with_input:inst|inst10~head_lut {} ripple_counter_16_with_input:inst|inst10~data_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} } { 0.000ns 1.826ns 1.750ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "D1 destination 7.595 ns + Shortest register " "Info: + Shortest clock path from clock \"D1\" to destination register is 7.595 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns D1 1 CLK PIN_15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 3; CLK Node = 'D1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D1 } "NODE_NAME" } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 224 48 216 240 "D1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.327 ns) + CELL(0.370 ns) 2.692 ns ripple_counter_16_with_input:inst\|inst2~head_lut 2 COMB LCCOMB_X4_Y14_N22 3 " "Info: 2: + IC(1.327 ns) + CELL(0.370 ns) = 2.692 ns; Loc. = LCCOMB_X4_Y14_N22; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst2~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.697 ns" { D1 ripple_counter_16_with_input:inst|inst2~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.970 ns) 4.294 ns ripple_counter_16_with_input:inst\|inst3~_emulated 3 REG LCFF_X5_Y14_N25 1 " "Info: 3: + IC(0.632 ns) + CELL(0.970 ns) = 4.294 ns; Loc. = LCFF_X5_Y14_N25; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst3~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.602 ns" { ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.206 ns) 5.230 ns ripple_counter_16_with_input:inst\|inst3~head_lut 4 COMB LCCOMB_X4_Y14_N24 3 " "Info: 4: + IC(0.730 ns) + CELL(0.206 ns) = 5.230 ns; Loc. = LCCOMB_X4_Y14_N24; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst3~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.699 ns) + CELL(0.666 ns) 7.595 ns ripple_counter_16_with_input:inst\|inst10~_emulated 5 REG LCFF_X15_Y14_N9 1 " "Info: 5: + IC(1.699 ns) + CELL(0.666 ns) = 7.595 ns; Loc. = LCFF_X15_Y14_N9; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.365 ns" { ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.207 ns ( 42.23 % ) " "Info: Total cell delay = 3.207 ns ( 42.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.388 ns ( 57.77 % ) " "Info: Total interconnect delay = 4.388 ns ( 57.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.595 ns" { D1 ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.595 ns" { D1 {} D1~combout {} ripple_counter_16_with_input:inst|inst2~head_lut {} ripple_counter_16_with_input:inst|inst3~_emulated {} ripple_counter_16_with_input:inst|inst3~head_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} } { 0.000ns 0.000ns 1.327ns 0.632ns 0.730ns 1.699ns } { 0.000ns 0.995ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "D1 source 7.595 ns - Longest register " "Info: - Longest clock path from clock \"D1\" to source register is 7.595 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns D1 1 CLK PIN_15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 3; CLK Node = 'D1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D1 } "NODE_NAME" } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 224 48 216 240 "D1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.327 ns) + CELL(0.370 ns) 2.692 ns ripple_counter_16_with_input:inst\|inst2~head_lut 2 COMB LCCOMB_X4_Y14_N22 3 " "Info: 2: + IC(1.327 ns) + CELL(0.370 ns) = 2.692 ns; Loc. = LCCOMB_X4_Y14_N22; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst2~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.697 ns" { D1 ripple_counter_16_with_input:inst|inst2~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.970 ns) 4.294 ns ripple_counter_16_with_input:inst\|inst3~_emulated 3 REG LCFF_X5_Y14_N25 1 " "Info: 3: + IC(0.632 ns) + CELL(0.970 ns) = 4.294 ns; Loc. = LCFF_X5_Y14_N25; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst3~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.602 ns" { ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.206 ns) 5.230 ns ripple_counter_16_with_input:inst\|inst3~head_lut 4 COMB LCCOMB_X4_Y14_N24 3 " "Info: 4: + IC(0.730 ns) + CELL(0.206 ns) = 5.230 ns; Loc. = LCCOMB_X4_Y14_N24; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst3~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.699 ns) + CELL(0.666 ns) 7.595 ns ripple_counter_16_with_input:inst\|inst10~_emulated 5 REG LCFF_X15_Y14_N9 1 " "Info: 5: + IC(1.699 ns) + CELL(0.666 ns) = 7.595 ns; Loc. = LCFF_X15_Y14_N9; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.365 ns" { ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.207 ns ( 42.23 % ) " "Info: Total cell delay = 3.207 ns ( 42.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.388 ns ( 57.77 % ) " "Info: Total interconnect delay = 4.388 ns ( 57.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.595 ns" { D1 ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.595 ns" { D1 {} D1~combout {} ripple_counter_16_with_input:inst|inst2~head_lut {} ripple_counter_16_with_input:inst|inst3~_emulated {} ripple_counter_16_with_input:inst|inst3~head_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} } { 0.000ns 0.000ns 1.327ns 0.632ns 0.730ns 1.699ns } { 0.000ns 0.995ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.595 ns" { D1 ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.595 ns" { D1 {} D1~combout {} ripple_counter_16_with_input:inst|inst2~head_lut {} ripple_counter_16_with_input:inst|inst3~_emulated {} ripple_counter_16_with_input:inst|inst3~head_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} } { 0.000ns 0.000ns 1.327ns 0.632ns 0.730ns 1.699ns } { 0.000ns 0.995ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.260 ns" { ripple_counter_16_with_input:inst|inst10~_emulated ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst|inst10~data_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.260 ns" { ripple_counter_16_with_input:inst|inst10~_emulated {} ripple_counter_16_with_input:inst|inst10~head_lut {} ripple_counter_16_with_input:inst|inst10~data_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} } { 0.000ns 1.826ns 1.750ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.595 ns" { D1 ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.595 ns" { D1 {} D1~combout {} ripple_counter_16_with_input:inst|inst2~head_lut {} ripple_counter_16_with_input:inst|inst3~_emulated {} ripple_counter_16_with_input:inst|inst3~head_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} } { 0.000ns 0.000ns 1.327ns 0.632ns 0.730ns 1.699ns } { 0.000ns 0.995ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "D2 register ripple_counter_16_with_input:inst\|inst10~_emulated register ripple_counter_16_with_input:inst\|inst10~_emulated 221.04 MHz 4.524 ns Internal " "Info: Clock \"D2\" has Internal fmax of 221.04 MHz between source register \"ripple_counter_16_with_input:inst\|inst10~_emulated\" and destination register \"ripple_counter_16_with_input:inst\|inst10~_emulated\" (period= 4.524 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.260 ns + Longest register register " "Info: + Longest register to register delay is 4.260 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ripple_counter_16_with_input:inst\|inst10~_emulated 1 REG LCFF_X15_Y14_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y14_N9; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.826 ns) + CELL(0.370 ns) 2.196 ns ripple_counter_16_with_input:inst\|inst10~head_lut 2 COMB LCCOMB_X4_Y14_N18 3 " "Info: 2: + IC(1.826 ns) + CELL(0.370 ns) = 2.196 ns; Loc. = LCCOMB_X4_Y14_N18; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst10~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.196 ns" { ripple_counter_16_with_input:inst|inst10~_emulated ripple_counter_16_with_input:inst|inst10~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.750 ns) + CELL(0.206 ns) 4.152 ns ripple_counter_16_with_input:inst\|inst10~data_lut 3 COMB LCCOMB_X15_Y14_N8 1 " "Info: 3: + IC(1.750 ns) + CELL(0.206 ns) = 4.152 ns; Loc. = LCCOMB_X15_Y14_N8; Fanout = 1; COMB Node = 'ripple_counter_16_with_input:inst\|inst10~data_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.956 ns" { ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst|inst10~data_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.260 ns ripple_counter_16_with_input:inst\|inst10~_emulated 4 REG LCFF_X15_Y14_N9 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 4.260 ns; Loc. = LCFF_X15_Y14_N9; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_16_with_input:inst|inst10~data_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 16.06 % ) " "Info: Total cell delay = 0.684 ns ( 16.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.576 ns ( 83.94 % ) " "Info: Total interconnect delay = 3.576 ns ( 83.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.260 ns" { ripple_counter_16_with_input:inst|inst10~_emulated ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst|inst10~data_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.260 ns" { ripple_counter_16_with_input:inst|inst10~_emulated {} ripple_counter_16_with_input:inst|inst10~head_lut {} ripple_counter_16_with_input:inst|inst10~data_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} } { 0.000ns 1.826ns 1.750ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "D2 destination 5.463 ns + Shortest register " "Info: + Shortest clock path from clock \"D2\" to destination register is 5.463 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns D2 1 CLK PIN_13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_13; Fanout = 3; CLK Node = 'D2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D2 } "NODE_NAME" } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 208 48 216 224 "D2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.733 ns) + CELL(0.370 ns) 3.098 ns ripple_counter_16_with_input:inst\|inst3~head_lut 2 COMB LCCOMB_X4_Y14_N24 3 " "Info: 2: + IC(1.733 ns) + CELL(0.370 ns) = 3.098 ns; Loc. = LCCOMB_X4_Y14_N24; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst3~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.103 ns" { D2 ripple_counter_16_with_input:inst|inst3~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.699 ns) + CELL(0.666 ns) 5.463 ns ripple_counter_16_with_input:inst\|inst10~_emulated 3 REG LCFF_X15_Y14_N9 1 " "Info: 3: + IC(1.699 ns) + CELL(0.666 ns) = 5.463 ns; Loc. = LCFF_X15_Y14_N9; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.365 ns" { ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.031 ns ( 37.18 % ) " "Info: Total cell delay = 2.031 ns ( 37.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.432 ns ( 62.82 % ) " "Info: Total interconnect delay = 3.432 ns ( 62.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.463 ns" { D2 ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.463 ns" { D2 {} D2~combout {} ripple_counter_16_with_input:inst|inst3~head_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} } { 0.000ns 0.000ns 1.733ns 1.699ns } { 0.000ns 0.995ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "D2 source 5.463 ns - Longest register " "Info: - Longest clock path from clock \"D2\" to source register is 5.463 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns D2 1 CLK PIN_13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_13; Fanout = 3; CLK Node = 'D2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D2 } "NODE_NAME" } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 208 48 216 224 "D2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.733 ns) + CELL(0.370 ns) 3.098 ns ripple_counter_16_with_input:inst\|inst3~head_lut 2 COMB LCCOMB_X4_Y14_N24 3 " "Info: 2: + IC(1.733 ns) + CELL(0.370 ns) = 3.098 ns; Loc. = LCCOMB_X4_Y14_N24; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst3~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.103 ns" { D2 ripple_counter_16_with_input:inst|inst3~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.699 ns) + CELL(0.666 ns) 5.463 ns ripple_counter_16_with_input:inst\|inst10~_emulated 3 REG LCFF_X15_Y14_N9 1 " "Info: 3: + IC(1.699 ns) + CELL(0.666 ns) = 5.463 ns; Loc. = LCFF_X15_Y14_N9; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.365 ns" { ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.031 ns ( 37.18 % ) " "Info: Total cell delay = 2.031 ns ( 37.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.432 ns ( 62.82 % ) " "Info: Total interconnect delay = 3.432 ns ( 62.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.463 ns" { D2 ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.463 ns" { D2 {} D2~combout {} ripple_counter_16_with_input:inst|inst3~head_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} } { 0.000ns 0.000ns 1.733ns 1.699ns } { 0.000ns 0.995ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.463 ns" { D2 ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.463 ns" { D2 {} D2~combout {} ripple_counter_16_with_input:inst|inst3~head_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} } { 0.000ns 0.000ns 1.733ns 1.699ns } { 0.000ns 0.995ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.260 ns" { ripple_counter_16_with_input:inst|inst10~_emulated ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst|inst10~data_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.260 ns" { ripple_counter_16_with_input:inst|inst10~_emulated {} ripple_counter_16_with_input:inst|inst10~head_lut {} ripple_counter_16_with_input:inst|inst10~data_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} } { 0.000ns 1.826ns 1.750ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.463 ns" { D2 ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.463 ns" { D2 {} D2~combout {} ripple_counter_16_with_input:inst|inst3~head_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} } { 0.000ns 0.000ns 1.733ns 1.699ns } { 0.000ns 0.995ns 0.370ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "D3 register ripple_counter_16_with_input:inst7\|inst~_emulated register ripple_counter_16_with_input:inst7\|inst~_emulated 231.16 MHz 4.326 ns Internal " "Info: Clock \"D3\" has Internal fmax of 231.16 MHz between source register \"ripple_counter_16_with_input:inst7\|inst~_emulated\" and destination register \"ripple_counter_16_with_input:inst7\|inst~_emulated\" (period= 4.326 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.062 ns + Longest register register " "Info: + Longest register to register delay is 4.062 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ripple_counter_16_with_input:inst7\|inst~_emulated 1 REG LCFF_X15_Y14_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y14_N19; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_16_with_input:inst7|inst~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.797 ns) + CELL(0.206 ns) 2.003 ns ripple_counter_16_with_input:inst7\|inst~head_lut 2 COMB LCCOMB_X4_Y14_N20 3 " "Info: 2: + IC(1.797 ns) + CELL(0.206 ns) = 2.003 ns; Loc. = LCCOMB_X4_Y14_N20; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst7\|inst~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.003 ns" { ripple_counter_16_with_input:inst7|inst~_emulated ripple_counter_16_with_input:inst7|inst~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.745 ns) + CELL(0.206 ns) 3.954 ns ripple_counter_16_with_input:inst7\|inst~data_lut 3 COMB LCCOMB_X15_Y14_N18 1 " "Info: 3: + IC(1.745 ns) + CELL(0.206 ns) = 3.954 ns; Loc. = LCCOMB_X15_Y14_N18; Fanout = 1; COMB Node = 'ripple_counter_16_with_input:inst7\|inst~data_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.951 ns" { ripple_counter_16_with_input:inst7|inst~head_lut ripple_counter_16_with_input:inst7|inst~data_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.062 ns ripple_counter_16_with_input:inst7\|inst~_emulated 4 REG LCFF_X15_Y14_N19 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 4.062 ns; Loc. = LCFF_X15_Y14_N19; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_16_with_input:inst7|inst~data_lut ripple_counter_16_with_input:inst7|inst~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 12.80 % ) " "Info: Total cell delay = 0.520 ns ( 12.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.542 ns ( 87.20 % ) " "Info: Total interconnect delay = 3.542 ns ( 87.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.062 ns" { ripple_counter_16_with_input:inst7|inst~_emulated ripple_counter_16_with_input:inst7|inst~head_lut ripple_counter_16_with_input:inst7|inst~data_lut ripple_counter_16_with_input:inst7|inst~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.062 ns" { ripple_counter_16_with_input:inst7|inst~_emulated {} ripple_counter_16_with_input:inst7|inst~head_lut {} ripple_counter_16_with_input:inst7|inst~data_lut {} ripple_counter_16_with_input:inst7|inst~_emulated {} } { 0.000ns 1.797ns 1.745ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "D3 destination 5.725 ns + Shortest register " "Info: + Shortest clock path from clock \"D3\" to destination register is 5.725 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns D3 1 CLK PIN_6 3 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_6; Fanout = 3; CLK Node = 'D3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D3 } "NODE_NAME" } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 192 48 216 208 "D3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.732 ns) + CELL(0.616 ns) 3.353 ns ripple_counter_16_with_input:inst\|inst10~head_lut 2 COMB LCCOMB_X4_Y14_N18 3 " "Info: 2: + IC(1.732 ns) + CELL(0.616 ns) = 3.353 ns; Loc. = LCCOMB_X4_Y14_N18; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst10~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.348 ns" { D3 ripple_counter_16_with_input:inst|inst10~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.706 ns) + CELL(0.666 ns) 5.725 ns ripple_counter_16_with_input:inst7\|inst~_emulated 3 REG LCFF_X15_Y14_N19 1 " "Info: 3: + IC(1.706 ns) + CELL(0.666 ns) = 5.725 ns; Loc. = LCFF_X15_Y14_N19; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.372 ns" { ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst7|inst~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.287 ns ( 39.95 % ) " "Info: Total cell delay = 2.287 ns ( 39.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.438 ns ( 60.05 % ) " "Info: Total interconnect delay = 3.438 ns ( 60.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.725 ns" { D3 ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst7|inst~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.725 ns" { D3 {} D3~combout {} ripple_counter_16_with_input:inst|inst10~head_lut {} ripple_counter_16_with_input:inst7|inst~_emulated {} } { 0.000ns 0.000ns 1.732ns 1.706ns } { 0.000ns 1.005ns 0.616ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "D3 source 5.725 ns - Longest register " "Info: - Longest clock path from clock \"D3\" to source register is 5.725 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns D3 1 CLK PIN_6 3 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_6; Fanout = 3; CLK Node = 'D3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D3 } "NODE_NAME" } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 192 48 216 208 "D3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.732 ns) + CELL(0.616 ns) 3.353 ns ripple_counter_16_with_input:inst\|inst10~head_lut 2 COMB LCCOMB_X4_Y14_N18 3 " "Info: 2: + IC(1.732 ns) + CELL(0.616 ns) = 3.353 ns; Loc. = LCCOMB_X4_Y14_N18; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst10~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.348 ns" { D3 ripple_counter_16_with_input:inst|inst10~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.706 ns) + CELL(0.666 ns) 5.725 ns ripple_counter_16_with_input:inst7\|inst~_emulated 3 REG LCFF_X15_Y14_N19 1 " "Info: 3: + IC(1.706 ns) + CELL(0.666 ns) = 5.725 ns; Loc. = LCFF_X15_Y14_N19; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.372 ns" { ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst7|inst~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.287 ns ( 39.95 % ) " "Info: Total cell delay = 2.287 ns ( 39.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.438 ns ( 60.05 % ) " "Info: Total interconnect delay = 3.438 ns ( 60.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.725 ns" { D3 ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst7|inst~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.725 ns" { D3 {} D3~combout {} ripple_counter_16_with_input:inst|inst10~head_lut {} ripple_counter_16_with_input:inst7|inst~_emulated {} } { 0.000ns 0.000ns 1.732ns 1.706ns } { 0.000ns 1.005ns 0.616ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.725 ns" { D3 ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst7|inst~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.725 ns" { D3 {} D3~combout {} ripple_counter_16_with_input:inst|inst10~head_lut {} ripple_counter_16_with_input:inst7|inst~_emulated {} } { 0.000ns 0.000ns 1.732ns 1.706ns } { 0.000ns 1.005ns 0.616ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.062 ns" { ripple_counter_16_with_input:inst7|inst~_emulated ripple_counter_16_with_input:inst7|inst~head_lut ripple_counter_16_with_input:inst7|inst~data_lut ripple_counter_16_with_input:inst7|inst~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.062 ns" { ripple_counter_16_with_input:inst7|inst~_emulated {} ripple_counter_16_with_input:inst7|inst~head_lut {} ripple_counter_16_with_input:inst7|inst~data_lut {} ripple_counter_16_with_input:inst7|inst~_emulated {} } { 0.000ns 1.797ns 1.745ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.725 ns" { D3 ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst7|inst~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.725 ns" { D3 {} D3~combout {} ripple_counter_16_with_input:inst|inst10~head_lut {} ripple_counter_16_with_input:inst7|inst~_emulated {} } { 0.000ns 0.000ns 1.732ns 1.706ns } { 0.000ns 1.005ns 0.616ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "D4 register ripple_counter_16_with_input:inst7\|inst2~_emulated register ripple_counter_16_with_input:inst7\|inst2~_emulated 333.0 MHz 3.003 ns Internal " "Info: Clock \"D4\" has Internal fmax of 333.0 MHz between source register \"ripple_counter_16_with_input:inst7\|inst2~_emulated\" and destination register \"ripple_counter_16_with_input:inst7\|inst2~_emulated\" (period= 3.003 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.739 ns + Longest register register " "Info: + Longest register to register delay is 2.739 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ripple_counter_16_with_input:inst7\|inst2~_emulated 1 REG LCFF_X24_Y7_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y7_N1; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst2~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_16_with_input:inst7|inst2~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.138 ns) + CELL(0.206 ns) 1.344 ns ripple_counter_16_with_input:inst7\|inst2~head_lut 2 COMB LCCOMB_X24_Y9_N8 3 " "Info: 2: + IC(1.138 ns) + CELL(0.206 ns) = 1.344 ns; Loc. = LCCOMB_X24_Y9_N8; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst7\|inst2~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.344 ns" { ripple_counter_16_with_input:inst7|inst2~_emulated ripple_counter_16_with_input:inst7|inst2~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.081 ns) + CELL(0.206 ns) 2.631 ns ripple_counter_16_with_input:inst7\|inst2~data_lut 3 COMB LCCOMB_X24_Y7_N0 1 " "Info: 3: + IC(1.081 ns) + CELL(0.206 ns) = 2.631 ns; Loc. = LCCOMB_X24_Y7_N0; Fanout = 1; COMB Node = 'ripple_counter_16_with_input:inst7\|inst2~data_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { ripple_counter_16_with_input:inst7|inst2~head_lut ripple_counter_16_with_input:inst7|inst2~data_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.739 ns ripple_counter_16_with_input:inst7\|inst2~_emulated 4 REG LCFF_X24_Y7_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.739 ns; Loc. = LCFF_X24_Y7_N1; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst2~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_16_with_input:inst7|inst2~data_lut ripple_counter_16_with_input:inst7|inst2~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 18.99 % ) " "Info: Total cell delay = 0.520 ns ( 18.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.219 ns ( 81.01 % ) " "Info: Total interconnect delay = 2.219 ns ( 81.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.739 ns" { ripple_counter_16_with_input:inst7|inst2~_emulated ripple_counter_16_with_input:inst7|inst2~head_lut ripple_counter_16_with_input:inst7|inst2~data_lut ripple_counter_16_with_input:inst7|inst2~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.739 ns" { ripple_counter_16_with_input:inst7|inst2~_emulated {} ripple_counter_16_with_input:inst7|inst2~head_lut {} ripple_counter_16_with_input:inst7|inst2~data_lut {} ripple_counter_16_with_input:inst7|inst2~_emulated {} } { 0.000ns 1.138ns 1.081ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "D4 destination 6.381 ns + Shortest register " "Info: + Shortest clock path from clock \"D4\" to destination register is 6.381 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns D4 1 CLK PIN_23 3 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 3; CLK Node = 'D4'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D4 } "NODE_NAME" } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 32 0 168 48 "D4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.676 ns) + CELL(0.370 ns) 3.186 ns ripple_counter_16_with_input:inst7\|inst~head_lut 2 COMB LCCOMB_X4_Y14_N20 3 " "Info: 2: + IC(1.676 ns) + CELL(0.370 ns) = 3.186 ns; Loc. = LCCOMB_X4_Y14_N20; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst7\|inst~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.046 ns" { D4 ripple_counter_16_with_input:inst7|inst~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.529 ns) + CELL(0.666 ns) 6.381 ns ripple_counter_16_with_input:inst7\|inst2~_emulated 3 REG LCFF_X24_Y7_N1 1 " "Info: 3: + IC(2.529 ns) + CELL(0.666 ns) = 6.381 ns; Loc. = LCFF_X24_Y7_N1; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst2~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.195 ns" { ripple_counter_16_with_input:inst7|inst~head_lut ripple_counter_16_with_input:inst7|inst2~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.176 ns ( 34.10 % ) " "Info: Total cell delay = 2.176 ns ( 34.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.205 ns ( 65.90 % ) " "Info: Total interconnect delay = 4.205 ns ( 65.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.381 ns" { D4 ripple_counter_16_with_input:inst7|inst~head_lut ripple_counter_16_with_input:inst7|inst2~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.381 ns" { D4 {} D4~combout {} ripple_counter_16_with_input:inst7|inst~head_lut {} ripple_counter_16_with_input:inst7|inst2~_emulated {} } { 0.000ns 0.000ns 1.676ns 2.529ns } { 0.000ns 1.140ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "D4 source 6.381 ns - Longest register " "Info: - Longest clock path from clock \"D4\" to source register is 6.381 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns D4 1 CLK PIN_23 3 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 3; CLK Node = 'D4'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D4 } "NODE_NAME" } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 32 0 168 48 "D4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.676 ns) + CELL(0.370 ns) 3.186 ns ripple_counter_16_with_input:inst7\|inst~head_lut 2 COMB LCCOMB_X4_Y14_N20 3 " "Info: 2: + IC(1.676 ns) + CELL(0.370 ns) = 3.186 ns; Loc. = LCCOMB_X4_Y14_N20; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst7\|inst~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.046 ns" { D4 ripple_counter_16_with_input:inst7|inst~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.529 ns) + CELL(0.666 ns) 6.381 ns ripple_counter_16_with_input:inst7\|inst2~_emulated 3 REG LCFF_X24_Y7_N1 1 " "Info: 3: + IC(2.529 ns) + CELL(0.666 ns) = 6.381 ns; Loc. = LCFF_X24_Y7_N1; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst2~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.195 ns" { ripple_counter_16_with_input:inst7|inst~head_lut ripple_counter_16_with_input:inst7|inst2~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.176 ns ( 34.10 % ) " "Info: Total cell delay = 2.176 ns ( 34.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.205 ns ( 65.90 % ) " "Info: Total interconnect delay = 4.205 ns ( 65.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.381 ns" { D4 ripple_counter_16_with_input:inst7|inst~head_lut ripple_counter_16_with_input:inst7|inst2~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.381 ns" { D4 {} D4~combout {} ripple_counter_16_with_input:inst7|inst~head_lut {} ripple_counter_16_with_input:inst7|inst2~_emulated {} } { 0.000ns 0.000ns 1.676ns 2.529ns } { 0.000ns 1.140ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.381 ns" { D4 ripple_counter_16_with_input:inst7|inst~head_lut ripple_counter_16_with_input:inst7|inst2~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.381 ns" { D4 {} D4~combout {} ripple_counter_16_with_input:inst7|inst~head_lut {} ripple_counter_16_with_input:inst7|inst2~_emulated {} } { 0.000ns 0.000ns 1.676ns 2.529ns } { 0.000ns 1.140ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.739 ns" { ripple_counter_16_with_input:inst7|inst2~_emulated ripple_counter_16_with_input:inst7|inst2~head_lut ripple_counter_16_with_input:inst7|inst2~data_lut ripple_counter_16_with_input:inst7|inst2~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.739 ns" { ripple_counter_16_with_input:inst7|inst2~_emulated {} ripple_counter_16_with_input:inst7|inst2~head_lut {} ripple_counter_16_with_input:inst7|inst2~data_lut {} ripple_counter_16_with_input:inst7|inst2~_emulated {} } { 0.000ns 1.138ns 1.081ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.381 ns" { D4 ripple_counter_16_with_input:inst7|inst~head_lut ripple_counter_16_with_input:inst7|inst2~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.381 ns" { D4 {} D4~combout {} ripple_counter_16_with_input:inst7|inst~head_lut {} ripple_counter_16_with_input:inst7|inst2~_emulated {} } { 0.000ns 0.000ns 1.676ns 2.529ns } { 0.000ns 1.140ns 0.370ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "D5 register register ripple_counter_16_with_input:inst7\|inst3~_emulated ripple_counter_16_with_input:inst7\|inst3~_emulated 340.02 MHz Internal " "Info: Clock \"D5\" Internal fmax is restricted to 340.02 MHz between source register \"ripple_counter_16_with_input:inst7\|inst3~_emulated\" and destination register \"ripple_counter_16_with_input:inst7\|inst3~_emulated\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.353 ns + Longest register register " "Info: + Longest register to register delay is 1.353 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ripple_counter_16_with_input:inst7\|inst3~_emulated 1 REG LCFF_X24_Y9_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y9_N27; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst3~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_16_with_input:inst7|inst3~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.206 ns) 0.656 ns ripple_counter_16_with_input:inst7\|inst3~head_lut 2 COMB LCCOMB_X24_Y9_N12 3 " "Info: 2: + IC(0.450 ns) + CELL(0.206 ns) = 0.656 ns; Loc. = LCCOMB_X24_Y9_N12; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst7\|inst3~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.656 ns" { ripple_counter_16_with_input:inst7|inst3~_emulated ripple_counter_16_with_input:inst7|inst3~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.206 ns) 1.245 ns ripple_counter_16_with_input:inst7\|inst3~data_lut 3 COMB LCCOMB_X24_Y9_N26 1 " "Info: 3: + IC(0.383 ns) + CELL(0.206 ns) = 1.245 ns; Loc. = LCCOMB_X24_Y9_N26; Fanout = 1; COMB Node = 'ripple_counter_16_with_input:inst7\|inst3~data_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.589 ns" { ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst3~data_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.353 ns ripple_counter_16_with_input:inst7\|inst3~_emulated 4 REG LCFF_X24_Y9_N27 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.353 ns; Loc. = LCFF_X24_Y9_N27; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst3~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_16_with_input:inst7|inst3~data_lut ripple_counter_16_with_input:inst7|inst3~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 38.43 % ) " "Info: Total cell delay = 0.520 ns ( 38.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.833 ns ( 61.57 % ) " "Info: Total interconnect delay = 0.833 ns ( 61.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.353 ns" { ripple_counter_16_with_input:inst7|inst3~_emulated ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst3~data_lut ripple_counter_16_with_input:inst7|inst3~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.353 ns" { ripple_counter_16_with_input:inst7|inst3~_emulated {} ripple_counter_16_with_input:inst7|inst3~head_lut {} ripple_counter_16_with_input:inst7|inst3~data_lut {} ripple_counter_16_with_input:inst7|inst3~_emulated {} } { 0.000ns 0.450ns 0.383ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "D5 destination 4.267 ns + Shortest register " "Info: + Shortest clock path from clock \"D5\" to destination register is 4.267 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns D5 1 CLK PIN_24 3 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 3; CLK Node = 'D5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D5 } "NODE_NAME" } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 16 0 168 32 "D5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.487 ns) + CELL(0.651 ns) 3.268 ns ripple_counter_16_with_input:inst7\|inst2~head_lut 2 COMB LCCOMB_X24_Y9_N8 3 " "Info: 2: + IC(1.487 ns) + CELL(0.651 ns) = 3.268 ns; Loc. = LCCOMB_X24_Y9_N8; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst7\|inst2~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.138 ns" { D5 ripple_counter_16_with_input:inst7|inst2~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.666 ns) 4.267 ns ripple_counter_16_with_input:inst7\|inst3~_emulated 3 REG LCFF_X24_Y9_N27 1 " "Info: 3: + IC(0.333 ns) + CELL(0.666 ns) = 4.267 ns; Loc. = LCFF_X24_Y9_N27; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst3~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { ripple_counter_16_with_input:inst7|inst2~head_lut ripple_counter_16_with_input:inst7|inst3~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.447 ns ( 57.35 % ) " "Info: Total cell delay = 2.447 ns ( 57.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.820 ns ( 42.65 % ) " "Info: Total interconnect delay = 1.820 ns ( 42.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.267 ns" { D5 ripple_counter_16_with_input:inst7|inst2~head_lut ripple_counter_16_with_input:inst7|inst3~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.267 ns" { D5 {} D5~combout {} ripple_counter_16_with_input:inst7|inst2~head_lut {} ripple_counter_16_with_input:inst7|inst3~_emulated {} } { 0.000ns 0.000ns 1.487ns 0.333ns } { 0.000ns 1.130ns 0.651ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "D5 source 4.267 ns - Longest register " "Info: - Longest clock path from clock \"D5\" to source register is 4.267 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns D5 1 CLK PIN_24 3 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 3; CLK Node = 'D5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D5 } "NODE_NAME" } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 16 0 168 32 "D5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.487 ns) + CELL(0.651 ns) 3.268 ns ripple_counter_16_with_input:inst7\|inst2~head_lut 2 COMB LCCOMB_X24_Y9_N8 3 " "Info: 2: + IC(1.487 ns) + CELL(0.651 ns) = 3.268 ns; Loc. = LCCOMB_X24_Y9_N8; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst7\|inst2~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.138 ns" { D5 ripple_counter_16_with_input:inst7|inst2~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.666 ns) 4.267 ns ripple_counter_16_with_input:inst7\|inst3~_emulated 3 REG LCFF_X24_Y9_N27 1 " "Info: 3: + IC(0.333 ns) + CELL(0.666 ns) = 4.267 ns; Loc. = LCFF_X24_Y9_N27; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst3~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { ripple_counter_16_with_input:inst7|inst2~head_lut ripple_counter_16_with_input:inst7|inst3~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.447 ns ( 57.35 % ) " "Info: Total cell delay = 2.447 ns ( 57.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.820 ns ( 42.65 % ) " "Info: Total interconnect delay = 1.820 ns ( 42.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.267 ns" { D5 ripple_counter_16_with_input:inst7|inst2~head_lut ripple_counter_16_with_input:inst7|inst3~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.267 ns" { D5 {} D5~combout {} ripple_counter_16_with_input:inst7|inst2~head_lut {} ripple_counter_16_with_input:inst7|inst3~_emulated {} } { 0.000ns 0.000ns 1.487ns 0.333ns } { 0.000ns 1.130ns 0.651ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.267 ns" { D5 ripple_counter_16_with_input:inst7|inst2~head_lut ripple_counter_16_with_input:inst7|inst3~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.267 ns" { D5 {} D5~combout {} ripple_counter_16_with_input:inst7|inst2~head_lut {} ripple_counter_16_with_input:inst7|inst3~_emulated {} } { 0.000ns 0.000ns 1.487ns 0.333ns } { 0.000ns 1.130ns 0.651ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.353 ns" { ripple_counter_16_with_input:inst7|inst3~_emulated ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst3~data_lut ripple_counter_16_with_input:inst7|inst3~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.353 ns" { ripple_counter_16_with_input:inst7|inst3~_emulated {} ripple_counter_16_with_input:inst7|inst3~head_lut {} ripple_counter_16_with_input:inst7|inst3~data_lut {} ripple_counter_16_with_input:inst7|inst3~_emulated {} } { 0.000ns 0.450ns 0.383ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.267 ns" { D5 ripple_counter_16_with_input:inst7|inst2~head_lut ripple_counter_16_with_input:inst7|inst3~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.267 ns" { D5 {} D5~combout {} ripple_counter_16_with_input:inst7|inst2~head_lut {} ripple_counter_16_with_input:inst7|inst3~_emulated {} } { 0.000ns 0.000ns 1.487ns 0.333ns } { 0.000ns 1.130ns 0.651ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_16_with_input:inst7|inst3~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { ripple_counter_16_with_input:inst7|inst3~_emulated {} } {  } {  } "" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "D6 register register ripple_counter_16_with_input:inst7\|inst10~_emulated ripple_counter_16_with_input:inst7\|inst10~_emulated 340.02 MHz Internal " "Info: Clock \"D6\" Internal fmax is restricted to 340.02 MHz between source register \"ripple_counter_16_with_input:inst7\|inst10~_emulated\" and destination register \"ripple_counter_16_with_input:inst7\|inst10~_emulated\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.352 ns + Longest register register " "Info: + Longest register to register delay is 1.352 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ripple_counter_16_with_input:inst7\|inst10~_emulated 1 REG LCFF_X24_Y9_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y9_N23; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.425 ns) + CELL(0.206 ns) 0.631 ns ripple_counter_16_with_input:inst7\|inst10~head_lut 2 COMB LCCOMB_X24_Y9_N0 2 " "Info: 2: + IC(0.425 ns) + CELL(0.206 ns) = 0.631 ns; Loc. = LCCOMB_X24_Y9_N0; Fanout = 2; COMB Node = 'ripple_counter_16_with_input:inst7\|inst10~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.631 ns" { ripple_counter_16_with_input:inst7|inst10~_emulated ripple_counter_16_with_input:inst7|inst10~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.407 ns) + CELL(0.206 ns) 1.244 ns ripple_counter_16_with_input:inst7\|inst10~data_lut 3 COMB LCCOMB_X24_Y9_N22 1 " "Info: 3: + IC(0.407 ns) + CELL(0.206 ns) = 1.244 ns; Loc. = LCCOMB_X24_Y9_N22; Fanout = 1; COMB Node = 'ripple_counter_16_with_input:inst7\|inst10~data_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.613 ns" { ripple_counter_16_with_input:inst7|inst10~head_lut ripple_counter_16_with_input:inst7|inst10~data_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.352 ns ripple_counter_16_with_input:inst7\|inst10~_emulated 4 REG LCFF_X24_Y9_N23 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.352 ns; Loc. = LCFF_X24_Y9_N23; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_16_with_input:inst7|inst10~data_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 38.46 % ) " "Info: Total cell delay = 0.520 ns ( 38.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.832 ns ( 61.54 % ) " "Info: Total interconnect delay = 0.832 ns ( 61.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.352 ns" { ripple_counter_16_with_input:inst7|inst10~_emulated ripple_counter_16_with_input:inst7|inst10~head_lut ripple_counter_16_with_input:inst7|inst10~data_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.352 ns" { ripple_counter_16_with_input:inst7|inst10~_emulated {} ripple_counter_16_with_input:inst7|inst10~head_lut {} ripple_counter_16_with_input:inst7|inst10~data_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.425ns 0.407ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "D6 destination 4.035 ns + Shortest register " "Info: + Shortest clock path from clock \"D6\" to destination register is 4.035 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns D6 1 CLK PIN_27 3 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_27; Fanout = 3; CLK Node = 'D6'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D6 } "NODE_NAME" } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 0 0 168 16 "D6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.526 ns) + CELL(0.370 ns) 3.026 ns ripple_counter_16_with_input:inst7\|inst3~head_lut 2 COMB LCCOMB_X24_Y9_N12 3 " "Info: 2: + IC(1.526 ns) + CELL(0.370 ns) = 3.026 ns; Loc. = LCCOMB_X24_Y9_N12; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst7\|inst3~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.896 ns" { D6 ripple_counter_16_with_input:inst7|inst3~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.666 ns) 4.035 ns ripple_counter_16_with_input:inst7\|inst10~_emulated 3 REG LCFF_X24_Y9_N23 1 " "Info: 3: + IC(0.343 ns) + CELL(0.666 ns) = 4.035 ns; Loc. = LCFF_X24_Y9_N23; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.166 ns ( 53.68 % ) " "Info: Total cell delay = 2.166 ns ( 53.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.869 ns ( 46.32 % ) " "Info: Total interconnect delay = 1.869 ns ( 46.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.035 ns" { D6 ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.035 ns" { D6 {} D6~combout {} ripple_counter_16_with_input:inst7|inst3~head_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.000ns 1.526ns 0.343ns } { 0.000ns 1.130ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "D6 source 4.035 ns - Longest register " "Info: - Longest clock path from clock \"D6\" to source register is 4.035 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns D6 1 CLK PIN_27 3 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_27; Fanout = 3; CLK Node = 'D6'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D6 } "NODE_NAME" } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 0 0 168 16 "D6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.526 ns) + CELL(0.370 ns) 3.026 ns ripple_counter_16_with_input:inst7\|inst3~head_lut 2 COMB LCCOMB_X24_Y9_N12 3 " "Info: 2: + IC(1.526 ns) + CELL(0.370 ns) = 3.026 ns; Loc. = LCCOMB_X24_Y9_N12; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst7\|inst3~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.896 ns" { D6 ripple_counter_16_with_input:inst7|inst3~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.666 ns) 4.035 ns ripple_counter_16_with_input:inst7\|inst10~_emulated 3 REG LCFF_X24_Y9_N23 1 " "Info: 3: + IC(0.343 ns) + CELL(0.666 ns) = 4.035 ns; Loc. = LCFF_X24_Y9_N23; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.166 ns ( 53.68 % ) " "Info: Total cell delay = 2.166 ns ( 53.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.869 ns ( 46.32 % ) " "Info: Total interconnect delay = 1.869 ns ( 46.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.035 ns" { D6 ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.035 ns" { D6 {} D6~combout {} ripple_counter_16_with_input:inst7|inst3~head_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.000ns 1.526ns 0.343ns } { 0.000ns 1.130ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.035 ns" { D6 ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.035 ns" { D6 {} D6~combout {} ripple_counter_16_with_input:inst7|inst3~head_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.000ns 1.526ns 0.343ns } { 0.000ns 1.130ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.352 ns" { ripple_counter_16_with_input:inst7|inst10~_emulated ripple_counter_16_with_input:inst7|inst10~head_lut ripple_counter_16_with_input:inst7|inst10~data_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.352 ns" { ripple_counter_16_with_input:inst7|inst10~_emulated {} ripple_counter_16_with_input:inst7|inst10~head_lut {} ripple_counter_16_with_input:inst7|inst10~data_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.425ns 0.407ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.035 ns" { D6 ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.035 ns" { D6 {} D6~combout {} ripple_counter_16_with_input:inst7|inst3~head_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.000ns 1.526ns 0.343ns } { 0.000ns 1.130ns 0.370ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { ripple_counter_16_with_input:inst7|inst10~_emulated {} } {  } {  } "" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLR 6 " "Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock \"CLR\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "ripple_counter_16_with_input:inst7\|inst10~_emulated ripple_counter_16_with_input:inst7\|inst10~_emulated CLR 19.787 ns " "Info: Found hold time violation between source  pin or register \"ripple_counter_16_with_input:inst7\|inst10~_emulated\" and destination pin or register \"ripple_counter_16_with_input:inst7\|inst10~_emulated\" for clock \"CLR\" (Hold time is 19.787 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "21.137 ns + Largest " "Info: + Largest clock skew is 21.137 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR destination 26.129 ns + Longest register " "Info: + Longest clock path from clock \"CLR\" to destination register is 26.129 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns CLR 1 CLK PIN_147 24 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_147; Fanout = 24; CLK Node = 'CLR'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 272 48 216 288 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.623 ns) + CELL(0.650 ns) 4.278 ns ripple_counter_16_with_input:inst\|inst~head_lut 2 COMB LCCOMB_X4_Y14_N10 3 " "Info: 2: + IC(2.623 ns) + CELL(0.650 ns) = 4.278 ns; Loc. = LCCOMB_X4_Y14_N10; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.273 ns" { CLR ripple_counter_16_with_input:inst|inst~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.970 ns) 5.596 ns ripple_counter_16_with_input:inst\|inst2~_emulated 3 REG LCFF_X4_Y14_N29 1 " "Info: 3: + IC(0.348 ns) + CELL(0.970 ns) = 5.596 ns; Loc. = LCFF_X4_Y14_N29; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst2~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { ripple_counter_16_with_input:inst|inst~head_lut ripple_counter_16_with_input:inst|inst2~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.206 ns) 6.236 ns ripple_counter_16_with_input:inst\|inst2~head_lut 4 COMB LCCOMB_X4_Y14_N22 3 " "Info: 4: + IC(0.434 ns) + CELL(0.206 ns) = 6.236 ns; Loc. = LCCOMB_X4_Y14_N22; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst2~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.640 ns" { ripple_counter_16_with_input:inst|inst2~_emulated ripple_counter_16_with_input:inst|inst2~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.970 ns) 7.838 ns ripple_counter_16_with_input:inst\|inst3~_emulated 5 REG LCFF_X5_Y14_N25 1 " "Info: 5: + IC(0.632 ns) + CELL(0.970 ns) = 7.838 ns; Loc. = LCFF_X5_Y14_N25; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst3~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.602 ns" { ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.206 ns) 8.774 ns ripple_counter_16_with_input:inst\|inst3~head_lut 6 COMB LCCOMB_X4_Y14_N24 3 " "Info: 6: + IC(0.730 ns) + CELL(0.206 ns) = 8.774 ns; Loc. = LCCOMB_X4_Y14_N24; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst3~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.699 ns) + CELL(0.970 ns) 11.443 ns ripple_counter_16_with_input:inst\|inst10~_emulated 7 REG LCFF_X15_Y14_N9 1 " "Info: 7: + IC(1.699 ns) + CELL(0.970 ns) = 11.443 ns; Loc. = LCFF_X15_Y14_N9; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.826 ns) + CELL(0.370 ns) 13.639 ns ripple_counter_16_with_input:inst\|inst10~head_lut 8 COMB LCCOMB_X4_Y14_N18 3 " "Info: 8: + IC(1.826 ns) + CELL(0.370 ns) = 13.639 ns; Loc. = LCCOMB_X4_Y14_N18; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst10~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.196 ns" { ripple_counter_16_with_input:inst|inst10~_emulated ripple_counter_16_with_input:inst|inst10~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.706 ns) + CELL(0.970 ns) 16.315 ns ripple_counter_16_with_input:inst7\|inst~_emulated 9 REG LCFF_X15_Y14_N19 1 " "Info: 9: + IC(1.706 ns) + CELL(0.970 ns) = 16.315 ns; Loc. = LCFF_X15_Y14_N19; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst7|inst~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.797 ns) + CELL(0.206 ns) 18.318 ns ripple_counter_16_with_input:inst7\|inst~head_lut 10 COMB LCCOMB_X4_Y14_N20 3 " "Info: 10: + IC(1.797 ns) + CELL(0.206 ns) = 18.318 ns; Loc. = LCCOMB_X4_Y14_N20; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst7\|inst~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.003 ns" { ripple_counter_16_with_input:inst7|inst~_emulated ripple_counter_16_with_input:inst7|inst~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.529 ns) + CELL(0.970 ns) 21.817 ns ripple_counter_16_with_input:inst7\|inst2~_emulated 11 REG LCFF_X24_Y7_N1 1 " "Info: 11: + IC(2.529 ns) + CELL(0.970 ns) = 21.817 ns; Loc. = LCFF_X24_Y7_N1; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst2~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.499 ns" { ripple_counter_16_with_input:inst7|inst~head_lut ripple_counter_16_with_input:inst7|inst2~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.138 ns) + CELL(0.206 ns) 23.161 ns ripple_counter_16_with_input:inst7\|inst2~head_lut 12 COMB LCCOMB_X24_Y9_N8 3 " "Info: 12: + IC(1.138 ns) + CELL(0.206 ns) = 23.161 ns; Loc. = LCCOMB_X24_Y9_N8; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst7\|inst2~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.344 ns" { ripple_counter_16_with_input:inst7|inst2~_emulated ripple_counter_16_with_input:inst7|inst2~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.970 ns) 24.464 ns ripple_counter_16_with_input:inst7\|inst3~_emulated 13 REG LCFF_X24_Y9_N27 1 " "Info: 13: + IC(0.333 ns) + CELL(0.970 ns) = 24.464 ns; Loc. = LCFF_X24_Y9_N27; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst3~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { ripple_counter_16_with_input:inst7|inst2~head_lut ripple_counter_16_with_input:inst7|inst3~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.206 ns) 25.120 ns ripple_counter_16_with_input:inst7\|inst3~head_lut 14 COMB LCCOMB_X24_Y9_N12 3 " "Info: 14: + IC(0.450 ns) + CELL(0.206 ns) = 25.120 ns; Loc. = LCCOMB_X24_Y9_N12; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst7\|inst3~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.656 ns" { ripple_counter_16_with_input:inst7|inst3~_emulated ripple_counter_16_with_input:inst7|inst3~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.666 ns) 26.129 ns ripple_counter_16_with_input:inst7\|inst10~_emulated 15 REG LCFF_X24_Y9_N23 1 " "Info: 15: + IC(0.343 ns) + CELL(0.666 ns) = 26.129 ns; Loc. = LCFF_X24_Y9_N23; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.541 ns ( 36.51 % ) " "Info: Total cell delay = 9.541 ns ( 36.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "16.588 ns ( 63.49 % ) " "Info: Total interconnect delay = 16.588 ns ( 63.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "26.129 ns" { CLR ripple_counter_16_with_input:inst|inst~head_lut ripple_counter_16_with_input:inst|inst2~_emulated ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst7|inst~_emulated ripple_counter_16_with_input:inst7|inst~head_lut ripple_counter_16_with_input:inst7|inst2~_emulated ripple_counter_16_with_input:inst7|inst2~head_lut ripple_counter_16_with_input:inst7|inst3~_emulated ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "26.129 ns" { CLR {} CLR~combout {} ripple_counter_16_with_input:inst|inst~head_lut {} ripple_counter_16_with_input:inst|inst2~_emulated {} ripple_counter_16_with_input:inst|inst2~head_lut {} ripple_counter_16_with_input:inst|inst3~_emulated {} ripple_counter_16_with_input:inst|inst3~head_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} ripple_counter_16_with_input:inst|inst10~head_lut {} ripple_counter_16_with_input:inst7|inst~_emulated {} ripple_counter_16_with_input:inst7|inst~head_lut {} ripple_counter_16_with_input:inst7|inst2~_emulated {} ripple_counter_16_with_input:inst7|inst2~head_lut {} ripple_counter_16_with_input:inst7|inst3~_emulated {} ripple_counter_16_with_input:inst7|inst3~head_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.000ns 2.623ns 0.348ns 0.434ns 0.632ns 0.730ns 1.699ns 1.826ns 1.706ns 1.797ns 2.529ns 1.138ns 0.333ns 0.450ns 0.343ns } { 0.000ns 1.005ns 0.650ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR source 4.992 ns - Shortest register " "Info: - Shortest clock path from clock \"CLR\" to source register is 4.992 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns CLR 1 CLK PIN_147 24 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_147; Fanout = 24; CLK Node = 'CLR'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 272 48 216 288 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.363 ns) + CELL(0.615 ns) 3.983 ns ripple_counter_16_with_input:inst7\|inst3~head_lut 2 COMB LCCOMB_X24_Y9_N12 3 " "Info: 2: + IC(2.363 ns) + CELL(0.615 ns) = 3.983 ns; Loc. = LCCOMB_X24_Y9_N12; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst7\|inst3~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.978 ns" { CLR ripple_counter_16_with_input:inst7|inst3~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.666 ns) 4.992 ns ripple_counter_16_with_input:inst7\|inst10~_emulated 3 REG LCFF_X24_Y9_N23 1 " "Info: 3: + IC(0.343 ns) + CELL(0.666 ns) = 4.992 ns; Loc. = LCFF_X24_Y9_N23; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.286 ns ( 45.79 % ) " "Info: Total cell delay = 2.286 ns ( 45.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.706 ns ( 54.21 % ) " "Info: Total interconnect delay = 2.706 ns ( 54.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.992 ns" { CLR ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.992 ns" { CLR {} CLR~combout {} ripple_counter_16_with_input:inst7|inst3~head_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.000ns 2.363ns 0.343ns } { 0.000ns 1.005ns 0.615ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "26.129 ns" { CLR ripple_counter_16_with_input:inst|inst~head_lut ripple_counter_16_with_input:inst|inst2~_emulated ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst7|inst~_emulated ripple_counter_16_with_input:inst7|inst~head_lut ripple_counter_16_with_input:inst7|inst2~_emulated ripple_counter_16_with_input:inst7|inst2~head_lut ripple_counter_16_with_input:inst7|inst3~_emulated ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "26.129 ns" { CLR {} CLR~combout {} ripple_counter_16_with_input:inst|inst~head_lut {} ripple_counter_16_with_input:inst|inst2~_emulated {} ripple_counter_16_with_input:inst|inst2~head_lut {} ripple_counter_16_with_input:inst|inst3~_emulated {} ripple_counter_16_with_input:inst|inst3~head_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} ripple_counter_16_with_input:inst|inst10~head_lut {} ripple_counter_16_with_input:inst7|inst~_emulated {} ripple_counter_16_with_input:inst7|inst~head_lut {} ripple_counter_16_with_input:inst7|inst2~_emulated {} ripple_counter_16_with_input:inst7|inst2~head_lut {} ripple_counter_16_with_input:inst7|inst3~_emulated {} ripple_counter_16_with_input:inst7|inst3~head_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.000ns 2.623ns 0.348ns 0.434ns 0.632ns 0.730ns 1.699ns 1.826ns 1.706ns 1.797ns 2.529ns 1.138ns 0.333ns 0.450ns 0.343ns } { 0.000ns 1.005ns 0.650ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.992 ns" { CLR ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.992 ns" { CLR {} CLR~combout {} ripple_counter_16_with_input:inst7|inst3~head_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.000ns 2.363ns 0.343ns } { 0.000ns 1.005ns 0.615ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.352 ns - Shortest register register " "Info: - Shortest register to register delay is 1.352 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ripple_counter_16_with_input:inst7\|inst10~_emulated 1 REG LCFF_X24_Y9_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y9_N23; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.425 ns) + CELL(0.206 ns) 0.631 ns ripple_counter_16_with_input:inst7\|inst10~head_lut 2 COMB LCCOMB_X24_Y9_N0 2 " "Info: 2: + IC(0.425 ns) + CELL(0.206 ns) = 0.631 ns; Loc. = LCCOMB_X24_Y9_N0; Fanout = 2; COMB Node = 'ripple_counter_16_with_input:inst7\|inst10~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.631 ns" { ripple_counter_16_with_input:inst7|inst10~_emulated ripple_counter_16_with_input:inst7|inst10~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.407 ns) + CELL(0.206 ns) 1.244 ns ripple_counter_16_with_input:inst7\|inst10~data_lut 3 COMB LCCOMB_X24_Y9_N22 1 " "Info: 3: + IC(0.407 ns) + CELL(0.206 ns) = 1.244 ns; Loc. = LCCOMB_X24_Y9_N22; Fanout = 1; COMB Node = 'ripple_counter_16_with_input:inst7\|inst10~data_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.613 ns" { ripple_counter_16_with_input:inst7|inst10~head_lut ripple_counter_16_with_input:inst7|inst10~data_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.352 ns ripple_counter_16_with_input:inst7\|inst10~_emulated 4 REG LCFF_X24_Y9_N23 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.352 ns; Loc. = LCFF_X24_Y9_N23; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_16_with_input:inst7|inst10~data_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 38.46 % ) " "Info: Total cell delay = 0.520 ns ( 38.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.832 ns ( 61.54 % ) " "Info: Total interconnect delay = 0.832 ns ( 61.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.352 ns" { ripple_counter_16_with_input:inst7|inst10~_emulated ripple_counter_16_with_input:inst7|inst10~head_lut ripple_counter_16_with_input:inst7|inst10~data_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.352 ns" { ripple_counter_16_with_input:inst7|inst10~_emulated {} ripple_counter_16_with_input:inst7|inst10~head_lut {} ripple_counter_16_with_input:inst7|inst10~data_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.425ns 0.407ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "26.129 ns" { CLR ripple_counter_16_with_input:inst|inst~head_lut ripple_counter_16_with_input:inst|inst2~_emulated ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst7|inst~_emulated ripple_counter_16_with_input:inst7|inst~head_lut ripple_counter_16_with_input:inst7|inst2~_emulated ripple_counter_16_with_input:inst7|inst2~head_lut ripple_counter_16_with_input:inst7|inst3~_emulated ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "26.129 ns" { CLR {} CLR~combout {} ripple_counter_16_with_input:inst|inst~head_lut {} ripple_counter_16_with_input:inst|inst2~_emulated {} ripple_counter_16_with_input:inst|inst2~head_lut {} ripple_counter_16_with_input:inst|inst3~_emulated {} ripple_counter_16_with_input:inst|inst3~head_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} ripple_counter_16_with_input:inst|inst10~head_lut {} ripple_counter_16_with_input:inst7|inst~_emulated {} ripple_counter_16_with_input:inst7|inst~head_lut {} ripple_counter_16_with_input:inst7|inst2~_emulated {} ripple_counter_16_with_input:inst7|inst2~head_lut {} ripple_counter_16_with_input:inst7|inst3~_emulated {} ripple_counter_16_with_input:inst7|inst3~head_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.000ns 2.623ns 0.348ns 0.434ns 0.632ns 0.730ns 1.699ns 1.826ns 1.706ns 1.797ns 2.529ns 1.138ns 0.333ns 0.450ns 0.343ns } { 0.000ns 1.005ns 0.650ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.992 ns" { CLR ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.992 ns" { CLR {} CLR~combout {} ripple_counter_16_with_input:inst7|inst3~head_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.000ns 2.363ns 0.343ns } { 0.000ns 1.005ns 0.615ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.352 ns" { ripple_counter_16_with_input:inst7|inst10~_emulated ripple_counter_16_with_input:inst7|inst10~head_lut ripple_counter_16_with_input:inst7|inst10~data_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.352 ns" { ripple_counter_16_with_input:inst7|inst10~_emulated {} ripple_counter_16_with_input:inst7|inst10~head_lut {} ripple_counter_16_with_input:inst7|inst10~data_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.425ns 0.407ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "ripple_counter_16_with_input:inst7\|inst10~_emulated CLR D6 5.081 ns register " "Info: tsu for register \"ripple_counter_16_with_input:inst7\|inst10~_emulated\" (data pin = \"CLR\", clock pin = \"D6\") is 5.081 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.156 ns + Longest pin register " "Info: + Longest pin to register delay is 9.156 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns CLR 1 CLK PIN_147 24 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_147; Fanout = 24; CLK Node = 'CLR'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 272 48 216 288 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.060 ns) + CELL(0.370 ns) 8.435 ns ripple_counter_16_with_input:inst7\|inst10~head_lut 2 COMB LCCOMB_X24_Y9_N0 2 " "Info: 2: + IC(7.060 ns) + CELL(0.370 ns) = 8.435 ns; Loc. = LCCOMB_X24_Y9_N0; Fanout = 2; COMB Node = 'ripple_counter_16_with_input:inst7\|inst10~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.430 ns" { CLR ripple_counter_16_with_input:inst7|inst10~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.407 ns) + CELL(0.206 ns) 9.048 ns ripple_counter_16_with_input:inst7\|inst10~data_lut 3 COMB LCCOMB_X24_Y9_N22 1 " "Info: 3: + IC(0.407 ns) + CELL(0.206 ns) = 9.048 ns; Loc. = LCCOMB_X24_Y9_N22; Fanout = 1; COMB Node = 'ripple_counter_16_with_input:inst7\|inst10~data_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.613 ns" { ripple_counter_16_with_input:inst7|inst10~head_lut ripple_counter_16_with_input:inst7|inst10~data_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.156 ns ripple_counter_16_with_input:inst7\|inst10~_emulated 4 REG LCFF_X24_Y9_N23 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 9.156 ns; Loc. = LCFF_X24_Y9_N23; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_16_with_input:inst7|inst10~data_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.689 ns ( 18.45 % ) " "Info: Total cell delay = 1.689 ns ( 18.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.467 ns ( 81.55 % ) " "Info: Total interconnect delay = 7.467 ns ( 81.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.156 ns" { CLR ripple_counter_16_with_input:inst7|inst10~head_lut ripple_counter_16_with_input:inst7|inst10~data_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.156 ns" { CLR {} CLR~combout {} ripple_counter_16_with_input:inst7|inst10~head_lut {} ripple_counter_16_with_input:inst7|inst10~data_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.000ns 7.060ns 0.407ns 0.000ns } { 0.000ns 1.005ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "D6 destination 4.035 ns - Shortest register " "Info: - Shortest clock path from clock \"D6\" to destination register is 4.035 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns D6 1 CLK PIN_27 3 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_27; Fanout = 3; CLK Node = 'D6'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D6 } "NODE_NAME" } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 0 0 168 16 "D6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.526 ns) + CELL(0.370 ns) 3.026 ns ripple_counter_16_with_input:inst7\|inst3~head_lut 2 COMB LCCOMB_X24_Y9_N12 3 " "Info: 2: + IC(1.526 ns) + CELL(0.370 ns) = 3.026 ns; Loc. = LCCOMB_X24_Y9_N12; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst7\|inst3~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.896 ns" { D6 ripple_counter_16_with_input:inst7|inst3~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.666 ns) 4.035 ns ripple_counter_16_with_input:inst7\|inst10~_emulated 3 REG LCFF_X24_Y9_N23 1 " "Info: 3: + IC(0.343 ns) + CELL(0.666 ns) = 4.035 ns; Loc. = LCFF_X24_Y9_N23; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.166 ns ( 53.68 % ) " "Info: Total cell delay = 2.166 ns ( 53.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.869 ns ( 46.32 % ) " "Info: Total interconnect delay = 1.869 ns ( 46.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.035 ns" { D6 ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.035 ns" { D6 {} D6~combout {} ripple_counter_16_with_input:inst7|inst3~head_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.000ns 1.526ns 0.343ns } { 0.000ns 1.130ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.156 ns" { CLR ripple_counter_16_with_input:inst7|inst10~head_lut ripple_counter_16_with_input:inst7|inst10~data_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.156 ns" { CLR {} CLR~combout {} ripple_counter_16_with_input:inst7|inst10~head_lut {} ripple_counter_16_with_input:inst7|inst10~data_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.000ns 7.060ns 0.407ns 0.000ns } { 0.000ns 1.005ns 0.370ns 0.206ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.035 ns" { D6 ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.035 ns" { D6 {} D6~combout {} ripple_counter_16_with_input:inst7|inst3~head_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.000ns 1.526ns 0.343ns } { 0.000ns 1.130ns 0.370ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLR Q7 ripple_counter_16_with_input:inst7\|inst10~_emulated 33.358 ns register " "Info: tco from clock \"CLR\" to destination pin \"Q7\" through register \"ripple_counter_16_with_input:inst7\|inst10~_emulated\" is 33.358 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR source 26.129 ns + Longest register " "Info: + Longest clock path from clock \"CLR\" to source register is 26.129 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns CLR 1 CLK PIN_147 24 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_147; Fanout = 24; CLK Node = 'CLR'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 272 48 216 288 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.623 ns) + CELL(0.650 ns) 4.278 ns ripple_counter_16_with_input:inst\|inst~head_lut 2 COMB LCCOMB_X4_Y14_N10 3 " "Info: 2: + IC(2.623 ns) + CELL(0.650 ns) = 4.278 ns; Loc. = LCCOMB_X4_Y14_N10; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.273 ns" { CLR ripple_counter_16_with_input:inst|inst~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.970 ns) 5.596 ns ripple_counter_16_with_input:inst\|inst2~_emulated 3 REG LCFF_X4_Y14_N29 1 " "Info: 3: + IC(0.348 ns) + CELL(0.970 ns) = 5.596 ns; Loc. = LCFF_X4_Y14_N29; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst2~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { ripple_counter_16_with_input:inst|inst~head_lut ripple_counter_16_with_input:inst|inst2~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.206 ns) 6.236 ns ripple_counter_16_with_input:inst\|inst2~head_lut 4 COMB LCCOMB_X4_Y14_N22 3 " "Info: 4: + IC(0.434 ns) + CELL(0.206 ns) = 6.236 ns; Loc. = LCCOMB_X4_Y14_N22; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst2~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.640 ns" { ripple_counter_16_with_input:inst|inst2~_emulated ripple_counter_16_with_input:inst|inst2~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.970 ns) 7.838 ns ripple_counter_16_with_input:inst\|inst3~_emulated 5 REG LCFF_X5_Y14_N25 1 " "Info: 5: + IC(0.632 ns) + CELL(0.970 ns) = 7.838 ns; Loc. = LCFF_X5_Y14_N25; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst3~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.602 ns" { ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.206 ns) 8.774 ns ripple_counter_16_with_input:inst\|inst3~head_lut 6 COMB LCCOMB_X4_Y14_N24 3 " "Info: 6: + IC(0.730 ns) + CELL(0.206 ns) = 8.774 ns; Loc. = LCCOMB_X4_Y14_N24; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst3~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.699 ns) + CELL(0.970 ns) 11.443 ns ripple_counter_16_with_input:inst\|inst10~_emulated 7 REG LCFF_X15_Y14_N9 1 " "Info: 7: + IC(1.699 ns) + CELL(0.970 ns) = 11.443 ns; Loc. = LCFF_X15_Y14_N9; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.826 ns) + CELL(0.370 ns) 13.639 ns ripple_counter_16_with_input:inst\|inst10~head_lut 8 COMB LCCOMB_X4_Y14_N18 3 " "Info: 8: + IC(1.826 ns) + CELL(0.370 ns) = 13.639 ns; Loc. = LCCOMB_X4_Y14_N18; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst10~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.196 ns" { ripple_counter_16_with_input:inst|inst10~_emulated ripple_counter_16_with_input:inst|inst10~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.706 ns) + CELL(0.970 ns) 16.315 ns ripple_counter_16_with_input:inst7\|inst~_emulated 9 REG LCFF_X15_Y14_N19 1 " "Info: 9: + IC(1.706 ns) + CELL(0.970 ns) = 16.315 ns; Loc. = LCFF_X15_Y14_N19; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst7|inst~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.797 ns) + CELL(0.206 ns) 18.318 ns ripple_counter_16_with_input:inst7\|inst~head_lut 10 COMB LCCOMB_X4_Y14_N20 3 " "Info: 10: + IC(1.797 ns) + CELL(0.206 ns) = 18.318 ns; Loc. = LCCOMB_X4_Y14_N20; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst7\|inst~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.003 ns" { ripple_counter_16_with_input:inst7|inst~_emulated ripple_counter_16_with_input:inst7|inst~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.529 ns) + CELL(0.970 ns) 21.817 ns ripple_counter_16_with_input:inst7\|inst2~_emulated 11 REG LCFF_X24_Y7_N1 1 " "Info: 11: + IC(2.529 ns) + CELL(0.970 ns) = 21.817 ns; Loc. = LCFF_X24_Y7_N1; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst2~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.499 ns" { ripple_counter_16_with_input:inst7|inst~head_lut ripple_counter_16_with_input:inst7|inst2~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.138 ns) + CELL(0.206 ns) 23.161 ns ripple_counter_16_with_input:inst7\|inst2~head_lut 12 COMB LCCOMB_X24_Y9_N8 3 " "Info: 12: + IC(1.138 ns) + CELL(0.206 ns) = 23.161 ns; Loc. = LCCOMB_X24_Y9_N8; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst7\|inst2~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.344 ns" { ripple_counter_16_with_input:inst7|inst2~_emulated ripple_counter_16_with_input:inst7|inst2~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.970 ns) 24.464 ns ripple_counter_16_with_input:inst7\|inst3~_emulated 13 REG LCFF_X24_Y9_N27 1 " "Info: 13: + IC(0.333 ns) + CELL(0.970 ns) = 24.464 ns; Loc. = LCFF_X24_Y9_N27; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst3~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { ripple_counter_16_with_input:inst7|inst2~head_lut ripple_counter_16_with_input:inst7|inst3~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.206 ns) 25.120 ns ripple_counter_16_with_input:inst7\|inst3~head_lut 14 COMB LCCOMB_X24_Y9_N12 3 " "Info: 14: + IC(0.450 ns) + CELL(0.206 ns) = 25.120 ns; Loc. = LCCOMB_X24_Y9_N12; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst7\|inst3~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.656 ns" { ripple_counter_16_with_input:inst7|inst3~_emulated ripple_counter_16_with_input:inst7|inst3~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.666 ns) 26.129 ns ripple_counter_16_with_input:inst7\|inst10~_emulated 15 REG LCFF_X24_Y9_N23 1 " "Info: 15: + IC(0.343 ns) + CELL(0.666 ns) = 26.129 ns; Loc. = LCFF_X24_Y9_N23; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.541 ns ( 36.51 % ) " "Info: Total cell delay = 9.541 ns ( 36.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "16.588 ns ( 63.49 % ) " "Info: Total interconnect delay = 16.588 ns ( 63.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "26.129 ns" { CLR ripple_counter_16_with_input:inst|inst~head_lut ripple_counter_16_with_input:inst|inst2~_emulated ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst7|inst~_emulated ripple_counter_16_with_input:inst7|inst~head_lut ripple_counter_16_with_input:inst7|inst2~_emulated ripple_counter_16_with_input:inst7|inst2~head_lut ripple_counter_16_with_input:inst7|inst3~_emulated ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "26.129 ns" { CLR {} CLR~combout {} ripple_counter_16_with_input:inst|inst~head_lut {} ripple_counter_16_with_input:inst|inst2~_emulated {} ripple_counter_16_with_input:inst|inst2~head_lut {} ripple_counter_16_with_input:inst|inst3~_emulated {} ripple_counter_16_with_input:inst|inst3~head_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} ripple_counter_16_with_input:inst|inst10~head_lut {} ripple_counter_16_with_input:inst7|inst~_emulated {} ripple_counter_16_with_input:inst7|inst~head_lut {} ripple_counter_16_with_input:inst7|inst2~_emulated {} ripple_counter_16_with_input:inst7|inst2~head_lut {} ripple_counter_16_with_input:inst7|inst3~_emulated {} ripple_counter_16_with_input:inst7|inst3~head_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.000ns 2.623ns 0.348ns 0.434ns 0.632ns 0.730ns 1.699ns 1.826ns 1.706ns 1.797ns 2.529ns 1.138ns 0.333ns 0.450ns 0.343ns } { 0.000ns 1.005ns 0.650ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.925 ns + Longest register pin " "Info: + Longest register to pin delay is 6.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ripple_counter_16_with_input:inst7\|inst10~_emulated 1 REG LCFF_X24_Y9_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y9_N23; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.425 ns) + CELL(0.206 ns) 0.631 ns ripple_counter_16_with_input:inst7\|inst10~head_lut 2 COMB LCCOMB_X24_Y9_N0 2 " "Info: 2: + IC(0.425 ns) + CELL(0.206 ns) = 0.631 ns; Loc. = LCCOMB_X24_Y9_N0; Fanout = 2; COMB Node = 'ripple_counter_16_with_input:inst7\|inst10~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.631 ns" { ripple_counter_16_with_input:inst7|inst10~_emulated ripple_counter_16_with_input:inst7|inst10~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.198 ns) + CELL(3.096 ns) 6.925 ns Q7 3 PIN PIN_40 0 " "Info: 3: + IC(3.198 ns) + CELL(3.096 ns) = 6.925 ns; Loc. = PIN_40; Fanout = 0; PIN Node = 'Q7'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.294 ns" { ripple_counter_16_with_input:inst7|inst10~head_lut Q7 } "NODE_NAME" } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { -16 448 624 0 "Q7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.302 ns ( 47.68 % ) " "Info: Total cell delay = 3.302 ns ( 47.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.623 ns ( 52.32 % ) " "Info: Total interconnect delay = 3.623 ns ( 52.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.925 ns" { ripple_counter_16_with_input:inst7|inst10~_emulated ripple_counter_16_with_input:inst7|inst10~head_lut Q7 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.925 ns" { ripple_counter_16_with_input:inst7|inst10~_emulated {} ripple_counter_16_with_input:inst7|inst10~head_lut {} Q7 {} } { 0.000ns 0.425ns 3.198ns } { 0.000ns 0.206ns 3.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "26.129 ns" { CLR ripple_counter_16_with_input:inst|inst~head_lut ripple_counter_16_with_input:inst|inst2~_emulated ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst7|inst~_emulated ripple_counter_16_with_input:inst7|inst~head_lut ripple_counter_16_with_input:inst7|inst2~_emulated ripple_counter_16_with_input:inst7|inst2~head_lut ripple_counter_16_with_input:inst7|inst3~_emulated ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "26.129 ns" { CLR {} CLR~combout {} ripple_counter_16_with_input:inst|inst~head_lut {} ripple_counter_16_with_input:inst|inst2~_emulated {} ripple_counter_16_with_input:inst|inst2~head_lut {} ripple_counter_16_with_input:inst|inst3~_emulated {} ripple_counter_16_with_input:inst|inst3~head_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} ripple_counter_16_with_input:inst|inst10~head_lut {} ripple_counter_16_with_input:inst7|inst~_emulated {} ripple_counter_16_with_input:inst7|inst~head_lut {} ripple_counter_16_with_input:inst7|inst2~_emulated {} ripple_counter_16_with_input:inst7|inst2~head_lut {} ripple_counter_16_with_input:inst7|inst3~_emulated {} ripple_counter_16_with_input:inst7|inst3~head_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.000ns 2.623ns 0.348ns 0.434ns 0.632ns 0.730ns 1.699ns 1.826ns 1.706ns 1.797ns 2.529ns 1.138ns 0.333ns 0.450ns 0.343ns } { 0.000ns 1.005ns 0.650ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.925 ns" { ripple_counter_16_with_input:inst7|inst10~_emulated ripple_counter_16_with_input:inst7|inst10~head_lut Q7 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.925 ns" { ripple_counter_16_with_input:inst7|inst10~_emulated {} ripple_counter_16_with_input:inst7|inst10~head_lut {} Q7 {} } { 0.000ns 0.425ns 3.198ns } { 0.000ns 0.206ns 3.096ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "CLR Q7 14.729 ns Longest " "Info: Longest tpd from source pin \"CLR\" to destination pin \"Q7\" is 14.729 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns CLR 1 CLK PIN_147 24 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_147; Fanout = 24; CLK Node = 'CLR'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 272 48 216 288 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.060 ns) + CELL(0.370 ns) 8.435 ns ripple_counter_16_with_input:inst7\|inst10~head_lut 2 COMB LCCOMB_X24_Y9_N0 2 " "Info: 2: + IC(7.060 ns) + CELL(0.370 ns) = 8.435 ns; Loc. = LCCOMB_X24_Y9_N0; Fanout = 2; COMB Node = 'ripple_counter_16_with_input:inst7\|inst10~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.430 ns" { CLR ripple_counter_16_with_input:inst7|inst10~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.198 ns) + CELL(3.096 ns) 14.729 ns Q7 3 PIN PIN_40 0 " "Info: 3: + IC(3.198 ns) + CELL(3.096 ns) = 14.729 ns; Loc. = PIN_40; Fanout = 0; PIN Node = 'Q7'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.294 ns" { ripple_counter_16_with_input:inst7|inst10~head_lut Q7 } "NODE_NAME" } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { -16 448 624 0 "Q7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.471 ns ( 30.36 % ) " "Info: Total cell delay = 4.471 ns ( 30.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.258 ns ( 69.64 % ) " "Info: Total interconnect delay = 10.258 ns ( 69.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.729 ns" { CLR ripple_counter_16_with_input:inst7|inst10~head_lut Q7 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.729 ns" { CLR {} CLR~combout {} ripple_counter_16_with_input:inst7|inst10~head_lut {} Q7 {} } { 0.000ns 0.000ns 7.060ns 3.198ns } { 0.000ns 1.005ns 0.370ns 3.096ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "ripple_counter_16_with_input:inst7\|inst10~_emulated D7 CLR 21.808 ns register " "Info: th for register \"ripple_counter_16_with_input:inst7\|inst10~_emulated\" (data pin = \"D7\", clock pin = \"CLR\") is 21.808 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR destination 26.129 ns + Longest register " "Info: + Longest clock path from clock \"CLR\" to destination register is 26.129 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns CLR 1 CLK PIN_147 24 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_147; Fanout = 24; CLK Node = 'CLR'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 272 48 216 288 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.623 ns) + CELL(0.650 ns) 4.278 ns ripple_counter_16_with_input:inst\|inst~head_lut 2 COMB LCCOMB_X4_Y14_N10 3 " "Info: 2: + IC(2.623 ns) + CELL(0.650 ns) = 4.278 ns; Loc. = LCCOMB_X4_Y14_N10; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.273 ns" { CLR ripple_counter_16_with_input:inst|inst~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.970 ns) 5.596 ns ripple_counter_16_with_input:inst\|inst2~_emulated 3 REG LCFF_X4_Y14_N29 1 " "Info: 3: + IC(0.348 ns) + CELL(0.970 ns) = 5.596 ns; Loc. = LCFF_X4_Y14_N29; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst2~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { ripple_counter_16_with_input:inst|inst~head_lut ripple_counter_16_with_input:inst|inst2~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.206 ns) 6.236 ns ripple_counter_16_with_input:inst\|inst2~head_lut 4 COMB LCCOMB_X4_Y14_N22 3 " "Info: 4: + IC(0.434 ns) + CELL(0.206 ns) = 6.236 ns; Loc. = LCCOMB_X4_Y14_N22; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst2~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.640 ns" { ripple_counter_16_with_input:inst|inst2~_emulated ripple_counter_16_with_input:inst|inst2~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.970 ns) 7.838 ns ripple_counter_16_with_input:inst\|inst3~_emulated 5 REG LCFF_X5_Y14_N25 1 " "Info: 5: + IC(0.632 ns) + CELL(0.970 ns) = 7.838 ns; Loc. = LCFF_X5_Y14_N25; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst3~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.602 ns" { ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.206 ns) 8.774 ns ripple_counter_16_with_input:inst\|inst3~head_lut 6 COMB LCCOMB_X4_Y14_N24 3 " "Info: 6: + IC(0.730 ns) + CELL(0.206 ns) = 8.774 ns; Loc. = LCCOMB_X4_Y14_N24; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst3~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.699 ns) + CELL(0.970 ns) 11.443 ns ripple_counter_16_with_input:inst\|inst10~_emulated 7 REG LCFF_X15_Y14_N9 1 " "Info: 7: + IC(1.699 ns) + CELL(0.970 ns) = 11.443 ns; Loc. = LCFF_X15_Y14_N9; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.826 ns) + CELL(0.370 ns) 13.639 ns ripple_counter_16_with_input:inst\|inst10~head_lut 8 COMB LCCOMB_X4_Y14_N18 3 " "Info: 8: + IC(1.826 ns) + CELL(0.370 ns) = 13.639 ns; Loc. = LCCOMB_X4_Y14_N18; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst\|inst10~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.196 ns" { ripple_counter_16_with_input:inst|inst10~_emulated ripple_counter_16_with_input:inst|inst10~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.706 ns) + CELL(0.970 ns) 16.315 ns ripple_counter_16_with_input:inst7\|inst~_emulated 9 REG LCFF_X15_Y14_N19 1 " "Info: 9: + IC(1.706 ns) + CELL(0.970 ns) = 16.315 ns; Loc. = LCFF_X15_Y14_N19; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst7|inst~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.797 ns) + CELL(0.206 ns) 18.318 ns ripple_counter_16_with_input:inst7\|inst~head_lut 10 COMB LCCOMB_X4_Y14_N20 3 " "Info: 10: + IC(1.797 ns) + CELL(0.206 ns) = 18.318 ns; Loc. = LCCOMB_X4_Y14_N20; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst7\|inst~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.003 ns" { ripple_counter_16_with_input:inst7|inst~_emulated ripple_counter_16_with_input:inst7|inst~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.529 ns) + CELL(0.970 ns) 21.817 ns ripple_counter_16_with_input:inst7\|inst2~_emulated 11 REG LCFF_X24_Y7_N1 1 " "Info: 11: + IC(2.529 ns) + CELL(0.970 ns) = 21.817 ns; Loc. = LCFF_X24_Y7_N1; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst2~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.499 ns" { ripple_counter_16_with_input:inst7|inst~head_lut ripple_counter_16_with_input:inst7|inst2~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.138 ns) + CELL(0.206 ns) 23.161 ns ripple_counter_16_with_input:inst7\|inst2~head_lut 12 COMB LCCOMB_X24_Y9_N8 3 " "Info: 12: + IC(1.138 ns) + CELL(0.206 ns) = 23.161 ns; Loc. = LCCOMB_X24_Y9_N8; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst7\|inst2~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.344 ns" { ripple_counter_16_with_input:inst7|inst2~_emulated ripple_counter_16_with_input:inst7|inst2~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.970 ns) 24.464 ns ripple_counter_16_with_input:inst7\|inst3~_emulated 13 REG LCFF_X24_Y9_N27 1 " "Info: 13: + IC(0.333 ns) + CELL(0.970 ns) = 24.464 ns; Loc. = LCFF_X24_Y9_N27; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst3~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { ripple_counter_16_with_input:inst7|inst2~head_lut ripple_counter_16_with_input:inst7|inst3~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.206 ns) 25.120 ns ripple_counter_16_with_input:inst7\|inst3~head_lut 14 COMB LCCOMB_X24_Y9_N12 3 " "Info: 14: + IC(0.450 ns) + CELL(0.206 ns) = 25.120 ns; Loc. = LCCOMB_X24_Y9_N12; Fanout = 3; COMB Node = 'ripple_counter_16_with_input:inst7\|inst3~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.656 ns" { ripple_counter_16_with_input:inst7|inst3~_emulated ripple_counter_16_with_input:inst7|inst3~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.666 ns) 26.129 ns ripple_counter_16_with_input:inst7\|inst10~_emulated 15 REG LCFF_X24_Y9_N23 1 " "Info: 15: + IC(0.343 ns) + CELL(0.666 ns) = 26.129 ns; Loc. = LCFF_X24_Y9_N23; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.541 ns ( 36.51 % ) " "Info: Total cell delay = 9.541 ns ( 36.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "16.588 ns ( 63.49 % ) " "Info: Total interconnect delay = 16.588 ns ( 63.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "26.129 ns" { CLR ripple_counter_16_with_input:inst|inst~head_lut ripple_counter_16_with_input:inst|inst2~_emulated ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst7|inst~_emulated ripple_counter_16_with_input:inst7|inst~head_lut ripple_counter_16_with_input:inst7|inst2~_emulated ripple_counter_16_with_input:inst7|inst2~head_lut ripple_counter_16_with_input:inst7|inst3~_emulated ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "26.129 ns" { CLR {} CLR~combout {} ripple_counter_16_with_input:inst|inst~head_lut {} ripple_counter_16_with_input:inst|inst2~_emulated {} ripple_counter_16_with_input:inst|inst2~head_lut {} ripple_counter_16_with_input:inst|inst3~_emulated {} ripple_counter_16_with_input:inst|inst3~head_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} ripple_counter_16_with_input:inst|inst10~head_lut {} ripple_counter_16_with_input:inst7|inst~_emulated {} ripple_counter_16_with_input:inst7|inst~head_lut {} ripple_counter_16_with_input:inst7|inst2~_emulated {} ripple_counter_16_with_input:inst7|inst2~head_lut {} ripple_counter_16_with_input:inst7|inst3~_emulated {} ripple_counter_16_with_input:inst7|inst3~head_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.000ns 2.623ns 0.348ns 0.434ns 0.632ns 0.730ns 1.699ns 1.826ns 1.706ns 1.797ns 2.529ns 1.138ns 0.333ns 0.450ns 0.343ns } { 0.000ns 1.005ns 0.650ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.627 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.627 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns D7 1 PIN PIN_28 3 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_28; Fanout = 3; PIN Node = 'D7'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D7 } "NODE_NAME" } } { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { -16 0 168 0 "D7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.115 ns) + CELL(0.651 ns) 3.906 ns ripple_counter_16_with_input:inst7\|inst10~head_lut 2 COMB LCCOMB_X24_Y9_N0 2 " "Info: 2: + IC(2.115 ns) + CELL(0.651 ns) = 3.906 ns; Loc. = LCCOMB_X24_Y9_N0; Fanout = 2; COMB Node = 'ripple_counter_16_with_input:inst7\|inst10~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.766 ns" { D7 ripple_counter_16_with_input:inst7|inst10~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.407 ns) + CELL(0.206 ns) 4.519 ns ripple_counter_16_with_input:inst7\|inst10~data_lut 3 COMB LCCOMB_X24_Y9_N22 1 " "Info: 3: + IC(0.407 ns) + CELL(0.206 ns) = 4.519 ns; Loc. = LCCOMB_X24_Y9_N22; Fanout = 1; COMB Node = 'ripple_counter_16_with_input:inst7\|inst10~data_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.613 ns" { ripple_counter_16_with_input:inst7|inst10~head_lut ripple_counter_16_with_input:inst7|inst10~data_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.627 ns ripple_counter_16_with_input:inst7\|inst10~_emulated 4 REG LCFF_X24_Y9_N23 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 4.627 ns; Loc. = LCFF_X24_Y9_N23; Fanout = 1; REG Node = 'ripple_counter_16_with_input:inst7\|inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_16_with_input:inst7|inst10~data_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.105 ns ( 45.49 % ) " "Info: Total cell delay = 2.105 ns ( 45.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.522 ns ( 54.51 % ) " "Info: Total interconnect delay = 2.522 ns ( 54.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.627 ns" { D7 ripple_counter_16_with_input:inst7|inst10~head_lut ripple_counter_16_with_input:inst7|inst10~data_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.627 ns" { D7 {} D7~combout {} ripple_counter_16_with_input:inst7|inst10~head_lut {} ripple_counter_16_with_input:inst7|inst10~data_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.000ns 2.115ns 0.407ns 0.000ns } { 0.000ns 1.140ns 0.651ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "26.129 ns" { CLR ripple_counter_16_with_input:inst|inst~head_lut ripple_counter_16_with_input:inst|inst2~_emulated ripple_counter_16_with_input:inst|inst2~head_lut ripple_counter_16_with_input:inst|inst3~_emulated ripple_counter_16_with_input:inst|inst3~head_lut ripple_counter_16_with_input:inst|inst10~_emulated ripple_counter_16_with_input:inst|inst10~head_lut ripple_counter_16_with_input:inst7|inst~_emulated ripple_counter_16_with_input:inst7|inst~head_lut ripple_counter_16_with_input:inst7|inst2~_emulated ripple_counter_16_with_input:inst7|inst2~head_lut ripple_counter_16_with_input:inst7|inst3~_emulated ripple_counter_16_with_input:inst7|inst3~head_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "26.129 ns" { CLR {} CLR~combout {} ripple_counter_16_with_input:inst|inst~head_lut {} ripple_counter_16_with_input:inst|inst2~_emulated {} ripple_counter_16_with_input:inst|inst2~head_lut {} ripple_counter_16_with_input:inst|inst3~_emulated {} ripple_counter_16_with_input:inst|inst3~head_lut {} ripple_counter_16_with_input:inst|inst10~_emulated {} ripple_counter_16_with_input:inst|inst10~head_lut {} ripple_counter_16_with_input:inst7|inst~_emulated {} ripple_counter_16_with_input:inst7|inst~head_lut {} ripple_counter_16_with_input:inst7|inst2~_emulated {} ripple_counter_16_with_input:inst7|inst2~head_lut {} ripple_counter_16_with_input:inst7|inst3~_emulated {} ripple_counter_16_with_input:inst7|inst3~head_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.000ns 2.623ns 0.348ns 0.434ns 0.632ns 0.730ns 1.699ns 1.826ns 1.706ns 1.797ns 2.529ns 1.138ns 0.333ns 0.450ns 0.343ns } { 0.000ns 1.005ns 0.650ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.627 ns" { D7 ripple_counter_16_with_input:inst7|inst10~head_lut ripple_counter_16_with_input:inst7|inst10~data_lut ripple_counter_16_with_input:inst7|inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.627 ns" { D7 {} D7~combout {} ripple_counter_16_with_input:inst7|inst10~head_lut {} ripple_counter_16_with_input:inst7|inst10~data_lut {} ripple_counter_16_with_input:inst7|inst10~_emulated {} } { 0.000ns 0.000ns 2.115ns 0.407ns 0.000ns } { 0.000ns 1.140ns 0.651ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 22 18:17:26 2024 " "Info: Processing ended: Fri Mar 22 18:17:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 25 s " "Info: Quartus II Full Compilation was successful. 0 errors, 25 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
