Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Dec  7 14:42:57 2021
| Host         : DESKTOP-0G45RDQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 5936 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     54.012        0.000                      0                22548        0.188        0.000                      0                22548        3.000        0.000                       0                  5942  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clock                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0    {0.000 10.000}       20.000          50.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         54.012        0.000                      0                22548        0.338        0.000                      0                22548       48.750        0.000                       0                  5938  
  clkfbout_clk_wiz_0                                                                                                                                                     17.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       54.022        0.000                      0                22548        0.338        0.000                      0                22548       48.750        0.000                       0                  5938  
  clkfbout_clk_wiz_0_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         54.012        0.000                      0                22548        0.188        0.000                      0                22548  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       54.012        0.000                      0                22548        0.188        0.000                      0                22548  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       54.012ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.338ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             54.012ns  (required time - arrival time)
  Source:                 pc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rf/reg_array_reg[14][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        45.522ns  (logic 4.481ns (9.844%)  route 41.041ns (90.156%))
  Logic Levels:           20  (LUT2=1 LUT3=2 LUT5=2 LUT6=8 MUXF7=3 MUXF8=2 RAMD64E=1 RAMS64E=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.278ns = ( 98.722 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.731    -0.736    clk
    SLICE_X40Y110        FDRE                                         r  pc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  pc_reg_reg[2]/Q
                         net (fo=2055, routed)        8.286     8.007    i_mem/sram_reg_1216_1279_24_26/ADDRA0
    SLICE_X50Y67         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     8.131 r  i_mem/sram_reg_1216_1279_24_26/RAMA/O
                         net (fo=1, routed)           0.661     8.792    i_mem/sram_reg_1216_1279_24_26_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.916 r  i_mem/mem_reg_0_255_0_0_i_145/O
                         net (fo=1, routed)           0.000     8.916    i_mem/mem_reg_0_255_0_0_i_145_n_0
    SLICE_X49Y67         MUXF7 (Prop_muxf7_I0_O)      0.238     9.154 r  i_mem/mem_reg_0_255_0_0_i_94/O
                         net (fo=1, routed)           1.205    10.358    i_mem/mem_reg_0_255_0_0_i_94_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.298    10.656 r  i_mem/mem_reg_0_255_0_0_i_55/O
                         net (fo=1, routed)           1.175    11.832    i_mem/mem_reg_0_255_0_0_i_55_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    11.956 r  i_mem/mem_reg_0_255_0_0_i_13/O
                         net (fo=38, routed)          8.136    20.092    rf/pc_reg_reg[13]_10
    SLICE_X5Y88          LUT6 (Prop_lut6_I2_O)        0.124    20.216 r  rf/mem_reg_0_255_3_3_i_1/O
                         net (fo=69, routed)          2.973    23.189    i_mem/read_data2[3]
    SLICE_X25Y110        LUT6 (Prop_lut6_I5_O)        0.124    23.313 r  i_mem/i__carry_i_11__0/O
                         net (fo=90, routed)          3.204    26.517    i_mem/reg_array_reg[1][13][3]
    SLICE_X36Y126        LUT5 (Prop_lut5_I1_O)        0.152    26.669 r  i_mem/mem_reg_0_255_0_0_i_183/O
                         net (fo=2, routed)           0.976    27.645    i_mem/mem_reg_0_255_0_0_i_183_n_0
    SLICE_X36Y125        LUT3 (Prop_lut3_I0_O)        0.354    27.999 r  i_mem/mem_reg_0_255_0_0_i_137/O
                         net (fo=4, routed)           0.674    28.673    i_mem/mem_reg_0_255_0_0_i_137_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I3_O)        0.326    28.999 r  i_mem/mem_reg_0_255_0_0_i_87/O
                         net (fo=2, routed)           0.830    29.828    i_mem/mem_reg_0_255_0_0_i_87_n_0
    SLICE_X35Y117        LUT5 (Prop_lut5_I3_O)        0.124    29.952 r  i_mem/mem_reg_0_255_0_0_i_44/O
                         net (fo=11, routed)          1.780    31.733    i_mem/mem_reg_0_255_0_0_i_44_n_0
    SLICE_X13Y120        LUT6 (Prop_lut6_I1_O)        0.124    31.857 r  i_mem/mem_reg_0_255_12_12_i_8/O
                         net (fo=192, routed)         6.328    38.184    d_mem/mem_reg_3584_3839_13_13/A1
    SLICE_X6Y149         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    38.308 r  d_mem/mem_reg_3584_3839_13_13/RAMS64E_D/O
                         net (fo=1, routed)           0.000    38.308    d_mem/mem_reg_3584_3839_13_13/OD
    SLICE_X6Y149         MUXF7 (Prop_muxf7_I0_O)      0.241    38.549 r  d_mem/mem_reg_3584_3839_13_13/F7.B/O
                         net (fo=1, routed)           0.000    38.549    d_mem/mem_reg_3584_3839_13_13/O0
    SLICE_X6Y149         MUXF8 (Prop_muxf8_I0_O)      0.098    38.647 r  d_mem/mem_reg_3584_3839_13_13/F8/O
                         net (fo=1, routed)           1.402    40.049    d_mem/mem_reg_3584_3839_13_13_n_0
    SLICE_X7Y140         LUT6 (Prop_lut6_I1_O)        0.319    40.368 r  d_mem/reg_array[1][13]_i_17/O
                         net (fo=1, routed)           0.000    40.368    d_mem/reg_array[1][13]_i_17_n_0
    SLICE_X7Y140         MUXF7 (Prop_muxf7_I1_O)      0.217    40.585 r  d_mem/reg_array_reg[1][13]_i_10/O
                         net (fo=1, routed)           0.000    40.585    d_mem/reg_array_reg[1][13]_i_10_n_0
    SLICE_X7Y140         MUXF8 (Prop_muxf8_I1_O)      0.094    40.679 r  d_mem/reg_array_reg[1][13]_i_4/O
                         net (fo=1, routed)           1.429    42.108    d_mem/dataout0[13]
    SLICE_X9Y127         LUT2 (Prop_lut2_I0_O)        0.342    42.450 r  d_mem/reg_array[1][13]_i_2/O
                         net (fo=1, routed)           0.652    43.101    i_mem/mem_read_data[13]
    SLICE_X9Y127         LUT3 (Prop_lut3_I0_O)        0.354    43.455 r  i_mem/reg_array[1][13]_i_1/O
                         net (fo=31, routed)          1.331    44.786    rf/D[13]
    SLICE_X0Y133         FDRE                                         r  rf/reg_array_reg[14][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.673    98.722    rf/clk_out1
    SLICE_X0Y133         FDRE                                         r  rf/reg_array_reg[14][13]/C
                         clock pessimism              0.502    99.223    
                         clock uncertainty           -0.149    99.074    
    SLICE_X0Y133         FDRE (Setup_fdre_C_D)       -0.275    98.799    rf/reg_array_reg[14][13]
  -------------------------------------------------------------------
                         required time                         98.799    
                         arrival time                         -44.786    
  -------------------------------------------------------------------
                         slack                                 54.012    

Slack (MET) :             54.021ns  (required time - arrival time)
  Source:                 pc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rf/reg_array_reg[3][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        45.486ns  (logic 4.481ns (9.851%)  route 41.005ns (90.149%))
  Logic Levels:           20  (LUT2=1 LUT3=2 LUT5=2 LUT6=8 MUXF7=3 MUXF8=2 RAMD64E=1 RAMS64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.277ns = ( 98.723 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.731    -0.736    clk
    SLICE_X40Y110        FDRE                                         r  pc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  pc_reg_reg[2]/Q
                         net (fo=2055, routed)        8.286     8.007    i_mem/sram_reg_1216_1279_24_26/ADDRA0
    SLICE_X50Y67         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     8.131 r  i_mem/sram_reg_1216_1279_24_26/RAMA/O
                         net (fo=1, routed)           0.661     8.792    i_mem/sram_reg_1216_1279_24_26_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.916 r  i_mem/mem_reg_0_255_0_0_i_145/O
                         net (fo=1, routed)           0.000     8.916    i_mem/mem_reg_0_255_0_0_i_145_n_0
    SLICE_X49Y67         MUXF7 (Prop_muxf7_I0_O)      0.238     9.154 r  i_mem/mem_reg_0_255_0_0_i_94/O
                         net (fo=1, routed)           1.205    10.358    i_mem/mem_reg_0_255_0_0_i_94_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.298    10.656 r  i_mem/mem_reg_0_255_0_0_i_55/O
                         net (fo=1, routed)           1.175    11.832    i_mem/mem_reg_0_255_0_0_i_55_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    11.956 r  i_mem/mem_reg_0_255_0_0_i_13/O
                         net (fo=38, routed)          8.136    20.092    rf/pc_reg_reg[13]_10
    SLICE_X5Y88          LUT6 (Prop_lut6_I2_O)        0.124    20.216 r  rf/mem_reg_0_255_3_3_i_1/O
                         net (fo=69, routed)          2.973    23.189    i_mem/read_data2[3]
    SLICE_X25Y110        LUT6 (Prop_lut6_I5_O)        0.124    23.313 r  i_mem/i__carry_i_11__0/O
                         net (fo=90, routed)          3.204    26.517    i_mem/reg_array_reg[1][13][3]
    SLICE_X36Y126        LUT5 (Prop_lut5_I1_O)        0.152    26.669 r  i_mem/mem_reg_0_255_0_0_i_183/O
                         net (fo=2, routed)           0.976    27.645    i_mem/mem_reg_0_255_0_0_i_183_n_0
    SLICE_X36Y125        LUT3 (Prop_lut3_I0_O)        0.354    27.999 r  i_mem/mem_reg_0_255_0_0_i_137/O
                         net (fo=4, routed)           0.674    28.673    i_mem/mem_reg_0_255_0_0_i_137_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I3_O)        0.326    28.999 r  i_mem/mem_reg_0_255_0_0_i_87/O
                         net (fo=2, routed)           0.830    29.828    i_mem/mem_reg_0_255_0_0_i_87_n_0
    SLICE_X35Y117        LUT5 (Prop_lut5_I3_O)        0.124    29.952 r  i_mem/mem_reg_0_255_0_0_i_44/O
                         net (fo=11, routed)          1.780    31.733    i_mem/mem_reg_0_255_0_0_i_44_n_0
    SLICE_X13Y120        LUT6 (Prop_lut6_I1_O)        0.124    31.857 r  i_mem/mem_reg_0_255_12_12_i_8/O
                         net (fo=192, routed)         6.328    38.184    d_mem/mem_reg_3584_3839_13_13/A1
    SLICE_X6Y149         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    38.308 r  d_mem/mem_reg_3584_3839_13_13/RAMS64E_D/O
                         net (fo=1, routed)           0.000    38.308    d_mem/mem_reg_3584_3839_13_13/OD
    SLICE_X6Y149         MUXF7 (Prop_muxf7_I0_O)      0.241    38.549 r  d_mem/mem_reg_3584_3839_13_13/F7.B/O
                         net (fo=1, routed)           0.000    38.549    d_mem/mem_reg_3584_3839_13_13/O0
    SLICE_X6Y149         MUXF8 (Prop_muxf8_I0_O)      0.098    38.647 r  d_mem/mem_reg_3584_3839_13_13/F8/O
                         net (fo=1, routed)           1.402    40.049    d_mem/mem_reg_3584_3839_13_13_n_0
    SLICE_X7Y140         LUT6 (Prop_lut6_I1_O)        0.319    40.368 r  d_mem/reg_array[1][13]_i_17/O
                         net (fo=1, routed)           0.000    40.368    d_mem/reg_array[1][13]_i_17_n_0
    SLICE_X7Y140         MUXF7 (Prop_muxf7_I1_O)      0.217    40.585 r  d_mem/reg_array_reg[1][13]_i_10/O
                         net (fo=1, routed)           0.000    40.585    d_mem/reg_array_reg[1][13]_i_10_n_0
    SLICE_X7Y140         MUXF8 (Prop_muxf8_I1_O)      0.094    40.679 r  d_mem/reg_array_reg[1][13]_i_4/O
                         net (fo=1, routed)           1.429    42.108    d_mem/dataout0[13]
    SLICE_X9Y127         LUT2 (Prop_lut2_I0_O)        0.342    42.450 r  d_mem/reg_array[1][13]_i_2/O
                         net (fo=1, routed)           0.652    43.101    i_mem/mem_read_data[13]
    SLICE_X9Y127         LUT3 (Prop_lut3_I0_O)        0.354    43.455 r  i_mem/reg_array[1][13]_i_1/O
                         net (fo=31, routed)          1.296    44.751    rf/D[13]
    SLICE_X4Y136         FDRE                                         r  rf/reg_array_reg[3][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.674    98.723    rf/clk_out1
    SLICE_X4Y136         FDRE                                         r  rf/reg_array_reg[3][13]/C
                         clock pessimism              0.502    99.224    
                         clock uncertainty           -0.149    99.075    
    SLICE_X4Y136         FDRE (Setup_fdre_C_D)       -0.303    98.772    rf/reg_array_reg[3][13]
  -------------------------------------------------------------------
                         required time                         98.772    
                         arrival time                         -44.751    
  -------------------------------------------------------------------
                         slack                                 54.021    

Slack (MET) :             54.022ns  (required time - arrival time)
  Source:                 pc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rf/reg_array_reg[23][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        45.723ns  (logic 4.753ns (10.395%)  route 40.970ns (89.605%))
  Logic Levels:           20  (LUT2=1 LUT3=1 LUT5=3 LUT6=8 MUXF7=3 MUXF8=2 RAMD64E=1 RAMS64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.276ns = ( 98.724 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.731    -0.736    clk
    SLICE_X40Y110        FDRE                                         r  pc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  pc_reg_reg[2]/Q
                         net (fo=2055, routed)        8.286     8.007    i_mem/sram_reg_1216_1279_24_26/ADDRA0
    SLICE_X50Y67         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     8.131 r  i_mem/sram_reg_1216_1279_24_26/RAMA/O
                         net (fo=1, routed)           0.661     8.792    i_mem/sram_reg_1216_1279_24_26_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.916 r  i_mem/mem_reg_0_255_0_0_i_145/O
                         net (fo=1, routed)           0.000     8.916    i_mem/mem_reg_0_255_0_0_i_145_n_0
    SLICE_X49Y67         MUXF7 (Prop_muxf7_I0_O)      0.238     9.154 r  i_mem/mem_reg_0_255_0_0_i_94/O
                         net (fo=1, routed)           1.205    10.358    i_mem/mem_reg_0_255_0_0_i_94_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.298    10.656 r  i_mem/mem_reg_0_255_0_0_i_55/O
                         net (fo=1, routed)           1.175    11.832    i_mem/mem_reg_0_255_0_0_i_55_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    11.956 r  i_mem/mem_reg_0_255_0_0_i_13/O
                         net (fo=38, routed)          8.136    20.092    rf/pc_reg_reg[13]_10
    SLICE_X5Y88          LUT6 (Prop_lut6_I2_O)        0.124    20.216 r  rf/mem_reg_0_255_3_3_i_1/O
                         net (fo=69, routed)          2.973    23.189    i_mem/read_data2[3]
    SLICE_X25Y110        LUT6 (Prop_lut6_I5_O)        0.124    23.313 r  i_mem/i__carry_i_11__0/O
                         net (fo=90, routed)          3.204    26.517    i_mem/reg_array_reg[1][13][3]
    SLICE_X36Y126        LUT5 (Prop_lut5_I1_O)        0.152    26.669 r  i_mem/mem_reg_0_255_0_0_i_183/O
                         net (fo=2, routed)           0.976    27.645    i_mem/mem_reg_0_255_0_0_i_183_n_0
    SLICE_X36Y125        LUT3 (Prop_lut3_I0_O)        0.354    27.999 r  i_mem/mem_reg_0_255_0_0_i_137/O
                         net (fo=4, routed)           1.150    29.150    i_mem/mem_reg_0_255_0_0_i_137_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I0_O)        0.326    29.476 r  i_mem/mem_reg_0_255_0_0_i_90/O
                         net (fo=2, routed)           1.048    30.524    i_mem/mem_reg_0_255_0_0_i_90_n_0
    SLICE_X28Y114        LUT5 (Prop_lut5_I3_O)        0.124    30.648 r  i_mem/mem_reg_0_255_0_0_i_48/O
                         net (fo=11, routed)          0.992    31.640    i_mem/mem_reg_0_255_0_0_i_48_n_0
    SLICE_X13Y114        LUT6 (Prop_lut6_I1_O)        0.124    31.764 r  i_mem/mem_reg_0_255_18_18_i_9/O
                         net (fo=192, routed)         5.382    37.146    d_mem/mem_reg_768_1023_19_19/A0
    SLICE_X34Y133        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.430    37.576 r  d_mem/mem_reg_768_1023_19_19/RAMS64E_A/O
                         net (fo=1, routed)           0.000    37.576    d_mem/mem_reg_768_1023_19_19/OA
    SLICE_X34Y133        MUXF7 (Prop_muxf7_I1_O)      0.214    37.790 r  d_mem/mem_reg_768_1023_19_19/F7.A/O
                         net (fo=1, routed)           0.000    37.790    d_mem/mem_reg_768_1023_19_19/O1
    SLICE_X34Y133        MUXF8 (Prop_muxf8_I1_O)      0.088    37.878 r  d_mem/mem_reg_768_1023_19_19/F8/O
                         net (fo=1, routed)           0.944    38.822    d_mem/mem_reg_768_1023_19_19_n_0
    SLICE_X32Y129        LUT6 (Prop_lut6_I0_O)        0.319    39.141 r  d_mem/reg_array[1][19]_i_19/O
                         net (fo=1, routed)           0.000    39.141    d_mem/reg_array[1][19]_i_19_n_0
    SLICE_X32Y129        MUXF7 (Prop_muxf7_I0_O)      0.238    39.379 r  d_mem/reg_array_reg[1][19]_i_10/O
                         net (fo=1, routed)           0.000    39.379    d_mem/reg_array_reg[1][19]_i_10_n_0
    SLICE_X32Y129        MUXF8 (Prop_muxf8_I0_O)      0.104    39.483 r  d_mem/reg_array_reg[1][19]_i_5/O
                         net (fo=1, routed)           1.170    40.653    d_mem/dataout0[19]
    SLICE_X20Y122        LUT2 (Prop_lut2_I0_O)        0.342    40.995 r  d_mem/reg_array[1][19]_i_2/O
                         net (fo=1, routed)           0.306    41.302    i_mem/mem_read_data[19]
    SLICE_X20Y121        LUT5 (Prop_lut5_I0_O)        0.326    41.628 r  i_mem/reg_array[1][19]_i_1/O
                         net (fo=31, routed)          3.359    44.987    rf/D[19]
    SLICE_X3Y135         FDRE                                         r  rf/reg_array_reg[23][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.675    98.724    rf/clk_out1
    SLICE_X3Y135         FDRE                                         r  rf/reg_array_reg[23][19]/C
                         clock pessimism              0.502    99.225    
                         clock uncertainty           -0.149    99.076    
    SLICE_X3Y135         FDRE (Setup_fdre_C_D)       -0.067    99.009    rf/reg_array_reg[23][19]
  -------------------------------------------------------------------
                         required time                         99.009    
                         arrival time                         -44.987    
  -------------------------------------------------------------------
                         slack                                 54.022    

Slack (MET) :             54.069ns  (required time - arrival time)
  Source:                 pc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rf/reg_array_reg[10][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        45.438ns  (logic 4.481ns (9.862%)  route 40.957ns (90.138%))
  Logic Levels:           20  (LUT2=1 LUT3=2 LUT5=2 LUT6=8 MUXF7=3 MUXF8=2 RAMD64E=1 RAMS64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.277ns = ( 98.723 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.731    -0.736    clk
    SLICE_X40Y110        FDRE                                         r  pc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  pc_reg_reg[2]/Q
                         net (fo=2055, routed)        8.286     8.007    i_mem/sram_reg_1216_1279_24_26/ADDRA0
    SLICE_X50Y67         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     8.131 r  i_mem/sram_reg_1216_1279_24_26/RAMA/O
                         net (fo=1, routed)           0.661     8.792    i_mem/sram_reg_1216_1279_24_26_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.916 r  i_mem/mem_reg_0_255_0_0_i_145/O
                         net (fo=1, routed)           0.000     8.916    i_mem/mem_reg_0_255_0_0_i_145_n_0
    SLICE_X49Y67         MUXF7 (Prop_muxf7_I0_O)      0.238     9.154 r  i_mem/mem_reg_0_255_0_0_i_94/O
                         net (fo=1, routed)           1.205    10.358    i_mem/mem_reg_0_255_0_0_i_94_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.298    10.656 r  i_mem/mem_reg_0_255_0_0_i_55/O
                         net (fo=1, routed)           1.175    11.832    i_mem/mem_reg_0_255_0_0_i_55_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    11.956 r  i_mem/mem_reg_0_255_0_0_i_13/O
                         net (fo=38, routed)          8.136    20.092    rf/pc_reg_reg[13]_10
    SLICE_X5Y88          LUT6 (Prop_lut6_I2_O)        0.124    20.216 r  rf/mem_reg_0_255_3_3_i_1/O
                         net (fo=69, routed)          2.973    23.189    i_mem/read_data2[3]
    SLICE_X25Y110        LUT6 (Prop_lut6_I5_O)        0.124    23.313 r  i_mem/i__carry_i_11__0/O
                         net (fo=90, routed)          3.204    26.517    i_mem/reg_array_reg[1][13][3]
    SLICE_X36Y126        LUT5 (Prop_lut5_I1_O)        0.152    26.669 r  i_mem/mem_reg_0_255_0_0_i_183/O
                         net (fo=2, routed)           0.976    27.645    i_mem/mem_reg_0_255_0_0_i_183_n_0
    SLICE_X36Y125        LUT3 (Prop_lut3_I0_O)        0.354    27.999 r  i_mem/mem_reg_0_255_0_0_i_137/O
                         net (fo=4, routed)           0.674    28.673    i_mem/mem_reg_0_255_0_0_i_137_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I3_O)        0.326    28.999 r  i_mem/mem_reg_0_255_0_0_i_87/O
                         net (fo=2, routed)           0.830    29.828    i_mem/mem_reg_0_255_0_0_i_87_n_0
    SLICE_X35Y117        LUT5 (Prop_lut5_I3_O)        0.124    29.952 r  i_mem/mem_reg_0_255_0_0_i_44/O
                         net (fo=11, routed)          1.780    31.733    i_mem/mem_reg_0_255_0_0_i_44_n_0
    SLICE_X13Y120        LUT6 (Prop_lut6_I1_O)        0.124    31.857 r  i_mem/mem_reg_0_255_12_12_i_8/O
                         net (fo=192, routed)         6.328    38.184    d_mem/mem_reg_3584_3839_13_13/A1
    SLICE_X6Y149         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    38.308 r  d_mem/mem_reg_3584_3839_13_13/RAMS64E_D/O
                         net (fo=1, routed)           0.000    38.308    d_mem/mem_reg_3584_3839_13_13/OD
    SLICE_X6Y149         MUXF7 (Prop_muxf7_I0_O)      0.241    38.549 r  d_mem/mem_reg_3584_3839_13_13/F7.B/O
                         net (fo=1, routed)           0.000    38.549    d_mem/mem_reg_3584_3839_13_13/O0
    SLICE_X6Y149         MUXF8 (Prop_muxf8_I0_O)      0.098    38.647 r  d_mem/mem_reg_3584_3839_13_13/F8/O
                         net (fo=1, routed)           1.402    40.049    d_mem/mem_reg_3584_3839_13_13_n_0
    SLICE_X7Y140         LUT6 (Prop_lut6_I1_O)        0.319    40.368 r  d_mem/reg_array[1][13]_i_17/O
                         net (fo=1, routed)           0.000    40.368    d_mem/reg_array[1][13]_i_17_n_0
    SLICE_X7Y140         MUXF7 (Prop_muxf7_I1_O)      0.217    40.585 r  d_mem/reg_array_reg[1][13]_i_10/O
                         net (fo=1, routed)           0.000    40.585    d_mem/reg_array_reg[1][13]_i_10_n_0
    SLICE_X7Y140         MUXF8 (Prop_muxf8_I1_O)      0.094    40.679 r  d_mem/reg_array_reg[1][13]_i_4/O
                         net (fo=1, routed)           1.429    42.108    d_mem/dataout0[13]
    SLICE_X9Y127         LUT2 (Prop_lut2_I0_O)        0.342    42.450 r  d_mem/reg_array[1][13]_i_2/O
                         net (fo=1, routed)           0.652    43.101    i_mem/mem_read_data[13]
    SLICE_X9Y127         LUT3 (Prop_lut3_I0_O)        0.354    43.455 r  i_mem/reg_array[1][13]_i_1/O
                         net (fo=31, routed)          1.247    44.703    rf/D[13]
    SLICE_X0Y134         FDRE                                         r  rf/reg_array_reg[10][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.674    98.723    rf/clk_out1
    SLICE_X0Y134         FDRE                                         r  rf/reg_array_reg[10][13]/C
                         clock pessimism              0.502    99.224    
                         clock uncertainty           -0.149    99.075    
    SLICE_X0Y134         FDRE (Setup_fdre_C_D)       -0.303    98.772    rf/reg_array_reg[10][13]
  -------------------------------------------------------------------
                         required time                         98.772    
                         arrival time                         -44.703    
  -------------------------------------------------------------------
                         slack                                 54.069    

Slack (MET) :             54.106ns  (required time - arrival time)
  Source:                 pc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rf/reg_array_reg[17][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        45.638ns  (logic 4.753ns (10.414%)  route 40.885ns (89.586%))
  Logic Levels:           20  (LUT2=1 LUT3=1 LUT5=3 LUT6=8 MUXF7=3 MUXF8=2 RAMD64E=1 RAMS64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.276ns = ( 98.724 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.731    -0.736    clk
    SLICE_X40Y110        FDRE                                         r  pc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  pc_reg_reg[2]/Q
                         net (fo=2055, routed)        8.286     8.007    i_mem/sram_reg_1216_1279_24_26/ADDRA0
    SLICE_X50Y67         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     8.131 r  i_mem/sram_reg_1216_1279_24_26/RAMA/O
                         net (fo=1, routed)           0.661     8.792    i_mem/sram_reg_1216_1279_24_26_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.916 r  i_mem/mem_reg_0_255_0_0_i_145/O
                         net (fo=1, routed)           0.000     8.916    i_mem/mem_reg_0_255_0_0_i_145_n_0
    SLICE_X49Y67         MUXF7 (Prop_muxf7_I0_O)      0.238     9.154 r  i_mem/mem_reg_0_255_0_0_i_94/O
                         net (fo=1, routed)           1.205    10.358    i_mem/mem_reg_0_255_0_0_i_94_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.298    10.656 r  i_mem/mem_reg_0_255_0_0_i_55/O
                         net (fo=1, routed)           1.175    11.832    i_mem/mem_reg_0_255_0_0_i_55_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    11.956 r  i_mem/mem_reg_0_255_0_0_i_13/O
                         net (fo=38, routed)          8.136    20.092    rf/pc_reg_reg[13]_10
    SLICE_X5Y88          LUT6 (Prop_lut6_I2_O)        0.124    20.216 r  rf/mem_reg_0_255_3_3_i_1/O
                         net (fo=69, routed)          2.973    23.189    i_mem/read_data2[3]
    SLICE_X25Y110        LUT6 (Prop_lut6_I5_O)        0.124    23.313 r  i_mem/i__carry_i_11__0/O
                         net (fo=90, routed)          3.204    26.517    i_mem/reg_array_reg[1][13][3]
    SLICE_X36Y126        LUT5 (Prop_lut5_I1_O)        0.152    26.669 r  i_mem/mem_reg_0_255_0_0_i_183/O
                         net (fo=2, routed)           0.976    27.645    i_mem/mem_reg_0_255_0_0_i_183_n_0
    SLICE_X36Y125        LUT3 (Prop_lut3_I0_O)        0.354    27.999 r  i_mem/mem_reg_0_255_0_0_i_137/O
                         net (fo=4, routed)           1.150    29.150    i_mem/mem_reg_0_255_0_0_i_137_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I0_O)        0.326    29.476 r  i_mem/mem_reg_0_255_0_0_i_90/O
                         net (fo=2, routed)           1.048    30.524    i_mem/mem_reg_0_255_0_0_i_90_n_0
    SLICE_X28Y114        LUT5 (Prop_lut5_I3_O)        0.124    30.648 r  i_mem/mem_reg_0_255_0_0_i_48/O
                         net (fo=11, routed)          0.992    31.640    i_mem/mem_reg_0_255_0_0_i_48_n_0
    SLICE_X13Y114        LUT6 (Prop_lut6_I1_O)        0.124    31.764 r  i_mem/mem_reg_0_255_18_18_i_9/O
                         net (fo=192, routed)         5.382    37.146    d_mem/mem_reg_768_1023_19_19/A0
    SLICE_X34Y133        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.430    37.576 r  d_mem/mem_reg_768_1023_19_19/RAMS64E_A/O
                         net (fo=1, routed)           0.000    37.576    d_mem/mem_reg_768_1023_19_19/OA
    SLICE_X34Y133        MUXF7 (Prop_muxf7_I1_O)      0.214    37.790 r  d_mem/mem_reg_768_1023_19_19/F7.A/O
                         net (fo=1, routed)           0.000    37.790    d_mem/mem_reg_768_1023_19_19/O1
    SLICE_X34Y133        MUXF8 (Prop_muxf8_I1_O)      0.088    37.878 r  d_mem/mem_reg_768_1023_19_19/F8/O
                         net (fo=1, routed)           0.944    38.822    d_mem/mem_reg_768_1023_19_19_n_0
    SLICE_X32Y129        LUT6 (Prop_lut6_I0_O)        0.319    39.141 r  d_mem/reg_array[1][19]_i_19/O
                         net (fo=1, routed)           0.000    39.141    d_mem/reg_array[1][19]_i_19_n_0
    SLICE_X32Y129        MUXF7 (Prop_muxf7_I0_O)      0.238    39.379 r  d_mem/reg_array_reg[1][19]_i_10/O
                         net (fo=1, routed)           0.000    39.379    d_mem/reg_array_reg[1][19]_i_10_n_0
    SLICE_X32Y129        MUXF8 (Prop_muxf8_I0_O)      0.104    39.483 r  d_mem/reg_array_reg[1][19]_i_5/O
                         net (fo=1, routed)           1.170    40.653    d_mem/dataout0[19]
    SLICE_X20Y122        LUT2 (Prop_lut2_I0_O)        0.342    40.995 r  d_mem/reg_array[1][19]_i_2/O
                         net (fo=1, routed)           0.306    41.302    i_mem/mem_read_data[19]
    SLICE_X20Y121        LUT5 (Prop_lut5_I0_O)        0.326    41.628 r  i_mem/reg_array[1][19]_i_1/O
                         net (fo=31, routed)          3.275    44.903    rf/D[19]
    SLICE_X1Y136         FDRE                                         r  rf/reg_array_reg[17][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.675    98.724    rf/clk_out1
    SLICE_X1Y136         FDRE                                         r  rf/reg_array_reg[17][19]/C
                         clock pessimism              0.502    99.225    
                         clock uncertainty           -0.149    99.076    
    SLICE_X1Y136         FDRE (Setup_fdre_C_D)       -0.067    99.009    rf/reg_array_reg[17][19]
  -------------------------------------------------------------------
                         required time                         99.009    
                         arrival time                         -44.903    
  -------------------------------------------------------------------
                         slack                                 54.106    

Slack (MET) :             54.138ns  (required time - arrival time)
  Source:                 pc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rf/reg_array_reg[31][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        45.626ns  (logic 4.979ns (10.912%)  route 40.647ns (89.088%))
  Logic Levels:           20  (LUT2=1 LUT3=1 LUT5=3 LUT6=8 MUXF7=3 MUXF8=2 RAMD64E=1 RAMS64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.276ns = ( 98.724 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.731    -0.736    clk
    SLICE_X40Y110        FDRE                                         r  pc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  pc_reg_reg[2]/Q
                         net (fo=2055, routed)        8.286     8.007    i_mem/sram_reg_1216_1279_24_26/ADDRA0
    SLICE_X50Y67         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     8.131 r  i_mem/sram_reg_1216_1279_24_26/RAMA/O
                         net (fo=1, routed)           0.661     8.792    i_mem/sram_reg_1216_1279_24_26_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.916 r  i_mem/mem_reg_0_255_0_0_i_145/O
                         net (fo=1, routed)           0.000     8.916    i_mem/mem_reg_0_255_0_0_i_145_n_0
    SLICE_X49Y67         MUXF7 (Prop_muxf7_I0_O)      0.238     9.154 r  i_mem/mem_reg_0_255_0_0_i_94/O
                         net (fo=1, routed)           1.205    10.358    i_mem/mem_reg_0_255_0_0_i_94_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.298    10.656 r  i_mem/mem_reg_0_255_0_0_i_55/O
                         net (fo=1, routed)           1.175    11.832    i_mem/mem_reg_0_255_0_0_i_55_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    11.956 r  i_mem/mem_reg_0_255_0_0_i_13/O
                         net (fo=38, routed)          8.136    20.092    rf/pc_reg_reg[13]_10
    SLICE_X5Y88          LUT6 (Prop_lut6_I2_O)        0.124    20.216 r  rf/mem_reg_0_255_3_3_i_1/O
                         net (fo=69, routed)          2.973    23.189    i_mem/read_data2[3]
    SLICE_X25Y110        LUT6 (Prop_lut6_I5_O)        0.124    23.313 r  i_mem/i__carry_i_11__0/O
                         net (fo=90, routed)          3.204    26.517    i_mem/reg_array_reg[1][13][3]
    SLICE_X36Y126        LUT5 (Prop_lut5_I1_O)        0.152    26.669 r  i_mem/mem_reg_0_255_0_0_i_183/O
                         net (fo=2, routed)           0.976    27.645    i_mem/mem_reg_0_255_0_0_i_183_n_0
    SLICE_X36Y125        LUT3 (Prop_lut3_I0_O)        0.354    27.999 r  i_mem/mem_reg_0_255_0_0_i_137/O
                         net (fo=4, routed)           1.150    29.150    i_mem/mem_reg_0_255_0_0_i_137_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I0_O)        0.326    29.476 r  i_mem/mem_reg_0_255_0_0_i_90/O
                         net (fo=2, routed)           1.048    30.524    i_mem/mem_reg_0_255_0_0_i_90_n_0
    SLICE_X28Y114        LUT5 (Prop_lut5_I3_O)        0.124    30.648 r  i_mem/mem_reg_0_255_0_0_i_48/O
                         net (fo=11, routed)          1.262    31.909    i_mem/mem_reg_0_255_0_0_i_48_n_0
    SLICE_X15Y111        LUT6 (Prop_lut6_I1_O)        0.124    32.033 r  i_mem/mem_reg_0_255_24_24_i_9/O
                         net (fo=192, routed)         4.155    36.189    d_mem/mem_reg_768_1023_25_25/A0
    SLICE_X6Y125         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.654    36.842 r  d_mem/mem_reg_768_1023_25_25/RAMS64E_A/O
                         net (fo=1, routed)           0.000    36.842    d_mem/mem_reg_768_1023_25_25/OA
    SLICE_X6Y125         MUXF7 (Prop_muxf7_I1_O)      0.214    37.056 r  d_mem/mem_reg_768_1023_25_25/F7.A/O
                         net (fo=1, routed)           0.000    37.056    d_mem/mem_reg_768_1023_25_25/O1
    SLICE_X6Y125         MUXF8 (Prop_muxf8_I1_O)      0.088    37.144 r  d_mem/mem_reg_768_1023_25_25/F8/O
                         net (fo=1, routed)           1.745    38.890    d_mem/mem_reg_768_1023_25_25_n_0
    SLICE_X3Y111         LUT6 (Prop_lut6_I0_O)        0.319    39.209 r  d_mem/reg_array[1][25]_i_14/O
                         net (fo=1, routed)           0.000    39.209    d_mem/reg_array[1][25]_i_14_n_0
    SLICE_X3Y111         MUXF7 (Prop_muxf7_I0_O)      0.238    39.447 r  d_mem/reg_array_reg[1][25]_i_9/O
                         net (fo=1, routed)           0.000    39.447    d_mem/reg_array_reg[1][25]_i_9_n_0
    SLICE_X3Y111         MUXF8 (Prop_muxf8_I0_O)      0.104    39.551 r  d_mem/reg_array_reg[1][25]_i_5/O
                         net (fo=1, routed)           1.415    40.966    d_mem/dataout0[25]
    SLICE_X18Y113        LUT2 (Prop_lut2_I0_O)        0.344    41.310 r  d_mem/reg_array[1][25]_i_2/O
                         net (fo=1, routed)           0.976    42.286    i_mem/mem_read_data[25]
    SLICE_X22Y124        LUT5 (Prop_lut5_I0_O)        0.326    42.612 r  i_mem/reg_array[1][25]_i_1/O
                         net (fo=31, routed)          2.279    44.891    rf/D[25]
    SLICE_X7Y137         FDRE                                         r  rf/reg_array_reg[31][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.675    98.724    rf/clk_out1
    SLICE_X7Y137         FDRE                                         r  rf/reg_array_reg[31][25]/C
                         clock pessimism              0.502    99.225    
                         clock uncertainty           -0.149    99.076    
    SLICE_X7Y137         FDRE (Setup_fdre_C_D)       -0.047    99.029    rf/reg_array_reg[31][25]
  -------------------------------------------------------------------
                         required time                         99.029    
                         arrival time                         -44.891    
  -------------------------------------------------------------------
                         slack                                 54.138    

Slack (MET) :             54.152ns  (required time - arrival time)
  Source:                 pc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rf/reg_array_reg[4][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        45.596ns  (logic 4.753ns (10.424%)  route 40.843ns (89.576%))
  Logic Levels:           20  (LUT2=1 LUT3=1 LUT5=3 LUT6=8 MUXF7=3 MUXF8=2 RAMD64E=1 RAMS64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 98.727 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.731    -0.736    clk
    SLICE_X40Y110        FDRE                                         r  pc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  pc_reg_reg[2]/Q
                         net (fo=2055, routed)        8.286     8.007    i_mem/sram_reg_1216_1279_24_26/ADDRA0
    SLICE_X50Y67         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     8.131 r  i_mem/sram_reg_1216_1279_24_26/RAMA/O
                         net (fo=1, routed)           0.661     8.792    i_mem/sram_reg_1216_1279_24_26_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.916 r  i_mem/mem_reg_0_255_0_0_i_145/O
                         net (fo=1, routed)           0.000     8.916    i_mem/mem_reg_0_255_0_0_i_145_n_0
    SLICE_X49Y67         MUXF7 (Prop_muxf7_I0_O)      0.238     9.154 r  i_mem/mem_reg_0_255_0_0_i_94/O
                         net (fo=1, routed)           1.205    10.358    i_mem/mem_reg_0_255_0_0_i_94_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.298    10.656 r  i_mem/mem_reg_0_255_0_0_i_55/O
                         net (fo=1, routed)           1.175    11.832    i_mem/mem_reg_0_255_0_0_i_55_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    11.956 r  i_mem/mem_reg_0_255_0_0_i_13/O
                         net (fo=38, routed)          8.136    20.092    rf/pc_reg_reg[13]_10
    SLICE_X5Y88          LUT6 (Prop_lut6_I2_O)        0.124    20.216 r  rf/mem_reg_0_255_3_3_i_1/O
                         net (fo=69, routed)          2.973    23.189    i_mem/read_data2[3]
    SLICE_X25Y110        LUT6 (Prop_lut6_I5_O)        0.124    23.313 r  i_mem/i__carry_i_11__0/O
                         net (fo=90, routed)          3.204    26.517    i_mem/reg_array_reg[1][13][3]
    SLICE_X36Y126        LUT5 (Prop_lut5_I1_O)        0.152    26.669 r  i_mem/mem_reg_0_255_0_0_i_183/O
                         net (fo=2, routed)           0.976    27.645    i_mem/mem_reg_0_255_0_0_i_183_n_0
    SLICE_X36Y125        LUT3 (Prop_lut3_I0_O)        0.354    27.999 r  i_mem/mem_reg_0_255_0_0_i_137/O
                         net (fo=4, routed)           1.150    29.150    i_mem/mem_reg_0_255_0_0_i_137_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I0_O)        0.326    29.476 r  i_mem/mem_reg_0_255_0_0_i_90/O
                         net (fo=2, routed)           1.048    30.524    i_mem/mem_reg_0_255_0_0_i_90_n_0
    SLICE_X28Y114        LUT5 (Prop_lut5_I3_O)        0.124    30.648 r  i_mem/mem_reg_0_255_0_0_i_48/O
                         net (fo=11, routed)          0.992    31.640    i_mem/mem_reg_0_255_0_0_i_48_n_0
    SLICE_X13Y114        LUT6 (Prop_lut6_I1_O)        0.124    31.764 r  i_mem/mem_reg_0_255_18_18_i_9/O
                         net (fo=192, routed)         5.382    37.146    d_mem/mem_reg_768_1023_19_19/A0
    SLICE_X34Y133        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.430    37.576 r  d_mem/mem_reg_768_1023_19_19/RAMS64E_A/O
                         net (fo=1, routed)           0.000    37.576    d_mem/mem_reg_768_1023_19_19/OA
    SLICE_X34Y133        MUXF7 (Prop_muxf7_I1_O)      0.214    37.790 r  d_mem/mem_reg_768_1023_19_19/F7.A/O
                         net (fo=1, routed)           0.000    37.790    d_mem/mem_reg_768_1023_19_19/O1
    SLICE_X34Y133        MUXF8 (Prop_muxf8_I1_O)      0.088    37.878 r  d_mem/mem_reg_768_1023_19_19/F8/O
                         net (fo=1, routed)           0.944    38.822    d_mem/mem_reg_768_1023_19_19_n_0
    SLICE_X32Y129        LUT6 (Prop_lut6_I0_O)        0.319    39.141 r  d_mem/reg_array[1][19]_i_19/O
                         net (fo=1, routed)           0.000    39.141    d_mem/reg_array[1][19]_i_19_n_0
    SLICE_X32Y129        MUXF7 (Prop_muxf7_I0_O)      0.238    39.379 r  d_mem/reg_array_reg[1][19]_i_10/O
                         net (fo=1, routed)           0.000    39.379    d_mem/reg_array_reg[1][19]_i_10_n_0
    SLICE_X32Y129        MUXF8 (Prop_muxf8_I0_O)      0.104    39.483 r  d_mem/reg_array_reg[1][19]_i_5/O
                         net (fo=1, routed)           1.170    40.653    d_mem/dataout0[19]
    SLICE_X20Y122        LUT2 (Prop_lut2_I0_O)        0.342    40.995 r  d_mem/reg_array[1][19]_i_2/O
                         net (fo=1, routed)           0.306    41.302    i_mem/mem_read_data[19]
    SLICE_X20Y121        LUT5 (Prop_lut5_I0_O)        0.326    41.628 r  i_mem/reg_array[1][19]_i_1/O
                         net (fo=31, routed)          3.233    44.860    rf/D[19]
    SLICE_X1Y139         FDRE                                         r  rf/reg_array_reg[4][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.678    98.727    rf/clk_out1
    SLICE_X1Y139         FDRE                                         r  rf/reg_array_reg[4][19]/C
                         clock pessimism              0.502    99.228    
                         clock uncertainty           -0.149    99.079    
    SLICE_X1Y139         FDRE (Setup_fdre_C_D)       -0.067    99.012    rf/reg_array_reg[4][19]
  -------------------------------------------------------------------
                         required time                         99.012    
                         arrival time                         -44.860    
  -------------------------------------------------------------------
                         slack                                 54.152    

Slack (MET) :             54.161ns  (required time - arrival time)
  Source:                 pc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rf/reg_array_reg[13][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        45.346ns  (logic 4.481ns (9.882%)  route 40.865ns (90.118%))
  Logic Levels:           20  (LUT2=1 LUT3=2 LUT5=2 LUT6=8 MUXF7=3 MUXF8=2 RAMD64E=1 RAMS64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.277ns = ( 98.723 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.731    -0.736    clk
    SLICE_X40Y110        FDRE                                         r  pc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  pc_reg_reg[2]/Q
                         net (fo=2055, routed)        8.286     8.007    i_mem/sram_reg_1216_1279_24_26/ADDRA0
    SLICE_X50Y67         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     8.131 r  i_mem/sram_reg_1216_1279_24_26/RAMA/O
                         net (fo=1, routed)           0.661     8.792    i_mem/sram_reg_1216_1279_24_26_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.916 r  i_mem/mem_reg_0_255_0_0_i_145/O
                         net (fo=1, routed)           0.000     8.916    i_mem/mem_reg_0_255_0_0_i_145_n_0
    SLICE_X49Y67         MUXF7 (Prop_muxf7_I0_O)      0.238     9.154 r  i_mem/mem_reg_0_255_0_0_i_94/O
                         net (fo=1, routed)           1.205    10.358    i_mem/mem_reg_0_255_0_0_i_94_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.298    10.656 r  i_mem/mem_reg_0_255_0_0_i_55/O
                         net (fo=1, routed)           1.175    11.832    i_mem/mem_reg_0_255_0_0_i_55_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    11.956 r  i_mem/mem_reg_0_255_0_0_i_13/O
                         net (fo=38, routed)          8.136    20.092    rf/pc_reg_reg[13]_10
    SLICE_X5Y88          LUT6 (Prop_lut6_I2_O)        0.124    20.216 r  rf/mem_reg_0_255_3_3_i_1/O
                         net (fo=69, routed)          2.973    23.189    i_mem/read_data2[3]
    SLICE_X25Y110        LUT6 (Prop_lut6_I5_O)        0.124    23.313 r  i_mem/i__carry_i_11__0/O
                         net (fo=90, routed)          3.204    26.517    i_mem/reg_array_reg[1][13][3]
    SLICE_X36Y126        LUT5 (Prop_lut5_I1_O)        0.152    26.669 r  i_mem/mem_reg_0_255_0_0_i_183/O
                         net (fo=2, routed)           0.976    27.645    i_mem/mem_reg_0_255_0_0_i_183_n_0
    SLICE_X36Y125        LUT3 (Prop_lut3_I0_O)        0.354    27.999 r  i_mem/mem_reg_0_255_0_0_i_137/O
                         net (fo=4, routed)           0.674    28.673    i_mem/mem_reg_0_255_0_0_i_137_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I3_O)        0.326    28.999 r  i_mem/mem_reg_0_255_0_0_i_87/O
                         net (fo=2, routed)           0.830    29.828    i_mem/mem_reg_0_255_0_0_i_87_n_0
    SLICE_X35Y117        LUT5 (Prop_lut5_I3_O)        0.124    29.952 r  i_mem/mem_reg_0_255_0_0_i_44/O
                         net (fo=11, routed)          1.780    31.733    i_mem/mem_reg_0_255_0_0_i_44_n_0
    SLICE_X13Y120        LUT6 (Prop_lut6_I1_O)        0.124    31.857 r  i_mem/mem_reg_0_255_12_12_i_8/O
                         net (fo=192, routed)         6.328    38.184    d_mem/mem_reg_3584_3839_13_13/A1
    SLICE_X6Y149         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    38.308 r  d_mem/mem_reg_3584_3839_13_13/RAMS64E_D/O
                         net (fo=1, routed)           0.000    38.308    d_mem/mem_reg_3584_3839_13_13/OD
    SLICE_X6Y149         MUXF7 (Prop_muxf7_I0_O)      0.241    38.549 r  d_mem/mem_reg_3584_3839_13_13/F7.B/O
                         net (fo=1, routed)           0.000    38.549    d_mem/mem_reg_3584_3839_13_13/O0
    SLICE_X6Y149         MUXF8 (Prop_muxf8_I0_O)      0.098    38.647 r  d_mem/mem_reg_3584_3839_13_13/F8/O
                         net (fo=1, routed)           1.402    40.049    d_mem/mem_reg_3584_3839_13_13_n_0
    SLICE_X7Y140         LUT6 (Prop_lut6_I1_O)        0.319    40.368 r  d_mem/reg_array[1][13]_i_17/O
                         net (fo=1, routed)           0.000    40.368    d_mem/reg_array[1][13]_i_17_n_0
    SLICE_X7Y140         MUXF7 (Prop_muxf7_I1_O)      0.217    40.585 r  d_mem/reg_array_reg[1][13]_i_10/O
                         net (fo=1, routed)           0.000    40.585    d_mem/reg_array_reg[1][13]_i_10_n_0
    SLICE_X7Y140         MUXF8 (Prop_muxf8_I1_O)      0.094    40.679 r  d_mem/reg_array_reg[1][13]_i_4/O
                         net (fo=1, routed)           1.429    42.108    d_mem/dataout0[13]
    SLICE_X9Y127         LUT2 (Prop_lut2_I0_O)        0.342    42.450 r  d_mem/reg_array[1][13]_i_2/O
                         net (fo=1, routed)           0.652    43.101    i_mem/mem_read_data[13]
    SLICE_X9Y127         LUT3 (Prop_lut3_I0_O)        0.354    43.455 r  i_mem/reg_array[1][13]_i_1/O
                         net (fo=31, routed)          1.156    44.611    rf/D[13]
    SLICE_X4Y135         FDRE                                         r  rf/reg_array_reg[13][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.674    98.723    rf/clk_out1
    SLICE_X4Y135         FDRE                                         r  rf/reg_array_reg[13][13]/C
                         clock pessimism              0.502    99.224    
                         clock uncertainty           -0.149    99.075    
    SLICE_X4Y135         FDRE (Setup_fdre_C_D)       -0.303    98.772    rf/reg_array_reg[13][13]
  -------------------------------------------------------------------
                         required time                         98.772    
                         arrival time                         -44.611    
  -------------------------------------------------------------------
                         slack                                 54.161    

Slack (MET) :             54.165ns  (required time - arrival time)
  Source:                 pc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rf/reg_array_reg[19][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        45.590ns  (logic 4.753ns (10.425%)  route 40.837ns (89.575%))
  Logic Levels:           20  (LUT2=1 LUT3=1 LUT5=3 LUT6=8 MUXF7=3 MUXF8=2 RAMD64E=1 RAMS64E=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.275ns = ( 98.725 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.731    -0.736    clk
    SLICE_X40Y110        FDRE                                         r  pc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  pc_reg_reg[2]/Q
                         net (fo=2055, routed)        8.286     8.007    i_mem/sram_reg_1216_1279_24_26/ADDRA0
    SLICE_X50Y67         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     8.131 r  i_mem/sram_reg_1216_1279_24_26/RAMA/O
                         net (fo=1, routed)           0.661     8.792    i_mem/sram_reg_1216_1279_24_26_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.916 r  i_mem/mem_reg_0_255_0_0_i_145/O
                         net (fo=1, routed)           0.000     8.916    i_mem/mem_reg_0_255_0_0_i_145_n_0
    SLICE_X49Y67         MUXF7 (Prop_muxf7_I0_O)      0.238     9.154 r  i_mem/mem_reg_0_255_0_0_i_94/O
                         net (fo=1, routed)           1.205    10.358    i_mem/mem_reg_0_255_0_0_i_94_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.298    10.656 r  i_mem/mem_reg_0_255_0_0_i_55/O
                         net (fo=1, routed)           1.175    11.832    i_mem/mem_reg_0_255_0_0_i_55_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    11.956 r  i_mem/mem_reg_0_255_0_0_i_13/O
                         net (fo=38, routed)          8.136    20.092    rf/pc_reg_reg[13]_10
    SLICE_X5Y88          LUT6 (Prop_lut6_I2_O)        0.124    20.216 r  rf/mem_reg_0_255_3_3_i_1/O
                         net (fo=69, routed)          2.973    23.189    i_mem/read_data2[3]
    SLICE_X25Y110        LUT6 (Prop_lut6_I5_O)        0.124    23.313 r  i_mem/i__carry_i_11__0/O
                         net (fo=90, routed)          3.204    26.517    i_mem/reg_array_reg[1][13][3]
    SLICE_X36Y126        LUT5 (Prop_lut5_I1_O)        0.152    26.669 r  i_mem/mem_reg_0_255_0_0_i_183/O
                         net (fo=2, routed)           0.976    27.645    i_mem/mem_reg_0_255_0_0_i_183_n_0
    SLICE_X36Y125        LUT3 (Prop_lut3_I0_O)        0.354    27.999 r  i_mem/mem_reg_0_255_0_0_i_137/O
                         net (fo=4, routed)           1.150    29.150    i_mem/mem_reg_0_255_0_0_i_137_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I0_O)        0.326    29.476 r  i_mem/mem_reg_0_255_0_0_i_90/O
                         net (fo=2, routed)           1.048    30.524    i_mem/mem_reg_0_255_0_0_i_90_n_0
    SLICE_X28Y114        LUT5 (Prop_lut5_I3_O)        0.124    30.648 r  i_mem/mem_reg_0_255_0_0_i_48/O
                         net (fo=11, routed)          0.992    31.640    i_mem/mem_reg_0_255_0_0_i_48_n_0
    SLICE_X13Y114        LUT6 (Prop_lut6_I1_O)        0.124    31.764 r  i_mem/mem_reg_0_255_18_18_i_9/O
                         net (fo=192, routed)         5.382    37.146    d_mem/mem_reg_768_1023_19_19/A0
    SLICE_X34Y133        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.430    37.576 r  d_mem/mem_reg_768_1023_19_19/RAMS64E_A/O
                         net (fo=1, routed)           0.000    37.576    d_mem/mem_reg_768_1023_19_19/OA
    SLICE_X34Y133        MUXF7 (Prop_muxf7_I1_O)      0.214    37.790 r  d_mem/mem_reg_768_1023_19_19/F7.A/O
                         net (fo=1, routed)           0.000    37.790    d_mem/mem_reg_768_1023_19_19/O1
    SLICE_X34Y133        MUXF8 (Prop_muxf8_I1_O)      0.088    37.878 r  d_mem/mem_reg_768_1023_19_19/F8/O
                         net (fo=1, routed)           0.944    38.822    d_mem/mem_reg_768_1023_19_19_n_0
    SLICE_X32Y129        LUT6 (Prop_lut6_I0_O)        0.319    39.141 r  d_mem/reg_array[1][19]_i_19/O
                         net (fo=1, routed)           0.000    39.141    d_mem/reg_array[1][19]_i_19_n_0
    SLICE_X32Y129        MUXF7 (Prop_muxf7_I0_O)      0.238    39.379 r  d_mem/reg_array_reg[1][19]_i_10/O
                         net (fo=1, routed)           0.000    39.379    d_mem/reg_array_reg[1][19]_i_10_n_0
    SLICE_X32Y129        MUXF8 (Prop_muxf8_I0_O)      0.104    39.483 r  d_mem/reg_array_reg[1][19]_i_5/O
                         net (fo=1, routed)           1.170    40.653    d_mem/dataout0[19]
    SLICE_X20Y122        LUT2 (Prop_lut2_I0_O)        0.342    40.995 r  d_mem/reg_array[1][19]_i_2/O
                         net (fo=1, routed)           0.306    41.302    i_mem/mem_read_data[19]
    SLICE_X20Y121        LUT5 (Prop_lut5_I0_O)        0.326    41.628 r  i_mem/reg_array[1][19]_i_1/O
                         net (fo=31, routed)          3.227    44.854    rf/D[19]
    SLICE_X3Y137         FDRE                                         r  rf/reg_array_reg[19][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.676    98.725    rf/clk_out1
    SLICE_X3Y137         FDRE                                         r  rf/reg_array_reg[19][19]/C
                         clock pessimism              0.502    99.226    
                         clock uncertainty           -0.149    99.077    
    SLICE_X3Y137         FDRE (Setup_fdre_C_D)       -0.058    99.019    rf/reg_array_reg[19][19]
  -------------------------------------------------------------------
                         required time                         99.019    
                         arrival time                         -44.854    
  -------------------------------------------------------------------
                         slack                                 54.165    

Slack (MET) :             54.182ns  (required time - arrival time)
  Source:                 pc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rf/reg_array_reg[8][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        45.358ns  (logic 4.481ns (9.879%)  route 40.877ns (90.121%))
  Logic Levels:           20  (LUT2=1 LUT3=2 LUT5=2 LUT6=8 MUXF7=3 MUXF8=2 RAMD64E=1 RAMS64E=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 98.719 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.731    -0.736    clk
    SLICE_X40Y110        FDRE                                         r  pc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  pc_reg_reg[2]/Q
                         net (fo=2055, routed)        8.286     8.007    i_mem/sram_reg_1216_1279_24_26/ADDRA0
    SLICE_X50Y67         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     8.131 r  i_mem/sram_reg_1216_1279_24_26/RAMA/O
                         net (fo=1, routed)           0.661     8.792    i_mem/sram_reg_1216_1279_24_26_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.916 r  i_mem/mem_reg_0_255_0_0_i_145/O
                         net (fo=1, routed)           0.000     8.916    i_mem/mem_reg_0_255_0_0_i_145_n_0
    SLICE_X49Y67         MUXF7 (Prop_muxf7_I0_O)      0.238     9.154 r  i_mem/mem_reg_0_255_0_0_i_94/O
                         net (fo=1, routed)           1.205    10.358    i_mem/mem_reg_0_255_0_0_i_94_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.298    10.656 r  i_mem/mem_reg_0_255_0_0_i_55/O
                         net (fo=1, routed)           1.175    11.832    i_mem/mem_reg_0_255_0_0_i_55_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    11.956 r  i_mem/mem_reg_0_255_0_0_i_13/O
                         net (fo=38, routed)          8.136    20.092    rf/pc_reg_reg[13]_10
    SLICE_X5Y88          LUT6 (Prop_lut6_I2_O)        0.124    20.216 r  rf/mem_reg_0_255_3_3_i_1/O
                         net (fo=69, routed)          2.973    23.189    i_mem/read_data2[3]
    SLICE_X25Y110        LUT6 (Prop_lut6_I5_O)        0.124    23.313 r  i_mem/i__carry_i_11__0/O
                         net (fo=90, routed)          3.204    26.517    i_mem/reg_array_reg[1][13][3]
    SLICE_X36Y126        LUT5 (Prop_lut5_I1_O)        0.152    26.669 r  i_mem/mem_reg_0_255_0_0_i_183/O
                         net (fo=2, routed)           0.976    27.645    i_mem/mem_reg_0_255_0_0_i_183_n_0
    SLICE_X36Y125        LUT3 (Prop_lut3_I0_O)        0.354    27.999 r  i_mem/mem_reg_0_255_0_0_i_137/O
                         net (fo=4, routed)           0.674    28.673    i_mem/mem_reg_0_255_0_0_i_137_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I3_O)        0.326    28.999 r  i_mem/mem_reg_0_255_0_0_i_87/O
                         net (fo=2, routed)           0.830    29.828    i_mem/mem_reg_0_255_0_0_i_87_n_0
    SLICE_X35Y117        LUT5 (Prop_lut5_I3_O)        0.124    29.952 r  i_mem/mem_reg_0_255_0_0_i_44/O
                         net (fo=11, routed)          1.780    31.733    i_mem/mem_reg_0_255_0_0_i_44_n_0
    SLICE_X13Y120        LUT6 (Prop_lut6_I1_O)        0.124    31.857 r  i_mem/mem_reg_0_255_12_12_i_8/O
                         net (fo=192, routed)         6.328    38.184    d_mem/mem_reg_3584_3839_13_13/A1
    SLICE_X6Y149         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    38.308 r  d_mem/mem_reg_3584_3839_13_13/RAMS64E_D/O
                         net (fo=1, routed)           0.000    38.308    d_mem/mem_reg_3584_3839_13_13/OD
    SLICE_X6Y149         MUXF7 (Prop_muxf7_I0_O)      0.241    38.549 r  d_mem/mem_reg_3584_3839_13_13/F7.B/O
                         net (fo=1, routed)           0.000    38.549    d_mem/mem_reg_3584_3839_13_13/O0
    SLICE_X6Y149         MUXF8 (Prop_muxf8_I0_O)      0.098    38.647 r  d_mem/mem_reg_3584_3839_13_13/F8/O
                         net (fo=1, routed)           1.402    40.049    d_mem/mem_reg_3584_3839_13_13_n_0
    SLICE_X7Y140         LUT6 (Prop_lut6_I1_O)        0.319    40.368 r  d_mem/reg_array[1][13]_i_17/O
                         net (fo=1, routed)           0.000    40.368    d_mem/reg_array[1][13]_i_17_n_0
    SLICE_X7Y140         MUXF7 (Prop_muxf7_I1_O)      0.217    40.585 r  d_mem/reg_array_reg[1][13]_i_10/O
                         net (fo=1, routed)           0.000    40.585    d_mem/reg_array_reg[1][13]_i_10_n_0
    SLICE_X7Y140         MUXF8 (Prop_muxf8_I1_O)      0.094    40.679 r  d_mem/reg_array_reg[1][13]_i_4/O
                         net (fo=1, routed)           1.429    42.108    d_mem/dataout0[13]
    SLICE_X9Y127         LUT2 (Prop_lut2_I0_O)        0.342    42.450 r  d_mem/reg_array[1][13]_i_2/O
                         net (fo=1, routed)           0.652    43.101    i_mem/mem_read_data[13]
    SLICE_X9Y127         LUT3 (Prop_lut3_I0_O)        0.354    43.455 r  i_mem/reg_array[1][13]_i_1/O
                         net (fo=31, routed)          1.167    44.622    rf/D[13]
    SLICE_X0Y131         FDRE                                         r  rf/reg_array_reg[8][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.670    98.719    rf/clk_out1
    SLICE_X0Y131         FDRE                                         r  rf/reg_array_reg[8][13]/C
                         clock pessimism              0.502    99.220    
                         clock uncertainty           -0.149    99.071    
    SLICE_X0Y131         FDRE (Setup_fdre_C_D)       -0.266    98.805    rf/reg_array_reg[8][13]
  -------------------------------------------------------------------
                         required time                         98.805    
                         arrival time                         -44.622    
  -------------------------------------------------------------------
                         slack                                 54.182    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 pc_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pc_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.302%)  route 0.244ns (56.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.638    -0.509    clk
    SLICE_X35Y110        FDRE                                         r  pc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  pc_reg_reg[0]/Q
                         net (fo=5, routed)           0.244    -0.124    i_mem/Q[0]
    SLICE_X35Y110        LUT6 (Prop_lut6_I2_O)        0.045    -0.079 r  i_mem/pc_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.079    p_1_in[0]
    SLICE_X35Y110        FDRE                                         r  pc_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.912    -0.743    clk
    SLICE_X35Y110        FDRE                                         r  pc_reg_reg[0]/C
                         clock pessimism              0.234    -0.509    
    SLICE_X35Y110        FDRE (Hold_fdre_C_D)         0.092    -0.417    pc_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 rf/reg_array_reg[9][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d_mem/mem_reg_3072_3327_9_9/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.365ns (42.792%)  route 0.488ns (57.208%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.558    -0.589    rf/clk_out1
    SLICE_X36Y91         FDRE                                         r  rf/reg_array_reg[9][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  rf/reg_array_reg[9][9]/Q
                         net (fo=2, routed)           0.131    -0.317    rf/reg_array_reg[9]_8[9]
    SLICE_X36Y90         LUT6 (Prop_lut6_I3_O)        0.045    -0.272 r  rf/mem_reg_0_255_9_9_i_18/O
                         net (fo=1, routed)           0.000    -0.272    rf/mem_reg_0_255_9_9_i_18_n_0
    SLICE_X36Y90         MUXF7 (Prop_muxf7_I0_O)      0.071    -0.201 r  rf/mem_reg_0_255_9_9_i_12/O
                         net (fo=1, routed)           0.108    -0.093    rf/mem_reg_0_255_9_9_i_12_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I3_O)        0.108     0.015 r  rf/mem_reg_0_255_9_9_i_1/O
                         net (fo=70, routed)          0.249     0.264    d_mem/mem_reg_3072_3327_9_9/D
    SLICE_X30Y94         RAMS64E                                      r  d_mem/mem_reg_3072_3327_9_9/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.827    -0.827    d_mem/mem_reg_3072_3327_9_9/WCLK
    SLICE_X30Y94         RAMS64E                                      r  d_mem/mem_reg_3072_3327_9_9/RAMS64E_D/CLK
                         clock pessimism              0.503    -0.324    
    SLICE_X30Y94         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.180    d_mem/mem_reg_3072_3327_9_9/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 rf/reg_array_reg[23][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d_mem/mem_reg_3072_3327_4_4/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.368ns (37.935%)  route 0.602ns (62.065%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.559    -0.588    rf/clk_out1
    SLICE_X36Y94         FDRE                                         r  rf/reg_array_reg[23][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  rf/reg_array_reg[23][4]/Q
                         net (fo=2, routed)           0.062    -0.385    rf/reg_array_reg[23]_22[4]
    SLICE_X37Y94         LUT6 (Prop_lut6_I0_O)        0.045    -0.340 r  rf/mem_reg_0_255_4_4_i_9/O
                         net (fo=1, routed)           0.000    -0.340    rf/mem_reg_0_255_4_4_i_9_n_0
    SLICE_X37Y94         MUXF7 (Prop_muxf7_I1_O)      0.074    -0.266 r  rf/mem_reg_0_255_4_4_i_3/O
                         net (fo=2, routed)           0.304     0.038    rf/mem_reg_0_255_4_4_i_3_n_0
    SLICE_X37Y101        LUT6 (Prop_lut6_I1_O)        0.108     0.146 r  rf/mem_reg_0_255_4_4_i_1/O
                         net (fo=68, routed)          0.236     0.382    d_mem/mem_reg_3072_3327_4_4/D
    SLICE_X30Y102        RAMS64E                                      r  d_mem/mem_reg_3072_3327_4_4/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.915    -0.740    d_mem/mem_reg_3072_3327_4_4/WCLK
    SLICE_X30Y102        RAMS64E                                      r  d_mem/mem_reg_3072_3327_4_4/RAMS64E_D/CLK
                         clock pessimism              0.503    -0.237    
    SLICE_X30Y102        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.093    d_mem/mem_reg_3072_3327_4_4/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 rf/reg_array_reg[9][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d_mem/mem_reg_3072_3327_9_9/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.365ns (42.792%)  route 0.488ns (57.208%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.558    -0.589    rf/clk_out1
    SLICE_X36Y91         FDRE                                         r  rf/reg_array_reg[9][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  rf/reg_array_reg[9][9]/Q
                         net (fo=2, routed)           0.131    -0.317    rf/reg_array_reg[9]_8[9]
    SLICE_X36Y90         LUT6 (Prop_lut6_I3_O)        0.045    -0.272 r  rf/mem_reg_0_255_9_9_i_18/O
                         net (fo=1, routed)           0.000    -0.272    rf/mem_reg_0_255_9_9_i_18_n_0
    SLICE_X36Y90         MUXF7 (Prop_muxf7_I0_O)      0.071    -0.201 r  rf/mem_reg_0_255_9_9_i_12/O
                         net (fo=1, routed)           0.108    -0.093    rf/mem_reg_0_255_9_9_i_12_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I3_O)        0.108     0.015 r  rf/mem_reg_0_255_9_9_i_1/O
                         net (fo=70, routed)          0.249     0.264    d_mem/mem_reg_3072_3327_9_9/D
    SLICE_X30Y94         RAMS64E                                      r  d_mem/mem_reg_3072_3327_9_9/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.827    -0.827    d_mem/mem_reg_3072_3327_9_9/WCLK
    SLICE_X30Y94         RAMS64E                                      r  d_mem/mem_reg_3072_3327_9_9/RAMS64E_B/CLK
                         clock pessimism              0.503    -0.324    
    SLICE_X30Y94         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105    -0.219    d_mem/mem_reg_3072_3327_9_9/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 rf/reg_array_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d_mem/mem_reg_2304_2559_5_5/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.367ns (37.415%)  route 0.614ns (62.585%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.592    -0.555    rf/clk_out1
    SLICE_X1Y98          FDRE                                         r  rf/reg_array_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  rf/reg_array_reg[1][5]/Q
                         net (fo=2, routed)           0.194    -0.220    rf/reg_array_reg[1]_0[5]
    SLICE_X2Y97          LUT5 (Prop_lut5_I4_O)        0.045    -0.175 r  rf/mem_reg_0_255_5_5_i_12/O
                         net (fo=1, routed)           0.000    -0.175    rf/mem_reg_0_255_5_5_i_12_n_0
    SLICE_X2Y97          MUXF7 (Prop_muxf7_I0_O)      0.073    -0.102 r  rf/mem_reg_0_255_5_5_i_5/O
                         net (fo=1, routed)           0.225     0.123    rf/mem_reg_0_255_5_5_i_5_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I5_O)        0.108     0.231 r  rf/mem_reg_0_255_5_5_i_1/O
                         net (fo=70, routed)          0.195     0.426    d_mem/mem_reg_2304_2559_5_5/D
    SLICE_X6Y101         RAMS64E                                      r  d_mem/mem_reg_2304_2559_5_5/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.947    -0.708    d_mem/mem_reg_2304_2559_5_5/WCLK
    SLICE_X6Y101         RAMS64E                                      r  d_mem/mem_reg_2304_2559_5_5/RAMS64E_D/CLK
                         clock pessimism              0.503    -0.205    
    SLICE_X6Y101         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.061    d_mem/mem_reg_2304_2559_5_5/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.061    
                         arrival time                           0.426    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 rf/reg_array_reg[9][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d_mem/mem_reg_3072_3327_9_9/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.365ns (42.792%)  route 0.488ns (57.208%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.558    -0.589    rf/clk_out1
    SLICE_X36Y91         FDRE                                         r  rf/reg_array_reg[9][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  rf/reg_array_reg[9][9]/Q
                         net (fo=2, routed)           0.131    -0.317    rf/reg_array_reg[9]_8[9]
    SLICE_X36Y90         LUT6 (Prop_lut6_I3_O)        0.045    -0.272 r  rf/mem_reg_0_255_9_9_i_18/O
                         net (fo=1, routed)           0.000    -0.272    rf/mem_reg_0_255_9_9_i_18_n_0
    SLICE_X36Y90         MUXF7 (Prop_muxf7_I0_O)      0.071    -0.201 r  rf/mem_reg_0_255_9_9_i_12/O
                         net (fo=1, routed)           0.108    -0.093    rf/mem_reg_0_255_9_9_i_12_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I3_O)        0.108     0.015 r  rf/mem_reg_0_255_9_9_i_1/O
                         net (fo=70, routed)          0.249     0.264    d_mem/mem_reg_3072_3327_9_9/D
    SLICE_X30Y94         RAMS64E                                      r  d_mem/mem_reg_3072_3327_9_9/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.827    -0.827    d_mem/mem_reg_3072_3327_9_9/WCLK
    SLICE_X30Y94         RAMS64E                                      r  d_mem/mem_reg_3072_3327_9_9/RAMS64E_C/CLK
                         clock pessimism              0.503    -0.324    
    SLICE_X30Y94         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.101    -0.223    d_mem/mem_reg_3072_3327_9_9/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 rf/reg_array_reg[28][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d_mem/mem_reg_768_1023_0_0/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.368ns (45.050%)  route 0.449ns (54.950%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.673    -0.474    rf/clk_out1
    SLICE_X1Y103         FDRE                                         r  rf/reg_array_reg[28][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  rf/reg_array_reg[28][0]/Q
                         net (fo=2, routed)           0.104    -0.229    rf/reg_array_reg[28]_27[0]
    SLICE_X3Y103         LUT6 (Prop_lut6_I5_O)        0.045    -0.184 r  rf/mem_reg_0_255_0_0_i_52/O
                         net (fo=1, routed)           0.000    -0.184    rf/mem_reg_0_255_0_0_i_52_n_0
    SLICE_X3Y103         MUXF7 (Prop_muxf7_I1_O)      0.074    -0.110 r  rf/mem_reg_0_255_0_0_i_11/O
                         net (fo=1, routed)           0.157     0.048    rf/mem_reg_0_255_0_0_i_11_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I0_O)        0.108     0.156 r  rf/mem_reg_0_255_0_0_i_1/O
                         net (fo=69, routed)          0.187     0.343    d_mem/mem_reg_768_1023_0_0/D
    SLICE_X2Y99          RAMS64E                                      r  d_mem/mem_reg_768_1023_0_0/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.863    -0.792    d_mem/mem_reg_768_1023_0_0/WCLK
    SLICE_X2Y99          RAMS64E                                      r  d_mem/mem_reg_768_1023_0_0/RAMS64E_D/CLK
                         clock pessimism              0.503    -0.289    
    SLICE_X2Y99          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.145    d_mem/mem_reg_768_1023_0_0/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                           0.343    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 rf/reg_array_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d_mem/mem_reg_0_255_5_5/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.367ns (37.208%)  route 0.619ns (62.792%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.592    -0.555    rf/clk_out1
    SLICE_X1Y98          FDRE                                         r  rf/reg_array_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  rf/reg_array_reg[1][5]/Q
                         net (fo=2, routed)           0.194    -0.220    rf/reg_array_reg[1]_0[5]
    SLICE_X2Y97          LUT5 (Prop_lut5_I4_O)        0.045    -0.175 r  rf/mem_reg_0_255_5_5_i_12/O
                         net (fo=1, routed)           0.000    -0.175    rf/mem_reg_0_255_5_5_i_12_n_0
    SLICE_X2Y97          MUXF7 (Prop_muxf7_I0_O)      0.073    -0.102 r  rf/mem_reg_0_255_5_5_i_5/O
                         net (fo=1, routed)           0.225     0.123    rf/mem_reg_0_255_5_5_i_5_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I5_O)        0.108     0.231 r  rf/mem_reg_0_255_5_5_i_1/O
                         net (fo=70, routed)          0.200     0.431    d_mem/mem_reg_0_255_5_5/D
    SLICE_X2Y102         RAMS64E                                      r  d_mem/mem_reg_0_255_5_5/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.949    -0.706    d_mem/mem_reg_0_255_5_5/WCLK
    SLICE_X2Y102         RAMS64E                                      r  d_mem/mem_reg_0_255_5_5/RAMS64E_D/CLK
                         clock pessimism              0.503    -0.203    
    SLICE_X2Y102         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.059    d_mem/mem_reg_0_255_5_5/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.059    
                         arrival time                           0.431    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 rf/reg_array_reg[23][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d_mem/mem_reg_3072_3327_4_4/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.368ns (37.935%)  route 0.602ns (62.065%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.559    -0.588    rf/clk_out1
    SLICE_X36Y94         FDRE                                         r  rf/reg_array_reg[23][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  rf/reg_array_reg[23][4]/Q
                         net (fo=2, routed)           0.062    -0.385    rf/reg_array_reg[23]_22[4]
    SLICE_X37Y94         LUT6 (Prop_lut6_I0_O)        0.045    -0.340 r  rf/mem_reg_0_255_4_4_i_9/O
                         net (fo=1, routed)           0.000    -0.340    rf/mem_reg_0_255_4_4_i_9_n_0
    SLICE_X37Y94         MUXF7 (Prop_muxf7_I1_O)      0.074    -0.266 r  rf/mem_reg_0_255_4_4_i_3/O
                         net (fo=2, routed)           0.304     0.038    rf/mem_reg_0_255_4_4_i_3_n_0
    SLICE_X37Y101        LUT6 (Prop_lut6_I1_O)        0.108     0.146 r  rf/mem_reg_0_255_4_4_i_1/O
                         net (fo=68, routed)          0.236     0.382    d_mem/mem_reg_3072_3327_4_4/D
    SLICE_X30Y102        RAMS64E                                      r  d_mem/mem_reg_3072_3327_4_4/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.915    -0.740    d_mem/mem_reg_3072_3327_4_4/WCLK
    SLICE_X30Y102        RAMS64E                                      r  d_mem/mem_reg_3072_3327_4_4/RAMS64E_B/CLK
                         clock pessimism              0.503    -0.237    
    SLICE_X30Y102        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105    -0.132    d_mem/mem_reg_3072_3327_4_4/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 rf/reg_array_reg[23][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d_mem/mem_reg_3072_3327_4_4/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.368ns (37.935%)  route 0.602ns (62.065%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.559    -0.588    rf/clk_out1
    SLICE_X36Y94         FDRE                                         r  rf/reg_array_reg[23][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  rf/reg_array_reg[23][4]/Q
                         net (fo=2, routed)           0.062    -0.385    rf/reg_array_reg[23]_22[4]
    SLICE_X37Y94         LUT6 (Prop_lut6_I0_O)        0.045    -0.340 r  rf/mem_reg_0_255_4_4_i_9/O
                         net (fo=1, routed)           0.000    -0.340    rf/mem_reg_0_255_4_4_i_9_n_0
    SLICE_X37Y94         MUXF7 (Prop_muxf7_I1_O)      0.074    -0.266 r  rf/mem_reg_0_255_4_4_i_3/O
                         net (fo=2, routed)           0.304     0.038    rf/mem_reg_0_255_4_4_i_3_n_0
    SLICE_X37Y101        LUT6 (Prop_lut6_I1_O)        0.108     0.146 r  rf/mem_reg_0_255_4_4_i_1/O
                         net (fo=68, routed)          0.236     0.382    d_mem/mem_reg_3072_3327_4_4/D
    SLICE_X30Y102        RAMS64E                                      r  d_mem/mem_reg_3072_3327_4_4/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.915    -0.740    d_mem/mem_reg_3072_3327_4_4/WCLK
    SLICE_X30Y102        RAMS64E                                      r  d_mem/mem_reg_3072_3327_4_4/RAMS64E_C/CLK
                         clock pessimism              0.503    -0.237    
    SLICE_X30Y102        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.101    -0.136    d_mem/mem_reg_3072_3327_4_4/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.518    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X31Y89     rf/out_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X31Y84     rf/out_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X0Y85      rf/out_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X0Y84      rf/out_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X0Y102     rf/reg_array_reg[10][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X4Y94      rf/reg_array_reg[10][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X3Y107     rf/reg_array_reg[10][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X18Y128    rf/reg_array_reg[10][12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X8Y113     d_mem/mem_reg_1280_1535_21_21/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y108    d_mem/mem_reg_2560_2815_4_4/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X30Y44     i_mem/sram_reg_3328_3391_6_8/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X30Y44     i_mem/sram_reg_3328_3391_6_8/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X30Y44     i_mem/sram_reg_3328_3391_6_8/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X30Y44     i_mem/sram_reg_3328_3391_6_8/RAMD/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X8Y113     d_mem/mem_reg_1280_1535_21_21/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X8Y113     d_mem/mem_reg_1280_1535_21_21/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X8Y113     d_mem/mem_reg_1280_1535_21_21/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y108    d_mem/mem_reg_2560_2815_4_4/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X8Y113     d_mem/mem_reg_1280_1535_21_21/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X38Y105    d_mem/mem_reg_768_1023_7_7/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X38Y105    d_mem/mem_reg_768_1023_7_7/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X38Y105    d_mem/mem_reg_768_1023_7_7/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X38Y105    d_mem/mem_reg_768_1023_7_7/RAMS64E_D/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X50Y50     i_mem/sram_reg_1344_1407_31_31/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y61     i_mem/sram_reg_2880_2943_18_20/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y61     i_mem/sram_reg_2880_2943_18_20/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y61     i_mem/sram_reg_2880_2943_18_20/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y61     i_mem/sram_reg_2880_2943_18_20/RAMD/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       54.022ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.338ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             54.022ns  (required time - arrival time)
  Source:                 pc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rf/reg_array_reg[14][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        45.522ns  (logic 4.481ns (9.844%)  route 41.041ns (90.156%))
  Logic Levels:           20  (LUT2=1 LUT3=2 LUT5=2 LUT6=8 MUXF7=3 MUXF8=2 RAMD64E=1 RAMS64E=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.278ns = ( 98.722 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.731    -0.736    clk
    SLICE_X40Y110        FDRE                                         r  pc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  pc_reg_reg[2]/Q
                         net (fo=2055, routed)        8.286     8.007    i_mem/sram_reg_1216_1279_24_26/ADDRA0
    SLICE_X50Y67         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     8.131 r  i_mem/sram_reg_1216_1279_24_26/RAMA/O
                         net (fo=1, routed)           0.661     8.792    i_mem/sram_reg_1216_1279_24_26_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.916 r  i_mem/mem_reg_0_255_0_0_i_145/O
                         net (fo=1, routed)           0.000     8.916    i_mem/mem_reg_0_255_0_0_i_145_n_0
    SLICE_X49Y67         MUXF7 (Prop_muxf7_I0_O)      0.238     9.154 r  i_mem/mem_reg_0_255_0_0_i_94/O
                         net (fo=1, routed)           1.205    10.358    i_mem/mem_reg_0_255_0_0_i_94_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.298    10.656 r  i_mem/mem_reg_0_255_0_0_i_55/O
                         net (fo=1, routed)           1.175    11.832    i_mem/mem_reg_0_255_0_0_i_55_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    11.956 r  i_mem/mem_reg_0_255_0_0_i_13/O
                         net (fo=38, routed)          8.136    20.092    rf/pc_reg_reg[13]_10
    SLICE_X5Y88          LUT6 (Prop_lut6_I2_O)        0.124    20.216 r  rf/mem_reg_0_255_3_3_i_1/O
                         net (fo=69, routed)          2.973    23.189    i_mem/read_data2[3]
    SLICE_X25Y110        LUT6 (Prop_lut6_I5_O)        0.124    23.313 r  i_mem/i__carry_i_11__0/O
                         net (fo=90, routed)          3.204    26.517    i_mem/reg_array_reg[1][13][3]
    SLICE_X36Y126        LUT5 (Prop_lut5_I1_O)        0.152    26.669 r  i_mem/mem_reg_0_255_0_0_i_183/O
                         net (fo=2, routed)           0.976    27.645    i_mem/mem_reg_0_255_0_0_i_183_n_0
    SLICE_X36Y125        LUT3 (Prop_lut3_I0_O)        0.354    27.999 r  i_mem/mem_reg_0_255_0_0_i_137/O
                         net (fo=4, routed)           0.674    28.673    i_mem/mem_reg_0_255_0_0_i_137_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I3_O)        0.326    28.999 r  i_mem/mem_reg_0_255_0_0_i_87/O
                         net (fo=2, routed)           0.830    29.828    i_mem/mem_reg_0_255_0_0_i_87_n_0
    SLICE_X35Y117        LUT5 (Prop_lut5_I3_O)        0.124    29.952 r  i_mem/mem_reg_0_255_0_0_i_44/O
                         net (fo=11, routed)          1.780    31.733    i_mem/mem_reg_0_255_0_0_i_44_n_0
    SLICE_X13Y120        LUT6 (Prop_lut6_I1_O)        0.124    31.857 r  i_mem/mem_reg_0_255_12_12_i_8/O
                         net (fo=192, routed)         6.328    38.184    d_mem/mem_reg_3584_3839_13_13/A1
    SLICE_X6Y149         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    38.308 r  d_mem/mem_reg_3584_3839_13_13/RAMS64E_D/O
                         net (fo=1, routed)           0.000    38.308    d_mem/mem_reg_3584_3839_13_13/OD
    SLICE_X6Y149         MUXF7 (Prop_muxf7_I0_O)      0.241    38.549 r  d_mem/mem_reg_3584_3839_13_13/F7.B/O
                         net (fo=1, routed)           0.000    38.549    d_mem/mem_reg_3584_3839_13_13/O0
    SLICE_X6Y149         MUXF8 (Prop_muxf8_I0_O)      0.098    38.647 r  d_mem/mem_reg_3584_3839_13_13/F8/O
                         net (fo=1, routed)           1.402    40.049    d_mem/mem_reg_3584_3839_13_13_n_0
    SLICE_X7Y140         LUT6 (Prop_lut6_I1_O)        0.319    40.368 r  d_mem/reg_array[1][13]_i_17/O
                         net (fo=1, routed)           0.000    40.368    d_mem/reg_array[1][13]_i_17_n_0
    SLICE_X7Y140         MUXF7 (Prop_muxf7_I1_O)      0.217    40.585 r  d_mem/reg_array_reg[1][13]_i_10/O
                         net (fo=1, routed)           0.000    40.585    d_mem/reg_array_reg[1][13]_i_10_n_0
    SLICE_X7Y140         MUXF8 (Prop_muxf8_I1_O)      0.094    40.679 r  d_mem/reg_array_reg[1][13]_i_4/O
                         net (fo=1, routed)           1.429    42.108    d_mem/dataout0[13]
    SLICE_X9Y127         LUT2 (Prop_lut2_I0_O)        0.342    42.450 r  d_mem/reg_array[1][13]_i_2/O
                         net (fo=1, routed)           0.652    43.101    i_mem/mem_read_data[13]
    SLICE_X9Y127         LUT3 (Prop_lut3_I0_O)        0.354    43.455 r  i_mem/reg_array[1][13]_i_1/O
                         net (fo=31, routed)          1.331    44.786    rf/D[13]
    SLICE_X0Y133         FDRE                                         r  rf/reg_array_reg[14][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.673    98.722    rf/clk_out1
    SLICE_X0Y133         FDRE                                         r  rf/reg_array_reg[14][13]/C
                         clock pessimism              0.502    99.223    
                         clock uncertainty           -0.140    99.083    
    SLICE_X0Y133         FDRE (Setup_fdre_C_D)       -0.275    98.808    rf/reg_array_reg[14][13]
  -------------------------------------------------------------------
                         required time                         98.808    
                         arrival time                         -44.786    
  -------------------------------------------------------------------
                         slack                                 54.022    

Slack (MET) :             54.030ns  (required time - arrival time)
  Source:                 pc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rf/reg_array_reg[3][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        45.486ns  (logic 4.481ns (9.851%)  route 41.005ns (90.149%))
  Logic Levels:           20  (LUT2=1 LUT3=2 LUT5=2 LUT6=8 MUXF7=3 MUXF8=2 RAMD64E=1 RAMS64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.277ns = ( 98.723 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.731    -0.736    clk
    SLICE_X40Y110        FDRE                                         r  pc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  pc_reg_reg[2]/Q
                         net (fo=2055, routed)        8.286     8.007    i_mem/sram_reg_1216_1279_24_26/ADDRA0
    SLICE_X50Y67         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     8.131 r  i_mem/sram_reg_1216_1279_24_26/RAMA/O
                         net (fo=1, routed)           0.661     8.792    i_mem/sram_reg_1216_1279_24_26_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.916 r  i_mem/mem_reg_0_255_0_0_i_145/O
                         net (fo=1, routed)           0.000     8.916    i_mem/mem_reg_0_255_0_0_i_145_n_0
    SLICE_X49Y67         MUXF7 (Prop_muxf7_I0_O)      0.238     9.154 r  i_mem/mem_reg_0_255_0_0_i_94/O
                         net (fo=1, routed)           1.205    10.358    i_mem/mem_reg_0_255_0_0_i_94_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.298    10.656 r  i_mem/mem_reg_0_255_0_0_i_55/O
                         net (fo=1, routed)           1.175    11.832    i_mem/mem_reg_0_255_0_0_i_55_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    11.956 r  i_mem/mem_reg_0_255_0_0_i_13/O
                         net (fo=38, routed)          8.136    20.092    rf/pc_reg_reg[13]_10
    SLICE_X5Y88          LUT6 (Prop_lut6_I2_O)        0.124    20.216 r  rf/mem_reg_0_255_3_3_i_1/O
                         net (fo=69, routed)          2.973    23.189    i_mem/read_data2[3]
    SLICE_X25Y110        LUT6 (Prop_lut6_I5_O)        0.124    23.313 r  i_mem/i__carry_i_11__0/O
                         net (fo=90, routed)          3.204    26.517    i_mem/reg_array_reg[1][13][3]
    SLICE_X36Y126        LUT5 (Prop_lut5_I1_O)        0.152    26.669 r  i_mem/mem_reg_0_255_0_0_i_183/O
                         net (fo=2, routed)           0.976    27.645    i_mem/mem_reg_0_255_0_0_i_183_n_0
    SLICE_X36Y125        LUT3 (Prop_lut3_I0_O)        0.354    27.999 r  i_mem/mem_reg_0_255_0_0_i_137/O
                         net (fo=4, routed)           0.674    28.673    i_mem/mem_reg_0_255_0_0_i_137_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I3_O)        0.326    28.999 r  i_mem/mem_reg_0_255_0_0_i_87/O
                         net (fo=2, routed)           0.830    29.828    i_mem/mem_reg_0_255_0_0_i_87_n_0
    SLICE_X35Y117        LUT5 (Prop_lut5_I3_O)        0.124    29.952 r  i_mem/mem_reg_0_255_0_0_i_44/O
                         net (fo=11, routed)          1.780    31.733    i_mem/mem_reg_0_255_0_0_i_44_n_0
    SLICE_X13Y120        LUT6 (Prop_lut6_I1_O)        0.124    31.857 r  i_mem/mem_reg_0_255_12_12_i_8/O
                         net (fo=192, routed)         6.328    38.184    d_mem/mem_reg_3584_3839_13_13/A1
    SLICE_X6Y149         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    38.308 r  d_mem/mem_reg_3584_3839_13_13/RAMS64E_D/O
                         net (fo=1, routed)           0.000    38.308    d_mem/mem_reg_3584_3839_13_13/OD
    SLICE_X6Y149         MUXF7 (Prop_muxf7_I0_O)      0.241    38.549 r  d_mem/mem_reg_3584_3839_13_13/F7.B/O
                         net (fo=1, routed)           0.000    38.549    d_mem/mem_reg_3584_3839_13_13/O0
    SLICE_X6Y149         MUXF8 (Prop_muxf8_I0_O)      0.098    38.647 r  d_mem/mem_reg_3584_3839_13_13/F8/O
                         net (fo=1, routed)           1.402    40.049    d_mem/mem_reg_3584_3839_13_13_n_0
    SLICE_X7Y140         LUT6 (Prop_lut6_I1_O)        0.319    40.368 r  d_mem/reg_array[1][13]_i_17/O
                         net (fo=1, routed)           0.000    40.368    d_mem/reg_array[1][13]_i_17_n_0
    SLICE_X7Y140         MUXF7 (Prop_muxf7_I1_O)      0.217    40.585 r  d_mem/reg_array_reg[1][13]_i_10/O
                         net (fo=1, routed)           0.000    40.585    d_mem/reg_array_reg[1][13]_i_10_n_0
    SLICE_X7Y140         MUXF8 (Prop_muxf8_I1_O)      0.094    40.679 r  d_mem/reg_array_reg[1][13]_i_4/O
                         net (fo=1, routed)           1.429    42.108    d_mem/dataout0[13]
    SLICE_X9Y127         LUT2 (Prop_lut2_I0_O)        0.342    42.450 r  d_mem/reg_array[1][13]_i_2/O
                         net (fo=1, routed)           0.652    43.101    i_mem/mem_read_data[13]
    SLICE_X9Y127         LUT3 (Prop_lut3_I0_O)        0.354    43.455 r  i_mem/reg_array[1][13]_i_1/O
                         net (fo=31, routed)          1.296    44.751    rf/D[13]
    SLICE_X4Y136         FDRE                                         r  rf/reg_array_reg[3][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.674    98.723    rf/clk_out1
    SLICE_X4Y136         FDRE                                         r  rf/reg_array_reg[3][13]/C
                         clock pessimism              0.502    99.224    
                         clock uncertainty           -0.140    99.084    
    SLICE_X4Y136         FDRE (Setup_fdre_C_D)       -0.303    98.781    rf/reg_array_reg[3][13]
  -------------------------------------------------------------------
                         required time                         98.781    
                         arrival time                         -44.751    
  -------------------------------------------------------------------
                         slack                                 54.030    

Slack (MET) :             54.031ns  (required time - arrival time)
  Source:                 pc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rf/reg_array_reg[23][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        45.723ns  (logic 4.753ns (10.395%)  route 40.970ns (89.605%))
  Logic Levels:           20  (LUT2=1 LUT3=1 LUT5=3 LUT6=8 MUXF7=3 MUXF8=2 RAMD64E=1 RAMS64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.276ns = ( 98.724 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.731    -0.736    clk
    SLICE_X40Y110        FDRE                                         r  pc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  pc_reg_reg[2]/Q
                         net (fo=2055, routed)        8.286     8.007    i_mem/sram_reg_1216_1279_24_26/ADDRA0
    SLICE_X50Y67         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     8.131 r  i_mem/sram_reg_1216_1279_24_26/RAMA/O
                         net (fo=1, routed)           0.661     8.792    i_mem/sram_reg_1216_1279_24_26_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.916 r  i_mem/mem_reg_0_255_0_0_i_145/O
                         net (fo=1, routed)           0.000     8.916    i_mem/mem_reg_0_255_0_0_i_145_n_0
    SLICE_X49Y67         MUXF7 (Prop_muxf7_I0_O)      0.238     9.154 r  i_mem/mem_reg_0_255_0_0_i_94/O
                         net (fo=1, routed)           1.205    10.358    i_mem/mem_reg_0_255_0_0_i_94_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.298    10.656 r  i_mem/mem_reg_0_255_0_0_i_55/O
                         net (fo=1, routed)           1.175    11.832    i_mem/mem_reg_0_255_0_0_i_55_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    11.956 r  i_mem/mem_reg_0_255_0_0_i_13/O
                         net (fo=38, routed)          8.136    20.092    rf/pc_reg_reg[13]_10
    SLICE_X5Y88          LUT6 (Prop_lut6_I2_O)        0.124    20.216 r  rf/mem_reg_0_255_3_3_i_1/O
                         net (fo=69, routed)          2.973    23.189    i_mem/read_data2[3]
    SLICE_X25Y110        LUT6 (Prop_lut6_I5_O)        0.124    23.313 r  i_mem/i__carry_i_11__0/O
                         net (fo=90, routed)          3.204    26.517    i_mem/reg_array_reg[1][13][3]
    SLICE_X36Y126        LUT5 (Prop_lut5_I1_O)        0.152    26.669 r  i_mem/mem_reg_0_255_0_0_i_183/O
                         net (fo=2, routed)           0.976    27.645    i_mem/mem_reg_0_255_0_0_i_183_n_0
    SLICE_X36Y125        LUT3 (Prop_lut3_I0_O)        0.354    27.999 r  i_mem/mem_reg_0_255_0_0_i_137/O
                         net (fo=4, routed)           1.150    29.150    i_mem/mem_reg_0_255_0_0_i_137_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I0_O)        0.326    29.476 r  i_mem/mem_reg_0_255_0_0_i_90/O
                         net (fo=2, routed)           1.048    30.524    i_mem/mem_reg_0_255_0_0_i_90_n_0
    SLICE_X28Y114        LUT5 (Prop_lut5_I3_O)        0.124    30.648 r  i_mem/mem_reg_0_255_0_0_i_48/O
                         net (fo=11, routed)          0.992    31.640    i_mem/mem_reg_0_255_0_0_i_48_n_0
    SLICE_X13Y114        LUT6 (Prop_lut6_I1_O)        0.124    31.764 r  i_mem/mem_reg_0_255_18_18_i_9/O
                         net (fo=192, routed)         5.382    37.146    d_mem/mem_reg_768_1023_19_19/A0
    SLICE_X34Y133        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.430    37.576 r  d_mem/mem_reg_768_1023_19_19/RAMS64E_A/O
                         net (fo=1, routed)           0.000    37.576    d_mem/mem_reg_768_1023_19_19/OA
    SLICE_X34Y133        MUXF7 (Prop_muxf7_I1_O)      0.214    37.790 r  d_mem/mem_reg_768_1023_19_19/F7.A/O
                         net (fo=1, routed)           0.000    37.790    d_mem/mem_reg_768_1023_19_19/O1
    SLICE_X34Y133        MUXF8 (Prop_muxf8_I1_O)      0.088    37.878 r  d_mem/mem_reg_768_1023_19_19/F8/O
                         net (fo=1, routed)           0.944    38.822    d_mem/mem_reg_768_1023_19_19_n_0
    SLICE_X32Y129        LUT6 (Prop_lut6_I0_O)        0.319    39.141 r  d_mem/reg_array[1][19]_i_19/O
                         net (fo=1, routed)           0.000    39.141    d_mem/reg_array[1][19]_i_19_n_0
    SLICE_X32Y129        MUXF7 (Prop_muxf7_I0_O)      0.238    39.379 r  d_mem/reg_array_reg[1][19]_i_10/O
                         net (fo=1, routed)           0.000    39.379    d_mem/reg_array_reg[1][19]_i_10_n_0
    SLICE_X32Y129        MUXF8 (Prop_muxf8_I0_O)      0.104    39.483 r  d_mem/reg_array_reg[1][19]_i_5/O
                         net (fo=1, routed)           1.170    40.653    d_mem/dataout0[19]
    SLICE_X20Y122        LUT2 (Prop_lut2_I0_O)        0.342    40.995 r  d_mem/reg_array[1][19]_i_2/O
                         net (fo=1, routed)           0.306    41.302    i_mem/mem_read_data[19]
    SLICE_X20Y121        LUT5 (Prop_lut5_I0_O)        0.326    41.628 r  i_mem/reg_array[1][19]_i_1/O
                         net (fo=31, routed)          3.359    44.987    rf/D[19]
    SLICE_X3Y135         FDRE                                         r  rf/reg_array_reg[23][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.675    98.724    rf/clk_out1
    SLICE_X3Y135         FDRE                                         r  rf/reg_array_reg[23][19]/C
                         clock pessimism              0.502    99.225    
                         clock uncertainty           -0.140    99.085    
    SLICE_X3Y135         FDRE (Setup_fdre_C_D)       -0.067    99.018    rf/reg_array_reg[23][19]
  -------------------------------------------------------------------
                         required time                         99.018    
                         arrival time                         -44.987    
  -------------------------------------------------------------------
                         slack                                 54.031    

Slack (MET) :             54.079ns  (required time - arrival time)
  Source:                 pc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rf/reg_array_reg[10][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        45.438ns  (logic 4.481ns (9.862%)  route 40.957ns (90.138%))
  Logic Levels:           20  (LUT2=1 LUT3=2 LUT5=2 LUT6=8 MUXF7=3 MUXF8=2 RAMD64E=1 RAMS64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.277ns = ( 98.723 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.731    -0.736    clk
    SLICE_X40Y110        FDRE                                         r  pc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  pc_reg_reg[2]/Q
                         net (fo=2055, routed)        8.286     8.007    i_mem/sram_reg_1216_1279_24_26/ADDRA0
    SLICE_X50Y67         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     8.131 r  i_mem/sram_reg_1216_1279_24_26/RAMA/O
                         net (fo=1, routed)           0.661     8.792    i_mem/sram_reg_1216_1279_24_26_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.916 r  i_mem/mem_reg_0_255_0_0_i_145/O
                         net (fo=1, routed)           0.000     8.916    i_mem/mem_reg_0_255_0_0_i_145_n_0
    SLICE_X49Y67         MUXF7 (Prop_muxf7_I0_O)      0.238     9.154 r  i_mem/mem_reg_0_255_0_0_i_94/O
                         net (fo=1, routed)           1.205    10.358    i_mem/mem_reg_0_255_0_0_i_94_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.298    10.656 r  i_mem/mem_reg_0_255_0_0_i_55/O
                         net (fo=1, routed)           1.175    11.832    i_mem/mem_reg_0_255_0_0_i_55_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    11.956 r  i_mem/mem_reg_0_255_0_0_i_13/O
                         net (fo=38, routed)          8.136    20.092    rf/pc_reg_reg[13]_10
    SLICE_X5Y88          LUT6 (Prop_lut6_I2_O)        0.124    20.216 r  rf/mem_reg_0_255_3_3_i_1/O
                         net (fo=69, routed)          2.973    23.189    i_mem/read_data2[3]
    SLICE_X25Y110        LUT6 (Prop_lut6_I5_O)        0.124    23.313 r  i_mem/i__carry_i_11__0/O
                         net (fo=90, routed)          3.204    26.517    i_mem/reg_array_reg[1][13][3]
    SLICE_X36Y126        LUT5 (Prop_lut5_I1_O)        0.152    26.669 r  i_mem/mem_reg_0_255_0_0_i_183/O
                         net (fo=2, routed)           0.976    27.645    i_mem/mem_reg_0_255_0_0_i_183_n_0
    SLICE_X36Y125        LUT3 (Prop_lut3_I0_O)        0.354    27.999 r  i_mem/mem_reg_0_255_0_0_i_137/O
                         net (fo=4, routed)           0.674    28.673    i_mem/mem_reg_0_255_0_0_i_137_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I3_O)        0.326    28.999 r  i_mem/mem_reg_0_255_0_0_i_87/O
                         net (fo=2, routed)           0.830    29.828    i_mem/mem_reg_0_255_0_0_i_87_n_0
    SLICE_X35Y117        LUT5 (Prop_lut5_I3_O)        0.124    29.952 r  i_mem/mem_reg_0_255_0_0_i_44/O
                         net (fo=11, routed)          1.780    31.733    i_mem/mem_reg_0_255_0_0_i_44_n_0
    SLICE_X13Y120        LUT6 (Prop_lut6_I1_O)        0.124    31.857 r  i_mem/mem_reg_0_255_12_12_i_8/O
                         net (fo=192, routed)         6.328    38.184    d_mem/mem_reg_3584_3839_13_13/A1
    SLICE_X6Y149         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    38.308 r  d_mem/mem_reg_3584_3839_13_13/RAMS64E_D/O
                         net (fo=1, routed)           0.000    38.308    d_mem/mem_reg_3584_3839_13_13/OD
    SLICE_X6Y149         MUXF7 (Prop_muxf7_I0_O)      0.241    38.549 r  d_mem/mem_reg_3584_3839_13_13/F7.B/O
                         net (fo=1, routed)           0.000    38.549    d_mem/mem_reg_3584_3839_13_13/O0
    SLICE_X6Y149         MUXF8 (Prop_muxf8_I0_O)      0.098    38.647 r  d_mem/mem_reg_3584_3839_13_13/F8/O
                         net (fo=1, routed)           1.402    40.049    d_mem/mem_reg_3584_3839_13_13_n_0
    SLICE_X7Y140         LUT6 (Prop_lut6_I1_O)        0.319    40.368 r  d_mem/reg_array[1][13]_i_17/O
                         net (fo=1, routed)           0.000    40.368    d_mem/reg_array[1][13]_i_17_n_0
    SLICE_X7Y140         MUXF7 (Prop_muxf7_I1_O)      0.217    40.585 r  d_mem/reg_array_reg[1][13]_i_10/O
                         net (fo=1, routed)           0.000    40.585    d_mem/reg_array_reg[1][13]_i_10_n_0
    SLICE_X7Y140         MUXF8 (Prop_muxf8_I1_O)      0.094    40.679 r  d_mem/reg_array_reg[1][13]_i_4/O
                         net (fo=1, routed)           1.429    42.108    d_mem/dataout0[13]
    SLICE_X9Y127         LUT2 (Prop_lut2_I0_O)        0.342    42.450 r  d_mem/reg_array[1][13]_i_2/O
                         net (fo=1, routed)           0.652    43.101    i_mem/mem_read_data[13]
    SLICE_X9Y127         LUT3 (Prop_lut3_I0_O)        0.354    43.455 r  i_mem/reg_array[1][13]_i_1/O
                         net (fo=31, routed)          1.247    44.703    rf/D[13]
    SLICE_X0Y134         FDRE                                         r  rf/reg_array_reg[10][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.674    98.723    rf/clk_out1
    SLICE_X0Y134         FDRE                                         r  rf/reg_array_reg[10][13]/C
                         clock pessimism              0.502    99.224    
                         clock uncertainty           -0.140    99.084    
    SLICE_X0Y134         FDRE (Setup_fdre_C_D)       -0.303    98.781    rf/reg_array_reg[10][13]
  -------------------------------------------------------------------
                         required time                         98.781    
                         arrival time                         -44.703    
  -------------------------------------------------------------------
                         slack                                 54.079    

Slack (MET) :             54.116ns  (required time - arrival time)
  Source:                 pc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rf/reg_array_reg[17][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        45.638ns  (logic 4.753ns (10.414%)  route 40.885ns (89.586%))
  Logic Levels:           20  (LUT2=1 LUT3=1 LUT5=3 LUT6=8 MUXF7=3 MUXF8=2 RAMD64E=1 RAMS64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.276ns = ( 98.724 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.731    -0.736    clk
    SLICE_X40Y110        FDRE                                         r  pc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  pc_reg_reg[2]/Q
                         net (fo=2055, routed)        8.286     8.007    i_mem/sram_reg_1216_1279_24_26/ADDRA0
    SLICE_X50Y67         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     8.131 r  i_mem/sram_reg_1216_1279_24_26/RAMA/O
                         net (fo=1, routed)           0.661     8.792    i_mem/sram_reg_1216_1279_24_26_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.916 r  i_mem/mem_reg_0_255_0_0_i_145/O
                         net (fo=1, routed)           0.000     8.916    i_mem/mem_reg_0_255_0_0_i_145_n_0
    SLICE_X49Y67         MUXF7 (Prop_muxf7_I0_O)      0.238     9.154 r  i_mem/mem_reg_0_255_0_0_i_94/O
                         net (fo=1, routed)           1.205    10.358    i_mem/mem_reg_0_255_0_0_i_94_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.298    10.656 r  i_mem/mem_reg_0_255_0_0_i_55/O
                         net (fo=1, routed)           1.175    11.832    i_mem/mem_reg_0_255_0_0_i_55_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    11.956 r  i_mem/mem_reg_0_255_0_0_i_13/O
                         net (fo=38, routed)          8.136    20.092    rf/pc_reg_reg[13]_10
    SLICE_X5Y88          LUT6 (Prop_lut6_I2_O)        0.124    20.216 r  rf/mem_reg_0_255_3_3_i_1/O
                         net (fo=69, routed)          2.973    23.189    i_mem/read_data2[3]
    SLICE_X25Y110        LUT6 (Prop_lut6_I5_O)        0.124    23.313 r  i_mem/i__carry_i_11__0/O
                         net (fo=90, routed)          3.204    26.517    i_mem/reg_array_reg[1][13][3]
    SLICE_X36Y126        LUT5 (Prop_lut5_I1_O)        0.152    26.669 r  i_mem/mem_reg_0_255_0_0_i_183/O
                         net (fo=2, routed)           0.976    27.645    i_mem/mem_reg_0_255_0_0_i_183_n_0
    SLICE_X36Y125        LUT3 (Prop_lut3_I0_O)        0.354    27.999 r  i_mem/mem_reg_0_255_0_0_i_137/O
                         net (fo=4, routed)           1.150    29.150    i_mem/mem_reg_0_255_0_0_i_137_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I0_O)        0.326    29.476 r  i_mem/mem_reg_0_255_0_0_i_90/O
                         net (fo=2, routed)           1.048    30.524    i_mem/mem_reg_0_255_0_0_i_90_n_0
    SLICE_X28Y114        LUT5 (Prop_lut5_I3_O)        0.124    30.648 r  i_mem/mem_reg_0_255_0_0_i_48/O
                         net (fo=11, routed)          0.992    31.640    i_mem/mem_reg_0_255_0_0_i_48_n_0
    SLICE_X13Y114        LUT6 (Prop_lut6_I1_O)        0.124    31.764 r  i_mem/mem_reg_0_255_18_18_i_9/O
                         net (fo=192, routed)         5.382    37.146    d_mem/mem_reg_768_1023_19_19/A0
    SLICE_X34Y133        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.430    37.576 r  d_mem/mem_reg_768_1023_19_19/RAMS64E_A/O
                         net (fo=1, routed)           0.000    37.576    d_mem/mem_reg_768_1023_19_19/OA
    SLICE_X34Y133        MUXF7 (Prop_muxf7_I1_O)      0.214    37.790 r  d_mem/mem_reg_768_1023_19_19/F7.A/O
                         net (fo=1, routed)           0.000    37.790    d_mem/mem_reg_768_1023_19_19/O1
    SLICE_X34Y133        MUXF8 (Prop_muxf8_I1_O)      0.088    37.878 r  d_mem/mem_reg_768_1023_19_19/F8/O
                         net (fo=1, routed)           0.944    38.822    d_mem/mem_reg_768_1023_19_19_n_0
    SLICE_X32Y129        LUT6 (Prop_lut6_I0_O)        0.319    39.141 r  d_mem/reg_array[1][19]_i_19/O
                         net (fo=1, routed)           0.000    39.141    d_mem/reg_array[1][19]_i_19_n_0
    SLICE_X32Y129        MUXF7 (Prop_muxf7_I0_O)      0.238    39.379 r  d_mem/reg_array_reg[1][19]_i_10/O
                         net (fo=1, routed)           0.000    39.379    d_mem/reg_array_reg[1][19]_i_10_n_0
    SLICE_X32Y129        MUXF8 (Prop_muxf8_I0_O)      0.104    39.483 r  d_mem/reg_array_reg[1][19]_i_5/O
                         net (fo=1, routed)           1.170    40.653    d_mem/dataout0[19]
    SLICE_X20Y122        LUT2 (Prop_lut2_I0_O)        0.342    40.995 r  d_mem/reg_array[1][19]_i_2/O
                         net (fo=1, routed)           0.306    41.302    i_mem/mem_read_data[19]
    SLICE_X20Y121        LUT5 (Prop_lut5_I0_O)        0.326    41.628 r  i_mem/reg_array[1][19]_i_1/O
                         net (fo=31, routed)          3.275    44.903    rf/D[19]
    SLICE_X1Y136         FDRE                                         r  rf/reg_array_reg[17][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.675    98.724    rf/clk_out1
    SLICE_X1Y136         FDRE                                         r  rf/reg_array_reg[17][19]/C
                         clock pessimism              0.502    99.225    
                         clock uncertainty           -0.140    99.085    
    SLICE_X1Y136         FDRE (Setup_fdre_C_D)       -0.067    99.018    rf/reg_array_reg[17][19]
  -------------------------------------------------------------------
                         required time                         99.018    
                         arrival time                         -44.903    
  -------------------------------------------------------------------
                         slack                                 54.116    

Slack (MET) :             54.148ns  (required time - arrival time)
  Source:                 pc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rf/reg_array_reg[31][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        45.626ns  (logic 4.979ns (10.912%)  route 40.647ns (89.088%))
  Logic Levels:           20  (LUT2=1 LUT3=1 LUT5=3 LUT6=8 MUXF7=3 MUXF8=2 RAMD64E=1 RAMS64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.276ns = ( 98.724 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.731    -0.736    clk
    SLICE_X40Y110        FDRE                                         r  pc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  pc_reg_reg[2]/Q
                         net (fo=2055, routed)        8.286     8.007    i_mem/sram_reg_1216_1279_24_26/ADDRA0
    SLICE_X50Y67         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     8.131 r  i_mem/sram_reg_1216_1279_24_26/RAMA/O
                         net (fo=1, routed)           0.661     8.792    i_mem/sram_reg_1216_1279_24_26_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.916 r  i_mem/mem_reg_0_255_0_0_i_145/O
                         net (fo=1, routed)           0.000     8.916    i_mem/mem_reg_0_255_0_0_i_145_n_0
    SLICE_X49Y67         MUXF7 (Prop_muxf7_I0_O)      0.238     9.154 r  i_mem/mem_reg_0_255_0_0_i_94/O
                         net (fo=1, routed)           1.205    10.358    i_mem/mem_reg_0_255_0_0_i_94_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.298    10.656 r  i_mem/mem_reg_0_255_0_0_i_55/O
                         net (fo=1, routed)           1.175    11.832    i_mem/mem_reg_0_255_0_0_i_55_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    11.956 r  i_mem/mem_reg_0_255_0_0_i_13/O
                         net (fo=38, routed)          8.136    20.092    rf/pc_reg_reg[13]_10
    SLICE_X5Y88          LUT6 (Prop_lut6_I2_O)        0.124    20.216 r  rf/mem_reg_0_255_3_3_i_1/O
                         net (fo=69, routed)          2.973    23.189    i_mem/read_data2[3]
    SLICE_X25Y110        LUT6 (Prop_lut6_I5_O)        0.124    23.313 r  i_mem/i__carry_i_11__0/O
                         net (fo=90, routed)          3.204    26.517    i_mem/reg_array_reg[1][13][3]
    SLICE_X36Y126        LUT5 (Prop_lut5_I1_O)        0.152    26.669 r  i_mem/mem_reg_0_255_0_0_i_183/O
                         net (fo=2, routed)           0.976    27.645    i_mem/mem_reg_0_255_0_0_i_183_n_0
    SLICE_X36Y125        LUT3 (Prop_lut3_I0_O)        0.354    27.999 r  i_mem/mem_reg_0_255_0_0_i_137/O
                         net (fo=4, routed)           1.150    29.150    i_mem/mem_reg_0_255_0_0_i_137_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I0_O)        0.326    29.476 r  i_mem/mem_reg_0_255_0_0_i_90/O
                         net (fo=2, routed)           1.048    30.524    i_mem/mem_reg_0_255_0_0_i_90_n_0
    SLICE_X28Y114        LUT5 (Prop_lut5_I3_O)        0.124    30.648 r  i_mem/mem_reg_0_255_0_0_i_48/O
                         net (fo=11, routed)          1.262    31.909    i_mem/mem_reg_0_255_0_0_i_48_n_0
    SLICE_X15Y111        LUT6 (Prop_lut6_I1_O)        0.124    32.033 r  i_mem/mem_reg_0_255_24_24_i_9/O
                         net (fo=192, routed)         4.155    36.189    d_mem/mem_reg_768_1023_25_25/A0
    SLICE_X6Y125         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.654    36.842 r  d_mem/mem_reg_768_1023_25_25/RAMS64E_A/O
                         net (fo=1, routed)           0.000    36.842    d_mem/mem_reg_768_1023_25_25/OA
    SLICE_X6Y125         MUXF7 (Prop_muxf7_I1_O)      0.214    37.056 r  d_mem/mem_reg_768_1023_25_25/F7.A/O
                         net (fo=1, routed)           0.000    37.056    d_mem/mem_reg_768_1023_25_25/O1
    SLICE_X6Y125         MUXF8 (Prop_muxf8_I1_O)      0.088    37.144 r  d_mem/mem_reg_768_1023_25_25/F8/O
                         net (fo=1, routed)           1.745    38.890    d_mem/mem_reg_768_1023_25_25_n_0
    SLICE_X3Y111         LUT6 (Prop_lut6_I0_O)        0.319    39.209 r  d_mem/reg_array[1][25]_i_14/O
                         net (fo=1, routed)           0.000    39.209    d_mem/reg_array[1][25]_i_14_n_0
    SLICE_X3Y111         MUXF7 (Prop_muxf7_I0_O)      0.238    39.447 r  d_mem/reg_array_reg[1][25]_i_9/O
                         net (fo=1, routed)           0.000    39.447    d_mem/reg_array_reg[1][25]_i_9_n_0
    SLICE_X3Y111         MUXF8 (Prop_muxf8_I0_O)      0.104    39.551 r  d_mem/reg_array_reg[1][25]_i_5/O
                         net (fo=1, routed)           1.415    40.966    d_mem/dataout0[25]
    SLICE_X18Y113        LUT2 (Prop_lut2_I0_O)        0.344    41.310 r  d_mem/reg_array[1][25]_i_2/O
                         net (fo=1, routed)           0.976    42.286    i_mem/mem_read_data[25]
    SLICE_X22Y124        LUT5 (Prop_lut5_I0_O)        0.326    42.612 r  i_mem/reg_array[1][25]_i_1/O
                         net (fo=31, routed)          2.279    44.891    rf/D[25]
    SLICE_X7Y137         FDRE                                         r  rf/reg_array_reg[31][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.675    98.724    rf/clk_out1
    SLICE_X7Y137         FDRE                                         r  rf/reg_array_reg[31][25]/C
                         clock pessimism              0.502    99.225    
                         clock uncertainty           -0.140    99.085    
    SLICE_X7Y137         FDRE (Setup_fdre_C_D)       -0.047    99.038    rf/reg_array_reg[31][25]
  -------------------------------------------------------------------
                         required time                         99.038    
                         arrival time                         -44.891    
  -------------------------------------------------------------------
                         slack                                 54.148    

Slack (MET) :             54.161ns  (required time - arrival time)
  Source:                 pc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rf/reg_array_reg[4][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        45.596ns  (logic 4.753ns (10.424%)  route 40.843ns (89.576%))
  Logic Levels:           20  (LUT2=1 LUT3=1 LUT5=3 LUT6=8 MUXF7=3 MUXF8=2 RAMD64E=1 RAMS64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 98.727 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.731    -0.736    clk
    SLICE_X40Y110        FDRE                                         r  pc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  pc_reg_reg[2]/Q
                         net (fo=2055, routed)        8.286     8.007    i_mem/sram_reg_1216_1279_24_26/ADDRA0
    SLICE_X50Y67         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     8.131 r  i_mem/sram_reg_1216_1279_24_26/RAMA/O
                         net (fo=1, routed)           0.661     8.792    i_mem/sram_reg_1216_1279_24_26_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.916 r  i_mem/mem_reg_0_255_0_0_i_145/O
                         net (fo=1, routed)           0.000     8.916    i_mem/mem_reg_0_255_0_0_i_145_n_0
    SLICE_X49Y67         MUXF7 (Prop_muxf7_I0_O)      0.238     9.154 r  i_mem/mem_reg_0_255_0_0_i_94/O
                         net (fo=1, routed)           1.205    10.358    i_mem/mem_reg_0_255_0_0_i_94_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.298    10.656 r  i_mem/mem_reg_0_255_0_0_i_55/O
                         net (fo=1, routed)           1.175    11.832    i_mem/mem_reg_0_255_0_0_i_55_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    11.956 r  i_mem/mem_reg_0_255_0_0_i_13/O
                         net (fo=38, routed)          8.136    20.092    rf/pc_reg_reg[13]_10
    SLICE_X5Y88          LUT6 (Prop_lut6_I2_O)        0.124    20.216 r  rf/mem_reg_0_255_3_3_i_1/O
                         net (fo=69, routed)          2.973    23.189    i_mem/read_data2[3]
    SLICE_X25Y110        LUT6 (Prop_lut6_I5_O)        0.124    23.313 r  i_mem/i__carry_i_11__0/O
                         net (fo=90, routed)          3.204    26.517    i_mem/reg_array_reg[1][13][3]
    SLICE_X36Y126        LUT5 (Prop_lut5_I1_O)        0.152    26.669 r  i_mem/mem_reg_0_255_0_0_i_183/O
                         net (fo=2, routed)           0.976    27.645    i_mem/mem_reg_0_255_0_0_i_183_n_0
    SLICE_X36Y125        LUT3 (Prop_lut3_I0_O)        0.354    27.999 r  i_mem/mem_reg_0_255_0_0_i_137/O
                         net (fo=4, routed)           1.150    29.150    i_mem/mem_reg_0_255_0_0_i_137_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I0_O)        0.326    29.476 r  i_mem/mem_reg_0_255_0_0_i_90/O
                         net (fo=2, routed)           1.048    30.524    i_mem/mem_reg_0_255_0_0_i_90_n_0
    SLICE_X28Y114        LUT5 (Prop_lut5_I3_O)        0.124    30.648 r  i_mem/mem_reg_0_255_0_0_i_48/O
                         net (fo=11, routed)          0.992    31.640    i_mem/mem_reg_0_255_0_0_i_48_n_0
    SLICE_X13Y114        LUT6 (Prop_lut6_I1_O)        0.124    31.764 r  i_mem/mem_reg_0_255_18_18_i_9/O
                         net (fo=192, routed)         5.382    37.146    d_mem/mem_reg_768_1023_19_19/A0
    SLICE_X34Y133        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.430    37.576 r  d_mem/mem_reg_768_1023_19_19/RAMS64E_A/O
                         net (fo=1, routed)           0.000    37.576    d_mem/mem_reg_768_1023_19_19/OA
    SLICE_X34Y133        MUXF7 (Prop_muxf7_I1_O)      0.214    37.790 r  d_mem/mem_reg_768_1023_19_19/F7.A/O
                         net (fo=1, routed)           0.000    37.790    d_mem/mem_reg_768_1023_19_19/O1
    SLICE_X34Y133        MUXF8 (Prop_muxf8_I1_O)      0.088    37.878 r  d_mem/mem_reg_768_1023_19_19/F8/O
                         net (fo=1, routed)           0.944    38.822    d_mem/mem_reg_768_1023_19_19_n_0
    SLICE_X32Y129        LUT6 (Prop_lut6_I0_O)        0.319    39.141 r  d_mem/reg_array[1][19]_i_19/O
                         net (fo=1, routed)           0.000    39.141    d_mem/reg_array[1][19]_i_19_n_0
    SLICE_X32Y129        MUXF7 (Prop_muxf7_I0_O)      0.238    39.379 r  d_mem/reg_array_reg[1][19]_i_10/O
                         net (fo=1, routed)           0.000    39.379    d_mem/reg_array_reg[1][19]_i_10_n_0
    SLICE_X32Y129        MUXF8 (Prop_muxf8_I0_O)      0.104    39.483 r  d_mem/reg_array_reg[1][19]_i_5/O
                         net (fo=1, routed)           1.170    40.653    d_mem/dataout0[19]
    SLICE_X20Y122        LUT2 (Prop_lut2_I0_O)        0.342    40.995 r  d_mem/reg_array[1][19]_i_2/O
                         net (fo=1, routed)           0.306    41.302    i_mem/mem_read_data[19]
    SLICE_X20Y121        LUT5 (Prop_lut5_I0_O)        0.326    41.628 r  i_mem/reg_array[1][19]_i_1/O
                         net (fo=31, routed)          3.233    44.860    rf/D[19]
    SLICE_X1Y139         FDRE                                         r  rf/reg_array_reg[4][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.678    98.727    rf/clk_out1
    SLICE_X1Y139         FDRE                                         r  rf/reg_array_reg[4][19]/C
                         clock pessimism              0.502    99.228    
                         clock uncertainty           -0.140    99.088    
    SLICE_X1Y139         FDRE (Setup_fdre_C_D)       -0.067    99.021    rf/reg_array_reg[4][19]
  -------------------------------------------------------------------
                         required time                         99.021    
                         arrival time                         -44.860    
  -------------------------------------------------------------------
                         slack                                 54.161    

Slack (MET) :             54.171ns  (required time - arrival time)
  Source:                 pc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rf/reg_array_reg[13][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        45.346ns  (logic 4.481ns (9.882%)  route 40.865ns (90.118%))
  Logic Levels:           20  (LUT2=1 LUT3=2 LUT5=2 LUT6=8 MUXF7=3 MUXF8=2 RAMD64E=1 RAMS64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.277ns = ( 98.723 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.731    -0.736    clk
    SLICE_X40Y110        FDRE                                         r  pc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  pc_reg_reg[2]/Q
                         net (fo=2055, routed)        8.286     8.007    i_mem/sram_reg_1216_1279_24_26/ADDRA0
    SLICE_X50Y67         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     8.131 r  i_mem/sram_reg_1216_1279_24_26/RAMA/O
                         net (fo=1, routed)           0.661     8.792    i_mem/sram_reg_1216_1279_24_26_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.916 r  i_mem/mem_reg_0_255_0_0_i_145/O
                         net (fo=1, routed)           0.000     8.916    i_mem/mem_reg_0_255_0_0_i_145_n_0
    SLICE_X49Y67         MUXF7 (Prop_muxf7_I0_O)      0.238     9.154 r  i_mem/mem_reg_0_255_0_0_i_94/O
                         net (fo=1, routed)           1.205    10.358    i_mem/mem_reg_0_255_0_0_i_94_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.298    10.656 r  i_mem/mem_reg_0_255_0_0_i_55/O
                         net (fo=1, routed)           1.175    11.832    i_mem/mem_reg_0_255_0_0_i_55_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    11.956 r  i_mem/mem_reg_0_255_0_0_i_13/O
                         net (fo=38, routed)          8.136    20.092    rf/pc_reg_reg[13]_10
    SLICE_X5Y88          LUT6 (Prop_lut6_I2_O)        0.124    20.216 r  rf/mem_reg_0_255_3_3_i_1/O
                         net (fo=69, routed)          2.973    23.189    i_mem/read_data2[3]
    SLICE_X25Y110        LUT6 (Prop_lut6_I5_O)        0.124    23.313 r  i_mem/i__carry_i_11__0/O
                         net (fo=90, routed)          3.204    26.517    i_mem/reg_array_reg[1][13][3]
    SLICE_X36Y126        LUT5 (Prop_lut5_I1_O)        0.152    26.669 r  i_mem/mem_reg_0_255_0_0_i_183/O
                         net (fo=2, routed)           0.976    27.645    i_mem/mem_reg_0_255_0_0_i_183_n_0
    SLICE_X36Y125        LUT3 (Prop_lut3_I0_O)        0.354    27.999 r  i_mem/mem_reg_0_255_0_0_i_137/O
                         net (fo=4, routed)           0.674    28.673    i_mem/mem_reg_0_255_0_0_i_137_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I3_O)        0.326    28.999 r  i_mem/mem_reg_0_255_0_0_i_87/O
                         net (fo=2, routed)           0.830    29.828    i_mem/mem_reg_0_255_0_0_i_87_n_0
    SLICE_X35Y117        LUT5 (Prop_lut5_I3_O)        0.124    29.952 r  i_mem/mem_reg_0_255_0_0_i_44/O
                         net (fo=11, routed)          1.780    31.733    i_mem/mem_reg_0_255_0_0_i_44_n_0
    SLICE_X13Y120        LUT6 (Prop_lut6_I1_O)        0.124    31.857 r  i_mem/mem_reg_0_255_12_12_i_8/O
                         net (fo=192, routed)         6.328    38.184    d_mem/mem_reg_3584_3839_13_13/A1
    SLICE_X6Y149         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    38.308 r  d_mem/mem_reg_3584_3839_13_13/RAMS64E_D/O
                         net (fo=1, routed)           0.000    38.308    d_mem/mem_reg_3584_3839_13_13/OD
    SLICE_X6Y149         MUXF7 (Prop_muxf7_I0_O)      0.241    38.549 r  d_mem/mem_reg_3584_3839_13_13/F7.B/O
                         net (fo=1, routed)           0.000    38.549    d_mem/mem_reg_3584_3839_13_13/O0
    SLICE_X6Y149         MUXF8 (Prop_muxf8_I0_O)      0.098    38.647 r  d_mem/mem_reg_3584_3839_13_13/F8/O
                         net (fo=1, routed)           1.402    40.049    d_mem/mem_reg_3584_3839_13_13_n_0
    SLICE_X7Y140         LUT6 (Prop_lut6_I1_O)        0.319    40.368 r  d_mem/reg_array[1][13]_i_17/O
                         net (fo=1, routed)           0.000    40.368    d_mem/reg_array[1][13]_i_17_n_0
    SLICE_X7Y140         MUXF7 (Prop_muxf7_I1_O)      0.217    40.585 r  d_mem/reg_array_reg[1][13]_i_10/O
                         net (fo=1, routed)           0.000    40.585    d_mem/reg_array_reg[1][13]_i_10_n_0
    SLICE_X7Y140         MUXF8 (Prop_muxf8_I1_O)      0.094    40.679 r  d_mem/reg_array_reg[1][13]_i_4/O
                         net (fo=1, routed)           1.429    42.108    d_mem/dataout0[13]
    SLICE_X9Y127         LUT2 (Prop_lut2_I0_O)        0.342    42.450 r  d_mem/reg_array[1][13]_i_2/O
                         net (fo=1, routed)           0.652    43.101    i_mem/mem_read_data[13]
    SLICE_X9Y127         LUT3 (Prop_lut3_I0_O)        0.354    43.455 r  i_mem/reg_array[1][13]_i_1/O
                         net (fo=31, routed)          1.156    44.611    rf/D[13]
    SLICE_X4Y135         FDRE                                         r  rf/reg_array_reg[13][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.674    98.723    rf/clk_out1
    SLICE_X4Y135         FDRE                                         r  rf/reg_array_reg[13][13]/C
                         clock pessimism              0.502    99.224    
                         clock uncertainty           -0.140    99.084    
    SLICE_X4Y135         FDRE (Setup_fdre_C_D)       -0.303    98.781    rf/reg_array_reg[13][13]
  -------------------------------------------------------------------
                         required time                         98.781    
                         arrival time                         -44.611    
  -------------------------------------------------------------------
                         slack                                 54.171    

Slack (MET) :             54.174ns  (required time - arrival time)
  Source:                 pc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rf/reg_array_reg[19][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        45.590ns  (logic 4.753ns (10.425%)  route 40.837ns (89.575%))
  Logic Levels:           20  (LUT2=1 LUT3=1 LUT5=3 LUT6=8 MUXF7=3 MUXF8=2 RAMD64E=1 RAMS64E=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.275ns = ( 98.725 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.731    -0.736    clk
    SLICE_X40Y110        FDRE                                         r  pc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  pc_reg_reg[2]/Q
                         net (fo=2055, routed)        8.286     8.007    i_mem/sram_reg_1216_1279_24_26/ADDRA0
    SLICE_X50Y67         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     8.131 r  i_mem/sram_reg_1216_1279_24_26/RAMA/O
                         net (fo=1, routed)           0.661     8.792    i_mem/sram_reg_1216_1279_24_26_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.916 r  i_mem/mem_reg_0_255_0_0_i_145/O
                         net (fo=1, routed)           0.000     8.916    i_mem/mem_reg_0_255_0_0_i_145_n_0
    SLICE_X49Y67         MUXF7 (Prop_muxf7_I0_O)      0.238     9.154 r  i_mem/mem_reg_0_255_0_0_i_94/O
                         net (fo=1, routed)           1.205    10.358    i_mem/mem_reg_0_255_0_0_i_94_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.298    10.656 r  i_mem/mem_reg_0_255_0_0_i_55/O
                         net (fo=1, routed)           1.175    11.832    i_mem/mem_reg_0_255_0_0_i_55_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    11.956 r  i_mem/mem_reg_0_255_0_0_i_13/O
                         net (fo=38, routed)          8.136    20.092    rf/pc_reg_reg[13]_10
    SLICE_X5Y88          LUT6 (Prop_lut6_I2_O)        0.124    20.216 r  rf/mem_reg_0_255_3_3_i_1/O
                         net (fo=69, routed)          2.973    23.189    i_mem/read_data2[3]
    SLICE_X25Y110        LUT6 (Prop_lut6_I5_O)        0.124    23.313 r  i_mem/i__carry_i_11__0/O
                         net (fo=90, routed)          3.204    26.517    i_mem/reg_array_reg[1][13][3]
    SLICE_X36Y126        LUT5 (Prop_lut5_I1_O)        0.152    26.669 r  i_mem/mem_reg_0_255_0_0_i_183/O
                         net (fo=2, routed)           0.976    27.645    i_mem/mem_reg_0_255_0_0_i_183_n_0
    SLICE_X36Y125        LUT3 (Prop_lut3_I0_O)        0.354    27.999 r  i_mem/mem_reg_0_255_0_0_i_137/O
                         net (fo=4, routed)           1.150    29.150    i_mem/mem_reg_0_255_0_0_i_137_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I0_O)        0.326    29.476 r  i_mem/mem_reg_0_255_0_0_i_90/O
                         net (fo=2, routed)           1.048    30.524    i_mem/mem_reg_0_255_0_0_i_90_n_0
    SLICE_X28Y114        LUT5 (Prop_lut5_I3_O)        0.124    30.648 r  i_mem/mem_reg_0_255_0_0_i_48/O
                         net (fo=11, routed)          0.992    31.640    i_mem/mem_reg_0_255_0_0_i_48_n_0
    SLICE_X13Y114        LUT6 (Prop_lut6_I1_O)        0.124    31.764 r  i_mem/mem_reg_0_255_18_18_i_9/O
                         net (fo=192, routed)         5.382    37.146    d_mem/mem_reg_768_1023_19_19/A0
    SLICE_X34Y133        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.430    37.576 r  d_mem/mem_reg_768_1023_19_19/RAMS64E_A/O
                         net (fo=1, routed)           0.000    37.576    d_mem/mem_reg_768_1023_19_19/OA
    SLICE_X34Y133        MUXF7 (Prop_muxf7_I1_O)      0.214    37.790 r  d_mem/mem_reg_768_1023_19_19/F7.A/O
                         net (fo=1, routed)           0.000    37.790    d_mem/mem_reg_768_1023_19_19/O1
    SLICE_X34Y133        MUXF8 (Prop_muxf8_I1_O)      0.088    37.878 r  d_mem/mem_reg_768_1023_19_19/F8/O
                         net (fo=1, routed)           0.944    38.822    d_mem/mem_reg_768_1023_19_19_n_0
    SLICE_X32Y129        LUT6 (Prop_lut6_I0_O)        0.319    39.141 r  d_mem/reg_array[1][19]_i_19/O
                         net (fo=1, routed)           0.000    39.141    d_mem/reg_array[1][19]_i_19_n_0
    SLICE_X32Y129        MUXF7 (Prop_muxf7_I0_O)      0.238    39.379 r  d_mem/reg_array_reg[1][19]_i_10/O
                         net (fo=1, routed)           0.000    39.379    d_mem/reg_array_reg[1][19]_i_10_n_0
    SLICE_X32Y129        MUXF8 (Prop_muxf8_I0_O)      0.104    39.483 r  d_mem/reg_array_reg[1][19]_i_5/O
                         net (fo=1, routed)           1.170    40.653    d_mem/dataout0[19]
    SLICE_X20Y122        LUT2 (Prop_lut2_I0_O)        0.342    40.995 r  d_mem/reg_array[1][19]_i_2/O
                         net (fo=1, routed)           0.306    41.302    i_mem/mem_read_data[19]
    SLICE_X20Y121        LUT5 (Prop_lut5_I0_O)        0.326    41.628 r  i_mem/reg_array[1][19]_i_1/O
                         net (fo=31, routed)          3.227    44.854    rf/D[19]
    SLICE_X3Y137         FDRE                                         r  rf/reg_array_reg[19][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.676    98.725    rf/clk_out1
    SLICE_X3Y137         FDRE                                         r  rf/reg_array_reg[19][19]/C
                         clock pessimism              0.502    99.226    
                         clock uncertainty           -0.140    99.086    
    SLICE_X3Y137         FDRE (Setup_fdre_C_D)       -0.058    99.028    rf/reg_array_reg[19][19]
  -------------------------------------------------------------------
                         required time                         99.028    
                         arrival time                         -44.854    
  -------------------------------------------------------------------
                         slack                                 54.174    

Slack (MET) :             54.192ns  (required time - arrival time)
  Source:                 pc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rf/reg_array_reg[8][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        45.358ns  (logic 4.481ns (9.879%)  route 40.877ns (90.121%))
  Logic Levels:           20  (LUT2=1 LUT3=2 LUT5=2 LUT6=8 MUXF7=3 MUXF8=2 RAMD64E=1 RAMS64E=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 98.719 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.731    -0.736    clk
    SLICE_X40Y110        FDRE                                         r  pc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  pc_reg_reg[2]/Q
                         net (fo=2055, routed)        8.286     8.007    i_mem/sram_reg_1216_1279_24_26/ADDRA0
    SLICE_X50Y67         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     8.131 r  i_mem/sram_reg_1216_1279_24_26/RAMA/O
                         net (fo=1, routed)           0.661     8.792    i_mem/sram_reg_1216_1279_24_26_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.916 r  i_mem/mem_reg_0_255_0_0_i_145/O
                         net (fo=1, routed)           0.000     8.916    i_mem/mem_reg_0_255_0_0_i_145_n_0
    SLICE_X49Y67         MUXF7 (Prop_muxf7_I0_O)      0.238     9.154 r  i_mem/mem_reg_0_255_0_0_i_94/O
                         net (fo=1, routed)           1.205    10.358    i_mem/mem_reg_0_255_0_0_i_94_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.298    10.656 r  i_mem/mem_reg_0_255_0_0_i_55/O
                         net (fo=1, routed)           1.175    11.832    i_mem/mem_reg_0_255_0_0_i_55_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    11.956 r  i_mem/mem_reg_0_255_0_0_i_13/O
                         net (fo=38, routed)          8.136    20.092    rf/pc_reg_reg[13]_10
    SLICE_X5Y88          LUT6 (Prop_lut6_I2_O)        0.124    20.216 r  rf/mem_reg_0_255_3_3_i_1/O
                         net (fo=69, routed)          2.973    23.189    i_mem/read_data2[3]
    SLICE_X25Y110        LUT6 (Prop_lut6_I5_O)        0.124    23.313 r  i_mem/i__carry_i_11__0/O
                         net (fo=90, routed)          3.204    26.517    i_mem/reg_array_reg[1][13][3]
    SLICE_X36Y126        LUT5 (Prop_lut5_I1_O)        0.152    26.669 r  i_mem/mem_reg_0_255_0_0_i_183/O
                         net (fo=2, routed)           0.976    27.645    i_mem/mem_reg_0_255_0_0_i_183_n_0
    SLICE_X36Y125        LUT3 (Prop_lut3_I0_O)        0.354    27.999 r  i_mem/mem_reg_0_255_0_0_i_137/O
                         net (fo=4, routed)           0.674    28.673    i_mem/mem_reg_0_255_0_0_i_137_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I3_O)        0.326    28.999 r  i_mem/mem_reg_0_255_0_0_i_87/O
                         net (fo=2, routed)           0.830    29.828    i_mem/mem_reg_0_255_0_0_i_87_n_0
    SLICE_X35Y117        LUT5 (Prop_lut5_I3_O)        0.124    29.952 r  i_mem/mem_reg_0_255_0_0_i_44/O
                         net (fo=11, routed)          1.780    31.733    i_mem/mem_reg_0_255_0_0_i_44_n_0
    SLICE_X13Y120        LUT6 (Prop_lut6_I1_O)        0.124    31.857 r  i_mem/mem_reg_0_255_12_12_i_8/O
                         net (fo=192, routed)         6.328    38.184    d_mem/mem_reg_3584_3839_13_13/A1
    SLICE_X6Y149         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    38.308 r  d_mem/mem_reg_3584_3839_13_13/RAMS64E_D/O
                         net (fo=1, routed)           0.000    38.308    d_mem/mem_reg_3584_3839_13_13/OD
    SLICE_X6Y149         MUXF7 (Prop_muxf7_I0_O)      0.241    38.549 r  d_mem/mem_reg_3584_3839_13_13/F7.B/O
                         net (fo=1, routed)           0.000    38.549    d_mem/mem_reg_3584_3839_13_13/O0
    SLICE_X6Y149         MUXF8 (Prop_muxf8_I0_O)      0.098    38.647 r  d_mem/mem_reg_3584_3839_13_13/F8/O
                         net (fo=1, routed)           1.402    40.049    d_mem/mem_reg_3584_3839_13_13_n_0
    SLICE_X7Y140         LUT6 (Prop_lut6_I1_O)        0.319    40.368 r  d_mem/reg_array[1][13]_i_17/O
                         net (fo=1, routed)           0.000    40.368    d_mem/reg_array[1][13]_i_17_n_0
    SLICE_X7Y140         MUXF7 (Prop_muxf7_I1_O)      0.217    40.585 r  d_mem/reg_array_reg[1][13]_i_10/O
                         net (fo=1, routed)           0.000    40.585    d_mem/reg_array_reg[1][13]_i_10_n_0
    SLICE_X7Y140         MUXF8 (Prop_muxf8_I1_O)      0.094    40.679 r  d_mem/reg_array_reg[1][13]_i_4/O
                         net (fo=1, routed)           1.429    42.108    d_mem/dataout0[13]
    SLICE_X9Y127         LUT2 (Prop_lut2_I0_O)        0.342    42.450 r  d_mem/reg_array[1][13]_i_2/O
                         net (fo=1, routed)           0.652    43.101    i_mem/mem_read_data[13]
    SLICE_X9Y127         LUT3 (Prop_lut3_I0_O)        0.354    43.455 r  i_mem/reg_array[1][13]_i_1/O
                         net (fo=31, routed)          1.167    44.622    rf/D[13]
    SLICE_X0Y131         FDRE                                         r  rf/reg_array_reg[8][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.670    98.719    rf/clk_out1
    SLICE_X0Y131         FDRE                                         r  rf/reg_array_reg[8][13]/C
                         clock pessimism              0.502    99.220    
                         clock uncertainty           -0.140    99.080    
    SLICE_X0Y131         FDRE (Setup_fdre_C_D)       -0.266    98.814    rf/reg_array_reg[8][13]
  -------------------------------------------------------------------
                         required time                         98.814    
                         arrival time                         -44.622    
  -------------------------------------------------------------------
                         slack                                 54.192    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 pc_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pc_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.302%)  route 0.244ns (56.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.638    -0.509    clk
    SLICE_X35Y110        FDRE                                         r  pc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  pc_reg_reg[0]/Q
                         net (fo=5, routed)           0.244    -0.124    i_mem/Q[0]
    SLICE_X35Y110        LUT6 (Prop_lut6_I2_O)        0.045    -0.079 r  i_mem/pc_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.079    p_1_in[0]
    SLICE_X35Y110        FDRE                                         r  pc_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.912    -0.743    clk
    SLICE_X35Y110        FDRE                                         r  pc_reg_reg[0]/C
                         clock pessimism              0.234    -0.509    
    SLICE_X35Y110        FDRE (Hold_fdre_C_D)         0.092    -0.417    pc_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 rf/reg_array_reg[9][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d_mem/mem_reg_3072_3327_9_9/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.365ns (42.792%)  route 0.488ns (57.208%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.558    -0.589    rf/clk_out1
    SLICE_X36Y91         FDRE                                         r  rf/reg_array_reg[9][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  rf/reg_array_reg[9][9]/Q
                         net (fo=2, routed)           0.131    -0.317    rf/reg_array_reg[9]_8[9]
    SLICE_X36Y90         LUT6 (Prop_lut6_I3_O)        0.045    -0.272 r  rf/mem_reg_0_255_9_9_i_18/O
                         net (fo=1, routed)           0.000    -0.272    rf/mem_reg_0_255_9_9_i_18_n_0
    SLICE_X36Y90         MUXF7 (Prop_muxf7_I0_O)      0.071    -0.201 r  rf/mem_reg_0_255_9_9_i_12/O
                         net (fo=1, routed)           0.108    -0.093    rf/mem_reg_0_255_9_9_i_12_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I3_O)        0.108     0.015 r  rf/mem_reg_0_255_9_9_i_1/O
                         net (fo=70, routed)          0.249     0.264    d_mem/mem_reg_3072_3327_9_9/D
    SLICE_X30Y94         RAMS64E                                      r  d_mem/mem_reg_3072_3327_9_9/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.827    -0.827    d_mem/mem_reg_3072_3327_9_9/WCLK
    SLICE_X30Y94         RAMS64E                                      r  d_mem/mem_reg_3072_3327_9_9/RAMS64E_D/CLK
                         clock pessimism              0.503    -0.324    
    SLICE_X30Y94         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.180    d_mem/mem_reg_3072_3327_9_9/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 rf/reg_array_reg[23][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d_mem/mem_reg_3072_3327_4_4/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.368ns (37.935%)  route 0.602ns (62.065%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.559    -0.588    rf/clk_out1
    SLICE_X36Y94         FDRE                                         r  rf/reg_array_reg[23][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  rf/reg_array_reg[23][4]/Q
                         net (fo=2, routed)           0.062    -0.385    rf/reg_array_reg[23]_22[4]
    SLICE_X37Y94         LUT6 (Prop_lut6_I0_O)        0.045    -0.340 r  rf/mem_reg_0_255_4_4_i_9/O
                         net (fo=1, routed)           0.000    -0.340    rf/mem_reg_0_255_4_4_i_9_n_0
    SLICE_X37Y94         MUXF7 (Prop_muxf7_I1_O)      0.074    -0.266 r  rf/mem_reg_0_255_4_4_i_3/O
                         net (fo=2, routed)           0.304     0.038    rf/mem_reg_0_255_4_4_i_3_n_0
    SLICE_X37Y101        LUT6 (Prop_lut6_I1_O)        0.108     0.146 r  rf/mem_reg_0_255_4_4_i_1/O
                         net (fo=68, routed)          0.236     0.382    d_mem/mem_reg_3072_3327_4_4/D
    SLICE_X30Y102        RAMS64E                                      r  d_mem/mem_reg_3072_3327_4_4/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.915    -0.740    d_mem/mem_reg_3072_3327_4_4/WCLK
    SLICE_X30Y102        RAMS64E                                      r  d_mem/mem_reg_3072_3327_4_4/RAMS64E_D/CLK
                         clock pessimism              0.503    -0.237    
    SLICE_X30Y102        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.093    d_mem/mem_reg_3072_3327_4_4/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 rf/reg_array_reg[9][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d_mem/mem_reg_3072_3327_9_9/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.365ns (42.792%)  route 0.488ns (57.208%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.558    -0.589    rf/clk_out1
    SLICE_X36Y91         FDRE                                         r  rf/reg_array_reg[9][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  rf/reg_array_reg[9][9]/Q
                         net (fo=2, routed)           0.131    -0.317    rf/reg_array_reg[9]_8[9]
    SLICE_X36Y90         LUT6 (Prop_lut6_I3_O)        0.045    -0.272 r  rf/mem_reg_0_255_9_9_i_18/O
                         net (fo=1, routed)           0.000    -0.272    rf/mem_reg_0_255_9_9_i_18_n_0
    SLICE_X36Y90         MUXF7 (Prop_muxf7_I0_O)      0.071    -0.201 r  rf/mem_reg_0_255_9_9_i_12/O
                         net (fo=1, routed)           0.108    -0.093    rf/mem_reg_0_255_9_9_i_12_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I3_O)        0.108     0.015 r  rf/mem_reg_0_255_9_9_i_1/O
                         net (fo=70, routed)          0.249     0.264    d_mem/mem_reg_3072_3327_9_9/D
    SLICE_X30Y94         RAMS64E                                      r  d_mem/mem_reg_3072_3327_9_9/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.827    -0.827    d_mem/mem_reg_3072_3327_9_9/WCLK
    SLICE_X30Y94         RAMS64E                                      r  d_mem/mem_reg_3072_3327_9_9/RAMS64E_B/CLK
                         clock pessimism              0.503    -0.324    
    SLICE_X30Y94         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105    -0.219    d_mem/mem_reg_3072_3327_9_9/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 rf/reg_array_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d_mem/mem_reg_2304_2559_5_5/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.367ns (37.415%)  route 0.614ns (62.585%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.592    -0.555    rf/clk_out1
    SLICE_X1Y98          FDRE                                         r  rf/reg_array_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  rf/reg_array_reg[1][5]/Q
                         net (fo=2, routed)           0.194    -0.220    rf/reg_array_reg[1]_0[5]
    SLICE_X2Y97          LUT5 (Prop_lut5_I4_O)        0.045    -0.175 r  rf/mem_reg_0_255_5_5_i_12/O
                         net (fo=1, routed)           0.000    -0.175    rf/mem_reg_0_255_5_5_i_12_n_0
    SLICE_X2Y97          MUXF7 (Prop_muxf7_I0_O)      0.073    -0.102 r  rf/mem_reg_0_255_5_5_i_5/O
                         net (fo=1, routed)           0.225     0.123    rf/mem_reg_0_255_5_5_i_5_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I5_O)        0.108     0.231 r  rf/mem_reg_0_255_5_5_i_1/O
                         net (fo=70, routed)          0.195     0.426    d_mem/mem_reg_2304_2559_5_5/D
    SLICE_X6Y101         RAMS64E                                      r  d_mem/mem_reg_2304_2559_5_5/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.947    -0.708    d_mem/mem_reg_2304_2559_5_5/WCLK
    SLICE_X6Y101         RAMS64E                                      r  d_mem/mem_reg_2304_2559_5_5/RAMS64E_D/CLK
                         clock pessimism              0.503    -0.205    
    SLICE_X6Y101         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.061    d_mem/mem_reg_2304_2559_5_5/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.061    
                         arrival time                           0.426    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 rf/reg_array_reg[9][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d_mem/mem_reg_3072_3327_9_9/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.365ns (42.792%)  route 0.488ns (57.208%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.558    -0.589    rf/clk_out1
    SLICE_X36Y91         FDRE                                         r  rf/reg_array_reg[9][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  rf/reg_array_reg[9][9]/Q
                         net (fo=2, routed)           0.131    -0.317    rf/reg_array_reg[9]_8[9]
    SLICE_X36Y90         LUT6 (Prop_lut6_I3_O)        0.045    -0.272 r  rf/mem_reg_0_255_9_9_i_18/O
                         net (fo=1, routed)           0.000    -0.272    rf/mem_reg_0_255_9_9_i_18_n_0
    SLICE_X36Y90         MUXF7 (Prop_muxf7_I0_O)      0.071    -0.201 r  rf/mem_reg_0_255_9_9_i_12/O
                         net (fo=1, routed)           0.108    -0.093    rf/mem_reg_0_255_9_9_i_12_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I3_O)        0.108     0.015 r  rf/mem_reg_0_255_9_9_i_1/O
                         net (fo=70, routed)          0.249     0.264    d_mem/mem_reg_3072_3327_9_9/D
    SLICE_X30Y94         RAMS64E                                      r  d_mem/mem_reg_3072_3327_9_9/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.827    -0.827    d_mem/mem_reg_3072_3327_9_9/WCLK
    SLICE_X30Y94         RAMS64E                                      r  d_mem/mem_reg_3072_3327_9_9/RAMS64E_C/CLK
                         clock pessimism              0.503    -0.324    
    SLICE_X30Y94         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.101    -0.223    d_mem/mem_reg_3072_3327_9_9/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 rf/reg_array_reg[28][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d_mem/mem_reg_768_1023_0_0/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.368ns (45.050%)  route 0.449ns (54.950%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.673    -0.474    rf/clk_out1
    SLICE_X1Y103         FDRE                                         r  rf/reg_array_reg[28][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  rf/reg_array_reg[28][0]/Q
                         net (fo=2, routed)           0.104    -0.229    rf/reg_array_reg[28]_27[0]
    SLICE_X3Y103         LUT6 (Prop_lut6_I5_O)        0.045    -0.184 r  rf/mem_reg_0_255_0_0_i_52/O
                         net (fo=1, routed)           0.000    -0.184    rf/mem_reg_0_255_0_0_i_52_n_0
    SLICE_X3Y103         MUXF7 (Prop_muxf7_I1_O)      0.074    -0.110 r  rf/mem_reg_0_255_0_0_i_11/O
                         net (fo=1, routed)           0.157     0.048    rf/mem_reg_0_255_0_0_i_11_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I0_O)        0.108     0.156 r  rf/mem_reg_0_255_0_0_i_1/O
                         net (fo=69, routed)          0.187     0.343    d_mem/mem_reg_768_1023_0_0/D
    SLICE_X2Y99          RAMS64E                                      r  d_mem/mem_reg_768_1023_0_0/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.863    -0.792    d_mem/mem_reg_768_1023_0_0/WCLK
    SLICE_X2Y99          RAMS64E                                      r  d_mem/mem_reg_768_1023_0_0/RAMS64E_D/CLK
                         clock pessimism              0.503    -0.289    
    SLICE_X2Y99          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.145    d_mem/mem_reg_768_1023_0_0/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                           0.343    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 rf/reg_array_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d_mem/mem_reg_0_255_5_5/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.367ns (37.208%)  route 0.619ns (62.792%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.592    -0.555    rf/clk_out1
    SLICE_X1Y98          FDRE                                         r  rf/reg_array_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  rf/reg_array_reg[1][5]/Q
                         net (fo=2, routed)           0.194    -0.220    rf/reg_array_reg[1]_0[5]
    SLICE_X2Y97          LUT5 (Prop_lut5_I4_O)        0.045    -0.175 r  rf/mem_reg_0_255_5_5_i_12/O
                         net (fo=1, routed)           0.000    -0.175    rf/mem_reg_0_255_5_5_i_12_n_0
    SLICE_X2Y97          MUXF7 (Prop_muxf7_I0_O)      0.073    -0.102 r  rf/mem_reg_0_255_5_5_i_5/O
                         net (fo=1, routed)           0.225     0.123    rf/mem_reg_0_255_5_5_i_5_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I5_O)        0.108     0.231 r  rf/mem_reg_0_255_5_5_i_1/O
                         net (fo=70, routed)          0.200     0.431    d_mem/mem_reg_0_255_5_5/D
    SLICE_X2Y102         RAMS64E                                      r  d_mem/mem_reg_0_255_5_5/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.949    -0.706    d_mem/mem_reg_0_255_5_5/WCLK
    SLICE_X2Y102         RAMS64E                                      r  d_mem/mem_reg_0_255_5_5/RAMS64E_D/CLK
                         clock pessimism              0.503    -0.203    
    SLICE_X2Y102         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.059    d_mem/mem_reg_0_255_5_5/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.059    
                         arrival time                           0.431    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 rf/reg_array_reg[23][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d_mem/mem_reg_3072_3327_4_4/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.368ns (37.935%)  route 0.602ns (62.065%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.559    -0.588    rf/clk_out1
    SLICE_X36Y94         FDRE                                         r  rf/reg_array_reg[23][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  rf/reg_array_reg[23][4]/Q
                         net (fo=2, routed)           0.062    -0.385    rf/reg_array_reg[23]_22[4]
    SLICE_X37Y94         LUT6 (Prop_lut6_I0_O)        0.045    -0.340 r  rf/mem_reg_0_255_4_4_i_9/O
                         net (fo=1, routed)           0.000    -0.340    rf/mem_reg_0_255_4_4_i_9_n_0
    SLICE_X37Y94         MUXF7 (Prop_muxf7_I1_O)      0.074    -0.266 r  rf/mem_reg_0_255_4_4_i_3/O
                         net (fo=2, routed)           0.304     0.038    rf/mem_reg_0_255_4_4_i_3_n_0
    SLICE_X37Y101        LUT6 (Prop_lut6_I1_O)        0.108     0.146 r  rf/mem_reg_0_255_4_4_i_1/O
                         net (fo=68, routed)          0.236     0.382    d_mem/mem_reg_3072_3327_4_4/D
    SLICE_X30Y102        RAMS64E                                      r  d_mem/mem_reg_3072_3327_4_4/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.915    -0.740    d_mem/mem_reg_3072_3327_4_4/WCLK
    SLICE_X30Y102        RAMS64E                                      r  d_mem/mem_reg_3072_3327_4_4/RAMS64E_B/CLK
                         clock pessimism              0.503    -0.237    
    SLICE_X30Y102        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105    -0.132    d_mem/mem_reg_3072_3327_4_4/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 rf/reg_array_reg[23][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d_mem/mem_reg_3072_3327_4_4/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.368ns (37.935%)  route 0.602ns (62.065%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.559    -0.588    rf/clk_out1
    SLICE_X36Y94         FDRE                                         r  rf/reg_array_reg[23][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  rf/reg_array_reg[23][4]/Q
                         net (fo=2, routed)           0.062    -0.385    rf/reg_array_reg[23]_22[4]
    SLICE_X37Y94         LUT6 (Prop_lut6_I0_O)        0.045    -0.340 r  rf/mem_reg_0_255_4_4_i_9/O
                         net (fo=1, routed)           0.000    -0.340    rf/mem_reg_0_255_4_4_i_9_n_0
    SLICE_X37Y94         MUXF7 (Prop_muxf7_I1_O)      0.074    -0.266 r  rf/mem_reg_0_255_4_4_i_3/O
                         net (fo=2, routed)           0.304     0.038    rf/mem_reg_0_255_4_4_i_3_n_0
    SLICE_X37Y101        LUT6 (Prop_lut6_I1_O)        0.108     0.146 r  rf/mem_reg_0_255_4_4_i_1/O
                         net (fo=68, routed)          0.236     0.382    d_mem/mem_reg_3072_3327_4_4/D
    SLICE_X30Y102        RAMS64E                                      r  d_mem/mem_reg_3072_3327_4_4/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.915    -0.740    d_mem/mem_reg_3072_3327_4_4/WCLK
    SLICE_X30Y102        RAMS64E                                      r  d_mem/mem_reg_3072_3327_4_4/RAMS64E_C/CLK
                         clock pessimism              0.503    -0.237    
    SLICE_X30Y102        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.101    -0.136    d_mem/mem_reg_3072_3327_4_4/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.518    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X31Y89     rf/out_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X31Y84     rf/out_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X0Y85      rf/out_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X0Y84      rf/out_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X0Y102     rf/reg_array_reg[10][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X4Y94      rf/reg_array_reg[10][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X3Y107     rf/reg_array_reg[10][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X18Y128    rf/reg_array_reg[10][12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X8Y113     d_mem/mem_reg_1280_1535_21_21/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y108    d_mem/mem_reg_2560_2815_4_4/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X30Y44     i_mem/sram_reg_3328_3391_6_8/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X30Y44     i_mem/sram_reg_3328_3391_6_8/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X30Y44     i_mem/sram_reg_3328_3391_6_8/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X30Y44     i_mem/sram_reg_3328_3391_6_8/RAMD/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X8Y113     d_mem/mem_reg_1280_1535_21_21/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X8Y113     d_mem/mem_reg_1280_1535_21_21/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X8Y113     d_mem/mem_reg_1280_1535_21_21/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y108    d_mem/mem_reg_2560_2815_4_4/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X8Y113     d_mem/mem_reg_1280_1535_21_21/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X38Y105    d_mem/mem_reg_768_1023_7_7/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X38Y105    d_mem/mem_reg_768_1023_7_7/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X38Y105    d_mem/mem_reg_768_1023_7_7/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X38Y105    d_mem/mem_reg_768_1023_7_7/RAMS64E_D/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X50Y50     i_mem/sram_reg_1344_1407_31_31/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y61     i_mem/sram_reg_2880_2943_18_20/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y61     i_mem/sram_reg_2880_2943_18_20/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y61     i_mem/sram_reg_2880_2943_18_20/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y61     i_mem/sram_reg_2880_2943_18_20/RAMD/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       54.012ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             54.012ns  (required time - arrival time)
  Source:                 pc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rf/reg_array_reg[14][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        45.522ns  (logic 4.481ns (9.844%)  route 41.041ns (90.156%))
  Logic Levels:           20  (LUT2=1 LUT3=2 LUT5=2 LUT6=8 MUXF7=3 MUXF8=2 RAMD64E=1 RAMS64E=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.278ns = ( 98.722 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.731    -0.736    clk
    SLICE_X40Y110        FDRE                                         r  pc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  pc_reg_reg[2]/Q
                         net (fo=2055, routed)        8.286     8.007    i_mem/sram_reg_1216_1279_24_26/ADDRA0
    SLICE_X50Y67         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     8.131 r  i_mem/sram_reg_1216_1279_24_26/RAMA/O
                         net (fo=1, routed)           0.661     8.792    i_mem/sram_reg_1216_1279_24_26_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.916 r  i_mem/mem_reg_0_255_0_0_i_145/O
                         net (fo=1, routed)           0.000     8.916    i_mem/mem_reg_0_255_0_0_i_145_n_0
    SLICE_X49Y67         MUXF7 (Prop_muxf7_I0_O)      0.238     9.154 r  i_mem/mem_reg_0_255_0_0_i_94/O
                         net (fo=1, routed)           1.205    10.358    i_mem/mem_reg_0_255_0_0_i_94_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.298    10.656 r  i_mem/mem_reg_0_255_0_0_i_55/O
                         net (fo=1, routed)           1.175    11.832    i_mem/mem_reg_0_255_0_0_i_55_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    11.956 r  i_mem/mem_reg_0_255_0_0_i_13/O
                         net (fo=38, routed)          8.136    20.092    rf/pc_reg_reg[13]_10
    SLICE_X5Y88          LUT6 (Prop_lut6_I2_O)        0.124    20.216 r  rf/mem_reg_0_255_3_3_i_1/O
                         net (fo=69, routed)          2.973    23.189    i_mem/read_data2[3]
    SLICE_X25Y110        LUT6 (Prop_lut6_I5_O)        0.124    23.313 r  i_mem/i__carry_i_11__0/O
                         net (fo=90, routed)          3.204    26.517    i_mem/reg_array_reg[1][13][3]
    SLICE_X36Y126        LUT5 (Prop_lut5_I1_O)        0.152    26.669 r  i_mem/mem_reg_0_255_0_0_i_183/O
                         net (fo=2, routed)           0.976    27.645    i_mem/mem_reg_0_255_0_0_i_183_n_0
    SLICE_X36Y125        LUT3 (Prop_lut3_I0_O)        0.354    27.999 r  i_mem/mem_reg_0_255_0_0_i_137/O
                         net (fo=4, routed)           0.674    28.673    i_mem/mem_reg_0_255_0_0_i_137_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I3_O)        0.326    28.999 r  i_mem/mem_reg_0_255_0_0_i_87/O
                         net (fo=2, routed)           0.830    29.828    i_mem/mem_reg_0_255_0_0_i_87_n_0
    SLICE_X35Y117        LUT5 (Prop_lut5_I3_O)        0.124    29.952 r  i_mem/mem_reg_0_255_0_0_i_44/O
                         net (fo=11, routed)          1.780    31.733    i_mem/mem_reg_0_255_0_0_i_44_n_0
    SLICE_X13Y120        LUT6 (Prop_lut6_I1_O)        0.124    31.857 r  i_mem/mem_reg_0_255_12_12_i_8/O
                         net (fo=192, routed)         6.328    38.184    d_mem/mem_reg_3584_3839_13_13/A1
    SLICE_X6Y149         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    38.308 r  d_mem/mem_reg_3584_3839_13_13/RAMS64E_D/O
                         net (fo=1, routed)           0.000    38.308    d_mem/mem_reg_3584_3839_13_13/OD
    SLICE_X6Y149         MUXF7 (Prop_muxf7_I0_O)      0.241    38.549 r  d_mem/mem_reg_3584_3839_13_13/F7.B/O
                         net (fo=1, routed)           0.000    38.549    d_mem/mem_reg_3584_3839_13_13/O0
    SLICE_X6Y149         MUXF8 (Prop_muxf8_I0_O)      0.098    38.647 r  d_mem/mem_reg_3584_3839_13_13/F8/O
                         net (fo=1, routed)           1.402    40.049    d_mem/mem_reg_3584_3839_13_13_n_0
    SLICE_X7Y140         LUT6 (Prop_lut6_I1_O)        0.319    40.368 r  d_mem/reg_array[1][13]_i_17/O
                         net (fo=1, routed)           0.000    40.368    d_mem/reg_array[1][13]_i_17_n_0
    SLICE_X7Y140         MUXF7 (Prop_muxf7_I1_O)      0.217    40.585 r  d_mem/reg_array_reg[1][13]_i_10/O
                         net (fo=1, routed)           0.000    40.585    d_mem/reg_array_reg[1][13]_i_10_n_0
    SLICE_X7Y140         MUXF8 (Prop_muxf8_I1_O)      0.094    40.679 r  d_mem/reg_array_reg[1][13]_i_4/O
                         net (fo=1, routed)           1.429    42.108    d_mem/dataout0[13]
    SLICE_X9Y127         LUT2 (Prop_lut2_I0_O)        0.342    42.450 r  d_mem/reg_array[1][13]_i_2/O
                         net (fo=1, routed)           0.652    43.101    i_mem/mem_read_data[13]
    SLICE_X9Y127         LUT3 (Prop_lut3_I0_O)        0.354    43.455 r  i_mem/reg_array[1][13]_i_1/O
                         net (fo=31, routed)          1.331    44.786    rf/D[13]
    SLICE_X0Y133         FDRE                                         r  rf/reg_array_reg[14][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.673    98.722    rf/clk_out1
    SLICE_X0Y133         FDRE                                         r  rf/reg_array_reg[14][13]/C
                         clock pessimism              0.502    99.223    
                         clock uncertainty           -0.149    99.074    
    SLICE_X0Y133         FDRE (Setup_fdre_C_D)       -0.275    98.799    rf/reg_array_reg[14][13]
  -------------------------------------------------------------------
                         required time                         98.799    
                         arrival time                         -44.786    
  -------------------------------------------------------------------
                         slack                                 54.012    

Slack (MET) :             54.021ns  (required time - arrival time)
  Source:                 pc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rf/reg_array_reg[3][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        45.486ns  (logic 4.481ns (9.851%)  route 41.005ns (90.149%))
  Logic Levels:           20  (LUT2=1 LUT3=2 LUT5=2 LUT6=8 MUXF7=3 MUXF8=2 RAMD64E=1 RAMS64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.277ns = ( 98.723 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.731    -0.736    clk
    SLICE_X40Y110        FDRE                                         r  pc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  pc_reg_reg[2]/Q
                         net (fo=2055, routed)        8.286     8.007    i_mem/sram_reg_1216_1279_24_26/ADDRA0
    SLICE_X50Y67         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     8.131 r  i_mem/sram_reg_1216_1279_24_26/RAMA/O
                         net (fo=1, routed)           0.661     8.792    i_mem/sram_reg_1216_1279_24_26_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.916 r  i_mem/mem_reg_0_255_0_0_i_145/O
                         net (fo=1, routed)           0.000     8.916    i_mem/mem_reg_0_255_0_0_i_145_n_0
    SLICE_X49Y67         MUXF7 (Prop_muxf7_I0_O)      0.238     9.154 r  i_mem/mem_reg_0_255_0_0_i_94/O
                         net (fo=1, routed)           1.205    10.358    i_mem/mem_reg_0_255_0_0_i_94_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.298    10.656 r  i_mem/mem_reg_0_255_0_0_i_55/O
                         net (fo=1, routed)           1.175    11.832    i_mem/mem_reg_0_255_0_0_i_55_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    11.956 r  i_mem/mem_reg_0_255_0_0_i_13/O
                         net (fo=38, routed)          8.136    20.092    rf/pc_reg_reg[13]_10
    SLICE_X5Y88          LUT6 (Prop_lut6_I2_O)        0.124    20.216 r  rf/mem_reg_0_255_3_3_i_1/O
                         net (fo=69, routed)          2.973    23.189    i_mem/read_data2[3]
    SLICE_X25Y110        LUT6 (Prop_lut6_I5_O)        0.124    23.313 r  i_mem/i__carry_i_11__0/O
                         net (fo=90, routed)          3.204    26.517    i_mem/reg_array_reg[1][13][3]
    SLICE_X36Y126        LUT5 (Prop_lut5_I1_O)        0.152    26.669 r  i_mem/mem_reg_0_255_0_0_i_183/O
                         net (fo=2, routed)           0.976    27.645    i_mem/mem_reg_0_255_0_0_i_183_n_0
    SLICE_X36Y125        LUT3 (Prop_lut3_I0_O)        0.354    27.999 r  i_mem/mem_reg_0_255_0_0_i_137/O
                         net (fo=4, routed)           0.674    28.673    i_mem/mem_reg_0_255_0_0_i_137_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I3_O)        0.326    28.999 r  i_mem/mem_reg_0_255_0_0_i_87/O
                         net (fo=2, routed)           0.830    29.828    i_mem/mem_reg_0_255_0_0_i_87_n_0
    SLICE_X35Y117        LUT5 (Prop_lut5_I3_O)        0.124    29.952 r  i_mem/mem_reg_0_255_0_0_i_44/O
                         net (fo=11, routed)          1.780    31.733    i_mem/mem_reg_0_255_0_0_i_44_n_0
    SLICE_X13Y120        LUT6 (Prop_lut6_I1_O)        0.124    31.857 r  i_mem/mem_reg_0_255_12_12_i_8/O
                         net (fo=192, routed)         6.328    38.184    d_mem/mem_reg_3584_3839_13_13/A1
    SLICE_X6Y149         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    38.308 r  d_mem/mem_reg_3584_3839_13_13/RAMS64E_D/O
                         net (fo=1, routed)           0.000    38.308    d_mem/mem_reg_3584_3839_13_13/OD
    SLICE_X6Y149         MUXF7 (Prop_muxf7_I0_O)      0.241    38.549 r  d_mem/mem_reg_3584_3839_13_13/F7.B/O
                         net (fo=1, routed)           0.000    38.549    d_mem/mem_reg_3584_3839_13_13/O0
    SLICE_X6Y149         MUXF8 (Prop_muxf8_I0_O)      0.098    38.647 r  d_mem/mem_reg_3584_3839_13_13/F8/O
                         net (fo=1, routed)           1.402    40.049    d_mem/mem_reg_3584_3839_13_13_n_0
    SLICE_X7Y140         LUT6 (Prop_lut6_I1_O)        0.319    40.368 r  d_mem/reg_array[1][13]_i_17/O
                         net (fo=1, routed)           0.000    40.368    d_mem/reg_array[1][13]_i_17_n_0
    SLICE_X7Y140         MUXF7 (Prop_muxf7_I1_O)      0.217    40.585 r  d_mem/reg_array_reg[1][13]_i_10/O
                         net (fo=1, routed)           0.000    40.585    d_mem/reg_array_reg[1][13]_i_10_n_0
    SLICE_X7Y140         MUXF8 (Prop_muxf8_I1_O)      0.094    40.679 r  d_mem/reg_array_reg[1][13]_i_4/O
                         net (fo=1, routed)           1.429    42.108    d_mem/dataout0[13]
    SLICE_X9Y127         LUT2 (Prop_lut2_I0_O)        0.342    42.450 r  d_mem/reg_array[1][13]_i_2/O
                         net (fo=1, routed)           0.652    43.101    i_mem/mem_read_data[13]
    SLICE_X9Y127         LUT3 (Prop_lut3_I0_O)        0.354    43.455 r  i_mem/reg_array[1][13]_i_1/O
                         net (fo=31, routed)          1.296    44.751    rf/D[13]
    SLICE_X4Y136         FDRE                                         r  rf/reg_array_reg[3][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.674    98.723    rf/clk_out1
    SLICE_X4Y136         FDRE                                         r  rf/reg_array_reg[3][13]/C
                         clock pessimism              0.502    99.224    
                         clock uncertainty           -0.149    99.075    
    SLICE_X4Y136         FDRE (Setup_fdre_C_D)       -0.303    98.772    rf/reg_array_reg[3][13]
  -------------------------------------------------------------------
                         required time                         98.772    
                         arrival time                         -44.751    
  -------------------------------------------------------------------
                         slack                                 54.021    

Slack (MET) :             54.022ns  (required time - arrival time)
  Source:                 pc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rf/reg_array_reg[23][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        45.723ns  (logic 4.753ns (10.395%)  route 40.970ns (89.605%))
  Logic Levels:           20  (LUT2=1 LUT3=1 LUT5=3 LUT6=8 MUXF7=3 MUXF8=2 RAMD64E=1 RAMS64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.276ns = ( 98.724 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.731    -0.736    clk
    SLICE_X40Y110        FDRE                                         r  pc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  pc_reg_reg[2]/Q
                         net (fo=2055, routed)        8.286     8.007    i_mem/sram_reg_1216_1279_24_26/ADDRA0
    SLICE_X50Y67         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     8.131 r  i_mem/sram_reg_1216_1279_24_26/RAMA/O
                         net (fo=1, routed)           0.661     8.792    i_mem/sram_reg_1216_1279_24_26_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.916 r  i_mem/mem_reg_0_255_0_0_i_145/O
                         net (fo=1, routed)           0.000     8.916    i_mem/mem_reg_0_255_0_0_i_145_n_0
    SLICE_X49Y67         MUXF7 (Prop_muxf7_I0_O)      0.238     9.154 r  i_mem/mem_reg_0_255_0_0_i_94/O
                         net (fo=1, routed)           1.205    10.358    i_mem/mem_reg_0_255_0_0_i_94_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.298    10.656 r  i_mem/mem_reg_0_255_0_0_i_55/O
                         net (fo=1, routed)           1.175    11.832    i_mem/mem_reg_0_255_0_0_i_55_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    11.956 r  i_mem/mem_reg_0_255_0_0_i_13/O
                         net (fo=38, routed)          8.136    20.092    rf/pc_reg_reg[13]_10
    SLICE_X5Y88          LUT6 (Prop_lut6_I2_O)        0.124    20.216 r  rf/mem_reg_0_255_3_3_i_1/O
                         net (fo=69, routed)          2.973    23.189    i_mem/read_data2[3]
    SLICE_X25Y110        LUT6 (Prop_lut6_I5_O)        0.124    23.313 r  i_mem/i__carry_i_11__0/O
                         net (fo=90, routed)          3.204    26.517    i_mem/reg_array_reg[1][13][3]
    SLICE_X36Y126        LUT5 (Prop_lut5_I1_O)        0.152    26.669 r  i_mem/mem_reg_0_255_0_0_i_183/O
                         net (fo=2, routed)           0.976    27.645    i_mem/mem_reg_0_255_0_0_i_183_n_0
    SLICE_X36Y125        LUT3 (Prop_lut3_I0_O)        0.354    27.999 r  i_mem/mem_reg_0_255_0_0_i_137/O
                         net (fo=4, routed)           1.150    29.150    i_mem/mem_reg_0_255_0_0_i_137_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I0_O)        0.326    29.476 r  i_mem/mem_reg_0_255_0_0_i_90/O
                         net (fo=2, routed)           1.048    30.524    i_mem/mem_reg_0_255_0_0_i_90_n_0
    SLICE_X28Y114        LUT5 (Prop_lut5_I3_O)        0.124    30.648 r  i_mem/mem_reg_0_255_0_0_i_48/O
                         net (fo=11, routed)          0.992    31.640    i_mem/mem_reg_0_255_0_0_i_48_n_0
    SLICE_X13Y114        LUT6 (Prop_lut6_I1_O)        0.124    31.764 r  i_mem/mem_reg_0_255_18_18_i_9/O
                         net (fo=192, routed)         5.382    37.146    d_mem/mem_reg_768_1023_19_19/A0
    SLICE_X34Y133        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.430    37.576 r  d_mem/mem_reg_768_1023_19_19/RAMS64E_A/O
                         net (fo=1, routed)           0.000    37.576    d_mem/mem_reg_768_1023_19_19/OA
    SLICE_X34Y133        MUXF7 (Prop_muxf7_I1_O)      0.214    37.790 r  d_mem/mem_reg_768_1023_19_19/F7.A/O
                         net (fo=1, routed)           0.000    37.790    d_mem/mem_reg_768_1023_19_19/O1
    SLICE_X34Y133        MUXF8 (Prop_muxf8_I1_O)      0.088    37.878 r  d_mem/mem_reg_768_1023_19_19/F8/O
                         net (fo=1, routed)           0.944    38.822    d_mem/mem_reg_768_1023_19_19_n_0
    SLICE_X32Y129        LUT6 (Prop_lut6_I0_O)        0.319    39.141 r  d_mem/reg_array[1][19]_i_19/O
                         net (fo=1, routed)           0.000    39.141    d_mem/reg_array[1][19]_i_19_n_0
    SLICE_X32Y129        MUXF7 (Prop_muxf7_I0_O)      0.238    39.379 r  d_mem/reg_array_reg[1][19]_i_10/O
                         net (fo=1, routed)           0.000    39.379    d_mem/reg_array_reg[1][19]_i_10_n_0
    SLICE_X32Y129        MUXF8 (Prop_muxf8_I0_O)      0.104    39.483 r  d_mem/reg_array_reg[1][19]_i_5/O
                         net (fo=1, routed)           1.170    40.653    d_mem/dataout0[19]
    SLICE_X20Y122        LUT2 (Prop_lut2_I0_O)        0.342    40.995 r  d_mem/reg_array[1][19]_i_2/O
                         net (fo=1, routed)           0.306    41.302    i_mem/mem_read_data[19]
    SLICE_X20Y121        LUT5 (Prop_lut5_I0_O)        0.326    41.628 r  i_mem/reg_array[1][19]_i_1/O
                         net (fo=31, routed)          3.359    44.987    rf/D[19]
    SLICE_X3Y135         FDRE                                         r  rf/reg_array_reg[23][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.675    98.724    rf/clk_out1
    SLICE_X3Y135         FDRE                                         r  rf/reg_array_reg[23][19]/C
                         clock pessimism              0.502    99.225    
                         clock uncertainty           -0.149    99.076    
    SLICE_X3Y135         FDRE (Setup_fdre_C_D)       -0.067    99.009    rf/reg_array_reg[23][19]
  -------------------------------------------------------------------
                         required time                         99.009    
                         arrival time                         -44.987    
  -------------------------------------------------------------------
                         slack                                 54.022    

Slack (MET) :             54.069ns  (required time - arrival time)
  Source:                 pc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rf/reg_array_reg[10][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        45.438ns  (logic 4.481ns (9.862%)  route 40.957ns (90.138%))
  Logic Levels:           20  (LUT2=1 LUT3=2 LUT5=2 LUT6=8 MUXF7=3 MUXF8=2 RAMD64E=1 RAMS64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.277ns = ( 98.723 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.731    -0.736    clk
    SLICE_X40Y110        FDRE                                         r  pc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  pc_reg_reg[2]/Q
                         net (fo=2055, routed)        8.286     8.007    i_mem/sram_reg_1216_1279_24_26/ADDRA0
    SLICE_X50Y67         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     8.131 r  i_mem/sram_reg_1216_1279_24_26/RAMA/O
                         net (fo=1, routed)           0.661     8.792    i_mem/sram_reg_1216_1279_24_26_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.916 r  i_mem/mem_reg_0_255_0_0_i_145/O
                         net (fo=1, routed)           0.000     8.916    i_mem/mem_reg_0_255_0_0_i_145_n_0
    SLICE_X49Y67         MUXF7 (Prop_muxf7_I0_O)      0.238     9.154 r  i_mem/mem_reg_0_255_0_0_i_94/O
                         net (fo=1, routed)           1.205    10.358    i_mem/mem_reg_0_255_0_0_i_94_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.298    10.656 r  i_mem/mem_reg_0_255_0_0_i_55/O
                         net (fo=1, routed)           1.175    11.832    i_mem/mem_reg_0_255_0_0_i_55_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    11.956 r  i_mem/mem_reg_0_255_0_0_i_13/O
                         net (fo=38, routed)          8.136    20.092    rf/pc_reg_reg[13]_10
    SLICE_X5Y88          LUT6 (Prop_lut6_I2_O)        0.124    20.216 r  rf/mem_reg_0_255_3_3_i_1/O
                         net (fo=69, routed)          2.973    23.189    i_mem/read_data2[3]
    SLICE_X25Y110        LUT6 (Prop_lut6_I5_O)        0.124    23.313 r  i_mem/i__carry_i_11__0/O
                         net (fo=90, routed)          3.204    26.517    i_mem/reg_array_reg[1][13][3]
    SLICE_X36Y126        LUT5 (Prop_lut5_I1_O)        0.152    26.669 r  i_mem/mem_reg_0_255_0_0_i_183/O
                         net (fo=2, routed)           0.976    27.645    i_mem/mem_reg_0_255_0_0_i_183_n_0
    SLICE_X36Y125        LUT3 (Prop_lut3_I0_O)        0.354    27.999 r  i_mem/mem_reg_0_255_0_0_i_137/O
                         net (fo=4, routed)           0.674    28.673    i_mem/mem_reg_0_255_0_0_i_137_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I3_O)        0.326    28.999 r  i_mem/mem_reg_0_255_0_0_i_87/O
                         net (fo=2, routed)           0.830    29.828    i_mem/mem_reg_0_255_0_0_i_87_n_0
    SLICE_X35Y117        LUT5 (Prop_lut5_I3_O)        0.124    29.952 r  i_mem/mem_reg_0_255_0_0_i_44/O
                         net (fo=11, routed)          1.780    31.733    i_mem/mem_reg_0_255_0_0_i_44_n_0
    SLICE_X13Y120        LUT6 (Prop_lut6_I1_O)        0.124    31.857 r  i_mem/mem_reg_0_255_12_12_i_8/O
                         net (fo=192, routed)         6.328    38.184    d_mem/mem_reg_3584_3839_13_13/A1
    SLICE_X6Y149         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    38.308 r  d_mem/mem_reg_3584_3839_13_13/RAMS64E_D/O
                         net (fo=1, routed)           0.000    38.308    d_mem/mem_reg_3584_3839_13_13/OD
    SLICE_X6Y149         MUXF7 (Prop_muxf7_I0_O)      0.241    38.549 r  d_mem/mem_reg_3584_3839_13_13/F7.B/O
                         net (fo=1, routed)           0.000    38.549    d_mem/mem_reg_3584_3839_13_13/O0
    SLICE_X6Y149         MUXF8 (Prop_muxf8_I0_O)      0.098    38.647 r  d_mem/mem_reg_3584_3839_13_13/F8/O
                         net (fo=1, routed)           1.402    40.049    d_mem/mem_reg_3584_3839_13_13_n_0
    SLICE_X7Y140         LUT6 (Prop_lut6_I1_O)        0.319    40.368 r  d_mem/reg_array[1][13]_i_17/O
                         net (fo=1, routed)           0.000    40.368    d_mem/reg_array[1][13]_i_17_n_0
    SLICE_X7Y140         MUXF7 (Prop_muxf7_I1_O)      0.217    40.585 r  d_mem/reg_array_reg[1][13]_i_10/O
                         net (fo=1, routed)           0.000    40.585    d_mem/reg_array_reg[1][13]_i_10_n_0
    SLICE_X7Y140         MUXF8 (Prop_muxf8_I1_O)      0.094    40.679 r  d_mem/reg_array_reg[1][13]_i_4/O
                         net (fo=1, routed)           1.429    42.108    d_mem/dataout0[13]
    SLICE_X9Y127         LUT2 (Prop_lut2_I0_O)        0.342    42.450 r  d_mem/reg_array[1][13]_i_2/O
                         net (fo=1, routed)           0.652    43.101    i_mem/mem_read_data[13]
    SLICE_X9Y127         LUT3 (Prop_lut3_I0_O)        0.354    43.455 r  i_mem/reg_array[1][13]_i_1/O
                         net (fo=31, routed)          1.247    44.703    rf/D[13]
    SLICE_X0Y134         FDRE                                         r  rf/reg_array_reg[10][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.674    98.723    rf/clk_out1
    SLICE_X0Y134         FDRE                                         r  rf/reg_array_reg[10][13]/C
                         clock pessimism              0.502    99.224    
                         clock uncertainty           -0.149    99.075    
    SLICE_X0Y134         FDRE (Setup_fdre_C_D)       -0.303    98.772    rf/reg_array_reg[10][13]
  -------------------------------------------------------------------
                         required time                         98.772    
                         arrival time                         -44.703    
  -------------------------------------------------------------------
                         slack                                 54.069    

Slack (MET) :             54.106ns  (required time - arrival time)
  Source:                 pc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rf/reg_array_reg[17][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        45.638ns  (logic 4.753ns (10.414%)  route 40.885ns (89.586%))
  Logic Levels:           20  (LUT2=1 LUT3=1 LUT5=3 LUT6=8 MUXF7=3 MUXF8=2 RAMD64E=1 RAMS64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.276ns = ( 98.724 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.731    -0.736    clk
    SLICE_X40Y110        FDRE                                         r  pc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  pc_reg_reg[2]/Q
                         net (fo=2055, routed)        8.286     8.007    i_mem/sram_reg_1216_1279_24_26/ADDRA0
    SLICE_X50Y67         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     8.131 r  i_mem/sram_reg_1216_1279_24_26/RAMA/O
                         net (fo=1, routed)           0.661     8.792    i_mem/sram_reg_1216_1279_24_26_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.916 r  i_mem/mem_reg_0_255_0_0_i_145/O
                         net (fo=1, routed)           0.000     8.916    i_mem/mem_reg_0_255_0_0_i_145_n_0
    SLICE_X49Y67         MUXF7 (Prop_muxf7_I0_O)      0.238     9.154 r  i_mem/mem_reg_0_255_0_0_i_94/O
                         net (fo=1, routed)           1.205    10.358    i_mem/mem_reg_0_255_0_0_i_94_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.298    10.656 r  i_mem/mem_reg_0_255_0_0_i_55/O
                         net (fo=1, routed)           1.175    11.832    i_mem/mem_reg_0_255_0_0_i_55_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    11.956 r  i_mem/mem_reg_0_255_0_0_i_13/O
                         net (fo=38, routed)          8.136    20.092    rf/pc_reg_reg[13]_10
    SLICE_X5Y88          LUT6 (Prop_lut6_I2_O)        0.124    20.216 r  rf/mem_reg_0_255_3_3_i_1/O
                         net (fo=69, routed)          2.973    23.189    i_mem/read_data2[3]
    SLICE_X25Y110        LUT6 (Prop_lut6_I5_O)        0.124    23.313 r  i_mem/i__carry_i_11__0/O
                         net (fo=90, routed)          3.204    26.517    i_mem/reg_array_reg[1][13][3]
    SLICE_X36Y126        LUT5 (Prop_lut5_I1_O)        0.152    26.669 r  i_mem/mem_reg_0_255_0_0_i_183/O
                         net (fo=2, routed)           0.976    27.645    i_mem/mem_reg_0_255_0_0_i_183_n_0
    SLICE_X36Y125        LUT3 (Prop_lut3_I0_O)        0.354    27.999 r  i_mem/mem_reg_0_255_0_0_i_137/O
                         net (fo=4, routed)           1.150    29.150    i_mem/mem_reg_0_255_0_0_i_137_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I0_O)        0.326    29.476 r  i_mem/mem_reg_0_255_0_0_i_90/O
                         net (fo=2, routed)           1.048    30.524    i_mem/mem_reg_0_255_0_0_i_90_n_0
    SLICE_X28Y114        LUT5 (Prop_lut5_I3_O)        0.124    30.648 r  i_mem/mem_reg_0_255_0_0_i_48/O
                         net (fo=11, routed)          0.992    31.640    i_mem/mem_reg_0_255_0_0_i_48_n_0
    SLICE_X13Y114        LUT6 (Prop_lut6_I1_O)        0.124    31.764 r  i_mem/mem_reg_0_255_18_18_i_9/O
                         net (fo=192, routed)         5.382    37.146    d_mem/mem_reg_768_1023_19_19/A0
    SLICE_X34Y133        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.430    37.576 r  d_mem/mem_reg_768_1023_19_19/RAMS64E_A/O
                         net (fo=1, routed)           0.000    37.576    d_mem/mem_reg_768_1023_19_19/OA
    SLICE_X34Y133        MUXF7 (Prop_muxf7_I1_O)      0.214    37.790 r  d_mem/mem_reg_768_1023_19_19/F7.A/O
                         net (fo=1, routed)           0.000    37.790    d_mem/mem_reg_768_1023_19_19/O1
    SLICE_X34Y133        MUXF8 (Prop_muxf8_I1_O)      0.088    37.878 r  d_mem/mem_reg_768_1023_19_19/F8/O
                         net (fo=1, routed)           0.944    38.822    d_mem/mem_reg_768_1023_19_19_n_0
    SLICE_X32Y129        LUT6 (Prop_lut6_I0_O)        0.319    39.141 r  d_mem/reg_array[1][19]_i_19/O
                         net (fo=1, routed)           0.000    39.141    d_mem/reg_array[1][19]_i_19_n_0
    SLICE_X32Y129        MUXF7 (Prop_muxf7_I0_O)      0.238    39.379 r  d_mem/reg_array_reg[1][19]_i_10/O
                         net (fo=1, routed)           0.000    39.379    d_mem/reg_array_reg[1][19]_i_10_n_0
    SLICE_X32Y129        MUXF8 (Prop_muxf8_I0_O)      0.104    39.483 r  d_mem/reg_array_reg[1][19]_i_5/O
                         net (fo=1, routed)           1.170    40.653    d_mem/dataout0[19]
    SLICE_X20Y122        LUT2 (Prop_lut2_I0_O)        0.342    40.995 r  d_mem/reg_array[1][19]_i_2/O
                         net (fo=1, routed)           0.306    41.302    i_mem/mem_read_data[19]
    SLICE_X20Y121        LUT5 (Prop_lut5_I0_O)        0.326    41.628 r  i_mem/reg_array[1][19]_i_1/O
                         net (fo=31, routed)          3.275    44.903    rf/D[19]
    SLICE_X1Y136         FDRE                                         r  rf/reg_array_reg[17][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.675    98.724    rf/clk_out1
    SLICE_X1Y136         FDRE                                         r  rf/reg_array_reg[17][19]/C
                         clock pessimism              0.502    99.225    
                         clock uncertainty           -0.149    99.076    
    SLICE_X1Y136         FDRE (Setup_fdre_C_D)       -0.067    99.009    rf/reg_array_reg[17][19]
  -------------------------------------------------------------------
                         required time                         99.009    
                         arrival time                         -44.903    
  -------------------------------------------------------------------
                         slack                                 54.106    

Slack (MET) :             54.138ns  (required time - arrival time)
  Source:                 pc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rf/reg_array_reg[31][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        45.626ns  (logic 4.979ns (10.912%)  route 40.647ns (89.088%))
  Logic Levels:           20  (LUT2=1 LUT3=1 LUT5=3 LUT6=8 MUXF7=3 MUXF8=2 RAMD64E=1 RAMS64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.276ns = ( 98.724 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.731    -0.736    clk
    SLICE_X40Y110        FDRE                                         r  pc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  pc_reg_reg[2]/Q
                         net (fo=2055, routed)        8.286     8.007    i_mem/sram_reg_1216_1279_24_26/ADDRA0
    SLICE_X50Y67         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     8.131 r  i_mem/sram_reg_1216_1279_24_26/RAMA/O
                         net (fo=1, routed)           0.661     8.792    i_mem/sram_reg_1216_1279_24_26_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.916 r  i_mem/mem_reg_0_255_0_0_i_145/O
                         net (fo=1, routed)           0.000     8.916    i_mem/mem_reg_0_255_0_0_i_145_n_0
    SLICE_X49Y67         MUXF7 (Prop_muxf7_I0_O)      0.238     9.154 r  i_mem/mem_reg_0_255_0_0_i_94/O
                         net (fo=1, routed)           1.205    10.358    i_mem/mem_reg_0_255_0_0_i_94_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.298    10.656 r  i_mem/mem_reg_0_255_0_0_i_55/O
                         net (fo=1, routed)           1.175    11.832    i_mem/mem_reg_0_255_0_0_i_55_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    11.956 r  i_mem/mem_reg_0_255_0_0_i_13/O
                         net (fo=38, routed)          8.136    20.092    rf/pc_reg_reg[13]_10
    SLICE_X5Y88          LUT6 (Prop_lut6_I2_O)        0.124    20.216 r  rf/mem_reg_0_255_3_3_i_1/O
                         net (fo=69, routed)          2.973    23.189    i_mem/read_data2[3]
    SLICE_X25Y110        LUT6 (Prop_lut6_I5_O)        0.124    23.313 r  i_mem/i__carry_i_11__0/O
                         net (fo=90, routed)          3.204    26.517    i_mem/reg_array_reg[1][13][3]
    SLICE_X36Y126        LUT5 (Prop_lut5_I1_O)        0.152    26.669 r  i_mem/mem_reg_0_255_0_0_i_183/O
                         net (fo=2, routed)           0.976    27.645    i_mem/mem_reg_0_255_0_0_i_183_n_0
    SLICE_X36Y125        LUT3 (Prop_lut3_I0_O)        0.354    27.999 r  i_mem/mem_reg_0_255_0_0_i_137/O
                         net (fo=4, routed)           1.150    29.150    i_mem/mem_reg_0_255_0_0_i_137_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I0_O)        0.326    29.476 r  i_mem/mem_reg_0_255_0_0_i_90/O
                         net (fo=2, routed)           1.048    30.524    i_mem/mem_reg_0_255_0_0_i_90_n_0
    SLICE_X28Y114        LUT5 (Prop_lut5_I3_O)        0.124    30.648 r  i_mem/mem_reg_0_255_0_0_i_48/O
                         net (fo=11, routed)          1.262    31.909    i_mem/mem_reg_0_255_0_0_i_48_n_0
    SLICE_X15Y111        LUT6 (Prop_lut6_I1_O)        0.124    32.033 r  i_mem/mem_reg_0_255_24_24_i_9/O
                         net (fo=192, routed)         4.155    36.189    d_mem/mem_reg_768_1023_25_25/A0
    SLICE_X6Y125         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.654    36.842 r  d_mem/mem_reg_768_1023_25_25/RAMS64E_A/O
                         net (fo=1, routed)           0.000    36.842    d_mem/mem_reg_768_1023_25_25/OA
    SLICE_X6Y125         MUXF7 (Prop_muxf7_I1_O)      0.214    37.056 r  d_mem/mem_reg_768_1023_25_25/F7.A/O
                         net (fo=1, routed)           0.000    37.056    d_mem/mem_reg_768_1023_25_25/O1
    SLICE_X6Y125         MUXF8 (Prop_muxf8_I1_O)      0.088    37.144 r  d_mem/mem_reg_768_1023_25_25/F8/O
                         net (fo=1, routed)           1.745    38.890    d_mem/mem_reg_768_1023_25_25_n_0
    SLICE_X3Y111         LUT6 (Prop_lut6_I0_O)        0.319    39.209 r  d_mem/reg_array[1][25]_i_14/O
                         net (fo=1, routed)           0.000    39.209    d_mem/reg_array[1][25]_i_14_n_0
    SLICE_X3Y111         MUXF7 (Prop_muxf7_I0_O)      0.238    39.447 r  d_mem/reg_array_reg[1][25]_i_9/O
                         net (fo=1, routed)           0.000    39.447    d_mem/reg_array_reg[1][25]_i_9_n_0
    SLICE_X3Y111         MUXF8 (Prop_muxf8_I0_O)      0.104    39.551 r  d_mem/reg_array_reg[1][25]_i_5/O
                         net (fo=1, routed)           1.415    40.966    d_mem/dataout0[25]
    SLICE_X18Y113        LUT2 (Prop_lut2_I0_O)        0.344    41.310 r  d_mem/reg_array[1][25]_i_2/O
                         net (fo=1, routed)           0.976    42.286    i_mem/mem_read_data[25]
    SLICE_X22Y124        LUT5 (Prop_lut5_I0_O)        0.326    42.612 r  i_mem/reg_array[1][25]_i_1/O
                         net (fo=31, routed)          2.279    44.891    rf/D[25]
    SLICE_X7Y137         FDRE                                         r  rf/reg_array_reg[31][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.675    98.724    rf/clk_out1
    SLICE_X7Y137         FDRE                                         r  rf/reg_array_reg[31][25]/C
                         clock pessimism              0.502    99.225    
                         clock uncertainty           -0.149    99.076    
    SLICE_X7Y137         FDRE (Setup_fdre_C_D)       -0.047    99.029    rf/reg_array_reg[31][25]
  -------------------------------------------------------------------
                         required time                         99.029    
                         arrival time                         -44.891    
  -------------------------------------------------------------------
                         slack                                 54.138    

Slack (MET) :             54.152ns  (required time - arrival time)
  Source:                 pc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rf/reg_array_reg[4][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        45.596ns  (logic 4.753ns (10.424%)  route 40.843ns (89.576%))
  Logic Levels:           20  (LUT2=1 LUT3=1 LUT5=3 LUT6=8 MUXF7=3 MUXF8=2 RAMD64E=1 RAMS64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 98.727 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.731    -0.736    clk
    SLICE_X40Y110        FDRE                                         r  pc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  pc_reg_reg[2]/Q
                         net (fo=2055, routed)        8.286     8.007    i_mem/sram_reg_1216_1279_24_26/ADDRA0
    SLICE_X50Y67         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     8.131 r  i_mem/sram_reg_1216_1279_24_26/RAMA/O
                         net (fo=1, routed)           0.661     8.792    i_mem/sram_reg_1216_1279_24_26_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.916 r  i_mem/mem_reg_0_255_0_0_i_145/O
                         net (fo=1, routed)           0.000     8.916    i_mem/mem_reg_0_255_0_0_i_145_n_0
    SLICE_X49Y67         MUXF7 (Prop_muxf7_I0_O)      0.238     9.154 r  i_mem/mem_reg_0_255_0_0_i_94/O
                         net (fo=1, routed)           1.205    10.358    i_mem/mem_reg_0_255_0_0_i_94_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.298    10.656 r  i_mem/mem_reg_0_255_0_0_i_55/O
                         net (fo=1, routed)           1.175    11.832    i_mem/mem_reg_0_255_0_0_i_55_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    11.956 r  i_mem/mem_reg_0_255_0_0_i_13/O
                         net (fo=38, routed)          8.136    20.092    rf/pc_reg_reg[13]_10
    SLICE_X5Y88          LUT6 (Prop_lut6_I2_O)        0.124    20.216 r  rf/mem_reg_0_255_3_3_i_1/O
                         net (fo=69, routed)          2.973    23.189    i_mem/read_data2[3]
    SLICE_X25Y110        LUT6 (Prop_lut6_I5_O)        0.124    23.313 r  i_mem/i__carry_i_11__0/O
                         net (fo=90, routed)          3.204    26.517    i_mem/reg_array_reg[1][13][3]
    SLICE_X36Y126        LUT5 (Prop_lut5_I1_O)        0.152    26.669 r  i_mem/mem_reg_0_255_0_0_i_183/O
                         net (fo=2, routed)           0.976    27.645    i_mem/mem_reg_0_255_0_0_i_183_n_0
    SLICE_X36Y125        LUT3 (Prop_lut3_I0_O)        0.354    27.999 r  i_mem/mem_reg_0_255_0_0_i_137/O
                         net (fo=4, routed)           1.150    29.150    i_mem/mem_reg_0_255_0_0_i_137_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I0_O)        0.326    29.476 r  i_mem/mem_reg_0_255_0_0_i_90/O
                         net (fo=2, routed)           1.048    30.524    i_mem/mem_reg_0_255_0_0_i_90_n_0
    SLICE_X28Y114        LUT5 (Prop_lut5_I3_O)        0.124    30.648 r  i_mem/mem_reg_0_255_0_0_i_48/O
                         net (fo=11, routed)          0.992    31.640    i_mem/mem_reg_0_255_0_0_i_48_n_0
    SLICE_X13Y114        LUT6 (Prop_lut6_I1_O)        0.124    31.764 r  i_mem/mem_reg_0_255_18_18_i_9/O
                         net (fo=192, routed)         5.382    37.146    d_mem/mem_reg_768_1023_19_19/A0
    SLICE_X34Y133        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.430    37.576 r  d_mem/mem_reg_768_1023_19_19/RAMS64E_A/O
                         net (fo=1, routed)           0.000    37.576    d_mem/mem_reg_768_1023_19_19/OA
    SLICE_X34Y133        MUXF7 (Prop_muxf7_I1_O)      0.214    37.790 r  d_mem/mem_reg_768_1023_19_19/F7.A/O
                         net (fo=1, routed)           0.000    37.790    d_mem/mem_reg_768_1023_19_19/O1
    SLICE_X34Y133        MUXF8 (Prop_muxf8_I1_O)      0.088    37.878 r  d_mem/mem_reg_768_1023_19_19/F8/O
                         net (fo=1, routed)           0.944    38.822    d_mem/mem_reg_768_1023_19_19_n_0
    SLICE_X32Y129        LUT6 (Prop_lut6_I0_O)        0.319    39.141 r  d_mem/reg_array[1][19]_i_19/O
                         net (fo=1, routed)           0.000    39.141    d_mem/reg_array[1][19]_i_19_n_0
    SLICE_X32Y129        MUXF7 (Prop_muxf7_I0_O)      0.238    39.379 r  d_mem/reg_array_reg[1][19]_i_10/O
                         net (fo=1, routed)           0.000    39.379    d_mem/reg_array_reg[1][19]_i_10_n_0
    SLICE_X32Y129        MUXF8 (Prop_muxf8_I0_O)      0.104    39.483 r  d_mem/reg_array_reg[1][19]_i_5/O
                         net (fo=1, routed)           1.170    40.653    d_mem/dataout0[19]
    SLICE_X20Y122        LUT2 (Prop_lut2_I0_O)        0.342    40.995 r  d_mem/reg_array[1][19]_i_2/O
                         net (fo=1, routed)           0.306    41.302    i_mem/mem_read_data[19]
    SLICE_X20Y121        LUT5 (Prop_lut5_I0_O)        0.326    41.628 r  i_mem/reg_array[1][19]_i_1/O
                         net (fo=31, routed)          3.233    44.860    rf/D[19]
    SLICE_X1Y139         FDRE                                         r  rf/reg_array_reg[4][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.678    98.727    rf/clk_out1
    SLICE_X1Y139         FDRE                                         r  rf/reg_array_reg[4][19]/C
                         clock pessimism              0.502    99.228    
                         clock uncertainty           -0.149    99.079    
    SLICE_X1Y139         FDRE (Setup_fdre_C_D)       -0.067    99.012    rf/reg_array_reg[4][19]
  -------------------------------------------------------------------
                         required time                         99.012    
                         arrival time                         -44.860    
  -------------------------------------------------------------------
                         slack                                 54.152    

Slack (MET) :             54.161ns  (required time - arrival time)
  Source:                 pc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rf/reg_array_reg[13][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        45.346ns  (logic 4.481ns (9.882%)  route 40.865ns (90.118%))
  Logic Levels:           20  (LUT2=1 LUT3=2 LUT5=2 LUT6=8 MUXF7=3 MUXF8=2 RAMD64E=1 RAMS64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.277ns = ( 98.723 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.731    -0.736    clk
    SLICE_X40Y110        FDRE                                         r  pc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  pc_reg_reg[2]/Q
                         net (fo=2055, routed)        8.286     8.007    i_mem/sram_reg_1216_1279_24_26/ADDRA0
    SLICE_X50Y67         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     8.131 r  i_mem/sram_reg_1216_1279_24_26/RAMA/O
                         net (fo=1, routed)           0.661     8.792    i_mem/sram_reg_1216_1279_24_26_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.916 r  i_mem/mem_reg_0_255_0_0_i_145/O
                         net (fo=1, routed)           0.000     8.916    i_mem/mem_reg_0_255_0_0_i_145_n_0
    SLICE_X49Y67         MUXF7 (Prop_muxf7_I0_O)      0.238     9.154 r  i_mem/mem_reg_0_255_0_0_i_94/O
                         net (fo=1, routed)           1.205    10.358    i_mem/mem_reg_0_255_0_0_i_94_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.298    10.656 r  i_mem/mem_reg_0_255_0_0_i_55/O
                         net (fo=1, routed)           1.175    11.832    i_mem/mem_reg_0_255_0_0_i_55_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    11.956 r  i_mem/mem_reg_0_255_0_0_i_13/O
                         net (fo=38, routed)          8.136    20.092    rf/pc_reg_reg[13]_10
    SLICE_X5Y88          LUT6 (Prop_lut6_I2_O)        0.124    20.216 r  rf/mem_reg_0_255_3_3_i_1/O
                         net (fo=69, routed)          2.973    23.189    i_mem/read_data2[3]
    SLICE_X25Y110        LUT6 (Prop_lut6_I5_O)        0.124    23.313 r  i_mem/i__carry_i_11__0/O
                         net (fo=90, routed)          3.204    26.517    i_mem/reg_array_reg[1][13][3]
    SLICE_X36Y126        LUT5 (Prop_lut5_I1_O)        0.152    26.669 r  i_mem/mem_reg_0_255_0_0_i_183/O
                         net (fo=2, routed)           0.976    27.645    i_mem/mem_reg_0_255_0_0_i_183_n_0
    SLICE_X36Y125        LUT3 (Prop_lut3_I0_O)        0.354    27.999 r  i_mem/mem_reg_0_255_0_0_i_137/O
                         net (fo=4, routed)           0.674    28.673    i_mem/mem_reg_0_255_0_0_i_137_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I3_O)        0.326    28.999 r  i_mem/mem_reg_0_255_0_0_i_87/O
                         net (fo=2, routed)           0.830    29.828    i_mem/mem_reg_0_255_0_0_i_87_n_0
    SLICE_X35Y117        LUT5 (Prop_lut5_I3_O)        0.124    29.952 r  i_mem/mem_reg_0_255_0_0_i_44/O
                         net (fo=11, routed)          1.780    31.733    i_mem/mem_reg_0_255_0_0_i_44_n_0
    SLICE_X13Y120        LUT6 (Prop_lut6_I1_O)        0.124    31.857 r  i_mem/mem_reg_0_255_12_12_i_8/O
                         net (fo=192, routed)         6.328    38.184    d_mem/mem_reg_3584_3839_13_13/A1
    SLICE_X6Y149         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    38.308 r  d_mem/mem_reg_3584_3839_13_13/RAMS64E_D/O
                         net (fo=1, routed)           0.000    38.308    d_mem/mem_reg_3584_3839_13_13/OD
    SLICE_X6Y149         MUXF7 (Prop_muxf7_I0_O)      0.241    38.549 r  d_mem/mem_reg_3584_3839_13_13/F7.B/O
                         net (fo=1, routed)           0.000    38.549    d_mem/mem_reg_3584_3839_13_13/O0
    SLICE_X6Y149         MUXF8 (Prop_muxf8_I0_O)      0.098    38.647 r  d_mem/mem_reg_3584_3839_13_13/F8/O
                         net (fo=1, routed)           1.402    40.049    d_mem/mem_reg_3584_3839_13_13_n_0
    SLICE_X7Y140         LUT6 (Prop_lut6_I1_O)        0.319    40.368 r  d_mem/reg_array[1][13]_i_17/O
                         net (fo=1, routed)           0.000    40.368    d_mem/reg_array[1][13]_i_17_n_0
    SLICE_X7Y140         MUXF7 (Prop_muxf7_I1_O)      0.217    40.585 r  d_mem/reg_array_reg[1][13]_i_10/O
                         net (fo=1, routed)           0.000    40.585    d_mem/reg_array_reg[1][13]_i_10_n_0
    SLICE_X7Y140         MUXF8 (Prop_muxf8_I1_O)      0.094    40.679 r  d_mem/reg_array_reg[1][13]_i_4/O
                         net (fo=1, routed)           1.429    42.108    d_mem/dataout0[13]
    SLICE_X9Y127         LUT2 (Prop_lut2_I0_O)        0.342    42.450 r  d_mem/reg_array[1][13]_i_2/O
                         net (fo=1, routed)           0.652    43.101    i_mem/mem_read_data[13]
    SLICE_X9Y127         LUT3 (Prop_lut3_I0_O)        0.354    43.455 r  i_mem/reg_array[1][13]_i_1/O
                         net (fo=31, routed)          1.156    44.611    rf/D[13]
    SLICE_X4Y135         FDRE                                         r  rf/reg_array_reg[13][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.674    98.723    rf/clk_out1
    SLICE_X4Y135         FDRE                                         r  rf/reg_array_reg[13][13]/C
                         clock pessimism              0.502    99.224    
                         clock uncertainty           -0.149    99.075    
    SLICE_X4Y135         FDRE (Setup_fdre_C_D)       -0.303    98.772    rf/reg_array_reg[13][13]
  -------------------------------------------------------------------
                         required time                         98.772    
                         arrival time                         -44.611    
  -------------------------------------------------------------------
                         slack                                 54.161    

Slack (MET) :             54.165ns  (required time - arrival time)
  Source:                 pc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rf/reg_array_reg[19][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        45.590ns  (logic 4.753ns (10.425%)  route 40.837ns (89.575%))
  Logic Levels:           20  (LUT2=1 LUT3=1 LUT5=3 LUT6=8 MUXF7=3 MUXF8=2 RAMD64E=1 RAMS64E=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.275ns = ( 98.725 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.731    -0.736    clk
    SLICE_X40Y110        FDRE                                         r  pc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  pc_reg_reg[2]/Q
                         net (fo=2055, routed)        8.286     8.007    i_mem/sram_reg_1216_1279_24_26/ADDRA0
    SLICE_X50Y67         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     8.131 r  i_mem/sram_reg_1216_1279_24_26/RAMA/O
                         net (fo=1, routed)           0.661     8.792    i_mem/sram_reg_1216_1279_24_26_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.916 r  i_mem/mem_reg_0_255_0_0_i_145/O
                         net (fo=1, routed)           0.000     8.916    i_mem/mem_reg_0_255_0_0_i_145_n_0
    SLICE_X49Y67         MUXF7 (Prop_muxf7_I0_O)      0.238     9.154 r  i_mem/mem_reg_0_255_0_0_i_94/O
                         net (fo=1, routed)           1.205    10.358    i_mem/mem_reg_0_255_0_0_i_94_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.298    10.656 r  i_mem/mem_reg_0_255_0_0_i_55/O
                         net (fo=1, routed)           1.175    11.832    i_mem/mem_reg_0_255_0_0_i_55_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    11.956 r  i_mem/mem_reg_0_255_0_0_i_13/O
                         net (fo=38, routed)          8.136    20.092    rf/pc_reg_reg[13]_10
    SLICE_X5Y88          LUT6 (Prop_lut6_I2_O)        0.124    20.216 r  rf/mem_reg_0_255_3_3_i_1/O
                         net (fo=69, routed)          2.973    23.189    i_mem/read_data2[3]
    SLICE_X25Y110        LUT6 (Prop_lut6_I5_O)        0.124    23.313 r  i_mem/i__carry_i_11__0/O
                         net (fo=90, routed)          3.204    26.517    i_mem/reg_array_reg[1][13][3]
    SLICE_X36Y126        LUT5 (Prop_lut5_I1_O)        0.152    26.669 r  i_mem/mem_reg_0_255_0_0_i_183/O
                         net (fo=2, routed)           0.976    27.645    i_mem/mem_reg_0_255_0_0_i_183_n_0
    SLICE_X36Y125        LUT3 (Prop_lut3_I0_O)        0.354    27.999 r  i_mem/mem_reg_0_255_0_0_i_137/O
                         net (fo=4, routed)           1.150    29.150    i_mem/mem_reg_0_255_0_0_i_137_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I0_O)        0.326    29.476 r  i_mem/mem_reg_0_255_0_0_i_90/O
                         net (fo=2, routed)           1.048    30.524    i_mem/mem_reg_0_255_0_0_i_90_n_0
    SLICE_X28Y114        LUT5 (Prop_lut5_I3_O)        0.124    30.648 r  i_mem/mem_reg_0_255_0_0_i_48/O
                         net (fo=11, routed)          0.992    31.640    i_mem/mem_reg_0_255_0_0_i_48_n_0
    SLICE_X13Y114        LUT6 (Prop_lut6_I1_O)        0.124    31.764 r  i_mem/mem_reg_0_255_18_18_i_9/O
                         net (fo=192, routed)         5.382    37.146    d_mem/mem_reg_768_1023_19_19/A0
    SLICE_X34Y133        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.430    37.576 r  d_mem/mem_reg_768_1023_19_19/RAMS64E_A/O
                         net (fo=1, routed)           0.000    37.576    d_mem/mem_reg_768_1023_19_19/OA
    SLICE_X34Y133        MUXF7 (Prop_muxf7_I1_O)      0.214    37.790 r  d_mem/mem_reg_768_1023_19_19/F7.A/O
                         net (fo=1, routed)           0.000    37.790    d_mem/mem_reg_768_1023_19_19/O1
    SLICE_X34Y133        MUXF8 (Prop_muxf8_I1_O)      0.088    37.878 r  d_mem/mem_reg_768_1023_19_19/F8/O
                         net (fo=1, routed)           0.944    38.822    d_mem/mem_reg_768_1023_19_19_n_0
    SLICE_X32Y129        LUT6 (Prop_lut6_I0_O)        0.319    39.141 r  d_mem/reg_array[1][19]_i_19/O
                         net (fo=1, routed)           0.000    39.141    d_mem/reg_array[1][19]_i_19_n_0
    SLICE_X32Y129        MUXF7 (Prop_muxf7_I0_O)      0.238    39.379 r  d_mem/reg_array_reg[1][19]_i_10/O
                         net (fo=1, routed)           0.000    39.379    d_mem/reg_array_reg[1][19]_i_10_n_0
    SLICE_X32Y129        MUXF8 (Prop_muxf8_I0_O)      0.104    39.483 r  d_mem/reg_array_reg[1][19]_i_5/O
                         net (fo=1, routed)           1.170    40.653    d_mem/dataout0[19]
    SLICE_X20Y122        LUT2 (Prop_lut2_I0_O)        0.342    40.995 r  d_mem/reg_array[1][19]_i_2/O
                         net (fo=1, routed)           0.306    41.302    i_mem/mem_read_data[19]
    SLICE_X20Y121        LUT5 (Prop_lut5_I0_O)        0.326    41.628 r  i_mem/reg_array[1][19]_i_1/O
                         net (fo=31, routed)          3.227    44.854    rf/D[19]
    SLICE_X3Y137         FDRE                                         r  rf/reg_array_reg[19][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.676    98.725    rf/clk_out1
    SLICE_X3Y137         FDRE                                         r  rf/reg_array_reg[19][19]/C
                         clock pessimism              0.502    99.226    
                         clock uncertainty           -0.149    99.077    
    SLICE_X3Y137         FDRE (Setup_fdre_C_D)       -0.058    99.019    rf/reg_array_reg[19][19]
  -------------------------------------------------------------------
                         required time                         99.019    
                         arrival time                         -44.854    
  -------------------------------------------------------------------
                         slack                                 54.165    

Slack (MET) :             54.182ns  (required time - arrival time)
  Source:                 pc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rf/reg_array_reg[8][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        45.358ns  (logic 4.481ns (9.879%)  route 40.877ns (90.121%))
  Logic Levels:           20  (LUT2=1 LUT3=2 LUT5=2 LUT6=8 MUXF7=3 MUXF8=2 RAMD64E=1 RAMS64E=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 98.719 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.731    -0.736    clk
    SLICE_X40Y110        FDRE                                         r  pc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  pc_reg_reg[2]/Q
                         net (fo=2055, routed)        8.286     8.007    i_mem/sram_reg_1216_1279_24_26/ADDRA0
    SLICE_X50Y67         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     8.131 r  i_mem/sram_reg_1216_1279_24_26/RAMA/O
                         net (fo=1, routed)           0.661     8.792    i_mem/sram_reg_1216_1279_24_26_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.916 r  i_mem/mem_reg_0_255_0_0_i_145/O
                         net (fo=1, routed)           0.000     8.916    i_mem/mem_reg_0_255_0_0_i_145_n_0
    SLICE_X49Y67         MUXF7 (Prop_muxf7_I0_O)      0.238     9.154 r  i_mem/mem_reg_0_255_0_0_i_94/O
                         net (fo=1, routed)           1.205    10.358    i_mem/mem_reg_0_255_0_0_i_94_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.298    10.656 r  i_mem/mem_reg_0_255_0_0_i_55/O
                         net (fo=1, routed)           1.175    11.832    i_mem/mem_reg_0_255_0_0_i_55_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    11.956 r  i_mem/mem_reg_0_255_0_0_i_13/O
                         net (fo=38, routed)          8.136    20.092    rf/pc_reg_reg[13]_10
    SLICE_X5Y88          LUT6 (Prop_lut6_I2_O)        0.124    20.216 r  rf/mem_reg_0_255_3_3_i_1/O
                         net (fo=69, routed)          2.973    23.189    i_mem/read_data2[3]
    SLICE_X25Y110        LUT6 (Prop_lut6_I5_O)        0.124    23.313 r  i_mem/i__carry_i_11__0/O
                         net (fo=90, routed)          3.204    26.517    i_mem/reg_array_reg[1][13][3]
    SLICE_X36Y126        LUT5 (Prop_lut5_I1_O)        0.152    26.669 r  i_mem/mem_reg_0_255_0_0_i_183/O
                         net (fo=2, routed)           0.976    27.645    i_mem/mem_reg_0_255_0_0_i_183_n_0
    SLICE_X36Y125        LUT3 (Prop_lut3_I0_O)        0.354    27.999 r  i_mem/mem_reg_0_255_0_0_i_137/O
                         net (fo=4, routed)           0.674    28.673    i_mem/mem_reg_0_255_0_0_i_137_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I3_O)        0.326    28.999 r  i_mem/mem_reg_0_255_0_0_i_87/O
                         net (fo=2, routed)           0.830    29.828    i_mem/mem_reg_0_255_0_0_i_87_n_0
    SLICE_X35Y117        LUT5 (Prop_lut5_I3_O)        0.124    29.952 r  i_mem/mem_reg_0_255_0_0_i_44/O
                         net (fo=11, routed)          1.780    31.733    i_mem/mem_reg_0_255_0_0_i_44_n_0
    SLICE_X13Y120        LUT6 (Prop_lut6_I1_O)        0.124    31.857 r  i_mem/mem_reg_0_255_12_12_i_8/O
                         net (fo=192, routed)         6.328    38.184    d_mem/mem_reg_3584_3839_13_13/A1
    SLICE_X6Y149         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    38.308 r  d_mem/mem_reg_3584_3839_13_13/RAMS64E_D/O
                         net (fo=1, routed)           0.000    38.308    d_mem/mem_reg_3584_3839_13_13/OD
    SLICE_X6Y149         MUXF7 (Prop_muxf7_I0_O)      0.241    38.549 r  d_mem/mem_reg_3584_3839_13_13/F7.B/O
                         net (fo=1, routed)           0.000    38.549    d_mem/mem_reg_3584_3839_13_13/O0
    SLICE_X6Y149         MUXF8 (Prop_muxf8_I0_O)      0.098    38.647 r  d_mem/mem_reg_3584_3839_13_13/F8/O
                         net (fo=1, routed)           1.402    40.049    d_mem/mem_reg_3584_3839_13_13_n_0
    SLICE_X7Y140         LUT6 (Prop_lut6_I1_O)        0.319    40.368 r  d_mem/reg_array[1][13]_i_17/O
                         net (fo=1, routed)           0.000    40.368    d_mem/reg_array[1][13]_i_17_n_0
    SLICE_X7Y140         MUXF7 (Prop_muxf7_I1_O)      0.217    40.585 r  d_mem/reg_array_reg[1][13]_i_10/O
                         net (fo=1, routed)           0.000    40.585    d_mem/reg_array_reg[1][13]_i_10_n_0
    SLICE_X7Y140         MUXF8 (Prop_muxf8_I1_O)      0.094    40.679 r  d_mem/reg_array_reg[1][13]_i_4/O
                         net (fo=1, routed)           1.429    42.108    d_mem/dataout0[13]
    SLICE_X9Y127         LUT2 (Prop_lut2_I0_O)        0.342    42.450 r  d_mem/reg_array[1][13]_i_2/O
                         net (fo=1, routed)           0.652    43.101    i_mem/mem_read_data[13]
    SLICE_X9Y127         LUT3 (Prop_lut3_I0_O)        0.354    43.455 r  i_mem/reg_array[1][13]_i_1/O
                         net (fo=31, routed)          1.167    44.622    rf/D[13]
    SLICE_X0Y131         FDRE                                         r  rf/reg_array_reg[8][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.670    98.719    rf/clk_out1
    SLICE_X0Y131         FDRE                                         r  rf/reg_array_reg[8][13]/C
                         clock pessimism              0.502    99.220    
                         clock uncertainty           -0.149    99.071    
    SLICE_X0Y131         FDRE (Setup_fdre_C_D)       -0.266    98.805    rf/reg_array_reg[8][13]
  -------------------------------------------------------------------
                         required time                         98.805    
                         arrival time                         -44.622    
  -------------------------------------------------------------------
                         slack                                 54.182    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 pc_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pc_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.302%)  route 0.244ns (56.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.638    -0.509    clk
    SLICE_X35Y110        FDRE                                         r  pc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  pc_reg_reg[0]/Q
                         net (fo=5, routed)           0.244    -0.124    i_mem/Q[0]
    SLICE_X35Y110        LUT6 (Prop_lut6_I2_O)        0.045    -0.079 r  i_mem/pc_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.079    p_1_in[0]
    SLICE_X35Y110        FDRE                                         r  pc_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.912    -0.743    clk
    SLICE_X35Y110        FDRE                                         r  pc_reg_reg[0]/C
                         clock pessimism              0.234    -0.509    
                         clock uncertainty            0.149    -0.359    
    SLICE_X35Y110        FDRE (Hold_fdre_C_D)         0.092    -0.267    pc_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 rf/reg_array_reg[9][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d_mem/mem_reg_3072_3327_9_9/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.365ns (42.792%)  route 0.488ns (57.208%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.558    -0.589    rf/clk_out1
    SLICE_X36Y91         FDRE                                         r  rf/reg_array_reg[9][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  rf/reg_array_reg[9][9]/Q
                         net (fo=2, routed)           0.131    -0.317    rf/reg_array_reg[9]_8[9]
    SLICE_X36Y90         LUT6 (Prop_lut6_I3_O)        0.045    -0.272 r  rf/mem_reg_0_255_9_9_i_18/O
                         net (fo=1, routed)           0.000    -0.272    rf/mem_reg_0_255_9_9_i_18_n_0
    SLICE_X36Y90         MUXF7 (Prop_muxf7_I0_O)      0.071    -0.201 r  rf/mem_reg_0_255_9_9_i_12/O
                         net (fo=1, routed)           0.108    -0.093    rf/mem_reg_0_255_9_9_i_12_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I3_O)        0.108     0.015 r  rf/mem_reg_0_255_9_9_i_1/O
                         net (fo=70, routed)          0.249     0.264    d_mem/mem_reg_3072_3327_9_9/D
    SLICE_X30Y94         RAMS64E                                      r  d_mem/mem_reg_3072_3327_9_9/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.827    -0.827    d_mem/mem_reg_3072_3327_9_9/WCLK
    SLICE_X30Y94         RAMS64E                                      r  d_mem/mem_reg_3072_3327_9_9/RAMS64E_D/CLK
                         clock pessimism              0.503    -0.324    
                         clock uncertainty            0.149    -0.175    
    SLICE_X30Y94         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.031    d_mem/mem_reg_3072_3327_9_9/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.031    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 rf/reg_array_reg[23][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d_mem/mem_reg_3072_3327_4_4/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.368ns (37.935%)  route 0.602ns (62.065%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.559    -0.588    rf/clk_out1
    SLICE_X36Y94         FDRE                                         r  rf/reg_array_reg[23][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  rf/reg_array_reg[23][4]/Q
                         net (fo=2, routed)           0.062    -0.385    rf/reg_array_reg[23]_22[4]
    SLICE_X37Y94         LUT6 (Prop_lut6_I0_O)        0.045    -0.340 r  rf/mem_reg_0_255_4_4_i_9/O
                         net (fo=1, routed)           0.000    -0.340    rf/mem_reg_0_255_4_4_i_9_n_0
    SLICE_X37Y94         MUXF7 (Prop_muxf7_I1_O)      0.074    -0.266 r  rf/mem_reg_0_255_4_4_i_3/O
                         net (fo=2, routed)           0.304     0.038    rf/mem_reg_0_255_4_4_i_3_n_0
    SLICE_X37Y101        LUT6 (Prop_lut6_I1_O)        0.108     0.146 r  rf/mem_reg_0_255_4_4_i_1/O
                         net (fo=68, routed)          0.236     0.382    d_mem/mem_reg_3072_3327_4_4/D
    SLICE_X30Y102        RAMS64E                                      r  d_mem/mem_reg_3072_3327_4_4/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.915    -0.740    d_mem/mem_reg_3072_3327_4_4/WCLK
    SLICE_X30Y102        RAMS64E                                      r  d_mem/mem_reg_3072_3327_4_4/RAMS64E_D/CLK
                         clock pessimism              0.503    -0.237    
                         clock uncertainty            0.149    -0.087    
    SLICE_X30Y102        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     0.057    d_mem/mem_reg_3072_3327_4_4/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 rf/reg_array_reg[9][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d_mem/mem_reg_3072_3327_9_9/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.365ns (42.792%)  route 0.488ns (57.208%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.558    -0.589    rf/clk_out1
    SLICE_X36Y91         FDRE                                         r  rf/reg_array_reg[9][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  rf/reg_array_reg[9][9]/Q
                         net (fo=2, routed)           0.131    -0.317    rf/reg_array_reg[9]_8[9]
    SLICE_X36Y90         LUT6 (Prop_lut6_I3_O)        0.045    -0.272 r  rf/mem_reg_0_255_9_9_i_18/O
                         net (fo=1, routed)           0.000    -0.272    rf/mem_reg_0_255_9_9_i_18_n_0
    SLICE_X36Y90         MUXF7 (Prop_muxf7_I0_O)      0.071    -0.201 r  rf/mem_reg_0_255_9_9_i_12/O
                         net (fo=1, routed)           0.108    -0.093    rf/mem_reg_0_255_9_9_i_12_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I3_O)        0.108     0.015 r  rf/mem_reg_0_255_9_9_i_1/O
                         net (fo=70, routed)          0.249     0.264    d_mem/mem_reg_3072_3327_9_9/D
    SLICE_X30Y94         RAMS64E                                      r  d_mem/mem_reg_3072_3327_9_9/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.827    -0.827    d_mem/mem_reg_3072_3327_9_9/WCLK
    SLICE_X30Y94         RAMS64E                                      r  d_mem/mem_reg_3072_3327_9_9/RAMS64E_B/CLK
                         clock pessimism              0.503    -0.324    
                         clock uncertainty            0.149    -0.175    
    SLICE_X30Y94         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105    -0.070    d_mem/mem_reg_3072_3327_9_9/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 rf/reg_array_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d_mem/mem_reg_2304_2559_5_5/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.367ns (37.415%)  route 0.614ns (62.585%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.592    -0.555    rf/clk_out1
    SLICE_X1Y98          FDRE                                         r  rf/reg_array_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  rf/reg_array_reg[1][5]/Q
                         net (fo=2, routed)           0.194    -0.220    rf/reg_array_reg[1]_0[5]
    SLICE_X2Y97          LUT5 (Prop_lut5_I4_O)        0.045    -0.175 r  rf/mem_reg_0_255_5_5_i_12/O
                         net (fo=1, routed)           0.000    -0.175    rf/mem_reg_0_255_5_5_i_12_n_0
    SLICE_X2Y97          MUXF7 (Prop_muxf7_I0_O)      0.073    -0.102 r  rf/mem_reg_0_255_5_5_i_5/O
                         net (fo=1, routed)           0.225     0.123    rf/mem_reg_0_255_5_5_i_5_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I5_O)        0.108     0.231 r  rf/mem_reg_0_255_5_5_i_1/O
                         net (fo=70, routed)          0.195     0.426    d_mem/mem_reg_2304_2559_5_5/D
    SLICE_X6Y101         RAMS64E                                      r  d_mem/mem_reg_2304_2559_5_5/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.947    -0.708    d_mem/mem_reg_2304_2559_5_5/WCLK
    SLICE_X6Y101         RAMS64E                                      r  d_mem/mem_reg_2304_2559_5_5/RAMS64E_D/CLK
                         clock pessimism              0.503    -0.205    
                         clock uncertainty            0.149    -0.055    
    SLICE_X6Y101         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     0.089    d_mem/mem_reg_2304_2559_5_5/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.426    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 rf/reg_array_reg[9][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d_mem/mem_reg_3072_3327_9_9/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.365ns (42.792%)  route 0.488ns (57.208%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.558    -0.589    rf/clk_out1
    SLICE_X36Y91         FDRE                                         r  rf/reg_array_reg[9][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  rf/reg_array_reg[9][9]/Q
                         net (fo=2, routed)           0.131    -0.317    rf/reg_array_reg[9]_8[9]
    SLICE_X36Y90         LUT6 (Prop_lut6_I3_O)        0.045    -0.272 r  rf/mem_reg_0_255_9_9_i_18/O
                         net (fo=1, routed)           0.000    -0.272    rf/mem_reg_0_255_9_9_i_18_n_0
    SLICE_X36Y90         MUXF7 (Prop_muxf7_I0_O)      0.071    -0.201 r  rf/mem_reg_0_255_9_9_i_12/O
                         net (fo=1, routed)           0.108    -0.093    rf/mem_reg_0_255_9_9_i_12_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I3_O)        0.108     0.015 r  rf/mem_reg_0_255_9_9_i_1/O
                         net (fo=70, routed)          0.249     0.264    d_mem/mem_reg_3072_3327_9_9/D
    SLICE_X30Y94         RAMS64E                                      r  d_mem/mem_reg_3072_3327_9_9/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.827    -0.827    d_mem/mem_reg_3072_3327_9_9/WCLK
    SLICE_X30Y94         RAMS64E                                      r  d_mem/mem_reg_3072_3327_9_9/RAMS64E_C/CLK
                         clock pessimism              0.503    -0.324    
                         clock uncertainty            0.149    -0.175    
    SLICE_X30Y94         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.101    -0.074    d_mem/mem_reg_3072_3327_9_9/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.074    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 rf/reg_array_reg[28][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d_mem/mem_reg_768_1023_0_0/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.368ns (45.050%)  route 0.449ns (54.950%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.673    -0.474    rf/clk_out1
    SLICE_X1Y103         FDRE                                         r  rf/reg_array_reg[28][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  rf/reg_array_reg[28][0]/Q
                         net (fo=2, routed)           0.104    -0.229    rf/reg_array_reg[28]_27[0]
    SLICE_X3Y103         LUT6 (Prop_lut6_I5_O)        0.045    -0.184 r  rf/mem_reg_0_255_0_0_i_52/O
                         net (fo=1, routed)           0.000    -0.184    rf/mem_reg_0_255_0_0_i_52_n_0
    SLICE_X3Y103         MUXF7 (Prop_muxf7_I1_O)      0.074    -0.110 r  rf/mem_reg_0_255_0_0_i_11/O
                         net (fo=1, routed)           0.157     0.048    rf/mem_reg_0_255_0_0_i_11_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I0_O)        0.108     0.156 r  rf/mem_reg_0_255_0_0_i_1/O
                         net (fo=69, routed)          0.187     0.343    d_mem/mem_reg_768_1023_0_0/D
    SLICE_X2Y99          RAMS64E                                      r  d_mem/mem_reg_768_1023_0_0/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.863    -0.792    d_mem/mem_reg_768_1023_0_0/WCLK
    SLICE_X2Y99          RAMS64E                                      r  d_mem/mem_reg_768_1023_0_0/RAMS64E_D/CLK
                         clock pessimism              0.503    -0.289    
                         clock uncertainty            0.149    -0.140    
    SLICE_X2Y99          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     0.004    d_mem/mem_reg_768_1023_0_0/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.343    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 rf/reg_array_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d_mem/mem_reg_0_255_5_5/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.367ns (37.208%)  route 0.619ns (62.792%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.592    -0.555    rf/clk_out1
    SLICE_X1Y98          FDRE                                         r  rf/reg_array_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  rf/reg_array_reg[1][5]/Q
                         net (fo=2, routed)           0.194    -0.220    rf/reg_array_reg[1]_0[5]
    SLICE_X2Y97          LUT5 (Prop_lut5_I4_O)        0.045    -0.175 r  rf/mem_reg_0_255_5_5_i_12/O
                         net (fo=1, routed)           0.000    -0.175    rf/mem_reg_0_255_5_5_i_12_n_0
    SLICE_X2Y97          MUXF7 (Prop_muxf7_I0_O)      0.073    -0.102 r  rf/mem_reg_0_255_5_5_i_5/O
                         net (fo=1, routed)           0.225     0.123    rf/mem_reg_0_255_5_5_i_5_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I5_O)        0.108     0.231 r  rf/mem_reg_0_255_5_5_i_1/O
                         net (fo=70, routed)          0.200     0.431    d_mem/mem_reg_0_255_5_5/D
    SLICE_X2Y102         RAMS64E                                      r  d_mem/mem_reg_0_255_5_5/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.949    -0.706    d_mem/mem_reg_0_255_5_5/WCLK
    SLICE_X2Y102         RAMS64E                                      r  d_mem/mem_reg_0_255_5_5/RAMS64E_D/CLK
                         clock pessimism              0.503    -0.203    
                         clock uncertainty            0.149    -0.053    
    SLICE_X2Y102         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     0.091    d_mem/mem_reg_0_255_5_5/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.431    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 rf/reg_array_reg[23][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d_mem/mem_reg_3072_3327_4_4/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.368ns (37.935%)  route 0.602ns (62.065%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.559    -0.588    rf/clk_out1
    SLICE_X36Y94         FDRE                                         r  rf/reg_array_reg[23][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  rf/reg_array_reg[23][4]/Q
                         net (fo=2, routed)           0.062    -0.385    rf/reg_array_reg[23]_22[4]
    SLICE_X37Y94         LUT6 (Prop_lut6_I0_O)        0.045    -0.340 r  rf/mem_reg_0_255_4_4_i_9/O
                         net (fo=1, routed)           0.000    -0.340    rf/mem_reg_0_255_4_4_i_9_n_0
    SLICE_X37Y94         MUXF7 (Prop_muxf7_I1_O)      0.074    -0.266 r  rf/mem_reg_0_255_4_4_i_3/O
                         net (fo=2, routed)           0.304     0.038    rf/mem_reg_0_255_4_4_i_3_n_0
    SLICE_X37Y101        LUT6 (Prop_lut6_I1_O)        0.108     0.146 r  rf/mem_reg_0_255_4_4_i_1/O
                         net (fo=68, routed)          0.236     0.382    d_mem/mem_reg_3072_3327_4_4/D
    SLICE_X30Y102        RAMS64E                                      r  d_mem/mem_reg_3072_3327_4_4/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.915    -0.740    d_mem/mem_reg_3072_3327_4_4/WCLK
    SLICE_X30Y102        RAMS64E                                      r  d_mem/mem_reg_3072_3327_4_4/RAMS64E_B/CLK
                         clock pessimism              0.503    -0.237    
                         clock uncertainty            0.149    -0.087    
    SLICE_X30Y102        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105     0.018    d_mem/mem_reg_3072_3327_4_4/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 rf/reg_array_reg[23][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d_mem/mem_reg_3072_3327_4_4/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.368ns (37.935%)  route 0.602ns (62.065%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.559    -0.588    rf/clk_out1
    SLICE_X36Y94         FDRE                                         r  rf/reg_array_reg[23][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  rf/reg_array_reg[23][4]/Q
                         net (fo=2, routed)           0.062    -0.385    rf/reg_array_reg[23]_22[4]
    SLICE_X37Y94         LUT6 (Prop_lut6_I0_O)        0.045    -0.340 r  rf/mem_reg_0_255_4_4_i_9/O
                         net (fo=1, routed)           0.000    -0.340    rf/mem_reg_0_255_4_4_i_9_n_0
    SLICE_X37Y94         MUXF7 (Prop_muxf7_I1_O)      0.074    -0.266 r  rf/mem_reg_0_255_4_4_i_3/O
                         net (fo=2, routed)           0.304     0.038    rf/mem_reg_0_255_4_4_i_3_n_0
    SLICE_X37Y101        LUT6 (Prop_lut6_I1_O)        0.108     0.146 r  rf/mem_reg_0_255_4_4_i_1/O
                         net (fo=68, routed)          0.236     0.382    d_mem/mem_reg_3072_3327_4_4/D
    SLICE_X30Y102        RAMS64E                                      r  d_mem/mem_reg_3072_3327_4_4/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.915    -0.740    d_mem/mem_reg_3072_3327_4_4/WCLK
    SLICE_X30Y102        RAMS64E                                      r  d_mem/mem_reg_3072_3327_4_4/RAMS64E_C/CLK
                         clock pessimism              0.503    -0.237    
                         clock uncertainty            0.149    -0.087    
    SLICE_X30Y102        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.101     0.014    d_mem/mem_reg_3072_3327_4_4/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.368    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       54.012ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             54.012ns  (required time - arrival time)
  Source:                 pc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rf/reg_array_reg[14][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        45.522ns  (logic 4.481ns (9.844%)  route 41.041ns (90.156%))
  Logic Levels:           20  (LUT2=1 LUT3=2 LUT5=2 LUT6=8 MUXF7=3 MUXF8=2 RAMD64E=1 RAMS64E=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.278ns = ( 98.722 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.731    -0.736    clk
    SLICE_X40Y110        FDRE                                         r  pc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  pc_reg_reg[2]/Q
                         net (fo=2055, routed)        8.286     8.007    i_mem/sram_reg_1216_1279_24_26/ADDRA0
    SLICE_X50Y67         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     8.131 r  i_mem/sram_reg_1216_1279_24_26/RAMA/O
                         net (fo=1, routed)           0.661     8.792    i_mem/sram_reg_1216_1279_24_26_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.916 r  i_mem/mem_reg_0_255_0_0_i_145/O
                         net (fo=1, routed)           0.000     8.916    i_mem/mem_reg_0_255_0_0_i_145_n_0
    SLICE_X49Y67         MUXF7 (Prop_muxf7_I0_O)      0.238     9.154 r  i_mem/mem_reg_0_255_0_0_i_94/O
                         net (fo=1, routed)           1.205    10.358    i_mem/mem_reg_0_255_0_0_i_94_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.298    10.656 r  i_mem/mem_reg_0_255_0_0_i_55/O
                         net (fo=1, routed)           1.175    11.832    i_mem/mem_reg_0_255_0_0_i_55_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    11.956 r  i_mem/mem_reg_0_255_0_0_i_13/O
                         net (fo=38, routed)          8.136    20.092    rf/pc_reg_reg[13]_10
    SLICE_X5Y88          LUT6 (Prop_lut6_I2_O)        0.124    20.216 r  rf/mem_reg_0_255_3_3_i_1/O
                         net (fo=69, routed)          2.973    23.189    i_mem/read_data2[3]
    SLICE_X25Y110        LUT6 (Prop_lut6_I5_O)        0.124    23.313 r  i_mem/i__carry_i_11__0/O
                         net (fo=90, routed)          3.204    26.517    i_mem/reg_array_reg[1][13][3]
    SLICE_X36Y126        LUT5 (Prop_lut5_I1_O)        0.152    26.669 r  i_mem/mem_reg_0_255_0_0_i_183/O
                         net (fo=2, routed)           0.976    27.645    i_mem/mem_reg_0_255_0_0_i_183_n_0
    SLICE_X36Y125        LUT3 (Prop_lut3_I0_O)        0.354    27.999 r  i_mem/mem_reg_0_255_0_0_i_137/O
                         net (fo=4, routed)           0.674    28.673    i_mem/mem_reg_0_255_0_0_i_137_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I3_O)        0.326    28.999 r  i_mem/mem_reg_0_255_0_0_i_87/O
                         net (fo=2, routed)           0.830    29.828    i_mem/mem_reg_0_255_0_0_i_87_n_0
    SLICE_X35Y117        LUT5 (Prop_lut5_I3_O)        0.124    29.952 r  i_mem/mem_reg_0_255_0_0_i_44/O
                         net (fo=11, routed)          1.780    31.733    i_mem/mem_reg_0_255_0_0_i_44_n_0
    SLICE_X13Y120        LUT6 (Prop_lut6_I1_O)        0.124    31.857 r  i_mem/mem_reg_0_255_12_12_i_8/O
                         net (fo=192, routed)         6.328    38.184    d_mem/mem_reg_3584_3839_13_13/A1
    SLICE_X6Y149         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    38.308 r  d_mem/mem_reg_3584_3839_13_13/RAMS64E_D/O
                         net (fo=1, routed)           0.000    38.308    d_mem/mem_reg_3584_3839_13_13/OD
    SLICE_X6Y149         MUXF7 (Prop_muxf7_I0_O)      0.241    38.549 r  d_mem/mem_reg_3584_3839_13_13/F7.B/O
                         net (fo=1, routed)           0.000    38.549    d_mem/mem_reg_3584_3839_13_13/O0
    SLICE_X6Y149         MUXF8 (Prop_muxf8_I0_O)      0.098    38.647 r  d_mem/mem_reg_3584_3839_13_13/F8/O
                         net (fo=1, routed)           1.402    40.049    d_mem/mem_reg_3584_3839_13_13_n_0
    SLICE_X7Y140         LUT6 (Prop_lut6_I1_O)        0.319    40.368 r  d_mem/reg_array[1][13]_i_17/O
                         net (fo=1, routed)           0.000    40.368    d_mem/reg_array[1][13]_i_17_n_0
    SLICE_X7Y140         MUXF7 (Prop_muxf7_I1_O)      0.217    40.585 r  d_mem/reg_array_reg[1][13]_i_10/O
                         net (fo=1, routed)           0.000    40.585    d_mem/reg_array_reg[1][13]_i_10_n_0
    SLICE_X7Y140         MUXF8 (Prop_muxf8_I1_O)      0.094    40.679 r  d_mem/reg_array_reg[1][13]_i_4/O
                         net (fo=1, routed)           1.429    42.108    d_mem/dataout0[13]
    SLICE_X9Y127         LUT2 (Prop_lut2_I0_O)        0.342    42.450 r  d_mem/reg_array[1][13]_i_2/O
                         net (fo=1, routed)           0.652    43.101    i_mem/mem_read_data[13]
    SLICE_X9Y127         LUT3 (Prop_lut3_I0_O)        0.354    43.455 r  i_mem/reg_array[1][13]_i_1/O
                         net (fo=31, routed)          1.331    44.786    rf/D[13]
    SLICE_X0Y133         FDRE                                         r  rf/reg_array_reg[14][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.673    98.722    rf/clk_out1
    SLICE_X0Y133         FDRE                                         r  rf/reg_array_reg[14][13]/C
                         clock pessimism              0.502    99.223    
                         clock uncertainty           -0.149    99.074    
    SLICE_X0Y133         FDRE (Setup_fdre_C_D)       -0.275    98.799    rf/reg_array_reg[14][13]
  -------------------------------------------------------------------
                         required time                         98.799    
                         arrival time                         -44.786    
  -------------------------------------------------------------------
                         slack                                 54.012    

Slack (MET) :             54.021ns  (required time - arrival time)
  Source:                 pc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rf/reg_array_reg[3][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        45.486ns  (logic 4.481ns (9.851%)  route 41.005ns (90.149%))
  Logic Levels:           20  (LUT2=1 LUT3=2 LUT5=2 LUT6=8 MUXF7=3 MUXF8=2 RAMD64E=1 RAMS64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.277ns = ( 98.723 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.731    -0.736    clk
    SLICE_X40Y110        FDRE                                         r  pc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  pc_reg_reg[2]/Q
                         net (fo=2055, routed)        8.286     8.007    i_mem/sram_reg_1216_1279_24_26/ADDRA0
    SLICE_X50Y67         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     8.131 r  i_mem/sram_reg_1216_1279_24_26/RAMA/O
                         net (fo=1, routed)           0.661     8.792    i_mem/sram_reg_1216_1279_24_26_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.916 r  i_mem/mem_reg_0_255_0_0_i_145/O
                         net (fo=1, routed)           0.000     8.916    i_mem/mem_reg_0_255_0_0_i_145_n_0
    SLICE_X49Y67         MUXF7 (Prop_muxf7_I0_O)      0.238     9.154 r  i_mem/mem_reg_0_255_0_0_i_94/O
                         net (fo=1, routed)           1.205    10.358    i_mem/mem_reg_0_255_0_0_i_94_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.298    10.656 r  i_mem/mem_reg_0_255_0_0_i_55/O
                         net (fo=1, routed)           1.175    11.832    i_mem/mem_reg_0_255_0_0_i_55_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    11.956 r  i_mem/mem_reg_0_255_0_0_i_13/O
                         net (fo=38, routed)          8.136    20.092    rf/pc_reg_reg[13]_10
    SLICE_X5Y88          LUT6 (Prop_lut6_I2_O)        0.124    20.216 r  rf/mem_reg_0_255_3_3_i_1/O
                         net (fo=69, routed)          2.973    23.189    i_mem/read_data2[3]
    SLICE_X25Y110        LUT6 (Prop_lut6_I5_O)        0.124    23.313 r  i_mem/i__carry_i_11__0/O
                         net (fo=90, routed)          3.204    26.517    i_mem/reg_array_reg[1][13][3]
    SLICE_X36Y126        LUT5 (Prop_lut5_I1_O)        0.152    26.669 r  i_mem/mem_reg_0_255_0_0_i_183/O
                         net (fo=2, routed)           0.976    27.645    i_mem/mem_reg_0_255_0_0_i_183_n_0
    SLICE_X36Y125        LUT3 (Prop_lut3_I0_O)        0.354    27.999 r  i_mem/mem_reg_0_255_0_0_i_137/O
                         net (fo=4, routed)           0.674    28.673    i_mem/mem_reg_0_255_0_0_i_137_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I3_O)        0.326    28.999 r  i_mem/mem_reg_0_255_0_0_i_87/O
                         net (fo=2, routed)           0.830    29.828    i_mem/mem_reg_0_255_0_0_i_87_n_0
    SLICE_X35Y117        LUT5 (Prop_lut5_I3_O)        0.124    29.952 r  i_mem/mem_reg_0_255_0_0_i_44/O
                         net (fo=11, routed)          1.780    31.733    i_mem/mem_reg_0_255_0_0_i_44_n_0
    SLICE_X13Y120        LUT6 (Prop_lut6_I1_O)        0.124    31.857 r  i_mem/mem_reg_0_255_12_12_i_8/O
                         net (fo=192, routed)         6.328    38.184    d_mem/mem_reg_3584_3839_13_13/A1
    SLICE_X6Y149         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    38.308 r  d_mem/mem_reg_3584_3839_13_13/RAMS64E_D/O
                         net (fo=1, routed)           0.000    38.308    d_mem/mem_reg_3584_3839_13_13/OD
    SLICE_X6Y149         MUXF7 (Prop_muxf7_I0_O)      0.241    38.549 r  d_mem/mem_reg_3584_3839_13_13/F7.B/O
                         net (fo=1, routed)           0.000    38.549    d_mem/mem_reg_3584_3839_13_13/O0
    SLICE_X6Y149         MUXF8 (Prop_muxf8_I0_O)      0.098    38.647 r  d_mem/mem_reg_3584_3839_13_13/F8/O
                         net (fo=1, routed)           1.402    40.049    d_mem/mem_reg_3584_3839_13_13_n_0
    SLICE_X7Y140         LUT6 (Prop_lut6_I1_O)        0.319    40.368 r  d_mem/reg_array[1][13]_i_17/O
                         net (fo=1, routed)           0.000    40.368    d_mem/reg_array[1][13]_i_17_n_0
    SLICE_X7Y140         MUXF7 (Prop_muxf7_I1_O)      0.217    40.585 r  d_mem/reg_array_reg[1][13]_i_10/O
                         net (fo=1, routed)           0.000    40.585    d_mem/reg_array_reg[1][13]_i_10_n_0
    SLICE_X7Y140         MUXF8 (Prop_muxf8_I1_O)      0.094    40.679 r  d_mem/reg_array_reg[1][13]_i_4/O
                         net (fo=1, routed)           1.429    42.108    d_mem/dataout0[13]
    SLICE_X9Y127         LUT2 (Prop_lut2_I0_O)        0.342    42.450 r  d_mem/reg_array[1][13]_i_2/O
                         net (fo=1, routed)           0.652    43.101    i_mem/mem_read_data[13]
    SLICE_X9Y127         LUT3 (Prop_lut3_I0_O)        0.354    43.455 r  i_mem/reg_array[1][13]_i_1/O
                         net (fo=31, routed)          1.296    44.751    rf/D[13]
    SLICE_X4Y136         FDRE                                         r  rf/reg_array_reg[3][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.674    98.723    rf/clk_out1
    SLICE_X4Y136         FDRE                                         r  rf/reg_array_reg[3][13]/C
                         clock pessimism              0.502    99.224    
                         clock uncertainty           -0.149    99.075    
    SLICE_X4Y136         FDRE (Setup_fdre_C_D)       -0.303    98.772    rf/reg_array_reg[3][13]
  -------------------------------------------------------------------
                         required time                         98.772    
                         arrival time                         -44.751    
  -------------------------------------------------------------------
                         slack                                 54.021    

Slack (MET) :             54.022ns  (required time - arrival time)
  Source:                 pc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rf/reg_array_reg[23][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        45.723ns  (logic 4.753ns (10.395%)  route 40.970ns (89.605%))
  Logic Levels:           20  (LUT2=1 LUT3=1 LUT5=3 LUT6=8 MUXF7=3 MUXF8=2 RAMD64E=1 RAMS64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.276ns = ( 98.724 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.731    -0.736    clk
    SLICE_X40Y110        FDRE                                         r  pc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  pc_reg_reg[2]/Q
                         net (fo=2055, routed)        8.286     8.007    i_mem/sram_reg_1216_1279_24_26/ADDRA0
    SLICE_X50Y67         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     8.131 r  i_mem/sram_reg_1216_1279_24_26/RAMA/O
                         net (fo=1, routed)           0.661     8.792    i_mem/sram_reg_1216_1279_24_26_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.916 r  i_mem/mem_reg_0_255_0_0_i_145/O
                         net (fo=1, routed)           0.000     8.916    i_mem/mem_reg_0_255_0_0_i_145_n_0
    SLICE_X49Y67         MUXF7 (Prop_muxf7_I0_O)      0.238     9.154 r  i_mem/mem_reg_0_255_0_0_i_94/O
                         net (fo=1, routed)           1.205    10.358    i_mem/mem_reg_0_255_0_0_i_94_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.298    10.656 r  i_mem/mem_reg_0_255_0_0_i_55/O
                         net (fo=1, routed)           1.175    11.832    i_mem/mem_reg_0_255_0_0_i_55_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    11.956 r  i_mem/mem_reg_0_255_0_0_i_13/O
                         net (fo=38, routed)          8.136    20.092    rf/pc_reg_reg[13]_10
    SLICE_X5Y88          LUT6 (Prop_lut6_I2_O)        0.124    20.216 r  rf/mem_reg_0_255_3_3_i_1/O
                         net (fo=69, routed)          2.973    23.189    i_mem/read_data2[3]
    SLICE_X25Y110        LUT6 (Prop_lut6_I5_O)        0.124    23.313 r  i_mem/i__carry_i_11__0/O
                         net (fo=90, routed)          3.204    26.517    i_mem/reg_array_reg[1][13][3]
    SLICE_X36Y126        LUT5 (Prop_lut5_I1_O)        0.152    26.669 r  i_mem/mem_reg_0_255_0_0_i_183/O
                         net (fo=2, routed)           0.976    27.645    i_mem/mem_reg_0_255_0_0_i_183_n_0
    SLICE_X36Y125        LUT3 (Prop_lut3_I0_O)        0.354    27.999 r  i_mem/mem_reg_0_255_0_0_i_137/O
                         net (fo=4, routed)           1.150    29.150    i_mem/mem_reg_0_255_0_0_i_137_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I0_O)        0.326    29.476 r  i_mem/mem_reg_0_255_0_0_i_90/O
                         net (fo=2, routed)           1.048    30.524    i_mem/mem_reg_0_255_0_0_i_90_n_0
    SLICE_X28Y114        LUT5 (Prop_lut5_I3_O)        0.124    30.648 r  i_mem/mem_reg_0_255_0_0_i_48/O
                         net (fo=11, routed)          0.992    31.640    i_mem/mem_reg_0_255_0_0_i_48_n_0
    SLICE_X13Y114        LUT6 (Prop_lut6_I1_O)        0.124    31.764 r  i_mem/mem_reg_0_255_18_18_i_9/O
                         net (fo=192, routed)         5.382    37.146    d_mem/mem_reg_768_1023_19_19/A0
    SLICE_X34Y133        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.430    37.576 r  d_mem/mem_reg_768_1023_19_19/RAMS64E_A/O
                         net (fo=1, routed)           0.000    37.576    d_mem/mem_reg_768_1023_19_19/OA
    SLICE_X34Y133        MUXF7 (Prop_muxf7_I1_O)      0.214    37.790 r  d_mem/mem_reg_768_1023_19_19/F7.A/O
                         net (fo=1, routed)           0.000    37.790    d_mem/mem_reg_768_1023_19_19/O1
    SLICE_X34Y133        MUXF8 (Prop_muxf8_I1_O)      0.088    37.878 r  d_mem/mem_reg_768_1023_19_19/F8/O
                         net (fo=1, routed)           0.944    38.822    d_mem/mem_reg_768_1023_19_19_n_0
    SLICE_X32Y129        LUT6 (Prop_lut6_I0_O)        0.319    39.141 r  d_mem/reg_array[1][19]_i_19/O
                         net (fo=1, routed)           0.000    39.141    d_mem/reg_array[1][19]_i_19_n_0
    SLICE_X32Y129        MUXF7 (Prop_muxf7_I0_O)      0.238    39.379 r  d_mem/reg_array_reg[1][19]_i_10/O
                         net (fo=1, routed)           0.000    39.379    d_mem/reg_array_reg[1][19]_i_10_n_0
    SLICE_X32Y129        MUXF8 (Prop_muxf8_I0_O)      0.104    39.483 r  d_mem/reg_array_reg[1][19]_i_5/O
                         net (fo=1, routed)           1.170    40.653    d_mem/dataout0[19]
    SLICE_X20Y122        LUT2 (Prop_lut2_I0_O)        0.342    40.995 r  d_mem/reg_array[1][19]_i_2/O
                         net (fo=1, routed)           0.306    41.302    i_mem/mem_read_data[19]
    SLICE_X20Y121        LUT5 (Prop_lut5_I0_O)        0.326    41.628 r  i_mem/reg_array[1][19]_i_1/O
                         net (fo=31, routed)          3.359    44.987    rf/D[19]
    SLICE_X3Y135         FDRE                                         r  rf/reg_array_reg[23][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.675    98.724    rf/clk_out1
    SLICE_X3Y135         FDRE                                         r  rf/reg_array_reg[23][19]/C
                         clock pessimism              0.502    99.225    
                         clock uncertainty           -0.149    99.076    
    SLICE_X3Y135         FDRE (Setup_fdre_C_D)       -0.067    99.009    rf/reg_array_reg[23][19]
  -------------------------------------------------------------------
                         required time                         99.009    
                         arrival time                         -44.987    
  -------------------------------------------------------------------
                         slack                                 54.022    

Slack (MET) :             54.069ns  (required time - arrival time)
  Source:                 pc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rf/reg_array_reg[10][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        45.438ns  (logic 4.481ns (9.862%)  route 40.957ns (90.138%))
  Logic Levels:           20  (LUT2=1 LUT3=2 LUT5=2 LUT6=8 MUXF7=3 MUXF8=2 RAMD64E=1 RAMS64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.277ns = ( 98.723 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.731    -0.736    clk
    SLICE_X40Y110        FDRE                                         r  pc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  pc_reg_reg[2]/Q
                         net (fo=2055, routed)        8.286     8.007    i_mem/sram_reg_1216_1279_24_26/ADDRA0
    SLICE_X50Y67         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     8.131 r  i_mem/sram_reg_1216_1279_24_26/RAMA/O
                         net (fo=1, routed)           0.661     8.792    i_mem/sram_reg_1216_1279_24_26_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.916 r  i_mem/mem_reg_0_255_0_0_i_145/O
                         net (fo=1, routed)           0.000     8.916    i_mem/mem_reg_0_255_0_0_i_145_n_0
    SLICE_X49Y67         MUXF7 (Prop_muxf7_I0_O)      0.238     9.154 r  i_mem/mem_reg_0_255_0_0_i_94/O
                         net (fo=1, routed)           1.205    10.358    i_mem/mem_reg_0_255_0_0_i_94_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.298    10.656 r  i_mem/mem_reg_0_255_0_0_i_55/O
                         net (fo=1, routed)           1.175    11.832    i_mem/mem_reg_0_255_0_0_i_55_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    11.956 r  i_mem/mem_reg_0_255_0_0_i_13/O
                         net (fo=38, routed)          8.136    20.092    rf/pc_reg_reg[13]_10
    SLICE_X5Y88          LUT6 (Prop_lut6_I2_O)        0.124    20.216 r  rf/mem_reg_0_255_3_3_i_1/O
                         net (fo=69, routed)          2.973    23.189    i_mem/read_data2[3]
    SLICE_X25Y110        LUT6 (Prop_lut6_I5_O)        0.124    23.313 r  i_mem/i__carry_i_11__0/O
                         net (fo=90, routed)          3.204    26.517    i_mem/reg_array_reg[1][13][3]
    SLICE_X36Y126        LUT5 (Prop_lut5_I1_O)        0.152    26.669 r  i_mem/mem_reg_0_255_0_0_i_183/O
                         net (fo=2, routed)           0.976    27.645    i_mem/mem_reg_0_255_0_0_i_183_n_0
    SLICE_X36Y125        LUT3 (Prop_lut3_I0_O)        0.354    27.999 r  i_mem/mem_reg_0_255_0_0_i_137/O
                         net (fo=4, routed)           0.674    28.673    i_mem/mem_reg_0_255_0_0_i_137_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I3_O)        0.326    28.999 r  i_mem/mem_reg_0_255_0_0_i_87/O
                         net (fo=2, routed)           0.830    29.828    i_mem/mem_reg_0_255_0_0_i_87_n_0
    SLICE_X35Y117        LUT5 (Prop_lut5_I3_O)        0.124    29.952 r  i_mem/mem_reg_0_255_0_0_i_44/O
                         net (fo=11, routed)          1.780    31.733    i_mem/mem_reg_0_255_0_0_i_44_n_0
    SLICE_X13Y120        LUT6 (Prop_lut6_I1_O)        0.124    31.857 r  i_mem/mem_reg_0_255_12_12_i_8/O
                         net (fo=192, routed)         6.328    38.184    d_mem/mem_reg_3584_3839_13_13/A1
    SLICE_X6Y149         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    38.308 r  d_mem/mem_reg_3584_3839_13_13/RAMS64E_D/O
                         net (fo=1, routed)           0.000    38.308    d_mem/mem_reg_3584_3839_13_13/OD
    SLICE_X6Y149         MUXF7 (Prop_muxf7_I0_O)      0.241    38.549 r  d_mem/mem_reg_3584_3839_13_13/F7.B/O
                         net (fo=1, routed)           0.000    38.549    d_mem/mem_reg_3584_3839_13_13/O0
    SLICE_X6Y149         MUXF8 (Prop_muxf8_I0_O)      0.098    38.647 r  d_mem/mem_reg_3584_3839_13_13/F8/O
                         net (fo=1, routed)           1.402    40.049    d_mem/mem_reg_3584_3839_13_13_n_0
    SLICE_X7Y140         LUT6 (Prop_lut6_I1_O)        0.319    40.368 r  d_mem/reg_array[1][13]_i_17/O
                         net (fo=1, routed)           0.000    40.368    d_mem/reg_array[1][13]_i_17_n_0
    SLICE_X7Y140         MUXF7 (Prop_muxf7_I1_O)      0.217    40.585 r  d_mem/reg_array_reg[1][13]_i_10/O
                         net (fo=1, routed)           0.000    40.585    d_mem/reg_array_reg[1][13]_i_10_n_0
    SLICE_X7Y140         MUXF8 (Prop_muxf8_I1_O)      0.094    40.679 r  d_mem/reg_array_reg[1][13]_i_4/O
                         net (fo=1, routed)           1.429    42.108    d_mem/dataout0[13]
    SLICE_X9Y127         LUT2 (Prop_lut2_I0_O)        0.342    42.450 r  d_mem/reg_array[1][13]_i_2/O
                         net (fo=1, routed)           0.652    43.101    i_mem/mem_read_data[13]
    SLICE_X9Y127         LUT3 (Prop_lut3_I0_O)        0.354    43.455 r  i_mem/reg_array[1][13]_i_1/O
                         net (fo=31, routed)          1.247    44.703    rf/D[13]
    SLICE_X0Y134         FDRE                                         r  rf/reg_array_reg[10][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.674    98.723    rf/clk_out1
    SLICE_X0Y134         FDRE                                         r  rf/reg_array_reg[10][13]/C
                         clock pessimism              0.502    99.224    
                         clock uncertainty           -0.149    99.075    
    SLICE_X0Y134         FDRE (Setup_fdre_C_D)       -0.303    98.772    rf/reg_array_reg[10][13]
  -------------------------------------------------------------------
                         required time                         98.772    
                         arrival time                         -44.703    
  -------------------------------------------------------------------
                         slack                                 54.069    

Slack (MET) :             54.106ns  (required time - arrival time)
  Source:                 pc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rf/reg_array_reg[17][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        45.638ns  (logic 4.753ns (10.414%)  route 40.885ns (89.586%))
  Logic Levels:           20  (LUT2=1 LUT3=1 LUT5=3 LUT6=8 MUXF7=3 MUXF8=2 RAMD64E=1 RAMS64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.276ns = ( 98.724 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.731    -0.736    clk
    SLICE_X40Y110        FDRE                                         r  pc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  pc_reg_reg[2]/Q
                         net (fo=2055, routed)        8.286     8.007    i_mem/sram_reg_1216_1279_24_26/ADDRA0
    SLICE_X50Y67         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     8.131 r  i_mem/sram_reg_1216_1279_24_26/RAMA/O
                         net (fo=1, routed)           0.661     8.792    i_mem/sram_reg_1216_1279_24_26_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.916 r  i_mem/mem_reg_0_255_0_0_i_145/O
                         net (fo=1, routed)           0.000     8.916    i_mem/mem_reg_0_255_0_0_i_145_n_0
    SLICE_X49Y67         MUXF7 (Prop_muxf7_I0_O)      0.238     9.154 r  i_mem/mem_reg_0_255_0_0_i_94/O
                         net (fo=1, routed)           1.205    10.358    i_mem/mem_reg_0_255_0_0_i_94_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.298    10.656 r  i_mem/mem_reg_0_255_0_0_i_55/O
                         net (fo=1, routed)           1.175    11.832    i_mem/mem_reg_0_255_0_0_i_55_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    11.956 r  i_mem/mem_reg_0_255_0_0_i_13/O
                         net (fo=38, routed)          8.136    20.092    rf/pc_reg_reg[13]_10
    SLICE_X5Y88          LUT6 (Prop_lut6_I2_O)        0.124    20.216 r  rf/mem_reg_0_255_3_3_i_1/O
                         net (fo=69, routed)          2.973    23.189    i_mem/read_data2[3]
    SLICE_X25Y110        LUT6 (Prop_lut6_I5_O)        0.124    23.313 r  i_mem/i__carry_i_11__0/O
                         net (fo=90, routed)          3.204    26.517    i_mem/reg_array_reg[1][13][3]
    SLICE_X36Y126        LUT5 (Prop_lut5_I1_O)        0.152    26.669 r  i_mem/mem_reg_0_255_0_0_i_183/O
                         net (fo=2, routed)           0.976    27.645    i_mem/mem_reg_0_255_0_0_i_183_n_0
    SLICE_X36Y125        LUT3 (Prop_lut3_I0_O)        0.354    27.999 r  i_mem/mem_reg_0_255_0_0_i_137/O
                         net (fo=4, routed)           1.150    29.150    i_mem/mem_reg_0_255_0_0_i_137_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I0_O)        0.326    29.476 r  i_mem/mem_reg_0_255_0_0_i_90/O
                         net (fo=2, routed)           1.048    30.524    i_mem/mem_reg_0_255_0_0_i_90_n_0
    SLICE_X28Y114        LUT5 (Prop_lut5_I3_O)        0.124    30.648 r  i_mem/mem_reg_0_255_0_0_i_48/O
                         net (fo=11, routed)          0.992    31.640    i_mem/mem_reg_0_255_0_0_i_48_n_0
    SLICE_X13Y114        LUT6 (Prop_lut6_I1_O)        0.124    31.764 r  i_mem/mem_reg_0_255_18_18_i_9/O
                         net (fo=192, routed)         5.382    37.146    d_mem/mem_reg_768_1023_19_19/A0
    SLICE_X34Y133        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.430    37.576 r  d_mem/mem_reg_768_1023_19_19/RAMS64E_A/O
                         net (fo=1, routed)           0.000    37.576    d_mem/mem_reg_768_1023_19_19/OA
    SLICE_X34Y133        MUXF7 (Prop_muxf7_I1_O)      0.214    37.790 r  d_mem/mem_reg_768_1023_19_19/F7.A/O
                         net (fo=1, routed)           0.000    37.790    d_mem/mem_reg_768_1023_19_19/O1
    SLICE_X34Y133        MUXF8 (Prop_muxf8_I1_O)      0.088    37.878 r  d_mem/mem_reg_768_1023_19_19/F8/O
                         net (fo=1, routed)           0.944    38.822    d_mem/mem_reg_768_1023_19_19_n_0
    SLICE_X32Y129        LUT6 (Prop_lut6_I0_O)        0.319    39.141 r  d_mem/reg_array[1][19]_i_19/O
                         net (fo=1, routed)           0.000    39.141    d_mem/reg_array[1][19]_i_19_n_0
    SLICE_X32Y129        MUXF7 (Prop_muxf7_I0_O)      0.238    39.379 r  d_mem/reg_array_reg[1][19]_i_10/O
                         net (fo=1, routed)           0.000    39.379    d_mem/reg_array_reg[1][19]_i_10_n_0
    SLICE_X32Y129        MUXF8 (Prop_muxf8_I0_O)      0.104    39.483 r  d_mem/reg_array_reg[1][19]_i_5/O
                         net (fo=1, routed)           1.170    40.653    d_mem/dataout0[19]
    SLICE_X20Y122        LUT2 (Prop_lut2_I0_O)        0.342    40.995 r  d_mem/reg_array[1][19]_i_2/O
                         net (fo=1, routed)           0.306    41.302    i_mem/mem_read_data[19]
    SLICE_X20Y121        LUT5 (Prop_lut5_I0_O)        0.326    41.628 r  i_mem/reg_array[1][19]_i_1/O
                         net (fo=31, routed)          3.275    44.903    rf/D[19]
    SLICE_X1Y136         FDRE                                         r  rf/reg_array_reg[17][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.675    98.724    rf/clk_out1
    SLICE_X1Y136         FDRE                                         r  rf/reg_array_reg[17][19]/C
                         clock pessimism              0.502    99.225    
                         clock uncertainty           -0.149    99.076    
    SLICE_X1Y136         FDRE (Setup_fdre_C_D)       -0.067    99.009    rf/reg_array_reg[17][19]
  -------------------------------------------------------------------
                         required time                         99.009    
                         arrival time                         -44.903    
  -------------------------------------------------------------------
                         slack                                 54.106    

Slack (MET) :             54.138ns  (required time - arrival time)
  Source:                 pc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rf/reg_array_reg[31][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        45.626ns  (logic 4.979ns (10.912%)  route 40.647ns (89.088%))
  Logic Levels:           20  (LUT2=1 LUT3=1 LUT5=3 LUT6=8 MUXF7=3 MUXF8=2 RAMD64E=1 RAMS64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.276ns = ( 98.724 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.731    -0.736    clk
    SLICE_X40Y110        FDRE                                         r  pc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  pc_reg_reg[2]/Q
                         net (fo=2055, routed)        8.286     8.007    i_mem/sram_reg_1216_1279_24_26/ADDRA0
    SLICE_X50Y67         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     8.131 r  i_mem/sram_reg_1216_1279_24_26/RAMA/O
                         net (fo=1, routed)           0.661     8.792    i_mem/sram_reg_1216_1279_24_26_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.916 r  i_mem/mem_reg_0_255_0_0_i_145/O
                         net (fo=1, routed)           0.000     8.916    i_mem/mem_reg_0_255_0_0_i_145_n_0
    SLICE_X49Y67         MUXF7 (Prop_muxf7_I0_O)      0.238     9.154 r  i_mem/mem_reg_0_255_0_0_i_94/O
                         net (fo=1, routed)           1.205    10.358    i_mem/mem_reg_0_255_0_0_i_94_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.298    10.656 r  i_mem/mem_reg_0_255_0_0_i_55/O
                         net (fo=1, routed)           1.175    11.832    i_mem/mem_reg_0_255_0_0_i_55_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    11.956 r  i_mem/mem_reg_0_255_0_0_i_13/O
                         net (fo=38, routed)          8.136    20.092    rf/pc_reg_reg[13]_10
    SLICE_X5Y88          LUT6 (Prop_lut6_I2_O)        0.124    20.216 r  rf/mem_reg_0_255_3_3_i_1/O
                         net (fo=69, routed)          2.973    23.189    i_mem/read_data2[3]
    SLICE_X25Y110        LUT6 (Prop_lut6_I5_O)        0.124    23.313 r  i_mem/i__carry_i_11__0/O
                         net (fo=90, routed)          3.204    26.517    i_mem/reg_array_reg[1][13][3]
    SLICE_X36Y126        LUT5 (Prop_lut5_I1_O)        0.152    26.669 r  i_mem/mem_reg_0_255_0_0_i_183/O
                         net (fo=2, routed)           0.976    27.645    i_mem/mem_reg_0_255_0_0_i_183_n_0
    SLICE_X36Y125        LUT3 (Prop_lut3_I0_O)        0.354    27.999 r  i_mem/mem_reg_0_255_0_0_i_137/O
                         net (fo=4, routed)           1.150    29.150    i_mem/mem_reg_0_255_0_0_i_137_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I0_O)        0.326    29.476 r  i_mem/mem_reg_0_255_0_0_i_90/O
                         net (fo=2, routed)           1.048    30.524    i_mem/mem_reg_0_255_0_0_i_90_n_0
    SLICE_X28Y114        LUT5 (Prop_lut5_I3_O)        0.124    30.648 r  i_mem/mem_reg_0_255_0_0_i_48/O
                         net (fo=11, routed)          1.262    31.909    i_mem/mem_reg_0_255_0_0_i_48_n_0
    SLICE_X15Y111        LUT6 (Prop_lut6_I1_O)        0.124    32.033 r  i_mem/mem_reg_0_255_24_24_i_9/O
                         net (fo=192, routed)         4.155    36.189    d_mem/mem_reg_768_1023_25_25/A0
    SLICE_X6Y125         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.654    36.842 r  d_mem/mem_reg_768_1023_25_25/RAMS64E_A/O
                         net (fo=1, routed)           0.000    36.842    d_mem/mem_reg_768_1023_25_25/OA
    SLICE_X6Y125         MUXF7 (Prop_muxf7_I1_O)      0.214    37.056 r  d_mem/mem_reg_768_1023_25_25/F7.A/O
                         net (fo=1, routed)           0.000    37.056    d_mem/mem_reg_768_1023_25_25/O1
    SLICE_X6Y125         MUXF8 (Prop_muxf8_I1_O)      0.088    37.144 r  d_mem/mem_reg_768_1023_25_25/F8/O
                         net (fo=1, routed)           1.745    38.890    d_mem/mem_reg_768_1023_25_25_n_0
    SLICE_X3Y111         LUT6 (Prop_lut6_I0_O)        0.319    39.209 r  d_mem/reg_array[1][25]_i_14/O
                         net (fo=1, routed)           0.000    39.209    d_mem/reg_array[1][25]_i_14_n_0
    SLICE_X3Y111         MUXF7 (Prop_muxf7_I0_O)      0.238    39.447 r  d_mem/reg_array_reg[1][25]_i_9/O
                         net (fo=1, routed)           0.000    39.447    d_mem/reg_array_reg[1][25]_i_9_n_0
    SLICE_X3Y111         MUXF8 (Prop_muxf8_I0_O)      0.104    39.551 r  d_mem/reg_array_reg[1][25]_i_5/O
                         net (fo=1, routed)           1.415    40.966    d_mem/dataout0[25]
    SLICE_X18Y113        LUT2 (Prop_lut2_I0_O)        0.344    41.310 r  d_mem/reg_array[1][25]_i_2/O
                         net (fo=1, routed)           0.976    42.286    i_mem/mem_read_data[25]
    SLICE_X22Y124        LUT5 (Prop_lut5_I0_O)        0.326    42.612 r  i_mem/reg_array[1][25]_i_1/O
                         net (fo=31, routed)          2.279    44.891    rf/D[25]
    SLICE_X7Y137         FDRE                                         r  rf/reg_array_reg[31][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.675    98.724    rf/clk_out1
    SLICE_X7Y137         FDRE                                         r  rf/reg_array_reg[31][25]/C
                         clock pessimism              0.502    99.225    
                         clock uncertainty           -0.149    99.076    
    SLICE_X7Y137         FDRE (Setup_fdre_C_D)       -0.047    99.029    rf/reg_array_reg[31][25]
  -------------------------------------------------------------------
                         required time                         99.029    
                         arrival time                         -44.891    
  -------------------------------------------------------------------
                         slack                                 54.138    

Slack (MET) :             54.152ns  (required time - arrival time)
  Source:                 pc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rf/reg_array_reg[4][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        45.596ns  (logic 4.753ns (10.424%)  route 40.843ns (89.576%))
  Logic Levels:           20  (LUT2=1 LUT3=1 LUT5=3 LUT6=8 MUXF7=3 MUXF8=2 RAMD64E=1 RAMS64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 98.727 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.731    -0.736    clk
    SLICE_X40Y110        FDRE                                         r  pc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  pc_reg_reg[2]/Q
                         net (fo=2055, routed)        8.286     8.007    i_mem/sram_reg_1216_1279_24_26/ADDRA0
    SLICE_X50Y67         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     8.131 r  i_mem/sram_reg_1216_1279_24_26/RAMA/O
                         net (fo=1, routed)           0.661     8.792    i_mem/sram_reg_1216_1279_24_26_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.916 r  i_mem/mem_reg_0_255_0_0_i_145/O
                         net (fo=1, routed)           0.000     8.916    i_mem/mem_reg_0_255_0_0_i_145_n_0
    SLICE_X49Y67         MUXF7 (Prop_muxf7_I0_O)      0.238     9.154 r  i_mem/mem_reg_0_255_0_0_i_94/O
                         net (fo=1, routed)           1.205    10.358    i_mem/mem_reg_0_255_0_0_i_94_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.298    10.656 r  i_mem/mem_reg_0_255_0_0_i_55/O
                         net (fo=1, routed)           1.175    11.832    i_mem/mem_reg_0_255_0_0_i_55_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    11.956 r  i_mem/mem_reg_0_255_0_0_i_13/O
                         net (fo=38, routed)          8.136    20.092    rf/pc_reg_reg[13]_10
    SLICE_X5Y88          LUT6 (Prop_lut6_I2_O)        0.124    20.216 r  rf/mem_reg_0_255_3_3_i_1/O
                         net (fo=69, routed)          2.973    23.189    i_mem/read_data2[3]
    SLICE_X25Y110        LUT6 (Prop_lut6_I5_O)        0.124    23.313 r  i_mem/i__carry_i_11__0/O
                         net (fo=90, routed)          3.204    26.517    i_mem/reg_array_reg[1][13][3]
    SLICE_X36Y126        LUT5 (Prop_lut5_I1_O)        0.152    26.669 r  i_mem/mem_reg_0_255_0_0_i_183/O
                         net (fo=2, routed)           0.976    27.645    i_mem/mem_reg_0_255_0_0_i_183_n_0
    SLICE_X36Y125        LUT3 (Prop_lut3_I0_O)        0.354    27.999 r  i_mem/mem_reg_0_255_0_0_i_137/O
                         net (fo=4, routed)           1.150    29.150    i_mem/mem_reg_0_255_0_0_i_137_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I0_O)        0.326    29.476 r  i_mem/mem_reg_0_255_0_0_i_90/O
                         net (fo=2, routed)           1.048    30.524    i_mem/mem_reg_0_255_0_0_i_90_n_0
    SLICE_X28Y114        LUT5 (Prop_lut5_I3_O)        0.124    30.648 r  i_mem/mem_reg_0_255_0_0_i_48/O
                         net (fo=11, routed)          0.992    31.640    i_mem/mem_reg_0_255_0_0_i_48_n_0
    SLICE_X13Y114        LUT6 (Prop_lut6_I1_O)        0.124    31.764 r  i_mem/mem_reg_0_255_18_18_i_9/O
                         net (fo=192, routed)         5.382    37.146    d_mem/mem_reg_768_1023_19_19/A0
    SLICE_X34Y133        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.430    37.576 r  d_mem/mem_reg_768_1023_19_19/RAMS64E_A/O
                         net (fo=1, routed)           0.000    37.576    d_mem/mem_reg_768_1023_19_19/OA
    SLICE_X34Y133        MUXF7 (Prop_muxf7_I1_O)      0.214    37.790 r  d_mem/mem_reg_768_1023_19_19/F7.A/O
                         net (fo=1, routed)           0.000    37.790    d_mem/mem_reg_768_1023_19_19/O1
    SLICE_X34Y133        MUXF8 (Prop_muxf8_I1_O)      0.088    37.878 r  d_mem/mem_reg_768_1023_19_19/F8/O
                         net (fo=1, routed)           0.944    38.822    d_mem/mem_reg_768_1023_19_19_n_0
    SLICE_X32Y129        LUT6 (Prop_lut6_I0_O)        0.319    39.141 r  d_mem/reg_array[1][19]_i_19/O
                         net (fo=1, routed)           0.000    39.141    d_mem/reg_array[1][19]_i_19_n_0
    SLICE_X32Y129        MUXF7 (Prop_muxf7_I0_O)      0.238    39.379 r  d_mem/reg_array_reg[1][19]_i_10/O
                         net (fo=1, routed)           0.000    39.379    d_mem/reg_array_reg[1][19]_i_10_n_0
    SLICE_X32Y129        MUXF8 (Prop_muxf8_I0_O)      0.104    39.483 r  d_mem/reg_array_reg[1][19]_i_5/O
                         net (fo=1, routed)           1.170    40.653    d_mem/dataout0[19]
    SLICE_X20Y122        LUT2 (Prop_lut2_I0_O)        0.342    40.995 r  d_mem/reg_array[1][19]_i_2/O
                         net (fo=1, routed)           0.306    41.302    i_mem/mem_read_data[19]
    SLICE_X20Y121        LUT5 (Prop_lut5_I0_O)        0.326    41.628 r  i_mem/reg_array[1][19]_i_1/O
                         net (fo=31, routed)          3.233    44.860    rf/D[19]
    SLICE_X1Y139         FDRE                                         r  rf/reg_array_reg[4][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.678    98.727    rf/clk_out1
    SLICE_X1Y139         FDRE                                         r  rf/reg_array_reg[4][19]/C
                         clock pessimism              0.502    99.228    
                         clock uncertainty           -0.149    99.079    
    SLICE_X1Y139         FDRE (Setup_fdre_C_D)       -0.067    99.012    rf/reg_array_reg[4][19]
  -------------------------------------------------------------------
                         required time                         99.012    
                         arrival time                         -44.860    
  -------------------------------------------------------------------
                         slack                                 54.152    

Slack (MET) :             54.161ns  (required time - arrival time)
  Source:                 pc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rf/reg_array_reg[13][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        45.346ns  (logic 4.481ns (9.882%)  route 40.865ns (90.118%))
  Logic Levels:           20  (LUT2=1 LUT3=2 LUT5=2 LUT6=8 MUXF7=3 MUXF8=2 RAMD64E=1 RAMS64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.277ns = ( 98.723 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.731    -0.736    clk
    SLICE_X40Y110        FDRE                                         r  pc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  pc_reg_reg[2]/Q
                         net (fo=2055, routed)        8.286     8.007    i_mem/sram_reg_1216_1279_24_26/ADDRA0
    SLICE_X50Y67         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     8.131 r  i_mem/sram_reg_1216_1279_24_26/RAMA/O
                         net (fo=1, routed)           0.661     8.792    i_mem/sram_reg_1216_1279_24_26_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.916 r  i_mem/mem_reg_0_255_0_0_i_145/O
                         net (fo=1, routed)           0.000     8.916    i_mem/mem_reg_0_255_0_0_i_145_n_0
    SLICE_X49Y67         MUXF7 (Prop_muxf7_I0_O)      0.238     9.154 r  i_mem/mem_reg_0_255_0_0_i_94/O
                         net (fo=1, routed)           1.205    10.358    i_mem/mem_reg_0_255_0_0_i_94_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.298    10.656 r  i_mem/mem_reg_0_255_0_0_i_55/O
                         net (fo=1, routed)           1.175    11.832    i_mem/mem_reg_0_255_0_0_i_55_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    11.956 r  i_mem/mem_reg_0_255_0_0_i_13/O
                         net (fo=38, routed)          8.136    20.092    rf/pc_reg_reg[13]_10
    SLICE_X5Y88          LUT6 (Prop_lut6_I2_O)        0.124    20.216 r  rf/mem_reg_0_255_3_3_i_1/O
                         net (fo=69, routed)          2.973    23.189    i_mem/read_data2[3]
    SLICE_X25Y110        LUT6 (Prop_lut6_I5_O)        0.124    23.313 r  i_mem/i__carry_i_11__0/O
                         net (fo=90, routed)          3.204    26.517    i_mem/reg_array_reg[1][13][3]
    SLICE_X36Y126        LUT5 (Prop_lut5_I1_O)        0.152    26.669 r  i_mem/mem_reg_0_255_0_0_i_183/O
                         net (fo=2, routed)           0.976    27.645    i_mem/mem_reg_0_255_0_0_i_183_n_0
    SLICE_X36Y125        LUT3 (Prop_lut3_I0_O)        0.354    27.999 r  i_mem/mem_reg_0_255_0_0_i_137/O
                         net (fo=4, routed)           0.674    28.673    i_mem/mem_reg_0_255_0_0_i_137_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I3_O)        0.326    28.999 r  i_mem/mem_reg_0_255_0_0_i_87/O
                         net (fo=2, routed)           0.830    29.828    i_mem/mem_reg_0_255_0_0_i_87_n_0
    SLICE_X35Y117        LUT5 (Prop_lut5_I3_O)        0.124    29.952 r  i_mem/mem_reg_0_255_0_0_i_44/O
                         net (fo=11, routed)          1.780    31.733    i_mem/mem_reg_0_255_0_0_i_44_n_0
    SLICE_X13Y120        LUT6 (Prop_lut6_I1_O)        0.124    31.857 r  i_mem/mem_reg_0_255_12_12_i_8/O
                         net (fo=192, routed)         6.328    38.184    d_mem/mem_reg_3584_3839_13_13/A1
    SLICE_X6Y149         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    38.308 r  d_mem/mem_reg_3584_3839_13_13/RAMS64E_D/O
                         net (fo=1, routed)           0.000    38.308    d_mem/mem_reg_3584_3839_13_13/OD
    SLICE_X6Y149         MUXF7 (Prop_muxf7_I0_O)      0.241    38.549 r  d_mem/mem_reg_3584_3839_13_13/F7.B/O
                         net (fo=1, routed)           0.000    38.549    d_mem/mem_reg_3584_3839_13_13/O0
    SLICE_X6Y149         MUXF8 (Prop_muxf8_I0_O)      0.098    38.647 r  d_mem/mem_reg_3584_3839_13_13/F8/O
                         net (fo=1, routed)           1.402    40.049    d_mem/mem_reg_3584_3839_13_13_n_0
    SLICE_X7Y140         LUT6 (Prop_lut6_I1_O)        0.319    40.368 r  d_mem/reg_array[1][13]_i_17/O
                         net (fo=1, routed)           0.000    40.368    d_mem/reg_array[1][13]_i_17_n_0
    SLICE_X7Y140         MUXF7 (Prop_muxf7_I1_O)      0.217    40.585 r  d_mem/reg_array_reg[1][13]_i_10/O
                         net (fo=1, routed)           0.000    40.585    d_mem/reg_array_reg[1][13]_i_10_n_0
    SLICE_X7Y140         MUXF8 (Prop_muxf8_I1_O)      0.094    40.679 r  d_mem/reg_array_reg[1][13]_i_4/O
                         net (fo=1, routed)           1.429    42.108    d_mem/dataout0[13]
    SLICE_X9Y127         LUT2 (Prop_lut2_I0_O)        0.342    42.450 r  d_mem/reg_array[1][13]_i_2/O
                         net (fo=1, routed)           0.652    43.101    i_mem/mem_read_data[13]
    SLICE_X9Y127         LUT3 (Prop_lut3_I0_O)        0.354    43.455 r  i_mem/reg_array[1][13]_i_1/O
                         net (fo=31, routed)          1.156    44.611    rf/D[13]
    SLICE_X4Y135         FDRE                                         r  rf/reg_array_reg[13][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.674    98.723    rf/clk_out1
    SLICE_X4Y135         FDRE                                         r  rf/reg_array_reg[13][13]/C
                         clock pessimism              0.502    99.224    
                         clock uncertainty           -0.149    99.075    
    SLICE_X4Y135         FDRE (Setup_fdre_C_D)       -0.303    98.772    rf/reg_array_reg[13][13]
  -------------------------------------------------------------------
                         required time                         98.772    
                         arrival time                         -44.611    
  -------------------------------------------------------------------
                         slack                                 54.161    

Slack (MET) :             54.165ns  (required time - arrival time)
  Source:                 pc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rf/reg_array_reg[19][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        45.590ns  (logic 4.753ns (10.425%)  route 40.837ns (89.575%))
  Logic Levels:           20  (LUT2=1 LUT3=1 LUT5=3 LUT6=8 MUXF7=3 MUXF8=2 RAMD64E=1 RAMS64E=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.275ns = ( 98.725 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.731    -0.736    clk
    SLICE_X40Y110        FDRE                                         r  pc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  pc_reg_reg[2]/Q
                         net (fo=2055, routed)        8.286     8.007    i_mem/sram_reg_1216_1279_24_26/ADDRA0
    SLICE_X50Y67         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     8.131 r  i_mem/sram_reg_1216_1279_24_26/RAMA/O
                         net (fo=1, routed)           0.661     8.792    i_mem/sram_reg_1216_1279_24_26_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.916 r  i_mem/mem_reg_0_255_0_0_i_145/O
                         net (fo=1, routed)           0.000     8.916    i_mem/mem_reg_0_255_0_0_i_145_n_0
    SLICE_X49Y67         MUXF7 (Prop_muxf7_I0_O)      0.238     9.154 r  i_mem/mem_reg_0_255_0_0_i_94/O
                         net (fo=1, routed)           1.205    10.358    i_mem/mem_reg_0_255_0_0_i_94_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.298    10.656 r  i_mem/mem_reg_0_255_0_0_i_55/O
                         net (fo=1, routed)           1.175    11.832    i_mem/mem_reg_0_255_0_0_i_55_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    11.956 r  i_mem/mem_reg_0_255_0_0_i_13/O
                         net (fo=38, routed)          8.136    20.092    rf/pc_reg_reg[13]_10
    SLICE_X5Y88          LUT6 (Prop_lut6_I2_O)        0.124    20.216 r  rf/mem_reg_0_255_3_3_i_1/O
                         net (fo=69, routed)          2.973    23.189    i_mem/read_data2[3]
    SLICE_X25Y110        LUT6 (Prop_lut6_I5_O)        0.124    23.313 r  i_mem/i__carry_i_11__0/O
                         net (fo=90, routed)          3.204    26.517    i_mem/reg_array_reg[1][13][3]
    SLICE_X36Y126        LUT5 (Prop_lut5_I1_O)        0.152    26.669 r  i_mem/mem_reg_0_255_0_0_i_183/O
                         net (fo=2, routed)           0.976    27.645    i_mem/mem_reg_0_255_0_0_i_183_n_0
    SLICE_X36Y125        LUT3 (Prop_lut3_I0_O)        0.354    27.999 r  i_mem/mem_reg_0_255_0_0_i_137/O
                         net (fo=4, routed)           1.150    29.150    i_mem/mem_reg_0_255_0_0_i_137_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I0_O)        0.326    29.476 r  i_mem/mem_reg_0_255_0_0_i_90/O
                         net (fo=2, routed)           1.048    30.524    i_mem/mem_reg_0_255_0_0_i_90_n_0
    SLICE_X28Y114        LUT5 (Prop_lut5_I3_O)        0.124    30.648 r  i_mem/mem_reg_0_255_0_0_i_48/O
                         net (fo=11, routed)          0.992    31.640    i_mem/mem_reg_0_255_0_0_i_48_n_0
    SLICE_X13Y114        LUT6 (Prop_lut6_I1_O)        0.124    31.764 r  i_mem/mem_reg_0_255_18_18_i_9/O
                         net (fo=192, routed)         5.382    37.146    d_mem/mem_reg_768_1023_19_19/A0
    SLICE_X34Y133        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.430    37.576 r  d_mem/mem_reg_768_1023_19_19/RAMS64E_A/O
                         net (fo=1, routed)           0.000    37.576    d_mem/mem_reg_768_1023_19_19/OA
    SLICE_X34Y133        MUXF7 (Prop_muxf7_I1_O)      0.214    37.790 r  d_mem/mem_reg_768_1023_19_19/F7.A/O
                         net (fo=1, routed)           0.000    37.790    d_mem/mem_reg_768_1023_19_19/O1
    SLICE_X34Y133        MUXF8 (Prop_muxf8_I1_O)      0.088    37.878 r  d_mem/mem_reg_768_1023_19_19/F8/O
                         net (fo=1, routed)           0.944    38.822    d_mem/mem_reg_768_1023_19_19_n_0
    SLICE_X32Y129        LUT6 (Prop_lut6_I0_O)        0.319    39.141 r  d_mem/reg_array[1][19]_i_19/O
                         net (fo=1, routed)           0.000    39.141    d_mem/reg_array[1][19]_i_19_n_0
    SLICE_X32Y129        MUXF7 (Prop_muxf7_I0_O)      0.238    39.379 r  d_mem/reg_array_reg[1][19]_i_10/O
                         net (fo=1, routed)           0.000    39.379    d_mem/reg_array_reg[1][19]_i_10_n_0
    SLICE_X32Y129        MUXF8 (Prop_muxf8_I0_O)      0.104    39.483 r  d_mem/reg_array_reg[1][19]_i_5/O
                         net (fo=1, routed)           1.170    40.653    d_mem/dataout0[19]
    SLICE_X20Y122        LUT2 (Prop_lut2_I0_O)        0.342    40.995 r  d_mem/reg_array[1][19]_i_2/O
                         net (fo=1, routed)           0.306    41.302    i_mem/mem_read_data[19]
    SLICE_X20Y121        LUT5 (Prop_lut5_I0_O)        0.326    41.628 r  i_mem/reg_array[1][19]_i_1/O
                         net (fo=31, routed)          3.227    44.854    rf/D[19]
    SLICE_X3Y137         FDRE                                         r  rf/reg_array_reg[19][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.676    98.725    rf/clk_out1
    SLICE_X3Y137         FDRE                                         r  rf/reg_array_reg[19][19]/C
                         clock pessimism              0.502    99.226    
                         clock uncertainty           -0.149    99.077    
    SLICE_X3Y137         FDRE (Setup_fdre_C_D)       -0.058    99.019    rf/reg_array_reg[19][19]
  -------------------------------------------------------------------
                         required time                         99.019    
                         arrival time                         -44.854    
  -------------------------------------------------------------------
                         slack                                 54.165    

Slack (MET) :             54.182ns  (required time - arrival time)
  Source:                 pc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rf/reg_array_reg[8][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        45.358ns  (logic 4.481ns (9.879%)  route 40.877ns (90.121%))
  Logic Levels:           20  (LUT2=1 LUT3=2 LUT5=2 LUT6=8 MUXF7=3 MUXF8=2 RAMD64E=1 RAMS64E=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 98.719 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.731    -0.736    clk
    SLICE_X40Y110        FDRE                                         r  pc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  pc_reg_reg[2]/Q
                         net (fo=2055, routed)        8.286     8.007    i_mem/sram_reg_1216_1279_24_26/ADDRA0
    SLICE_X50Y67         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     8.131 r  i_mem/sram_reg_1216_1279_24_26/RAMA/O
                         net (fo=1, routed)           0.661     8.792    i_mem/sram_reg_1216_1279_24_26_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.916 r  i_mem/mem_reg_0_255_0_0_i_145/O
                         net (fo=1, routed)           0.000     8.916    i_mem/mem_reg_0_255_0_0_i_145_n_0
    SLICE_X49Y67         MUXF7 (Prop_muxf7_I0_O)      0.238     9.154 r  i_mem/mem_reg_0_255_0_0_i_94/O
                         net (fo=1, routed)           1.205    10.358    i_mem/mem_reg_0_255_0_0_i_94_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.298    10.656 r  i_mem/mem_reg_0_255_0_0_i_55/O
                         net (fo=1, routed)           1.175    11.832    i_mem/mem_reg_0_255_0_0_i_55_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    11.956 r  i_mem/mem_reg_0_255_0_0_i_13/O
                         net (fo=38, routed)          8.136    20.092    rf/pc_reg_reg[13]_10
    SLICE_X5Y88          LUT6 (Prop_lut6_I2_O)        0.124    20.216 r  rf/mem_reg_0_255_3_3_i_1/O
                         net (fo=69, routed)          2.973    23.189    i_mem/read_data2[3]
    SLICE_X25Y110        LUT6 (Prop_lut6_I5_O)        0.124    23.313 r  i_mem/i__carry_i_11__0/O
                         net (fo=90, routed)          3.204    26.517    i_mem/reg_array_reg[1][13][3]
    SLICE_X36Y126        LUT5 (Prop_lut5_I1_O)        0.152    26.669 r  i_mem/mem_reg_0_255_0_0_i_183/O
                         net (fo=2, routed)           0.976    27.645    i_mem/mem_reg_0_255_0_0_i_183_n_0
    SLICE_X36Y125        LUT3 (Prop_lut3_I0_O)        0.354    27.999 r  i_mem/mem_reg_0_255_0_0_i_137/O
                         net (fo=4, routed)           0.674    28.673    i_mem/mem_reg_0_255_0_0_i_137_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I3_O)        0.326    28.999 r  i_mem/mem_reg_0_255_0_0_i_87/O
                         net (fo=2, routed)           0.830    29.828    i_mem/mem_reg_0_255_0_0_i_87_n_0
    SLICE_X35Y117        LUT5 (Prop_lut5_I3_O)        0.124    29.952 r  i_mem/mem_reg_0_255_0_0_i_44/O
                         net (fo=11, routed)          1.780    31.733    i_mem/mem_reg_0_255_0_0_i_44_n_0
    SLICE_X13Y120        LUT6 (Prop_lut6_I1_O)        0.124    31.857 r  i_mem/mem_reg_0_255_12_12_i_8/O
                         net (fo=192, routed)         6.328    38.184    d_mem/mem_reg_3584_3839_13_13/A1
    SLICE_X6Y149         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    38.308 r  d_mem/mem_reg_3584_3839_13_13/RAMS64E_D/O
                         net (fo=1, routed)           0.000    38.308    d_mem/mem_reg_3584_3839_13_13/OD
    SLICE_X6Y149         MUXF7 (Prop_muxf7_I0_O)      0.241    38.549 r  d_mem/mem_reg_3584_3839_13_13/F7.B/O
                         net (fo=1, routed)           0.000    38.549    d_mem/mem_reg_3584_3839_13_13/O0
    SLICE_X6Y149         MUXF8 (Prop_muxf8_I0_O)      0.098    38.647 r  d_mem/mem_reg_3584_3839_13_13/F8/O
                         net (fo=1, routed)           1.402    40.049    d_mem/mem_reg_3584_3839_13_13_n_0
    SLICE_X7Y140         LUT6 (Prop_lut6_I1_O)        0.319    40.368 r  d_mem/reg_array[1][13]_i_17/O
                         net (fo=1, routed)           0.000    40.368    d_mem/reg_array[1][13]_i_17_n_0
    SLICE_X7Y140         MUXF7 (Prop_muxf7_I1_O)      0.217    40.585 r  d_mem/reg_array_reg[1][13]_i_10/O
                         net (fo=1, routed)           0.000    40.585    d_mem/reg_array_reg[1][13]_i_10_n_0
    SLICE_X7Y140         MUXF8 (Prop_muxf8_I1_O)      0.094    40.679 r  d_mem/reg_array_reg[1][13]_i_4/O
                         net (fo=1, routed)           1.429    42.108    d_mem/dataout0[13]
    SLICE_X9Y127         LUT2 (Prop_lut2_I0_O)        0.342    42.450 r  d_mem/reg_array[1][13]_i_2/O
                         net (fo=1, routed)           0.652    43.101    i_mem/mem_read_data[13]
    SLICE_X9Y127         LUT3 (Prop_lut3_I0_O)        0.354    43.455 r  i_mem/reg_array[1][13]_i_1/O
                         net (fo=31, routed)          1.167    44.622    rf/D[13]
    SLICE_X0Y131         FDRE                                         r  rf/reg_array_reg[8][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        1.670    98.719    rf/clk_out1
    SLICE_X0Y131         FDRE                                         r  rf/reg_array_reg[8][13]/C
                         clock pessimism              0.502    99.220    
                         clock uncertainty           -0.149    99.071    
    SLICE_X0Y131         FDRE (Setup_fdre_C_D)       -0.266    98.805    rf/reg_array_reg[8][13]
  -------------------------------------------------------------------
                         required time                         98.805    
                         arrival time                         -44.622    
  -------------------------------------------------------------------
                         slack                                 54.182    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 pc_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pc_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.302%)  route 0.244ns (56.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.638    -0.509    clk
    SLICE_X35Y110        FDRE                                         r  pc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  pc_reg_reg[0]/Q
                         net (fo=5, routed)           0.244    -0.124    i_mem/Q[0]
    SLICE_X35Y110        LUT6 (Prop_lut6_I2_O)        0.045    -0.079 r  i_mem/pc_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.079    p_1_in[0]
    SLICE_X35Y110        FDRE                                         r  pc_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.912    -0.743    clk
    SLICE_X35Y110        FDRE                                         r  pc_reg_reg[0]/C
                         clock pessimism              0.234    -0.509    
                         clock uncertainty            0.149    -0.359    
    SLICE_X35Y110        FDRE (Hold_fdre_C_D)         0.092    -0.267    pc_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 rf/reg_array_reg[9][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d_mem/mem_reg_3072_3327_9_9/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.365ns (42.792%)  route 0.488ns (57.208%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.558    -0.589    rf/clk_out1
    SLICE_X36Y91         FDRE                                         r  rf/reg_array_reg[9][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  rf/reg_array_reg[9][9]/Q
                         net (fo=2, routed)           0.131    -0.317    rf/reg_array_reg[9]_8[9]
    SLICE_X36Y90         LUT6 (Prop_lut6_I3_O)        0.045    -0.272 r  rf/mem_reg_0_255_9_9_i_18/O
                         net (fo=1, routed)           0.000    -0.272    rf/mem_reg_0_255_9_9_i_18_n_0
    SLICE_X36Y90         MUXF7 (Prop_muxf7_I0_O)      0.071    -0.201 r  rf/mem_reg_0_255_9_9_i_12/O
                         net (fo=1, routed)           0.108    -0.093    rf/mem_reg_0_255_9_9_i_12_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I3_O)        0.108     0.015 r  rf/mem_reg_0_255_9_9_i_1/O
                         net (fo=70, routed)          0.249     0.264    d_mem/mem_reg_3072_3327_9_9/D
    SLICE_X30Y94         RAMS64E                                      r  d_mem/mem_reg_3072_3327_9_9/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.827    -0.827    d_mem/mem_reg_3072_3327_9_9/WCLK
    SLICE_X30Y94         RAMS64E                                      r  d_mem/mem_reg_3072_3327_9_9/RAMS64E_D/CLK
                         clock pessimism              0.503    -0.324    
                         clock uncertainty            0.149    -0.175    
    SLICE_X30Y94         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.031    d_mem/mem_reg_3072_3327_9_9/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.031    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 rf/reg_array_reg[23][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d_mem/mem_reg_3072_3327_4_4/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.368ns (37.935%)  route 0.602ns (62.065%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.559    -0.588    rf/clk_out1
    SLICE_X36Y94         FDRE                                         r  rf/reg_array_reg[23][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  rf/reg_array_reg[23][4]/Q
                         net (fo=2, routed)           0.062    -0.385    rf/reg_array_reg[23]_22[4]
    SLICE_X37Y94         LUT6 (Prop_lut6_I0_O)        0.045    -0.340 r  rf/mem_reg_0_255_4_4_i_9/O
                         net (fo=1, routed)           0.000    -0.340    rf/mem_reg_0_255_4_4_i_9_n_0
    SLICE_X37Y94         MUXF7 (Prop_muxf7_I1_O)      0.074    -0.266 r  rf/mem_reg_0_255_4_4_i_3/O
                         net (fo=2, routed)           0.304     0.038    rf/mem_reg_0_255_4_4_i_3_n_0
    SLICE_X37Y101        LUT6 (Prop_lut6_I1_O)        0.108     0.146 r  rf/mem_reg_0_255_4_4_i_1/O
                         net (fo=68, routed)          0.236     0.382    d_mem/mem_reg_3072_3327_4_4/D
    SLICE_X30Y102        RAMS64E                                      r  d_mem/mem_reg_3072_3327_4_4/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.915    -0.740    d_mem/mem_reg_3072_3327_4_4/WCLK
    SLICE_X30Y102        RAMS64E                                      r  d_mem/mem_reg_3072_3327_4_4/RAMS64E_D/CLK
                         clock pessimism              0.503    -0.237    
                         clock uncertainty            0.149    -0.087    
    SLICE_X30Y102        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     0.057    d_mem/mem_reg_3072_3327_4_4/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 rf/reg_array_reg[9][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d_mem/mem_reg_3072_3327_9_9/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.365ns (42.792%)  route 0.488ns (57.208%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.558    -0.589    rf/clk_out1
    SLICE_X36Y91         FDRE                                         r  rf/reg_array_reg[9][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  rf/reg_array_reg[9][9]/Q
                         net (fo=2, routed)           0.131    -0.317    rf/reg_array_reg[9]_8[9]
    SLICE_X36Y90         LUT6 (Prop_lut6_I3_O)        0.045    -0.272 r  rf/mem_reg_0_255_9_9_i_18/O
                         net (fo=1, routed)           0.000    -0.272    rf/mem_reg_0_255_9_9_i_18_n_0
    SLICE_X36Y90         MUXF7 (Prop_muxf7_I0_O)      0.071    -0.201 r  rf/mem_reg_0_255_9_9_i_12/O
                         net (fo=1, routed)           0.108    -0.093    rf/mem_reg_0_255_9_9_i_12_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I3_O)        0.108     0.015 r  rf/mem_reg_0_255_9_9_i_1/O
                         net (fo=70, routed)          0.249     0.264    d_mem/mem_reg_3072_3327_9_9/D
    SLICE_X30Y94         RAMS64E                                      r  d_mem/mem_reg_3072_3327_9_9/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.827    -0.827    d_mem/mem_reg_3072_3327_9_9/WCLK
    SLICE_X30Y94         RAMS64E                                      r  d_mem/mem_reg_3072_3327_9_9/RAMS64E_B/CLK
                         clock pessimism              0.503    -0.324    
                         clock uncertainty            0.149    -0.175    
    SLICE_X30Y94         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105    -0.070    d_mem/mem_reg_3072_3327_9_9/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 rf/reg_array_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d_mem/mem_reg_2304_2559_5_5/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.367ns (37.415%)  route 0.614ns (62.585%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.592    -0.555    rf/clk_out1
    SLICE_X1Y98          FDRE                                         r  rf/reg_array_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  rf/reg_array_reg[1][5]/Q
                         net (fo=2, routed)           0.194    -0.220    rf/reg_array_reg[1]_0[5]
    SLICE_X2Y97          LUT5 (Prop_lut5_I4_O)        0.045    -0.175 r  rf/mem_reg_0_255_5_5_i_12/O
                         net (fo=1, routed)           0.000    -0.175    rf/mem_reg_0_255_5_5_i_12_n_0
    SLICE_X2Y97          MUXF7 (Prop_muxf7_I0_O)      0.073    -0.102 r  rf/mem_reg_0_255_5_5_i_5/O
                         net (fo=1, routed)           0.225     0.123    rf/mem_reg_0_255_5_5_i_5_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I5_O)        0.108     0.231 r  rf/mem_reg_0_255_5_5_i_1/O
                         net (fo=70, routed)          0.195     0.426    d_mem/mem_reg_2304_2559_5_5/D
    SLICE_X6Y101         RAMS64E                                      r  d_mem/mem_reg_2304_2559_5_5/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.947    -0.708    d_mem/mem_reg_2304_2559_5_5/WCLK
    SLICE_X6Y101         RAMS64E                                      r  d_mem/mem_reg_2304_2559_5_5/RAMS64E_D/CLK
                         clock pessimism              0.503    -0.205    
                         clock uncertainty            0.149    -0.055    
    SLICE_X6Y101         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     0.089    d_mem/mem_reg_2304_2559_5_5/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.426    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 rf/reg_array_reg[9][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d_mem/mem_reg_3072_3327_9_9/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.365ns (42.792%)  route 0.488ns (57.208%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.558    -0.589    rf/clk_out1
    SLICE_X36Y91         FDRE                                         r  rf/reg_array_reg[9][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  rf/reg_array_reg[9][9]/Q
                         net (fo=2, routed)           0.131    -0.317    rf/reg_array_reg[9]_8[9]
    SLICE_X36Y90         LUT6 (Prop_lut6_I3_O)        0.045    -0.272 r  rf/mem_reg_0_255_9_9_i_18/O
                         net (fo=1, routed)           0.000    -0.272    rf/mem_reg_0_255_9_9_i_18_n_0
    SLICE_X36Y90         MUXF7 (Prop_muxf7_I0_O)      0.071    -0.201 r  rf/mem_reg_0_255_9_9_i_12/O
                         net (fo=1, routed)           0.108    -0.093    rf/mem_reg_0_255_9_9_i_12_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I3_O)        0.108     0.015 r  rf/mem_reg_0_255_9_9_i_1/O
                         net (fo=70, routed)          0.249     0.264    d_mem/mem_reg_3072_3327_9_9/D
    SLICE_X30Y94         RAMS64E                                      r  d_mem/mem_reg_3072_3327_9_9/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.827    -0.827    d_mem/mem_reg_3072_3327_9_9/WCLK
    SLICE_X30Y94         RAMS64E                                      r  d_mem/mem_reg_3072_3327_9_9/RAMS64E_C/CLK
                         clock pessimism              0.503    -0.324    
                         clock uncertainty            0.149    -0.175    
    SLICE_X30Y94         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.101    -0.074    d_mem/mem_reg_3072_3327_9_9/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.074    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 rf/reg_array_reg[28][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d_mem/mem_reg_768_1023_0_0/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.368ns (45.050%)  route 0.449ns (54.950%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.673    -0.474    rf/clk_out1
    SLICE_X1Y103         FDRE                                         r  rf/reg_array_reg[28][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  rf/reg_array_reg[28][0]/Q
                         net (fo=2, routed)           0.104    -0.229    rf/reg_array_reg[28]_27[0]
    SLICE_X3Y103         LUT6 (Prop_lut6_I5_O)        0.045    -0.184 r  rf/mem_reg_0_255_0_0_i_52/O
                         net (fo=1, routed)           0.000    -0.184    rf/mem_reg_0_255_0_0_i_52_n_0
    SLICE_X3Y103         MUXF7 (Prop_muxf7_I1_O)      0.074    -0.110 r  rf/mem_reg_0_255_0_0_i_11/O
                         net (fo=1, routed)           0.157     0.048    rf/mem_reg_0_255_0_0_i_11_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I0_O)        0.108     0.156 r  rf/mem_reg_0_255_0_0_i_1/O
                         net (fo=69, routed)          0.187     0.343    d_mem/mem_reg_768_1023_0_0/D
    SLICE_X2Y99          RAMS64E                                      r  d_mem/mem_reg_768_1023_0_0/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.863    -0.792    d_mem/mem_reg_768_1023_0_0/WCLK
    SLICE_X2Y99          RAMS64E                                      r  d_mem/mem_reg_768_1023_0_0/RAMS64E_D/CLK
                         clock pessimism              0.503    -0.289    
                         clock uncertainty            0.149    -0.140    
    SLICE_X2Y99          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     0.004    d_mem/mem_reg_768_1023_0_0/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.343    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 rf/reg_array_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d_mem/mem_reg_0_255_5_5/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.367ns (37.208%)  route 0.619ns (62.792%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.592    -0.555    rf/clk_out1
    SLICE_X1Y98          FDRE                                         r  rf/reg_array_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  rf/reg_array_reg[1][5]/Q
                         net (fo=2, routed)           0.194    -0.220    rf/reg_array_reg[1]_0[5]
    SLICE_X2Y97          LUT5 (Prop_lut5_I4_O)        0.045    -0.175 r  rf/mem_reg_0_255_5_5_i_12/O
                         net (fo=1, routed)           0.000    -0.175    rf/mem_reg_0_255_5_5_i_12_n_0
    SLICE_X2Y97          MUXF7 (Prop_muxf7_I0_O)      0.073    -0.102 r  rf/mem_reg_0_255_5_5_i_5/O
                         net (fo=1, routed)           0.225     0.123    rf/mem_reg_0_255_5_5_i_5_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I5_O)        0.108     0.231 r  rf/mem_reg_0_255_5_5_i_1/O
                         net (fo=70, routed)          0.200     0.431    d_mem/mem_reg_0_255_5_5/D
    SLICE_X2Y102         RAMS64E                                      r  d_mem/mem_reg_0_255_5_5/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.949    -0.706    d_mem/mem_reg_0_255_5_5/WCLK
    SLICE_X2Y102         RAMS64E                                      r  d_mem/mem_reg_0_255_5_5/RAMS64E_D/CLK
                         clock pessimism              0.503    -0.203    
                         clock uncertainty            0.149    -0.053    
    SLICE_X2Y102         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     0.091    d_mem/mem_reg_0_255_5_5/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.431    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 rf/reg_array_reg[23][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d_mem/mem_reg_3072_3327_4_4/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.368ns (37.935%)  route 0.602ns (62.065%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.559    -0.588    rf/clk_out1
    SLICE_X36Y94         FDRE                                         r  rf/reg_array_reg[23][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  rf/reg_array_reg[23][4]/Q
                         net (fo=2, routed)           0.062    -0.385    rf/reg_array_reg[23]_22[4]
    SLICE_X37Y94         LUT6 (Prop_lut6_I0_O)        0.045    -0.340 r  rf/mem_reg_0_255_4_4_i_9/O
                         net (fo=1, routed)           0.000    -0.340    rf/mem_reg_0_255_4_4_i_9_n_0
    SLICE_X37Y94         MUXF7 (Prop_muxf7_I1_O)      0.074    -0.266 r  rf/mem_reg_0_255_4_4_i_3/O
                         net (fo=2, routed)           0.304     0.038    rf/mem_reg_0_255_4_4_i_3_n_0
    SLICE_X37Y101        LUT6 (Prop_lut6_I1_O)        0.108     0.146 r  rf/mem_reg_0_255_4_4_i_1/O
                         net (fo=68, routed)          0.236     0.382    d_mem/mem_reg_3072_3327_4_4/D
    SLICE_X30Y102        RAMS64E                                      r  d_mem/mem_reg_3072_3327_4_4/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.915    -0.740    d_mem/mem_reg_3072_3327_4_4/WCLK
    SLICE_X30Y102        RAMS64E                                      r  d_mem/mem_reg_3072_3327_4_4/RAMS64E_B/CLK
                         clock pessimism              0.503    -0.237    
                         clock uncertainty            0.149    -0.087    
    SLICE_X30Y102        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105     0.018    d_mem/mem_reg_3072_3327_4_4/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 rf/reg_array_reg[23][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d_mem/mem_reg_3072_3327_4_4/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.368ns (37.935%)  route 0.602ns (62.065%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.559    -0.588    rf/clk_out1
    SLICE_X36Y94         FDRE                                         r  rf/reg_array_reg[23][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  rf/reg_array_reg[23][4]/Q
                         net (fo=2, routed)           0.062    -0.385    rf/reg_array_reg[23]_22[4]
    SLICE_X37Y94         LUT6 (Prop_lut6_I0_O)        0.045    -0.340 r  rf/mem_reg_0_255_4_4_i_9/O
                         net (fo=1, routed)           0.000    -0.340    rf/mem_reg_0_255_4_4_i_9_n_0
    SLICE_X37Y94         MUXF7 (Prop_muxf7_I1_O)      0.074    -0.266 r  rf/mem_reg_0_255_4_4_i_3/O
                         net (fo=2, routed)           0.304     0.038    rf/mem_reg_0_255_4_4_i_3_n_0
    SLICE_X37Y101        LUT6 (Prop_lut6_I1_O)        0.108     0.146 r  rf/mem_reg_0_255_4_4_i_1/O
                         net (fo=68, routed)          0.236     0.382    d_mem/mem_reg_3072_3327_4_4/D
    SLICE_X30Y102        RAMS64E                                      r  d_mem/mem_reg_3072_3327_4_4/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5936, routed)        0.915    -0.740    d_mem/mem_reg_3072_3327_4_4/WCLK
    SLICE_X30Y102        RAMS64E                                      r  d_mem/mem_reg_3072_3327_4_4/RAMS64E_C/CLK
                         clock pessimism              0.503    -0.237    
                         clock uncertainty            0.149    -0.087    
    SLICE_X30Y102        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.101     0.014    d_mem/mem_reg_3072_3327_4_4/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.368    





