<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › x86 › pci › ce4100.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>ce4100.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  GPL LICENSE SUMMARY</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright(c) 2010 Intel Corporation. All rights reserved.</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> *  it under the terms of version 2 of the GNU General Public License as</span>
<span class="cm"> *  published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is distributed in the hope that it will be useful, but</span>
<span class="cm"> *  WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU</span>
<span class="cm"> *  General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> *  You should have received a copy of the GNU General Public License</span>
<span class="cm"> *  along with this program; if not, write to the Free Software</span>
<span class="cm"> *  Foundation, Inc., 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.</span>
<span class="cm"> *  The full GNU General Public License is included in this distribution</span>
<span class="cm"> *  in the file called LICENSE.GPL.</span>
<span class="cm"> *</span>
<span class="cm"> *  Contact Information:</span>
<span class="cm"> *    Intel Corporation</span>
<span class="cm"> *    2200 Mission College Blvd.</span>
<span class="cm"> *    Santa Clara, CA  97052</span>
<span class="cm"> *</span>
<span class="cm"> * This provides access methods for PCI registers that mis-behave on</span>
<span class="cm"> * the CE4100. Each register can be assigned a private init, read and</span>
<span class="cm"> * write routine. The exception to this is the bridge device.  The</span>
<span class="cm"> * bridge device is the only device on bus zero (0) that requires any</span>
<span class="cm"> * fixup so it is a special case ATM</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>

<span class="cp">#include &lt;asm/ce4100.h&gt;</span>
<span class="cp">#include &lt;asm/pci_x86.h&gt;</span>

<span class="k">struct</span> <span class="n">sim_reg</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">value</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mask</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">sim_dev_reg</span> <span class="p">{</span>
	<span class="kt">int</span> <span class="n">dev_func</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">reg</span><span class="p">;</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">init</span><span class="p">)(</span><span class="k">struct</span> <span class="n">sim_dev_reg</span> <span class="o">*</span><span class="n">reg</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">read</span><span class="p">)(</span><span class="k">struct</span> <span class="n">sim_dev_reg</span> <span class="o">*</span><span class="n">reg</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">value</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">write</span><span class="p">)(</span><span class="k">struct</span> <span class="n">sim_dev_reg</span> <span class="o">*</span><span class="n">reg</span><span class="p">,</span> <span class="n">u32</span> <span class="n">value</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">sim_reg</span> <span class="n">sim_reg</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">sim_reg_op</span> <span class="p">{</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">init</span><span class="p">)(</span><span class="k">struct</span> <span class="n">sim_dev_reg</span> <span class="o">*</span><span class="n">reg</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">read</span><span class="p">)(</span><span class="k">struct</span> <span class="n">sim_dev_reg</span> <span class="o">*</span><span class="n">reg</span><span class="p">,</span> <span class="n">u32</span> <span class="n">value</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">write</span><span class="p">)(</span><span class="k">struct</span> <span class="n">sim_dev_reg</span> <span class="o">*</span><span class="n">reg</span><span class="p">,</span> <span class="n">u32</span> <span class="n">value</span><span class="p">);</span>
<span class="p">};</span>

<span class="cp">#define MB (1024 * 1024)</span>
<span class="cp">#define KB (1024)</span>
<span class="cp">#define SIZE_TO_MASK(size) (~(size - 1))</span>

<span class="cp">#define DEFINE_REG(device, func, offset, size, init_op, read_op, write_op)\</span>
<span class="cp">{ PCI_DEVFN(device, func), offset, init_op, read_op, write_op,\</span>
<span class="cp">	{0, SIZE_TO_MASK(size)} },</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">reg_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">sim_dev_reg</span> <span class="o">*</span><span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pci_direct_conf1</span><span class="p">.</span><span class="n">read</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">reg</span><span class="o">-&gt;</span><span class="n">dev_func</span><span class="p">,</span> <span class="n">reg</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span>
			      <span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">sim_reg</span><span class="p">.</span><span class="n">value</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">reg_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">sim_dev_reg</span> <span class="o">*</span><span class="n">reg</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pci_config_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="o">*</span><span class="n">value</span> <span class="o">=</span> <span class="n">reg</span><span class="o">-&gt;</span><span class="n">sim_reg</span><span class="p">.</span><span class="n">value</span><span class="p">;</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pci_config_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">reg_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">sim_dev_reg</span> <span class="o">*</span><span class="n">reg</span><span class="p">,</span> <span class="n">u32</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pci_config_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">reg</span><span class="o">-&gt;</span><span class="n">sim_reg</span><span class="p">.</span><span class="n">value</span> <span class="o">=</span> <span class="p">(</span><span class="n">value</span> <span class="o">&amp;</span> <span class="n">reg</span><span class="o">-&gt;</span><span class="n">sim_reg</span><span class="p">.</span><span class="n">mask</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">(</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">sim_reg</span><span class="p">.</span><span class="n">value</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">sim_reg</span><span class="p">.</span><span class="n">mask</span><span class="p">);</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pci_config_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sata_reg_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">sim_dev_reg</span> <span class="o">*</span><span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pci_direct_conf1</span><span class="p">.</span><span class="n">read</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">PCI_DEVFN</span><span class="p">(</span><span class="mi">14</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="mh">0x10</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span>
			      <span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">sim_reg</span><span class="p">.</span><span class="n">value</span><span class="p">);</span>
	<span class="n">reg</span><span class="o">-&gt;</span><span class="n">sim_reg</span><span class="p">.</span><span class="n">value</span> <span class="o">+=</span> <span class="mh">0x400</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ehci_reg_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">sim_dev_reg</span> <span class="o">*</span><span class="n">reg</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">reg_read</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="n">value</span> <span class="o">!=</span> <span class="n">reg</span><span class="o">-&gt;</span><span class="n">sim_reg</span><span class="p">.</span><span class="n">mask</span><span class="p">)</span>
		<span class="o">*</span><span class="n">value</span> <span class="o">|=</span> <span class="mh">0x100</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">sata_revid_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">sim_dev_reg</span> <span class="o">*</span><span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">reg</span><span class="o">-&gt;</span><span class="n">sim_reg</span><span class="p">.</span><span class="n">value</span> <span class="o">=</span> <span class="mh">0x01060100</span><span class="p">;</span>
	<span class="n">reg</span><span class="o">-&gt;</span><span class="n">sim_reg</span><span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sata_revid_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">sim_dev_reg</span> <span class="o">*</span><span class="n">reg</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">reg_read</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sim_dev_reg</span> <span class="n">bus1_fixups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">DEFINE_REG</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span> <span class="p">(</span><span class="mi">16</span><span class="o">*</span><span class="n">MB</span><span class="p">),</span> <span class="n">reg_init</span><span class="p">,</span> <span class="n">reg_read</span><span class="p">,</span> <span class="n">reg_write</span><span class="p">)</span>
	<span class="n">DEFINE_REG</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x14</span><span class="p">,</span> <span class="p">(</span><span class="mi">256</span><span class="p">),</span> <span class="n">reg_init</span><span class="p">,</span> <span class="n">reg_read</span><span class="p">,</span> <span class="n">reg_write</span><span class="p">)</span>
	<span class="n">DEFINE_REG</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span> <span class="p">(</span><span class="mi">64</span><span class="o">*</span><span class="n">KB</span><span class="p">),</span> <span class="n">reg_init</span><span class="p">,</span> <span class="n">reg_read</span><span class="p">,</span> <span class="n">reg_write</span><span class="p">)</span>
	<span class="n">DEFINE_REG</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span> <span class="p">(</span><span class="mi">64</span><span class="o">*</span><span class="n">KB</span><span class="p">),</span> <span class="n">reg_init</span><span class="p">,</span> <span class="n">reg_read</span><span class="p">,</span> <span class="n">reg_write</span><span class="p">)</span>
	<span class="n">DEFINE_REG</span><span class="p">(</span><span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span> <span class="p">(</span><span class="mi">128</span><span class="o">*</span><span class="n">KB</span><span class="p">),</span> <span class="n">reg_init</span><span class="p">,</span> <span class="n">reg_read</span><span class="p">,</span> <span class="n">reg_write</span><span class="p">)</span>
	<span class="n">DEFINE_REG</span><span class="p">(</span><span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span> <span class="p">(</span><span class="mi">128</span><span class="o">*</span><span class="n">KB</span><span class="p">),</span> <span class="n">reg_init</span><span class="p">,</span> <span class="n">reg_read</span><span class="p">,</span> <span class="n">reg_write</span><span class="p">)</span>
	<span class="n">DEFINE_REG</span><span class="p">(</span><span class="mi">6</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span> <span class="p">(</span><span class="mi">512</span><span class="o">*</span><span class="n">KB</span><span class="p">),</span> <span class="n">reg_init</span><span class="p">,</span> <span class="n">reg_read</span><span class="p">,</span> <span class="n">reg_write</span><span class="p">)</span>
	<span class="n">DEFINE_REG</span><span class="p">(</span><span class="mi">6</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span> <span class="p">(</span><span class="mi">512</span><span class="o">*</span><span class="n">KB</span><span class="p">),</span> <span class="n">reg_init</span><span class="p">,</span> <span class="n">reg_read</span><span class="p">,</span> <span class="n">reg_write</span><span class="p">)</span>
	<span class="n">DEFINE_REG</span><span class="p">(</span><span class="mi">6</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span> <span class="p">(</span><span class="mi">64</span><span class="o">*</span><span class="n">KB</span><span class="p">),</span> <span class="n">reg_init</span><span class="p">,</span> <span class="n">reg_read</span><span class="p">,</span> <span class="n">reg_write</span><span class="p">)</span>
	<span class="n">DEFINE_REG</span><span class="p">(</span><span class="mi">8</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span> <span class="p">(</span><span class="mi">1</span><span class="o">*</span><span class="n">MB</span><span class="p">),</span> <span class="n">reg_init</span><span class="p">,</span> <span class="n">reg_read</span><span class="p">,</span> <span class="n">reg_write</span><span class="p">)</span>
	<span class="n">DEFINE_REG</span><span class="p">(</span><span class="mi">8</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span> <span class="p">(</span><span class="mi">64</span><span class="o">*</span><span class="n">KB</span><span class="p">),</span> <span class="n">reg_init</span><span class="p">,</span> <span class="n">reg_read</span><span class="p">,</span> <span class="n">reg_write</span><span class="p">)</span>
	<span class="n">DEFINE_REG</span><span class="p">(</span><span class="mi">8</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span> <span class="p">(</span><span class="mi">64</span><span class="o">*</span><span class="n">KB</span><span class="p">),</span> <span class="n">reg_init</span><span class="p">,</span> <span class="n">reg_read</span><span class="p">,</span> <span class="n">reg_write</span><span class="p">)</span>
	<span class="n">DEFINE_REG</span><span class="p">(</span><span class="mi">9</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x10</span> <span class="p">,</span> <span class="p">(</span><span class="mi">1</span><span class="o">*</span><span class="n">MB</span><span class="p">),</span> <span class="n">reg_init</span><span class="p">,</span> <span class="n">reg_read</span><span class="p">,</span> <span class="n">reg_write</span><span class="p">)</span>
	<span class="n">DEFINE_REG</span><span class="p">(</span><span class="mi">9</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x14</span><span class="p">,</span> <span class="p">(</span><span class="mi">64</span><span class="o">*</span><span class="n">KB</span><span class="p">),</span> <span class="n">reg_init</span><span class="p">,</span> <span class="n">reg_read</span><span class="p">,</span> <span class="n">reg_write</span><span class="p">)</span>
	<span class="n">DEFINE_REG</span><span class="p">(</span><span class="mi">10</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span> <span class="p">(</span><span class="mi">256</span><span class="p">),</span> <span class="n">reg_init</span><span class="p">,</span> <span class="n">reg_read</span><span class="p">,</span> <span class="n">reg_write</span><span class="p">)</span>
	<span class="n">DEFINE_REG</span><span class="p">(</span><span class="mi">10</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x14</span><span class="p">,</span> <span class="p">(</span><span class="mi">256</span><span class="o">*</span><span class="n">MB</span><span class="p">),</span> <span class="n">reg_init</span><span class="p">,</span> <span class="n">reg_read</span><span class="p">,</span> <span class="n">reg_write</span><span class="p">)</span>
	<span class="n">DEFINE_REG</span><span class="p">(</span><span class="mi">11</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span> <span class="p">(</span><span class="mi">256</span><span class="p">),</span> <span class="n">reg_init</span><span class="p">,</span> <span class="n">reg_read</span><span class="p">,</span> <span class="n">reg_write</span><span class="p">)</span>
	<span class="n">DEFINE_REG</span><span class="p">(</span><span class="mi">11</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x14</span><span class="p">,</span> <span class="p">(</span><span class="mi">256</span><span class="p">),</span> <span class="n">reg_init</span><span class="p">,</span> <span class="n">reg_read</span><span class="p">,</span> <span class="n">reg_write</span><span class="p">)</span>
	<span class="n">DEFINE_REG</span><span class="p">(</span><span class="mi">11</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span> <span class="p">(</span><span class="mi">256</span><span class="p">),</span> <span class="n">reg_init</span><span class="p">,</span> <span class="n">reg_read</span><span class="p">,</span> <span class="n">reg_write</span><span class="p">)</span>
	<span class="n">DEFINE_REG</span><span class="p">(</span><span class="mi">11</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span> <span class="p">(</span><span class="mi">256</span><span class="p">),</span> <span class="n">reg_init</span><span class="p">,</span> <span class="n">reg_read</span><span class="p">,</span> <span class="n">reg_write</span><span class="p">)</span>
	<span class="n">DEFINE_REG</span><span class="p">(</span><span class="mi">11</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x14</span><span class="p">,</span> <span class="p">(</span><span class="mi">256</span><span class="p">),</span> <span class="n">reg_init</span><span class="p">,</span> <span class="n">reg_read</span><span class="p">,</span> <span class="n">reg_write</span><span class="p">)</span>
	<span class="n">DEFINE_REG</span><span class="p">(</span><span class="mi">11</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x18</span><span class="p">,</span> <span class="p">(</span><span class="mi">256</span><span class="p">),</span> <span class="n">reg_init</span><span class="p">,</span> <span class="n">reg_read</span><span class="p">,</span> <span class="n">reg_write</span><span class="p">)</span>
	<span class="n">DEFINE_REG</span><span class="p">(</span><span class="mi">11</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span> <span class="p">(</span><span class="mi">256</span><span class="p">),</span> <span class="n">reg_init</span><span class="p">,</span> <span class="n">reg_read</span><span class="p">,</span> <span class="n">reg_write</span><span class="p">)</span>
	<span class="n">DEFINE_REG</span><span class="p">(</span><span class="mi">11</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x14</span><span class="p">,</span> <span class="p">(</span><span class="mi">256</span><span class="p">),</span> <span class="n">reg_init</span><span class="p">,</span> <span class="n">reg_read</span><span class="p">,</span> <span class="n">reg_write</span><span class="p">)</span>
	<span class="n">DEFINE_REG</span><span class="p">(</span><span class="mi">11</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span> <span class="p">(</span><span class="mi">256</span><span class="p">),</span> <span class="n">reg_init</span><span class="p">,</span> <span class="n">reg_read</span><span class="p">,</span> <span class="n">reg_write</span><span class="p">)</span>
	<span class="n">DEFINE_REG</span><span class="p">(</span><span class="mi">11</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span> <span class="p">(</span><span class="mi">64</span><span class="o">*</span><span class="n">KB</span><span class="p">),</span> <span class="n">reg_init</span><span class="p">,</span> <span class="n">reg_read</span><span class="p">,</span> <span class="n">reg_write</span><span class="p">)</span>
	<span class="n">DEFINE_REG</span><span class="p">(</span><span class="mi">11</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span> <span class="p">(</span><span class="mi">256</span><span class="p">),</span> <span class="n">reg_init</span><span class="p">,</span> <span class="n">reg_read</span><span class="p">,</span> <span class="n">reg_write</span><span class="p">)</span>
	<span class="n">DEFINE_REG</span><span class="p">(</span><span class="mi">11</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span> <span class="p">(</span><span class="mi">64</span><span class="o">*</span><span class="n">KB</span><span class="p">),</span> <span class="n">reg_init</span><span class="p">,</span> <span class="n">reg_read</span><span class="p">,</span> <span class="n">reg_write</span><span class="p">)</span>
	<span class="n">DEFINE_REG</span><span class="p">(</span><span class="mi">12</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span> <span class="p">(</span><span class="mi">128</span><span class="o">*</span><span class="n">KB</span><span class="p">),</span> <span class="n">reg_init</span><span class="p">,</span> <span class="n">reg_read</span><span class="p">,</span> <span class="n">reg_write</span><span class="p">)</span>
	<span class="n">DEFINE_REG</span><span class="p">(</span><span class="mi">12</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x14</span><span class="p">,</span> <span class="p">(</span><span class="mi">256</span><span class="p">),</span> <span class="n">reg_init</span><span class="p">,</span> <span class="n">reg_read</span><span class="p">,</span> <span class="n">reg_write</span><span class="p">)</span>
	<span class="n">DEFINE_REG</span><span class="p">(</span><span class="mi">12</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span> <span class="p">(</span><span class="mi">1024</span><span class="p">),</span> <span class="n">reg_init</span><span class="p">,</span> <span class="n">reg_read</span><span class="p">,</span> <span class="n">reg_write</span><span class="p">)</span>
	<span class="n">DEFINE_REG</span><span class="p">(</span><span class="mi">13</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span> <span class="p">(</span><span class="mi">32</span><span class="o">*</span><span class="n">KB</span><span class="p">),</span> <span class="n">reg_init</span><span class="p">,</span> <span class="n">ehci_reg_read</span><span class="p">,</span> <span class="n">reg_write</span><span class="p">)</span>
	<span class="n">DEFINE_REG</span><span class="p">(</span><span class="mi">13</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span> <span class="p">(</span><span class="mi">32</span><span class="o">*</span><span class="n">KB</span><span class="p">),</span> <span class="n">reg_init</span><span class="p">,</span> <span class="n">ehci_reg_read</span><span class="p">,</span> <span class="n">reg_write</span><span class="p">)</span>
	<span class="n">DEFINE_REG</span><span class="p">(</span><span class="mi">14</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x8</span><span class="p">,</span>  <span class="mi">0</span><span class="p">,</span> <span class="n">sata_revid_init</span><span class="p">,</span> <span class="n">sata_revid_read</span><span class="p">,</span> <span class="mi">0</span><span class="p">)</span>
	<span class="n">DEFINE_REG</span><span class="p">(</span><span class="mi">14</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">reg_init</span><span class="p">,</span> <span class="n">reg_read</span><span class="p">,</span> <span class="n">reg_write</span><span class="p">)</span>
	<span class="n">DEFINE_REG</span><span class="p">(</span><span class="mi">14</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x14</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">reg_init</span><span class="p">,</span> <span class="n">reg_read</span><span class="p">,</span> <span class="n">reg_write</span><span class="p">)</span>
	<span class="n">DEFINE_REG</span><span class="p">(</span><span class="mi">14</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x18</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">reg_init</span><span class="p">,</span> <span class="n">reg_read</span><span class="p">,</span> <span class="n">reg_write</span><span class="p">)</span>
	<span class="n">DEFINE_REG</span><span class="p">(</span><span class="mi">14</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x1C</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">reg_init</span><span class="p">,</span> <span class="n">reg_read</span><span class="p">,</span> <span class="n">reg_write</span><span class="p">)</span>
	<span class="n">DEFINE_REG</span><span class="p">(</span><span class="mi">14</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x20</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">reg_init</span><span class="p">,</span> <span class="n">reg_read</span><span class="p">,</span> <span class="n">reg_write</span><span class="p">)</span>
	<span class="n">DEFINE_REG</span><span class="p">(</span><span class="mi">14</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x24</span><span class="p">,</span> <span class="p">(</span><span class="mh">0x200</span><span class="p">),</span> <span class="n">sata_reg_init</span><span class="p">,</span> <span class="n">reg_read</span><span class="p">,</span> <span class="n">reg_write</span><span class="p">)</span>
	<span class="n">DEFINE_REG</span><span class="p">(</span><span class="mi">15</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span> <span class="p">(</span><span class="mi">64</span><span class="o">*</span><span class="n">KB</span><span class="p">),</span> <span class="n">reg_init</span><span class="p">,</span> <span class="n">reg_read</span><span class="p">,</span> <span class="n">reg_write</span><span class="p">)</span>
	<span class="n">DEFINE_REG</span><span class="p">(</span><span class="mi">15</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x14</span><span class="p">,</span> <span class="p">(</span><span class="mi">64</span><span class="o">*</span><span class="n">KB</span><span class="p">),</span> <span class="n">reg_init</span><span class="p">,</span> <span class="n">reg_read</span><span class="p">,</span> <span class="n">reg_write</span><span class="p">)</span>
	<span class="n">DEFINE_REG</span><span class="p">(</span><span class="mi">16</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span> <span class="p">(</span><span class="mi">64</span><span class="o">*</span><span class="n">KB</span><span class="p">),</span> <span class="n">reg_init</span><span class="p">,</span> <span class="n">reg_read</span><span class="p">,</span> <span class="n">reg_write</span><span class="p">)</span>
	<span class="n">DEFINE_REG</span><span class="p">(</span><span class="mi">16</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x14</span><span class="p">,</span> <span class="p">(</span><span class="mi">64</span><span class="o">*</span><span class="n">MB</span><span class="p">),</span> <span class="n">reg_init</span><span class="p">,</span> <span class="n">reg_read</span><span class="p">,</span> <span class="n">reg_write</span><span class="p">)</span>
	<span class="n">DEFINE_REG</span><span class="p">(</span><span class="mi">16</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x18</span><span class="p">,</span> <span class="p">(</span><span class="mi">64</span><span class="o">*</span><span class="n">MB</span><span class="p">),</span> <span class="n">reg_init</span><span class="p">,</span> <span class="n">reg_read</span><span class="p">,</span> <span class="n">reg_write</span><span class="p">)</span>
	<span class="n">DEFINE_REG</span><span class="p">(</span><span class="mi">17</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span> <span class="p">(</span><span class="mi">128</span><span class="o">*</span><span class="n">KB</span><span class="p">),</span> <span class="n">reg_init</span><span class="p">,</span> <span class="n">reg_read</span><span class="p">,</span> <span class="n">reg_write</span><span class="p">)</span>
	<span class="n">DEFINE_REG</span><span class="p">(</span><span class="mi">18</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span> <span class="p">(</span><span class="mi">1</span><span class="o">*</span><span class="n">KB</span><span class="p">),</span> <span class="n">reg_init</span><span class="p">,</span> <span class="n">reg_read</span><span class="p">,</span> <span class="n">reg_write</span><span class="p">)</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">init_sim_regs</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">bus1_fixups</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">bus1_fixups</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">init</span><span class="p">)</span>
			<span class="n">bus1_fixups</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bus1_fixups</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">extract_bytes</span><span class="p">(</span><span class="n">u32</span> <span class="o">*</span><span class="n">value</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">int</span> <span class="n">len</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">mask</span><span class="p">;</span>

	<span class="o">*</span><span class="n">value</span> <span class="o">&gt;&gt;=</span> <span class="p">((</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">*</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">mask</span> <span class="o">=</span> <span class="mh">0xFFFFFFFF</span> <span class="o">&gt;&gt;</span> <span class="p">((</span><span class="mi">4</span> <span class="o">-</span> <span class="n">len</span><span class="p">)</span> <span class="o">*</span> <span class="mi">8</span><span class="p">);</span>
	<span class="o">*</span><span class="n">value</span> <span class="o">&amp;=</span> <span class="n">mask</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">bridge_read</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">devfn</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">int</span> <span class="n">len</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">av_bridge_base</span><span class="p">,</span> <span class="n">av_bridge_limit</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">retval</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">reg</span><span class="p">)</span> <span class="p">{</span>
	<span class="cm">/* Make BARs appear to not request any memory. */</span>
	<span class="k">case</span> <span class="n">PCI_BASE_ADDRESS_0</span>:
	<span class="k">case</span> <span class="n">PCI_BASE_ADDRESS_0</span> <span class="o">+</span> <span class="mi">1</span>:
	<span class="k">case</span> <span class="n">PCI_BASE_ADDRESS_0</span> <span class="o">+</span> <span class="mi">2</span>:
	<span class="k">case</span> <span class="n">PCI_BASE_ADDRESS_0</span> <span class="o">+</span> <span class="mi">3</span>:
		<span class="o">*</span><span class="n">value</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

		<span class="cm">/* Since subordinate bus number register is hardwired</span>
<span class="cm">		 * to zero and read only, so do the simulation.</span>
<span class="cm">		 */</span>
	<span class="k">case</span> <span class="n">PCI_PRIMARY_BUS</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">len</span> <span class="o">==</span> <span class="mi">4</span><span class="p">)</span>
			<span class="o">*</span><span class="n">value</span> <span class="o">=</span> <span class="mh">0x00010100</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">PCI_SUBORDINATE_BUS</span>:
		<span class="o">*</span><span class="n">value</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">PCI_MEMORY_BASE</span>:
	<span class="k">case</span> <span class="n">PCI_MEMORY_LIMIT</span>:
		<span class="cm">/* Get the A/V bridge base address. */</span>
		<span class="n">pci_direct_conf1</span><span class="p">.</span><span class="n">read</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">devfn</span><span class="p">,</span>
				<span class="n">PCI_BASE_ADDRESS_0</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">av_bridge_base</span><span class="p">);</span>

		<span class="n">av_bridge_limit</span> <span class="o">=</span> <span class="n">av_bridge_base</span> <span class="o">+</span> <span class="p">(</span><span class="mi">512</span><span class="o">*</span><span class="n">MB</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">av_bridge_limit</span> <span class="o">&gt;&gt;=</span> <span class="mi">16</span><span class="p">;</span>
		<span class="n">av_bridge_limit</span> <span class="o">&amp;=</span> <span class="mh">0xFFF0</span><span class="p">;</span>

		<span class="n">av_bridge_base</span> <span class="o">&gt;&gt;=</span> <span class="mi">16</span><span class="p">;</span>
		<span class="n">av_bridge_base</span> <span class="o">&amp;=</span> <span class="mh">0xFFF0</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">reg</span> <span class="o">==</span> <span class="n">PCI_MEMORY_LIMIT</span><span class="p">)</span>
			<span class="o">*</span><span class="n">value</span> <span class="o">=</span> <span class="n">av_bridge_limit</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">len</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span>
			<span class="o">*</span><span class="n">value</span> <span class="o">=</span> <span class="n">av_bridge_base</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="o">*</span><span class="n">value</span> <span class="o">=</span> <span class="p">(</span><span class="n">av_bridge_limit</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="n">av_bridge_base</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
		<span class="cm">/* Make prefetchable memory limit smaller than prefetchable</span>
<span class="cm">		 * memory base, so not claim prefetchable memory space.</span>
<span class="cm">		 */</span>
	<span class="k">case</span> <span class="n">PCI_PREF_MEMORY_BASE</span>:
		<span class="o">*</span><span class="n">value</span> <span class="o">=</span> <span class="mh">0xFFF0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_PREF_MEMORY_LIMIT</span>:
		<span class="o">*</span><span class="n">value</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
		<span class="cm">/* Make IO limit smaller than IO base, so not claim IO space. */</span>
	<span class="k">case</span> <span class="n">PCI_IO_BASE</span>:
		<span class="o">*</span><span class="n">value</span> <span class="o">=</span> <span class="mh">0xF0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_IO_LIMIT</span>:
		<span class="o">*</span><span class="n">value</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">retval</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ce4100_conf_read</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">seg</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bus</span><span class="p">,</span>
			    <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">devfn</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">int</span> <span class="n">len</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">WARN_ON</span><span class="p">(</span><span class="n">seg</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">bus</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">bus1_fixups</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">bus1_fixups</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">dev_func</span> <span class="o">==</span> <span class="n">devfn</span> <span class="o">&amp;&amp;</span>
			    <span class="n">bus1_fixups</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">reg</span> <span class="o">==</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mi">3</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
			    <span class="n">bus1_fixups</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">read</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">bus1_fixups</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">read</span><span class="p">(</span><span class="o">&amp;</span><span class="p">(</span><span class="n">bus1_fixups</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span>
						    <span class="n">value</span><span class="p">);</span>
				<span class="n">extract_bytes</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">len</span><span class="p">);</span>
				<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">bus</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">PCI_DEVFN</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">)</span> <span class="o">==</span> <span class="n">devfn</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="o">!</span><span class="n">bridge_read</span><span class="p">(</span><span class="n">devfn</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">len</span><span class="p">,</span> <span class="n">value</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">pci_direct_conf1</span><span class="p">.</span><span class="n">read</span><span class="p">(</span><span class="n">seg</span><span class="p">,</span> <span class="n">bus</span><span class="p">,</span> <span class="n">devfn</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">len</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ce4100_conf_write</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">seg</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bus</span><span class="p">,</span>
			     <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">devfn</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">int</span> <span class="n">len</span><span class="p">,</span> <span class="n">u32</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">WARN_ON</span><span class="p">(</span><span class="n">seg</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">bus</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">bus1_fixups</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">bus1_fixups</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">dev_func</span> <span class="o">==</span> <span class="n">devfn</span> <span class="o">&amp;&amp;</span>
			    <span class="n">bus1_fixups</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">reg</span> <span class="o">==</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mi">3</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
			    <span class="n">bus1_fixups</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">write</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">bus1_fixups</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">write</span><span class="p">(</span><span class="o">&amp;</span><span class="p">(</span><span class="n">bus1_fixups</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span>
						     <span class="n">value</span><span class="p">);</span>
				<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* Discard writes to A/V bridge BAR. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">bus</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">PCI_DEVFN</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">)</span> <span class="o">==</span> <span class="n">devfn</span> <span class="o">&amp;&amp;</span>
	    <span class="p">((</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mi">3</span><span class="p">)</span> <span class="o">==</span> <span class="n">PCI_BASE_ADDRESS_0</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">pci_direct_conf1</span><span class="p">.</span><span class="n">write</span><span class="p">(</span><span class="n">seg</span><span class="p">,</span> <span class="n">bus</span><span class="p">,</span> <span class="n">devfn</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">len</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_raw_ops</span> <span class="n">ce4100_pci_conf</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">read</span> <span class="o">=</span>	<span class="n">ce4100_conf_read</span><span class="p">,</span>
	<span class="p">.</span><span class="n">write</span> <span class="o">=</span> <span class="n">ce4100_conf_write</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="nf">ce4100_pci_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">init_sim_regs</span><span class="p">();</span>
	<span class="n">raw_pci_ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ce4100_pci_conf</span><span class="p">;</span>
	<span class="cm">/* Indicate caller that it should invoke pci_legacy_init() */</span>
	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
