# ğŸ” ALU Verification Project

![Verification](https://img.shields.io/badge/Verification-Cocotb%20%7C%20SystemVerilog-blue)  
![HDL](https://img.shields.io/badge/HDL-Verilog-orange)  
![Simulator](https://img.shields.io/badge/Simulator-QuestaSim%20%7C%20Xcelium-green)

---

## ğŸ“‹ Table of Contents

- [ğŸ¯ Design Specifications](#ğŸ¯-design-specifications)  
- [ğŸ”§ Operations](#ğŸ”§-operations)  
- [ğŸ—ï¸ Testbench Architectures](#ğŸ—ï¸-testbench-architectures)  
- [ğŸ§ª Test Cases](#ğŸ§ª-test-cases)  
- [ğŸ› ï¸ Tools Used](#ğŸ› ï¸-tools-used)  
- [ğŸš€ Getting Started](#ğŸš€-getting-started)  
- [ğŸ“Š Verification Metrics](#ğŸ“Š-verification-metrics)  
- [ğŸ§© Future Work](#ğŸ§©-future-work)  
- [ğŸ‘¤ Author](#ğŸ‘¤-author)  
- [ğŸ“„ License](#ğŸ“„-license)  

---

## ğŸ¯ Design Specifications

| Signal   | Description              | Width |
|----------|--------------------------|:-----:|
| `clk`    | Input clock signal       | 1-bit |
| `reset`  | Asynchronous reset       | 1-bit |
| `Opcode` | Operation selector       | 2-bit |
| `A`      | Input A (2â€™s complement) | 4-bit |
| `B`      | Input B (2â€™s complement) | 4-bit |
| `C`      | Output (2â€™s complement)  | 5-bit |

---

## ğŸ”§ Operations

| Opcode | Operation     | Description                |
|:------:|---------------|----------------------------|
| `00`   | Add           | A + B                      |
| `01`   | Subtract      | A â€“ B                      |
| `10`   | Bitwise NOT   | ~A                         |
| `11`   | Reduction OR  | OR all bits of B (`|B`)    |

---

## ğŸ—ï¸ Testbench Architectures

### â¤ SystemVerilog Classâ€‘Based

```mermaid
flowchart TB
    Test --> Env
    Env --> Scoreboard
    Env --> Generator --> Driver --> Interface --> DUT
    DUT --> Interface --> Monitor --> Scoreboard
```

### â¤ Cocotb (Pythonâ€‘Based)

```mermaid
flowchart LR
    Python["Test Generator (Python)"] --> GPI
    GPI --> Simulator["Verilog DUT"]
    Simulator --> GPI
    GPI --> Check["Self-Checking & Reporting"]
```

- Python routines drive and monitor the HDL DUT  
- Implements reset checks, boundary-value tests, and functional scenarios  
- Generates logs and results automatically  


## ğŸ§ª Test Cases

### ğŸ” Reset Tests

- âœ… Assert reset â†’ expect `C = 0`  
- âœ… Release reset â†’ expect normal operation  

### â• Arithmetic Tests

| Test Case            | A   | B   | Opcode | Expected |
|----------------------|:---:|:---:|:------:|:--------:|
| MAXNEG + MAXNEG      | -8  | -8  | `00`   | -16Â (overflow) |
| MAXPOS + MAXNEG      | +7  | -8  | `00`   | -1         |
| Zero Subtraction     | 0   | 0   | `01`   | 0          |

### ğŸ§  Logical Tests

- âœ… Bitwise NOT at boundaries (`-8`, `+7`, `0`)  
- âœ… Reduction OR with all zeros and mixed bits  

---

## ğŸ› ï¸ Tools Used

- **Simulators:** QuestaSim, Xcelium  
- **Frameworks:** Cocotb (Python), SystemVerilog (UVMâ€‘like)  
- **Editors:** VSÂ Code, EDAÂ Playground  

---

## ğŸš€ Getting Started

### â–¶ï¸ Cocotb Flow

```bash
pip install cocotb
make SIM=questa
```

### â–¶ï¸ SystemVerilog Flow

```bash
vsim -do "run -all" tb_alu
```

---

## ğŸ“Š Verification Metrics

- âœ… Error counter: 0  
- âœ… Correct operations: all passed  
- âœ… Boundary coverage: **100%**  

---

## ğŸ§© Future Work

- âš™ï¸ Add **functional coverage** to ensure opcode-input combinations are fully exercised  
- ğŸ“Œ Integrate **SystemVerilog assertions** for protocol and cornerâ€‘case checks  
- ğŸ“ˆ Enhance automation in scoreboard checks and reporting  

---

## ğŸ‘¤ Author

**Khaled Ahmed Hamed**  
- ğŸ’¼ [LinkedIn](https://www.linkedin.com/in/eng-khaled-ahmed-hamed)  
- ğŸ“§ khalid1422003123@gmail.com  

---

## ğŸ“„ License

This project is licensed under **Analog Devices Inc.** Summer 2025' Digital IC Design Internship
