|synthi_top
CLOCK_50 => infrastructure:infrastructure_1.CLOCK_50
KEY[0] => infrastructure:infrastructure_1.KEY[0]
KEY[1] => infrastructure:infrastructure_1.KEY[1]
KEY[2] => infrastructure:infrastructure_1.KEY[2]
KEY[3] => infrastructure:infrastructure_1.KEY[3]
SW[0] => infrastructure:infrastructure_1.SW[0]
SW[1] => infrastructure:infrastructure_1.SW[1]
SW[2] => infrastructure:infrastructure_1.SW[2]
SW[3] => infrastructure:infrastructure_1.SW[3]
SW[4] => infrastructure:infrastructure_1.SW[4]
SW[5] => infrastructure:infrastructure_1.SW[5]
SW[6] => infrastructure:infrastructure_1.SW[6]
SW[7] => infrastructure:infrastructure_1.SW[7]
SW[8] => infrastructure:infrastructure_1.SW[8]
SW[9] => infrastructure:infrastructure_1.SW[9]
SW[10] => infrastructure:infrastructure_1.SW[10]
SW[11] => infrastructure:infrastructure_1.SW[11]
SW[12] => infrastructure:infrastructure_1.SW[12]
SW[13] => infrastructure:infrastructure_1.SW[13]
SW[14] => infrastructure:infrastructure_1.SW[14]
SW[15] => infrastructure:infrastructure_1.SW[15]
SW[16] => infrastructure:infrastructure_1.SW[16]
SW[17] => infrastructure:infrastructure_1.SW[17]
GPIO_26 => infrastructure:infrastructure_1.GPIO_26
AUD_XCK <= infrastructure:infrastructure_1.clk_12m_o
AUD_DACDAT <= i2s_master:i2s_master_1.dacdat_s_o
AUD_BCLK <= i2s_master:i2s_master_1.bclk_o
AUD_DACLRCK <= i2s_master:i2s_master_1.ws_o
AUD_ADCLRCK <= i2s_master:i2s_master_1.ws_o
AUD_ADCDAT => i2s_master:i2s_master_1.adcdat_s_i
I2C_SCLK <= i2c_master:i2c_master_1.scl_o
I2C_SDAT <> i2c_master:i2c_master_1.sda_io


|synthi_top|infrastructure:infrastructure_1
CLOCK_50 => modulo_divider:modulo_divider_1.clk_i
GPIO_26 => synchronize:synchronize_3.signal_i[0]
KEY[0] => synchronize:synchronize_1.signal_i[0]
KEY[1] => synchronize:synchronize_1.signal_i[1]
KEY[2] => synchronize:synchronize_1.signal_i[2]
KEY[3] => synchronize:synchronize_1.signal_i[3]
SW[0] => synchronize:synchronize_2.signal_i[0]
SW[1] => synchronize:synchronize_2.signal_i[1]
SW[2] => synchronize:synchronize_2.signal_i[2]
SW[3] => synchronize:synchronize_2.signal_i[3]
SW[4] => synchronize:synchronize_2.signal_i[4]
SW[5] => synchronize:synchronize_2.signal_i[5]
SW[6] => synchronize:synchronize_2.signal_i[6]
SW[7] => synchronize:synchronize_2.signal_i[7]
SW[8] => synchronize:synchronize_2.signal_i[8]
SW[9] => synchronize:synchronize_2.signal_i[9]
SW[10] => synchronize:synchronize_2.signal_i[10]
SW[11] => synchronize:synchronize_2.signal_i[11]
SW[12] => synchronize:synchronize_2.signal_i[12]
SW[13] => synchronize:synchronize_2.signal_i[13]
SW[14] => synchronize:synchronize_2.signal_i[14]
SW[15] => synchronize:synchronize_2.signal_i[15]
SW[16] => synchronize:synchronize_2.signal_i[16]
SW[17] => synchronize:synchronize_2.signal_i[17]
key_sync_o[0] <= synchronize:synchronize_1.signal_o[0]
key_sync_o[1] <= synchronize:synchronize_1.signal_o[1]
key_sync_o[2] <= synchronize:synchronize_1.signal_o[2]
key_sync_o[3] <= synchronize:synchronize_1.signal_o[3]
sw_sync_o[0] <= synchronize:synchronize_2.signal_o[0]
sw_sync_o[1] <= synchronize:synchronize_2.signal_o[1]
sw_sync_o[2] <= synchronize:synchronize_2.signal_o[2]
sw_sync_o[3] <= synchronize:synchronize_2.signal_o[3]
sw_sync_o[4] <= synchronize:synchronize_2.signal_o[4]
sw_sync_o[5] <= synchronize:synchronize_2.signal_o[5]
sw_sync_o[6] <= synchronize:synchronize_2.signal_o[6]
sw_sync_o[7] <= synchronize:synchronize_2.signal_o[7]
sw_sync_o[8] <= synchronize:synchronize_2.signal_o[8]
sw_sync_o[9] <= synchronize:synchronize_2.signal_o[9]
sw_sync_o[10] <= synchronize:synchronize_2.signal_o[10]
sw_sync_o[11] <= synchronize:synchronize_2.signal_o[11]
sw_sync_o[12] <= synchronize:synchronize_2.signal_o[12]
sw_sync_o[13] <= synchronize:synchronize_2.signal_o[13]
sw_sync_o[14] <= synchronize:synchronize_2.signal_o[14]
sw_sync_o[15] <= synchronize:synchronize_2.signal_o[15]
sw_sync_o[16] <= synchronize:synchronize_2.signal_o[16]
sw_sync_o[17] <= synchronize:synchronize_2.signal_o[17]
gpio_26_sync_o <= synchronize:synchronize_3.signal_o[0]
clk_12m_o <= modulo_divider:modulo_divider_1.clk_12m_o
reset_n_o <= synchronize:synchronize_1.signal_o[0]


|synthi_top|infrastructure:infrastructure_1|synchronize:synchronize_1
signal_i[0] => tmp_signal[0].DATAIN
signal_i[1] => tmp_signal[1].DATAIN
signal_i[2] => tmp_signal[2].DATAIN
signal_i[3] => tmp_signal[3].DATAIN
clk_i => signal_o[0]~reg0.CLK
clk_i => signal_o[1]~reg0.CLK
clk_i => signal_o[2]~reg0.CLK
clk_i => signal_o[3]~reg0.CLK
clk_i => tmp_signal[0].CLK
clk_i => tmp_signal[1].CLK
clk_i => tmp_signal[2].CLK
clk_i => tmp_signal[3].CLK
signal_o[0] <= signal_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signal_o[1] <= signal_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signal_o[2] <= signal_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signal_o[3] <= signal_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|synthi_top|infrastructure:infrastructure_1|synchronize:synchronize_2
signal_i[0] => tmp_signal[0].DATAIN
signal_i[1] => tmp_signal[1].DATAIN
signal_i[2] => tmp_signal[2].DATAIN
signal_i[3] => tmp_signal[3].DATAIN
signal_i[4] => tmp_signal[4].DATAIN
signal_i[5] => tmp_signal[5].DATAIN
signal_i[6] => tmp_signal[6].DATAIN
signal_i[7] => tmp_signal[7].DATAIN
signal_i[8] => tmp_signal[8].DATAIN
signal_i[9] => tmp_signal[9].DATAIN
signal_i[10] => tmp_signal[10].DATAIN
signal_i[11] => tmp_signal[11].DATAIN
signal_i[12] => tmp_signal[12].DATAIN
signal_i[13] => tmp_signal[13].DATAIN
signal_i[14] => tmp_signal[14].DATAIN
signal_i[15] => tmp_signal[15].DATAIN
signal_i[16] => tmp_signal[16].DATAIN
signal_i[17] => tmp_signal[17].DATAIN
clk_i => signal_o[0]~reg0.CLK
clk_i => signal_o[1]~reg0.CLK
clk_i => signal_o[2]~reg0.CLK
clk_i => signal_o[3]~reg0.CLK
clk_i => signal_o[4]~reg0.CLK
clk_i => signal_o[5]~reg0.CLK
clk_i => signal_o[6]~reg0.CLK
clk_i => signal_o[7]~reg0.CLK
clk_i => signal_o[8]~reg0.CLK
clk_i => signal_o[9]~reg0.CLK
clk_i => signal_o[10]~reg0.CLK
clk_i => signal_o[11]~reg0.CLK
clk_i => signal_o[12]~reg0.CLK
clk_i => signal_o[13]~reg0.CLK
clk_i => signal_o[14]~reg0.CLK
clk_i => signal_o[15]~reg0.CLK
clk_i => signal_o[16]~reg0.CLK
clk_i => signal_o[17]~reg0.CLK
clk_i => tmp_signal[0].CLK
clk_i => tmp_signal[1].CLK
clk_i => tmp_signal[2].CLK
clk_i => tmp_signal[3].CLK
clk_i => tmp_signal[4].CLK
clk_i => tmp_signal[5].CLK
clk_i => tmp_signal[6].CLK
clk_i => tmp_signal[7].CLK
clk_i => tmp_signal[8].CLK
clk_i => tmp_signal[9].CLK
clk_i => tmp_signal[10].CLK
clk_i => tmp_signal[11].CLK
clk_i => tmp_signal[12].CLK
clk_i => tmp_signal[13].CLK
clk_i => tmp_signal[14].CLK
clk_i => tmp_signal[15].CLK
clk_i => tmp_signal[16].CLK
clk_i => tmp_signal[17].CLK
signal_o[0] <= signal_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signal_o[1] <= signal_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signal_o[2] <= signal_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signal_o[3] <= signal_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signal_o[4] <= signal_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signal_o[5] <= signal_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signal_o[6] <= signal_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signal_o[7] <= signal_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signal_o[8] <= signal_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signal_o[9] <= signal_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signal_o[10] <= signal_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signal_o[11] <= signal_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signal_o[12] <= signal_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signal_o[13] <= signal_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signal_o[14] <= signal_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signal_o[15] <= signal_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signal_o[16] <= signal_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signal_o[17] <= signal_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|synthi_top|infrastructure:infrastructure_1|synchronize:synchronize_3
signal_i[0] => tmp_signal[0].DATAIN
clk_i => signal_o[0]~reg0.CLK
clk_i => tmp_signal[0].CLK
signal_o[0] <= signal_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|synthi_top|infrastructure:infrastructure_1|modulo_divider:modulo_divider_1
clk_i => count[0].CLK
clk_i => count[1].CLK
reset_n_i => count[0].ACLR
reset_n_i => count[1].ACLR
clk_12m_o <= count[1].DB_MAX_OUTPUT_PORT_TYPE


|synthi_top|codec_controller:codec_controller_1
clk_12m_i => count[0].CLK
clk_12m_i => count[1].CLK
clk_12m_i => count[2].CLK
clk_12m_i => count[3].CLK
clk_12m_i => fsm_state~1.DATAIN
reset_n_i => flip_flops.IN0
sw_sync_i[0] => Mux15.IN10
sw_sync_i[0] => Mux16.IN10
sw_sync_i[0] => Mux17.IN10
sw_sync_i[0] => Mux18.IN10
sw_sync_i[0] => Mux19.IN10
sw_sync_i[0] => Mux20.IN10
sw_sync_i[1] => Mux15.IN9
sw_sync_i[1] => Mux16.IN9
sw_sync_i[1] => Mux17.IN9
sw_sync_i[1] => Mux18.IN9
sw_sync_i[1] => Mux19.IN9
sw_sync_i[1] => Mux20.IN9
sw_sync_i[2] => Mux15.IN8
sw_sync_i[2] => Mux16.IN8
sw_sync_i[2] => Mux17.IN8
sw_sync_i[2] => Mux18.IN8
sw_sync_i[2] => Mux19.IN8
sw_sync_i[2] => Mux20.IN8
initialize_i => Selector0.IN2
initialize_i => Selector1.IN0
write_done_i => next_fsm_state.OUTPUTSELECT
write_done_i => next_fsm_state.OUTPUTSELECT
write_done_i => Selector1.IN2
write_done_i => counter.IN0
write_done_i => Selector2.IN1
ack_error_i => flip_flops.IN1
write_data_o[0] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
write_data_o[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
write_data_o[2] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
write_data_o[3] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
write_data_o[4] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
write_data_o[5] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
write_data_o[6] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
write_data_o[7] <= <GND>
write_data_o[8] <= <GND>
write_data_o[9] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
write_data_o[10] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
write_data_o[11] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
write_data_o[12] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
write_data_o[13] <= <GND>
write_data_o[14] <= <GND>
write_data_o[15] <= <GND>
write_o <= write_o.DB_MAX_OUTPUT_PORT_TYPE
mute_o <= <VCC>


|synthi_top|i2c_master:i2c_master_1
clk_i => write_done.CLK
clk_i => ack_error.CLK
clk_i => byte_count[0].CLK
clk_i => byte_count[1].CLK
clk_i => ack.CLK
clk_i => bit_count[0].CLK
clk_i => bit_count[1].CLK
clk_i => bit_count[2].CLK
clk_i => data[0].CLK
clk_i => data[1].CLK
clk_i => data[2].CLK
clk_i => data[3].CLK
clk_i => data[4].CLK
clk_i => data[5].CLK
clk_i => data[6].CLK
clk_i => data[7].CLK
clk_i => data[8].CLK
clk_i => data[9].CLK
clk_i => data[10].CLK
clk_i => data[11].CLK
clk_i => data[12].CLK
clk_i => data[13].CLK
clk_i => data[14].CLK
clk_i => data[15].CLK
clk_i => data[16].CLK
clk_i => data[17].CLK
clk_i => data[18].CLK
clk_i => data[19].CLK
clk_i => data[20].CLK
clk_i => data[21].CLK
clk_i => data[22].CLK
clk_i => data[23].CLK
clk_i => sda.CLK
clk_i => scl.CLK
clk_i => clk_edge_mask[0].CLK
clk_i => clk_edge_mask[1].CLK
clk_i => clk_edge_mask[2].CLK
clk_i => clk_mask[0].CLK
clk_i => clk_mask[1].CLK
clk_i => clk_divider[0].CLK
clk_i => clk_divider[1].CLK
clk_i => clk_divider[2].CLK
clk_i => clk_divider[3].CLK
clk_i => clk_divider[4].CLK
clk_i => fsm_state~1.DATAIN
reset_n_i => write_done.ACLR
reset_n_i => ack_error.ACLR
reset_n_i => byte_count[0].ACLR
reset_n_i => byte_count[1].ACLR
reset_n_i => ack.ACLR
reset_n_i => bit_count[0].ACLR
reset_n_i => bit_count[1].ACLR
reset_n_i => bit_count[2].ACLR
reset_n_i => data[0].ACLR
reset_n_i => data[1].ACLR
reset_n_i => data[2].ACLR
reset_n_i => data[3].ACLR
reset_n_i => data[4].ACLR
reset_n_i => data[5].ACLR
reset_n_i => data[6].ACLR
reset_n_i => data[7].ACLR
reset_n_i => data[8].ACLR
reset_n_i => data[9].ACLR
reset_n_i => data[10].ACLR
reset_n_i => data[11].ACLR
reset_n_i => data[12].ACLR
reset_n_i => data[13].ACLR
reset_n_i => data[14].ACLR
reset_n_i => data[15].ACLR
reset_n_i => data[16].ACLR
reset_n_i => data[17].ACLR
reset_n_i => data[18].ACLR
reset_n_i => data[19].ACLR
reset_n_i => data[20].ACLR
reset_n_i => data[21].ACLR
reset_n_i => data[22].ACLR
reset_n_i => data[23].ACLR
reset_n_i => sda.PRESET
reset_n_i => scl.PRESET
reset_n_i => clk_edge_mask[0].ACLR
reset_n_i => clk_edge_mask[1].ACLR
reset_n_i => clk_edge_mask[2].ACLR
reset_n_i => clk_mask[0].ACLR
reset_n_i => clk_mask[1].ACLR
reset_n_i => clk_divider[0].ACLR
reset_n_i => clk_divider[1].ACLR
reset_n_i => clk_divider[2].ACLR
reset_n_i => clk_divider[3].ACLR
reset_n_i => clk_divider[4].ACLR
reset_n_i => fsm_state~3.DATAIN
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_fsm_state.OUTPUTSELECT
write_i => next_fsm_state.OUTPUTSELECT
write_i => next_fsm_state.OUTPUTSELECT
write_i => next_fsm_state.OUTPUTSELECT
write_i => next_fsm_state.OUTPUTSELECT
write_i => next_fsm_state.OUTPUTSELECT
write_i => next_fsm_state.OUTPUTSELECT
write_i => next_fsm_state.OUTPUTSELECT
write_data_i[0] => next_data.DATAB
write_data_i[1] => next_data.DATAB
write_data_i[2] => next_data.DATAB
write_data_i[3] => next_data.DATAB
write_data_i[4] => next_data.DATAB
write_data_i[5] => next_data.DATAB
write_data_i[6] => next_data.DATAB
write_data_i[7] => next_data.DATAB
write_data_i[8] => next_data.DATAB
write_data_i[9] => next_data.DATAB
write_data_i[10] => next_data.DATAB
write_data_i[11] => next_data.DATAB
write_data_i[12] => next_data.DATAB
write_data_i[13] => next_data.DATAB
write_data_i[14] => next_data.DATAB
write_data_i[15] => next_data.DATAB
sda_io <> sda_io
scl_o <= scl.DB_MAX_OUTPUT_PORT_TYPE
write_done_o <= write_done.DB_MAX_OUTPUT_PORT_TYPE
ack_error_o <= ack_error.DB_MAX_OUTPUT_PORT_TYPE


|synthi_top|i2s_master:i2s_master_1
clk_12m_i => shiftreg_p2s_i2s:shiftreg_p2s_i2s_right.clk
clk_12m_i => bclk_sig.CLK
clk_12m_i => bit_count[0].CLK
clk_12m_i => bit_count[1].CLK
clk_12m_i => bit_count[2].CLK
clk_12m_i => bit_count[3].CLK
clk_12m_i => bit_count[4].CLK
clk_12m_i => bit_count[5].CLK
clk_12m_i => bit_count[6].CLK
clk_12m_i => shiftreg_p2s_i2s:shiftreg_p2s_i2s_left.clk
clk_12m_i => shiftreg_s2p_i2s:shiftreg_s2p_i2s_right.clk
clk_12m_i => shiftreg_s2p_i2s:shiftreg_s2p_i2s_left.clk
reset_n_i => shiftreg_s2p_i2s:shiftreg_s2p_i2s_right.reset_n
reset_n_i => shiftreg_s2p_i2s:shiftreg_s2p_i2s_left.reset_n
reset_n_i => bit_count[0].ACLR
reset_n_i => bit_count[1].ACLR
reset_n_i => bit_count[2].ACLR
reset_n_i => bit_count[3].ACLR
reset_n_i => bit_count[4].ACLR
reset_n_i => bit_count[5].ACLR
reset_n_i => bit_count[6].ACLR
load_o <= i2s_decoder:i2s_decoder_1.load
adcdat_pl_o[0] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_left.par_o[0]
adcdat_pl_o[1] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_left.par_o[1]
adcdat_pl_o[2] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_left.par_o[2]
adcdat_pl_o[3] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_left.par_o[3]
adcdat_pl_o[4] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_left.par_o[4]
adcdat_pl_o[5] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_left.par_o[5]
adcdat_pl_o[6] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_left.par_o[6]
adcdat_pl_o[7] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_left.par_o[7]
adcdat_pl_o[8] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_left.par_o[8]
adcdat_pl_o[9] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_left.par_o[9]
adcdat_pl_o[10] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_left.par_o[10]
adcdat_pl_o[11] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_left.par_o[11]
adcdat_pl_o[12] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_left.par_o[12]
adcdat_pl_o[13] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_left.par_o[13]
adcdat_pl_o[14] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_left.par_o[14]
adcdat_pl_o[15] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_left.par_o[15]
adcdat_pr_o[0] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_right.par_o[0]
adcdat_pr_o[1] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_right.par_o[1]
adcdat_pr_o[2] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_right.par_o[2]
adcdat_pr_o[3] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_right.par_o[3]
adcdat_pr_o[4] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_right.par_o[4]
adcdat_pr_o[5] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_right.par_o[5]
adcdat_pr_o[6] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_right.par_o[6]
adcdat_pr_o[7] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_right.par_o[7]
adcdat_pr_o[8] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_right.par_o[8]
adcdat_pr_o[9] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_right.par_o[9]
adcdat_pr_o[10] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_right.par_o[10]
adcdat_pr_o[11] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_right.par_o[11]
adcdat_pr_o[12] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_right.par_o[12]
adcdat_pr_o[13] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_right.par_o[13]
adcdat_pr_o[14] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_right.par_o[14]
adcdat_pr_o[15] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_right.par_o[15]
dacdat_pl_i[0] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_left.par_i[0]
dacdat_pl_i[1] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_left.par_i[1]
dacdat_pl_i[2] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_left.par_i[2]
dacdat_pl_i[3] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_left.par_i[3]
dacdat_pl_i[4] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_left.par_i[4]
dacdat_pl_i[5] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_left.par_i[5]
dacdat_pl_i[6] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_left.par_i[6]
dacdat_pl_i[7] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_left.par_i[7]
dacdat_pl_i[8] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_left.par_i[8]
dacdat_pl_i[9] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_left.par_i[9]
dacdat_pl_i[10] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_left.par_i[10]
dacdat_pl_i[11] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_left.par_i[11]
dacdat_pl_i[12] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_left.par_i[12]
dacdat_pl_i[13] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_left.par_i[13]
dacdat_pl_i[14] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_left.par_i[14]
dacdat_pl_i[15] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_left.par_i[15]
dacdat_pr_i[0] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_right.par_i[0]
dacdat_pr_i[1] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_right.par_i[1]
dacdat_pr_i[2] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_right.par_i[2]
dacdat_pr_i[3] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_right.par_i[3]
dacdat_pr_i[4] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_right.par_i[4]
dacdat_pr_i[5] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_right.par_i[5]
dacdat_pr_i[6] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_right.par_i[6]
dacdat_pr_i[7] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_right.par_i[7]
dacdat_pr_i[8] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_right.par_i[8]
dacdat_pr_i[9] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_right.par_i[9]
dacdat_pr_i[10] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_right.par_i[10]
dacdat_pr_i[11] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_right.par_i[11]
dacdat_pr_i[12] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_right.par_i[12]
dacdat_pr_i[13] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_right.par_i[13]
dacdat_pr_i[14] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_right.par_i[14]
dacdat_pr_i[15] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_right.par_i[15]
dacdat_s_o <= dacdat_sig.DB_MAX_OUTPUT_PORT_TYPE
bclk_o <= bclk_sig.DB_MAX_OUTPUT_PORT_TYPE
ws_o <= i2s_decoder:i2s_decoder_1.ws
adcdat_s_i => shiftreg_s2p_i2s:shiftreg_s2p_i2s_right.ser_i
adcdat_s_i => shiftreg_s2p_i2s:shiftreg_s2p_i2s_left.ser_i


|synthi_top|i2s_master:i2s_master_1|i2s_decoder:i2s_decoder_1
bit_count[0] => LessThan0.IN14
bit_count[0] => LessThan1.IN14
bit_count[0] => LessThan2.IN14
bit_count[0] => LessThan3.IN14
bit_count[0] => Equal0.IN6
bit_count[1] => LessThan0.IN13
bit_count[1] => LessThan1.IN13
bit_count[1] => LessThan2.IN13
bit_count[1] => LessThan3.IN13
bit_count[1] => Equal0.IN5
bit_count[2] => LessThan0.IN12
bit_count[2] => LessThan1.IN12
bit_count[2] => LessThan2.IN12
bit_count[2] => LessThan3.IN12
bit_count[2] => Equal0.IN4
bit_count[3] => LessThan0.IN11
bit_count[3] => LessThan1.IN11
bit_count[3] => LessThan2.IN11
bit_count[3] => LessThan3.IN11
bit_count[3] => Equal0.IN3
bit_count[4] => LessThan0.IN10
bit_count[4] => LessThan1.IN10
bit_count[4] => LessThan2.IN10
bit_count[4] => LessThan3.IN10
bit_count[4] => Equal0.IN2
bit_count[5] => LessThan0.IN9
bit_count[5] => LessThan1.IN9
bit_count[5] => LessThan2.IN9
bit_count[5] => LessThan3.IN9
bit_count[5] => Equal0.IN1
bit_count[6] => LessThan0.IN8
bit_count[6] => LessThan1.IN8
bit_count[6] => LessThan2.IN8
bit_count[6] => LessThan3.IN8
bit_count[6] => Equal0.IN0
load <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
shift_l <= shift_l.DB_MAX_OUTPUT_PORT_TYPE
shift_r <= shift_r.DB_MAX_OUTPUT_PORT_TYPE
ws <= LessThan3.DB_MAX_OUTPUT_PORT_TYPE


|synthi_top|i2s_master:i2s_master_1|shiftreg_p2s_i2s:shiftreg_p2s_i2s_right
clk => shiftreg[0].CLK
clk => shiftreg[1].CLK
clk => shiftreg[2].CLK
clk => shiftreg[3].CLK
clk => shiftreg[4].CLK
clk => shiftreg[5].CLK
clk => shiftreg[6].CLK
clk => shiftreg[7].CLK
clk => shiftreg[8].CLK
clk => shiftreg[9].CLK
clk => shiftreg[10].CLK
clk => shiftreg[11].CLK
clk => shiftreg[12].CLK
clk => shiftreg[13].CLK
clk => shiftreg[14].CLK
clk => shiftreg[15].CLK
set_n => shiftreg[0].ACLR
set_n => shiftreg[1].ACLR
set_n => shiftreg[2].ACLR
set_n => shiftreg[3].ACLR
set_n => shiftreg[4].ACLR
set_n => shiftreg[5].ACLR
set_n => shiftreg[6].ACLR
set_n => shiftreg[7].ACLR
set_n => shiftreg[8].ACLR
set_n => shiftreg[9].ACLR
set_n => shiftreg[10].ACLR
set_n => shiftreg[11].ACLR
set_n => shiftreg[12].ACLR
set_n => shiftreg[13].ACLR
set_n => shiftreg[14].ACLR
set_n => shiftreg[15].ACLR
load_i => next_shiftreg[15].OUTPUTSELECT
load_i => next_shiftreg[14].OUTPUTSELECT
load_i => next_shiftreg[13].OUTPUTSELECT
load_i => next_shiftreg[12].OUTPUTSELECT
load_i => next_shiftreg[11].OUTPUTSELECT
load_i => next_shiftreg[10].OUTPUTSELECT
load_i => next_shiftreg[9].OUTPUTSELECT
load_i => next_shiftreg[8].OUTPUTSELECT
load_i => next_shiftreg[7].OUTPUTSELECT
load_i => next_shiftreg[6].OUTPUTSELECT
load_i => next_shiftreg[5].OUTPUTSELECT
load_i => next_shiftreg[4].OUTPUTSELECT
load_i => next_shiftreg[3].OUTPUTSELECT
load_i => next_shiftreg[2].OUTPUTSELECT
load_i => next_shiftreg[1].OUTPUTSELECT
load_i => next_shiftreg[0].OUTPUTSELECT
par_i[0] => next_shiftreg[0].DATAB
par_i[1] => next_shiftreg[1].DATAB
par_i[2] => next_shiftreg[2].DATAB
par_i[3] => next_shiftreg[3].DATAB
par_i[4] => next_shiftreg[4].DATAB
par_i[5] => next_shiftreg[5].DATAB
par_i[6] => next_shiftreg[6].DATAB
par_i[7] => next_shiftreg[7].DATAB
par_i[8] => next_shiftreg[8].DATAB
par_i[9] => next_shiftreg[9].DATAB
par_i[10] => next_shiftreg[10].DATAB
par_i[11] => next_shiftreg[11].DATAB
par_i[12] => next_shiftreg[12].DATAB
par_i[13] => next_shiftreg[13].DATAB
par_i[14] => next_shiftreg[14].DATAB
par_i[15] => next_shiftreg[15].DATAB
enable_i => enable.IN0
shift_i => enable.IN1
ser_o <= shiftreg[15].DB_MAX_OUTPUT_PORT_TYPE


|synthi_top|i2s_master:i2s_master_1|shiftreg_p2s_i2s:shiftreg_p2s_i2s_left
clk => shiftreg[0].CLK
clk => shiftreg[1].CLK
clk => shiftreg[2].CLK
clk => shiftreg[3].CLK
clk => shiftreg[4].CLK
clk => shiftreg[5].CLK
clk => shiftreg[6].CLK
clk => shiftreg[7].CLK
clk => shiftreg[8].CLK
clk => shiftreg[9].CLK
clk => shiftreg[10].CLK
clk => shiftreg[11].CLK
clk => shiftreg[12].CLK
clk => shiftreg[13].CLK
clk => shiftreg[14].CLK
clk => shiftreg[15].CLK
set_n => shiftreg[0].ACLR
set_n => shiftreg[1].ACLR
set_n => shiftreg[2].ACLR
set_n => shiftreg[3].ACLR
set_n => shiftreg[4].ACLR
set_n => shiftreg[5].ACLR
set_n => shiftreg[6].ACLR
set_n => shiftreg[7].ACLR
set_n => shiftreg[8].ACLR
set_n => shiftreg[9].ACLR
set_n => shiftreg[10].ACLR
set_n => shiftreg[11].ACLR
set_n => shiftreg[12].ACLR
set_n => shiftreg[13].ACLR
set_n => shiftreg[14].ACLR
set_n => shiftreg[15].ACLR
load_i => next_shiftreg[15].OUTPUTSELECT
load_i => next_shiftreg[14].OUTPUTSELECT
load_i => next_shiftreg[13].OUTPUTSELECT
load_i => next_shiftreg[12].OUTPUTSELECT
load_i => next_shiftreg[11].OUTPUTSELECT
load_i => next_shiftreg[10].OUTPUTSELECT
load_i => next_shiftreg[9].OUTPUTSELECT
load_i => next_shiftreg[8].OUTPUTSELECT
load_i => next_shiftreg[7].OUTPUTSELECT
load_i => next_shiftreg[6].OUTPUTSELECT
load_i => next_shiftreg[5].OUTPUTSELECT
load_i => next_shiftreg[4].OUTPUTSELECT
load_i => next_shiftreg[3].OUTPUTSELECT
load_i => next_shiftreg[2].OUTPUTSELECT
load_i => next_shiftreg[1].OUTPUTSELECT
load_i => next_shiftreg[0].OUTPUTSELECT
par_i[0] => next_shiftreg[0].DATAB
par_i[1] => next_shiftreg[1].DATAB
par_i[2] => next_shiftreg[2].DATAB
par_i[3] => next_shiftreg[3].DATAB
par_i[4] => next_shiftreg[4].DATAB
par_i[5] => next_shiftreg[5].DATAB
par_i[6] => next_shiftreg[6].DATAB
par_i[7] => next_shiftreg[7].DATAB
par_i[8] => next_shiftreg[8].DATAB
par_i[9] => next_shiftreg[9].DATAB
par_i[10] => next_shiftreg[10].DATAB
par_i[11] => next_shiftreg[11].DATAB
par_i[12] => next_shiftreg[12].DATAB
par_i[13] => next_shiftreg[13].DATAB
par_i[14] => next_shiftreg[14].DATAB
par_i[15] => next_shiftreg[15].DATAB
enable_i => enable.IN0
shift_i => enable.IN1
ser_o <= shiftreg[15].DB_MAX_OUTPUT_PORT_TYPE


|synthi_top|i2s_master:i2s_master_1|shiftreg_s2p_i2s:shiftreg_s2p_i2s_right
clk => shiftreg[0].CLK
clk => shiftreg[1].CLK
clk => shiftreg[2].CLK
clk => shiftreg[3].CLK
clk => shiftreg[4].CLK
clk => shiftreg[5].CLK
clk => shiftreg[6].CLK
clk => shiftreg[7].CLK
clk => shiftreg[8].CLK
clk => shiftreg[9].CLK
clk => shiftreg[10].CLK
clk => shiftreg[11].CLK
clk => shiftreg[12].CLK
clk => shiftreg[13].CLK
clk => shiftreg[14].CLK
clk => shiftreg[15].CLK
reset_n => shiftreg[0].ACLR
reset_n => shiftreg[1].ACLR
reset_n => shiftreg[2].ACLR
reset_n => shiftreg[3].ACLR
reset_n => shiftreg[4].ACLR
reset_n => shiftreg[5].ACLR
reset_n => shiftreg[6].ACLR
reset_n => shiftreg[7].ACLR
reset_n => shiftreg[8].ACLR
reset_n => shiftreg[9].ACLR
reset_n => shiftreg[10].ACLR
reset_n => shiftreg[11].ACLR
reset_n => shiftreg[12].ACLR
reset_n => shiftreg[13].ACLR
reset_n => shiftreg[14].ACLR
reset_n => shiftreg[15].ACLR
enable_i => enable.IN0
ser_i => shiftreg[0].DATAIN
shift_i => enable.IN1
par_o[0] <= shiftreg[0].DB_MAX_OUTPUT_PORT_TYPE
par_o[1] <= shiftreg[1].DB_MAX_OUTPUT_PORT_TYPE
par_o[2] <= shiftreg[2].DB_MAX_OUTPUT_PORT_TYPE
par_o[3] <= shiftreg[3].DB_MAX_OUTPUT_PORT_TYPE
par_o[4] <= shiftreg[4].DB_MAX_OUTPUT_PORT_TYPE
par_o[5] <= shiftreg[5].DB_MAX_OUTPUT_PORT_TYPE
par_o[6] <= shiftreg[6].DB_MAX_OUTPUT_PORT_TYPE
par_o[7] <= shiftreg[7].DB_MAX_OUTPUT_PORT_TYPE
par_o[8] <= shiftreg[8].DB_MAX_OUTPUT_PORT_TYPE
par_o[9] <= shiftreg[9].DB_MAX_OUTPUT_PORT_TYPE
par_o[10] <= shiftreg[10].DB_MAX_OUTPUT_PORT_TYPE
par_o[11] <= shiftreg[11].DB_MAX_OUTPUT_PORT_TYPE
par_o[12] <= shiftreg[12].DB_MAX_OUTPUT_PORT_TYPE
par_o[13] <= shiftreg[13].DB_MAX_OUTPUT_PORT_TYPE
par_o[14] <= shiftreg[14].DB_MAX_OUTPUT_PORT_TYPE
par_o[15] <= shiftreg[15].DB_MAX_OUTPUT_PORT_TYPE


|synthi_top|i2s_master:i2s_master_1|shiftreg_s2p_i2s:shiftreg_s2p_i2s_left
clk => shiftreg[0].CLK
clk => shiftreg[1].CLK
clk => shiftreg[2].CLK
clk => shiftreg[3].CLK
clk => shiftreg[4].CLK
clk => shiftreg[5].CLK
clk => shiftreg[6].CLK
clk => shiftreg[7].CLK
clk => shiftreg[8].CLK
clk => shiftreg[9].CLK
clk => shiftreg[10].CLK
clk => shiftreg[11].CLK
clk => shiftreg[12].CLK
clk => shiftreg[13].CLK
clk => shiftreg[14].CLK
clk => shiftreg[15].CLK
reset_n => shiftreg[0].ACLR
reset_n => shiftreg[1].ACLR
reset_n => shiftreg[2].ACLR
reset_n => shiftreg[3].ACLR
reset_n => shiftreg[4].ACLR
reset_n => shiftreg[5].ACLR
reset_n => shiftreg[6].ACLR
reset_n => shiftreg[7].ACLR
reset_n => shiftreg[8].ACLR
reset_n => shiftreg[9].ACLR
reset_n => shiftreg[10].ACLR
reset_n => shiftreg[11].ACLR
reset_n => shiftreg[12].ACLR
reset_n => shiftreg[13].ACLR
reset_n => shiftreg[14].ACLR
reset_n => shiftreg[15].ACLR
enable_i => enable.IN0
ser_i => shiftreg[0].DATAIN
shift_i => enable.IN1
par_o[0] <= shiftreg[0].DB_MAX_OUTPUT_PORT_TYPE
par_o[1] <= shiftreg[1].DB_MAX_OUTPUT_PORT_TYPE
par_o[2] <= shiftreg[2].DB_MAX_OUTPUT_PORT_TYPE
par_o[3] <= shiftreg[3].DB_MAX_OUTPUT_PORT_TYPE
par_o[4] <= shiftreg[4].DB_MAX_OUTPUT_PORT_TYPE
par_o[5] <= shiftreg[5].DB_MAX_OUTPUT_PORT_TYPE
par_o[6] <= shiftreg[6].DB_MAX_OUTPUT_PORT_TYPE
par_o[7] <= shiftreg[7].DB_MAX_OUTPUT_PORT_TYPE
par_o[8] <= shiftreg[8].DB_MAX_OUTPUT_PORT_TYPE
par_o[9] <= shiftreg[9].DB_MAX_OUTPUT_PORT_TYPE
par_o[10] <= shiftreg[10].DB_MAX_OUTPUT_PORT_TYPE
par_o[11] <= shiftreg[11].DB_MAX_OUTPUT_PORT_TYPE
par_o[12] <= shiftreg[12].DB_MAX_OUTPUT_PORT_TYPE
par_o[13] <= shiftreg[13].DB_MAX_OUTPUT_PORT_TYPE
par_o[14] <= shiftreg[14].DB_MAX_OUTPUT_PORT_TYPE
par_o[15] <= shiftreg[15].DB_MAX_OUTPUT_PORT_TYPE


|synthi_top|path_control:path_control_1
sw_sync_i[0] => ~NO_FANOUT~
sw_sync_i[1] => ~NO_FANOUT~
sw_sync_i[2] => ~NO_FANOUT~
sw_sync_i[3] => dacdat_pl_o.OUTPUTSELECT
sw_sync_i[3] => dacdat_pl_o.OUTPUTSELECT
sw_sync_i[3] => dacdat_pl_o.OUTPUTSELECT
sw_sync_i[3] => dacdat_pl_o.OUTPUTSELECT
sw_sync_i[3] => dacdat_pl_o.OUTPUTSELECT
sw_sync_i[3] => dacdat_pl_o.OUTPUTSELECT
sw_sync_i[3] => dacdat_pl_o.OUTPUTSELECT
sw_sync_i[3] => dacdat_pl_o.OUTPUTSELECT
sw_sync_i[3] => dacdat_pl_o.OUTPUTSELECT
sw_sync_i[3] => dacdat_pl_o.OUTPUTSELECT
sw_sync_i[3] => dacdat_pl_o.OUTPUTSELECT
sw_sync_i[3] => dacdat_pl_o.OUTPUTSELECT
sw_sync_i[3] => dacdat_pl_o.OUTPUTSELECT
sw_sync_i[3] => dacdat_pl_o.OUTPUTSELECT
sw_sync_i[3] => dacdat_pl_o.OUTPUTSELECT
sw_sync_i[3] => dacdat_pl_o.OUTPUTSELECT
sw_sync_i[3] => dacdat_pr_o.OUTPUTSELECT
sw_sync_i[3] => dacdat_pr_o.OUTPUTSELECT
sw_sync_i[3] => dacdat_pr_o.OUTPUTSELECT
sw_sync_i[3] => dacdat_pr_o.OUTPUTSELECT
sw_sync_i[3] => dacdat_pr_o.OUTPUTSELECT
sw_sync_i[3] => dacdat_pr_o.OUTPUTSELECT
sw_sync_i[3] => dacdat_pr_o.OUTPUTSELECT
sw_sync_i[3] => dacdat_pr_o.OUTPUTSELECT
sw_sync_i[3] => dacdat_pr_o.OUTPUTSELECT
sw_sync_i[3] => dacdat_pr_o.OUTPUTSELECT
sw_sync_i[3] => dacdat_pr_o.OUTPUTSELECT
sw_sync_i[3] => dacdat_pr_o.OUTPUTSELECT
sw_sync_i[3] => dacdat_pr_o.OUTPUTSELECT
sw_sync_i[3] => dacdat_pr_o.OUTPUTSELECT
sw_sync_i[3] => dacdat_pr_o.OUTPUTSELECT
sw_sync_i[3] => dacdat_pr_o.OUTPUTSELECT
sw_sync_i[4] => ~NO_FANOUT~
sw_sync_i[5] => ~NO_FANOUT~
sw_sync_i[6] => ~NO_FANOUT~
sw_sync_i[7] => ~NO_FANOUT~
sw_sync_i[8] => ~NO_FANOUT~
sw_sync_i[9] => ~NO_FANOUT~
sw_sync_i[10] => ~NO_FANOUT~
sw_sync_i[11] => ~NO_FANOUT~
sw_sync_i[12] => ~NO_FANOUT~
sw_sync_i[13] => ~NO_FANOUT~
sw_sync_i[14] => ~NO_FANOUT~
sw_sync_i[15] => ~NO_FANOUT~
sw_sync_i[16] => ~NO_FANOUT~
sw_sync_i[17] => ~NO_FANOUT~
dds_l_i[0] => dacdat_pl_o.DATAB
dds_l_i[1] => dacdat_pl_o.DATAB
dds_l_i[2] => dacdat_pl_o.DATAB
dds_l_i[3] => dacdat_pl_o.DATAB
dds_l_i[4] => dacdat_pl_o.DATAB
dds_l_i[5] => dacdat_pl_o.DATAB
dds_l_i[6] => dacdat_pl_o.DATAB
dds_l_i[7] => dacdat_pl_o.DATAB
dds_l_i[8] => dacdat_pl_o.DATAB
dds_l_i[9] => dacdat_pl_o.DATAB
dds_l_i[10] => dacdat_pl_o.DATAB
dds_l_i[11] => dacdat_pl_o.DATAB
dds_l_i[12] => dacdat_pl_o.DATAB
dds_l_i[13] => dacdat_pl_o.DATAB
dds_l_i[14] => dacdat_pl_o.DATAB
dds_l_i[15] => dacdat_pl_o.DATAB
dds_r_i[0] => dacdat_pr_o.DATAB
dds_r_i[1] => dacdat_pr_o.DATAB
dds_r_i[2] => dacdat_pr_o.DATAB
dds_r_i[3] => dacdat_pr_o.DATAB
dds_r_i[4] => dacdat_pr_o.DATAB
dds_r_i[5] => dacdat_pr_o.DATAB
dds_r_i[6] => dacdat_pr_o.DATAB
dds_r_i[7] => dacdat_pr_o.DATAB
dds_r_i[8] => dacdat_pr_o.DATAB
dds_r_i[9] => dacdat_pr_o.DATAB
dds_r_i[10] => dacdat_pr_o.DATAB
dds_r_i[11] => dacdat_pr_o.DATAB
dds_r_i[12] => dacdat_pr_o.DATAB
dds_r_i[13] => dacdat_pr_o.DATAB
dds_r_i[14] => dacdat_pr_o.DATAB
dds_r_i[15] => dacdat_pr_o.DATAB
adcdat_pl_i[0] => dacdat_pl_o.DATAA
adcdat_pl_i[1] => dacdat_pl_o.DATAA
adcdat_pl_i[2] => dacdat_pl_o.DATAA
adcdat_pl_i[3] => dacdat_pl_o.DATAA
adcdat_pl_i[4] => dacdat_pl_o.DATAA
adcdat_pl_i[5] => dacdat_pl_o.DATAA
adcdat_pl_i[6] => dacdat_pl_o.DATAA
adcdat_pl_i[7] => dacdat_pl_o.DATAA
adcdat_pl_i[8] => dacdat_pl_o.DATAA
adcdat_pl_i[9] => dacdat_pl_o.DATAA
adcdat_pl_i[10] => dacdat_pl_o.DATAA
adcdat_pl_i[11] => dacdat_pl_o.DATAA
adcdat_pl_i[12] => dacdat_pl_o.DATAA
adcdat_pl_i[13] => dacdat_pl_o.DATAA
adcdat_pl_i[14] => dacdat_pl_o.DATAA
adcdat_pl_i[15] => dacdat_pl_o.DATAA
adcdat_pr_i[0] => dacdat_pr_o.DATAA
adcdat_pr_i[1] => dacdat_pr_o.DATAA
adcdat_pr_i[2] => dacdat_pr_o.DATAA
adcdat_pr_i[3] => dacdat_pr_o.DATAA
adcdat_pr_i[4] => dacdat_pr_o.DATAA
adcdat_pr_i[5] => dacdat_pr_o.DATAA
adcdat_pr_i[6] => dacdat_pr_o.DATAA
adcdat_pr_i[7] => dacdat_pr_o.DATAA
adcdat_pr_i[8] => dacdat_pr_o.DATAA
adcdat_pr_i[9] => dacdat_pr_o.DATAA
adcdat_pr_i[10] => dacdat_pr_o.DATAA
adcdat_pr_i[11] => dacdat_pr_o.DATAA
adcdat_pr_i[12] => dacdat_pr_o.DATAA
adcdat_pr_i[13] => dacdat_pr_o.DATAA
adcdat_pr_i[14] => dacdat_pr_o.DATAA
adcdat_pr_i[15] => dacdat_pr_o.DATAA
dacdat_pl_o[0] <= dacdat_pl_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pl_o[1] <= dacdat_pl_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pl_o[2] <= dacdat_pl_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pl_o[3] <= dacdat_pl_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pl_o[4] <= dacdat_pl_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pl_o[5] <= dacdat_pl_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pl_o[6] <= dacdat_pl_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pl_o[7] <= dacdat_pl_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pl_o[8] <= dacdat_pl_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pl_o[9] <= dacdat_pl_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pl_o[10] <= dacdat_pl_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pl_o[11] <= dacdat_pl_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pl_o[12] <= dacdat_pl_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pl_o[13] <= dacdat_pl_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pl_o[14] <= dacdat_pl_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pl_o[15] <= dacdat_pl_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pr_o[0] <= dacdat_pr_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pr_o[1] <= dacdat_pr_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pr_o[2] <= dacdat_pr_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pr_o[3] <= dacdat_pr_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pr_o[4] <= dacdat_pr_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pr_o[5] <= dacdat_pr_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pr_o[6] <= dacdat_pr_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pr_o[7] <= dacdat_pr_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pr_o[8] <= dacdat_pr_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pr_o[9] <= dacdat_pr_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pr_o[10] <= dacdat_pr_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pr_o[11] <= dacdat_pr_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pr_o[12] <= dacdat_pr_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pr_o[13] <= dacdat_pr_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pr_o[14] <= dacdat_pr_o.DB_MAX_OUTPUT_PORT_TYPE
dacdat_pr_o[15] <= dacdat_pr_o.DB_MAX_OUTPUT_PORT_TYPE


