==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1510] Running: create_clock -period 8.5 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8.5ns.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.296 seconds; current allocated memory: 696.270 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] Analyzing design file 'fpga_rsa.cc' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.083 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::set_block(int, ap_uint<64>)' into 'Bignum<32, 64>::Bignum(ap_uint<64>)' (./bignum.h:37:5)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::set_block(int, ap_uint<64>)' into 'Bignum<32, 64>::Bignum(ap_uint<64>)' (./bignum.h:41:7)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(int)' into 'Bignum<32, 64>::Bignum(ap_uint<64>)' (./bignum.h:41:20)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::ap_range_ref(ap_int_base<64, false>*, int, int)' into 'ap_int_base<64, false>::range(int, int)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1093:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::range(int, int)' into 'ap_int_base<64, false>::operator()(int, int)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1130:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<32, false>(ap_int_base<32, false> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:413:31)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(int)' into 'read_rsa_num(hls::stream<ap_uint<32>, 0>&)' (fpga_rsa.cc:15:13)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::set_block(int, ap_uint<64>)' into 'read_rsa_num(hls::stream<ap_uint<32>, 0>&)' (fpga_rsa.cc:24:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<32, false>(ap_int_base<32, false> const&)' into 'read_rsa_num(hls::stream<ap_uint<32>, 0>&)' (fpga_rsa.cc:22:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'read_rsa_num(hls::stream<ap_uint<32>, 0>&)' (fpga_rsa.cc:22:7)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::Bignum(ap_uint<64>)' into 'read_rsa_num(hls::stream<ap_uint<32>, 0>&)' (fpga_rsa.cc:15:13)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<64, false>::operator!=<64, false>(ap_int_base<64, false> const&) const' into 'operator==(Array<ap_uint<64>, 32> const&, Array<ap_uint<64>, 32> const&)' (./bignum.h:15:21)
INFO: [HLS 214-131] Inlining function 'operator==(Array<ap_uint<64>, 32> const&, Array<ap_uint<64>, 32> const&)' into 'operator==(Bignum<32, 64> const&, Bignum<32, 64> const&)' (./bignum.h:280:22)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(int)' into 'Bignum<32, 64>::block(int) const' (./bignum.h:69:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<64, false>(ap_int_base<64, false> const&, int)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:2233)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<64, false>::operator!=<32, true>(ap_int_base<32, true> const&) const' into 'bool operator!=<64, false>(ap_int_base<64, false> const&, int)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:2230)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::block(int) const' into 'Bignum<32, 64>::size() const' (./bignum.h:78:11)
INFO: [HLS 214-131] Inlining function 'bool operator!=<64, false>(ap_int_base<64, false> const&, int)' into 'Bignum<32, 64>::size() const' (./bignum.h:78:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<64, false>(ap_int_base<64, false> const&, int)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<64, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<64, false>(ap_int_base<64, false> const&, int)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<32, true>::operator-() const' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:940:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::operator-() const' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:940:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_uint() const' into 'ap_int_base<64, false>& ap_int_base<64, false>::operator<<=<32>(ap_int_base<32, false> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1026:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_uint() const' into 'ap_int_base<64, false>& ap_int_base<64, false>::operator>>=<32>(ap_int_base<32, false> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1043:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<64, false>& ap_int_base<64, false>::operator>>=<32>(ap_int_base<32, true> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1033:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>& ap_int_base<64, false>::operator>>=<32>(ap_int_base<32, false> const&)' into 'ap_int_base<64, false>& ap_int_base<64, false>::operator>>=<32>(ap_int_base<32, true> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1038:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>& ap_int_base<64, false>::operator<<=<32>(ap_int_base<32, false> const&)' into 'ap_int_base<64, false>& ap_int_base<64, false>::operator>>=<32>(ap_int_base<32, true> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1036:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator=<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<64, false>& ap_int_base<64, false>::operator>>=<32>(ap_int_base<32, true> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1035:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator-() const' into 'ap_int_base<64, false>& ap_int_base<64, false>::operator>>=<32>(ap_int_base<32, true> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1035:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<64, false>& operator>>=<64, false>(ap_int_base<64, false>&, int)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:1817)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>& ap_int_base<64, false>::operator>>=<32>(ap_int_base<32, true> const&)' into 'ap_int_base<64, false>& operator>>=<64, false>(ap_int_base<64, false>&, int)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:1813)
INFO: [HLS 214-131] Inlining function 'ap_uint<128>::ap_uint<128, false>(ap_int_base<128, false> const&)' into 'ap_int_base<128, false>::RType<128, false>::arg1 operator<<<128, false>(ap_int_base<128, false> const&, int)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1691:323)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_uint() const' into 'ap_int_base<128, false>& ap_int_base<128, false>::operator<<=<32>(ap_int_base<32, false> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1026:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_uint() const' into 'ap_int_base<128, false>& ap_int_base<128, false>::operator>>=<32>(ap_int_base<32, false> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1043:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<128, false>& ap_int_base<128, false>::operator>>=<32>(ap_int_base<32, true> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1033:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>& ap_int_base<128, false>::operator>>=<32>(ap_int_base<32, false> const&)' into 'ap_int_base<128, false>& ap_int_base<128, false>::operator>>=<32>(ap_int_base<32, true> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1038:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>& ap_int_base<128, false>::operator<<=<32>(ap_int_base<32, false> const&)' into 'ap_int_base<128, false>& ap_int_base<128, false>::operator>>=<32>(ap_int_base<32, true> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1036:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator=<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<128, false>& ap_int_base<128, false>::operator>>=<32>(ap_int_base<32, true> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1035:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator-() const' into 'ap_int_base<128, false>& ap_int_base<128, false>::operator>>=<32>(ap_int_base<32, true> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1035:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<128, false>& operator>>=<128, false>(ap_int_base<128, false>&, int)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:1817)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>& ap_int_base<128, false>::operator>>=<32>(ap_int_base<32, true> const&)' into 'ap_int_base<128, false>& operator>>=<128, false>(ap_int_base<128, false>&, int)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:1813)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<128, false>(ap_int_base<128, false> const&, int)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:2233)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<128, false>::operator!=<32, true>(ap_int_base<32, true> const&) const' into 'bool operator!=<128, false>(ap_int_base<128, false> const&, int)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:2230)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::size() const' into 'Bignum<32, 64>::lshift_safe(int)' (./bignum.h:216:13)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::set_block(int, ap_uint<64>)' into 'Bignum<32, 64>::lshift_safe(int)' (./bignum.h:228:9)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint<128>(ap_uint<128> const&)' into 'Bignum<32, 64>::lshift_safe(int)' (./bignum.h:228:23)
INFO: [HLS 214-131] Inlining function 'bool operator!=<128, false>(ap_int_base<128, false> const&, int)' into 'Bignum<32, 64>::lshift_safe(int)' (./bignum.h:227:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>& operator>>=<128, false>(ap_int_base<128, false>&, int)' into 'Bignum<32, 64>::lshift_safe(int)' (./bignum.h:225:11)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::set_block(int, ap_uint<64>)' into 'Bignum<32, 64>::lshift_safe(int)' (./bignum.h:224:9)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint<128>(ap_uint<128> const&)' into 'Bignum<32, 64>::lshift_safe(int)' (./bignum.h:224:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>& ap_int_base<128, false>::operator|=<128, false>(ap_int_base<128, false> const&)' into 'Bignum<32, 64>::lshift_safe(int)' (./bignum.h:223:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<128, false>::arg1 operator<<<128, false>(ap_int_base<128, false> const&, int)' into 'Bignum<32, 64>::lshift_safe(int)' (./bignum.h:223:43)
INFO: [HLS 214-131] Inlining function 'ap_uint<128>::ap_uint<64>(ap_uint<64> const&)' into 'Bignum<32, 64>::lshift_safe(int)' (./bignum.h:223:14)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::block(int) const' into 'Bignum<32, 64>::lshift_safe(int)' (./bignum.h:223:33)
INFO: [HLS 214-131] Inlining function 'ap_uint<128>::ap_uint(int)' into 'Bignum<32, 64>::lshift_safe(int)' (./bignum.h:218:17)
INFO: [HLS 214-131] Inlining function 'bool operator!=<64, false>(ap_int_base<64, false> const&, int)' into 'Bignum<32, 64>::lshift_safe(int)' (./bignum.h:217:22)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::block(int) const' into 'Bignum<32, 64>::lshift_safe(int)' (./bignum.h:217:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<130, true>::ap_int_base<128, false>(ap_int_base<128, false> const&)' into 'ap_int_base<128, false>::RType<32, true>::minus operator-<128, false, 32, true>(ap_int_base<128, false> const&, ap_int_base<32, true> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int<130>::ap_int<130, true>(ap_int_base<130, true> const&)' into 'ap_int_base<128, false>::RType<32, true>::minus operator-<128, false, 32, true>(ap_int_base<128, false> const&, ap_int_base<32, true> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<130, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<128, false>::RType<32, true>::minus operator-<128, false, 32, true>(ap_int_base<128, false> const&, ap_int_base<32, true> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<128, false>::RType<($_0)32, true>::minus operator-<128, false>(ap_int_base<128, false> const&, int)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<32, true>::minus operator-<128, false, 32, true>(ap_int_base<128, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<128, false>::RType<($_0)32, true>::minus operator-<128, false>(ap_int_base<128, false> const&, int)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:1529)
INFO: [HLS 214-131] Inlining function 'ap_uint<128>::ap_uint<128, false>(ap_int_base<128, false> const&)' into 'ap_int_base<128, false>::RType<128, false>::logic operator|<128, false, 128, false>(ap_int_base<128, false> const&, ap_int_base<128, false> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1543:555)
INFO: [HLS 214-131] Inlining function 'ap_uint<128>::ap_uint<128, false>(ap_int_base<128, false> const&)' into 'ap_int_base<128, false>::RType<64, false>::div operator/<128, false, 64, false>(ap_int_base<128, false> const&, ap_int_base<64, false> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1558:371)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>::ap_int_base<128, false>(ap_int_base<128, false> const&)' into 'ap_int_base<128, false>::RType<64, false>::mult operator*<128, false, 64, false>(ap_int_base<128, false> const&, ap_int_base<64, false> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1539:339)
INFO: [HLS 214-131] Inlining function 'ap_uint<192>::ap_uint<192, false>(ap_int_base<192, false> const&)' into 'ap_int_base<128, false>::RType<64, false>::mult operator*<128, false, 64, false>(ap_int_base<128, false> const&, ap_int_base<64, false> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1539:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<128, false>::RType<64, false>::mult operator*<128, false, 64, false>(ap_int_base<128, false> const&, ap_int_base<64, false> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1539:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<128, false>::operator--()' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:915:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>& ap_int_base<128, false>::operator-=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<128, false>::operator--()' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:915:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<129, false>::ap_int_base<128, false>(ap_int_base<128, false> const&)' into 'ap_int_base<128, false>::RType<64, false>::plus operator+<128, false, 64, false>(ap_int_base<128, false> const&, ap_int_base<64, false> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_uint<129>::ap_uint<129, false>(ap_int_base<129, false> const&)' into 'ap_int_base<128, false>::RType<64, false>::plus operator+<128, false, 64, false>(ap_int_base<128, false> const&, ap_int_base<64, false> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<129, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<128, false>::RType<64, false>::plus operator+<128, false, 64, false>(ap_int_base<128, false> const&, ap_int_base<64, false> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<130, true>::ap_int_base<129, false>(ap_int_base<129, false> const&)' into 'ap_int_base<129, false>::RType<64, false>::minus operator-<129, false, 64, false>(ap_int_base<129, false> const&, ap_int_base<64, false> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int<130>::ap_int<130, true>(ap_int_base<130, true> const&)' into 'ap_int_base<129, false>::RType<64, false>::minus operator-<129, false, 64, false>(ap_int_base<129, false> const&, ap_int_base<64, false> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<130, true>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<129, false>::RType<64, false>::minus operator-<129, false, 64, false>(ap_int_base<129, false> const&, ap_int_base<64, false> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_uint<128>::ap_uint<128, false>(ap_int_base<128, false> const&)' into 'ap_int_base<128, false>::RType<128, false>::arg1 operator>><128, false>(ap_int_base<128, false> const&, int)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1691:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<128, false>::RType<64, false>::logic operator|<128, false, 64, false>(ap_int_base<128, false> const&, ap_int_base<64, false> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1543:430)
INFO: [HLS 214-131] Inlining function 'ap_uint<128>::ap_uint<128, false>(ap_int_base<128, false> const&)' into 'ap_int_base<128, false>::RType<64, false>::logic operator|<128, false, 64, false>(ap_int_base<128, false> const&, ap_int_base<64, false> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1543:555)
INFO: [HLS 214-131] Inlining function 'ap_uint<128>::ap_uint(int)' into 'Bignum<32, 64>::rshift_safe(int)' (./bignum.h:235:15)
INFO: [HLS 214-131] Inlining function 'ap_uint<128>::ap_uint<64>(ap_uint<64> const&)' into 'Bignum<32, 64>::rshift_safe(int)' (./bignum.h:244:11)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint<128>(ap_uint<128> const&)' into 'Bignum<32, 64>::rshift_safe(int)' (./bignum.h:244:11)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::set_block(int, ap_uint<64>)' into 'Bignum<32, 64>::rshift_safe(int)' (./bignum.h:243:7)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint<128>(ap_uint<128> const&)' into 'Bignum<32, 64>::rshift_safe(int)' (./bignum.h:243:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<128, false>::arg1 operator>><128, false>(ap_int_base<128, false> const&, int)' into 'Bignum<32, 64>::rshift_safe(int)' (./bignum.h:243:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<64, false>::logic operator|<128, false, 64, false>(ap_int_base<128, false> const&, ap_int_base<64, false> const&)' into 'Bignum<32, 64>::rshift_safe(int)' (./bignum.h:242:21)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::block(int) const' into 'Bignum<32, 64>::rshift_safe(int)' (./bignum.h:242:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<128, false>::arg1 operator<<<128, false>(ap_int_base<128, false> const&, int)' into 'Bignum<32, 64>::rshift_safe(int)' (./bignum.h:242:13)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::size() const' into 'Bignum<32, 64>::rshift_safe(int)' (./bignum.h:236:13)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::size() const' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:110:21)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::rshift_safe(int)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:211:7)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::set_block(int, ap_uint<64>)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:207:11)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(int)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:207:24)
INFO: [HLS 214-131] Inlining function 'ap_uint<128>::ap_uint(int)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:199:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::operator unsigned long long() const' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:199:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<128, false>::arg1 operator>><128, false>(ap_int_base<128, false> const&, int)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:199:17)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::set_block(int, ap_uint<64>)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:198:11)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint<128>(ap_uint<128> const&)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:198:28)
INFO: [HLS 214-131] Inlining function 'ap_uint<128>::ap_uint<130>(ap_int<130> const&)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:197:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<129, false>::RType<64, false>::minus operator-<129, false, 64, false>(ap_int_base<129, false> const&, ap_int_base<64, false> const&)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:197:32)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::block(int) const' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:197:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<64, false>::plus operator+<128, false, 64, false>(ap_int_base<128, false> const&, ap_int_base<64, false> const&)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:197:15)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::block(int) const' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:197:19)
INFO: [HLS 214-131] Inlining function 'ap_uint<128>::ap_uint(int)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:192:11)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::set_block(int, ap_uint<64>)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:189:9)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint<128>(ap_uint<128> const&)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:189:22)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::set_block(int, ap_uint<64>)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:184:13)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint<129>(ap_uint<129> const&)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:184:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<64, false>::plus operator+<128, false, 64, false>(ap_int_base<128, false> const&, ap_int_base<64, false> const&)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:184:47)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::block(int) const' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:184:51)
INFO: [HLS 214-131] Inlining function 'ap_uint<128>::ap_uint(int)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:182:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::operator unsigned long long() const' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:182:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<128, false>::arg1 operator>><128, false>(ap_int_base<128, false> const&, int)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:182:21)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::set_block(int, ap_uint<64>)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:181:15)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint<128>(ap_uint<128> const&)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:181:28)
INFO: [HLS 214-131] Inlining function 'ap_uint<128>::ap_uint<130>(ap_int<130> const&)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:180:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<129, false>::RType<64, false>::minus operator-<129, false, 64, false>(ap_int_base<129, false> const&, ap_int_base<64, false> const&)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:180:32)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::block(int) const' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:180:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<64, false>::plus operator+<128, false, 64, false>(ap_int_base<128, false> const&, ap_int_base<64, false> const&)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:180:19)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::block(int) const' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:180:23)
INFO: [HLS 214-131] Inlining function 'ap_uint<128>::ap_uint(int)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:175:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::operator--()' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:174:11)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<64, false>::operator<<64, false>(ap_int_base<64, false> const&) const' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:172:28)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::block(int) const' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:172:32)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::block(int) const' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:172:15)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<64, false>::operator!=<64, false>(ap_int_base<64, false> const&) const' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:167:40)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::block(int) const' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:167:45)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::block(int) const' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:167:27)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::set_block(int, ap_uint<64>)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:158:9)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint<128>(ap_uint<128> const&)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:158:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>& operator>>=<128, false>(ap_int_base<128, false>&, int)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:156:11)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::set_block(int, ap_uint<64>)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:155:11)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint<128>(ap_uint<128> const&)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:155:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>& ap_int_base<128, false>::operator+=<192, false>(ap_int_base<192, false> const&)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:154:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<64, false>::mult operator*<128, false, 64, false>(ap_int_base<128, false> const&, ap_int_base<64, false> const&)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:154:19)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::block(int) const' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:154:23)
INFO: [HLS 214-131] Inlining function 'ap_uint<128>::ap_uint(int)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:149:17)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<128, false>::operator<<128, false>(ap_int_base<128, false> const&) const' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:146:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<64, false>::div operator/<128, false, 64, false>(ap_int_base<128, false> const&, ap_int_base<64, false> const&)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:144:58)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<128, false>::logic operator|<128, false, 128, false>(ap_int_base<128, false> const&, ap_int_base<128, false> const&)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:143:61)
INFO: [HLS 214-131] Inlining function 'ap_uint<128>::ap_uint<64>(ap_uint<64> const&)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:144:18)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::block(int) const' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:144:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<128, false>::arg1 operator<<<128, false>(ap_int_base<128, false> const&, int)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:143:53)
INFO: [HLS 214-131] Inlining function 'ap_uint<128>::ap_uint<64>(ap_uint<64> const&)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:143:18)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::block(int) const' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:143:39)
INFO: [HLS 214-131] Inlining function 'ap_uint<128>::ap_uint<130>(ap_int<130> const&)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:136:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<($_0)32, true>::minus operator-<128, false>(ap_int_base<128, false> const&, int)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:136:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<128, false>::arg1 operator<<<128, false>(ap_int_base<128, false> const&, int)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:136:52)
INFO: [HLS 214-131] Inlining function 'ap_uint<128>::ap_uint(int)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:136:30)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::Bignum(ap_uint<64>)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:135:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(int)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:135:12)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::size() const' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:134:21)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::block(int) const' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:131:12)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::lshift_safe(int)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:130:7)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::lshift_safe(int)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:129:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>& operator>>=<64, false>(ap_int_base<64, false>&, int)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:126:10)
INFO: [HLS 214-131] Inlining function 'bool operator==<64, false>(ap_int_base<64, false> const&, int)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:125:14)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::block(int) const' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:121:18)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::size() const' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:115:9)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::set_block(int, ap_uint<64>)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:113:9)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(int)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:113:22)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(int)' into 'operator%(Bignum<32, 64> const&, Bignum<32, 64> const&)' (./bignum.h:103:12)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::Bignum(ap_uint<64>)' into 'operator%(Bignum<32, 64> const&, Bignum<32, 64> const&)' (./bignum.h:103:12)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::Bignum(ap_uint<64>)' into 'operator%(Bignum<32, 64> const&, Bignum<32, 64> const&)' (./bignum.h:103:15)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(int)' into 'operator%(Bignum<32, 64> const&, Bignum<32, 64> const&)' (./bignum.h:103:15)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::size() const' into 'operator<(Bignum<32, 64> const&, Bignum<32, 64> const&)' (./bignum.h:249:21)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<64, false>::operator<<64, false>(ap_int_base<64, false> const&) const' into 'operator<(Bignum<32, 64> const&, Bignum<32, 64> const&)' (./bignum.h:260:24)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::block(int) const' into 'operator<(Bignum<32, 64> const&, Bignum<32, 64> const&)' (./bignum.h:260:28)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::block(int) const' into 'operator<(Bignum<32, 64> const&, Bignum<32, 64> const&)' (./bignum.h:260:15)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<64, false>::operator!=<64, false>(ap_int_base<64, false> const&) const' into 'operator<(Bignum<32, 64> const&, Bignum<32, 64> const&)' (./bignum.h:258:32)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::block(int) const' into 'operator<(Bignum<32, 64> const&, Bignum<32, 64> const&)' (./bignum.h:258:37)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::block(int) const' into 'operator<(Bignum<32, 64> const&, Bignum<32, 64> const&)' (./bignum.h:258:23)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::size() const' into 'operator<(Bignum<32, 64> const&, Bignum<32, 64> const&)' (./bignum.h:250:15)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::ap_bit_ref(ap_int_base<64, false>*, int)' into 'ap_int_base<64, false>::operator[](int)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1174:30)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::block(int) const' into 'Bignum<32, 64>::operator[](int) const' (./bignum.h:47:12)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator bool() const' into 'Bignum<32, 64>::operator[](int) const' (./bignum.h:47:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'Bignum<32, 64>::operator[](int) const' (./bignum.h:47:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<193, false>::ap_int_base<192, false>(ap_int_base<192, false> const&)' into 'ap_int_base<192, false>::RType<64, false>::plus operator+<192, false, 64, false>(ap_int_base<192, false> const&, ap_int_base<64, false> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_uint<193>::ap_uint<193, false>(ap_int_base<193, false> const&)' into 'ap_int_base<192, false>::RType<64, false>::plus operator+<192, false, 64, false>(ap_int_base<192, false> const&, ap_int_base<64, false> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<193, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<192, false>::RType<64, false>::plus operator+<192, false, 64, false>(ap_int_base<192, false> const&, ap_int_base<64, false> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(int)' into 'operator*(Bignum<32, 64> const&, Bignum<32, 64> const&)' (./bignum.h:86:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>& operator>>=<128, false>(ap_int_base<128, false>&, int)' into 'operator*(Bignum<32, 64> const&, Bignum<32, 64> const&)' (./bignum.h:95:11)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::set_block(int, ap_uint<64>)' into 'operator*(Bignum<32, 64> const&, Bignum<32, 64> const&)' (./bignum.h:94:11)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint<128>(ap_uint<128> const&)' into 'operator*(Bignum<32, 64> const&, Bignum<32, 64> const&)' (./bignum.h:94:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>& ap_int_base<128, false>::operator+=<193, false>(ap_int_base<193, false> const&)' into 'operator*(Bignum<32, 64> const&, Bignum<32, 64> const&)' (./bignum.h:93:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>::RType<64, false>::plus operator+<192, false, 64, false>(ap_int_base<192, false> const&, ap_int_base<64, false> const&)' into 'operator*(Bignum<32, 64> const&, Bignum<32, 64> const&)' (./bignum.h:93:58)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::block(int) const' into 'operator*(Bignum<32, 64> const&, Bignum<32, 64> const&)' (./bignum.h:93:62)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<64, false>::mult operator*<128, false, 64, false>(ap_int_base<128, false> const&, ap_int_base<64, false> const&)' into 'operator*(Bignum<32, 64> const&, Bignum<32, 64> const&)' (./bignum.h:93:45)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::block(int) const' into 'operator*(Bignum<32, 64> const&, Bignum<32, 64> const&)' (./bignum.h:93:49)
INFO: [HLS 214-131] Inlining function 'ap_uint<128>::ap_uint<64>(ap_uint<64> const&)' into 'operator*(Bignum<32, 64> const&, Bignum<32, 64> const&)' (./bignum.h:93:14)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::block(int) const' into 'operator*(Bignum<32, 64> const&, Bignum<32, 64> const&)' (./bignum.h:93:35)
INFO: [HLS 214-131] Inlining function 'ap_uint<128>::ap_uint(int)' into 'operator*(Bignum<32, 64> const&, Bignum<32, 64> const&)' (./bignum.h:89:17)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::Bignum(ap_uint<64>)' into 'operator*(Bignum<32, 64> const&, Bignum<32, 64> const&)' (./bignum.h:86:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(int)' into 'fpga_powm(Bignum<32, 64>, Bignum<32, 64>, Bignum<32, 64>)' (fpga_rsa.cc:42:20)
INFO: [HLS 214-131] Inlining function 'operator%(Bignum<32, 64> const&, Bignum<32, 64> const&)' into 'fpga_powm(Bignum<32, 64>, Bignum<32, 64>, Bignum<32, 64>)' (fpga_rsa.cc:61:19)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::Bignum(ap_uint<64>)' into 'fpga_powm(Bignum<32, 64>, Bignum<32, 64>, Bignum<32, 64>)' (fpga_rsa.cc:42:13)
INFO: [HLS 214-131] Inlining function 'operator==(Bignum<32, 64> const&, Bignum<32, 64> const&)' into 'fpga_powm(Bignum<32, 64>, Bignum<32, 64>, Bignum<32, 64>)' (fpga_rsa.cc:44:15)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::rshift_safe(int)' into 'fpga_powm(Bignum<32, 64>, Bignum<32, 64>, Bignum<32, 64>)' (fpga_rsa.cc:60:9)
INFO: [HLS 214-131] Inlining function 'operator%(Bignum<32, 64> const&, Bignum<32, 64> const&)' into 'fpga_powm(Bignum<32, 64>, Bignum<32, 64>, Bignum<32, 64>)' (fpga_rsa.cc:58:31)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(int)' into 'fpga_powm(Bignum<32, 64>, Bignum<32, 64>, Bignum<32, 64>)' (fpga_rsa.cc:45:22)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::Bignum(ap_uint<64>)' into 'fpga_powm(Bignum<32, 64>, Bignum<32, 64>, Bignum<32, 64>)' (fpga_rsa.cc:45:12)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::operator[](int) const' into 'fpga_powm(Bignum<32, 64>, Bignum<32, 64>, Bignum<32, 64>)' (fpga_rsa.cc:57:11)
INFO: [HLS 214-131] Inlining function 'operator>(Bignum<32, 64> const&, Bignum<32, 64> const&)' into 'fpga_powm(Bignum<32, 64>, Bignum<32, 64>, Bignum<32, 64>)' (fpga_rsa.cc:56:11)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(int)' into 'fpga_powm(Bignum<32, 64>, Bignum<32, 64>, Bignum<32, 64>)' (fpga_rsa.cc:51:18)
INFO: [HLS 214-131] Inlining function 'operator%(Bignum<32, 64> const&, Bignum<32, 64> const&)' into 'fpga_powm(Bignum<32, 64>, Bignum<32, 64>, Bignum<32, 64>)' (fpga_rsa.cc:53:9)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::Bignum(ap_uint<64>)' into 'fpga_powm(Bignum<32, 64>, Bignum<32, 64>, Bignum<32, 64>)' (fpga_rsa.cc:51:13)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::get() const' into 'ap_int_base<32, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_uint<32>::ap_uint<64, false>(ap_range_ref<64, false> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:255:92)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::block(int) const' into 'write_rsa_num(Bignum<32, 64>, hls::stream<ap_uint<32>, 0>&)' (fpga_rsa.cc:35:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<64, false>(ap_range_ref<64, false> const&)' into 'write_rsa_num(Bignum<32, 64>, hls::stream<ap_uint<32>, 0>&)' (fpga_rsa.cc:35:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'write_rsa_num(Bignum<32, 64>, hls::stream<ap_uint<32>, 0>&)' (fpga_rsa.cc:35:17)
INFO: [HLS 214-131] Inlining function 'read_rsa_num(hls::stream<ap_uint<32>, 0>&)' into 'dut(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&)' (fpga_rsa.cc:7:20)
INFO: [HLS 214-131] Inlining function 'write_rsa_num(Bignum<32, 64>, hls::stream<ap_uint<32>, 0>&)' into 'dut(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&)' (fpga_rsa.cc:10:3)
INFO: [HLS 214-131] Inlining function 'fpga_powm(Bignum<32, 64>, Bignum<32, 64>, Bignum<32, 64>)' into 'dut(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&)' (fpga_rsa.cc:10:17)
INFO: [HLS 214-131] Inlining function 'read_rsa_num(hls::stream<ap_uint<32>, 0>&)' into 'dut(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&)' (fpga_rsa.cc:8:24)
INFO: [HLS 214-131] Inlining function 'read_rsa_num(hls::stream<ap_uint<32>, 0>&)' into 'dut(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&)' (fpga_rsa.cc:9:23)
INFO: [HLS 214-186] Unrolling loop 'INIT' (./bignum.h:39:5) in function 'dut' completely with a factor of 31 (fpga_rsa.cc:6:0)
INFO: [HLS 214-186] Unrolling loop 'SIZE' (./bignum.h:76:5) in function 'dut' completely with a factor of 32 (fpga_rsa.cc:6:0)
INFO: [HLS 214-188] Unrolling loop 'SHIFT' (./bignum.h:238:5) in function 'dut' partially with a factor of 2 (fpga_rsa.cc:6:0)
INFO: [HLS 214-186] Unrolling loop 'DIGIT_LOOP' (fpga_rsa.cc:20:5) in function 'dut' completely with a factor of 2 (fpga_rsa.cc:6:0)
INFO: [HLS 214-188] Unrolling loop 'INNER' (./bignum.h:91:7) in function 'operator*' partially with a factor of 2 (./bignum.h:85:0)
INFO: [HLS 214-186] Unrolling loop 'INIT' (./bignum.h:39:5) in function 'operator*' completely with a factor of 31 (./bignum.h:85:0)
INFO: [HLS 214-186] Unrolling loop 'COMPARE' (./bignum.h:255:5) in function 'operator<' completely with a factor of 32 (./bignum.h:248:0)
INFO: [HLS 214-186] Unrolling loop 'SIZE' (./bignum.h:76:5) in function 'operator<' completely with a factor of 32 (./bignum.h:248:0)
INFO: [HLS 214-188] Unrolling loop 'SHIFT' (./bignum.h:238:5) in function 'Bignum<32, 64>::divide' partially with a factor of 2 (./bignum.h:108:0)
INFO: [HLS 214-186] Unrolling loop 'SIZE' (./bignum.h:76:5) in function 'Bignum<32, 64>::divide' completely with a factor of 32 (./bignum.h:108:0)
INFO: [HLS 214-188] Unrolling loop 'CLEAR_UPPER' (./bignum.h:204:5) in function 'Bignum<32, 64>::divide' partially with a factor of 2 (./bignum.h:108:0)
INFO: [HLS 214-188] Unrolling loop 'PARTIAL' (./bignum.h:151:7) in function 'Bignum<32, 64>::divide' partially with a factor of 2 (./bignum.h:108:0)
INFO: [HLS 214-188] Unrolling loop 'COMPARE' (./bignum.h:165:9) in function 'Bignum<32, 64>::divide' partially with a factor of 2 (./bignum.h:108:0)
INFO: [HLS 214-188] Unrolling loop 'REM' (./bignum.h:194:7) in function 'Bignum<32, 64>::divide' partially with a factor of 2 (./bignum.h:108:0)
INFO: [HLS 214-186] Unrolling loop 'INIT' (./bignum.h:39:5) in function 'Bignum<32, 64>::divide' completely with a factor of 31 (./bignum.h:108:0)
INFO: [HLS 214-188] Unrolling loop 'SHIFT' (./bignum.h:220:7) in function 'Bignum<32, 64>::divide' partially with a factor of 2 (./bignum.h:108:0)
INFO: [HLS 214-188] Unrolling loop 'NORMALIZE' (./bignum.h:123:5) in function 'Bignum<32, 64>::divide' partially with a factor of 2 (./bignum.h:108:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'strm_out' with compact=bit mode in 32-bits (fpga_rsa.cc:6:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'strm_in' with compact=bit mode in 32-bits (fpga_rsa.cc:6:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ssdm_int<32, false>s' into '_llvm.fpga.unpack.bits.s_struct.ap_uint<32>s.i32.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.ap_uint<32>s.i32.1' into 'dut(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_uint<32>s' into 'dut(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 16.467 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.142 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:674: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.033 seconds; current allocated memory: 1.071 GB.
INFO: [XFORM 203-510] Pipelining loop 'INNER' (./bignum.h:0) in function 'operator*.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER' (./bignum.h:0) in function 'operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'NORMALIZE' in function 'Bignum<32, 64>::divide' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SHIFT' (./bignum.h:218) in function 'Bignum<32, 64>::divide' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SHIFT' (./bignum.h:218) in function 'Bignum<32, 64>::divide' automatically.
INFO: [XFORM 203-510] Pipelining loop 'PARTIAL' (./bignum.h:149) in function 'Bignum<32, 64>::divide' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COMPARE' (./bignum.h:163) in function 'Bignum<32, 64>::divide' automatically.
INFO: [XFORM 203-510] Pipelining loop 'REM' (./bignum.h:149) in function 'Bignum<32, 64>::divide' automatically.
INFO: [XFORM 203-510] Pipelining loop 'CLEAR_UPPER' (./bignum.h:204) in function 'Bignum<32, 64>::divide' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SHIFT' (./bignum.h:235) in function 'Bignum<32, 64>::divide' automatically.
INFO: [XFORM 203-510] Pipelining loop 'READ_LOOP' (fpga_rsa.cc:20) in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'READ_LOOP' (fpga_rsa.cc:20) in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'READ_LOOP' (fpga_rsa.cc:20) in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_1' (./bignum.h:14) in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SHIFT' (./bignum.h:235) in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_LOOP' (fpga_rsa.cc:34) in function 'dut' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'WRITE_LOOP' (fpga_rsa.cc:34) in function 'dut' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'DIGIT_LOOP' (./bignum.h:64) in function 'dut' completely with a factor of 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./bignum.h:248:39) to (./bignum.h:78:11) in function 'operator<'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./bignum.h:0) to (./bignum.h:59:9) in function 'operator*.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./bignum.h:59:9) in function 'operator*.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./bignum.h:0) to (./bignum.h:59:9) in function 'operator*'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./bignum.h:59:9) in function 'operator*'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./bignum.h:67:14) to (./bignum.h:238:5) in function 'dut'... converting 32 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./bignum.h:172:23) to (./bignum.h:172:13) in function 'Bignum<32, 64>::divide'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./bignum.h:197:27) to (./bignum.h:59:9) in function 'Bignum<32, 64>::divide'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./bignum.h:197:27) to (./bignum.h:59:9) in function 'Bignum<32, 64>::divide'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./bignum.h:141:8) to (./bignum.h:151:7) in function 'Bignum<32, 64>::divide'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./bignum.h:135) to (./bignum.h:112:5) in function 'Bignum<32, 64>::divide'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./bignum.h:0) to (./bignum.h:115:9) in function 'Bignum<32, 64>::divide'... converting 32 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./bignum.h:0) to (./bignum.h:139:5) in function 'Bignum<32, 64>::divide'... converting 32 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./bignum.h:0) to (./bignum.h:238:5) in function 'Bignum<32, 64>::divide'... converting 32 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.043 seconds; current allocated memory: 1.071 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTER' (./bignum.h:89:13) in function 'operator*.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTER' (./bignum.h:89:13) in function 'operator*'.
WARNING: [HLS 200-960] Cannot flatten loop 'POWM_LOOP' (./bignum.h:263:39) in function 'dut' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'SEARCH' (./bignum.h:163:13) in function 'Bignum<32, 64>::divide' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'DIVIDE' (./bignum.h:139:14) in function 'Bignum<32, 64>::divide' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'agg.result' (./bignum.h:60:22)
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'b.digits.data.V' (fpga_rsa.cc:48:13)
INFO: [HLS 200-472] Inferring partial write operation for 'e.digits.data.V' (fpga_rsa.cc:49:13)
INFO: [HLS 200-472] Inferring partial write operation for 'agg.tmp2.i99.i' (./bignum.h:104:14)
INFO: [HLS 200-472] Inferring partial write operation for 'b.digits.data.V' (fpga_rsa.cc:53:5)
INFO: [HLS 200-472] Inferring partial write operation for 'result.digits.data.V' (fpga_rsa.cc:58:16)
INFO: [HLS 200-472] Inferring partial write operation for 'b.digits.data.V' (fpga_rsa.cc:61:9)
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'r' (./bignum.h:109:14)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.833 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dut' ...
WARNING: [SYN 201-103] Legalizing function name 'operator<' to 'operator_lt'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_OUTER_INNER' to 'operator_Pipeline_OUTER_INNER'.
WARNING: [SYN 201-103] Legalizing function name 'operator*' to 'operator_mul'.
WARNING: [SYN 201-103] Legalizing function name 'operator*.1_Pipeline_OUTER_INNER' to 'operator_1_Pipeline_OUTER_INNER'.
WARNING: [SYN 201-103] Legalizing function name 'operator*.1' to 'operator_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_READ_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'READ_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'dut_Pipeline_READ_LOOP' (loop 'READ_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp.V', D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'strm_in' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp.V', D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'strm_in' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'READ_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.898 seconds; current allocated memory: 1.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_READ_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'READ_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'dut_Pipeline_READ_LOOP3' (loop 'READ_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp.V', D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'strm_in' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp.V', D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'strm_in' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'READ_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_READ_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'READ_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'dut_Pipeline_READ_LOOP4' (loop 'READ_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp.V', D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'strm_in' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp.V', D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'strm_in' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'READ_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1068')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_14_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'divide_Pipeline_NORMALIZE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'NORMALIZE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'NORMALIZE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'divide_Pipeline_SHIFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SHIFT'.
WARNING: [HLS 200-885] The II Violation in module 'divide_Pipeline_SHIFT' (loop 'SHIFT'): Unable to schedule 'load' operation ('v_load_65', ./bignum.h:67) on array 'v' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'v'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 6, loop 'SHIFT'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'divide_Pipeline_SHIFT5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SHIFT'.
WARNING: [HLS 200-885] The II Violation in module 'divide_Pipeline_SHIFT5' (loop 'SHIFT'): Unable to schedule 'load' operation ('r_load', ./bignum.h:67) on array 'r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 6, loop 'SHIFT'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 1.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'divide_Pipeline_PARTIAL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PARTIAL'.
WARNING: [HLS 200-880] The II Violation in module 'divide_Pipeline_PARTIAL' (loop 'PARTIAL'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('k_V_13_write_ln149', ./bignum.h:149) of variable 'trunc_ln149_1', ./bignum.h:149 on local variable 'k.V' and 'load' operation ('k_V_13_load_1') on local variable 'k.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 8, loop 'PARTIAL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'divide_Pipeline_COMPARE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COMPARE'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1068')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1068')) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1068_92')) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1068_92')) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1068_92')) in the first pipeline iteration (II = 5 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 6, loop 'COMPARE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.326 seconds; current allocated memory: 1.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'divide_Pipeline_ADJUST' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ADJUST'.
WARNING: [HLS 200-880] The II Violation in module 'divide_Pipeline_ADJUST' (loop 'ADJUST'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'sub' operation ('k.V') and 'select' operation ('select_ln177', ./bignum.h:177).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'ADJUST'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'divide_Pipeline_REM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'REM'.
WARNING: [HLS 200-880] The II Violation in module 'divide_Pipeline_REM' (loop 'REM'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('k.V', ./bignum.h:67) and 'select' operation ('k_V_21_cast').
WARNING: [HLS 200-880] The II Violation in module 'divide_Pipeline_REM' (loop 'REM'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'add' operation ('k.V', ./bignum.h:67) and 'select' operation ('k_V_21_cast').
WARNING: [HLS 200-880] The II Violation in module 'divide_Pipeline_REM' (loop 'REM'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'add' operation ('k.V', ./bignum.h:67) and 'select' operation ('k_V_21_cast').
WARNING: [HLS 200-880] The II Violation in module 'divide_Pipeline_REM' (loop 'REM'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'add' operation ('k.V', ./bignum.h:67) and 'select' operation ('k_V_21_cast').
WARNING: [HLS 200-880] The II Violation in module 'divide_Pipeline_REM' (loop 'REM'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'store' operation ('r_addr_3_write_ln60', ./bignum.h:60) of variable 'trunc_ln223_1' on array 'r' and 'load' operation ('r_load', ./bignum.h:67) on array 'r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 8, loop 'REM'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 1.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'divide_Pipeline_CLEAR_UPPER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CLEAR_UPPER'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'CLEAR_UPPER'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'divide_Pipeline_SHIFT6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SHIFT'.
WARNING: [HLS 200-880] The II Violation in module 'divide_Pipeline_SHIFT6' (loop 'SHIFT'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('r_addr_write_ln60', ./bignum.h:60) of variable 'select_ln1691' on array 'r' and 'load' operation ('r_load', ./bignum.h:67) on array 'r'.
WARNING: [HLS 200-880] The II Violation in module 'divide_Pipeline_SHIFT6' (loop 'SHIFT'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('r_addr_write_ln60', ./bignum.h:60) of variable 'select_ln1691' on array 'r' and 'load' operation ('r_load', ./bignum.h:67) on array 'r'.
WARNING: [HLS 200-880] The II Violation in module 'divide_Pipeline_SHIFT6' (loop 'SHIFT'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('r_addr_write_ln60', ./bignum.h:60) of variable 'select_ln1691' on array 'r' and 'load' operation ('r_load', ./bignum.h:67) on array 'r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 4, loop 'SHIFT'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 1.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'divide' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (7.14725ns) exceeds the target (target clock period: 8.5ns, clock uncertainty: 2.295ns, effective delay budget: 6.205ns).
WARNING: [HLS 200-1016] The critical path in module 'divide' consists of the following:	'load' operation ('j_load', ./bignum.h:140) on local variable 'j' [973]  (0 ns)
	'add' operation ('add_ln141', ./bignum.h:141) [979]  (1.87 ns)
	'add' operation ('add_ln143', ./bignum.h:143) [981]  (1.87 ns)
	'icmp' operation ('icmp_ln66', ./bignum.h:66) [984]  (0.959 ns)
	blocking operation 2.45 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.966 seconds; current allocated memory: 1.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.199 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_lt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.078 seconds; current allocated memory: 1.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.886 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_OUTER_INNER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTER_INNER'.
WARNING: [HLS 200-880] The II Violation in module 'operator_Pipeline_OUTER_INNER' (loop 'OUTER_INNER'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('agg_result_addr_write_ln60', ./bignum.h:60) of variable 'add_ln223' on array 'agg_result' and 'load' operation ('agg_result_load', ./bignum.h:67) on array 'agg_result'.
WARNING: [HLS 200-880] The II Violation in module 'operator_Pipeline_OUTER_INNER' (loop 'OUTER_INNER'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('agg_result_addr_write_ln60', ./bignum.h:60) of variable 'add_ln223' on array 'agg_result' and 'load' operation ('agg_result_load', ./bignum.h:67) on array 'agg_result'.
WARNING: [HLS 200-880] The II Violation in module 'operator_Pipeline_OUTER_INNER' (loop 'OUTER_INNER'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('agg_result_addr_write_ln60', ./bignum.h:60) of variable 'add_ln223' on array 'agg_result' and 'load' operation ('agg_result_load', ./bignum.h:67) on array 'agg_result'.
WARNING: [HLS 200-880] The II Violation in module 'operator_Pipeline_OUTER_INNER' (loop 'OUTER_INNER'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('agg_result_addr_1_write_ln60', ./bignum.h:60) of variable 'add_ln223_1' on array 'agg_result' and 'load' operation ('agg_result_load', ./bignum.h:67) on array 'agg_result'.
WARNING: [HLS 200-880] The II Violation in module 'operator_Pipeline_OUTER_INNER' (loop 'OUTER_INNER'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'store' operation ('agg_result_addr_1_write_ln60', ./bignum.h:60) of variable 'add_ln223_1' on array 'agg_result' and 'load' operation ('agg_result_load', ./bignum.h:67) on array 'agg_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 13, loop 'OUTER_INNER'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.905 seconds; current allocated memory: 1.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 1.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_SHIFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SHIFT'.
WARNING: [HLS 200-880] The II Violation in module 'dut_Pipeline_SHIFT' (loop 'SHIFT'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('e_digits_data_V_addr_write_ln60', ./bignum.h:60) of variable 'trunc_ln3' on array 'e_digits_data_V' and 'load' operation ('e_digits_data_V_load', ./bignum.h:67) on array 'e_digits_data_V'.
WARNING: [HLS 200-880] The II Violation in module 'dut_Pipeline_SHIFT' (loop 'SHIFT'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('e_digits_data_V_addr_write_ln60', ./bignum.h:60) of variable 'trunc_ln3' on array 'e_digits_data_V' and 'load' operation ('e_digits_data_V_load', ./bignum.h:67) on array 'e_digits_data_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'SHIFT'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 1.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_OUTER_INNER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTER_INNER'.
WARNING: [HLS 200-880] The II Violation in module 'operator_1_Pipeline_OUTER_INNER' (loop 'OUTER_INNER'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('agg_result_addr_write_ln60', ./bignum.h:60) of variable 'add_ln223' on array 'agg_result' and 'load' operation ('agg_result_load', ./bignum.h:67) on array 'agg_result'.
WARNING: [HLS 200-880] The II Violation in module 'operator_1_Pipeline_OUTER_INNER' (loop 'OUTER_INNER'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('agg_result_addr_write_ln60', ./bignum.h:60) of variable 'add_ln223' on array 'agg_result' and 'load' operation ('agg_result_load', ./bignum.h:67) on array 'agg_result'.
WARNING: [HLS 200-880] The II Violation in module 'operator_1_Pipeline_OUTER_INNER' (loop 'OUTER_INNER'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('agg_result_addr_write_ln60', ./bignum.h:60) of variable 'add_ln223' on array 'agg_result' and 'load' operation ('agg_result_load', ./bignum.h:67) on array 'agg_result'.
WARNING: [HLS 200-880] The II Violation in module 'operator_1_Pipeline_OUTER_INNER' (loop 'OUTER_INNER'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('agg_result_addr_2_write_ln60', ./bignum.h:60) of variable 'add_ln223_1' on array 'agg_result' and 'load' operation ('agg_result_load', ./bignum.h:67) on array 'agg_result'.
WARNING: [HLS 200-880] The II Violation in module 'operator_1_Pipeline_OUTER_INNER' (loop 'OUTER_INNER'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'store' operation ('agg_result_addr_2_write_ln60', ./bignum.h:60) of variable 'add_ln223_1' on array 'agg_result' and 'load' operation ('agg_result_load', ./bignum.h:67) on array 'agg_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 13, loop 'OUTER_INNER'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.364 seconds; current allocated memory: 1.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 1.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_WRITE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'dut_Pipeline_WRITE_LOOP' (loop 'WRITE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('strm_out_write_ln173', D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'strm_out' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('strm_out_write_ln173', D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'strm_out' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'WRITE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.75 seconds; current allocated memory: 1.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.694 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_READ_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_READ_LOOP' pipeline 'READ_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_READ_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.644 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_READ_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_READ_LOOP3' pipeline 'READ_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_READ_LOOP3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_READ_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_READ_LOOP4' pipeline 'READ_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_READ_LOOP4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_VITIS_LOOP_14_1' pipeline 'VITIS_LOOP_14_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_VITIS_LOOP_14_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'divide_Pipeline_NORMALIZE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'divide_Pipeline_NORMALIZE' pipeline 'NORMALIZE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'divide_Pipeline_NORMALIZE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'divide_Pipeline_SHIFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'divide_Pipeline_SHIFT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'divide_Pipeline_SHIFT5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'divide_Pipeline_SHIFT5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'divide_Pipeline_PARTIAL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_64ns_128_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'divide_Pipeline_PARTIAL'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'divide_Pipeline_COMPARE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'divide_Pipeline_COMPARE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'divide_Pipeline_ADJUST' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'divide_Pipeline_ADJUST' pipeline 'ADJUST' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'divide_Pipeline_ADJUST'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'divide_Pipeline_REM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'divide_Pipeline_REM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'divide_Pipeline_CLEAR_UPPER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'divide_Pipeline_CLEAR_UPPER'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'divide_Pipeline_SHIFT6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'divide_Pipeline_SHIFT6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'divide' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_65ns_192_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_128ns_64ns_64_132_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'divide'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.634 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_lt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_lt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.808 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_OUTER_INNER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_OUTER_INNER' pipeline 'OUTER_INNER' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_64ns_128_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_OUTER_INNER'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.757 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_64ns_128_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_mul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.369 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_SHIFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_SHIFT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_OUTER_INNER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_OUTER_INNER' pipeline 'OUTER_INNER' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_64ns_128_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_OUTER_INNER'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_64ns_128_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.364 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_WRITE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_WRITE_LOOP' pipeline 'WRITE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_WRITE_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/strm_in' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/strm_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dut' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_64ns_128_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.571 seconds; current allocated memory: 1.071 GB.
INFO: [RTMG 210-278] Implementing memory 'dut_divide_w_digits_data_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'dut_q_digits_data_V_RAM_AUTO_0R0W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'dut_zero_digits_data_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'dut_modulus_digits_data_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 4.374 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.826 seconds; current allocated memory: 1.071 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dut.
INFO: [VLOG 209-307] Generating Verilog RTL for dut.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.91 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8 seconds. CPU system time: 2 seconds. Elapsed time: 72.323 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1661.71 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 9 seconds. Total CPU system time: 2 seconds. Total elapsed time: 1748.71 seconds; peak allocated memory: 1.071 GB.
INFO: [Common 17-206] Exiting vitis_hls at Thu Dec 19 09:24:03 2024...
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 8.5 -name default 
INFO: [HLS 200-1510] Running: config_export -output D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj 
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file rsa.prj/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 13.792 seconds; current allocated memory: 106.438 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.194 seconds; peak allocated memory: 1.073 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 8.5 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.205 seconds; current allocated memory: 323.039 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 4.639 seconds; peak allocated memory: 1.069 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 8.5 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.464 seconds; current allocated memory: 106.723 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 10.933 seconds; peak allocated memory: 1.068 GB.
