

================================================================
== Vivado HLS Report for 'conv'
================================================================
* Date:           Mon Dec  2 16:50:09 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        conv_hls
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.873|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  12186|  12186|  12186|  12186|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-------+-------+----------+-----------+-----------+------+----------+
        |           |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-------+-------+----------+-----------+-----------+------+----------+
        |- Row_Col  |  12184|  12184|        35|         18|          1|   676|    yes   |
        +-----------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|     27|       0|   1814|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|      -|     662|    812|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    329|
|Register         |        -|      -|    1813|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|     28|    2475|   2955|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |     12|       2|      5|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------+---------------------+---------+-------+-----+-----+
    |        Instance       |        Module       | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------+---------------------+---------+-------+-----+-----+
    |conv_AXILiteS_s_axi_U  |conv_AXILiteS_s_axi  |        0|      0|  150|  232|
    |conv_gmem_m_axi_U      |conv_gmem_m_axi      |        2|      0|  512|  580|
    +-----------------------+---------------------+---------+-------+-----+-----+
    |Total                  |                     |        2|      0|  662|  812|
    +-----------------------+---------------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |conv_mac_muladd_5bkb_U1  |conv_mac_muladd_5bkb  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |tmp_11_fu_919_p2                    |     *    |      3|  0|  20|          32|          32|
    |tmp_12_fu_923_p2                    |     *    |      3|  0|  20|          32|          32|
    |tmp_13_fu_936_p2                    |     *    |      3|  0|  20|          32|          32|
    |tmp_14_fu_940_p2                    |     *    |      3|  0|  20|          32|          32|
    |tmp_15_fu_948_p2                    |     *    |      3|  0|  20|          32|          32|
    |tmp_16_fu_952_p2                    |     *    |      3|  0|  20|          32|          32|
    |tmp_17_fu_970_p2                    |     *    |      3|  0|  20|          32|          32|
    |tmp_7_fu_907_p2                     |     *    |      3|  0|  20|          32|          32|
    |tmp_9_fu_911_p2                     |     *    |      3|  0|  20|          32|          32|
    |A2_sum1_fu_768_p2                   |     +    |      0|  0|  32|          64|          64|
    |A2_sum2_fu_784_p2                   |     +    |      0|  0|  32|          64|          64|
    |A2_sum3_fu_803_p2                   |     +    |      0|  0|  32|          64|          64|
    |A2_sum4_fu_820_p2                   |     +    |      0|  0|  32|          64|          64|
    |A2_sum5_fu_837_p2                   |     +    |      0|  0|  32|          64|          64|
    |A2_sum6_fu_862_p2                   |     +    |      0|  0|  32|          64|          64|
    |A2_sum7_fu_879_p2                   |     +    |      0|  0|  32|          64|          64|
    |A2_sum8_fu_896_p2                   |     +    |      0|  0|  32|          64|          64|
    |A2_sum_fu_696_p2                    |     +    |      0|  0|  32|          64|          64|
    |i_1_fu_591_p2                       |     +    |      0|  0|  15|           5|           1|
    |i_1_mid1_fu_639_p2                  |     +    |      0|  0|  15|           5|           2|
    |indvar_flatten_next_fu_603_p2       |     +    |      0|  0|  14|          10|           1|
    |j_1_fu_848_p2                       |     +    |      0|  0|  15|           5|           1|
    |kernel4_sum1_fu_473_p2              |     +    |      0|  0|  38|          31|           2|
    |kernel4_sum2_fu_489_p2              |     +    |      0|  0|  38|          31|           2|
    |kernel4_sum3_fu_505_p2              |     +    |      0|  0|  38|          31|           3|
    |kernel4_sum4_fu_521_p2              |     +    |      0|  0|  38|          31|           3|
    |kernel4_sum5_fu_537_p2              |     +    |      0|  0|  38|          31|           3|
    |kernel4_sum6_fu_553_p2              |     +    |      0|  0|  38|          31|           3|
    |kernel4_sum7_fu_569_p2              |     +    |      0|  0|  38|          31|           4|
    |kernel4_sum_fu_457_p2               |     +    |      0|  0|  38|          31|           1|
    |out6_sum_fu_965_p2                  |     +    |      0|  0|  38|          31|          31|
    |tmp1_fu_931_p2                      |     +    |      0|  0|  32|          32|          32|
    |tmp2_fu_915_p2                      |     +    |      0|  0|  39|          32|          32|
    |tmp3_fu_927_p2                      |     +    |      0|  0|  32|          32|          32|
    |tmp4_fu_993_p2                      |     +    |      0|  0|  32|          32|          32|
    |tmp5_fu_944_p2                      |     +    |      0|  0|  39|          32|          32|
    |tmp6_fu_988_p2                      |     +    |      0|  0|  32|          32|          32|
    |tmp7_fu_984_p2                      |     +    |      0|  0|  32|          32|          32|
    |tmp_18_fu_998_p2                    |     +    |      0|  0|  32|          32|          32|
    |tmp_28_fu_690_p2                    |     +    |      0|  0|  32|          64|          64|
    |tmp_29_fu_763_p2                    |     +    |      0|  0|  32|          64|          64|
    |tmp_30_fu_779_p2                    |     +    |      0|  0|  32|          64|          64|
    |tmp_32_fu_798_p2                    |     +    |      0|  0|  32|          64|          64|
    |tmp_33_fu_814_p2                    |     +    |      0|  0|  32|          64|          64|
    |tmp_34_fu_831_p2                    |     +    |      0|  0|  32|          64|          64|
    |tmp_35_fu_857_p2                    |     +    |      0|  0|  32|          64|          64|
    |tmp_36_fu_873_p2                    |     +    |      0|  0|  32|          64|          64|
    |tmp_37_fu_890_p2                    |     +    |      0|  0|  32|          64|          64|
    |tmp_5_fu_681_p2                     |     +    |      0|  0|  15|           5|           2|
    |tmp_fu_585_p2                       |     +    |      0|  0|  15|           5|           2|
    |tmp_20_fu_675_p2                    |     -    |      0|  0|  71|          64|          64|
    |tmp_24_fu_729_p2                    |     -    |      0|  0|  71|          64|          64|
    |tmp_27_fu_757_p2                    |     -    |      0|  0|  71|          64|          64|
    |ap_block_pp0_stage0_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage12_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage13_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage14_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage15_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage17_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_11001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage9_iter0   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state21_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state21_pp0_stage1_iter1   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state30_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state31_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state36_pp0_stage16_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1003                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1016                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1029                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1042                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1055                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1068                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1081                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1095                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1108                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1120                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1133                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1655                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1659                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_916                    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_930                    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_940                    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_952                    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_964                    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_976                    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_988                    |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_fu_597_p2          |   icmp   |      0|  0|  13|          10|          10|
    |exitcond_fu_609_p2                  |   icmp   |      0|  0|  11|           5|           4|
    |ap_block_pp0_stage10_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage11_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage16_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage16_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_11001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_11001           |    or    |      0|  0|   2|           1|           1|
    |j_mid2_fu_615_p3                    |  select  |      0|  0|   5|           1|           1|
    |tmp_1_mid2_fu_623_p3                |  select  |      0|  0|   5|           1|           5|
    |tmp_2_mid2_fu_631_p3                |  select  |      0|  0|   5|           1|           5|
    |tmp_4_mid2_fu_645_p3                |  select  |      0|  0|   5|           1|           5|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |     27|  0|1814|        2271|        2030|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+-----+-----------+-----+-----------+
    |                   Name                  | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                |  101|         21|    1|         21|
    |ap_enable_reg_pp0_iter1                  |    9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_387_p4               |    9|          2|    5|         10|
    |ap_phi_mux_indvar_flatten_phi_fu_376_p4  |    9|          2|   10|         20|
    |ap_phi_mux_j_phi_fu_398_p4               |    9|          2|    5|         10|
    |ap_sig_ioackin_gmem_ARREADY              |    9|          2|    1|          2|
    |ap_sig_ioackin_gmem_AWREADY              |    9|          2|    1|          2|
    |ap_sig_ioackin_gmem_WREADY               |    9|          2|    1|          2|
    |gmem_ARADDR                              |   93|         19|   32|        608|
    |gmem_blk_n_AR                            |    9|          2|    1|          2|
    |gmem_blk_n_AW                            |    9|          2|    1|          2|
    |gmem_blk_n_B                             |    9|          2|    1|          2|
    |gmem_blk_n_R                             |    9|          2|    1|          2|
    |gmem_blk_n_W                             |    9|          2|    1|          2|
    |i_reg_383                                |    9|          2|    5|         10|
    |indvar_flatten_reg_372                   |    9|          2|   10|         20|
    |j_reg_394                                |    9|          2|    5|         10|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |Total                                    |  329|         70|   82|        727|
    +-----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |  20|   0|   20|          0|
    |ap_enable_reg_pp0_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem_ARREADY              |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem_AWREADY              |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem_WREADY               |   1|   0|    1|          0|
    |exitcond_flatten_reg_1084                |   1|   0|    1|          0|
    |exitcond_flatten_reg_1084_pp0_iter1_reg  |   1|   0|    1|          0|
    |gmem_addr_10_read_reg_1246               |  32|   0|   32|          0|
    |gmem_addr_10_reg_1143                    |  32|   0|   32|          0|
    |gmem_addr_11_read_reg_1296               |  32|   0|   32|          0|
    |gmem_addr_11_reg_1149                    |  32|   0|   32|          0|
    |gmem_addr_13_read_reg_1211               |  32|   0|   32|          0|
    |gmem_addr_13_reg_1155                    |  32|   0|   32|          0|
    |gmem_addr_14_read_reg_1261               |  32|   0|   32|          0|
    |gmem_addr_14_reg_1161                    |  32|   0|   32|          0|
    |gmem_addr_15_read_reg_1316               |  32|   0|   32|          0|
    |gmem_addr_15_reg_1167                    |  32|   0|   32|          0|
    |gmem_addr_16_read_reg_1226               |  32|   0|   32|          0|
    |gmem_addr_16_reg_1178                    |  32|   0|   32|          0|
    |gmem_addr_17_read_reg_1281               |  32|   0|   32|          0|
    |gmem_addr_17_reg_1184                    |  32|   0|   32|          0|
    |gmem_addr_18_read_reg_1331               |  32|   0|   32|          0|
    |gmem_addr_18_reg_1190                    |  32|   0|   32|          0|
    |gmem_addr_1_read_reg_1216                |  32|   0|   32|          0|
    |gmem_addr_1_reg_1036                     |  31|   0|   32|          1|
    |gmem_addr_2_read_reg_1231                |  32|   0|   32|          0|
    |gmem_addr_2_reg_1042                     |  31|   0|   32|          1|
    |gmem_addr_3_read_reg_1251                |  32|   0|   32|          0|
    |gmem_addr_3_reg_1048                     |  31|   0|   32|          1|
    |gmem_addr_4_read_reg_1266                |  32|   0|   32|          0|
    |gmem_addr_4_reg_1054                     |  31|   0|   32|          1|
    |gmem_addr_5_read_reg_1286                |  32|   0|   32|          0|
    |gmem_addr_5_reg_1060                     |  31|   0|   32|          1|
    |gmem_addr_6_read_reg_1301                |  32|   0|   32|          0|
    |gmem_addr_6_reg_1066                     |  31|   0|   32|          1|
    |gmem_addr_7_read_reg_1321                |  32|   0|   32|          0|
    |gmem_addr_7_reg_1072                     |  31|   0|   32|          1|
    |gmem_addr_8_read_reg_1336                |  32|   0|   32|          0|
    |gmem_addr_8_reg_1078                     |  31|   0|   32|          1|
    |gmem_addr_9_read_reg_1196                |  32|   0|   32|          0|
    |gmem_addr_9_reg_1137                     |  32|   0|   32|          0|
    |gmem_addr_read_reg_1201                  |  32|   0|   32|          0|
    |gmem_addr_reg_1017                       |  30|   0|   32|          2|
    |i_reg_383                                |   5|   0|    5|          0|
    |indvar_flatten_next_reg_1088             |  10|   0|   10|          0|
    |indvar_flatten_reg_372                   |  10|   0|   10|          0|
    |j_1_reg_1173                             |   5|   0|    5|          0|
    |j_mid2_reg_1093                          |   5|   0|    5|          0|
    |j_reg_394                                |   5|   0|    5|          0|
    |out6_sum_reg_1341                        |  31|   0|   31|          0|
    |tmp1_reg_1271                            |  32|   0|   32|          0|
    |tmp2_reg_1236                            |  32|   0|   32|          0|
    |tmp5_reg_1306                            |  32|   0|   32|          0|
    |tmp_11_reg_1241                          |  32|   0|   32|          0|
    |tmp_12_reg_1256                          |  32|   0|   32|          0|
    |tmp_13_reg_1276                          |  32|   0|   32|          0|
    |tmp_14_reg_1291                          |  32|   0|   32|          0|
    |tmp_15_reg_1311                          |  32|   0|   32|          0|
    |tmp_16_reg_1326                          |  32|   0|   32|          0|
    |tmp_17_reg_1346                          |  32|   0|   32|          0|
    |tmp_18_reg_1357                          |  32|   0|   32|          0|
    |tmp_1_mid2_reg_1100                      |   5|   0|    5|          0|
    |tmp_1_mid2_reg_1100_pp0_iter1_reg        |   5|   0|    5|          0|
    |tmp_20_reg_1120                          |  62|   0|   64|          2|
    |tmp_2_mid2_reg_1107                      |   5|   0|    5|          0|
    |tmp_3_cast_reg_1012                      |  30|   0|   31|          1|
    |tmp_3_reg_1023                           |  30|   0|   64|         34|
    |tmp_4_mid2_reg_1114                      |   5|   0|    5|          0|
    |tmp_5_reg_1126                           |   5|   0|    5|          0|
    |tmp_5_reg_1126_pp0_iter1_reg             |   5|   0|    5|          0|
    |tmp_6_reg_1131                           |   5|   0|   64|         59|
    |tmp_7_reg_1206                           |  32|   0|   32|          0|
    |tmp_9_reg_1221                           |  32|   0|   32|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |1813|   0| 1919|        106|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    6|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    6|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |     conv     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |     conv     | return value |
|interrupt               | out |    1| ap_ctrl_hs |     conv     | return value |
|m_axi_gmem_AWVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWADDR       | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLEN        | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWSIZE       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWBURST      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLOCK       | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWCACHE      | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWPROT       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWQOS        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREGION     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WVALID       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WREADY       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WDATA        | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WSTRB        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WLAST        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WID          | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WUSER        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARADDR       | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLEN        | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARSIZE       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARBURST      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLOCK       | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARCACHE      | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARPROT       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARQOS        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREGION     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RVALID       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RREADY       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RDATA        |  in |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RLAST        |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RID          |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RUSER        |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RRESP        |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BVALID       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BREADY       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BRESP        |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BID          |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BUSER        |  in |    1|    m_axi   |     gmem     |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

