
Nucleo-L432KC-SensorFusionMPU6050.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bc04  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000654  0800bd98  0800bd98  0001bd98  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c3ec  0800c3ec  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800c3ec  0800c3ec  0001c3ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c3f4  0800c3f4  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c3f4  0800c3f4  0001c3f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c3f8  0800c3f8  0001c3f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800c3fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001cf4  200001e0  0800c5dc  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001ed4  0800c5dc  00021ed4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022c6d  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000044ac  00000000  00000000  00042e7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c40  00000000  00000000  00047330  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001a78  00000000  00000000  00048f70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024d7e  00000000  00000000  0004a9e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002091e  00000000  00000000  0006f766  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d9b83  00000000  00000000  00090084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00169c07  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008840  00000000  00000000  00169c58  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800bd7c 	.word	0x0800bd7c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800bd7c 	.word	0x0800bd7c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b974 	b.w	8000ea8 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468e      	mov	lr, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14d      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4694      	mov	ip, r2
 8000bea:	d969      	bls.n	8000cc0 <__udivmoddi4+0xe8>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b152      	cbz	r2, 8000c08 <__udivmoddi4+0x30>
 8000bf2:	fa01 f302 	lsl.w	r3, r1, r2
 8000bf6:	f1c2 0120 	rsb	r1, r2, #32
 8000bfa:	fa20 f101 	lsr.w	r1, r0, r1
 8000bfe:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c02:	ea41 0e03 	orr.w	lr, r1, r3
 8000c06:	4094      	lsls	r4, r2
 8000c08:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c0c:	0c21      	lsrs	r1, r4, #16
 8000c0e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c12:	fa1f f78c 	uxth.w	r7, ip
 8000c16:	fb08 e316 	mls	r3, r8, r6, lr
 8000c1a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c1e:	fb06 f107 	mul.w	r1, r6, r7
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c2e:	f080 811f 	bcs.w	8000e70 <__udivmoddi4+0x298>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 811c 	bls.w	8000e70 <__udivmoddi4+0x298>
 8000c38:	3e02      	subs	r6, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a5b      	subs	r3, r3, r1
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c44:	fb08 3310 	mls	r3, r8, r0, r3
 8000c48:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c4c:	fb00 f707 	mul.w	r7, r0, r7
 8000c50:	42a7      	cmp	r7, r4
 8000c52:	d90a      	bls.n	8000c6a <__udivmoddi4+0x92>
 8000c54:	eb1c 0404 	adds.w	r4, ip, r4
 8000c58:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5c:	f080 810a 	bcs.w	8000e74 <__udivmoddi4+0x29c>
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	f240 8107 	bls.w	8000e74 <__udivmoddi4+0x29c>
 8000c66:	4464      	add	r4, ip
 8000c68:	3802      	subs	r0, #2
 8000c6a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c6e:	1be4      	subs	r4, r4, r7
 8000c70:	2600      	movs	r6, #0
 8000c72:	b11d      	cbz	r5, 8000c7c <__udivmoddi4+0xa4>
 8000c74:	40d4      	lsrs	r4, r2
 8000c76:	2300      	movs	r3, #0
 8000c78:	e9c5 4300 	strd	r4, r3, [r5]
 8000c7c:	4631      	mov	r1, r6
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d909      	bls.n	8000c9a <__udivmoddi4+0xc2>
 8000c86:	2d00      	cmp	r5, #0
 8000c88:	f000 80ef 	beq.w	8000e6a <__udivmoddi4+0x292>
 8000c8c:	2600      	movs	r6, #0
 8000c8e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c92:	4630      	mov	r0, r6
 8000c94:	4631      	mov	r1, r6
 8000c96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9a:	fab3 f683 	clz	r6, r3
 8000c9e:	2e00      	cmp	r6, #0
 8000ca0:	d14a      	bne.n	8000d38 <__udivmoddi4+0x160>
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xd4>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80f9 	bhi.w	8000e9e <__udivmoddi4+0x2c6>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb61 0303 	sbc.w	r3, r1, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	469e      	mov	lr, r3
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	d0e0      	beq.n	8000c7c <__udivmoddi4+0xa4>
 8000cba:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cbe:	e7dd      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000cc0:	b902      	cbnz	r2, 8000cc4 <__udivmoddi4+0xec>
 8000cc2:	deff      	udf	#255	; 0xff
 8000cc4:	fab2 f282 	clz	r2, r2
 8000cc8:	2a00      	cmp	r2, #0
 8000cca:	f040 8092 	bne.w	8000df2 <__udivmoddi4+0x21a>
 8000cce:	eba1 010c 	sub.w	r1, r1, ip
 8000cd2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cd6:	fa1f fe8c 	uxth.w	lr, ip
 8000cda:	2601      	movs	r6, #1
 8000cdc:	0c20      	lsrs	r0, r4, #16
 8000cde:	fbb1 f3f7 	udiv	r3, r1, r7
 8000ce2:	fb07 1113 	mls	r1, r7, r3, r1
 8000ce6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cea:	fb0e f003 	mul.w	r0, lr, r3
 8000cee:	4288      	cmp	r0, r1
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x12c>
 8000cf2:	eb1c 0101 	adds.w	r1, ip, r1
 8000cf6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x12a>
 8000cfc:	4288      	cmp	r0, r1
 8000cfe:	f200 80cb 	bhi.w	8000e98 <__udivmoddi4+0x2c0>
 8000d02:	4643      	mov	r3, r8
 8000d04:	1a09      	subs	r1, r1, r0
 8000d06:	b2a4      	uxth	r4, r4
 8000d08:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d0c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d10:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d14:	fb0e fe00 	mul.w	lr, lr, r0
 8000d18:	45a6      	cmp	lr, r4
 8000d1a:	d908      	bls.n	8000d2e <__udivmoddi4+0x156>
 8000d1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d20:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d24:	d202      	bcs.n	8000d2c <__udivmoddi4+0x154>
 8000d26:	45a6      	cmp	lr, r4
 8000d28:	f200 80bb 	bhi.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d2c:	4608      	mov	r0, r1
 8000d2e:	eba4 040e 	sub.w	r4, r4, lr
 8000d32:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d36:	e79c      	b.n	8000c72 <__udivmoddi4+0x9a>
 8000d38:	f1c6 0720 	rsb	r7, r6, #32
 8000d3c:	40b3      	lsls	r3, r6
 8000d3e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d42:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d46:	fa20 f407 	lsr.w	r4, r0, r7
 8000d4a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d4e:	431c      	orrs	r4, r3
 8000d50:	40f9      	lsrs	r1, r7
 8000d52:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d56:	fa00 f306 	lsl.w	r3, r0, r6
 8000d5a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d5e:	0c20      	lsrs	r0, r4, #16
 8000d60:	fa1f fe8c 	uxth.w	lr, ip
 8000d64:	fb09 1118 	mls	r1, r9, r8, r1
 8000d68:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d6c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d70:	4288      	cmp	r0, r1
 8000d72:	fa02 f206 	lsl.w	r2, r2, r6
 8000d76:	d90b      	bls.n	8000d90 <__udivmoddi4+0x1b8>
 8000d78:	eb1c 0101 	adds.w	r1, ip, r1
 8000d7c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d80:	f080 8088 	bcs.w	8000e94 <__udivmoddi4+0x2bc>
 8000d84:	4288      	cmp	r0, r1
 8000d86:	f240 8085 	bls.w	8000e94 <__udivmoddi4+0x2bc>
 8000d8a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d8e:	4461      	add	r1, ip
 8000d90:	1a09      	subs	r1, r1, r0
 8000d92:	b2a4      	uxth	r4, r4
 8000d94:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d98:	fb09 1110 	mls	r1, r9, r0, r1
 8000d9c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000da0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000da4:	458e      	cmp	lr, r1
 8000da6:	d908      	bls.n	8000dba <__udivmoddi4+0x1e2>
 8000da8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dac:	f100 34ff 	add.w	r4, r0, #4294967295
 8000db0:	d26c      	bcs.n	8000e8c <__udivmoddi4+0x2b4>
 8000db2:	458e      	cmp	lr, r1
 8000db4:	d96a      	bls.n	8000e8c <__udivmoddi4+0x2b4>
 8000db6:	3802      	subs	r0, #2
 8000db8:	4461      	add	r1, ip
 8000dba:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dbe:	fba0 9402 	umull	r9, r4, r0, r2
 8000dc2:	eba1 010e 	sub.w	r1, r1, lr
 8000dc6:	42a1      	cmp	r1, r4
 8000dc8:	46c8      	mov	r8, r9
 8000dca:	46a6      	mov	lr, r4
 8000dcc:	d356      	bcc.n	8000e7c <__udivmoddi4+0x2a4>
 8000dce:	d053      	beq.n	8000e78 <__udivmoddi4+0x2a0>
 8000dd0:	b15d      	cbz	r5, 8000dea <__udivmoddi4+0x212>
 8000dd2:	ebb3 0208 	subs.w	r2, r3, r8
 8000dd6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dda:	fa01 f707 	lsl.w	r7, r1, r7
 8000dde:	fa22 f306 	lsr.w	r3, r2, r6
 8000de2:	40f1      	lsrs	r1, r6
 8000de4:	431f      	orrs	r7, r3
 8000de6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dea:	2600      	movs	r6, #0
 8000dec:	4631      	mov	r1, r6
 8000dee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df2:	f1c2 0320 	rsb	r3, r2, #32
 8000df6:	40d8      	lsrs	r0, r3
 8000df8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dfc:	fa21 f303 	lsr.w	r3, r1, r3
 8000e00:	4091      	lsls	r1, r2
 8000e02:	4301      	orrs	r1, r0
 8000e04:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e08:	fa1f fe8c 	uxth.w	lr, ip
 8000e0c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e10:	fb07 3610 	mls	r6, r7, r0, r3
 8000e14:	0c0b      	lsrs	r3, r1, #16
 8000e16:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e1a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e1e:	429e      	cmp	r6, r3
 8000e20:	fa04 f402 	lsl.w	r4, r4, r2
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x260>
 8000e26:	eb1c 0303 	adds.w	r3, ip, r3
 8000e2a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e2e:	d22f      	bcs.n	8000e90 <__udivmoddi4+0x2b8>
 8000e30:	429e      	cmp	r6, r3
 8000e32:	d92d      	bls.n	8000e90 <__udivmoddi4+0x2b8>
 8000e34:	3802      	subs	r0, #2
 8000e36:	4463      	add	r3, ip
 8000e38:	1b9b      	subs	r3, r3, r6
 8000e3a:	b289      	uxth	r1, r1
 8000e3c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e40:	fb07 3316 	mls	r3, r7, r6, r3
 8000e44:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e48:	fb06 f30e 	mul.w	r3, r6, lr
 8000e4c:	428b      	cmp	r3, r1
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x28a>
 8000e50:	eb1c 0101 	adds.w	r1, ip, r1
 8000e54:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e58:	d216      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d914      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5e:	3e02      	subs	r6, #2
 8000e60:	4461      	add	r1, ip
 8000e62:	1ac9      	subs	r1, r1, r3
 8000e64:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e68:	e738      	b.n	8000cdc <__udivmoddi4+0x104>
 8000e6a:	462e      	mov	r6, r5
 8000e6c:	4628      	mov	r0, r5
 8000e6e:	e705      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000e70:	4606      	mov	r6, r0
 8000e72:	e6e3      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e74:	4618      	mov	r0, r3
 8000e76:	e6f8      	b.n	8000c6a <__udivmoddi4+0x92>
 8000e78:	454b      	cmp	r3, r9
 8000e7a:	d2a9      	bcs.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e7c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e80:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e84:	3801      	subs	r0, #1
 8000e86:	e7a3      	b.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e88:	4646      	mov	r6, r8
 8000e8a:	e7ea      	b.n	8000e62 <__udivmoddi4+0x28a>
 8000e8c:	4620      	mov	r0, r4
 8000e8e:	e794      	b.n	8000dba <__udivmoddi4+0x1e2>
 8000e90:	4640      	mov	r0, r8
 8000e92:	e7d1      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e94:	46d0      	mov	r8, sl
 8000e96:	e77b      	b.n	8000d90 <__udivmoddi4+0x1b8>
 8000e98:	3b02      	subs	r3, #2
 8000e9a:	4461      	add	r1, ip
 8000e9c:	e732      	b.n	8000d04 <__udivmoddi4+0x12c>
 8000e9e:	4630      	mov	r0, r6
 8000ea0:	e709      	b.n	8000cb6 <__udivmoddi4+0xde>
 8000ea2:	4464      	add	r4, ip
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	e742      	b.n	8000d2e <__udivmoddi4+0x156>

08000ea8 <__aeabi_idiv0>:
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop

08000eac <CompFilterRollPitch_Init>:
#include "CompFilterRollPitch.h"

void CompFilterRollPitch_Init(CompFilterRollPitch *filt, float comp_alpha, float sample_time_ms, float lpf_acc_alpha, float lpf_gyr_alpha)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b086      	sub	sp, #24
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6178      	str	r0, [r7, #20]
 8000eb4:	ed87 0a04 	vstr	s0, [r7, #16]
 8000eb8:	edc7 0a03 	vstr	s1, [r7, #12]
 8000ebc:	ed87 1a02 	vstr	s2, [r7, #8]
 8000ec0:	edc7 1a01 	vstr	s3, [r7, #4]
	// Set struct parameters
	filt->comp_alpha = comp_alpha;
 8000ec4:	697b      	ldr	r3, [r7, #20]
 8000ec6:	693a      	ldr	r2, [r7, #16]
 8000ec8:	601a      	str	r2, [r3, #0]
	filt->sample_time_ms = sample_time_ms;
 8000eca:	697b      	ldr	r3, [r7, #20]
 8000ecc:	68fa      	ldr	r2, [r7, #12]
 8000ece:	605a      	str	r2, [r3, #4]
	filt->roll_rad = 0.0f;
 8000ed0:	697b      	ldr	r3, [r7, #20]
 8000ed2:	f04f 0200 	mov.w	r2, #0
 8000ed6:	609a      	str	r2, [r3, #8]
	filt->pitch_rad = 0.0f;
 8000ed8:	697b      	ldr	r3, [r7, #20]
 8000eda:	f04f 0200 	mov.w	r2, #0
 8000ede:	60da      	str	r2, [r3, #12]

	// Initialize First Order IIR filters for XL and gyro
	FirstOrderIIR_Init(&filt->lpf_acc[0], lpf_acc_alpha);
 8000ee0:	697b      	ldr	r3, [r7, #20]
 8000ee2:	3310      	adds	r3, #16
 8000ee4:	ed97 0a02 	vldr	s0, [r7, #8]
 8000ee8:	4618      	mov	r0, r3
 8000eea:	f000 f827 	bl	8000f3c <FirstOrderIIR_Init>
	FirstOrderIIR_Init(&filt->lpf_acc[1], lpf_acc_alpha);
 8000eee:	697b      	ldr	r3, [r7, #20]
 8000ef0:	3318      	adds	r3, #24
 8000ef2:	ed97 0a02 	vldr	s0, [r7, #8]
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	f000 f820 	bl	8000f3c <FirstOrderIIR_Init>
	FirstOrderIIR_Init(&filt->lpf_acc[2], lpf_acc_alpha);
 8000efc:	697b      	ldr	r3, [r7, #20]
 8000efe:	3320      	adds	r3, #32
 8000f00:	ed97 0a02 	vldr	s0, [r7, #8]
 8000f04:	4618      	mov	r0, r3
 8000f06:	f000 f819 	bl	8000f3c <FirstOrderIIR_Init>
	FirstOrderIIR_Init(&filt->lpf_gyr[0], lpf_gyr_alpha);
 8000f0a:	697b      	ldr	r3, [r7, #20]
 8000f0c:	3328      	adds	r3, #40	; 0x28
 8000f0e:	ed97 0a01 	vldr	s0, [r7, #4]
 8000f12:	4618      	mov	r0, r3
 8000f14:	f000 f812 	bl	8000f3c <FirstOrderIIR_Init>
	FirstOrderIIR_Init(&filt->lpf_gyr[1], lpf_gyr_alpha);
 8000f18:	697b      	ldr	r3, [r7, #20]
 8000f1a:	3330      	adds	r3, #48	; 0x30
 8000f1c:	ed97 0a01 	vldr	s0, [r7, #4]
 8000f20:	4618      	mov	r0, r3
 8000f22:	f000 f80b 	bl	8000f3c <FirstOrderIIR_Init>
	FirstOrderIIR_Init(&filt->lpf_gyr[2], lpf_gyr_alpha);
 8000f26:	697b      	ldr	r3, [r7, #20]
 8000f28:	3338      	adds	r3, #56	; 0x38
 8000f2a:	ed97 0a01 	vldr	s0, [r7, #4]
 8000f2e:	4618      	mov	r0, r3
 8000f30:	f000 f804 	bl	8000f3c <FirstOrderIIR_Init>
}
 8000f34:	bf00      	nop
 8000f36:	3718      	adds	r7, #24
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}

08000f3c <FirstOrderIIR_Init>:
#include "FirstOrderIIR.h"

void FirstOrderIIR_Init(FirstOrderIIR *filt, float alpha)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	b083      	sub	sp, #12
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
 8000f44:	ed87 0a00 	vstr	s0, [r7]
	// Check filter coefficient bounds and store
	filt->alpha = alpha;
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	683a      	ldr	r2, [r7, #0]
 8000f4c:	601a      	str	r2, [r3, #0]
	if (alpha < 0.0f)
 8000f4e:	edd7 7a00 	vldr	s15, [r7]
 8000f52:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000f56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f5a:	d504      	bpl.n	8000f66 <FirstOrderIIR_Init+0x2a>
		filt->alpha = 0.0f;
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	f04f 0200 	mov.w	r2, #0
 8000f62:	601a      	str	r2, [r3, #0]
 8000f64:	e00c      	b.n	8000f80 <FirstOrderIIR_Init+0x44>
	else if (alpha > 1.0f)
 8000f66:	edd7 7a00 	vldr	s15, [r7]
 8000f6a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000f6e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f76:	dd03      	ble.n	8000f80 <FirstOrderIIR_Init+0x44>
		filt->alpha = 1.0f;
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8000f7e:	601a      	str	r2, [r3, #0]

	// Clear output
	filt->out = 0.0f;
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	f04f 0200 	mov.w	r2, #0
 8000f86:	605a      	str	r2, [r3, #4]
}
 8000f88:	bf00      	nop
 8000f8a:	370c      	adds	r7, #12
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f92:	4770      	bx	lr

08000f94 <MPU6050_Init>:
#define G_MPS2											9.80665f
#define DEFAULT_ACC_SCALE_LSB_G			16384.0f
#define DEFAULT_GYR_SCALE_LSB_DPS		131.0f

uint8_t MPU6050_Init(MPU6050 *imu, I2C_HandleTypeDef *i2c_handle, uint8_t AD0_Pin_Value)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b08a      	sub	sp, #40	; 0x28
 8000f98:	af04      	add	r7, sp, #16
 8000f9a:	60f8      	str	r0, [r7, #12]
 8000f9c:	60b9      	str	r1, [r7, #8]
 8000f9e:	4613      	mov	r3, r2
 8000fa0:	71fb      	strb	r3, [r7, #7]
	/* Set Struct Parameters */

	// I2C
	imu->i2c_handle = i2c_handle;
 8000fa2:	68fb      	ldr	r3, [r7, #12]
 8000fa4:	68ba      	ldr	r2, [r7, #8]
 8000fa6:	601a      	str	r2, [r3, #0]
	imu->device_addr = AD0_Pin_Value ? MPU6050_I2C_ADDR_AD0_1 : MPU6050_I2C_ADDR_AD0_0;
 8000fa8:	79fb      	ldrb	r3, [r7, #7]
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d001      	beq.n	8000fb2 <MPU6050_Init+0x1e>
 8000fae:	22d2      	movs	r2, #210	; 0xd2
 8000fb0:	e000      	b.n	8000fb4 <MPU6050_Init+0x20>
 8000fb2:	22d0      	movs	r2, #208	; 0xd0
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	711a      	strb	r2, [r3, #4]

	// DMA
	for (uint8_t i = 0; i < 14; i++)
 8000fb8:	2300      	movs	r3, #0
 8000fba:	75fb      	strb	r3, [r7, #23]
 8000fbc:	e007      	b.n	8000fce <MPU6050_Init+0x3a>
	{
		imu->rx_buf[i] = 0;
 8000fbe:	7dfb      	ldrb	r3, [r7, #23]
 8000fc0:	68fa      	ldr	r2, [r7, #12]
 8000fc2:	4413      	add	r3, r2
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	715a      	strb	r2, [r3, #5]
	for (uint8_t i = 0; i < 14; i++)
 8000fc8:	7dfb      	ldrb	r3, [r7, #23]
 8000fca:	3301      	adds	r3, #1
 8000fcc:	75fb      	strb	r3, [r7, #23]
 8000fce:	7dfb      	ldrb	r3, [r7, #23]
 8000fd0:	2b0d      	cmp	r3, #13
 8000fd2:	d9f4      	bls.n	8000fbe <MPU6050_Init+0x2a>
	}
	imu->dma_rx_flag = 0;
 8000fd4:	68fb      	ldr	r3, [r7, #12]
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	74da      	strb	r2, [r3, #19]
	imu->data_ready_flag = 0;
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	2200      	movs	r2, #0
 8000fde:	751a      	strb	r2, [r3, #20]
	imu->success_flag = 1;
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	2201      	movs	r2, #1
 8000fe4:	755a      	strb	r2, [r3, #21]

	// XL data in m/s^2
	imu->acc_mps2[0] = 0.0f;
 8000fe6:	68fb      	ldr	r3, [r7, #12]
 8000fe8:	f04f 0200 	mov.w	r2, #0
 8000fec:	619a      	str	r2, [r3, #24]
	imu->acc_mps2[1] = 0.0f;
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	f04f 0200 	mov.w	r2, #0
 8000ff4:	61da      	str	r2, [r3, #28]
	imu->acc_mps2[2] = 0.0f;
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	f04f 0200 	mov.w	r2, #0
 8000ffc:	621a      	str	r2, [r3, #32]

	// XL sensitivity according to datasheet in +/-2g range is 16384 LSB/g

	// Board 1 coefficients
	imu->acc_scale[0] = 0.9949237f;
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	4aa2      	ldr	r2, [pc, #648]	; (800128c <MPU6050_Init+0x2f8>)
 8001002:	625a      	str	r2, [r3, #36]	; 0x24
	imu->acc_scale[1] = 0.9988063f;
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	4aa2      	ldr	r2, [pc, #648]	; (8001290 <MPU6050_Init+0x2fc>)
 8001008:	629a      	str	r2, [r3, #40]	; 0x28
	imu->acc_scale[2] = 0.9943320f;
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	4aa1      	ldr	r2, [pc, #644]	; (8001294 <MPU6050_Init+0x300>)
 800100e:	62da      	str	r2, [r3, #44]	; 0x2c
	imu->acc_bias[0]  = -6.5000024f;
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	4aa1      	ldr	r2, [pc, #644]	; (8001298 <MPU6050_Init+0x304>)
 8001014:	631a      	str	r2, [r3, #48]	; 0x30
	imu->acc_bias[1]  = -67.4999988f;
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	4aa0      	ldr	r2, [pc, #640]	; (800129c <MPU6050_Init+0x308>)
 800101a:	635a      	str	r2, [r3, #52]	; 0x34
	imu->acc_bias[2]  = -531.5000136f;
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	4aa0      	ldr	r2, [pc, #640]	; (80012a0 <MPU6050_Init+0x30c>)
 8001020:	639a      	str	r2, [r3, #56]	; 0x38
	imu->acc_yz_rot   = 0.0003194f;
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	4a9f      	ldr	r2, [pc, #636]	; (80012a4 <MPU6050_Init+0x310>)
 8001026:	63da      	str	r2, [r3, #60]	; 0x3c
	imu->acc_zy_rot   = -0.0021295f;
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	4a9f      	ldr	r2, [pc, #636]	; (80012a8 <MPU6050_Init+0x314>)
 800102c:	641a      	str	r2, [r3, #64]	; 0x40
	imu->acc_zx_rot   = 0.0064480f;
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	4a9e      	ldr	r2, [pc, #632]	; (80012ac <MPU6050_Init+0x318>)
 8001032:	645a      	str	r2, [r3, #68]	; 0x44
//	imu->acc_yz_rot   = 0.0003194f;
//	imu->acc_zy_rot   = -0.0021295f;
//	imu->acc_zx_rot   = 0.0064480f;

	// Temperature data
	imu->temp_C = 0.0f;
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	f04f 0200 	mov.w	r2, #0
 800103a:	649a      	str	r2, [r3, #72]	; 0x48

	// Gyro data in rps
	imu->gyr_rps[0] = 0.0f;
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	f04f 0200 	mov.w	r2, #0
 8001042:	64da      	str	r2, [r3, #76]	; 0x4c
	imu->gyr_rps[1] = 0.0f;
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	f04f 0200 	mov.w	r2, #0
 800104a:	651a      	str	r2, [r3, #80]	; 0x50
	imu->gyr_rps[2] = 0.0f;
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	f04f 0200 	mov.w	r2, #0
 8001052:	655a      	str	r2, [r3, #84]	; 0x54

	// Gyro sensitivity according to datasheet in +/-250dps range is 131 LSB/dps
	imu->gyr_scale[0] = 1.0f;
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800105a:	659a      	str	r2, [r3, #88]	; 0x58
	imu->gyr_scale[1] = 1.0f;
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001062:	65da      	str	r2, [r3, #92]	; 0x5c
	imu->gyr_scale[2] = 1.0f;
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800106a:	661a      	str	r2, [r3, #96]	; 0x60
	imu->gyr_bias[0]  = 0.0f;
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	f04f 0200 	mov.w	r2, #0
 8001072:	665a      	str	r2, [r3, #100]	; 0x64
	imu->gyr_bias[1]  = 0.0f;
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	f04f 0200 	mov.w	r2, #0
 800107a:	669a      	str	r2, [r3, #104]	; 0x68
	imu->gyr_bias[2]  = 0.0f;
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	f04f 0200 	mov.w	r2, #0
 8001082:	66da      	str	r2, [r3, #108]	; 0x6c
	/* Check WHO_AM_I ID */

	HAL_StatusTypeDef status;
	uint8_t write_data;

	status = HAL_I2C_Mem_Read(imu->i2c_handle, imu->device_addr, MPU6050_REG_WHO_AM_I, I2C_MEMADD_SIZE_8BIT, imu->rx_buf, 1, HAL_MAX_DELAY);
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	6818      	ldr	r0, [r3, #0]
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	791b      	ldrb	r3, [r3, #4]
 800108c:	b299      	uxth	r1, r3
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	3305      	adds	r3, #5
 8001092:	f04f 32ff 	mov.w	r2, #4294967295
 8001096:	9202      	str	r2, [sp, #8]
 8001098:	2201      	movs	r2, #1
 800109a:	9201      	str	r2, [sp, #4]
 800109c:	9300      	str	r3, [sp, #0]
 800109e:	2301      	movs	r3, #1
 80010a0:	2275      	movs	r2, #117	; 0x75
 80010a2:	f001 fd41 	bl	8002b28 <HAL_I2C_Mem_Read>
 80010a6:	4603      	mov	r3, r0
 80010a8:	75bb      	strb	r3, [r7, #22]
	while (HAL_I2C_IsDeviceReady(imu->i2c_handle, imu->device_addr, 1, HAL_MAX_DELAY) != HAL_OK);
 80010aa:	bf00      	nop
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	6818      	ldr	r0, [r3, #0]
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	791b      	ldrb	r3, [r3, #4]
 80010b4:	b299      	uxth	r1, r3
 80010b6:	f04f 33ff 	mov.w	r3, #4294967295
 80010ba:	2201      	movs	r2, #1
 80010bc:	f001 fe4e 	bl	8002d5c <HAL_I2C_IsDeviceReady>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d1f2      	bne.n	80010ac <MPU6050_Init+0x118>
	HAL_Delay(10);
 80010c6:	200a      	movs	r0, #10
 80010c8:	f000 ff1a 	bl	8001f00 <HAL_Delay>

	if(status != HAL_OK)
 80010cc:	7dbb      	ldrb	r3, [r7, #22]
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d008      	beq.n	80010e4 <MPU6050_Init+0x150>
	{
		UART_println(&uart, "WHO_AM_I Read Failed.");
 80010d2:	4977      	ldr	r1, [pc, #476]	; (80012b0 <MPU6050_Init+0x31c>)
 80010d4:	4877      	ldr	r0, [pc, #476]	; (80012b4 <MPU6050_Init+0x320>)
 80010d6:	f000 f911 	bl	80012fc <UART_println>
		imu->success_flag = 0;
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	2200      	movs	r2, #0
 80010de:	755a      	strb	r2, [r3, #21]
		return 255; // TODO return err_num?
 80010e0:	23ff      	movs	r3, #255	; 0xff
 80010e2:	e0cf      	b.n	8001284 <MPU6050_Init+0x2f0>
	}

	if (!(imu->rx_buf[0] == MPU6050_WHO_AM_I_ID || imu->rx_buf[0] == MPU6050_WHO_AM_I_ID_ALT))
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	795b      	ldrb	r3, [r3, #5]
 80010e8:	2b68      	cmp	r3, #104	; 0x68
 80010ea:	d00c      	beq.n	8001106 <MPU6050_Init+0x172>
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	795b      	ldrb	r3, [r3, #5]
 80010f0:	2b72      	cmp	r3, #114	; 0x72
 80010f2:	d008      	beq.n	8001106 <MPU6050_Init+0x172>
	{
		UART_println(&uart, "WHO_AM_I ID Check Failed.");
 80010f4:	4970      	ldr	r1, [pc, #448]	; (80012b8 <MPU6050_Init+0x324>)
 80010f6:	486f      	ldr	r0, [pc, #444]	; (80012b4 <MPU6050_Init+0x320>)
 80010f8:	f000 f900 	bl	80012fc <UART_println>
		imu->success_flag = 0;
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	2200      	movs	r2, #0
 8001100:	755a      	strb	r2, [r3, #21]
		return 255; // TODO return err_num?
 8001102:	23ff      	movs	r3, #255	; 0xff
 8001104:	e0be      	b.n	8001284 <MPU6050_Init+0x2f0>
	}

	/* Register Setup */

	write_data = 0x02;
 8001106:	2302      	movs	r3, #2
 8001108:	757b      	strb	r3, [r7, #21]
	status = HAL_I2C_Mem_Write(imu->i2c_handle, imu->device_addr, MPU6050_REG_CONFIG, I2C_MEMADD_SIZE_8BIT, &write_data, 1, HAL_MAX_DELAY);
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	6818      	ldr	r0, [r3, #0]
 800110e:	68fb      	ldr	r3, [r7, #12]
 8001110:	791b      	ldrb	r3, [r3, #4]
 8001112:	b299      	uxth	r1, r3
 8001114:	f04f 33ff 	mov.w	r3, #4294967295
 8001118:	9302      	str	r3, [sp, #8]
 800111a:	2301      	movs	r3, #1
 800111c:	9301      	str	r3, [sp, #4]
 800111e:	f107 0315 	add.w	r3, r7, #21
 8001122:	9300      	str	r3, [sp, #0]
 8001124:	2301      	movs	r3, #1
 8001126:	221a      	movs	r2, #26
 8001128:	f001 fbea 	bl	8002900 <HAL_I2C_Mem_Write>
 800112c:	4603      	mov	r3, r0
 800112e:	75bb      	strb	r3, [r7, #22]
	while (HAL_I2C_IsDeviceReady(imu->i2c_handle, imu->device_addr, 1, HAL_MAX_DELAY) != HAL_OK);
 8001130:	bf00      	nop
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	6818      	ldr	r0, [r3, #0]
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	791b      	ldrb	r3, [r3, #4]
 800113a:	b299      	uxth	r1, r3
 800113c:	f04f 33ff 	mov.w	r3, #4294967295
 8001140:	2201      	movs	r2, #1
 8001142:	f001 fe0b 	bl	8002d5c <HAL_I2C_IsDeviceReady>
 8001146:	4603      	mov	r3, r0
 8001148:	2b00      	cmp	r3, #0
 800114a:	d1f2      	bne.n	8001132 <MPU6050_Init+0x19e>
	if (status != HAL_OK)
 800114c:	7dbb      	ldrb	r3, [r7, #22]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d002      	beq.n	8001158 <MPU6050_Init+0x1c4>
		imu->success_flag = 0;
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	2200      	movs	r2, #0
 8001156:	755a      	strb	r2, [r3, #21]
	HAL_Delay(5);
 8001158:	2005      	movs	r0, #5
 800115a:	f000 fed1 	bl	8001f00 <HAL_Delay>

	write_data = 0x10;
 800115e:	2310      	movs	r3, #16
 8001160:	757b      	strb	r3, [r7, #21]
	status = HAL_I2C_Mem_Write(imu->i2c_handle, imu->device_addr, MPU6050_REG_INT_PIN_CFG, I2C_MEMADD_SIZE_8BIT, &write_data, 1, HAL_MAX_DELAY);
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	6818      	ldr	r0, [r3, #0]
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	791b      	ldrb	r3, [r3, #4]
 800116a:	b299      	uxth	r1, r3
 800116c:	f04f 33ff 	mov.w	r3, #4294967295
 8001170:	9302      	str	r3, [sp, #8]
 8001172:	2301      	movs	r3, #1
 8001174:	9301      	str	r3, [sp, #4]
 8001176:	f107 0315 	add.w	r3, r7, #21
 800117a:	9300      	str	r3, [sp, #0]
 800117c:	2301      	movs	r3, #1
 800117e:	2237      	movs	r2, #55	; 0x37
 8001180:	f001 fbbe 	bl	8002900 <HAL_I2C_Mem_Write>
 8001184:	4603      	mov	r3, r0
 8001186:	75bb      	strb	r3, [r7, #22]
	while (HAL_I2C_IsDeviceReady(imu->i2c_handle, imu->device_addr, 1, HAL_MAX_DELAY) != HAL_OK);
 8001188:	bf00      	nop
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	6818      	ldr	r0, [r3, #0]
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	791b      	ldrb	r3, [r3, #4]
 8001192:	b299      	uxth	r1, r3
 8001194:	f04f 33ff 	mov.w	r3, #4294967295
 8001198:	2201      	movs	r2, #1
 800119a:	f001 fddf 	bl	8002d5c <HAL_I2C_IsDeviceReady>
 800119e:	4603      	mov	r3, r0
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d1f2      	bne.n	800118a <MPU6050_Init+0x1f6>
	if (status != HAL_OK)
 80011a4:	7dbb      	ldrb	r3, [r7, #22]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d002      	beq.n	80011b0 <MPU6050_Init+0x21c>
		imu->success_flag = 0;
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	2200      	movs	r2, #0
 80011ae:	755a      	strb	r2, [r3, #21]
	HAL_Delay(5);
 80011b0:	2005      	movs	r0, #5
 80011b2:	f000 fea5 	bl	8001f00 <HAL_Delay>

	write_data = 0x01;
 80011b6:	2301      	movs	r3, #1
 80011b8:	757b      	strb	r3, [r7, #21]
	status = HAL_I2C_Mem_Write(imu->i2c_handle, imu->device_addr, MPU6050_REG_INT_ENABLE, I2C_MEMADD_SIZE_8BIT, &write_data, 1, HAL_MAX_DELAY);
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	6818      	ldr	r0, [r3, #0]
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	791b      	ldrb	r3, [r3, #4]
 80011c2:	b299      	uxth	r1, r3
 80011c4:	f04f 33ff 	mov.w	r3, #4294967295
 80011c8:	9302      	str	r3, [sp, #8]
 80011ca:	2301      	movs	r3, #1
 80011cc:	9301      	str	r3, [sp, #4]
 80011ce:	f107 0315 	add.w	r3, r7, #21
 80011d2:	9300      	str	r3, [sp, #0]
 80011d4:	2301      	movs	r3, #1
 80011d6:	2238      	movs	r2, #56	; 0x38
 80011d8:	f001 fb92 	bl	8002900 <HAL_I2C_Mem_Write>
 80011dc:	4603      	mov	r3, r0
 80011de:	75bb      	strb	r3, [r7, #22]
	while (HAL_I2C_IsDeviceReady(imu->i2c_handle, imu->device_addr, 1, HAL_MAX_DELAY) != HAL_OK);
 80011e0:	bf00      	nop
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	6818      	ldr	r0, [r3, #0]
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	791b      	ldrb	r3, [r3, #4]
 80011ea:	b299      	uxth	r1, r3
 80011ec:	f04f 33ff 	mov.w	r3, #4294967295
 80011f0:	2201      	movs	r2, #1
 80011f2:	f001 fdb3 	bl	8002d5c <HAL_I2C_IsDeviceReady>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d1f2      	bne.n	80011e2 <MPU6050_Init+0x24e>
	if (status != HAL_OK)
 80011fc:	7dbb      	ldrb	r3, [r7, #22]
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d002      	beq.n	8001208 <MPU6050_Init+0x274>
		imu->success_flag = 0;
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	2200      	movs	r2, #0
 8001206:	755a      	strb	r2, [r3, #21]
	HAL_Delay(5);
 8001208:	2005      	movs	r0, #5
 800120a:	f000 fe79 	bl	8001f00 <HAL_Delay>

	write_data = 0x00;
 800120e:	2300      	movs	r3, #0
 8001210:	757b      	strb	r3, [r7, #21]
	status = HAL_I2C_Mem_Write(imu->i2c_handle, imu->device_addr, MPU6050_REG_PWR_MGMT_1, I2C_MEMADD_SIZE_8BIT, &write_data, 1, HAL_MAX_DELAY);
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	6818      	ldr	r0, [r3, #0]
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	791b      	ldrb	r3, [r3, #4]
 800121a:	b299      	uxth	r1, r3
 800121c:	f04f 33ff 	mov.w	r3, #4294967295
 8001220:	9302      	str	r3, [sp, #8]
 8001222:	2301      	movs	r3, #1
 8001224:	9301      	str	r3, [sp, #4]
 8001226:	f107 0315 	add.w	r3, r7, #21
 800122a:	9300      	str	r3, [sp, #0]
 800122c:	2301      	movs	r3, #1
 800122e:	226b      	movs	r2, #107	; 0x6b
 8001230:	f001 fb66 	bl	8002900 <HAL_I2C_Mem_Write>
 8001234:	4603      	mov	r3, r0
 8001236:	75bb      	strb	r3, [r7, #22]
	while (HAL_I2C_IsDeviceReady(imu->i2c_handle, imu->device_addr, 1, HAL_MAX_DELAY) != HAL_OK);
 8001238:	bf00      	nop
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	6818      	ldr	r0, [r3, #0]
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	791b      	ldrb	r3, [r3, #4]
 8001242:	b299      	uxth	r1, r3
 8001244:	f04f 33ff 	mov.w	r3, #4294967295
 8001248:	2201      	movs	r2, #1
 800124a:	f001 fd87 	bl	8002d5c <HAL_I2C_IsDeviceReady>
 800124e:	4603      	mov	r3, r0
 8001250:	2b00      	cmp	r3, #0
 8001252:	d1f2      	bne.n	800123a <MPU6050_Init+0x2a6>
	if (status != HAL_OK)
 8001254:	7dbb      	ldrb	r3, [r7, #22]
 8001256:	2b00      	cmp	r3, #0
 8001258:	d002      	beq.n	8001260 <MPU6050_Init+0x2cc>
		imu->success_flag = 0;
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	2200      	movs	r2, #0
 800125e:	755a      	strb	r2, [r3, #21]
	HAL_Delay(5);
 8001260:	2005      	movs	r0, #5
 8001262:	f000 fe4d 	bl	8001f00 <HAL_Delay>

	if (imu->success_flag)
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	7d5b      	ldrb	r3, [r3, #21]
 800126a:	b2db      	uxtb	r3, r3
 800126c:	2b00      	cmp	r3, #0
 800126e:	d004      	beq.n	800127a <MPU6050_Init+0x2e6>
	{
		UART_println(&uart, "Initialization Succeeded.");
 8001270:	4912      	ldr	r1, [pc, #72]	; (80012bc <MPU6050_Init+0x328>)
 8001272:	4810      	ldr	r0, [pc, #64]	; (80012b4 <MPU6050_Init+0x320>)
 8001274:	f000 f842 	bl	80012fc <UART_println>
 8001278:	e003      	b.n	8001282 <MPU6050_Init+0x2ee>
	}
	else
	{
		UART_println(&uart, "Initialization Failed.");
 800127a:	4911      	ldr	r1, [pc, #68]	; (80012c0 <MPU6050_Init+0x32c>)
 800127c:	480d      	ldr	r0, [pc, #52]	; (80012b4 <MPU6050_Init+0x320>)
 800127e:	f000 f83d 	bl	80012fc <UART_println>
	}

	return 0;
 8001282:	2300      	movs	r3, #0
}
 8001284:	4618      	mov	r0, r3
 8001286:	3718      	adds	r7, #24
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}
 800128c:	3f7eb352 	.word	0x3f7eb352
 8001290:	3f7fb1c5 	.word	0x3f7fb1c5
 8001294:	3f7e8c8b 	.word	0x3f7e8c8b
 8001298:	c0d00005 	.word	0xc0d00005
 800129c:	c2870000 	.word	0xc2870000
 80012a0:	c404e000 	.word	0xc404e000
 80012a4:	39a77524 	.word	0x39a77524
 80012a8:	bb0b8f15 	.word	0xbb0b8f15
 80012ac:	3bd349bf 	.word	0x3bd349bf
 80012b0:	0800bd98 	.word	0x0800bd98
 80012b4:	20000370 	.word	0x20000370
 80012b8:	0800bdb0 	.word	0x0800bdb0
 80012bc:	0800bdcc 	.word	0x0800bdcc
 80012c0:	0800bde8 	.word	0x0800bde8

080012c4 <UART_Init>:
#include "UART_API.h"

void UART_Init(UART_API *uart, UART_HandleTypeDef *huart, uint16_t max_len)
{
 80012c4:	b480      	push	{r7}
 80012c6:	b085      	sub	sp, #20
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	60f8      	str	r0, [r7, #12]
 80012cc:	60b9      	str	r1, [r7, #8]
 80012ce:	4613      	mov	r3, r2
 80012d0:	80fb      	strh	r3, [r7, #6]
	uart->huart = huart;
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	68ba      	ldr	r2, [r7, #8]
 80012d6:	601a      	str	r2, [r3, #0]
	uart->log_buf[0] = '\0'; // null terminate
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	2200      	movs	r2, #0
 80012dc:	711a      	strb	r2, [r3, #4]
	uart->log_buf_len = 1;
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	2201      	movs	r2, #1
 80012e2:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
	uart->max_len = max_len;
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	88fa      	ldrh	r2, [r7, #6]
 80012ea:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
}
 80012ee:	bf00      	nop
 80012f0:	3714      	adds	r7, #20
 80012f2:	46bd      	mov	sp, r7
 80012f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f8:	4770      	bx	lr
	...

080012fc <UART_println>:
}



void UART_println(UART_API *uart, char *msg)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b082      	sub	sp, #8
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
 8001304:	6039      	str	r1, [r7, #0]
	if (strlen(msg) < uart->max_len)
 8001306:	6838      	ldr	r0, [r7, #0]
 8001308:	f7fe ff62 	bl	80001d0 <strlen>
 800130c:	4602      	mov	r2, r0
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	f8b3 3086 	ldrh.w	r3, [r3, #134]	; 0x86
 8001314:	429a      	cmp	r2, r3
 8001316:	d217      	bcs.n	8001348 <UART_println+0x4c>
	{
		uart->log_buf_len = sprintf(uart->log_buf, "%s\r\n", msg);
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	3304      	adds	r3, #4
 800131c:	683a      	ldr	r2, [r7, #0]
 800131e:	4919      	ldr	r1, [pc, #100]	; (8001384 <UART_println+0x88>)
 8001320:	4618      	mov	r0, r3
 8001322:	f008 fc5d 	bl	8009be0 <siprintf>
 8001326:	4603      	mov	r3, r0
 8001328:	b29a      	uxth	r2, r3
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
		HAL_UART_Transmit(uart->huart, (uint8_t *)uart->log_buf, uart->log_buf_len, HAL_MAX_DELAY);
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	6818      	ldr	r0, [r3, #0]
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	1d19      	adds	r1, r3, #4
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	f8b3 2084 	ldrh.w	r2, [r3, #132]	; 0x84
 800133e:	f04f 33ff 	mov.w	r3, #4294967295
 8001342:	f004 fb69 	bl	8005a18 <HAL_UART_Transmit>
	else
	{
		uart->log_buf_len = sprintf(uart->log_buf, "Message needs to be less than %d characters long.\r\n", uart->max_len);
		HAL_UART_Transmit(uart->huart, (uint8_t *)uart->log_buf, uart->log_buf_len, HAL_MAX_DELAY);
	}
}
 8001346:	e018      	b.n	800137a <UART_println+0x7e>
		uart->log_buf_len = sprintf(uart->log_buf, "Message needs to be less than %d characters long.\r\n", uart->max_len);
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	1d18      	adds	r0, r3, #4
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	f8b3 3086 	ldrh.w	r3, [r3, #134]	; 0x86
 8001352:	461a      	mov	r2, r3
 8001354:	490c      	ldr	r1, [pc, #48]	; (8001388 <UART_println+0x8c>)
 8001356:	f008 fc43 	bl	8009be0 <siprintf>
 800135a:	4603      	mov	r3, r0
 800135c:	b29a      	uxth	r2, r3
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
		HAL_UART_Transmit(uart->huart, (uint8_t *)uart->log_buf, uart->log_buf_len, HAL_MAX_DELAY);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	6818      	ldr	r0, [r3, #0]
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	1d19      	adds	r1, r3, #4
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	f8b3 2084 	ldrh.w	r2, [r3, #132]	; 0x84
 8001372:	f04f 33ff 	mov.w	r3, #4294967295
 8001376:	f004 fb4f 	bl	8005a18 <HAL_UART_Transmit>
}
 800137a:	bf00      	nop
 800137c:	3708      	adds	r7, #8
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	0800be48 	.word	0x0800be48
 8001388:	0800be14 	.word	0x0800be14

0800138c <HAL_GPIO_EXTI_Callback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800138c:	b480      	push	{r7}
 800138e:	b083      	sub	sp, #12
 8001390:	af00      	add	r7, sp, #0
 8001392:	4603      	mov	r3, r0
 8001394:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == MPU6050_INT_Pin)
 8001396:	88fb      	ldrh	r3, [r7, #6]
 8001398:	2b10      	cmp	r3, #16
 800139a:	d102      	bne.n	80013a2 <HAL_GPIO_EXTI_Callback+0x16>
	{
		imu.data_ready_flag = 1;
 800139c:	4b04      	ldr	r3, [pc, #16]	; (80013b0 <HAL_GPIO_EXTI_Callback+0x24>)
 800139e:	2201      	movs	r2, #1
 80013a0:	751a      	strb	r2, [r3, #20]
	}
}
 80013a2:	bf00      	nop
 80013a4:	370c      	adds	r7, #12
 80013a6:	46bd      	mov	sp, r7
 80013a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ac:	4770      	bx	lr
 80013ae:	bf00      	nop
 80013b0:	200003f8 	.word	0x200003f8

080013b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013b8:	f000 fd69 	bl	8001e8e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013bc:	f000 f864 	bl	8001488 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013c0:	f000 f95a 	bl	8001678 <MX_GPIO_Init>
  MX_DMA_Init();
 80013c4:	f000 f932 	bl	800162c <MX_DMA_Init>
  MX_USART2_UART_Init();
 80013c8:	f000 f900 	bl	80015cc <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80013cc:	f000 f8be 	bl	800154c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  HAL_Delay(10);
 80013d0:	200a      	movs	r0, #10
 80013d2:	f000 fd95 	bl	8001f00 <HAL_Delay>

	UART_Init(&uart, &huart2, 128);
 80013d6:	2280      	movs	r2, #128	; 0x80
 80013d8:	491c      	ldr	r1, [pc, #112]	; (800144c <main+0x98>)
 80013da:	481d      	ldr	r0, [pc, #116]	; (8001450 <main+0x9c>)
 80013dc:	f7ff ff72 	bl	80012c4 <UART_Init>
	HAL_Delay(10);
 80013e0:	200a      	movs	r0, #10
 80013e2:	f000 fd8d 	bl	8001f00 <HAL_Delay>

	MPU6050_Init(&imu, &hi2c1, 0);
 80013e6:	2200      	movs	r2, #0
 80013e8:	491a      	ldr	r1, [pc, #104]	; (8001454 <main+0xa0>)
 80013ea:	481b      	ldr	r0, [pc, #108]	; (8001458 <main+0xa4>)
 80013ec:	f7ff fdd2 	bl	8000f94 <MPU6050_Init>
	HAL_Delay(10);
 80013f0:	200a      	movs	r0, #10
 80013f2:	f000 fd85 	bl	8001f00 <HAL_Delay>

	CompFilterRollPitch_Init(&comp_filter, COMP_FILTER_ALPHA, SAMPLE_TIME_MS, LPF_ACC_ALPHA, LPF_GYR_ALPHA);
 80013f6:	eddf 1a19 	vldr	s3, [pc, #100]	; 800145c <main+0xa8>
 80013fa:	eeb6 1a00 	vmov.f32	s2, #96	; 0x3f000000  0.5
 80013fe:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8001402:	ed9f 0a16 	vldr	s0, [pc, #88]	; 800145c <main+0xa8>
 8001406:	4816      	ldr	r0, [pc, #88]	; (8001460 <main+0xac>)
 8001408:	f7ff fd50 	bl	8000eac <CompFilterRollPitch_Init>
	HAL_Delay(10);
 800140c:	200a      	movs	r0, #10
 800140e:	f000 fd77 	bl	8001f00 <HAL_Delay>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001412:	f004 ffb5 	bl	8006380 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of blinkLEDTask */
  blinkLEDTaskHandle = osThreadNew(BlinkLEDTask, NULL, &blinkLEDTask_attributes);
 8001416:	4a13      	ldr	r2, [pc, #76]	; (8001464 <main+0xb0>)
 8001418:	2100      	movs	r1, #0
 800141a:	4813      	ldr	r0, [pc, #76]	; (8001468 <main+0xb4>)
 800141c:	f004 fffa 	bl	8006414 <osThreadNew>
 8001420:	4603      	mov	r3, r0
 8001422:	4a12      	ldr	r2, [pc, #72]	; (800146c <main+0xb8>)
 8001424:	6013      	str	r3, [r2, #0]

  /* creation of logOutputTask */
  logOutputTaskHandle = osThreadNew(LogOutputTask, NULL, &logOutputTask_attributes);
 8001426:	4a12      	ldr	r2, [pc, #72]	; (8001470 <main+0xbc>)
 8001428:	2100      	movs	r1, #0
 800142a:	4812      	ldr	r0, [pc, #72]	; (8001474 <main+0xc0>)
 800142c:	f004 fff2 	bl	8006414 <osThreadNew>
 8001430:	4603      	mov	r3, r0
 8001432:	4a11      	ldr	r2, [pc, #68]	; (8001478 <main+0xc4>)
 8001434:	6013      	str	r3, [r2, #0]

  /* creation of readIMUTask */
  readIMUTaskHandle = osThreadNew(ReadIMUTask, NULL, &readIMUTask_attributes);
 8001436:	4a11      	ldr	r2, [pc, #68]	; (800147c <main+0xc8>)
 8001438:	2100      	movs	r1, #0
 800143a:	4811      	ldr	r0, [pc, #68]	; (8001480 <main+0xcc>)
 800143c:	f004 ffea 	bl	8006414 <osThreadNew>
 8001440:	4603      	mov	r3, r0
 8001442:	4a10      	ldr	r2, [pc, #64]	; (8001484 <main+0xd0>)
 8001444:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001446:	f004 ffbf 	bl	80063c8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800144a:	e7fe      	b.n	800144a <main+0x96>
 800144c:	200002e0 	.word	0x200002e0
 8001450:	20000370 	.word	0x20000370
 8001454:	200001fc 	.word	0x200001fc
 8001458:	200003f8 	.word	0x200003f8
 800145c:	3dcccccd 	.word	0x3dcccccd
 8001460:	20000468 	.word	0x20000468
 8001464:	0800bf60 	.word	0x0800bf60
 8001468:	08001765 	.word	0x08001765
 800146c:	20000364 	.word	0x20000364
 8001470:	0800bf84 	.word	0x0800bf84
 8001474:	08001785 	.word	0x08001785
 8001478:	20000368 	.word	0x20000368
 800147c:	0800bfa8 	.word	0x0800bfa8
 8001480:	080017f1 	.word	0x080017f1
 8001484:	2000036c 	.word	0x2000036c

08001488 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b096      	sub	sp, #88	; 0x58
 800148c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800148e:	f107 0314 	add.w	r3, r7, #20
 8001492:	2244      	movs	r2, #68	; 0x44
 8001494:	2100      	movs	r1, #0
 8001496:	4618      	mov	r0, r3
 8001498:	f007 fe21 	bl	80090de <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800149c:	463b      	mov	r3, r7
 800149e:	2200      	movs	r2, #0
 80014a0:	601a      	str	r2, [r3, #0]
 80014a2:	605a      	str	r2, [r3, #4]
 80014a4:	609a      	str	r2, [r3, #8]
 80014a6:	60da      	str	r2, [r3, #12]
 80014a8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80014aa:	f44f 7000 	mov.w	r0, #512	; 0x200
 80014ae:	f002 fe2d 	bl	800410c <HAL_PWREx_ControlVoltageScaling>
 80014b2:	4603      	mov	r3, r0
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d001      	beq.n	80014bc <SystemClock_Config+0x34>
  {
    Error_Handler();
 80014b8:	f000 f9b4 	bl	8001824 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80014bc:	f002 fe08 	bl	80040d0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80014c0:	4b21      	ldr	r3, [pc, #132]	; (8001548 <SystemClock_Config+0xc0>)
 80014c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80014c6:	4a20      	ldr	r2, [pc, #128]	; (8001548 <SystemClock_Config+0xc0>)
 80014c8:	f023 0318 	bic.w	r3, r3, #24
 80014cc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80014d0:	2314      	movs	r3, #20
 80014d2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80014d4:	2301      	movs	r3, #1
 80014d6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80014d8:	2301      	movs	r3, #1
 80014da:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80014dc:	2300      	movs	r3, #0
 80014de:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80014e0:	2360      	movs	r3, #96	; 0x60
 80014e2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014e4:	2302      	movs	r3, #2
 80014e6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80014e8:	2301      	movs	r3, #1
 80014ea:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80014ec:	2301      	movs	r3, #1
 80014ee:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 80014f0:	2328      	movs	r3, #40	; 0x28
 80014f2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80014f4:	2307      	movs	r3, #7
 80014f6:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80014f8:	2302      	movs	r3, #2
 80014fa:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80014fc:	2302      	movs	r3, #2
 80014fe:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001500:	f107 0314 	add.w	r3, r7, #20
 8001504:	4618      	mov	r0, r3
 8001506:	f002 fe57 	bl	80041b8 <HAL_RCC_OscConfig>
 800150a:	4603      	mov	r3, r0
 800150c:	2b00      	cmp	r3, #0
 800150e:	d001      	beq.n	8001514 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8001510:	f000 f988 	bl	8001824 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001514:	230f      	movs	r3, #15
 8001516:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001518:	2303      	movs	r3, #3
 800151a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800151c:	2300      	movs	r3, #0
 800151e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001520:	2300      	movs	r3, #0
 8001522:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001524:	2300      	movs	r3, #0
 8001526:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001528:	463b      	mov	r3, r7
 800152a:	2104      	movs	r1, #4
 800152c:	4618      	mov	r0, r3
 800152e:	f003 fa57 	bl	80049e0 <HAL_RCC_ClockConfig>
 8001532:	4603      	mov	r3, r0
 8001534:	2b00      	cmp	r3, #0
 8001536:	d001      	beq.n	800153c <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8001538:	f000 f974 	bl	8001824 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 800153c:	f003 fe9c 	bl	8005278 <HAL_RCCEx_EnableMSIPLLMode>
}
 8001540:	bf00      	nop
 8001542:	3758      	adds	r7, #88	; 0x58
 8001544:	46bd      	mov	sp, r7
 8001546:	bd80      	pop	{r7, pc}
 8001548:	40021000 	.word	0x40021000

0800154c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001550:	4b1b      	ldr	r3, [pc, #108]	; (80015c0 <MX_I2C1_Init+0x74>)
 8001552:	4a1c      	ldr	r2, [pc, #112]	; (80015c4 <MX_I2C1_Init+0x78>)
 8001554:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00702991;
 8001556:	4b1a      	ldr	r3, [pc, #104]	; (80015c0 <MX_I2C1_Init+0x74>)
 8001558:	4a1b      	ldr	r2, [pc, #108]	; (80015c8 <MX_I2C1_Init+0x7c>)
 800155a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800155c:	4b18      	ldr	r3, [pc, #96]	; (80015c0 <MX_I2C1_Init+0x74>)
 800155e:	2200      	movs	r2, #0
 8001560:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001562:	4b17      	ldr	r3, [pc, #92]	; (80015c0 <MX_I2C1_Init+0x74>)
 8001564:	2201      	movs	r2, #1
 8001566:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001568:	4b15      	ldr	r3, [pc, #84]	; (80015c0 <MX_I2C1_Init+0x74>)
 800156a:	2200      	movs	r2, #0
 800156c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800156e:	4b14      	ldr	r3, [pc, #80]	; (80015c0 <MX_I2C1_Init+0x74>)
 8001570:	2200      	movs	r2, #0
 8001572:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001574:	4b12      	ldr	r3, [pc, #72]	; (80015c0 <MX_I2C1_Init+0x74>)
 8001576:	2200      	movs	r2, #0
 8001578:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800157a:	4b11      	ldr	r3, [pc, #68]	; (80015c0 <MX_I2C1_Init+0x74>)
 800157c:	2200      	movs	r2, #0
 800157e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001580:	4b0f      	ldr	r3, [pc, #60]	; (80015c0 <MX_I2C1_Init+0x74>)
 8001582:	2200      	movs	r2, #0
 8001584:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001586:	480e      	ldr	r0, [pc, #56]	; (80015c0 <MX_I2C1_Init+0x74>)
 8001588:	f001 f92a 	bl	80027e0 <HAL_I2C_Init>
 800158c:	4603      	mov	r3, r0
 800158e:	2b00      	cmp	r3, #0
 8001590:	d001      	beq.n	8001596 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001592:	f000 f947 	bl	8001824 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001596:	2100      	movs	r1, #0
 8001598:	4809      	ldr	r0, [pc, #36]	; (80015c0 <MX_I2C1_Init+0x74>)
 800159a:	f002 fd01 	bl	8003fa0 <HAL_I2CEx_ConfigAnalogFilter>
 800159e:	4603      	mov	r3, r0
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d001      	beq.n	80015a8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80015a4:	f000 f93e 	bl	8001824 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80015a8:	2100      	movs	r1, #0
 80015aa:	4805      	ldr	r0, [pc, #20]	; (80015c0 <MX_I2C1_Init+0x74>)
 80015ac:	f002 fd43 	bl	8004036 <HAL_I2CEx_ConfigDigitalFilter>
 80015b0:	4603      	mov	r3, r0
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d001      	beq.n	80015ba <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80015b6:	f000 f935 	bl	8001824 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80015ba:	bf00      	nop
 80015bc:	bd80      	pop	{r7, pc}
 80015be:	bf00      	nop
 80015c0:	200001fc 	.word	0x200001fc
 80015c4:	40005400 	.word	0x40005400
 80015c8:	00702991 	.word	0x00702991

080015cc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80015d0:	4b14      	ldr	r3, [pc, #80]	; (8001624 <MX_USART2_UART_Init+0x58>)
 80015d2:	4a15      	ldr	r2, [pc, #84]	; (8001628 <MX_USART2_UART_Init+0x5c>)
 80015d4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80015d6:	4b13      	ldr	r3, [pc, #76]	; (8001624 <MX_USART2_UART_Init+0x58>)
 80015d8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80015dc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80015de:	4b11      	ldr	r3, [pc, #68]	; (8001624 <MX_USART2_UART_Init+0x58>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80015e4:	4b0f      	ldr	r3, [pc, #60]	; (8001624 <MX_USART2_UART_Init+0x58>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80015ea:	4b0e      	ldr	r3, [pc, #56]	; (8001624 <MX_USART2_UART_Init+0x58>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80015f0:	4b0c      	ldr	r3, [pc, #48]	; (8001624 <MX_USART2_UART_Init+0x58>)
 80015f2:	220c      	movs	r2, #12
 80015f4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015f6:	4b0b      	ldr	r3, [pc, #44]	; (8001624 <MX_USART2_UART_Init+0x58>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80015fc:	4b09      	ldr	r3, [pc, #36]	; (8001624 <MX_USART2_UART_Init+0x58>)
 80015fe:	2200      	movs	r2, #0
 8001600:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001602:	4b08      	ldr	r3, [pc, #32]	; (8001624 <MX_USART2_UART_Init+0x58>)
 8001604:	2200      	movs	r2, #0
 8001606:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001608:	4b06      	ldr	r3, [pc, #24]	; (8001624 <MX_USART2_UART_Init+0x58>)
 800160a:	2200      	movs	r2, #0
 800160c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800160e:	4805      	ldr	r0, [pc, #20]	; (8001624 <MX_USART2_UART_Init+0x58>)
 8001610:	f004 f9b4 	bl	800597c <HAL_UART_Init>
 8001614:	4603      	mov	r3, r0
 8001616:	2b00      	cmp	r3, #0
 8001618:	d001      	beq.n	800161e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800161a:	f000 f903 	bl	8001824 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800161e:	bf00      	nop
 8001620:	bd80      	pop	{r7, pc}
 8001622:	bf00      	nop
 8001624:	200002e0 	.word	0x200002e0
 8001628:	40004400 	.word	0x40004400

0800162c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b082      	sub	sp, #8
 8001630:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001632:	4b10      	ldr	r3, [pc, #64]	; (8001674 <MX_DMA_Init+0x48>)
 8001634:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001636:	4a0f      	ldr	r2, [pc, #60]	; (8001674 <MX_DMA_Init+0x48>)
 8001638:	f043 0301 	orr.w	r3, r3, #1
 800163c:	6493      	str	r3, [r2, #72]	; 0x48
 800163e:	4b0d      	ldr	r3, [pc, #52]	; (8001674 <MX_DMA_Init+0x48>)
 8001640:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001642:	f003 0301 	and.w	r3, r3, #1
 8001646:	607b      	str	r3, [r7, #4]
 8001648:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 800164a:	2200      	movs	r2, #0
 800164c:	2105      	movs	r1, #5
 800164e:	2010      	movs	r0, #16
 8001650:	f000 fd32 	bl	80020b8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8001654:	2010      	movs	r0, #16
 8001656:	f000 fd4b 	bl	80020f0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 800165a:	2200      	movs	r2, #0
 800165c:	2105      	movs	r1, #5
 800165e:	2011      	movs	r0, #17
 8001660:	f000 fd2a 	bl	80020b8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8001664:	2011      	movs	r0, #17
 8001666:	f000 fd43 	bl	80020f0 <HAL_NVIC_EnableIRQ>

}
 800166a:	bf00      	nop
 800166c:	3708      	adds	r7, #8
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}
 8001672:	bf00      	nop
 8001674:	40021000 	.word	0x40021000

08001678 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b088      	sub	sp, #32
 800167c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800167e:	f107 030c 	add.w	r3, r7, #12
 8001682:	2200      	movs	r2, #0
 8001684:	601a      	str	r2, [r3, #0]
 8001686:	605a      	str	r2, [r3, #4]
 8001688:	609a      	str	r2, [r3, #8]
 800168a:	60da      	str	r2, [r3, #12]
 800168c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800168e:	4b33      	ldr	r3, [pc, #204]	; (800175c <MX_GPIO_Init+0xe4>)
 8001690:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001692:	4a32      	ldr	r2, [pc, #200]	; (800175c <MX_GPIO_Init+0xe4>)
 8001694:	f043 0304 	orr.w	r3, r3, #4
 8001698:	64d3      	str	r3, [r2, #76]	; 0x4c
 800169a:	4b30      	ldr	r3, [pc, #192]	; (800175c <MX_GPIO_Init+0xe4>)
 800169c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800169e:	f003 0304 	and.w	r3, r3, #4
 80016a2:	60bb      	str	r3, [r7, #8]
 80016a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016a6:	4b2d      	ldr	r3, [pc, #180]	; (800175c <MX_GPIO_Init+0xe4>)
 80016a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016aa:	4a2c      	ldr	r2, [pc, #176]	; (800175c <MX_GPIO_Init+0xe4>)
 80016ac:	f043 0301 	orr.w	r3, r3, #1
 80016b0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016b2:	4b2a      	ldr	r3, [pc, #168]	; (800175c <MX_GPIO_Init+0xe4>)
 80016b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016b6:	f003 0301 	and.w	r3, r3, #1
 80016ba:	607b      	str	r3, [r7, #4]
 80016bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016be:	4b27      	ldr	r3, [pc, #156]	; (800175c <MX_GPIO_Init+0xe4>)
 80016c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016c2:	4a26      	ldr	r2, [pc, #152]	; (800175c <MX_GPIO_Init+0xe4>)
 80016c4:	f043 0302 	orr.w	r3, r3, #2
 80016c8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016ca:	4b24      	ldr	r3, [pc, #144]	; (800175c <MX_GPIO_Init+0xe4>)
 80016cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016ce:	f003 0302 	and.w	r3, r3, #2
 80016d2:	603b      	str	r3, [r7, #0]
 80016d4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 80016d6:	2200      	movs	r2, #0
 80016d8:	2108      	movs	r1, #8
 80016da:	4821      	ldr	r0, [pc, #132]	; (8001760 <MX_GPIO_Init+0xe8>)
 80016dc:	f001 f836 	bl	800274c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : User_Button_Pin */
  GPIO_InitStruct.Pin = User_Button_Pin;
 80016e0:	2302      	movs	r3, #2
 80016e2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80016e4:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80016e8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016ea:	2301      	movs	r3, #1
 80016ec:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(User_Button_GPIO_Port, &GPIO_InitStruct);
 80016ee:	f107 030c 	add.w	r3, r7, #12
 80016f2:	4619      	mov	r1, r3
 80016f4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016f8:	f000 febe 	bl	8002478 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 80016fc:	2308      	movs	r3, #8
 80016fe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001700:	2301      	movs	r3, #1
 8001702:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001704:	2300      	movs	r3, #0
 8001706:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001708:	2300      	movs	r3, #0
 800170a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 800170c:	f107 030c 	add.w	r3, r7, #12
 8001710:	4619      	mov	r1, r3
 8001712:	4813      	ldr	r0, [pc, #76]	; (8001760 <MX_GPIO_Init+0xe8>)
 8001714:	f000 feb0 	bl	8002478 <HAL_GPIO_Init>

  /*Configure GPIO pin : MPU6050_INT_Pin */
  GPIO_InitStruct.Pin = MPU6050_INT_Pin;
 8001718:	2310      	movs	r3, #16
 800171a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800171c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001720:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001722:	2300      	movs	r3, #0
 8001724:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(MPU6050_INT_GPIO_Port, &GPIO_InitStruct);
 8001726:	f107 030c 	add.w	r3, r7, #12
 800172a:	4619      	mov	r1, r3
 800172c:	480c      	ldr	r0, [pc, #48]	; (8001760 <MX_GPIO_Init+0xe8>)
 800172e:	f000 fea3 	bl	8002478 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 8001732:	2200      	movs	r2, #0
 8001734:	2105      	movs	r1, #5
 8001736:	2007      	movs	r0, #7
 8001738:	f000 fcbe 	bl	80020b8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800173c:	2007      	movs	r0, #7
 800173e:	f000 fcd7 	bl	80020f0 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 8001742:	2200      	movs	r2, #0
 8001744:	2105      	movs	r1, #5
 8001746:	200a      	movs	r0, #10
 8001748:	f000 fcb6 	bl	80020b8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 800174c:	200a      	movs	r0, #10
 800174e:	f000 fccf 	bl	80020f0 <HAL_NVIC_EnableIRQ>

}
 8001752:	bf00      	nop
 8001754:	3720      	adds	r7, #32
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}
 800175a:	bf00      	nop
 800175c:	40021000 	.word	0x40021000
 8001760:	48000400 	.word	0x48000400

08001764 <BlinkLEDTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_BlinkLEDTask */
void BlinkLEDTask(void *argument)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b082      	sub	sp, #8
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
  	HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 800176c:	2108      	movs	r1, #8
 800176e:	4804      	ldr	r0, [pc, #16]	; (8001780 <BlinkLEDTask+0x1c>)
 8001770:	f001 f804 	bl	800277c <HAL_GPIO_TogglePin>
    osDelay(LED_TIME_MS);
 8001774:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001778:	f004 fede 	bl	8006538 <osDelay>
  	HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 800177c:	e7f6      	b.n	800176c <BlinkLEDTask+0x8>
 800177e:	bf00      	nop
 8001780:	48000400 	.word	0x48000400

08001784 <LogOutputTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_LogOutputTask */
void LogOutputTask(void *argument)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b082      	sub	sp, #8
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
//  	if (imu.data_ready_flag && !imu.dma_rx_flag)
//		{
//			MPU6050_Read_DMA(&imu);
//		}

  	uart.log_buf_len = sprintf(uart.log_buf, "value: %.3f\r\n", -comp_filter.roll_rad * RAD_TO_DEG);
 800178c:	4b12      	ldr	r3, [pc, #72]	; (80017d8 <LogOutputTask+0x54>)
 800178e:	edd3 7a02 	vldr	s15, [r3, #8]
 8001792:	eef1 7a67 	vneg.f32	s15, s15
 8001796:	ed9f 7a11 	vldr	s14, [pc, #68]	; 80017dc <LogOutputTask+0x58>
 800179a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800179e:	ee17 0a90 	vmov	r0, s15
 80017a2:	f7fe fed1 	bl	8000548 <__aeabi_f2d>
 80017a6:	4602      	mov	r2, r0
 80017a8:	460b      	mov	r3, r1
 80017aa:	490d      	ldr	r1, [pc, #52]	; (80017e0 <LogOutputTask+0x5c>)
 80017ac:	480d      	ldr	r0, [pc, #52]	; (80017e4 <LogOutputTask+0x60>)
 80017ae:	f008 fa17 	bl	8009be0 <siprintf>
 80017b2:	4603      	mov	r3, r0
 80017b4:	b29a      	uxth	r2, r3
 80017b6:	4b0c      	ldr	r3, [pc, #48]	; (80017e8 <LogOutputTask+0x64>)
 80017b8:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
  	HAL_UART_Transmit(&huart2, (uint8_t *)uart.log_buf, uart.log_buf_len, HAL_MAX_DELAY);
 80017bc:	4b0a      	ldr	r3, [pc, #40]	; (80017e8 <LogOutputTask+0x64>)
 80017be:	f8b3 2084 	ldrh.w	r2, [r3, #132]	; 0x84
 80017c2:	f04f 33ff 	mov.w	r3, #4294967295
 80017c6:	4907      	ldr	r1, [pc, #28]	; (80017e4 <LogOutputTask+0x60>)
 80017c8:	4808      	ldr	r0, [pc, #32]	; (80017ec <LogOutputTask+0x68>)
 80017ca:	f004 f925 	bl	8005a18 <HAL_UART_Transmit>
    osDelay(LOG_TIME_MS);
 80017ce:	2064      	movs	r0, #100	; 0x64
 80017d0:	f004 feb2 	bl	8006538 <osDelay>
  	uart.log_buf_len = sprintf(uart.log_buf, "value: %.3f\r\n", -comp_filter.roll_rad * RAD_TO_DEG);
 80017d4:	e7da      	b.n	800178c <LogOutputTask+0x8>
 80017d6:	bf00      	nop
 80017d8:	20000468 	.word	0x20000468
 80017dc:	42652ee1 	.word	0x42652ee1
 80017e0:	0800bf28 	.word	0x0800bf28
 80017e4:	20000374 	.word	0x20000374
 80017e8:	20000370 	.word	0x20000370
 80017ec:	200002e0 	.word	0x200002e0

080017f0 <ReadIMUTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_ReadIMUTask */
void ReadIMUTask(void *argument)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b082      	sub	sp, #8
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ReadIMUTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80017f8:	2001      	movs	r0, #1
 80017fa:	f004 fe9d 	bl	8006538 <osDelay>
 80017fe:	e7fb      	b.n	80017f8 <ReadIMUTask+0x8>

08001800 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b082      	sub	sp, #8
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	4a04      	ldr	r2, [pc, #16]	; (8001820 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800180e:	4293      	cmp	r3, r2
 8001810:	d101      	bne.n	8001816 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001812:	f000 fb55 	bl	8001ec0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001816:	bf00      	nop
 8001818:	3708      	adds	r7, #8
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	40001000 	.word	0x40001000

08001824 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001828:	b672      	cpsid	i
}
 800182a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
  	UART_println(&uart, "Error_Handler()");
 800182c:	4902      	ldr	r1, [pc, #8]	; (8001838 <Error_Handler+0x14>)
 800182e:	4803      	ldr	r0, [pc, #12]	; (800183c <Error_Handler+0x18>)
 8001830:	f7ff fd64 	bl	80012fc <UART_println>
 8001834:	e7fa      	b.n	800182c <Error_Handler+0x8>
 8001836:	bf00      	nop
 8001838:	0800bf38 	.word	0x0800bf38
 800183c:	20000370 	.word	0x20000370

08001840 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b082      	sub	sp, #8
 8001844:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001846:	4b11      	ldr	r3, [pc, #68]	; (800188c <HAL_MspInit+0x4c>)
 8001848:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800184a:	4a10      	ldr	r2, [pc, #64]	; (800188c <HAL_MspInit+0x4c>)
 800184c:	f043 0301 	orr.w	r3, r3, #1
 8001850:	6613      	str	r3, [r2, #96]	; 0x60
 8001852:	4b0e      	ldr	r3, [pc, #56]	; (800188c <HAL_MspInit+0x4c>)
 8001854:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001856:	f003 0301 	and.w	r3, r3, #1
 800185a:	607b      	str	r3, [r7, #4]
 800185c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800185e:	4b0b      	ldr	r3, [pc, #44]	; (800188c <HAL_MspInit+0x4c>)
 8001860:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001862:	4a0a      	ldr	r2, [pc, #40]	; (800188c <HAL_MspInit+0x4c>)
 8001864:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001868:	6593      	str	r3, [r2, #88]	; 0x58
 800186a:	4b08      	ldr	r3, [pc, #32]	; (800188c <HAL_MspInit+0x4c>)
 800186c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800186e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001872:	603b      	str	r3, [r7, #0]
 8001874:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001876:	2200      	movs	r2, #0
 8001878:	210f      	movs	r1, #15
 800187a:	f06f 0001 	mvn.w	r0, #1
 800187e:	f000 fc1b 	bl	80020b8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001882:	bf00      	nop
 8001884:	3708      	adds	r7, #8
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}
 800188a:	bf00      	nop
 800188c:	40021000 	.word	0x40021000

08001890 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b09e      	sub	sp, #120	; 0x78
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001898:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800189c:	2200      	movs	r2, #0
 800189e:	601a      	str	r2, [r3, #0]
 80018a0:	605a      	str	r2, [r3, #4]
 80018a2:	609a      	str	r2, [r3, #8]
 80018a4:	60da      	str	r2, [r3, #12]
 80018a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018a8:	f107 0310 	add.w	r3, r7, #16
 80018ac:	2254      	movs	r2, #84	; 0x54
 80018ae:	2100      	movs	r1, #0
 80018b0:	4618      	mov	r0, r3
 80018b2:	f007 fc14 	bl	80090de <memset>
  if(hi2c->Instance==I2C1)
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	4a50      	ldr	r2, [pc, #320]	; (80019fc <HAL_I2C_MspInit+0x16c>)
 80018bc:	4293      	cmp	r3, r2
 80018be:	f040 8098 	bne.w	80019f2 <HAL_I2C_MspInit+0x162>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80018c2:	2340      	movs	r3, #64	; 0x40
 80018c4:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80018c6:	2300      	movs	r3, #0
 80018c8:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018ca:	f107 0310 	add.w	r3, r7, #16
 80018ce:	4618      	mov	r0, r3
 80018d0:	f003 fadc 	bl	8004e8c <HAL_RCCEx_PeriphCLKConfig>
 80018d4:	4603      	mov	r3, r0
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d001      	beq.n	80018de <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80018da:	f7ff ffa3 	bl	8001824 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018de:	4b48      	ldr	r3, [pc, #288]	; (8001a00 <HAL_I2C_MspInit+0x170>)
 80018e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018e2:	4a47      	ldr	r2, [pc, #284]	; (8001a00 <HAL_I2C_MspInit+0x170>)
 80018e4:	f043 0302 	orr.w	r3, r3, #2
 80018e8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018ea:	4b45      	ldr	r3, [pc, #276]	; (8001a00 <HAL_I2C_MspInit+0x170>)
 80018ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018ee:	f003 0302 	and.w	r3, r3, #2
 80018f2:	60fb      	str	r3, [r7, #12]
 80018f4:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80018f6:	23c0      	movs	r3, #192	; 0xc0
 80018f8:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018fa:	2312      	movs	r3, #18
 80018fc:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018fe:	2300      	movs	r3, #0
 8001900:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001902:	2303      	movs	r3, #3
 8001904:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001906:	2304      	movs	r3, #4
 8001908:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800190a:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800190e:	4619      	mov	r1, r3
 8001910:	483c      	ldr	r0, [pc, #240]	; (8001a04 <HAL_I2C_MspInit+0x174>)
 8001912:	f000 fdb1 	bl	8002478 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001916:	4b3a      	ldr	r3, [pc, #232]	; (8001a00 <HAL_I2C_MspInit+0x170>)
 8001918:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800191a:	4a39      	ldr	r2, [pc, #228]	; (8001a00 <HAL_I2C_MspInit+0x170>)
 800191c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001920:	6593      	str	r3, [r2, #88]	; 0x58
 8001922:	4b37      	ldr	r3, [pc, #220]	; (8001a00 <HAL_I2C_MspInit+0x170>)
 8001924:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001926:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800192a:	60bb      	str	r3, [r7, #8]
 800192c:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel7;
 800192e:	4b36      	ldr	r3, [pc, #216]	; (8001a08 <HAL_I2C_MspInit+0x178>)
 8001930:	4a36      	ldr	r2, [pc, #216]	; (8001a0c <HAL_I2C_MspInit+0x17c>)
 8001932:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Request = DMA_REQUEST_3;
 8001934:	4b34      	ldr	r3, [pc, #208]	; (8001a08 <HAL_I2C_MspInit+0x178>)
 8001936:	2203      	movs	r2, #3
 8001938:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800193a:	4b33      	ldr	r3, [pc, #204]	; (8001a08 <HAL_I2C_MspInit+0x178>)
 800193c:	2200      	movs	r2, #0
 800193e:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001940:	4b31      	ldr	r3, [pc, #196]	; (8001a08 <HAL_I2C_MspInit+0x178>)
 8001942:	2200      	movs	r2, #0
 8001944:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001946:	4b30      	ldr	r3, [pc, #192]	; (8001a08 <HAL_I2C_MspInit+0x178>)
 8001948:	2280      	movs	r2, #128	; 0x80
 800194a:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800194c:	4b2e      	ldr	r3, [pc, #184]	; (8001a08 <HAL_I2C_MspInit+0x178>)
 800194e:	2200      	movs	r2, #0
 8001950:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001952:	4b2d      	ldr	r3, [pc, #180]	; (8001a08 <HAL_I2C_MspInit+0x178>)
 8001954:	2200      	movs	r2, #0
 8001956:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8001958:	4b2b      	ldr	r3, [pc, #172]	; (8001a08 <HAL_I2C_MspInit+0x178>)
 800195a:	2200      	movs	r2, #0
 800195c:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800195e:	4b2a      	ldr	r3, [pc, #168]	; (8001a08 <HAL_I2C_MspInit+0x178>)
 8001960:	2200      	movs	r2, #0
 8001962:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8001964:	4828      	ldr	r0, [pc, #160]	; (8001a08 <HAL_I2C_MspInit+0x178>)
 8001966:	f000 fbd1 	bl	800210c <HAL_DMA_Init>
 800196a:	4603      	mov	r3, r0
 800196c:	2b00      	cmp	r3, #0
 800196e:	d001      	beq.n	8001974 <HAL_I2C_MspInit+0xe4>
    {
      Error_Handler();
 8001970:	f7ff ff58 	bl	8001824 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	4a24      	ldr	r2, [pc, #144]	; (8001a08 <HAL_I2C_MspInit+0x178>)
 8001978:	63da      	str	r2, [r3, #60]	; 0x3c
 800197a:	4a23      	ldr	r2, [pc, #140]	; (8001a08 <HAL_I2C_MspInit+0x178>)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	6293      	str	r3, [r2, #40]	; 0x28

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 8001980:	4b23      	ldr	r3, [pc, #140]	; (8001a10 <HAL_I2C_MspInit+0x180>)
 8001982:	4a24      	ldr	r2, [pc, #144]	; (8001a14 <HAL_I2C_MspInit+0x184>)
 8001984:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Request = DMA_REQUEST_3;
 8001986:	4b22      	ldr	r3, [pc, #136]	; (8001a10 <HAL_I2C_MspInit+0x180>)
 8001988:	2203      	movs	r2, #3
 800198a:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800198c:	4b20      	ldr	r3, [pc, #128]	; (8001a10 <HAL_I2C_MspInit+0x180>)
 800198e:	2210      	movs	r2, #16
 8001990:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001992:	4b1f      	ldr	r3, [pc, #124]	; (8001a10 <HAL_I2C_MspInit+0x180>)
 8001994:	2200      	movs	r2, #0
 8001996:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001998:	4b1d      	ldr	r3, [pc, #116]	; (8001a10 <HAL_I2C_MspInit+0x180>)
 800199a:	2280      	movs	r2, #128	; 0x80
 800199c:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800199e:	4b1c      	ldr	r3, [pc, #112]	; (8001a10 <HAL_I2C_MspInit+0x180>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80019a4:	4b1a      	ldr	r3, [pc, #104]	; (8001a10 <HAL_I2C_MspInit+0x180>)
 80019a6:	2200      	movs	r2, #0
 80019a8:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 80019aa:	4b19      	ldr	r3, [pc, #100]	; (8001a10 <HAL_I2C_MspInit+0x180>)
 80019ac:	2200      	movs	r2, #0
 80019ae:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80019b0:	4b17      	ldr	r3, [pc, #92]	; (8001a10 <HAL_I2C_MspInit+0x180>)
 80019b2:	2200      	movs	r2, #0
 80019b4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 80019b6:	4816      	ldr	r0, [pc, #88]	; (8001a10 <HAL_I2C_MspInit+0x180>)
 80019b8:	f000 fba8 	bl	800210c <HAL_DMA_Init>
 80019bc:	4603      	mov	r3, r0
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d001      	beq.n	80019c6 <HAL_I2C_MspInit+0x136>
    {
      Error_Handler();
 80019c2:	f7ff ff2f 	bl	8001824 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	4a11      	ldr	r2, [pc, #68]	; (8001a10 <HAL_I2C_MspInit+0x180>)
 80019ca:	639a      	str	r2, [r3, #56]	; 0x38
 80019cc:	4a10      	ldr	r2, [pc, #64]	; (8001a10 <HAL_I2C_MspInit+0x180>)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	6293      	str	r3, [r2, #40]	; 0x28

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 80019d2:	2200      	movs	r2, #0
 80019d4:	2105      	movs	r1, #5
 80019d6:	201f      	movs	r0, #31
 80019d8:	f000 fb6e 	bl	80020b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80019dc:	201f      	movs	r0, #31
 80019de:	f000 fb87 	bl	80020f0 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 80019e2:	2200      	movs	r2, #0
 80019e4:	2105      	movs	r1, #5
 80019e6:	2020      	movs	r0, #32
 80019e8:	f000 fb66 	bl	80020b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80019ec:	2020      	movs	r0, #32
 80019ee:	f000 fb7f 	bl	80020f0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80019f2:	bf00      	nop
 80019f4:	3778      	adds	r7, #120	; 0x78
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop
 80019fc:	40005400 	.word	0x40005400
 8001a00:	40021000 	.word	0x40021000
 8001a04:	48000400 	.word	0x48000400
 8001a08:	20000250 	.word	0x20000250
 8001a0c:	40020080 	.word	0x40020080
 8001a10:	20000298 	.word	0x20000298
 8001a14:	4002006c 	.word	0x4002006c

08001a18 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b09e      	sub	sp, #120	; 0x78
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a20:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001a24:	2200      	movs	r2, #0
 8001a26:	601a      	str	r2, [r3, #0]
 8001a28:	605a      	str	r2, [r3, #4]
 8001a2a:	609a      	str	r2, [r3, #8]
 8001a2c:	60da      	str	r2, [r3, #12]
 8001a2e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a30:	f107 0310 	add.w	r3, r7, #16
 8001a34:	2254      	movs	r2, #84	; 0x54
 8001a36:	2100      	movs	r1, #0
 8001a38:	4618      	mov	r0, r3
 8001a3a:	f007 fb50 	bl	80090de <memset>
  if(huart->Instance==USART2)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	4a28      	ldr	r2, [pc, #160]	; (8001ae4 <HAL_UART_MspInit+0xcc>)
 8001a44:	4293      	cmp	r3, r2
 8001a46:	d148      	bne.n	8001ada <HAL_UART_MspInit+0xc2>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001a48:	2302      	movs	r3, #2
 8001a4a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	637b      	str	r3, [r7, #52]	; 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a50:	f107 0310 	add.w	r3, r7, #16
 8001a54:	4618      	mov	r0, r3
 8001a56:	f003 fa19 	bl	8004e8c <HAL_RCCEx_PeriphCLKConfig>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d001      	beq.n	8001a64 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001a60:	f7ff fee0 	bl	8001824 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001a64:	4b20      	ldr	r3, [pc, #128]	; (8001ae8 <HAL_UART_MspInit+0xd0>)
 8001a66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a68:	4a1f      	ldr	r2, [pc, #124]	; (8001ae8 <HAL_UART_MspInit+0xd0>)
 8001a6a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a6e:	6593      	str	r3, [r2, #88]	; 0x58
 8001a70:	4b1d      	ldr	r3, [pc, #116]	; (8001ae8 <HAL_UART_MspInit+0xd0>)
 8001a72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a78:	60fb      	str	r3, [r7, #12]
 8001a7a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a7c:	4b1a      	ldr	r3, [pc, #104]	; (8001ae8 <HAL_UART_MspInit+0xd0>)
 8001a7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a80:	4a19      	ldr	r2, [pc, #100]	; (8001ae8 <HAL_UART_MspInit+0xd0>)
 8001a82:	f043 0301 	orr.w	r3, r3, #1
 8001a86:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a88:	4b17      	ldr	r3, [pc, #92]	; (8001ae8 <HAL_UART_MspInit+0xd0>)
 8001a8a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a8c:	f003 0301 	and.w	r3, r3, #1
 8001a90:	60bb      	str	r3, [r7, #8]
 8001a92:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8001a94:	2304      	movs	r3, #4
 8001a96:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a98:	2302      	movs	r3, #2
 8001a9a:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aa0:	2303      	movs	r3, #3
 8001aa2:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001aa4:	2307      	movs	r3, #7
 8001aa6:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8001aa8:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001aac:	4619      	mov	r1, r3
 8001aae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ab2:	f000 fce1 	bl	8002478 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8001ab6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001aba:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001abc:	2302      	movs	r3, #2
 8001abe:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ac4:	2303      	movs	r3, #3
 8001ac6:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8001ac8:	2303      	movs	r3, #3
 8001aca:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8001acc:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001ad0:	4619      	mov	r1, r3
 8001ad2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ad6:	f000 fccf 	bl	8002478 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001ada:	bf00      	nop
 8001adc:	3778      	adds	r7, #120	; 0x78
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}
 8001ae2:	bf00      	nop
 8001ae4:	40004400 	.word	0x40004400
 8001ae8:	40021000 	.word	0x40021000

08001aec <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b08e      	sub	sp, #56	; 0x38
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8001af4:	2300      	movs	r3, #0
 8001af6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001afa:	4b34      	ldr	r3, [pc, #208]	; (8001bcc <HAL_InitTick+0xe0>)
 8001afc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001afe:	4a33      	ldr	r2, [pc, #204]	; (8001bcc <HAL_InitTick+0xe0>)
 8001b00:	f043 0310 	orr.w	r3, r3, #16
 8001b04:	6593      	str	r3, [r2, #88]	; 0x58
 8001b06:	4b31      	ldr	r3, [pc, #196]	; (8001bcc <HAL_InitTick+0xe0>)
 8001b08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b0a:	f003 0310 	and.w	r3, r3, #16
 8001b0e:	60fb      	str	r3, [r7, #12]
 8001b10:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001b12:	f107 0210 	add.w	r2, r7, #16
 8001b16:	f107 0314 	add.w	r3, r7, #20
 8001b1a:	4611      	mov	r1, r2
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	f003 f923 	bl	8004d68 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001b22:	6a3b      	ldr	r3, [r7, #32]
 8001b24:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001b26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d103      	bne.n	8001b34 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001b2c:	f003 f8f0 	bl	8004d10 <HAL_RCC_GetPCLK1Freq>
 8001b30:	6378      	str	r0, [r7, #52]	; 0x34
 8001b32:	e004      	b.n	8001b3e <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001b34:	f003 f8ec 	bl	8004d10 <HAL_RCC_GetPCLK1Freq>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	005b      	lsls	r3, r3, #1
 8001b3c:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001b3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b40:	4a23      	ldr	r2, [pc, #140]	; (8001bd0 <HAL_InitTick+0xe4>)
 8001b42:	fba2 2303 	umull	r2, r3, r2, r3
 8001b46:	0c9b      	lsrs	r3, r3, #18
 8001b48:	3b01      	subs	r3, #1
 8001b4a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001b4c:	4b21      	ldr	r3, [pc, #132]	; (8001bd4 <HAL_InitTick+0xe8>)
 8001b4e:	4a22      	ldr	r2, [pc, #136]	; (8001bd8 <HAL_InitTick+0xec>)
 8001b50:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001b52:	4b20      	ldr	r3, [pc, #128]	; (8001bd4 <HAL_InitTick+0xe8>)
 8001b54:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001b58:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001b5a:	4a1e      	ldr	r2, [pc, #120]	; (8001bd4 <HAL_InitTick+0xe8>)
 8001b5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b5e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001b60:	4b1c      	ldr	r3, [pc, #112]	; (8001bd4 <HAL_InitTick+0xe8>)
 8001b62:	2200      	movs	r2, #0
 8001b64:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b66:	4b1b      	ldr	r3, [pc, #108]	; (8001bd4 <HAL_InitTick+0xe8>)
 8001b68:	2200      	movs	r2, #0
 8001b6a:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b6c:	4b19      	ldr	r3, [pc, #100]	; (8001bd4 <HAL_InitTick+0xe8>)
 8001b6e:	2200      	movs	r2, #0
 8001b70:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001b72:	4818      	ldr	r0, [pc, #96]	; (8001bd4 <HAL_InitTick+0xe8>)
 8001b74:	f003 fc82 	bl	800547c <HAL_TIM_Base_Init>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8001b7e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d11b      	bne.n	8001bbe <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001b86:	4813      	ldr	r0, [pc, #76]	; (8001bd4 <HAL_InitTick+0xe8>)
 8001b88:	f003 fcda 	bl	8005540 <HAL_TIM_Base_Start_IT>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8001b92:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d111      	bne.n	8001bbe <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001b9a:	2036      	movs	r0, #54	; 0x36
 8001b9c:	f000 faa8 	bl	80020f0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	2b0f      	cmp	r3, #15
 8001ba4:	d808      	bhi.n	8001bb8 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	6879      	ldr	r1, [r7, #4]
 8001baa:	2036      	movs	r0, #54	; 0x36
 8001bac:	f000 fa84 	bl	80020b8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001bb0:	4a0a      	ldr	r2, [pc, #40]	; (8001bdc <HAL_InitTick+0xf0>)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	6013      	str	r3, [r2, #0]
 8001bb6:	e002      	b.n	8001bbe <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8001bb8:	2301      	movs	r3, #1
 8001bba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001bbe:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	3738      	adds	r7, #56	; 0x38
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	40021000 	.word	0x40021000
 8001bd0:	431bde83 	.word	0x431bde83
 8001bd4:	200004a8 	.word	0x200004a8
 8001bd8:	40001000 	.word	0x40001000
 8001bdc:	20000004 	.word	0x20000004

08001be0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001be0:	b480      	push	{r7}
 8001be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001be4:	e7fe      	b.n	8001be4 <NMI_Handler+0x4>

08001be6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001be6:	b480      	push	{r7}
 8001be8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001bea:	e7fe      	b.n	8001bea <HardFault_Handler+0x4>

08001bec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001bec:	b480      	push	{r7}
 8001bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001bf0:	e7fe      	b.n	8001bf0 <MemManage_Handler+0x4>

08001bf2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001bf2:	b480      	push	{r7}
 8001bf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001bf6:	e7fe      	b.n	8001bf6 <BusFault_Handler+0x4>

08001bf8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001bfc:	e7fe      	b.n	8001bfc <UsageFault_Handler+0x4>

08001bfe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001bfe:	b480      	push	{r7}
 8001c00:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c02:	bf00      	nop
 8001c04:	46bd      	mov	sp, r7
 8001c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0a:	4770      	bx	lr

08001c0c <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(User_Button_Pin);
 8001c10:	2002      	movs	r0, #2
 8001c12:	f000 fdcd 	bl	80027b0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001c16:	bf00      	nop
 8001c18:	bd80      	pop	{r7, pc}

08001c1a <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001c1a:	b580      	push	{r7, lr}
 8001c1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(MPU6050_INT_Pin);
 8001c1e:	2010      	movs	r0, #16
 8001c20:	f000 fdc6 	bl	80027b0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001c24:	bf00      	nop
 8001c26:	bd80      	pop	{r7, pc}

08001c28 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8001c2c:	4802      	ldr	r0, [pc, #8]	; (8001c38 <DMA1_Channel6_IRQHandler+0x10>)
 8001c2e:	f000 fb66 	bl	80022fe <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8001c32:	bf00      	nop
 8001c34:	bd80      	pop	{r7, pc}
 8001c36:	bf00      	nop
 8001c38:	20000298 	.word	0x20000298

08001c3c <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8001c40:	4802      	ldr	r0, [pc, #8]	; (8001c4c <DMA1_Channel7_IRQHandler+0x10>)
 8001c42:	f000 fb5c 	bl	80022fe <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8001c46:	bf00      	nop
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	20000250 	.word	0x20000250

08001c50 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001c54:	4802      	ldr	r0, [pc, #8]	; (8001c60 <I2C1_EV_IRQHandler+0x10>)
 8001c56:	f001 f988 	bl	8002f6a <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001c5a:	bf00      	nop
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	200001fc 	.word	0x200001fc

08001c64 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001c68:	4802      	ldr	r0, [pc, #8]	; (8001c74 <I2C1_ER_IRQHandler+0x10>)
 8001c6a:	f001 f998 	bl	8002f9e <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8001c6e:	bf00      	nop
 8001c70:	bd80      	pop	{r7, pc}
 8001c72:	bf00      	nop
 8001c74:	200001fc 	.word	0x200001fc

08001c78 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001c7c:	4802      	ldr	r0, [pc, #8]	; (8001c88 <TIM6_DAC_IRQHandler+0x10>)
 8001c7e:	f003 fcb3 	bl	80055e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001c82:	bf00      	nop
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	200004a8 	.word	0x200004a8

08001c8c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	af00      	add	r7, sp, #0
  return 1;
 8001c90:	2301      	movs	r3, #1
}
 8001c92:	4618      	mov	r0, r3
 8001c94:	46bd      	mov	sp, r7
 8001c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9a:	4770      	bx	lr

08001c9c <_kill>:

int _kill(int pid, int sig)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b082      	sub	sp, #8
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
 8001ca4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001ca6:	f007 f8e9 	bl	8008e7c <__errno>
 8001caa:	4603      	mov	r3, r0
 8001cac:	2216      	movs	r2, #22
 8001cae:	601a      	str	r2, [r3, #0]
  return -1;
 8001cb0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	3708      	adds	r7, #8
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	bd80      	pop	{r7, pc}

08001cbc <_exit>:

void _exit (int status)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b082      	sub	sp, #8
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001cc4:	f04f 31ff 	mov.w	r1, #4294967295
 8001cc8:	6878      	ldr	r0, [r7, #4]
 8001cca:	f7ff ffe7 	bl	8001c9c <_kill>
  while (1) {}    /* Make sure we hang here */
 8001cce:	e7fe      	b.n	8001cce <_exit+0x12>

08001cd0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b086      	sub	sp, #24
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	60f8      	str	r0, [r7, #12]
 8001cd8:	60b9      	str	r1, [r7, #8]
 8001cda:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cdc:	2300      	movs	r3, #0
 8001cde:	617b      	str	r3, [r7, #20]
 8001ce0:	e00a      	b.n	8001cf8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001ce2:	f3af 8000 	nop.w
 8001ce6:	4601      	mov	r1, r0
 8001ce8:	68bb      	ldr	r3, [r7, #8]
 8001cea:	1c5a      	adds	r2, r3, #1
 8001cec:	60ba      	str	r2, [r7, #8]
 8001cee:	b2ca      	uxtb	r2, r1
 8001cf0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cf2:	697b      	ldr	r3, [r7, #20]
 8001cf4:	3301      	adds	r3, #1
 8001cf6:	617b      	str	r3, [r7, #20]
 8001cf8:	697a      	ldr	r2, [r7, #20]
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	429a      	cmp	r2, r3
 8001cfe:	dbf0      	blt.n	8001ce2 <_read+0x12>
  }

  return len;
 8001d00:	687b      	ldr	r3, [r7, #4]
}
 8001d02:	4618      	mov	r0, r3
 8001d04:	3718      	adds	r7, #24
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}

08001d0a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d0a:	b580      	push	{r7, lr}
 8001d0c:	b086      	sub	sp, #24
 8001d0e:	af00      	add	r7, sp, #0
 8001d10:	60f8      	str	r0, [r7, #12]
 8001d12:	60b9      	str	r1, [r7, #8]
 8001d14:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d16:	2300      	movs	r3, #0
 8001d18:	617b      	str	r3, [r7, #20]
 8001d1a:	e009      	b.n	8001d30 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001d1c:	68bb      	ldr	r3, [r7, #8]
 8001d1e:	1c5a      	adds	r2, r3, #1
 8001d20:	60ba      	str	r2, [r7, #8]
 8001d22:	781b      	ldrb	r3, [r3, #0]
 8001d24:	4618      	mov	r0, r3
 8001d26:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d2a:	697b      	ldr	r3, [r7, #20]
 8001d2c:	3301      	adds	r3, #1
 8001d2e:	617b      	str	r3, [r7, #20]
 8001d30:	697a      	ldr	r2, [r7, #20]
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	429a      	cmp	r2, r3
 8001d36:	dbf1      	blt.n	8001d1c <_write+0x12>
  }
  return len;
 8001d38:	687b      	ldr	r3, [r7, #4]
}
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	3718      	adds	r7, #24
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd80      	pop	{r7, pc}

08001d42 <_close>:

int _close(int file)
{
 8001d42:	b480      	push	{r7}
 8001d44:	b083      	sub	sp, #12
 8001d46:	af00      	add	r7, sp, #0
 8001d48:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d4a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	370c      	adds	r7, #12
 8001d52:	46bd      	mov	sp, r7
 8001d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d58:	4770      	bx	lr

08001d5a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d5a:	b480      	push	{r7}
 8001d5c:	b083      	sub	sp, #12
 8001d5e:	af00      	add	r7, sp, #0
 8001d60:	6078      	str	r0, [r7, #4]
 8001d62:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001d6a:	605a      	str	r2, [r3, #4]
  return 0;
 8001d6c:	2300      	movs	r3, #0
}
 8001d6e:	4618      	mov	r0, r3
 8001d70:	370c      	adds	r7, #12
 8001d72:	46bd      	mov	sp, r7
 8001d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d78:	4770      	bx	lr

08001d7a <_isatty>:

int _isatty(int file)
{
 8001d7a:	b480      	push	{r7}
 8001d7c:	b083      	sub	sp, #12
 8001d7e:	af00      	add	r7, sp, #0
 8001d80:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d82:	2301      	movs	r3, #1
}
 8001d84:	4618      	mov	r0, r3
 8001d86:	370c      	adds	r7, #12
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8e:	4770      	bx	lr

08001d90 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d90:	b480      	push	{r7}
 8001d92:	b085      	sub	sp, #20
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	60f8      	str	r0, [r7, #12]
 8001d98:	60b9      	str	r1, [r7, #8]
 8001d9a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001d9c:	2300      	movs	r3, #0
}
 8001d9e:	4618      	mov	r0, r3
 8001da0:	3714      	adds	r7, #20
 8001da2:	46bd      	mov	sp, r7
 8001da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da8:	4770      	bx	lr
	...

08001dac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b086      	sub	sp, #24
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001db4:	4a14      	ldr	r2, [pc, #80]	; (8001e08 <_sbrk+0x5c>)
 8001db6:	4b15      	ldr	r3, [pc, #84]	; (8001e0c <_sbrk+0x60>)
 8001db8:	1ad3      	subs	r3, r2, r3
 8001dba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001dbc:	697b      	ldr	r3, [r7, #20]
 8001dbe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001dc0:	4b13      	ldr	r3, [pc, #76]	; (8001e10 <_sbrk+0x64>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d102      	bne.n	8001dce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001dc8:	4b11      	ldr	r3, [pc, #68]	; (8001e10 <_sbrk+0x64>)
 8001dca:	4a12      	ldr	r2, [pc, #72]	; (8001e14 <_sbrk+0x68>)
 8001dcc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001dce:	4b10      	ldr	r3, [pc, #64]	; (8001e10 <_sbrk+0x64>)
 8001dd0:	681a      	ldr	r2, [r3, #0]
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	4413      	add	r3, r2
 8001dd6:	693a      	ldr	r2, [r7, #16]
 8001dd8:	429a      	cmp	r2, r3
 8001dda:	d207      	bcs.n	8001dec <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ddc:	f007 f84e 	bl	8008e7c <__errno>
 8001de0:	4603      	mov	r3, r0
 8001de2:	220c      	movs	r2, #12
 8001de4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001de6:	f04f 33ff 	mov.w	r3, #4294967295
 8001dea:	e009      	b.n	8001e00 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001dec:	4b08      	ldr	r3, [pc, #32]	; (8001e10 <_sbrk+0x64>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001df2:	4b07      	ldr	r3, [pc, #28]	; (8001e10 <_sbrk+0x64>)
 8001df4:	681a      	ldr	r2, [r3, #0]
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	4413      	add	r3, r2
 8001dfa:	4a05      	ldr	r2, [pc, #20]	; (8001e10 <_sbrk+0x64>)
 8001dfc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001dfe:	68fb      	ldr	r3, [r7, #12]
}
 8001e00:	4618      	mov	r0, r3
 8001e02:	3718      	adds	r7, #24
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bd80      	pop	{r7, pc}
 8001e08:	20010000 	.word	0x20010000
 8001e0c:	00000400 	.word	0x00000400
 8001e10:	200004f4 	.word	0x200004f4
 8001e14:	20001ed8 	.word	0x20001ed8

08001e18 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001e1c:	4b06      	ldr	r3, [pc, #24]	; (8001e38 <SystemInit+0x20>)
 8001e1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e22:	4a05      	ldr	r2, [pc, #20]	; (8001e38 <SystemInit+0x20>)
 8001e24:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001e28:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001e2c:	bf00      	nop
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e34:	4770      	bx	lr
 8001e36:	bf00      	nop
 8001e38:	e000ed00 	.word	0xe000ed00

08001e3c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001e3c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001e74 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001e40:	f7ff ffea 	bl	8001e18 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e44:	480c      	ldr	r0, [pc, #48]	; (8001e78 <LoopForever+0x6>)
  ldr r1, =_edata
 8001e46:	490d      	ldr	r1, [pc, #52]	; (8001e7c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001e48:	4a0d      	ldr	r2, [pc, #52]	; (8001e80 <LoopForever+0xe>)
  movs r3, #0
 8001e4a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e4c:	e002      	b.n	8001e54 <LoopCopyDataInit>

08001e4e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e4e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e50:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e52:	3304      	adds	r3, #4

08001e54 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e54:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e56:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e58:	d3f9      	bcc.n	8001e4e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e5a:	4a0a      	ldr	r2, [pc, #40]	; (8001e84 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001e5c:	4c0a      	ldr	r4, [pc, #40]	; (8001e88 <LoopForever+0x16>)
  movs r3, #0
 8001e5e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e60:	e001      	b.n	8001e66 <LoopFillZerobss>

08001e62 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e62:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e64:	3204      	adds	r2, #4

08001e66 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e66:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e68:	d3fb      	bcc.n	8001e62 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001e6a:	f007 f903 	bl	8009074 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001e6e:	f7ff faa1 	bl	80013b4 <main>

08001e72 <LoopForever>:

LoopForever:
    b LoopForever
 8001e72:	e7fe      	b.n	8001e72 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001e74:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001e78:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e7c:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001e80:	0800c3fc 	.word	0x0800c3fc
  ldr r2, =_sbss
 8001e84:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001e88:	20001ed4 	.word	0x20001ed4

08001e8c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001e8c:	e7fe      	b.n	8001e8c <ADC1_IRQHandler>

08001e8e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e8e:	b580      	push	{r7, lr}
 8001e90:	b082      	sub	sp, #8
 8001e92:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001e94:	2300      	movs	r3, #0
 8001e96:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e98:	2003      	movs	r0, #3
 8001e9a:	f000 f902 	bl	80020a2 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001e9e:	200f      	movs	r0, #15
 8001ea0:	f7ff fe24 	bl	8001aec <HAL_InitTick>
 8001ea4:	4603      	mov	r3, r0
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d002      	beq.n	8001eb0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001eaa:	2301      	movs	r3, #1
 8001eac:	71fb      	strb	r3, [r7, #7]
 8001eae:	e001      	b.n	8001eb4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001eb0:	f7ff fcc6 	bl	8001840 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001eb4:	79fb      	ldrb	r3, [r7, #7]
}
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	3708      	adds	r7, #8
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}
	...

08001ec0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001ec4:	4b06      	ldr	r3, [pc, #24]	; (8001ee0 <HAL_IncTick+0x20>)
 8001ec6:	781b      	ldrb	r3, [r3, #0]
 8001ec8:	461a      	mov	r2, r3
 8001eca:	4b06      	ldr	r3, [pc, #24]	; (8001ee4 <HAL_IncTick+0x24>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	4413      	add	r3, r2
 8001ed0:	4a04      	ldr	r2, [pc, #16]	; (8001ee4 <HAL_IncTick+0x24>)
 8001ed2:	6013      	str	r3, [r2, #0]
}
 8001ed4:	bf00      	nop
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001edc:	4770      	bx	lr
 8001ede:	bf00      	nop
 8001ee0:	20000008 	.word	0x20000008
 8001ee4:	200004f8 	.word	0x200004f8

08001ee8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	af00      	add	r7, sp, #0
  return uwTick;
 8001eec:	4b03      	ldr	r3, [pc, #12]	; (8001efc <HAL_GetTick+0x14>)
 8001eee:	681b      	ldr	r3, [r3, #0]
}
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef8:	4770      	bx	lr
 8001efa:	bf00      	nop
 8001efc:	200004f8 	.word	0x200004f8

08001f00 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b084      	sub	sp, #16
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f08:	f7ff ffee 	bl	8001ee8 <HAL_GetTick>
 8001f0c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f18:	d005      	beq.n	8001f26 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001f1a:	4b0a      	ldr	r3, [pc, #40]	; (8001f44 <HAL_Delay+0x44>)
 8001f1c:	781b      	ldrb	r3, [r3, #0]
 8001f1e:	461a      	mov	r2, r3
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	4413      	add	r3, r2
 8001f24:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f26:	bf00      	nop
 8001f28:	f7ff ffde 	bl	8001ee8 <HAL_GetTick>
 8001f2c:	4602      	mov	r2, r0
 8001f2e:	68bb      	ldr	r3, [r7, #8]
 8001f30:	1ad3      	subs	r3, r2, r3
 8001f32:	68fa      	ldr	r2, [r7, #12]
 8001f34:	429a      	cmp	r2, r3
 8001f36:	d8f7      	bhi.n	8001f28 <HAL_Delay+0x28>
  {
  }
}
 8001f38:	bf00      	nop
 8001f3a:	bf00      	nop
 8001f3c:	3710      	adds	r7, #16
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	bf00      	nop
 8001f44:	20000008 	.word	0x20000008

08001f48 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b085      	sub	sp, #20
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	f003 0307 	and.w	r3, r3, #7
 8001f56:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f58:	4b0c      	ldr	r3, [pc, #48]	; (8001f8c <__NVIC_SetPriorityGrouping+0x44>)
 8001f5a:	68db      	ldr	r3, [r3, #12]
 8001f5c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f5e:	68ba      	ldr	r2, [r7, #8]
 8001f60:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001f64:	4013      	ands	r3, r2
 8001f66:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f6c:	68bb      	ldr	r3, [r7, #8]
 8001f6e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f70:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001f74:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f78:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f7a:	4a04      	ldr	r2, [pc, #16]	; (8001f8c <__NVIC_SetPriorityGrouping+0x44>)
 8001f7c:	68bb      	ldr	r3, [r7, #8]
 8001f7e:	60d3      	str	r3, [r2, #12]
}
 8001f80:	bf00      	nop
 8001f82:	3714      	adds	r7, #20
 8001f84:	46bd      	mov	sp, r7
 8001f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8a:	4770      	bx	lr
 8001f8c:	e000ed00 	.word	0xe000ed00

08001f90 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f90:	b480      	push	{r7}
 8001f92:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f94:	4b04      	ldr	r3, [pc, #16]	; (8001fa8 <__NVIC_GetPriorityGrouping+0x18>)
 8001f96:	68db      	ldr	r3, [r3, #12]
 8001f98:	0a1b      	lsrs	r3, r3, #8
 8001f9a:	f003 0307 	and.w	r3, r3, #7
}
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa6:	4770      	bx	lr
 8001fa8:	e000ed00 	.word	0xe000ed00

08001fac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fac:	b480      	push	{r7}
 8001fae:	b083      	sub	sp, #12
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	db0b      	blt.n	8001fd6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001fbe:	79fb      	ldrb	r3, [r7, #7]
 8001fc0:	f003 021f 	and.w	r2, r3, #31
 8001fc4:	4907      	ldr	r1, [pc, #28]	; (8001fe4 <__NVIC_EnableIRQ+0x38>)
 8001fc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fca:	095b      	lsrs	r3, r3, #5
 8001fcc:	2001      	movs	r0, #1
 8001fce:	fa00 f202 	lsl.w	r2, r0, r2
 8001fd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001fd6:	bf00      	nop
 8001fd8:	370c      	adds	r7, #12
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe0:	4770      	bx	lr
 8001fe2:	bf00      	nop
 8001fe4:	e000e100 	.word	0xe000e100

08001fe8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	b083      	sub	sp, #12
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	4603      	mov	r3, r0
 8001ff0:	6039      	str	r1, [r7, #0]
 8001ff2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ff4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	db0a      	blt.n	8002012 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	b2da      	uxtb	r2, r3
 8002000:	490c      	ldr	r1, [pc, #48]	; (8002034 <__NVIC_SetPriority+0x4c>)
 8002002:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002006:	0112      	lsls	r2, r2, #4
 8002008:	b2d2      	uxtb	r2, r2
 800200a:	440b      	add	r3, r1
 800200c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002010:	e00a      	b.n	8002028 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002012:	683b      	ldr	r3, [r7, #0]
 8002014:	b2da      	uxtb	r2, r3
 8002016:	4908      	ldr	r1, [pc, #32]	; (8002038 <__NVIC_SetPriority+0x50>)
 8002018:	79fb      	ldrb	r3, [r7, #7]
 800201a:	f003 030f 	and.w	r3, r3, #15
 800201e:	3b04      	subs	r3, #4
 8002020:	0112      	lsls	r2, r2, #4
 8002022:	b2d2      	uxtb	r2, r2
 8002024:	440b      	add	r3, r1
 8002026:	761a      	strb	r2, [r3, #24]
}
 8002028:	bf00      	nop
 800202a:	370c      	adds	r7, #12
 800202c:	46bd      	mov	sp, r7
 800202e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002032:	4770      	bx	lr
 8002034:	e000e100 	.word	0xe000e100
 8002038:	e000ed00 	.word	0xe000ed00

0800203c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800203c:	b480      	push	{r7}
 800203e:	b089      	sub	sp, #36	; 0x24
 8002040:	af00      	add	r7, sp, #0
 8002042:	60f8      	str	r0, [r7, #12]
 8002044:	60b9      	str	r1, [r7, #8]
 8002046:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	f003 0307 	and.w	r3, r3, #7
 800204e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002050:	69fb      	ldr	r3, [r7, #28]
 8002052:	f1c3 0307 	rsb	r3, r3, #7
 8002056:	2b04      	cmp	r3, #4
 8002058:	bf28      	it	cs
 800205a:	2304      	movcs	r3, #4
 800205c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800205e:	69fb      	ldr	r3, [r7, #28]
 8002060:	3304      	adds	r3, #4
 8002062:	2b06      	cmp	r3, #6
 8002064:	d902      	bls.n	800206c <NVIC_EncodePriority+0x30>
 8002066:	69fb      	ldr	r3, [r7, #28]
 8002068:	3b03      	subs	r3, #3
 800206a:	e000      	b.n	800206e <NVIC_EncodePriority+0x32>
 800206c:	2300      	movs	r3, #0
 800206e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002070:	f04f 32ff 	mov.w	r2, #4294967295
 8002074:	69bb      	ldr	r3, [r7, #24]
 8002076:	fa02 f303 	lsl.w	r3, r2, r3
 800207a:	43da      	mvns	r2, r3
 800207c:	68bb      	ldr	r3, [r7, #8]
 800207e:	401a      	ands	r2, r3
 8002080:	697b      	ldr	r3, [r7, #20]
 8002082:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002084:	f04f 31ff 	mov.w	r1, #4294967295
 8002088:	697b      	ldr	r3, [r7, #20]
 800208a:	fa01 f303 	lsl.w	r3, r1, r3
 800208e:	43d9      	mvns	r1, r3
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002094:	4313      	orrs	r3, r2
         );
}
 8002096:	4618      	mov	r0, r3
 8002098:	3724      	adds	r7, #36	; 0x24
 800209a:	46bd      	mov	sp, r7
 800209c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a0:	4770      	bx	lr

080020a2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020a2:	b580      	push	{r7, lr}
 80020a4:	b082      	sub	sp, #8
 80020a6:	af00      	add	r7, sp, #0
 80020a8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80020aa:	6878      	ldr	r0, [r7, #4]
 80020ac:	f7ff ff4c 	bl	8001f48 <__NVIC_SetPriorityGrouping>
}
 80020b0:	bf00      	nop
 80020b2:	3708      	adds	r7, #8
 80020b4:	46bd      	mov	sp, r7
 80020b6:	bd80      	pop	{r7, pc}

080020b8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b086      	sub	sp, #24
 80020bc:	af00      	add	r7, sp, #0
 80020be:	4603      	mov	r3, r0
 80020c0:	60b9      	str	r1, [r7, #8]
 80020c2:	607a      	str	r2, [r7, #4]
 80020c4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80020c6:	2300      	movs	r3, #0
 80020c8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80020ca:	f7ff ff61 	bl	8001f90 <__NVIC_GetPriorityGrouping>
 80020ce:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020d0:	687a      	ldr	r2, [r7, #4]
 80020d2:	68b9      	ldr	r1, [r7, #8]
 80020d4:	6978      	ldr	r0, [r7, #20]
 80020d6:	f7ff ffb1 	bl	800203c <NVIC_EncodePriority>
 80020da:	4602      	mov	r2, r0
 80020dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020e0:	4611      	mov	r1, r2
 80020e2:	4618      	mov	r0, r3
 80020e4:	f7ff ff80 	bl	8001fe8 <__NVIC_SetPriority>
}
 80020e8:	bf00      	nop
 80020ea:	3718      	adds	r7, #24
 80020ec:	46bd      	mov	sp, r7
 80020ee:	bd80      	pop	{r7, pc}

080020f0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b082      	sub	sp, #8
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	4603      	mov	r3, r0
 80020f8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80020fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020fe:	4618      	mov	r0, r3
 8002100:	f7ff ff54 	bl	8001fac <__NVIC_EnableIRQ>
}
 8002104:	bf00      	nop
 8002106:	3708      	adds	r7, #8
 8002108:	46bd      	mov	sp, r7
 800210a:	bd80      	pop	{r7, pc}

0800210c <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800210c:	b480      	push	{r7}
 800210e:	b085      	sub	sp, #20
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	2b00      	cmp	r3, #0
 8002118:	d101      	bne.n	800211e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800211a:	2301      	movs	r3, #1
 800211c:	e098      	b.n	8002250 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	461a      	mov	r2, r3
 8002124:	4b4d      	ldr	r3, [pc, #308]	; (800225c <HAL_DMA_Init+0x150>)
 8002126:	429a      	cmp	r2, r3
 8002128:	d80f      	bhi.n	800214a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	461a      	mov	r2, r3
 8002130:	4b4b      	ldr	r3, [pc, #300]	; (8002260 <HAL_DMA_Init+0x154>)
 8002132:	4413      	add	r3, r2
 8002134:	4a4b      	ldr	r2, [pc, #300]	; (8002264 <HAL_DMA_Init+0x158>)
 8002136:	fba2 2303 	umull	r2, r3, r2, r3
 800213a:	091b      	lsrs	r3, r3, #4
 800213c:	009a      	lsls	r2, r3, #2
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	4a48      	ldr	r2, [pc, #288]	; (8002268 <HAL_DMA_Init+0x15c>)
 8002146:	641a      	str	r2, [r3, #64]	; 0x40
 8002148:	e00e      	b.n	8002168 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	461a      	mov	r2, r3
 8002150:	4b46      	ldr	r3, [pc, #280]	; (800226c <HAL_DMA_Init+0x160>)
 8002152:	4413      	add	r3, r2
 8002154:	4a43      	ldr	r2, [pc, #268]	; (8002264 <HAL_DMA_Init+0x158>)
 8002156:	fba2 2303 	umull	r2, r3, r2, r3
 800215a:	091b      	lsrs	r3, r3, #4
 800215c:	009a      	lsls	r2, r3, #2
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	4a42      	ldr	r2, [pc, #264]	; (8002270 <HAL_DMA_Init+0x164>)
 8002166:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	2202      	movs	r2, #2
 800216c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800217e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002182:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800218c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	691b      	ldr	r3, [r3, #16]
 8002192:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002198:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	699b      	ldr	r3, [r3, #24]
 800219e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80021a4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6a1b      	ldr	r3, [r3, #32]
 80021aa:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80021ac:	68fa      	ldr	r2, [r7, #12]
 80021ae:	4313      	orrs	r3, r2
 80021b0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	68fa      	ldr	r2, [r7, #12]
 80021b8:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	689b      	ldr	r3, [r3, #8]
 80021be:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80021c2:	d039      	beq.n	8002238 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021c8:	4a27      	ldr	r2, [pc, #156]	; (8002268 <HAL_DMA_Init+0x15c>)
 80021ca:	4293      	cmp	r3, r2
 80021cc:	d11a      	bne.n	8002204 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80021ce:	4b29      	ldr	r3, [pc, #164]	; (8002274 <HAL_DMA_Init+0x168>)
 80021d0:	681a      	ldr	r2, [r3, #0]
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021d6:	f003 031c 	and.w	r3, r3, #28
 80021da:	210f      	movs	r1, #15
 80021dc:	fa01 f303 	lsl.w	r3, r1, r3
 80021e0:	43db      	mvns	r3, r3
 80021e2:	4924      	ldr	r1, [pc, #144]	; (8002274 <HAL_DMA_Init+0x168>)
 80021e4:	4013      	ands	r3, r2
 80021e6:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80021e8:	4b22      	ldr	r3, [pc, #136]	; (8002274 <HAL_DMA_Init+0x168>)
 80021ea:	681a      	ldr	r2, [r3, #0]
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6859      	ldr	r1, [r3, #4]
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021f4:	f003 031c 	and.w	r3, r3, #28
 80021f8:	fa01 f303 	lsl.w	r3, r1, r3
 80021fc:	491d      	ldr	r1, [pc, #116]	; (8002274 <HAL_DMA_Init+0x168>)
 80021fe:	4313      	orrs	r3, r2
 8002200:	600b      	str	r3, [r1, #0]
 8002202:	e019      	b.n	8002238 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002204:	4b1c      	ldr	r3, [pc, #112]	; (8002278 <HAL_DMA_Init+0x16c>)
 8002206:	681a      	ldr	r2, [r3, #0]
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800220c:	f003 031c 	and.w	r3, r3, #28
 8002210:	210f      	movs	r1, #15
 8002212:	fa01 f303 	lsl.w	r3, r1, r3
 8002216:	43db      	mvns	r3, r3
 8002218:	4917      	ldr	r1, [pc, #92]	; (8002278 <HAL_DMA_Init+0x16c>)
 800221a:	4013      	ands	r3, r2
 800221c:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800221e:	4b16      	ldr	r3, [pc, #88]	; (8002278 <HAL_DMA_Init+0x16c>)
 8002220:	681a      	ldr	r2, [r3, #0]
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6859      	ldr	r1, [r3, #4]
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800222a:	f003 031c 	and.w	r3, r3, #28
 800222e:	fa01 f303 	lsl.w	r3, r1, r3
 8002232:	4911      	ldr	r1, [pc, #68]	; (8002278 <HAL_DMA_Init+0x16c>)
 8002234:	4313      	orrs	r3, r2
 8002236:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2200      	movs	r2, #0
 800223c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	2201      	movs	r2, #1
 8002242:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	2200      	movs	r2, #0
 800224a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800224e:	2300      	movs	r3, #0
}
 8002250:	4618      	mov	r0, r3
 8002252:	3714      	adds	r7, #20
 8002254:	46bd      	mov	sp, r7
 8002256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225a:	4770      	bx	lr
 800225c:	40020407 	.word	0x40020407
 8002260:	bffdfff8 	.word	0xbffdfff8
 8002264:	cccccccd 	.word	0xcccccccd
 8002268:	40020000 	.word	0x40020000
 800226c:	bffdfbf8 	.word	0xbffdfbf8
 8002270:	40020400 	.word	0x40020400
 8002274:	400200a8 	.word	0x400200a8
 8002278:	400204a8 	.word	0x400204a8

0800227c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b084      	sub	sp, #16
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002284:	2300      	movs	r3, #0
 8002286:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800228e:	b2db      	uxtb	r3, r3
 8002290:	2b02      	cmp	r3, #2
 8002292:	d005      	beq.n	80022a0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2204      	movs	r2, #4
 8002298:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800229a:	2301      	movs	r3, #1
 800229c:	73fb      	strb	r3, [r7, #15]
 800229e:	e029      	b.n	80022f4 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	681a      	ldr	r2, [r3, #0]
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f022 020e 	bic.w	r2, r2, #14
 80022ae:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	681a      	ldr	r2, [r3, #0]
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f022 0201 	bic.w	r2, r2, #1
 80022be:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022c4:	f003 021c 	and.w	r2, r3, #28
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022cc:	2101      	movs	r1, #1
 80022ce:	fa01 f202 	lsl.w	r2, r1, r2
 80022d2:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2201      	movs	r2, #1
 80022d8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2200      	movs	r2, #0
 80022e0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d003      	beq.n	80022f4 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022f0:	6878      	ldr	r0, [r7, #4]
 80022f2:	4798      	blx	r3
    }
  }
  return status;
 80022f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	3710      	adds	r7, #16
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}

080022fe <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80022fe:	b580      	push	{r7, lr}
 8002300:	b084      	sub	sp, #16
 8002302:	af00      	add	r7, sp, #0
 8002304:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800231a:	f003 031c 	and.w	r3, r3, #28
 800231e:	2204      	movs	r2, #4
 8002320:	409a      	lsls	r2, r3
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	4013      	ands	r3, r2
 8002326:	2b00      	cmp	r3, #0
 8002328:	d026      	beq.n	8002378 <HAL_DMA_IRQHandler+0x7a>
 800232a:	68bb      	ldr	r3, [r7, #8]
 800232c:	f003 0304 	and.w	r3, r3, #4
 8002330:	2b00      	cmp	r3, #0
 8002332:	d021      	beq.n	8002378 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f003 0320 	and.w	r3, r3, #32
 800233e:	2b00      	cmp	r3, #0
 8002340:	d107      	bne.n	8002352 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	681a      	ldr	r2, [r3, #0]
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f022 0204 	bic.w	r2, r2, #4
 8002350:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002356:	f003 021c 	and.w	r2, r3, #28
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800235e:	2104      	movs	r1, #4
 8002360:	fa01 f202 	lsl.w	r2, r1, r2
 8002364:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800236a:	2b00      	cmp	r3, #0
 800236c:	d071      	beq.n	8002452 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002372:	6878      	ldr	r0, [r7, #4]
 8002374:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8002376:	e06c      	b.n	8002452 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800237c:	f003 031c 	and.w	r3, r3, #28
 8002380:	2202      	movs	r2, #2
 8002382:	409a      	lsls	r2, r3
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	4013      	ands	r3, r2
 8002388:	2b00      	cmp	r3, #0
 800238a:	d02e      	beq.n	80023ea <HAL_DMA_IRQHandler+0xec>
 800238c:	68bb      	ldr	r3, [r7, #8]
 800238e:	f003 0302 	and.w	r3, r3, #2
 8002392:	2b00      	cmp	r3, #0
 8002394:	d029      	beq.n	80023ea <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f003 0320 	and.w	r3, r3, #32
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d10b      	bne.n	80023bc <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	681a      	ldr	r2, [r3, #0]
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f022 020a 	bic.w	r2, r2, #10
 80023b2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2201      	movs	r2, #1
 80023b8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023c0:	f003 021c 	and.w	r2, r3, #28
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023c8:	2102      	movs	r1, #2
 80023ca:	fa01 f202 	lsl.w	r2, r1, r2
 80023ce:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	2200      	movs	r2, #0
 80023d4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d038      	beq.n	8002452 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023e4:	6878      	ldr	r0, [r7, #4]
 80023e6:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80023e8:	e033      	b.n	8002452 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023ee:	f003 031c 	and.w	r3, r3, #28
 80023f2:	2208      	movs	r2, #8
 80023f4:	409a      	lsls	r2, r3
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	4013      	ands	r3, r2
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d02a      	beq.n	8002454 <HAL_DMA_IRQHandler+0x156>
 80023fe:	68bb      	ldr	r3, [r7, #8]
 8002400:	f003 0308 	and.w	r3, r3, #8
 8002404:	2b00      	cmp	r3, #0
 8002406:	d025      	beq.n	8002454 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	681a      	ldr	r2, [r3, #0]
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f022 020e 	bic.w	r2, r2, #14
 8002416:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800241c:	f003 021c 	and.w	r2, r3, #28
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002424:	2101      	movs	r1, #1
 8002426:	fa01 f202 	lsl.w	r2, r1, r2
 800242a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2201      	movs	r2, #1
 8002430:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	2201      	movs	r2, #1
 8002436:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	2200      	movs	r2, #0
 800243e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002446:	2b00      	cmp	r3, #0
 8002448:	d004      	beq.n	8002454 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800244e:	6878      	ldr	r0, [r7, #4]
 8002450:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002452:	bf00      	nop
 8002454:	bf00      	nop
}
 8002456:	3710      	adds	r7, #16
 8002458:	46bd      	mov	sp, r7
 800245a:	bd80      	pop	{r7, pc}

0800245c <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800245c:	b480      	push	{r7}
 800245e:	b083      	sub	sp, #12
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800246a:	b2db      	uxtb	r3, r3
}
 800246c:	4618      	mov	r0, r3
 800246e:	370c      	adds	r7, #12
 8002470:	46bd      	mov	sp, r7
 8002472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002476:	4770      	bx	lr

08002478 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002478:	b480      	push	{r7}
 800247a:	b087      	sub	sp, #28
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
 8002480:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002482:	2300      	movs	r3, #0
 8002484:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002486:	e148      	b.n	800271a <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	681a      	ldr	r2, [r3, #0]
 800248c:	2101      	movs	r1, #1
 800248e:	697b      	ldr	r3, [r7, #20]
 8002490:	fa01 f303 	lsl.w	r3, r1, r3
 8002494:	4013      	ands	r3, r2
 8002496:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	2b00      	cmp	r3, #0
 800249c:	f000 813a 	beq.w	8002714 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	f003 0303 	and.w	r3, r3, #3
 80024a8:	2b01      	cmp	r3, #1
 80024aa:	d005      	beq.n	80024b8 <HAL_GPIO_Init+0x40>
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	f003 0303 	and.w	r3, r3, #3
 80024b4:	2b02      	cmp	r3, #2
 80024b6:	d130      	bne.n	800251a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	689b      	ldr	r3, [r3, #8]
 80024bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80024be:	697b      	ldr	r3, [r7, #20]
 80024c0:	005b      	lsls	r3, r3, #1
 80024c2:	2203      	movs	r2, #3
 80024c4:	fa02 f303 	lsl.w	r3, r2, r3
 80024c8:	43db      	mvns	r3, r3
 80024ca:	693a      	ldr	r2, [r7, #16]
 80024cc:	4013      	ands	r3, r2
 80024ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	68da      	ldr	r2, [r3, #12]
 80024d4:	697b      	ldr	r3, [r7, #20]
 80024d6:	005b      	lsls	r3, r3, #1
 80024d8:	fa02 f303 	lsl.w	r3, r2, r3
 80024dc:	693a      	ldr	r2, [r7, #16]
 80024de:	4313      	orrs	r3, r2
 80024e0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	693a      	ldr	r2, [r7, #16]
 80024e6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	685b      	ldr	r3, [r3, #4]
 80024ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80024ee:	2201      	movs	r2, #1
 80024f0:	697b      	ldr	r3, [r7, #20]
 80024f2:	fa02 f303 	lsl.w	r3, r2, r3
 80024f6:	43db      	mvns	r3, r3
 80024f8:	693a      	ldr	r2, [r7, #16]
 80024fa:	4013      	ands	r3, r2
 80024fc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	685b      	ldr	r3, [r3, #4]
 8002502:	091b      	lsrs	r3, r3, #4
 8002504:	f003 0201 	and.w	r2, r3, #1
 8002508:	697b      	ldr	r3, [r7, #20]
 800250a:	fa02 f303 	lsl.w	r3, r2, r3
 800250e:	693a      	ldr	r2, [r7, #16]
 8002510:	4313      	orrs	r3, r2
 8002512:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	693a      	ldr	r2, [r7, #16]
 8002518:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	f003 0303 	and.w	r3, r3, #3
 8002522:	2b03      	cmp	r3, #3
 8002524:	d017      	beq.n	8002556 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	68db      	ldr	r3, [r3, #12]
 800252a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800252c:	697b      	ldr	r3, [r7, #20]
 800252e:	005b      	lsls	r3, r3, #1
 8002530:	2203      	movs	r2, #3
 8002532:	fa02 f303 	lsl.w	r3, r2, r3
 8002536:	43db      	mvns	r3, r3
 8002538:	693a      	ldr	r2, [r7, #16]
 800253a:	4013      	ands	r3, r2
 800253c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	689a      	ldr	r2, [r3, #8]
 8002542:	697b      	ldr	r3, [r7, #20]
 8002544:	005b      	lsls	r3, r3, #1
 8002546:	fa02 f303 	lsl.w	r3, r2, r3
 800254a:	693a      	ldr	r2, [r7, #16]
 800254c:	4313      	orrs	r3, r2
 800254e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	693a      	ldr	r2, [r7, #16]
 8002554:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	685b      	ldr	r3, [r3, #4]
 800255a:	f003 0303 	and.w	r3, r3, #3
 800255e:	2b02      	cmp	r3, #2
 8002560:	d123      	bne.n	80025aa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002562:	697b      	ldr	r3, [r7, #20]
 8002564:	08da      	lsrs	r2, r3, #3
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	3208      	adds	r2, #8
 800256a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800256e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002570:	697b      	ldr	r3, [r7, #20]
 8002572:	f003 0307 	and.w	r3, r3, #7
 8002576:	009b      	lsls	r3, r3, #2
 8002578:	220f      	movs	r2, #15
 800257a:	fa02 f303 	lsl.w	r3, r2, r3
 800257e:	43db      	mvns	r3, r3
 8002580:	693a      	ldr	r2, [r7, #16]
 8002582:	4013      	ands	r3, r2
 8002584:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	691a      	ldr	r2, [r3, #16]
 800258a:	697b      	ldr	r3, [r7, #20]
 800258c:	f003 0307 	and.w	r3, r3, #7
 8002590:	009b      	lsls	r3, r3, #2
 8002592:	fa02 f303 	lsl.w	r3, r2, r3
 8002596:	693a      	ldr	r2, [r7, #16]
 8002598:	4313      	orrs	r3, r2
 800259a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800259c:	697b      	ldr	r3, [r7, #20]
 800259e:	08da      	lsrs	r2, r3, #3
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	3208      	adds	r2, #8
 80025a4:	6939      	ldr	r1, [r7, #16]
 80025a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80025b0:	697b      	ldr	r3, [r7, #20]
 80025b2:	005b      	lsls	r3, r3, #1
 80025b4:	2203      	movs	r2, #3
 80025b6:	fa02 f303 	lsl.w	r3, r2, r3
 80025ba:	43db      	mvns	r3, r3
 80025bc:	693a      	ldr	r2, [r7, #16]
 80025be:	4013      	ands	r3, r2
 80025c0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	685b      	ldr	r3, [r3, #4]
 80025c6:	f003 0203 	and.w	r2, r3, #3
 80025ca:	697b      	ldr	r3, [r7, #20]
 80025cc:	005b      	lsls	r3, r3, #1
 80025ce:	fa02 f303 	lsl.w	r3, r2, r3
 80025d2:	693a      	ldr	r2, [r7, #16]
 80025d4:	4313      	orrs	r3, r2
 80025d6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	693a      	ldr	r2, [r7, #16]
 80025dc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	f000 8094 	beq.w	8002714 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025ec:	4b52      	ldr	r3, [pc, #328]	; (8002738 <HAL_GPIO_Init+0x2c0>)
 80025ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80025f0:	4a51      	ldr	r2, [pc, #324]	; (8002738 <HAL_GPIO_Init+0x2c0>)
 80025f2:	f043 0301 	orr.w	r3, r3, #1
 80025f6:	6613      	str	r3, [r2, #96]	; 0x60
 80025f8:	4b4f      	ldr	r3, [pc, #316]	; (8002738 <HAL_GPIO_Init+0x2c0>)
 80025fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80025fc:	f003 0301 	and.w	r3, r3, #1
 8002600:	60bb      	str	r3, [r7, #8]
 8002602:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002604:	4a4d      	ldr	r2, [pc, #308]	; (800273c <HAL_GPIO_Init+0x2c4>)
 8002606:	697b      	ldr	r3, [r7, #20]
 8002608:	089b      	lsrs	r3, r3, #2
 800260a:	3302      	adds	r3, #2
 800260c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002610:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002612:	697b      	ldr	r3, [r7, #20]
 8002614:	f003 0303 	and.w	r3, r3, #3
 8002618:	009b      	lsls	r3, r3, #2
 800261a:	220f      	movs	r2, #15
 800261c:	fa02 f303 	lsl.w	r3, r2, r3
 8002620:	43db      	mvns	r3, r3
 8002622:	693a      	ldr	r2, [r7, #16]
 8002624:	4013      	ands	r3, r2
 8002626:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800262e:	d00d      	beq.n	800264c <HAL_GPIO_Init+0x1d4>
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	4a43      	ldr	r2, [pc, #268]	; (8002740 <HAL_GPIO_Init+0x2c8>)
 8002634:	4293      	cmp	r3, r2
 8002636:	d007      	beq.n	8002648 <HAL_GPIO_Init+0x1d0>
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	4a42      	ldr	r2, [pc, #264]	; (8002744 <HAL_GPIO_Init+0x2cc>)
 800263c:	4293      	cmp	r3, r2
 800263e:	d101      	bne.n	8002644 <HAL_GPIO_Init+0x1cc>
 8002640:	2302      	movs	r3, #2
 8002642:	e004      	b.n	800264e <HAL_GPIO_Init+0x1d6>
 8002644:	2307      	movs	r3, #7
 8002646:	e002      	b.n	800264e <HAL_GPIO_Init+0x1d6>
 8002648:	2301      	movs	r3, #1
 800264a:	e000      	b.n	800264e <HAL_GPIO_Init+0x1d6>
 800264c:	2300      	movs	r3, #0
 800264e:	697a      	ldr	r2, [r7, #20]
 8002650:	f002 0203 	and.w	r2, r2, #3
 8002654:	0092      	lsls	r2, r2, #2
 8002656:	4093      	lsls	r3, r2
 8002658:	693a      	ldr	r2, [r7, #16]
 800265a:	4313      	orrs	r3, r2
 800265c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800265e:	4937      	ldr	r1, [pc, #220]	; (800273c <HAL_GPIO_Init+0x2c4>)
 8002660:	697b      	ldr	r3, [r7, #20]
 8002662:	089b      	lsrs	r3, r3, #2
 8002664:	3302      	adds	r3, #2
 8002666:	693a      	ldr	r2, [r7, #16]
 8002668:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800266c:	4b36      	ldr	r3, [pc, #216]	; (8002748 <HAL_GPIO_Init+0x2d0>)
 800266e:	689b      	ldr	r3, [r3, #8]
 8002670:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	43db      	mvns	r3, r3
 8002676:	693a      	ldr	r2, [r7, #16]
 8002678:	4013      	ands	r3, r2
 800267a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002684:	2b00      	cmp	r3, #0
 8002686:	d003      	beq.n	8002690 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8002688:	693a      	ldr	r2, [r7, #16]
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	4313      	orrs	r3, r2
 800268e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002690:	4a2d      	ldr	r2, [pc, #180]	; (8002748 <HAL_GPIO_Init+0x2d0>)
 8002692:	693b      	ldr	r3, [r7, #16]
 8002694:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002696:	4b2c      	ldr	r3, [pc, #176]	; (8002748 <HAL_GPIO_Init+0x2d0>)
 8002698:	68db      	ldr	r3, [r3, #12]
 800269a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	43db      	mvns	r3, r3
 80026a0:	693a      	ldr	r2, [r7, #16]
 80026a2:	4013      	ands	r3, r2
 80026a4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d003      	beq.n	80026ba <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 80026b2:	693a      	ldr	r2, [r7, #16]
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	4313      	orrs	r3, r2
 80026b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80026ba:	4a23      	ldr	r2, [pc, #140]	; (8002748 <HAL_GPIO_Init+0x2d0>)
 80026bc:	693b      	ldr	r3, [r7, #16]
 80026be:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80026c0:	4b21      	ldr	r3, [pc, #132]	; (8002748 <HAL_GPIO_Init+0x2d0>)
 80026c2:	685b      	ldr	r3, [r3, #4]
 80026c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	43db      	mvns	r3, r3
 80026ca:	693a      	ldr	r2, [r7, #16]
 80026cc:	4013      	ands	r3, r2
 80026ce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	685b      	ldr	r3, [r3, #4]
 80026d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d003      	beq.n	80026e4 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 80026dc:	693a      	ldr	r2, [r7, #16]
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	4313      	orrs	r3, r2
 80026e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80026e4:	4a18      	ldr	r2, [pc, #96]	; (8002748 <HAL_GPIO_Init+0x2d0>)
 80026e6:	693b      	ldr	r3, [r7, #16]
 80026e8:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80026ea:	4b17      	ldr	r3, [pc, #92]	; (8002748 <HAL_GPIO_Init+0x2d0>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	43db      	mvns	r3, r3
 80026f4:	693a      	ldr	r2, [r7, #16]
 80026f6:	4013      	ands	r3, r2
 80026f8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	685b      	ldr	r3, [r3, #4]
 80026fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002702:	2b00      	cmp	r3, #0
 8002704:	d003      	beq.n	800270e <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8002706:	693a      	ldr	r2, [r7, #16]
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	4313      	orrs	r3, r2
 800270c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800270e:	4a0e      	ldr	r2, [pc, #56]	; (8002748 <HAL_GPIO_Init+0x2d0>)
 8002710:	693b      	ldr	r3, [r7, #16]
 8002712:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002714:	697b      	ldr	r3, [r7, #20]
 8002716:	3301      	adds	r3, #1
 8002718:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	681a      	ldr	r2, [r3, #0]
 800271e:	697b      	ldr	r3, [r7, #20]
 8002720:	fa22 f303 	lsr.w	r3, r2, r3
 8002724:	2b00      	cmp	r3, #0
 8002726:	f47f aeaf 	bne.w	8002488 <HAL_GPIO_Init+0x10>
  }
}
 800272a:	bf00      	nop
 800272c:	bf00      	nop
 800272e:	371c      	adds	r7, #28
 8002730:	46bd      	mov	sp, r7
 8002732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002736:	4770      	bx	lr
 8002738:	40021000 	.word	0x40021000
 800273c:	40010000 	.word	0x40010000
 8002740:	48000400 	.word	0x48000400
 8002744:	48000800 	.word	0x48000800
 8002748:	40010400 	.word	0x40010400

0800274c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800274c:	b480      	push	{r7}
 800274e:	b083      	sub	sp, #12
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
 8002754:	460b      	mov	r3, r1
 8002756:	807b      	strh	r3, [r7, #2]
 8002758:	4613      	mov	r3, r2
 800275a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800275c:	787b      	ldrb	r3, [r7, #1]
 800275e:	2b00      	cmp	r3, #0
 8002760:	d003      	beq.n	800276a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002762:	887a      	ldrh	r2, [r7, #2]
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002768:	e002      	b.n	8002770 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800276a:	887a      	ldrh	r2, [r7, #2]
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002770:	bf00      	nop
 8002772:	370c      	adds	r7, #12
 8002774:	46bd      	mov	sp, r7
 8002776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277a:	4770      	bx	lr

0800277c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800277c:	b480      	push	{r7}
 800277e:	b085      	sub	sp, #20
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
 8002784:	460b      	mov	r3, r1
 8002786:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	695b      	ldr	r3, [r3, #20]
 800278c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800278e:	887a      	ldrh	r2, [r7, #2]
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	4013      	ands	r3, r2
 8002794:	041a      	lsls	r2, r3, #16
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	43d9      	mvns	r1, r3
 800279a:	887b      	ldrh	r3, [r7, #2]
 800279c:	400b      	ands	r3, r1
 800279e:	431a      	orrs	r2, r3
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	619a      	str	r2, [r3, #24]
}
 80027a4:	bf00      	nop
 80027a6:	3714      	adds	r7, #20
 80027a8:	46bd      	mov	sp, r7
 80027aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ae:	4770      	bx	lr

080027b0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b082      	sub	sp, #8
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	4603      	mov	r3, r0
 80027b8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80027ba:	4b08      	ldr	r3, [pc, #32]	; (80027dc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80027bc:	695a      	ldr	r2, [r3, #20]
 80027be:	88fb      	ldrh	r3, [r7, #6]
 80027c0:	4013      	ands	r3, r2
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d006      	beq.n	80027d4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80027c6:	4a05      	ldr	r2, [pc, #20]	; (80027dc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80027c8:	88fb      	ldrh	r3, [r7, #6]
 80027ca:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80027cc:	88fb      	ldrh	r3, [r7, #6]
 80027ce:	4618      	mov	r0, r3
 80027d0:	f7fe fddc 	bl	800138c <HAL_GPIO_EXTI_Callback>
  }
}
 80027d4:	bf00      	nop
 80027d6:	3708      	adds	r7, #8
 80027d8:	46bd      	mov	sp, r7
 80027da:	bd80      	pop	{r7, pc}
 80027dc:	40010400 	.word	0x40010400

080027e0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b082      	sub	sp, #8
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d101      	bne.n	80027f2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80027ee:	2301      	movs	r3, #1
 80027f0:	e081      	b.n	80028f6 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80027f8:	b2db      	uxtb	r3, r3
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d106      	bne.n	800280c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2200      	movs	r2, #0
 8002802:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002806:	6878      	ldr	r0, [r7, #4]
 8002808:	f7ff f842 	bl	8001890 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2224      	movs	r2, #36	; 0x24
 8002810:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	681a      	ldr	r2, [r3, #0]
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f022 0201 	bic.w	r2, r2, #1
 8002822:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	685a      	ldr	r2, [r3, #4]
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002830:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	689a      	ldr	r2, [r3, #8]
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002840:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	68db      	ldr	r3, [r3, #12]
 8002846:	2b01      	cmp	r3, #1
 8002848:	d107      	bne.n	800285a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	689a      	ldr	r2, [r3, #8]
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002856:	609a      	str	r2, [r3, #8]
 8002858:	e006      	b.n	8002868 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	689a      	ldr	r2, [r3, #8]
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002866:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	68db      	ldr	r3, [r3, #12]
 800286c:	2b02      	cmp	r3, #2
 800286e:	d104      	bne.n	800287a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002878:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	685b      	ldr	r3, [r3, #4]
 8002880:	687a      	ldr	r2, [r7, #4]
 8002882:	6812      	ldr	r2, [r2, #0]
 8002884:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002888:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800288c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	68da      	ldr	r2, [r3, #12]
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800289c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	691a      	ldr	r2, [r3, #16]
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	695b      	ldr	r3, [r3, #20]
 80028a6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	699b      	ldr	r3, [r3, #24]
 80028ae:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	430a      	orrs	r2, r1
 80028b6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	69d9      	ldr	r1, [r3, #28]
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6a1a      	ldr	r2, [r3, #32]
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	430a      	orrs	r2, r1
 80028c6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	681a      	ldr	r2, [r3, #0]
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f042 0201 	orr.w	r2, r2, #1
 80028d6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2200      	movs	r2, #0
 80028dc:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2220      	movs	r2, #32
 80028e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	2200      	movs	r2, #0
 80028ea:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2200      	movs	r2, #0
 80028f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80028f4:	2300      	movs	r3, #0
}
 80028f6:	4618      	mov	r0, r3
 80028f8:	3708      	adds	r7, #8
 80028fa:	46bd      	mov	sp, r7
 80028fc:	bd80      	pop	{r7, pc}
	...

08002900 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b088      	sub	sp, #32
 8002904:	af02      	add	r7, sp, #8
 8002906:	60f8      	str	r0, [r7, #12]
 8002908:	4608      	mov	r0, r1
 800290a:	4611      	mov	r1, r2
 800290c:	461a      	mov	r2, r3
 800290e:	4603      	mov	r3, r0
 8002910:	817b      	strh	r3, [r7, #10]
 8002912:	460b      	mov	r3, r1
 8002914:	813b      	strh	r3, [r7, #8]
 8002916:	4613      	mov	r3, r2
 8002918:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002920:	b2db      	uxtb	r3, r3
 8002922:	2b20      	cmp	r3, #32
 8002924:	f040 80f9 	bne.w	8002b1a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002928:	6a3b      	ldr	r3, [r7, #32]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d002      	beq.n	8002934 <HAL_I2C_Mem_Write+0x34>
 800292e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002930:	2b00      	cmp	r3, #0
 8002932:	d105      	bne.n	8002940 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	f44f 7200 	mov.w	r2, #512	; 0x200
 800293a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800293c:	2301      	movs	r3, #1
 800293e:	e0ed      	b.n	8002b1c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002946:	2b01      	cmp	r3, #1
 8002948:	d101      	bne.n	800294e <HAL_I2C_Mem_Write+0x4e>
 800294a:	2302      	movs	r3, #2
 800294c:	e0e6      	b.n	8002b1c <HAL_I2C_Mem_Write+0x21c>
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	2201      	movs	r2, #1
 8002952:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002956:	f7ff fac7 	bl	8001ee8 <HAL_GetTick>
 800295a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800295c:	697b      	ldr	r3, [r7, #20]
 800295e:	9300      	str	r3, [sp, #0]
 8002960:	2319      	movs	r3, #25
 8002962:	2201      	movs	r2, #1
 8002964:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002968:	68f8      	ldr	r0, [r7, #12]
 800296a:	f001 f8e0 	bl	8003b2e <I2C_WaitOnFlagUntilTimeout>
 800296e:	4603      	mov	r3, r0
 8002970:	2b00      	cmp	r3, #0
 8002972:	d001      	beq.n	8002978 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002974:	2301      	movs	r3, #1
 8002976:	e0d1      	b.n	8002b1c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	2221      	movs	r2, #33	; 0x21
 800297c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	2240      	movs	r2, #64	; 0x40
 8002984:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	2200      	movs	r2, #0
 800298c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	6a3a      	ldr	r2, [r7, #32]
 8002992:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002998:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	2200      	movs	r2, #0
 800299e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80029a0:	88f8      	ldrh	r0, [r7, #6]
 80029a2:	893a      	ldrh	r2, [r7, #8]
 80029a4:	8979      	ldrh	r1, [r7, #10]
 80029a6:	697b      	ldr	r3, [r7, #20]
 80029a8:	9301      	str	r3, [sp, #4]
 80029aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029ac:	9300      	str	r3, [sp, #0]
 80029ae:	4603      	mov	r3, r0
 80029b0:	68f8      	ldr	r0, [r7, #12]
 80029b2:	f000 fc99 	bl	80032e8 <I2C_RequestMemoryWrite>
 80029b6:	4603      	mov	r3, r0
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d005      	beq.n	80029c8 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	2200      	movs	r2, #0
 80029c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80029c4:	2301      	movs	r3, #1
 80029c6:	e0a9      	b.n	8002b1c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029cc:	b29b      	uxth	r3, r3
 80029ce:	2bff      	cmp	r3, #255	; 0xff
 80029d0:	d90e      	bls.n	80029f0 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	22ff      	movs	r2, #255	; 0xff
 80029d6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029dc:	b2da      	uxtb	r2, r3
 80029de:	8979      	ldrh	r1, [r7, #10]
 80029e0:	2300      	movs	r3, #0
 80029e2:	9300      	str	r3, [sp, #0]
 80029e4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80029e8:	68f8      	ldr	r0, [r7, #12]
 80029ea:	f001 fa49 	bl	8003e80 <I2C_TransferConfig>
 80029ee:	e00f      	b.n	8002a10 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029f4:	b29a      	uxth	r2, r3
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029fe:	b2da      	uxtb	r2, r3
 8002a00:	8979      	ldrh	r1, [r7, #10]
 8002a02:	2300      	movs	r3, #0
 8002a04:	9300      	str	r3, [sp, #0]
 8002a06:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002a0a:	68f8      	ldr	r0, [r7, #12]
 8002a0c:	f001 fa38 	bl	8003e80 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a10:	697a      	ldr	r2, [r7, #20]
 8002a12:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002a14:	68f8      	ldr	r0, [r7, #12]
 8002a16:	f001 f8ca 	bl	8003bae <I2C_WaitOnTXISFlagUntilTimeout>
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d001      	beq.n	8002a24 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002a20:	2301      	movs	r3, #1
 8002a22:	e07b      	b.n	8002b1c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a28:	781a      	ldrb	r2, [r3, #0]
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a34:	1c5a      	adds	r2, r3, #1
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a3e:	b29b      	uxth	r3, r3
 8002a40:	3b01      	subs	r3, #1
 8002a42:	b29a      	uxth	r2, r3
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a4c:	3b01      	subs	r3, #1
 8002a4e:	b29a      	uxth	r2, r3
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a58:	b29b      	uxth	r3, r3
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d034      	beq.n	8002ac8 <HAL_I2C_Mem_Write+0x1c8>
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d130      	bne.n	8002ac8 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002a66:	697b      	ldr	r3, [r7, #20]
 8002a68:	9300      	str	r3, [sp, #0]
 8002a6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	2180      	movs	r1, #128	; 0x80
 8002a70:	68f8      	ldr	r0, [r7, #12]
 8002a72:	f001 f85c 	bl	8003b2e <I2C_WaitOnFlagUntilTimeout>
 8002a76:	4603      	mov	r3, r0
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d001      	beq.n	8002a80 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002a7c:	2301      	movs	r3, #1
 8002a7e:	e04d      	b.n	8002b1c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a84:	b29b      	uxth	r3, r3
 8002a86:	2bff      	cmp	r3, #255	; 0xff
 8002a88:	d90e      	bls.n	8002aa8 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	22ff      	movs	r2, #255	; 0xff
 8002a8e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a94:	b2da      	uxtb	r2, r3
 8002a96:	8979      	ldrh	r1, [r7, #10]
 8002a98:	2300      	movs	r3, #0
 8002a9a:	9300      	str	r3, [sp, #0]
 8002a9c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002aa0:	68f8      	ldr	r0, [r7, #12]
 8002aa2:	f001 f9ed 	bl	8003e80 <I2C_TransferConfig>
 8002aa6:	e00f      	b.n	8002ac8 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002aac:	b29a      	uxth	r2, r3
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ab6:	b2da      	uxtb	r2, r3
 8002ab8:	8979      	ldrh	r1, [r7, #10]
 8002aba:	2300      	movs	r3, #0
 8002abc:	9300      	str	r3, [sp, #0]
 8002abe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002ac2:	68f8      	ldr	r0, [r7, #12]
 8002ac4:	f001 f9dc 	bl	8003e80 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002acc:	b29b      	uxth	r3, r3
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d19e      	bne.n	8002a10 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ad2:	697a      	ldr	r2, [r7, #20]
 8002ad4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002ad6:	68f8      	ldr	r0, [r7, #12]
 8002ad8:	f001 f8a9 	bl	8003c2e <I2C_WaitOnSTOPFlagUntilTimeout>
 8002adc:	4603      	mov	r3, r0
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d001      	beq.n	8002ae6 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	e01a      	b.n	8002b1c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	2220      	movs	r2, #32
 8002aec:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	6859      	ldr	r1, [r3, #4]
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	681a      	ldr	r2, [r3, #0]
 8002af8:	4b0a      	ldr	r3, [pc, #40]	; (8002b24 <HAL_I2C_Mem_Write+0x224>)
 8002afa:	400b      	ands	r3, r1
 8002afc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	2220      	movs	r2, #32
 8002b02:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	2200      	movs	r2, #0
 8002b0a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	2200      	movs	r2, #0
 8002b12:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002b16:	2300      	movs	r3, #0
 8002b18:	e000      	b.n	8002b1c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8002b1a:	2302      	movs	r3, #2
  }
}
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	3718      	adds	r7, #24
 8002b20:	46bd      	mov	sp, r7
 8002b22:	bd80      	pop	{r7, pc}
 8002b24:	fe00e800 	.word	0xfe00e800

08002b28 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b088      	sub	sp, #32
 8002b2c:	af02      	add	r7, sp, #8
 8002b2e:	60f8      	str	r0, [r7, #12]
 8002b30:	4608      	mov	r0, r1
 8002b32:	4611      	mov	r1, r2
 8002b34:	461a      	mov	r2, r3
 8002b36:	4603      	mov	r3, r0
 8002b38:	817b      	strh	r3, [r7, #10]
 8002b3a:	460b      	mov	r3, r1
 8002b3c:	813b      	strh	r3, [r7, #8]
 8002b3e:	4613      	mov	r3, r2
 8002b40:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002b48:	b2db      	uxtb	r3, r3
 8002b4a:	2b20      	cmp	r3, #32
 8002b4c:	f040 80fd 	bne.w	8002d4a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002b50:	6a3b      	ldr	r3, [r7, #32]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d002      	beq.n	8002b5c <HAL_I2C_Mem_Read+0x34>
 8002b56:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d105      	bne.n	8002b68 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002b62:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002b64:	2301      	movs	r3, #1
 8002b66:	e0f1      	b.n	8002d4c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002b6e:	2b01      	cmp	r3, #1
 8002b70:	d101      	bne.n	8002b76 <HAL_I2C_Mem_Read+0x4e>
 8002b72:	2302      	movs	r3, #2
 8002b74:	e0ea      	b.n	8002d4c <HAL_I2C_Mem_Read+0x224>
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	2201      	movs	r2, #1
 8002b7a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002b7e:	f7ff f9b3 	bl	8001ee8 <HAL_GetTick>
 8002b82:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002b84:	697b      	ldr	r3, [r7, #20]
 8002b86:	9300      	str	r3, [sp, #0]
 8002b88:	2319      	movs	r3, #25
 8002b8a:	2201      	movs	r2, #1
 8002b8c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002b90:	68f8      	ldr	r0, [r7, #12]
 8002b92:	f000 ffcc 	bl	8003b2e <I2C_WaitOnFlagUntilTimeout>
 8002b96:	4603      	mov	r3, r0
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d001      	beq.n	8002ba0 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002b9c:	2301      	movs	r3, #1
 8002b9e:	e0d5      	b.n	8002d4c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	2222      	movs	r2, #34	; 0x22
 8002ba4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	2240      	movs	r2, #64	; 0x40
 8002bac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	6a3a      	ldr	r2, [r7, #32]
 8002bba:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002bc0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002bc8:	88f8      	ldrh	r0, [r7, #6]
 8002bca:	893a      	ldrh	r2, [r7, #8]
 8002bcc:	8979      	ldrh	r1, [r7, #10]
 8002bce:	697b      	ldr	r3, [r7, #20]
 8002bd0:	9301      	str	r3, [sp, #4]
 8002bd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bd4:	9300      	str	r3, [sp, #0]
 8002bd6:	4603      	mov	r3, r0
 8002bd8:	68f8      	ldr	r0, [r7, #12]
 8002bda:	f000 fbd9 	bl	8003390 <I2C_RequestMemoryRead>
 8002bde:	4603      	mov	r3, r0
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d005      	beq.n	8002bf0 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	2200      	movs	r2, #0
 8002be8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002bec:	2301      	movs	r3, #1
 8002bee:	e0ad      	b.n	8002d4c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bf4:	b29b      	uxth	r3, r3
 8002bf6:	2bff      	cmp	r3, #255	; 0xff
 8002bf8:	d90e      	bls.n	8002c18 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	22ff      	movs	r2, #255	; 0xff
 8002bfe:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c04:	b2da      	uxtb	r2, r3
 8002c06:	8979      	ldrh	r1, [r7, #10]
 8002c08:	4b52      	ldr	r3, [pc, #328]	; (8002d54 <HAL_I2C_Mem_Read+0x22c>)
 8002c0a:	9300      	str	r3, [sp, #0]
 8002c0c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002c10:	68f8      	ldr	r0, [r7, #12]
 8002c12:	f001 f935 	bl	8003e80 <I2C_TransferConfig>
 8002c16:	e00f      	b.n	8002c38 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c1c:	b29a      	uxth	r2, r3
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c26:	b2da      	uxtb	r2, r3
 8002c28:	8979      	ldrh	r1, [r7, #10]
 8002c2a:	4b4a      	ldr	r3, [pc, #296]	; (8002d54 <HAL_I2C_Mem_Read+0x22c>)
 8002c2c:	9300      	str	r3, [sp, #0]
 8002c2e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002c32:	68f8      	ldr	r0, [r7, #12]
 8002c34:	f001 f924 	bl	8003e80 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002c38:	697b      	ldr	r3, [r7, #20]
 8002c3a:	9300      	str	r3, [sp, #0]
 8002c3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c3e:	2200      	movs	r2, #0
 8002c40:	2104      	movs	r1, #4
 8002c42:	68f8      	ldr	r0, [r7, #12]
 8002c44:	f000 ff73 	bl	8003b2e <I2C_WaitOnFlagUntilTimeout>
 8002c48:	4603      	mov	r3, r0
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d001      	beq.n	8002c52 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002c4e:	2301      	movs	r3, #1
 8002c50:	e07c      	b.n	8002d4c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c5c:	b2d2      	uxtb	r2, r2
 8002c5e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c64:	1c5a      	adds	r2, r3, #1
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c6e:	3b01      	subs	r3, #1
 8002c70:	b29a      	uxth	r2, r3
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c7a:	b29b      	uxth	r3, r3
 8002c7c:	3b01      	subs	r3, #1
 8002c7e:	b29a      	uxth	r2, r3
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c88:	b29b      	uxth	r3, r3
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d034      	beq.n	8002cf8 <HAL_I2C_Mem_Read+0x1d0>
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d130      	bne.n	8002cf8 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002c96:	697b      	ldr	r3, [r7, #20]
 8002c98:	9300      	str	r3, [sp, #0]
 8002c9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	2180      	movs	r1, #128	; 0x80
 8002ca0:	68f8      	ldr	r0, [r7, #12]
 8002ca2:	f000 ff44 	bl	8003b2e <I2C_WaitOnFlagUntilTimeout>
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d001      	beq.n	8002cb0 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002cac:	2301      	movs	r3, #1
 8002cae:	e04d      	b.n	8002d4c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cb4:	b29b      	uxth	r3, r3
 8002cb6:	2bff      	cmp	r3, #255	; 0xff
 8002cb8:	d90e      	bls.n	8002cd8 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	22ff      	movs	r2, #255	; 0xff
 8002cbe:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cc4:	b2da      	uxtb	r2, r3
 8002cc6:	8979      	ldrh	r1, [r7, #10]
 8002cc8:	2300      	movs	r3, #0
 8002cca:	9300      	str	r3, [sp, #0]
 8002ccc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002cd0:	68f8      	ldr	r0, [r7, #12]
 8002cd2:	f001 f8d5 	bl	8003e80 <I2C_TransferConfig>
 8002cd6:	e00f      	b.n	8002cf8 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cdc:	b29a      	uxth	r2, r3
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ce6:	b2da      	uxtb	r2, r3
 8002ce8:	8979      	ldrh	r1, [r7, #10]
 8002cea:	2300      	movs	r3, #0
 8002cec:	9300      	str	r3, [sp, #0]
 8002cee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002cf2:	68f8      	ldr	r0, [r7, #12]
 8002cf4:	f001 f8c4 	bl	8003e80 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cfc:	b29b      	uxth	r3, r3
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d19a      	bne.n	8002c38 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d02:	697a      	ldr	r2, [r7, #20]
 8002d04:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002d06:	68f8      	ldr	r0, [r7, #12]
 8002d08:	f000 ff91 	bl	8003c2e <I2C_WaitOnSTOPFlagUntilTimeout>
 8002d0c:	4603      	mov	r3, r0
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d001      	beq.n	8002d16 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002d12:	2301      	movs	r3, #1
 8002d14:	e01a      	b.n	8002d4c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	2220      	movs	r2, #32
 8002d1c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	6859      	ldr	r1, [r3, #4]
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681a      	ldr	r2, [r3, #0]
 8002d28:	4b0b      	ldr	r3, [pc, #44]	; (8002d58 <HAL_I2C_Mem_Read+0x230>)
 8002d2a:	400b      	ands	r3, r1
 8002d2c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	2220      	movs	r2, #32
 8002d32:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	2200      	movs	r2, #0
 8002d3a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	2200      	movs	r2, #0
 8002d42:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002d46:	2300      	movs	r3, #0
 8002d48:	e000      	b.n	8002d4c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002d4a:	2302      	movs	r3, #2
  }
}
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	3718      	adds	r7, #24
 8002d50:	46bd      	mov	sp, r7
 8002d52:	bd80      	pop	{r7, pc}
 8002d54:	80002400 	.word	0x80002400
 8002d58:	fe00e800 	.word	0xfe00e800

08002d5c <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b08a      	sub	sp, #40	; 0x28
 8002d60:	af02      	add	r7, sp, #8
 8002d62:	60f8      	str	r0, [r7, #12]
 8002d64:	607a      	str	r2, [r7, #4]
 8002d66:	603b      	str	r3, [r7, #0]
 8002d68:	460b      	mov	r3, r1
 8002d6a:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002d76:	b2db      	uxtb	r3, r3
 8002d78:	2b20      	cmp	r3, #32
 8002d7a:	f040 80f1 	bne.w	8002f60 <HAL_I2C_IsDeviceReady+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	699b      	ldr	r3, [r3, #24]
 8002d84:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002d88:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002d8c:	d101      	bne.n	8002d92 <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8002d8e:	2302      	movs	r3, #2
 8002d90:	e0e7      	b.n	8002f62 <HAL_I2C_IsDeviceReady+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002d98:	2b01      	cmp	r3, #1
 8002d9a:	d101      	bne.n	8002da0 <HAL_I2C_IsDeviceReady+0x44>
 8002d9c:	2302      	movs	r3, #2
 8002d9e:	e0e0      	b.n	8002f62 <HAL_I2C_IsDeviceReady+0x206>
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	2201      	movs	r2, #1
 8002da4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	2224      	movs	r2, #36	; 0x24
 8002dac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	2200      	movs	r2, #0
 8002db4:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	68db      	ldr	r3, [r3, #12]
 8002dba:	2b01      	cmp	r3, #1
 8002dbc:	d107      	bne.n	8002dce <HAL_I2C_IsDeviceReady+0x72>
 8002dbe:	897b      	ldrh	r3, [r7, #10]
 8002dc0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002dc4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002dc8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002dcc:	e004      	b.n	8002dd8 <HAL_I2C_IsDeviceReady+0x7c>
 8002dce:	897b      	ldrh	r3, [r7, #10]
 8002dd0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002dd4:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8002dd8:	68fa      	ldr	r2, [r7, #12]
 8002dda:	6812      	ldr	r2, [r2, #0]
 8002ddc:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8002dde:	f7ff f883 	bl	8001ee8 <HAL_GetTick>
 8002de2:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	699b      	ldr	r3, [r3, #24]
 8002dea:	f003 0320 	and.w	r3, r3, #32
 8002dee:	2b20      	cmp	r3, #32
 8002df0:	bf0c      	ite	eq
 8002df2:	2301      	moveq	r3, #1
 8002df4:	2300      	movne	r3, #0
 8002df6:	b2db      	uxtb	r3, r3
 8002df8:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	699b      	ldr	r3, [r3, #24]
 8002e00:	f003 0310 	and.w	r3, r3, #16
 8002e04:	2b10      	cmp	r3, #16
 8002e06:	bf0c      	ite	eq
 8002e08:	2301      	moveq	r3, #1
 8002e0a:	2300      	movne	r3, #0
 8002e0c:	b2db      	uxtb	r3, r3
 8002e0e:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002e10:	e034      	b.n	8002e7c <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e18:	d01a      	beq.n	8002e50 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002e1a:	f7ff f865 	bl	8001ee8 <HAL_GetTick>
 8002e1e:	4602      	mov	r2, r0
 8002e20:	69bb      	ldr	r3, [r7, #24]
 8002e22:	1ad3      	subs	r3, r2, r3
 8002e24:	683a      	ldr	r2, [r7, #0]
 8002e26:	429a      	cmp	r2, r3
 8002e28:	d302      	bcc.n	8002e30 <HAL_I2C_IsDeviceReady+0xd4>
 8002e2a:	683b      	ldr	r3, [r7, #0]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d10f      	bne.n	8002e50 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	2220      	movs	r2, #32
 8002e34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e3c:	f043 0220 	orr.w	r2, r3, #32
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	2200      	movs	r2, #0
 8002e48:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 8002e4c:	2301      	movs	r3, #1
 8002e4e:	e088      	b.n	8002f62 <HAL_I2C_IsDeviceReady+0x206>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	699b      	ldr	r3, [r3, #24]
 8002e56:	f003 0320 	and.w	r3, r3, #32
 8002e5a:	2b20      	cmp	r3, #32
 8002e5c:	bf0c      	ite	eq
 8002e5e:	2301      	moveq	r3, #1
 8002e60:	2300      	movne	r3, #0
 8002e62:	b2db      	uxtb	r3, r3
 8002e64:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	699b      	ldr	r3, [r3, #24]
 8002e6c:	f003 0310 	and.w	r3, r3, #16
 8002e70:	2b10      	cmp	r3, #16
 8002e72:	bf0c      	ite	eq
 8002e74:	2301      	moveq	r3, #1
 8002e76:	2300      	movne	r3, #0
 8002e78:	b2db      	uxtb	r3, r3
 8002e7a:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002e7c:	7ffb      	ldrb	r3, [r7, #31]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d102      	bne.n	8002e88 <HAL_I2C_IsDeviceReady+0x12c>
 8002e82:	7fbb      	ldrb	r3, [r7, #30]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d0c4      	beq.n	8002e12 <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	699b      	ldr	r3, [r3, #24]
 8002e8e:	f003 0310 	and.w	r3, r3, #16
 8002e92:	2b10      	cmp	r3, #16
 8002e94:	d01a      	beq.n	8002ecc <HAL_I2C_IsDeviceReady+0x170>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002e96:	69bb      	ldr	r3, [r7, #24]
 8002e98:	9300      	str	r3, [sp, #0]
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	2120      	movs	r1, #32
 8002ea0:	68f8      	ldr	r0, [r7, #12]
 8002ea2:	f000 fe44 	bl	8003b2e <I2C_WaitOnFlagUntilTimeout>
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d001      	beq.n	8002eb0 <HAL_I2C_IsDeviceReady+0x154>
        {
          return HAL_ERROR;
 8002eac:	2301      	movs	r3, #1
 8002eae:	e058      	b.n	8002f62 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	2220      	movs	r2, #32
 8002eb6:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	2220      	movs	r2, #32
 8002ebc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 8002ec8:	2300      	movs	r3, #0
 8002eca:	e04a      	b.n	8002f62 <HAL_I2C_IsDeviceReady+0x206>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002ecc:	69bb      	ldr	r3, [r7, #24]
 8002ece:	9300      	str	r3, [sp, #0]
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	2120      	movs	r1, #32
 8002ed6:	68f8      	ldr	r0, [r7, #12]
 8002ed8:	f000 fe29 	bl	8003b2e <I2C_WaitOnFlagUntilTimeout>
 8002edc:	4603      	mov	r3, r0
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d001      	beq.n	8002ee6 <HAL_I2C_IsDeviceReady+0x18a>
        {
          return HAL_ERROR;
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	e03d      	b.n	8002f62 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	2210      	movs	r2, #16
 8002eec:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	2220      	movs	r2, #32
 8002ef4:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 8002ef6:	697b      	ldr	r3, [r7, #20]
 8002ef8:	687a      	ldr	r2, [r7, #4]
 8002efa:	429a      	cmp	r2, r3
 8002efc:	d118      	bne.n	8002f30 <HAL_I2C_IsDeviceReady+0x1d4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	685a      	ldr	r2, [r3, #4]
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002f0c:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002f0e:	69bb      	ldr	r3, [r7, #24]
 8002f10:	9300      	str	r3, [sp, #0]
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	2200      	movs	r2, #0
 8002f16:	2120      	movs	r1, #32
 8002f18:	68f8      	ldr	r0, [r7, #12]
 8002f1a:	f000 fe08 	bl	8003b2e <I2C_WaitOnFlagUntilTimeout>
 8002f1e:	4603      	mov	r3, r0
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d001      	beq.n	8002f28 <HAL_I2C_IsDeviceReady+0x1cc>
        {
          return HAL_ERROR;
 8002f24:	2301      	movs	r3, #1
 8002f26:	e01c      	b.n	8002f62 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	2220      	movs	r2, #32
 8002f2e:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8002f30:	697b      	ldr	r3, [r7, #20]
 8002f32:	3301      	adds	r3, #1
 8002f34:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8002f36:	697b      	ldr	r3, [r7, #20]
 8002f38:	687a      	ldr	r2, [r7, #4]
 8002f3a:	429a      	cmp	r2, r3
 8002f3c:	f63f af3b 	bhi.w	8002db6 <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	2220      	movs	r2, #32
 8002f44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f4c:	f043 0220 	orr.w	r2, r3, #32
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	2200      	movs	r2, #0
 8002f58:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8002f5c:	2301      	movs	r3, #1
 8002f5e:	e000      	b.n	8002f62 <HAL_I2C_IsDeviceReady+0x206>
  }
  else
  {
    return HAL_BUSY;
 8002f60:	2302      	movs	r3, #2
  }
}
 8002f62:	4618      	mov	r0, r3
 8002f64:	3720      	adds	r7, #32
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bd80      	pop	{r7, pc}

08002f6a <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002f6a:	b580      	push	{r7, lr}
 8002f6c:	b084      	sub	sp, #16
 8002f6e:	af00      	add	r7, sp, #0
 8002f70:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	699b      	ldr	r3, [r3, #24]
 8002f78:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d005      	beq.n	8002f96 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f8e:	68ba      	ldr	r2, [r7, #8]
 8002f90:	68f9      	ldr	r1, [r7, #12]
 8002f92:	6878      	ldr	r0, [r7, #4]
 8002f94:	4798      	blx	r3
  }
}
 8002f96:	bf00      	nop
 8002f98:	3710      	adds	r7, #16
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bd80      	pop	{r7, pc}

08002f9e <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002f9e:	b580      	push	{r7, lr}
 8002fa0:	b086      	sub	sp, #24
 8002fa2:	af00      	add	r7, sp, #0
 8002fa4:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	699b      	ldr	r3, [r3, #24]
 8002fac:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8002fb6:	697b      	ldr	r3, [r7, #20]
 8002fb8:	0a1b      	lsrs	r3, r3, #8
 8002fba:	f003 0301 	and.w	r3, r3, #1
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d010      	beq.n	8002fe4 <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8002fc2:	693b      	ldr	r3, [r7, #16]
 8002fc4:	09db      	lsrs	r3, r3, #7
 8002fc6:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d00a      	beq.n	8002fe4 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fd2:	f043 0201 	orr.w	r2, r3, #1
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002fe2:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8002fe4:	697b      	ldr	r3, [r7, #20]
 8002fe6:	0a9b      	lsrs	r3, r3, #10
 8002fe8:	f003 0301 	and.w	r3, r3, #1
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d010      	beq.n	8003012 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8002ff0:	693b      	ldr	r3, [r7, #16]
 8002ff2:	09db      	lsrs	r3, r3, #7
 8002ff4:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d00a      	beq.n	8003012 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003000:	f043 0208 	orr.w	r2, r3, #8
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003010:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8003012:	697b      	ldr	r3, [r7, #20]
 8003014:	0a5b      	lsrs	r3, r3, #9
 8003016:	f003 0301 	and.w	r3, r3, #1
 800301a:	2b00      	cmp	r3, #0
 800301c:	d010      	beq.n	8003040 <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800301e:	693b      	ldr	r3, [r7, #16]
 8003020:	09db      	lsrs	r3, r3, #7
 8003022:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8003026:	2b00      	cmp	r3, #0
 8003028:	d00a      	beq.n	8003040 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800302e:	f043 0202 	orr.w	r2, r3, #2
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800303e:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003044:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	f003 030b 	and.w	r3, r3, #11
 800304c:	2b00      	cmp	r3, #0
 800304e:	d003      	beq.n	8003058 <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 8003050:	68f9      	ldr	r1, [r7, #12]
 8003052:	6878      	ldr	r0, [r7, #4]
 8003054:	f000 fc32 	bl	80038bc <I2C_ITError>
  }
}
 8003058:	bf00      	nop
 800305a:	3718      	adds	r7, #24
 800305c:	46bd      	mov	sp, r7
 800305e:	bd80      	pop	{r7, pc}

08003060 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003060:	b480      	push	{r7}
 8003062:	b083      	sub	sp, #12
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003068:	bf00      	nop
 800306a:	370c      	adds	r7, #12
 800306c:	46bd      	mov	sp, r7
 800306e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003072:	4770      	bx	lr

08003074 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003074:	b480      	push	{r7}
 8003076:	b083      	sub	sp, #12
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800307c:	bf00      	nop
 800307e:	370c      	adds	r7, #12
 8003080:	46bd      	mov	sp, r7
 8003082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003086:	4770      	bx	lr

08003088 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003088:	b480      	push	{r7}
 800308a:	b083      	sub	sp, #12
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
 8003090:	460b      	mov	r3, r1
 8003092:	70fb      	strb	r3, [r7, #3]
 8003094:	4613      	mov	r3, r2
 8003096:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003098:	bf00      	nop
 800309a:	370c      	adds	r7, #12
 800309c:	46bd      	mov	sp, r7
 800309e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a2:	4770      	bx	lr

080030a4 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80030a4:	b480      	push	{r7}
 80030a6:	b083      	sub	sp, #12
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 80030ac:	bf00      	nop
 80030ae:	370c      	adds	r7, #12
 80030b0:	46bd      	mov	sp, r7
 80030b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b6:	4770      	bx	lr

080030b8 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80030b8:	b480      	push	{r7}
 80030ba:	b083      	sub	sp, #12
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80030c0:	bf00      	nop
 80030c2:	370c      	adds	r7, #12
 80030c4:	46bd      	mov	sp, r7
 80030c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ca:	4770      	bx	lr

080030cc <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80030cc:	b480      	push	{r7}
 80030ce:	b083      	sub	sp, #12
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80030d4:	bf00      	nop
 80030d6:	370c      	adds	r7, #12
 80030d8:	46bd      	mov	sp, r7
 80030da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030de:	4770      	bx	lr

080030e0 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b086      	sub	sp, #24
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	60f8      	str	r0, [r7, #12]
 80030e8:	60b9      	str	r1, [r7, #8]
 80030ea:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030f0:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 80030f2:	68bb      	ldr	r3, [r7, #8]
 80030f4:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80030fc:	2b01      	cmp	r3, #1
 80030fe:	d101      	bne.n	8003104 <I2C_Slave_ISR_IT+0x24>
 8003100:	2302      	movs	r3, #2
 8003102:	e0ec      	b.n	80032de <I2C_Slave_ISR_IT+0x1fe>
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	2201      	movs	r2, #1
 8003108:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800310c:	693b      	ldr	r3, [r7, #16]
 800310e:	095b      	lsrs	r3, r3, #5
 8003110:	f003 0301 	and.w	r3, r3, #1
 8003114:	2b00      	cmp	r3, #0
 8003116:	d009      	beq.n	800312c <I2C_Slave_ISR_IT+0x4c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	095b      	lsrs	r3, r3, #5
 800311c:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003120:	2b00      	cmp	r3, #0
 8003122:	d003      	beq.n	800312c <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8003124:	6939      	ldr	r1, [r7, #16]
 8003126:	68f8      	ldr	r0, [r7, #12]
 8003128:	f000 fa68 	bl	80035fc <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800312c:	693b      	ldr	r3, [r7, #16]
 800312e:	091b      	lsrs	r3, r3, #4
 8003130:	f003 0301 	and.w	r3, r3, #1
 8003134:	2b00      	cmp	r3, #0
 8003136:	d04d      	beq.n	80031d4 <I2C_Slave_ISR_IT+0xf4>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	091b      	lsrs	r3, r3, #4
 800313c:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003140:	2b00      	cmp	r3, #0
 8003142:	d047      	beq.n	80031d4 <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003148:	b29b      	uxth	r3, r3
 800314a:	2b00      	cmp	r3, #0
 800314c:	d128      	bne.n	80031a0 <I2C_Slave_ISR_IT+0xc0>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003154:	b2db      	uxtb	r3, r3
 8003156:	2b28      	cmp	r3, #40	; 0x28
 8003158:	d108      	bne.n	800316c <I2C_Slave_ISR_IT+0x8c>
 800315a:	697b      	ldr	r3, [r7, #20]
 800315c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003160:	d104      	bne.n	800316c <I2C_Slave_ISR_IT+0x8c>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8003162:	6939      	ldr	r1, [r7, #16]
 8003164:	68f8      	ldr	r0, [r7, #12]
 8003166:	f000 fb53 	bl	8003810 <I2C_ITListenCplt>
 800316a:	e032      	b.n	80031d2 <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003172:	b2db      	uxtb	r3, r3
 8003174:	2b29      	cmp	r3, #41	; 0x29
 8003176:	d10e      	bne.n	8003196 <I2C_Slave_ISR_IT+0xb6>
 8003178:	697b      	ldr	r3, [r7, #20]
 800317a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800317e:	d00a      	beq.n	8003196 <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	2210      	movs	r2, #16
 8003186:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8003188:	68f8      	ldr	r0, [r7, #12]
 800318a:	f000 fc8e 	bl	8003aaa <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800318e:	68f8      	ldr	r0, [r7, #12]
 8003190:	f000 f9d6 	bl	8003540 <I2C_ITSlaveSeqCplt>
 8003194:	e01d      	b.n	80031d2 <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	2210      	movs	r2, #16
 800319c:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 800319e:	e096      	b.n	80032ce <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	2210      	movs	r2, #16
 80031a6:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031ac:	f043 0204 	orr.w	r2, r3, #4
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80031b4:	697b      	ldr	r3, [r7, #20]
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d004      	beq.n	80031c4 <I2C_Slave_ISR_IT+0xe4>
 80031ba:	697b      	ldr	r3, [r7, #20]
 80031bc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80031c0:	f040 8085 	bne.w	80032ce <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031c8:	4619      	mov	r1, r3
 80031ca:	68f8      	ldr	r0, [r7, #12]
 80031cc:	f000 fb76 	bl	80038bc <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80031d0:	e07d      	b.n	80032ce <I2C_Slave_ISR_IT+0x1ee>
 80031d2:	e07c      	b.n	80032ce <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80031d4:	693b      	ldr	r3, [r7, #16]
 80031d6:	089b      	lsrs	r3, r3, #2
 80031d8:	f003 0301 	and.w	r3, r3, #1
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d030      	beq.n	8003242 <I2C_Slave_ISR_IT+0x162>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	089b      	lsrs	r3, r3, #2
 80031e4:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d02a      	beq.n	8003242 <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031f0:	b29b      	uxth	r3, r3
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d018      	beq.n	8003228 <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003200:	b2d2      	uxtb	r2, r2
 8003202:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003208:	1c5a      	adds	r2, r3, #1
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003212:	3b01      	subs	r3, #1
 8003214:	b29a      	uxth	r2, r3
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800321e:	b29b      	uxth	r3, r3
 8003220:	3b01      	subs	r3, #1
 8003222:	b29a      	uxth	r2, r3
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800322c:	b29b      	uxth	r3, r3
 800322e:	2b00      	cmp	r3, #0
 8003230:	d14f      	bne.n	80032d2 <I2C_Slave_ISR_IT+0x1f2>
 8003232:	697b      	ldr	r3, [r7, #20]
 8003234:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003238:	d04b      	beq.n	80032d2 <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 800323a:	68f8      	ldr	r0, [r7, #12]
 800323c:	f000 f980 	bl	8003540 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8003240:	e047      	b.n	80032d2 <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003242:	693b      	ldr	r3, [r7, #16]
 8003244:	08db      	lsrs	r3, r3, #3
 8003246:	f003 0301 	and.w	r3, r3, #1
 800324a:	2b00      	cmp	r3, #0
 800324c:	d00a      	beq.n	8003264 <I2C_Slave_ISR_IT+0x184>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	08db      	lsrs	r3, r3, #3
 8003252:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003256:	2b00      	cmp	r3, #0
 8003258:	d004      	beq.n	8003264 <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 800325a:	6939      	ldr	r1, [r7, #16]
 800325c:	68f8      	ldr	r0, [r7, #12]
 800325e:	f000 f8eb 	bl	8003438 <I2C_ITAddrCplt>
 8003262:	e037      	b.n	80032d4 <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003264:	693b      	ldr	r3, [r7, #16]
 8003266:	085b      	lsrs	r3, r3, #1
 8003268:	f003 0301 	and.w	r3, r3, #1
 800326c:	2b00      	cmp	r3, #0
 800326e:	d031      	beq.n	80032d4 <I2C_Slave_ISR_IT+0x1f4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	085b      	lsrs	r3, r3, #1
 8003274:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003278:	2b00      	cmp	r3, #0
 800327a:	d02b      	beq.n	80032d4 <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003280:	b29b      	uxth	r3, r3
 8003282:	2b00      	cmp	r3, #0
 8003284:	d018      	beq.n	80032b8 <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800328a:	781a      	ldrb	r2, [r3, #0]
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003296:	1c5a      	adds	r2, r3, #1
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032a0:	b29b      	uxth	r3, r3
 80032a2:	3b01      	subs	r3, #1
 80032a4:	b29a      	uxth	r2, r3
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032ae:	3b01      	subs	r3, #1
 80032b0:	b29a      	uxth	r2, r3
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	851a      	strh	r2, [r3, #40]	; 0x28
 80032b6:	e00d      	b.n	80032d4 <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 80032b8:	697b      	ldr	r3, [r7, #20]
 80032ba:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80032be:	d002      	beq.n	80032c6 <I2C_Slave_ISR_IT+0x1e6>
 80032c0:	697b      	ldr	r3, [r7, #20]
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d106      	bne.n	80032d4 <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80032c6:	68f8      	ldr	r0, [r7, #12]
 80032c8:	f000 f93a 	bl	8003540 <I2C_ITSlaveSeqCplt>
 80032cc:	e002      	b.n	80032d4 <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 80032ce:	bf00      	nop
 80032d0:	e000      	b.n	80032d4 <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 80032d2:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	2200      	movs	r2, #0
 80032d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80032dc:	2300      	movs	r3, #0
}
 80032de:	4618      	mov	r0, r3
 80032e0:	3718      	adds	r7, #24
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bd80      	pop	{r7, pc}
	...

080032e8 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b086      	sub	sp, #24
 80032ec:	af02      	add	r7, sp, #8
 80032ee:	60f8      	str	r0, [r7, #12]
 80032f0:	4608      	mov	r0, r1
 80032f2:	4611      	mov	r1, r2
 80032f4:	461a      	mov	r2, r3
 80032f6:	4603      	mov	r3, r0
 80032f8:	817b      	strh	r3, [r7, #10]
 80032fa:	460b      	mov	r3, r1
 80032fc:	813b      	strh	r3, [r7, #8]
 80032fe:	4613      	mov	r3, r2
 8003300:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003302:	88fb      	ldrh	r3, [r7, #6]
 8003304:	b2da      	uxtb	r2, r3
 8003306:	8979      	ldrh	r1, [r7, #10]
 8003308:	4b20      	ldr	r3, [pc, #128]	; (800338c <I2C_RequestMemoryWrite+0xa4>)
 800330a:	9300      	str	r3, [sp, #0]
 800330c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003310:	68f8      	ldr	r0, [r7, #12]
 8003312:	f000 fdb5 	bl	8003e80 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003316:	69fa      	ldr	r2, [r7, #28]
 8003318:	69b9      	ldr	r1, [r7, #24]
 800331a:	68f8      	ldr	r0, [r7, #12]
 800331c:	f000 fc47 	bl	8003bae <I2C_WaitOnTXISFlagUntilTimeout>
 8003320:	4603      	mov	r3, r0
 8003322:	2b00      	cmp	r3, #0
 8003324:	d001      	beq.n	800332a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8003326:	2301      	movs	r3, #1
 8003328:	e02c      	b.n	8003384 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800332a:	88fb      	ldrh	r3, [r7, #6]
 800332c:	2b01      	cmp	r3, #1
 800332e:	d105      	bne.n	800333c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003330:	893b      	ldrh	r3, [r7, #8]
 8003332:	b2da      	uxtb	r2, r3
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	629a      	str	r2, [r3, #40]	; 0x28
 800333a:	e015      	b.n	8003368 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800333c:	893b      	ldrh	r3, [r7, #8]
 800333e:	0a1b      	lsrs	r3, r3, #8
 8003340:	b29b      	uxth	r3, r3
 8003342:	b2da      	uxtb	r2, r3
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800334a:	69fa      	ldr	r2, [r7, #28]
 800334c:	69b9      	ldr	r1, [r7, #24]
 800334e:	68f8      	ldr	r0, [r7, #12]
 8003350:	f000 fc2d 	bl	8003bae <I2C_WaitOnTXISFlagUntilTimeout>
 8003354:	4603      	mov	r3, r0
 8003356:	2b00      	cmp	r3, #0
 8003358:	d001      	beq.n	800335e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800335a:	2301      	movs	r3, #1
 800335c:	e012      	b.n	8003384 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800335e:	893b      	ldrh	r3, [r7, #8]
 8003360:	b2da      	uxtb	r2, r3
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003368:	69fb      	ldr	r3, [r7, #28]
 800336a:	9300      	str	r3, [sp, #0]
 800336c:	69bb      	ldr	r3, [r7, #24]
 800336e:	2200      	movs	r2, #0
 8003370:	2180      	movs	r1, #128	; 0x80
 8003372:	68f8      	ldr	r0, [r7, #12]
 8003374:	f000 fbdb 	bl	8003b2e <I2C_WaitOnFlagUntilTimeout>
 8003378:	4603      	mov	r3, r0
 800337a:	2b00      	cmp	r3, #0
 800337c:	d001      	beq.n	8003382 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800337e:	2301      	movs	r3, #1
 8003380:	e000      	b.n	8003384 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8003382:	2300      	movs	r3, #0
}
 8003384:	4618      	mov	r0, r3
 8003386:	3710      	adds	r7, #16
 8003388:	46bd      	mov	sp, r7
 800338a:	bd80      	pop	{r7, pc}
 800338c:	80002000 	.word	0x80002000

08003390 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b086      	sub	sp, #24
 8003394:	af02      	add	r7, sp, #8
 8003396:	60f8      	str	r0, [r7, #12]
 8003398:	4608      	mov	r0, r1
 800339a:	4611      	mov	r1, r2
 800339c:	461a      	mov	r2, r3
 800339e:	4603      	mov	r3, r0
 80033a0:	817b      	strh	r3, [r7, #10]
 80033a2:	460b      	mov	r3, r1
 80033a4:	813b      	strh	r3, [r7, #8]
 80033a6:	4613      	mov	r3, r2
 80033a8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80033aa:	88fb      	ldrh	r3, [r7, #6]
 80033ac:	b2da      	uxtb	r2, r3
 80033ae:	8979      	ldrh	r1, [r7, #10]
 80033b0:	4b20      	ldr	r3, [pc, #128]	; (8003434 <I2C_RequestMemoryRead+0xa4>)
 80033b2:	9300      	str	r3, [sp, #0]
 80033b4:	2300      	movs	r3, #0
 80033b6:	68f8      	ldr	r0, [r7, #12]
 80033b8:	f000 fd62 	bl	8003e80 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80033bc:	69fa      	ldr	r2, [r7, #28]
 80033be:	69b9      	ldr	r1, [r7, #24]
 80033c0:	68f8      	ldr	r0, [r7, #12]
 80033c2:	f000 fbf4 	bl	8003bae <I2C_WaitOnTXISFlagUntilTimeout>
 80033c6:	4603      	mov	r3, r0
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d001      	beq.n	80033d0 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80033cc:	2301      	movs	r3, #1
 80033ce:	e02c      	b.n	800342a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80033d0:	88fb      	ldrh	r3, [r7, #6]
 80033d2:	2b01      	cmp	r3, #1
 80033d4:	d105      	bne.n	80033e2 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80033d6:	893b      	ldrh	r3, [r7, #8]
 80033d8:	b2da      	uxtb	r2, r3
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	629a      	str	r2, [r3, #40]	; 0x28
 80033e0:	e015      	b.n	800340e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80033e2:	893b      	ldrh	r3, [r7, #8]
 80033e4:	0a1b      	lsrs	r3, r3, #8
 80033e6:	b29b      	uxth	r3, r3
 80033e8:	b2da      	uxtb	r2, r3
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80033f0:	69fa      	ldr	r2, [r7, #28]
 80033f2:	69b9      	ldr	r1, [r7, #24]
 80033f4:	68f8      	ldr	r0, [r7, #12]
 80033f6:	f000 fbda 	bl	8003bae <I2C_WaitOnTXISFlagUntilTimeout>
 80033fa:	4603      	mov	r3, r0
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d001      	beq.n	8003404 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8003400:	2301      	movs	r3, #1
 8003402:	e012      	b.n	800342a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003404:	893b      	ldrh	r3, [r7, #8]
 8003406:	b2da      	uxtb	r2, r3
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800340e:	69fb      	ldr	r3, [r7, #28]
 8003410:	9300      	str	r3, [sp, #0]
 8003412:	69bb      	ldr	r3, [r7, #24]
 8003414:	2200      	movs	r2, #0
 8003416:	2140      	movs	r1, #64	; 0x40
 8003418:	68f8      	ldr	r0, [r7, #12]
 800341a:	f000 fb88 	bl	8003b2e <I2C_WaitOnFlagUntilTimeout>
 800341e:	4603      	mov	r3, r0
 8003420:	2b00      	cmp	r3, #0
 8003422:	d001      	beq.n	8003428 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003424:	2301      	movs	r3, #1
 8003426:	e000      	b.n	800342a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8003428:	2300      	movs	r3, #0
}
 800342a:	4618      	mov	r0, r3
 800342c:	3710      	adds	r7, #16
 800342e:	46bd      	mov	sp, r7
 8003430:	bd80      	pop	{r7, pc}
 8003432:	bf00      	nop
 8003434:	80002000 	.word	0x80002000

08003438 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b084      	sub	sp, #16
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
 8003440:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003448:	b2db      	uxtb	r3, r3
 800344a:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800344e:	2b28      	cmp	r3, #40	; 0x28
 8003450:	d16a      	bne.n	8003528 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	699b      	ldr	r3, [r3, #24]
 8003458:	0c1b      	lsrs	r3, r3, #16
 800345a:	b2db      	uxtb	r3, r3
 800345c:	f003 0301 	and.w	r3, r3, #1
 8003460:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	699b      	ldr	r3, [r3, #24]
 8003468:	0c1b      	lsrs	r3, r3, #16
 800346a:	b29b      	uxth	r3, r3
 800346c:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8003470:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	689b      	ldr	r3, [r3, #8]
 8003478:	b29b      	uxth	r3, r3
 800347a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800347e:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	68db      	ldr	r3, [r3, #12]
 8003486:	b29b      	uxth	r3, r3
 8003488:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 800348c:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	68db      	ldr	r3, [r3, #12]
 8003492:	2b02      	cmp	r3, #2
 8003494:	d138      	bne.n	8003508 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8003496:	897b      	ldrh	r3, [r7, #10]
 8003498:	09db      	lsrs	r3, r3, #7
 800349a:	b29a      	uxth	r2, r3
 800349c:	89bb      	ldrh	r3, [r7, #12]
 800349e:	4053      	eors	r3, r2
 80034a0:	b29b      	uxth	r3, r3
 80034a2:	f003 0306 	and.w	r3, r3, #6
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d11c      	bne.n	80034e4 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 80034aa:	897b      	ldrh	r3, [r7, #10]
 80034ac:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80034b2:	1c5a      	adds	r2, r3, #1
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80034bc:	2b02      	cmp	r3, #2
 80034be:	d13b      	bne.n	8003538 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2200      	movs	r2, #0
 80034c4:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	2208      	movs	r2, #8
 80034cc:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	2200      	movs	r2, #0
 80034d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80034d6:	89ba      	ldrh	r2, [r7, #12]
 80034d8:	7bfb      	ldrb	r3, [r7, #15]
 80034da:	4619      	mov	r1, r3
 80034dc:	6878      	ldr	r0, [r7, #4]
 80034de:	f7ff fdd3 	bl	8003088 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80034e2:	e029      	b.n	8003538 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 80034e4:	893b      	ldrh	r3, [r7, #8]
 80034e6:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80034e8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80034ec:	6878      	ldr	r0, [r7, #4]
 80034ee:	f000 fcf9 	bl	8003ee4 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	2200      	movs	r2, #0
 80034f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80034fa:	89ba      	ldrh	r2, [r7, #12]
 80034fc:	7bfb      	ldrb	r3, [r7, #15]
 80034fe:	4619      	mov	r1, r3
 8003500:	6878      	ldr	r0, [r7, #4]
 8003502:	f7ff fdc1 	bl	8003088 <HAL_I2C_AddrCallback>
}
 8003506:	e017      	b.n	8003538 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8003508:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800350c:	6878      	ldr	r0, [r7, #4]
 800350e:	f000 fce9 	bl	8003ee4 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	2200      	movs	r2, #0
 8003516:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800351a:	89ba      	ldrh	r2, [r7, #12]
 800351c:	7bfb      	ldrb	r3, [r7, #15]
 800351e:	4619      	mov	r1, r3
 8003520:	6878      	ldr	r0, [r7, #4]
 8003522:	f7ff fdb1 	bl	8003088 <HAL_I2C_AddrCallback>
}
 8003526:	e007      	b.n	8003538 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	2208      	movs	r2, #8
 800352e:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2200      	movs	r2, #0
 8003534:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 8003538:	bf00      	nop
 800353a:	3710      	adds	r7, #16
 800353c:	46bd      	mov	sp, r7
 800353e:	bd80      	pop	{r7, pc}

08003540 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b084      	sub	sp, #16
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2200      	movs	r2, #0
 8003554:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	0b9b      	lsrs	r3, r3, #14
 800355c:	f003 0301 	and.w	r3, r3, #1
 8003560:	2b00      	cmp	r3, #0
 8003562:	d008      	beq.n	8003576 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	681a      	ldr	r2, [r3, #0]
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003572:	601a      	str	r2, [r3, #0]
 8003574:	e00d      	b.n	8003592 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	0bdb      	lsrs	r3, r3, #15
 800357a:	f003 0301 	and.w	r3, r3, #1
 800357e:	2b00      	cmp	r3, #0
 8003580:	d007      	beq.n	8003592 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	681a      	ldr	r2, [r3, #0]
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003590:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003598:	b2db      	uxtb	r3, r3
 800359a:	2b29      	cmp	r3, #41	; 0x29
 800359c:	d112      	bne.n	80035c4 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	2228      	movs	r2, #40	; 0x28
 80035a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	2221      	movs	r2, #33	; 0x21
 80035aa:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80035ac:	2101      	movs	r1, #1
 80035ae:	6878      	ldr	r0, [r7, #4]
 80035b0:	f000 fc98 	bl	8003ee4 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2200      	movs	r2, #0
 80035b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80035bc:	6878      	ldr	r0, [r7, #4]
 80035be:	f7ff fd4f 	bl	8003060 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80035c2:	e017      	b.n	80035f4 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80035ca:	b2db      	uxtb	r3, r3
 80035cc:	2b2a      	cmp	r3, #42	; 0x2a
 80035ce:	d111      	bne.n	80035f4 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2228      	movs	r2, #40	; 0x28
 80035d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2222      	movs	r2, #34	; 0x22
 80035dc:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80035de:	2102      	movs	r1, #2
 80035e0:	6878      	ldr	r0, [r7, #4]
 80035e2:	f000 fc7f 	bl	8003ee4 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2200      	movs	r2, #0
 80035ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80035ee:	6878      	ldr	r0, [r7, #4]
 80035f0:	f7ff fd40 	bl	8003074 <HAL_I2C_SlaveRxCpltCallback>
}
 80035f4:	bf00      	nop
 80035f6:	3710      	adds	r7, #16
 80035f8:	46bd      	mov	sp, r7
 80035fa:	bd80      	pop	{r7, pc}

080035fc <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b086      	sub	sp, #24
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
 8003604:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800360e:	683b      	ldr	r3, [r7, #0]
 8003610:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003618:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	2220      	movs	r2, #32
 8003620:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003622:	7bfb      	ldrb	r3, [r7, #15]
 8003624:	2b21      	cmp	r3, #33	; 0x21
 8003626:	d002      	beq.n	800362e <I2C_ITSlaveCplt+0x32>
 8003628:	7bfb      	ldrb	r3, [r7, #15]
 800362a:	2b29      	cmp	r3, #41	; 0x29
 800362c:	d108      	bne.n	8003640 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800362e:	f248 0101 	movw	r1, #32769	; 0x8001
 8003632:	6878      	ldr	r0, [r7, #4]
 8003634:	f000 fc56 	bl	8003ee4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2221      	movs	r2, #33	; 0x21
 800363c:	631a      	str	r2, [r3, #48]	; 0x30
 800363e:	e00d      	b.n	800365c <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003640:	7bfb      	ldrb	r3, [r7, #15]
 8003642:	2b22      	cmp	r3, #34	; 0x22
 8003644:	d002      	beq.n	800364c <I2C_ITSlaveCplt+0x50>
 8003646:	7bfb      	ldrb	r3, [r7, #15]
 8003648:	2b2a      	cmp	r3, #42	; 0x2a
 800364a:	d107      	bne.n	800365c <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800364c:	f248 0102 	movw	r1, #32770	; 0x8002
 8003650:	6878      	ldr	r0, [r7, #4]
 8003652:	f000 fc47 	bl	8003ee4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2222      	movs	r2, #34	; 0x22
 800365a:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	685a      	ldr	r2, [r3, #4]
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800366a:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	6859      	ldr	r1, [r3, #4]
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681a      	ldr	r2, [r3, #0]
 8003676:	4b64      	ldr	r3, [pc, #400]	; (8003808 <I2C_ITSlaveCplt+0x20c>)
 8003678:	400b      	ands	r3, r1
 800367a:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800367c:	6878      	ldr	r0, [r7, #4]
 800367e:	f000 fa14 	bl	8003aaa <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8003682:	693b      	ldr	r3, [r7, #16]
 8003684:	0b9b      	lsrs	r3, r3, #14
 8003686:	f003 0301 	and.w	r3, r3, #1
 800368a:	2b00      	cmp	r3, #0
 800368c:	d013      	beq.n	80036b6 <I2C_ITSlaveCplt+0xba>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	681a      	ldr	r2, [r3, #0]
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800369c:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d020      	beq.n	80036e8 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	b29a      	uxth	r2, r3
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80036b4:	e018      	b.n	80036e8 <I2C_ITSlaveCplt+0xec>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80036b6:	693b      	ldr	r3, [r7, #16]
 80036b8:	0bdb      	lsrs	r3, r3, #15
 80036ba:	f003 0301 	and.w	r3, r3, #1
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d012      	beq.n	80036e8 <I2C_ITSlaveCplt+0xec>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	681a      	ldr	r2, [r3, #0]
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80036d0:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d006      	beq.n	80036e8 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	b29a      	uxth	r2, r3
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 80036e8:	697b      	ldr	r3, [r7, #20]
 80036ea:	089b      	lsrs	r3, r3, #2
 80036ec:	f003 0301 	and.w	r3, r3, #1
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d020      	beq.n	8003736 <I2C_ITSlaveCplt+0x13a>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80036f4:	697b      	ldr	r3, [r7, #20]
 80036f6:	f023 0304 	bic.w	r3, r3, #4
 80036fa:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003706:	b2d2      	uxtb	r2, r2
 8003708:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800370e:	1c5a      	adds	r2, r3, #1
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003718:	2b00      	cmp	r3, #0
 800371a:	d00c      	beq.n	8003736 <I2C_ITSlaveCplt+0x13a>
    {
      hi2c->XferSize--;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003720:	3b01      	subs	r3, #1
 8003722:	b29a      	uxth	r2, r3
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800372c:	b29b      	uxth	r3, r3
 800372e:	3b01      	subs	r3, #1
 8003730:	b29a      	uxth	r2, r3
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800373a:	b29b      	uxth	r3, r3
 800373c:	2b00      	cmp	r3, #0
 800373e:	d005      	beq.n	800374c <I2C_ITSlaveCplt+0x150>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003744:	f043 0204 	orr.w	r2, r3, #4
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2200      	movs	r2, #0
 8003750:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2200      	movs	r2, #0
 8003758:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800375e:	2b00      	cmp	r3, #0
 8003760:	d010      	beq.n	8003784 <I2C_ITSlaveCplt+0x188>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003766:	4619      	mov	r1, r3
 8003768:	6878      	ldr	r0, [r7, #4]
 800376a:	f000 f8a7 	bl	80038bc <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003774:	b2db      	uxtb	r3, r3
 8003776:	2b28      	cmp	r3, #40	; 0x28
 8003778:	d141      	bne.n	80037fe <I2C_ITSlaveCplt+0x202>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800377a:	6979      	ldr	r1, [r7, #20]
 800377c:	6878      	ldr	r0, [r7, #4]
 800377e:	f000 f847 	bl	8003810 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003782:	e03c      	b.n	80037fe <I2C_ITSlaveCplt+0x202>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003788:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800378c:	d014      	beq.n	80037b8 <I2C_ITSlaveCplt+0x1bc>
    I2C_ITSlaveSeqCplt(hi2c);
 800378e:	6878      	ldr	r0, [r7, #4]
 8003790:	f7ff fed6 	bl	8003540 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	4a1d      	ldr	r2, [pc, #116]	; (800380c <I2C_ITSlaveCplt+0x210>)
 8003798:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2220      	movs	r2, #32
 800379e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2200      	movs	r2, #0
 80037a6:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2200      	movs	r2, #0
 80037ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 80037b0:	6878      	ldr	r0, [r7, #4]
 80037b2:	f7ff fc77 	bl	80030a4 <HAL_I2C_ListenCpltCallback>
}
 80037b6:	e022      	b.n	80037fe <I2C_ITSlaveCplt+0x202>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80037be:	b2db      	uxtb	r3, r3
 80037c0:	2b22      	cmp	r3, #34	; 0x22
 80037c2:	d10e      	bne.n	80037e2 <I2C_ITSlaveCplt+0x1e6>
    hi2c->State = HAL_I2C_STATE_READY;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2220      	movs	r2, #32
 80037c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2200      	movs	r2, #0
 80037d0:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	2200      	movs	r2, #0
 80037d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80037da:	6878      	ldr	r0, [r7, #4]
 80037dc:	f7ff fc4a 	bl	8003074 <HAL_I2C_SlaveRxCpltCallback>
}
 80037e0:	e00d      	b.n	80037fe <I2C_ITSlaveCplt+0x202>
    hi2c->State = HAL_I2C_STATE_READY;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2220      	movs	r2, #32
 80037e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	2200      	movs	r2, #0
 80037ee:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2200      	movs	r2, #0
 80037f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80037f8:	6878      	ldr	r0, [r7, #4]
 80037fa:	f7ff fc31 	bl	8003060 <HAL_I2C_SlaveTxCpltCallback>
}
 80037fe:	bf00      	nop
 8003800:	3718      	adds	r7, #24
 8003802:	46bd      	mov	sp, r7
 8003804:	bd80      	pop	{r7, pc}
 8003806:	bf00      	nop
 8003808:	fe00e800 	.word	0xfe00e800
 800380c:	ffff0000 	.word	0xffff0000

08003810 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b082      	sub	sp, #8
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
 8003818:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	4a26      	ldr	r2, [pc, #152]	; (80038b8 <I2C_ITListenCplt+0xa8>)
 800381e:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2200      	movs	r2, #0
 8003824:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	2220      	movs	r2, #32
 800382a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	2200      	movs	r2, #0
 8003832:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	2200      	movs	r2, #0
 800383a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 800383c:	683b      	ldr	r3, [r7, #0]
 800383e:	089b      	lsrs	r3, r3, #2
 8003840:	f003 0301 	and.w	r3, r3, #1
 8003844:	2b00      	cmp	r3, #0
 8003846:	d022      	beq.n	800388e <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003852:	b2d2      	uxtb	r2, r2
 8003854:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800385a:	1c5a      	adds	r2, r3, #1
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003864:	2b00      	cmp	r3, #0
 8003866:	d012      	beq.n	800388e <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800386c:	3b01      	subs	r3, #1
 800386e:	b29a      	uxth	r2, r3
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003878:	b29b      	uxth	r3, r3
 800387a:	3b01      	subs	r3, #1
 800387c:	b29a      	uxth	r2, r3
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003886:	f043 0204 	orr.w	r2, r3, #4
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800388e:	f248 0103 	movw	r1, #32771	; 0x8003
 8003892:	6878      	ldr	r0, [r7, #4]
 8003894:	f000 fb26 	bl	8003ee4 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	2210      	movs	r2, #16
 800389e:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2200      	movs	r2, #0
 80038a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 80038a8:	6878      	ldr	r0, [r7, #4]
 80038aa:	f7ff fbfb 	bl	80030a4 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80038ae:	bf00      	nop
 80038b0:	3708      	adds	r7, #8
 80038b2:	46bd      	mov	sp, r7
 80038b4:	bd80      	pop	{r7, pc}
 80038b6:	bf00      	nop
 80038b8:	ffff0000 	.word	0xffff0000

080038bc <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b084      	sub	sp, #16
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
 80038c4:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80038cc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	2200      	movs	r2, #0
 80038d2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	4a5d      	ldr	r2, [pc, #372]	; (8003a50 <I2C_ITError+0x194>)
 80038da:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2200      	movs	r2, #0
 80038e0:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80038e6:	683b      	ldr	r3, [r7, #0]
 80038e8:	431a      	orrs	r2, r3
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80038ee:	7bfb      	ldrb	r3, [r7, #15]
 80038f0:	2b28      	cmp	r3, #40	; 0x28
 80038f2:	d005      	beq.n	8003900 <I2C_ITError+0x44>
 80038f4:	7bfb      	ldrb	r3, [r7, #15]
 80038f6:	2b29      	cmp	r3, #41	; 0x29
 80038f8:	d002      	beq.n	8003900 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 80038fa:	7bfb      	ldrb	r3, [r7, #15]
 80038fc:	2b2a      	cmp	r3, #42	; 0x2a
 80038fe:	d10b      	bne.n	8003918 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8003900:	2103      	movs	r1, #3
 8003902:	6878      	ldr	r0, [r7, #4]
 8003904:	f000 faee 	bl	8003ee4 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2228      	movs	r2, #40	; 0x28
 800390c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	4a50      	ldr	r2, [pc, #320]	; (8003a54 <I2C_ITError+0x198>)
 8003914:	635a      	str	r2, [r3, #52]	; 0x34
 8003916:	e011      	b.n	800393c <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8003918:	f248 0103 	movw	r1, #32771	; 0x8003
 800391c:	6878      	ldr	r0, [r7, #4]
 800391e:	f000 fae1 	bl	8003ee4 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003928:	b2db      	uxtb	r3, r3
 800392a:	2b60      	cmp	r3, #96	; 0x60
 800392c:	d003      	beq.n	8003936 <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2220      	movs	r2, #32
 8003932:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	2200      	movs	r2, #0
 800393a:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003940:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003946:	2b00      	cmp	r3, #0
 8003948:	d039      	beq.n	80039be <I2C_ITError+0x102>
 800394a:	68bb      	ldr	r3, [r7, #8]
 800394c:	2b11      	cmp	r3, #17
 800394e:	d002      	beq.n	8003956 <I2C_ITError+0x9a>
 8003950:	68bb      	ldr	r3, [r7, #8]
 8003952:	2b21      	cmp	r3, #33	; 0x21
 8003954:	d133      	bne.n	80039be <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003960:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003964:	d107      	bne.n	8003976 <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	681a      	ldr	r2, [r3, #0]
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003974:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800397a:	4618      	mov	r0, r3
 800397c:	f7fe fd6e 	bl	800245c <HAL_DMA_GetState>
 8003980:	4603      	mov	r3, r0
 8003982:	2b01      	cmp	r3, #1
 8003984:	d017      	beq.n	80039b6 <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800398a:	4a33      	ldr	r2, [pc, #204]	; (8003a58 <I2C_ITError+0x19c>)
 800398c:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2200      	movs	r2, #0
 8003992:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800399a:	4618      	mov	r0, r3
 800399c:	f7fe fc6e 	bl	800227c <HAL_DMA_Abort_IT>
 80039a0:	4603      	mov	r3, r0
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d04d      	beq.n	8003a42 <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039ac:	687a      	ldr	r2, [r7, #4]
 80039ae:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80039b0:	4610      	mov	r0, r2
 80039b2:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80039b4:	e045      	b.n	8003a42 <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80039b6:	6878      	ldr	r0, [r7, #4]
 80039b8:	f000 f850 	bl	8003a5c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80039bc:	e041      	b.n	8003a42 <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d039      	beq.n	8003a3a <I2C_ITError+0x17e>
 80039c6:	68bb      	ldr	r3, [r7, #8]
 80039c8:	2b12      	cmp	r3, #18
 80039ca:	d002      	beq.n	80039d2 <I2C_ITError+0x116>
 80039cc:	68bb      	ldr	r3, [r7, #8]
 80039ce:	2b22      	cmp	r3, #34	; 0x22
 80039d0:	d133      	bne.n	8003a3a <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80039dc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80039e0:	d107      	bne.n	80039f2 <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	681a      	ldr	r2, [r3, #0]
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80039f0:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039f6:	4618      	mov	r0, r3
 80039f8:	f7fe fd30 	bl	800245c <HAL_DMA_GetState>
 80039fc:	4603      	mov	r3, r0
 80039fe:	2b01      	cmp	r3, #1
 8003a00:	d017      	beq.n	8003a32 <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a06:	4a14      	ldr	r2, [pc, #80]	; (8003a58 <I2C_ITError+0x19c>)
 8003a08:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a16:	4618      	mov	r0, r3
 8003a18:	f7fe fc30 	bl	800227c <HAL_DMA_Abort_IT>
 8003a1c:	4603      	mov	r3, r0
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d011      	beq.n	8003a46 <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a28:	687a      	ldr	r2, [r7, #4]
 8003a2a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003a2c:	4610      	mov	r0, r2
 8003a2e:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003a30:	e009      	b.n	8003a46 <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8003a32:	6878      	ldr	r0, [r7, #4]
 8003a34:	f000 f812 	bl	8003a5c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003a38:	e005      	b.n	8003a46 <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8003a3a:	6878      	ldr	r0, [r7, #4]
 8003a3c:	f000 f80e 	bl	8003a5c <I2C_TreatErrorCallback>
  }
}
 8003a40:	e002      	b.n	8003a48 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003a42:	bf00      	nop
 8003a44:	e000      	b.n	8003a48 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003a46:	bf00      	nop
}
 8003a48:	bf00      	nop
 8003a4a:	3710      	adds	r7, #16
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	bd80      	pop	{r7, pc}
 8003a50:	ffff0000 	.word	0xffff0000
 8003a54:	080030e1 	.word	0x080030e1
 8003a58:	08003af3 	.word	0x08003af3

08003a5c <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b082      	sub	sp, #8
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003a6a:	b2db      	uxtb	r3, r3
 8003a6c:	2b60      	cmp	r3, #96	; 0x60
 8003a6e:	d10e      	bne.n	8003a8e <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2220      	movs	r2, #32
 8003a74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2200      	movs	r2, #0
 8003a82:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8003a86:	6878      	ldr	r0, [r7, #4]
 8003a88:	f7ff fb20 	bl	80030cc <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003a8c:	e009      	b.n	8003aa2 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	2200      	movs	r2, #0
 8003a92:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2200      	movs	r2, #0
 8003a98:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8003a9c:	6878      	ldr	r0, [r7, #4]
 8003a9e:	f7ff fb0b 	bl	80030b8 <HAL_I2C_ErrorCallback>
}
 8003aa2:	bf00      	nop
 8003aa4:	3708      	adds	r7, #8
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	bd80      	pop	{r7, pc}

08003aaa <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003aaa:	b480      	push	{r7}
 8003aac:	b083      	sub	sp, #12
 8003aae:	af00      	add	r7, sp, #0
 8003ab0:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	699b      	ldr	r3, [r3, #24]
 8003ab8:	f003 0302 	and.w	r3, r3, #2
 8003abc:	2b02      	cmp	r3, #2
 8003abe:	d103      	bne.n	8003ac8 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	699b      	ldr	r3, [r3, #24]
 8003ace:	f003 0301 	and.w	r3, r3, #1
 8003ad2:	2b01      	cmp	r3, #1
 8003ad4:	d007      	beq.n	8003ae6 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	699a      	ldr	r2, [r3, #24]
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f042 0201 	orr.w	r2, r2, #1
 8003ae4:	619a      	str	r2, [r3, #24]
  }
}
 8003ae6:	bf00      	nop
 8003ae8:	370c      	adds	r7, #12
 8003aea:	46bd      	mov	sp, r7
 8003aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af0:	4770      	bx	lr

08003af2 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8003af2:	b580      	push	{r7, lr}
 8003af4:	b084      	sub	sp, #16
 8003af6:	af00      	add	r7, sp, #0
 8003af8:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003afe:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d003      	beq.n	8003b10 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d003      	beq.n	8003b20 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8003b20:	68f8      	ldr	r0, [r7, #12]
 8003b22:	f7ff ff9b 	bl	8003a5c <I2C_TreatErrorCallback>
}
 8003b26:	bf00      	nop
 8003b28:	3710      	adds	r7, #16
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	bd80      	pop	{r7, pc}

08003b2e <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003b2e:	b580      	push	{r7, lr}
 8003b30:	b084      	sub	sp, #16
 8003b32:	af00      	add	r7, sp, #0
 8003b34:	60f8      	str	r0, [r7, #12]
 8003b36:	60b9      	str	r1, [r7, #8]
 8003b38:	603b      	str	r3, [r7, #0]
 8003b3a:	4613      	mov	r3, r2
 8003b3c:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003b3e:	e022      	b.n	8003b86 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b40:	683b      	ldr	r3, [r7, #0]
 8003b42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b46:	d01e      	beq.n	8003b86 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b48:	f7fe f9ce 	bl	8001ee8 <HAL_GetTick>
 8003b4c:	4602      	mov	r2, r0
 8003b4e:	69bb      	ldr	r3, [r7, #24]
 8003b50:	1ad3      	subs	r3, r2, r3
 8003b52:	683a      	ldr	r2, [r7, #0]
 8003b54:	429a      	cmp	r2, r3
 8003b56:	d302      	bcc.n	8003b5e <I2C_WaitOnFlagUntilTimeout+0x30>
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d113      	bne.n	8003b86 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b62:	f043 0220 	orr.w	r2, r3, #32
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	2220      	movs	r2, #32
 8003b6e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	2200      	movs	r2, #0
 8003b76:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8003b82:	2301      	movs	r3, #1
 8003b84:	e00f      	b.n	8003ba6 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	699a      	ldr	r2, [r3, #24]
 8003b8c:	68bb      	ldr	r3, [r7, #8]
 8003b8e:	4013      	ands	r3, r2
 8003b90:	68ba      	ldr	r2, [r7, #8]
 8003b92:	429a      	cmp	r2, r3
 8003b94:	bf0c      	ite	eq
 8003b96:	2301      	moveq	r3, #1
 8003b98:	2300      	movne	r3, #0
 8003b9a:	b2db      	uxtb	r3, r3
 8003b9c:	461a      	mov	r2, r3
 8003b9e:	79fb      	ldrb	r3, [r7, #7]
 8003ba0:	429a      	cmp	r2, r3
 8003ba2:	d0cd      	beq.n	8003b40 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003ba4:	2300      	movs	r3, #0
}
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	3710      	adds	r7, #16
 8003baa:	46bd      	mov	sp, r7
 8003bac:	bd80      	pop	{r7, pc}

08003bae <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003bae:	b580      	push	{r7, lr}
 8003bb0:	b084      	sub	sp, #16
 8003bb2:	af00      	add	r7, sp, #0
 8003bb4:	60f8      	str	r0, [r7, #12]
 8003bb6:	60b9      	str	r1, [r7, #8]
 8003bb8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003bba:	e02c      	b.n	8003c16 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003bbc:	687a      	ldr	r2, [r7, #4]
 8003bbe:	68b9      	ldr	r1, [r7, #8]
 8003bc0:	68f8      	ldr	r0, [r7, #12]
 8003bc2:	f000 f871 	bl	8003ca8 <I2C_IsErrorOccurred>
 8003bc6:	4603      	mov	r3, r0
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d001      	beq.n	8003bd0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003bcc:	2301      	movs	r3, #1
 8003bce:	e02a      	b.n	8003c26 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003bd0:	68bb      	ldr	r3, [r7, #8]
 8003bd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bd6:	d01e      	beq.n	8003c16 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bd8:	f7fe f986 	bl	8001ee8 <HAL_GetTick>
 8003bdc:	4602      	mov	r2, r0
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	1ad3      	subs	r3, r2, r3
 8003be2:	68ba      	ldr	r2, [r7, #8]
 8003be4:	429a      	cmp	r2, r3
 8003be6:	d302      	bcc.n	8003bee <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003be8:	68bb      	ldr	r3, [r7, #8]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d113      	bne.n	8003c16 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bf2:	f043 0220 	orr.w	r2, r3, #32
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	2220      	movs	r2, #32
 8003bfe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	2200      	movs	r2, #0
 8003c06:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003c12:	2301      	movs	r3, #1
 8003c14:	e007      	b.n	8003c26 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	699b      	ldr	r3, [r3, #24]
 8003c1c:	f003 0302 	and.w	r3, r3, #2
 8003c20:	2b02      	cmp	r3, #2
 8003c22:	d1cb      	bne.n	8003bbc <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003c24:	2300      	movs	r3, #0
}
 8003c26:	4618      	mov	r0, r3
 8003c28:	3710      	adds	r7, #16
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	bd80      	pop	{r7, pc}

08003c2e <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003c2e:	b580      	push	{r7, lr}
 8003c30:	b084      	sub	sp, #16
 8003c32:	af00      	add	r7, sp, #0
 8003c34:	60f8      	str	r0, [r7, #12]
 8003c36:	60b9      	str	r1, [r7, #8]
 8003c38:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003c3a:	e028      	b.n	8003c8e <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c3c:	687a      	ldr	r2, [r7, #4]
 8003c3e:	68b9      	ldr	r1, [r7, #8]
 8003c40:	68f8      	ldr	r0, [r7, #12]
 8003c42:	f000 f831 	bl	8003ca8 <I2C_IsErrorOccurred>
 8003c46:	4603      	mov	r3, r0
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d001      	beq.n	8003c50 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003c4c:	2301      	movs	r3, #1
 8003c4e:	e026      	b.n	8003c9e <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c50:	f7fe f94a 	bl	8001ee8 <HAL_GetTick>
 8003c54:	4602      	mov	r2, r0
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	1ad3      	subs	r3, r2, r3
 8003c5a:	68ba      	ldr	r2, [r7, #8]
 8003c5c:	429a      	cmp	r2, r3
 8003c5e:	d302      	bcc.n	8003c66 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003c60:	68bb      	ldr	r3, [r7, #8]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d113      	bne.n	8003c8e <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c6a:	f043 0220 	orr.w	r2, r3, #32
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	2220      	movs	r2, #32
 8003c76:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	2200      	movs	r2, #0
 8003c7e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	2200      	movs	r2, #0
 8003c86:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	e007      	b.n	8003c9e <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	699b      	ldr	r3, [r3, #24]
 8003c94:	f003 0320 	and.w	r3, r3, #32
 8003c98:	2b20      	cmp	r3, #32
 8003c9a:	d1cf      	bne.n	8003c3c <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003c9c:	2300      	movs	r3, #0
}
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	3710      	adds	r7, #16
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	bd80      	pop	{r7, pc}
	...

08003ca8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b08a      	sub	sp, #40	; 0x28
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	60f8      	str	r0, [r7, #12]
 8003cb0:	60b9      	str	r1, [r7, #8]
 8003cb2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	699b      	ldr	r3, [r3, #24]
 8003cc0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003cca:	69bb      	ldr	r3, [r7, #24]
 8003ccc:	f003 0310 	and.w	r3, r3, #16
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d075      	beq.n	8003dc0 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	2210      	movs	r2, #16
 8003cda:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003cdc:	e056      	b.n	8003d8c <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003cde:	68bb      	ldr	r3, [r7, #8]
 8003ce0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ce4:	d052      	beq.n	8003d8c <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003ce6:	f7fe f8ff 	bl	8001ee8 <HAL_GetTick>
 8003cea:	4602      	mov	r2, r0
 8003cec:	69fb      	ldr	r3, [r7, #28]
 8003cee:	1ad3      	subs	r3, r2, r3
 8003cf0:	68ba      	ldr	r2, [r7, #8]
 8003cf2:	429a      	cmp	r2, r3
 8003cf4:	d302      	bcc.n	8003cfc <I2C_IsErrorOccurred+0x54>
 8003cf6:	68bb      	ldr	r3, [r7, #8]
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d147      	bne.n	8003d8c <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	685b      	ldr	r3, [r3, #4]
 8003d02:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003d06:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003d0e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	699b      	ldr	r3, [r3, #24]
 8003d16:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003d1a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003d1e:	d12e      	bne.n	8003d7e <I2C_IsErrorOccurred+0xd6>
 8003d20:	697b      	ldr	r3, [r7, #20]
 8003d22:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003d26:	d02a      	beq.n	8003d7e <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8003d28:	7cfb      	ldrb	r3, [r7, #19]
 8003d2a:	2b20      	cmp	r3, #32
 8003d2c:	d027      	beq.n	8003d7e <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	685a      	ldr	r2, [r3, #4]
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003d3c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003d3e:	f7fe f8d3 	bl	8001ee8 <HAL_GetTick>
 8003d42:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003d44:	e01b      	b.n	8003d7e <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003d46:	f7fe f8cf 	bl	8001ee8 <HAL_GetTick>
 8003d4a:	4602      	mov	r2, r0
 8003d4c:	69fb      	ldr	r3, [r7, #28]
 8003d4e:	1ad3      	subs	r3, r2, r3
 8003d50:	2b19      	cmp	r3, #25
 8003d52:	d914      	bls.n	8003d7e <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d58:	f043 0220 	orr.w	r2, r3, #32
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	2220      	movs	r2, #32
 8003d64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	2200      	movs	r2, #0
 8003d74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 8003d78:	2301      	movs	r3, #1
 8003d7a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	699b      	ldr	r3, [r3, #24]
 8003d84:	f003 0320 	and.w	r3, r3, #32
 8003d88:	2b20      	cmp	r3, #32
 8003d8a:	d1dc      	bne.n	8003d46 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	699b      	ldr	r3, [r3, #24]
 8003d92:	f003 0320 	and.w	r3, r3, #32
 8003d96:	2b20      	cmp	r3, #32
 8003d98:	d003      	beq.n	8003da2 <I2C_IsErrorOccurred+0xfa>
 8003d9a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d09d      	beq.n	8003cde <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003da2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d103      	bne.n	8003db2 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	2220      	movs	r2, #32
 8003db0:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003db2:	6a3b      	ldr	r3, [r7, #32]
 8003db4:	f043 0304 	orr.w	r3, r3, #4
 8003db8:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003dba:	2301      	movs	r3, #1
 8003dbc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	699b      	ldr	r3, [r3, #24]
 8003dc6:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003dc8:	69bb      	ldr	r3, [r7, #24]
 8003dca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d00b      	beq.n	8003dea <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003dd2:	6a3b      	ldr	r3, [r7, #32]
 8003dd4:	f043 0301 	orr.w	r3, r3, #1
 8003dd8:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003de2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003de4:	2301      	movs	r3, #1
 8003de6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003dea:	69bb      	ldr	r3, [r7, #24]
 8003dec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d00b      	beq.n	8003e0c <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003df4:	6a3b      	ldr	r3, [r7, #32]
 8003df6:	f043 0308 	orr.w	r3, r3, #8
 8003dfa:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003e04:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003e06:	2301      	movs	r3, #1
 8003e08:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003e0c:	69bb      	ldr	r3, [r7, #24]
 8003e0e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d00b      	beq.n	8003e2e <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003e16:	6a3b      	ldr	r3, [r7, #32]
 8003e18:	f043 0302 	orr.w	r3, r3, #2
 8003e1c:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003e26:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003e28:	2301      	movs	r3, #1
 8003e2a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8003e2e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d01c      	beq.n	8003e70 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003e36:	68f8      	ldr	r0, [r7, #12]
 8003e38:	f7ff fe37 	bl	8003aaa <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	6859      	ldr	r1, [r3, #4]
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	681a      	ldr	r2, [r3, #0]
 8003e46:	4b0d      	ldr	r3, [pc, #52]	; (8003e7c <I2C_IsErrorOccurred+0x1d4>)
 8003e48:	400b      	ands	r3, r1
 8003e4a:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003e50:	6a3b      	ldr	r3, [r7, #32]
 8003e52:	431a      	orrs	r2, r3
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	2220      	movs	r2, #32
 8003e5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	2200      	movs	r2, #0
 8003e64:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8003e70:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8003e74:	4618      	mov	r0, r3
 8003e76:	3728      	adds	r7, #40	; 0x28
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	bd80      	pop	{r7, pc}
 8003e7c:	fe00e800 	.word	0xfe00e800

08003e80 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003e80:	b480      	push	{r7}
 8003e82:	b087      	sub	sp, #28
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	60f8      	str	r0, [r7, #12]
 8003e88:	607b      	str	r3, [r7, #4]
 8003e8a:	460b      	mov	r3, r1
 8003e8c:	817b      	strh	r3, [r7, #10]
 8003e8e:	4613      	mov	r3, r2
 8003e90:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003e92:	897b      	ldrh	r3, [r7, #10]
 8003e94:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003e98:	7a7b      	ldrb	r3, [r7, #9]
 8003e9a:	041b      	lsls	r3, r3, #16
 8003e9c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003ea0:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003ea6:	6a3b      	ldr	r3, [r7, #32]
 8003ea8:	4313      	orrs	r3, r2
 8003eaa:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003eae:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	685a      	ldr	r2, [r3, #4]
 8003eb6:	6a3b      	ldr	r3, [r7, #32]
 8003eb8:	0d5b      	lsrs	r3, r3, #21
 8003eba:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8003ebe:	4b08      	ldr	r3, [pc, #32]	; (8003ee0 <I2C_TransferConfig+0x60>)
 8003ec0:	430b      	orrs	r3, r1
 8003ec2:	43db      	mvns	r3, r3
 8003ec4:	ea02 0103 	and.w	r1, r2, r3
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	697a      	ldr	r2, [r7, #20]
 8003ece:	430a      	orrs	r2, r1
 8003ed0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003ed2:	bf00      	nop
 8003ed4:	371c      	adds	r7, #28
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003edc:	4770      	bx	lr
 8003ede:	bf00      	nop
 8003ee0:	03ff63ff 	.word	0x03ff63ff

08003ee4 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8003ee4:	b480      	push	{r7}
 8003ee6:	b085      	sub	sp, #20
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
 8003eec:	460b      	mov	r3, r1
 8003eee:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8003ef4:	887b      	ldrh	r3, [r7, #2]
 8003ef6:	f003 0301 	and.w	r3, r3, #1
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d00f      	beq.n	8003f1e <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 8003f04:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003f0c:	b2db      	uxtb	r3, r3
 8003f0e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003f12:	2b28      	cmp	r3, #40	; 0x28
 8003f14:	d003      	beq.n	8003f1e <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8003f1c:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8003f1e:	887b      	ldrh	r3, [r7, #2]
 8003f20:	f003 0302 	and.w	r3, r3, #2
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d00f      	beq.n	8003f48 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 8003f2e:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003f36:	b2db      	uxtb	r3, r3
 8003f38:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003f3c:	2b28      	cmp	r3, #40	; 0x28
 8003f3e:	d003      	beq.n	8003f48 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8003f46:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8003f48:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	da03      	bge.n	8003f58 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8003f56:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8003f58:	887b      	ldrh	r3, [r7, #2]
 8003f5a:	2b10      	cmp	r3, #16
 8003f5c:	d103      	bne.n	8003f66 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8003f64:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8003f66:	887b      	ldrh	r3, [r7, #2]
 8003f68:	2b20      	cmp	r3, #32
 8003f6a:	d103      	bne.n	8003f74 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	f043 0320 	orr.w	r3, r3, #32
 8003f72:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8003f74:	887b      	ldrh	r3, [r7, #2]
 8003f76:	2b40      	cmp	r3, #64	; 0x40
 8003f78:	d103      	bne.n	8003f82 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003f80:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	6819      	ldr	r1, [r3, #0]
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	43da      	mvns	r2, r3
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	400a      	ands	r2, r1
 8003f92:	601a      	str	r2, [r3, #0]
}
 8003f94:	bf00      	nop
 8003f96:	3714      	adds	r7, #20
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9e:	4770      	bx	lr

08003fa0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003fa0:	b480      	push	{r7}
 8003fa2:	b083      	sub	sp, #12
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
 8003fa8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003fb0:	b2db      	uxtb	r3, r3
 8003fb2:	2b20      	cmp	r3, #32
 8003fb4:	d138      	bne.n	8004028 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003fbc:	2b01      	cmp	r3, #1
 8003fbe:	d101      	bne.n	8003fc4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003fc0:	2302      	movs	r3, #2
 8003fc2:	e032      	b.n	800402a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2201      	movs	r2, #1
 8003fc8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2224      	movs	r2, #36	; 0x24
 8003fd0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	681a      	ldr	r2, [r3, #0]
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f022 0201 	bic.w	r2, r2, #1
 8003fe2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	681a      	ldr	r2, [r3, #0]
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003ff2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	6819      	ldr	r1, [r3, #0]
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	683a      	ldr	r2, [r7, #0]
 8004000:	430a      	orrs	r2, r1
 8004002:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	681a      	ldr	r2, [r3, #0]
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f042 0201 	orr.w	r2, r2, #1
 8004012:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	2220      	movs	r2, #32
 8004018:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2200      	movs	r2, #0
 8004020:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004024:	2300      	movs	r3, #0
 8004026:	e000      	b.n	800402a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004028:	2302      	movs	r3, #2
  }
}
 800402a:	4618      	mov	r0, r3
 800402c:	370c      	adds	r7, #12
 800402e:	46bd      	mov	sp, r7
 8004030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004034:	4770      	bx	lr

08004036 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004036:	b480      	push	{r7}
 8004038:	b085      	sub	sp, #20
 800403a:	af00      	add	r7, sp, #0
 800403c:	6078      	str	r0, [r7, #4]
 800403e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004046:	b2db      	uxtb	r3, r3
 8004048:	2b20      	cmp	r3, #32
 800404a:	d139      	bne.n	80040c0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004052:	2b01      	cmp	r3, #1
 8004054:	d101      	bne.n	800405a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004056:	2302      	movs	r3, #2
 8004058:	e033      	b.n	80040c2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	2201      	movs	r2, #1
 800405e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2224      	movs	r2, #36	; 0x24
 8004066:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	681a      	ldr	r2, [r3, #0]
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f022 0201 	bic.w	r2, r2, #1
 8004078:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004088:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800408a:	683b      	ldr	r3, [r7, #0]
 800408c:	021b      	lsls	r3, r3, #8
 800408e:	68fa      	ldr	r2, [r7, #12]
 8004090:	4313      	orrs	r3, r2
 8004092:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	68fa      	ldr	r2, [r7, #12]
 800409a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	681a      	ldr	r2, [r3, #0]
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f042 0201 	orr.w	r2, r2, #1
 80040aa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2220      	movs	r2, #32
 80040b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2200      	movs	r2, #0
 80040b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80040bc:	2300      	movs	r3, #0
 80040be:	e000      	b.n	80040c2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80040c0:	2302      	movs	r3, #2
  }
}
 80040c2:	4618      	mov	r0, r3
 80040c4:	3714      	adds	r7, #20
 80040c6:	46bd      	mov	sp, r7
 80040c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040cc:	4770      	bx	lr
	...

080040d0 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80040d0:	b480      	push	{r7}
 80040d2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80040d4:	4b05      	ldr	r3, [pc, #20]	; (80040ec <HAL_PWR_EnableBkUpAccess+0x1c>)
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	4a04      	ldr	r2, [pc, #16]	; (80040ec <HAL_PWR_EnableBkUpAccess+0x1c>)
 80040da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80040de:	6013      	str	r3, [r2, #0]
}
 80040e0:	bf00      	nop
 80040e2:	46bd      	mov	sp, r7
 80040e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e8:	4770      	bx	lr
 80040ea:	bf00      	nop
 80040ec:	40007000 	.word	0x40007000

080040f0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80040f0:	b480      	push	{r7}
 80040f2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80040f4:	4b04      	ldr	r3, [pc, #16]	; (8004108 <HAL_PWREx_GetVoltageRange+0x18>)
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80040fc:	4618      	mov	r0, r3
 80040fe:	46bd      	mov	sp, r7
 8004100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004104:	4770      	bx	lr
 8004106:	bf00      	nop
 8004108:	40007000 	.word	0x40007000

0800410c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800410c:	b480      	push	{r7}
 800410e:	b085      	sub	sp, #20
 8004110:	af00      	add	r7, sp, #0
 8004112:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800411a:	d130      	bne.n	800417e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800411c:	4b23      	ldr	r3, [pc, #140]	; (80041ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004124:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004128:	d038      	beq.n	800419c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800412a:	4b20      	ldr	r3, [pc, #128]	; (80041ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004132:	4a1e      	ldr	r2, [pc, #120]	; (80041ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004134:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004138:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800413a:	4b1d      	ldr	r3, [pc, #116]	; (80041b0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	2232      	movs	r2, #50	; 0x32
 8004140:	fb02 f303 	mul.w	r3, r2, r3
 8004144:	4a1b      	ldr	r2, [pc, #108]	; (80041b4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8004146:	fba2 2303 	umull	r2, r3, r2, r3
 800414a:	0c9b      	lsrs	r3, r3, #18
 800414c:	3301      	adds	r3, #1
 800414e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004150:	e002      	b.n	8004158 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	3b01      	subs	r3, #1
 8004156:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004158:	4b14      	ldr	r3, [pc, #80]	; (80041ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800415a:	695b      	ldr	r3, [r3, #20]
 800415c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004160:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004164:	d102      	bne.n	800416c <HAL_PWREx_ControlVoltageScaling+0x60>
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d1f2      	bne.n	8004152 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800416c:	4b0f      	ldr	r3, [pc, #60]	; (80041ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800416e:	695b      	ldr	r3, [r3, #20]
 8004170:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004174:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004178:	d110      	bne.n	800419c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800417a:	2303      	movs	r3, #3
 800417c:	e00f      	b.n	800419e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800417e:	4b0b      	ldr	r3, [pc, #44]	; (80041ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004186:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800418a:	d007      	beq.n	800419c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800418c:	4b07      	ldr	r3, [pc, #28]	; (80041ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004194:	4a05      	ldr	r2, [pc, #20]	; (80041ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004196:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800419a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800419c:	2300      	movs	r3, #0
}
 800419e:	4618      	mov	r0, r3
 80041a0:	3714      	adds	r7, #20
 80041a2:	46bd      	mov	sp, r7
 80041a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a8:	4770      	bx	lr
 80041aa:	bf00      	nop
 80041ac:	40007000 	.word	0x40007000
 80041b0:	20000000 	.word	0x20000000
 80041b4:	431bde83 	.word	0x431bde83

080041b8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b088      	sub	sp, #32
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d102      	bne.n	80041cc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80041c6:	2301      	movs	r3, #1
 80041c8:	f000 bc02 	b.w	80049d0 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80041cc:	4b96      	ldr	r3, [pc, #600]	; (8004428 <HAL_RCC_OscConfig+0x270>)
 80041ce:	689b      	ldr	r3, [r3, #8]
 80041d0:	f003 030c 	and.w	r3, r3, #12
 80041d4:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80041d6:	4b94      	ldr	r3, [pc, #592]	; (8004428 <HAL_RCC_OscConfig+0x270>)
 80041d8:	68db      	ldr	r3, [r3, #12]
 80041da:	f003 0303 	and.w	r3, r3, #3
 80041de:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f003 0310 	and.w	r3, r3, #16
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	f000 80e4 	beq.w	80043b6 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80041ee:	69bb      	ldr	r3, [r7, #24]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d007      	beq.n	8004204 <HAL_RCC_OscConfig+0x4c>
 80041f4:	69bb      	ldr	r3, [r7, #24]
 80041f6:	2b0c      	cmp	r3, #12
 80041f8:	f040 808b 	bne.w	8004312 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80041fc:	697b      	ldr	r3, [r7, #20]
 80041fe:	2b01      	cmp	r3, #1
 8004200:	f040 8087 	bne.w	8004312 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004204:	4b88      	ldr	r3, [pc, #544]	; (8004428 <HAL_RCC_OscConfig+0x270>)
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f003 0302 	and.w	r3, r3, #2
 800420c:	2b00      	cmp	r3, #0
 800420e:	d005      	beq.n	800421c <HAL_RCC_OscConfig+0x64>
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	699b      	ldr	r3, [r3, #24]
 8004214:	2b00      	cmp	r3, #0
 8004216:	d101      	bne.n	800421c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8004218:	2301      	movs	r3, #1
 800421a:	e3d9      	b.n	80049d0 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6a1a      	ldr	r2, [r3, #32]
 8004220:	4b81      	ldr	r3, [pc, #516]	; (8004428 <HAL_RCC_OscConfig+0x270>)
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f003 0308 	and.w	r3, r3, #8
 8004228:	2b00      	cmp	r3, #0
 800422a:	d004      	beq.n	8004236 <HAL_RCC_OscConfig+0x7e>
 800422c:	4b7e      	ldr	r3, [pc, #504]	; (8004428 <HAL_RCC_OscConfig+0x270>)
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004234:	e005      	b.n	8004242 <HAL_RCC_OscConfig+0x8a>
 8004236:	4b7c      	ldr	r3, [pc, #496]	; (8004428 <HAL_RCC_OscConfig+0x270>)
 8004238:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800423c:	091b      	lsrs	r3, r3, #4
 800423e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004242:	4293      	cmp	r3, r2
 8004244:	d223      	bcs.n	800428e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6a1b      	ldr	r3, [r3, #32]
 800424a:	4618      	mov	r0, r3
 800424c:	f000 fdbe 	bl	8004dcc <RCC_SetFlashLatencyFromMSIRange>
 8004250:	4603      	mov	r3, r0
 8004252:	2b00      	cmp	r3, #0
 8004254:	d001      	beq.n	800425a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8004256:	2301      	movs	r3, #1
 8004258:	e3ba      	b.n	80049d0 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800425a:	4b73      	ldr	r3, [pc, #460]	; (8004428 <HAL_RCC_OscConfig+0x270>)
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	4a72      	ldr	r2, [pc, #456]	; (8004428 <HAL_RCC_OscConfig+0x270>)
 8004260:	f043 0308 	orr.w	r3, r3, #8
 8004264:	6013      	str	r3, [r2, #0]
 8004266:	4b70      	ldr	r3, [pc, #448]	; (8004428 <HAL_RCC_OscConfig+0x270>)
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6a1b      	ldr	r3, [r3, #32]
 8004272:	496d      	ldr	r1, [pc, #436]	; (8004428 <HAL_RCC_OscConfig+0x270>)
 8004274:	4313      	orrs	r3, r2
 8004276:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004278:	4b6b      	ldr	r3, [pc, #428]	; (8004428 <HAL_RCC_OscConfig+0x270>)
 800427a:	685b      	ldr	r3, [r3, #4]
 800427c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	69db      	ldr	r3, [r3, #28]
 8004284:	021b      	lsls	r3, r3, #8
 8004286:	4968      	ldr	r1, [pc, #416]	; (8004428 <HAL_RCC_OscConfig+0x270>)
 8004288:	4313      	orrs	r3, r2
 800428a:	604b      	str	r3, [r1, #4]
 800428c:	e025      	b.n	80042da <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800428e:	4b66      	ldr	r3, [pc, #408]	; (8004428 <HAL_RCC_OscConfig+0x270>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	4a65      	ldr	r2, [pc, #404]	; (8004428 <HAL_RCC_OscConfig+0x270>)
 8004294:	f043 0308 	orr.w	r3, r3, #8
 8004298:	6013      	str	r3, [r2, #0]
 800429a:	4b63      	ldr	r3, [pc, #396]	; (8004428 <HAL_RCC_OscConfig+0x270>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6a1b      	ldr	r3, [r3, #32]
 80042a6:	4960      	ldr	r1, [pc, #384]	; (8004428 <HAL_RCC_OscConfig+0x270>)
 80042a8:	4313      	orrs	r3, r2
 80042aa:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80042ac:	4b5e      	ldr	r3, [pc, #376]	; (8004428 <HAL_RCC_OscConfig+0x270>)
 80042ae:	685b      	ldr	r3, [r3, #4]
 80042b0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	69db      	ldr	r3, [r3, #28]
 80042b8:	021b      	lsls	r3, r3, #8
 80042ba:	495b      	ldr	r1, [pc, #364]	; (8004428 <HAL_RCC_OscConfig+0x270>)
 80042bc:	4313      	orrs	r3, r2
 80042be:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80042c0:	69bb      	ldr	r3, [r7, #24]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d109      	bne.n	80042da <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6a1b      	ldr	r3, [r3, #32]
 80042ca:	4618      	mov	r0, r3
 80042cc:	f000 fd7e 	bl	8004dcc <RCC_SetFlashLatencyFromMSIRange>
 80042d0:	4603      	mov	r3, r0
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d001      	beq.n	80042da <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80042d6:	2301      	movs	r3, #1
 80042d8:	e37a      	b.n	80049d0 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80042da:	f000 fc81 	bl	8004be0 <HAL_RCC_GetSysClockFreq>
 80042de:	4602      	mov	r2, r0
 80042e0:	4b51      	ldr	r3, [pc, #324]	; (8004428 <HAL_RCC_OscConfig+0x270>)
 80042e2:	689b      	ldr	r3, [r3, #8]
 80042e4:	091b      	lsrs	r3, r3, #4
 80042e6:	f003 030f 	and.w	r3, r3, #15
 80042ea:	4950      	ldr	r1, [pc, #320]	; (800442c <HAL_RCC_OscConfig+0x274>)
 80042ec:	5ccb      	ldrb	r3, [r1, r3]
 80042ee:	f003 031f 	and.w	r3, r3, #31
 80042f2:	fa22 f303 	lsr.w	r3, r2, r3
 80042f6:	4a4e      	ldr	r2, [pc, #312]	; (8004430 <HAL_RCC_OscConfig+0x278>)
 80042f8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80042fa:	4b4e      	ldr	r3, [pc, #312]	; (8004434 <HAL_RCC_OscConfig+0x27c>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	4618      	mov	r0, r3
 8004300:	f7fd fbf4 	bl	8001aec <HAL_InitTick>
 8004304:	4603      	mov	r3, r0
 8004306:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004308:	7bfb      	ldrb	r3, [r7, #15]
 800430a:	2b00      	cmp	r3, #0
 800430c:	d052      	beq.n	80043b4 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800430e:	7bfb      	ldrb	r3, [r7, #15]
 8004310:	e35e      	b.n	80049d0 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	699b      	ldr	r3, [r3, #24]
 8004316:	2b00      	cmp	r3, #0
 8004318:	d032      	beq.n	8004380 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800431a:	4b43      	ldr	r3, [pc, #268]	; (8004428 <HAL_RCC_OscConfig+0x270>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	4a42      	ldr	r2, [pc, #264]	; (8004428 <HAL_RCC_OscConfig+0x270>)
 8004320:	f043 0301 	orr.w	r3, r3, #1
 8004324:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004326:	f7fd fddf 	bl	8001ee8 <HAL_GetTick>
 800432a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800432c:	e008      	b.n	8004340 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800432e:	f7fd fddb 	bl	8001ee8 <HAL_GetTick>
 8004332:	4602      	mov	r2, r0
 8004334:	693b      	ldr	r3, [r7, #16]
 8004336:	1ad3      	subs	r3, r2, r3
 8004338:	2b02      	cmp	r3, #2
 800433a:	d901      	bls.n	8004340 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800433c:	2303      	movs	r3, #3
 800433e:	e347      	b.n	80049d0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004340:	4b39      	ldr	r3, [pc, #228]	; (8004428 <HAL_RCC_OscConfig+0x270>)
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f003 0302 	and.w	r3, r3, #2
 8004348:	2b00      	cmp	r3, #0
 800434a:	d0f0      	beq.n	800432e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800434c:	4b36      	ldr	r3, [pc, #216]	; (8004428 <HAL_RCC_OscConfig+0x270>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	4a35      	ldr	r2, [pc, #212]	; (8004428 <HAL_RCC_OscConfig+0x270>)
 8004352:	f043 0308 	orr.w	r3, r3, #8
 8004356:	6013      	str	r3, [r2, #0]
 8004358:	4b33      	ldr	r3, [pc, #204]	; (8004428 <HAL_RCC_OscConfig+0x270>)
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6a1b      	ldr	r3, [r3, #32]
 8004364:	4930      	ldr	r1, [pc, #192]	; (8004428 <HAL_RCC_OscConfig+0x270>)
 8004366:	4313      	orrs	r3, r2
 8004368:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800436a:	4b2f      	ldr	r3, [pc, #188]	; (8004428 <HAL_RCC_OscConfig+0x270>)
 800436c:	685b      	ldr	r3, [r3, #4]
 800436e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	69db      	ldr	r3, [r3, #28]
 8004376:	021b      	lsls	r3, r3, #8
 8004378:	492b      	ldr	r1, [pc, #172]	; (8004428 <HAL_RCC_OscConfig+0x270>)
 800437a:	4313      	orrs	r3, r2
 800437c:	604b      	str	r3, [r1, #4]
 800437e:	e01a      	b.n	80043b6 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004380:	4b29      	ldr	r3, [pc, #164]	; (8004428 <HAL_RCC_OscConfig+0x270>)
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	4a28      	ldr	r2, [pc, #160]	; (8004428 <HAL_RCC_OscConfig+0x270>)
 8004386:	f023 0301 	bic.w	r3, r3, #1
 800438a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800438c:	f7fd fdac 	bl	8001ee8 <HAL_GetTick>
 8004390:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004392:	e008      	b.n	80043a6 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004394:	f7fd fda8 	bl	8001ee8 <HAL_GetTick>
 8004398:	4602      	mov	r2, r0
 800439a:	693b      	ldr	r3, [r7, #16]
 800439c:	1ad3      	subs	r3, r2, r3
 800439e:	2b02      	cmp	r3, #2
 80043a0:	d901      	bls.n	80043a6 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80043a2:	2303      	movs	r3, #3
 80043a4:	e314      	b.n	80049d0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80043a6:	4b20      	ldr	r3, [pc, #128]	; (8004428 <HAL_RCC_OscConfig+0x270>)
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f003 0302 	and.w	r3, r3, #2
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d1f0      	bne.n	8004394 <HAL_RCC_OscConfig+0x1dc>
 80043b2:	e000      	b.n	80043b6 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80043b4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f003 0301 	and.w	r3, r3, #1
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d073      	beq.n	80044aa <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80043c2:	69bb      	ldr	r3, [r7, #24]
 80043c4:	2b08      	cmp	r3, #8
 80043c6:	d005      	beq.n	80043d4 <HAL_RCC_OscConfig+0x21c>
 80043c8:	69bb      	ldr	r3, [r7, #24]
 80043ca:	2b0c      	cmp	r3, #12
 80043cc:	d10e      	bne.n	80043ec <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80043ce:	697b      	ldr	r3, [r7, #20]
 80043d0:	2b03      	cmp	r3, #3
 80043d2:	d10b      	bne.n	80043ec <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043d4:	4b14      	ldr	r3, [pc, #80]	; (8004428 <HAL_RCC_OscConfig+0x270>)
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d063      	beq.n	80044a8 <HAL_RCC_OscConfig+0x2f0>
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	685b      	ldr	r3, [r3, #4]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d15f      	bne.n	80044a8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80043e8:	2301      	movs	r3, #1
 80043ea:	e2f1      	b.n	80049d0 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	685b      	ldr	r3, [r3, #4]
 80043f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043f4:	d106      	bne.n	8004404 <HAL_RCC_OscConfig+0x24c>
 80043f6:	4b0c      	ldr	r3, [pc, #48]	; (8004428 <HAL_RCC_OscConfig+0x270>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	4a0b      	ldr	r2, [pc, #44]	; (8004428 <HAL_RCC_OscConfig+0x270>)
 80043fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004400:	6013      	str	r3, [r2, #0]
 8004402:	e025      	b.n	8004450 <HAL_RCC_OscConfig+0x298>
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	685b      	ldr	r3, [r3, #4]
 8004408:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800440c:	d114      	bne.n	8004438 <HAL_RCC_OscConfig+0x280>
 800440e:	4b06      	ldr	r3, [pc, #24]	; (8004428 <HAL_RCC_OscConfig+0x270>)
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	4a05      	ldr	r2, [pc, #20]	; (8004428 <HAL_RCC_OscConfig+0x270>)
 8004414:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004418:	6013      	str	r3, [r2, #0]
 800441a:	4b03      	ldr	r3, [pc, #12]	; (8004428 <HAL_RCC_OscConfig+0x270>)
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	4a02      	ldr	r2, [pc, #8]	; (8004428 <HAL_RCC_OscConfig+0x270>)
 8004420:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004424:	6013      	str	r3, [r2, #0]
 8004426:	e013      	b.n	8004450 <HAL_RCC_OscConfig+0x298>
 8004428:	40021000 	.word	0x40021000
 800442c:	0800bfcc 	.word	0x0800bfcc
 8004430:	20000000 	.word	0x20000000
 8004434:	20000004 	.word	0x20000004
 8004438:	4ba0      	ldr	r3, [pc, #640]	; (80046bc <HAL_RCC_OscConfig+0x504>)
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	4a9f      	ldr	r2, [pc, #636]	; (80046bc <HAL_RCC_OscConfig+0x504>)
 800443e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004442:	6013      	str	r3, [r2, #0]
 8004444:	4b9d      	ldr	r3, [pc, #628]	; (80046bc <HAL_RCC_OscConfig+0x504>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	4a9c      	ldr	r2, [pc, #624]	; (80046bc <HAL_RCC_OscConfig+0x504>)
 800444a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800444e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	685b      	ldr	r3, [r3, #4]
 8004454:	2b00      	cmp	r3, #0
 8004456:	d013      	beq.n	8004480 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004458:	f7fd fd46 	bl	8001ee8 <HAL_GetTick>
 800445c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800445e:	e008      	b.n	8004472 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004460:	f7fd fd42 	bl	8001ee8 <HAL_GetTick>
 8004464:	4602      	mov	r2, r0
 8004466:	693b      	ldr	r3, [r7, #16]
 8004468:	1ad3      	subs	r3, r2, r3
 800446a:	2b64      	cmp	r3, #100	; 0x64
 800446c:	d901      	bls.n	8004472 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800446e:	2303      	movs	r3, #3
 8004470:	e2ae      	b.n	80049d0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004472:	4b92      	ldr	r3, [pc, #584]	; (80046bc <HAL_RCC_OscConfig+0x504>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800447a:	2b00      	cmp	r3, #0
 800447c:	d0f0      	beq.n	8004460 <HAL_RCC_OscConfig+0x2a8>
 800447e:	e014      	b.n	80044aa <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004480:	f7fd fd32 	bl	8001ee8 <HAL_GetTick>
 8004484:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004486:	e008      	b.n	800449a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004488:	f7fd fd2e 	bl	8001ee8 <HAL_GetTick>
 800448c:	4602      	mov	r2, r0
 800448e:	693b      	ldr	r3, [r7, #16]
 8004490:	1ad3      	subs	r3, r2, r3
 8004492:	2b64      	cmp	r3, #100	; 0x64
 8004494:	d901      	bls.n	800449a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004496:	2303      	movs	r3, #3
 8004498:	e29a      	b.n	80049d0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800449a:	4b88      	ldr	r3, [pc, #544]	; (80046bc <HAL_RCC_OscConfig+0x504>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d1f0      	bne.n	8004488 <HAL_RCC_OscConfig+0x2d0>
 80044a6:	e000      	b.n	80044aa <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f003 0302 	and.w	r3, r3, #2
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d060      	beq.n	8004578 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80044b6:	69bb      	ldr	r3, [r7, #24]
 80044b8:	2b04      	cmp	r3, #4
 80044ba:	d005      	beq.n	80044c8 <HAL_RCC_OscConfig+0x310>
 80044bc:	69bb      	ldr	r3, [r7, #24]
 80044be:	2b0c      	cmp	r3, #12
 80044c0:	d119      	bne.n	80044f6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80044c2:	697b      	ldr	r3, [r7, #20]
 80044c4:	2b02      	cmp	r3, #2
 80044c6:	d116      	bne.n	80044f6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80044c8:	4b7c      	ldr	r3, [pc, #496]	; (80046bc <HAL_RCC_OscConfig+0x504>)
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d005      	beq.n	80044e0 <HAL_RCC_OscConfig+0x328>
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	68db      	ldr	r3, [r3, #12]
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d101      	bne.n	80044e0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80044dc:	2301      	movs	r3, #1
 80044de:	e277      	b.n	80049d0 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044e0:	4b76      	ldr	r3, [pc, #472]	; (80046bc <HAL_RCC_OscConfig+0x504>)
 80044e2:	685b      	ldr	r3, [r3, #4]
 80044e4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	691b      	ldr	r3, [r3, #16]
 80044ec:	061b      	lsls	r3, r3, #24
 80044ee:	4973      	ldr	r1, [pc, #460]	; (80046bc <HAL_RCC_OscConfig+0x504>)
 80044f0:	4313      	orrs	r3, r2
 80044f2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80044f4:	e040      	b.n	8004578 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	68db      	ldr	r3, [r3, #12]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d023      	beq.n	8004546 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80044fe:	4b6f      	ldr	r3, [pc, #444]	; (80046bc <HAL_RCC_OscConfig+0x504>)
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	4a6e      	ldr	r2, [pc, #440]	; (80046bc <HAL_RCC_OscConfig+0x504>)
 8004504:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004508:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800450a:	f7fd fced 	bl	8001ee8 <HAL_GetTick>
 800450e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004510:	e008      	b.n	8004524 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004512:	f7fd fce9 	bl	8001ee8 <HAL_GetTick>
 8004516:	4602      	mov	r2, r0
 8004518:	693b      	ldr	r3, [r7, #16]
 800451a:	1ad3      	subs	r3, r2, r3
 800451c:	2b02      	cmp	r3, #2
 800451e:	d901      	bls.n	8004524 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004520:	2303      	movs	r3, #3
 8004522:	e255      	b.n	80049d0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004524:	4b65      	ldr	r3, [pc, #404]	; (80046bc <HAL_RCC_OscConfig+0x504>)
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800452c:	2b00      	cmp	r3, #0
 800452e:	d0f0      	beq.n	8004512 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004530:	4b62      	ldr	r3, [pc, #392]	; (80046bc <HAL_RCC_OscConfig+0x504>)
 8004532:	685b      	ldr	r3, [r3, #4]
 8004534:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	691b      	ldr	r3, [r3, #16]
 800453c:	061b      	lsls	r3, r3, #24
 800453e:	495f      	ldr	r1, [pc, #380]	; (80046bc <HAL_RCC_OscConfig+0x504>)
 8004540:	4313      	orrs	r3, r2
 8004542:	604b      	str	r3, [r1, #4]
 8004544:	e018      	b.n	8004578 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004546:	4b5d      	ldr	r3, [pc, #372]	; (80046bc <HAL_RCC_OscConfig+0x504>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	4a5c      	ldr	r2, [pc, #368]	; (80046bc <HAL_RCC_OscConfig+0x504>)
 800454c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004550:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004552:	f7fd fcc9 	bl	8001ee8 <HAL_GetTick>
 8004556:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004558:	e008      	b.n	800456c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800455a:	f7fd fcc5 	bl	8001ee8 <HAL_GetTick>
 800455e:	4602      	mov	r2, r0
 8004560:	693b      	ldr	r3, [r7, #16]
 8004562:	1ad3      	subs	r3, r2, r3
 8004564:	2b02      	cmp	r3, #2
 8004566:	d901      	bls.n	800456c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004568:	2303      	movs	r3, #3
 800456a:	e231      	b.n	80049d0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800456c:	4b53      	ldr	r3, [pc, #332]	; (80046bc <HAL_RCC_OscConfig+0x504>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004574:	2b00      	cmp	r3, #0
 8004576:	d1f0      	bne.n	800455a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f003 0308 	and.w	r3, r3, #8
 8004580:	2b00      	cmp	r3, #0
 8004582:	d03c      	beq.n	80045fe <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	695b      	ldr	r3, [r3, #20]
 8004588:	2b00      	cmp	r3, #0
 800458a:	d01c      	beq.n	80045c6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800458c:	4b4b      	ldr	r3, [pc, #300]	; (80046bc <HAL_RCC_OscConfig+0x504>)
 800458e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004592:	4a4a      	ldr	r2, [pc, #296]	; (80046bc <HAL_RCC_OscConfig+0x504>)
 8004594:	f043 0301 	orr.w	r3, r3, #1
 8004598:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800459c:	f7fd fca4 	bl	8001ee8 <HAL_GetTick>
 80045a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80045a2:	e008      	b.n	80045b6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80045a4:	f7fd fca0 	bl	8001ee8 <HAL_GetTick>
 80045a8:	4602      	mov	r2, r0
 80045aa:	693b      	ldr	r3, [r7, #16]
 80045ac:	1ad3      	subs	r3, r2, r3
 80045ae:	2b02      	cmp	r3, #2
 80045b0:	d901      	bls.n	80045b6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80045b2:	2303      	movs	r3, #3
 80045b4:	e20c      	b.n	80049d0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80045b6:	4b41      	ldr	r3, [pc, #260]	; (80046bc <HAL_RCC_OscConfig+0x504>)
 80045b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80045bc:	f003 0302 	and.w	r3, r3, #2
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d0ef      	beq.n	80045a4 <HAL_RCC_OscConfig+0x3ec>
 80045c4:	e01b      	b.n	80045fe <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80045c6:	4b3d      	ldr	r3, [pc, #244]	; (80046bc <HAL_RCC_OscConfig+0x504>)
 80045c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80045cc:	4a3b      	ldr	r2, [pc, #236]	; (80046bc <HAL_RCC_OscConfig+0x504>)
 80045ce:	f023 0301 	bic.w	r3, r3, #1
 80045d2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045d6:	f7fd fc87 	bl	8001ee8 <HAL_GetTick>
 80045da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80045dc:	e008      	b.n	80045f0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80045de:	f7fd fc83 	bl	8001ee8 <HAL_GetTick>
 80045e2:	4602      	mov	r2, r0
 80045e4:	693b      	ldr	r3, [r7, #16]
 80045e6:	1ad3      	subs	r3, r2, r3
 80045e8:	2b02      	cmp	r3, #2
 80045ea:	d901      	bls.n	80045f0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80045ec:	2303      	movs	r3, #3
 80045ee:	e1ef      	b.n	80049d0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80045f0:	4b32      	ldr	r3, [pc, #200]	; (80046bc <HAL_RCC_OscConfig+0x504>)
 80045f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80045f6:	f003 0302 	and.w	r3, r3, #2
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d1ef      	bne.n	80045de <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f003 0304 	and.w	r3, r3, #4
 8004606:	2b00      	cmp	r3, #0
 8004608:	f000 80a6 	beq.w	8004758 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800460c:	2300      	movs	r3, #0
 800460e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004610:	4b2a      	ldr	r3, [pc, #168]	; (80046bc <HAL_RCC_OscConfig+0x504>)
 8004612:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004614:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004618:	2b00      	cmp	r3, #0
 800461a:	d10d      	bne.n	8004638 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800461c:	4b27      	ldr	r3, [pc, #156]	; (80046bc <HAL_RCC_OscConfig+0x504>)
 800461e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004620:	4a26      	ldr	r2, [pc, #152]	; (80046bc <HAL_RCC_OscConfig+0x504>)
 8004622:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004626:	6593      	str	r3, [r2, #88]	; 0x58
 8004628:	4b24      	ldr	r3, [pc, #144]	; (80046bc <HAL_RCC_OscConfig+0x504>)
 800462a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800462c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004630:	60bb      	str	r3, [r7, #8]
 8004632:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004634:	2301      	movs	r3, #1
 8004636:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004638:	4b21      	ldr	r3, [pc, #132]	; (80046c0 <HAL_RCC_OscConfig+0x508>)
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004640:	2b00      	cmp	r3, #0
 8004642:	d118      	bne.n	8004676 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004644:	4b1e      	ldr	r3, [pc, #120]	; (80046c0 <HAL_RCC_OscConfig+0x508>)
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	4a1d      	ldr	r2, [pc, #116]	; (80046c0 <HAL_RCC_OscConfig+0x508>)
 800464a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800464e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004650:	f7fd fc4a 	bl	8001ee8 <HAL_GetTick>
 8004654:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004656:	e008      	b.n	800466a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004658:	f7fd fc46 	bl	8001ee8 <HAL_GetTick>
 800465c:	4602      	mov	r2, r0
 800465e:	693b      	ldr	r3, [r7, #16]
 8004660:	1ad3      	subs	r3, r2, r3
 8004662:	2b02      	cmp	r3, #2
 8004664:	d901      	bls.n	800466a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004666:	2303      	movs	r3, #3
 8004668:	e1b2      	b.n	80049d0 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800466a:	4b15      	ldr	r3, [pc, #84]	; (80046c0 <HAL_RCC_OscConfig+0x508>)
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004672:	2b00      	cmp	r3, #0
 8004674:	d0f0      	beq.n	8004658 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	689b      	ldr	r3, [r3, #8]
 800467a:	2b01      	cmp	r3, #1
 800467c:	d108      	bne.n	8004690 <HAL_RCC_OscConfig+0x4d8>
 800467e:	4b0f      	ldr	r3, [pc, #60]	; (80046bc <HAL_RCC_OscConfig+0x504>)
 8004680:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004684:	4a0d      	ldr	r2, [pc, #52]	; (80046bc <HAL_RCC_OscConfig+0x504>)
 8004686:	f043 0301 	orr.w	r3, r3, #1
 800468a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800468e:	e029      	b.n	80046e4 <HAL_RCC_OscConfig+0x52c>
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	689b      	ldr	r3, [r3, #8]
 8004694:	2b05      	cmp	r3, #5
 8004696:	d115      	bne.n	80046c4 <HAL_RCC_OscConfig+0x50c>
 8004698:	4b08      	ldr	r3, [pc, #32]	; (80046bc <HAL_RCC_OscConfig+0x504>)
 800469a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800469e:	4a07      	ldr	r2, [pc, #28]	; (80046bc <HAL_RCC_OscConfig+0x504>)
 80046a0:	f043 0304 	orr.w	r3, r3, #4
 80046a4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80046a8:	4b04      	ldr	r3, [pc, #16]	; (80046bc <HAL_RCC_OscConfig+0x504>)
 80046aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046ae:	4a03      	ldr	r2, [pc, #12]	; (80046bc <HAL_RCC_OscConfig+0x504>)
 80046b0:	f043 0301 	orr.w	r3, r3, #1
 80046b4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80046b8:	e014      	b.n	80046e4 <HAL_RCC_OscConfig+0x52c>
 80046ba:	bf00      	nop
 80046bc:	40021000 	.word	0x40021000
 80046c0:	40007000 	.word	0x40007000
 80046c4:	4b9a      	ldr	r3, [pc, #616]	; (8004930 <HAL_RCC_OscConfig+0x778>)
 80046c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046ca:	4a99      	ldr	r2, [pc, #612]	; (8004930 <HAL_RCC_OscConfig+0x778>)
 80046cc:	f023 0301 	bic.w	r3, r3, #1
 80046d0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80046d4:	4b96      	ldr	r3, [pc, #600]	; (8004930 <HAL_RCC_OscConfig+0x778>)
 80046d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046da:	4a95      	ldr	r2, [pc, #596]	; (8004930 <HAL_RCC_OscConfig+0x778>)
 80046dc:	f023 0304 	bic.w	r3, r3, #4
 80046e0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	689b      	ldr	r3, [r3, #8]
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d016      	beq.n	800471a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046ec:	f7fd fbfc 	bl	8001ee8 <HAL_GetTick>
 80046f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80046f2:	e00a      	b.n	800470a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046f4:	f7fd fbf8 	bl	8001ee8 <HAL_GetTick>
 80046f8:	4602      	mov	r2, r0
 80046fa:	693b      	ldr	r3, [r7, #16]
 80046fc:	1ad3      	subs	r3, r2, r3
 80046fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8004702:	4293      	cmp	r3, r2
 8004704:	d901      	bls.n	800470a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004706:	2303      	movs	r3, #3
 8004708:	e162      	b.n	80049d0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800470a:	4b89      	ldr	r3, [pc, #548]	; (8004930 <HAL_RCC_OscConfig+0x778>)
 800470c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004710:	f003 0302 	and.w	r3, r3, #2
 8004714:	2b00      	cmp	r3, #0
 8004716:	d0ed      	beq.n	80046f4 <HAL_RCC_OscConfig+0x53c>
 8004718:	e015      	b.n	8004746 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800471a:	f7fd fbe5 	bl	8001ee8 <HAL_GetTick>
 800471e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004720:	e00a      	b.n	8004738 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004722:	f7fd fbe1 	bl	8001ee8 <HAL_GetTick>
 8004726:	4602      	mov	r2, r0
 8004728:	693b      	ldr	r3, [r7, #16]
 800472a:	1ad3      	subs	r3, r2, r3
 800472c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004730:	4293      	cmp	r3, r2
 8004732:	d901      	bls.n	8004738 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004734:	2303      	movs	r3, #3
 8004736:	e14b      	b.n	80049d0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004738:	4b7d      	ldr	r3, [pc, #500]	; (8004930 <HAL_RCC_OscConfig+0x778>)
 800473a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800473e:	f003 0302 	and.w	r3, r3, #2
 8004742:	2b00      	cmp	r3, #0
 8004744:	d1ed      	bne.n	8004722 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004746:	7ffb      	ldrb	r3, [r7, #31]
 8004748:	2b01      	cmp	r3, #1
 800474a:	d105      	bne.n	8004758 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800474c:	4b78      	ldr	r3, [pc, #480]	; (8004930 <HAL_RCC_OscConfig+0x778>)
 800474e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004750:	4a77      	ldr	r2, [pc, #476]	; (8004930 <HAL_RCC_OscConfig+0x778>)
 8004752:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004756:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f003 0320 	and.w	r3, r3, #32
 8004760:	2b00      	cmp	r3, #0
 8004762:	d03c      	beq.n	80047de <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004768:	2b00      	cmp	r3, #0
 800476a:	d01c      	beq.n	80047a6 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800476c:	4b70      	ldr	r3, [pc, #448]	; (8004930 <HAL_RCC_OscConfig+0x778>)
 800476e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004772:	4a6f      	ldr	r2, [pc, #444]	; (8004930 <HAL_RCC_OscConfig+0x778>)
 8004774:	f043 0301 	orr.w	r3, r3, #1
 8004778:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800477c:	f7fd fbb4 	bl	8001ee8 <HAL_GetTick>
 8004780:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004782:	e008      	b.n	8004796 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004784:	f7fd fbb0 	bl	8001ee8 <HAL_GetTick>
 8004788:	4602      	mov	r2, r0
 800478a:	693b      	ldr	r3, [r7, #16]
 800478c:	1ad3      	subs	r3, r2, r3
 800478e:	2b02      	cmp	r3, #2
 8004790:	d901      	bls.n	8004796 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8004792:	2303      	movs	r3, #3
 8004794:	e11c      	b.n	80049d0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004796:	4b66      	ldr	r3, [pc, #408]	; (8004930 <HAL_RCC_OscConfig+0x778>)
 8004798:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800479c:	f003 0302 	and.w	r3, r3, #2
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d0ef      	beq.n	8004784 <HAL_RCC_OscConfig+0x5cc>
 80047a4:	e01b      	b.n	80047de <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80047a6:	4b62      	ldr	r3, [pc, #392]	; (8004930 <HAL_RCC_OscConfig+0x778>)
 80047a8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80047ac:	4a60      	ldr	r2, [pc, #384]	; (8004930 <HAL_RCC_OscConfig+0x778>)
 80047ae:	f023 0301 	bic.w	r3, r3, #1
 80047b2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047b6:	f7fd fb97 	bl	8001ee8 <HAL_GetTick>
 80047ba:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80047bc:	e008      	b.n	80047d0 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80047be:	f7fd fb93 	bl	8001ee8 <HAL_GetTick>
 80047c2:	4602      	mov	r2, r0
 80047c4:	693b      	ldr	r3, [r7, #16]
 80047c6:	1ad3      	subs	r3, r2, r3
 80047c8:	2b02      	cmp	r3, #2
 80047ca:	d901      	bls.n	80047d0 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80047cc:	2303      	movs	r3, #3
 80047ce:	e0ff      	b.n	80049d0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80047d0:	4b57      	ldr	r3, [pc, #348]	; (8004930 <HAL_RCC_OscConfig+0x778>)
 80047d2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80047d6:	f003 0302 	and.w	r3, r3, #2
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d1ef      	bne.n	80047be <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	f000 80f3 	beq.w	80049ce <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047ec:	2b02      	cmp	r3, #2
 80047ee:	f040 80c9 	bne.w	8004984 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80047f2:	4b4f      	ldr	r3, [pc, #316]	; (8004930 <HAL_RCC_OscConfig+0x778>)
 80047f4:	68db      	ldr	r3, [r3, #12]
 80047f6:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80047f8:	697b      	ldr	r3, [r7, #20]
 80047fa:	f003 0203 	and.w	r2, r3, #3
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004802:	429a      	cmp	r2, r3
 8004804:	d12c      	bne.n	8004860 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004806:	697b      	ldr	r3, [r7, #20]
 8004808:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004810:	3b01      	subs	r3, #1
 8004812:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004814:	429a      	cmp	r2, r3
 8004816:	d123      	bne.n	8004860 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004818:	697b      	ldr	r3, [r7, #20]
 800481a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004822:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004824:	429a      	cmp	r2, r3
 8004826:	d11b      	bne.n	8004860 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004828:	697b      	ldr	r3, [r7, #20]
 800482a:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004832:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004834:	429a      	cmp	r2, r3
 8004836:	d113      	bne.n	8004860 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004838:	697b      	ldr	r3, [r7, #20]
 800483a:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004842:	085b      	lsrs	r3, r3, #1
 8004844:	3b01      	subs	r3, #1
 8004846:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004848:	429a      	cmp	r2, r3
 800484a:	d109      	bne.n	8004860 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800484c:	697b      	ldr	r3, [r7, #20]
 800484e:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004856:	085b      	lsrs	r3, r3, #1
 8004858:	3b01      	subs	r3, #1
 800485a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800485c:	429a      	cmp	r2, r3
 800485e:	d06b      	beq.n	8004938 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004860:	69bb      	ldr	r3, [r7, #24]
 8004862:	2b0c      	cmp	r3, #12
 8004864:	d062      	beq.n	800492c <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004866:	4b32      	ldr	r3, [pc, #200]	; (8004930 <HAL_RCC_OscConfig+0x778>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800486e:	2b00      	cmp	r3, #0
 8004870:	d001      	beq.n	8004876 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8004872:	2301      	movs	r3, #1
 8004874:	e0ac      	b.n	80049d0 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004876:	4b2e      	ldr	r3, [pc, #184]	; (8004930 <HAL_RCC_OscConfig+0x778>)
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	4a2d      	ldr	r2, [pc, #180]	; (8004930 <HAL_RCC_OscConfig+0x778>)
 800487c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004880:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004882:	f7fd fb31 	bl	8001ee8 <HAL_GetTick>
 8004886:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004888:	e008      	b.n	800489c <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800488a:	f7fd fb2d 	bl	8001ee8 <HAL_GetTick>
 800488e:	4602      	mov	r2, r0
 8004890:	693b      	ldr	r3, [r7, #16]
 8004892:	1ad3      	subs	r3, r2, r3
 8004894:	2b02      	cmp	r3, #2
 8004896:	d901      	bls.n	800489c <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8004898:	2303      	movs	r3, #3
 800489a:	e099      	b.n	80049d0 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800489c:	4b24      	ldr	r3, [pc, #144]	; (8004930 <HAL_RCC_OscConfig+0x778>)
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d1f0      	bne.n	800488a <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80048a8:	4b21      	ldr	r3, [pc, #132]	; (8004930 <HAL_RCC_OscConfig+0x778>)
 80048aa:	68da      	ldr	r2, [r3, #12]
 80048ac:	4b21      	ldr	r3, [pc, #132]	; (8004934 <HAL_RCC_OscConfig+0x77c>)
 80048ae:	4013      	ands	r3, r2
 80048b0:	687a      	ldr	r2, [r7, #4]
 80048b2:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80048b4:	687a      	ldr	r2, [r7, #4]
 80048b6:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80048b8:	3a01      	subs	r2, #1
 80048ba:	0112      	lsls	r2, r2, #4
 80048bc:	4311      	orrs	r1, r2
 80048be:	687a      	ldr	r2, [r7, #4]
 80048c0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80048c2:	0212      	lsls	r2, r2, #8
 80048c4:	4311      	orrs	r1, r2
 80048c6:	687a      	ldr	r2, [r7, #4]
 80048c8:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80048ca:	0852      	lsrs	r2, r2, #1
 80048cc:	3a01      	subs	r2, #1
 80048ce:	0552      	lsls	r2, r2, #21
 80048d0:	4311      	orrs	r1, r2
 80048d2:	687a      	ldr	r2, [r7, #4]
 80048d4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80048d6:	0852      	lsrs	r2, r2, #1
 80048d8:	3a01      	subs	r2, #1
 80048da:	0652      	lsls	r2, r2, #25
 80048dc:	4311      	orrs	r1, r2
 80048de:	687a      	ldr	r2, [r7, #4]
 80048e0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80048e2:	06d2      	lsls	r2, r2, #27
 80048e4:	430a      	orrs	r2, r1
 80048e6:	4912      	ldr	r1, [pc, #72]	; (8004930 <HAL_RCC_OscConfig+0x778>)
 80048e8:	4313      	orrs	r3, r2
 80048ea:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80048ec:	4b10      	ldr	r3, [pc, #64]	; (8004930 <HAL_RCC_OscConfig+0x778>)
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	4a0f      	ldr	r2, [pc, #60]	; (8004930 <HAL_RCC_OscConfig+0x778>)
 80048f2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80048f6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80048f8:	4b0d      	ldr	r3, [pc, #52]	; (8004930 <HAL_RCC_OscConfig+0x778>)
 80048fa:	68db      	ldr	r3, [r3, #12]
 80048fc:	4a0c      	ldr	r2, [pc, #48]	; (8004930 <HAL_RCC_OscConfig+0x778>)
 80048fe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004902:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004904:	f7fd faf0 	bl	8001ee8 <HAL_GetTick>
 8004908:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800490a:	e008      	b.n	800491e <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800490c:	f7fd faec 	bl	8001ee8 <HAL_GetTick>
 8004910:	4602      	mov	r2, r0
 8004912:	693b      	ldr	r3, [r7, #16]
 8004914:	1ad3      	subs	r3, r2, r3
 8004916:	2b02      	cmp	r3, #2
 8004918:	d901      	bls.n	800491e <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800491a:	2303      	movs	r3, #3
 800491c:	e058      	b.n	80049d0 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800491e:	4b04      	ldr	r3, [pc, #16]	; (8004930 <HAL_RCC_OscConfig+0x778>)
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004926:	2b00      	cmp	r3, #0
 8004928:	d0f0      	beq.n	800490c <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800492a:	e050      	b.n	80049ce <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800492c:	2301      	movs	r3, #1
 800492e:	e04f      	b.n	80049d0 <HAL_RCC_OscConfig+0x818>
 8004930:	40021000 	.word	0x40021000
 8004934:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004938:	4b27      	ldr	r3, [pc, #156]	; (80049d8 <HAL_RCC_OscConfig+0x820>)
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004940:	2b00      	cmp	r3, #0
 8004942:	d144      	bne.n	80049ce <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004944:	4b24      	ldr	r3, [pc, #144]	; (80049d8 <HAL_RCC_OscConfig+0x820>)
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	4a23      	ldr	r2, [pc, #140]	; (80049d8 <HAL_RCC_OscConfig+0x820>)
 800494a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800494e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004950:	4b21      	ldr	r3, [pc, #132]	; (80049d8 <HAL_RCC_OscConfig+0x820>)
 8004952:	68db      	ldr	r3, [r3, #12]
 8004954:	4a20      	ldr	r2, [pc, #128]	; (80049d8 <HAL_RCC_OscConfig+0x820>)
 8004956:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800495a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800495c:	f7fd fac4 	bl	8001ee8 <HAL_GetTick>
 8004960:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004962:	e008      	b.n	8004976 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004964:	f7fd fac0 	bl	8001ee8 <HAL_GetTick>
 8004968:	4602      	mov	r2, r0
 800496a:	693b      	ldr	r3, [r7, #16]
 800496c:	1ad3      	subs	r3, r2, r3
 800496e:	2b02      	cmp	r3, #2
 8004970:	d901      	bls.n	8004976 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8004972:	2303      	movs	r3, #3
 8004974:	e02c      	b.n	80049d0 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004976:	4b18      	ldr	r3, [pc, #96]	; (80049d8 <HAL_RCC_OscConfig+0x820>)
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800497e:	2b00      	cmp	r3, #0
 8004980:	d0f0      	beq.n	8004964 <HAL_RCC_OscConfig+0x7ac>
 8004982:	e024      	b.n	80049ce <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004984:	69bb      	ldr	r3, [r7, #24]
 8004986:	2b0c      	cmp	r3, #12
 8004988:	d01f      	beq.n	80049ca <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800498a:	4b13      	ldr	r3, [pc, #76]	; (80049d8 <HAL_RCC_OscConfig+0x820>)
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	4a12      	ldr	r2, [pc, #72]	; (80049d8 <HAL_RCC_OscConfig+0x820>)
 8004990:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004994:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004996:	f7fd faa7 	bl	8001ee8 <HAL_GetTick>
 800499a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800499c:	e008      	b.n	80049b0 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800499e:	f7fd faa3 	bl	8001ee8 <HAL_GetTick>
 80049a2:	4602      	mov	r2, r0
 80049a4:	693b      	ldr	r3, [r7, #16]
 80049a6:	1ad3      	subs	r3, r2, r3
 80049a8:	2b02      	cmp	r3, #2
 80049aa:	d901      	bls.n	80049b0 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 80049ac:	2303      	movs	r3, #3
 80049ae:	e00f      	b.n	80049d0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80049b0:	4b09      	ldr	r3, [pc, #36]	; (80049d8 <HAL_RCC_OscConfig+0x820>)
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d1f0      	bne.n	800499e <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 80049bc:	4b06      	ldr	r3, [pc, #24]	; (80049d8 <HAL_RCC_OscConfig+0x820>)
 80049be:	68da      	ldr	r2, [r3, #12]
 80049c0:	4905      	ldr	r1, [pc, #20]	; (80049d8 <HAL_RCC_OscConfig+0x820>)
 80049c2:	4b06      	ldr	r3, [pc, #24]	; (80049dc <HAL_RCC_OscConfig+0x824>)
 80049c4:	4013      	ands	r3, r2
 80049c6:	60cb      	str	r3, [r1, #12]
 80049c8:	e001      	b.n	80049ce <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80049ca:	2301      	movs	r3, #1
 80049cc:	e000      	b.n	80049d0 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 80049ce:	2300      	movs	r3, #0
}
 80049d0:	4618      	mov	r0, r3
 80049d2:	3720      	adds	r7, #32
 80049d4:	46bd      	mov	sp, r7
 80049d6:	bd80      	pop	{r7, pc}
 80049d8:	40021000 	.word	0x40021000
 80049dc:	feeefffc 	.word	0xfeeefffc

080049e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b084      	sub	sp, #16
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
 80049e8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d101      	bne.n	80049f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80049f0:	2301      	movs	r3, #1
 80049f2:	e0e7      	b.n	8004bc4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80049f4:	4b75      	ldr	r3, [pc, #468]	; (8004bcc <HAL_RCC_ClockConfig+0x1ec>)
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f003 0307 	and.w	r3, r3, #7
 80049fc:	683a      	ldr	r2, [r7, #0]
 80049fe:	429a      	cmp	r2, r3
 8004a00:	d910      	bls.n	8004a24 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a02:	4b72      	ldr	r3, [pc, #456]	; (8004bcc <HAL_RCC_ClockConfig+0x1ec>)
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f023 0207 	bic.w	r2, r3, #7
 8004a0a:	4970      	ldr	r1, [pc, #448]	; (8004bcc <HAL_RCC_ClockConfig+0x1ec>)
 8004a0c:	683b      	ldr	r3, [r7, #0]
 8004a0e:	4313      	orrs	r3, r2
 8004a10:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a12:	4b6e      	ldr	r3, [pc, #440]	; (8004bcc <HAL_RCC_ClockConfig+0x1ec>)
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f003 0307 	and.w	r3, r3, #7
 8004a1a:	683a      	ldr	r2, [r7, #0]
 8004a1c:	429a      	cmp	r2, r3
 8004a1e:	d001      	beq.n	8004a24 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004a20:	2301      	movs	r3, #1
 8004a22:	e0cf      	b.n	8004bc4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f003 0302 	and.w	r3, r3, #2
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d010      	beq.n	8004a52 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	689a      	ldr	r2, [r3, #8]
 8004a34:	4b66      	ldr	r3, [pc, #408]	; (8004bd0 <HAL_RCC_ClockConfig+0x1f0>)
 8004a36:	689b      	ldr	r3, [r3, #8]
 8004a38:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004a3c:	429a      	cmp	r2, r3
 8004a3e:	d908      	bls.n	8004a52 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a40:	4b63      	ldr	r3, [pc, #396]	; (8004bd0 <HAL_RCC_ClockConfig+0x1f0>)
 8004a42:	689b      	ldr	r3, [r3, #8]
 8004a44:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	689b      	ldr	r3, [r3, #8]
 8004a4c:	4960      	ldr	r1, [pc, #384]	; (8004bd0 <HAL_RCC_ClockConfig+0x1f0>)
 8004a4e:	4313      	orrs	r3, r2
 8004a50:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f003 0301 	and.w	r3, r3, #1
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d04c      	beq.n	8004af8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	685b      	ldr	r3, [r3, #4]
 8004a62:	2b03      	cmp	r3, #3
 8004a64:	d107      	bne.n	8004a76 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004a66:	4b5a      	ldr	r3, [pc, #360]	; (8004bd0 <HAL_RCC_ClockConfig+0x1f0>)
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d121      	bne.n	8004ab6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004a72:	2301      	movs	r3, #1
 8004a74:	e0a6      	b.n	8004bc4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	685b      	ldr	r3, [r3, #4]
 8004a7a:	2b02      	cmp	r3, #2
 8004a7c:	d107      	bne.n	8004a8e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004a7e:	4b54      	ldr	r3, [pc, #336]	; (8004bd0 <HAL_RCC_ClockConfig+0x1f0>)
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d115      	bne.n	8004ab6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004a8a:	2301      	movs	r3, #1
 8004a8c:	e09a      	b.n	8004bc4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	685b      	ldr	r3, [r3, #4]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d107      	bne.n	8004aa6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004a96:	4b4e      	ldr	r3, [pc, #312]	; (8004bd0 <HAL_RCC_ClockConfig+0x1f0>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f003 0302 	and.w	r3, r3, #2
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d109      	bne.n	8004ab6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004aa2:	2301      	movs	r3, #1
 8004aa4:	e08e      	b.n	8004bc4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004aa6:	4b4a      	ldr	r3, [pc, #296]	; (8004bd0 <HAL_RCC_ClockConfig+0x1f0>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d101      	bne.n	8004ab6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004ab2:	2301      	movs	r3, #1
 8004ab4:	e086      	b.n	8004bc4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004ab6:	4b46      	ldr	r3, [pc, #280]	; (8004bd0 <HAL_RCC_ClockConfig+0x1f0>)
 8004ab8:	689b      	ldr	r3, [r3, #8]
 8004aba:	f023 0203 	bic.w	r2, r3, #3
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	685b      	ldr	r3, [r3, #4]
 8004ac2:	4943      	ldr	r1, [pc, #268]	; (8004bd0 <HAL_RCC_ClockConfig+0x1f0>)
 8004ac4:	4313      	orrs	r3, r2
 8004ac6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ac8:	f7fd fa0e 	bl	8001ee8 <HAL_GetTick>
 8004acc:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ace:	e00a      	b.n	8004ae6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ad0:	f7fd fa0a 	bl	8001ee8 <HAL_GetTick>
 8004ad4:	4602      	mov	r2, r0
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	1ad3      	subs	r3, r2, r3
 8004ada:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ade:	4293      	cmp	r3, r2
 8004ae0:	d901      	bls.n	8004ae6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004ae2:	2303      	movs	r3, #3
 8004ae4:	e06e      	b.n	8004bc4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ae6:	4b3a      	ldr	r3, [pc, #232]	; (8004bd0 <HAL_RCC_ClockConfig+0x1f0>)
 8004ae8:	689b      	ldr	r3, [r3, #8]
 8004aea:	f003 020c 	and.w	r2, r3, #12
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	685b      	ldr	r3, [r3, #4]
 8004af2:	009b      	lsls	r3, r3, #2
 8004af4:	429a      	cmp	r2, r3
 8004af6:	d1eb      	bne.n	8004ad0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f003 0302 	and.w	r3, r3, #2
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d010      	beq.n	8004b26 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	689a      	ldr	r2, [r3, #8]
 8004b08:	4b31      	ldr	r3, [pc, #196]	; (8004bd0 <HAL_RCC_ClockConfig+0x1f0>)
 8004b0a:	689b      	ldr	r3, [r3, #8]
 8004b0c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004b10:	429a      	cmp	r2, r3
 8004b12:	d208      	bcs.n	8004b26 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b14:	4b2e      	ldr	r3, [pc, #184]	; (8004bd0 <HAL_RCC_ClockConfig+0x1f0>)
 8004b16:	689b      	ldr	r3, [r3, #8]
 8004b18:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	689b      	ldr	r3, [r3, #8]
 8004b20:	492b      	ldr	r1, [pc, #172]	; (8004bd0 <HAL_RCC_ClockConfig+0x1f0>)
 8004b22:	4313      	orrs	r3, r2
 8004b24:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004b26:	4b29      	ldr	r3, [pc, #164]	; (8004bcc <HAL_RCC_ClockConfig+0x1ec>)
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f003 0307 	and.w	r3, r3, #7
 8004b2e:	683a      	ldr	r2, [r7, #0]
 8004b30:	429a      	cmp	r2, r3
 8004b32:	d210      	bcs.n	8004b56 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b34:	4b25      	ldr	r3, [pc, #148]	; (8004bcc <HAL_RCC_ClockConfig+0x1ec>)
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f023 0207 	bic.w	r2, r3, #7
 8004b3c:	4923      	ldr	r1, [pc, #140]	; (8004bcc <HAL_RCC_ClockConfig+0x1ec>)
 8004b3e:	683b      	ldr	r3, [r7, #0]
 8004b40:	4313      	orrs	r3, r2
 8004b42:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b44:	4b21      	ldr	r3, [pc, #132]	; (8004bcc <HAL_RCC_ClockConfig+0x1ec>)
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f003 0307 	and.w	r3, r3, #7
 8004b4c:	683a      	ldr	r2, [r7, #0]
 8004b4e:	429a      	cmp	r2, r3
 8004b50:	d001      	beq.n	8004b56 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8004b52:	2301      	movs	r3, #1
 8004b54:	e036      	b.n	8004bc4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f003 0304 	and.w	r3, r3, #4
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d008      	beq.n	8004b74 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b62:	4b1b      	ldr	r3, [pc, #108]	; (8004bd0 <HAL_RCC_ClockConfig+0x1f0>)
 8004b64:	689b      	ldr	r3, [r3, #8]
 8004b66:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	68db      	ldr	r3, [r3, #12]
 8004b6e:	4918      	ldr	r1, [pc, #96]	; (8004bd0 <HAL_RCC_ClockConfig+0x1f0>)
 8004b70:	4313      	orrs	r3, r2
 8004b72:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f003 0308 	and.w	r3, r3, #8
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d009      	beq.n	8004b94 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004b80:	4b13      	ldr	r3, [pc, #76]	; (8004bd0 <HAL_RCC_ClockConfig+0x1f0>)
 8004b82:	689b      	ldr	r3, [r3, #8]
 8004b84:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	691b      	ldr	r3, [r3, #16]
 8004b8c:	00db      	lsls	r3, r3, #3
 8004b8e:	4910      	ldr	r1, [pc, #64]	; (8004bd0 <HAL_RCC_ClockConfig+0x1f0>)
 8004b90:	4313      	orrs	r3, r2
 8004b92:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004b94:	f000 f824 	bl	8004be0 <HAL_RCC_GetSysClockFreq>
 8004b98:	4602      	mov	r2, r0
 8004b9a:	4b0d      	ldr	r3, [pc, #52]	; (8004bd0 <HAL_RCC_ClockConfig+0x1f0>)
 8004b9c:	689b      	ldr	r3, [r3, #8]
 8004b9e:	091b      	lsrs	r3, r3, #4
 8004ba0:	f003 030f 	and.w	r3, r3, #15
 8004ba4:	490b      	ldr	r1, [pc, #44]	; (8004bd4 <HAL_RCC_ClockConfig+0x1f4>)
 8004ba6:	5ccb      	ldrb	r3, [r1, r3]
 8004ba8:	f003 031f 	and.w	r3, r3, #31
 8004bac:	fa22 f303 	lsr.w	r3, r2, r3
 8004bb0:	4a09      	ldr	r2, [pc, #36]	; (8004bd8 <HAL_RCC_ClockConfig+0x1f8>)
 8004bb2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004bb4:	4b09      	ldr	r3, [pc, #36]	; (8004bdc <HAL_RCC_ClockConfig+0x1fc>)
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	4618      	mov	r0, r3
 8004bba:	f7fc ff97 	bl	8001aec <HAL_InitTick>
 8004bbe:	4603      	mov	r3, r0
 8004bc0:	72fb      	strb	r3, [r7, #11]

  return status;
 8004bc2:	7afb      	ldrb	r3, [r7, #11]
}
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	3710      	adds	r7, #16
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	bd80      	pop	{r7, pc}
 8004bcc:	40022000 	.word	0x40022000
 8004bd0:	40021000 	.word	0x40021000
 8004bd4:	0800bfcc 	.word	0x0800bfcc
 8004bd8:	20000000 	.word	0x20000000
 8004bdc:	20000004 	.word	0x20000004

08004be0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004be0:	b480      	push	{r7}
 8004be2:	b089      	sub	sp, #36	; 0x24
 8004be4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004be6:	2300      	movs	r3, #0
 8004be8:	61fb      	str	r3, [r7, #28]
 8004bea:	2300      	movs	r3, #0
 8004bec:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004bee:	4b3e      	ldr	r3, [pc, #248]	; (8004ce8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004bf0:	689b      	ldr	r3, [r3, #8]
 8004bf2:	f003 030c 	and.w	r3, r3, #12
 8004bf6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004bf8:	4b3b      	ldr	r3, [pc, #236]	; (8004ce8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004bfa:	68db      	ldr	r3, [r3, #12]
 8004bfc:	f003 0303 	and.w	r3, r3, #3
 8004c00:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004c02:	693b      	ldr	r3, [r7, #16]
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d005      	beq.n	8004c14 <HAL_RCC_GetSysClockFreq+0x34>
 8004c08:	693b      	ldr	r3, [r7, #16]
 8004c0a:	2b0c      	cmp	r3, #12
 8004c0c:	d121      	bne.n	8004c52 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	2b01      	cmp	r3, #1
 8004c12:	d11e      	bne.n	8004c52 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004c14:	4b34      	ldr	r3, [pc, #208]	; (8004ce8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f003 0308 	and.w	r3, r3, #8
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d107      	bne.n	8004c30 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004c20:	4b31      	ldr	r3, [pc, #196]	; (8004ce8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004c22:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004c26:	0a1b      	lsrs	r3, r3, #8
 8004c28:	f003 030f 	and.w	r3, r3, #15
 8004c2c:	61fb      	str	r3, [r7, #28]
 8004c2e:	e005      	b.n	8004c3c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004c30:	4b2d      	ldr	r3, [pc, #180]	; (8004ce8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	091b      	lsrs	r3, r3, #4
 8004c36:	f003 030f 	and.w	r3, r3, #15
 8004c3a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004c3c:	4a2b      	ldr	r2, [pc, #172]	; (8004cec <HAL_RCC_GetSysClockFreq+0x10c>)
 8004c3e:	69fb      	ldr	r3, [r7, #28]
 8004c40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c44:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004c46:	693b      	ldr	r3, [r7, #16]
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d10d      	bne.n	8004c68 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004c4c:	69fb      	ldr	r3, [r7, #28]
 8004c4e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004c50:	e00a      	b.n	8004c68 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004c52:	693b      	ldr	r3, [r7, #16]
 8004c54:	2b04      	cmp	r3, #4
 8004c56:	d102      	bne.n	8004c5e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004c58:	4b25      	ldr	r3, [pc, #148]	; (8004cf0 <HAL_RCC_GetSysClockFreq+0x110>)
 8004c5a:	61bb      	str	r3, [r7, #24]
 8004c5c:	e004      	b.n	8004c68 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004c5e:	693b      	ldr	r3, [r7, #16]
 8004c60:	2b08      	cmp	r3, #8
 8004c62:	d101      	bne.n	8004c68 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004c64:	4b23      	ldr	r3, [pc, #140]	; (8004cf4 <HAL_RCC_GetSysClockFreq+0x114>)
 8004c66:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004c68:	693b      	ldr	r3, [r7, #16]
 8004c6a:	2b0c      	cmp	r3, #12
 8004c6c:	d134      	bne.n	8004cd8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004c6e:	4b1e      	ldr	r3, [pc, #120]	; (8004ce8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004c70:	68db      	ldr	r3, [r3, #12]
 8004c72:	f003 0303 	and.w	r3, r3, #3
 8004c76:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004c78:	68bb      	ldr	r3, [r7, #8]
 8004c7a:	2b02      	cmp	r3, #2
 8004c7c:	d003      	beq.n	8004c86 <HAL_RCC_GetSysClockFreq+0xa6>
 8004c7e:	68bb      	ldr	r3, [r7, #8]
 8004c80:	2b03      	cmp	r3, #3
 8004c82:	d003      	beq.n	8004c8c <HAL_RCC_GetSysClockFreq+0xac>
 8004c84:	e005      	b.n	8004c92 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004c86:	4b1a      	ldr	r3, [pc, #104]	; (8004cf0 <HAL_RCC_GetSysClockFreq+0x110>)
 8004c88:	617b      	str	r3, [r7, #20]
      break;
 8004c8a:	e005      	b.n	8004c98 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004c8c:	4b19      	ldr	r3, [pc, #100]	; (8004cf4 <HAL_RCC_GetSysClockFreq+0x114>)
 8004c8e:	617b      	str	r3, [r7, #20]
      break;
 8004c90:	e002      	b.n	8004c98 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004c92:	69fb      	ldr	r3, [r7, #28]
 8004c94:	617b      	str	r3, [r7, #20]
      break;
 8004c96:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004c98:	4b13      	ldr	r3, [pc, #76]	; (8004ce8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004c9a:	68db      	ldr	r3, [r3, #12]
 8004c9c:	091b      	lsrs	r3, r3, #4
 8004c9e:	f003 0307 	and.w	r3, r3, #7
 8004ca2:	3301      	adds	r3, #1
 8004ca4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004ca6:	4b10      	ldr	r3, [pc, #64]	; (8004ce8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004ca8:	68db      	ldr	r3, [r3, #12]
 8004caa:	0a1b      	lsrs	r3, r3, #8
 8004cac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004cb0:	697a      	ldr	r2, [r7, #20]
 8004cb2:	fb03 f202 	mul.w	r2, r3, r2
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cbc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004cbe:	4b0a      	ldr	r3, [pc, #40]	; (8004ce8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004cc0:	68db      	ldr	r3, [r3, #12]
 8004cc2:	0e5b      	lsrs	r3, r3, #25
 8004cc4:	f003 0303 	and.w	r3, r3, #3
 8004cc8:	3301      	adds	r3, #1
 8004cca:	005b      	lsls	r3, r3, #1
 8004ccc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004cce:	697a      	ldr	r2, [r7, #20]
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cd6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004cd8:	69bb      	ldr	r3, [r7, #24]
}
 8004cda:	4618      	mov	r0, r3
 8004cdc:	3724      	adds	r7, #36	; 0x24
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce4:	4770      	bx	lr
 8004ce6:	bf00      	nop
 8004ce8:	40021000 	.word	0x40021000
 8004cec:	0800bfe4 	.word	0x0800bfe4
 8004cf0:	00f42400 	.word	0x00f42400
 8004cf4:	007a1200 	.word	0x007a1200

08004cf8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004cf8:	b480      	push	{r7}
 8004cfa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004cfc:	4b03      	ldr	r3, [pc, #12]	; (8004d0c <HAL_RCC_GetHCLKFreq+0x14>)
 8004cfe:	681b      	ldr	r3, [r3, #0]
}
 8004d00:	4618      	mov	r0, r3
 8004d02:	46bd      	mov	sp, r7
 8004d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d08:	4770      	bx	lr
 8004d0a:	bf00      	nop
 8004d0c:	20000000 	.word	0x20000000

08004d10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004d14:	f7ff fff0 	bl	8004cf8 <HAL_RCC_GetHCLKFreq>
 8004d18:	4602      	mov	r2, r0
 8004d1a:	4b06      	ldr	r3, [pc, #24]	; (8004d34 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d1c:	689b      	ldr	r3, [r3, #8]
 8004d1e:	0a1b      	lsrs	r3, r3, #8
 8004d20:	f003 0307 	and.w	r3, r3, #7
 8004d24:	4904      	ldr	r1, [pc, #16]	; (8004d38 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004d26:	5ccb      	ldrb	r3, [r1, r3]
 8004d28:	f003 031f 	and.w	r3, r3, #31
 8004d2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d30:	4618      	mov	r0, r3
 8004d32:	bd80      	pop	{r7, pc}
 8004d34:	40021000 	.word	0x40021000
 8004d38:	0800bfdc 	.word	0x0800bfdc

08004d3c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004d40:	f7ff ffda 	bl	8004cf8 <HAL_RCC_GetHCLKFreq>
 8004d44:	4602      	mov	r2, r0
 8004d46:	4b06      	ldr	r3, [pc, #24]	; (8004d60 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004d48:	689b      	ldr	r3, [r3, #8]
 8004d4a:	0adb      	lsrs	r3, r3, #11
 8004d4c:	f003 0307 	and.w	r3, r3, #7
 8004d50:	4904      	ldr	r1, [pc, #16]	; (8004d64 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004d52:	5ccb      	ldrb	r3, [r1, r3]
 8004d54:	f003 031f 	and.w	r3, r3, #31
 8004d58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	bd80      	pop	{r7, pc}
 8004d60:	40021000 	.word	0x40021000
 8004d64:	0800bfdc 	.word	0x0800bfdc

08004d68 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004d68:	b480      	push	{r7}
 8004d6a:	b083      	sub	sp, #12
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	6078      	str	r0, [r7, #4]
 8004d70:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	220f      	movs	r2, #15
 8004d76:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8004d78:	4b12      	ldr	r3, [pc, #72]	; (8004dc4 <HAL_RCC_GetClockConfig+0x5c>)
 8004d7a:	689b      	ldr	r3, [r3, #8]
 8004d7c:	f003 0203 	and.w	r2, r3, #3
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8004d84:	4b0f      	ldr	r3, [pc, #60]	; (8004dc4 <HAL_RCC_GetClockConfig+0x5c>)
 8004d86:	689b      	ldr	r3, [r3, #8]
 8004d88:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8004d90:	4b0c      	ldr	r3, [pc, #48]	; (8004dc4 <HAL_RCC_GetClockConfig+0x5c>)
 8004d92:	689b      	ldr	r3, [r3, #8]
 8004d94:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8004d9c:	4b09      	ldr	r3, [pc, #36]	; (8004dc4 <HAL_RCC_GetClockConfig+0x5c>)
 8004d9e:	689b      	ldr	r3, [r3, #8]
 8004da0:	08db      	lsrs	r3, r3, #3
 8004da2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8004daa:	4b07      	ldr	r3, [pc, #28]	; (8004dc8 <HAL_RCC_GetClockConfig+0x60>)
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f003 0207 	and.w	r2, r3, #7
 8004db2:	683b      	ldr	r3, [r7, #0]
 8004db4:	601a      	str	r2, [r3, #0]
}
 8004db6:	bf00      	nop
 8004db8:	370c      	adds	r7, #12
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc0:	4770      	bx	lr
 8004dc2:	bf00      	nop
 8004dc4:	40021000 	.word	0x40021000
 8004dc8:	40022000 	.word	0x40022000

08004dcc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	b086      	sub	sp, #24
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004dd4:	2300      	movs	r3, #0
 8004dd6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004dd8:	4b2a      	ldr	r3, [pc, #168]	; (8004e84 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004dda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ddc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d003      	beq.n	8004dec <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004de4:	f7ff f984 	bl	80040f0 <HAL_PWREx_GetVoltageRange>
 8004de8:	6178      	str	r0, [r7, #20]
 8004dea:	e014      	b.n	8004e16 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004dec:	4b25      	ldr	r3, [pc, #148]	; (8004e84 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004dee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004df0:	4a24      	ldr	r2, [pc, #144]	; (8004e84 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004df2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004df6:	6593      	str	r3, [r2, #88]	; 0x58
 8004df8:	4b22      	ldr	r3, [pc, #136]	; (8004e84 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004dfa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004dfc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e00:	60fb      	str	r3, [r7, #12]
 8004e02:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004e04:	f7ff f974 	bl	80040f0 <HAL_PWREx_GetVoltageRange>
 8004e08:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004e0a:	4b1e      	ldr	r3, [pc, #120]	; (8004e84 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004e0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e0e:	4a1d      	ldr	r2, [pc, #116]	; (8004e84 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004e10:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004e14:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004e16:	697b      	ldr	r3, [r7, #20]
 8004e18:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004e1c:	d10b      	bne.n	8004e36 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	2b80      	cmp	r3, #128	; 0x80
 8004e22:	d919      	bls.n	8004e58 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2ba0      	cmp	r3, #160	; 0xa0
 8004e28:	d902      	bls.n	8004e30 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004e2a:	2302      	movs	r3, #2
 8004e2c:	613b      	str	r3, [r7, #16]
 8004e2e:	e013      	b.n	8004e58 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004e30:	2301      	movs	r3, #1
 8004e32:	613b      	str	r3, [r7, #16]
 8004e34:	e010      	b.n	8004e58 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	2b80      	cmp	r3, #128	; 0x80
 8004e3a:	d902      	bls.n	8004e42 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004e3c:	2303      	movs	r3, #3
 8004e3e:	613b      	str	r3, [r7, #16]
 8004e40:	e00a      	b.n	8004e58 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	2b80      	cmp	r3, #128	; 0x80
 8004e46:	d102      	bne.n	8004e4e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004e48:	2302      	movs	r3, #2
 8004e4a:	613b      	str	r3, [r7, #16]
 8004e4c:	e004      	b.n	8004e58 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	2b70      	cmp	r3, #112	; 0x70
 8004e52:	d101      	bne.n	8004e58 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004e54:	2301      	movs	r3, #1
 8004e56:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004e58:	4b0b      	ldr	r3, [pc, #44]	; (8004e88 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f023 0207 	bic.w	r2, r3, #7
 8004e60:	4909      	ldr	r1, [pc, #36]	; (8004e88 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004e62:	693b      	ldr	r3, [r7, #16]
 8004e64:	4313      	orrs	r3, r2
 8004e66:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004e68:	4b07      	ldr	r3, [pc, #28]	; (8004e88 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f003 0307 	and.w	r3, r3, #7
 8004e70:	693a      	ldr	r2, [r7, #16]
 8004e72:	429a      	cmp	r2, r3
 8004e74:	d001      	beq.n	8004e7a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004e76:	2301      	movs	r3, #1
 8004e78:	e000      	b.n	8004e7c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004e7a:	2300      	movs	r3, #0
}
 8004e7c:	4618      	mov	r0, r3
 8004e7e:	3718      	adds	r7, #24
 8004e80:	46bd      	mov	sp, r7
 8004e82:	bd80      	pop	{r7, pc}
 8004e84:	40021000 	.word	0x40021000
 8004e88:	40022000 	.word	0x40022000

08004e8c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	b086      	sub	sp, #24
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004e94:	2300      	movs	r3, #0
 8004e96:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004e98:	2300      	movs	r3, #0
 8004e9a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d031      	beq.n	8004f0c <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004eac:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004eb0:	d01a      	beq.n	8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8004eb2:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004eb6:	d814      	bhi.n	8004ee2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d009      	beq.n	8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004ebc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004ec0:	d10f      	bne.n	8004ee2 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8004ec2:	4b5d      	ldr	r3, [pc, #372]	; (8005038 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004ec4:	68db      	ldr	r3, [r3, #12]
 8004ec6:	4a5c      	ldr	r2, [pc, #368]	; (8005038 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004ec8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ecc:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004ece:	e00c      	b.n	8004eea <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	3304      	adds	r3, #4
 8004ed4:	2100      	movs	r1, #0
 8004ed6:	4618      	mov	r0, r3
 8004ed8:	f000 f9de 	bl	8005298 <RCCEx_PLLSAI1_Config>
 8004edc:	4603      	mov	r3, r0
 8004ede:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004ee0:	e003      	b.n	8004eea <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004ee2:	2301      	movs	r3, #1
 8004ee4:	74fb      	strb	r3, [r7, #19]
      break;
 8004ee6:	e000      	b.n	8004eea <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8004ee8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004eea:	7cfb      	ldrb	r3, [r7, #19]
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d10b      	bne.n	8004f08 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004ef0:	4b51      	ldr	r3, [pc, #324]	; (8005038 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004ef2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ef6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004efe:	494e      	ldr	r1, [pc, #312]	; (8005038 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004f00:	4313      	orrs	r3, r2
 8004f02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004f06:	e001      	b.n	8004f0c <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f08:	7cfb      	ldrb	r3, [r7, #19]
 8004f0a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	f000 809e 	beq.w	8005056 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004f1a:	2300      	movs	r3, #0
 8004f1c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004f1e:	4b46      	ldr	r3, [pc, #280]	; (8005038 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004f20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d101      	bne.n	8004f2e <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	e000      	b.n	8004f30 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8004f2e:	2300      	movs	r3, #0
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d00d      	beq.n	8004f50 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f34:	4b40      	ldr	r3, [pc, #256]	; (8005038 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004f36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f38:	4a3f      	ldr	r2, [pc, #252]	; (8005038 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004f3a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f3e:	6593      	str	r3, [r2, #88]	; 0x58
 8004f40:	4b3d      	ldr	r3, [pc, #244]	; (8005038 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004f42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f48:	60bb      	str	r3, [r7, #8]
 8004f4a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004f4c:	2301      	movs	r3, #1
 8004f4e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004f50:	4b3a      	ldr	r3, [pc, #232]	; (800503c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	4a39      	ldr	r2, [pc, #228]	; (800503c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004f56:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f5a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004f5c:	f7fc ffc4 	bl	8001ee8 <HAL_GetTick>
 8004f60:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004f62:	e009      	b.n	8004f78 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f64:	f7fc ffc0 	bl	8001ee8 <HAL_GetTick>
 8004f68:	4602      	mov	r2, r0
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	1ad3      	subs	r3, r2, r3
 8004f6e:	2b02      	cmp	r3, #2
 8004f70:	d902      	bls.n	8004f78 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8004f72:	2303      	movs	r3, #3
 8004f74:	74fb      	strb	r3, [r7, #19]
        break;
 8004f76:	e005      	b.n	8004f84 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004f78:	4b30      	ldr	r3, [pc, #192]	; (800503c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d0ef      	beq.n	8004f64 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8004f84:	7cfb      	ldrb	r3, [r7, #19]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d15a      	bne.n	8005040 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004f8a:	4b2b      	ldr	r3, [pc, #172]	; (8005038 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004f8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f90:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f94:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004f96:	697b      	ldr	r3, [r7, #20]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d01e      	beq.n	8004fda <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004fa0:	697a      	ldr	r2, [r7, #20]
 8004fa2:	429a      	cmp	r2, r3
 8004fa4:	d019      	beq.n	8004fda <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004fa6:	4b24      	ldr	r3, [pc, #144]	; (8005038 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004fa8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004fb0:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004fb2:	4b21      	ldr	r3, [pc, #132]	; (8005038 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004fb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fb8:	4a1f      	ldr	r2, [pc, #124]	; (8005038 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004fba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004fbe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004fc2:	4b1d      	ldr	r3, [pc, #116]	; (8005038 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004fc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fc8:	4a1b      	ldr	r2, [pc, #108]	; (8005038 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004fca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004fce:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004fd2:	4a19      	ldr	r2, [pc, #100]	; (8005038 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004fd4:	697b      	ldr	r3, [r7, #20]
 8004fd6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004fda:	697b      	ldr	r3, [r7, #20]
 8004fdc:	f003 0301 	and.w	r3, r3, #1
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d016      	beq.n	8005012 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fe4:	f7fc ff80 	bl	8001ee8 <HAL_GetTick>
 8004fe8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004fea:	e00b      	b.n	8005004 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004fec:	f7fc ff7c 	bl	8001ee8 <HAL_GetTick>
 8004ff0:	4602      	mov	r2, r0
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	1ad3      	subs	r3, r2, r3
 8004ff6:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ffa:	4293      	cmp	r3, r2
 8004ffc:	d902      	bls.n	8005004 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8004ffe:	2303      	movs	r3, #3
 8005000:	74fb      	strb	r3, [r7, #19]
            break;
 8005002:	e006      	b.n	8005012 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005004:	4b0c      	ldr	r3, [pc, #48]	; (8005038 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005006:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800500a:	f003 0302 	and.w	r3, r3, #2
 800500e:	2b00      	cmp	r3, #0
 8005010:	d0ec      	beq.n	8004fec <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8005012:	7cfb      	ldrb	r3, [r7, #19]
 8005014:	2b00      	cmp	r3, #0
 8005016:	d10b      	bne.n	8005030 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005018:	4b07      	ldr	r3, [pc, #28]	; (8005038 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800501a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800501e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005026:	4904      	ldr	r1, [pc, #16]	; (8005038 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005028:	4313      	orrs	r3, r2
 800502a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800502e:	e009      	b.n	8005044 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005030:	7cfb      	ldrb	r3, [r7, #19]
 8005032:	74bb      	strb	r3, [r7, #18]
 8005034:	e006      	b.n	8005044 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8005036:	bf00      	nop
 8005038:	40021000 	.word	0x40021000
 800503c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005040:	7cfb      	ldrb	r3, [r7, #19]
 8005042:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005044:	7c7b      	ldrb	r3, [r7, #17]
 8005046:	2b01      	cmp	r3, #1
 8005048:	d105      	bne.n	8005056 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800504a:	4b8a      	ldr	r3, [pc, #552]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800504c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800504e:	4a89      	ldr	r2, [pc, #548]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005050:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005054:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f003 0301 	and.w	r3, r3, #1
 800505e:	2b00      	cmp	r3, #0
 8005060:	d00a      	beq.n	8005078 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005062:	4b84      	ldr	r3, [pc, #528]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005064:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005068:	f023 0203 	bic.w	r2, r3, #3
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	6a1b      	ldr	r3, [r3, #32]
 8005070:	4980      	ldr	r1, [pc, #512]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005072:	4313      	orrs	r3, r2
 8005074:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f003 0302 	and.w	r3, r3, #2
 8005080:	2b00      	cmp	r3, #0
 8005082:	d00a      	beq.n	800509a <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005084:	4b7b      	ldr	r3, [pc, #492]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005086:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800508a:	f023 020c 	bic.w	r2, r3, #12
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005092:	4978      	ldr	r1, [pc, #480]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005094:	4313      	orrs	r3, r2
 8005096:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f003 0320 	and.w	r3, r3, #32
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d00a      	beq.n	80050bc <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80050a6:	4b73      	ldr	r3, [pc, #460]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80050a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050ac:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050b4:	496f      	ldr	r1, [pc, #444]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80050b6:	4313      	orrs	r3, r2
 80050b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d00a      	beq.n	80050de <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80050c8:	4b6a      	ldr	r3, [pc, #424]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80050ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050ce:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80050d6:	4967      	ldr	r1, [pc, #412]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80050d8:	4313      	orrs	r3, r2
 80050da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d00a      	beq.n	8005100 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80050ea:	4b62      	ldr	r3, [pc, #392]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80050ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050f0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050f8:	495e      	ldr	r1, [pc, #376]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80050fa:	4313      	orrs	r3, r2
 80050fc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005108:	2b00      	cmp	r3, #0
 800510a:	d00a      	beq.n	8005122 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800510c:	4b59      	ldr	r3, [pc, #356]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800510e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005112:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800511a:	4956      	ldr	r1, [pc, #344]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800511c:	4313      	orrs	r3, r2
 800511e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800512a:	2b00      	cmp	r3, #0
 800512c:	d00a      	beq.n	8005144 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800512e:	4b51      	ldr	r3, [pc, #324]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005130:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005134:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800513c:	494d      	ldr	r1, [pc, #308]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800513e:	4313      	orrs	r3, r2
 8005140:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800514c:	2b00      	cmp	r3, #0
 800514e:	d028      	beq.n	80051a2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005150:	4b48      	ldr	r3, [pc, #288]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005152:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005156:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800515e:	4945      	ldr	r1, [pc, #276]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005160:	4313      	orrs	r3, r2
 8005162:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800516a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800516e:	d106      	bne.n	800517e <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005170:	4b40      	ldr	r3, [pc, #256]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005172:	68db      	ldr	r3, [r3, #12]
 8005174:	4a3f      	ldr	r2, [pc, #252]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005176:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800517a:	60d3      	str	r3, [r2, #12]
 800517c:	e011      	b.n	80051a2 <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005182:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005186:	d10c      	bne.n	80051a2 <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	3304      	adds	r3, #4
 800518c:	2101      	movs	r1, #1
 800518e:	4618      	mov	r0, r3
 8005190:	f000 f882 	bl	8005298 <RCCEx_PLLSAI1_Config>
 8005194:	4603      	mov	r3, r0
 8005196:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005198:	7cfb      	ldrb	r3, [r7, #19]
 800519a:	2b00      	cmp	r3, #0
 800519c:	d001      	beq.n	80051a2 <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 800519e:	7cfb      	ldrb	r3, [r7, #19]
 80051a0:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d028      	beq.n	8005200 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80051ae:	4b31      	ldr	r3, [pc, #196]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80051b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051b4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051bc:	492d      	ldr	r1, [pc, #180]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80051be:	4313      	orrs	r3, r2
 80051c0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051c8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80051cc:	d106      	bne.n	80051dc <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80051ce:	4b29      	ldr	r3, [pc, #164]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80051d0:	68db      	ldr	r3, [r3, #12]
 80051d2:	4a28      	ldr	r2, [pc, #160]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80051d4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80051d8:	60d3      	str	r3, [r2, #12]
 80051da:	e011      	b.n	8005200 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051e0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80051e4:	d10c      	bne.n	8005200 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	3304      	adds	r3, #4
 80051ea:	2101      	movs	r1, #1
 80051ec:	4618      	mov	r0, r3
 80051ee:	f000 f853 	bl	8005298 <RCCEx_PLLSAI1_Config>
 80051f2:	4603      	mov	r3, r0
 80051f4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80051f6:	7cfb      	ldrb	r3, [r7, #19]
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d001      	beq.n	8005200 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 80051fc:	7cfb      	ldrb	r3, [r7, #19]
 80051fe:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005208:	2b00      	cmp	r3, #0
 800520a:	d01c      	beq.n	8005246 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800520c:	4b19      	ldr	r3, [pc, #100]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800520e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005212:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800521a:	4916      	ldr	r1, [pc, #88]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800521c:	4313      	orrs	r3, r2
 800521e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005226:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800522a:	d10c      	bne.n	8005246 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	3304      	adds	r3, #4
 8005230:	2102      	movs	r1, #2
 8005232:	4618      	mov	r0, r3
 8005234:	f000 f830 	bl	8005298 <RCCEx_PLLSAI1_Config>
 8005238:	4603      	mov	r3, r0
 800523a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800523c:	7cfb      	ldrb	r3, [r7, #19]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d001      	beq.n	8005246 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 8005242:	7cfb      	ldrb	r3, [r7, #19]
 8005244:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800524e:	2b00      	cmp	r3, #0
 8005250:	d00a      	beq.n	8005268 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005252:	4b08      	ldr	r3, [pc, #32]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005254:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005258:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005260:	4904      	ldr	r1, [pc, #16]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005262:	4313      	orrs	r3, r2
 8005264:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005268:	7cbb      	ldrb	r3, [r7, #18]
}
 800526a:	4618      	mov	r0, r3
 800526c:	3718      	adds	r7, #24
 800526e:	46bd      	mov	sp, r7
 8005270:	bd80      	pop	{r7, pc}
 8005272:	bf00      	nop
 8005274:	40021000 	.word	0x40021000

08005278 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8005278:	b480      	push	{r7}
 800527a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 800527c:	4b05      	ldr	r3, [pc, #20]	; (8005294 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	4a04      	ldr	r2, [pc, #16]	; (8005294 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8005282:	f043 0304 	orr.w	r3, r3, #4
 8005286:	6013      	str	r3, [r2, #0]
}
 8005288:	bf00      	nop
 800528a:	46bd      	mov	sp, r7
 800528c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005290:	4770      	bx	lr
 8005292:	bf00      	nop
 8005294:	40021000 	.word	0x40021000

08005298 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005298:	b580      	push	{r7, lr}
 800529a:	b084      	sub	sp, #16
 800529c:	af00      	add	r7, sp, #0
 800529e:	6078      	str	r0, [r7, #4]
 80052a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80052a2:	2300      	movs	r3, #0
 80052a4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80052a6:	4b74      	ldr	r3, [pc, #464]	; (8005478 <RCCEx_PLLSAI1_Config+0x1e0>)
 80052a8:	68db      	ldr	r3, [r3, #12]
 80052aa:	f003 0303 	and.w	r3, r3, #3
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d018      	beq.n	80052e4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80052b2:	4b71      	ldr	r3, [pc, #452]	; (8005478 <RCCEx_PLLSAI1_Config+0x1e0>)
 80052b4:	68db      	ldr	r3, [r3, #12]
 80052b6:	f003 0203 	and.w	r2, r3, #3
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	429a      	cmp	r2, r3
 80052c0:	d10d      	bne.n	80052de <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
       ||
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d009      	beq.n	80052de <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80052ca:	4b6b      	ldr	r3, [pc, #428]	; (8005478 <RCCEx_PLLSAI1_Config+0x1e0>)
 80052cc:	68db      	ldr	r3, [r3, #12]
 80052ce:	091b      	lsrs	r3, r3, #4
 80052d0:	f003 0307 	and.w	r3, r3, #7
 80052d4:	1c5a      	adds	r2, r3, #1
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	685b      	ldr	r3, [r3, #4]
       ||
 80052da:	429a      	cmp	r2, r3
 80052dc:	d047      	beq.n	800536e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80052de:	2301      	movs	r3, #1
 80052e0:	73fb      	strb	r3, [r7, #15]
 80052e2:	e044      	b.n	800536e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	2b03      	cmp	r3, #3
 80052ea:	d018      	beq.n	800531e <RCCEx_PLLSAI1_Config+0x86>
 80052ec:	2b03      	cmp	r3, #3
 80052ee:	d825      	bhi.n	800533c <RCCEx_PLLSAI1_Config+0xa4>
 80052f0:	2b01      	cmp	r3, #1
 80052f2:	d002      	beq.n	80052fa <RCCEx_PLLSAI1_Config+0x62>
 80052f4:	2b02      	cmp	r3, #2
 80052f6:	d009      	beq.n	800530c <RCCEx_PLLSAI1_Config+0x74>
 80052f8:	e020      	b.n	800533c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80052fa:	4b5f      	ldr	r3, [pc, #380]	; (8005478 <RCCEx_PLLSAI1_Config+0x1e0>)
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f003 0302 	and.w	r3, r3, #2
 8005302:	2b00      	cmp	r3, #0
 8005304:	d11d      	bne.n	8005342 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005306:	2301      	movs	r3, #1
 8005308:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800530a:	e01a      	b.n	8005342 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800530c:	4b5a      	ldr	r3, [pc, #360]	; (8005478 <RCCEx_PLLSAI1_Config+0x1e0>)
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005314:	2b00      	cmp	r3, #0
 8005316:	d116      	bne.n	8005346 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005318:	2301      	movs	r3, #1
 800531a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800531c:	e013      	b.n	8005346 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800531e:	4b56      	ldr	r3, [pc, #344]	; (8005478 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005326:	2b00      	cmp	r3, #0
 8005328:	d10f      	bne.n	800534a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800532a:	4b53      	ldr	r3, [pc, #332]	; (8005478 <RCCEx_PLLSAI1_Config+0x1e0>)
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005332:	2b00      	cmp	r3, #0
 8005334:	d109      	bne.n	800534a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005336:	2301      	movs	r3, #1
 8005338:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800533a:	e006      	b.n	800534a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800533c:	2301      	movs	r3, #1
 800533e:	73fb      	strb	r3, [r7, #15]
      break;
 8005340:	e004      	b.n	800534c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005342:	bf00      	nop
 8005344:	e002      	b.n	800534c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005346:	bf00      	nop
 8005348:	e000      	b.n	800534c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800534a:	bf00      	nop
    }

    if(status == HAL_OK)
 800534c:	7bfb      	ldrb	r3, [r7, #15]
 800534e:	2b00      	cmp	r3, #0
 8005350:	d10d      	bne.n	800536e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005352:	4b49      	ldr	r3, [pc, #292]	; (8005478 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005354:	68db      	ldr	r3, [r3, #12]
 8005356:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	6819      	ldr	r1, [r3, #0]
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	685b      	ldr	r3, [r3, #4]
 8005362:	3b01      	subs	r3, #1
 8005364:	011b      	lsls	r3, r3, #4
 8005366:	430b      	orrs	r3, r1
 8005368:	4943      	ldr	r1, [pc, #268]	; (8005478 <RCCEx_PLLSAI1_Config+0x1e0>)
 800536a:	4313      	orrs	r3, r2
 800536c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800536e:	7bfb      	ldrb	r3, [r7, #15]
 8005370:	2b00      	cmp	r3, #0
 8005372:	d17c      	bne.n	800546e <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005374:	4b40      	ldr	r3, [pc, #256]	; (8005478 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	4a3f      	ldr	r2, [pc, #252]	; (8005478 <RCCEx_PLLSAI1_Config+0x1e0>)
 800537a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800537e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005380:	f7fc fdb2 	bl	8001ee8 <HAL_GetTick>
 8005384:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005386:	e009      	b.n	800539c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005388:	f7fc fdae 	bl	8001ee8 <HAL_GetTick>
 800538c:	4602      	mov	r2, r0
 800538e:	68bb      	ldr	r3, [r7, #8]
 8005390:	1ad3      	subs	r3, r2, r3
 8005392:	2b02      	cmp	r3, #2
 8005394:	d902      	bls.n	800539c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005396:	2303      	movs	r3, #3
 8005398:	73fb      	strb	r3, [r7, #15]
        break;
 800539a:	e005      	b.n	80053a8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800539c:	4b36      	ldr	r3, [pc, #216]	; (8005478 <RCCEx_PLLSAI1_Config+0x1e0>)
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d1ef      	bne.n	8005388 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80053a8:	7bfb      	ldrb	r3, [r7, #15]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d15f      	bne.n	800546e <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80053ae:	683b      	ldr	r3, [r7, #0]
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d110      	bne.n	80053d6 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80053b4:	4b30      	ldr	r3, [pc, #192]	; (8005478 <RCCEx_PLLSAI1_Config+0x1e0>)
 80053b6:	691b      	ldr	r3, [r3, #16]
 80053b8:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 80053bc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80053c0:	687a      	ldr	r2, [r7, #4]
 80053c2:	6892      	ldr	r2, [r2, #8]
 80053c4:	0211      	lsls	r1, r2, #8
 80053c6:	687a      	ldr	r2, [r7, #4]
 80053c8:	68d2      	ldr	r2, [r2, #12]
 80053ca:	06d2      	lsls	r2, r2, #27
 80053cc:	430a      	orrs	r2, r1
 80053ce:	492a      	ldr	r1, [pc, #168]	; (8005478 <RCCEx_PLLSAI1_Config+0x1e0>)
 80053d0:	4313      	orrs	r3, r2
 80053d2:	610b      	str	r3, [r1, #16]
 80053d4:	e027      	b.n	8005426 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80053d6:	683b      	ldr	r3, [r7, #0]
 80053d8:	2b01      	cmp	r3, #1
 80053da:	d112      	bne.n	8005402 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80053dc:	4b26      	ldr	r3, [pc, #152]	; (8005478 <RCCEx_PLLSAI1_Config+0x1e0>)
 80053de:	691b      	ldr	r3, [r3, #16]
 80053e0:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80053e4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80053e8:	687a      	ldr	r2, [r7, #4]
 80053ea:	6892      	ldr	r2, [r2, #8]
 80053ec:	0211      	lsls	r1, r2, #8
 80053ee:	687a      	ldr	r2, [r7, #4]
 80053f0:	6912      	ldr	r2, [r2, #16]
 80053f2:	0852      	lsrs	r2, r2, #1
 80053f4:	3a01      	subs	r2, #1
 80053f6:	0552      	lsls	r2, r2, #21
 80053f8:	430a      	orrs	r2, r1
 80053fa:	491f      	ldr	r1, [pc, #124]	; (8005478 <RCCEx_PLLSAI1_Config+0x1e0>)
 80053fc:	4313      	orrs	r3, r2
 80053fe:	610b      	str	r3, [r1, #16]
 8005400:	e011      	b.n	8005426 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005402:	4b1d      	ldr	r3, [pc, #116]	; (8005478 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005404:	691b      	ldr	r3, [r3, #16]
 8005406:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800540a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800540e:	687a      	ldr	r2, [r7, #4]
 8005410:	6892      	ldr	r2, [r2, #8]
 8005412:	0211      	lsls	r1, r2, #8
 8005414:	687a      	ldr	r2, [r7, #4]
 8005416:	6952      	ldr	r2, [r2, #20]
 8005418:	0852      	lsrs	r2, r2, #1
 800541a:	3a01      	subs	r2, #1
 800541c:	0652      	lsls	r2, r2, #25
 800541e:	430a      	orrs	r2, r1
 8005420:	4915      	ldr	r1, [pc, #84]	; (8005478 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005422:	4313      	orrs	r3, r2
 8005424:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005426:	4b14      	ldr	r3, [pc, #80]	; (8005478 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	4a13      	ldr	r2, [pc, #76]	; (8005478 <RCCEx_PLLSAI1_Config+0x1e0>)
 800542c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005430:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005432:	f7fc fd59 	bl	8001ee8 <HAL_GetTick>
 8005436:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005438:	e009      	b.n	800544e <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800543a:	f7fc fd55 	bl	8001ee8 <HAL_GetTick>
 800543e:	4602      	mov	r2, r0
 8005440:	68bb      	ldr	r3, [r7, #8]
 8005442:	1ad3      	subs	r3, r2, r3
 8005444:	2b02      	cmp	r3, #2
 8005446:	d902      	bls.n	800544e <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8005448:	2303      	movs	r3, #3
 800544a:	73fb      	strb	r3, [r7, #15]
          break;
 800544c:	e005      	b.n	800545a <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800544e:	4b0a      	ldr	r3, [pc, #40]	; (8005478 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005456:	2b00      	cmp	r3, #0
 8005458:	d0ef      	beq.n	800543a <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800545a:	7bfb      	ldrb	r3, [r7, #15]
 800545c:	2b00      	cmp	r3, #0
 800545e:	d106      	bne.n	800546e <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005460:	4b05      	ldr	r3, [pc, #20]	; (8005478 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005462:	691a      	ldr	r2, [r3, #16]
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	699b      	ldr	r3, [r3, #24]
 8005468:	4903      	ldr	r1, [pc, #12]	; (8005478 <RCCEx_PLLSAI1_Config+0x1e0>)
 800546a:	4313      	orrs	r3, r2
 800546c:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800546e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005470:	4618      	mov	r0, r3
 8005472:	3710      	adds	r7, #16
 8005474:	46bd      	mov	sp, r7
 8005476:	bd80      	pop	{r7, pc}
 8005478:	40021000 	.word	0x40021000

0800547c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800547c:	b580      	push	{r7, lr}
 800547e:	b082      	sub	sp, #8
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2b00      	cmp	r3, #0
 8005488:	d101      	bne.n	800548e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800548a:	2301      	movs	r3, #1
 800548c:	e049      	b.n	8005522 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005494:	b2db      	uxtb	r3, r3
 8005496:	2b00      	cmp	r3, #0
 8005498:	d106      	bne.n	80054a8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	2200      	movs	r2, #0
 800549e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80054a2:	6878      	ldr	r0, [r7, #4]
 80054a4:	f000 f841 	bl	800552a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2202      	movs	r2, #2
 80054ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681a      	ldr	r2, [r3, #0]
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	3304      	adds	r3, #4
 80054b8:	4619      	mov	r1, r3
 80054ba:	4610      	mov	r0, r2
 80054bc:	f000 f9dc 	bl	8005878 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2201      	movs	r2, #1
 80054c4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2201      	movs	r2, #1
 80054cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2201      	movs	r2, #1
 80054d4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2201      	movs	r2, #1
 80054dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2201      	movs	r2, #1
 80054e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2201      	movs	r2, #1
 80054ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2201      	movs	r2, #1
 80054f4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2201      	movs	r2, #1
 80054fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2201      	movs	r2, #1
 8005504:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2201      	movs	r2, #1
 800550c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2201      	movs	r2, #1
 8005514:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	2201      	movs	r2, #1
 800551c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005520:	2300      	movs	r3, #0
}
 8005522:	4618      	mov	r0, r3
 8005524:	3708      	adds	r7, #8
 8005526:	46bd      	mov	sp, r7
 8005528:	bd80      	pop	{r7, pc}

0800552a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800552a:	b480      	push	{r7}
 800552c:	b083      	sub	sp, #12
 800552e:	af00      	add	r7, sp, #0
 8005530:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005532:	bf00      	nop
 8005534:	370c      	adds	r7, #12
 8005536:	46bd      	mov	sp, r7
 8005538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800553c:	4770      	bx	lr
	...

08005540 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005540:	b480      	push	{r7}
 8005542:	b085      	sub	sp, #20
 8005544:	af00      	add	r7, sp, #0
 8005546:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800554e:	b2db      	uxtb	r3, r3
 8005550:	2b01      	cmp	r3, #1
 8005552:	d001      	beq.n	8005558 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005554:	2301      	movs	r3, #1
 8005556:	e03b      	b.n	80055d0 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	2202      	movs	r2, #2
 800555c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	68da      	ldr	r2, [r3, #12]
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f042 0201 	orr.w	r2, r2, #1
 800556e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	4a19      	ldr	r2, [pc, #100]	; (80055dc <HAL_TIM_Base_Start_IT+0x9c>)
 8005576:	4293      	cmp	r3, r2
 8005578:	d009      	beq.n	800558e <HAL_TIM_Base_Start_IT+0x4e>
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005582:	d004      	beq.n	800558e <HAL_TIM_Base_Start_IT+0x4e>
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	4a15      	ldr	r2, [pc, #84]	; (80055e0 <HAL_TIM_Base_Start_IT+0xa0>)
 800558a:	4293      	cmp	r3, r2
 800558c:	d115      	bne.n	80055ba <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	689a      	ldr	r2, [r3, #8]
 8005594:	4b13      	ldr	r3, [pc, #76]	; (80055e4 <HAL_TIM_Base_Start_IT+0xa4>)
 8005596:	4013      	ands	r3, r2
 8005598:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	2b06      	cmp	r3, #6
 800559e:	d015      	beq.n	80055cc <HAL_TIM_Base_Start_IT+0x8c>
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80055a6:	d011      	beq.n	80055cc <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	681a      	ldr	r2, [r3, #0]
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	f042 0201 	orr.w	r2, r2, #1
 80055b6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055b8:	e008      	b.n	80055cc <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	681a      	ldr	r2, [r3, #0]
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f042 0201 	orr.w	r2, r2, #1
 80055c8:	601a      	str	r2, [r3, #0]
 80055ca:	e000      	b.n	80055ce <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055cc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80055ce:	2300      	movs	r3, #0
}
 80055d0:	4618      	mov	r0, r3
 80055d2:	3714      	adds	r7, #20
 80055d4:	46bd      	mov	sp, r7
 80055d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055da:	4770      	bx	lr
 80055dc:	40012c00 	.word	0x40012c00
 80055e0:	40014000 	.word	0x40014000
 80055e4:	00010007 	.word	0x00010007

080055e8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80055e8:	b580      	push	{r7, lr}
 80055ea:	b082      	sub	sp, #8
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	691b      	ldr	r3, [r3, #16]
 80055f6:	f003 0302 	and.w	r3, r3, #2
 80055fa:	2b02      	cmp	r3, #2
 80055fc:	d122      	bne.n	8005644 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	68db      	ldr	r3, [r3, #12]
 8005604:	f003 0302 	and.w	r3, r3, #2
 8005608:	2b02      	cmp	r3, #2
 800560a:	d11b      	bne.n	8005644 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f06f 0202 	mvn.w	r2, #2
 8005614:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	2201      	movs	r2, #1
 800561a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	699b      	ldr	r3, [r3, #24]
 8005622:	f003 0303 	and.w	r3, r3, #3
 8005626:	2b00      	cmp	r3, #0
 8005628:	d003      	beq.n	8005632 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800562a:	6878      	ldr	r0, [r7, #4]
 800562c:	f000 f905 	bl	800583a <HAL_TIM_IC_CaptureCallback>
 8005630:	e005      	b.n	800563e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005632:	6878      	ldr	r0, [r7, #4]
 8005634:	f000 f8f7 	bl	8005826 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005638:	6878      	ldr	r0, [r7, #4]
 800563a:	f000 f908 	bl	800584e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	2200      	movs	r2, #0
 8005642:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	691b      	ldr	r3, [r3, #16]
 800564a:	f003 0304 	and.w	r3, r3, #4
 800564e:	2b04      	cmp	r3, #4
 8005650:	d122      	bne.n	8005698 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	68db      	ldr	r3, [r3, #12]
 8005658:	f003 0304 	and.w	r3, r3, #4
 800565c:	2b04      	cmp	r3, #4
 800565e:	d11b      	bne.n	8005698 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f06f 0204 	mvn.w	r2, #4
 8005668:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	2202      	movs	r2, #2
 800566e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	699b      	ldr	r3, [r3, #24]
 8005676:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800567a:	2b00      	cmp	r3, #0
 800567c:	d003      	beq.n	8005686 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800567e:	6878      	ldr	r0, [r7, #4]
 8005680:	f000 f8db 	bl	800583a <HAL_TIM_IC_CaptureCallback>
 8005684:	e005      	b.n	8005692 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005686:	6878      	ldr	r0, [r7, #4]
 8005688:	f000 f8cd 	bl	8005826 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800568c:	6878      	ldr	r0, [r7, #4]
 800568e:	f000 f8de 	bl	800584e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	2200      	movs	r2, #0
 8005696:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	691b      	ldr	r3, [r3, #16]
 800569e:	f003 0308 	and.w	r3, r3, #8
 80056a2:	2b08      	cmp	r3, #8
 80056a4:	d122      	bne.n	80056ec <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	68db      	ldr	r3, [r3, #12]
 80056ac:	f003 0308 	and.w	r3, r3, #8
 80056b0:	2b08      	cmp	r3, #8
 80056b2:	d11b      	bne.n	80056ec <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f06f 0208 	mvn.w	r2, #8
 80056bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	2204      	movs	r2, #4
 80056c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	69db      	ldr	r3, [r3, #28]
 80056ca:	f003 0303 	and.w	r3, r3, #3
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d003      	beq.n	80056da <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80056d2:	6878      	ldr	r0, [r7, #4]
 80056d4:	f000 f8b1 	bl	800583a <HAL_TIM_IC_CaptureCallback>
 80056d8:	e005      	b.n	80056e6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80056da:	6878      	ldr	r0, [r7, #4]
 80056dc:	f000 f8a3 	bl	8005826 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056e0:	6878      	ldr	r0, [r7, #4]
 80056e2:	f000 f8b4 	bl	800584e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	2200      	movs	r2, #0
 80056ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	691b      	ldr	r3, [r3, #16]
 80056f2:	f003 0310 	and.w	r3, r3, #16
 80056f6:	2b10      	cmp	r3, #16
 80056f8:	d122      	bne.n	8005740 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	68db      	ldr	r3, [r3, #12]
 8005700:	f003 0310 	and.w	r3, r3, #16
 8005704:	2b10      	cmp	r3, #16
 8005706:	d11b      	bne.n	8005740 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f06f 0210 	mvn.w	r2, #16
 8005710:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	2208      	movs	r2, #8
 8005716:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	69db      	ldr	r3, [r3, #28]
 800571e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005722:	2b00      	cmp	r3, #0
 8005724:	d003      	beq.n	800572e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005726:	6878      	ldr	r0, [r7, #4]
 8005728:	f000 f887 	bl	800583a <HAL_TIM_IC_CaptureCallback>
 800572c:	e005      	b.n	800573a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800572e:	6878      	ldr	r0, [r7, #4]
 8005730:	f000 f879 	bl	8005826 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005734:	6878      	ldr	r0, [r7, #4]
 8005736:	f000 f88a 	bl	800584e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	2200      	movs	r2, #0
 800573e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	691b      	ldr	r3, [r3, #16]
 8005746:	f003 0301 	and.w	r3, r3, #1
 800574a:	2b01      	cmp	r3, #1
 800574c:	d10e      	bne.n	800576c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	68db      	ldr	r3, [r3, #12]
 8005754:	f003 0301 	and.w	r3, r3, #1
 8005758:	2b01      	cmp	r3, #1
 800575a:	d107      	bne.n	800576c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f06f 0201 	mvn.w	r2, #1
 8005764:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005766:	6878      	ldr	r0, [r7, #4]
 8005768:	f7fc f84a 	bl	8001800 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	691b      	ldr	r3, [r3, #16]
 8005772:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005776:	2b80      	cmp	r3, #128	; 0x80
 8005778:	d10e      	bne.n	8005798 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	68db      	ldr	r3, [r3, #12]
 8005780:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005784:	2b80      	cmp	r3, #128	; 0x80
 8005786:	d107      	bne.n	8005798 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005790:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005792:	6878      	ldr	r0, [r7, #4]
 8005794:	f000 f8de 	bl	8005954 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	691b      	ldr	r3, [r3, #16]
 800579e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80057a6:	d10e      	bne.n	80057c6 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	68db      	ldr	r3, [r3, #12]
 80057ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057b2:	2b80      	cmp	r3, #128	; 0x80
 80057b4:	d107      	bne.n	80057c6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80057be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80057c0:	6878      	ldr	r0, [r7, #4]
 80057c2:	f000 f8d1 	bl	8005968 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	691b      	ldr	r3, [r3, #16]
 80057cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057d0:	2b40      	cmp	r3, #64	; 0x40
 80057d2:	d10e      	bne.n	80057f2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	68db      	ldr	r3, [r3, #12]
 80057da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057de:	2b40      	cmp	r3, #64	; 0x40
 80057e0:	d107      	bne.n	80057f2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80057ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80057ec:	6878      	ldr	r0, [r7, #4]
 80057ee:	f000 f838 	bl	8005862 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	691b      	ldr	r3, [r3, #16]
 80057f8:	f003 0320 	and.w	r3, r3, #32
 80057fc:	2b20      	cmp	r3, #32
 80057fe:	d10e      	bne.n	800581e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	68db      	ldr	r3, [r3, #12]
 8005806:	f003 0320 	and.w	r3, r3, #32
 800580a:	2b20      	cmp	r3, #32
 800580c:	d107      	bne.n	800581e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	f06f 0220 	mvn.w	r2, #32
 8005816:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005818:	6878      	ldr	r0, [r7, #4]
 800581a:	f000 f891 	bl	8005940 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800581e:	bf00      	nop
 8005820:	3708      	adds	r7, #8
 8005822:	46bd      	mov	sp, r7
 8005824:	bd80      	pop	{r7, pc}

08005826 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005826:	b480      	push	{r7}
 8005828:	b083      	sub	sp, #12
 800582a:	af00      	add	r7, sp, #0
 800582c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800582e:	bf00      	nop
 8005830:	370c      	adds	r7, #12
 8005832:	46bd      	mov	sp, r7
 8005834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005838:	4770      	bx	lr

0800583a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800583a:	b480      	push	{r7}
 800583c:	b083      	sub	sp, #12
 800583e:	af00      	add	r7, sp, #0
 8005840:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005842:	bf00      	nop
 8005844:	370c      	adds	r7, #12
 8005846:	46bd      	mov	sp, r7
 8005848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584c:	4770      	bx	lr

0800584e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800584e:	b480      	push	{r7}
 8005850:	b083      	sub	sp, #12
 8005852:	af00      	add	r7, sp, #0
 8005854:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005856:	bf00      	nop
 8005858:	370c      	adds	r7, #12
 800585a:	46bd      	mov	sp, r7
 800585c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005860:	4770      	bx	lr

08005862 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005862:	b480      	push	{r7}
 8005864:	b083      	sub	sp, #12
 8005866:	af00      	add	r7, sp, #0
 8005868:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800586a:	bf00      	nop
 800586c:	370c      	adds	r7, #12
 800586e:	46bd      	mov	sp, r7
 8005870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005874:	4770      	bx	lr
	...

08005878 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005878:	b480      	push	{r7}
 800587a:	b085      	sub	sp, #20
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
 8005880:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	4a2a      	ldr	r2, [pc, #168]	; (8005934 <TIM_Base_SetConfig+0xbc>)
 800588c:	4293      	cmp	r3, r2
 800588e:	d003      	beq.n	8005898 <TIM_Base_SetConfig+0x20>
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005896:	d108      	bne.n	80058aa <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800589e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	685b      	ldr	r3, [r3, #4]
 80058a4:	68fa      	ldr	r2, [r7, #12]
 80058a6:	4313      	orrs	r3, r2
 80058a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	4a21      	ldr	r2, [pc, #132]	; (8005934 <TIM_Base_SetConfig+0xbc>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d00b      	beq.n	80058ca <TIM_Base_SetConfig+0x52>
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80058b8:	d007      	beq.n	80058ca <TIM_Base_SetConfig+0x52>
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	4a1e      	ldr	r2, [pc, #120]	; (8005938 <TIM_Base_SetConfig+0xc0>)
 80058be:	4293      	cmp	r3, r2
 80058c0:	d003      	beq.n	80058ca <TIM_Base_SetConfig+0x52>
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	4a1d      	ldr	r2, [pc, #116]	; (800593c <TIM_Base_SetConfig+0xc4>)
 80058c6:	4293      	cmp	r3, r2
 80058c8:	d108      	bne.n	80058dc <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80058d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80058d2:	683b      	ldr	r3, [r7, #0]
 80058d4:	68db      	ldr	r3, [r3, #12]
 80058d6:	68fa      	ldr	r2, [r7, #12]
 80058d8:	4313      	orrs	r3, r2
 80058da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80058e2:	683b      	ldr	r3, [r7, #0]
 80058e4:	695b      	ldr	r3, [r3, #20]
 80058e6:	4313      	orrs	r3, r2
 80058e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	68fa      	ldr	r2, [r7, #12]
 80058ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80058f0:	683b      	ldr	r3, [r7, #0]
 80058f2:	689a      	ldr	r2, [r3, #8]
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80058f8:	683b      	ldr	r3, [r7, #0]
 80058fa:	681a      	ldr	r2, [r3, #0]
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	4a0c      	ldr	r2, [pc, #48]	; (8005934 <TIM_Base_SetConfig+0xbc>)
 8005904:	4293      	cmp	r3, r2
 8005906:	d007      	beq.n	8005918 <TIM_Base_SetConfig+0xa0>
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	4a0b      	ldr	r2, [pc, #44]	; (8005938 <TIM_Base_SetConfig+0xc0>)
 800590c:	4293      	cmp	r3, r2
 800590e:	d003      	beq.n	8005918 <TIM_Base_SetConfig+0xa0>
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	4a0a      	ldr	r2, [pc, #40]	; (800593c <TIM_Base_SetConfig+0xc4>)
 8005914:	4293      	cmp	r3, r2
 8005916:	d103      	bne.n	8005920 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005918:	683b      	ldr	r3, [r7, #0]
 800591a:	691a      	ldr	r2, [r3, #16]
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	2201      	movs	r2, #1
 8005924:	615a      	str	r2, [r3, #20]
}
 8005926:	bf00      	nop
 8005928:	3714      	adds	r7, #20
 800592a:	46bd      	mov	sp, r7
 800592c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005930:	4770      	bx	lr
 8005932:	bf00      	nop
 8005934:	40012c00 	.word	0x40012c00
 8005938:	40014000 	.word	0x40014000
 800593c:	40014400 	.word	0x40014400

08005940 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005940:	b480      	push	{r7}
 8005942:	b083      	sub	sp, #12
 8005944:	af00      	add	r7, sp, #0
 8005946:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005948:	bf00      	nop
 800594a:	370c      	adds	r7, #12
 800594c:	46bd      	mov	sp, r7
 800594e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005952:	4770      	bx	lr

08005954 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005954:	b480      	push	{r7}
 8005956:	b083      	sub	sp, #12
 8005958:	af00      	add	r7, sp, #0
 800595a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800595c:	bf00      	nop
 800595e:	370c      	adds	r7, #12
 8005960:	46bd      	mov	sp, r7
 8005962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005966:	4770      	bx	lr

08005968 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005968:	b480      	push	{r7}
 800596a:	b083      	sub	sp, #12
 800596c:	af00      	add	r7, sp, #0
 800596e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005970:	bf00      	nop
 8005972:	370c      	adds	r7, #12
 8005974:	46bd      	mov	sp, r7
 8005976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597a:	4770      	bx	lr

0800597c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800597c:	b580      	push	{r7, lr}
 800597e:	b082      	sub	sp, #8
 8005980:	af00      	add	r7, sp, #0
 8005982:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	2b00      	cmp	r3, #0
 8005988:	d101      	bne.n	800598e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800598a:	2301      	movs	r3, #1
 800598c:	e040      	b.n	8005a10 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005992:	2b00      	cmp	r3, #0
 8005994:	d106      	bne.n	80059a4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	2200      	movs	r2, #0
 800599a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800599e:	6878      	ldr	r0, [r7, #4]
 80059a0:	f7fc f83a 	bl	8001a18 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	2224      	movs	r2, #36	; 0x24
 80059a8:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	681a      	ldr	r2, [r3, #0]
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	f022 0201 	bic.w	r2, r2, #1
 80059b8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80059ba:	6878      	ldr	r0, [r7, #4]
 80059bc:	f000 f8c0 	bl	8005b40 <UART_SetConfig>
 80059c0:	4603      	mov	r3, r0
 80059c2:	2b01      	cmp	r3, #1
 80059c4:	d101      	bne.n	80059ca <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80059c6:	2301      	movs	r3, #1
 80059c8:	e022      	b.n	8005a10 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d002      	beq.n	80059d8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80059d2:	6878      	ldr	r0, [r7, #4]
 80059d4:	f000 fae0 	bl	8005f98 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	685a      	ldr	r2, [r3, #4]
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80059e6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	689a      	ldr	r2, [r3, #8]
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80059f6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	681a      	ldr	r2, [r3, #0]
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f042 0201 	orr.w	r2, r2, #1
 8005a06:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005a08:	6878      	ldr	r0, [r7, #4]
 8005a0a:	f000 fb67 	bl	80060dc <UART_CheckIdleState>
 8005a0e:	4603      	mov	r3, r0
}
 8005a10:	4618      	mov	r0, r3
 8005a12:	3708      	adds	r7, #8
 8005a14:	46bd      	mov	sp, r7
 8005a16:	bd80      	pop	{r7, pc}

08005a18 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b08a      	sub	sp, #40	; 0x28
 8005a1c:	af02      	add	r7, sp, #8
 8005a1e:	60f8      	str	r0, [r7, #12]
 8005a20:	60b9      	str	r1, [r7, #8]
 8005a22:	603b      	str	r3, [r7, #0]
 8005a24:	4613      	mov	r3, r2
 8005a26:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005a2c:	2b20      	cmp	r3, #32
 8005a2e:	f040 8082 	bne.w	8005b36 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005a32:	68bb      	ldr	r3, [r7, #8]
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d002      	beq.n	8005a3e <HAL_UART_Transmit+0x26>
 8005a38:	88fb      	ldrh	r3, [r7, #6]
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d101      	bne.n	8005a42 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005a3e:	2301      	movs	r3, #1
 8005a40:	e07a      	b.n	8005b38 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005a48:	2b01      	cmp	r3, #1
 8005a4a:	d101      	bne.n	8005a50 <HAL_UART_Transmit+0x38>
 8005a4c:	2302      	movs	r3, #2
 8005a4e:	e073      	b.n	8005b38 <HAL_UART_Transmit+0x120>
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	2201      	movs	r2, #1
 8005a54:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	2221      	movs	r2, #33	; 0x21
 8005a64:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005a66:	f7fc fa3f 	bl	8001ee8 <HAL_GetTick>
 8005a6a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	88fa      	ldrh	r2, [r7, #6]
 8005a70:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	88fa      	ldrh	r2, [r7, #6]
 8005a78:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	689b      	ldr	r3, [r3, #8]
 8005a80:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a84:	d108      	bne.n	8005a98 <HAL_UART_Transmit+0x80>
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	691b      	ldr	r3, [r3, #16]
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d104      	bne.n	8005a98 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8005a8e:	2300      	movs	r3, #0
 8005a90:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005a92:	68bb      	ldr	r3, [r7, #8]
 8005a94:	61bb      	str	r3, [r7, #24]
 8005a96:	e003      	b.n	8005aa0 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8005a98:	68bb      	ldr	r3, [r7, #8]
 8005a9a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005a9c:	2300      	movs	r3, #0
 8005a9e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	2200      	movs	r2, #0
 8005aa4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8005aa8:	e02d      	b.n	8005b06 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	9300      	str	r3, [sp, #0]
 8005aae:	697b      	ldr	r3, [r7, #20]
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	2180      	movs	r1, #128	; 0x80
 8005ab4:	68f8      	ldr	r0, [r7, #12]
 8005ab6:	f000 fb5a 	bl	800616e <UART_WaitOnFlagUntilTimeout>
 8005aba:	4603      	mov	r3, r0
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d001      	beq.n	8005ac4 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8005ac0:	2303      	movs	r3, #3
 8005ac2:	e039      	b.n	8005b38 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8005ac4:	69fb      	ldr	r3, [r7, #28]
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d10b      	bne.n	8005ae2 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005aca:	69bb      	ldr	r3, [r7, #24]
 8005acc:	881a      	ldrh	r2, [r3, #0]
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005ad6:	b292      	uxth	r2, r2
 8005ad8:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005ada:	69bb      	ldr	r3, [r7, #24]
 8005adc:	3302      	adds	r3, #2
 8005ade:	61bb      	str	r3, [r7, #24]
 8005ae0:	e008      	b.n	8005af4 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005ae2:	69fb      	ldr	r3, [r7, #28]
 8005ae4:	781a      	ldrb	r2, [r3, #0]
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	b292      	uxth	r2, r2
 8005aec:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005aee:	69fb      	ldr	r3, [r7, #28]
 8005af0:	3301      	adds	r3, #1
 8005af2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005afa:	b29b      	uxth	r3, r3
 8005afc:	3b01      	subs	r3, #1
 8005afe:	b29a      	uxth	r2, r3
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005b0c:	b29b      	uxth	r3, r3
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d1cb      	bne.n	8005aaa <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005b12:	683b      	ldr	r3, [r7, #0]
 8005b14:	9300      	str	r3, [sp, #0]
 8005b16:	697b      	ldr	r3, [r7, #20]
 8005b18:	2200      	movs	r2, #0
 8005b1a:	2140      	movs	r1, #64	; 0x40
 8005b1c:	68f8      	ldr	r0, [r7, #12]
 8005b1e:	f000 fb26 	bl	800616e <UART_WaitOnFlagUntilTimeout>
 8005b22:	4603      	mov	r3, r0
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d001      	beq.n	8005b2c <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8005b28:	2303      	movs	r3, #3
 8005b2a:	e005      	b.n	8005b38 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	2220      	movs	r2, #32
 8005b30:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8005b32:	2300      	movs	r3, #0
 8005b34:	e000      	b.n	8005b38 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8005b36:	2302      	movs	r3, #2
  }
}
 8005b38:	4618      	mov	r0, r3
 8005b3a:	3720      	adds	r7, #32
 8005b3c:	46bd      	mov	sp, r7
 8005b3e:	bd80      	pop	{r7, pc}

08005b40 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005b40:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005b44:	b08a      	sub	sp, #40	; 0x28
 8005b46:	af00      	add	r7, sp, #0
 8005b48:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005b4a:	2300      	movs	r3, #0
 8005b4c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	689a      	ldr	r2, [r3, #8]
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	691b      	ldr	r3, [r3, #16]
 8005b58:	431a      	orrs	r2, r3
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	695b      	ldr	r3, [r3, #20]
 8005b5e:	431a      	orrs	r2, r3
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	69db      	ldr	r3, [r3, #28]
 8005b64:	4313      	orrs	r3, r2
 8005b66:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	681a      	ldr	r2, [r3, #0]
 8005b6e:	4bb4      	ldr	r3, [pc, #720]	; (8005e40 <UART_SetConfig+0x300>)
 8005b70:	4013      	ands	r3, r2
 8005b72:	68fa      	ldr	r2, [r7, #12]
 8005b74:	6812      	ldr	r2, [r2, #0]
 8005b76:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005b78:	430b      	orrs	r3, r1
 8005b7a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	685b      	ldr	r3, [r3, #4]
 8005b82:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	68da      	ldr	r2, [r3, #12]
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	430a      	orrs	r2, r1
 8005b90:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	699b      	ldr	r3, [r3, #24]
 8005b96:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	4aa9      	ldr	r2, [pc, #676]	; (8005e44 <UART_SetConfig+0x304>)
 8005b9e:	4293      	cmp	r3, r2
 8005ba0:	d004      	beq.n	8005bac <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	6a1b      	ldr	r3, [r3, #32]
 8005ba6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ba8:	4313      	orrs	r3, r2
 8005baa:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	689b      	ldr	r3, [r3, #8]
 8005bb2:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005bbc:	430a      	orrs	r2, r1
 8005bbe:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	4aa0      	ldr	r2, [pc, #640]	; (8005e48 <UART_SetConfig+0x308>)
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	d126      	bne.n	8005c18 <UART_SetConfig+0xd8>
 8005bca:	4ba0      	ldr	r3, [pc, #640]	; (8005e4c <UART_SetConfig+0x30c>)
 8005bcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005bd0:	f003 0303 	and.w	r3, r3, #3
 8005bd4:	2b03      	cmp	r3, #3
 8005bd6:	d81b      	bhi.n	8005c10 <UART_SetConfig+0xd0>
 8005bd8:	a201      	add	r2, pc, #4	; (adr r2, 8005be0 <UART_SetConfig+0xa0>)
 8005bda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bde:	bf00      	nop
 8005be0:	08005bf1 	.word	0x08005bf1
 8005be4:	08005c01 	.word	0x08005c01
 8005be8:	08005bf9 	.word	0x08005bf9
 8005bec:	08005c09 	.word	0x08005c09
 8005bf0:	2301      	movs	r3, #1
 8005bf2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005bf6:	e080      	b.n	8005cfa <UART_SetConfig+0x1ba>
 8005bf8:	2302      	movs	r3, #2
 8005bfa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005bfe:	e07c      	b.n	8005cfa <UART_SetConfig+0x1ba>
 8005c00:	2304      	movs	r3, #4
 8005c02:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005c06:	e078      	b.n	8005cfa <UART_SetConfig+0x1ba>
 8005c08:	2308      	movs	r3, #8
 8005c0a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005c0e:	e074      	b.n	8005cfa <UART_SetConfig+0x1ba>
 8005c10:	2310      	movs	r3, #16
 8005c12:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005c16:	e070      	b.n	8005cfa <UART_SetConfig+0x1ba>
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	4a8c      	ldr	r2, [pc, #560]	; (8005e50 <UART_SetConfig+0x310>)
 8005c1e:	4293      	cmp	r3, r2
 8005c20:	d138      	bne.n	8005c94 <UART_SetConfig+0x154>
 8005c22:	4b8a      	ldr	r3, [pc, #552]	; (8005e4c <UART_SetConfig+0x30c>)
 8005c24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c28:	f003 030c 	and.w	r3, r3, #12
 8005c2c:	2b0c      	cmp	r3, #12
 8005c2e:	d82d      	bhi.n	8005c8c <UART_SetConfig+0x14c>
 8005c30:	a201      	add	r2, pc, #4	; (adr r2, 8005c38 <UART_SetConfig+0xf8>)
 8005c32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c36:	bf00      	nop
 8005c38:	08005c6d 	.word	0x08005c6d
 8005c3c:	08005c8d 	.word	0x08005c8d
 8005c40:	08005c8d 	.word	0x08005c8d
 8005c44:	08005c8d 	.word	0x08005c8d
 8005c48:	08005c7d 	.word	0x08005c7d
 8005c4c:	08005c8d 	.word	0x08005c8d
 8005c50:	08005c8d 	.word	0x08005c8d
 8005c54:	08005c8d 	.word	0x08005c8d
 8005c58:	08005c75 	.word	0x08005c75
 8005c5c:	08005c8d 	.word	0x08005c8d
 8005c60:	08005c8d 	.word	0x08005c8d
 8005c64:	08005c8d 	.word	0x08005c8d
 8005c68:	08005c85 	.word	0x08005c85
 8005c6c:	2300      	movs	r3, #0
 8005c6e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005c72:	e042      	b.n	8005cfa <UART_SetConfig+0x1ba>
 8005c74:	2302      	movs	r3, #2
 8005c76:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005c7a:	e03e      	b.n	8005cfa <UART_SetConfig+0x1ba>
 8005c7c:	2304      	movs	r3, #4
 8005c7e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005c82:	e03a      	b.n	8005cfa <UART_SetConfig+0x1ba>
 8005c84:	2308      	movs	r3, #8
 8005c86:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005c8a:	e036      	b.n	8005cfa <UART_SetConfig+0x1ba>
 8005c8c:	2310      	movs	r3, #16
 8005c8e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005c92:	e032      	b.n	8005cfa <UART_SetConfig+0x1ba>
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	4a6a      	ldr	r2, [pc, #424]	; (8005e44 <UART_SetConfig+0x304>)
 8005c9a:	4293      	cmp	r3, r2
 8005c9c:	d12a      	bne.n	8005cf4 <UART_SetConfig+0x1b4>
 8005c9e:	4b6b      	ldr	r3, [pc, #428]	; (8005e4c <UART_SetConfig+0x30c>)
 8005ca0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ca4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005ca8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005cac:	d01a      	beq.n	8005ce4 <UART_SetConfig+0x1a4>
 8005cae:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005cb2:	d81b      	bhi.n	8005cec <UART_SetConfig+0x1ac>
 8005cb4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005cb8:	d00c      	beq.n	8005cd4 <UART_SetConfig+0x194>
 8005cba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005cbe:	d815      	bhi.n	8005cec <UART_SetConfig+0x1ac>
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d003      	beq.n	8005ccc <UART_SetConfig+0x18c>
 8005cc4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005cc8:	d008      	beq.n	8005cdc <UART_SetConfig+0x19c>
 8005cca:	e00f      	b.n	8005cec <UART_SetConfig+0x1ac>
 8005ccc:	2300      	movs	r3, #0
 8005cce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005cd2:	e012      	b.n	8005cfa <UART_SetConfig+0x1ba>
 8005cd4:	2302      	movs	r3, #2
 8005cd6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005cda:	e00e      	b.n	8005cfa <UART_SetConfig+0x1ba>
 8005cdc:	2304      	movs	r3, #4
 8005cde:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005ce2:	e00a      	b.n	8005cfa <UART_SetConfig+0x1ba>
 8005ce4:	2308      	movs	r3, #8
 8005ce6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005cea:	e006      	b.n	8005cfa <UART_SetConfig+0x1ba>
 8005cec:	2310      	movs	r3, #16
 8005cee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005cf2:	e002      	b.n	8005cfa <UART_SetConfig+0x1ba>
 8005cf4:	2310      	movs	r3, #16
 8005cf6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	4a51      	ldr	r2, [pc, #324]	; (8005e44 <UART_SetConfig+0x304>)
 8005d00:	4293      	cmp	r3, r2
 8005d02:	d17a      	bne.n	8005dfa <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005d04:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005d08:	2b08      	cmp	r3, #8
 8005d0a:	d824      	bhi.n	8005d56 <UART_SetConfig+0x216>
 8005d0c:	a201      	add	r2, pc, #4	; (adr r2, 8005d14 <UART_SetConfig+0x1d4>)
 8005d0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d12:	bf00      	nop
 8005d14:	08005d39 	.word	0x08005d39
 8005d18:	08005d57 	.word	0x08005d57
 8005d1c:	08005d41 	.word	0x08005d41
 8005d20:	08005d57 	.word	0x08005d57
 8005d24:	08005d47 	.word	0x08005d47
 8005d28:	08005d57 	.word	0x08005d57
 8005d2c:	08005d57 	.word	0x08005d57
 8005d30:	08005d57 	.word	0x08005d57
 8005d34:	08005d4f 	.word	0x08005d4f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005d38:	f7fe ffea 	bl	8004d10 <HAL_RCC_GetPCLK1Freq>
 8005d3c:	61f8      	str	r0, [r7, #28]
        break;
 8005d3e:	e010      	b.n	8005d62 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005d40:	4b44      	ldr	r3, [pc, #272]	; (8005e54 <UART_SetConfig+0x314>)
 8005d42:	61fb      	str	r3, [r7, #28]
        break;
 8005d44:	e00d      	b.n	8005d62 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005d46:	f7fe ff4b 	bl	8004be0 <HAL_RCC_GetSysClockFreq>
 8005d4a:	61f8      	str	r0, [r7, #28]
        break;
 8005d4c:	e009      	b.n	8005d62 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005d4e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005d52:	61fb      	str	r3, [r7, #28]
        break;
 8005d54:	e005      	b.n	8005d62 <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 8005d56:	2300      	movs	r3, #0
 8005d58:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005d5a:	2301      	movs	r3, #1
 8005d5c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005d60:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005d62:	69fb      	ldr	r3, [r7, #28]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	f000 8107 	beq.w	8005f78 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	685a      	ldr	r2, [r3, #4]
 8005d6e:	4613      	mov	r3, r2
 8005d70:	005b      	lsls	r3, r3, #1
 8005d72:	4413      	add	r3, r2
 8005d74:	69fa      	ldr	r2, [r7, #28]
 8005d76:	429a      	cmp	r2, r3
 8005d78:	d305      	bcc.n	8005d86 <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	685b      	ldr	r3, [r3, #4]
 8005d7e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005d80:	69fa      	ldr	r2, [r7, #28]
 8005d82:	429a      	cmp	r2, r3
 8005d84:	d903      	bls.n	8005d8e <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 8005d86:	2301      	movs	r3, #1
 8005d88:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005d8c:	e0f4      	b.n	8005f78 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005d8e:	69fb      	ldr	r3, [r7, #28]
 8005d90:	2200      	movs	r2, #0
 8005d92:	461c      	mov	r4, r3
 8005d94:	4615      	mov	r5, r2
 8005d96:	f04f 0200 	mov.w	r2, #0
 8005d9a:	f04f 0300 	mov.w	r3, #0
 8005d9e:	022b      	lsls	r3, r5, #8
 8005da0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005da4:	0222      	lsls	r2, r4, #8
 8005da6:	68f9      	ldr	r1, [r7, #12]
 8005da8:	6849      	ldr	r1, [r1, #4]
 8005daa:	0849      	lsrs	r1, r1, #1
 8005dac:	2000      	movs	r0, #0
 8005dae:	4688      	mov	r8, r1
 8005db0:	4681      	mov	r9, r0
 8005db2:	eb12 0a08 	adds.w	sl, r2, r8
 8005db6:	eb43 0b09 	adc.w	fp, r3, r9
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	685b      	ldr	r3, [r3, #4]
 8005dbe:	2200      	movs	r2, #0
 8005dc0:	603b      	str	r3, [r7, #0]
 8005dc2:	607a      	str	r2, [r7, #4]
 8005dc4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005dc8:	4650      	mov	r0, sl
 8005dca:	4659      	mov	r1, fp
 8005dcc:	f7fa feec 	bl	8000ba8 <__aeabi_uldivmod>
 8005dd0:	4602      	mov	r2, r0
 8005dd2:	460b      	mov	r3, r1
 8005dd4:	4613      	mov	r3, r2
 8005dd6:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005dd8:	69bb      	ldr	r3, [r7, #24]
 8005dda:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005dde:	d308      	bcc.n	8005df2 <UART_SetConfig+0x2b2>
 8005de0:	69bb      	ldr	r3, [r7, #24]
 8005de2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005de6:	d204      	bcs.n	8005df2 <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	69ba      	ldr	r2, [r7, #24]
 8005dee:	60da      	str	r2, [r3, #12]
 8005df0:	e0c2      	b.n	8005f78 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 8005df2:	2301      	movs	r3, #1
 8005df4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005df8:	e0be      	b.n	8005f78 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	69db      	ldr	r3, [r3, #28]
 8005dfe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005e02:	d16a      	bne.n	8005eda <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 8005e04:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005e08:	2b08      	cmp	r3, #8
 8005e0a:	d834      	bhi.n	8005e76 <UART_SetConfig+0x336>
 8005e0c:	a201      	add	r2, pc, #4	; (adr r2, 8005e14 <UART_SetConfig+0x2d4>)
 8005e0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e12:	bf00      	nop
 8005e14:	08005e39 	.word	0x08005e39
 8005e18:	08005e59 	.word	0x08005e59
 8005e1c:	08005e61 	.word	0x08005e61
 8005e20:	08005e77 	.word	0x08005e77
 8005e24:	08005e67 	.word	0x08005e67
 8005e28:	08005e77 	.word	0x08005e77
 8005e2c:	08005e77 	.word	0x08005e77
 8005e30:	08005e77 	.word	0x08005e77
 8005e34:	08005e6f 	.word	0x08005e6f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005e38:	f7fe ff6a 	bl	8004d10 <HAL_RCC_GetPCLK1Freq>
 8005e3c:	61f8      	str	r0, [r7, #28]
        break;
 8005e3e:	e020      	b.n	8005e82 <UART_SetConfig+0x342>
 8005e40:	efff69f3 	.word	0xefff69f3
 8005e44:	40008000 	.word	0x40008000
 8005e48:	40013800 	.word	0x40013800
 8005e4c:	40021000 	.word	0x40021000
 8005e50:	40004400 	.word	0x40004400
 8005e54:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005e58:	f7fe ff70 	bl	8004d3c <HAL_RCC_GetPCLK2Freq>
 8005e5c:	61f8      	str	r0, [r7, #28]
        break;
 8005e5e:	e010      	b.n	8005e82 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005e60:	4b4c      	ldr	r3, [pc, #304]	; (8005f94 <UART_SetConfig+0x454>)
 8005e62:	61fb      	str	r3, [r7, #28]
        break;
 8005e64:	e00d      	b.n	8005e82 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005e66:	f7fe febb 	bl	8004be0 <HAL_RCC_GetSysClockFreq>
 8005e6a:	61f8      	str	r0, [r7, #28]
        break;
 8005e6c:	e009      	b.n	8005e82 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005e6e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005e72:	61fb      	str	r3, [r7, #28]
        break;
 8005e74:	e005      	b.n	8005e82 <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 8005e76:	2300      	movs	r3, #0
 8005e78:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005e7a:	2301      	movs	r3, #1
 8005e7c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005e80:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005e82:	69fb      	ldr	r3, [r7, #28]
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d077      	beq.n	8005f78 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005e88:	69fb      	ldr	r3, [r7, #28]
 8005e8a:	005a      	lsls	r2, r3, #1
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	685b      	ldr	r3, [r3, #4]
 8005e90:	085b      	lsrs	r3, r3, #1
 8005e92:	441a      	add	r2, r3
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	685b      	ldr	r3, [r3, #4]
 8005e98:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e9c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005e9e:	69bb      	ldr	r3, [r7, #24]
 8005ea0:	2b0f      	cmp	r3, #15
 8005ea2:	d916      	bls.n	8005ed2 <UART_SetConfig+0x392>
 8005ea4:	69bb      	ldr	r3, [r7, #24]
 8005ea6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005eaa:	d212      	bcs.n	8005ed2 <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005eac:	69bb      	ldr	r3, [r7, #24]
 8005eae:	b29b      	uxth	r3, r3
 8005eb0:	f023 030f 	bic.w	r3, r3, #15
 8005eb4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005eb6:	69bb      	ldr	r3, [r7, #24]
 8005eb8:	085b      	lsrs	r3, r3, #1
 8005eba:	b29b      	uxth	r3, r3
 8005ebc:	f003 0307 	and.w	r3, r3, #7
 8005ec0:	b29a      	uxth	r2, r3
 8005ec2:	8afb      	ldrh	r3, [r7, #22]
 8005ec4:	4313      	orrs	r3, r2
 8005ec6:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	8afa      	ldrh	r2, [r7, #22]
 8005ece:	60da      	str	r2, [r3, #12]
 8005ed0:	e052      	b.n	8005f78 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8005ed2:	2301      	movs	r3, #1
 8005ed4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005ed8:	e04e      	b.n	8005f78 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005eda:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005ede:	2b08      	cmp	r3, #8
 8005ee0:	d827      	bhi.n	8005f32 <UART_SetConfig+0x3f2>
 8005ee2:	a201      	add	r2, pc, #4	; (adr r2, 8005ee8 <UART_SetConfig+0x3a8>)
 8005ee4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ee8:	08005f0d 	.word	0x08005f0d
 8005eec:	08005f15 	.word	0x08005f15
 8005ef0:	08005f1d 	.word	0x08005f1d
 8005ef4:	08005f33 	.word	0x08005f33
 8005ef8:	08005f23 	.word	0x08005f23
 8005efc:	08005f33 	.word	0x08005f33
 8005f00:	08005f33 	.word	0x08005f33
 8005f04:	08005f33 	.word	0x08005f33
 8005f08:	08005f2b 	.word	0x08005f2b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005f0c:	f7fe ff00 	bl	8004d10 <HAL_RCC_GetPCLK1Freq>
 8005f10:	61f8      	str	r0, [r7, #28]
        break;
 8005f12:	e014      	b.n	8005f3e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005f14:	f7fe ff12 	bl	8004d3c <HAL_RCC_GetPCLK2Freq>
 8005f18:	61f8      	str	r0, [r7, #28]
        break;
 8005f1a:	e010      	b.n	8005f3e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005f1c:	4b1d      	ldr	r3, [pc, #116]	; (8005f94 <UART_SetConfig+0x454>)
 8005f1e:	61fb      	str	r3, [r7, #28]
        break;
 8005f20:	e00d      	b.n	8005f3e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005f22:	f7fe fe5d 	bl	8004be0 <HAL_RCC_GetSysClockFreq>
 8005f26:	61f8      	str	r0, [r7, #28]
        break;
 8005f28:	e009      	b.n	8005f3e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005f2a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005f2e:	61fb      	str	r3, [r7, #28]
        break;
 8005f30:	e005      	b.n	8005f3e <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 8005f32:	2300      	movs	r3, #0
 8005f34:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005f36:	2301      	movs	r3, #1
 8005f38:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005f3c:	bf00      	nop
    }

    if (pclk != 0U)
 8005f3e:	69fb      	ldr	r3, [r7, #28]
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d019      	beq.n	8005f78 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	685b      	ldr	r3, [r3, #4]
 8005f48:	085a      	lsrs	r2, r3, #1
 8005f4a:	69fb      	ldr	r3, [r7, #28]
 8005f4c:	441a      	add	r2, r3
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	685b      	ldr	r3, [r3, #4]
 8005f52:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f56:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005f58:	69bb      	ldr	r3, [r7, #24]
 8005f5a:	2b0f      	cmp	r3, #15
 8005f5c:	d909      	bls.n	8005f72 <UART_SetConfig+0x432>
 8005f5e:	69bb      	ldr	r3, [r7, #24]
 8005f60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005f64:	d205      	bcs.n	8005f72 <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005f66:	69bb      	ldr	r3, [r7, #24]
 8005f68:	b29a      	uxth	r2, r3
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	60da      	str	r2, [r3, #12]
 8005f70:	e002      	b.n	8005f78 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8005f72:	2301      	movs	r3, #1
 8005f74:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	2200      	movs	r2, #0
 8005f7c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	2200      	movs	r2, #0
 8005f82:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8005f84:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8005f88:	4618      	mov	r0, r3
 8005f8a:	3728      	adds	r7, #40	; 0x28
 8005f8c:	46bd      	mov	sp, r7
 8005f8e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005f92:	bf00      	nop
 8005f94:	00f42400 	.word	0x00f42400

08005f98 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005f98:	b480      	push	{r7}
 8005f9a:	b083      	sub	sp, #12
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fa4:	f003 0301 	and.w	r3, r3, #1
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d00a      	beq.n	8005fc2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	685b      	ldr	r3, [r3, #4]
 8005fb2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	430a      	orrs	r2, r1
 8005fc0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fc6:	f003 0302 	and.w	r3, r3, #2
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d00a      	beq.n	8005fe4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	685b      	ldr	r3, [r3, #4]
 8005fd4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	430a      	orrs	r2, r1
 8005fe2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fe8:	f003 0304 	and.w	r3, r3, #4
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d00a      	beq.n	8006006 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	685b      	ldr	r3, [r3, #4]
 8005ff6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	430a      	orrs	r2, r1
 8006004:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800600a:	f003 0308 	and.w	r3, r3, #8
 800600e:	2b00      	cmp	r3, #0
 8006010:	d00a      	beq.n	8006028 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	685b      	ldr	r3, [r3, #4]
 8006018:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	430a      	orrs	r2, r1
 8006026:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800602c:	f003 0310 	and.w	r3, r3, #16
 8006030:	2b00      	cmp	r3, #0
 8006032:	d00a      	beq.n	800604a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	689b      	ldr	r3, [r3, #8]
 800603a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	430a      	orrs	r2, r1
 8006048:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800604e:	f003 0320 	and.w	r3, r3, #32
 8006052:	2b00      	cmp	r3, #0
 8006054:	d00a      	beq.n	800606c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	689b      	ldr	r3, [r3, #8]
 800605c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	430a      	orrs	r2, r1
 800606a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006070:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006074:	2b00      	cmp	r3, #0
 8006076:	d01a      	beq.n	80060ae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	685b      	ldr	r3, [r3, #4]
 800607e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	430a      	orrs	r2, r1
 800608c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006092:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006096:	d10a      	bne.n	80060ae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	685b      	ldr	r3, [r3, #4]
 800609e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	430a      	orrs	r2, r1
 80060ac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d00a      	beq.n	80060d0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	685b      	ldr	r3, [r3, #4]
 80060c0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	430a      	orrs	r2, r1
 80060ce:	605a      	str	r2, [r3, #4]
  }
}
 80060d0:	bf00      	nop
 80060d2:	370c      	adds	r7, #12
 80060d4:	46bd      	mov	sp, r7
 80060d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060da:	4770      	bx	lr

080060dc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80060dc:	b580      	push	{r7, lr}
 80060de:	b086      	sub	sp, #24
 80060e0:	af02      	add	r7, sp, #8
 80060e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	2200      	movs	r2, #0
 80060e8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80060ec:	f7fb fefc 	bl	8001ee8 <HAL_GetTick>
 80060f0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	f003 0308 	and.w	r3, r3, #8
 80060fc:	2b08      	cmp	r3, #8
 80060fe:	d10e      	bne.n	800611e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006100:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006104:	9300      	str	r3, [sp, #0]
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	2200      	movs	r2, #0
 800610a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800610e:	6878      	ldr	r0, [r7, #4]
 8006110:	f000 f82d 	bl	800616e <UART_WaitOnFlagUntilTimeout>
 8006114:	4603      	mov	r3, r0
 8006116:	2b00      	cmp	r3, #0
 8006118:	d001      	beq.n	800611e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800611a:	2303      	movs	r3, #3
 800611c:	e023      	b.n	8006166 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f003 0304 	and.w	r3, r3, #4
 8006128:	2b04      	cmp	r3, #4
 800612a:	d10e      	bne.n	800614a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800612c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006130:	9300      	str	r3, [sp, #0]
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	2200      	movs	r2, #0
 8006136:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800613a:	6878      	ldr	r0, [r7, #4]
 800613c:	f000 f817 	bl	800616e <UART_WaitOnFlagUntilTimeout>
 8006140:	4603      	mov	r3, r0
 8006142:	2b00      	cmp	r3, #0
 8006144:	d001      	beq.n	800614a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006146:	2303      	movs	r3, #3
 8006148:	e00d      	b.n	8006166 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	2220      	movs	r2, #32
 800614e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2220      	movs	r2, #32
 8006154:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	2200      	movs	r2, #0
 800615a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	2200      	movs	r2, #0
 8006160:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8006164:	2300      	movs	r3, #0
}
 8006166:	4618      	mov	r0, r3
 8006168:	3710      	adds	r7, #16
 800616a:	46bd      	mov	sp, r7
 800616c:	bd80      	pop	{r7, pc}

0800616e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800616e:	b580      	push	{r7, lr}
 8006170:	b09c      	sub	sp, #112	; 0x70
 8006172:	af00      	add	r7, sp, #0
 8006174:	60f8      	str	r0, [r7, #12]
 8006176:	60b9      	str	r1, [r7, #8]
 8006178:	603b      	str	r3, [r7, #0]
 800617a:	4613      	mov	r3, r2
 800617c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800617e:	e0a5      	b.n	80062cc <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006180:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006182:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006186:	f000 80a1 	beq.w	80062cc <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800618a:	f7fb fead 	bl	8001ee8 <HAL_GetTick>
 800618e:	4602      	mov	r2, r0
 8006190:	683b      	ldr	r3, [r7, #0]
 8006192:	1ad3      	subs	r3, r2, r3
 8006194:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8006196:	429a      	cmp	r2, r3
 8006198:	d302      	bcc.n	80061a0 <UART_WaitOnFlagUntilTimeout+0x32>
 800619a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800619c:	2b00      	cmp	r3, #0
 800619e:	d13e      	bne.n	800621e <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061a6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80061a8:	e853 3f00 	ldrex	r3, [r3]
 80061ac:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80061ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80061b0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80061b4:	667b      	str	r3, [r7, #100]	; 0x64
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	461a      	mov	r2, r3
 80061bc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80061be:	65fb      	str	r3, [r7, #92]	; 0x5c
 80061c0:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061c2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80061c4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80061c6:	e841 2300 	strex	r3, r2, [r1]
 80061ca:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80061cc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d1e6      	bne.n	80061a0 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	3308      	adds	r3, #8
 80061d8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80061dc:	e853 3f00 	ldrex	r3, [r3]
 80061e0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80061e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061e4:	f023 0301 	bic.w	r3, r3, #1
 80061e8:	663b      	str	r3, [r7, #96]	; 0x60
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	3308      	adds	r3, #8
 80061f0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80061f2:	64ba      	str	r2, [r7, #72]	; 0x48
 80061f4:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061f6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80061f8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80061fa:	e841 2300 	strex	r3, r2, [r1]
 80061fe:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006200:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006202:	2b00      	cmp	r3, #0
 8006204:	d1e5      	bne.n	80061d2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	2220      	movs	r2, #32
 800620a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	2220      	movs	r2, #32
 8006210:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	2200      	movs	r2, #0
 8006216:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800621a:	2303      	movs	r3, #3
 800621c:	e067      	b.n	80062ee <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	f003 0304 	and.w	r3, r3, #4
 8006228:	2b00      	cmp	r3, #0
 800622a:	d04f      	beq.n	80062cc <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	69db      	ldr	r3, [r3, #28]
 8006232:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006236:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800623a:	d147      	bne.n	80062cc <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006244:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800624c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800624e:	e853 3f00 	ldrex	r3, [r3]
 8006252:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006256:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800625a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	461a      	mov	r2, r3
 8006262:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006264:	637b      	str	r3, [r7, #52]	; 0x34
 8006266:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006268:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800626a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800626c:	e841 2300 	strex	r3, r2, [r1]
 8006270:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006272:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006274:	2b00      	cmp	r3, #0
 8006276:	d1e6      	bne.n	8006246 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	3308      	adds	r3, #8
 800627e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006280:	697b      	ldr	r3, [r7, #20]
 8006282:	e853 3f00 	ldrex	r3, [r3]
 8006286:	613b      	str	r3, [r7, #16]
   return(result);
 8006288:	693b      	ldr	r3, [r7, #16]
 800628a:	f023 0301 	bic.w	r3, r3, #1
 800628e:	66bb      	str	r3, [r7, #104]	; 0x68
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	3308      	adds	r3, #8
 8006296:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006298:	623a      	str	r2, [r7, #32]
 800629a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800629c:	69f9      	ldr	r1, [r7, #28]
 800629e:	6a3a      	ldr	r2, [r7, #32]
 80062a0:	e841 2300 	strex	r3, r2, [r1]
 80062a4:	61bb      	str	r3, [r7, #24]
   return(result);
 80062a6:	69bb      	ldr	r3, [r7, #24]
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d1e5      	bne.n	8006278 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	2220      	movs	r2, #32
 80062b0:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	2220      	movs	r2, #32
 80062b6:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	2220      	movs	r2, #32
 80062bc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	2200      	movs	r2, #0
 80062c4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80062c8:	2303      	movs	r3, #3
 80062ca:	e010      	b.n	80062ee <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	69da      	ldr	r2, [r3, #28]
 80062d2:	68bb      	ldr	r3, [r7, #8]
 80062d4:	4013      	ands	r3, r2
 80062d6:	68ba      	ldr	r2, [r7, #8]
 80062d8:	429a      	cmp	r2, r3
 80062da:	bf0c      	ite	eq
 80062dc:	2301      	moveq	r3, #1
 80062de:	2300      	movne	r3, #0
 80062e0:	b2db      	uxtb	r3, r3
 80062e2:	461a      	mov	r2, r3
 80062e4:	79fb      	ldrb	r3, [r7, #7]
 80062e6:	429a      	cmp	r2, r3
 80062e8:	f43f af4a 	beq.w	8006180 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80062ec:	2300      	movs	r3, #0
}
 80062ee:	4618      	mov	r0, r3
 80062f0:	3770      	adds	r7, #112	; 0x70
 80062f2:	46bd      	mov	sp, r7
 80062f4:	bd80      	pop	{r7, pc}
	...

080062f8 <__NVIC_SetPriority>:
{
 80062f8:	b480      	push	{r7}
 80062fa:	b083      	sub	sp, #12
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	4603      	mov	r3, r0
 8006300:	6039      	str	r1, [r7, #0]
 8006302:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006304:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006308:	2b00      	cmp	r3, #0
 800630a:	db0a      	blt.n	8006322 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800630c:	683b      	ldr	r3, [r7, #0]
 800630e:	b2da      	uxtb	r2, r3
 8006310:	490c      	ldr	r1, [pc, #48]	; (8006344 <__NVIC_SetPriority+0x4c>)
 8006312:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006316:	0112      	lsls	r2, r2, #4
 8006318:	b2d2      	uxtb	r2, r2
 800631a:	440b      	add	r3, r1
 800631c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8006320:	e00a      	b.n	8006338 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006322:	683b      	ldr	r3, [r7, #0]
 8006324:	b2da      	uxtb	r2, r3
 8006326:	4908      	ldr	r1, [pc, #32]	; (8006348 <__NVIC_SetPriority+0x50>)
 8006328:	79fb      	ldrb	r3, [r7, #7]
 800632a:	f003 030f 	and.w	r3, r3, #15
 800632e:	3b04      	subs	r3, #4
 8006330:	0112      	lsls	r2, r2, #4
 8006332:	b2d2      	uxtb	r2, r2
 8006334:	440b      	add	r3, r1
 8006336:	761a      	strb	r2, [r3, #24]
}
 8006338:	bf00      	nop
 800633a:	370c      	adds	r7, #12
 800633c:	46bd      	mov	sp, r7
 800633e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006342:	4770      	bx	lr
 8006344:	e000e100 	.word	0xe000e100
 8006348:	e000ed00 	.word	0xe000ed00

0800634c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800634c:	b580      	push	{r7, lr}
 800634e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8006350:	4b05      	ldr	r3, [pc, #20]	; (8006368 <SysTick_Handler+0x1c>)
 8006352:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8006354:	f001 fd28 	bl	8007da8 <xTaskGetSchedulerState>
 8006358:	4603      	mov	r3, r0
 800635a:	2b01      	cmp	r3, #1
 800635c:	d001      	beq.n	8006362 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800635e:	f002 fb13 	bl	8008988 <xPortSysTickHandler>
  }
}
 8006362:	bf00      	nop
 8006364:	bd80      	pop	{r7, pc}
 8006366:	bf00      	nop
 8006368:	e000e010 	.word	0xe000e010

0800636c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800636c:	b580      	push	{r7, lr}
 800636e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006370:	2100      	movs	r1, #0
 8006372:	f06f 0004 	mvn.w	r0, #4
 8006376:	f7ff ffbf 	bl	80062f8 <__NVIC_SetPriority>
#endif
}
 800637a:	bf00      	nop
 800637c:	bd80      	pop	{r7, pc}
	...

08006380 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006380:	b480      	push	{r7}
 8006382:	b083      	sub	sp, #12
 8006384:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006386:	f3ef 8305 	mrs	r3, IPSR
 800638a:	603b      	str	r3, [r7, #0]
  return(result);
 800638c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800638e:	2b00      	cmp	r3, #0
 8006390:	d003      	beq.n	800639a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8006392:	f06f 0305 	mvn.w	r3, #5
 8006396:	607b      	str	r3, [r7, #4]
 8006398:	e00c      	b.n	80063b4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800639a:	4b0a      	ldr	r3, [pc, #40]	; (80063c4 <osKernelInitialize+0x44>)
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d105      	bne.n	80063ae <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80063a2:	4b08      	ldr	r3, [pc, #32]	; (80063c4 <osKernelInitialize+0x44>)
 80063a4:	2201      	movs	r2, #1
 80063a6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80063a8:	2300      	movs	r3, #0
 80063aa:	607b      	str	r3, [r7, #4]
 80063ac:	e002      	b.n	80063b4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80063ae:	f04f 33ff 	mov.w	r3, #4294967295
 80063b2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80063b4:	687b      	ldr	r3, [r7, #4]
}
 80063b6:	4618      	mov	r0, r3
 80063b8:	370c      	adds	r7, #12
 80063ba:	46bd      	mov	sp, r7
 80063bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c0:	4770      	bx	lr
 80063c2:	bf00      	nop
 80063c4:	200004fc 	.word	0x200004fc

080063c8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80063c8:	b580      	push	{r7, lr}
 80063ca:	b082      	sub	sp, #8
 80063cc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80063ce:	f3ef 8305 	mrs	r3, IPSR
 80063d2:	603b      	str	r3, [r7, #0]
  return(result);
 80063d4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d003      	beq.n	80063e2 <osKernelStart+0x1a>
    stat = osErrorISR;
 80063da:	f06f 0305 	mvn.w	r3, #5
 80063de:	607b      	str	r3, [r7, #4]
 80063e0:	e010      	b.n	8006404 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80063e2:	4b0b      	ldr	r3, [pc, #44]	; (8006410 <osKernelStart+0x48>)
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	2b01      	cmp	r3, #1
 80063e8:	d109      	bne.n	80063fe <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80063ea:	f7ff ffbf 	bl	800636c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80063ee:	4b08      	ldr	r3, [pc, #32]	; (8006410 <osKernelStart+0x48>)
 80063f0:	2202      	movs	r2, #2
 80063f2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80063f4:	f001 f87c 	bl	80074f0 <vTaskStartScheduler>
      stat = osOK;
 80063f8:	2300      	movs	r3, #0
 80063fa:	607b      	str	r3, [r7, #4]
 80063fc:	e002      	b.n	8006404 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80063fe:	f04f 33ff 	mov.w	r3, #4294967295
 8006402:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006404:	687b      	ldr	r3, [r7, #4]
}
 8006406:	4618      	mov	r0, r3
 8006408:	3708      	adds	r7, #8
 800640a:	46bd      	mov	sp, r7
 800640c:	bd80      	pop	{r7, pc}
 800640e:	bf00      	nop
 8006410:	200004fc 	.word	0x200004fc

08006414 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006414:	b580      	push	{r7, lr}
 8006416:	b08e      	sub	sp, #56	; 0x38
 8006418:	af04      	add	r7, sp, #16
 800641a:	60f8      	str	r0, [r7, #12]
 800641c:	60b9      	str	r1, [r7, #8]
 800641e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006420:	2300      	movs	r3, #0
 8006422:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006424:	f3ef 8305 	mrs	r3, IPSR
 8006428:	617b      	str	r3, [r7, #20]
  return(result);
 800642a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800642c:	2b00      	cmp	r3, #0
 800642e:	d17e      	bne.n	800652e <osThreadNew+0x11a>
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	2b00      	cmp	r3, #0
 8006434:	d07b      	beq.n	800652e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8006436:	2380      	movs	r3, #128	; 0x80
 8006438:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800643a:	2318      	movs	r3, #24
 800643c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800643e:	2300      	movs	r3, #0
 8006440:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8006442:	f04f 33ff 	mov.w	r3, #4294967295
 8006446:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2b00      	cmp	r3, #0
 800644c:	d045      	beq.n	80064da <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	2b00      	cmp	r3, #0
 8006454:	d002      	beq.n	800645c <osThreadNew+0x48>
        name = attr->name;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	699b      	ldr	r3, [r3, #24]
 8006460:	2b00      	cmp	r3, #0
 8006462:	d002      	beq.n	800646a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	699b      	ldr	r3, [r3, #24]
 8006468:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800646a:	69fb      	ldr	r3, [r7, #28]
 800646c:	2b00      	cmp	r3, #0
 800646e:	d008      	beq.n	8006482 <osThreadNew+0x6e>
 8006470:	69fb      	ldr	r3, [r7, #28]
 8006472:	2b38      	cmp	r3, #56	; 0x38
 8006474:	d805      	bhi.n	8006482 <osThreadNew+0x6e>
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	685b      	ldr	r3, [r3, #4]
 800647a:	f003 0301 	and.w	r3, r3, #1
 800647e:	2b00      	cmp	r3, #0
 8006480:	d001      	beq.n	8006486 <osThreadNew+0x72>
        return (NULL);
 8006482:	2300      	movs	r3, #0
 8006484:	e054      	b.n	8006530 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	695b      	ldr	r3, [r3, #20]
 800648a:	2b00      	cmp	r3, #0
 800648c:	d003      	beq.n	8006496 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	695b      	ldr	r3, [r3, #20]
 8006492:	089b      	lsrs	r3, r3, #2
 8006494:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	689b      	ldr	r3, [r3, #8]
 800649a:	2b00      	cmp	r3, #0
 800649c:	d00e      	beq.n	80064bc <osThreadNew+0xa8>
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	68db      	ldr	r3, [r3, #12]
 80064a2:	2bbb      	cmp	r3, #187	; 0xbb
 80064a4:	d90a      	bls.n	80064bc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d006      	beq.n	80064bc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	695b      	ldr	r3, [r3, #20]
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d002      	beq.n	80064bc <osThreadNew+0xa8>
        mem = 1;
 80064b6:	2301      	movs	r3, #1
 80064b8:	61bb      	str	r3, [r7, #24]
 80064ba:	e010      	b.n	80064de <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	689b      	ldr	r3, [r3, #8]
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d10c      	bne.n	80064de <osThreadNew+0xca>
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	68db      	ldr	r3, [r3, #12]
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d108      	bne.n	80064de <osThreadNew+0xca>
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	691b      	ldr	r3, [r3, #16]
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d104      	bne.n	80064de <osThreadNew+0xca>
          mem = 0;
 80064d4:	2300      	movs	r3, #0
 80064d6:	61bb      	str	r3, [r7, #24]
 80064d8:	e001      	b.n	80064de <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80064da:	2300      	movs	r3, #0
 80064dc:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80064de:	69bb      	ldr	r3, [r7, #24]
 80064e0:	2b01      	cmp	r3, #1
 80064e2:	d110      	bne.n	8006506 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80064e8:	687a      	ldr	r2, [r7, #4]
 80064ea:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80064ec:	9202      	str	r2, [sp, #8]
 80064ee:	9301      	str	r3, [sp, #4]
 80064f0:	69fb      	ldr	r3, [r7, #28]
 80064f2:	9300      	str	r3, [sp, #0]
 80064f4:	68bb      	ldr	r3, [r7, #8]
 80064f6:	6a3a      	ldr	r2, [r7, #32]
 80064f8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80064fa:	68f8      	ldr	r0, [r7, #12]
 80064fc:	f000 fe0c 	bl	8007118 <xTaskCreateStatic>
 8006500:	4603      	mov	r3, r0
 8006502:	613b      	str	r3, [r7, #16]
 8006504:	e013      	b.n	800652e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8006506:	69bb      	ldr	r3, [r7, #24]
 8006508:	2b00      	cmp	r3, #0
 800650a:	d110      	bne.n	800652e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800650c:	6a3b      	ldr	r3, [r7, #32]
 800650e:	b29a      	uxth	r2, r3
 8006510:	f107 0310 	add.w	r3, r7, #16
 8006514:	9301      	str	r3, [sp, #4]
 8006516:	69fb      	ldr	r3, [r7, #28]
 8006518:	9300      	str	r3, [sp, #0]
 800651a:	68bb      	ldr	r3, [r7, #8]
 800651c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800651e:	68f8      	ldr	r0, [r7, #12]
 8006520:	f000 fe57 	bl	80071d2 <xTaskCreate>
 8006524:	4603      	mov	r3, r0
 8006526:	2b01      	cmp	r3, #1
 8006528:	d001      	beq.n	800652e <osThreadNew+0x11a>
            hTask = NULL;
 800652a:	2300      	movs	r3, #0
 800652c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800652e:	693b      	ldr	r3, [r7, #16]
}
 8006530:	4618      	mov	r0, r3
 8006532:	3728      	adds	r7, #40	; 0x28
 8006534:	46bd      	mov	sp, r7
 8006536:	bd80      	pop	{r7, pc}

08006538 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8006538:	b580      	push	{r7, lr}
 800653a:	b084      	sub	sp, #16
 800653c:	af00      	add	r7, sp, #0
 800653e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006540:	f3ef 8305 	mrs	r3, IPSR
 8006544:	60bb      	str	r3, [r7, #8]
  return(result);
 8006546:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006548:	2b00      	cmp	r3, #0
 800654a:	d003      	beq.n	8006554 <osDelay+0x1c>
    stat = osErrorISR;
 800654c:	f06f 0305 	mvn.w	r3, #5
 8006550:	60fb      	str	r3, [r7, #12]
 8006552:	e007      	b.n	8006564 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8006554:	2300      	movs	r3, #0
 8006556:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	2b00      	cmp	r3, #0
 800655c:	d002      	beq.n	8006564 <osDelay+0x2c>
      vTaskDelay(ticks);
 800655e:	6878      	ldr	r0, [r7, #4]
 8006560:	f000 ff92 	bl	8007488 <vTaskDelay>
    }
  }

  return (stat);
 8006564:	68fb      	ldr	r3, [r7, #12]
}
 8006566:	4618      	mov	r0, r3
 8006568:	3710      	adds	r7, #16
 800656a:	46bd      	mov	sp, r7
 800656c:	bd80      	pop	{r7, pc}
	...

08006570 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006570:	b480      	push	{r7}
 8006572:	b085      	sub	sp, #20
 8006574:	af00      	add	r7, sp, #0
 8006576:	60f8      	str	r0, [r7, #12]
 8006578:	60b9      	str	r1, [r7, #8]
 800657a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	4a07      	ldr	r2, [pc, #28]	; (800659c <vApplicationGetIdleTaskMemory+0x2c>)
 8006580:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006582:	68bb      	ldr	r3, [r7, #8]
 8006584:	4a06      	ldr	r2, [pc, #24]	; (80065a0 <vApplicationGetIdleTaskMemory+0x30>)
 8006586:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	2280      	movs	r2, #128	; 0x80
 800658c:	601a      	str	r2, [r3, #0]
}
 800658e:	bf00      	nop
 8006590:	3714      	adds	r7, #20
 8006592:	46bd      	mov	sp, r7
 8006594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006598:	4770      	bx	lr
 800659a:	bf00      	nop
 800659c:	20000500 	.word	0x20000500
 80065a0:	200005bc 	.word	0x200005bc

080065a4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80065a4:	b480      	push	{r7}
 80065a6:	b085      	sub	sp, #20
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	60f8      	str	r0, [r7, #12]
 80065ac:	60b9      	str	r1, [r7, #8]
 80065ae:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	4a07      	ldr	r2, [pc, #28]	; (80065d0 <vApplicationGetTimerTaskMemory+0x2c>)
 80065b4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80065b6:	68bb      	ldr	r3, [r7, #8]
 80065b8:	4a06      	ldr	r2, [pc, #24]	; (80065d4 <vApplicationGetTimerTaskMemory+0x30>)
 80065ba:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	f44f 7280 	mov.w	r2, #256	; 0x100
 80065c2:	601a      	str	r2, [r3, #0]
}
 80065c4:	bf00      	nop
 80065c6:	3714      	adds	r7, #20
 80065c8:	46bd      	mov	sp, r7
 80065ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ce:	4770      	bx	lr
 80065d0:	200007bc 	.word	0x200007bc
 80065d4:	20000878 	.word	0x20000878

080065d8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80065d8:	b480      	push	{r7}
 80065da:	b083      	sub	sp, #12
 80065dc:	af00      	add	r7, sp, #0
 80065de:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	f103 0208 	add.w	r2, r3, #8
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	f04f 32ff 	mov.w	r2, #4294967295
 80065f0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	f103 0208 	add.w	r2, r3, #8
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	f103 0208 	add.w	r2, r3, #8
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	2200      	movs	r2, #0
 800660a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800660c:	bf00      	nop
 800660e:	370c      	adds	r7, #12
 8006610:	46bd      	mov	sp, r7
 8006612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006616:	4770      	bx	lr

08006618 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006618:	b480      	push	{r7}
 800661a:	b083      	sub	sp, #12
 800661c:	af00      	add	r7, sp, #0
 800661e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2200      	movs	r2, #0
 8006624:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006626:	bf00      	nop
 8006628:	370c      	adds	r7, #12
 800662a:	46bd      	mov	sp, r7
 800662c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006630:	4770      	bx	lr

08006632 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006632:	b480      	push	{r7}
 8006634:	b085      	sub	sp, #20
 8006636:	af00      	add	r7, sp, #0
 8006638:	6078      	str	r0, [r7, #4]
 800663a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	685b      	ldr	r3, [r3, #4]
 8006640:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006642:	683b      	ldr	r3, [r7, #0]
 8006644:	68fa      	ldr	r2, [r7, #12]
 8006646:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	689a      	ldr	r2, [r3, #8]
 800664c:	683b      	ldr	r3, [r7, #0]
 800664e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	689b      	ldr	r3, [r3, #8]
 8006654:	683a      	ldr	r2, [r7, #0]
 8006656:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	683a      	ldr	r2, [r7, #0]
 800665c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800665e:	683b      	ldr	r3, [r7, #0]
 8006660:	687a      	ldr	r2, [r7, #4]
 8006662:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	1c5a      	adds	r2, r3, #1
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	601a      	str	r2, [r3, #0]
}
 800666e:	bf00      	nop
 8006670:	3714      	adds	r7, #20
 8006672:	46bd      	mov	sp, r7
 8006674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006678:	4770      	bx	lr

0800667a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800667a:	b480      	push	{r7}
 800667c:	b085      	sub	sp, #20
 800667e:	af00      	add	r7, sp, #0
 8006680:	6078      	str	r0, [r7, #4]
 8006682:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006684:	683b      	ldr	r3, [r7, #0]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800668a:	68bb      	ldr	r3, [r7, #8]
 800668c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006690:	d103      	bne.n	800669a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	691b      	ldr	r3, [r3, #16]
 8006696:	60fb      	str	r3, [r7, #12]
 8006698:	e00c      	b.n	80066b4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	3308      	adds	r3, #8
 800669e:	60fb      	str	r3, [r7, #12]
 80066a0:	e002      	b.n	80066a8 <vListInsert+0x2e>
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	685b      	ldr	r3, [r3, #4]
 80066a6:	60fb      	str	r3, [r7, #12]
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	685b      	ldr	r3, [r3, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	68ba      	ldr	r2, [r7, #8]
 80066b0:	429a      	cmp	r2, r3
 80066b2:	d2f6      	bcs.n	80066a2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	685a      	ldr	r2, [r3, #4]
 80066b8:	683b      	ldr	r3, [r7, #0]
 80066ba:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80066bc:	683b      	ldr	r3, [r7, #0]
 80066be:	685b      	ldr	r3, [r3, #4]
 80066c0:	683a      	ldr	r2, [r7, #0]
 80066c2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80066c4:	683b      	ldr	r3, [r7, #0]
 80066c6:	68fa      	ldr	r2, [r7, #12]
 80066c8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	683a      	ldr	r2, [r7, #0]
 80066ce:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80066d0:	683b      	ldr	r3, [r7, #0]
 80066d2:	687a      	ldr	r2, [r7, #4]
 80066d4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	1c5a      	adds	r2, r3, #1
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	601a      	str	r2, [r3, #0]
}
 80066e0:	bf00      	nop
 80066e2:	3714      	adds	r7, #20
 80066e4:	46bd      	mov	sp, r7
 80066e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ea:	4770      	bx	lr

080066ec <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80066ec:	b480      	push	{r7}
 80066ee:	b085      	sub	sp, #20
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	691b      	ldr	r3, [r3, #16]
 80066f8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	685b      	ldr	r3, [r3, #4]
 80066fe:	687a      	ldr	r2, [r7, #4]
 8006700:	6892      	ldr	r2, [r2, #8]
 8006702:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	689b      	ldr	r3, [r3, #8]
 8006708:	687a      	ldr	r2, [r7, #4]
 800670a:	6852      	ldr	r2, [r2, #4]
 800670c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	685b      	ldr	r3, [r3, #4]
 8006712:	687a      	ldr	r2, [r7, #4]
 8006714:	429a      	cmp	r2, r3
 8006716:	d103      	bne.n	8006720 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	689a      	ldr	r2, [r3, #8]
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	2200      	movs	r2, #0
 8006724:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	1e5a      	subs	r2, r3, #1
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	681b      	ldr	r3, [r3, #0]
}
 8006734:	4618      	mov	r0, r3
 8006736:	3714      	adds	r7, #20
 8006738:	46bd      	mov	sp, r7
 800673a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800673e:	4770      	bx	lr

08006740 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006740:	b580      	push	{r7, lr}
 8006742:	b084      	sub	sp, #16
 8006744:	af00      	add	r7, sp, #0
 8006746:	6078      	str	r0, [r7, #4]
 8006748:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	2b00      	cmp	r3, #0
 8006752:	d10a      	bne.n	800676a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006754:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006758:	f383 8811 	msr	BASEPRI, r3
 800675c:	f3bf 8f6f 	isb	sy
 8006760:	f3bf 8f4f 	dsb	sy
 8006764:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006766:	bf00      	nop
 8006768:	e7fe      	b.n	8006768 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800676a:	f002 f87b 	bl	8008864 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	681a      	ldr	r2, [r3, #0]
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006776:	68f9      	ldr	r1, [r7, #12]
 8006778:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800677a:	fb01 f303 	mul.w	r3, r1, r3
 800677e:	441a      	add	r2, r3
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	2200      	movs	r2, #0
 8006788:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	681a      	ldr	r2, [r3, #0]
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	681a      	ldr	r2, [r3, #0]
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800679a:	3b01      	subs	r3, #1
 800679c:	68f9      	ldr	r1, [r7, #12]
 800679e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80067a0:	fb01 f303 	mul.w	r3, r1, r3
 80067a4:	441a      	add	r2, r3
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	22ff      	movs	r2, #255	; 0xff
 80067ae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	22ff      	movs	r2, #255	; 0xff
 80067b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80067ba:	683b      	ldr	r3, [r7, #0]
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d114      	bne.n	80067ea <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	691b      	ldr	r3, [r3, #16]
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d01a      	beq.n	80067fe <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	3310      	adds	r3, #16
 80067cc:	4618      	mov	r0, r3
 80067ce:	f001 f929 	bl	8007a24 <xTaskRemoveFromEventList>
 80067d2:	4603      	mov	r3, r0
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d012      	beq.n	80067fe <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80067d8:	4b0c      	ldr	r3, [pc, #48]	; (800680c <xQueueGenericReset+0xcc>)
 80067da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80067de:	601a      	str	r2, [r3, #0]
 80067e0:	f3bf 8f4f 	dsb	sy
 80067e4:	f3bf 8f6f 	isb	sy
 80067e8:	e009      	b.n	80067fe <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	3310      	adds	r3, #16
 80067ee:	4618      	mov	r0, r3
 80067f0:	f7ff fef2 	bl	80065d8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	3324      	adds	r3, #36	; 0x24
 80067f8:	4618      	mov	r0, r3
 80067fa:	f7ff feed 	bl	80065d8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80067fe:	f002 f861 	bl	80088c4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006802:	2301      	movs	r3, #1
}
 8006804:	4618      	mov	r0, r3
 8006806:	3710      	adds	r7, #16
 8006808:	46bd      	mov	sp, r7
 800680a:	bd80      	pop	{r7, pc}
 800680c:	e000ed04 	.word	0xe000ed04

08006810 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006810:	b580      	push	{r7, lr}
 8006812:	b08e      	sub	sp, #56	; 0x38
 8006814:	af02      	add	r7, sp, #8
 8006816:	60f8      	str	r0, [r7, #12]
 8006818:	60b9      	str	r1, [r7, #8]
 800681a:	607a      	str	r2, [r7, #4]
 800681c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	2b00      	cmp	r3, #0
 8006822:	d10a      	bne.n	800683a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8006824:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006828:	f383 8811 	msr	BASEPRI, r3
 800682c:	f3bf 8f6f 	isb	sy
 8006830:	f3bf 8f4f 	dsb	sy
 8006834:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006836:	bf00      	nop
 8006838:	e7fe      	b.n	8006838 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800683a:	683b      	ldr	r3, [r7, #0]
 800683c:	2b00      	cmp	r3, #0
 800683e:	d10a      	bne.n	8006856 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8006840:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006844:	f383 8811 	msr	BASEPRI, r3
 8006848:	f3bf 8f6f 	isb	sy
 800684c:	f3bf 8f4f 	dsb	sy
 8006850:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006852:	bf00      	nop
 8006854:	e7fe      	b.n	8006854 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	2b00      	cmp	r3, #0
 800685a:	d002      	beq.n	8006862 <xQueueGenericCreateStatic+0x52>
 800685c:	68bb      	ldr	r3, [r7, #8]
 800685e:	2b00      	cmp	r3, #0
 8006860:	d001      	beq.n	8006866 <xQueueGenericCreateStatic+0x56>
 8006862:	2301      	movs	r3, #1
 8006864:	e000      	b.n	8006868 <xQueueGenericCreateStatic+0x58>
 8006866:	2300      	movs	r3, #0
 8006868:	2b00      	cmp	r3, #0
 800686a:	d10a      	bne.n	8006882 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800686c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006870:	f383 8811 	msr	BASEPRI, r3
 8006874:	f3bf 8f6f 	isb	sy
 8006878:	f3bf 8f4f 	dsb	sy
 800687c:	623b      	str	r3, [r7, #32]
}
 800687e:	bf00      	nop
 8006880:	e7fe      	b.n	8006880 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	2b00      	cmp	r3, #0
 8006886:	d102      	bne.n	800688e <xQueueGenericCreateStatic+0x7e>
 8006888:	68bb      	ldr	r3, [r7, #8]
 800688a:	2b00      	cmp	r3, #0
 800688c:	d101      	bne.n	8006892 <xQueueGenericCreateStatic+0x82>
 800688e:	2301      	movs	r3, #1
 8006890:	e000      	b.n	8006894 <xQueueGenericCreateStatic+0x84>
 8006892:	2300      	movs	r3, #0
 8006894:	2b00      	cmp	r3, #0
 8006896:	d10a      	bne.n	80068ae <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8006898:	f04f 0350 	mov.w	r3, #80	; 0x50
 800689c:	f383 8811 	msr	BASEPRI, r3
 80068a0:	f3bf 8f6f 	isb	sy
 80068a4:	f3bf 8f4f 	dsb	sy
 80068a8:	61fb      	str	r3, [r7, #28]
}
 80068aa:	bf00      	nop
 80068ac:	e7fe      	b.n	80068ac <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80068ae:	2350      	movs	r3, #80	; 0x50
 80068b0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80068b2:	697b      	ldr	r3, [r7, #20]
 80068b4:	2b50      	cmp	r3, #80	; 0x50
 80068b6:	d00a      	beq.n	80068ce <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80068b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068bc:	f383 8811 	msr	BASEPRI, r3
 80068c0:	f3bf 8f6f 	isb	sy
 80068c4:	f3bf 8f4f 	dsb	sy
 80068c8:	61bb      	str	r3, [r7, #24]
}
 80068ca:	bf00      	nop
 80068cc:	e7fe      	b.n	80068cc <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80068ce:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80068d0:	683b      	ldr	r3, [r7, #0]
 80068d2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80068d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d00d      	beq.n	80068f6 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80068da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068dc:	2201      	movs	r2, #1
 80068de:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80068e2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80068e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068e8:	9300      	str	r3, [sp, #0]
 80068ea:	4613      	mov	r3, r2
 80068ec:	687a      	ldr	r2, [r7, #4]
 80068ee:	68b9      	ldr	r1, [r7, #8]
 80068f0:	68f8      	ldr	r0, [r7, #12]
 80068f2:	f000 f805 	bl	8006900 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80068f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80068f8:	4618      	mov	r0, r3
 80068fa:	3730      	adds	r7, #48	; 0x30
 80068fc:	46bd      	mov	sp, r7
 80068fe:	bd80      	pop	{r7, pc}

08006900 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006900:	b580      	push	{r7, lr}
 8006902:	b084      	sub	sp, #16
 8006904:	af00      	add	r7, sp, #0
 8006906:	60f8      	str	r0, [r7, #12]
 8006908:	60b9      	str	r1, [r7, #8]
 800690a:	607a      	str	r2, [r7, #4]
 800690c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800690e:	68bb      	ldr	r3, [r7, #8]
 8006910:	2b00      	cmp	r3, #0
 8006912:	d103      	bne.n	800691c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006914:	69bb      	ldr	r3, [r7, #24]
 8006916:	69ba      	ldr	r2, [r7, #24]
 8006918:	601a      	str	r2, [r3, #0]
 800691a:	e002      	b.n	8006922 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800691c:	69bb      	ldr	r3, [r7, #24]
 800691e:	687a      	ldr	r2, [r7, #4]
 8006920:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006922:	69bb      	ldr	r3, [r7, #24]
 8006924:	68fa      	ldr	r2, [r7, #12]
 8006926:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006928:	69bb      	ldr	r3, [r7, #24]
 800692a:	68ba      	ldr	r2, [r7, #8]
 800692c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800692e:	2101      	movs	r1, #1
 8006930:	69b8      	ldr	r0, [r7, #24]
 8006932:	f7ff ff05 	bl	8006740 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8006936:	69bb      	ldr	r3, [r7, #24]
 8006938:	78fa      	ldrb	r2, [r7, #3]
 800693a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800693e:	bf00      	nop
 8006940:	3710      	adds	r7, #16
 8006942:	46bd      	mov	sp, r7
 8006944:	bd80      	pop	{r7, pc}
	...

08006948 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006948:	b580      	push	{r7, lr}
 800694a:	b08e      	sub	sp, #56	; 0x38
 800694c:	af00      	add	r7, sp, #0
 800694e:	60f8      	str	r0, [r7, #12]
 8006950:	60b9      	str	r1, [r7, #8]
 8006952:	607a      	str	r2, [r7, #4]
 8006954:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006956:	2300      	movs	r3, #0
 8006958:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800695e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006960:	2b00      	cmp	r3, #0
 8006962:	d10a      	bne.n	800697a <xQueueGenericSend+0x32>
	__asm volatile
 8006964:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006968:	f383 8811 	msr	BASEPRI, r3
 800696c:	f3bf 8f6f 	isb	sy
 8006970:	f3bf 8f4f 	dsb	sy
 8006974:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006976:	bf00      	nop
 8006978:	e7fe      	b.n	8006978 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800697a:	68bb      	ldr	r3, [r7, #8]
 800697c:	2b00      	cmp	r3, #0
 800697e:	d103      	bne.n	8006988 <xQueueGenericSend+0x40>
 8006980:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006982:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006984:	2b00      	cmp	r3, #0
 8006986:	d101      	bne.n	800698c <xQueueGenericSend+0x44>
 8006988:	2301      	movs	r3, #1
 800698a:	e000      	b.n	800698e <xQueueGenericSend+0x46>
 800698c:	2300      	movs	r3, #0
 800698e:	2b00      	cmp	r3, #0
 8006990:	d10a      	bne.n	80069a8 <xQueueGenericSend+0x60>
	__asm volatile
 8006992:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006996:	f383 8811 	msr	BASEPRI, r3
 800699a:	f3bf 8f6f 	isb	sy
 800699e:	f3bf 8f4f 	dsb	sy
 80069a2:	627b      	str	r3, [r7, #36]	; 0x24
}
 80069a4:	bf00      	nop
 80069a6:	e7fe      	b.n	80069a6 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80069a8:	683b      	ldr	r3, [r7, #0]
 80069aa:	2b02      	cmp	r3, #2
 80069ac:	d103      	bne.n	80069b6 <xQueueGenericSend+0x6e>
 80069ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80069b2:	2b01      	cmp	r3, #1
 80069b4:	d101      	bne.n	80069ba <xQueueGenericSend+0x72>
 80069b6:	2301      	movs	r3, #1
 80069b8:	e000      	b.n	80069bc <xQueueGenericSend+0x74>
 80069ba:	2300      	movs	r3, #0
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d10a      	bne.n	80069d6 <xQueueGenericSend+0x8e>
	__asm volatile
 80069c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069c4:	f383 8811 	msr	BASEPRI, r3
 80069c8:	f3bf 8f6f 	isb	sy
 80069cc:	f3bf 8f4f 	dsb	sy
 80069d0:	623b      	str	r3, [r7, #32]
}
 80069d2:	bf00      	nop
 80069d4:	e7fe      	b.n	80069d4 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80069d6:	f001 f9e7 	bl	8007da8 <xTaskGetSchedulerState>
 80069da:	4603      	mov	r3, r0
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d102      	bne.n	80069e6 <xQueueGenericSend+0x9e>
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d101      	bne.n	80069ea <xQueueGenericSend+0xa2>
 80069e6:	2301      	movs	r3, #1
 80069e8:	e000      	b.n	80069ec <xQueueGenericSend+0xa4>
 80069ea:	2300      	movs	r3, #0
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d10a      	bne.n	8006a06 <xQueueGenericSend+0xbe>
	__asm volatile
 80069f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069f4:	f383 8811 	msr	BASEPRI, r3
 80069f8:	f3bf 8f6f 	isb	sy
 80069fc:	f3bf 8f4f 	dsb	sy
 8006a00:	61fb      	str	r3, [r7, #28]
}
 8006a02:	bf00      	nop
 8006a04:	e7fe      	b.n	8006a04 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006a06:	f001 ff2d 	bl	8008864 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006a0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a0c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006a0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a12:	429a      	cmp	r2, r3
 8006a14:	d302      	bcc.n	8006a1c <xQueueGenericSend+0xd4>
 8006a16:	683b      	ldr	r3, [r7, #0]
 8006a18:	2b02      	cmp	r3, #2
 8006a1a:	d129      	bne.n	8006a70 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006a1c:	683a      	ldr	r2, [r7, #0]
 8006a1e:	68b9      	ldr	r1, [r7, #8]
 8006a20:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006a22:	f000 fa0b 	bl	8006e3c <prvCopyDataToQueue>
 8006a26:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006a28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d010      	beq.n	8006a52 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006a30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a32:	3324      	adds	r3, #36	; 0x24
 8006a34:	4618      	mov	r0, r3
 8006a36:	f000 fff5 	bl	8007a24 <xTaskRemoveFromEventList>
 8006a3a:	4603      	mov	r3, r0
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d013      	beq.n	8006a68 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006a40:	4b3f      	ldr	r3, [pc, #252]	; (8006b40 <xQueueGenericSend+0x1f8>)
 8006a42:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006a46:	601a      	str	r2, [r3, #0]
 8006a48:	f3bf 8f4f 	dsb	sy
 8006a4c:	f3bf 8f6f 	isb	sy
 8006a50:	e00a      	b.n	8006a68 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006a52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d007      	beq.n	8006a68 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006a58:	4b39      	ldr	r3, [pc, #228]	; (8006b40 <xQueueGenericSend+0x1f8>)
 8006a5a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006a5e:	601a      	str	r2, [r3, #0]
 8006a60:	f3bf 8f4f 	dsb	sy
 8006a64:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006a68:	f001 ff2c 	bl	80088c4 <vPortExitCritical>
				return pdPASS;
 8006a6c:	2301      	movs	r3, #1
 8006a6e:	e063      	b.n	8006b38 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d103      	bne.n	8006a7e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006a76:	f001 ff25 	bl	80088c4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006a7a:	2300      	movs	r3, #0
 8006a7c:	e05c      	b.n	8006b38 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006a7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d106      	bne.n	8006a92 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006a84:	f107 0314 	add.w	r3, r7, #20
 8006a88:	4618      	mov	r0, r3
 8006a8a:	f001 f82f 	bl	8007aec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006a8e:	2301      	movs	r3, #1
 8006a90:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006a92:	f001 ff17 	bl	80088c4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006a96:	f000 fd9b 	bl	80075d0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006a9a:	f001 fee3 	bl	8008864 <vPortEnterCritical>
 8006a9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006aa0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006aa4:	b25b      	sxtb	r3, r3
 8006aa6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006aaa:	d103      	bne.n	8006ab4 <xQueueGenericSend+0x16c>
 8006aac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006aae:	2200      	movs	r2, #0
 8006ab0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006ab4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ab6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006aba:	b25b      	sxtb	r3, r3
 8006abc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ac0:	d103      	bne.n	8006aca <xQueueGenericSend+0x182>
 8006ac2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ac4:	2200      	movs	r2, #0
 8006ac6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006aca:	f001 fefb 	bl	80088c4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006ace:	1d3a      	adds	r2, r7, #4
 8006ad0:	f107 0314 	add.w	r3, r7, #20
 8006ad4:	4611      	mov	r1, r2
 8006ad6:	4618      	mov	r0, r3
 8006ad8:	f001 f81e 	bl	8007b18 <xTaskCheckForTimeOut>
 8006adc:	4603      	mov	r3, r0
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d124      	bne.n	8006b2c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006ae2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006ae4:	f000 faa2 	bl	800702c <prvIsQueueFull>
 8006ae8:	4603      	mov	r3, r0
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d018      	beq.n	8006b20 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006aee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006af0:	3310      	adds	r3, #16
 8006af2:	687a      	ldr	r2, [r7, #4]
 8006af4:	4611      	mov	r1, r2
 8006af6:	4618      	mov	r0, r3
 8006af8:	f000 ff44 	bl	8007984 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006afc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006afe:	f000 fa2d 	bl	8006f5c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006b02:	f000 fd73 	bl	80075ec <xTaskResumeAll>
 8006b06:	4603      	mov	r3, r0
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	f47f af7c 	bne.w	8006a06 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8006b0e:	4b0c      	ldr	r3, [pc, #48]	; (8006b40 <xQueueGenericSend+0x1f8>)
 8006b10:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006b14:	601a      	str	r2, [r3, #0]
 8006b16:	f3bf 8f4f 	dsb	sy
 8006b1a:	f3bf 8f6f 	isb	sy
 8006b1e:	e772      	b.n	8006a06 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006b20:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006b22:	f000 fa1b 	bl	8006f5c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006b26:	f000 fd61 	bl	80075ec <xTaskResumeAll>
 8006b2a:	e76c      	b.n	8006a06 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006b2c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006b2e:	f000 fa15 	bl	8006f5c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006b32:	f000 fd5b 	bl	80075ec <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006b36:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006b38:	4618      	mov	r0, r3
 8006b3a:	3738      	adds	r7, #56	; 0x38
 8006b3c:	46bd      	mov	sp, r7
 8006b3e:	bd80      	pop	{r7, pc}
 8006b40:	e000ed04 	.word	0xe000ed04

08006b44 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006b44:	b580      	push	{r7, lr}
 8006b46:	b090      	sub	sp, #64	; 0x40
 8006b48:	af00      	add	r7, sp, #0
 8006b4a:	60f8      	str	r0, [r7, #12]
 8006b4c:	60b9      	str	r1, [r7, #8]
 8006b4e:	607a      	str	r2, [r7, #4]
 8006b50:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8006b56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d10a      	bne.n	8006b72 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8006b5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b60:	f383 8811 	msr	BASEPRI, r3
 8006b64:	f3bf 8f6f 	isb	sy
 8006b68:	f3bf 8f4f 	dsb	sy
 8006b6c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006b6e:	bf00      	nop
 8006b70:	e7fe      	b.n	8006b70 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006b72:	68bb      	ldr	r3, [r7, #8]
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d103      	bne.n	8006b80 <xQueueGenericSendFromISR+0x3c>
 8006b78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d101      	bne.n	8006b84 <xQueueGenericSendFromISR+0x40>
 8006b80:	2301      	movs	r3, #1
 8006b82:	e000      	b.n	8006b86 <xQueueGenericSendFromISR+0x42>
 8006b84:	2300      	movs	r3, #0
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d10a      	bne.n	8006ba0 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8006b8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b8e:	f383 8811 	msr	BASEPRI, r3
 8006b92:	f3bf 8f6f 	isb	sy
 8006b96:	f3bf 8f4f 	dsb	sy
 8006b9a:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006b9c:	bf00      	nop
 8006b9e:	e7fe      	b.n	8006b9e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006ba0:	683b      	ldr	r3, [r7, #0]
 8006ba2:	2b02      	cmp	r3, #2
 8006ba4:	d103      	bne.n	8006bae <xQueueGenericSendFromISR+0x6a>
 8006ba6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ba8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006baa:	2b01      	cmp	r3, #1
 8006bac:	d101      	bne.n	8006bb2 <xQueueGenericSendFromISR+0x6e>
 8006bae:	2301      	movs	r3, #1
 8006bb0:	e000      	b.n	8006bb4 <xQueueGenericSendFromISR+0x70>
 8006bb2:	2300      	movs	r3, #0
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d10a      	bne.n	8006bce <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8006bb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bbc:	f383 8811 	msr	BASEPRI, r3
 8006bc0:	f3bf 8f6f 	isb	sy
 8006bc4:	f3bf 8f4f 	dsb	sy
 8006bc8:	623b      	str	r3, [r7, #32]
}
 8006bca:	bf00      	nop
 8006bcc:	e7fe      	b.n	8006bcc <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006bce:	f001 ff2b 	bl	8008a28 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006bd2:	f3ef 8211 	mrs	r2, BASEPRI
 8006bd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bda:	f383 8811 	msr	BASEPRI, r3
 8006bde:	f3bf 8f6f 	isb	sy
 8006be2:	f3bf 8f4f 	dsb	sy
 8006be6:	61fa      	str	r2, [r7, #28]
 8006be8:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006bea:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006bec:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006bee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bf0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006bf2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bf4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006bf6:	429a      	cmp	r2, r3
 8006bf8:	d302      	bcc.n	8006c00 <xQueueGenericSendFromISR+0xbc>
 8006bfa:	683b      	ldr	r3, [r7, #0]
 8006bfc:	2b02      	cmp	r3, #2
 8006bfe:	d12f      	bne.n	8006c60 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006c00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c02:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006c06:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006c0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c0e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006c10:	683a      	ldr	r2, [r7, #0]
 8006c12:	68b9      	ldr	r1, [r7, #8]
 8006c14:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006c16:	f000 f911 	bl	8006e3c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006c1a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8006c1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c22:	d112      	bne.n	8006c4a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006c24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d016      	beq.n	8006c5a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006c2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c2e:	3324      	adds	r3, #36	; 0x24
 8006c30:	4618      	mov	r0, r3
 8006c32:	f000 fef7 	bl	8007a24 <xTaskRemoveFromEventList>
 8006c36:	4603      	mov	r3, r0
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d00e      	beq.n	8006c5a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d00b      	beq.n	8006c5a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	2201      	movs	r2, #1
 8006c46:	601a      	str	r2, [r3, #0]
 8006c48:	e007      	b.n	8006c5a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006c4a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8006c4e:	3301      	adds	r3, #1
 8006c50:	b2db      	uxtb	r3, r3
 8006c52:	b25a      	sxtb	r2, r3
 8006c54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c56:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006c5a:	2301      	movs	r3, #1
 8006c5c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8006c5e:	e001      	b.n	8006c64 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006c60:	2300      	movs	r3, #0
 8006c62:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006c64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c66:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006c68:	697b      	ldr	r3, [r7, #20]
 8006c6a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006c6e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006c70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8006c72:	4618      	mov	r0, r3
 8006c74:	3740      	adds	r7, #64	; 0x40
 8006c76:	46bd      	mov	sp, r7
 8006c78:	bd80      	pop	{r7, pc}
	...

08006c7c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006c7c:	b580      	push	{r7, lr}
 8006c7e:	b08c      	sub	sp, #48	; 0x30
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	60f8      	str	r0, [r7, #12]
 8006c84:	60b9      	str	r1, [r7, #8]
 8006c86:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006c88:	2300      	movs	r3, #0
 8006c8a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006c90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d10a      	bne.n	8006cac <xQueueReceive+0x30>
	__asm volatile
 8006c96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c9a:	f383 8811 	msr	BASEPRI, r3
 8006c9e:	f3bf 8f6f 	isb	sy
 8006ca2:	f3bf 8f4f 	dsb	sy
 8006ca6:	623b      	str	r3, [r7, #32]
}
 8006ca8:	bf00      	nop
 8006caa:	e7fe      	b.n	8006caa <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006cac:	68bb      	ldr	r3, [r7, #8]
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d103      	bne.n	8006cba <xQueueReceive+0x3e>
 8006cb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d101      	bne.n	8006cbe <xQueueReceive+0x42>
 8006cba:	2301      	movs	r3, #1
 8006cbc:	e000      	b.n	8006cc0 <xQueueReceive+0x44>
 8006cbe:	2300      	movs	r3, #0
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d10a      	bne.n	8006cda <xQueueReceive+0x5e>
	__asm volatile
 8006cc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cc8:	f383 8811 	msr	BASEPRI, r3
 8006ccc:	f3bf 8f6f 	isb	sy
 8006cd0:	f3bf 8f4f 	dsb	sy
 8006cd4:	61fb      	str	r3, [r7, #28]
}
 8006cd6:	bf00      	nop
 8006cd8:	e7fe      	b.n	8006cd8 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006cda:	f001 f865 	bl	8007da8 <xTaskGetSchedulerState>
 8006cde:	4603      	mov	r3, r0
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d102      	bne.n	8006cea <xQueueReceive+0x6e>
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d101      	bne.n	8006cee <xQueueReceive+0x72>
 8006cea:	2301      	movs	r3, #1
 8006cec:	e000      	b.n	8006cf0 <xQueueReceive+0x74>
 8006cee:	2300      	movs	r3, #0
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d10a      	bne.n	8006d0a <xQueueReceive+0x8e>
	__asm volatile
 8006cf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cf8:	f383 8811 	msr	BASEPRI, r3
 8006cfc:	f3bf 8f6f 	isb	sy
 8006d00:	f3bf 8f4f 	dsb	sy
 8006d04:	61bb      	str	r3, [r7, #24]
}
 8006d06:	bf00      	nop
 8006d08:	e7fe      	b.n	8006d08 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006d0a:	f001 fdab 	bl	8008864 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006d0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d12:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006d14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d01f      	beq.n	8006d5a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006d1a:	68b9      	ldr	r1, [r7, #8]
 8006d1c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006d1e:	f000 f8f7 	bl	8006f10 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006d22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d24:	1e5a      	subs	r2, r3, #1
 8006d26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d28:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006d2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d2c:	691b      	ldr	r3, [r3, #16]
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d00f      	beq.n	8006d52 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006d32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d34:	3310      	adds	r3, #16
 8006d36:	4618      	mov	r0, r3
 8006d38:	f000 fe74 	bl	8007a24 <xTaskRemoveFromEventList>
 8006d3c:	4603      	mov	r3, r0
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d007      	beq.n	8006d52 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006d42:	4b3d      	ldr	r3, [pc, #244]	; (8006e38 <xQueueReceive+0x1bc>)
 8006d44:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006d48:	601a      	str	r2, [r3, #0]
 8006d4a:	f3bf 8f4f 	dsb	sy
 8006d4e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006d52:	f001 fdb7 	bl	80088c4 <vPortExitCritical>
				return pdPASS;
 8006d56:	2301      	movs	r3, #1
 8006d58:	e069      	b.n	8006e2e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d103      	bne.n	8006d68 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006d60:	f001 fdb0 	bl	80088c4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006d64:	2300      	movs	r3, #0
 8006d66:	e062      	b.n	8006e2e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006d68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d106      	bne.n	8006d7c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006d6e:	f107 0310 	add.w	r3, r7, #16
 8006d72:	4618      	mov	r0, r3
 8006d74:	f000 feba 	bl	8007aec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006d78:	2301      	movs	r3, #1
 8006d7a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006d7c:	f001 fda2 	bl	80088c4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006d80:	f000 fc26 	bl	80075d0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006d84:	f001 fd6e 	bl	8008864 <vPortEnterCritical>
 8006d88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d8a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006d8e:	b25b      	sxtb	r3, r3
 8006d90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d94:	d103      	bne.n	8006d9e <xQueueReceive+0x122>
 8006d96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d98:	2200      	movs	r2, #0
 8006d9a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006d9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006da0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006da4:	b25b      	sxtb	r3, r3
 8006da6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006daa:	d103      	bne.n	8006db4 <xQueueReceive+0x138>
 8006dac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006dae:	2200      	movs	r2, #0
 8006db0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006db4:	f001 fd86 	bl	80088c4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006db8:	1d3a      	adds	r2, r7, #4
 8006dba:	f107 0310 	add.w	r3, r7, #16
 8006dbe:	4611      	mov	r1, r2
 8006dc0:	4618      	mov	r0, r3
 8006dc2:	f000 fea9 	bl	8007b18 <xTaskCheckForTimeOut>
 8006dc6:	4603      	mov	r3, r0
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d123      	bne.n	8006e14 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006dcc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006dce:	f000 f917 	bl	8007000 <prvIsQueueEmpty>
 8006dd2:	4603      	mov	r3, r0
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d017      	beq.n	8006e08 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006dd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006dda:	3324      	adds	r3, #36	; 0x24
 8006ddc:	687a      	ldr	r2, [r7, #4]
 8006dde:	4611      	mov	r1, r2
 8006de0:	4618      	mov	r0, r3
 8006de2:	f000 fdcf 	bl	8007984 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006de6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006de8:	f000 f8b8 	bl	8006f5c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006dec:	f000 fbfe 	bl	80075ec <xTaskResumeAll>
 8006df0:	4603      	mov	r3, r0
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d189      	bne.n	8006d0a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8006df6:	4b10      	ldr	r3, [pc, #64]	; (8006e38 <xQueueReceive+0x1bc>)
 8006df8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006dfc:	601a      	str	r2, [r3, #0]
 8006dfe:	f3bf 8f4f 	dsb	sy
 8006e02:	f3bf 8f6f 	isb	sy
 8006e06:	e780      	b.n	8006d0a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006e08:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006e0a:	f000 f8a7 	bl	8006f5c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006e0e:	f000 fbed 	bl	80075ec <xTaskResumeAll>
 8006e12:	e77a      	b.n	8006d0a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006e14:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006e16:	f000 f8a1 	bl	8006f5c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006e1a:	f000 fbe7 	bl	80075ec <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006e1e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006e20:	f000 f8ee 	bl	8007000 <prvIsQueueEmpty>
 8006e24:	4603      	mov	r3, r0
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	f43f af6f 	beq.w	8006d0a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006e2c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006e2e:	4618      	mov	r0, r3
 8006e30:	3730      	adds	r7, #48	; 0x30
 8006e32:	46bd      	mov	sp, r7
 8006e34:	bd80      	pop	{r7, pc}
 8006e36:	bf00      	nop
 8006e38:	e000ed04 	.word	0xe000ed04

08006e3c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006e3c:	b580      	push	{r7, lr}
 8006e3e:	b086      	sub	sp, #24
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	60f8      	str	r0, [r7, #12]
 8006e44:	60b9      	str	r1, [r7, #8]
 8006e46:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006e48:	2300      	movs	r3, #0
 8006e4a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e50:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d10d      	bne.n	8006e76 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d14d      	bne.n	8006efe <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	689b      	ldr	r3, [r3, #8]
 8006e66:	4618      	mov	r0, r3
 8006e68:	f000 ffbc 	bl	8007de4 <xTaskPriorityDisinherit>
 8006e6c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	2200      	movs	r2, #0
 8006e72:	609a      	str	r2, [r3, #8]
 8006e74:	e043      	b.n	8006efe <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d119      	bne.n	8006eb0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	6858      	ldr	r0, [r3, #4]
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e84:	461a      	mov	r2, r3
 8006e86:	68b9      	ldr	r1, [r7, #8]
 8006e88:	f002 f91b 	bl	80090c2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	685a      	ldr	r2, [r3, #4]
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e94:	441a      	add	r2, r3
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	685a      	ldr	r2, [r3, #4]
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	689b      	ldr	r3, [r3, #8]
 8006ea2:	429a      	cmp	r2, r3
 8006ea4:	d32b      	bcc.n	8006efe <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	681a      	ldr	r2, [r3, #0]
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	605a      	str	r2, [r3, #4]
 8006eae:	e026      	b.n	8006efe <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	68d8      	ldr	r0, [r3, #12]
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006eb8:	461a      	mov	r2, r3
 8006eba:	68b9      	ldr	r1, [r7, #8]
 8006ebc:	f002 f901 	bl	80090c2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	68da      	ldr	r2, [r3, #12]
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ec8:	425b      	negs	r3, r3
 8006eca:	441a      	add	r2, r3
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	68da      	ldr	r2, [r3, #12]
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	429a      	cmp	r2, r3
 8006eda:	d207      	bcs.n	8006eec <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	689a      	ldr	r2, [r3, #8]
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ee4:	425b      	negs	r3, r3
 8006ee6:	441a      	add	r2, r3
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	2b02      	cmp	r3, #2
 8006ef0:	d105      	bne.n	8006efe <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006ef2:	693b      	ldr	r3, [r7, #16]
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d002      	beq.n	8006efe <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006ef8:	693b      	ldr	r3, [r7, #16]
 8006efa:	3b01      	subs	r3, #1
 8006efc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006efe:	693b      	ldr	r3, [r7, #16]
 8006f00:	1c5a      	adds	r2, r3, #1
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8006f06:	697b      	ldr	r3, [r7, #20]
}
 8006f08:	4618      	mov	r0, r3
 8006f0a:	3718      	adds	r7, #24
 8006f0c:	46bd      	mov	sp, r7
 8006f0e:	bd80      	pop	{r7, pc}

08006f10 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006f10:	b580      	push	{r7, lr}
 8006f12:	b082      	sub	sp, #8
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	6078      	str	r0, [r7, #4]
 8006f18:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d018      	beq.n	8006f54 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	68da      	ldr	r2, [r3, #12]
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f2a:	441a      	add	r2, r3
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	68da      	ldr	r2, [r3, #12]
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	689b      	ldr	r3, [r3, #8]
 8006f38:	429a      	cmp	r2, r3
 8006f3a:	d303      	bcc.n	8006f44 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681a      	ldr	r2, [r3, #0]
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	68d9      	ldr	r1, [r3, #12]
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f4c:	461a      	mov	r2, r3
 8006f4e:	6838      	ldr	r0, [r7, #0]
 8006f50:	f002 f8b7 	bl	80090c2 <memcpy>
	}
}
 8006f54:	bf00      	nop
 8006f56:	3708      	adds	r7, #8
 8006f58:	46bd      	mov	sp, r7
 8006f5a:	bd80      	pop	{r7, pc}

08006f5c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006f5c:	b580      	push	{r7, lr}
 8006f5e:	b084      	sub	sp, #16
 8006f60:	af00      	add	r7, sp, #0
 8006f62:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006f64:	f001 fc7e 	bl	8008864 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006f6e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006f70:	e011      	b.n	8006f96 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d012      	beq.n	8006fa0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	3324      	adds	r3, #36	; 0x24
 8006f7e:	4618      	mov	r0, r3
 8006f80:	f000 fd50 	bl	8007a24 <xTaskRemoveFromEventList>
 8006f84:	4603      	mov	r3, r0
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d001      	beq.n	8006f8e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006f8a:	f000 fe27 	bl	8007bdc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006f8e:	7bfb      	ldrb	r3, [r7, #15]
 8006f90:	3b01      	subs	r3, #1
 8006f92:	b2db      	uxtb	r3, r3
 8006f94:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006f96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	dce9      	bgt.n	8006f72 <prvUnlockQueue+0x16>
 8006f9e:	e000      	b.n	8006fa2 <prvUnlockQueue+0x46>
					break;
 8006fa0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	22ff      	movs	r2, #255	; 0xff
 8006fa6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8006faa:	f001 fc8b 	bl	80088c4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006fae:	f001 fc59 	bl	8008864 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006fb8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006fba:	e011      	b.n	8006fe0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	691b      	ldr	r3, [r3, #16]
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d012      	beq.n	8006fea <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	3310      	adds	r3, #16
 8006fc8:	4618      	mov	r0, r3
 8006fca:	f000 fd2b 	bl	8007a24 <xTaskRemoveFromEventList>
 8006fce:	4603      	mov	r3, r0
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d001      	beq.n	8006fd8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006fd4:	f000 fe02 	bl	8007bdc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006fd8:	7bbb      	ldrb	r3, [r7, #14]
 8006fda:	3b01      	subs	r3, #1
 8006fdc:	b2db      	uxtb	r3, r3
 8006fde:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006fe0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	dce9      	bgt.n	8006fbc <prvUnlockQueue+0x60>
 8006fe8:	e000      	b.n	8006fec <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006fea:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	22ff      	movs	r2, #255	; 0xff
 8006ff0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8006ff4:	f001 fc66 	bl	80088c4 <vPortExitCritical>
}
 8006ff8:	bf00      	nop
 8006ffa:	3710      	adds	r7, #16
 8006ffc:	46bd      	mov	sp, r7
 8006ffe:	bd80      	pop	{r7, pc}

08007000 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007000:	b580      	push	{r7, lr}
 8007002:	b084      	sub	sp, #16
 8007004:	af00      	add	r7, sp, #0
 8007006:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007008:	f001 fc2c 	bl	8008864 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007010:	2b00      	cmp	r3, #0
 8007012:	d102      	bne.n	800701a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007014:	2301      	movs	r3, #1
 8007016:	60fb      	str	r3, [r7, #12]
 8007018:	e001      	b.n	800701e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800701a:	2300      	movs	r3, #0
 800701c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800701e:	f001 fc51 	bl	80088c4 <vPortExitCritical>

	return xReturn;
 8007022:	68fb      	ldr	r3, [r7, #12]
}
 8007024:	4618      	mov	r0, r3
 8007026:	3710      	adds	r7, #16
 8007028:	46bd      	mov	sp, r7
 800702a:	bd80      	pop	{r7, pc}

0800702c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800702c:	b580      	push	{r7, lr}
 800702e:	b084      	sub	sp, #16
 8007030:	af00      	add	r7, sp, #0
 8007032:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007034:	f001 fc16 	bl	8008864 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007040:	429a      	cmp	r2, r3
 8007042:	d102      	bne.n	800704a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007044:	2301      	movs	r3, #1
 8007046:	60fb      	str	r3, [r7, #12]
 8007048:	e001      	b.n	800704e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800704a:	2300      	movs	r3, #0
 800704c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800704e:	f001 fc39 	bl	80088c4 <vPortExitCritical>

	return xReturn;
 8007052:	68fb      	ldr	r3, [r7, #12]
}
 8007054:	4618      	mov	r0, r3
 8007056:	3710      	adds	r7, #16
 8007058:	46bd      	mov	sp, r7
 800705a:	bd80      	pop	{r7, pc}

0800705c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800705c:	b480      	push	{r7}
 800705e:	b085      	sub	sp, #20
 8007060:	af00      	add	r7, sp, #0
 8007062:	6078      	str	r0, [r7, #4]
 8007064:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007066:	2300      	movs	r3, #0
 8007068:	60fb      	str	r3, [r7, #12]
 800706a:	e014      	b.n	8007096 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800706c:	4a0f      	ldr	r2, [pc, #60]	; (80070ac <vQueueAddToRegistry+0x50>)
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007074:	2b00      	cmp	r3, #0
 8007076:	d10b      	bne.n	8007090 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007078:	490c      	ldr	r1, [pc, #48]	; (80070ac <vQueueAddToRegistry+0x50>)
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	683a      	ldr	r2, [r7, #0]
 800707e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007082:	4a0a      	ldr	r2, [pc, #40]	; (80070ac <vQueueAddToRegistry+0x50>)
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	00db      	lsls	r3, r3, #3
 8007088:	4413      	add	r3, r2
 800708a:	687a      	ldr	r2, [r7, #4]
 800708c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800708e:	e006      	b.n	800709e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	3301      	adds	r3, #1
 8007094:	60fb      	str	r3, [r7, #12]
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	2b07      	cmp	r3, #7
 800709a:	d9e7      	bls.n	800706c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800709c:	bf00      	nop
 800709e:	bf00      	nop
 80070a0:	3714      	adds	r7, #20
 80070a2:	46bd      	mov	sp, r7
 80070a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a8:	4770      	bx	lr
 80070aa:	bf00      	nop
 80070ac:	20000c78 	.word	0x20000c78

080070b0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80070b0:	b580      	push	{r7, lr}
 80070b2:	b086      	sub	sp, #24
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	60f8      	str	r0, [r7, #12]
 80070b8:	60b9      	str	r1, [r7, #8]
 80070ba:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80070c0:	f001 fbd0 	bl	8008864 <vPortEnterCritical>
 80070c4:	697b      	ldr	r3, [r7, #20]
 80070c6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80070ca:	b25b      	sxtb	r3, r3
 80070cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070d0:	d103      	bne.n	80070da <vQueueWaitForMessageRestricted+0x2a>
 80070d2:	697b      	ldr	r3, [r7, #20]
 80070d4:	2200      	movs	r2, #0
 80070d6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80070da:	697b      	ldr	r3, [r7, #20]
 80070dc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80070e0:	b25b      	sxtb	r3, r3
 80070e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070e6:	d103      	bne.n	80070f0 <vQueueWaitForMessageRestricted+0x40>
 80070e8:	697b      	ldr	r3, [r7, #20]
 80070ea:	2200      	movs	r2, #0
 80070ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80070f0:	f001 fbe8 	bl	80088c4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80070f4:	697b      	ldr	r3, [r7, #20]
 80070f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d106      	bne.n	800710a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80070fc:	697b      	ldr	r3, [r7, #20]
 80070fe:	3324      	adds	r3, #36	; 0x24
 8007100:	687a      	ldr	r2, [r7, #4]
 8007102:	68b9      	ldr	r1, [r7, #8]
 8007104:	4618      	mov	r0, r3
 8007106:	f000 fc61 	bl	80079cc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800710a:	6978      	ldr	r0, [r7, #20]
 800710c:	f7ff ff26 	bl	8006f5c <prvUnlockQueue>
	}
 8007110:	bf00      	nop
 8007112:	3718      	adds	r7, #24
 8007114:	46bd      	mov	sp, r7
 8007116:	bd80      	pop	{r7, pc}

08007118 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007118:	b580      	push	{r7, lr}
 800711a:	b08e      	sub	sp, #56	; 0x38
 800711c:	af04      	add	r7, sp, #16
 800711e:	60f8      	str	r0, [r7, #12]
 8007120:	60b9      	str	r1, [r7, #8]
 8007122:	607a      	str	r2, [r7, #4]
 8007124:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007126:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007128:	2b00      	cmp	r3, #0
 800712a:	d10a      	bne.n	8007142 <xTaskCreateStatic+0x2a>
	__asm volatile
 800712c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007130:	f383 8811 	msr	BASEPRI, r3
 8007134:	f3bf 8f6f 	isb	sy
 8007138:	f3bf 8f4f 	dsb	sy
 800713c:	623b      	str	r3, [r7, #32]
}
 800713e:	bf00      	nop
 8007140:	e7fe      	b.n	8007140 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007142:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007144:	2b00      	cmp	r3, #0
 8007146:	d10a      	bne.n	800715e <xTaskCreateStatic+0x46>
	__asm volatile
 8007148:	f04f 0350 	mov.w	r3, #80	; 0x50
 800714c:	f383 8811 	msr	BASEPRI, r3
 8007150:	f3bf 8f6f 	isb	sy
 8007154:	f3bf 8f4f 	dsb	sy
 8007158:	61fb      	str	r3, [r7, #28]
}
 800715a:	bf00      	nop
 800715c:	e7fe      	b.n	800715c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800715e:	23bc      	movs	r3, #188	; 0xbc
 8007160:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007162:	693b      	ldr	r3, [r7, #16]
 8007164:	2bbc      	cmp	r3, #188	; 0xbc
 8007166:	d00a      	beq.n	800717e <xTaskCreateStatic+0x66>
	__asm volatile
 8007168:	f04f 0350 	mov.w	r3, #80	; 0x50
 800716c:	f383 8811 	msr	BASEPRI, r3
 8007170:	f3bf 8f6f 	isb	sy
 8007174:	f3bf 8f4f 	dsb	sy
 8007178:	61bb      	str	r3, [r7, #24]
}
 800717a:	bf00      	nop
 800717c:	e7fe      	b.n	800717c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800717e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007180:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007182:	2b00      	cmp	r3, #0
 8007184:	d01e      	beq.n	80071c4 <xTaskCreateStatic+0xac>
 8007186:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007188:	2b00      	cmp	r3, #0
 800718a:	d01b      	beq.n	80071c4 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800718c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800718e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007190:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007192:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007194:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007198:	2202      	movs	r2, #2
 800719a:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800719e:	2300      	movs	r3, #0
 80071a0:	9303      	str	r3, [sp, #12]
 80071a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071a4:	9302      	str	r3, [sp, #8]
 80071a6:	f107 0314 	add.w	r3, r7, #20
 80071aa:	9301      	str	r3, [sp, #4]
 80071ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071ae:	9300      	str	r3, [sp, #0]
 80071b0:	683b      	ldr	r3, [r7, #0]
 80071b2:	687a      	ldr	r2, [r7, #4]
 80071b4:	68b9      	ldr	r1, [r7, #8]
 80071b6:	68f8      	ldr	r0, [r7, #12]
 80071b8:	f000 f850 	bl	800725c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80071bc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80071be:	f000 f8f3 	bl	80073a8 <prvAddNewTaskToReadyList>
 80071c2:	e001      	b.n	80071c8 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80071c4:	2300      	movs	r3, #0
 80071c6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80071c8:	697b      	ldr	r3, [r7, #20]
	}
 80071ca:	4618      	mov	r0, r3
 80071cc:	3728      	adds	r7, #40	; 0x28
 80071ce:	46bd      	mov	sp, r7
 80071d0:	bd80      	pop	{r7, pc}

080071d2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80071d2:	b580      	push	{r7, lr}
 80071d4:	b08c      	sub	sp, #48	; 0x30
 80071d6:	af04      	add	r7, sp, #16
 80071d8:	60f8      	str	r0, [r7, #12]
 80071da:	60b9      	str	r1, [r7, #8]
 80071dc:	603b      	str	r3, [r7, #0]
 80071de:	4613      	mov	r3, r2
 80071e0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80071e2:	88fb      	ldrh	r3, [r7, #6]
 80071e4:	009b      	lsls	r3, r3, #2
 80071e6:	4618      	mov	r0, r3
 80071e8:	f001 fc5e 	bl	8008aa8 <pvPortMalloc>
 80071ec:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80071ee:	697b      	ldr	r3, [r7, #20]
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d00e      	beq.n	8007212 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80071f4:	20bc      	movs	r0, #188	; 0xbc
 80071f6:	f001 fc57 	bl	8008aa8 <pvPortMalloc>
 80071fa:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80071fc:	69fb      	ldr	r3, [r7, #28]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d003      	beq.n	800720a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007202:	69fb      	ldr	r3, [r7, #28]
 8007204:	697a      	ldr	r2, [r7, #20]
 8007206:	631a      	str	r2, [r3, #48]	; 0x30
 8007208:	e005      	b.n	8007216 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800720a:	6978      	ldr	r0, [r7, #20]
 800720c:	f001 fd18 	bl	8008c40 <vPortFree>
 8007210:	e001      	b.n	8007216 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007212:	2300      	movs	r3, #0
 8007214:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007216:	69fb      	ldr	r3, [r7, #28]
 8007218:	2b00      	cmp	r3, #0
 800721a:	d017      	beq.n	800724c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800721c:	69fb      	ldr	r3, [r7, #28]
 800721e:	2200      	movs	r2, #0
 8007220:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007224:	88fa      	ldrh	r2, [r7, #6]
 8007226:	2300      	movs	r3, #0
 8007228:	9303      	str	r3, [sp, #12]
 800722a:	69fb      	ldr	r3, [r7, #28]
 800722c:	9302      	str	r3, [sp, #8]
 800722e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007230:	9301      	str	r3, [sp, #4]
 8007232:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007234:	9300      	str	r3, [sp, #0]
 8007236:	683b      	ldr	r3, [r7, #0]
 8007238:	68b9      	ldr	r1, [r7, #8]
 800723a:	68f8      	ldr	r0, [r7, #12]
 800723c:	f000 f80e 	bl	800725c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007240:	69f8      	ldr	r0, [r7, #28]
 8007242:	f000 f8b1 	bl	80073a8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007246:	2301      	movs	r3, #1
 8007248:	61bb      	str	r3, [r7, #24]
 800724a:	e002      	b.n	8007252 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800724c:	f04f 33ff 	mov.w	r3, #4294967295
 8007250:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007252:	69bb      	ldr	r3, [r7, #24]
	}
 8007254:	4618      	mov	r0, r3
 8007256:	3720      	adds	r7, #32
 8007258:	46bd      	mov	sp, r7
 800725a:	bd80      	pop	{r7, pc}

0800725c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800725c:	b580      	push	{r7, lr}
 800725e:	b088      	sub	sp, #32
 8007260:	af00      	add	r7, sp, #0
 8007262:	60f8      	str	r0, [r7, #12]
 8007264:	60b9      	str	r1, [r7, #8]
 8007266:	607a      	str	r2, [r7, #4]
 8007268:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800726a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800726c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	009b      	lsls	r3, r3, #2
 8007272:	461a      	mov	r2, r3
 8007274:	21a5      	movs	r1, #165	; 0xa5
 8007276:	f001 ff32 	bl	80090de <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800727a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800727c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007284:	3b01      	subs	r3, #1
 8007286:	009b      	lsls	r3, r3, #2
 8007288:	4413      	add	r3, r2
 800728a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800728c:	69bb      	ldr	r3, [r7, #24]
 800728e:	f023 0307 	bic.w	r3, r3, #7
 8007292:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007294:	69bb      	ldr	r3, [r7, #24]
 8007296:	f003 0307 	and.w	r3, r3, #7
 800729a:	2b00      	cmp	r3, #0
 800729c:	d00a      	beq.n	80072b4 <prvInitialiseNewTask+0x58>
	__asm volatile
 800729e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072a2:	f383 8811 	msr	BASEPRI, r3
 80072a6:	f3bf 8f6f 	isb	sy
 80072aa:	f3bf 8f4f 	dsb	sy
 80072ae:	617b      	str	r3, [r7, #20]
}
 80072b0:	bf00      	nop
 80072b2:	e7fe      	b.n	80072b2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80072b4:	68bb      	ldr	r3, [r7, #8]
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d01f      	beq.n	80072fa <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80072ba:	2300      	movs	r3, #0
 80072bc:	61fb      	str	r3, [r7, #28]
 80072be:	e012      	b.n	80072e6 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80072c0:	68ba      	ldr	r2, [r7, #8]
 80072c2:	69fb      	ldr	r3, [r7, #28]
 80072c4:	4413      	add	r3, r2
 80072c6:	7819      	ldrb	r1, [r3, #0]
 80072c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80072ca:	69fb      	ldr	r3, [r7, #28]
 80072cc:	4413      	add	r3, r2
 80072ce:	3334      	adds	r3, #52	; 0x34
 80072d0:	460a      	mov	r2, r1
 80072d2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80072d4:	68ba      	ldr	r2, [r7, #8]
 80072d6:	69fb      	ldr	r3, [r7, #28]
 80072d8:	4413      	add	r3, r2
 80072da:	781b      	ldrb	r3, [r3, #0]
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d006      	beq.n	80072ee <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80072e0:	69fb      	ldr	r3, [r7, #28]
 80072e2:	3301      	adds	r3, #1
 80072e4:	61fb      	str	r3, [r7, #28]
 80072e6:	69fb      	ldr	r3, [r7, #28]
 80072e8:	2b0f      	cmp	r3, #15
 80072ea:	d9e9      	bls.n	80072c0 <prvInitialiseNewTask+0x64>
 80072ec:	e000      	b.n	80072f0 <prvInitialiseNewTask+0x94>
			{
				break;
 80072ee:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80072f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072f2:	2200      	movs	r2, #0
 80072f4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80072f8:	e003      	b.n	8007302 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80072fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072fc:	2200      	movs	r2, #0
 80072fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007302:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007304:	2b37      	cmp	r3, #55	; 0x37
 8007306:	d901      	bls.n	800730c <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007308:	2337      	movs	r3, #55	; 0x37
 800730a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800730c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800730e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007310:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007312:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007314:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007316:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007318:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800731a:	2200      	movs	r2, #0
 800731c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800731e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007320:	3304      	adds	r3, #4
 8007322:	4618      	mov	r0, r3
 8007324:	f7ff f978 	bl	8006618 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007328:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800732a:	3318      	adds	r3, #24
 800732c:	4618      	mov	r0, r3
 800732e:	f7ff f973 	bl	8006618 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007332:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007334:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007336:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007338:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800733a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800733e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007340:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007342:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007344:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007346:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007348:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800734a:	2200      	movs	r2, #0
 800734c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007350:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007352:	2200      	movs	r2, #0
 8007354:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007358:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800735a:	3354      	adds	r3, #84	; 0x54
 800735c:	2260      	movs	r2, #96	; 0x60
 800735e:	2100      	movs	r1, #0
 8007360:	4618      	mov	r0, r3
 8007362:	f001 febc 	bl	80090de <memset>
 8007366:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007368:	4a0c      	ldr	r2, [pc, #48]	; (800739c <prvInitialiseNewTask+0x140>)
 800736a:	659a      	str	r2, [r3, #88]	; 0x58
 800736c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800736e:	4a0c      	ldr	r2, [pc, #48]	; (80073a0 <prvInitialiseNewTask+0x144>)
 8007370:	65da      	str	r2, [r3, #92]	; 0x5c
 8007372:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007374:	4a0b      	ldr	r2, [pc, #44]	; (80073a4 <prvInitialiseNewTask+0x148>)
 8007376:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007378:	683a      	ldr	r2, [r7, #0]
 800737a:	68f9      	ldr	r1, [r7, #12]
 800737c:	69b8      	ldr	r0, [r7, #24]
 800737e:	f001 f941 	bl	8008604 <pxPortInitialiseStack>
 8007382:	4602      	mov	r2, r0
 8007384:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007386:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007388:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800738a:	2b00      	cmp	r3, #0
 800738c:	d002      	beq.n	8007394 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800738e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007390:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007392:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007394:	bf00      	nop
 8007396:	3720      	adds	r7, #32
 8007398:	46bd      	mov	sp, r7
 800739a:	bd80      	pop	{r7, pc}
 800739c:	0800c034 	.word	0x0800c034
 80073a0:	0800c054 	.word	0x0800c054
 80073a4:	0800c014 	.word	0x0800c014

080073a8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80073a8:	b580      	push	{r7, lr}
 80073aa:	b082      	sub	sp, #8
 80073ac:	af00      	add	r7, sp, #0
 80073ae:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80073b0:	f001 fa58 	bl	8008864 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80073b4:	4b2d      	ldr	r3, [pc, #180]	; (800746c <prvAddNewTaskToReadyList+0xc4>)
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	3301      	adds	r3, #1
 80073ba:	4a2c      	ldr	r2, [pc, #176]	; (800746c <prvAddNewTaskToReadyList+0xc4>)
 80073bc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80073be:	4b2c      	ldr	r3, [pc, #176]	; (8007470 <prvAddNewTaskToReadyList+0xc8>)
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d109      	bne.n	80073da <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80073c6:	4a2a      	ldr	r2, [pc, #168]	; (8007470 <prvAddNewTaskToReadyList+0xc8>)
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80073cc:	4b27      	ldr	r3, [pc, #156]	; (800746c <prvAddNewTaskToReadyList+0xc4>)
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	2b01      	cmp	r3, #1
 80073d2:	d110      	bne.n	80073f6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80073d4:	f000 fc26 	bl	8007c24 <prvInitialiseTaskLists>
 80073d8:	e00d      	b.n	80073f6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80073da:	4b26      	ldr	r3, [pc, #152]	; (8007474 <prvAddNewTaskToReadyList+0xcc>)
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d109      	bne.n	80073f6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80073e2:	4b23      	ldr	r3, [pc, #140]	; (8007470 <prvAddNewTaskToReadyList+0xc8>)
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073ec:	429a      	cmp	r2, r3
 80073ee:	d802      	bhi.n	80073f6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80073f0:	4a1f      	ldr	r2, [pc, #124]	; (8007470 <prvAddNewTaskToReadyList+0xc8>)
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80073f6:	4b20      	ldr	r3, [pc, #128]	; (8007478 <prvAddNewTaskToReadyList+0xd0>)
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	3301      	adds	r3, #1
 80073fc:	4a1e      	ldr	r2, [pc, #120]	; (8007478 <prvAddNewTaskToReadyList+0xd0>)
 80073fe:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007400:	4b1d      	ldr	r3, [pc, #116]	; (8007478 <prvAddNewTaskToReadyList+0xd0>)
 8007402:	681a      	ldr	r2, [r3, #0]
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800740c:	4b1b      	ldr	r3, [pc, #108]	; (800747c <prvAddNewTaskToReadyList+0xd4>)
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	429a      	cmp	r2, r3
 8007412:	d903      	bls.n	800741c <prvAddNewTaskToReadyList+0x74>
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007418:	4a18      	ldr	r2, [pc, #96]	; (800747c <prvAddNewTaskToReadyList+0xd4>)
 800741a:	6013      	str	r3, [r2, #0]
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007420:	4613      	mov	r3, r2
 8007422:	009b      	lsls	r3, r3, #2
 8007424:	4413      	add	r3, r2
 8007426:	009b      	lsls	r3, r3, #2
 8007428:	4a15      	ldr	r2, [pc, #84]	; (8007480 <prvAddNewTaskToReadyList+0xd8>)
 800742a:	441a      	add	r2, r3
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	3304      	adds	r3, #4
 8007430:	4619      	mov	r1, r3
 8007432:	4610      	mov	r0, r2
 8007434:	f7ff f8fd 	bl	8006632 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007438:	f001 fa44 	bl	80088c4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800743c:	4b0d      	ldr	r3, [pc, #52]	; (8007474 <prvAddNewTaskToReadyList+0xcc>)
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	2b00      	cmp	r3, #0
 8007442:	d00e      	beq.n	8007462 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007444:	4b0a      	ldr	r3, [pc, #40]	; (8007470 <prvAddNewTaskToReadyList+0xc8>)
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800744e:	429a      	cmp	r2, r3
 8007450:	d207      	bcs.n	8007462 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007452:	4b0c      	ldr	r3, [pc, #48]	; (8007484 <prvAddNewTaskToReadyList+0xdc>)
 8007454:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007458:	601a      	str	r2, [r3, #0]
 800745a:	f3bf 8f4f 	dsb	sy
 800745e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007462:	bf00      	nop
 8007464:	3708      	adds	r7, #8
 8007466:	46bd      	mov	sp, r7
 8007468:	bd80      	pop	{r7, pc}
 800746a:	bf00      	nop
 800746c:	2000118c 	.word	0x2000118c
 8007470:	20000cb8 	.word	0x20000cb8
 8007474:	20001198 	.word	0x20001198
 8007478:	200011a8 	.word	0x200011a8
 800747c:	20001194 	.word	0x20001194
 8007480:	20000cbc 	.word	0x20000cbc
 8007484:	e000ed04 	.word	0xe000ed04

08007488 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007488:	b580      	push	{r7, lr}
 800748a:	b084      	sub	sp, #16
 800748c:	af00      	add	r7, sp, #0
 800748e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007490:	2300      	movs	r3, #0
 8007492:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	2b00      	cmp	r3, #0
 8007498:	d017      	beq.n	80074ca <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800749a:	4b13      	ldr	r3, [pc, #76]	; (80074e8 <vTaskDelay+0x60>)
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d00a      	beq.n	80074b8 <vTaskDelay+0x30>
	__asm volatile
 80074a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074a6:	f383 8811 	msr	BASEPRI, r3
 80074aa:	f3bf 8f6f 	isb	sy
 80074ae:	f3bf 8f4f 	dsb	sy
 80074b2:	60bb      	str	r3, [r7, #8]
}
 80074b4:	bf00      	nop
 80074b6:	e7fe      	b.n	80074b6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80074b8:	f000 f88a 	bl	80075d0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80074bc:	2100      	movs	r1, #0
 80074be:	6878      	ldr	r0, [r7, #4]
 80074c0:	f000 fcfe 	bl	8007ec0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80074c4:	f000 f892 	bl	80075ec <xTaskResumeAll>
 80074c8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d107      	bne.n	80074e0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80074d0:	4b06      	ldr	r3, [pc, #24]	; (80074ec <vTaskDelay+0x64>)
 80074d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80074d6:	601a      	str	r2, [r3, #0]
 80074d8:	f3bf 8f4f 	dsb	sy
 80074dc:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80074e0:	bf00      	nop
 80074e2:	3710      	adds	r7, #16
 80074e4:	46bd      	mov	sp, r7
 80074e6:	bd80      	pop	{r7, pc}
 80074e8:	200011b4 	.word	0x200011b4
 80074ec:	e000ed04 	.word	0xe000ed04

080074f0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80074f0:	b580      	push	{r7, lr}
 80074f2:	b08a      	sub	sp, #40	; 0x28
 80074f4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80074f6:	2300      	movs	r3, #0
 80074f8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80074fa:	2300      	movs	r3, #0
 80074fc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80074fe:	463a      	mov	r2, r7
 8007500:	1d39      	adds	r1, r7, #4
 8007502:	f107 0308 	add.w	r3, r7, #8
 8007506:	4618      	mov	r0, r3
 8007508:	f7ff f832 	bl	8006570 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800750c:	6839      	ldr	r1, [r7, #0]
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	68ba      	ldr	r2, [r7, #8]
 8007512:	9202      	str	r2, [sp, #8]
 8007514:	9301      	str	r3, [sp, #4]
 8007516:	2300      	movs	r3, #0
 8007518:	9300      	str	r3, [sp, #0]
 800751a:	2300      	movs	r3, #0
 800751c:	460a      	mov	r2, r1
 800751e:	4924      	ldr	r1, [pc, #144]	; (80075b0 <vTaskStartScheduler+0xc0>)
 8007520:	4824      	ldr	r0, [pc, #144]	; (80075b4 <vTaskStartScheduler+0xc4>)
 8007522:	f7ff fdf9 	bl	8007118 <xTaskCreateStatic>
 8007526:	4603      	mov	r3, r0
 8007528:	4a23      	ldr	r2, [pc, #140]	; (80075b8 <vTaskStartScheduler+0xc8>)
 800752a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800752c:	4b22      	ldr	r3, [pc, #136]	; (80075b8 <vTaskStartScheduler+0xc8>)
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	2b00      	cmp	r3, #0
 8007532:	d002      	beq.n	800753a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007534:	2301      	movs	r3, #1
 8007536:	617b      	str	r3, [r7, #20]
 8007538:	e001      	b.n	800753e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800753a:	2300      	movs	r3, #0
 800753c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800753e:	697b      	ldr	r3, [r7, #20]
 8007540:	2b01      	cmp	r3, #1
 8007542:	d102      	bne.n	800754a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007544:	f000 fd10 	bl	8007f68 <xTimerCreateTimerTask>
 8007548:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800754a:	697b      	ldr	r3, [r7, #20]
 800754c:	2b01      	cmp	r3, #1
 800754e:	d11b      	bne.n	8007588 <vTaskStartScheduler+0x98>
	__asm volatile
 8007550:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007554:	f383 8811 	msr	BASEPRI, r3
 8007558:	f3bf 8f6f 	isb	sy
 800755c:	f3bf 8f4f 	dsb	sy
 8007560:	613b      	str	r3, [r7, #16]
}
 8007562:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007564:	4b15      	ldr	r3, [pc, #84]	; (80075bc <vTaskStartScheduler+0xcc>)
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	3354      	adds	r3, #84	; 0x54
 800756a:	4a15      	ldr	r2, [pc, #84]	; (80075c0 <vTaskStartScheduler+0xd0>)
 800756c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800756e:	4b15      	ldr	r3, [pc, #84]	; (80075c4 <vTaskStartScheduler+0xd4>)
 8007570:	f04f 32ff 	mov.w	r2, #4294967295
 8007574:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007576:	4b14      	ldr	r3, [pc, #80]	; (80075c8 <vTaskStartScheduler+0xd8>)
 8007578:	2201      	movs	r2, #1
 800757a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800757c:	4b13      	ldr	r3, [pc, #76]	; (80075cc <vTaskStartScheduler+0xdc>)
 800757e:	2200      	movs	r2, #0
 8007580:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007582:	f001 f8cd 	bl	8008720 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007586:	e00e      	b.n	80075a6 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007588:	697b      	ldr	r3, [r7, #20]
 800758a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800758e:	d10a      	bne.n	80075a6 <vTaskStartScheduler+0xb6>
	__asm volatile
 8007590:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007594:	f383 8811 	msr	BASEPRI, r3
 8007598:	f3bf 8f6f 	isb	sy
 800759c:	f3bf 8f4f 	dsb	sy
 80075a0:	60fb      	str	r3, [r7, #12]
}
 80075a2:	bf00      	nop
 80075a4:	e7fe      	b.n	80075a4 <vTaskStartScheduler+0xb4>
}
 80075a6:	bf00      	nop
 80075a8:	3718      	adds	r7, #24
 80075aa:	46bd      	mov	sp, r7
 80075ac:	bd80      	pop	{r7, pc}
 80075ae:	bf00      	nop
 80075b0:	0800bf48 	.word	0x0800bf48
 80075b4:	08007bf5 	.word	0x08007bf5
 80075b8:	200011b0 	.word	0x200011b0
 80075bc:	20000cb8 	.word	0x20000cb8
 80075c0:	20000010 	.word	0x20000010
 80075c4:	200011ac 	.word	0x200011ac
 80075c8:	20001198 	.word	0x20001198
 80075cc:	20001190 	.word	0x20001190

080075d0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80075d0:	b480      	push	{r7}
 80075d2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80075d4:	4b04      	ldr	r3, [pc, #16]	; (80075e8 <vTaskSuspendAll+0x18>)
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	3301      	adds	r3, #1
 80075da:	4a03      	ldr	r2, [pc, #12]	; (80075e8 <vTaskSuspendAll+0x18>)
 80075dc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80075de:	bf00      	nop
 80075e0:	46bd      	mov	sp, r7
 80075e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e6:	4770      	bx	lr
 80075e8:	200011b4 	.word	0x200011b4

080075ec <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80075ec:	b580      	push	{r7, lr}
 80075ee:	b084      	sub	sp, #16
 80075f0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80075f2:	2300      	movs	r3, #0
 80075f4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80075f6:	2300      	movs	r3, #0
 80075f8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80075fa:	4b42      	ldr	r3, [pc, #264]	; (8007704 <xTaskResumeAll+0x118>)
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d10a      	bne.n	8007618 <xTaskResumeAll+0x2c>
	__asm volatile
 8007602:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007606:	f383 8811 	msr	BASEPRI, r3
 800760a:	f3bf 8f6f 	isb	sy
 800760e:	f3bf 8f4f 	dsb	sy
 8007612:	603b      	str	r3, [r7, #0]
}
 8007614:	bf00      	nop
 8007616:	e7fe      	b.n	8007616 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007618:	f001 f924 	bl	8008864 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800761c:	4b39      	ldr	r3, [pc, #228]	; (8007704 <xTaskResumeAll+0x118>)
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	3b01      	subs	r3, #1
 8007622:	4a38      	ldr	r2, [pc, #224]	; (8007704 <xTaskResumeAll+0x118>)
 8007624:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007626:	4b37      	ldr	r3, [pc, #220]	; (8007704 <xTaskResumeAll+0x118>)
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	2b00      	cmp	r3, #0
 800762c:	d162      	bne.n	80076f4 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800762e:	4b36      	ldr	r3, [pc, #216]	; (8007708 <xTaskResumeAll+0x11c>)
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	2b00      	cmp	r3, #0
 8007634:	d05e      	beq.n	80076f4 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007636:	e02f      	b.n	8007698 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007638:	4b34      	ldr	r3, [pc, #208]	; (800770c <xTaskResumeAll+0x120>)
 800763a:	68db      	ldr	r3, [r3, #12]
 800763c:	68db      	ldr	r3, [r3, #12]
 800763e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	3318      	adds	r3, #24
 8007644:	4618      	mov	r0, r3
 8007646:	f7ff f851 	bl	80066ec <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	3304      	adds	r3, #4
 800764e:	4618      	mov	r0, r3
 8007650:	f7ff f84c 	bl	80066ec <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007658:	4b2d      	ldr	r3, [pc, #180]	; (8007710 <xTaskResumeAll+0x124>)
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	429a      	cmp	r2, r3
 800765e:	d903      	bls.n	8007668 <xTaskResumeAll+0x7c>
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007664:	4a2a      	ldr	r2, [pc, #168]	; (8007710 <xTaskResumeAll+0x124>)
 8007666:	6013      	str	r3, [r2, #0]
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800766c:	4613      	mov	r3, r2
 800766e:	009b      	lsls	r3, r3, #2
 8007670:	4413      	add	r3, r2
 8007672:	009b      	lsls	r3, r3, #2
 8007674:	4a27      	ldr	r2, [pc, #156]	; (8007714 <xTaskResumeAll+0x128>)
 8007676:	441a      	add	r2, r3
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	3304      	adds	r3, #4
 800767c:	4619      	mov	r1, r3
 800767e:	4610      	mov	r0, r2
 8007680:	f7fe ffd7 	bl	8006632 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007688:	4b23      	ldr	r3, [pc, #140]	; (8007718 <xTaskResumeAll+0x12c>)
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800768e:	429a      	cmp	r2, r3
 8007690:	d302      	bcc.n	8007698 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8007692:	4b22      	ldr	r3, [pc, #136]	; (800771c <xTaskResumeAll+0x130>)
 8007694:	2201      	movs	r2, #1
 8007696:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007698:	4b1c      	ldr	r3, [pc, #112]	; (800770c <xTaskResumeAll+0x120>)
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	2b00      	cmp	r3, #0
 800769e:	d1cb      	bne.n	8007638 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d001      	beq.n	80076aa <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80076a6:	f000 fb5f 	bl	8007d68 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80076aa:	4b1d      	ldr	r3, [pc, #116]	; (8007720 <xTaskResumeAll+0x134>)
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d010      	beq.n	80076d8 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80076b6:	f000 f847 	bl	8007748 <xTaskIncrementTick>
 80076ba:	4603      	mov	r3, r0
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d002      	beq.n	80076c6 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80076c0:	4b16      	ldr	r3, [pc, #88]	; (800771c <xTaskResumeAll+0x130>)
 80076c2:	2201      	movs	r2, #1
 80076c4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	3b01      	subs	r3, #1
 80076ca:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d1f1      	bne.n	80076b6 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80076d2:	4b13      	ldr	r3, [pc, #76]	; (8007720 <xTaskResumeAll+0x134>)
 80076d4:	2200      	movs	r2, #0
 80076d6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80076d8:	4b10      	ldr	r3, [pc, #64]	; (800771c <xTaskResumeAll+0x130>)
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d009      	beq.n	80076f4 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80076e0:	2301      	movs	r3, #1
 80076e2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80076e4:	4b0f      	ldr	r3, [pc, #60]	; (8007724 <xTaskResumeAll+0x138>)
 80076e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80076ea:	601a      	str	r2, [r3, #0]
 80076ec:	f3bf 8f4f 	dsb	sy
 80076f0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80076f4:	f001 f8e6 	bl	80088c4 <vPortExitCritical>

	return xAlreadyYielded;
 80076f8:	68bb      	ldr	r3, [r7, #8]
}
 80076fa:	4618      	mov	r0, r3
 80076fc:	3710      	adds	r7, #16
 80076fe:	46bd      	mov	sp, r7
 8007700:	bd80      	pop	{r7, pc}
 8007702:	bf00      	nop
 8007704:	200011b4 	.word	0x200011b4
 8007708:	2000118c 	.word	0x2000118c
 800770c:	2000114c 	.word	0x2000114c
 8007710:	20001194 	.word	0x20001194
 8007714:	20000cbc 	.word	0x20000cbc
 8007718:	20000cb8 	.word	0x20000cb8
 800771c:	200011a0 	.word	0x200011a0
 8007720:	2000119c 	.word	0x2000119c
 8007724:	e000ed04 	.word	0xe000ed04

08007728 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007728:	b480      	push	{r7}
 800772a:	b083      	sub	sp, #12
 800772c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800772e:	4b05      	ldr	r3, [pc, #20]	; (8007744 <xTaskGetTickCount+0x1c>)
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007734:	687b      	ldr	r3, [r7, #4]
}
 8007736:	4618      	mov	r0, r3
 8007738:	370c      	adds	r7, #12
 800773a:	46bd      	mov	sp, r7
 800773c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007740:	4770      	bx	lr
 8007742:	bf00      	nop
 8007744:	20001190 	.word	0x20001190

08007748 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007748:	b580      	push	{r7, lr}
 800774a:	b086      	sub	sp, #24
 800774c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800774e:	2300      	movs	r3, #0
 8007750:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007752:	4b4f      	ldr	r3, [pc, #316]	; (8007890 <xTaskIncrementTick+0x148>)
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	2b00      	cmp	r3, #0
 8007758:	f040 808f 	bne.w	800787a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800775c:	4b4d      	ldr	r3, [pc, #308]	; (8007894 <xTaskIncrementTick+0x14c>)
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	3301      	adds	r3, #1
 8007762:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007764:	4a4b      	ldr	r2, [pc, #300]	; (8007894 <xTaskIncrementTick+0x14c>)
 8007766:	693b      	ldr	r3, [r7, #16]
 8007768:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800776a:	693b      	ldr	r3, [r7, #16]
 800776c:	2b00      	cmp	r3, #0
 800776e:	d120      	bne.n	80077b2 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8007770:	4b49      	ldr	r3, [pc, #292]	; (8007898 <xTaskIncrementTick+0x150>)
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	2b00      	cmp	r3, #0
 8007778:	d00a      	beq.n	8007790 <xTaskIncrementTick+0x48>
	__asm volatile
 800777a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800777e:	f383 8811 	msr	BASEPRI, r3
 8007782:	f3bf 8f6f 	isb	sy
 8007786:	f3bf 8f4f 	dsb	sy
 800778a:	603b      	str	r3, [r7, #0]
}
 800778c:	bf00      	nop
 800778e:	e7fe      	b.n	800778e <xTaskIncrementTick+0x46>
 8007790:	4b41      	ldr	r3, [pc, #260]	; (8007898 <xTaskIncrementTick+0x150>)
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	60fb      	str	r3, [r7, #12]
 8007796:	4b41      	ldr	r3, [pc, #260]	; (800789c <xTaskIncrementTick+0x154>)
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	4a3f      	ldr	r2, [pc, #252]	; (8007898 <xTaskIncrementTick+0x150>)
 800779c:	6013      	str	r3, [r2, #0]
 800779e:	4a3f      	ldr	r2, [pc, #252]	; (800789c <xTaskIncrementTick+0x154>)
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	6013      	str	r3, [r2, #0]
 80077a4:	4b3e      	ldr	r3, [pc, #248]	; (80078a0 <xTaskIncrementTick+0x158>)
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	3301      	adds	r3, #1
 80077aa:	4a3d      	ldr	r2, [pc, #244]	; (80078a0 <xTaskIncrementTick+0x158>)
 80077ac:	6013      	str	r3, [r2, #0]
 80077ae:	f000 fadb 	bl	8007d68 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80077b2:	4b3c      	ldr	r3, [pc, #240]	; (80078a4 <xTaskIncrementTick+0x15c>)
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	693a      	ldr	r2, [r7, #16]
 80077b8:	429a      	cmp	r2, r3
 80077ba:	d349      	bcc.n	8007850 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80077bc:	4b36      	ldr	r3, [pc, #216]	; (8007898 <xTaskIncrementTick+0x150>)
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d104      	bne.n	80077d0 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80077c6:	4b37      	ldr	r3, [pc, #220]	; (80078a4 <xTaskIncrementTick+0x15c>)
 80077c8:	f04f 32ff 	mov.w	r2, #4294967295
 80077cc:	601a      	str	r2, [r3, #0]
					break;
 80077ce:	e03f      	b.n	8007850 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80077d0:	4b31      	ldr	r3, [pc, #196]	; (8007898 <xTaskIncrementTick+0x150>)
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	68db      	ldr	r3, [r3, #12]
 80077d6:	68db      	ldr	r3, [r3, #12]
 80077d8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80077da:	68bb      	ldr	r3, [r7, #8]
 80077dc:	685b      	ldr	r3, [r3, #4]
 80077de:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80077e0:	693a      	ldr	r2, [r7, #16]
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	429a      	cmp	r2, r3
 80077e6:	d203      	bcs.n	80077f0 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80077e8:	4a2e      	ldr	r2, [pc, #184]	; (80078a4 <xTaskIncrementTick+0x15c>)
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80077ee:	e02f      	b.n	8007850 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80077f0:	68bb      	ldr	r3, [r7, #8]
 80077f2:	3304      	adds	r3, #4
 80077f4:	4618      	mov	r0, r3
 80077f6:	f7fe ff79 	bl	80066ec <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80077fa:	68bb      	ldr	r3, [r7, #8]
 80077fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d004      	beq.n	800780c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007802:	68bb      	ldr	r3, [r7, #8]
 8007804:	3318      	adds	r3, #24
 8007806:	4618      	mov	r0, r3
 8007808:	f7fe ff70 	bl	80066ec <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800780c:	68bb      	ldr	r3, [r7, #8]
 800780e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007810:	4b25      	ldr	r3, [pc, #148]	; (80078a8 <xTaskIncrementTick+0x160>)
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	429a      	cmp	r2, r3
 8007816:	d903      	bls.n	8007820 <xTaskIncrementTick+0xd8>
 8007818:	68bb      	ldr	r3, [r7, #8]
 800781a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800781c:	4a22      	ldr	r2, [pc, #136]	; (80078a8 <xTaskIncrementTick+0x160>)
 800781e:	6013      	str	r3, [r2, #0]
 8007820:	68bb      	ldr	r3, [r7, #8]
 8007822:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007824:	4613      	mov	r3, r2
 8007826:	009b      	lsls	r3, r3, #2
 8007828:	4413      	add	r3, r2
 800782a:	009b      	lsls	r3, r3, #2
 800782c:	4a1f      	ldr	r2, [pc, #124]	; (80078ac <xTaskIncrementTick+0x164>)
 800782e:	441a      	add	r2, r3
 8007830:	68bb      	ldr	r3, [r7, #8]
 8007832:	3304      	adds	r3, #4
 8007834:	4619      	mov	r1, r3
 8007836:	4610      	mov	r0, r2
 8007838:	f7fe fefb 	bl	8006632 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800783c:	68bb      	ldr	r3, [r7, #8]
 800783e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007840:	4b1b      	ldr	r3, [pc, #108]	; (80078b0 <xTaskIncrementTick+0x168>)
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007846:	429a      	cmp	r2, r3
 8007848:	d3b8      	bcc.n	80077bc <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800784a:	2301      	movs	r3, #1
 800784c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800784e:	e7b5      	b.n	80077bc <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007850:	4b17      	ldr	r3, [pc, #92]	; (80078b0 <xTaskIncrementTick+0x168>)
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007856:	4915      	ldr	r1, [pc, #84]	; (80078ac <xTaskIncrementTick+0x164>)
 8007858:	4613      	mov	r3, r2
 800785a:	009b      	lsls	r3, r3, #2
 800785c:	4413      	add	r3, r2
 800785e:	009b      	lsls	r3, r3, #2
 8007860:	440b      	add	r3, r1
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	2b01      	cmp	r3, #1
 8007866:	d901      	bls.n	800786c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8007868:	2301      	movs	r3, #1
 800786a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800786c:	4b11      	ldr	r3, [pc, #68]	; (80078b4 <xTaskIncrementTick+0x16c>)
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	2b00      	cmp	r3, #0
 8007872:	d007      	beq.n	8007884 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8007874:	2301      	movs	r3, #1
 8007876:	617b      	str	r3, [r7, #20]
 8007878:	e004      	b.n	8007884 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800787a:	4b0f      	ldr	r3, [pc, #60]	; (80078b8 <xTaskIncrementTick+0x170>)
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	3301      	adds	r3, #1
 8007880:	4a0d      	ldr	r2, [pc, #52]	; (80078b8 <xTaskIncrementTick+0x170>)
 8007882:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007884:	697b      	ldr	r3, [r7, #20]
}
 8007886:	4618      	mov	r0, r3
 8007888:	3718      	adds	r7, #24
 800788a:	46bd      	mov	sp, r7
 800788c:	bd80      	pop	{r7, pc}
 800788e:	bf00      	nop
 8007890:	200011b4 	.word	0x200011b4
 8007894:	20001190 	.word	0x20001190
 8007898:	20001144 	.word	0x20001144
 800789c:	20001148 	.word	0x20001148
 80078a0:	200011a4 	.word	0x200011a4
 80078a4:	200011ac 	.word	0x200011ac
 80078a8:	20001194 	.word	0x20001194
 80078ac:	20000cbc 	.word	0x20000cbc
 80078b0:	20000cb8 	.word	0x20000cb8
 80078b4:	200011a0 	.word	0x200011a0
 80078b8:	2000119c 	.word	0x2000119c

080078bc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80078bc:	b480      	push	{r7}
 80078be:	b085      	sub	sp, #20
 80078c0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80078c2:	4b2a      	ldr	r3, [pc, #168]	; (800796c <vTaskSwitchContext+0xb0>)
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d003      	beq.n	80078d2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80078ca:	4b29      	ldr	r3, [pc, #164]	; (8007970 <vTaskSwitchContext+0xb4>)
 80078cc:	2201      	movs	r2, #1
 80078ce:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80078d0:	e046      	b.n	8007960 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 80078d2:	4b27      	ldr	r3, [pc, #156]	; (8007970 <vTaskSwitchContext+0xb4>)
 80078d4:	2200      	movs	r2, #0
 80078d6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80078d8:	4b26      	ldr	r3, [pc, #152]	; (8007974 <vTaskSwitchContext+0xb8>)
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	60fb      	str	r3, [r7, #12]
 80078de:	e010      	b.n	8007902 <vTaskSwitchContext+0x46>
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d10a      	bne.n	80078fc <vTaskSwitchContext+0x40>
	__asm volatile
 80078e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078ea:	f383 8811 	msr	BASEPRI, r3
 80078ee:	f3bf 8f6f 	isb	sy
 80078f2:	f3bf 8f4f 	dsb	sy
 80078f6:	607b      	str	r3, [r7, #4]
}
 80078f8:	bf00      	nop
 80078fa:	e7fe      	b.n	80078fa <vTaskSwitchContext+0x3e>
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	3b01      	subs	r3, #1
 8007900:	60fb      	str	r3, [r7, #12]
 8007902:	491d      	ldr	r1, [pc, #116]	; (8007978 <vTaskSwitchContext+0xbc>)
 8007904:	68fa      	ldr	r2, [r7, #12]
 8007906:	4613      	mov	r3, r2
 8007908:	009b      	lsls	r3, r3, #2
 800790a:	4413      	add	r3, r2
 800790c:	009b      	lsls	r3, r3, #2
 800790e:	440b      	add	r3, r1
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	2b00      	cmp	r3, #0
 8007914:	d0e4      	beq.n	80078e0 <vTaskSwitchContext+0x24>
 8007916:	68fa      	ldr	r2, [r7, #12]
 8007918:	4613      	mov	r3, r2
 800791a:	009b      	lsls	r3, r3, #2
 800791c:	4413      	add	r3, r2
 800791e:	009b      	lsls	r3, r3, #2
 8007920:	4a15      	ldr	r2, [pc, #84]	; (8007978 <vTaskSwitchContext+0xbc>)
 8007922:	4413      	add	r3, r2
 8007924:	60bb      	str	r3, [r7, #8]
 8007926:	68bb      	ldr	r3, [r7, #8]
 8007928:	685b      	ldr	r3, [r3, #4]
 800792a:	685a      	ldr	r2, [r3, #4]
 800792c:	68bb      	ldr	r3, [r7, #8]
 800792e:	605a      	str	r2, [r3, #4]
 8007930:	68bb      	ldr	r3, [r7, #8]
 8007932:	685a      	ldr	r2, [r3, #4]
 8007934:	68bb      	ldr	r3, [r7, #8]
 8007936:	3308      	adds	r3, #8
 8007938:	429a      	cmp	r2, r3
 800793a:	d104      	bne.n	8007946 <vTaskSwitchContext+0x8a>
 800793c:	68bb      	ldr	r3, [r7, #8]
 800793e:	685b      	ldr	r3, [r3, #4]
 8007940:	685a      	ldr	r2, [r3, #4]
 8007942:	68bb      	ldr	r3, [r7, #8]
 8007944:	605a      	str	r2, [r3, #4]
 8007946:	68bb      	ldr	r3, [r7, #8]
 8007948:	685b      	ldr	r3, [r3, #4]
 800794a:	68db      	ldr	r3, [r3, #12]
 800794c:	4a0b      	ldr	r2, [pc, #44]	; (800797c <vTaskSwitchContext+0xc0>)
 800794e:	6013      	str	r3, [r2, #0]
 8007950:	4a08      	ldr	r2, [pc, #32]	; (8007974 <vTaskSwitchContext+0xb8>)
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007956:	4b09      	ldr	r3, [pc, #36]	; (800797c <vTaskSwitchContext+0xc0>)
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	3354      	adds	r3, #84	; 0x54
 800795c:	4a08      	ldr	r2, [pc, #32]	; (8007980 <vTaskSwitchContext+0xc4>)
 800795e:	6013      	str	r3, [r2, #0]
}
 8007960:	bf00      	nop
 8007962:	3714      	adds	r7, #20
 8007964:	46bd      	mov	sp, r7
 8007966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800796a:	4770      	bx	lr
 800796c:	200011b4 	.word	0x200011b4
 8007970:	200011a0 	.word	0x200011a0
 8007974:	20001194 	.word	0x20001194
 8007978:	20000cbc 	.word	0x20000cbc
 800797c:	20000cb8 	.word	0x20000cb8
 8007980:	20000010 	.word	0x20000010

08007984 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007984:	b580      	push	{r7, lr}
 8007986:	b084      	sub	sp, #16
 8007988:	af00      	add	r7, sp, #0
 800798a:	6078      	str	r0, [r7, #4]
 800798c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	2b00      	cmp	r3, #0
 8007992:	d10a      	bne.n	80079aa <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8007994:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007998:	f383 8811 	msr	BASEPRI, r3
 800799c:	f3bf 8f6f 	isb	sy
 80079a0:	f3bf 8f4f 	dsb	sy
 80079a4:	60fb      	str	r3, [r7, #12]
}
 80079a6:	bf00      	nop
 80079a8:	e7fe      	b.n	80079a8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80079aa:	4b07      	ldr	r3, [pc, #28]	; (80079c8 <vTaskPlaceOnEventList+0x44>)
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	3318      	adds	r3, #24
 80079b0:	4619      	mov	r1, r3
 80079b2:	6878      	ldr	r0, [r7, #4]
 80079b4:	f7fe fe61 	bl	800667a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80079b8:	2101      	movs	r1, #1
 80079ba:	6838      	ldr	r0, [r7, #0]
 80079bc:	f000 fa80 	bl	8007ec0 <prvAddCurrentTaskToDelayedList>
}
 80079c0:	bf00      	nop
 80079c2:	3710      	adds	r7, #16
 80079c4:	46bd      	mov	sp, r7
 80079c6:	bd80      	pop	{r7, pc}
 80079c8:	20000cb8 	.word	0x20000cb8

080079cc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80079cc:	b580      	push	{r7, lr}
 80079ce:	b086      	sub	sp, #24
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	60f8      	str	r0, [r7, #12]
 80079d4:	60b9      	str	r1, [r7, #8]
 80079d6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d10a      	bne.n	80079f4 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80079de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079e2:	f383 8811 	msr	BASEPRI, r3
 80079e6:	f3bf 8f6f 	isb	sy
 80079ea:	f3bf 8f4f 	dsb	sy
 80079ee:	617b      	str	r3, [r7, #20]
}
 80079f0:	bf00      	nop
 80079f2:	e7fe      	b.n	80079f2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80079f4:	4b0a      	ldr	r3, [pc, #40]	; (8007a20 <vTaskPlaceOnEventListRestricted+0x54>)
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	3318      	adds	r3, #24
 80079fa:	4619      	mov	r1, r3
 80079fc:	68f8      	ldr	r0, [r7, #12]
 80079fe:	f7fe fe18 	bl	8006632 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d002      	beq.n	8007a0e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8007a08:	f04f 33ff 	mov.w	r3, #4294967295
 8007a0c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007a0e:	6879      	ldr	r1, [r7, #4]
 8007a10:	68b8      	ldr	r0, [r7, #8]
 8007a12:	f000 fa55 	bl	8007ec0 <prvAddCurrentTaskToDelayedList>
	}
 8007a16:	bf00      	nop
 8007a18:	3718      	adds	r7, #24
 8007a1a:	46bd      	mov	sp, r7
 8007a1c:	bd80      	pop	{r7, pc}
 8007a1e:	bf00      	nop
 8007a20:	20000cb8 	.word	0x20000cb8

08007a24 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007a24:	b580      	push	{r7, lr}
 8007a26:	b086      	sub	sp, #24
 8007a28:	af00      	add	r7, sp, #0
 8007a2a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	68db      	ldr	r3, [r3, #12]
 8007a30:	68db      	ldr	r3, [r3, #12]
 8007a32:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007a34:	693b      	ldr	r3, [r7, #16]
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d10a      	bne.n	8007a50 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8007a3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a3e:	f383 8811 	msr	BASEPRI, r3
 8007a42:	f3bf 8f6f 	isb	sy
 8007a46:	f3bf 8f4f 	dsb	sy
 8007a4a:	60fb      	str	r3, [r7, #12]
}
 8007a4c:	bf00      	nop
 8007a4e:	e7fe      	b.n	8007a4e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007a50:	693b      	ldr	r3, [r7, #16]
 8007a52:	3318      	adds	r3, #24
 8007a54:	4618      	mov	r0, r3
 8007a56:	f7fe fe49 	bl	80066ec <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007a5a:	4b1e      	ldr	r3, [pc, #120]	; (8007ad4 <xTaskRemoveFromEventList+0xb0>)
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d11d      	bne.n	8007a9e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007a62:	693b      	ldr	r3, [r7, #16]
 8007a64:	3304      	adds	r3, #4
 8007a66:	4618      	mov	r0, r3
 8007a68:	f7fe fe40 	bl	80066ec <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007a6c:	693b      	ldr	r3, [r7, #16]
 8007a6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a70:	4b19      	ldr	r3, [pc, #100]	; (8007ad8 <xTaskRemoveFromEventList+0xb4>)
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	429a      	cmp	r2, r3
 8007a76:	d903      	bls.n	8007a80 <xTaskRemoveFromEventList+0x5c>
 8007a78:	693b      	ldr	r3, [r7, #16]
 8007a7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a7c:	4a16      	ldr	r2, [pc, #88]	; (8007ad8 <xTaskRemoveFromEventList+0xb4>)
 8007a7e:	6013      	str	r3, [r2, #0]
 8007a80:	693b      	ldr	r3, [r7, #16]
 8007a82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a84:	4613      	mov	r3, r2
 8007a86:	009b      	lsls	r3, r3, #2
 8007a88:	4413      	add	r3, r2
 8007a8a:	009b      	lsls	r3, r3, #2
 8007a8c:	4a13      	ldr	r2, [pc, #76]	; (8007adc <xTaskRemoveFromEventList+0xb8>)
 8007a8e:	441a      	add	r2, r3
 8007a90:	693b      	ldr	r3, [r7, #16]
 8007a92:	3304      	adds	r3, #4
 8007a94:	4619      	mov	r1, r3
 8007a96:	4610      	mov	r0, r2
 8007a98:	f7fe fdcb 	bl	8006632 <vListInsertEnd>
 8007a9c:	e005      	b.n	8007aaa <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007a9e:	693b      	ldr	r3, [r7, #16]
 8007aa0:	3318      	adds	r3, #24
 8007aa2:	4619      	mov	r1, r3
 8007aa4:	480e      	ldr	r0, [pc, #56]	; (8007ae0 <xTaskRemoveFromEventList+0xbc>)
 8007aa6:	f7fe fdc4 	bl	8006632 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007aaa:	693b      	ldr	r3, [r7, #16]
 8007aac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007aae:	4b0d      	ldr	r3, [pc, #52]	; (8007ae4 <xTaskRemoveFromEventList+0xc0>)
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ab4:	429a      	cmp	r2, r3
 8007ab6:	d905      	bls.n	8007ac4 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007ab8:	2301      	movs	r3, #1
 8007aba:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007abc:	4b0a      	ldr	r3, [pc, #40]	; (8007ae8 <xTaskRemoveFromEventList+0xc4>)
 8007abe:	2201      	movs	r2, #1
 8007ac0:	601a      	str	r2, [r3, #0]
 8007ac2:	e001      	b.n	8007ac8 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8007ac4:	2300      	movs	r3, #0
 8007ac6:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007ac8:	697b      	ldr	r3, [r7, #20]
}
 8007aca:	4618      	mov	r0, r3
 8007acc:	3718      	adds	r7, #24
 8007ace:	46bd      	mov	sp, r7
 8007ad0:	bd80      	pop	{r7, pc}
 8007ad2:	bf00      	nop
 8007ad4:	200011b4 	.word	0x200011b4
 8007ad8:	20001194 	.word	0x20001194
 8007adc:	20000cbc 	.word	0x20000cbc
 8007ae0:	2000114c 	.word	0x2000114c
 8007ae4:	20000cb8 	.word	0x20000cb8
 8007ae8:	200011a0 	.word	0x200011a0

08007aec <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007aec:	b480      	push	{r7}
 8007aee:	b083      	sub	sp, #12
 8007af0:	af00      	add	r7, sp, #0
 8007af2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007af4:	4b06      	ldr	r3, [pc, #24]	; (8007b10 <vTaskInternalSetTimeOutState+0x24>)
 8007af6:	681a      	ldr	r2, [r3, #0]
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007afc:	4b05      	ldr	r3, [pc, #20]	; (8007b14 <vTaskInternalSetTimeOutState+0x28>)
 8007afe:	681a      	ldr	r2, [r3, #0]
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	605a      	str	r2, [r3, #4]
}
 8007b04:	bf00      	nop
 8007b06:	370c      	adds	r7, #12
 8007b08:	46bd      	mov	sp, r7
 8007b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b0e:	4770      	bx	lr
 8007b10:	200011a4 	.word	0x200011a4
 8007b14:	20001190 	.word	0x20001190

08007b18 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007b18:	b580      	push	{r7, lr}
 8007b1a:	b088      	sub	sp, #32
 8007b1c:	af00      	add	r7, sp, #0
 8007b1e:	6078      	str	r0, [r7, #4]
 8007b20:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d10a      	bne.n	8007b3e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8007b28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b2c:	f383 8811 	msr	BASEPRI, r3
 8007b30:	f3bf 8f6f 	isb	sy
 8007b34:	f3bf 8f4f 	dsb	sy
 8007b38:	613b      	str	r3, [r7, #16]
}
 8007b3a:	bf00      	nop
 8007b3c:	e7fe      	b.n	8007b3c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007b3e:	683b      	ldr	r3, [r7, #0]
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d10a      	bne.n	8007b5a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8007b44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b48:	f383 8811 	msr	BASEPRI, r3
 8007b4c:	f3bf 8f6f 	isb	sy
 8007b50:	f3bf 8f4f 	dsb	sy
 8007b54:	60fb      	str	r3, [r7, #12]
}
 8007b56:	bf00      	nop
 8007b58:	e7fe      	b.n	8007b58 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8007b5a:	f000 fe83 	bl	8008864 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007b5e:	4b1d      	ldr	r3, [pc, #116]	; (8007bd4 <xTaskCheckForTimeOut+0xbc>)
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	685b      	ldr	r3, [r3, #4]
 8007b68:	69ba      	ldr	r2, [r7, #24]
 8007b6a:	1ad3      	subs	r3, r2, r3
 8007b6c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007b6e:	683b      	ldr	r3, [r7, #0]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b76:	d102      	bne.n	8007b7e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007b78:	2300      	movs	r3, #0
 8007b7a:	61fb      	str	r3, [r7, #28]
 8007b7c:	e023      	b.n	8007bc6 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681a      	ldr	r2, [r3, #0]
 8007b82:	4b15      	ldr	r3, [pc, #84]	; (8007bd8 <xTaskCheckForTimeOut+0xc0>)
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	429a      	cmp	r2, r3
 8007b88:	d007      	beq.n	8007b9a <xTaskCheckForTimeOut+0x82>
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	685b      	ldr	r3, [r3, #4]
 8007b8e:	69ba      	ldr	r2, [r7, #24]
 8007b90:	429a      	cmp	r2, r3
 8007b92:	d302      	bcc.n	8007b9a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007b94:	2301      	movs	r3, #1
 8007b96:	61fb      	str	r3, [r7, #28]
 8007b98:	e015      	b.n	8007bc6 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007b9a:	683b      	ldr	r3, [r7, #0]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	697a      	ldr	r2, [r7, #20]
 8007ba0:	429a      	cmp	r2, r3
 8007ba2:	d20b      	bcs.n	8007bbc <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007ba4:	683b      	ldr	r3, [r7, #0]
 8007ba6:	681a      	ldr	r2, [r3, #0]
 8007ba8:	697b      	ldr	r3, [r7, #20]
 8007baa:	1ad2      	subs	r2, r2, r3
 8007bac:	683b      	ldr	r3, [r7, #0]
 8007bae:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007bb0:	6878      	ldr	r0, [r7, #4]
 8007bb2:	f7ff ff9b 	bl	8007aec <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007bb6:	2300      	movs	r3, #0
 8007bb8:	61fb      	str	r3, [r7, #28]
 8007bba:	e004      	b.n	8007bc6 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8007bbc:	683b      	ldr	r3, [r7, #0]
 8007bbe:	2200      	movs	r2, #0
 8007bc0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007bc2:	2301      	movs	r3, #1
 8007bc4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007bc6:	f000 fe7d 	bl	80088c4 <vPortExitCritical>

	return xReturn;
 8007bca:	69fb      	ldr	r3, [r7, #28]
}
 8007bcc:	4618      	mov	r0, r3
 8007bce:	3720      	adds	r7, #32
 8007bd0:	46bd      	mov	sp, r7
 8007bd2:	bd80      	pop	{r7, pc}
 8007bd4:	20001190 	.word	0x20001190
 8007bd8:	200011a4 	.word	0x200011a4

08007bdc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007bdc:	b480      	push	{r7}
 8007bde:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007be0:	4b03      	ldr	r3, [pc, #12]	; (8007bf0 <vTaskMissedYield+0x14>)
 8007be2:	2201      	movs	r2, #1
 8007be4:	601a      	str	r2, [r3, #0]
}
 8007be6:	bf00      	nop
 8007be8:	46bd      	mov	sp, r7
 8007bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bee:	4770      	bx	lr
 8007bf0:	200011a0 	.word	0x200011a0

08007bf4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007bf4:	b580      	push	{r7, lr}
 8007bf6:	b082      	sub	sp, #8
 8007bf8:	af00      	add	r7, sp, #0
 8007bfa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007bfc:	f000 f852 	bl	8007ca4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007c00:	4b06      	ldr	r3, [pc, #24]	; (8007c1c <prvIdleTask+0x28>)
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	2b01      	cmp	r3, #1
 8007c06:	d9f9      	bls.n	8007bfc <prvIdleTask+0x8>
			{
				taskYIELD();
 8007c08:	4b05      	ldr	r3, [pc, #20]	; (8007c20 <prvIdleTask+0x2c>)
 8007c0a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007c0e:	601a      	str	r2, [r3, #0]
 8007c10:	f3bf 8f4f 	dsb	sy
 8007c14:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007c18:	e7f0      	b.n	8007bfc <prvIdleTask+0x8>
 8007c1a:	bf00      	nop
 8007c1c:	20000cbc 	.word	0x20000cbc
 8007c20:	e000ed04 	.word	0xe000ed04

08007c24 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007c24:	b580      	push	{r7, lr}
 8007c26:	b082      	sub	sp, #8
 8007c28:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007c2a:	2300      	movs	r3, #0
 8007c2c:	607b      	str	r3, [r7, #4]
 8007c2e:	e00c      	b.n	8007c4a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007c30:	687a      	ldr	r2, [r7, #4]
 8007c32:	4613      	mov	r3, r2
 8007c34:	009b      	lsls	r3, r3, #2
 8007c36:	4413      	add	r3, r2
 8007c38:	009b      	lsls	r3, r3, #2
 8007c3a:	4a12      	ldr	r2, [pc, #72]	; (8007c84 <prvInitialiseTaskLists+0x60>)
 8007c3c:	4413      	add	r3, r2
 8007c3e:	4618      	mov	r0, r3
 8007c40:	f7fe fcca 	bl	80065d8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	3301      	adds	r3, #1
 8007c48:	607b      	str	r3, [r7, #4]
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	2b37      	cmp	r3, #55	; 0x37
 8007c4e:	d9ef      	bls.n	8007c30 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007c50:	480d      	ldr	r0, [pc, #52]	; (8007c88 <prvInitialiseTaskLists+0x64>)
 8007c52:	f7fe fcc1 	bl	80065d8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007c56:	480d      	ldr	r0, [pc, #52]	; (8007c8c <prvInitialiseTaskLists+0x68>)
 8007c58:	f7fe fcbe 	bl	80065d8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007c5c:	480c      	ldr	r0, [pc, #48]	; (8007c90 <prvInitialiseTaskLists+0x6c>)
 8007c5e:	f7fe fcbb 	bl	80065d8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007c62:	480c      	ldr	r0, [pc, #48]	; (8007c94 <prvInitialiseTaskLists+0x70>)
 8007c64:	f7fe fcb8 	bl	80065d8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007c68:	480b      	ldr	r0, [pc, #44]	; (8007c98 <prvInitialiseTaskLists+0x74>)
 8007c6a:	f7fe fcb5 	bl	80065d8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007c6e:	4b0b      	ldr	r3, [pc, #44]	; (8007c9c <prvInitialiseTaskLists+0x78>)
 8007c70:	4a05      	ldr	r2, [pc, #20]	; (8007c88 <prvInitialiseTaskLists+0x64>)
 8007c72:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007c74:	4b0a      	ldr	r3, [pc, #40]	; (8007ca0 <prvInitialiseTaskLists+0x7c>)
 8007c76:	4a05      	ldr	r2, [pc, #20]	; (8007c8c <prvInitialiseTaskLists+0x68>)
 8007c78:	601a      	str	r2, [r3, #0]
}
 8007c7a:	bf00      	nop
 8007c7c:	3708      	adds	r7, #8
 8007c7e:	46bd      	mov	sp, r7
 8007c80:	bd80      	pop	{r7, pc}
 8007c82:	bf00      	nop
 8007c84:	20000cbc 	.word	0x20000cbc
 8007c88:	2000111c 	.word	0x2000111c
 8007c8c:	20001130 	.word	0x20001130
 8007c90:	2000114c 	.word	0x2000114c
 8007c94:	20001160 	.word	0x20001160
 8007c98:	20001178 	.word	0x20001178
 8007c9c:	20001144 	.word	0x20001144
 8007ca0:	20001148 	.word	0x20001148

08007ca4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007ca4:	b580      	push	{r7, lr}
 8007ca6:	b082      	sub	sp, #8
 8007ca8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007caa:	e019      	b.n	8007ce0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007cac:	f000 fdda 	bl	8008864 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007cb0:	4b10      	ldr	r3, [pc, #64]	; (8007cf4 <prvCheckTasksWaitingTermination+0x50>)
 8007cb2:	68db      	ldr	r3, [r3, #12]
 8007cb4:	68db      	ldr	r3, [r3, #12]
 8007cb6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	3304      	adds	r3, #4
 8007cbc:	4618      	mov	r0, r3
 8007cbe:	f7fe fd15 	bl	80066ec <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007cc2:	4b0d      	ldr	r3, [pc, #52]	; (8007cf8 <prvCheckTasksWaitingTermination+0x54>)
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	3b01      	subs	r3, #1
 8007cc8:	4a0b      	ldr	r2, [pc, #44]	; (8007cf8 <prvCheckTasksWaitingTermination+0x54>)
 8007cca:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007ccc:	4b0b      	ldr	r3, [pc, #44]	; (8007cfc <prvCheckTasksWaitingTermination+0x58>)
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	3b01      	subs	r3, #1
 8007cd2:	4a0a      	ldr	r2, [pc, #40]	; (8007cfc <prvCheckTasksWaitingTermination+0x58>)
 8007cd4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007cd6:	f000 fdf5 	bl	80088c4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007cda:	6878      	ldr	r0, [r7, #4]
 8007cdc:	f000 f810 	bl	8007d00 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007ce0:	4b06      	ldr	r3, [pc, #24]	; (8007cfc <prvCheckTasksWaitingTermination+0x58>)
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d1e1      	bne.n	8007cac <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007ce8:	bf00      	nop
 8007cea:	bf00      	nop
 8007cec:	3708      	adds	r7, #8
 8007cee:	46bd      	mov	sp, r7
 8007cf0:	bd80      	pop	{r7, pc}
 8007cf2:	bf00      	nop
 8007cf4:	20001160 	.word	0x20001160
 8007cf8:	2000118c 	.word	0x2000118c
 8007cfc:	20001174 	.word	0x20001174

08007d00 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007d00:	b580      	push	{r7, lr}
 8007d02:	b084      	sub	sp, #16
 8007d04:	af00      	add	r7, sp, #0
 8007d06:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	3354      	adds	r3, #84	; 0x54
 8007d0c:	4618      	mov	r0, r3
 8007d0e:	f001 fefb 	bl	8009b08 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d108      	bne.n	8007d2e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d20:	4618      	mov	r0, r3
 8007d22:	f000 ff8d 	bl	8008c40 <vPortFree>
				vPortFree( pxTCB );
 8007d26:	6878      	ldr	r0, [r7, #4]
 8007d28:	f000 ff8a 	bl	8008c40 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007d2c:	e018      	b.n	8007d60 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8007d34:	2b01      	cmp	r3, #1
 8007d36:	d103      	bne.n	8007d40 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8007d38:	6878      	ldr	r0, [r7, #4]
 8007d3a:	f000 ff81 	bl	8008c40 <vPortFree>
	}
 8007d3e:	e00f      	b.n	8007d60 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8007d46:	2b02      	cmp	r3, #2
 8007d48:	d00a      	beq.n	8007d60 <prvDeleteTCB+0x60>
	__asm volatile
 8007d4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d4e:	f383 8811 	msr	BASEPRI, r3
 8007d52:	f3bf 8f6f 	isb	sy
 8007d56:	f3bf 8f4f 	dsb	sy
 8007d5a:	60fb      	str	r3, [r7, #12]
}
 8007d5c:	bf00      	nop
 8007d5e:	e7fe      	b.n	8007d5e <prvDeleteTCB+0x5e>
	}
 8007d60:	bf00      	nop
 8007d62:	3710      	adds	r7, #16
 8007d64:	46bd      	mov	sp, r7
 8007d66:	bd80      	pop	{r7, pc}

08007d68 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007d68:	b480      	push	{r7}
 8007d6a:	b083      	sub	sp, #12
 8007d6c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007d6e:	4b0c      	ldr	r3, [pc, #48]	; (8007da0 <prvResetNextTaskUnblockTime+0x38>)
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d104      	bne.n	8007d82 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007d78:	4b0a      	ldr	r3, [pc, #40]	; (8007da4 <prvResetNextTaskUnblockTime+0x3c>)
 8007d7a:	f04f 32ff 	mov.w	r2, #4294967295
 8007d7e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007d80:	e008      	b.n	8007d94 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007d82:	4b07      	ldr	r3, [pc, #28]	; (8007da0 <prvResetNextTaskUnblockTime+0x38>)
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	68db      	ldr	r3, [r3, #12]
 8007d88:	68db      	ldr	r3, [r3, #12]
 8007d8a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	685b      	ldr	r3, [r3, #4]
 8007d90:	4a04      	ldr	r2, [pc, #16]	; (8007da4 <prvResetNextTaskUnblockTime+0x3c>)
 8007d92:	6013      	str	r3, [r2, #0]
}
 8007d94:	bf00      	nop
 8007d96:	370c      	adds	r7, #12
 8007d98:	46bd      	mov	sp, r7
 8007d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d9e:	4770      	bx	lr
 8007da0:	20001144 	.word	0x20001144
 8007da4:	200011ac 	.word	0x200011ac

08007da8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007da8:	b480      	push	{r7}
 8007daa:	b083      	sub	sp, #12
 8007dac:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007dae:	4b0b      	ldr	r3, [pc, #44]	; (8007ddc <xTaskGetSchedulerState+0x34>)
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d102      	bne.n	8007dbc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007db6:	2301      	movs	r3, #1
 8007db8:	607b      	str	r3, [r7, #4]
 8007dba:	e008      	b.n	8007dce <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007dbc:	4b08      	ldr	r3, [pc, #32]	; (8007de0 <xTaskGetSchedulerState+0x38>)
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d102      	bne.n	8007dca <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007dc4:	2302      	movs	r3, #2
 8007dc6:	607b      	str	r3, [r7, #4]
 8007dc8:	e001      	b.n	8007dce <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007dca:	2300      	movs	r3, #0
 8007dcc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007dce:	687b      	ldr	r3, [r7, #4]
	}
 8007dd0:	4618      	mov	r0, r3
 8007dd2:	370c      	adds	r7, #12
 8007dd4:	46bd      	mov	sp, r7
 8007dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dda:	4770      	bx	lr
 8007ddc:	20001198 	.word	0x20001198
 8007de0:	200011b4 	.word	0x200011b4

08007de4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007de4:	b580      	push	{r7, lr}
 8007de6:	b086      	sub	sp, #24
 8007de8:	af00      	add	r7, sp, #0
 8007dea:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007df0:	2300      	movs	r3, #0
 8007df2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d056      	beq.n	8007ea8 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007dfa:	4b2e      	ldr	r3, [pc, #184]	; (8007eb4 <xTaskPriorityDisinherit+0xd0>)
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	693a      	ldr	r2, [r7, #16]
 8007e00:	429a      	cmp	r2, r3
 8007e02:	d00a      	beq.n	8007e1a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8007e04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e08:	f383 8811 	msr	BASEPRI, r3
 8007e0c:	f3bf 8f6f 	isb	sy
 8007e10:	f3bf 8f4f 	dsb	sy
 8007e14:	60fb      	str	r3, [r7, #12]
}
 8007e16:	bf00      	nop
 8007e18:	e7fe      	b.n	8007e18 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007e1a:	693b      	ldr	r3, [r7, #16]
 8007e1c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d10a      	bne.n	8007e38 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8007e22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e26:	f383 8811 	msr	BASEPRI, r3
 8007e2a:	f3bf 8f6f 	isb	sy
 8007e2e:	f3bf 8f4f 	dsb	sy
 8007e32:	60bb      	str	r3, [r7, #8]
}
 8007e34:	bf00      	nop
 8007e36:	e7fe      	b.n	8007e36 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8007e38:	693b      	ldr	r3, [r7, #16]
 8007e3a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007e3c:	1e5a      	subs	r2, r3, #1
 8007e3e:	693b      	ldr	r3, [r7, #16]
 8007e40:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007e42:	693b      	ldr	r3, [r7, #16]
 8007e44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e46:	693b      	ldr	r3, [r7, #16]
 8007e48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007e4a:	429a      	cmp	r2, r3
 8007e4c:	d02c      	beq.n	8007ea8 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007e4e:	693b      	ldr	r3, [r7, #16]
 8007e50:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d128      	bne.n	8007ea8 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007e56:	693b      	ldr	r3, [r7, #16]
 8007e58:	3304      	adds	r3, #4
 8007e5a:	4618      	mov	r0, r3
 8007e5c:	f7fe fc46 	bl	80066ec <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007e60:	693b      	ldr	r3, [r7, #16]
 8007e62:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007e64:	693b      	ldr	r3, [r7, #16]
 8007e66:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007e68:	693b      	ldr	r3, [r7, #16]
 8007e6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e6c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007e70:	693b      	ldr	r3, [r7, #16]
 8007e72:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007e74:	693b      	ldr	r3, [r7, #16]
 8007e76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e78:	4b0f      	ldr	r3, [pc, #60]	; (8007eb8 <xTaskPriorityDisinherit+0xd4>)
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	429a      	cmp	r2, r3
 8007e7e:	d903      	bls.n	8007e88 <xTaskPriorityDisinherit+0xa4>
 8007e80:	693b      	ldr	r3, [r7, #16]
 8007e82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e84:	4a0c      	ldr	r2, [pc, #48]	; (8007eb8 <xTaskPriorityDisinherit+0xd4>)
 8007e86:	6013      	str	r3, [r2, #0]
 8007e88:	693b      	ldr	r3, [r7, #16]
 8007e8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e8c:	4613      	mov	r3, r2
 8007e8e:	009b      	lsls	r3, r3, #2
 8007e90:	4413      	add	r3, r2
 8007e92:	009b      	lsls	r3, r3, #2
 8007e94:	4a09      	ldr	r2, [pc, #36]	; (8007ebc <xTaskPriorityDisinherit+0xd8>)
 8007e96:	441a      	add	r2, r3
 8007e98:	693b      	ldr	r3, [r7, #16]
 8007e9a:	3304      	adds	r3, #4
 8007e9c:	4619      	mov	r1, r3
 8007e9e:	4610      	mov	r0, r2
 8007ea0:	f7fe fbc7 	bl	8006632 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007ea4:	2301      	movs	r3, #1
 8007ea6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007ea8:	697b      	ldr	r3, [r7, #20]
	}
 8007eaa:	4618      	mov	r0, r3
 8007eac:	3718      	adds	r7, #24
 8007eae:	46bd      	mov	sp, r7
 8007eb0:	bd80      	pop	{r7, pc}
 8007eb2:	bf00      	nop
 8007eb4:	20000cb8 	.word	0x20000cb8
 8007eb8:	20001194 	.word	0x20001194
 8007ebc:	20000cbc 	.word	0x20000cbc

08007ec0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007ec0:	b580      	push	{r7, lr}
 8007ec2:	b084      	sub	sp, #16
 8007ec4:	af00      	add	r7, sp, #0
 8007ec6:	6078      	str	r0, [r7, #4]
 8007ec8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007eca:	4b21      	ldr	r3, [pc, #132]	; (8007f50 <prvAddCurrentTaskToDelayedList+0x90>)
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007ed0:	4b20      	ldr	r3, [pc, #128]	; (8007f54 <prvAddCurrentTaskToDelayedList+0x94>)
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	3304      	adds	r3, #4
 8007ed6:	4618      	mov	r0, r3
 8007ed8:	f7fe fc08 	bl	80066ec <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ee2:	d10a      	bne.n	8007efa <prvAddCurrentTaskToDelayedList+0x3a>
 8007ee4:	683b      	ldr	r3, [r7, #0]
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d007      	beq.n	8007efa <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007eea:	4b1a      	ldr	r3, [pc, #104]	; (8007f54 <prvAddCurrentTaskToDelayedList+0x94>)
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	3304      	adds	r3, #4
 8007ef0:	4619      	mov	r1, r3
 8007ef2:	4819      	ldr	r0, [pc, #100]	; (8007f58 <prvAddCurrentTaskToDelayedList+0x98>)
 8007ef4:	f7fe fb9d 	bl	8006632 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007ef8:	e026      	b.n	8007f48 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007efa:	68fa      	ldr	r2, [r7, #12]
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	4413      	add	r3, r2
 8007f00:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007f02:	4b14      	ldr	r3, [pc, #80]	; (8007f54 <prvAddCurrentTaskToDelayedList+0x94>)
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	68ba      	ldr	r2, [r7, #8]
 8007f08:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007f0a:	68ba      	ldr	r2, [r7, #8]
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	429a      	cmp	r2, r3
 8007f10:	d209      	bcs.n	8007f26 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007f12:	4b12      	ldr	r3, [pc, #72]	; (8007f5c <prvAddCurrentTaskToDelayedList+0x9c>)
 8007f14:	681a      	ldr	r2, [r3, #0]
 8007f16:	4b0f      	ldr	r3, [pc, #60]	; (8007f54 <prvAddCurrentTaskToDelayedList+0x94>)
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	3304      	adds	r3, #4
 8007f1c:	4619      	mov	r1, r3
 8007f1e:	4610      	mov	r0, r2
 8007f20:	f7fe fbab 	bl	800667a <vListInsert>
}
 8007f24:	e010      	b.n	8007f48 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007f26:	4b0e      	ldr	r3, [pc, #56]	; (8007f60 <prvAddCurrentTaskToDelayedList+0xa0>)
 8007f28:	681a      	ldr	r2, [r3, #0]
 8007f2a:	4b0a      	ldr	r3, [pc, #40]	; (8007f54 <prvAddCurrentTaskToDelayedList+0x94>)
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	3304      	adds	r3, #4
 8007f30:	4619      	mov	r1, r3
 8007f32:	4610      	mov	r0, r2
 8007f34:	f7fe fba1 	bl	800667a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007f38:	4b0a      	ldr	r3, [pc, #40]	; (8007f64 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	68ba      	ldr	r2, [r7, #8]
 8007f3e:	429a      	cmp	r2, r3
 8007f40:	d202      	bcs.n	8007f48 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8007f42:	4a08      	ldr	r2, [pc, #32]	; (8007f64 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007f44:	68bb      	ldr	r3, [r7, #8]
 8007f46:	6013      	str	r3, [r2, #0]
}
 8007f48:	bf00      	nop
 8007f4a:	3710      	adds	r7, #16
 8007f4c:	46bd      	mov	sp, r7
 8007f4e:	bd80      	pop	{r7, pc}
 8007f50:	20001190 	.word	0x20001190
 8007f54:	20000cb8 	.word	0x20000cb8
 8007f58:	20001178 	.word	0x20001178
 8007f5c:	20001148 	.word	0x20001148
 8007f60:	20001144 	.word	0x20001144
 8007f64:	200011ac 	.word	0x200011ac

08007f68 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007f68:	b580      	push	{r7, lr}
 8007f6a:	b08a      	sub	sp, #40	; 0x28
 8007f6c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8007f6e:	2300      	movs	r3, #0
 8007f70:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007f72:	f000 fb07 	bl	8008584 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007f76:	4b1c      	ldr	r3, [pc, #112]	; (8007fe8 <xTimerCreateTimerTask+0x80>)
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d021      	beq.n	8007fc2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8007f7e:	2300      	movs	r3, #0
 8007f80:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007f82:	2300      	movs	r3, #0
 8007f84:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007f86:	1d3a      	adds	r2, r7, #4
 8007f88:	f107 0108 	add.w	r1, r7, #8
 8007f8c:	f107 030c 	add.w	r3, r7, #12
 8007f90:	4618      	mov	r0, r3
 8007f92:	f7fe fb07 	bl	80065a4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007f96:	6879      	ldr	r1, [r7, #4]
 8007f98:	68bb      	ldr	r3, [r7, #8]
 8007f9a:	68fa      	ldr	r2, [r7, #12]
 8007f9c:	9202      	str	r2, [sp, #8]
 8007f9e:	9301      	str	r3, [sp, #4]
 8007fa0:	2302      	movs	r3, #2
 8007fa2:	9300      	str	r3, [sp, #0]
 8007fa4:	2300      	movs	r3, #0
 8007fa6:	460a      	mov	r2, r1
 8007fa8:	4910      	ldr	r1, [pc, #64]	; (8007fec <xTimerCreateTimerTask+0x84>)
 8007faa:	4811      	ldr	r0, [pc, #68]	; (8007ff0 <xTimerCreateTimerTask+0x88>)
 8007fac:	f7ff f8b4 	bl	8007118 <xTaskCreateStatic>
 8007fb0:	4603      	mov	r3, r0
 8007fb2:	4a10      	ldr	r2, [pc, #64]	; (8007ff4 <xTimerCreateTimerTask+0x8c>)
 8007fb4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007fb6:	4b0f      	ldr	r3, [pc, #60]	; (8007ff4 <xTimerCreateTimerTask+0x8c>)
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d001      	beq.n	8007fc2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8007fbe:	2301      	movs	r3, #1
 8007fc0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8007fc2:	697b      	ldr	r3, [r7, #20]
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d10a      	bne.n	8007fde <xTimerCreateTimerTask+0x76>
	__asm volatile
 8007fc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fcc:	f383 8811 	msr	BASEPRI, r3
 8007fd0:	f3bf 8f6f 	isb	sy
 8007fd4:	f3bf 8f4f 	dsb	sy
 8007fd8:	613b      	str	r3, [r7, #16]
}
 8007fda:	bf00      	nop
 8007fdc:	e7fe      	b.n	8007fdc <xTimerCreateTimerTask+0x74>
	return xReturn;
 8007fde:	697b      	ldr	r3, [r7, #20]
}
 8007fe0:	4618      	mov	r0, r3
 8007fe2:	3718      	adds	r7, #24
 8007fe4:	46bd      	mov	sp, r7
 8007fe6:	bd80      	pop	{r7, pc}
 8007fe8:	200011e8 	.word	0x200011e8
 8007fec:	0800bf50 	.word	0x0800bf50
 8007ff0:	0800812d 	.word	0x0800812d
 8007ff4:	200011ec 	.word	0x200011ec

08007ff8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007ff8:	b580      	push	{r7, lr}
 8007ffa:	b08a      	sub	sp, #40	; 0x28
 8007ffc:	af00      	add	r7, sp, #0
 8007ffe:	60f8      	str	r0, [r7, #12]
 8008000:	60b9      	str	r1, [r7, #8]
 8008002:	607a      	str	r2, [r7, #4]
 8008004:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008006:	2300      	movs	r3, #0
 8008008:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	2b00      	cmp	r3, #0
 800800e:	d10a      	bne.n	8008026 <xTimerGenericCommand+0x2e>
	__asm volatile
 8008010:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008014:	f383 8811 	msr	BASEPRI, r3
 8008018:	f3bf 8f6f 	isb	sy
 800801c:	f3bf 8f4f 	dsb	sy
 8008020:	623b      	str	r3, [r7, #32]
}
 8008022:	bf00      	nop
 8008024:	e7fe      	b.n	8008024 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008026:	4b1a      	ldr	r3, [pc, #104]	; (8008090 <xTimerGenericCommand+0x98>)
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	2b00      	cmp	r3, #0
 800802c:	d02a      	beq.n	8008084 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800802e:	68bb      	ldr	r3, [r7, #8]
 8008030:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800803a:	68bb      	ldr	r3, [r7, #8]
 800803c:	2b05      	cmp	r3, #5
 800803e:	dc18      	bgt.n	8008072 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008040:	f7ff feb2 	bl	8007da8 <xTaskGetSchedulerState>
 8008044:	4603      	mov	r3, r0
 8008046:	2b02      	cmp	r3, #2
 8008048:	d109      	bne.n	800805e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800804a:	4b11      	ldr	r3, [pc, #68]	; (8008090 <xTimerGenericCommand+0x98>)
 800804c:	6818      	ldr	r0, [r3, #0]
 800804e:	f107 0110 	add.w	r1, r7, #16
 8008052:	2300      	movs	r3, #0
 8008054:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008056:	f7fe fc77 	bl	8006948 <xQueueGenericSend>
 800805a:	6278      	str	r0, [r7, #36]	; 0x24
 800805c:	e012      	b.n	8008084 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800805e:	4b0c      	ldr	r3, [pc, #48]	; (8008090 <xTimerGenericCommand+0x98>)
 8008060:	6818      	ldr	r0, [r3, #0]
 8008062:	f107 0110 	add.w	r1, r7, #16
 8008066:	2300      	movs	r3, #0
 8008068:	2200      	movs	r2, #0
 800806a:	f7fe fc6d 	bl	8006948 <xQueueGenericSend>
 800806e:	6278      	str	r0, [r7, #36]	; 0x24
 8008070:	e008      	b.n	8008084 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008072:	4b07      	ldr	r3, [pc, #28]	; (8008090 <xTimerGenericCommand+0x98>)
 8008074:	6818      	ldr	r0, [r3, #0]
 8008076:	f107 0110 	add.w	r1, r7, #16
 800807a:	2300      	movs	r3, #0
 800807c:	683a      	ldr	r2, [r7, #0]
 800807e:	f7fe fd61 	bl	8006b44 <xQueueGenericSendFromISR>
 8008082:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008084:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008086:	4618      	mov	r0, r3
 8008088:	3728      	adds	r7, #40	; 0x28
 800808a:	46bd      	mov	sp, r7
 800808c:	bd80      	pop	{r7, pc}
 800808e:	bf00      	nop
 8008090:	200011e8 	.word	0x200011e8

08008094 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008094:	b580      	push	{r7, lr}
 8008096:	b088      	sub	sp, #32
 8008098:	af02      	add	r7, sp, #8
 800809a:	6078      	str	r0, [r7, #4]
 800809c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800809e:	4b22      	ldr	r3, [pc, #136]	; (8008128 <prvProcessExpiredTimer+0x94>)
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	68db      	ldr	r3, [r3, #12]
 80080a4:	68db      	ldr	r3, [r3, #12]
 80080a6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80080a8:	697b      	ldr	r3, [r7, #20]
 80080aa:	3304      	adds	r3, #4
 80080ac:	4618      	mov	r0, r3
 80080ae:	f7fe fb1d 	bl	80066ec <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80080b2:	697b      	ldr	r3, [r7, #20]
 80080b4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80080b8:	f003 0304 	and.w	r3, r3, #4
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d022      	beq.n	8008106 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80080c0:	697b      	ldr	r3, [r7, #20]
 80080c2:	699a      	ldr	r2, [r3, #24]
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	18d1      	adds	r1, r2, r3
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	683a      	ldr	r2, [r7, #0]
 80080cc:	6978      	ldr	r0, [r7, #20]
 80080ce:	f000 f8d1 	bl	8008274 <prvInsertTimerInActiveList>
 80080d2:	4603      	mov	r3, r0
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d01f      	beq.n	8008118 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80080d8:	2300      	movs	r3, #0
 80080da:	9300      	str	r3, [sp, #0]
 80080dc:	2300      	movs	r3, #0
 80080de:	687a      	ldr	r2, [r7, #4]
 80080e0:	2100      	movs	r1, #0
 80080e2:	6978      	ldr	r0, [r7, #20]
 80080e4:	f7ff ff88 	bl	8007ff8 <xTimerGenericCommand>
 80080e8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80080ea:	693b      	ldr	r3, [r7, #16]
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d113      	bne.n	8008118 <prvProcessExpiredTimer+0x84>
	__asm volatile
 80080f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080f4:	f383 8811 	msr	BASEPRI, r3
 80080f8:	f3bf 8f6f 	isb	sy
 80080fc:	f3bf 8f4f 	dsb	sy
 8008100:	60fb      	str	r3, [r7, #12]
}
 8008102:	bf00      	nop
 8008104:	e7fe      	b.n	8008104 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008106:	697b      	ldr	r3, [r7, #20]
 8008108:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800810c:	f023 0301 	bic.w	r3, r3, #1
 8008110:	b2da      	uxtb	r2, r3
 8008112:	697b      	ldr	r3, [r7, #20]
 8008114:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008118:	697b      	ldr	r3, [r7, #20]
 800811a:	6a1b      	ldr	r3, [r3, #32]
 800811c:	6978      	ldr	r0, [r7, #20]
 800811e:	4798      	blx	r3
}
 8008120:	bf00      	nop
 8008122:	3718      	adds	r7, #24
 8008124:	46bd      	mov	sp, r7
 8008126:	bd80      	pop	{r7, pc}
 8008128:	200011e0 	.word	0x200011e0

0800812c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800812c:	b580      	push	{r7, lr}
 800812e:	b084      	sub	sp, #16
 8008130:	af00      	add	r7, sp, #0
 8008132:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008134:	f107 0308 	add.w	r3, r7, #8
 8008138:	4618      	mov	r0, r3
 800813a:	f000 f857 	bl	80081ec <prvGetNextExpireTime>
 800813e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008140:	68bb      	ldr	r3, [r7, #8]
 8008142:	4619      	mov	r1, r3
 8008144:	68f8      	ldr	r0, [r7, #12]
 8008146:	f000 f803 	bl	8008150 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800814a:	f000 f8d5 	bl	80082f8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800814e:	e7f1      	b.n	8008134 <prvTimerTask+0x8>

08008150 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008150:	b580      	push	{r7, lr}
 8008152:	b084      	sub	sp, #16
 8008154:	af00      	add	r7, sp, #0
 8008156:	6078      	str	r0, [r7, #4]
 8008158:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800815a:	f7ff fa39 	bl	80075d0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800815e:	f107 0308 	add.w	r3, r7, #8
 8008162:	4618      	mov	r0, r3
 8008164:	f000 f866 	bl	8008234 <prvSampleTimeNow>
 8008168:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800816a:	68bb      	ldr	r3, [r7, #8]
 800816c:	2b00      	cmp	r3, #0
 800816e:	d130      	bne.n	80081d2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008170:	683b      	ldr	r3, [r7, #0]
 8008172:	2b00      	cmp	r3, #0
 8008174:	d10a      	bne.n	800818c <prvProcessTimerOrBlockTask+0x3c>
 8008176:	687a      	ldr	r2, [r7, #4]
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	429a      	cmp	r2, r3
 800817c:	d806      	bhi.n	800818c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800817e:	f7ff fa35 	bl	80075ec <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008182:	68f9      	ldr	r1, [r7, #12]
 8008184:	6878      	ldr	r0, [r7, #4]
 8008186:	f7ff ff85 	bl	8008094 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800818a:	e024      	b.n	80081d6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800818c:	683b      	ldr	r3, [r7, #0]
 800818e:	2b00      	cmp	r3, #0
 8008190:	d008      	beq.n	80081a4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008192:	4b13      	ldr	r3, [pc, #76]	; (80081e0 <prvProcessTimerOrBlockTask+0x90>)
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	2b00      	cmp	r3, #0
 800819a:	d101      	bne.n	80081a0 <prvProcessTimerOrBlockTask+0x50>
 800819c:	2301      	movs	r3, #1
 800819e:	e000      	b.n	80081a2 <prvProcessTimerOrBlockTask+0x52>
 80081a0:	2300      	movs	r3, #0
 80081a2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80081a4:	4b0f      	ldr	r3, [pc, #60]	; (80081e4 <prvProcessTimerOrBlockTask+0x94>)
 80081a6:	6818      	ldr	r0, [r3, #0]
 80081a8:	687a      	ldr	r2, [r7, #4]
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	1ad3      	subs	r3, r2, r3
 80081ae:	683a      	ldr	r2, [r7, #0]
 80081b0:	4619      	mov	r1, r3
 80081b2:	f7fe ff7d 	bl	80070b0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80081b6:	f7ff fa19 	bl	80075ec <xTaskResumeAll>
 80081ba:	4603      	mov	r3, r0
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d10a      	bne.n	80081d6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80081c0:	4b09      	ldr	r3, [pc, #36]	; (80081e8 <prvProcessTimerOrBlockTask+0x98>)
 80081c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80081c6:	601a      	str	r2, [r3, #0]
 80081c8:	f3bf 8f4f 	dsb	sy
 80081cc:	f3bf 8f6f 	isb	sy
}
 80081d0:	e001      	b.n	80081d6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80081d2:	f7ff fa0b 	bl	80075ec <xTaskResumeAll>
}
 80081d6:	bf00      	nop
 80081d8:	3710      	adds	r7, #16
 80081da:	46bd      	mov	sp, r7
 80081dc:	bd80      	pop	{r7, pc}
 80081de:	bf00      	nop
 80081e0:	200011e4 	.word	0x200011e4
 80081e4:	200011e8 	.word	0x200011e8
 80081e8:	e000ed04 	.word	0xe000ed04

080081ec <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80081ec:	b480      	push	{r7}
 80081ee:	b085      	sub	sp, #20
 80081f0:	af00      	add	r7, sp, #0
 80081f2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80081f4:	4b0e      	ldr	r3, [pc, #56]	; (8008230 <prvGetNextExpireTime+0x44>)
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d101      	bne.n	8008202 <prvGetNextExpireTime+0x16>
 80081fe:	2201      	movs	r2, #1
 8008200:	e000      	b.n	8008204 <prvGetNextExpireTime+0x18>
 8008202:	2200      	movs	r2, #0
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	2b00      	cmp	r3, #0
 800820e:	d105      	bne.n	800821c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008210:	4b07      	ldr	r3, [pc, #28]	; (8008230 <prvGetNextExpireTime+0x44>)
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	68db      	ldr	r3, [r3, #12]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	60fb      	str	r3, [r7, #12]
 800821a:	e001      	b.n	8008220 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800821c:	2300      	movs	r3, #0
 800821e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008220:	68fb      	ldr	r3, [r7, #12]
}
 8008222:	4618      	mov	r0, r3
 8008224:	3714      	adds	r7, #20
 8008226:	46bd      	mov	sp, r7
 8008228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800822c:	4770      	bx	lr
 800822e:	bf00      	nop
 8008230:	200011e0 	.word	0x200011e0

08008234 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008234:	b580      	push	{r7, lr}
 8008236:	b084      	sub	sp, #16
 8008238:	af00      	add	r7, sp, #0
 800823a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800823c:	f7ff fa74 	bl	8007728 <xTaskGetTickCount>
 8008240:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8008242:	4b0b      	ldr	r3, [pc, #44]	; (8008270 <prvSampleTimeNow+0x3c>)
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	68fa      	ldr	r2, [r7, #12]
 8008248:	429a      	cmp	r2, r3
 800824a:	d205      	bcs.n	8008258 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800824c:	f000 f936 	bl	80084bc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	2201      	movs	r2, #1
 8008254:	601a      	str	r2, [r3, #0]
 8008256:	e002      	b.n	800825e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	2200      	movs	r2, #0
 800825c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800825e:	4a04      	ldr	r2, [pc, #16]	; (8008270 <prvSampleTimeNow+0x3c>)
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008264:	68fb      	ldr	r3, [r7, #12]
}
 8008266:	4618      	mov	r0, r3
 8008268:	3710      	adds	r7, #16
 800826a:	46bd      	mov	sp, r7
 800826c:	bd80      	pop	{r7, pc}
 800826e:	bf00      	nop
 8008270:	200011f0 	.word	0x200011f0

08008274 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008274:	b580      	push	{r7, lr}
 8008276:	b086      	sub	sp, #24
 8008278:	af00      	add	r7, sp, #0
 800827a:	60f8      	str	r0, [r7, #12]
 800827c:	60b9      	str	r1, [r7, #8]
 800827e:	607a      	str	r2, [r7, #4]
 8008280:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8008282:	2300      	movs	r3, #0
 8008284:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	68ba      	ldr	r2, [r7, #8]
 800828a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	68fa      	ldr	r2, [r7, #12]
 8008290:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008292:	68ba      	ldr	r2, [r7, #8]
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	429a      	cmp	r2, r3
 8008298:	d812      	bhi.n	80082c0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800829a:	687a      	ldr	r2, [r7, #4]
 800829c:	683b      	ldr	r3, [r7, #0]
 800829e:	1ad2      	subs	r2, r2, r3
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	699b      	ldr	r3, [r3, #24]
 80082a4:	429a      	cmp	r2, r3
 80082a6:	d302      	bcc.n	80082ae <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80082a8:	2301      	movs	r3, #1
 80082aa:	617b      	str	r3, [r7, #20]
 80082ac:	e01b      	b.n	80082e6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80082ae:	4b10      	ldr	r3, [pc, #64]	; (80082f0 <prvInsertTimerInActiveList+0x7c>)
 80082b0:	681a      	ldr	r2, [r3, #0]
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	3304      	adds	r3, #4
 80082b6:	4619      	mov	r1, r3
 80082b8:	4610      	mov	r0, r2
 80082ba:	f7fe f9de 	bl	800667a <vListInsert>
 80082be:	e012      	b.n	80082e6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80082c0:	687a      	ldr	r2, [r7, #4]
 80082c2:	683b      	ldr	r3, [r7, #0]
 80082c4:	429a      	cmp	r2, r3
 80082c6:	d206      	bcs.n	80082d6 <prvInsertTimerInActiveList+0x62>
 80082c8:	68ba      	ldr	r2, [r7, #8]
 80082ca:	683b      	ldr	r3, [r7, #0]
 80082cc:	429a      	cmp	r2, r3
 80082ce:	d302      	bcc.n	80082d6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80082d0:	2301      	movs	r3, #1
 80082d2:	617b      	str	r3, [r7, #20]
 80082d4:	e007      	b.n	80082e6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80082d6:	4b07      	ldr	r3, [pc, #28]	; (80082f4 <prvInsertTimerInActiveList+0x80>)
 80082d8:	681a      	ldr	r2, [r3, #0]
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	3304      	adds	r3, #4
 80082de:	4619      	mov	r1, r3
 80082e0:	4610      	mov	r0, r2
 80082e2:	f7fe f9ca 	bl	800667a <vListInsert>
		}
	}

	return xProcessTimerNow;
 80082e6:	697b      	ldr	r3, [r7, #20]
}
 80082e8:	4618      	mov	r0, r3
 80082ea:	3718      	adds	r7, #24
 80082ec:	46bd      	mov	sp, r7
 80082ee:	bd80      	pop	{r7, pc}
 80082f0:	200011e4 	.word	0x200011e4
 80082f4:	200011e0 	.word	0x200011e0

080082f8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80082f8:	b580      	push	{r7, lr}
 80082fa:	b08e      	sub	sp, #56	; 0x38
 80082fc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80082fe:	e0ca      	b.n	8008496 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	2b00      	cmp	r3, #0
 8008304:	da18      	bge.n	8008338 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008306:	1d3b      	adds	r3, r7, #4
 8008308:	3304      	adds	r3, #4
 800830a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800830c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800830e:	2b00      	cmp	r3, #0
 8008310:	d10a      	bne.n	8008328 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8008312:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008316:	f383 8811 	msr	BASEPRI, r3
 800831a:	f3bf 8f6f 	isb	sy
 800831e:	f3bf 8f4f 	dsb	sy
 8008322:	61fb      	str	r3, [r7, #28]
}
 8008324:	bf00      	nop
 8008326:	e7fe      	b.n	8008326 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008328:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800832e:	6850      	ldr	r0, [r2, #4]
 8008330:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008332:	6892      	ldr	r2, [r2, #8]
 8008334:	4611      	mov	r1, r2
 8008336:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	2b00      	cmp	r3, #0
 800833c:	f2c0 80aa 	blt.w	8008494 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008344:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008346:	695b      	ldr	r3, [r3, #20]
 8008348:	2b00      	cmp	r3, #0
 800834a:	d004      	beq.n	8008356 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800834c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800834e:	3304      	adds	r3, #4
 8008350:	4618      	mov	r0, r3
 8008352:	f7fe f9cb 	bl	80066ec <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008356:	463b      	mov	r3, r7
 8008358:	4618      	mov	r0, r3
 800835a:	f7ff ff6b 	bl	8008234 <prvSampleTimeNow>
 800835e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	2b09      	cmp	r3, #9
 8008364:	f200 8097 	bhi.w	8008496 <prvProcessReceivedCommands+0x19e>
 8008368:	a201      	add	r2, pc, #4	; (adr r2, 8008370 <prvProcessReceivedCommands+0x78>)
 800836a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800836e:	bf00      	nop
 8008370:	08008399 	.word	0x08008399
 8008374:	08008399 	.word	0x08008399
 8008378:	08008399 	.word	0x08008399
 800837c:	0800840d 	.word	0x0800840d
 8008380:	08008421 	.word	0x08008421
 8008384:	0800846b 	.word	0x0800846b
 8008388:	08008399 	.word	0x08008399
 800838c:	08008399 	.word	0x08008399
 8008390:	0800840d 	.word	0x0800840d
 8008394:	08008421 	.word	0x08008421
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008398:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800839a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800839e:	f043 0301 	orr.w	r3, r3, #1
 80083a2:	b2da      	uxtb	r2, r3
 80083a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083a6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80083aa:	68ba      	ldr	r2, [r7, #8]
 80083ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083ae:	699b      	ldr	r3, [r3, #24]
 80083b0:	18d1      	adds	r1, r2, r3
 80083b2:	68bb      	ldr	r3, [r7, #8]
 80083b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80083b6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80083b8:	f7ff ff5c 	bl	8008274 <prvInsertTimerInActiveList>
 80083bc:	4603      	mov	r3, r0
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d069      	beq.n	8008496 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80083c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083c4:	6a1b      	ldr	r3, [r3, #32]
 80083c6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80083c8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80083ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083cc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80083d0:	f003 0304 	and.w	r3, r3, #4
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d05e      	beq.n	8008496 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80083d8:	68ba      	ldr	r2, [r7, #8]
 80083da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083dc:	699b      	ldr	r3, [r3, #24]
 80083de:	441a      	add	r2, r3
 80083e0:	2300      	movs	r3, #0
 80083e2:	9300      	str	r3, [sp, #0]
 80083e4:	2300      	movs	r3, #0
 80083e6:	2100      	movs	r1, #0
 80083e8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80083ea:	f7ff fe05 	bl	8007ff8 <xTimerGenericCommand>
 80083ee:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80083f0:	6a3b      	ldr	r3, [r7, #32]
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d14f      	bne.n	8008496 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 80083f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083fa:	f383 8811 	msr	BASEPRI, r3
 80083fe:	f3bf 8f6f 	isb	sy
 8008402:	f3bf 8f4f 	dsb	sy
 8008406:	61bb      	str	r3, [r7, #24]
}
 8008408:	bf00      	nop
 800840a:	e7fe      	b.n	800840a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800840c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800840e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008412:	f023 0301 	bic.w	r3, r3, #1
 8008416:	b2da      	uxtb	r2, r3
 8008418:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800841a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800841e:	e03a      	b.n	8008496 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008420:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008422:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008426:	f043 0301 	orr.w	r3, r3, #1
 800842a:	b2da      	uxtb	r2, r3
 800842c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800842e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008432:	68ba      	ldr	r2, [r7, #8]
 8008434:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008436:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008438:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800843a:	699b      	ldr	r3, [r3, #24]
 800843c:	2b00      	cmp	r3, #0
 800843e:	d10a      	bne.n	8008456 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8008440:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008444:	f383 8811 	msr	BASEPRI, r3
 8008448:	f3bf 8f6f 	isb	sy
 800844c:	f3bf 8f4f 	dsb	sy
 8008450:	617b      	str	r3, [r7, #20]
}
 8008452:	bf00      	nop
 8008454:	e7fe      	b.n	8008454 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008456:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008458:	699a      	ldr	r2, [r3, #24]
 800845a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800845c:	18d1      	adds	r1, r2, r3
 800845e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008460:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008462:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008464:	f7ff ff06 	bl	8008274 <prvInsertTimerInActiveList>
					break;
 8008468:	e015      	b.n	8008496 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800846a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800846c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008470:	f003 0302 	and.w	r3, r3, #2
 8008474:	2b00      	cmp	r3, #0
 8008476:	d103      	bne.n	8008480 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8008478:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800847a:	f000 fbe1 	bl	8008c40 <vPortFree>
 800847e:	e00a      	b.n	8008496 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008480:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008482:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008486:	f023 0301 	bic.w	r3, r3, #1
 800848a:	b2da      	uxtb	r2, r3
 800848c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800848e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8008492:	e000      	b.n	8008496 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8008494:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008496:	4b08      	ldr	r3, [pc, #32]	; (80084b8 <prvProcessReceivedCommands+0x1c0>)
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	1d39      	adds	r1, r7, #4
 800849c:	2200      	movs	r2, #0
 800849e:	4618      	mov	r0, r3
 80084a0:	f7fe fbec 	bl	8006c7c <xQueueReceive>
 80084a4:	4603      	mov	r3, r0
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	f47f af2a 	bne.w	8008300 <prvProcessReceivedCommands+0x8>
	}
}
 80084ac:	bf00      	nop
 80084ae:	bf00      	nop
 80084b0:	3730      	adds	r7, #48	; 0x30
 80084b2:	46bd      	mov	sp, r7
 80084b4:	bd80      	pop	{r7, pc}
 80084b6:	bf00      	nop
 80084b8:	200011e8 	.word	0x200011e8

080084bc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80084bc:	b580      	push	{r7, lr}
 80084be:	b088      	sub	sp, #32
 80084c0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80084c2:	e048      	b.n	8008556 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80084c4:	4b2d      	ldr	r3, [pc, #180]	; (800857c <prvSwitchTimerLists+0xc0>)
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	68db      	ldr	r3, [r3, #12]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80084ce:	4b2b      	ldr	r3, [pc, #172]	; (800857c <prvSwitchTimerLists+0xc0>)
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	68db      	ldr	r3, [r3, #12]
 80084d4:	68db      	ldr	r3, [r3, #12]
 80084d6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	3304      	adds	r3, #4
 80084dc:	4618      	mov	r0, r3
 80084de:	f7fe f905 	bl	80066ec <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	6a1b      	ldr	r3, [r3, #32]
 80084e6:	68f8      	ldr	r0, [r7, #12]
 80084e8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80084f0:	f003 0304 	and.w	r3, r3, #4
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d02e      	beq.n	8008556 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	699b      	ldr	r3, [r3, #24]
 80084fc:	693a      	ldr	r2, [r7, #16]
 80084fe:	4413      	add	r3, r2
 8008500:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008502:	68ba      	ldr	r2, [r7, #8]
 8008504:	693b      	ldr	r3, [r7, #16]
 8008506:	429a      	cmp	r2, r3
 8008508:	d90e      	bls.n	8008528 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	68ba      	ldr	r2, [r7, #8]
 800850e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	68fa      	ldr	r2, [r7, #12]
 8008514:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008516:	4b19      	ldr	r3, [pc, #100]	; (800857c <prvSwitchTimerLists+0xc0>)
 8008518:	681a      	ldr	r2, [r3, #0]
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	3304      	adds	r3, #4
 800851e:	4619      	mov	r1, r3
 8008520:	4610      	mov	r0, r2
 8008522:	f7fe f8aa 	bl	800667a <vListInsert>
 8008526:	e016      	b.n	8008556 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008528:	2300      	movs	r3, #0
 800852a:	9300      	str	r3, [sp, #0]
 800852c:	2300      	movs	r3, #0
 800852e:	693a      	ldr	r2, [r7, #16]
 8008530:	2100      	movs	r1, #0
 8008532:	68f8      	ldr	r0, [r7, #12]
 8008534:	f7ff fd60 	bl	8007ff8 <xTimerGenericCommand>
 8008538:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	2b00      	cmp	r3, #0
 800853e:	d10a      	bne.n	8008556 <prvSwitchTimerLists+0x9a>
	__asm volatile
 8008540:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008544:	f383 8811 	msr	BASEPRI, r3
 8008548:	f3bf 8f6f 	isb	sy
 800854c:	f3bf 8f4f 	dsb	sy
 8008550:	603b      	str	r3, [r7, #0]
}
 8008552:	bf00      	nop
 8008554:	e7fe      	b.n	8008554 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008556:	4b09      	ldr	r3, [pc, #36]	; (800857c <prvSwitchTimerLists+0xc0>)
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	2b00      	cmp	r3, #0
 800855e:	d1b1      	bne.n	80084c4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008560:	4b06      	ldr	r3, [pc, #24]	; (800857c <prvSwitchTimerLists+0xc0>)
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008566:	4b06      	ldr	r3, [pc, #24]	; (8008580 <prvSwitchTimerLists+0xc4>)
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	4a04      	ldr	r2, [pc, #16]	; (800857c <prvSwitchTimerLists+0xc0>)
 800856c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800856e:	4a04      	ldr	r2, [pc, #16]	; (8008580 <prvSwitchTimerLists+0xc4>)
 8008570:	697b      	ldr	r3, [r7, #20]
 8008572:	6013      	str	r3, [r2, #0]
}
 8008574:	bf00      	nop
 8008576:	3718      	adds	r7, #24
 8008578:	46bd      	mov	sp, r7
 800857a:	bd80      	pop	{r7, pc}
 800857c:	200011e0 	.word	0x200011e0
 8008580:	200011e4 	.word	0x200011e4

08008584 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008584:	b580      	push	{r7, lr}
 8008586:	b082      	sub	sp, #8
 8008588:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800858a:	f000 f96b 	bl	8008864 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800858e:	4b15      	ldr	r3, [pc, #84]	; (80085e4 <prvCheckForValidListAndQueue+0x60>)
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	2b00      	cmp	r3, #0
 8008594:	d120      	bne.n	80085d8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008596:	4814      	ldr	r0, [pc, #80]	; (80085e8 <prvCheckForValidListAndQueue+0x64>)
 8008598:	f7fe f81e 	bl	80065d8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800859c:	4813      	ldr	r0, [pc, #76]	; (80085ec <prvCheckForValidListAndQueue+0x68>)
 800859e:	f7fe f81b 	bl	80065d8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80085a2:	4b13      	ldr	r3, [pc, #76]	; (80085f0 <prvCheckForValidListAndQueue+0x6c>)
 80085a4:	4a10      	ldr	r2, [pc, #64]	; (80085e8 <prvCheckForValidListAndQueue+0x64>)
 80085a6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80085a8:	4b12      	ldr	r3, [pc, #72]	; (80085f4 <prvCheckForValidListAndQueue+0x70>)
 80085aa:	4a10      	ldr	r2, [pc, #64]	; (80085ec <prvCheckForValidListAndQueue+0x68>)
 80085ac:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80085ae:	2300      	movs	r3, #0
 80085b0:	9300      	str	r3, [sp, #0]
 80085b2:	4b11      	ldr	r3, [pc, #68]	; (80085f8 <prvCheckForValidListAndQueue+0x74>)
 80085b4:	4a11      	ldr	r2, [pc, #68]	; (80085fc <prvCheckForValidListAndQueue+0x78>)
 80085b6:	2110      	movs	r1, #16
 80085b8:	200a      	movs	r0, #10
 80085ba:	f7fe f929 	bl	8006810 <xQueueGenericCreateStatic>
 80085be:	4603      	mov	r3, r0
 80085c0:	4a08      	ldr	r2, [pc, #32]	; (80085e4 <prvCheckForValidListAndQueue+0x60>)
 80085c2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80085c4:	4b07      	ldr	r3, [pc, #28]	; (80085e4 <prvCheckForValidListAndQueue+0x60>)
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d005      	beq.n	80085d8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80085cc:	4b05      	ldr	r3, [pc, #20]	; (80085e4 <prvCheckForValidListAndQueue+0x60>)
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	490b      	ldr	r1, [pc, #44]	; (8008600 <prvCheckForValidListAndQueue+0x7c>)
 80085d2:	4618      	mov	r0, r3
 80085d4:	f7fe fd42 	bl	800705c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80085d8:	f000 f974 	bl	80088c4 <vPortExitCritical>
}
 80085dc:	bf00      	nop
 80085de:	46bd      	mov	sp, r7
 80085e0:	bd80      	pop	{r7, pc}
 80085e2:	bf00      	nop
 80085e4:	200011e8 	.word	0x200011e8
 80085e8:	200011b8 	.word	0x200011b8
 80085ec:	200011cc 	.word	0x200011cc
 80085f0:	200011e0 	.word	0x200011e0
 80085f4:	200011e4 	.word	0x200011e4
 80085f8:	20001294 	.word	0x20001294
 80085fc:	200011f4 	.word	0x200011f4
 8008600:	0800bf58 	.word	0x0800bf58

08008604 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008604:	b480      	push	{r7}
 8008606:	b085      	sub	sp, #20
 8008608:	af00      	add	r7, sp, #0
 800860a:	60f8      	str	r0, [r7, #12]
 800860c:	60b9      	str	r1, [r7, #8]
 800860e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	3b04      	subs	r3, #4
 8008614:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800861c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	3b04      	subs	r3, #4
 8008622:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008624:	68bb      	ldr	r3, [r7, #8]
 8008626:	f023 0201 	bic.w	r2, r3, #1
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	3b04      	subs	r3, #4
 8008632:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008634:	4a0c      	ldr	r2, [pc, #48]	; (8008668 <pxPortInitialiseStack+0x64>)
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	3b14      	subs	r3, #20
 800863e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008640:	687a      	ldr	r2, [r7, #4]
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	3b04      	subs	r3, #4
 800864a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	f06f 0202 	mvn.w	r2, #2
 8008652:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	3b20      	subs	r3, #32
 8008658:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800865a:	68fb      	ldr	r3, [r7, #12]
}
 800865c:	4618      	mov	r0, r3
 800865e:	3714      	adds	r7, #20
 8008660:	46bd      	mov	sp, r7
 8008662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008666:	4770      	bx	lr
 8008668:	0800866d 	.word	0x0800866d

0800866c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800866c:	b480      	push	{r7}
 800866e:	b085      	sub	sp, #20
 8008670:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008672:	2300      	movs	r3, #0
 8008674:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008676:	4b12      	ldr	r3, [pc, #72]	; (80086c0 <prvTaskExitError+0x54>)
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800867e:	d00a      	beq.n	8008696 <prvTaskExitError+0x2a>
	__asm volatile
 8008680:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008684:	f383 8811 	msr	BASEPRI, r3
 8008688:	f3bf 8f6f 	isb	sy
 800868c:	f3bf 8f4f 	dsb	sy
 8008690:	60fb      	str	r3, [r7, #12]
}
 8008692:	bf00      	nop
 8008694:	e7fe      	b.n	8008694 <prvTaskExitError+0x28>
	__asm volatile
 8008696:	f04f 0350 	mov.w	r3, #80	; 0x50
 800869a:	f383 8811 	msr	BASEPRI, r3
 800869e:	f3bf 8f6f 	isb	sy
 80086a2:	f3bf 8f4f 	dsb	sy
 80086a6:	60bb      	str	r3, [r7, #8]
}
 80086a8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80086aa:	bf00      	nop
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d0fc      	beq.n	80086ac <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80086b2:	bf00      	nop
 80086b4:	bf00      	nop
 80086b6:	3714      	adds	r7, #20
 80086b8:	46bd      	mov	sp, r7
 80086ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086be:	4770      	bx	lr
 80086c0:	2000000c 	.word	0x2000000c
	...

080086d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80086d0:	4b07      	ldr	r3, [pc, #28]	; (80086f0 <pxCurrentTCBConst2>)
 80086d2:	6819      	ldr	r1, [r3, #0]
 80086d4:	6808      	ldr	r0, [r1, #0]
 80086d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086da:	f380 8809 	msr	PSP, r0
 80086de:	f3bf 8f6f 	isb	sy
 80086e2:	f04f 0000 	mov.w	r0, #0
 80086e6:	f380 8811 	msr	BASEPRI, r0
 80086ea:	4770      	bx	lr
 80086ec:	f3af 8000 	nop.w

080086f0 <pxCurrentTCBConst2>:
 80086f0:	20000cb8 	.word	0x20000cb8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80086f4:	bf00      	nop
 80086f6:	bf00      	nop

080086f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80086f8:	4808      	ldr	r0, [pc, #32]	; (800871c <prvPortStartFirstTask+0x24>)
 80086fa:	6800      	ldr	r0, [r0, #0]
 80086fc:	6800      	ldr	r0, [r0, #0]
 80086fe:	f380 8808 	msr	MSP, r0
 8008702:	f04f 0000 	mov.w	r0, #0
 8008706:	f380 8814 	msr	CONTROL, r0
 800870a:	b662      	cpsie	i
 800870c:	b661      	cpsie	f
 800870e:	f3bf 8f4f 	dsb	sy
 8008712:	f3bf 8f6f 	isb	sy
 8008716:	df00      	svc	0
 8008718:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800871a:	bf00      	nop
 800871c:	e000ed08 	.word	0xe000ed08

08008720 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008720:	b580      	push	{r7, lr}
 8008722:	b086      	sub	sp, #24
 8008724:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008726:	4b46      	ldr	r3, [pc, #280]	; (8008840 <xPortStartScheduler+0x120>)
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	4a46      	ldr	r2, [pc, #280]	; (8008844 <xPortStartScheduler+0x124>)
 800872c:	4293      	cmp	r3, r2
 800872e:	d10a      	bne.n	8008746 <xPortStartScheduler+0x26>
	__asm volatile
 8008730:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008734:	f383 8811 	msr	BASEPRI, r3
 8008738:	f3bf 8f6f 	isb	sy
 800873c:	f3bf 8f4f 	dsb	sy
 8008740:	613b      	str	r3, [r7, #16]
}
 8008742:	bf00      	nop
 8008744:	e7fe      	b.n	8008744 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008746:	4b3e      	ldr	r3, [pc, #248]	; (8008840 <xPortStartScheduler+0x120>)
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	4a3f      	ldr	r2, [pc, #252]	; (8008848 <xPortStartScheduler+0x128>)
 800874c:	4293      	cmp	r3, r2
 800874e:	d10a      	bne.n	8008766 <xPortStartScheduler+0x46>
	__asm volatile
 8008750:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008754:	f383 8811 	msr	BASEPRI, r3
 8008758:	f3bf 8f6f 	isb	sy
 800875c:	f3bf 8f4f 	dsb	sy
 8008760:	60fb      	str	r3, [r7, #12]
}
 8008762:	bf00      	nop
 8008764:	e7fe      	b.n	8008764 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008766:	4b39      	ldr	r3, [pc, #228]	; (800884c <xPortStartScheduler+0x12c>)
 8008768:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800876a:	697b      	ldr	r3, [r7, #20]
 800876c:	781b      	ldrb	r3, [r3, #0]
 800876e:	b2db      	uxtb	r3, r3
 8008770:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008772:	697b      	ldr	r3, [r7, #20]
 8008774:	22ff      	movs	r2, #255	; 0xff
 8008776:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008778:	697b      	ldr	r3, [r7, #20]
 800877a:	781b      	ldrb	r3, [r3, #0]
 800877c:	b2db      	uxtb	r3, r3
 800877e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008780:	78fb      	ldrb	r3, [r7, #3]
 8008782:	b2db      	uxtb	r3, r3
 8008784:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008788:	b2da      	uxtb	r2, r3
 800878a:	4b31      	ldr	r3, [pc, #196]	; (8008850 <xPortStartScheduler+0x130>)
 800878c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800878e:	4b31      	ldr	r3, [pc, #196]	; (8008854 <xPortStartScheduler+0x134>)
 8008790:	2207      	movs	r2, #7
 8008792:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008794:	e009      	b.n	80087aa <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8008796:	4b2f      	ldr	r3, [pc, #188]	; (8008854 <xPortStartScheduler+0x134>)
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	3b01      	subs	r3, #1
 800879c:	4a2d      	ldr	r2, [pc, #180]	; (8008854 <xPortStartScheduler+0x134>)
 800879e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80087a0:	78fb      	ldrb	r3, [r7, #3]
 80087a2:	b2db      	uxtb	r3, r3
 80087a4:	005b      	lsls	r3, r3, #1
 80087a6:	b2db      	uxtb	r3, r3
 80087a8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80087aa:	78fb      	ldrb	r3, [r7, #3]
 80087ac:	b2db      	uxtb	r3, r3
 80087ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80087b2:	2b80      	cmp	r3, #128	; 0x80
 80087b4:	d0ef      	beq.n	8008796 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80087b6:	4b27      	ldr	r3, [pc, #156]	; (8008854 <xPortStartScheduler+0x134>)
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	f1c3 0307 	rsb	r3, r3, #7
 80087be:	2b04      	cmp	r3, #4
 80087c0:	d00a      	beq.n	80087d8 <xPortStartScheduler+0xb8>
	__asm volatile
 80087c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087c6:	f383 8811 	msr	BASEPRI, r3
 80087ca:	f3bf 8f6f 	isb	sy
 80087ce:	f3bf 8f4f 	dsb	sy
 80087d2:	60bb      	str	r3, [r7, #8]
}
 80087d4:	bf00      	nop
 80087d6:	e7fe      	b.n	80087d6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80087d8:	4b1e      	ldr	r3, [pc, #120]	; (8008854 <xPortStartScheduler+0x134>)
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	021b      	lsls	r3, r3, #8
 80087de:	4a1d      	ldr	r2, [pc, #116]	; (8008854 <xPortStartScheduler+0x134>)
 80087e0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80087e2:	4b1c      	ldr	r3, [pc, #112]	; (8008854 <xPortStartScheduler+0x134>)
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80087ea:	4a1a      	ldr	r2, [pc, #104]	; (8008854 <xPortStartScheduler+0x134>)
 80087ec:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	b2da      	uxtb	r2, r3
 80087f2:	697b      	ldr	r3, [r7, #20]
 80087f4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80087f6:	4b18      	ldr	r3, [pc, #96]	; (8008858 <xPortStartScheduler+0x138>)
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	4a17      	ldr	r2, [pc, #92]	; (8008858 <xPortStartScheduler+0x138>)
 80087fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008800:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008802:	4b15      	ldr	r3, [pc, #84]	; (8008858 <xPortStartScheduler+0x138>)
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	4a14      	ldr	r2, [pc, #80]	; (8008858 <xPortStartScheduler+0x138>)
 8008808:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800880c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800880e:	f000 f8dd 	bl	80089cc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008812:	4b12      	ldr	r3, [pc, #72]	; (800885c <xPortStartScheduler+0x13c>)
 8008814:	2200      	movs	r2, #0
 8008816:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008818:	f000 f8fc 	bl	8008a14 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800881c:	4b10      	ldr	r3, [pc, #64]	; (8008860 <xPortStartScheduler+0x140>)
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	4a0f      	ldr	r2, [pc, #60]	; (8008860 <xPortStartScheduler+0x140>)
 8008822:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8008826:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008828:	f7ff ff66 	bl	80086f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800882c:	f7ff f846 	bl	80078bc <vTaskSwitchContext>
	prvTaskExitError();
 8008830:	f7ff ff1c 	bl	800866c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008834:	2300      	movs	r3, #0
}
 8008836:	4618      	mov	r0, r3
 8008838:	3718      	adds	r7, #24
 800883a:	46bd      	mov	sp, r7
 800883c:	bd80      	pop	{r7, pc}
 800883e:	bf00      	nop
 8008840:	e000ed00 	.word	0xe000ed00
 8008844:	410fc271 	.word	0x410fc271
 8008848:	410fc270 	.word	0x410fc270
 800884c:	e000e400 	.word	0xe000e400
 8008850:	200012e4 	.word	0x200012e4
 8008854:	200012e8 	.word	0x200012e8
 8008858:	e000ed20 	.word	0xe000ed20
 800885c:	2000000c 	.word	0x2000000c
 8008860:	e000ef34 	.word	0xe000ef34

08008864 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008864:	b480      	push	{r7}
 8008866:	b083      	sub	sp, #12
 8008868:	af00      	add	r7, sp, #0
	__asm volatile
 800886a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800886e:	f383 8811 	msr	BASEPRI, r3
 8008872:	f3bf 8f6f 	isb	sy
 8008876:	f3bf 8f4f 	dsb	sy
 800887a:	607b      	str	r3, [r7, #4]
}
 800887c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800887e:	4b0f      	ldr	r3, [pc, #60]	; (80088bc <vPortEnterCritical+0x58>)
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	3301      	adds	r3, #1
 8008884:	4a0d      	ldr	r2, [pc, #52]	; (80088bc <vPortEnterCritical+0x58>)
 8008886:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008888:	4b0c      	ldr	r3, [pc, #48]	; (80088bc <vPortEnterCritical+0x58>)
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	2b01      	cmp	r3, #1
 800888e:	d10f      	bne.n	80088b0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008890:	4b0b      	ldr	r3, [pc, #44]	; (80088c0 <vPortEnterCritical+0x5c>)
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	b2db      	uxtb	r3, r3
 8008896:	2b00      	cmp	r3, #0
 8008898:	d00a      	beq.n	80088b0 <vPortEnterCritical+0x4c>
	__asm volatile
 800889a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800889e:	f383 8811 	msr	BASEPRI, r3
 80088a2:	f3bf 8f6f 	isb	sy
 80088a6:	f3bf 8f4f 	dsb	sy
 80088aa:	603b      	str	r3, [r7, #0]
}
 80088ac:	bf00      	nop
 80088ae:	e7fe      	b.n	80088ae <vPortEnterCritical+0x4a>
	}
}
 80088b0:	bf00      	nop
 80088b2:	370c      	adds	r7, #12
 80088b4:	46bd      	mov	sp, r7
 80088b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ba:	4770      	bx	lr
 80088bc:	2000000c 	.word	0x2000000c
 80088c0:	e000ed04 	.word	0xe000ed04

080088c4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80088c4:	b480      	push	{r7}
 80088c6:	b083      	sub	sp, #12
 80088c8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80088ca:	4b12      	ldr	r3, [pc, #72]	; (8008914 <vPortExitCritical+0x50>)
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d10a      	bne.n	80088e8 <vPortExitCritical+0x24>
	__asm volatile
 80088d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088d6:	f383 8811 	msr	BASEPRI, r3
 80088da:	f3bf 8f6f 	isb	sy
 80088de:	f3bf 8f4f 	dsb	sy
 80088e2:	607b      	str	r3, [r7, #4]
}
 80088e4:	bf00      	nop
 80088e6:	e7fe      	b.n	80088e6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80088e8:	4b0a      	ldr	r3, [pc, #40]	; (8008914 <vPortExitCritical+0x50>)
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	3b01      	subs	r3, #1
 80088ee:	4a09      	ldr	r2, [pc, #36]	; (8008914 <vPortExitCritical+0x50>)
 80088f0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80088f2:	4b08      	ldr	r3, [pc, #32]	; (8008914 <vPortExitCritical+0x50>)
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d105      	bne.n	8008906 <vPortExitCritical+0x42>
 80088fa:	2300      	movs	r3, #0
 80088fc:	603b      	str	r3, [r7, #0]
	__asm volatile
 80088fe:	683b      	ldr	r3, [r7, #0]
 8008900:	f383 8811 	msr	BASEPRI, r3
}
 8008904:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008906:	bf00      	nop
 8008908:	370c      	adds	r7, #12
 800890a:	46bd      	mov	sp, r7
 800890c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008910:	4770      	bx	lr
 8008912:	bf00      	nop
 8008914:	2000000c 	.word	0x2000000c
	...

08008920 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008920:	f3ef 8009 	mrs	r0, PSP
 8008924:	f3bf 8f6f 	isb	sy
 8008928:	4b15      	ldr	r3, [pc, #84]	; (8008980 <pxCurrentTCBConst>)
 800892a:	681a      	ldr	r2, [r3, #0]
 800892c:	f01e 0f10 	tst.w	lr, #16
 8008930:	bf08      	it	eq
 8008932:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008936:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800893a:	6010      	str	r0, [r2, #0]
 800893c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008940:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008944:	f380 8811 	msr	BASEPRI, r0
 8008948:	f3bf 8f4f 	dsb	sy
 800894c:	f3bf 8f6f 	isb	sy
 8008950:	f7fe ffb4 	bl	80078bc <vTaskSwitchContext>
 8008954:	f04f 0000 	mov.w	r0, #0
 8008958:	f380 8811 	msr	BASEPRI, r0
 800895c:	bc09      	pop	{r0, r3}
 800895e:	6819      	ldr	r1, [r3, #0]
 8008960:	6808      	ldr	r0, [r1, #0]
 8008962:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008966:	f01e 0f10 	tst.w	lr, #16
 800896a:	bf08      	it	eq
 800896c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008970:	f380 8809 	msr	PSP, r0
 8008974:	f3bf 8f6f 	isb	sy
 8008978:	4770      	bx	lr
 800897a:	bf00      	nop
 800897c:	f3af 8000 	nop.w

08008980 <pxCurrentTCBConst>:
 8008980:	20000cb8 	.word	0x20000cb8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008984:	bf00      	nop
 8008986:	bf00      	nop

08008988 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008988:	b580      	push	{r7, lr}
 800898a:	b082      	sub	sp, #8
 800898c:	af00      	add	r7, sp, #0
	__asm volatile
 800898e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008992:	f383 8811 	msr	BASEPRI, r3
 8008996:	f3bf 8f6f 	isb	sy
 800899a:	f3bf 8f4f 	dsb	sy
 800899e:	607b      	str	r3, [r7, #4]
}
 80089a0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80089a2:	f7fe fed1 	bl	8007748 <xTaskIncrementTick>
 80089a6:	4603      	mov	r3, r0
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d003      	beq.n	80089b4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80089ac:	4b06      	ldr	r3, [pc, #24]	; (80089c8 <xPortSysTickHandler+0x40>)
 80089ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80089b2:	601a      	str	r2, [r3, #0]
 80089b4:	2300      	movs	r3, #0
 80089b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80089b8:	683b      	ldr	r3, [r7, #0]
 80089ba:	f383 8811 	msr	BASEPRI, r3
}
 80089be:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80089c0:	bf00      	nop
 80089c2:	3708      	adds	r7, #8
 80089c4:	46bd      	mov	sp, r7
 80089c6:	bd80      	pop	{r7, pc}
 80089c8:	e000ed04 	.word	0xe000ed04

080089cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80089cc:	b480      	push	{r7}
 80089ce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80089d0:	4b0b      	ldr	r3, [pc, #44]	; (8008a00 <vPortSetupTimerInterrupt+0x34>)
 80089d2:	2200      	movs	r2, #0
 80089d4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80089d6:	4b0b      	ldr	r3, [pc, #44]	; (8008a04 <vPortSetupTimerInterrupt+0x38>)
 80089d8:	2200      	movs	r2, #0
 80089da:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80089dc:	4b0a      	ldr	r3, [pc, #40]	; (8008a08 <vPortSetupTimerInterrupt+0x3c>)
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	4a0a      	ldr	r2, [pc, #40]	; (8008a0c <vPortSetupTimerInterrupt+0x40>)
 80089e2:	fba2 2303 	umull	r2, r3, r2, r3
 80089e6:	099b      	lsrs	r3, r3, #6
 80089e8:	4a09      	ldr	r2, [pc, #36]	; (8008a10 <vPortSetupTimerInterrupt+0x44>)
 80089ea:	3b01      	subs	r3, #1
 80089ec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80089ee:	4b04      	ldr	r3, [pc, #16]	; (8008a00 <vPortSetupTimerInterrupt+0x34>)
 80089f0:	2207      	movs	r2, #7
 80089f2:	601a      	str	r2, [r3, #0]
}
 80089f4:	bf00      	nop
 80089f6:	46bd      	mov	sp, r7
 80089f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089fc:	4770      	bx	lr
 80089fe:	bf00      	nop
 8008a00:	e000e010 	.word	0xe000e010
 8008a04:	e000e018 	.word	0xe000e018
 8008a08:	20000000 	.word	0x20000000
 8008a0c:	10624dd3 	.word	0x10624dd3
 8008a10:	e000e014 	.word	0xe000e014

08008a14 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008a14:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008a24 <vPortEnableVFP+0x10>
 8008a18:	6801      	ldr	r1, [r0, #0]
 8008a1a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008a1e:	6001      	str	r1, [r0, #0]
 8008a20:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008a22:	bf00      	nop
 8008a24:	e000ed88 	.word	0xe000ed88

08008a28 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008a28:	b480      	push	{r7}
 8008a2a:	b085      	sub	sp, #20
 8008a2c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008a2e:	f3ef 8305 	mrs	r3, IPSR
 8008a32:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	2b0f      	cmp	r3, #15
 8008a38:	d914      	bls.n	8008a64 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008a3a:	4a17      	ldr	r2, [pc, #92]	; (8008a98 <vPortValidateInterruptPriority+0x70>)
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	4413      	add	r3, r2
 8008a40:	781b      	ldrb	r3, [r3, #0]
 8008a42:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008a44:	4b15      	ldr	r3, [pc, #84]	; (8008a9c <vPortValidateInterruptPriority+0x74>)
 8008a46:	781b      	ldrb	r3, [r3, #0]
 8008a48:	7afa      	ldrb	r2, [r7, #11]
 8008a4a:	429a      	cmp	r2, r3
 8008a4c:	d20a      	bcs.n	8008a64 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8008a4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a52:	f383 8811 	msr	BASEPRI, r3
 8008a56:	f3bf 8f6f 	isb	sy
 8008a5a:	f3bf 8f4f 	dsb	sy
 8008a5e:	607b      	str	r3, [r7, #4]
}
 8008a60:	bf00      	nop
 8008a62:	e7fe      	b.n	8008a62 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008a64:	4b0e      	ldr	r3, [pc, #56]	; (8008aa0 <vPortValidateInterruptPriority+0x78>)
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8008a6c:	4b0d      	ldr	r3, [pc, #52]	; (8008aa4 <vPortValidateInterruptPriority+0x7c>)
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	429a      	cmp	r2, r3
 8008a72:	d90a      	bls.n	8008a8a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8008a74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a78:	f383 8811 	msr	BASEPRI, r3
 8008a7c:	f3bf 8f6f 	isb	sy
 8008a80:	f3bf 8f4f 	dsb	sy
 8008a84:	603b      	str	r3, [r7, #0]
}
 8008a86:	bf00      	nop
 8008a88:	e7fe      	b.n	8008a88 <vPortValidateInterruptPriority+0x60>
	}
 8008a8a:	bf00      	nop
 8008a8c:	3714      	adds	r7, #20
 8008a8e:	46bd      	mov	sp, r7
 8008a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a94:	4770      	bx	lr
 8008a96:	bf00      	nop
 8008a98:	e000e3f0 	.word	0xe000e3f0
 8008a9c:	200012e4 	.word	0x200012e4
 8008aa0:	e000ed0c 	.word	0xe000ed0c
 8008aa4:	200012e8 	.word	0x200012e8

08008aa8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008aa8:	b580      	push	{r7, lr}
 8008aaa:	b08a      	sub	sp, #40	; 0x28
 8008aac:	af00      	add	r7, sp, #0
 8008aae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008ab0:	2300      	movs	r3, #0
 8008ab2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008ab4:	f7fe fd8c 	bl	80075d0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008ab8:	4b5b      	ldr	r3, [pc, #364]	; (8008c28 <pvPortMalloc+0x180>)
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d101      	bne.n	8008ac4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008ac0:	f000 f920 	bl	8008d04 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008ac4:	4b59      	ldr	r3, [pc, #356]	; (8008c2c <pvPortMalloc+0x184>)
 8008ac6:	681a      	ldr	r2, [r3, #0]
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	4013      	ands	r3, r2
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	f040 8093 	bne.w	8008bf8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d01d      	beq.n	8008b14 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8008ad8:	2208      	movs	r2, #8
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	4413      	add	r3, r2
 8008ade:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	f003 0307 	and.w	r3, r3, #7
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d014      	beq.n	8008b14 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	f023 0307 	bic.w	r3, r3, #7
 8008af0:	3308      	adds	r3, #8
 8008af2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	f003 0307 	and.w	r3, r3, #7
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d00a      	beq.n	8008b14 <pvPortMalloc+0x6c>
	__asm volatile
 8008afe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b02:	f383 8811 	msr	BASEPRI, r3
 8008b06:	f3bf 8f6f 	isb	sy
 8008b0a:	f3bf 8f4f 	dsb	sy
 8008b0e:	617b      	str	r3, [r7, #20]
}
 8008b10:	bf00      	nop
 8008b12:	e7fe      	b.n	8008b12 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d06e      	beq.n	8008bf8 <pvPortMalloc+0x150>
 8008b1a:	4b45      	ldr	r3, [pc, #276]	; (8008c30 <pvPortMalloc+0x188>)
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	687a      	ldr	r2, [r7, #4]
 8008b20:	429a      	cmp	r2, r3
 8008b22:	d869      	bhi.n	8008bf8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008b24:	4b43      	ldr	r3, [pc, #268]	; (8008c34 <pvPortMalloc+0x18c>)
 8008b26:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008b28:	4b42      	ldr	r3, [pc, #264]	; (8008c34 <pvPortMalloc+0x18c>)
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008b2e:	e004      	b.n	8008b3a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8008b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b32:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008b3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b3c:	685b      	ldr	r3, [r3, #4]
 8008b3e:	687a      	ldr	r2, [r7, #4]
 8008b40:	429a      	cmp	r2, r3
 8008b42:	d903      	bls.n	8008b4c <pvPortMalloc+0xa4>
 8008b44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d1f1      	bne.n	8008b30 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008b4c:	4b36      	ldr	r3, [pc, #216]	; (8008c28 <pvPortMalloc+0x180>)
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008b52:	429a      	cmp	r2, r3
 8008b54:	d050      	beq.n	8008bf8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008b56:	6a3b      	ldr	r3, [r7, #32]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	2208      	movs	r2, #8
 8008b5c:	4413      	add	r3, r2
 8008b5e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008b60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b62:	681a      	ldr	r2, [r3, #0]
 8008b64:	6a3b      	ldr	r3, [r7, #32]
 8008b66:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008b68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b6a:	685a      	ldr	r2, [r3, #4]
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	1ad2      	subs	r2, r2, r3
 8008b70:	2308      	movs	r3, #8
 8008b72:	005b      	lsls	r3, r3, #1
 8008b74:	429a      	cmp	r2, r3
 8008b76:	d91f      	bls.n	8008bb8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008b78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	4413      	add	r3, r2
 8008b7e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008b80:	69bb      	ldr	r3, [r7, #24]
 8008b82:	f003 0307 	and.w	r3, r3, #7
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d00a      	beq.n	8008ba0 <pvPortMalloc+0xf8>
	__asm volatile
 8008b8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b8e:	f383 8811 	msr	BASEPRI, r3
 8008b92:	f3bf 8f6f 	isb	sy
 8008b96:	f3bf 8f4f 	dsb	sy
 8008b9a:	613b      	str	r3, [r7, #16]
}
 8008b9c:	bf00      	nop
 8008b9e:	e7fe      	b.n	8008b9e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008ba0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ba2:	685a      	ldr	r2, [r3, #4]
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	1ad2      	subs	r2, r2, r3
 8008ba8:	69bb      	ldr	r3, [r7, #24]
 8008baa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008bac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bae:	687a      	ldr	r2, [r7, #4]
 8008bb0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008bb2:	69b8      	ldr	r0, [r7, #24]
 8008bb4:	f000 f908 	bl	8008dc8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008bb8:	4b1d      	ldr	r3, [pc, #116]	; (8008c30 <pvPortMalloc+0x188>)
 8008bba:	681a      	ldr	r2, [r3, #0]
 8008bbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bbe:	685b      	ldr	r3, [r3, #4]
 8008bc0:	1ad3      	subs	r3, r2, r3
 8008bc2:	4a1b      	ldr	r2, [pc, #108]	; (8008c30 <pvPortMalloc+0x188>)
 8008bc4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008bc6:	4b1a      	ldr	r3, [pc, #104]	; (8008c30 <pvPortMalloc+0x188>)
 8008bc8:	681a      	ldr	r2, [r3, #0]
 8008bca:	4b1b      	ldr	r3, [pc, #108]	; (8008c38 <pvPortMalloc+0x190>)
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	429a      	cmp	r2, r3
 8008bd0:	d203      	bcs.n	8008bda <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008bd2:	4b17      	ldr	r3, [pc, #92]	; (8008c30 <pvPortMalloc+0x188>)
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	4a18      	ldr	r2, [pc, #96]	; (8008c38 <pvPortMalloc+0x190>)
 8008bd8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bdc:	685a      	ldr	r2, [r3, #4]
 8008bde:	4b13      	ldr	r3, [pc, #76]	; (8008c2c <pvPortMalloc+0x184>)
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	431a      	orrs	r2, r3
 8008be4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008be6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008be8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bea:	2200      	movs	r2, #0
 8008bec:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008bee:	4b13      	ldr	r3, [pc, #76]	; (8008c3c <pvPortMalloc+0x194>)
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	3301      	adds	r3, #1
 8008bf4:	4a11      	ldr	r2, [pc, #68]	; (8008c3c <pvPortMalloc+0x194>)
 8008bf6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008bf8:	f7fe fcf8 	bl	80075ec <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008bfc:	69fb      	ldr	r3, [r7, #28]
 8008bfe:	f003 0307 	and.w	r3, r3, #7
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d00a      	beq.n	8008c1c <pvPortMalloc+0x174>
	__asm volatile
 8008c06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c0a:	f383 8811 	msr	BASEPRI, r3
 8008c0e:	f3bf 8f6f 	isb	sy
 8008c12:	f3bf 8f4f 	dsb	sy
 8008c16:	60fb      	str	r3, [r7, #12]
}
 8008c18:	bf00      	nop
 8008c1a:	e7fe      	b.n	8008c1a <pvPortMalloc+0x172>
	return pvReturn;
 8008c1c:	69fb      	ldr	r3, [r7, #28]
}
 8008c1e:	4618      	mov	r0, r3
 8008c20:	3728      	adds	r7, #40	; 0x28
 8008c22:	46bd      	mov	sp, r7
 8008c24:	bd80      	pop	{r7, pc}
 8008c26:	bf00      	nop
 8008c28:	20001eac 	.word	0x20001eac
 8008c2c:	20001ec0 	.word	0x20001ec0
 8008c30:	20001eb0 	.word	0x20001eb0
 8008c34:	20001ea4 	.word	0x20001ea4
 8008c38:	20001eb4 	.word	0x20001eb4
 8008c3c:	20001eb8 	.word	0x20001eb8

08008c40 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008c40:	b580      	push	{r7, lr}
 8008c42:	b086      	sub	sp, #24
 8008c44:	af00      	add	r7, sp, #0
 8008c46:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d04d      	beq.n	8008cee <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008c52:	2308      	movs	r3, #8
 8008c54:	425b      	negs	r3, r3
 8008c56:	697a      	ldr	r2, [r7, #20]
 8008c58:	4413      	add	r3, r2
 8008c5a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008c5c:	697b      	ldr	r3, [r7, #20]
 8008c5e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008c60:	693b      	ldr	r3, [r7, #16]
 8008c62:	685a      	ldr	r2, [r3, #4]
 8008c64:	4b24      	ldr	r3, [pc, #144]	; (8008cf8 <vPortFree+0xb8>)
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	4013      	ands	r3, r2
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d10a      	bne.n	8008c84 <vPortFree+0x44>
	__asm volatile
 8008c6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c72:	f383 8811 	msr	BASEPRI, r3
 8008c76:	f3bf 8f6f 	isb	sy
 8008c7a:	f3bf 8f4f 	dsb	sy
 8008c7e:	60fb      	str	r3, [r7, #12]
}
 8008c80:	bf00      	nop
 8008c82:	e7fe      	b.n	8008c82 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008c84:	693b      	ldr	r3, [r7, #16]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d00a      	beq.n	8008ca2 <vPortFree+0x62>
	__asm volatile
 8008c8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c90:	f383 8811 	msr	BASEPRI, r3
 8008c94:	f3bf 8f6f 	isb	sy
 8008c98:	f3bf 8f4f 	dsb	sy
 8008c9c:	60bb      	str	r3, [r7, #8]
}
 8008c9e:	bf00      	nop
 8008ca0:	e7fe      	b.n	8008ca0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008ca2:	693b      	ldr	r3, [r7, #16]
 8008ca4:	685a      	ldr	r2, [r3, #4]
 8008ca6:	4b14      	ldr	r3, [pc, #80]	; (8008cf8 <vPortFree+0xb8>)
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	4013      	ands	r3, r2
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d01e      	beq.n	8008cee <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008cb0:	693b      	ldr	r3, [r7, #16]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d11a      	bne.n	8008cee <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008cb8:	693b      	ldr	r3, [r7, #16]
 8008cba:	685a      	ldr	r2, [r3, #4]
 8008cbc:	4b0e      	ldr	r3, [pc, #56]	; (8008cf8 <vPortFree+0xb8>)
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	43db      	mvns	r3, r3
 8008cc2:	401a      	ands	r2, r3
 8008cc4:	693b      	ldr	r3, [r7, #16]
 8008cc6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008cc8:	f7fe fc82 	bl	80075d0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008ccc:	693b      	ldr	r3, [r7, #16]
 8008cce:	685a      	ldr	r2, [r3, #4]
 8008cd0:	4b0a      	ldr	r3, [pc, #40]	; (8008cfc <vPortFree+0xbc>)
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	4413      	add	r3, r2
 8008cd6:	4a09      	ldr	r2, [pc, #36]	; (8008cfc <vPortFree+0xbc>)
 8008cd8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008cda:	6938      	ldr	r0, [r7, #16]
 8008cdc:	f000 f874 	bl	8008dc8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008ce0:	4b07      	ldr	r3, [pc, #28]	; (8008d00 <vPortFree+0xc0>)
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	3301      	adds	r3, #1
 8008ce6:	4a06      	ldr	r2, [pc, #24]	; (8008d00 <vPortFree+0xc0>)
 8008ce8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008cea:	f7fe fc7f 	bl	80075ec <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008cee:	bf00      	nop
 8008cf0:	3718      	adds	r7, #24
 8008cf2:	46bd      	mov	sp, r7
 8008cf4:	bd80      	pop	{r7, pc}
 8008cf6:	bf00      	nop
 8008cf8:	20001ec0 	.word	0x20001ec0
 8008cfc:	20001eb0 	.word	0x20001eb0
 8008d00:	20001ebc 	.word	0x20001ebc

08008d04 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008d04:	b480      	push	{r7}
 8008d06:	b085      	sub	sp, #20
 8008d08:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008d0a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8008d0e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008d10:	4b27      	ldr	r3, [pc, #156]	; (8008db0 <prvHeapInit+0xac>)
 8008d12:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	f003 0307 	and.w	r3, r3, #7
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d00c      	beq.n	8008d38 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	3307      	adds	r3, #7
 8008d22:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	f023 0307 	bic.w	r3, r3, #7
 8008d2a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008d2c:	68ba      	ldr	r2, [r7, #8]
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	1ad3      	subs	r3, r2, r3
 8008d32:	4a1f      	ldr	r2, [pc, #124]	; (8008db0 <prvHeapInit+0xac>)
 8008d34:	4413      	add	r3, r2
 8008d36:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008d3c:	4a1d      	ldr	r2, [pc, #116]	; (8008db4 <prvHeapInit+0xb0>)
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008d42:	4b1c      	ldr	r3, [pc, #112]	; (8008db4 <prvHeapInit+0xb0>)
 8008d44:	2200      	movs	r2, #0
 8008d46:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	68ba      	ldr	r2, [r7, #8]
 8008d4c:	4413      	add	r3, r2
 8008d4e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008d50:	2208      	movs	r2, #8
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	1a9b      	subs	r3, r3, r2
 8008d56:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	f023 0307 	bic.w	r3, r3, #7
 8008d5e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	4a15      	ldr	r2, [pc, #84]	; (8008db8 <prvHeapInit+0xb4>)
 8008d64:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008d66:	4b14      	ldr	r3, [pc, #80]	; (8008db8 <prvHeapInit+0xb4>)
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	2200      	movs	r2, #0
 8008d6c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008d6e:	4b12      	ldr	r3, [pc, #72]	; (8008db8 <prvHeapInit+0xb4>)
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	2200      	movs	r2, #0
 8008d74:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008d7a:	683b      	ldr	r3, [r7, #0]
 8008d7c:	68fa      	ldr	r2, [r7, #12]
 8008d7e:	1ad2      	subs	r2, r2, r3
 8008d80:	683b      	ldr	r3, [r7, #0]
 8008d82:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008d84:	4b0c      	ldr	r3, [pc, #48]	; (8008db8 <prvHeapInit+0xb4>)
 8008d86:	681a      	ldr	r2, [r3, #0]
 8008d88:	683b      	ldr	r3, [r7, #0]
 8008d8a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008d8c:	683b      	ldr	r3, [r7, #0]
 8008d8e:	685b      	ldr	r3, [r3, #4]
 8008d90:	4a0a      	ldr	r2, [pc, #40]	; (8008dbc <prvHeapInit+0xb8>)
 8008d92:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008d94:	683b      	ldr	r3, [r7, #0]
 8008d96:	685b      	ldr	r3, [r3, #4]
 8008d98:	4a09      	ldr	r2, [pc, #36]	; (8008dc0 <prvHeapInit+0xbc>)
 8008d9a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008d9c:	4b09      	ldr	r3, [pc, #36]	; (8008dc4 <prvHeapInit+0xc0>)
 8008d9e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008da2:	601a      	str	r2, [r3, #0]
}
 8008da4:	bf00      	nop
 8008da6:	3714      	adds	r7, #20
 8008da8:	46bd      	mov	sp, r7
 8008daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dae:	4770      	bx	lr
 8008db0:	200012ec 	.word	0x200012ec
 8008db4:	20001ea4 	.word	0x20001ea4
 8008db8:	20001eac 	.word	0x20001eac
 8008dbc:	20001eb4 	.word	0x20001eb4
 8008dc0:	20001eb0 	.word	0x20001eb0
 8008dc4:	20001ec0 	.word	0x20001ec0

08008dc8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008dc8:	b480      	push	{r7}
 8008dca:	b085      	sub	sp, #20
 8008dcc:	af00      	add	r7, sp, #0
 8008dce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008dd0:	4b28      	ldr	r3, [pc, #160]	; (8008e74 <prvInsertBlockIntoFreeList+0xac>)
 8008dd2:	60fb      	str	r3, [r7, #12]
 8008dd4:	e002      	b.n	8008ddc <prvInsertBlockIntoFreeList+0x14>
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	60fb      	str	r3, [r7, #12]
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	687a      	ldr	r2, [r7, #4]
 8008de2:	429a      	cmp	r2, r3
 8008de4:	d8f7      	bhi.n	8008dd6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	685b      	ldr	r3, [r3, #4]
 8008dee:	68ba      	ldr	r2, [r7, #8]
 8008df0:	4413      	add	r3, r2
 8008df2:	687a      	ldr	r2, [r7, #4]
 8008df4:	429a      	cmp	r2, r3
 8008df6:	d108      	bne.n	8008e0a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	685a      	ldr	r2, [r3, #4]
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	685b      	ldr	r3, [r3, #4]
 8008e00:	441a      	add	r2, r3
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	685b      	ldr	r3, [r3, #4]
 8008e12:	68ba      	ldr	r2, [r7, #8]
 8008e14:	441a      	add	r2, r3
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	429a      	cmp	r2, r3
 8008e1c:	d118      	bne.n	8008e50 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	681a      	ldr	r2, [r3, #0]
 8008e22:	4b15      	ldr	r3, [pc, #84]	; (8008e78 <prvInsertBlockIntoFreeList+0xb0>)
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	429a      	cmp	r2, r3
 8008e28:	d00d      	beq.n	8008e46 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	685a      	ldr	r2, [r3, #4]
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	685b      	ldr	r3, [r3, #4]
 8008e34:	441a      	add	r2, r3
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	681a      	ldr	r2, [r3, #0]
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	601a      	str	r2, [r3, #0]
 8008e44:	e008      	b.n	8008e58 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008e46:	4b0c      	ldr	r3, [pc, #48]	; (8008e78 <prvInsertBlockIntoFreeList+0xb0>)
 8008e48:	681a      	ldr	r2, [r3, #0]
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	601a      	str	r2, [r3, #0]
 8008e4e:	e003      	b.n	8008e58 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	681a      	ldr	r2, [r3, #0]
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008e58:	68fa      	ldr	r2, [r7, #12]
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	429a      	cmp	r2, r3
 8008e5e:	d002      	beq.n	8008e66 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	687a      	ldr	r2, [r7, #4]
 8008e64:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008e66:	bf00      	nop
 8008e68:	3714      	adds	r7, #20
 8008e6a:	46bd      	mov	sp, r7
 8008e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e70:	4770      	bx	lr
 8008e72:	bf00      	nop
 8008e74:	20001ea4 	.word	0x20001ea4
 8008e78:	20001eac 	.word	0x20001eac

08008e7c <__errno>:
 8008e7c:	4b01      	ldr	r3, [pc, #4]	; (8008e84 <__errno+0x8>)
 8008e7e:	6818      	ldr	r0, [r3, #0]
 8008e80:	4770      	bx	lr
 8008e82:	bf00      	nop
 8008e84:	20000010 	.word	0x20000010

08008e88 <std>:
 8008e88:	2300      	movs	r3, #0
 8008e8a:	b510      	push	{r4, lr}
 8008e8c:	4604      	mov	r4, r0
 8008e8e:	e9c0 3300 	strd	r3, r3, [r0]
 8008e92:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008e96:	6083      	str	r3, [r0, #8]
 8008e98:	8181      	strh	r1, [r0, #12]
 8008e9a:	6643      	str	r3, [r0, #100]	; 0x64
 8008e9c:	81c2      	strh	r2, [r0, #14]
 8008e9e:	6183      	str	r3, [r0, #24]
 8008ea0:	4619      	mov	r1, r3
 8008ea2:	2208      	movs	r2, #8
 8008ea4:	305c      	adds	r0, #92	; 0x5c
 8008ea6:	f000 f91a 	bl	80090de <memset>
 8008eaa:	4b05      	ldr	r3, [pc, #20]	; (8008ec0 <std+0x38>)
 8008eac:	6263      	str	r3, [r4, #36]	; 0x24
 8008eae:	4b05      	ldr	r3, [pc, #20]	; (8008ec4 <std+0x3c>)
 8008eb0:	62a3      	str	r3, [r4, #40]	; 0x28
 8008eb2:	4b05      	ldr	r3, [pc, #20]	; (8008ec8 <std+0x40>)
 8008eb4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008eb6:	4b05      	ldr	r3, [pc, #20]	; (8008ecc <std+0x44>)
 8008eb8:	6224      	str	r4, [r4, #32]
 8008eba:	6323      	str	r3, [r4, #48]	; 0x30
 8008ebc:	bd10      	pop	{r4, pc}
 8008ebe:	bf00      	nop
 8008ec0:	08009c21 	.word	0x08009c21
 8008ec4:	08009c43 	.word	0x08009c43
 8008ec8:	08009c7b 	.word	0x08009c7b
 8008ecc:	08009c9f 	.word	0x08009c9f

08008ed0 <_cleanup_r>:
 8008ed0:	4901      	ldr	r1, [pc, #4]	; (8008ed8 <_cleanup_r+0x8>)
 8008ed2:	f000 b8af 	b.w	8009034 <_fwalk_reent>
 8008ed6:	bf00      	nop
 8008ed8:	0800aaf1 	.word	0x0800aaf1

08008edc <__sfmoreglue>:
 8008edc:	b570      	push	{r4, r5, r6, lr}
 8008ede:	2268      	movs	r2, #104	; 0x68
 8008ee0:	1e4d      	subs	r5, r1, #1
 8008ee2:	4355      	muls	r5, r2
 8008ee4:	460e      	mov	r6, r1
 8008ee6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008eea:	f000 f921 	bl	8009130 <_malloc_r>
 8008eee:	4604      	mov	r4, r0
 8008ef0:	b140      	cbz	r0, 8008f04 <__sfmoreglue+0x28>
 8008ef2:	2100      	movs	r1, #0
 8008ef4:	e9c0 1600 	strd	r1, r6, [r0]
 8008ef8:	300c      	adds	r0, #12
 8008efa:	60a0      	str	r0, [r4, #8]
 8008efc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008f00:	f000 f8ed 	bl	80090de <memset>
 8008f04:	4620      	mov	r0, r4
 8008f06:	bd70      	pop	{r4, r5, r6, pc}

08008f08 <__sfp_lock_acquire>:
 8008f08:	4801      	ldr	r0, [pc, #4]	; (8008f10 <__sfp_lock_acquire+0x8>)
 8008f0a:	f000 b8d8 	b.w	80090be <__retarget_lock_acquire_recursive>
 8008f0e:	bf00      	nop
 8008f10:	20001ec5 	.word	0x20001ec5

08008f14 <__sfp_lock_release>:
 8008f14:	4801      	ldr	r0, [pc, #4]	; (8008f1c <__sfp_lock_release+0x8>)
 8008f16:	f000 b8d3 	b.w	80090c0 <__retarget_lock_release_recursive>
 8008f1a:	bf00      	nop
 8008f1c:	20001ec5 	.word	0x20001ec5

08008f20 <__sinit_lock_acquire>:
 8008f20:	4801      	ldr	r0, [pc, #4]	; (8008f28 <__sinit_lock_acquire+0x8>)
 8008f22:	f000 b8cc 	b.w	80090be <__retarget_lock_acquire_recursive>
 8008f26:	bf00      	nop
 8008f28:	20001ec6 	.word	0x20001ec6

08008f2c <__sinit_lock_release>:
 8008f2c:	4801      	ldr	r0, [pc, #4]	; (8008f34 <__sinit_lock_release+0x8>)
 8008f2e:	f000 b8c7 	b.w	80090c0 <__retarget_lock_release_recursive>
 8008f32:	bf00      	nop
 8008f34:	20001ec6 	.word	0x20001ec6

08008f38 <__sinit>:
 8008f38:	b510      	push	{r4, lr}
 8008f3a:	4604      	mov	r4, r0
 8008f3c:	f7ff fff0 	bl	8008f20 <__sinit_lock_acquire>
 8008f40:	69a3      	ldr	r3, [r4, #24]
 8008f42:	b11b      	cbz	r3, 8008f4c <__sinit+0x14>
 8008f44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008f48:	f7ff bff0 	b.w	8008f2c <__sinit_lock_release>
 8008f4c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008f50:	6523      	str	r3, [r4, #80]	; 0x50
 8008f52:	4b13      	ldr	r3, [pc, #76]	; (8008fa0 <__sinit+0x68>)
 8008f54:	4a13      	ldr	r2, [pc, #76]	; (8008fa4 <__sinit+0x6c>)
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	62a2      	str	r2, [r4, #40]	; 0x28
 8008f5a:	42a3      	cmp	r3, r4
 8008f5c:	bf04      	itt	eq
 8008f5e:	2301      	moveq	r3, #1
 8008f60:	61a3      	streq	r3, [r4, #24]
 8008f62:	4620      	mov	r0, r4
 8008f64:	f000 f820 	bl	8008fa8 <__sfp>
 8008f68:	6060      	str	r0, [r4, #4]
 8008f6a:	4620      	mov	r0, r4
 8008f6c:	f000 f81c 	bl	8008fa8 <__sfp>
 8008f70:	60a0      	str	r0, [r4, #8]
 8008f72:	4620      	mov	r0, r4
 8008f74:	f000 f818 	bl	8008fa8 <__sfp>
 8008f78:	2200      	movs	r2, #0
 8008f7a:	60e0      	str	r0, [r4, #12]
 8008f7c:	2104      	movs	r1, #4
 8008f7e:	6860      	ldr	r0, [r4, #4]
 8008f80:	f7ff ff82 	bl	8008e88 <std>
 8008f84:	68a0      	ldr	r0, [r4, #8]
 8008f86:	2201      	movs	r2, #1
 8008f88:	2109      	movs	r1, #9
 8008f8a:	f7ff ff7d 	bl	8008e88 <std>
 8008f8e:	68e0      	ldr	r0, [r4, #12]
 8008f90:	2202      	movs	r2, #2
 8008f92:	2112      	movs	r1, #18
 8008f94:	f7ff ff78 	bl	8008e88 <std>
 8008f98:	2301      	movs	r3, #1
 8008f9a:	61a3      	str	r3, [r4, #24]
 8008f9c:	e7d2      	b.n	8008f44 <__sinit+0xc>
 8008f9e:	bf00      	nop
 8008fa0:	0800c074 	.word	0x0800c074
 8008fa4:	08008ed1 	.word	0x08008ed1

08008fa8 <__sfp>:
 8008fa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008faa:	4607      	mov	r7, r0
 8008fac:	f7ff ffac 	bl	8008f08 <__sfp_lock_acquire>
 8008fb0:	4b1e      	ldr	r3, [pc, #120]	; (800902c <__sfp+0x84>)
 8008fb2:	681e      	ldr	r6, [r3, #0]
 8008fb4:	69b3      	ldr	r3, [r6, #24]
 8008fb6:	b913      	cbnz	r3, 8008fbe <__sfp+0x16>
 8008fb8:	4630      	mov	r0, r6
 8008fba:	f7ff ffbd 	bl	8008f38 <__sinit>
 8008fbe:	3648      	adds	r6, #72	; 0x48
 8008fc0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008fc4:	3b01      	subs	r3, #1
 8008fc6:	d503      	bpl.n	8008fd0 <__sfp+0x28>
 8008fc8:	6833      	ldr	r3, [r6, #0]
 8008fca:	b30b      	cbz	r3, 8009010 <__sfp+0x68>
 8008fcc:	6836      	ldr	r6, [r6, #0]
 8008fce:	e7f7      	b.n	8008fc0 <__sfp+0x18>
 8008fd0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008fd4:	b9d5      	cbnz	r5, 800900c <__sfp+0x64>
 8008fd6:	4b16      	ldr	r3, [pc, #88]	; (8009030 <__sfp+0x88>)
 8008fd8:	60e3      	str	r3, [r4, #12]
 8008fda:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008fde:	6665      	str	r5, [r4, #100]	; 0x64
 8008fe0:	f000 f86c 	bl	80090bc <__retarget_lock_init_recursive>
 8008fe4:	f7ff ff96 	bl	8008f14 <__sfp_lock_release>
 8008fe8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008fec:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008ff0:	6025      	str	r5, [r4, #0]
 8008ff2:	61a5      	str	r5, [r4, #24]
 8008ff4:	2208      	movs	r2, #8
 8008ff6:	4629      	mov	r1, r5
 8008ff8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008ffc:	f000 f86f 	bl	80090de <memset>
 8009000:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009004:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009008:	4620      	mov	r0, r4
 800900a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800900c:	3468      	adds	r4, #104	; 0x68
 800900e:	e7d9      	b.n	8008fc4 <__sfp+0x1c>
 8009010:	2104      	movs	r1, #4
 8009012:	4638      	mov	r0, r7
 8009014:	f7ff ff62 	bl	8008edc <__sfmoreglue>
 8009018:	4604      	mov	r4, r0
 800901a:	6030      	str	r0, [r6, #0]
 800901c:	2800      	cmp	r0, #0
 800901e:	d1d5      	bne.n	8008fcc <__sfp+0x24>
 8009020:	f7ff ff78 	bl	8008f14 <__sfp_lock_release>
 8009024:	230c      	movs	r3, #12
 8009026:	603b      	str	r3, [r7, #0]
 8009028:	e7ee      	b.n	8009008 <__sfp+0x60>
 800902a:	bf00      	nop
 800902c:	0800c074 	.word	0x0800c074
 8009030:	ffff0001 	.word	0xffff0001

08009034 <_fwalk_reent>:
 8009034:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009038:	4606      	mov	r6, r0
 800903a:	4688      	mov	r8, r1
 800903c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009040:	2700      	movs	r7, #0
 8009042:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009046:	f1b9 0901 	subs.w	r9, r9, #1
 800904a:	d505      	bpl.n	8009058 <_fwalk_reent+0x24>
 800904c:	6824      	ldr	r4, [r4, #0]
 800904e:	2c00      	cmp	r4, #0
 8009050:	d1f7      	bne.n	8009042 <_fwalk_reent+0xe>
 8009052:	4638      	mov	r0, r7
 8009054:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009058:	89ab      	ldrh	r3, [r5, #12]
 800905a:	2b01      	cmp	r3, #1
 800905c:	d907      	bls.n	800906e <_fwalk_reent+0x3a>
 800905e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009062:	3301      	adds	r3, #1
 8009064:	d003      	beq.n	800906e <_fwalk_reent+0x3a>
 8009066:	4629      	mov	r1, r5
 8009068:	4630      	mov	r0, r6
 800906a:	47c0      	blx	r8
 800906c:	4307      	orrs	r7, r0
 800906e:	3568      	adds	r5, #104	; 0x68
 8009070:	e7e9      	b.n	8009046 <_fwalk_reent+0x12>
	...

08009074 <__libc_init_array>:
 8009074:	b570      	push	{r4, r5, r6, lr}
 8009076:	4d0d      	ldr	r5, [pc, #52]	; (80090ac <__libc_init_array+0x38>)
 8009078:	4c0d      	ldr	r4, [pc, #52]	; (80090b0 <__libc_init_array+0x3c>)
 800907a:	1b64      	subs	r4, r4, r5
 800907c:	10a4      	asrs	r4, r4, #2
 800907e:	2600      	movs	r6, #0
 8009080:	42a6      	cmp	r6, r4
 8009082:	d109      	bne.n	8009098 <__libc_init_array+0x24>
 8009084:	4d0b      	ldr	r5, [pc, #44]	; (80090b4 <__libc_init_array+0x40>)
 8009086:	4c0c      	ldr	r4, [pc, #48]	; (80090b8 <__libc_init_array+0x44>)
 8009088:	f002 fe78 	bl	800bd7c <_init>
 800908c:	1b64      	subs	r4, r4, r5
 800908e:	10a4      	asrs	r4, r4, #2
 8009090:	2600      	movs	r6, #0
 8009092:	42a6      	cmp	r6, r4
 8009094:	d105      	bne.n	80090a2 <__libc_init_array+0x2e>
 8009096:	bd70      	pop	{r4, r5, r6, pc}
 8009098:	f855 3b04 	ldr.w	r3, [r5], #4
 800909c:	4798      	blx	r3
 800909e:	3601      	adds	r6, #1
 80090a0:	e7ee      	b.n	8009080 <__libc_init_array+0xc>
 80090a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80090a6:	4798      	blx	r3
 80090a8:	3601      	adds	r6, #1
 80090aa:	e7f2      	b.n	8009092 <__libc_init_array+0x1e>
 80090ac:	0800c3f4 	.word	0x0800c3f4
 80090b0:	0800c3f4 	.word	0x0800c3f4
 80090b4:	0800c3f4 	.word	0x0800c3f4
 80090b8:	0800c3f8 	.word	0x0800c3f8

080090bc <__retarget_lock_init_recursive>:
 80090bc:	4770      	bx	lr

080090be <__retarget_lock_acquire_recursive>:
 80090be:	4770      	bx	lr

080090c0 <__retarget_lock_release_recursive>:
 80090c0:	4770      	bx	lr

080090c2 <memcpy>:
 80090c2:	440a      	add	r2, r1
 80090c4:	4291      	cmp	r1, r2
 80090c6:	f100 33ff 	add.w	r3, r0, #4294967295
 80090ca:	d100      	bne.n	80090ce <memcpy+0xc>
 80090cc:	4770      	bx	lr
 80090ce:	b510      	push	{r4, lr}
 80090d0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80090d4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80090d8:	4291      	cmp	r1, r2
 80090da:	d1f9      	bne.n	80090d0 <memcpy+0xe>
 80090dc:	bd10      	pop	{r4, pc}

080090de <memset>:
 80090de:	4402      	add	r2, r0
 80090e0:	4603      	mov	r3, r0
 80090e2:	4293      	cmp	r3, r2
 80090e4:	d100      	bne.n	80090e8 <memset+0xa>
 80090e6:	4770      	bx	lr
 80090e8:	f803 1b01 	strb.w	r1, [r3], #1
 80090ec:	e7f9      	b.n	80090e2 <memset+0x4>
	...

080090f0 <sbrk_aligned>:
 80090f0:	b570      	push	{r4, r5, r6, lr}
 80090f2:	4e0e      	ldr	r6, [pc, #56]	; (800912c <sbrk_aligned+0x3c>)
 80090f4:	460c      	mov	r4, r1
 80090f6:	6831      	ldr	r1, [r6, #0]
 80090f8:	4605      	mov	r5, r0
 80090fa:	b911      	cbnz	r1, 8009102 <sbrk_aligned+0x12>
 80090fc:	f000 fd60 	bl	8009bc0 <_sbrk_r>
 8009100:	6030      	str	r0, [r6, #0]
 8009102:	4621      	mov	r1, r4
 8009104:	4628      	mov	r0, r5
 8009106:	f000 fd5b 	bl	8009bc0 <_sbrk_r>
 800910a:	1c43      	adds	r3, r0, #1
 800910c:	d00a      	beq.n	8009124 <sbrk_aligned+0x34>
 800910e:	1cc4      	adds	r4, r0, #3
 8009110:	f024 0403 	bic.w	r4, r4, #3
 8009114:	42a0      	cmp	r0, r4
 8009116:	d007      	beq.n	8009128 <sbrk_aligned+0x38>
 8009118:	1a21      	subs	r1, r4, r0
 800911a:	4628      	mov	r0, r5
 800911c:	f000 fd50 	bl	8009bc0 <_sbrk_r>
 8009120:	3001      	adds	r0, #1
 8009122:	d101      	bne.n	8009128 <sbrk_aligned+0x38>
 8009124:	f04f 34ff 	mov.w	r4, #4294967295
 8009128:	4620      	mov	r0, r4
 800912a:	bd70      	pop	{r4, r5, r6, pc}
 800912c:	20001ecc 	.word	0x20001ecc

08009130 <_malloc_r>:
 8009130:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009134:	1ccd      	adds	r5, r1, #3
 8009136:	f025 0503 	bic.w	r5, r5, #3
 800913a:	3508      	adds	r5, #8
 800913c:	2d0c      	cmp	r5, #12
 800913e:	bf38      	it	cc
 8009140:	250c      	movcc	r5, #12
 8009142:	2d00      	cmp	r5, #0
 8009144:	4607      	mov	r7, r0
 8009146:	db01      	blt.n	800914c <_malloc_r+0x1c>
 8009148:	42a9      	cmp	r1, r5
 800914a:	d905      	bls.n	8009158 <_malloc_r+0x28>
 800914c:	230c      	movs	r3, #12
 800914e:	603b      	str	r3, [r7, #0]
 8009150:	2600      	movs	r6, #0
 8009152:	4630      	mov	r0, r6
 8009154:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009158:	4e2e      	ldr	r6, [pc, #184]	; (8009214 <_malloc_r+0xe4>)
 800915a:	f001 fd23 	bl	800aba4 <__malloc_lock>
 800915e:	6833      	ldr	r3, [r6, #0]
 8009160:	461c      	mov	r4, r3
 8009162:	bb34      	cbnz	r4, 80091b2 <_malloc_r+0x82>
 8009164:	4629      	mov	r1, r5
 8009166:	4638      	mov	r0, r7
 8009168:	f7ff ffc2 	bl	80090f0 <sbrk_aligned>
 800916c:	1c43      	adds	r3, r0, #1
 800916e:	4604      	mov	r4, r0
 8009170:	d14d      	bne.n	800920e <_malloc_r+0xde>
 8009172:	6834      	ldr	r4, [r6, #0]
 8009174:	4626      	mov	r6, r4
 8009176:	2e00      	cmp	r6, #0
 8009178:	d140      	bne.n	80091fc <_malloc_r+0xcc>
 800917a:	6823      	ldr	r3, [r4, #0]
 800917c:	4631      	mov	r1, r6
 800917e:	4638      	mov	r0, r7
 8009180:	eb04 0803 	add.w	r8, r4, r3
 8009184:	f000 fd1c 	bl	8009bc0 <_sbrk_r>
 8009188:	4580      	cmp	r8, r0
 800918a:	d13a      	bne.n	8009202 <_malloc_r+0xd2>
 800918c:	6821      	ldr	r1, [r4, #0]
 800918e:	3503      	adds	r5, #3
 8009190:	1a6d      	subs	r5, r5, r1
 8009192:	f025 0503 	bic.w	r5, r5, #3
 8009196:	3508      	adds	r5, #8
 8009198:	2d0c      	cmp	r5, #12
 800919a:	bf38      	it	cc
 800919c:	250c      	movcc	r5, #12
 800919e:	4629      	mov	r1, r5
 80091a0:	4638      	mov	r0, r7
 80091a2:	f7ff ffa5 	bl	80090f0 <sbrk_aligned>
 80091a6:	3001      	adds	r0, #1
 80091a8:	d02b      	beq.n	8009202 <_malloc_r+0xd2>
 80091aa:	6823      	ldr	r3, [r4, #0]
 80091ac:	442b      	add	r3, r5
 80091ae:	6023      	str	r3, [r4, #0]
 80091b0:	e00e      	b.n	80091d0 <_malloc_r+0xa0>
 80091b2:	6822      	ldr	r2, [r4, #0]
 80091b4:	1b52      	subs	r2, r2, r5
 80091b6:	d41e      	bmi.n	80091f6 <_malloc_r+0xc6>
 80091b8:	2a0b      	cmp	r2, #11
 80091ba:	d916      	bls.n	80091ea <_malloc_r+0xba>
 80091bc:	1961      	adds	r1, r4, r5
 80091be:	42a3      	cmp	r3, r4
 80091c0:	6025      	str	r5, [r4, #0]
 80091c2:	bf18      	it	ne
 80091c4:	6059      	strne	r1, [r3, #4]
 80091c6:	6863      	ldr	r3, [r4, #4]
 80091c8:	bf08      	it	eq
 80091ca:	6031      	streq	r1, [r6, #0]
 80091cc:	5162      	str	r2, [r4, r5]
 80091ce:	604b      	str	r3, [r1, #4]
 80091d0:	4638      	mov	r0, r7
 80091d2:	f104 060b 	add.w	r6, r4, #11
 80091d6:	f001 fceb 	bl	800abb0 <__malloc_unlock>
 80091da:	f026 0607 	bic.w	r6, r6, #7
 80091de:	1d23      	adds	r3, r4, #4
 80091e0:	1af2      	subs	r2, r6, r3
 80091e2:	d0b6      	beq.n	8009152 <_malloc_r+0x22>
 80091e4:	1b9b      	subs	r3, r3, r6
 80091e6:	50a3      	str	r3, [r4, r2]
 80091e8:	e7b3      	b.n	8009152 <_malloc_r+0x22>
 80091ea:	6862      	ldr	r2, [r4, #4]
 80091ec:	42a3      	cmp	r3, r4
 80091ee:	bf0c      	ite	eq
 80091f0:	6032      	streq	r2, [r6, #0]
 80091f2:	605a      	strne	r2, [r3, #4]
 80091f4:	e7ec      	b.n	80091d0 <_malloc_r+0xa0>
 80091f6:	4623      	mov	r3, r4
 80091f8:	6864      	ldr	r4, [r4, #4]
 80091fa:	e7b2      	b.n	8009162 <_malloc_r+0x32>
 80091fc:	4634      	mov	r4, r6
 80091fe:	6876      	ldr	r6, [r6, #4]
 8009200:	e7b9      	b.n	8009176 <_malloc_r+0x46>
 8009202:	230c      	movs	r3, #12
 8009204:	603b      	str	r3, [r7, #0]
 8009206:	4638      	mov	r0, r7
 8009208:	f001 fcd2 	bl	800abb0 <__malloc_unlock>
 800920c:	e7a1      	b.n	8009152 <_malloc_r+0x22>
 800920e:	6025      	str	r5, [r4, #0]
 8009210:	e7de      	b.n	80091d0 <_malloc_r+0xa0>
 8009212:	bf00      	nop
 8009214:	20001ec8 	.word	0x20001ec8

08009218 <__cvt>:
 8009218:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800921c:	ec55 4b10 	vmov	r4, r5, d0
 8009220:	2d00      	cmp	r5, #0
 8009222:	460e      	mov	r6, r1
 8009224:	4619      	mov	r1, r3
 8009226:	462b      	mov	r3, r5
 8009228:	bfbb      	ittet	lt
 800922a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800922e:	461d      	movlt	r5, r3
 8009230:	2300      	movge	r3, #0
 8009232:	232d      	movlt	r3, #45	; 0x2d
 8009234:	700b      	strb	r3, [r1, #0]
 8009236:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009238:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800923c:	4691      	mov	r9, r2
 800923e:	f023 0820 	bic.w	r8, r3, #32
 8009242:	bfbc      	itt	lt
 8009244:	4622      	movlt	r2, r4
 8009246:	4614      	movlt	r4, r2
 8009248:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800924c:	d005      	beq.n	800925a <__cvt+0x42>
 800924e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8009252:	d100      	bne.n	8009256 <__cvt+0x3e>
 8009254:	3601      	adds	r6, #1
 8009256:	2102      	movs	r1, #2
 8009258:	e000      	b.n	800925c <__cvt+0x44>
 800925a:	2103      	movs	r1, #3
 800925c:	ab03      	add	r3, sp, #12
 800925e:	9301      	str	r3, [sp, #4]
 8009260:	ab02      	add	r3, sp, #8
 8009262:	9300      	str	r3, [sp, #0]
 8009264:	ec45 4b10 	vmov	d0, r4, r5
 8009268:	4653      	mov	r3, sl
 800926a:	4632      	mov	r2, r6
 800926c:	f000 fdcc 	bl	8009e08 <_dtoa_r>
 8009270:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009274:	4607      	mov	r7, r0
 8009276:	d102      	bne.n	800927e <__cvt+0x66>
 8009278:	f019 0f01 	tst.w	r9, #1
 800927c:	d022      	beq.n	80092c4 <__cvt+0xac>
 800927e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009282:	eb07 0906 	add.w	r9, r7, r6
 8009286:	d110      	bne.n	80092aa <__cvt+0x92>
 8009288:	783b      	ldrb	r3, [r7, #0]
 800928a:	2b30      	cmp	r3, #48	; 0x30
 800928c:	d10a      	bne.n	80092a4 <__cvt+0x8c>
 800928e:	2200      	movs	r2, #0
 8009290:	2300      	movs	r3, #0
 8009292:	4620      	mov	r0, r4
 8009294:	4629      	mov	r1, r5
 8009296:	f7f7 fc17 	bl	8000ac8 <__aeabi_dcmpeq>
 800929a:	b918      	cbnz	r0, 80092a4 <__cvt+0x8c>
 800929c:	f1c6 0601 	rsb	r6, r6, #1
 80092a0:	f8ca 6000 	str.w	r6, [sl]
 80092a4:	f8da 3000 	ldr.w	r3, [sl]
 80092a8:	4499      	add	r9, r3
 80092aa:	2200      	movs	r2, #0
 80092ac:	2300      	movs	r3, #0
 80092ae:	4620      	mov	r0, r4
 80092b0:	4629      	mov	r1, r5
 80092b2:	f7f7 fc09 	bl	8000ac8 <__aeabi_dcmpeq>
 80092b6:	b108      	cbz	r0, 80092bc <__cvt+0xa4>
 80092b8:	f8cd 900c 	str.w	r9, [sp, #12]
 80092bc:	2230      	movs	r2, #48	; 0x30
 80092be:	9b03      	ldr	r3, [sp, #12]
 80092c0:	454b      	cmp	r3, r9
 80092c2:	d307      	bcc.n	80092d4 <__cvt+0xbc>
 80092c4:	9b03      	ldr	r3, [sp, #12]
 80092c6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80092c8:	1bdb      	subs	r3, r3, r7
 80092ca:	4638      	mov	r0, r7
 80092cc:	6013      	str	r3, [r2, #0]
 80092ce:	b004      	add	sp, #16
 80092d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80092d4:	1c59      	adds	r1, r3, #1
 80092d6:	9103      	str	r1, [sp, #12]
 80092d8:	701a      	strb	r2, [r3, #0]
 80092da:	e7f0      	b.n	80092be <__cvt+0xa6>

080092dc <__exponent>:
 80092dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80092de:	4603      	mov	r3, r0
 80092e0:	2900      	cmp	r1, #0
 80092e2:	bfb8      	it	lt
 80092e4:	4249      	neglt	r1, r1
 80092e6:	f803 2b02 	strb.w	r2, [r3], #2
 80092ea:	bfb4      	ite	lt
 80092ec:	222d      	movlt	r2, #45	; 0x2d
 80092ee:	222b      	movge	r2, #43	; 0x2b
 80092f0:	2909      	cmp	r1, #9
 80092f2:	7042      	strb	r2, [r0, #1]
 80092f4:	dd2a      	ble.n	800934c <__exponent+0x70>
 80092f6:	f10d 0407 	add.w	r4, sp, #7
 80092fa:	46a4      	mov	ip, r4
 80092fc:	270a      	movs	r7, #10
 80092fe:	46a6      	mov	lr, r4
 8009300:	460a      	mov	r2, r1
 8009302:	fb91 f6f7 	sdiv	r6, r1, r7
 8009306:	fb07 1516 	mls	r5, r7, r6, r1
 800930a:	3530      	adds	r5, #48	; 0x30
 800930c:	2a63      	cmp	r2, #99	; 0x63
 800930e:	f104 34ff 	add.w	r4, r4, #4294967295
 8009312:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8009316:	4631      	mov	r1, r6
 8009318:	dcf1      	bgt.n	80092fe <__exponent+0x22>
 800931a:	3130      	adds	r1, #48	; 0x30
 800931c:	f1ae 0502 	sub.w	r5, lr, #2
 8009320:	f804 1c01 	strb.w	r1, [r4, #-1]
 8009324:	1c44      	adds	r4, r0, #1
 8009326:	4629      	mov	r1, r5
 8009328:	4561      	cmp	r1, ip
 800932a:	d30a      	bcc.n	8009342 <__exponent+0x66>
 800932c:	f10d 0209 	add.w	r2, sp, #9
 8009330:	eba2 020e 	sub.w	r2, r2, lr
 8009334:	4565      	cmp	r5, ip
 8009336:	bf88      	it	hi
 8009338:	2200      	movhi	r2, #0
 800933a:	4413      	add	r3, r2
 800933c:	1a18      	subs	r0, r3, r0
 800933e:	b003      	add	sp, #12
 8009340:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009342:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009346:	f804 2f01 	strb.w	r2, [r4, #1]!
 800934a:	e7ed      	b.n	8009328 <__exponent+0x4c>
 800934c:	2330      	movs	r3, #48	; 0x30
 800934e:	3130      	adds	r1, #48	; 0x30
 8009350:	7083      	strb	r3, [r0, #2]
 8009352:	70c1      	strb	r1, [r0, #3]
 8009354:	1d03      	adds	r3, r0, #4
 8009356:	e7f1      	b.n	800933c <__exponent+0x60>

08009358 <_printf_float>:
 8009358:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800935c:	ed2d 8b02 	vpush	{d8}
 8009360:	b08d      	sub	sp, #52	; 0x34
 8009362:	460c      	mov	r4, r1
 8009364:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009368:	4616      	mov	r6, r2
 800936a:	461f      	mov	r7, r3
 800936c:	4605      	mov	r5, r0
 800936e:	f001 fbfb 	bl	800ab68 <_localeconv_r>
 8009372:	f8d0 a000 	ldr.w	sl, [r0]
 8009376:	4650      	mov	r0, sl
 8009378:	f7f6 ff2a 	bl	80001d0 <strlen>
 800937c:	2300      	movs	r3, #0
 800937e:	930a      	str	r3, [sp, #40]	; 0x28
 8009380:	6823      	ldr	r3, [r4, #0]
 8009382:	9305      	str	r3, [sp, #20]
 8009384:	f8d8 3000 	ldr.w	r3, [r8]
 8009388:	f894 b018 	ldrb.w	fp, [r4, #24]
 800938c:	3307      	adds	r3, #7
 800938e:	f023 0307 	bic.w	r3, r3, #7
 8009392:	f103 0208 	add.w	r2, r3, #8
 8009396:	f8c8 2000 	str.w	r2, [r8]
 800939a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800939e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80093a2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80093a6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80093aa:	9307      	str	r3, [sp, #28]
 80093ac:	f8cd 8018 	str.w	r8, [sp, #24]
 80093b0:	ee08 0a10 	vmov	s16, r0
 80093b4:	4b9f      	ldr	r3, [pc, #636]	; (8009634 <_printf_float+0x2dc>)
 80093b6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80093ba:	f04f 32ff 	mov.w	r2, #4294967295
 80093be:	f7f7 fbb5 	bl	8000b2c <__aeabi_dcmpun>
 80093c2:	bb88      	cbnz	r0, 8009428 <_printf_float+0xd0>
 80093c4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80093c8:	4b9a      	ldr	r3, [pc, #616]	; (8009634 <_printf_float+0x2dc>)
 80093ca:	f04f 32ff 	mov.w	r2, #4294967295
 80093ce:	f7f7 fb8f 	bl	8000af0 <__aeabi_dcmple>
 80093d2:	bb48      	cbnz	r0, 8009428 <_printf_float+0xd0>
 80093d4:	2200      	movs	r2, #0
 80093d6:	2300      	movs	r3, #0
 80093d8:	4640      	mov	r0, r8
 80093da:	4649      	mov	r1, r9
 80093dc:	f7f7 fb7e 	bl	8000adc <__aeabi_dcmplt>
 80093e0:	b110      	cbz	r0, 80093e8 <_printf_float+0x90>
 80093e2:	232d      	movs	r3, #45	; 0x2d
 80093e4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80093e8:	4b93      	ldr	r3, [pc, #588]	; (8009638 <_printf_float+0x2e0>)
 80093ea:	4894      	ldr	r0, [pc, #592]	; (800963c <_printf_float+0x2e4>)
 80093ec:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80093f0:	bf94      	ite	ls
 80093f2:	4698      	movls	r8, r3
 80093f4:	4680      	movhi	r8, r0
 80093f6:	2303      	movs	r3, #3
 80093f8:	6123      	str	r3, [r4, #16]
 80093fa:	9b05      	ldr	r3, [sp, #20]
 80093fc:	f023 0204 	bic.w	r2, r3, #4
 8009400:	6022      	str	r2, [r4, #0]
 8009402:	f04f 0900 	mov.w	r9, #0
 8009406:	9700      	str	r7, [sp, #0]
 8009408:	4633      	mov	r3, r6
 800940a:	aa0b      	add	r2, sp, #44	; 0x2c
 800940c:	4621      	mov	r1, r4
 800940e:	4628      	mov	r0, r5
 8009410:	f000 f9d8 	bl	80097c4 <_printf_common>
 8009414:	3001      	adds	r0, #1
 8009416:	f040 8090 	bne.w	800953a <_printf_float+0x1e2>
 800941a:	f04f 30ff 	mov.w	r0, #4294967295
 800941e:	b00d      	add	sp, #52	; 0x34
 8009420:	ecbd 8b02 	vpop	{d8}
 8009424:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009428:	4642      	mov	r2, r8
 800942a:	464b      	mov	r3, r9
 800942c:	4640      	mov	r0, r8
 800942e:	4649      	mov	r1, r9
 8009430:	f7f7 fb7c 	bl	8000b2c <__aeabi_dcmpun>
 8009434:	b140      	cbz	r0, 8009448 <_printf_float+0xf0>
 8009436:	464b      	mov	r3, r9
 8009438:	2b00      	cmp	r3, #0
 800943a:	bfbc      	itt	lt
 800943c:	232d      	movlt	r3, #45	; 0x2d
 800943e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009442:	487f      	ldr	r0, [pc, #508]	; (8009640 <_printf_float+0x2e8>)
 8009444:	4b7f      	ldr	r3, [pc, #508]	; (8009644 <_printf_float+0x2ec>)
 8009446:	e7d1      	b.n	80093ec <_printf_float+0x94>
 8009448:	6863      	ldr	r3, [r4, #4]
 800944a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800944e:	9206      	str	r2, [sp, #24]
 8009450:	1c5a      	adds	r2, r3, #1
 8009452:	d13f      	bne.n	80094d4 <_printf_float+0x17c>
 8009454:	2306      	movs	r3, #6
 8009456:	6063      	str	r3, [r4, #4]
 8009458:	9b05      	ldr	r3, [sp, #20]
 800945a:	6861      	ldr	r1, [r4, #4]
 800945c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009460:	2300      	movs	r3, #0
 8009462:	9303      	str	r3, [sp, #12]
 8009464:	ab0a      	add	r3, sp, #40	; 0x28
 8009466:	e9cd b301 	strd	fp, r3, [sp, #4]
 800946a:	ab09      	add	r3, sp, #36	; 0x24
 800946c:	ec49 8b10 	vmov	d0, r8, r9
 8009470:	9300      	str	r3, [sp, #0]
 8009472:	6022      	str	r2, [r4, #0]
 8009474:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009478:	4628      	mov	r0, r5
 800947a:	f7ff fecd 	bl	8009218 <__cvt>
 800947e:	9b06      	ldr	r3, [sp, #24]
 8009480:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009482:	2b47      	cmp	r3, #71	; 0x47
 8009484:	4680      	mov	r8, r0
 8009486:	d108      	bne.n	800949a <_printf_float+0x142>
 8009488:	1cc8      	adds	r0, r1, #3
 800948a:	db02      	blt.n	8009492 <_printf_float+0x13a>
 800948c:	6863      	ldr	r3, [r4, #4]
 800948e:	4299      	cmp	r1, r3
 8009490:	dd41      	ble.n	8009516 <_printf_float+0x1be>
 8009492:	f1ab 0b02 	sub.w	fp, fp, #2
 8009496:	fa5f fb8b 	uxtb.w	fp, fp
 800949a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800949e:	d820      	bhi.n	80094e2 <_printf_float+0x18a>
 80094a0:	3901      	subs	r1, #1
 80094a2:	465a      	mov	r2, fp
 80094a4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80094a8:	9109      	str	r1, [sp, #36]	; 0x24
 80094aa:	f7ff ff17 	bl	80092dc <__exponent>
 80094ae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80094b0:	1813      	adds	r3, r2, r0
 80094b2:	2a01      	cmp	r2, #1
 80094b4:	4681      	mov	r9, r0
 80094b6:	6123      	str	r3, [r4, #16]
 80094b8:	dc02      	bgt.n	80094c0 <_printf_float+0x168>
 80094ba:	6822      	ldr	r2, [r4, #0]
 80094bc:	07d2      	lsls	r2, r2, #31
 80094be:	d501      	bpl.n	80094c4 <_printf_float+0x16c>
 80094c0:	3301      	adds	r3, #1
 80094c2:	6123      	str	r3, [r4, #16]
 80094c4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d09c      	beq.n	8009406 <_printf_float+0xae>
 80094cc:	232d      	movs	r3, #45	; 0x2d
 80094ce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80094d2:	e798      	b.n	8009406 <_printf_float+0xae>
 80094d4:	9a06      	ldr	r2, [sp, #24]
 80094d6:	2a47      	cmp	r2, #71	; 0x47
 80094d8:	d1be      	bne.n	8009458 <_printf_float+0x100>
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d1bc      	bne.n	8009458 <_printf_float+0x100>
 80094de:	2301      	movs	r3, #1
 80094e0:	e7b9      	b.n	8009456 <_printf_float+0xfe>
 80094e2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80094e6:	d118      	bne.n	800951a <_printf_float+0x1c2>
 80094e8:	2900      	cmp	r1, #0
 80094ea:	6863      	ldr	r3, [r4, #4]
 80094ec:	dd0b      	ble.n	8009506 <_printf_float+0x1ae>
 80094ee:	6121      	str	r1, [r4, #16]
 80094f0:	b913      	cbnz	r3, 80094f8 <_printf_float+0x1a0>
 80094f2:	6822      	ldr	r2, [r4, #0]
 80094f4:	07d0      	lsls	r0, r2, #31
 80094f6:	d502      	bpl.n	80094fe <_printf_float+0x1a6>
 80094f8:	3301      	adds	r3, #1
 80094fa:	440b      	add	r3, r1
 80094fc:	6123      	str	r3, [r4, #16]
 80094fe:	65a1      	str	r1, [r4, #88]	; 0x58
 8009500:	f04f 0900 	mov.w	r9, #0
 8009504:	e7de      	b.n	80094c4 <_printf_float+0x16c>
 8009506:	b913      	cbnz	r3, 800950e <_printf_float+0x1b6>
 8009508:	6822      	ldr	r2, [r4, #0]
 800950a:	07d2      	lsls	r2, r2, #31
 800950c:	d501      	bpl.n	8009512 <_printf_float+0x1ba>
 800950e:	3302      	adds	r3, #2
 8009510:	e7f4      	b.n	80094fc <_printf_float+0x1a4>
 8009512:	2301      	movs	r3, #1
 8009514:	e7f2      	b.n	80094fc <_printf_float+0x1a4>
 8009516:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800951a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800951c:	4299      	cmp	r1, r3
 800951e:	db05      	blt.n	800952c <_printf_float+0x1d4>
 8009520:	6823      	ldr	r3, [r4, #0]
 8009522:	6121      	str	r1, [r4, #16]
 8009524:	07d8      	lsls	r0, r3, #31
 8009526:	d5ea      	bpl.n	80094fe <_printf_float+0x1a6>
 8009528:	1c4b      	adds	r3, r1, #1
 800952a:	e7e7      	b.n	80094fc <_printf_float+0x1a4>
 800952c:	2900      	cmp	r1, #0
 800952e:	bfd4      	ite	le
 8009530:	f1c1 0202 	rsble	r2, r1, #2
 8009534:	2201      	movgt	r2, #1
 8009536:	4413      	add	r3, r2
 8009538:	e7e0      	b.n	80094fc <_printf_float+0x1a4>
 800953a:	6823      	ldr	r3, [r4, #0]
 800953c:	055a      	lsls	r2, r3, #21
 800953e:	d407      	bmi.n	8009550 <_printf_float+0x1f8>
 8009540:	6923      	ldr	r3, [r4, #16]
 8009542:	4642      	mov	r2, r8
 8009544:	4631      	mov	r1, r6
 8009546:	4628      	mov	r0, r5
 8009548:	47b8      	blx	r7
 800954a:	3001      	adds	r0, #1
 800954c:	d12c      	bne.n	80095a8 <_printf_float+0x250>
 800954e:	e764      	b.n	800941a <_printf_float+0xc2>
 8009550:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009554:	f240 80e0 	bls.w	8009718 <_printf_float+0x3c0>
 8009558:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800955c:	2200      	movs	r2, #0
 800955e:	2300      	movs	r3, #0
 8009560:	f7f7 fab2 	bl	8000ac8 <__aeabi_dcmpeq>
 8009564:	2800      	cmp	r0, #0
 8009566:	d034      	beq.n	80095d2 <_printf_float+0x27a>
 8009568:	4a37      	ldr	r2, [pc, #220]	; (8009648 <_printf_float+0x2f0>)
 800956a:	2301      	movs	r3, #1
 800956c:	4631      	mov	r1, r6
 800956e:	4628      	mov	r0, r5
 8009570:	47b8      	blx	r7
 8009572:	3001      	adds	r0, #1
 8009574:	f43f af51 	beq.w	800941a <_printf_float+0xc2>
 8009578:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800957c:	429a      	cmp	r2, r3
 800957e:	db02      	blt.n	8009586 <_printf_float+0x22e>
 8009580:	6823      	ldr	r3, [r4, #0]
 8009582:	07d8      	lsls	r0, r3, #31
 8009584:	d510      	bpl.n	80095a8 <_printf_float+0x250>
 8009586:	ee18 3a10 	vmov	r3, s16
 800958a:	4652      	mov	r2, sl
 800958c:	4631      	mov	r1, r6
 800958e:	4628      	mov	r0, r5
 8009590:	47b8      	blx	r7
 8009592:	3001      	adds	r0, #1
 8009594:	f43f af41 	beq.w	800941a <_printf_float+0xc2>
 8009598:	f04f 0800 	mov.w	r8, #0
 800959c:	f104 091a 	add.w	r9, r4, #26
 80095a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80095a2:	3b01      	subs	r3, #1
 80095a4:	4543      	cmp	r3, r8
 80095a6:	dc09      	bgt.n	80095bc <_printf_float+0x264>
 80095a8:	6823      	ldr	r3, [r4, #0]
 80095aa:	079b      	lsls	r3, r3, #30
 80095ac:	f100 8105 	bmi.w	80097ba <_printf_float+0x462>
 80095b0:	68e0      	ldr	r0, [r4, #12]
 80095b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80095b4:	4298      	cmp	r0, r3
 80095b6:	bfb8      	it	lt
 80095b8:	4618      	movlt	r0, r3
 80095ba:	e730      	b.n	800941e <_printf_float+0xc6>
 80095bc:	2301      	movs	r3, #1
 80095be:	464a      	mov	r2, r9
 80095c0:	4631      	mov	r1, r6
 80095c2:	4628      	mov	r0, r5
 80095c4:	47b8      	blx	r7
 80095c6:	3001      	adds	r0, #1
 80095c8:	f43f af27 	beq.w	800941a <_printf_float+0xc2>
 80095cc:	f108 0801 	add.w	r8, r8, #1
 80095d0:	e7e6      	b.n	80095a0 <_printf_float+0x248>
 80095d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	dc39      	bgt.n	800964c <_printf_float+0x2f4>
 80095d8:	4a1b      	ldr	r2, [pc, #108]	; (8009648 <_printf_float+0x2f0>)
 80095da:	2301      	movs	r3, #1
 80095dc:	4631      	mov	r1, r6
 80095de:	4628      	mov	r0, r5
 80095e0:	47b8      	blx	r7
 80095e2:	3001      	adds	r0, #1
 80095e4:	f43f af19 	beq.w	800941a <_printf_float+0xc2>
 80095e8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80095ec:	4313      	orrs	r3, r2
 80095ee:	d102      	bne.n	80095f6 <_printf_float+0x29e>
 80095f0:	6823      	ldr	r3, [r4, #0]
 80095f2:	07d9      	lsls	r1, r3, #31
 80095f4:	d5d8      	bpl.n	80095a8 <_printf_float+0x250>
 80095f6:	ee18 3a10 	vmov	r3, s16
 80095fa:	4652      	mov	r2, sl
 80095fc:	4631      	mov	r1, r6
 80095fe:	4628      	mov	r0, r5
 8009600:	47b8      	blx	r7
 8009602:	3001      	adds	r0, #1
 8009604:	f43f af09 	beq.w	800941a <_printf_float+0xc2>
 8009608:	f04f 0900 	mov.w	r9, #0
 800960c:	f104 0a1a 	add.w	sl, r4, #26
 8009610:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009612:	425b      	negs	r3, r3
 8009614:	454b      	cmp	r3, r9
 8009616:	dc01      	bgt.n	800961c <_printf_float+0x2c4>
 8009618:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800961a:	e792      	b.n	8009542 <_printf_float+0x1ea>
 800961c:	2301      	movs	r3, #1
 800961e:	4652      	mov	r2, sl
 8009620:	4631      	mov	r1, r6
 8009622:	4628      	mov	r0, r5
 8009624:	47b8      	blx	r7
 8009626:	3001      	adds	r0, #1
 8009628:	f43f aef7 	beq.w	800941a <_printf_float+0xc2>
 800962c:	f109 0901 	add.w	r9, r9, #1
 8009630:	e7ee      	b.n	8009610 <_printf_float+0x2b8>
 8009632:	bf00      	nop
 8009634:	7fefffff 	.word	0x7fefffff
 8009638:	0800c078 	.word	0x0800c078
 800963c:	0800c07c 	.word	0x0800c07c
 8009640:	0800c084 	.word	0x0800c084
 8009644:	0800c080 	.word	0x0800c080
 8009648:	0800c088 	.word	0x0800c088
 800964c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800964e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009650:	429a      	cmp	r2, r3
 8009652:	bfa8      	it	ge
 8009654:	461a      	movge	r2, r3
 8009656:	2a00      	cmp	r2, #0
 8009658:	4691      	mov	r9, r2
 800965a:	dc37      	bgt.n	80096cc <_printf_float+0x374>
 800965c:	f04f 0b00 	mov.w	fp, #0
 8009660:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009664:	f104 021a 	add.w	r2, r4, #26
 8009668:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800966a:	9305      	str	r3, [sp, #20]
 800966c:	eba3 0309 	sub.w	r3, r3, r9
 8009670:	455b      	cmp	r3, fp
 8009672:	dc33      	bgt.n	80096dc <_printf_float+0x384>
 8009674:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009678:	429a      	cmp	r2, r3
 800967a:	db3b      	blt.n	80096f4 <_printf_float+0x39c>
 800967c:	6823      	ldr	r3, [r4, #0]
 800967e:	07da      	lsls	r2, r3, #31
 8009680:	d438      	bmi.n	80096f4 <_printf_float+0x39c>
 8009682:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009684:	9a05      	ldr	r2, [sp, #20]
 8009686:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009688:	1a9a      	subs	r2, r3, r2
 800968a:	eba3 0901 	sub.w	r9, r3, r1
 800968e:	4591      	cmp	r9, r2
 8009690:	bfa8      	it	ge
 8009692:	4691      	movge	r9, r2
 8009694:	f1b9 0f00 	cmp.w	r9, #0
 8009698:	dc35      	bgt.n	8009706 <_printf_float+0x3ae>
 800969a:	f04f 0800 	mov.w	r8, #0
 800969e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80096a2:	f104 0a1a 	add.w	sl, r4, #26
 80096a6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80096aa:	1a9b      	subs	r3, r3, r2
 80096ac:	eba3 0309 	sub.w	r3, r3, r9
 80096b0:	4543      	cmp	r3, r8
 80096b2:	f77f af79 	ble.w	80095a8 <_printf_float+0x250>
 80096b6:	2301      	movs	r3, #1
 80096b8:	4652      	mov	r2, sl
 80096ba:	4631      	mov	r1, r6
 80096bc:	4628      	mov	r0, r5
 80096be:	47b8      	blx	r7
 80096c0:	3001      	adds	r0, #1
 80096c2:	f43f aeaa 	beq.w	800941a <_printf_float+0xc2>
 80096c6:	f108 0801 	add.w	r8, r8, #1
 80096ca:	e7ec      	b.n	80096a6 <_printf_float+0x34e>
 80096cc:	4613      	mov	r3, r2
 80096ce:	4631      	mov	r1, r6
 80096d0:	4642      	mov	r2, r8
 80096d2:	4628      	mov	r0, r5
 80096d4:	47b8      	blx	r7
 80096d6:	3001      	adds	r0, #1
 80096d8:	d1c0      	bne.n	800965c <_printf_float+0x304>
 80096da:	e69e      	b.n	800941a <_printf_float+0xc2>
 80096dc:	2301      	movs	r3, #1
 80096de:	4631      	mov	r1, r6
 80096e0:	4628      	mov	r0, r5
 80096e2:	9205      	str	r2, [sp, #20]
 80096e4:	47b8      	blx	r7
 80096e6:	3001      	adds	r0, #1
 80096e8:	f43f ae97 	beq.w	800941a <_printf_float+0xc2>
 80096ec:	9a05      	ldr	r2, [sp, #20]
 80096ee:	f10b 0b01 	add.w	fp, fp, #1
 80096f2:	e7b9      	b.n	8009668 <_printf_float+0x310>
 80096f4:	ee18 3a10 	vmov	r3, s16
 80096f8:	4652      	mov	r2, sl
 80096fa:	4631      	mov	r1, r6
 80096fc:	4628      	mov	r0, r5
 80096fe:	47b8      	blx	r7
 8009700:	3001      	adds	r0, #1
 8009702:	d1be      	bne.n	8009682 <_printf_float+0x32a>
 8009704:	e689      	b.n	800941a <_printf_float+0xc2>
 8009706:	9a05      	ldr	r2, [sp, #20]
 8009708:	464b      	mov	r3, r9
 800970a:	4442      	add	r2, r8
 800970c:	4631      	mov	r1, r6
 800970e:	4628      	mov	r0, r5
 8009710:	47b8      	blx	r7
 8009712:	3001      	adds	r0, #1
 8009714:	d1c1      	bne.n	800969a <_printf_float+0x342>
 8009716:	e680      	b.n	800941a <_printf_float+0xc2>
 8009718:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800971a:	2a01      	cmp	r2, #1
 800971c:	dc01      	bgt.n	8009722 <_printf_float+0x3ca>
 800971e:	07db      	lsls	r3, r3, #31
 8009720:	d538      	bpl.n	8009794 <_printf_float+0x43c>
 8009722:	2301      	movs	r3, #1
 8009724:	4642      	mov	r2, r8
 8009726:	4631      	mov	r1, r6
 8009728:	4628      	mov	r0, r5
 800972a:	47b8      	blx	r7
 800972c:	3001      	adds	r0, #1
 800972e:	f43f ae74 	beq.w	800941a <_printf_float+0xc2>
 8009732:	ee18 3a10 	vmov	r3, s16
 8009736:	4652      	mov	r2, sl
 8009738:	4631      	mov	r1, r6
 800973a:	4628      	mov	r0, r5
 800973c:	47b8      	blx	r7
 800973e:	3001      	adds	r0, #1
 8009740:	f43f ae6b 	beq.w	800941a <_printf_float+0xc2>
 8009744:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009748:	2200      	movs	r2, #0
 800974a:	2300      	movs	r3, #0
 800974c:	f7f7 f9bc 	bl	8000ac8 <__aeabi_dcmpeq>
 8009750:	b9d8      	cbnz	r0, 800978a <_printf_float+0x432>
 8009752:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009754:	f108 0201 	add.w	r2, r8, #1
 8009758:	3b01      	subs	r3, #1
 800975a:	4631      	mov	r1, r6
 800975c:	4628      	mov	r0, r5
 800975e:	47b8      	blx	r7
 8009760:	3001      	adds	r0, #1
 8009762:	d10e      	bne.n	8009782 <_printf_float+0x42a>
 8009764:	e659      	b.n	800941a <_printf_float+0xc2>
 8009766:	2301      	movs	r3, #1
 8009768:	4652      	mov	r2, sl
 800976a:	4631      	mov	r1, r6
 800976c:	4628      	mov	r0, r5
 800976e:	47b8      	blx	r7
 8009770:	3001      	adds	r0, #1
 8009772:	f43f ae52 	beq.w	800941a <_printf_float+0xc2>
 8009776:	f108 0801 	add.w	r8, r8, #1
 800977a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800977c:	3b01      	subs	r3, #1
 800977e:	4543      	cmp	r3, r8
 8009780:	dcf1      	bgt.n	8009766 <_printf_float+0x40e>
 8009782:	464b      	mov	r3, r9
 8009784:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009788:	e6dc      	b.n	8009544 <_printf_float+0x1ec>
 800978a:	f04f 0800 	mov.w	r8, #0
 800978e:	f104 0a1a 	add.w	sl, r4, #26
 8009792:	e7f2      	b.n	800977a <_printf_float+0x422>
 8009794:	2301      	movs	r3, #1
 8009796:	4642      	mov	r2, r8
 8009798:	e7df      	b.n	800975a <_printf_float+0x402>
 800979a:	2301      	movs	r3, #1
 800979c:	464a      	mov	r2, r9
 800979e:	4631      	mov	r1, r6
 80097a0:	4628      	mov	r0, r5
 80097a2:	47b8      	blx	r7
 80097a4:	3001      	adds	r0, #1
 80097a6:	f43f ae38 	beq.w	800941a <_printf_float+0xc2>
 80097aa:	f108 0801 	add.w	r8, r8, #1
 80097ae:	68e3      	ldr	r3, [r4, #12]
 80097b0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80097b2:	1a5b      	subs	r3, r3, r1
 80097b4:	4543      	cmp	r3, r8
 80097b6:	dcf0      	bgt.n	800979a <_printf_float+0x442>
 80097b8:	e6fa      	b.n	80095b0 <_printf_float+0x258>
 80097ba:	f04f 0800 	mov.w	r8, #0
 80097be:	f104 0919 	add.w	r9, r4, #25
 80097c2:	e7f4      	b.n	80097ae <_printf_float+0x456>

080097c4 <_printf_common>:
 80097c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80097c8:	4616      	mov	r6, r2
 80097ca:	4699      	mov	r9, r3
 80097cc:	688a      	ldr	r2, [r1, #8]
 80097ce:	690b      	ldr	r3, [r1, #16]
 80097d0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80097d4:	4293      	cmp	r3, r2
 80097d6:	bfb8      	it	lt
 80097d8:	4613      	movlt	r3, r2
 80097da:	6033      	str	r3, [r6, #0]
 80097dc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80097e0:	4607      	mov	r7, r0
 80097e2:	460c      	mov	r4, r1
 80097e4:	b10a      	cbz	r2, 80097ea <_printf_common+0x26>
 80097e6:	3301      	adds	r3, #1
 80097e8:	6033      	str	r3, [r6, #0]
 80097ea:	6823      	ldr	r3, [r4, #0]
 80097ec:	0699      	lsls	r1, r3, #26
 80097ee:	bf42      	ittt	mi
 80097f0:	6833      	ldrmi	r3, [r6, #0]
 80097f2:	3302      	addmi	r3, #2
 80097f4:	6033      	strmi	r3, [r6, #0]
 80097f6:	6825      	ldr	r5, [r4, #0]
 80097f8:	f015 0506 	ands.w	r5, r5, #6
 80097fc:	d106      	bne.n	800980c <_printf_common+0x48>
 80097fe:	f104 0a19 	add.w	sl, r4, #25
 8009802:	68e3      	ldr	r3, [r4, #12]
 8009804:	6832      	ldr	r2, [r6, #0]
 8009806:	1a9b      	subs	r3, r3, r2
 8009808:	42ab      	cmp	r3, r5
 800980a:	dc26      	bgt.n	800985a <_printf_common+0x96>
 800980c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009810:	1e13      	subs	r3, r2, #0
 8009812:	6822      	ldr	r2, [r4, #0]
 8009814:	bf18      	it	ne
 8009816:	2301      	movne	r3, #1
 8009818:	0692      	lsls	r2, r2, #26
 800981a:	d42b      	bmi.n	8009874 <_printf_common+0xb0>
 800981c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009820:	4649      	mov	r1, r9
 8009822:	4638      	mov	r0, r7
 8009824:	47c0      	blx	r8
 8009826:	3001      	adds	r0, #1
 8009828:	d01e      	beq.n	8009868 <_printf_common+0xa4>
 800982a:	6823      	ldr	r3, [r4, #0]
 800982c:	68e5      	ldr	r5, [r4, #12]
 800982e:	6832      	ldr	r2, [r6, #0]
 8009830:	f003 0306 	and.w	r3, r3, #6
 8009834:	2b04      	cmp	r3, #4
 8009836:	bf08      	it	eq
 8009838:	1aad      	subeq	r5, r5, r2
 800983a:	68a3      	ldr	r3, [r4, #8]
 800983c:	6922      	ldr	r2, [r4, #16]
 800983e:	bf0c      	ite	eq
 8009840:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009844:	2500      	movne	r5, #0
 8009846:	4293      	cmp	r3, r2
 8009848:	bfc4      	itt	gt
 800984a:	1a9b      	subgt	r3, r3, r2
 800984c:	18ed      	addgt	r5, r5, r3
 800984e:	2600      	movs	r6, #0
 8009850:	341a      	adds	r4, #26
 8009852:	42b5      	cmp	r5, r6
 8009854:	d11a      	bne.n	800988c <_printf_common+0xc8>
 8009856:	2000      	movs	r0, #0
 8009858:	e008      	b.n	800986c <_printf_common+0xa8>
 800985a:	2301      	movs	r3, #1
 800985c:	4652      	mov	r2, sl
 800985e:	4649      	mov	r1, r9
 8009860:	4638      	mov	r0, r7
 8009862:	47c0      	blx	r8
 8009864:	3001      	adds	r0, #1
 8009866:	d103      	bne.n	8009870 <_printf_common+0xac>
 8009868:	f04f 30ff 	mov.w	r0, #4294967295
 800986c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009870:	3501      	adds	r5, #1
 8009872:	e7c6      	b.n	8009802 <_printf_common+0x3e>
 8009874:	18e1      	adds	r1, r4, r3
 8009876:	1c5a      	adds	r2, r3, #1
 8009878:	2030      	movs	r0, #48	; 0x30
 800987a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800987e:	4422      	add	r2, r4
 8009880:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009884:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009888:	3302      	adds	r3, #2
 800988a:	e7c7      	b.n	800981c <_printf_common+0x58>
 800988c:	2301      	movs	r3, #1
 800988e:	4622      	mov	r2, r4
 8009890:	4649      	mov	r1, r9
 8009892:	4638      	mov	r0, r7
 8009894:	47c0      	blx	r8
 8009896:	3001      	adds	r0, #1
 8009898:	d0e6      	beq.n	8009868 <_printf_common+0xa4>
 800989a:	3601      	adds	r6, #1
 800989c:	e7d9      	b.n	8009852 <_printf_common+0x8e>
	...

080098a0 <_printf_i>:
 80098a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80098a4:	7e0f      	ldrb	r7, [r1, #24]
 80098a6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80098a8:	2f78      	cmp	r7, #120	; 0x78
 80098aa:	4691      	mov	r9, r2
 80098ac:	4680      	mov	r8, r0
 80098ae:	460c      	mov	r4, r1
 80098b0:	469a      	mov	sl, r3
 80098b2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80098b6:	d807      	bhi.n	80098c8 <_printf_i+0x28>
 80098b8:	2f62      	cmp	r7, #98	; 0x62
 80098ba:	d80a      	bhi.n	80098d2 <_printf_i+0x32>
 80098bc:	2f00      	cmp	r7, #0
 80098be:	f000 80d8 	beq.w	8009a72 <_printf_i+0x1d2>
 80098c2:	2f58      	cmp	r7, #88	; 0x58
 80098c4:	f000 80a3 	beq.w	8009a0e <_printf_i+0x16e>
 80098c8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80098cc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80098d0:	e03a      	b.n	8009948 <_printf_i+0xa8>
 80098d2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80098d6:	2b15      	cmp	r3, #21
 80098d8:	d8f6      	bhi.n	80098c8 <_printf_i+0x28>
 80098da:	a101      	add	r1, pc, #4	; (adr r1, 80098e0 <_printf_i+0x40>)
 80098dc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80098e0:	08009939 	.word	0x08009939
 80098e4:	0800994d 	.word	0x0800994d
 80098e8:	080098c9 	.word	0x080098c9
 80098ec:	080098c9 	.word	0x080098c9
 80098f0:	080098c9 	.word	0x080098c9
 80098f4:	080098c9 	.word	0x080098c9
 80098f8:	0800994d 	.word	0x0800994d
 80098fc:	080098c9 	.word	0x080098c9
 8009900:	080098c9 	.word	0x080098c9
 8009904:	080098c9 	.word	0x080098c9
 8009908:	080098c9 	.word	0x080098c9
 800990c:	08009a59 	.word	0x08009a59
 8009910:	0800997d 	.word	0x0800997d
 8009914:	08009a3b 	.word	0x08009a3b
 8009918:	080098c9 	.word	0x080098c9
 800991c:	080098c9 	.word	0x080098c9
 8009920:	08009a7b 	.word	0x08009a7b
 8009924:	080098c9 	.word	0x080098c9
 8009928:	0800997d 	.word	0x0800997d
 800992c:	080098c9 	.word	0x080098c9
 8009930:	080098c9 	.word	0x080098c9
 8009934:	08009a43 	.word	0x08009a43
 8009938:	682b      	ldr	r3, [r5, #0]
 800993a:	1d1a      	adds	r2, r3, #4
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	602a      	str	r2, [r5, #0]
 8009940:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009944:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009948:	2301      	movs	r3, #1
 800994a:	e0a3      	b.n	8009a94 <_printf_i+0x1f4>
 800994c:	6820      	ldr	r0, [r4, #0]
 800994e:	6829      	ldr	r1, [r5, #0]
 8009950:	0606      	lsls	r6, r0, #24
 8009952:	f101 0304 	add.w	r3, r1, #4
 8009956:	d50a      	bpl.n	800996e <_printf_i+0xce>
 8009958:	680e      	ldr	r6, [r1, #0]
 800995a:	602b      	str	r3, [r5, #0]
 800995c:	2e00      	cmp	r6, #0
 800995e:	da03      	bge.n	8009968 <_printf_i+0xc8>
 8009960:	232d      	movs	r3, #45	; 0x2d
 8009962:	4276      	negs	r6, r6
 8009964:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009968:	485e      	ldr	r0, [pc, #376]	; (8009ae4 <_printf_i+0x244>)
 800996a:	230a      	movs	r3, #10
 800996c:	e019      	b.n	80099a2 <_printf_i+0x102>
 800996e:	680e      	ldr	r6, [r1, #0]
 8009970:	602b      	str	r3, [r5, #0]
 8009972:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009976:	bf18      	it	ne
 8009978:	b236      	sxthne	r6, r6
 800997a:	e7ef      	b.n	800995c <_printf_i+0xbc>
 800997c:	682b      	ldr	r3, [r5, #0]
 800997e:	6820      	ldr	r0, [r4, #0]
 8009980:	1d19      	adds	r1, r3, #4
 8009982:	6029      	str	r1, [r5, #0]
 8009984:	0601      	lsls	r1, r0, #24
 8009986:	d501      	bpl.n	800998c <_printf_i+0xec>
 8009988:	681e      	ldr	r6, [r3, #0]
 800998a:	e002      	b.n	8009992 <_printf_i+0xf2>
 800998c:	0646      	lsls	r6, r0, #25
 800998e:	d5fb      	bpl.n	8009988 <_printf_i+0xe8>
 8009990:	881e      	ldrh	r6, [r3, #0]
 8009992:	4854      	ldr	r0, [pc, #336]	; (8009ae4 <_printf_i+0x244>)
 8009994:	2f6f      	cmp	r7, #111	; 0x6f
 8009996:	bf0c      	ite	eq
 8009998:	2308      	moveq	r3, #8
 800999a:	230a      	movne	r3, #10
 800999c:	2100      	movs	r1, #0
 800999e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80099a2:	6865      	ldr	r5, [r4, #4]
 80099a4:	60a5      	str	r5, [r4, #8]
 80099a6:	2d00      	cmp	r5, #0
 80099a8:	bfa2      	ittt	ge
 80099aa:	6821      	ldrge	r1, [r4, #0]
 80099ac:	f021 0104 	bicge.w	r1, r1, #4
 80099b0:	6021      	strge	r1, [r4, #0]
 80099b2:	b90e      	cbnz	r6, 80099b8 <_printf_i+0x118>
 80099b4:	2d00      	cmp	r5, #0
 80099b6:	d04d      	beq.n	8009a54 <_printf_i+0x1b4>
 80099b8:	4615      	mov	r5, r2
 80099ba:	fbb6 f1f3 	udiv	r1, r6, r3
 80099be:	fb03 6711 	mls	r7, r3, r1, r6
 80099c2:	5dc7      	ldrb	r7, [r0, r7]
 80099c4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80099c8:	4637      	mov	r7, r6
 80099ca:	42bb      	cmp	r3, r7
 80099cc:	460e      	mov	r6, r1
 80099ce:	d9f4      	bls.n	80099ba <_printf_i+0x11a>
 80099d0:	2b08      	cmp	r3, #8
 80099d2:	d10b      	bne.n	80099ec <_printf_i+0x14c>
 80099d4:	6823      	ldr	r3, [r4, #0]
 80099d6:	07de      	lsls	r6, r3, #31
 80099d8:	d508      	bpl.n	80099ec <_printf_i+0x14c>
 80099da:	6923      	ldr	r3, [r4, #16]
 80099dc:	6861      	ldr	r1, [r4, #4]
 80099de:	4299      	cmp	r1, r3
 80099e0:	bfde      	ittt	le
 80099e2:	2330      	movle	r3, #48	; 0x30
 80099e4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80099e8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80099ec:	1b52      	subs	r2, r2, r5
 80099ee:	6122      	str	r2, [r4, #16]
 80099f0:	f8cd a000 	str.w	sl, [sp]
 80099f4:	464b      	mov	r3, r9
 80099f6:	aa03      	add	r2, sp, #12
 80099f8:	4621      	mov	r1, r4
 80099fa:	4640      	mov	r0, r8
 80099fc:	f7ff fee2 	bl	80097c4 <_printf_common>
 8009a00:	3001      	adds	r0, #1
 8009a02:	d14c      	bne.n	8009a9e <_printf_i+0x1fe>
 8009a04:	f04f 30ff 	mov.w	r0, #4294967295
 8009a08:	b004      	add	sp, #16
 8009a0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a0e:	4835      	ldr	r0, [pc, #212]	; (8009ae4 <_printf_i+0x244>)
 8009a10:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8009a14:	6829      	ldr	r1, [r5, #0]
 8009a16:	6823      	ldr	r3, [r4, #0]
 8009a18:	f851 6b04 	ldr.w	r6, [r1], #4
 8009a1c:	6029      	str	r1, [r5, #0]
 8009a1e:	061d      	lsls	r5, r3, #24
 8009a20:	d514      	bpl.n	8009a4c <_printf_i+0x1ac>
 8009a22:	07df      	lsls	r7, r3, #31
 8009a24:	bf44      	itt	mi
 8009a26:	f043 0320 	orrmi.w	r3, r3, #32
 8009a2a:	6023      	strmi	r3, [r4, #0]
 8009a2c:	b91e      	cbnz	r6, 8009a36 <_printf_i+0x196>
 8009a2e:	6823      	ldr	r3, [r4, #0]
 8009a30:	f023 0320 	bic.w	r3, r3, #32
 8009a34:	6023      	str	r3, [r4, #0]
 8009a36:	2310      	movs	r3, #16
 8009a38:	e7b0      	b.n	800999c <_printf_i+0xfc>
 8009a3a:	6823      	ldr	r3, [r4, #0]
 8009a3c:	f043 0320 	orr.w	r3, r3, #32
 8009a40:	6023      	str	r3, [r4, #0]
 8009a42:	2378      	movs	r3, #120	; 0x78
 8009a44:	4828      	ldr	r0, [pc, #160]	; (8009ae8 <_printf_i+0x248>)
 8009a46:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009a4a:	e7e3      	b.n	8009a14 <_printf_i+0x174>
 8009a4c:	0659      	lsls	r1, r3, #25
 8009a4e:	bf48      	it	mi
 8009a50:	b2b6      	uxthmi	r6, r6
 8009a52:	e7e6      	b.n	8009a22 <_printf_i+0x182>
 8009a54:	4615      	mov	r5, r2
 8009a56:	e7bb      	b.n	80099d0 <_printf_i+0x130>
 8009a58:	682b      	ldr	r3, [r5, #0]
 8009a5a:	6826      	ldr	r6, [r4, #0]
 8009a5c:	6961      	ldr	r1, [r4, #20]
 8009a5e:	1d18      	adds	r0, r3, #4
 8009a60:	6028      	str	r0, [r5, #0]
 8009a62:	0635      	lsls	r5, r6, #24
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	d501      	bpl.n	8009a6c <_printf_i+0x1cc>
 8009a68:	6019      	str	r1, [r3, #0]
 8009a6a:	e002      	b.n	8009a72 <_printf_i+0x1d2>
 8009a6c:	0670      	lsls	r0, r6, #25
 8009a6e:	d5fb      	bpl.n	8009a68 <_printf_i+0x1c8>
 8009a70:	8019      	strh	r1, [r3, #0]
 8009a72:	2300      	movs	r3, #0
 8009a74:	6123      	str	r3, [r4, #16]
 8009a76:	4615      	mov	r5, r2
 8009a78:	e7ba      	b.n	80099f0 <_printf_i+0x150>
 8009a7a:	682b      	ldr	r3, [r5, #0]
 8009a7c:	1d1a      	adds	r2, r3, #4
 8009a7e:	602a      	str	r2, [r5, #0]
 8009a80:	681d      	ldr	r5, [r3, #0]
 8009a82:	6862      	ldr	r2, [r4, #4]
 8009a84:	2100      	movs	r1, #0
 8009a86:	4628      	mov	r0, r5
 8009a88:	f7f6 fbaa 	bl	80001e0 <memchr>
 8009a8c:	b108      	cbz	r0, 8009a92 <_printf_i+0x1f2>
 8009a8e:	1b40      	subs	r0, r0, r5
 8009a90:	6060      	str	r0, [r4, #4]
 8009a92:	6863      	ldr	r3, [r4, #4]
 8009a94:	6123      	str	r3, [r4, #16]
 8009a96:	2300      	movs	r3, #0
 8009a98:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009a9c:	e7a8      	b.n	80099f0 <_printf_i+0x150>
 8009a9e:	6923      	ldr	r3, [r4, #16]
 8009aa0:	462a      	mov	r2, r5
 8009aa2:	4649      	mov	r1, r9
 8009aa4:	4640      	mov	r0, r8
 8009aa6:	47d0      	blx	sl
 8009aa8:	3001      	adds	r0, #1
 8009aaa:	d0ab      	beq.n	8009a04 <_printf_i+0x164>
 8009aac:	6823      	ldr	r3, [r4, #0]
 8009aae:	079b      	lsls	r3, r3, #30
 8009ab0:	d413      	bmi.n	8009ada <_printf_i+0x23a>
 8009ab2:	68e0      	ldr	r0, [r4, #12]
 8009ab4:	9b03      	ldr	r3, [sp, #12]
 8009ab6:	4298      	cmp	r0, r3
 8009ab8:	bfb8      	it	lt
 8009aba:	4618      	movlt	r0, r3
 8009abc:	e7a4      	b.n	8009a08 <_printf_i+0x168>
 8009abe:	2301      	movs	r3, #1
 8009ac0:	4632      	mov	r2, r6
 8009ac2:	4649      	mov	r1, r9
 8009ac4:	4640      	mov	r0, r8
 8009ac6:	47d0      	blx	sl
 8009ac8:	3001      	adds	r0, #1
 8009aca:	d09b      	beq.n	8009a04 <_printf_i+0x164>
 8009acc:	3501      	adds	r5, #1
 8009ace:	68e3      	ldr	r3, [r4, #12]
 8009ad0:	9903      	ldr	r1, [sp, #12]
 8009ad2:	1a5b      	subs	r3, r3, r1
 8009ad4:	42ab      	cmp	r3, r5
 8009ad6:	dcf2      	bgt.n	8009abe <_printf_i+0x21e>
 8009ad8:	e7eb      	b.n	8009ab2 <_printf_i+0x212>
 8009ada:	2500      	movs	r5, #0
 8009adc:	f104 0619 	add.w	r6, r4, #25
 8009ae0:	e7f5      	b.n	8009ace <_printf_i+0x22e>
 8009ae2:	bf00      	nop
 8009ae4:	0800c08a 	.word	0x0800c08a
 8009ae8:	0800c09b 	.word	0x0800c09b

08009aec <cleanup_glue>:
 8009aec:	b538      	push	{r3, r4, r5, lr}
 8009aee:	460c      	mov	r4, r1
 8009af0:	6809      	ldr	r1, [r1, #0]
 8009af2:	4605      	mov	r5, r0
 8009af4:	b109      	cbz	r1, 8009afa <cleanup_glue+0xe>
 8009af6:	f7ff fff9 	bl	8009aec <cleanup_glue>
 8009afa:	4621      	mov	r1, r4
 8009afc:	4628      	mov	r0, r5
 8009afe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009b02:	f001 bbf5 	b.w	800b2f0 <_free_r>
	...

08009b08 <_reclaim_reent>:
 8009b08:	4b2c      	ldr	r3, [pc, #176]	; (8009bbc <_reclaim_reent+0xb4>)
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	4283      	cmp	r3, r0
 8009b0e:	b570      	push	{r4, r5, r6, lr}
 8009b10:	4604      	mov	r4, r0
 8009b12:	d051      	beq.n	8009bb8 <_reclaim_reent+0xb0>
 8009b14:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8009b16:	b143      	cbz	r3, 8009b2a <_reclaim_reent+0x22>
 8009b18:	68db      	ldr	r3, [r3, #12]
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	d14a      	bne.n	8009bb4 <_reclaim_reent+0xac>
 8009b1e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009b20:	6819      	ldr	r1, [r3, #0]
 8009b22:	b111      	cbz	r1, 8009b2a <_reclaim_reent+0x22>
 8009b24:	4620      	mov	r0, r4
 8009b26:	f001 fbe3 	bl	800b2f0 <_free_r>
 8009b2a:	6961      	ldr	r1, [r4, #20]
 8009b2c:	b111      	cbz	r1, 8009b34 <_reclaim_reent+0x2c>
 8009b2e:	4620      	mov	r0, r4
 8009b30:	f001 fbde 	bl	800b2f0 <_free_r>
 8009b34:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8009b36:	b111      	cbz	r1, 8009b3e <_reclaim_reent+0x36>
 8009b38:	4620      	mov	r0, r4
 8009b3a:	f001 fbd9 	bl	800b2f0 <_free_r>
 8009b3e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8009b40:	b111      	cbz	r1, 8009b48 <_reclaim_reent+0x40>
 8009b42:	4620      	mov	r0, r4
 8009b44:	f001 fbd4 	bl	800b2f0 <_free_r>
 8009b48:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8009b4a:	b111      	cbz	r1, 8009b52 <_reclaim_reent+0x4a>
 8009b4c:	4620      	mov	r0, r4
 8009b4e:	f001 fbcf 	bl	800b2f0 <_free_r>
 8009b52:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8009b54:	b111      	cbz	r1, 8009b5c <_reclaim_reent+0x54>
 8009b56:	4620      	mov	r0, r4
 8009b58:	f001 fbca 	bl	800b2f0 <_free_r>
 8009b5c:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8009b5e:	b111      	cbz	r1, 8009b66 <_reclaim_reent+0x5e>
 8009b60:	4620      	mov	r0, r4
 8009b62:	f001 fbc5 	bl	800b2f0 <_free_r>
 8009b66:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8009b68:	b111      	cbz	r1, 8009b70 <_reclaim_reent+0x68>
 8009b6a:	4620      	mov	r0, r4
 8009b6c:	f001 fbc0 	bl	800b2f0 <_free_r>
 8009b70:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009b72:	b111      	cbz	r1, 8009b7a <_reclaim_reent+0x72>
 8009b74:	4620      	mov	r0, r4
 8009b76:	f001 fbbb 	bl	800b2f0 <_free_r>
 8009b7a:	69a3      	ldr	r3, [r4, #24]
 8009b7c:	b1e3      	cbz	r3, 8009bb8 <_reclaim_reent+0xb0>
 8009b7e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8009b80:	4620      	mov	r0, r4
 8009b82:	4798      	blx	r3
 8009b84:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8009b86:	b1b9      	cbz	r1, 8009bb8 <_reclaim_reent+0xb0>
 8009b88:	4620      	mov	r0, r4
 8009b8a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009b8e:	f7ff bfad 	b.w	8009aec <cleanup_glue>
 8009b92:	5949      	ldr	r1, [r1, r5]
 8009b94:	b941      	cbnz	r1, 8009ba8 <_reclaim_reent+0xa0>
 8009b96:	3504      	adds	r5, #4
 8009b98:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009b9a:	2d80      	cmp	r5, #128	; 0x80
 8009b9c:	68d9      	ldr	r1, [r3, #12]
 8009b9e:	d1f8      	bne.n	8009b92 <_reclaim_reent+0x8a>
 8009ba0:	4620      	mov	r0, r4
 8009ba2:	f001 fba5 	bl	800b2f0 <_free_r>
 8009ba6:	e7ba      	b.n	8009b1e <_reclaim_reent+0x16>
 8009ba8:	680e      	ldr	r6, [r1, #0]
 8009baa:	4620      	mov	r0, r4
 8009bac:	f001 fba0 	bl	800b2f0 <_free_r>
 8009bb0:	4631      	mov	r1, r6
 8009bb2:	e7ef      	b.n	8009b94 <_reclaim_reent+0x8c>
 8009bb4:	2500      	movs	r5, #0
 8009bb6:	e7ef      	b.n	8009b98 <_reclaim_reent+0x90>
 8009bb8:	bd70      	pop	{r4, r5, r6, pc}
 8009bba:	bf00      	nop
 8009bbc:	20000010 	.word	0x20000010

08009bc0 <_sbrk_r>:
 8009bc0:	b538      	push	{r3, r4, r5, lr}
 8009bc2:	4d06      	ldr	r5, [pc, #24]	; (8009bdc <_sbrk_r+0x1c>)
 8009bc4:	2300      	movs	r3, #0
 8009bc6:	4604      	mov	r4, r0
 8009bc8:	4608      	mov	r0, r1
 8009bca:	602b      	str	r3, [r5, #0]
 8009bcc:	f7f8 f8ee 	bl	8001dac <_sbrk>
 8009bd0:	1c43      	adds	r3, r0, #1
 8009bd2:	d102      	bne.n	8009bda <_sbrk_r+0x1a>
 8009bd4:	682b      	ldr	r3, [r5, #0]
 8009bd6:	b103      	cbz	r3, 8009bda <_sbrk_r+0x1a>
 8009bd8:	6023      	str	r3, [r4, #0]
 8009bda:	bd38      	pop	{r3, r4, r5, pc}
 8009bdc:	20001ed0 	.word	0x20001ed0

08009be0 <siprintf>:
 8009be0:	b40e      	push	{r1, r2, r3}
 8009be2:	b500      	push	{lr}
 8009be4:	b09c      	sub	sp, #112	; 0x70
 8009be6:	ab1d      	add	r3, sp, #116	; 0x74
 8009be8:	9002      	str	r0, [sp, #8]
 8009bea:	9006      	str	r0, [sp, #24]
 8009bec:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009bf0:	4809      	ldr	r0, [pc, #36]	; (8009c18 <siprintf+0x38>)
 8009bf2:	9107      	str	r1, [sp, #28]
 8009bf4:	9104      	str	r1, [sp, #16]
 8009bf6:	4909      	ldr	r1, [pc, #36]	; (8009c1c <siprintf+0x3c>)
 8009bf8:	f853 2b04 	ldr.w	r2, [r3], #4
 8009bfc:	9105      	str	r1, [sp, #20]
 8009bfe:	6800      	ldr	r0, [r0, #0]
 8009c00:	9301      	str	r3, [sp, #4]
 8009c02:	a902      	add	r1, sp, #8
 8009c04:	f001 fc1c 	bl	800b440 <_svfiprintf_r>
 8009c08:	9b02      	ldr	r3, [sp, #8]
 8009c0a:	2200      	movs	r2, #0
 8009c0c:	701a      	strb	r2, [r3, #0]
 8009c0e:	b01c      	add	sp, #112	; 0x70
 8009c10:	f85d eb04 	ldr.w	lr, [sp], #4
 8009c14:	b003      	add	sp, #12
 8009c16:	4770      	bx	lr
 8009c18:	20000010 	.word	0x20000010
 8009c1c:	ffff0208 	.word	0xffff0208

08009c20 <__sread>:
 8009c20:	b510      	push	{r4, lr}
 8009c22:	460c      	mov	r4, r1
 8009c24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c28:	f001 fd0a 	bl	800b640 <_read_r>
 8009c2c:	2800      	cmp	r0, #0
 8009c2e:	bfab      	itete	ge
 8009c30:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009c32:	89a3      	ldrhlt	r3, [r4, #12]
 8009c34:	181b      	addge	r3, r3, r0
 8009c36:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009c3a:	bfac      	ite	ge
 8009c3c:	6563      	strge	r3, [r4, #84]	; 0x54
 8009c3e:	81a3      	strhlt	r3, [r4, #12]
 8009c40:	bd10      	pop	{r4, pc}

08009c42 <__swrite>:
 8009c42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c46:	461f      	mov	r7, r3
 8009c48:	898b      	ldrh	r3, [r1, #12]
 8009c4a:	05db      	lsls	r3, r3, #23
 8009c4c:	4605      	mov	r5, r0
 8009c4e:	460c      	mov	r4, r1
 8009c50:	4616      	mov	r6, r2
 8009c52:	d505      	bpl.n	8009c60 <__swrite+0x1e>
 8009c54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c58:	2302      	movs	r3, #2
 8009c5a:	2200      	movs	r2, #0
 8009c5c:	f000 ff88 	bl	800ab70 <_lseek_r>
 8009c60:	89a3      	ldrh	r3, [r4, #12]
 8009c62:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009c66:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009c6a:	81a3      	strh	r3, [r4, #12]
 8009c6c:	4632      	mov	r2, r6
 8009c6e:	463b      	mov	r3, r7
 8009c70:	4628      	mov	r0, r5
 8009c72:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009c76:	f000 b817 	b.w	8009ca8 <_write_r>

08009c7a <__sseek>:
 8009c7a:	b510      	push	{r4, lr}
 8009c7c:	460c      	mov	r4, r1
 8009c7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c82:	f000 ff75 	bl	800ab70 <_lseek_r>
 8009c86:	1c43      	adds	r3, r0, #1
 8009c88:	89a3      	ldrh	r3, [r4, #12]
 8009c8a:	bf15      	itete	ne
 8009c8c:	6560      	strne	r0, [r4, #84]	; 0x54
 8009c8e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009c92:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009c96:	81a3      	strheq	r3, [r4, #12]
 8009c98:	bf18      	it	ne
 8009c9a:	81a3      	strhne	r3, [r4, #12]
 8009c9c:	bd10      	pop	{r4, pc}

08009c9e <__sclose>:
 8009c9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ca2:	f000 b813 	b.w	8009ccc <_close_r>
	...

08009ca8 <_write_r>:
 8009ca8:	b538      	push	{r3, r4, r5, lr}
 8009caa:	4d07      	ldr	r5, [pc, #28]	; (8009cc8 <_write_r+0x20>)
 8009cac:	4604      	mov	r4, r0
 8009cae:	4608      	mov	r0, r1
 8009cb0:	4611      	mov	r1, r2
 8009cb2:	2200      	movs	r2, #0
 8009cb4:	602a      	str	r2, [r5, #0]
 8009cb6:	461a      	mov	r2, r3
 8009cb8:	f7f8 f827 	bl	8001d0a <_write>
 8009cbc:	1c43      	adds	r3, r0, #1
 8009cbe:	d102      	bne.n	8009cc6 <_write_r+0x1e>
 8009cc0:	682b      	ldr	r3, [r5, #0]
 8009cc2:	b103      	cbz	r3, 8009cc6 <_write_r+0x1e>
 8009cc4:	6023      	str	r3, [r4, #0]
 8009cc6:	bd38      	pop	{r3, r4, r5, pc}
 8009cc8:	20001ed0 	.word	0x20001ed0

08009ccc <_close_r>:
 8009ccc:	b538      	push	{r3, r4, r5, lr}
 8009cce:	4d06      	ldr	r5, [pc, #24]	; (8009ce8 <_close_r+0x1c>)
 8009cd0:	2300      	movs	r3, #0
 8009cd2:	4604      	mov	r4, r0
 8009cd4:	4608      	mov	r0, r1
 8009cd6:	602b      	str	r3, [r5, #0]
 8009cd8:	f7f8 f833 	bl	8001d42 <_close>
 8009cdc:	1c43      	adds	r3, r0, #1
 8009cde:	d102      	bne.n	8009ce6 <_close_r+0x1a>
 8009ce0:	682b      	ldr	r3, [r5, #0]
 8009ce2:	b103      	cbz	r3, 8009ce6 <_close_r+0x1a>
 8009ce4:	6023      	str	r3, [r4, #0]
 8009ce6:	bd38      	pop	{r3, r4, r5, pc}
 8009ce8:	20001ed0 	.word	0x20001ed0

08009cec <quorem>:
 8009cec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cf0:	6903      	ldr	r3, [r0, #16]
 8009cf2:	690c      	ldr	r4, [r1, #16]
 8009cf4:	42a3      	cmp	r3, r4
 8009cf6:	4607      	mov	r7, r0
 8009cf8:	f2c0 8081 	blt.w	8009dfe <quorem+0x112>
 8009cfc:	3c01      	subs	r4, #1
 8009cfe:	f101 0814 	add.w	r8, r1, #20
 8009d02:	f100 0514 	add.w	r5, r0, #20
 8009d06:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009d0a:	9301      	str	r3, [sp, #4]
 8009d0c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009d10:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009d14:	3301      	adds	r3, #1
 8009d16:	429a      	cmp	r2, r3
 8009d18:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009d1c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009d20:	fbb2 f6f3 	udiv	r6, r2, r3
 8009d24:	d331      	bcc.n	8009d8a <quorem+0x9e>
 8009d26:	f04f 0e00 	mov.w	lr, #0
 8009d2a:	4640      	mov	r0, r8
 8009d2c:	46ac      	mov	ip, r5
 8009d2e:	46f2      	mov	sl, lr
 8009d30:	f850 2b04 	ldr.w	r2, [r0], #4
 8009d34:	b293      	uxth	r3, r2
 8009d36:	fb06 e303 	mla	r3, r6, r3, lr
 8009d3a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8009d3e:	b29b      	uxth	r3, r3
 8009d40:	ebaa 0303 	sub.w	r3, sl, r3
 8009d44:	f8dc a000 	ldr.w	sl, [ip]
 8009d48:	0c12      	lsrs	r2, r2, #16
 8009d4a:	fa13 f38a 	uxtah	r3, r3, sl
 8009d4e:	fb06 e202 	mla	r2, r6, r2, lr
 8009d52:	9300      	str	r3, [sp, #0]
 8009d54:	9b00      	ldr	r3, [sp, #0]
 8009d56:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009d5a:	b292      	uxth	r2, r2
 8009d5c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8009d60:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009d64:	f8bd 3000 	ldrh.w	r3, [sp]
 8009d68:	4581      	cmp	r9, r0
 8009d6a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009d6e:	f84c 3b04 	str.w	r3, [ip], #4
 8009d72:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009d76:	d2db      	bcs.n	8009d30 <quorem+0x44>
 8009d78:	f855 300b 	ldr.w	r3, [r5, fp]
 8009d7c:	b92b      	cbnz	r3, 8009d8a <quorem+0x9e>
 8009d7e:	9b01      	ldr	r3, [sp, #4]
 8009d80:	3b04      	subs	r3, #4
 8009d82:	429d      	cmp	r5, r3
 8009d84:	461a      	mov	r2, r3
 8009d86:	d32e      	bcc.n	8009de6 <quorem+0xfa>
 8009d88:	613c      	str	r4, [r7, #16]
 8009d8a:	4638      	mov	r0, r7
 8009d8c:	f001 f998 	bl	800b0c0 <__mcmp>
 8009d90:	2800      	cmp	r0, #0
 8009d92:	db24      	blt.n	8009dde <quorem+0xf2>
 8009d94:	3601      	adds	r6, #1
 8009d96:	4628      	mov	r0, r5
 8009d98:	f04f 0c00 	mov.w	ip, #0
 8009d9c:	f858 2b04 	ldr.w	r2, [r8], #4
 8009da0:	f8d0 e000 	ldr.w	lr, [r0]
 8009da4:	b293      	uxth	r3, r2
 8009da6:	ebac 0303 	sub.w	r3, ip, r3
 8009daa:	0c12      	lsrs	r2, r2, #16
 8009dac:	fa13 f38e 	uxtah	r3, r3, lr
 8009db0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009db4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009db8:	b29b      	uxth	r3, r3
 8009dba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009dbe:	45c1      	cmp	r9, r8
 8009dc0:	f840 3b04 	str.w	r3, [r0], #4
 8009dc4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009dc8:	d2e8      	bcs.n	8009d9c <quorem+0xb0>
 8009dca:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009dce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009dd2:	b922      	cbnz	r2, 8009dde <quorem+0xf2>
 8009dd4:	3b04      	subs	r3, #4
 8009dd6:	429d      	cmp	r5, r3
 8009dd8:	461a      	mov	r2, r3
 8009dda:	d30a      	bcc.n	8009df2 <quorem+0x106>
 8009ddc:	613c      	str	r4, [r7, #16]
 8009dde:	4630      	mov	r0, r6
 8009de0:	b003      	add	sp, #12
 8009de2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009de6:	6812      	ldr	r2, [r2, #0]
 8009de8:	3b04      	subs	r3, #4
 8009dea:	2a00      	cmp	r2, #0
 8009dec:	d1cc      	bne.n	8009d88 <quorem+0x9c>
 8009dee:	3c01      	subs	r4, #1
 8009df0:	e7c7      	b.n	8009d82 <quorem+0x96>
 8009df2:	6812      	ldr	r2, [r2, #0]
 8009df4:	3b04      	subs	r3, #4
 8009df6:	2a00      	cmp	r2, #0
 8009df8:	d1f0      	bne.n	8009ddc <quorem+0xf0>
 8009dfa:	3c01      	subs	r4, #1
 8009dfc:	e7eb      	b.n	8009dd6 <quorem+0xea>
 8009dfe:	2000      	movs	r0, #0
 8009e00:	e7ee      	b.n	8009de0 <quorem+0xf4>
 8009e02:	0000      	movs	r0, r0
 8009e04:	0000      	movs	r0, r0
	...

08009e08 <_dtoa_r>:
 8009e08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e0c:	ed2d 8b04 	vpush	{d8-d9}
 8009e10:	ec57 6b10 	vmov	r6, r7, d0
 8009e14:	b093      	sub	sp, #76	; 0x4c
 8009e16:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009e18:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009e1c:	9106      	str	r1, [sp, #24]
 8009e1e:	ee10 aa10 	vmov	sl, s0
 8009e22:	4604      	mov	r4, r0
 8009e24:	9209      	str	r2, [sp, #36]	; 0x24
 8009e26:	930c      	str	r3, [sp, #48]	; 0x30
 8009e28:	46bb      	mov	fp, r7
 8009e2a:	b975      	cbnz	r5, 8009e4a <_dtoa_r+0x42>
 8009e2c:	2010      	movs	r0, #16
 8009e2e:	f000 feb1 	bl	800ab94 <malloc>
 8009e32:	4602      	mov	r2, r0
 8009e34:	6260      	str	r0, [r4, #36]	; 0x24
 8009e36:	b920      	cbnz	r0, 8009e42 <_dtoa_r+0x3a>
 8009e38:	4ba7      	ldr	r3, [pc, #668]	; (800a0d8 <_dtoa_r+0x2d0>)
 8009e3a:	21ea      	movs	r1, #234	; 0xea
 8009e3c:	48a7      	ldr	r0, [pc, #668]	; (800a0dc <_dtoa_r+0x2d4>)
 8009e3e:	f001 fc11 	bl	800b664 <__assert_func>
 8009e42:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009e46:	6005      	str	r5, [r0, #0]
 8009e48:	60c5      	str	r5, [r0, #12]
 8009e4a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009e4c:	6819      	ldr	r1, [r3, #0]
 8009e4e:	b151      	cbz	r1, 8009e66 <_dtoa_r+0x5e>
 8009e50:	685a      	ldr	r2, [r3, #4]
 8009e52:	604a      	str	r2, [r1, #4]
 8009e54:	2301      	movs	r3, #1
 8009e56:	4093      	lsls	r3, r2
 8009e58:	608b      	str	r3, [r1, #8]
 8009e5a:	4620      	mov	r0, r4
 8009e5c:	f000 feee 	bl	800ac3c <_Bfree>
 8009e60:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009e62:	2200      	movs	r2, #0
 8009e64:	601a      	str	r2, [r3, #0]
 8009e66:	1e3b      	subs	r3, r7, #0
 8009e68:	bfaa      	itet	ge
 8009e6a:	2300      	movge	r3, #0
 8009e6c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8009e70:	f8c8 3000 	strge.w	r3, [r8]
 8009e74:	4b9a      	ldr	r3, [pc, #616]	; (800a0e0 <_dtoa_r+0x2d8>)
 8009e76:	bfbc      	itt	lt
 8009e78:	2201      	movlt	r2, #1
 8009e7a:	f8c8 2000 	strlt.w	r2, [r8]
 8009e7e:	ea33 030b 	bics.w	r3, r3, fp
 8009e82:	d11b      	bne.n	8009ebc <_dtoa_r+0xb4>
 8009e84:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009e86:	f242 730f 	movw	r3, #9999	; 0x270f
 8009e8a:	6013      	str	r3, [r2, #0]
 8009e8c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009e90:	4333      	orrs	r3, r6
 8009e92:	f000 8592 	beq.w	800a9ba <_dtoa_r+0xbb2>
 8009e96:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009e98:	b963      	cbnz	r3, 8009eb4 <_dtoa_r+0xac>
 8009e9a:	4b92      	ldr	r3, [pc, #584]	; (800a0e4 <_dtoa_r+0x2dc>)
 8009e9c:	e022      	b.n	8009ee4 <_dtoa_r+0xdc>
 8009e9e:	4b92      	ldr	r3, [pc, #584]	; (800a0e8 <_dtoa_r+0x2e0>)
 8009ea0:	9301      	str	r3, [sp, #4]
 8009ea2:	3308      	adds	r3, #8
 8009ea4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009ea6:	6013      	str	r3, [r2, #0]
 8009ea8:	9801      	ldr	r0, [sp, #4]
 8009eaa:	b013      	add	sp, #76	; 0x4c
 8009eac:	ecbd 8b04 	vpop	{d8-d9}
 8009eb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009eb4:	4b8b      	ldr	r3, [pc, #556]	; (800a0e4 <_dtoa_r+0x2dc>)
 8009eb6:	9301      	str	r3, [sp, #4]
 8009eb8:	3303      	adds	r3, #3
 8009eba:	e7f3      	b.n	8009ea4 <_dtoa_r+0x9c>
 8009ebc:	2200      	movs	r2, #0
 8009ebe:	2300      	movs	r3, #0
 8009ec0:	4650      	mov	r0, sl
 8009ec2:	4659      	mov	r1, fp
 8009ec4:	f7f6 fe00 	bl	8000ac8 <__aeabi_dcmpeq>
 8009ec8:	ec4b ab19 	vmov	d9, sl, fp
 8009ecc:	4680      	mov	r8, r0
 8009ece:	b158      	cbz	r0, 8009ee8 <_dtoa_r+0xe0>
 8009ed0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009ed2:	2301      	movs	r3, #1
 8009ed4:	6013      	str	r3, [r2, #0]
 8009ed6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	f000 856b 	beq.w	800a9b4 <_dtoa_r+0xbac>
 8009ede:	4883      	ldr	r0, [pc, #524]	; (800a0ec <_dtoa_r+0x2e4>)
 8009ee0:	6018      	str	r0, [r3, #0]
 8009ee2:	1e43      	subs	r3, r0, #1
 8009ee4:	9301      	str	r3, [sp, #4]
 8009ee6:	e7df      	b.n	8009ea8 <_dtoa_r+0xa0>
 8009ee8:	ec4b ab10 	vmov	d0, sl, fp
 8009eec:	aa10      	add	r2, sp, #64	; 0x40
 8009eee:	a911      	add	r1, sp, #68	; 0x44
 8009ef0:	4620      	mov	r0, r4
 8009ef2:	f001 f98b 	bl	800b20c <__d2b>
 8009ef6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8009efa:	ee08 0a10 	vmov	s16, r0
 8009efe:	2d00      	cmp	r5, #0
 8009f00:	f000 8084 	beq.w	800a00c <_dtoa_r+0x204>
 8009f04:	ee19 3a90 	vmov	r3, s19
 8009f08:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009f0c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8009f10:	4656      	mov	r6, sl
 8009f12:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8009f16:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8009f1a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8009f1e:	4b74      	ldr	r3, [pc, #464]	; (800a0f0 <_dtoa_r+0x2e8>)
 8009f20:	2200      	movs	r2, #0
 8009f22:	4630      	mov	r0, r6
 8009f24:	4639      	mov	r1, r7
 8009f26:	f7f6 f9af 	bl	8000288 <__aeabi_dsub>
 8009f2a:	a365      	add	r3, pc, #404	; (adr r3, 800a0c0 <_dtoa_r+0x2b8>)
 8009f2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f30:	f7f6 fb62 	bl	80005f8 <__aeabi_dmul>
 8009f34:	a364      	add	r3, pc, #400	; (adr r3, 800a0c8 <_dtoa_r+0x2c0>)
 8009f36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f3a:	f7f6 f9a7 	bl	800028c <__adddf3>
 8009f3e:	4606      	mov	r6, r0
 8009f40:	4628      	mov	r0, r5
 8009f42:	460f      	mov	r7, r1
 8009f44:	f7f6 faee 	bl	8000524 <__aeabi_i2d>
 8009f48:	a361      	add	r3, pc, #388	; (adr r3, 800a0d0 <_dtoa_r+0x2c8>)
 8009f4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f4e:	f7f6 fb53 	bl	80005f8 <__aeabi_dmul>
 8009f52:	4602      	mov	r2, r0
 8009f54:	460b      	mov	r3, r1
 8009f56:	4630      	mov	r0, r6
 8009f58:	4639      	mov	r1, r7
 8009f5a:	f7f6 f997 	bl	800028c <__adddf3>
 8009f5e:	4606      	mov	r6, r0
 8009f60:	460f      	mov	r7, r1
 8009f62:	f7f6 fdf9 	bl	8000b58 <__aeabi_d2iz>
 8009f66:	2200      	movs	r2, #0
 8009f68:	9000      	str	r0, [sp, #0]
 8009f6a:	2300      	movs	r3, #0
 8009f6c:	4630      	mov	r0, r6
 8009f6e:	4639      	mov	r1, r7
 8009f70:	f7f6 fdb4 	bl	8000adc <__aeabi_dcmplt>
 8009f74:	b150      	cbz	r0, 8009f8c <_dtoa_r+0x184>
 8009f76:	9800      	ldr	r0, [sp, #0]
 8009f78:	f7f6 fad4 	bl	8000524 <__aeabi_i2d>
 8009f7c:	4632      	mov	r2, r6
 8009f7e:	463b      	mov	r3, r7
 8009f80:	f7f6 fda2 	bl	8000ac8 <__aeabi_dcmpeq>
 8009f84:	b910      	cbnz	r0, 8009f8c <_dtoa_r+0x184>
 8009f86:	9b00      	ldr	r3, [sp, #0]
 8009f88:	3b01      	subs	r3, #1
 8009f8a:	9300      	str	r3, [sp, #0]
 8009f8c:	9b00      	ldr	r3, [sp, #0]
 8009f8e:	2b16      	cmp	r3, #22
 8009f90:	d85a      	bhi.n	800a048 <_dtoa_r+0x240>
 8009f92:	9a00      	ldr	r2, [sp, #0]
 8009f94:	4b57      	ldr	r3, [pc, #348]	; (800a0f4 <_dtoa_r+0x2ec>)
 8009f96:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009f9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f9e:	ec51 0b19 	vmov	r0, r1, d9
 8009fa2:	f7f6 fd9b 	bl	8000adc <__aeabi_dcmplt>
 8009fa6:	2800      	cmp	r0, #0
 8009fa8:	d050      	beq.n	800a04c <_dtoa_r+0x244>
 8009faa:	9b00      	ldr	r3, [sp, #0]
 8009fac:	3b01      	subs	r3, #1
 8009fae:	9300      	str	r3, [sp, #0]
 8009fb0:	2300      	movs	r3, #0
 8009fb2:	930b      	str	r3, [sp, #44]	; 0x2c
 8009fb4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009fb6:	1b5d      	subs	r5, r3, r5
 8009fb8:	1e6b      	subs	r3, r5, #1
 8009fba:	9305      	str	r3, [sp, #20]
 8009fbc:	bf45      	ittet	mi
 8009fbe:	f1c5 0301 	rsbmi	r3, r5, #1
 8009fc2:	9304      	strmi	r3, [sp, #16]
 8009fc4:	2300      	movpl	r3, #0
 8009fc6:	2300      	movmi	r3, #0
 8009fc8:	bf4c      	ite	mi
 8009fca:	9305      	strmi	r3, [sp, #20]
 8009fcc:	9304      	strpl	r3, [sp, #16]
 8009fce:	9b00      	ldr	r3, [sp, #0]
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	db3d      	blt.n	800a050 <_dtoa_r+0x248>
 8009fd4:	9b05      	ldr	r3, [sp, #20]
 8009fd6:	9a00      	ldr	r2, [sp, #0]
 8009fd8:	920a      	str	r2, [sp, #40]	; 0x28
 8009fda:	4413      	add	r3, r2
 8009fdc:	9305      	str	r3, [sp, #20]
 8009fde:	2300      	movs	r3, #0
 8009fe0:	9307      	str	r3, [sp, #28]
 8009fe2:	9b06      	ldr	r3, [sp, #24]
 8009fe4:	2b09      	cmp	r3, #9
 8009fe6:	f200 8089 	bhi.w	800a0fc <_dtoa_r+0x2f4>
 8009fea:	2b05      	cmp	r3, #5
 8009fec:	bfc4      	itt	gt
 8009fee:	3b04      	subgt	r3, #4
 8009ff0:	9306      	strgt	r3, [sp, #24]
 8009ff2:	9b06      	ldr	r3, [sp, #24]
 8009ff4:	f1a3 0302 	sub.w	r3, r3, #2
 8009ff8:	bfcc      	ite	gt
 8009ffa:	2500      	movgt	r5, #0
 8009ffc:	2501      	movle	r5, #1
 8009ffe:	2b03      	cmp	r3, #3
 800a000:	f200 8087 	bhi.w	800a112 <_dtoa_r+0x30a>
 800a004:	e8df f003 	tbb	[pc, r3]
 800a008:	59383a2d 	.word	0x59383a2d
 800a00c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800a010:	441d      	add	r5, r3
 800a012:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a016:	2b20      	cmp	r3, #32
 800a018:	bfc1      	itttt	gt
 800a01a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a01e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800a022:	fa0b f303 	lslgt.w	r3, fp, r3
 800a026:	fa26 f000 	lsrgt.w	r0, r6, r0
 800a02a:	bfda      	itte	le
 800a02c:	f1c3 0320 	rsble	r3, r3, #32
 800a030:	fa06 f003 	lslle.w	r0, r6, r3
 800a034:	4318      	orrgt	r0, r3
 800a036:	f7f6 fa65 	bl	8000504 <__aeabi_ui2d>
 800a03a:	2301      	movs	r3, #1
 800a03c:	4606      	mov	r6, r0
 800a03e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800a042:	3d01      	subs	r5, #1
 800a044:	930e      	str	r3, [sp, #56]	; 0x38
 800a046:	e76a      	b.n	8009f1e <_dtoa_r+0x116>
 800a048:	2301      	movs	r3, #1
 800a04a:	e7b2      	b.n	8009fb2 <_dtoa_r+0x1aa>
 800a04c:	900b      	str	r0, [sp, #44]	; 0x2c
 800a04e:	e7b1      	b.n	8009fb4 <_dtoa_r+0x1ac>
 800a050:	9b04      	ldr	r3, [sp, #16]
 800a052:	9a00      	ldr	r2, [sp, #0]
 800a054:	1a9b      	subs	r3, r3, r2
 800a056:	9304      	str	r3, [sp, #16]
 800a058:	4253      	negs	r3, r2
 800a05a:	9307      	str	r3, [sp, #28]
 800a05c:	2300      	movs	r3, #0
 800a05e:	930a      	str	r3, [sp, #40]	; 0x28
 800a060:	e7bf      	b.n	8009fe2 <_dtoa_r+0x1da>
 800a062:	2300      	movs	r3, #0
 800a064:	9308      	str	r3, [sp, #32]
 800a066:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a068:	2b00      	cmp	r3, #0
 800a06a:	dc55      	bgt.n	800a118 <_dtoa_r+0x310>
 800a06c:	2301      	movs	r3, #1
 800a06e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a072:	461a      	mov	r2, r3
 800a074:	9209      	str	r2, [sp, #36]	; 0x24
 800a076:	e00c      	b.n	800a092 <_dtoa_r+0x28a>
 800a078:	2301      	movs	r3, #1
 800a07a:	e7f3      	b.n	800a064 <_dtoa_r+0x25c>
 800a07c:	2300      	movs	r3, #0
 800a07e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a080:	9308      	str	r3, [sp, #32]
 800a082:	9b00      	ldr	r3, [sp, #0]
 800a084:	4413      	add	r3, r2
 800a086:	9302      	str	r3, [sp, #8]
 800a088:	3301      	adds	r3, #1
 800a08a:	2b01      	cmp	r3, #1
 800a08c:	9303      	str	r3, [sp, #12]
 800a08e:	bfb8      	it	lt
 800a090:	2301      	movlt	r3, #1
 800a092:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800a094:	2200      	movs	r2, #0
 800a096:	6042      	str	r2, [r0, #4]
 800a098:	2204      	movs	r2, #4
 800a09a:	f102 0614 	add.w	r6, r2, #20
 800a09e:	429e      	cmp	r6, r3
 800a0a0:	6841      	ldr	r1, [r0, #4]
 800a0a2:	d93d      	bls.n	800a120 <_dtoa_r+0x318>
 800a0a4:	4620      	mov	r0, r4
 800a0a6:	f000 fd89 	bl	800abbc <_Balloc>
 800a0aa:	9001      	str	r0, [sp, #4]
 800a0ac:	2800      	cmp	r0, #0
 800a0ae:	d13b      	bne.n	800a128 <_dtoa_r+0x320>
 800a0b0:	4b11      	ldr	r3, [pc, #68]	; (800a0f8 <_dtoa_r+0x2f0>)
 800a0b2:	4602      	mov	r2, r0
 800a0b4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a0b8:	e6c0      	b.n	8009e3c <_dtoa_r+0x34>
 800a0ba:	2301      	movs	r3, #1
 800a0bc:	e7df      	b.n	800a07e <_dtoa_r+0x276>
 800a0be:	bf00      	nop
 800a0c0:	636f4361 	.word	0x636f4361
 800a0c4:	3fd287a7 	.word	0x3fd287a7
 800a0c8:	8b60c8b3 	.word	0x8b60c8b3
 800a0cc:	3fc68a28 	.word	0x3fc68a28
 800a0d0:	509f79fb 	.word	0x509f79fb
 800a0d4:	3fd34413 	.word	0x3fd34413
 800a0d8:	0800c0b9 	.word	0x0800c0b9
 800a0dc:	0800c0d0 	.word	0x0800c0d0
 800a0e0:	7ff00000 	.word	0x7ff00000
 800a0e4:	0800c0b5 	.word	0x0800c0b5
 800a0e8:	0800c0ac 	.word	0x0800c0ac
 800a0ec:	0800c089 	.word	0x0800c089
 800a0f0:	3ff80000 	.word	0x3ff80000
 800a0f4:	0800c1c0 	.word	0x0800c1c0
 800a0f8:	0800c12b 	.word	0x0800c12b
 800a0fc:	2501      	movs	r5, #1
 800a0fe:	2300      	movs	r3, #0
 800a100:	9306      	str	r3, [sp, #24]
 800a102:	9508      	str	r5, [sp, #32]
 800a104:	f04f 33ff 	mov.w	r3, #4294967295
 800a108:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a10c:	2200      	movs	r2, #0
 800a10e:	2312      	movs	r3, #18
 800a110:	e7b0      	b.n	800a074 <_dtoa_r+0x26c>
 800a112:	2301      	movs	r3, #1
 800a114:	9308      	str	r3, [sp, #32]
 800a116:	e7f5      	b.n	800a104 <_dtoa_r+0x2fc>
 800a118:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a11a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a11e:	e7b8      	b.n	800a092 <_dtoa_r+0x28a>
 800a120:	3101      	adds	r1, #1
 800a122:	6041      	str	r1, [r0, #4]
 800a124:	0052      	lsls	r2, r2, #1
 800a126:	e7b8      	b.n	800a09a <_dtoa_r+0x292>
 800a128:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a12a:	9a01      	ldr	r2, [sp, #4]
 800a12c:	601a      	str	r2, [r3, #0]
 800a12e:	9b03      	ldr	r3, [sp, #12]
 800a130:	2b0e      	cmp	r3, #14
 800a132:	f200 809d 	bhi.w	800a270 <_dtoa_r+0x468>
 800a136:	2d00      	cmp	r5, #0
 800a138:	f000 809a 	beq.w	800a270 <_dtoa_r+0x468>
 800a13c:	9b00      	ldr	r3, [sp, #0]
 800a13e:	2b00      	cmp	r3, #0
 800a140:	dd32      	ble.n	800a1a8 <_dtoa_r+0x3a0>
 800a142:	4ab7      	ldr	r2, [pc, #732]	; (800a420 <_dtoa_r+0x618>)
 800a144:	f003 030f 	and.w	r3, r3, #15
 800a148:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a14c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a150:	9b00      	ldr	r3, [sp, #0]
 800a152:	05d8      	lsls	r0, r3, #23
 800a154:	ea4f 1723 	mov.w	r7, r3, asr #4
 800a158:	d516      	bpl.n	800a188 <_dtoa_r+0x380>
 800a15a:	4bb2      	ldr	r3, [pc, #712]	; (800a424 <_dtoa_r+0x61c>)
 800a15c:	ec51 0b19 	vmov	r0, r1, d9
 800a160:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a164:	f7f6 fb72 	bl	800084c <__aeabi_ddiv>
 800a168:	f007 070f 	and.w	r7, r7, #15
 800a16c:	4682      	mov	sl, r0
 800a16e:	468b      	mov	fp, r1
 800a170:	2503      	movs	r5, #3
 800a172:	4eac      	ldr	r6, [pc, #688]	; (800a424 <_dtoa_r+0x61c>)
 800a174:	b957      	cbnz	r7, 800a18c <_dtoa_r+0x384>
 800a176:	4642      	mov	r2, r8
 800a178:	464b      	mov	r3, r9
 800a17a:	4650      	mov	r0, sl
 800a17c:	4659      	mov	r1, fp
 800a17e:	f7f6 fb65 	bl	800084c <__aeabi_ddiv>
 800a182:	4682      	mov	sl, r0
 800a184:	468b      	mov	fp, r1
 800a186:	e028      	b.n	800a1da <_dtoa_r+0x3d2>
 800a188:	2502      	movs	r5, #2
 800a18a:	e7f2      	b.n	800a172 <_dtoa_r+0x36a>
 800a18c:	07f9      	lsls	r1, r7, #31
 800a18e:	d508      	bpl.n	800a1a2 <_dtoa_r+0x39a>
 800a190:	4640      	mov	r0, r8
 800a192:	4649      	mov	r1, r9
 800a194:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a198:	f7f6 fa2e 	bl	80005f8 <__aeabi_dmul>
 800a19c:	3501      	adds	r5, #1
 800a19e:	4680      	mov	r8, r0
 800a1a0:	4689      	mov	r9, r1
 800a1a2:	107f      	asrs	r7, r7, #1
 800a1a4:	3608      	adds	r6, #8
 800a1a6:	e7e5      	b.n	800a174 <_dtoa_r+0x36c>
 800a1a8:	f000 809b 	beq.w	800a2e2 <_dtoa_r+0x4da>
 800a1ac:	9b00      	ldr	r3, [sp, #0]
 800a1ae:	4f9d      	ldr	r7, [pc, #628]	; (800a424 <_dtoa_r+0x61c>)
 800a1b0:	425e      	negs	r6, r3
 800a1b2:	4b9b      	ldr	r3, [pc, #620]	; (800a420 <_dtoa_r+0x618>)
 800a1b4:	f006 020f 	and.w	r2, r6, #15
 800a1b8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a1bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1c0:	ec51 0b19 	vmov	r0, r1, d9
 800a1c4:	f7f6 fa18 	bl	80005f8 <__aeabi_dmul>
 800a1c8:	1136      	asrs	r6, r6, #4
 800a1ca:	4682      	mov	sl, r0
 800a1cc:	468b      	mov	fp, r1
 800a1ce:	2300      	movs	r3, #0
 800a1d0:	2502      	movs	r5, #2
 800a1d2:	2e00      	cmp	r6, #0
 800a1d4:	d17a      	bne.n	800a2cc <_dtoa_r+0x4c4>
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d1d3      	bne.n	800a182 <_dtoa_r+0x37a>
 800a1da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	f000 8082 	beq.w	800a2e6 <_dtoa_r+0x4de>
 800a1e2:	4b91      	ldr	r3, [pc, #580]	; (800a428 <_dtoa_r+0x620>)
 800a1e4:	2200      	movs	r2, #0
 800a1e6:	4650      	mov	r0, sl
 800a1e8:	4659      	mov	r1, fp
 800a1ea:	f7f6 fc77 	bl	8000adc <__aeabi_dcmplt>
 800a1ee:	2800      	cmp	r0, #0
 800a1f0:	d079      	beq.n	800a2e6 <_dtoa_r+0x4de>
 800a1f2:	9b03      	ldr	r3, [sp, #12]
 800a1f4:	2b00      	cmp	r3, #0
 800a1f6:	d076      	beq.n	800a2e6 <_dtoa_r+0x4de>
 800a1f8:	9b02      	ldr	r3, [sp, #8]
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	dd36      	ble.n	800a26c <_dtoa_r+0x464>
 800a1fe:	9b00      	ldr	r3, [sp, #0]
 800a200:	4650      	mov	r0, sl
 800a202:	4659      	mov	r1, fp
 800a204:	1e5f      	subs	r7, r3, #1
 800a206:	2200      	movs	r2, #0
 800a208:	4b88      	ldr	r3, [pc, #544]	; (800a42c <_dtoa_r+0x624>)
 800a20a:	f7f6 f9f5 	bl	80005f8 <__aeabi_dmul>
 800a20e:	9e02      	ldr	r6, [sp, #8]
 800a210:	4682      	mov	sl, r0
 800a212:	468b      	mov	fp, r1
 800a214:	3501      	adds	r5, #1
 800a216:	4628      	mov	r0, r5
 800a218:	f7f6 f984 	bl	8000524 <__aeabi_i2d>
 800a21c:	4652      	mov	r2, sl
 800a21e:	465b      	mov	r3, fp
 800a220:	f7f6 f9ea 	bl	80005f8 <__aeabi_dmul>
 800a224:	4b82      	ldr	r3, [pc, #520]	; (800a430 <_dtoa_r+0x628>)
 800a226:	2200      	movs	r2, #0
 800a228:	f7f6 f830 	bl	800028c <__adddf3>
 800a22c:	46d0      	mov	r8, sl
 800a22e:	46d9      	mov	r9, fp
 800a230:	4682      	mov	sl, r0
 800a232:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800a236:	2e00      	cmp	r6, #0
 800a238:	d158      	bne.n	800a2ec <_dtoa_r+0x4e4>
 800a23a:	4b7e      	ldr	r3, [pc, #504]	; (800a434 <_dtoa_r+0x62c>)
 800a23c:	2200      	movs	r2, #0
 800a23e:	4640      	mov	r0, r8
 800a240:	4649      	mov	r1, r9
 800a242:	f7f6 f821 	bl	8000288 <__aeabi_dsub>
 800a246:	4652      	mov	r2, sl
 800a248:	465b      	mov	r3, fp
 800a24a:	4680      	mov	r8, r0
 800a24c:	4689      	mov	r9, r1
 800a24e:	f7f6 fc63 	bl	8000b18 <__aeabi_dcmpgt>
 800a252:	2800      	cmp	r0, #0
 800a254:	f040 8295 	bne.w	800a782 <_dtoa_r+0x97a>
 800a258:	4652      	mov	r2, sl
 800a25a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800a25e:	4640      	mov	r0, r8
 800a260:	4649      	mov	r1, r9
 800a262:	f7f6 fc3b 	bl	8000adc <__aeabi_dcmplt>
 800a266:	2800      	cmp	r0, #0
 800a268:	f040 8289 	bne.w	800a77e <_dtoa_r+0x976>
 800a26c:	ec5b ab19 	vmov	sl, fp, d9
 800a270:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a272:	2b00      	cmp	r3, #0
 800a274:	f2c0 8148 	blt.w	800a508 <_dtoa_r+0x700>
 800a278:	9a00      	ldr	r2, [sp, #0]
 800a27a:	2a0e      	cmp	r2, #14
 800a27c:	f300 8144 	bgt.w	800a508 <_dtoa_r+0x700>
 800a280:	4b67      	ldr	r3, [pc, #412]	; (800a420 <_dtoa_r+0x618>)
 800a282:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a286:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a28a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	f280 80d5 	bge.w	800a43c <_dtoa_r+0x634>
 800a292:	9b03      	ldr	r3, [sp, #12]
 800a294:	2b00      	cmp	r3, #0
 800a296:	f300 80d1 	bgt.w	800a43c <_dtoa_r+0x634>
 800a29a:	f040 826f 	bne.w	800a77c <_dtoa_r+0x974>
 800a29e:	4b65      	ldr	r3, [pc, #404]	; (800a434 <_dtoa_r+0x62c>)
 800a2a0:	2200      	movs	r2, #0
 800a2a2:	4640      	mov	r0, r8
 800a2a4:	4649      	mov	r1, r9
 800a2a6:	f7f6 f9a7 	bl	80005f8 <__aeabi_dmul>
 800a2aa:	4652      	mov	r2, sl
 800a2ac:	465b      	mov	r3, fp
 800a2ae:	f7f6 fc29 	bl	8000b04 <__aeabi_dcmpge>
 800a2b2:	9e03      	ldr	r6, [sp, #12]
 800a2b4:	4637      	mov	r7, r6
 800a2b6:	2800      	cmp	r0, #0
 800a2b8:	f040 8245 	bne.w	800a746 <_dtoa_r+0x93e>
 800a2bc:	9d01      	ldr	r5, [sp, #4]
 800a2be:	2331      	movs	r3, #49	; 0x31
 800a2c0:	f805 3b01 	strb.w	r3, [r5], #1
 800a2c4:	9b00      	ldr	r3, [sp, #0]
 800a2c6:	3301      	adds	r3, #1
 800a2c8:	9300      	str	r3, [sp, #0]
 800a2ca:	e240      	b.n	800a74e <_dtoa_r+0x946>
 800a2cc:	07f2      	lsls	r2, r6, #31
 800a2ce:	d505      	bpl.n	800a2dc <_dtoa_r+0x4d4>
 800a2d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a2d4:	f7f6 f990 	bl	80005f8 <__aeabi_dmul>
 800a2d8:	3501      	adds	r5, #1
 800a2da:	2301      	movs	r3, #1
 800a2dc:	1076      	asrs	r6, r6, #1
 800a2de:	3708      	adds	r7, #8
 800a2e0:	e777      	b.n	800a1d2 <_dtoa_r+0x3ca>
 800a2e2:	2502      	movs	r5, #2
 800a2e4:	e779      	b.n	800a1da <_dtoa_r+0x3d2>
 800a2e6:	9f00      	ldr	r7, [sp, #0]
 800a2e8:	9e03      	ldr	r6, [sp, #12]
 800a2ea:	e794      	b.n	800a216 <_dtoa_r+0x40e>
 800a2ec:	9901      	ldr	r1, [sp, #4]
 800a2ee:	4b4c      	ldr	r3, [pc, #304]	; (800a420 <_dtoa_r+0x618>)
 800a2f0:	4431      	add	r1, r6
 800a2f2:	910d      	str	r1, [sp, #52]	; 0x34
 800a2f4:	9908      	ldr	r1, [sp, #32]
 800a2f6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a2fa:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a2fe:	2900      	cmp	r1, #0
 800a300:	d043      	beq.n	800a38a <_dtoa_r+0x582>
 800a302:	494d      	ldr	r1, [pc, #308]	; (800a438 <_dtoa_r+0x630>)
 800a304:	2000      	movs	r0, #0
 800a306:	f7f6 faa1 	bl	800084c <__aeabi_ddiv>
 800a30a:	4652      	mov	r2, sl
 800a30c:	465b      	mov	r3, fp
 800a30e:	f7f5 ffbb 	bl	8000288 <__aeabi_dsub>
 800a312:	9d01      	ldr	r5, [sp, #4]
 800a314:	4682      	mov	sl, r0
 800a316:	468b      	mov	fp, r1
 800a318:	4649      	mov	r1, r9
 800a31a:	4640      	mov	r0, r8
 800a31c:	f7f6 fc1c 	bl	8000b58 <__aeabi_d2iz>
 800a320:	4606      	mov	r6, r0
 800a322:	f7f6 f8ff 	bl	8000524 <__aeabi_i2d>
 800a326:	4602      	mov	r2, r0
 800a328:	460b      	mov	r3, r1
 800a32a:	4640      	mov	r0, r8
 800a32c:	4649      	mov	r1, r9
 800a32e:	f7f5 ffab 	bl	8000288 <__aeabi_dsub>
 800a332:	3630      	adds	r6, #48	; 0x30
 800a334:	f805 6b01 	strb.w	r6, [r5], #1
 800a338:	4652      	mov	r2, sl
 800a33a:	465b      	mov	r3, fp
 800a33c:	4680      	mov	r8, r0
 800a33e:	4689      	mov	r9, r1
 800a340:	f7f6 fbcc 	bl	8000adc <__aeabi_dcmplt>
 800a344:	2800      	cmp	r0, #0
 800a346:	d163      	bne.n	800a410 <_dtoa_r+0x608>
 800a348:	4642      	mov	r2, r8
 800a34a:	464b      	mov	r3, r9
 800a34c:	4936      	ldr	r1, [pc, #216]	; (800a428 <_dtoa_r+0x620>)
 800a34e:	2000      	movs	r0, #0
 800a350:	f7f5 ff9a 	bl	8000288 <__aeabi_dsub>
 800a354:	4652      	mov	r2, sl
 800a356:	465b      	mov	r3, fp
 800a358:	f7f6 fbc0 	bl	8000adc <__aeabi_dcmplt>
 800a35c:	2800      	cmp	r0, #0
 800a35e:	f040 80b5 	bne.w	800a4cc <_dtoa_r+0x6c4>
 800a362:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a364:	429d      	cmp	r5, r3
 800a366:	d081      	beq.n	800a26c <_dtoa_r+0x464>
 800a368:	4b30      	ldr	r3, [pc, #192]	; (800a42c <_dtoa_r+0x624>)
 800a36a:	2200      	movs	r2, #0
 800a36c:	4650      	mov	r0, sl
 800a36e:	4659      	mov	r1, fp
 800a370:	f7f6 f942 	bl	80005f8 <__aeabi_dmul>
 800a374:	4b2d      	ldr	r3, [pc, #180]	; (800a42c <_dtoa_r+0x624>)
 800a376:	4682      	mov	sl, r0
 800a378:	468b      	mov	fp, r1
 800a37a:	4640      	mov	r0, r8
 800a37c:	4649      	mov	r1, r9
 800a37e:	2200      	movs	r2, #0
 800a380:	f7f6 f93a 	bl	80005f8 <__aeabi_dmul>
 800a384:	4680      	mov	r8, r0
 800a386:	4689      	mov	r9, r1
 800a388:	e7c6      	b.n	800a318 <_dtoa_r+0x510>
 800a38a:	4650      	mov	r0, sl
 800a38c:	4659      	mov	r1, fp
 800a38e:	f7f6 f933 	bl	80005f8 <__aeabi_dmul>
 800a392:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a394:	9d01      	ldr	r5, [sp, #4]
 800a396:	930f      	str	r3, [sp, #60]	; 0x3c
 800a398:	4682      	mov	sl, r0
 800a39a:	468b      	mov	fp, r1
 800a39c:	4649      	mov	r1, r9
 800a39e:	4640      	mov	r0, r8
 800a3a0:	f7f6 fbda 	bl	8000b58 <__aeabi_d2iz>
 800a3a4:	4606      	mov	r6, r0
 800a3a6:	f7f6 f8bd 	bl	8000524 <__aeabi_i2d>
 800a3aa:	3630      	adds	r6, #48	; 0x30
 800a3ac:	4602      	mov	r2, r0
 800a3ae:	460b      	mov	r3, r1
 800a3b0:	4640      	mov	r0, r8
 800a3b2:	4649      	mov	r1, r9
 800a3b4:	f7f5 ff68 	bl	8000288 <__aeabi_dsub>
 800a3b8:	f805 6b01 	strb.w	r6, [r5], #1
 800a3bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a3be:	429d      	cmp	r5, r3
 800a3c0:	4680      	mov	r8, r0
 800a3c2:	4689      	mov	r9, r1
 800a3c4:	f04f 0200 	mov.w	r2, #0
 800a3c8:	d124      	bne.n	800a414 <_dtoa_r+0x60c>
 800a3ca:	4b1b      	ldr	r3, [pc, #108]	; (800a438 <_dtoa_r+0x630>)
 800a3cc:	4650      	mov	r0, sl
 800a3ce:	4659      	mov	r1, fp
 800a3d0:	f7f5 ff5c 	bl	800028c <__adddf3>
 800a3d4:	4602      	mov	r2, r0
 800a3d6:	460b      	mov	r3, r1
 800a3d8:	4640      	mov	r0, r8
 800a3da:	4649      	mov	r1, r9
 800a3dc:	f7f6 fb9c 	bl	8000b18 <__aeabi_dcmpgt>
 800a3e0:	2800      	cmp	r0, #0
 800a3e2:	d173      	bne.n	800a4cc <_dtoa_r+0x6c4>
 800a3e4:	4652      	mov	r2, sl
 800a3e6:	465b      	mov	r3, fp
 800a3e8:	4913      	ldr	r1, [pc, #76]	; (800a438 <_dtoa_r+0x630>)
 800a3ea:	2000      	movs	r0, #0
 800a3ec:	f7f5 ff4c 	bl	8000288 <__aeabi_dsub>
 800a3f0:	4602      	mov	r2, r0
 800a3f2:	460b      	mov	r3, r1
 800a3f4:	4640      	mov	r0, r8
 800a3f6:	4649      	mov	r1, r9
 800a3f8:	f7f6 fb70 	bl	8000adc <__aeabi_dcmplt>
 800a3fc:	2800      	cmp	r0, #0
 800a3fe:	f43f af35 	beq.w	800a26c <_dtoa_r+0x464>
 800a402:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a404:	1e6b      	subs	r3, r5, #1
 800a406:	930f      	str	r3, [sp, #60]	; 0x3c
 800a408:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a40c:	2b30      	cmp	r3, #48	; 0x30
 800a40e:	d0f8      	beq.n	800a402 <_dtoa_r+0x5fa>
 800a410:	9700      	str	r7, [sp, #0]
 800a412:	e049      	b.n	800a4a8 <_dtoa_r+0x6a0>
 800a414:	4b05      	ldr	r3, [pc, #20]	; (800a42c <_dtoa_r+0x624>)
 800a416:	f7f6 f8ef 	bl	80005f8 <__aeabi_dmul>
 800a41a:	4680      	mov	r8, r0
 800a41c:	4689      	mov	r9, r1
 800a41e:	e7bd      	b.n	800a39c <_dtoa_r+0x594>
 800a420:	0800c1c0 	.word	0x0800c1c0
 800a424:	0800c198 	.word	0x0800c198
 800a428:	3ff00000 	.word	0x3ff00000
 800a42c:	40240000 	.word	0x40240000
 800a430:	401c0000 	.word	0x401c0000
 800a434:	40140000 	.word	0x40140000
 800a438:	3fe00000 	.word	0x3fe00000
 800a43c:	9d01      	ldr	r5, [sp, #4]
 800a43e:	4656      	mov	r6, sl
 800a440:	465f      	mov	r7, fp
 800a442:	4642      	mov	r2, r8
 800a444:	464b      	mov	r3, r9
 800a446:	4630      	mov	r0, r6
 800a448:	4639      	mov	r1, r7
 800a44a:	f7f6 f9ff 	bl	800084c <__aeabi_ddiv>
 800a44e:	f7f6 fb83 	bl	8000b58 <__aeabi_d2iz>
 800a452:	4682      	mov	sl, r0
 800a454:	f7f6 f866 	bl	8000524 <__aeabi_i2d>
 800a458:	4642      	mov	r2, r8
 800a45a:	464b      	mov	r3, r9
 800a45c:	f7f6 f8cc 	bl	80005f8 <__aeabi_dmul>
 800a460:	4602      	mov	r2, r0
 800a462:	460b      	mov	r3, r1
 800a464:	4630      	mov	r0, r6
 800a466:	4639      	mov	r1, r7
 800a468:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800a46c:	f7f5 ff0c 	bl	8000288 <__aeabi_dsub>
 800a470:	f805 6b01 	strb.w	r6, [r5], #1
 800a474:	9e01      	ldr	r6, [sp, #4]
 800a476:	9f03      	ldr	r7, [sp, #12]
 800a478:	1bae      	subs	r6, r5, r6
 800a47a:	42b7      	cmp	r7, r6
 800a47c:	4602      	mov	r2, r0
 800a47e:	460b      	mov	r3, r1
 800a480:	d135      	bne.n	800a4ee <_dtoa_r+0x6e6>
 800a482:	f7f5 ff03 	bl	800028c <__adddf3>
 800a486:	4642      	mov	r2, r8
 800a488:	464b      	mov	r3, r9
 800a48a:	4606      	mov	r6, r0
 800a48c:	460f      	mov	r7, r1
 800a48e:	f7f6 fb43 	bl	8000b18 <__aeabi_dcmpgt>
 800a492:	b9d0      	cbnz	r0, 800a4ca <_dtoa_r+0x6c2>
 800a494:	4642      	mov	r2, r8
 800a496:	464b      	mov	r3, r9
 800a498:	4630      	mov	r0, r6
 800a49a:	4639      	mov	r1, r7
 800a49c:	f7f6 fb14 	bl	8000ac8 <__aeabi_dcmpeq>
 800a4a0:	b110      	cbz	r0, 800a4a8 <_dtoa_r+0x6a0>
 800a4a2:	f01a 0f01 	tst.w	sl, #1
 800a4a6:	d110      	bne.n	800a4ca <_dtoa_r+0x6c2>
 800a4a8:	4620      	mov	r0, r4
 800a4aa:	ee18 1a10 	vmov	r1, s16
 800a4ae:	f000 fbc5 	bl	800ac3c <_Bfree>
 800a4b2:	2300      	movs	r3, #0
 800a4b4:	9800      	ldr	r0, [sp, #0]
 800a4b6:	702b      	strb	r3, [r5, #0]
 800a4b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a4ba:	3001      	adds	r0, #1
 800a4bc:	6018      	str	r0, [r3, #0]
 800a4be:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	f43f acf1 	beq.w	8009ea8 <_dtoa_r+0xa0>
 800a4c6:	601d      	str	r5, [r3, #0]
 800a4c8:	e4ee      	b.n	8009ea8 <_dtoa_r+0xa0>
 800a4ca:	9f00      	ldr	r7, [sp, #0]
 800a4cc:	462b      	mov	r3, r5
 800a4ce:	461d      	mov	r5, r3
 800a4d0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a4d4:	2a39      	cmp	r2, #57	; 0x39
 800a4d6:	d106      	bne.n	800a4e6 <_dtoa_r+0x6de>
 800a4d8:	9a01      	ldr	r2, [sp, #4]
 800a4da:	429a      	cmp	r2, r3
 800a4dc:	d1f7      	bne.n	800a4ce <_dtoa_r+0x6c6>
 800a4de:	9901      	ldr	r1, [sp, #4]
 800a4e0:	2230      	movs	r2, #48	; 0x30
 800a4e2:	3701      	adds	r7, #1
 800a4e4:	700a      	strb	r2, [r1, #0]
 800a4e6:	781a      	ldrb	r2, [r3, #0]
 800a4e8:	3201      	adds	r2, #1
 800a4ea:	701a      	strb	r2, [r3, #0]
 800a4ec:	e790      	b.n	800a410 <_dtoa_r+0x608>
 800a4ee:	4ba6      	ldr	r3, [pc, #664]	; (800a788 <_dtoa_r+0x980>)
 800a4f0:	2200      	movs	r2, #0
 800a4f2:	f7f6 f881 	bl	80005f8 <__aeabi_dmul>
 800a4f6:	2200      	movs	r2, #0
 800a4f8:	2300      	movs	r3, #0
 800a4fa:	4606      	mov	r6, r0
 800a4fc:	460f      	mov	r7, r1
 800a4fe:	f7f6 fae3 	bl	8000ac8 <__aeabi_dcmpeq>
 800a502:	2800      	cmp	r0, #0
 800a504:	d09d      	beq.n	800a442 <_dtoa_r+0x63a>
 800a506:	e7cf      	b.n	800a4a8 <_dtoa_r+0x6a0>
 800a508:	9a08      	ldr	r2, [sp, #32]
 800a50a:	2a00      	cmp	r2, #0
 800a50c:	f000 80d7 	beq.w	800a6be <_dtoa_r+0x8b6>
 800a510:	9a06      	ldr	r2, [sp, #24]
 800a512:	2a01      	cmp	r2, #1
 800a514:	f300 80ba 	bgt.w	800a68c <_dtoa_r+0x884>
 800a518:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a51a:	2a00      	cmp	r2, #0
 800a51c:	f000 80b2 	beq.w	800a684 <_dtoa_r+0x87c>
 800a520:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a524:	9e07      	ldr	r6, [sp, #28]
 800a526:	9d04      	ldr	r5, [sp, #16]
 800a528:	9a04      	ldr	r2, [sp, #16]
 800a52a:	441a      	add	r2, r3
 800a52c:	9204      	str	r2, [sp, #16]
 800a52e:	9a05      	ldr	r2, [sp, #20]
 800a530:	2101      	movs	r1, #1
 800a532:	441a      	add	r2, r3
 800a534:	4620      	mov	r0, r4
 800a536:	9205      	str	r2, [sp, #20]
 800a538:	f000 fc38 	bl	800adac <__i2b>
 800a53c:	4607      	mov	r7, r0
 800a53e:	2d00      	cmp	r5, #0
 800a540:	dd0c      	ble.n	800a55c <_dtoa_r+0x754>
 800a542:	9b05      	ldr	r3, [sp, #20]
 800a544:	2b00      	cmp	r3, #0
 800a546:	dd09      	ble.n	800a55c <_dtoa_r+0x754>
 800a548:	42ab      	cmp	r3, r5
 800a54a:	9a04      	ldr	r2, [sp, #16]
 800a54c:	bfa8      	it	ge
 800a54e:	462b      	movge	r3, r5
 800a550:	1ad2      	subs	r2, r2, r3
 800a552:	9204      	str	r2, [sp, #16]
 800a554:	9a05      	ldr	r2, [sp, #20]
 800a556:	1aed      	subs	r5, r5, r3
 800a558:	1ad3      	subs	r3, r2, r3
 800a55a:	9305      	str	r3, [sp, #20]
 800a55c:	9b07      	ldr	r3, [sp, #28]
 800a55e:	b31b      	cbz	r3, 800a5a8 <_dtoa_r+0x7a0>
 800a560:	9b08      	ldr	r3, [sp, #32]
 800a562:	2b00      	cmp	r3, #0
 800a564:	f000 80af 	beq.w	800a6c6 <_dtoa_r+0x8be>
 800a568:	2e00      	cmp	r6, #0
 800a56a:	dd13      	ble.n	800a594 <_dtoa_r+0x78c>
 800a56c:	4639      	mov	r1, r7
 800a56e:	4632      	mov	r2, r6
 800a570:	4620      	mov	r0, r4
 800a572:	f000 fcdb 	bl	800af2c <__pow5mult>
 800a576:	ee18 2a10 	vmov	r2, s16
 800a57a:	4601      	mov	r1, r0
 800a57c:	4607      	mov	r7, r0
 800a57e:	4620      	mov	r0, r4
 800a580:	f000 fc2a 	bl	800add8 <__multiply>
 800a584:	ee18 1a10 	vmov	r1, s16
 800a588:	4680      	mov	r8, r0
 800a58a:	4620      	mov	r0, r4
 800a58c:	f000 fb56 	bl	800ac3c <_Bfree>
 800a590:	ee08 8a10 	vmov	s16, r8
 800a594:	9b07      	ldr	r3, [sp, #28]
 800a596:	1b9a      	subs	r2, r3, r6
 800a598:	d006      	beq.n	800a5a8 <_dtoa_r+0x7a0>
 800a59a:	ee18 1a10 	vmov	r1, s16
 800a59e:	4620      	mov	r0, r4
 800a5a0:	f000 fcc4 	bl	800af2c <__pow5mult>
 800a5a4:	ee08 0a10 	vmov	s16, r0
 800a5a8:	2101      	movs	r1, #1
 800a5aa:	4620      	mov	r0, r4
 800a5ac:	f000 fbfe 	bl	800adac <__i2b>
 800a5b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	4606      	mov	r6, r0
 800a5b6:	f340 8088 	ble.w	800a6ca <_dtoa_r+0x8c2>
 800a5ba:	461a      	mov	r2, r3
 800a5bc:	4601      	mov	r1, r0
 800a5be:	4620      	mov	r0, r4
 800a5c0:	f000 fcb4 	bl	800af2c <__pow5mult>
 800a5c4:	9b06      	ldr	r3, [sp, #24]
 800a5c6:	2b01      	cmp	r3, #1
 800a5c8:	4606      	mov	r6, r0
 800a5ca:	f340 8081 	ble.w	800a6d0 <_dtoa_r+0x8c8>
 800a5ce:	f04f 0800 	mov.w	r8, #0
 800a5d2:	6933      	ldr	r3, [r6, #16]
 800a5d4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800a5d8:	6918      	ldr	r0, [r3, #16]
 800a5da:	f000 fb97 	bl	800ad0c <__hi0bits>
 800a5de:	f1c0 0020 	rsb	r0, r0, #32
 800a5e2:	9b05      	ldr	r3, [sp, #20]
 800a5e4:	4418      	add	r0, r3
 800a5e6:	f010 001f 	ands.w	r0, r0, #31
 800a5ea:	f000 8092 	beq.w	800a712 <_dtoa_r+0x90a>
 800a5ee:	f1c0 0320 	rsb	r3, r0, #32
 800a5f2:	2b04      	cmp	r3, #4
 800a5f4:	f340 808a 	ble.w	800a70c <_dtoa_r+0x904>
 800a5f8:	f1c0 001c 	rsb	r0, r0, #28
 800a5fc:	9b04      	ldr	r3, [sp, #16]
 800a5fe:	4403      	add	r3, r0
 800a600:	9304      	str	r3, [sp, #16]
 800a602:	9b05      	ldr	r3, [sp, #20]
 800a604:	4403      	add	r3, r0
 800a606:	4405      	add	r5, r0
 800a608:	9305      	str	r3, [sp, #20]
 800a60a:	9b04      	ldr	r3, [sp, #16]
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	dd07      	ble.n	800a620 <_dtoa_r+0x818>
 800a610:	ee18 1a10 	vmov	r1, s16
 800a614:	461a      	mov	r2, r3
 800a616:	4620      	mov	r0, r4
 800a618:	f000 fce2 	bl	800afe0 <__lshift>
 800a61c:	ee08 0a10 	vmov	s16, r0
 800a620:	9b05      	ldr	r3, [sp, #20]
 800a622:	2b00      	cmp	r3, #0
 800a624:	dd05      	ble.n	800a632 <_dtoa_r+0x82a>
 800a626:	4631      	mov	r1, r6
 800a628:	461a      	mov	r2, r3
 800a62a:	4620      	mov	r0, r4
 800a62c:	f000 fcd8 	bl	800afe0 <__lshift>
 800a630:	4606      	mov	r6, r0
 800a632:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a634:	2b00      	cmp	r3, #0
 800a636:	d06e      	beq.n	800a716 <_dtoa_r+0x90e>
 800a638:	ee18 0a10 	vmov	r0, s16
 800a63c:	4631      	mov	r1, r6
 800a63e:	f000 fd3f 	bl	800b0c0 <__mcmp>
 800a642:	2800      	cmp	r0, #0
 800a644:	da67      	bge.n	800a716 <_dtoa_r+0x90e>
 800a646:	9b00      	ldr	r3, [sp, #0]
 800a648:	3b01      	subs	r3, #1
 800a64a:	ee18 1a10 	vmov	r1, s16
 800a64e:	9300      	str	r3, [sp, #0]
 800a650:	220a      	movs	r2, #10
 800a652:	2300      	movs	r3, #0
 800a654:	4620      	mov	r0, r4
 800a656:	f000 fb13 	bl	800ac80 <__multadd>
 800a65a:	9b08      	ldr	r3, [sp, #32]
 800a65c:	ee08 0a10 	vmov	s16, r0
 800a660:	2b00      	cmp	r3, #0
 800a662:	f000 81b1 	beq.w	800a9c8 <_dtoa_r+0xbc0>
 800a666:	2300      	movs	r3, #0
 800a668:	4639      	mov	r1, r7
 800a66a:	220a      	movs	r2, #10
 800a66c:	4620      	mov	r0, r4
 800a66e:	f000 fb07 	bl	800ac80 <__multadd>
 800a672:	9b02      	ldr	r3, [sp, #8]
 800a674:	2b00      	cmp	r3, #0
 800a676:	4607      	mov	r7, r0
 800a678:	f300 808e 	bgt.w	800a798 <_dtoa_r+0x990>
 800a67c:	9b06      	ldr	r3, [sp, #24]
 800a67e:	2b02      	cmp	r3, #2
 800a680:	dc51      	bgt.n	800a726 <_dtoa_r+0x91e>
 800a682:	e089      	b.n	800a798 <_dtoa_r+0x990>
 800a684:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a686:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a68a:	e74b      	b.n	800a524 <_dtoa_r+0x71c>
 800a68c:	9b03      	ldr	r3, [sp, #12]
 800a68e:	1e5e      	subs	r6, r3, #1
 800a690:	9b07      	ldr	r3, [sp, #28]
 800a692:	42b3      	cmp	r3, r6
 800a694:	bfbf      	itttt	lt
 800a696:	9b07      	ldrlt	r3, [sp, #28]
 800a698:	9607      	strlt	r6, [sp, #28]
 800a69a:	1af2      	sublt	r2, r6, r3
 800a69c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800a69e:	bfb6      	itet	lt
 800a6a0:	189b      	addlt	r3, r3, r2
 800a6a2:	1b9e      	subge	r6, r3, r6
 800a6a4:	930a      	strlt	r3, [sp, #40]	; 0x28
 800a6a6:	9b03      	ldr	r3, [sp, #12]
 800a6a8:	bfb8      	it	lt
 800a6aa:	2600      	movlt	r6, #0
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	bfb7      	itett	lt
 800a6b0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800a6b4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800a6b8:	1a9d      	sublt	r5, r3, r2
 800a6ba:	2300      	movlt	r3, #0
 800a6bc:	e734      	b.n	800a528 <_dtoa_r+0x720>
 800a6be:	9e07      	ldr	r6, [sp, #28]
 800a6c0:	9d04      	ldr	r5, [sp, #16]
 800a6c2:	9f08      	ldr	r7, [sp, #32]
 800a6c4:	e73b      	b.n	800a53e <_dtoa_r+0x736>
 800a6c6:	9a07      	ldr	r2, [sp, #28]
 800a6c8:	e767      	b.n	800a59a <_dtoa_r+0x792>
 800a6ca:	9b06      	ldr	r3, [sp, #24]
 800a6cc:	2b01      	cmp	r3, #1
 800a6ce:	dc18      	bgt.n	800a702 <_dtoa_r+0x8fa>
 800a6d0:	f1ba 0f00 	cmp.w	sl, #0
 800a6d4:	d115      	bne.n	800a702 <_dtoa_r+0x8fa>
 800a6d6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a6da:	b993      	cbnz	r3, 800a702 <_dtoa_r+0x8fa>
 800a6dc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a6e0:	0d1b      	lsrs	r3, r3, #20
 800a6e2:	051b      	lsls	r3, r3, #20
 800a6e4:	b183      	cbz	r3, 800a708 <_dtoa_r+0x900>
 800a6e6:	9b04      	ldr	r3, [sp, #16]
 800a6e8:	3301      	adds	r3, #1
 800a6ea:	9304      	str	r3, [sp, #16]
 800a6ec:	9b05      	ldr	r3, [sp, #20]
 800a6ee:	3301      	adds	r3, #1
 800a6f0:	9305      	str	r3, [sp, #20]
 800a6f2:	f04f 0801 	mov.w	r8, #1
 800a6f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	f47f af6a 	bne.w	800a5d2 <_dtoa_r+0x7ca>
 800a6fe:	2001      	movs	r0, #1
 800a700:	e76f      	b.n	800a5e2 <_dtoa_r+0x7da>
 800a702:	f04f 0800 	mov.w	r8, #0
 800a706:	e7f6      	b.n	800a6f6 <_dtoa_r+0x8ee>
 800a708:	4698      	mov	r8, r3
 800a70a:	e7f4      	b.n	800a6f6 <_dtoa_r+0x8ee>
 800a70c:	f43f af7d 	beq.w	800a60a <_dtoa_r+0x802>
 800a710:	4618      	mov	r0, r3
 800a712:	301c      	adds	r0, #28
 800a714:	e772      	b.n	800a5fc <_dtoa_r+0x7f4>
 800a716:	9b03      	ldr	r3, [sp, #12]
 800a718:	2b00      	cmp	r3, #0
 800a71a:	dc37      	bgt.n	800a78c <_dtoa_r+0x984>
 800a71c:	9b06      	ldr	r3, [sp, #24]
 800a71e:	2b02      	cmp	r3, #2
 800a720:	dd34      	ble.n	800a78c <_dtoa_r+0x984>
 800a722:	9b03      	ldr	r3, [sp, #12]
 800a724:	9302      	str	r3, [sp, #8]
 800a726:	9b02      	ldr	r3, [sp, #8]
 800a728:	b96b      	cbnz	r3, 800a746 <_dtoa_r+0x93e>
 800a72a:	4631      	mov	r1, r6
 800a72c:	2205      	movs	r2, #5
 800a72e:	4620      	mov	r0, r4
 800a730:	f000 faa6 	bl	800ac80 <__multadd>
 800a734:	4601      	mov	r1, r0
 800a736:	4606      	mov	r6, r0
 800a738:	ee18 0a10 	vmov	r0, s16
 800a73c:	f000 fcc0 	bl	800b0c0 <__mcmp>
 800a740:	2800      	cmp	r0, #0
 800a742:	f73f adbb 	bgt.w	800a2bc <_dtoa_r+0x4b4>
 800a746:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a748:	9d01      	ldr	r5, [sp, #4]
 800a74a:	43db      	mvns	r3, r3
 800a74c:	9300      	str	r3, [sp, #0]
 800a74e:	f04f 0800 	mov.w	r8, #0
 800a752:	4631      	mov	r1, r6
 800a754:	4620      	mov	r0, r4
 800a756:	f000 fa71 	bl	800ac3c <_Bfree>
 800a75a:	2f00      	cmp	r7, #0
 800a75c:	f43f aea4 	beq.w	800a4a8 <_dtoa_r+0x6a0>
 800a760:	f1b8 0f00 	cmp.w	r8, #0
 800a764:	d005      	beq.n	800a772 <_dtoa_r+0x96a>
 800a766:	45b8      	cmp	r8, r7
 800a768:	d003      	beq.n	800a772 <_dtoa_r+0x96a>
 800a76a:	4641      	mov	r1, r8
 800a76c:	4620      	mov	r0, r4
 800a76e:	f000 fa65 	bl	800ac3c <_Bfree>
 800a772:	4639      	mov	r1, r7
 800a774:	4620      	mov	r0, r4
 800a776:	f000 fa61 	bl	800ac3c <_Bfree>
 800a77a:	e695      	b.n	800a4a8 <_dtoa_r+0x6a0>
 800a77c:	2600      	movs	r6, #0
 800a77e:	4637      	mov	r7, r6
 800a780:	e7e1      	b.n	800a746 <_dtoa_r+0x93e>
 800a782:	9700      	str	r7, [sp, #0]
 800a784:	4637      	mov	r7, r6
 800a786:	e599      	b.n	800a2bc <_dtoa_r+0x4b4>
 800a788:	40240000 	.word	0x40240000
 800a78c:	9b08      	ldr	r3, [sp, #32]
 800a78e:	2b00      	cmp	r3, #0
 800a790:	f000 80ca 	beq.w	800a928 <_dtoa_r+0xb20>
 800a794:	9b03      	ldr	r3, [sp, #12]
 800a796:	9302      	str	r3, [sp, #8]
 800a798:	2d00      	cmp	r5, #0
 800a79a:	dd05      	ble.n	800a7a8 <_dtoa_r+0x9a0>
 800a79c:	4639      	mov	r1, r7
 800a79e:	462a      	mov	r2, r5
 800a7a0:	4620      	mov	r0, r4
 800a7a2:	f000 fc1d 	bl	800afe0 <__lshift>
 800a7a6:	4607      	mov	r7, r0
 800a7a8:	f1b8 0f00 	cmp.w	r8, #0
 800a7ac:	d05b      	beq.n	800a866 <_dtoa_r+0xa5e>
 800a7ae:	6879      	ldr	r1, [r7, #4]
 800a7b0:	4620      	mov	r0, r4
 800a7b2:	f000 fa03 	bl	800abbc <_Balloc>
 800a7b6:	4605      	mov	r5, r0
 800a7b8:	b928      	cbnz	r0, 800a7c6 <_dtoa_r+0x9be>
 800a7ba:	4b87      	ldr	r3, [pc, #540]	; (800a9d8 <_dtoa_r+0xbd0>)
 800a7bc:	4602      	mov	r2, r0
 800a7be:	f240 21ea 	movw	r1, #746	; 0x2ea
 800a7c2:	f7ff bb3b 	b.w	8009e3c <_dtoa_r+0x34>
 800a7c6:	693a      	ldr	r2, [r7, #16]
 800a7c8:	3202      	adds	r2, #2
 800a7ca:	0092      	lsls	r2, r2, #2
 800a7cc:	f107 010c 	add.w	r1, r7, #12
 800a7d0:	300c      	adds	r0, #12
 800a7d2:	f7fe fc76 	bl	80090c2 <memcpy>
 800a7d6:	2201      	movs	r2, #1
 800a7d8:	4629      	mov	r1, r5
 800a7da:	4620      	mov	r0, r4
 800a7dc:	f000 fc00 	bl	800afe0 <__lshift>
 800a7e0:	9b01      	ldr	r3, [sp, #4]
 800a7e2:	f103 0901 	add.w	r9, r3, #1
 800a7e6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800a7ea:	4413      	add	r3, r2
 800a7ec:	9305      	str	r3, [sp, #20]
 800a7ee:	f00a 0301 	and.w	r3, sl, #1
 800a7f2:	46b8      	mov	r8, r7
 800a7f4:	9304      	str	r3, [sp, #16]
 800a7f6:	4607      	mov	r7, r0
 800a7f8:	4631      	mov	r1, r6
 800a7fa:	ee18 0a10 	vmov	r0, s16
 800a7fe:	f7ff fa75 	bl	8009cec <quorem>
 800a802:	4641      	mov	r1, r8
 800a804:	9002      	str	r0, [sp, #8]
 800a806:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800a80a:	ee18 0a10 	vmov	r0, s16
 800a80e:	f000 fc57 	bl	800b0c0 <__mcmp>
 800a812:	463a      	mov	r2, r7
 800a814:	9003      	str	r0, [sp, #12]
 800a816:	4631      	mov	r1, r6
 800a818:	4620      	mov	r0, r4
 800a81a:	f000 fc6d 	bl	800b0f8 <__mdiff>
 800a81e:	68c2      	ldr	r2, [r0, #12]
 800a820:	f109 3bff 	add.w	fp, r9, #4294967295
 800a824:	4605      	mov	r5, r0
 800a826:	bb02      	cbnz	r2, 800a86a <_dtoa_r+0xa62>
 800a828:	4601      	mov	r1, r0
 800a82a:	ee18 0a10 	vmov	r0, s16
 800a82e:	f000 fc47 	bl	800b0c0 <__mcmp>
 800a832:	4602      	mov	r2, r0
 800a834:	4629      	mov	r1, r5
 800a836:	4620      	mov	r0, r4
 800a838:	9207      	str	r2, [sp, #28]
 800a83a:	f000 f9ff 	bl	800ac3c <_Bfree>
 800a83e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800a842:	ea43 0102 	orr.w	r1, r3, r2
 800a846:	9b04      	ldr	r3, [sp, #16]
 800a848:	430b      	orrs	r3, r1
 800a84a:	464d      	mov	r5, r9
 800a84c:	d10f      	bne.n	800a86e <_dtoa_r+0xa66>
 800a84e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a852:	d02a      	beq.n	800a8aa <_dtoa_r+0xaa2>
 800a854:	9b03      	ldr	r3, [sp, #12]
 800a856:	2b00      	cmp	r3, #0
 800a858:	dd02      	ble.n	800a860 <_dtoa_r+0xa58>
 800a85a:	9b02      	ldr	r3, [sp, #8]
 800a85c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800a860:	f88b a000 	strb.w	sl, [fp]
 800a864:	e775      	b.n	800a752 <_dtoa_r+0x94a>
 800a866:	4638      	mov	r0, r7
 800a868:	e7ba      	b.n	800a7e0 <_dtoa_r+0x9d8>
 800a86a:	2201      	movs	r2, #1
 800a86c:	e7e2      	b.n	800a834 <_dtoa_r+0xa2c>
 800a86e:	9b03      	ldr	r3, [sp, #12]
 800a870:	2b00      	cmp	r3, #0
 800a872:	db04      	blt.n	800a87e <_dtoa_r+0xa76>
 800a874:	9906      	ldr	r1, [sp, #24]
 800a876:	430b      	orrs	r3, r1
 800a878:	9904      	ldr	r1, [sp, #16]
 800a87a:	430b      	orrs	r3, r1
 800a87c:	d122      	bne.n	800a8c4 <_dtoa_r+0xabc>
 800a87e:	2a00      	cmp	r2, #0
 800a880:	ddee      	ble.n	800a860 <_dtoa_r+0xa58>
 800a882:	ee18 1a10 	vmov	r1, s16
 800a886:	2201      	movs	r2, #1
 800a888:	4620      	mov	r0, r4
 800a88a:	f000 fba9 	bl	800afe0 <__lshift>
 800a88e:	4631      	mov	r1, r6
 800a890:	ee08 0a10 	vmov	s16, r0
 800a894:	f000 fc14 	bl	800b0c0 <__mcmp>
 800a898:	2800      	cmp	r0, #0
 800a89a:	dc03      	bgt.n	800a8a4 <_dtoa_r+0xa9c>
 800a89c:	d1e0      	bne.n	800a860 <_dtoa_r+0xa58>
 800a89e:	f01a 0f01 	tst.w	sl, #1
 800a8a2:	d0dd      	beq.n	800a860 <_dtoa_r+0xa58>
 800a8a4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a8a8:	d1d7      	bne.n	800a85a <_dtoa_r+0xa52>
 800a8aa:	2339      	movs	r3, #57	; 0x39
 800a8ac:	f88b 3000 	strb.w	r3, [fp]
 800a8b0:	462b      	mov	r3, r5
 800a8b2:	461d      	mov	r5, r3
 800a8b4:	3b01      	subs	r3, #1
 800a8b6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a8ba:	2a39      	cmp	r2, #57	; 0x39
 800a8bc:	d071      	beq.n	800a9a2 <_dtoa_r+0xb9a>
 800a8be:	3201      	adds	r2, #1
 800a8c0:	701a      	strb	r2, [r3, #0]
 800a8c2:	e746      	b.n	800a752 <_dtoa_r+0x94a>
 800a8c4:	2a00      	cmp	r2, #0
 800a8c6:	dd07      	ble.n	800a8d8 <_dtoa_r+0xad0>
 800a8c8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a8cc:	d0ed      	beq.n	800a8aa <_dtoa_r+0xaa2>
 800a8ce:	f10a 0301 	add.w	r3, sl, #1
 800a8d2:	f88b 3000 	strb.w	r3, [fp]
 800a8d6:	e73c      	b.n	800a752 <_dtoa_r+0x94a>
 800a8d8:	9b05      	ldr	r3, [sp, #20]
 800a8da:	f809 ac01 	strb.w	sl, [r9, #-1]
 800a8de:	4599      	cmp	r9, r3
 800a8e0:	d047      	beq.n	800a972 <_dtoa_r+0xb6a>
 800a8e2:	ee18 1a10 	vmov	r1, s16
 800a8e6:	2300      	movs	r3, #0
 800a8e8:	220a      	movs	r2, #10
 800a8ea:	4620      	mov	r0, r4
 800a8ec:	f000 f9c8 	bl	800ac80 <__multadd>
 800a8f0:	45b8      	cmp	r8, r7
 800a8f2:	ee08 0a10 	vmov	s16, r0
 800a8f6:	f04f 0300 	mov.w	r3, #0
 800a8fa:	f04f 020a 	mov.w	r2, #10
 800a8fe:	4641      	mov	r1, r8
 800a900:	4620      	mov	r0, r4
 800a902:	d106      	bne.n	800a912 <_dtoa_r+0xb0a>
 800a904:	f000 f9bc 	bl	800ac80 <__multadd>
 800a908:	4680      	mov	r8, r0
 800a90a:	4607      	mov	r7, r0
 800a90c:	f109 0901 	add.w	r9, r9, #1
 800a910:	e772      	b.n	800a7f8 <_dtoa_r+0x9f0>
 800a912:	f000 f9b5 	bl	800ac80 <__multadd>
 800a916:	4639      	mov	r1, r7
 800a918:	4680      	mov	r8, r0
 800a91a:	2300      	movs	r3, #0
 800a91c:	220a      	movs	r2, #10
 800a91e:	4620      	mov	r0, r4
 800a920:	f000 f9ae 	bl	800ac80 <__multadd>
 800a924:	4607      	mov	r7, r0
 800a926:	e7f1      	b.n	800a90c <_dtoa_r+0xb04>
 800a928:	9b03      	ldr	r3, [sp, #12]
 800a92a:	9302      	str	r3, [sp, #8]
 800a92c:	9d01      	ldr	r5, [sp, #4]
 800a92e:	ee18 0a10 	vmov	r0, s16
 800a932:	4631      	mov	r1, r6
 800a934:	f7ff f9da 	bl	8009cec <quorem>
 800a938:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800a93c:	9b01      	ldr	r3, [sp, #4]
 800a93e:	f805 ab01 	strb.w	sl, [r5], #1
 800a942:	1aea      	subs	r2, r5, r3
 800a944:	9b02      	ldr	r3, [sp, #8]
 800a946:	4293      	cmp	r3, r2
 800a948:	dd09      	ble.n	800a95e <_dtoa_r+0xb56>
 800a94a:	ee18 1a10 	vmov	r1, s16
 800a94e:	2300      	movs	r3, #0
 800a950:	220a      	movs	r2, #10
 800a952:	4620      	mov	r0, r4
 800a954:	f000 f994 	bl	800ac80 <__multadd>
 800a958:	ee08 0a10 	vmov	s16, r0
 800a95c:	e7e7      	b.n	800a92e <_dtoa_r+0xb26>
 800a95e:	9b02      	ldr	r3, [sp, #8]
 800a960:	2b00      	cmp	r3, #0
 800a962:	bfc8      	it	gt
 800a964:	461d      	movgt	r5, r3
 800a966:	9b01      	ldr	r3, [sp, #4]
 800a968:	bfd8      	it	le
 800a96a:	2501      	movle	r5, #1
 800a96c:	441d      	add	r5, r3
 800a96e:	f04f 0800 	mov.w	r8, #0
 800a972:	ee18 1a10 	vmov	r1, s16
 800a976:	2201      	movs	r2, #1
 800a978:	4620      	mov	r0, r4
 800a97a:	f000 fb31 	bl	800afe0 <__lshift>
 800a97e:	4631      	mov	r1, r6
 800a980:	ee08 0a10 	vmov	s16, r0
 800a984:	f000 fb9c 	bl	800b0c0 <__mcmp>
 800a988:	2800      	cmp	r0, #0
 800a98a:	dc91      	bgt.n	800a8b0 <_dtoa_r+0xaa8>
 800a98c:	d102      	bne.n	800a994 <_dtoa_r+0xb8c>
 800a98e:	f01a 0f01 	tst.w	sl, #1
 800a992:	d18d      	bne.n	800a8b0 <_dtoa_r+0xaa8>
 800a994:	462b      	mov	r3, r5
 800a996:	461d      	mov	r5, r3
 800a998:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a99c:	2a30      	cmp	r2, #48	; 0x30
 800a99e:	d0fa      	beq.n	800a996 <_dtoa_r+0xb8e>
 800a9a0:	e6d7      	b.n	800a752 <_dtoa_r+0x94a>
 800a9a2:	9a01      	ldr	r2, [sp, #4]
 800a9a4:	429a      	cmp	r2, r3
 800a9a6:	d184      	bne.n	800a8b2 <_dtoa_r+0xaaa>
 800a9a8:	9b00      	ldr	r3, [sp, #0]
 800a9aa:	3301      	adds	r3, #1
 800a9ac:	9300      	str	r3, [sp, #0]
 800a9ae:	2331      	movs	r3, #49	; 0x31
 800a9b0:	7013      	strb	r3, [r2, #0]
 800a9b2:	e6ce      	b.n	800a752 <_dtoa_r+0x94a>
 800a9b4:	4b09      	ldr	r3, [pc, #36]	; (800a9dc <_dtoa_r+0xbd4>)
 800a9b6:	f7ff ba95 	b.w	8009ee4 <_dtoa_r+0xdc>
 800a9ba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a9bc:	2b00      	cmp	r3, #0
 800a9be:	f47f aa6e 	bne.w	8009e9e <_dtoa_r+0x96>
 800a9c2:	4b07      	ldr	r3, [pc, #28]	; (800a9e0 <_dtoa_r+0xbd8>)
 800a9c4:	f7ff ba8e 	b.w	8009ee4 <_dtoa_r+0xdc>
 800a9c8:	9b02      	ldr	r3, [sp, #8]
 800a9ca:	2b00      	cmp	r3, #0
 800a9cc:	dcae      	bgt.n	800a92c <_dtoa_r+0xb24>
 800a9ce:	9b06      	ldr	r3, [sp, #24]
 800a9d0:	2b02      	cmp	r3, #2
 800a9d2:	f73f aea8 	bgt.w	800a726 <_dtoa_r+0x91e>
 800a9d6:	e7a9      	b.n	800a92c <_dtoa_r+0xb24>
 800a9d8:	0800c12b 	.word	0x0800c12b
 800a9dc:	0800c088 	.word	0x0800c088
 800a9e0:	0800c0ac 	.word	0x0800c0ac

0800a9e4 <__sflush_r>:
 800a9e4:	898a      	ldrh	r2, [r1, #12]
 800a9e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a9ea:	4605      	mov	r5, r0
 800a9ec:	0710      	lsls	r0, r2, #28
 800a9ee:	460c      	mov	r4, r1
 800a9f0:	d458      	bmi.n	800aaa4 <__sflush_r+0xc0>
 800a9f2:	684b      	ldr	r3, [r1, #4]
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	dc05      	bgt.n	800aa04 <__sflush_r+0x20>
 800a9f8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	dc02      	bgt.n	800aa04 <__sflush_r+0x20>
 800a9fe:	2000      	movs	r0, #0
 800aa00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aa04:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800aa06:	2e00      	cmp	r6, #0
 800aa08:	d0f9      	beq.n	800a9fe <__sflush_r+0x1a>
 800aa0a:	2300      	movs	r3, #0
 800aa0c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800aa10:	682f      	ldr	r7, [r5, #0]
 800aa12:	602b      	str	r3, [r5, #0]
 800aa14:	d032      	beq.n	800aa7c <__sflush_r+0x98>
 800aa16:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800aa18:	89a3      	ldrh	r3, [r4, #12]
 800aa1a:	075a      	lsls	r2, r3, #29
 800aa1c:	d505      	bpl.n	800aa2a <__sflush_r+0x46>
 800aa1e:	6863      	ldr	r3, [r4, #4]
 800aa20:	1ac0      	subs	r0, r0, r3
 800aa22:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800aa24:	b10b      	cbz	r3, 800aa2a <__sflush_r+0x46>
 800aa26:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800aa28:	1ac0      	subs	r0, r0, r3
 800aa2a:	2300      	movs	r3, #0
 800aa2c:	4602      	mov	r2, r0
 800aa2e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800aa30:	6a21      	ldr	r1, [r4, #32]
 800aa32:	4628      	mov	r0, r5
 800aa34:	47b0      	blx	r6
 800aa36:	1c43      	adds	r3, r0, #1
 800aa38:	89a3      	ldrh	r3, [r4, #12]
 800aa3a:	d106      	bne.n	800aa4a <__sflush_r+0x66>
 800aa3c:	6829      	ldr	r1, [r5, #0]
 800aa3e:	291d      	cmp	r1, #29
 800aa40:	d82c      	bhi.n	800aa9c <__sflush_r+0xb8>
 800aa42:	4a2a      	ldr	r2, [pc, #168]	; (800aaec <__sflush_r+0x108>)
 800aa44:	40ca      	lsrs	r2, r1
 800aa46:	07d6      	lsls	r6, r2, #31
 800aa48:	d528      	bpl.n	800aa9c <__sflush_r+0xb8>
 800aa4a:	2200      	movs	r2, #0
 800aa4c:	6062      	str	r2, [r4, #4]
 800aa4e:	04d9      	lsls	r1, r3, #19
 800aa50:	6922      	ldr	r2, [r4, #16]
 800aa52:	6022      	str	r2, [r4, #0]
 800aa54:	d504      	bpl.n	800aa60 <__sflush_r+0x7c>
 800aa56:	1c42      	adds	r2, r0, #1
 800aa58:	d101      	bne.n	800aa5e <__sflush_r+0x7a>
 800aa5a:	682b      	ldr	r3, [r5, #0]
 800aa5c:	b903      	cbnz	r3, 800aa60 <__sflush_r+0x7c>
 800aa5e:	6560      	str	r0, [r4, #84]	; 0x54
 800aa60:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800aa62:	602f      	str	r7, [r5, #0]
 800aa64:	2900      	cmp	r1, #0
 800aa66:	d0ca      	beq.n	800a9fe <__sflush_r+0x1a>
 800aa68:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800aa6c:	4299      	cmp	r1, r3
 800aa6e:	d002      	beq.n	800aa76 <__sflush_r+0x92>
 800aa70:	4628      	mov	r0, r5
 800aa72:	f000 fc3d 	bl	800b2f0 <_free_r>
 800aa76:	2000      	movs	r0, #0
 800aa78:	6360      	str	r0, [r4, #52]	; 0x34
 800aa7a:	e7c1      	b.n	800aa00 <__sflush_r+0x1c>
 800aa7c:	6a21      	ldr	r1, [r4, #32]
 800aa7e:	2301      	movs	r3, #1
 800aa80:	4628      	mov	r0, r5
 800aa82:	47b0      	blx	r6
 800aa84:	1c41      	adds	r1, r0, #1
 800aa86:	d1c7      	bne.n	800aa18 <__sflush_r+0x34>
 800aa88:	682b      	ldr	r3, [r5, #0]
 800aa8a:	2b00      	cmp	r3, #0
 800aa8c:	d0c4      	beq.n	800aa18 <__sflush_r+0x34>
 800aa8e:	2b1d      	cmp	r3, #29
 800aa90:	d001      	beq.n	800aa96 <__sflush_r+0xb2>
 800aa92:	2b16      	cmp	r3, #22
 800aa94:	d101      	bne.n	800aa9a <__sflush_r+0xb6>
 800aa96:	602f      	str	r7, [r5, #0]
 800aa98:	e7b1      	b.n	800a9fe <__sflush_r+0x1a>
 800aa9a:	89a3      	ldrh	r3, [r4, #12]
 800aa9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aaa0:	81a3      	strh	r3, [r4, #12]
 800aaa2:	e7ad      	b.n	800aa00 <__sflush_r+0x1c>
 800aaa4:	690f      	ldr	r7, [r1, #16]
 800aaa6:	2f00      	cmp	r7, #0
 800aaa8:	d0a9      	beq.n	800a9fe <__sflush_r+0x1a>
 800aaaa:	0793      	lsls	r3, r2, #30
 800aaac:	680e      	ldr	r6, [r1, #0]
 800aaae:	bf08      	it	eq
 800aab0:	694b      	ldreq	r3, [r1, #20]
 800aab2:	600f      	str	r7, [r1, #0]
 800aab4:	bf18      	it	ne
 800aab6:	2300      	movne	r3, #0
 800aab8:	eba6 0807 	sub.w	r8, r6, r7
 800aabc:	608b      	str	r3, [r1, #8]
 800aabe:	f1b8 0f00 	cmp.w	r8, #0
 800aac2:	dd9c      	ble.n	800a9fe <__sflush_r+0x1a>
 800aac4:	6a21      	ldr	r1, [r4, #32]
 800aac6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800aac8:	4643      	mov	r3, r8
 800aaca:	463a      	mov	r2, r7
 800aacc:	4628      	mov	r0, r5
 800aace:	47b0      	blx	r6
 800aad0:	2800      	cmp	r0, #0
 800aad2:	dc06      	bgt.n	800aae2 <__sflush_r+0xfe>
 800aad4:	89a3      	ldrh	r3, [r4, #12]
 800aad6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aada:	81a3      	strh	r3, [r4, #12]
 800aadc:	f04f 30ff 	mov.w	r0, #4294967295
 800aae0:	e78e      	b.n	800aa00 <__sflush_r+0x1c>
 800aae2:	4407      	add	r7, r0
 800aae4:	eba8 0800 	sub.w	r8, r8, r0
 800aae8:	e7e9      	b.n	800aabe <__sflush_r+0xda>
 800aaea:	bf00      	nop
 800aaec:	20400001 	.word	0x20400001

0800aaf0 <_fflush_r>:
 800aaf0:	b538      	push	{r3, r4, r5, lr}
 800aaf2:	690b      	ldr	r3, [r1, #16]
 800aaf4:	4605      	mov	r5, r0
 800aaf6:	460c      	mov	r4, r1
 800aaf8:	b913      	cbnz	r3, 800ab00 <_fflush_r+0x10>
 800aafa:	2500      	movs	r5, #0
 800aafc:	4628      	mov	r0, r5
 800aafe:	bd38      	pop	{r3, r4, r5, pc}
 800ab00:	b118      	cbz	r0, 800ab0a <_fflush_r+0x1a>
 800ab02:	6983      	ldr	r3, [r0, #24]
 800ab04:	b90b      	cbnz	r3, 800ab0a <_fflush_r+0x1a>
 800ab06:	f7fe fa17 	bl	8008f38 <__sinit>
 800ab0a:	4b14      	ldr	r3, [pc, #80]	; (800ab5c <_fflush_r+0x6c>)
 800ab0c:	429c      	cmp	r4, r3
 800ab0e:	d11b      	bne.n	800ab48 <_fflush_r+0x58>
 800ab10:	686c      	ldr	r4, [r5, #4]
 800ab12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d0ef      	beq.n	800aafa <_fflush_r+0xa>
 800ab1a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ab1c:	07d0      	lsls	r0, r2, #31
 800ab1e:	d404      	bmi.n	800ab2a <_fflush_r+0x3a>
 800ab20:	0599      	lsls	r1, r3, #22
 800ab22:	d402      	bmi.n	800ab2a <_fflush_r+0x3a>
 800ab24:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ab26:	f7fe faca 	bl	80090be <__retarget_lock_acquire_recursive>
 800ab2a:	4628      	mov	r0, r5
 800ab2c:	4621      	mov	r1, r4
 800ab2e:	f7ff ff59 	bl	800a9e4 <__sflush_r>
 800ab32:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ab34:	07da      	lsls	r2, r3, #31
 800ab36:	4605      	mov	r5, r0
 800ab38:	d4e0      	bmi.n	800aafc <_fflush_r+0xc>
 800ab3a:	89a3      	ldrh	r3, [r4, #12]
 800ab3c:	059b      	lsls	r3, r3, #22
 800ab3e:	d4dd      	bmi.n	800aafc <_fflush_r+0xc>
 800ab40:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ab42:	f7fe fabd 	bl	80090c0 <__retarget_lock_release_recursive>
 800ab46:	e7d9      	b.n	800aafc <_fflush_r+0xc>
 800ab48:	4b05      	ldr	r3, [pc, #20]	; (800ab60 <_fflush_r+0x70>)
 800ab4a:	429c      	cmp	r4, r3
 800ab4c:	d101      	bne.n	800ab52 <_fflush_r+0x62>
 800ab4e:	68ac      	ldr	r4, [r5, #8]
 800ab50:	e7df      	b.n	800ab12 <_fflush_r+0x22>
 800ab52:	4b04      	ldr	r3, [pc, #16]	; (800ab64 <_fflush_r+0x74>)
 800ab54:	429c      	cmp	r4, r3
 800ab56:	bf08      	it	eq
 800ab58:	68ec      	ldreq	r4, [r5, #12]
 800ab5a:	e7da      	b.n	800ab12 <_fflush_r+0x22>
 800ab5c:	0800c034 	.word	0x0800c034
 800ab60:	0800c054 	.word	0x0800c054
 800ab64:	0800c014 	.word	0x0800c014

0800ab68 <_localeconv_r>:
 800ab68:	4800      	ldr	r0, [pc, #0]	; (800ab6c <_localeconv_r+0x4>)
 800ab6a:	4770      	bx	lr
 800ab6c:	20000164 	.word	0x20000164

0800ab70 <_lseek_r>:
 800ab70:	b538      	push	{r3, r4, r5, lr}
 800ab72:	4d07      	ldr	r5, [pc, #28]	; (800ab90 <_lseek_r+0x20>)
 800ab74:	4604      	mov	r4, r0
 800ab76:	4608      	mov	r0, r1
 800ab78:	4611      	mov	r1, r2
 800ab7a:	2200      	movs	r2, #0
 800ab7c:	602a      	str	r2, [r5, #0]
 800ab7e:	461a      	mov	r2, r3
 800ab80:	f7f7 f906 	bl	8001d90 <_lseek>
 800ab84:	1c43      	adds	r3, r0, #1
 800ab86:	d102      	bne.n	800ab8e <_lseek_r+0x1e>
 800ab88:	682b      	ldr	r3, [r5, #0]
 800ab8a:	b103      	cbz	r3, 800ab8e <_lseek_r+0x1e>
 800ab8c:	6023      	str	r3, [r4, #0]
 800ab8e:	bd38      	pop	{r3, r4, r5, pc}
 800ab90:	20001ed0 	.word	0x20001ed0

0800ab94 <malloc>:
 800ab94:	4b02      	ldr	r3, [pc, #8]	; (800aba0 <malloc+0xc>)
 800ab96:	4601      	mov	r1, r0
 800ab98:	6818      	ldr	r0, [r3, #0]
 800ab9a:	f7fe bac9 	b.w	8009130 <_malloc_r>
 800ab9e:	bf00      	nop
 800aba0:	20000010 	.word	0x20000010

0800aba4 <__malloc_lock>:
 800aba4:	4801      	ldr	r0, [pc, #4]	; (800abac <__malloc_lock+0x8>)
 800aba6:	f7fe ba8a 	b.w	80090be <__retarget_lock_acquire_recursive>
 800abaa:	bf00      	nop
 800abac:	20001ec4 	.word	0x20001ec4

0800abb0 <__malloc_unlock>:
 800abb0:	4801      	ldr	r0, [pc, #4]	; (800abb8 <__malloc_unlock+0x8>)
 800abb2:	f7fe ba85 	b.w	80090c0 <__retarget_lock_release_recursive>
 800abb6:	bf00      	nop
 800abb8:	20001ec4 	.word	0x20001ec4

0800abbc <_Balloc>:
 800abbc:	b570      	push	{r4, r5, r6, lr}
 800abbe:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800abc0:	4604      	mov	r4, r0
 800abc2:	460d      	mov	r5, r1
 800abc4:	b976      	cbnz	r6, 800abe4 <_Balloc+0x28>
 800abc6:	2010      	movs	r0, #16
 800abc8:	f7ff ffe4 	bl	800ab94 <malloc>
 800abcc:	4602      	mov	r2, r0
 800abce:	6260      	str	r0, [r4, #36]	; 0x24
 800abd0:	b920      	cbnz	r0, 800abdc <_Balloc+0x20>
 800abd2:	4b18      	ldr	r3, [pc, #96]	; (800ac34 <_Balloc+0x78>)
 800abd4:	4818      	ldr	r0, [pc, #96]	; (800ac38 <_Balloc+0x7c>)
 800abd6:	2166      	movs	r1, #102	; 0x66
 800abd8:	f000 fd44 	bl	800b664 <__assert_func>
 800abdc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800abe0:	6006      	str	r6, [r0, #0]
 800abe2:	60c6      	str	r6, [r0, #12]
 800abe4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800abe6:	68f3      	ldr	r3, [r6, #12]
 800abe8:	b183      	cbz	r3, 800ac0c <_Balloc+0x50>
 800abea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800abec:	68db      	ldr	r3, [r3, #12]
 800abee:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800abf2:	b9b8      	cbnz	r0, 800ac24 <_Balloc+0x68>
 800abf4:	2101      	movs	r1, #1
 800abf6:	fa01 f605 	lsl.w	r6, r1, r5
 800abfa:	1d72      	adds	r2, r6, #5
 800abfc:	0092      	lsls	r2, r2, #2
 800abfe:	4620      	mov	r0, r4
 800ac00:	f000 fb60 	bl	800b2c4 <_calloc_r>
 800ac04:	b160      	cbz	r0, 800ac20 <_Balloc+0x64>
 800ac06:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ac0a:	e00e      	b.n	800ac2a <_Balloc+0x6e>
 800ac0c:	2221      	movs	r2, #33	; 0x21
 800ac0e:	2104      	movs	r1, #4
 800ac10:	4620      	mov	r0, r4
 800ac12:	f000 fb57 	bl	800b2c4 <_calloc_r>
 800ac16:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ac18:	60f0      	str	r0, [r6, #12]
 800ac1a:	68db      	ldr	r3, [r3, #12]
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	d1e4      	bne.n	800abea <_Balloc+0x2e>
 800ac20:	2000      	movs	r0, #0
 800ac22:	bd70      	pop	{r4, r5, r6, pc}
 800ac24:	6802      	ldr	r2, [r0, #0]
 800ac26:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ac2a:	2300      	movs	r3, #0
 800ac2c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ac30:	e7f7      	b.n	800ac22 <_Balloc+0x66>
 800ac32:	bf00      	nop
 800ac34:	0800c0b9 	.word	0x0800c0b9
 800ac38:	0800c13c 	.word	0x0800c13c

0800ac3c <_Bfree>:
 800ac3c:	b570      	push	{r4, r5, r6, lr}
 800ac3e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ac40:	4605      	mov	r5, r0
 800ac42:	460c      	mov	r4, r1
 800ac44:	b976      	cbnz	r6, 800ac64 <_Bfree+0x28>
 800ac46:	2010      	movs	r0, #16
 800ac48:	f7ff ffa4 	bl	800ab94 <malloc>
 800ac4c:	4602      	mov	r2, r0
 800ac4e:	6268      	str	r0, [r5, #36]	; 0x24
 800ac50:	b920      	cbnz	r0, 800ac5c <_Bfree+0x20>
 800ac52:	4b09      	ldr	r3, [pc, #36]	; (800ac78 <_Bfree+0x3c>)
 800ac54:	4809      	ldr	r0, [pc, #36]	; (800ac7c <_Bfree+0x40>)
 800ac56:	218a      	movs	r1, #138	; 0x8a
 800ac58:	f000 fd04 	bl	800b664 <__assert_func>
 800ac5c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ac60:	6006      	str	r6, [r0, #0]
 800ac62:	60c6      	str	r6, [r0, #12]
 800ac64:	b13c      	cbz	r4, 800ac76 <_Bfree+0x3a>
 800ac66:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800ac68:	6862      	ldr	r2, [r4, #4]
 800ac6a:	68db      	ldr	r3, [r3, #12]
 800ac6c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ac70:	6021      	str	r1, [r4, #0]
 800ac72:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ac76:	bd70      	pop	{r4, r5, r6, pc}
 800ac78:	0800c0b9 	.word	0x0800c0b9
 800ac7c:	0800c13c 	.word	0x0800c13c

0800ac80 <__multadd>:
 800ac80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac84:	690d      	ldr	r5, [r1, #16]
 800ac86:	4607      	mov	r7, r0
 800ac88:	460c      	mov	r4, r1
 800ac8a:	461e      	mov	r6, r3
 800ac8c:	f101 0c14 	add.w	ip, r1, #20
 800ac90:	2000      	movs	r0, #0
 800ac92:	f8dc 3000 	ldr.w	r3, [ip]
 800ac96:	b299      	uxth	r1, r3
 800ac98:	fb02 6101 	mla	r1, r2, r1, r6
 800ac9c:	0c1e      	lsrs	r6, r3, #16
 800ac9e:	0c0b      	lsrs	r3, r1, #16
 800aca0:	fb02 3306 	mla	r3, r2, r6, r3
 800aca4:	b289      	uxth	r1, r1
 800aca6:	3001      	adds	r0, #1
 800aca8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800acac:	4285      	cmp	r5, r0
 800acae:	f84c 1b04 	str.w	r1, [ip], #4
 800acb2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800acb6:	dcec      	bgt.n	800ac92 <__multadd+0x12>
 800acb8:	b30e      	cbz	r6, 800acfe <__multadd+0x7e>
 800acba:	68a3      	ldr	r3, [r4, #8]
 800acbc:	42ab      	cmp	r3, r5
 800acbe:	dc19      	bgt.n	800acf4 <__multadd+0x74>
 800acc0:	6861      	ldr	r1, [r4, #4]
 800acc2:	4638      	mov	r0, r7
 800acc4:	3101      	adds	r1, #1
 800acc6:	f7ff ff79 	bl	800abbc <_Balloc>
 800acca:	4680      	mov	r8, r0
 800accc:	b928      	cbnz	r0, 800acda <__multadd+0x5a>
 800acce:	4602      	mov	r2, r0
 800acd0:	4b0c      	ldr	r3, [pc, #48]	; (800ad04 <__multadd+0x84>)
 800acd2:	480d      	ldr	r0, [pc, #52]	; (800ad08 <__multadd+0x88>)
 800acd4:	21b5      	movs	r1, #181	; 0xb5
 800acd6:	f000 fcc5 	bl	800b664 <__assert_func>
 800acda:	6922      	ldr	r2, [r4, #16]
 800acdc:	3202      	adds	r2, #2
 800acde:	f104 010c 	add.w	r1, r4, #12
 800ace2:	0092      	lsls	r2, r2, #2
 800ace4:	300c      	adds	r0, #12
 800ace6:	f7fe f9ec 	bl	80090c2 <memcpy>
 800acea:	4621      	mov	r1, r4
 800acec:	4638      	mov	r0, r7
 800acee:	f7ff ffa5 	bl	800ac3c <_Bfree>
 800acf2:	4644      	mov	r4, r8
 800acf4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800acf8:	3501      	adds	r5, #1
 800acfa:	615e      	str	r6, [r3, #20]
 800acfc:	6125      	str	r5, [r4, #16]
 800acfe:	4620      	mov	r0, r4
 800ad00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ad04:	0800c12b 	.word	0x0800c12b
 800ad08:	0800c13c 	.word	0x0800c13c

0800ad0c <__hi0bits>:
 800ad0c:	0c03      	lsrs	r3, r0, #16
 800ad0e:	041b      	lsls	r3, r3, #16
 800ad10:	b9d3      	cbnz	r3, 800ad48 <__hi0bits+0x3c>
 800ad12:	0400      	lsls	r0, r0, #16
 800ad14:	2310      	movs	r3, #16
 800ad16:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800ad1a:	bf04      	itt	eq
 800ad1c:	0200      	lsleq	r0, r0, #8
 800ad1e:	3308      	addeq	r3, #8
 800ad20:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800ad24:	bf04      	itt	eq
 800ad26:	0100      	lsleq	r0, r0, #4
 800ad28:	3304      	addeq	r3, #4
 800ad2a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800ad2e:	bf04      	itt	eq
 800ad30:	0080      	lsleq	r0, r0, #2
 800ad32:	3302      	addeq	r3, #2
 800ad34:	2800      	cmp	r0, #0
 800ad36:	db05      	blt.n	800ad44 <__hi0bits+0x38>
 800ad38:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800ad3c:	f103 0301 	add.w	r3, r3, #1
 800ad40:	bf08      	it	eq
 800ad42:	2320      	moveq	r3, #32
 800ad44:	4618      	mov	r0, r3
 800ad46:	4770      	bx	lr
 800ad48:	2300      	movs	r3, #0
 800ad4a:	e7e4      	b.n	800ad16 <__hi0bits+0xa>

0800ad4c <__lo0bits>:
 800ad4c:	6803      	ldr	r3, [r0, #0]
 800ad4e:	f013 0207 	ands.w	r2, r3, #7
 800ad52:	4601      	mov	r1, r0
 800ad54:	d00b      	beq.n	800ad6e <__lo0bits+0x22>
 800ad56:	07da      	lsls	r2, r3, #31
 800ad58:	d423      	bmi.n	800ada2 <__lo0bits+0x56>
 800ad5a:	0798      	lsls	r0, r3, #30
 800ad5c:	bf49      	itett	mi
 800ad5e:	085b      	lsrmi	r3, r3, #1
 800ad60:	089b      	lsrpl	r3, r3, #2
 800ad62:	2001      	movmi	r0, #1
 800ad64:	600b      	strmi	r3, [r1, #0]
 800ad66:	bf5c      	itt	pl
 800ad68:	600b      	strpl	r3, [r1, #0]
 800ad6a:	2002      	movpl	r0, #2
 800ad6c:	4770      	bx	lr
 800ad6e:	b298      	uxth	r0, r3
 800ad70:	b9a8      	cbnz	r0, 800ad9e <__lo0bits+0x52>
 800ad72:	0c1b      	lsrs	r3, r3, #16
 800ad74:	2010      	movs	r0, #16
 800ad76:	b2da      	uxtb	r2, r3
 800ad78:	b90a      	cbnz	r2, 800ad7e <__lo0bits+0x32>
 800ad7a:	3008      	adds	r0, #8
 800ad7c:	0a1b      	lsrs	r3, r3, #8
 800ad7e:	071a      	lsls	r2, r3, #28
 800ad80:	bf04      	itt	eq
 800ad82:	091b      	lsreq	r3, r3, #4
 800ad84:	3004      	addeq	r0, #4
 800ad86:	079a      	lsls	r2, r3, #30
 800ad88:	bf04      	itt	eq
 800ad8a:	089b      	lsreq	r3, r3, #2
 800ad8c:	3002      	addeq	r0, #2
 800ad8e:	07da      	lsls	r2, r3, #31
 800ad90:	d403      	bmi.n	800ad9a <__lo0bits+0x4e>
 800ad92:	085b      	lsrs	r3, r3, #1
 800ad94:	f100 0001 	add.w	r0, r0, #1
 800ad98:	d005      	beq.n	800ada6 <__lo0bits+0x5a>
 800ad9a:	600b      	str	r3, [r1, #0]
 800ad9c:	4770      	bx	lr
 800ad9e:	4610      	mov	r0, r2
 800ada0:	e7e9      	b.n	800ad76 <__lo0bits+0x2a>
 800ada2:	2000      	movs	r0, #0
 800ada4:	4770      	bx	lr
 800ada6:	2020      	movs	r0, #32
 800ada8:	4770      	bx	lr
	...

0800adac <__i2b>:
 800adac:	b510      	push	{r4, lr}
 800adae:	460c      	mov	r4, r1
 800adb0:	2101      	movs	r1, #1
 800adb2:	f7ff ff03 	bl	800abbc <_Balloc>
 800adb6:	4602      	mov	r2, r0
 800adb8:	b928      	cbnz	r0, 800adc6 <__i2b+0x1a>
 800adba:	4b05      	ldr	r3, [pc, #20]	; (800add0 <__i2b+0x24>)
 800adbc:	4805      	ldr	r0, [pc, #20]	; (800add4 <__i2b+0x28>)
 800adbe:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800adc2:	f000 fc4f 	bl	800b664 <__assert_func>
 800adc6:	2301      	movs	r3, #1
 800adc8:	6144      	str	r4, [r0, #20]
 800adca:	6103      	str	r3, [r0, #16]
 800adcc:	bd10      	pop	{r4, pc}
 800adce:	bf00      	nop
 800add0:	0800c12b 	.word	0x0800c12b
 800add4:	0800c13c 	.word	0x0800c13c

0800add8 <__multiply>:
 800add8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800addc:	4691      	mov	r9, r2
 800adde:	690a      	ldr	r2, [r1, #16]
 800ade0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ade4:	429a      	cmp	r2, r3
 800ade6:	bfb8      	it	lt
 800ade8:	460b      	movlt	r3, r1
 800adea:	460c      	mov	r4, r1
 800adec:	bfbc      	itt	lt
 800adee:	464c      	movlt	r4, r9
 800adf0:	4699      	movlt	r9, r3
 800adf2:	6927      	ldr	r7, [r4, #16]
 800adf4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800adf8:	68a3      	ldr	r3, [r4, #8]
 800adfa:	6861      	ldr	r1, [r4, #4]
 800adfc:	eb07 060a 	add.w	r6, r7, sl
 800ae00:	42b3      	cmp	r3, r6
 800ae02:	b085      	sub	sp, #20
 800ae04:	bfb8      	it	lt
 800ae06:	3101      	addlt	r1, #1
 800ae08:	f7ff fed8 	bl	800abbc <_Balloc>
 800ae0c:	b930      	cbnz	r0, 800ae1c <__multiply+0x44>
 800ae0e:	4602      	mov	r2, r0
 800ae10:	4b44      	ldr	r3, [pc, #272]	; (800af24 <__multiply+0x14c>)
 800ae12:	4845      	ldr	r0, [pc, #276]	; (800af28 <__multiply+0x150>)
 800ae14:	f240 115d 	movw	r1, #349	; 0x15d
 800ae18:	f000 fc24 	bl	800b664 <__assert_func>
 800ae1c:	f100 0514 	add.w	r5, r0, #20
 800ae20:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ae24:	462b      	mov	r3, r5
 800ae26:	2200      	movs	r2, #0
 800ae28:	4543      	cmp	r3, r8
 800ae2a:	d321      	bcc.n	800ae70 <__multiply+0x98>
 800ae2c:	f104 0314 	add.w	r3, r4, #20
 800ae30:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800ae34:	f109 0314 	add.w	r3, r9, #20
 800ae38:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800ae3c:	9202      	str	r2, [sp, #8]
 800ae3e:	1b3a      	subs	r2, r7, r4
 800ae40:	3a15      	subs	r2, #21
 800ae42:	f022 0203 	bic.w	r2, r2, #3
 800ae46:	3204      	adds	r2, #4
 800ae48:	f104 0115 	add.w	r1, r4, #21
 800ae4c:	428f      	cmp	r7, r1
 800ae4e:	bf38      	it	cc
 800ae50:	2204      	movcc	r2, #4
 800ae52:	9201      	str	r2, [sp, #4]
 800ae54:	9a02      	ldr	r2, [sp, #8]
 800ae56:	9303      	str	r3, [sp, #12]
 800ae58:	429a      	cmp	r2, r3
 800ae5a:	d80c      	bhi.n	800ae76 <__multiply+0x9e>
 800ae5c:	2e00      	cmp	r6, #0
 800ae5e:	dd03      	ble.n	800ae68 <__multiply+0x90>
 800ae60:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ae64:	2b00      	cmp	r3, #0
 800ae66:	d05a      	beq.n	800af1e <__multiply+0x146>
 800ae68:	6106      	str	r6, [r0, #16]
 800ae6a:	b005      	add	sp, #20
 800ae6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae70:	f843 2b04 	str.w	r2, [r3], #4
 800ae74:	e7d8      	b.n	800ae28 <__multiply+0x50>
 800ae76:	f8b3 a000 	ldrh.w	sl, [r3]
 800ae7a:	f1ba 0f00 	cmp.w	sl, #0
 800ae7e:	d024      	beq.n	800aeca <__multiply+0xf2>
 800ae80:	f104 0e14 	add.w	lr, r4, #20
 800ae84:	46a9      	mov	r9, r5
 800ae86:	f04f 0c00 	mov.w	ip, #0
 800ae8a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800ae8e:	f8d9 1000 	ldr.w	r1, [r9]
 800ae92:	fa1f fb82 	uxth.w	fp, r2
 800ae96:	b289      	uxth	r1, r1
 800ae98:	fb0a 110b 	mla	r1, sl, fp, r1
 800ae9c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800aea0:	f8d9 2000 	ldr.w	r2, [r9]
 800aea4:	4461      	add	r1, ip
 800aea6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800aeaa:	fb0a c20b 	mla	r2, sl, fp, ip
 800aeae:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800aeb2:	b289      	uxth	r1, r1
 800aeb4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800aeb8:	4577      	cmp	r7, lr
 800aeba:	f849 1b04 	str.w	r1, [r9], #4
 800aebe:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800aec2:	d8e2      	bhi.n	800ae8a <__multiply+0xb2>
 800aec4:	9a01      	ldr	r2, [sp, #4]
 800aec6:	f845 c002 	str.w	ip, [r5, r2]
 800aeca:	9a03      	ldr	r2, [sp, #12]
 800aecc:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800aed0:	3304      	adds	r3, #4
 800aed2:	f1b9 0f00 	cmp.w	r9, #0
 800aed6:	d020      	beq.n	800af1a <__multiply+0x142>
 800aed8:	6829      	ldr	r1, [r5, #0]
 800aeda:	f104 0c14 	add.w	ip, r4, #20
 800aede:	46ae      	mov	lr, r5
 800aee0:	f04f 0a00 	mov.w	sl, #0
 800aee4:	f8bc b000 	ldrh.w	fp, [ip]
 800aee8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800aeec:	fb09 220b 	mla	r2, r9, fp, r2
 800aef0:	4492      	add	sl, r2
 800aef2:	b289      	uxth	r1, r1
 800aef4:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800aef8:	f84e 1b04 	str.w	r1, [lr], #4
 800aefc:	f85c 2b04 	ldr.w	r2, [ip], #4
 800af00:	f8be 1000 	ldrh.w	r1, [lr]
 800af04:	0c12      	lsrs	r2, r2, #16
 800af06:	fb09 1102 	mla	r1, r9, r2, r1
 800af0a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800af0e:	4567      	cmp	r7, ip
 800af10:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800af14:	d8e6      	bhi.n	800aee4 <__multiply+0x10c>
 800af16:	9a01      	ldr	r2, [sp, #4]
 800af18:	50a9      	str	r1, [r5, r2]
 800af1a:	3504      	adds	r5, #4
 800af1c:	e79a      	b.n	800ae54 <__multiply+0x7c>
 800af1e:	3e01      	subs	r6, #1
 800af20:	e79c      	b.n	800ae5c <__multiply+0x84>
 800af22:	bf00      	nop
 800af24:	0800c12b 	.word	0x0800c12b
 800af28:	0800c13c 	.word	0x0800c13c

0800af2c <__pow5mult>:
 800af2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800af30:	4615      	mov	r5, r2
 800af32:	f012 0203 	ands.w	r2, r2, #3
 800af36:	4606      	mov	r6, r0
 800af38:	460f      	mov	r7, r1
 800af3a:	d007      	beq.n	800af4c <__pow5mult+0x20>
 800af3c:	4c25      	ldr	r4, [pc, #148]	; (800afd4 <__pow5mult+0xa8>)
 800af3e:	3a01      	subs	r2, #1
 800af40:	2300      	movs	r3, #0
 800af42:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800af46:	f7ff fe9b 	bl	800ac80 <__multadd>
 800af4a:	4607      	mov	r7, r0
 800af4c:	10ad      	asrs	r5, r5, #2
 800af4e:	d03d      	beq.n	800afcc <__pow5mult+0xa0>
 800af50:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800af52:	b97c      	cbnz	r4, 800af74 <__pow5mult+0x48>
 800af54:	2010      	movs	r0, #16
 800af56:	f7ff fe1d 	bl	800ab94 <malloc>
 800af5a:	4602      	mov	r2, r0
 800af5c:	6270      	str	r0, [r6, #36]	; 0x24
 800af5e:	b928      	cbnz	r0, 800af6c <__pow5mult+0x40>
 800af60:	4b1d      	ldr	r3, [pc, #116]	; (800afd8 <__pow5mult+0xac>)
 800af62:	481e      	ldr	r0, [pc, #120]	; (800afdc <__pow5mult+0xb0>)
 800af64:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800af68:	f000 fb7c 	bl	800b664 <__assert_func>
 800af6c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800af70:	6004      	str	r4, [r0, #0]
 800af72:	60c4      	str	r4, [r0, #12]
 800af74:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800af78:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800af7c:	b94c      	cbnz	r4, 800af92 <__pow5mult+0x66>
 800af7e:	f240 2171 	movw	r1, #625	; 0x271
 800af82:	4630      	mov	r0, r6
 800af84:	f7ff ff12 	bl	800adac <__i2b>
 800af88:	2300      	movs	r3, #0
 800af8a:	f8c8 0008 	str.w	r0, [r8, #8]
 800af8e:	4604      	mov	r4, r0
 800af90:	6003      	str	r3, [r0, #0]
 800af92:	f04f 0900 	mov.w	r9, #0
 800af96:	07eb      	lsls	r3, r5, #31
 800af98:	d50a      	bpl.n	800afb0 <__pow5mult+0x84>
 800af9a:	4639      	mov	r1, r7
 800af9c:	4622      	mov	r2, r4
 800af9e:	4630      	mov	r0, r6
 800afa0:	f7ff ff1a 	bl	800add8 <__multiply>
 800afa4:	4639      	mov	r1, r7
 800afa6:	4680      	mov	r8, r0
 800afa8:	4630      	mov	r0, r6
 800afaa:	f7ff fe47 	bl	800ac3c <_Bfree>
 800afae:	4647      	mov	r7, r8
 800afb0:	106d      	asrs	r5, r5, #1
 800afb2:	d00b      	beq.n	800afcc <__pow5mult+0xa0>
 800afb4:	6820      	ldr	r0, [r4, #0]
 800afb6:	b938      	cbnz	r0, 800afc8 <__pow5mult+0x9c>
 800afb8:	4622      	mov	r2, r4
 800afba:	4621      	mov	r1, r4
 800afbc:	4630      	mov	r0, r6
 800afbe:	f7ff ff0b 	bl	800add8 <__multiply>
 800afc2:	6020      	str	r0, [r4, #0]
 800afc4:	f8c0 9000 	str.w	r9, [r0]
 800afc8:	4604      	mov	r4, r0
 800afca:	e7e4      	b.n	800af96 <__pow5mult+0x6a>
 800afcc:	4638      	mov	r0, r7
 800afce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800afd2:	bf00      	nop
 800afd4:	0800c288 	.word	0x0800c288
 800afd8:	0800c0b9 	.word	0x0800c0b9
 800afdc:	0800c13c 	.word	0x0800c13c

0800afe0 <__lshift>:
 800afe0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800afe4:	460c      	mov	r4, r1
 800afe6:	6849      	ldr	r1, [r1, #4]
 800afe8:	6923      	ldr	r3, [r4, #16]
 800afea:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800afee:	68a3      	ldr	r3, [r4, #8]
 800aff0:	4607      	mov	r7, r0
 800aff2:	4691      	mov	r9, r2
 800aff4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800aff8:	f108 0601 	add.w	r6, r8, #1
 800affc:	42b3      	cmp	r3, r6
 800affe:	db0b      	blt.n	800b018 <__lshift+0x38>
 800b000:	4638      	mov	r0, r7
 800b002:	f7ff fddb 	bl	800abbc <_Balloc>
 800b006:	4605      	mov	r5, r0
 800b008:	b948      	cbnz	r0, 800b01e <__lshift+0x3e>
 800b00a:	4602      	mov	r2, r0
 800b00c:	4b2a      	ldr	r3, [pc, #168]	; (800b0b8 <__lshift+0xd8>)
 800b00e:	482b      	ldr	r0, [pc, #172]	; (800b0bc <__lshift+0xdc>)
 800b010:	f240 11d9 	movw	r1, #473	; 0x1d9
 800b014:	f000 fb26 	bl	800b664 <__assert_func>
 800b018:	3101      	adds	r1, #1
 800b01a:	005b      	lsls	r3, r3, #1
 800b01c:	e7ee      	b.n	800affc <__lshift+0x1c>
 800b01e:	2300      	movs	r3, #0
 800b020:	f100 0114 	add.w	r1, r0, #20
 800b024:	f100 0210 	add.w	r2, r0, #16
 800b028:	4618      	mov	r0, r3
 800b02a:	4553      	cmp	r3, sl
 800b02c:	db37      	blt.n	800b09e <__lshift+0xbe>
 800b02e:	6920      	ldr	r0, [r4, #16]
 800b030:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b034:	f104 0314 	add.w	r3, r4, #20
 800b038:	f019 091f 	ands.w	r9, r9, #31
 800b03c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b040:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800b044:	d02f      	beq.n	800b0a6 <__lshift+0xc6>
 800b046:	f1c9 0e20 	rsb	lr, r9, #32
 800b04a:	468a      	mov	sl, r1
 800b04c:	f04f 0c00 	mov.w	ip, #0
 800b050:	681a      	ldr	r2, [r3, #0]
 800b052:	fa02 f209 	lsl.w	r2, r2, r9
 800b056:	ea42 020c 	orr.w	r2, r2, ip
 800b05a:	f84a 2b04 	str.w	r2, [sl], #4
 800b05e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b062:	4298      	cmp	r0, r3
 800b064:	fa22 fc0e 	lsr.w	ip, r2, lr
 800b068:	d8f2      	bhi.n	800b050 <__lshift+0x70>
 800b06a:	1b03      	subs	r3, r0, r4
 800b06c:	3b15      	subs	r3, #21
 800b06e:	f023 0303 	bic.w	r3, r3, #3
 800b072:	3304      	adds	r3, #4
 800b074:	f104 0215 	add.w	r2, r4, #21
 800b078:	4290      	cmp	r0, r2
 800b07a:	bf38      	it	cc
 800b07c:	2304      	movcc	r3, #4
 800b07e:	f841 c003 	str.w	ip, [r1, r3]
 800b082:	f1bc 0f00 	cmp.w	ip, #0
 800b086:	d001      	beq.n	800b08c <__lshift+0xac>
 800b088:	f108 0602 	add.w	r6, r8, #2
 800b08c:	3e01      	subs	r6, #1
 800b08e:	4638      	mov	r0, r7
 800b090:	612e      	str	r6, [r5, #16]
 800b092:	4621      	mov	r1, r4
 800b094:	f7ff fdd2 	bl	800ac3c <_Bfree>
 800b098:	4628      	mov	r0, r5
 800b09a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b09e:	f842 0f04 	str.w	r0, [r2, #4]!
 800b0a2:	3301      	adds	r3, #1
 800b0a4:	e7c1      	b.n	800b02a <__lshift+0x4a>
 800b0a6:	3904      	subs	r1, #4
 800b0a8:	f853 2b04 	ldr.w	r2, [r3], #4
 800b0ac:	f841 2f04 	str.w	r2, [r1, #4]!
 800b0b0:	4298      	cmp	r0, r3
 800b0b2:	d8f9      	bhi.n	800b0a8 <__lshift+0xc8>
 800b0b4:	e7ea      	b.n	800b08c <__lshift+0xac>
 800b0b6:	bf00      	nop
 800b0b8:	0800c12b 	.word	0x0800c12b
 800b0bc:	0800c13c 	.word	0x0800c13c

0800b0c0 <__mcmp>:
 800b0c0:	b530      	push	{r4, r5, lr}
 800b0c2:	6902      	ldr	r2, [r0, #16]
 800b0c4:	690c      	ldr	r4, [r1, #16]
 800b0c6:	1b12      	subs	r2, r2, r4
 800b0c8:	d10e      	bne.n	800b0e8 <__mcmp+0x28>
 800b0ca:	f100 0314 	add.w	r3, r0, #20
 800b0ce:	3114      	adds	r1, #20
 800b0d0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b0d4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b0d8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b0dc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b0e0:	42a5      	cmp	r5, r4
 800b0e2:	d003      	beq.n	800b0ec <__mcmp+0x2c>
 800b0e4:	d305      	bcc.n	800b0f2 <__mcmp+0x32>
 800b0e6:	2201      	movs	r2, #1
 800b0e8:	4610      	mov	r0, r2
 800b0ea:	bd30      	pop	{r4, r5, pc}
 800b0ec:	4283      	cmp	r3, r0
 800b0ee:	d3f3      	bcc.n	800b0d8 <__mcmp+0x18>
 800b0f0:	e7fa      	b.n	800b0e8 <__mcmp+0x28>
 800b0f2:	f04f 32ff 	mov.w	r2, #4294967295
 800b0f6:	e7f7      	b.n	800b0e8 <__mcmp+0x28>

0800b0f8 <__mdiff>:
 800b0f8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0fc:	460c      	mov	r4, r1
 800b0fe:	4606      	mov	r6, r0
 800b100:	4611      	mov	r1, r2
 800b102:	4620      	mov	r0, r4
 800b104:	4690      	mov	r8, r2
 800b106:	f7ff ffdb 	bl	800b0c0 <__mcmp>
 800b10a:	1e05      	subs	r5, r0, #0
 800b10c:	d110      	bne.n	800b130 <__mdiff+0x38>
 800b10e:	4629      	mov	r1, r5
 800b110:	4630      	mov	r0, r6
 800b112:	f7ff fd53 	bl	800abbc <_Balloc>
 800b116:	b930      	cbnz	r0, 800b126 <__mdiff+0x2e>
 800b118:	4b3a      	ldr	r3, [pc, #232]	; (800b204 <__mdiff+0x10c>)
 800b11a:	4602      	mov	r2, r0
 800b11c:	f240 2132 	movw	r1, #562	; 0x232
 800b120:	4839      	ldr	r0, [pc, #228]	; (800b208 <__mdiff+0x110>)
 800b122:	f000 fa9f 	bl	800b664 <__assert_func>
 800b126:	2301      	movs	r3, #1
 800b128:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b12c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b130:	bfa4      	itt	ge
 800b132:	4643      	movge	r3, r8
 800b134:	46a0      	movge	r8, r4
 800b136:	4630      	mov	r0, r6
 800b138:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b13c:	bfa6      	itte	ge
 800b13e:	461c      	movge	r4, r3
 800b140:	2500      	movge	r5, #0
 800b142:	2501      	movlt	r5, #1
 800b144:	f7ff fd3a 	bl	800abbc <_Balloc>
 800b148:	b920      	cbnz	r0, 800b154 <__mdiff+0x5c>
 800b14a:	4b2e      	ldr	r3, [pc, #184]	; (800b204 <__mdiff+0x10c>)
 800b14c:	4602      	mov	r2, r0
 800b14e:	f44f 7110 	mov.w	r1, #576	; 0x240
 800b152:	e7e5      	b.n	800b120 <__mdiff+0x28>
 800b154:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b158:	6926      	ldr	r6, [r4, #16]
 800b15a:	60c5      	str	r5, [r0, #12]
 800b15c:	f104 0914 	add.w	r9, r4, #20
 800b160:	f108 0514 	add.w	r5, r8, #20
 800b164:	f100 0e14 	add.w	lr, r0, #20
 800b168:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800b16c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b170:	f108 0210 	add.w	r2, r8, #16
 800b174:	46f2      	mov	sl, lr
 800b176:	2100      	movs	r1, #0
 800b178:	f859 3b04 	ldr.w	r3, [r9], #4
 800b17c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b180:	fa1f f883 	uxth.w	r8, r3
 800b184:	fa11 f18b 	uxtah	r1, r1, fp
 800b188:	0c1b      	lsrs	r3, r3, #16
 800b18a:	eba1 0808 	sub.w	r8, r1, r8
 800b18e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b192:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b196:	fa1f f888 	uxth.w	r8, r8
 800b19a:	1419      	asrs	r1, r3, #16
 800b19c:	454e      	cmp	r6, r9
 800b19e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b1a2:	f84a 3b04 	str.w	r3, [sl], #4
 800b1a6:	d8e7      	bhi.n	800b178 <__mdiff+0x80>
 800b1a8:	1b33      	subs	r3, r6, r4
 800b1aa:	3b15      	subs	r3, #21
 800b1ac:	f023 0303 	bic.w	r3, r3, #3
 800b1b0:	3304      	adds	r3, #4
 800b1b2:	3415      	adds	r4, #21
 800b1b4:	42a6      	cmp	r6, r4
 800b1b6:	bf38      	it	cc
 800b1b8:	2304      	movcc	r3, #4
 800b1ba:	441d      	add	r5, r3
 800b1bc:	4473      	add	r3, lr
 800b1be:	469e      	mov	lr, r3
 800b1c0:	462e      	mov	r6, r5
 800b1c2:	4566      	cmp	r6, ip
 800b1c4:	d30e      	bcc.n	800b1e4 <__mdiff+0xec>
 800b1c6:	f10c 0203 	add.w	r2, ip, #3
 800b1ca:	1b52      	subs	r2, r2, r5
 800b1cc:	f022 0203 	bic.w	r2, r2, #3
 800b1d0:	3d03      	subs	r5, #3
 800b1d2:	45ac      	cmp	ip, r5
 800b1d4:	bf38      	it	cc
 800b1d6:	2200      	movcc	r2, #0
 800b1d8:	441a      	add	r2, r3
 800b1da:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800b1de:	b17b      	cbz	r3, 800b200 <__mdiff+0x108>
 800b1e0:	6107      	str	r7, [r0, #16]
 800b1e2:	e7a3      	b.n	800b12c <__mdiff+0x34>
 800b1e4:	f856 8b04 	ldr.w	r8, [r6], #4
 800b1e8:	fa11 f288 	uxtah	r2, r1, r8
 800b1ec:	1414      	asrs	r4, r2, #16
 800b1ee:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800b1f2:	b292      	uxth	r2, r2
 800b1f4:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800b1f8:	f84e 2b04 	str.w	r2, [lr], #4
 800b1fc:	1421      	asrs	r1, r4, #16
 800b1fe:	e7e0      	b.n	800b1c2 <__mdiff+0xca>
 800b200:	3f01      	subs	r7, #1
 800b202:	e7ea      	b.n	800b1da <__mdiff+0xe2>
 800b204:	0800c12b 	.word	0x0800c12b
 800b208:	0800c13c 	.word	0x0800c13c

0800b20c <__d2b>:
 800b20c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b210:	4689      	mov	r9, r1
 800b212:	2101      	movs	r1, #1
 800b214:	ec57 6b10 	vmov	r6, r7, d0
 800b218:	4690      	mov	r8, r2
 800b21a:	f7ff fccf 	bl	800abbc <_Balloc>
 800b21e:	4604      	mov	r4, r0
 800b220:	b930      	cbnz	r0, 800b230 <__d2b+0x24>
 800b222:	4602      	mov	r2, r0
 800b224:	4b25      	ldr	r3, [pc, #148]	; (800b2bc <__d2b+0xb0>)
 800b226:	4826      	ldr	r0, [pc, #152]	; (800b2c0 <__d2b+0xb4>)
 800b228:	f240 310a 	movw	r1, #778	; 0x30a
 800b22c:	f000 fa1a 	bl	800b664 <__assert_func>
 800b230:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800b234:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b238:	bb35      	cbnz	r5, 800b288 <__d2b+0x7c>
 800b23a:	2e00      	cmp	r6, #0
 800b23c:	9301      	str	r3, [sp, #4]
 800b23e:	d028      	beq.n	800b292 <__d2b+0x86>
 800b240:	4668      	mov	r0, sp
 800b242:	9600      	str	r6, [sp, #0]
 800b244:	f7ff fd82 	bl	800ad4c <__lo0bits>
 800b248:	9900      	ldr	r1, [sp, #0]
 800b24a:	b300      	cbz	r0, 800b28e <__d2b+0x82>
 800b24c:	9a01      	ldr	r2, [sp, #4]
 800b24e:	f1c0 0320 	rsb	r3, r0, #32
 800b252:	fa02 f303 	lsl.w	r3, r2, r3
 800b256:	430b      	orrs	r3, r1
 800b258:	40c2      	lsrs	r2, r0
 800b25a:	6163      	str	r3, [r4, #20]
 800b25c:	9201      	str	r2, [sp, #4]
 800b25e:	9b01      	ldr	r3, [sp, #4]
 800b260:	61a3      	str	r3, [r4, #24]
 800b262:	2b00      	cmp	r3, #0
 800b264:	bf14      	ite	ne
 800b266:	2202      	movne	r2, #2
 800b268:	2201      	moveq	r2, #1
 800b26a:	6122      	str	r2, [r4, #16]
 800b26c:	b1d5      	cbz	r5, 800b2a4 <__d2b+0x98>
 800b26e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b272:	4405      	add	r5, r0
 800b274:	f8c9 5000 	str.w	r5, [r9]
 800b278:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b27c:	f8c8 0000 	str.w	r0, [r8]
 800b280:	4620      	mov	r0, r4
 800b282:	b003      	add	sp, #12
 800b284:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b288:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b28c:	e7d5      	b.n	800b23a <__d2b+0x2e>
 800b28e:	6161      	str	r1, [r4, #20]
 800b290:	e7e5      	b.n	800b25e <__d2b+0x52>
 800b292:	a801      	add	r0, sp, #4
 800b294:	f7ff fd5a 	bl	800ad4c <__lo0bits>
 800b298:	9b01      	ldr	r3, [sp, #4]
 800b29a:	6163      	str	r3, [r4, #20]
 800b29c:	2201      	movs	r2, #1
 800b29e:	6122      	str	r2, [r4, #16]
 800b2a0:	3020      	adds	r0, #32
 800b2a2:	e7e3      	b.n	800b26c <__d2b+0x60>
 800b2a4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b2a8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b2ac:	f8c9 0000 	str.w	r0, [r9]
 800b2b0:	6918      	ldr	r0, [r3, #16]
 800b2b2:	f7ff fd2b 	bl	800ad0c <__hi0bits>
 800b2b6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b2ba:	e7df      	b.n	800b27c <__d2b+0x70>
 800b2bc:	0800c12b 	.word	0x0800c12b
 800b2c0:	0800c13c 	.word	0x0800c13c

0800b2c4 <_calloc_r>:
 800b2c4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b2c6:	fba1 2402 	umull	r2, r4, r1, r2
 800b2ca:	b94c      	cbnz	r4, 800b2e0 <_calloc_r+0x1c>
 800b2cc:	4611      	mov	r1, r2
 800b2ce:	9201      	str	r2, [sp, #4]
 800b2d0:	f7fd ff2e 	bl	8009130 <_malloc_r>
 800b2d4:	9a01      	ldr	r2, [sp, #4]
 800b2d6:	4605      	mov	r5, r0
 800b2d8:	b930      	cbnz	r0, 800b2e8 <_calloc_r+0x24>
 800b2da:	4628      	mov	r0, r5
 800b2dc:	b003      	add	sp, #12
 800b2de:	bd30      	pop	{r4, r5, pc}
 800b2e0:	220c      	movs	r2, #12
 800b2e2:	6002      	str	r2, [r0, #0]
 800b2e4:	2500      	movs	r5, #0
 800b2e6:	e7f8      	b.n	800b2da <_calloc_r+0x16>
 800b2e8:	4621      	mov	r1, r4
 800b2ea:	f7fd fef8 	bl	80090de <memset>
 800b2ee:	e7f4      	b.n	800b2da <_calloc_r+0x16>

0800b2f0 <_free_r>:
 800b2f0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b2f2:	2900      	cmp	r1, #0
 800b2f4:	d044      	beq.n	800b380 <_free_r+0x90>
 800b2f6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b2fa:	9001      	str	r0, [sp, #4]
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	f1a1 0404 	sub.w	r4, r1, #4
 800b302:	bfb8      	it	lt
 800b304:	18e4      	addlt	r4, r4, r3
 800b306:	f7ff fc4d 	bl	800aba4 <__malloc_lock>
 800b30a:	4a1e      	ldr	r2, [pc, #120]	; (800b384 <_free_r+0x94>)
 800b30c:	9801      	ldr	r0, [sp, #4]
 800b30e:	6813      	ldr	r3, [r2, #0]
 800b310:	b933      	cbnz	r3, 800b320 <_free_r+0x30>
 800b312:	6063      	str	r3, [r4, #4]
 800b314:	6014      	str	r4, [r2, #0]
 800b316:	b003      	add	sp, #12
 800b318:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b31c:	f7ff bc48 	b.w	800abb0 <__malloc_unlock>
 800b320:	42a3      	cmp	r3, r4
 800b322:	d908      	bls.n	800b336 <_free_r+0x46>
 800b324:	6825      	ldr	r5, [r4, #0]
 800b326:	1961      	adds	r1, r4, r5
 800b328:	428b      	cmp	r3, r1
 800b32a:	bf01      	itttt	eq
 800b32c:	6819      	ldreq	r1, [r3, #0]
 800b32e:	685b      	ldreq	r3, [r3, #4]
 800b330:	1949      	addeq	r1, r1, r5
 800b332:	6021      	streq	r1, [r4, #0]
 800b334:	e7ed      	b.n	800b312 <_free_r+0x22>
 800b336:	461a      	mov	r2, r3
 800b338:	685b      	ldr	r3, [r3, #4]
 800b33a:	b10b      	cbz	r3, 800b340 <_free_r+0x50>
 800b33c:	42a3      	cmp	r3, r4
 800b33e:	d9fa      	bls.n	800b336 <_free_r+0x46>
 800b340:	6811      	ldr	r1, [r2, #0]
 800b342:	1855      	adds	r5, r2, r1
 800b344:	42a5      	cmp	r5, r4
 800b346:	d10b      	bne.n	800b360 <_free_r+0x70>
 800b348:	6824      	ldr	r4, [r4, #0]
 800b34a:	4421      	add	r1, r4
 800b34c:	1854      	adds	r4, r2, r1
 800b34e:	42a3      	cmp	r3, r4
 800b350:	6011      	str	r1, [r2, #0]
 800b352:	d1e0      	bne.n	800b316 <_free_r+0x26>
 800b354:	681c      	ldr	r4, [r3, #0]
 800b356:	685b      	ldr	r3, [r3, #4]
 800b358:	6053      	str	r3, [r2, #4]
 800b35a:	4421      	add	r1, r4
 800b35c:	6011      	str	r1, [r2, #0]
 800b35e:	e7da      	b.n	800b316 <_free_r+0x26>
 800b360:	d902      	bls.n	800b368 <_free_r+0x78>
 800b362:	230c      	movs	r3, #12
 800b364:	6003      	str	r3, [r0, #0]
 800b366:	e7d6      	b.n	800b316 <_free_r+0x26>
 800b368:	6825      	ldr	r5, [r4, #0]
 800b36a:	1961      	adds	r1, r4, r5
 800b36c:	428b      	cmp	r3, r1
 800b36e:	bf04      	itt	eq
 800b370:	6819      	ldreq	r1, [r3, #0]
 800b372:	685b      	ldreq	r3, [r3, #4]
 800b374:	6063      	str	r3, [r4, #4]
 800b376:	bf04      	itt	eq
 800b378:	1949      	addeq	r1, r1, r5
 800b37a:	6021      	streq	r1, [r4, #0]
 800b37c:	6054      	str	r4, [r2, #4]
 800b37e:	e7ca      	b.n	800b316 <_free_r+0x26>
 800b380:	b003      	add	sp, #12
 800b382:	bd30      	pop	{r4, r5, pc}
 800b384:	20001ec8 	.word	0x20001ec8

0800b388 <__ssputs_r>:
 800b388:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b38c:	688e      	ldr	r6, [r1, #8]
 800b38e:	429e      	cmp	r6, r3
 800b390:	4682      	mov	sl, r0
 800b392:	460c      	mov	r4, r1
 800b394:	4690      	mov	r8, r2
 800b396:	461f      	mov	r7, r3
 800b398:	d838      	bhi.n	800b40c <__ssputs_r+0x84>
 800b39a:	898a      	ldrh	r2, [r1, #12]
 800b39c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b3a0:	d032      	beq.n	800b408 <__ssputs_r+0x80>
 800b3a2:	6825      	ldr	r5, [r4, #0]
 800b3a4:	6909      	ldr	r1, [r1, #16]
 800b3a6:	eba5 0901 	sub.w	r9, r5, r1
 800b3aa:	6965      	ldr	r5, [r4, #20]
 800b3ac:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b3b0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b3b4:	3301      	adds	r3, #1
 800b3b6:	444b      	add	r3, r9
 800b3b8:	106d      	asrs	r5, r5, #1
 800b3ba:	429d      	cmp	r5, r3
 800b3bc:	bf38      	it	cc
 800b3be:	461d      	movcc	r5, r3
 800b3c0:	0553      	lsls	r3, r2, #21
 800b3c2:	d531      	bpl.n	800b428 <__ssputs_r+0xa0>
 800b3c4:	4629      	mov	r1, r5
 800b3c6:	f7fd feb3 	bl	8009130 <_malloc_r>
 800b3ca:	4606      	mov	r6, r0
 800b3cc:	b950      	cbnz	r0, 800b3e4 <__ssputs_r+0x5c>
 800b3ce:	230c      	movs	r3, #12
 800b3d0:	f8ca 3000 	str.w	r3, [sl]
 800b3d4:	89a3      	ldrh	r3, [r4, #12]
 800b3d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b3da:	81a3      	strh	r3, [r4, #12]
 800b3dc:	f04f 30ff 	mov.w	r0, #4294967295
 800b3e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b3e4:	6921      	ldr	r1, [r4, #16]
 800b3e6:	464a      	mov	r2, r9
 800b3e8:	f7fd fe6b 	bl	80090c2 <memcpy>
 800b3ec:	89a3      	ldrh	r3, [r4, #12]
 800b3ee:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b3f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b3f6:	81a3      	strh	r3, [r4, #12]
 800b3f8:	6126      	str	r6, [r4, #16]
 800b3fa:	6165      	str	r5, [r4, #20]
 800b3fc:	444e      	add	r6, r9
 800b3fe:	eba5 0509 	sub.w	r5, r5, r9
 800b402:	6026      	str	r6, [r4, #0]
 800b404:	60a5      	str	r5, [r4, #8]
 800b406:	463e      	mov	r6, r7
 800b408:	42be      	cmp	r6, r7
 800b40a:	d900      	bls.n	800b40e <__ssputs_r+0x86>
 800b40c:	463e      	mov	r6, r7
 800b40e:	6820      	ldr	r0, [r4, #0]
 800b410:	4632      	mov	r2, r6
 800b412:	4641      	mov	r1, r8
 800b414:	f000 f968 	bl	800b6e8 <memmove>
 800b418:	68a3      	ldr	r3, [r4, #8]
 800b41a:	1b9b      	subs	r3, r3, r6
 800b41c:	60a3      	str	r3, [r4, #8]
 800b41e:	6823      	ldr	r3, [r4, #0]
 800b420:	4433      	add	r3, r6
 800b422:	6023      	str	r3, [r4, #0]
 800b424:	2000      	movs	r0, #0
 800b426:	e7db      	b.n	800b3e0 <__ssputs_r+0x58>
 800b428:	462a      	mov	r2, r5
 800b42a:	f000 f977 	bl	800b71c <_realloc_r>
 800b42e:	4606      	mov	r6, r0
 800b430:	2800      	cmp	r0, #0
 800b432:	d1e1      	bne.n	800b3f8 <__ssputs_r+0x70>
 800b434:	6921      	ldr	r1, [r4, #16]
 800b436:	4650      	mov	r0, sl
 800b438:	f7ff ff5a 	bl	800b2f0 <_free_r>
 800b43c:	e7c7      	b.n	800b3ce <__ssputs_r+0x46>
	...

0800b440 <_svfiprintf_r>:
 800b440:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b444:	4698      	mov	r8, r3
 800b446:	898b      	ldrh	r3, [r1, #12]
 800b448:	061b      	lsls	r3, r3, #24
 800b44a:	b09d      	sub	sp, #116	; 0x74
 800b44c:	4607      	mov	r7, r0
 800b44e:	460d      	mov	r5, r1
 800b450:	4614      	mov	r4, r2
 800b452:	d50e      	bpl.n	800b472 <_svfiprintf_r+0x32>
 800b454:	690b      	ldr	r3, [r1, #16]
 800b456:	b963      	cbnz	r3, 800b472 <_svfiprintf_r+0x32>
 800b458:	2140      	movs	r1, #64	; 0x40
 800b45a:	f7fd fe69 	bl	8009130 <_malloc_r>
 800b45e:	6028      	str	r0, [r5, #0]
 800b460:	6128      	str	r0, [r5, #16]
 800b462:	b920      	cbnz	r0, 800b46e <_svfiprintf_r+0x2e>
 800b464:	230c      	movs	r3, #12
 800b466:	603b      	str	r3, [r7, #0]
 800b468:	f04f 30ff 	mov.w	r0, #4294967295
 800b46c:	e0d1      	b.n	800b612 <_svfiprintf_r+0x1d2>
 800b46e:	2340      	movs	r3, #64	; 0x40
 800b470:	616b      	str	r3, [r5, #20]
 800b472:	2300      	movs	r3, #0
 800b474:	9309      	str	r3, [sp, #36]	; 0x24
 800b476:	2320      	movs	r3, #32
 800b478:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b47c:	f8cd 800c 	str.w	r8, [sp, #12]
 800b480:	2330      	movs	r3, #48	; 0x30
 800b482:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800b62c <_svfiprintf_r+0x1ec>
 800b486:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b48a:	f04f 0901 	mov.w	r9, #1
 800b48e:	4623      	mov	r3, r4
 800b490:	469a      	mov	sl, r3
 800b492:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b496:	b10a      	cbz	r2, 800b49c <_svfiprintf_r+0x5c>
 800b498:	2a25      	cmp	r2, #37	; 0x25
 800b49a:	d1f9      	bne.n	800b490 <_svfiprintf_r+0x50>
 800b49c:	ebba 0b04 	subs.w	fp, sl, r4
 800b4a0:	d00b      	beq.n	800b4ba <_svfiprintf_r+0x7a>
 800b4a2:	465b      	mov	r3, fp
 800b4a4:	4622      	mov	r2, r4
 800b4a6:	4629      	mov	r1, r5
 800b4a8:	4638      	mov	r0, r7
 800b4aa:	f7ff ff6d 	bl	800b388 <__ssputs_r>
 800b4ae:	3001      	adds	r0, #1
 800b4b0:	f000 80aa 	beq.w	800b608 <_svfiprintf_r+0x1c8>
 800b4b4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b4b6:	445a      	add	r2, fp
 800b4b8:	9209      	str	r2, [sp, #36]	; 0x24
 800b4ba:	f89a 3000 	ldrb.w	r3, [sl]
 800b4be:	2b00      	cmp	r3, #0
 800b4c0:	f000 80a2 	beq.w	800b608 <_svfiprintf_r+0x1c8>
 800b4c4:	2300      	movs	r3, #0
 800b4c6:	f04f 32ff 	mov.w	r2, #4294967295
 800b4ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b4ce:	f10a 0a01 	add.w	sl, sl, #1
 800b4d2:	9304      	str	r3, [sp, #16]
 800b4d4:	9307      	str	r3, [sp, #28]
 800b4d6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b4da:	931a      	str	r3, [sp, #104]	; 0x68
 800b4dc:	4654      	mov	r4, sl
 800b4de:	2205      	movs	r2, #5
 800b4e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b4e4:	4851      	ldr	r0, [pc, #324]	; (800b62c <_svfiprintf_r+0x1ec>)
 800b4e6:	f7f4 fe7b 	bl	80001e0 <memchr>
 800b4ea:	9a04      	ldr	r2, [sp, #16]
 800b4ec:	b9d8      	cbnz	r0, 800b526 <_svfiprintf_r+0xe6>
 800b4ee:	06d0      	lsls	r0, r2, #27
 800b4f0:	bf44      	itt	mi
 800b4f2:	2320      	movmi	r3, #32
 800b4f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b4f8:	0711      	lsls	r1, r2, #28
 800b4fa:	bf44      	itt	mi
 800b4fc:	232b      	movmi	r3, #43	; 0x2b
 800b4fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b502:	f89a 3000 	ldrb.w	r3, [sl]
 800b506:	2b2a      	cmp	r3, #42	; 0x2a
 800b508:	d015      	beq.n	800b536 <_svfiprintf_r+0xf6>
 800b50a:	9a07      	ldr	r2, [sp, #28]
 800b50c:	4654      	mov	r4, sl
 800b50e:	2000      	movs	r0, #0
 800b510:	f04f 0c0a 	mov.w	ip, #10
 800b514:	4621      	mov	r1, r4
 800b516:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b51a:	3b30      	subs	r3, #48	; 0x30
 800b51c:	2b09      	cmp	r3, #9
 800b51e:	d94e      	bls.n	800b5be <_svfiprintf_r+0x17e>
 800b520:	b1b0      	cbz	r0, 800b550 <_svfiprintf_r+0x110>
 800b522:	9207      	str	r2, [sp, #28]
 800b524:	e014      	b.n	800b550 <_svfiprintf_r+0x110>
 800b526:	eba0 0308 	sub.w	r3, r0, r8
 800b52a:	fa09 f303 	lsl.w	r3, r9, r3
 800b52e:	4313      	orrs	r3, r2
 800b530:	9304      	str	r3, [sp, #16]
 800b532:	46a2      	mov	sl, r4
 800b534:	e7d2      	b.n	800b4dc <_svfiprintf_r+0x9c>
 800b536:	9b03      	ldr	r3, [sp, #12]
 800b538:	1d19      	adds	r1, r3, #4
 800b53a:	681b      	ldr	r3, [r3, #0]
 800b53c:	9103      	str	r1, [sp, #12]
 800b53e:	2b00      	cmp	r3, #0
 800b540:	bfbb      	ittet	lt
 800b542:	425b      	neglt	r3, r3
 800b544:	f042 0202 	orrlt.w	r2, r2, #2
 800b548:	9307      	strge	r3, [sp, #28]
 800b54a:	9307      	strlt	r3, [sp, #28]
 800b54c:	bfb8      	it	lt
 800b54e:	9204      	strlt	r2, [sp, #16]
 800b550:	7823      	ldrb	r3, [r4, #0]
 800b552:	2b2e      	cmp	r3, #46	; 0x2e
 800b554:	d10c      	bne.n	800b570 <_svfiprintf_r+0x130>
 800b556:	7863      	ldrb	r3, [r4, #1]
 800b558:	2b2a      	cmp	r3, #42	; 0x2a
 800b55a:	d135      	bne.n	800b5c8 <_svfiprintf_r+0x188>
 800b55c:	9b03      	ldr	r3, [sp, #12]
 800b55e:	1d1a      	adds	r2, r3, #4
 800b560:	681b      	ldr	r3, [r3, #0]
 800b562:	9203      	str	r2, [sp, #12]
 800b564:	2b00      	cmp	r3, #0
 800b566:	bfb8      	it	lt
 800b568:	f04f 33ff 	movlt.w	r3, #4294967295
 800b56c:	3402      	adds	r4, #2
 800b56e:	9305      	str	r3, [sp, #20]
 800b570:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800b63c <_svfiprintf_r+0x1fc>
 800b574:	7821      	ldrb	r1, [r4, #0]
 800b576:	2203      	movs	r2, #3
 800b578:	4650      	mov	r0, sl
 800b57a:	f7f4 fe31 	bl	80001e0 <memchr>
 800b57e:	b140      	cbz	r0, 800b592 <_svfiprintf_r+0x152>
 800b580:	2340      	movs	r3, #64	; 0x40
 800b582:	eba0 000a 	sub.w	r0, r0, sl
 800b586:	fa03 f000 	lsl.w	r0, r3, r0
 800b58a:	9b04      	ldr	r3, [sp, #16]
 800b58c:	4303      	orrs	r3, r0
 800b58e:	3401      	adds	r4, #1
 800b590:	9304      	str	r3, [sp, #16]
 800b592:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b596:	4826      	ldr	r0, [pc, #152]	; (800b630 <_svfiprintf_r+0x1f0>)
 800b598:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b59c:	2206      	movs	r2, #6
 800b59e:	f7f4 fe1f 	bl	80001e0 <memchr>
 800b5a2:	2800      	cmp	r0, #0
 800b5a4:	d038      	beq.n	800b618 <_svfiprintf_r+0x1d8>
 800b5a6:	4b23      	ldr	r3, [pc, #140]	; (800b634 <_svfiprintf_r+0x1f4>)
 800b5a8:	bb1b      	cbnz	r3, 800b5f2 <_svfiprintf_r+0x1b2>
 800b5aa:	9b03      	ldr	r3, [sp, #12]
 800b5ac:	3307      	adds	r3, #7
 800b5ae:	f023 0307 	bic.w	r3, r3, #7
 800b5b2:	3308      	adds	r3, #8
 800b5b4:	9303      	str	r3, [sp, #12]
 800b5b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b5b8:	4433      	add	r3, r6
 800b5ba:	9309      	str	r3, [sp, #36]	; 0x24
 800b5bc:	e767      	b.n	800b48e <_svfiprintf_r+0x4e>
 800b5be:	fb0c 3202 	mla	r2, ip, r2, r3
 800b5c2:	460c      	mov	r4, r1
 800b5c4:	2001      	movs	r0, #1
 800b5c6:	e7a5      	b.n	800b514 <_svfiprintf_r+0xd4>
 800b5c8:	2300      	movs	r3, #0
 800b5ca:	3401      	adds	r4, #1
 800b5cc:	9305      	str	r3, [sp, #20]
 800b5ce:	4619      	mov	r1, r3
 800b5d0:	f04f 0c0a 	mov.w	ip, #10
 800b5d4:	4620      	mov	r0, r4
 800b5d6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b5da:	3a30      	subs	r2, #48	; 0x30
 800b5dc:	2a09      	cmp	r2, #9
 800b5de:	d903      	bls.n	800b5e8 <_svfiprintf_r+0x1a8>
 800b5e0:	2b00      	cmp	r3, #0
 800b5e2:	d0c5      	beq.n	800b570 <_svfiprintf_r+0x130>
 800b5e4:	9105      	str	r1, [sp, #20]
 800b5e6:	e7c3      	b.n	800b570 <_svfiprintf_r+0x130>
 800b5e8:	fb0c 2101 	mla	r1, ip, r1, r2
 800b5ec:	4604      	mov	r4, r0
 800b5ee:	2301      	movs	r3, #1
 800b5f0:	e7f0      	b.n	800b5d4 <_svfiprintf_r+0x194>
 800b5f2:	ab03      	add	r3, sp, #12
 800b5f4:	9300      	str	r3, [sp, #0]
 800b5f6:	462a      	mov	r2, r5
 800b5f8:	4b0f      	ldr	r3, [pc, #60]	; (800b638 <_svfiprintf_r+0x1f8>)
 800b5fa:	a904      	add	r1, sp, #16
 800b5fc:	4638      	mov	r0, r7
 800b5fe:	f7fd feab 	bl	8009358 <_printf_float>
 800b602:	1c42      	adds	r2, r0, #1
 800b604:	4606      	mov	r6, r0
 800b606:	d1d6      	bne.n	800b5b6 <_svfiprintf_r+0x176>
 800b608:	89ab      	ldrh	r3, [r5, #12]
 800b60a:	065b      	lsls	r3, r3, #25
 800b60c:	f53f af2c 	bmi.w	800b468 <_svfiprintf_r+0x28>
 800b610:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b612:	b01d      	add	sp, #116	; 0x74
 800b614:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b618:	ab03      	add	r3, sp, #12
 800b61a:	9300      	str	r3, [sp, #0]
 800b61c:	462a      	mov	r2, r5
 800b61e:	4b06      	ldr	r3, [pc, #24]	; (800b638 <_svfiprintf_r+0x1f8>)
 800b620:	a904      	add	r1, sp, #16
 800b622:	4638      	mov	r0, r7
 800b624:	f7fe f93c 	bl	80098a0 <_printf_i>
 800b628:	e7eb      	b.n	800b602 <_svfiprintf_r+0x1c2>
 800b62a:	bf00      	nop
 800b62c:	0800c294 	.word	0x0800c294
 800b630:	0800c29e 	.word	0x0800c29e
 800b634:	08009359 	.word	0x08009359
 800b638:	0800b389 	.word	0x0800b389
 800b63c:	0800c29a 	.word	0x0800c29a

0800b640 <_read_r>:
 800b640:	b538      	push	{r3, r4, r5, lr}
 800b642:	4d07      	ldr	r5, [pc, #28]	; (800b660 <_read_r+0x20>)
 800b644:	4604      	mov	r4, r0
 800b646:	4608      	mov	r0, r1
 800b648:	4611      	mov	r1, r2
 800b64a:	2200      	movs	r2, #0
 800b64c:	602a      	str	r2, [r5, #0]
 800b64e:	461a      	mov	r2, r3
 800b650:	f7f6 fb3e 	bl	8001cd0 <_read>
 800b654:	1c43      	adds	r3, r0, #1
 800b656:	d102      	bne.n	800b65e <_read_r+0x1e>
 800b658:	682b      	ldr	r3, [r5, #0]
 800b65a:	b103      	cbz	r3, 800b65e <_read_r+0x1e>
 800b65c:	6023      	str	r3, [r4, #0]
 800b65e:	bd38      	pop	{r3, r4, r5, pc}
 800b660:	20001ed0 	.word	0x20001ed0

0800b664 <__assert_func>:
 800b664:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b666:	4614      	mov	r4, r2
 800b668:	461a      	mov	r2, r3
 800b66a:	4b09      	ldr	r3, [pc, #36]	; (800b690 <__assert_func+0x2c>)
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	4605      	mov	r5, r0
 800b670:	68d8      	ldr	r0, [r3, #12]
 800b672:	b14c      	cbz	r4, 800b688 <__assert_func+0x24>
 800b674:	4b07      	ldr	r3, [pc, #28]	; (800b694 <__assert_func+0x30>)
 800b676:	9100      	str	r1, [sp, #0]
 800b678:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b67c:	4906      	ldr	r1, [pc, #24]	; (800b698 <__assert_func+0x34>)
 800b67e:	462b      	mov	r3, r5
 800b680:	f000 f80e 	bl	800b6a0 <fiprintf>
 800b684:	f000 faa0 	bl	800bbc8 <abort>
 800b688:	4b04      	ldr	r3, [pc, #16]	; (800b69c <__assert_func+0x38>)
 800b68a:	461c      	mov	r4, r3
 800b68c:	e7f3      	b.n	800b676 <__assert_func+0x12>
 800b68e:	bf00      	nop
 800b690:	20000010 	.word	0x20000010
 800b694:	0800c2a5 	.word	0x0800c2a5
 800b698:	0800c2b2 	.word	0x0800c2b2
 800b69c:	0800c2e0 	.word	0x0800c2e0

0800b6a0 <fiprintf>:
 800b6a0:	b40e      	push	{r1, r2, r3}
 800b6a2:	b503      	push	{r0, r1, lr}
 800b6a4:	4601      	mov	r1, r0
 800b6a6:	ab03      	add	r3, sp, #12
 800b6a8:	4805      	ldr	r0, [pc, #20]	; (800b6c0 <fiprintf+0x20>)
 800b6aa:	f853 2b04 	ldr.w	r2, [r3], #4
 800b6ae:	6800      	ldr	r0, [r0, #0]
 800b6b0:	9301      	str	r3, [sp, #4]
 800b6b2:	f000 f88b 	bl	800b7cc <_vfiprintf_r>
 800b6b6:	b002      	add	sp, #8
 800b6b8:	f85d eb04 	ldr.w	lr, [sp], #4
 800b6bc:	b003      	add	sp, #12
 800b6be:	4770      	bx	lr
 800b6c0:	20000010 	.word	0x20000010

0800b6c4 <__ascii_mbtowc>:
 800b6c4:	b082      	sub	sp, #8
 800b6c6:	b901      	cbnz	r1, 800b6ca <__ascii_mbtowc+0x6>
 800b6c8:	a901      	add	r1, sp, #4
 800b6ca:	b142      	cbz	r2, 800b6de <__ascii_mbtowc+0x1a>
 800b6cc:	b14b      	cbz	r3, 800b6e2 <__ascii_mbtowc+0x1e>
 800b6ce:	7813      	ldrb	r3, [r2, #0]
 800b6d0:	600b      	str	r3, [r1, #0]
 800b6d2:	7812      	ldrb	r2, [r2, #0]
 800b6d4:	1e10      	subs	r0, r2, #0
 800b6d6:	bf18      	it	ne
 800b6d8:	2001      	movne	r0, #1
 800b6da:	b002      	add	sp, #8
 800b6dc:	4770      	bx	lr
 800b6de:	4610      	mov	r0, r2
 800b6e0:	e7fb      	b.n	800b6da <__ascii_mbtowc+0x16>
 800b6e2:	f06f 0001 	mvn.w	r0, #1
 800b6e6:	e7f8      	b.n	800b6da <__ascii_mbtowc+0x16>

0800b6e8 <memmove>:
 800b6e8:	4288      	cmp	r0, r1
 800b6ea:	b510      	push	{r4, lr}
 800b6ec:	eb01 0402 	add.w	r4, r1, r2
 800b6f0:	d902      	bls.n	800b6f8 <memmove+0x10>
 800b6f2:	4284      	cmp	r4, r0
 800b6f4:	4623      	mov	r3, r4
 800b6f6:	d807      	bhi.n	800b708 <memmove+0x20>
 800b6f8:	1e43      	subs	r3, r0, #1
 800b6fa:	42a1      	cmp	r1, r4
 800b6fc:	d008      	beq.n	800b710 <memmove+0x28>
 800b6fe:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b702:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b706:	e7f8      	b.n	800b6fa <memmove+0x12>
 800b708:	4402      	add	r2, r0
 800b70a:	4601      	mov	r1, r0
 800b70c:	428a      	cmp	r2, r1
 800b70e:	d100      	bne.n	800b712 <memmove+0x2a>
 800b710:	bd10      	pop	{r4, pc}
 800b712:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b716:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b71a:	e7f7      	b.n	800b70c <memmove+0x24>

0800b71c <_realloc_r>:
 800b71c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b720:	4680      	mov	r8, r0
 800b722:	4614      	mov	r4, r2
 800b724:	460e      	mov	r6, r1
 800b726:	b921      	cbnz	r1, 800b732 <_realloc_r+0x16>
 800b728:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b72c:	4611      	mov	r1, r2
 800b72e:	f7fd bcff 	b.w	8009130 <_malloc_r>
 800b732:	b92a      	cbnz	r2, 800b740 <_realloc_r+0x24>
 800b734:	f7ff fddc 	bl	800b2f0 <_free_r>
 800b738:	4625      	mov	r5, r4
 800b73a:	4628      	mov	r0, r5
 800b73c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b740:	f000 faae 	bl	800bca0 <_malloc_usable_size_r>
 800b744:	4284      	cmp	r4, r0
 800b746:	4607      	mov	r7, r0
 800b748:	d802      	bhi.n	800b750 <_realloc_r+0x34>
 800b74a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b74e:	d812      	bhi.n	800b776 <_realloc_r+0x5a>
 800b750:	4621      	mov	r1, r4
 800b752:	4640      	mov	r0, r8
 800b754:	f7fd fcec 	bl	8009130 <_malloc_r>
 800b758:	4605      	mov	r5, r0
 800b75a:	2800      	cmp	r0, #0
 800b75c:	d0ed      	beq.n	800b73a <_realloc_r+0x1e>
 800b75e:	42bc      	cmp	r4, r7
 800b760:	4622      	mov	r2, r4
 800b762:	4631      	mov	r1, r6
 800b764:	bf28      	it	cs
 800b766:	463a      	movcs	r2, r7
 800b768:	f7fd fcab 	bl	80090c2 <memcpy>
 800b76c:	4631      	mov	r1, r6
 800b76e:	4640      	mov	r0, r8
 800b770:	f7ff fdbe 	bl	800b2f0 <_free_r>
 800b774:	e7e1      	b.n	800b73a <_realloc_r+0x1e>
 800b776:	4635      	mov	r5, r6
 800b778:	e7df      	b.n	800b73a <_realloc_r+0x1e>

0800b77a <__sfputc_r>:
 800b77a:	6893      	ldr	r3, [r2, #8]
 800b77c:	3b01      	subs	r3, #1
 800b77e:	2b00      	cmp	r3, #0
 800b780:	b410      	push	{r4}
 800b782:	6093      	str	r3, [r2, #8]
 800b784:	da08      	bge.n	800b798 <__sfputc_r+0x1e>
 800b786:	6994      	ldr	r4, [r2, #24]
 800b788:	42a3      	cmp	r3, r4
 800b78a:	db01      	blt.n	800b790 <__sfputc_r+0x16>
 800b78c:	290a      	cmp	r1, #10
 800b78e:	d103      	bne.n	800b798 <__sfputc_r+0x1e>
 800b790:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b794:	f000 b94a 	b.w	800ba2c <__swbuf_r>
 800b798:	6813      	ldr	r3, [r2, #0]
 800b79a:	1c58      	adds	r0, r3, #1
 800b79c:	6010      	str	r0, [r2, #0]
 800b79e:	7019      	strb	r1, [r3, #0]
 800b7a0:	4608      	mov	r0, r1
 800b7a2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b7a6:	4770      	bx	lr

0800b7a8 <__sfputs_r>:
 800b7a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b7aa:	4606      	mov	r6, r0
 800b7ac:	460f      	mov	r7, r1
 800b7ae:	4614      	mov	r4, r2
 800b7b0:	18d5      	adds	r5, r2, r3
 800b7b2:	42ac      	cmp	r4, r5
 800b7b4:	d101      	bne.n	800b7ba <__sfputs_r+0x12>
 800b7b6:	2000      	movs	r0, #0
 800b7b8:	e007      	b.n	800b7ca <__sfputs_r+0x22>
 800b7ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b7be:	463a      	mov	r2, r7
 800b7c0:	4630      	mov	r0, r6
 800b7c2:	f7ff ffda 	bl	800b77a <__sfputc_r>
 800b7c6:	1c43      	adds	r3, r0, #1
 800b7c8:	d1f3      	bne.n	800b7b2 <__sfputs_r+0xa>
 800b7ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b7cc <_vfiprintf_r>:
 800b7cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7d0:	460d      	mov	r5, r1
 800b7d2:	b09d      	sub	sp, #116	; 0x74
 800b7d4:	4614      	mov	r4, r2
 800b7d6:	4698      	mov	r8, r3
 800b7d8:	4606      	mov	r6, r0
 800b7da:	b118      	cbz	r0, 800b7e4 <_vfiprintf_r+0x18>
 800b7dc:	6983      	ldr	r3, [r0, #24]
 800b7de:	b90b      	cbnz	r3, 800b7e4 <_vfiprintf_r+0x18>
 800b7e0:	f7fd fbaa 	bl	8008f38 <__sinit>
 800b7e4:	4b89      	ldr	r3, [pc, #548]	; (800ba0c <_vfiprintf_r+0x240>)
 800b7e6:	429d      	cmp	r5, r3
 800b7e8:	d11b      	bne.n	800b822 <_vfiprintf_r+0x56>
 800b7ea:	6875      	ldr	r5, [r6, #4]
 800b7ec:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b7ee:	07d9      	lsls	r1, r3, #31
 800b7f0:	d405      	bmi.n	800b7fe <_vfiprintf_r+0x32>
 800b7f2:	89ab      	ldrh	r3, [r5, #12]
 800b7f4:	059a      	lsls	r2, r3, #22
 800b7f6:	d402      	bmi.n	800b7fe <_vfiprintf_r+0x32>
 800b7f8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b7fa:	f7fd fc60 	bl	80090be <__retarget_lock_acquire_recursive>
 800b7fe:	89ab      	ldrh	r3, [r5, #12]
 800b800:	071b      	lsls	r3, r3, #28
 800b802:	d501      	bpl.n	800b808 <_vfiprintf_r+0x3c>
 800b804:	692b      	ldr	r3, [r5, #16]
 800b806:	b9eb      	cbnz	r3, 800b844 <_vfiprintf_r+0x78>
 800b808:	4629      	mov	r1, r5
 800b80a:	4630      	mov	r0, r6
 800b80c:	f000 f96e 	bl	800baec <__swsetup_r>
 800b810:	b1c0      	cbz	r0, 800b844 <_vfiprintf_r+0x78>
 800b812:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b814:	07dc      	lsls	r4, r3, #31
 800b816:	d50e      	bpl.n	800b836 <_vfiprintf_r+0x6a>
 800b818:	f04f 30ff 	mov.w	r0, #4294967295
 800b81c:	b01d      	add	sp, #116	; 0x74
 800b81e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b822:	4b7b      	ldr	r3, [pc, #492]	; (800ba10 <_vfiprintf_r+0x244>)
 800b824:	429d      	cmp	r5, r3
 800b826:	d101      	bne.n	800b82c <_vfiprintf_r+0x60>
 800b828:	68b5      	ldr	r5, [r6, #8]
 800b82a:	e7df      	b.n	800b7ec <_vfiprintf_r+0x20>
 800b82c:	4b79      	ldr	r3, [pc, #484]	; (800ba14 <_vfiprintf_r+0x248>)
 800b82e:	429d      	cmp	r5, r3
 800b830:	bf08      	it	eq
 800b832:	68f5      	ldreq	r5, [r6, #12]
 800b834:	e7da      	b.n	800b7ec <_vfiprintf_r+0x20>
 800b836:	89ab      	ldrh	r3, [r5, #12]
 800b838:	0598      	lsls	r0, r3, #22
 800b83a:	d4ed      	bmi.n	800b818 <_vfiprintf_r+0x4c>
 800b83c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b83e:	f7fd fc3f 	bl	80090c0 <__retarget_lock_release_recursive>
 800b842:	e7e9      	b.n	800b818 <_vfiprintf_r+0x4c>
 800b844:	2300      	movs	r3, #0
 800b846:	9309      	str	r3, [sp, #36]	; 0x24
 800b848:	2320      	movs	r3, #32
 800b84a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b84e:	f8cd 800c 	str.w	r8, [sp, #12]
 800b852:	2330      	movs	r3, #48	; 0x30
 800b854:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800ba18 <_vfiprintf_r+0x24c>
 800b858:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b85c:	f04f 0901 	mov.w	r9, #1
 800b860:	4623      	mov	r3, r4
 800b862:	469a      	mov	sl, r3
 800b864:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b868:	b10a      	cbz	r2, 800b86e <_vfiprintf_r+0xa2>
 800b86a:	2a25      	cmp	r2, #37	; 0x25
 800b86c:	d1f9      	bne.n	800b862 <_vfiprintf_r+0x96>
 800b86e:	ebba 0b04 	subs.w	fp, sl, r4
 800b872:	d00b      	beq.n	800b88c <_vfiprintf_r+0xc0>
 800b874:	465b      	mov	r3, fp
 800b876:	4622      	mov	r2, r4
 800b878:	4629      	mov	r1, r5
 800b87a:	4630      	mov	r0, r6
 800b87c:	f7ff ff94 	bl	800b7a8 <__sfputs_r>
 800b880:	3001      	adds	r0, #1
 800b882:	f000 80aa 	beq.w	800b9da <_vfiprintf_r+0x20e>
 800b886:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b888:	445a      	add	r2, fp
 800b88a:	9209      	str	r2, [sp, #36]	; 0x24
 800b88c:	f89a 3000 	ldrb.w	r3, [sl]
 800b890:	2b00      	cmp	r3, #0
 800b892:	f000 80a2 	beq.w	800b9da <_vfiprintf_r+0x20e>
 800b896:	2300      	movs	r3, #0
 800b898:	f04f 32ff 	mov.w	r2, #4294967295
 800b89c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b8a0:	f10a 0a01 	add.w	sl, sl, #1
 800b8a4:	9304      	str	r3, [sp, #16]
 800b8a6:	9307      	str	r3, [sp, #28]
 800b8a8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b8ac:	931a      	str	r3, [sp, #104]	; 0x68
 800b8ae:	4654      	mov	r4, sl
 800b8b0:	2205      	movs	r2, #5
 800b8b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b8b6:	4858      	ldr	r0, [pc, #352]	; (800ba18 <_vfiprintf_r+0x24c>)
 800b8b8:	f7f4 fc92 	bl	80001e0 <memchr>
 800b8bc:	9a04      	ldr	r2, [sp, #16]
 800b8be:	b9d8      	cbnz	r0, 800b8f8 <_vfiprintf_r+0x12c>
 800b8c0:	06d1      	lsls	r1, r2, #27
 800b8c2:	bf44      	itt	mi
 800b8c4:	2320      	movmi	r3, #32
 800b8c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b8ca:	0713      	lsls	r3, r2, #28
 800b8cc:	bf44      	itt	mi
 800b8ce:	232b      	movmi	r3, #43	; 0x2b
 800b8d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b8d4:	f89a 3000 	ldrb.w	r3, [sl]
 800b8d8:	2b2a      	cmp	r3, #42	; 0x2a
 800b8da:	d015      	beq.n	800b908 <_vfiprintf_r+0x13c>
 800b8dc:	9a07      	ldr	r2, [sp, #28]
 800b8de:	4654      	mov	r4, sl
 800b8e0:	2000      	movs	r0, #0
 800b8e2:	f04f 0c0a 	mov.w	ip, #10
 800b8e6:	4621      	mov	r1, r4
 800b8e8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b8ec:	3b30      	subs	r3, #48	; 0x30
 800b8ee:	2b09      	cmp	r3, #9
 800b8f0:	d94e      	bls.n	800b990 <_vfiprintf_r+0x1c4>
 800b8f2:	b1b0      	cbz	r0, 800b922 <_vfiprintf_r+0x156>
 800b8f4:	9207      	str	r2, [sp, #28]
 800b8f6:	e014      	b.n	800b922 <_vfiprintf_r+0x156>
 800b8f8:	eba0 0308 	sub.w	r3, r0, r8
 800b8fc:	fa09 f303 	lsl.w	r3, r9, r3
 800b900:	4313      	orrs	r3, r2
 800b902:	9304      	str	r3, [sp, #16]
 800b904:	46a2      	mov	sl, r4
 800b906:	e7d2      	b.n	800b8ae <_vfiprintf_r+0xe2>
 800b908:	9b03      	ldr	r3, [sp, #12]
 800b90a:	1d19      	adds	r1, r3, #4
 800b90c:	681b      	ldr	r3, [r3, #0]
 800b90e:	9103      	str	r1, [sp, #12]
 800b910:	2b00      	cmp	r3, #0
 800b912:	bfbb      	ittet	lt
 800b914:	425b      	neglt	r3, r3
 800b916:	f042 0202 	orrlt.w	r2, r2, #2
 800b91a:	9307      	strge	r3, [sp, #28]
 800b91c:	9307      	strlt	r3, [sp, #28]
 800b91e:	bfb8      	it	lt
 800b920:	9204      	strlt	r2, [sp, #16]
 800b922:	7823      	ldrb	r3, [r4, #0]
 800b924:	2b2e      	cmp	r3, #46	; 0x2e
 800b926:	d10c      	bne.n	800b942 <_vfiprintf_r+0x176>
 800b928:	7863      	ldrb	r3, [r4, #1]
 800b92a:	2b2a      	cmp	r3, #42	; 0x2a
 800b92c:	d135      	bne.n	800b99a <_vfiprintf_r+0x1ce>
 800b92e:	9b03      	ldr	r3, [sp, #12]
 800b930:	1d1a      	adds	r2, r3, #4
 800b932:	681b      	ldr	r3, [r3, #0]
 800b934:	9203      	str	r2, [sp, #12]
 800b936:	2b00      	cmp	r3, #0
 800b938:	bfb8      	it	lt
 800b93a:	f04f 33ff 	movlt.w	r3, #4294967295
 800b93e:	3402      	adds	r4, #2
 800b940:	9305      	str	r3, [sp, #20]
 800b942:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800ba28 <_vfiprintf_r+0x25c>
 800b946:	7821      	ldrb	r1, [r4, #0]
 800b948:	2203      	movs	r2, #3
 800b94a:	4650      	mov	r0, sl
 800b94c:	f7f4 fc48 	bl	80001e0 <memchr>
 800b950:	b140      	cbz	r0, 800b964 <_vfiprintf_r+0x198>
 800b952:	2340      	movs	r3, #64	; 0x40
 800b954:	eba0 000a 	sub.w	r0, r0, sl
 800b958:	fa03 f000 	lsl.w	r0, r3, r0
 800b95c:	9b04      	ldr	r3, [sp, #16]
 800b95e:	4303      	orrs	r3, r0
 800b960:	3401      	adds	r4, #1
 800b962:	9304      	str	r3, [sp, #16]
 800b964:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b968:	482c      	ldr	r0, [pc, #176]	; (800ba1c <_vfiprintf_r+0x250>)
 800b96a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b96e:	2206      	movs	r2, #6
 800b970:	f7f4 fc36 	bl	80001e0 <memchr>
 800b974:	2800      	cmp	r0, #0
 800b976:	d03f      	beq.n	800b9f8 <_vfiprintf_r+0x22c>
 800b978:	4b29      	ldr	r3, [pc, #164]	; (800ba20 <_vfiprintf_r+0x254>)
 800b97a:	bb1b      	cbnz	r3, 800b9c4 <_vfiprintf_r+0x1f8>
 800b97c:	9b03      	ldr	r3, [sp, #12]
 800b97e:	3307      	adds	r3, #7
 800b980:	f023 0307 	bic.w	r3, r3, #7
 800b984:	3308      	adds	r3, #8
 800b986:	9303      	str	r3, [sp, #12]
 800b988:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b98a:	443b      	add	r3, r7
 800b98c:	9309      	str	r3, [sp, #36]	; 0x24
 800b98e:	e767      	b.n	800b860 <_vfiprintf_r+0x94>
 800b990:	fb0c 3202 	mla	r2, ip, r2, r3
 800b994:	460c      	mov	r4, r1
 800b996:	2001      	movs	r0, #1
 800b998:	e7a5      	b.n	800b8e6 <_vfiprintf_r+0x11a>
 800b99a:	2300      	movs	r3, #0
 800b99c:	3401      	adds	r4, #1
 800b99e:	9305      	str	r3, [sp, #20]
 800b9a0:	4619      	mov	r1, r3
 800b9a2:	f04f 0c0a 	mov.w	ip, #10
 800b9a6:	4620      	mov	r0, r4
 800b9a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b9ac:	3a30      	subs	r2, #48	; 0x30
 800b9ae:	2a09      	cmp	r2, #9
 800b9b0:	d903      	bls.n	800b9ba <_vfiprintf_r+0x1ee>
 800b9b2:	2b00      	cmp	r3, #0
 800b9b4:	d0c5      	beq.n	800b942 <_vfiprintf_r+0x176>
 800b9b6:	9105      	str	r1, [sp, #20]
 800b9b8:	e7c3      	b.n	800b942 <_vfiprintf_r+0x176>
 800b9ba:	fb0c 2101 	mla	r1, ip, r1, r2
 800b9be:	4604      	mov	r4, r0
 800b9c0:	2301      	movs	r3, #1
 800b9c2:	e7f0      	b.n	800b9a6 <_vfiprintf_r+0x1da>
 800b9c4:	ab03      	add	r3, sp, #12
 800b9c6:	9300      	str	r3, [sp, #0]
 800b9c8:	462a      	mov	r2, r5
 800b9ca:	4b16      	ldr	r3, [pc, #88]	; (800ba24 <_vfiprintf_r+0x258>)
 800b9cc:	a904      	add	r1, sp, #16
 800b9ce:	4630      	mov	r0, r6
 800b9d0:	f7fd fcc2 	bl	8009358 <_printf_float>
 800b9d4:	4607      	mov	r7, r0
 800b9d6:	1c78      	adds	r0, r7, #1
 800b9d8:	d1d6      	bne.n	800b988 <_vfiprintf_r+0x1bc>
 800b9da:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b9dc:	07d9      	lsls	r1, r3, #31
 800b9de:	d405      	bmi.n	800b9ec <_vfiprintf_r+0x220>
 800b9e0:	89ab      	ldrh	r3, [r5, #12]
 800b9e2:	059a      	lsls	r2, r3, #22
 800b9e4:	d402      	bmi.n	800b9ec <_vfiprintf_r+0x220>
 800b9e6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b9e8:	f7fd fb6a 	bl	80090c0 <__retarget_lock_release_recursive>
 800b9ec:	89ab      	ldrh	r3, [r5, #12]
 800b9ee:	065b      	lsls	r3, r3, #25
 800b9f0:	f53f af12 	bmi.w	800b818 <_vfiprintf_r+0x4c>
 800b9f4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b9f6:	e711      	b.n	800b81c <_vfiprintf_r+0x50>
 800b9f8:	ab03      	add	r3, sp, #12
 800b9fa:	9300      	str	r3, [sp, #0]
 800b9fc:	462a      	mov	r2, r5
 800b9fe:	4b09      	ldr	r3, [pc, #36]	; (800ba24 <_vfiprintf_r+0x258>)
 800ba00:	a904      	add	r1, sp, #16
 800ba02:	4630      	mov	r0, r6
 800ba04:	f7fd ff4c 	bl	80098a0 <_printf_i>
 800ba08:	e7e4      	b.n	800b9d4 <_vfiprintf_r+0x208>
 800ba0a:	bf00      	nop
 800ba0c:	0800c034 	.word	0x0800c034
 800ba10:	0800c054 	.word	0x0800c054
 800ba14:	0800c014 	.word	0x0800c014
 800ba18:	0800c294 	.word	0x0800c294
 800ba1c:	0800c29e 	.word	0x0800c29e
 800ba20:	08009359 	.word	0x08009359
 800ba24:	0800b7a9 	.word	0x0800b7a9
 800ba28:	0800c29a 	.word	0x0800c29a

0800ba2c <__swbuf_r>:
 800ba2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba2e:	460e      	mov	r6, r1
 800ba30:	4614      	mov	r4, r2
 800ba32:	4605      	mov	r5, r0
 800ba34:	b118      	cbz	r0, 800ba3e <__swbuf_r+0x12>
 800ba36:	6983      	ldr	r3, [r0, #24]
 800ba38:	b90b      	cbnz	r3, 800ba3e <__swbuf_r+0x12>
 800ba3a:	f7fd fa7d 	bl	8008f38 <__sinit>
 800ba3e:	4b21      	ldr	r3, [pc, #132]	; (800bac4 <__swbuf_r+0x98>)
 800ba40:	429c      	cmp	r4, r3
 800ba42:	d12b      	bne.n	800ba9c <__swbuf_r+0x70>
 800ba44:	686c      	ldr	r4, [r5, #4]
 800ba46:	69a3      	ldr	r3, [r4, #24]
 800ba48:	60a3      	str	r3, [r4, #8]
 800ba4a:	89a3      	ldrh	r3, [r4, #12]
 800ba4c:	071a      	lsls	r2, r3, #28
 800ba4e:	d52f      	bpl.n	800bab0 <__swbuf_r+0x84>
 800ba50:	6923      	ldr	r3, [r4, #16]
 800ba52:	b36b      	cbz	r3, 800bab0 <__swbuf_r+0x84>
 800ba54:	6923      	ldr	r3, [r4, #16]
 800ba56:	6820      	ldr	r0, [r4, #0]
 800ba58:	1ac0      	subs	r0, r0, r3
 800ba5a:	6963      	ldr	r3, [r4, #20]
 800ba5c:	b2f6      	uxtb	r6, r6
 800ba5e:	4283      	cmp	r3, r0
 800ba60:	4637      	mov	r7, r6
 800ba62:	dc04      	bgt.n	800ba6e <__swbuf_r+0x42>
 800ba64:	4621      	mov	r1, r4
 800ba66:	4628      	mov	r0, r5
 800ba68:	f7ff f842 	bl	800aaf0 <_fflush_r>
 800ba6c:	bb30      	cbnz	r0, 800babc <__swbuf_r+0x90>
 800ba6e:	68a3      	ldr	r3, [r4, #8]
 800ba70:	3b01      	subs	r3, #1
 800ba72:	60a3      	str	r3, [r4, #8]
 800ba74:	6823      	ldr	r3, [r4, #0]
 800ba76:	1c5a      	adds	r2, r3, #1
 800ba78:	6022      	str	r2, [r4, #0]
 800ba7a:	701e      	strb	r6, [r3, #0]
 800ba7c:	6963      	ldr	r3, [r4, #20]
 800ba7e:	3001      	adds	r0, #1
 800ba80:	4283      	cmp	r3, r0
 800ba82:	d004      	beq.n	800ba8e <__swbuf_r+0x62>
 800ba84:	89a3      	ldrh	r3, [r4, #12]
 800ba86:	07db      	lsls	r3, r3, #31
 800ba88:	d506      	bpl.n	800ba98 <__swbuf_r+0x6c>
 800ba8a:	2e0a      	cmp	r6, #10
 800ba8c:	d104      	bne.n	800ba98 <__swbuf_r+0x6c>
 800ba8e:	4621      	mov	r1, r4
 800ba90:	4628      	mov	r0, r5
 800ba92:	f7ff f82d 	bl	800aaf0 <_fflush_r>
 800ba96:	b988      	cbnz	r0, 800babc <__swbuf_r+0x90>
 800ba98:	4638      	mov	r0, r7
 800ba9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ba9c:	4b0a      	ldr	r3, [pc, #40]	; (800bac8 <__swbuf_r+0x9c>)
 800ba9e:	429c      	cmp	r4, r3
 800baa0:	d101      	bne.n	800baa6 <__swbuf_r+0x7a>
 800baa2:	68ac      	ldr	r4, [r5, #8]
 800baa4:	e7cf      	b.n	800ba46 <__swbuf_r+0x1a>
 800baa6:	4b09      	ldr	r3, [pc, #36]	; (800bacc <__swbuf_r+0xa0>)
 800baa8:	429c      	cmp	r4, r3
 800baaa:	bf08      	it	eq
 800baac:	68ec      	ldreq	r4, [r5, #12]
 800baae:	e7ca      	b.n	800ba46 <__swbuf_r+0x1a>
 800bab0:	4621      	mov	r1, r4
 800bab2:	4628      	mov	r0, r5
 800bab4:	f000 f81a 	bl	800baec <__swsetup_r>
 800bab8:	2800      	cmp	r0, #0
 800baba:	d0cb      	beq.n	800ba54 <__swbuf_r+0x28>
 800babc:	f04f 37ff 	mov.w	r7, #4294967295
 800bac0:	e7ea      	b.n	800ba98 <__swbuf_r+0x6c>
 800bac2:	bf00      	nop
 800bac4:	0800c034 	.word	0x0800c034
 800bac8:	0800c054 	.word	0x0800c054
 800bacc:	0800c014 	.word	0x0800c014

0800bad0 <__ascii_wctomb>:
 800bad0:	b149      	cbz	r1, 800bae6 <__ascii_wctomb+0x16>
 800bad2:	2aff      	cmp	r2, #255	; 0xff
 800bad4:	bf85      	ittet	hi
 800bad6:	238a      	movhi	r3, #138	; 0x8a
 800bad8:	6003      	strhi	r3, [r0, #0]
 800bada:	700a      	strbls	r2, [r1, #0]
 800badc:	f04f 30ff 	movhi.w	r0, #4294967295
 800bae0:	bf98      	it	ls
 800bae2:	2001      	movls	r0, #1
 800bae4:	4770      	bx	lr
 800bae6:	4608      	mov	r0, r1
 800bae8:	4770      	bx	lr
	...

0800baec <__swsetup_r>:
 800baec:	4b32      	ldr	r3, [pc, #200]	; (800bbb8 <__swsetup_r+0xcc>)
 800baee:	b570      	push	{r4, r5, r6, lr}
 800baf0:	681d      	ldr	r5, [r3, #0]
 800baf2:	4606      	mov	r6, r0
 800baf4:	460c      	mov	r4, r1
 800baf6:	b125      	cbz	r5, 800bb02 <__swsetup_r+0x16>
 800baf8:	69ab      	ldr	r3, [r5, #24]
 800bafa:	b913      	cbnz	r3, 800bb02 <__swsetup_r+0x16>
 800bafc:	4628      	mov	r0, r5
 800bafe:	f7fd fa1b 	bl	8008f38 <__sinit>
 800bb02:	4b2e      	ldr	r3, [pc, #184]	; (800bbbc <__swsetup_r+0xd0>)
 800bb04:	429c      	cmp	r4, r3
 800bb06:	d10f      	bne.n	800bb28 <__swsetup_r+0x3c>
 800bb08:	686c      	ldr	r4, [r5, #4]
 800bb0a:	89a3      	ldrh	r3, [r4, #12]
 800bb0c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bb10:	0719      	lsls	r1, r3, #28
 800bb12:	d42c      	bmi.n	800bb6e <__swsetup_r+0x82>
 800bb14:	06dd      	lsls	r5, r3, #27
 800bb16:	d411      	bmi.n	800bb3c <__swsetup_r+0x50>
 800bb18:	2309      	movs	r3, #9
 800bb1a:	6033      	str	r3, [r6, #0]
 800bb1c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800bb20:	81a3      	strh	r3, [r4, #12]
 800bb22:	f04f 30ff 	mov.w	r0, #4294967295
 800bb26:	e03e      	b.n	800bba6 <__swsetup_r+0xba>
 800bb28:	4b25      	ldr	r3, [pc, #148]	; (800bbc0 <__swsetup_r+0xd4>)
 800bb2a:	429c      	cmp	r4, r3
 800bb2c:	d101      	bne.n	800bb32 <__swsetup_r+0x46>
 800bb2e:	68ac      	ldr	r4, [r5, #8]
 800bb30:	e7eb      	b.n	800bb0a <__swsetup_r+0x1e>
 800bb32:	4b24      	ldr	r3, [pc, #144]	; (800bbc4 <__swsetup_r+0xd8>)
 800bb34:	429c      	cmp	r4, r3
 800bb36:	bf08      	it	eq
 800bb38:	68ec      	ldreq	r4, [r5, #12]
 800bb3a:	e7e6      	b.n	800bb0a <__swsetup_r+0x1e>
 800bb3c:	0758      	lsls	r0, r3, #29
 800bb3e:	d512      	bpl.n	800bb66 <__swsetup_r+0x7a>
 800bb40:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bb42:	b141      	cbz	r1, 800bb56 <__swsetup_r+0x6a>
 800bb44:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bb48:	4299      	cmp	r1, r3
 800bb4a:	d002      	beq.n	800bb52 <__swsetup_r+0x66>
 800bb4c:	4630      	mov	r0, r6
 800bb4e:	f7ff fbcf 	bl	800b2f0 <_free_r>
 800bb52:	2300      	movs	r3, #0
 800bb54:	6363      	str	r3, [r4, #52]	; 0x34
 800bb56:	89a3      	ldrh	r3, [r4, #12]
 800bb58:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800bb5c:	81a3      	strh	r3, [r4, #12]
 800bb5e:	2300      	movs	r3, #0
 800bb60:	6063      	str	r3, [r4, #4]
 800bb62:	6923      	ldr	r3, [r4, #16]
 800bb64:	6023      	str	r3, [r4, #0]
 800bb66:	89a3      	ldrh	r3, [r4, #12]
 800bb68:	f043 0308 	orr.w	r3, r3, #8
 800bb6c:	81a3      	strh	r3, [r4, #12]
 800bb6e:	6923      	ldr	r3, [r4, #16]
 800bb70:	b94b      	cbnz	r3, 800bb86 <__swsetup_r+0x9a>
 800bb72:	89a3      	ldrh	r3, [r4, #12]
 800bb74:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800bb78:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bb7c:	d003      	beq.n	800bb86 <__swsetup_r+0x9a>
 800bb7e:	4621      	mov	r1, r4
 800bb80:	4630      	mov	r0, r6
 800bb82:	f000 f84d 	bl	800bc20 <__smakebuf_r>
 800bb86:	89a0      	ldrh	r0, [r4, #12]
 800bb88:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bb8c:	f010 0301 	ands.w	r3, r0, #1
 800bb90:	d00a      	beq.n	800bba8 <__swsetup_r+0xbc>
 800bb92:	2300      	movs	r3, #0
 800bb94:	60a3      	str	r3, [r4, #8]
 800bb96:	6963      	ldr	r3, [r4, #20]
 800bb98:	425b      	negs	r3, r3
 800bb9a:	61a3      	str	r3, [r4, #24]
 800bb9c:	6923      	ldr	r3, [r4, #16]
 800bb9e:	b943      	cbnz	r3, 800bbb2 <__swsetup_r+0xc6>
 800bba0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800bba4:	d1ba      	bne.n	800bb1c <__swsetup_r+0x30>
 800bba6:	bd70      	pop	{r4, r5, r6, pc}
 800bba8:	0781      	lsls	r1, r0, #30
 800bbaa:	bf58      	it	pl
 800bbac:	6963      	ldrpl	r3, [r4, #20]
 800bbae:	60a3      	str	r3, [r4, #8]
 800bbb0:	e7f4      	b.n	800bb9c <__swsetup_r+0xb0>
 800bbb2:	2000      	movs	r0, #0
 800bbb4:	e7f7      	b.n	800bba6 <__swsetup_r+0xba>
 800bbb6:	bf00      	nop
 800bbb8:	20000010 	.word	0x20000010
 800bbbc:	0800c034 	.word	0x0800c034
 800bbc0:	0800c054 	.word	0x0800c054
 800bbc4:	0800c014 	.word	0x0800c014

0800bbc8 <abort>:
 800bbc8:	b508      	push	{r3, lr}
 800bbca:	2006      	movs	r0, #6
 800bbcc:	f000 f898 	bl	800bd00 <raise>
 800bbd0:	2001      	movs	r0, #1
 800bbd2:	f7f6 f873 	bl	8001cbc <_exit>

0800bbd6 <__swhatbuf_r>:
 800bbd6:	b570      	push	{r4, r5, r6, lr}
 800bbd8:	460e      	mov	r6, r1
 800bbda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bbde:	2900      	cmp	r1, #0
 800bbe0:	b096      	sub	sp, #88	; 0x58
 800bbe2:	4614      	mov	r4, r2
 800bbe4:	461d      	mov	r5, r3
 800bbe6:	da08      	bge.n	800bbfa <__swhatbuf_r+0x24>
 800bbe8:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800bbec:	2200      	movs	r2, #0
 800bbee:	602a      	str	r2, [r5, #0]
 800bbf0:	061a      	lsls	r2, r3, #24
 800bbf2:	d410      	bmi.n	800bc16 <__swhatbuf_r+0x40>
 800bbf4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bbf8:	e00e      	b.n	800bc18 <__swhatbuf_r+0x42>
 800bbfa:	466a      	mov	r2, sp
 800bbfc:	f000 f89c 	bl	800bd38 <_fstat_r>
 800bc00:	2800      	cmp	r0, #0
 800bc02:	dbf1      	blt.n	800bbe8 <__swhatbuf_r+0x12>
 800bc04:	9a01      	ldr	r2, [sp, #4]
 800bc06:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800bc0a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800bc0e:	425a      	negs	r2, r3
 800bc10:	415a      	adcs	r2, r3
 800bc12:	602a      	str	r2, [r5, #0]
 800bc14:	e7ee      	b.n	800bbf4 <__swhatbuf_r+0x1e>
 800bc16:	2340      	movs	r3, #64	; 0x40
 800bc18:	2000      	movs	r0, #0
 800bc1a:	6023      	str	r3, [r4, #0]
 800bc1c:	b016      	add	sp, #88	; 0x58
 800bc1e:	bd70      	pop	{r4, r5, r6, pc}

0800bc20 <__smakebuf_r>:
 800bc20:	898b      	ldrh	r3, [r1, #12]
 800bc22:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800bc24:	079d      	lsls	r5, r3, #30
 800bc26:	4606      	mov	r6, r0
 800bc28:	460c      	mov	r4, r1
 800bc2a:	d507      	bpl.n	800bc3c <__smakebuf_r+0x1c>
 800bc2c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800bc30:	6023      	str	r3, [r4, #0]
 800bc32:	6123      	str	r3, [r4, #16]
 800bc34:	2301      	movs	r3, #1
 800bc36:	6163      	str	r3, [r4, #20]
 800bc38:	b002      	add	sp, #8
 800bc3a:	bd70      	pop	{r4, r5, r6, pc}
 800bc3c:	ab01      	add	r3, sp, #4
 800bc3e:	466a      	mov	r2, sp
 800bc40:	f7ff ffc9 	bl	800bbd6 <__swhatbuf_r>
 800bc44:	9900      	ldr	r1, [sp, #0]
 800bc46:	4605      	mov	r5, r0
 800bc48:	4630      	mov	r0, r6
 800bc4a:	f7fd fa71 	bl	8009130 <_malloc_r>
 800bc4e:	b948      	cbnz	r0, 800bc64 <__smakebuf_r+0x44>
 800bc50:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bc54:	059a      	lsls	r2, r3, #22
 800bc56:	d4ef      	bmi.n	800bc38 <__smakebuf_r+0x18>
 800bc58:	f023 0303 	bic.w	r3, r3, #3
 800bc5c:	f043 0302 	orr.w	r3, r3, #2
 800bc60:	81a3      	strh	r3, [r4, #12]
 800bc62:	e7e3      	b.n	800bc2c <__smakebuf_r+0xc>
 800bc64:	4b0d      	ldr	r3, [pc, #52]	; (800bc9c <__smakebuf_r+0x7c>)
 800bc66:	62b3      	str	r3, [r6, #40]	; 0x28
 800bc68:	89a3      	ldrh	r3, [r4, #12]
 800bc6a:	6020      	str	r0, [r4, #0]
 800bc6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bc70:	81a3      	strh	r3, [r4, #12]
 800bc72:	9b00      	ldr	r3, [sp, #0]
 800bc74:	6163      	str	r3, [r4, #20]
 800bc76:	9b01      	ldr	r3, [sp, #4]
 800bc78:	6120      	str	r0, [r4, #16]
 800bc7a:	b15b      	cbz	r3, 800bc94 <__smakebuf_r+0x74>
 800bc7c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bc80:	4630      	mov	r0, r6
 800bc82:	f000 f86b 	bl	800bd5c <_isatty_r>
 800bc86:	b128      	cbz	r0, 800bc94 <__smakebuf_r+0x74>
 800bc88:	89a3      	ldrh	r3, [r4, #12]
 800bc8a:	f023 0303 	bic.w	r3, r3, #3
 800bc8e:	f043 0301 	orr.w	r3, r3, #1
 800bc92:	81a3      	strh	r3, [r4, #12]
 800bc94:	89a0      	ldrh	r0, [r4, #12]
 800bc96:	4305      	orrs	r5, r0
 800bc98:	81a5      	strh	r5, [r4, #12]
 800bc9a:	e7cd      	b.n	800bc38 <__smakebuf_r+0x18>
 800bc9c:	08008ed1 	.word	0x08008ed1

0800bca0 <_malloc_usable_size_r>:
 800bca0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bca4:	1f18      	subs	r0, r3, #4
 800bca6:	2b00      	cmp	r3, #0
 800bca8:	bfbc      	itt	lt
 800bcaa:	580b      	ldrlt	r3, [r1, r0]
 800bcac:	18c0      	addlt	r0, r0, r3
 800bcae:	4770      	bx	lr

0800bcb0 <_raise_r>:
 800bcb0:	291f      	cmp	r1, #31
 800bcb2:	b538      	push	{r3, r4, r5, lr}
 800bcb4:	4604      	mov	r4, r0
 800bcb6:	460d      	mov	r5, r1
 800bcb8:	d904      	bls.n	800bcc4 <_raise_r+0x14>
 800bcba:	2316      	movs	r3, #22
 800bcbc:	6003      	str	r3, [r0, #0]
 800bcbe:	f04f 30ff 	mov.w	r0, #4294967295
 800bcc2:	bd38      	pop	{r3, r4, r5, pc}
 800bcc4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800bcc6:	b112      	cbz	r2, 800bcce <_raise_r+0x1e>
 800bcc8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bccc:	b94b      	cbnz	r3, 800bce2 <_raise_r+0x32>
 800bcce:	4620      	mov	r0, r4
 800bcd0:	f000 f830 	bl	800bd34 <_getpid_r>
 800bcd4:	462a      	mov	r2, r5
 800bcd6:	4601      	mov	r1, r0
 800bcd8:	4620      	mov	r0, r4
 800bcda:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bcde:	f000 b817 	b.w	800bd10 <_kill_r>
 800bce2:	2b01      	cmp	r3, #1
 800bce4:	d00a      	beq.n	800bcfc <_raise_r+0x4c>
 800bce6:	1c59      	adds	r1, r3, #1
 800bce8:	d103      	bne.n	800bcf2 <_raise_r+0x42>
 800bcea:	2316      	movs	r3, #22
 800bcec:	6003      	str	r3, [r0, #0]
 800bcee:	2001      	movs	r0, #1
 800bcf0:	e7e7      	b.n	800bcc2 <_raise_r+0x12>
 800bcf2:	2400      	movs	r4, #0
 800bcf4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800bcf8:	4628      	mov	r0, r5
 800bcfa:	4798      	blx	r3
 800bcfc:	2000      	movs	r0, #0
 800bcfe:	e7e0      	b.n	800bcc2 <_raise_r+0x12>

0800bd00 <raise>:
 800bd00:	4b02      	ldr	r3, [pc, #8]	; (800bd0c <raise+0xc>)
 800bd02:	4601      	mov	r1, r0
 800bd04:	6818      	ldr	r0, [r3, #0]
 800bd06:	f7ff bfd3 	b.w	800bcb0 <_raise_r>
 800bd0a:	bf00      	nop
 800bd0c:	20000010 	.word	0x20000010

0800bd10 <_kill_r>:
 800bd10:	b538      	push	{r3, r4, r5, lr}
 800bd12:	4d07      	ldr	r5, [pc, #28]	; (800bd30 <_kill_r+0x20>)
 800bd14:	2300      	movs	r3, #0
 800bd16:	4604      	mov	r4, r0
 800bd18:	4608      	mov	r0, r1
 800bd1a:	4611      	mov	r1, r2
 800bd1c:	602b      	str	r3, [r5, #0]
 800bd1e:	f7f5 ffbd 	bl	8001c9c <_kill>
 800bd22:	1c43      	adds	r3, r0, #1
 800bd24:	d102      	bne.n	800bd2c <_kill_r+0x1c>
 800bd26:	682b      	ldr	r3, [r5, #0]
 800bd28:	b103      	cbz	r3, 800bd2c <_kill_r+0x1c>
 800bd2a:	6023      	str	r3, [r4, #0]
 800bd2c:	bd38      	pop	{r3, r4, r5, pc}
 800bd2e:	bf00      	nop
 800bd30:	20001ed0 	.word	0x20001ed0

0800bd34 <_getpid_r>:
 800bd34:	f7f5 bfaa 	b.w	8001c8c <_getpid>

0800bd38 <_fstat_r>:
 800bd38:	b538      	push	{r3, r4, r5, lr}
 800bd3a:	4d07      	ldr	r5, [pc, #28]	; (800bd58 <_fstat_r+0x20>)
 800bd3c:	2300      	movs	r3, #0
 800bd3e:	4604      	mov	r4, r0
 800bd40:	4608      	mov	r0, r1
 800bd42:	4611      	mov	r1, r2
 800bd44:	602b      	str	r3, [r5, #0]
 800bd46:	f7f6 f808 	bl	8001d5a <_fstat>
 800bd4a:	1c43      	adds	r3, r0, #1
 800bd4c:	d102      	bne.n	800bd54 <_fstat_r+0x1c>
 800bd4e:	682b      	ldr	r3, [r5, #0]
 800bd50:	b103      	cbz	r3, 800bd54 <_fstat_r+0x1c>
 800bd52:	6023      	str	r3, [r4, #0]
 800bd54:	bd38      	pop	{r3, r4, r5, pc}
 800bd56:	bf00      	nop
 800bd58:	20001ed0 	.word	0x20001ed0

0800bd5c <_isatty_r>:
 800bd5c:	b538      	push	{r3, r4, r5, lr}
 800bd5e:	4d06      	ldr	r5, [pc, #24]	; (800bd78 <_isatty_r+0x1c>)
 800bd60:	2300      	movs	r3, #0
 800bd62:	4604      	mov	r4, r0
 800bd64:	4608      	mov	r0, r1
 800bd66:	602b      	str	r3, [r5, #0]
 800bd68:	f7f6 f807 	bl	8001d7a <_isatty>
 800bd6c:	1c43      	adds	r3, r0, #1
 800bd6e:	d102      	bne.n	800bd76 <_isatty_r+0x1a>
 800bd70:	682b      	ldr	r3, [r5, #0]
 800bd72:	b103      	cbz	r3, 800bd76 <_isatty_r+0x1a>
 800bd74:	6023      	str	r3, [r4, #0]
 800bd76:	bd38      	pop	{r3, r4, r5, pc}
 800bd78:	20001ed0 	.word	0x20001ed0

0800bd7c <_init>:
 800bd7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd7e:	bf00      	nop
 800bd80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bd82:	bc08      	pop	{r3}
 800bd84:	469e      	mov	lr, r3
 800bd86:	4770      	bx	lr

0800bd88 <_fini>:
 800bd88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd8a:	bf00      	nop
 800bd8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bd8e:	bc08      	pop	{r3}
 800bd90:	469e      	mov	lr, r3
 800bd92:	4770      	bx	lr
