<?xml version="1.0"?>
<LINTRA_CONFIGURATION>

  <!-- SoC Converged Lintra rule set -->

  <severity name="Fatal" level="1" cause_failure="yes"/>
  <severity name="Error" level="2" cause_failure="yes"/>
  <severity name="Warning" level="7" cause_failure="no"/>
  <severity name="Info" level="8" cause_failure="no"/>

  <rule_group id="Coding Style Basic" active="no"/>
  <rule_group id="Dare" active="no"/>
  <rule_group id="Lintra Built-in Rules" active="no"/>
  <rule_group id="INVOCATION " active="no"/>
  <rule_group id="CODING_STYLE " active="no"/>
  <rule_group id="GENERAL " active="no"/>
  <rule_group id="LIRA_API " active="no"/>
  <rule_group id="LANGUAGE " active="no"/>
  <rule_group id="TOOL_LIMITATION " active="no"/>
  <rule_group id="SYNTHESIS " active="no"/>
  <rule_group id="Vams Coding Style" active="no"/>
  <rule_group id="SVA Coding Style" active="no"/>
  <rule_group id="Project Rules" active="no">
     <param type="alphanumeric" name="regexp_forbiddenMacros" value="^((?:LS_\w*)$|ISO_(HIGH|LOW)|AND_ISO|EPG)"/>
  </rule_group>
  <rule_group id="Partitioner Rules" active="no"/>
  <rule_group id="Connectivity Rules" active="no"/>
  <rule_group id="Dft Rules" active="no">
        <param type="alphanumeric" name="clock_pins" value=""/>
        <param type="alphanumeric" name="top_module_input_values" value=""/>
  </rule_group>


<!-- Syntax issues -->
  <rule id="0895" active="yes" severity="Fatal" desc="Packed array type cannot have an unpacked base type"/>
  <rule id="0230" active="yes" severity="Fatal" desc="Illegal range specification"/>
  <rule id="1051" active="yes" severity="Fatal" desc="Verilog syntax error"/>
  <rule id="0201" active="yes" severity="Fatal" desc="Part select is out of bound"/>


  <rule id="50000" active="yes" severity="Error" desc="Syntax - Use always_comb or a macro (for state) instead of always@"/>
  <rule id="50002" active="yes" severity="Error" desc="Syntax - No X assignments outside of casex statements allowed"/>
  <rule id="52523" active="yes" severity="Error" desc="Syntax - Repeated define/parameter">
    <param type="alphanumeric" name="checkbothDefnPar" value="no"/>
    <param type="alphanumeric" name="identifiers" value=""/>
  </rule>
  <rule id="50504" active="yes" severity="Error" desc="Syntax - synopsys 'parallel' and 'full' directives are not allowed"/>
  <rule id="50005" active="yes" severity="Error" desc="Syntax - No clock signals allowed in casex selects"/>


  <rule id="52513" active="yes" severity="Warning" desc="Repeated define/parameter: same value"/>
  <rule id="50543" active="yes" severity="Warning" desc="Syntax - variable inconsistent across loop definition"/>



<!-- Synthesis issues -->
  <rule id="0517" active="yes" severity="Fatal" desc="Blocking and non-blocking statements in the same always block"/>


  <rule id="0566" active="yes" severity="Error" desc="Non synthesizable case equality"/>
  <rule id="0567" active="yes" severity="Error" desc="Non synthesizable case equality"/>
  <rule id="2084" active="yes" severity="Error" desc="Signal driven in a block controlled by edge-sensitive logic, has a synchronous part which is only an explicit retain. Lira will model the signal as a latch"/>
  <rule id="2128" active="yes" severity="Error" desc="Ignored drive strength of an assignment"/>
  <rule id="2047" active="yes" severity="Error" desc="Nonsynthesizable x or z in equality operation"/>
  <rule id="2045" active="yes" severity="Error" desc="Case Not Full"/>
  <rule id="8213" active="yes" severity="Error" desc="Non synthesis ignored construct"/>
  <rule id="1257" active="yes" severity="Error" desc="Events on statements are ignored"/>
  <rule id="1461" active="yes" severity="Error" desc="Hierarchial identifiers warning"/>
  <rule id="2048" active="yes" severity="Error" desc="Use of x value in the case item expression of a casez statement is nonsynthesizable"/>
  <rule id="2041" active="yes" severity="Error" desc="Variable initialization is ignored"/>
  <rule id="8212" active="yes" severity="Error" desc="Non syn non supported construct"/>
  <rule id="1462" active="yes" severity="Error" desc="Trireg nets are not part of the Verilog synthesis level"/>
  <rule id="1464" active="yes" severity="Error" desc="Tri0 nets aren't part of the Verilog synthesis level"/>
  <rule id="1465" active="yes" severity="Error" desc="Trireg nets are not part of the Verilog synthesis level"/>
  <rule id="1467" active="yes" severity="Error" desc="Nonsynthesizable statement"/>
  <rule id="0507" active="yes" severity="Error" desc="Flop without synchronous part. Lira will model the signal as a latch"/>
  <rule id="0536" active="yes" severity="Error" desc="Flop without async or sync parts"/>
  <rule id="0843" active="yes" severity="Error" desc="Event on complex expression is non-synthesizable"/>
  <rule id="1490" active="yes" severity="Error" desc="Do while statements aren't part of the Verilog synthesis level"/>
  <rule id="1307" active="yes" severity="Error" desc="Non-synthesizable real constants"/>
  <rule id="1466" active="yes" severity="Error" desc="UDPs aren't part of the Verilog synthesis level"/>
  <rule id="0219" active="yes" severity="Error" desc="Multiple timing controls on a single statement are not supported"/>
  <rule id="1308" active="yes" severity="Error" desc="Non-synthesizable system function"/>
  <rule id="1309" active="yes" severity="Error" desc="Non-synthesizable system task"/>
  <rule id="2213" active="yes" severity="Error" desc="Begin-end block in generate region for SV"/>
  <rule id="8221" active="yes" severity="Error" desc="Explicit literal size too small. Value truncated"/>
  <rule id="2055" active="yes" severity="Error" desc="Width mismatch with truncation of constant. Constant value truncated with data loss"/>
  <rule id="1492" active="yes" severity="Error" desc="Repeat statements aren't part of the Verilog synthesis level"/>
  <rule id="2186" active="yes" severity="Error" desc="Non-synthesizable system function"/>
  <rule id="68097" active="yes" severity="Error" desc="Unsynthesizable implicit sequential logic: event control expression may not have more than one edge">
    <map_rule id="80097" />
  </rule>
  <rule id="60060" active="yes" severity="Error" desc="Duplicate signal found in process list"/>
  <rule id="60041" active="yes" severity="Error" desc="Non-constant asynchronous set/reset expression in edge sensitive logic driving may cause synthesis-simulation mismatches"/>
  <rule id="60070" active="yes" severity="Error" desc="Unpacked union shouldn't be used because it is not synthesizable"/>
  <rule id="60211" active="yes" severity="Error" desc="Case statement has duplicate/identical condition">
    <map_rule id="80098" />
  </rule>
  <rule id="60102" active="yes" severity="Error" desc="Edges of multiple clocks were used in same always block"/>
  <rule id="50003" active="yes" severity="Error" desc="No clock signals allowed on the right hand side of always_comb blocks"/>
  <rule id="60053" active="yes" severity="Error" desc="Repeat statements aren't part of the Verilog synthesis level"/>
  <rule id="68802" active="yes" severity="Error" desc="Auto-assignments such as a++ and --b are considered as non-synthesizable"/>
  <rule id="60047" active="yes" severity="Error" desc="jump statement is not allowed"/>
  <rule id="60063" active="yes" severity="Error" desc="Integer type shouln't be used on port instance"/>
  <rule id="60049" active="yes" severity="Error" desc="Non-constant delay"/>


  <rule id="1310" active="yes" severity="Warning" desc="Initial blocks ignored"/>
  <rule id="0209" active="yes" severity="Warning" desc="Non occurring loop"/>
  <rule id="60038" active="yes" severity="Warning" desc="Module without output"/>
  <rule id="60159" active="yes" severity="Warning" desc="global definition of typedefs,paramters,import,include statements not allowed"/>


<!-- Simulation issues -->
  <rule id="0207" active="yes" severity="Fatal" desc="Infinite loop"/>


  <rule id="0529" active="yes" severity="Error" desc="Used but unassigned internal signal"/>
  <rule id="2216" active="yes" severity="Error" desc="Blocking and nonblocking assignments under -dv switch"/>

  <rule id="60000" active="yes" severity="Error" desc="Read before write in always_comb block not allowed"/>
  <rule id="60073" active="yes" severity="Error" desc="Function does not return a value in every conditional branch"/>
  <rule id="60028" active="yes" severity="Error" desc="Blocking assignments in sequential block.  Possible different results in pre and post synthesis"/>
  <rule id="60029" active="yes" severity="Error" desc="Non-blocking assignments in combinational block. Possible racing"/>
  <rule id="60061" active="yes" severity="Error" desc="Signal in sensitivity list changed in the block"/>
  <rule id="60012" active="yes" severity="Error" desc="Object declaration masks earlier declaration in a parent scope"/>
  <rule id="60018" active="yes" severity="Error" desc="Confusing reliance on operator precedence">
    <param type="alphanumeric" name="allowedOpPrecedence" value="(a + b * c)(a - b * c)(a + b / c)(a - b / c)"/>
  </rule>
  <rule id="60019" active="yes" severity="Error" desc="Loop variable is not an integer. Using a loop variable with a width that is insufficient to represent the loop bound may result in an endless loop"/>
  <rule id="60042" active="yes" severity="Error" desc="Clock signal used as set/reset"/>
  <rule id="60062" active="yes" severity="Error" desc="Incomplete sensitivity list"/>
  <rule id="2147" active="yes" severity="Error" desc="Zero delay loop in the design. Combi loop."/>
  <rule id="60099" active="yes" severity="Warning" desc="Zero delay loop. Needed to invoke 2147"/>


<!-- Connectivity issues -->
  <rule id="0261" active="yes" severity="Fatal" desc="Illegal type merging in bus propagation"/>
  <rule id="0294" active="yes" severity="Fatal" desc="Too many ports"/>


  <rule id="2223" active="yes" severity="Error" desc="Port connection width mismatch"/>
  <rule id="2263" active="yes" severity="Error" desc="Illegal unsized literal usage in concatenation"/>
  <rule id="0217" active="yes" severity="Error" desc="Illegal procedural assignment"/>

  <rule id="60006" active="yes" severity="Error" desc="Ports connected crossedly"/>
  <rule id="60009a" active="yes" severity="Error" desc="Unconnected input/inout port">
    <param type="alphanumeric" name="checkModulesOnly" value="1"/>
        <map_rule id="60009" />
    </rule>
  <rule id="60009b" active="yes" severity="Warning" desc="Unconnected output port">
    <param type="alphanumeric" name="checkModulesOnly" value="1"/>
        <map_rule id="60009" />
    </rule>
  <rule id="60024a" active="yes" severity="Error" desc="Deliberately unconnected input/inout port">
    <param type="alphanumeric" name="checkModulesOnly" value="1"/>
        <map_rule id="60024" />
    </rule>
  <rule id="60024b" active="yes" severity="Warning" desc="Deliberately unconnected output port">
    <param type="alphanumeric" name="checkModulesOnly" value="1"/>
        <map_rule id="60024" />
    </rule>

  <rule id="70023" active="yes" severity="Error" desc="asynchronous set/reset pin of a flop is driven by combinational logic"/>
  <rule id="70022" active="yes" severity="Warning" desc="Potential race condition between clock and enable of a flop"/>
  <rule id="70024" active="yes" severity="Warning" desc="Potential output feedback race for latch"/>

  <!-- width mismatch -->
  <rule id="0396" active="yes" severity="Error" desc="Width mismatch with extention"/>
  <rule id="2058" active="yes" severity="Warning" desc="Output signal never assigned"/>
  <rule id="2056" active="yes" severity="Warning" desc="Width mismatch with extension of constant"/>
  <rule id="0393" active="yes" severity="Warning" desc="Width mismatch with extention"/>


<!-- Coding Style -->
  <rule id="0374" active="yes" severity="Fatal" desc="Undefined symbol in occurrence"/>
  <rule id="0208" active="yes" severity="Fatal" desc="Loop bounds are not statically computable"/>
  <rule id="0560" active="yes" severity="Error" desc="Non latch in always latch"/>
  <rule id="0561" active="yes" severity="Error" desc="Non flop in always ff"/>
  <rule id="1254" active="yes" severity="Error" desc="Signal not declared; considered a signal of default_nettype"/>
  <rule id="2042" active="yes" severity="Error" desc="use of assignment pattern without preceding apostrophe"/>
  <rule id="2034" active="yes" severity="Error" desc="condition exceeds variable range"/>
  <rule id="2224" active="yes" severity="Error" desc="Asynchronous part of a flip-flop has no assignment"/>
  <rule id="0559" active="yes" severity="Error" desc="Non combinational in always_comb"/>
  <rule id="0563" active="yes" severity="Error" desc="Bus in always comb"/>
  <rule id="2121" active="yes" severity="Error" desc="Asynchronous part of a flip-flop has no assignment"/>
  <rule id="2035" active="yes" severity="Error" desc="Multi-bit control expression"/>
  <rule id="2028" active="yes" severity="Error" desc="Declaration of array range has LSB greater than the MSB. This is an unconventional range declaration"/>
  <rule id="2218" active="yes" severity="Error" desc="Translate_off pragma"/>
  <rule id="2057" active="yes" severity="Error" desc="Output used but unmodified"/>
  <rule id="2165" active="yes" severity="Error" desc="Latch was inferred within an always block other than always_latch block"/>
  <rule id="1460" active="yes" severity="Error" desc="write to XMR. unrecommended coding style"/>
  <rule id="0527" active="yes" severity="Warning" desc="Input signal is never used"/>
  <rule id="2269" active="yes" severity="Warning" desc="Implicit cast to Enum"/>
  <rule id="0241" active="yes" severity="Warning" desc="Part select might be out of bounds"/>
  <rule id="0525" active="yes" severity="Warning" desc="Drivers in multiple blocks"/>
  <rule id="0530" active="yes" severity="Warning" desc="Ioput is not assigned or used"/>
  <rule id="0297" active="yes" severity="Warning" desc="Structure of instances non equivalent port type"/>
  <rule id="0301" active="yes" severity="Warning" desc="Undefined expression value"/>
  <rule id="0018" active="yes" severity="Warning" desc="Unused signals listed"/>
  <rule id="1139" active="yes" severity="Warning" desc="Default statement is not last"/>
  <rule id="2029" active="yes" severity="Warning" desc="Indexed part select can not address all bits in range"/>
  <rule id="2033" active="yes" severity="Warning" desc="Bit length mismatch in conditional operator branches"/>
  <rule id="2044" active="yes" severity="Warning" desc="Full case violation; The case statement is marked as full but does not cover all cases"/>
  <rule id="2046" active="yes" severity="Warning" desc="Logical operation on multi-bit expression; According to the language semantics, a reduction or is implied"/>
  <rule id="0537" active="yes" severity="Warning" desc="Explicit retain ignored"/>
  <rule id="2049" active="yes" severity="Warning" desc="Possible loss of data in multiplication"/>
  <rule id="0531" active="yes" severity="Warning" desc="Internal signal is never assigned"/>

  <rule id="60119" active="yes" severity="Error" desc="States can only be updated on same clock phase"/>
  <rule id="60003" active="yes" severity="Error" desc="Implicit port connection in instance '%s', replace by named connection"/>
  <rule id="60039" active="yes" severity="Error" desc="Multiple modules in file">
	<param type="alphanumeric" name="IgnoreFilesRegExp" value="(ctech|LVISION|_map\.sv$|\.lib$)"/>
  </rule>
  <rule id="60040" active="yes" severity="Error" desc="File name differs from module name">
   <param type="alphanumeric" name="IgnoreFilesRegExp" value="(ctech|LVISION|_map\.sv$|\.lib$)"/>
  </rule>
  <rule id="60013" active="yes" severity="Error" desc="Object names should be case insensitive">
    <param type="alphanumeric" name="SEG" value="yes" /> 
  </rule>
  <rule id="68010" active="yes" severity="Error" desc="Constant names must start with a letter and only consist of uppercase letters, alphanumerics and underscores">
  <map_rule id="80010" />
  </rule>
  <rule id="60086" active="yes" severity="Error" desc="Function in $root is not automatic"/>
  <rule id="60137" active="yes" severity="Error" desc="Use automatic functions/tasks in modules and interfaces">
    <map_rule id="81061" />
  </rule>
  <rule id="52544" active="yes" severity="Error" desc="RTL signal should not be modified in instrumentation block"/>
  <rule id="50502" active="yes" severity="Error" desc="Naming - Variable names must start with alpha and contain only alphanumerics and underscores"/>
  <rule id="60034" active="yes" severity="Error" desc="The use of escaped name is not allowed">
    <param type="alphanumeric" name="exception_regexp" value=""/>
    <param type="alphanumeric" name="IgnoreFilesRegExp" value=".*(\.tinc\.vs|\.mtinc\.vs|\.binc\.vs|\.mbinc\.vs|\.ports\.v|_sos\.vs|_soc\.vs)$"/>  
</rule>
  <rule id="68009" active="yes" severity="Error" desc="Signal name length is too long">
    <param type="numeric" name="port_max_length" value="128"/>
    <map_rule id="80009" />
  </rule>
  <rule id="68012" active="yes" severity="Error" desc="Signal name cannot be the same as unit/module name">
    <map_rule id="80012" />
  </rule>
  <rule id="60130" active="yes" severity="Error" desc="Unnamed generate blocks including declarations or instantiations are not allowed"/>
  <rule id="60015" active="yes" severity="Error" desc="Use if x or z in case item"/>
  <rule id="60004" active="yes" severity="Error" desc="Instance assigns parameters by order, rather than by name"/>
  <rule id="60007" active="yes" severity="Error" desc="Null port in module definition"/>
  <rule id="60008" active="yes" severity="Error" desc="Expression used in port connection"/>                      
  <rule id="60103" active="yes" severity="Error" desc="No event control in always block"/>
  <rule id="60104" active="yes" severity="Error" desc="Redefinition of macro in a file"/>
  <rule id="68099" active="yes" severity="Error" desc="Should use the SystemVerilog port declaration style - mode, type and vector range. No assumption is allowed">
    <map_rule id="80099" />
  </rule>
  <rule id="68096" active="yes" severity="Error" desc="Negative edge flops should not be used">
    <map_rule id="80096" />
  </rule>
  <rule id="60118" active="yes" severity="Error" desc="Loop indices should use local declarations"/>

  <rule id="60037" active="yes" severity="Warning" desc="Incorrect case in parameter name">
    <param type="alphanumeric" name="case" value="CASE_UPPER" />
  </rule>
  <rule id="50503" active="yes" severity="Warning" desc="Naming - Variable names must start with alpha and contain only alphanumerics and underscores"/>
  <rule id="60044" active="yes" severity="Warning" desc="Assignment in net declaration"/>
  <rule id="60011" active="yes" severity="Warning" desc="Case statement has non-constant case label"/>
  <rule id="60064" active="yes" severity="Warning" desc="Non local variable used in function"/>
  <rule id="60057" active="yes" severity="Warning" desc="Unknown directive"/>
  <rule id="50514" active="yes" severity="Warning" desc="File header is not present or of the correct format">
  <param type="alphanumeric" name="extensions" value="v sv svh vh vs" /> 
   <param type="alphanumeric" name="header_regexp"
    value='.*\s+INTEL CONFIDENTIAL\s*\n.*\s+Copyright (\d\d\d\d - \d\d\d\d|\d\d\d\d) Intel Corporation All Rights Reserved.\s*\n.*The source code contained or described herein and all documents related.*to the source code \("Material"\) are owned by Intel Corporation or its.*suppliers or licensors. Title to the Material remains with Intel.*Corporation or its suppliers and licensors. The Material contains trade.*secrets and proprietary and confidential information of Intel or its.*suppliers and licensors. The Material is protected by worldwide copyright.*and trade secret laws and treaty provisions. No part of the Material may.*be used, copied, reproduced, modified, published, uploaded, posted,.*transmitted, distributed, or disclosed in any way without Intel.* prior.*express written permission.\s*\n.*No license under any patent, copyright, trade secret or other intellectual.*property right is granted to or conferred upon you by disclosure or.*delivery of the Materials, either expressly, by implication, inducement,.*estoppel or otherwise. Any license under such intellectual property rights.*must be express and approved by Intel in writing..*' />
    <map_rule id="80029" /> 
  </rule>
  <rule id="60032" active="yes" severity="Warning" desc="Dangling else"/>
  <rule id="60056" active="yes" severity="Warning" desc="Type name does not follow convention">
    <param type="alphanumeric" name="name_convention" value="_t$"/>
  </rule>
  <rule id="68092" active="yes" severity="Warning" desc="Empty begin-end block">
    <map_rule id="80092" />
  </rule>

<!-- Language -->
  <rule id="0228" active="yes" severity="Fatal" desc="Variable index out of bound"/>
  <rule id="0233" active="yes" severity="Fatal" desc="The conditional generate statement is not statically computable"/>
  <rule id="0249" active="yes" severity="Fatal" desc="Illegal assignment to the for loop iteration variable"/>
  <rule id="0314" active="yes" severity="Fatal" desc="Illegal procedural continuous assign"/>
  <rule id="0371" active="yes" severity="Fatal" desc="Duplicate declaration"/>
  <rule id="0373" active="yes" severity="Fatal" desc="Illegal expression inside a structure of instances. Currently only type/typeof expressions are allowed"/>
  <rule id="0379" active="yes" severity="Fatal" desc="Non integral arg in indexed part select"/>
  <rule id="0802" active="yes" severity="Fatal" desc="Slice on non sliceable type"/>
  <rule id="0819" active="yes" severity="Fatal" desc="Positive integer expected"/>
  <rule id="0835" active="yes" severity="Fatal" desc="Slice selects non continuous range"/>
  <rule id="0845" active="yes" severity="Fatal" desc="Duplicate enumerate encodings"/>
  <rule id="0864" active="yes" severity="Fatal" desc="Non const arg in constant part select"/>
  <rule id="0865" active="yes" severity="Fatal" desc="Non const width in indexed part select"/>
  <rule id="0886" active="yes" severity="Fatal" desc="Unpacked member of packed union or struct"/>
  <rule id="0887" active="yes" severity="Fatal" desc="Members of different size in packed union"/>
  <rule id="0888" active="yes" severity="Fatal" desc="Undefined port direction"/>
  <rule id="0898" active="yes" severity="Fatal" desc="Illegal cast on non integral type"/>
  <rule id="8207" active="yes" severity="Fatal" desc="Illegal cast on non integral type"/>
  <rule id="0296" active="yes" severity="Fatal" desc="Structure of instances illegal port size"/>
  <rule id="0277" active="yes" severity="Fatal" desc="Illegal defparam statement"/>
  <rule id="0390" active="yes" severity="Fatal" desc="Illegal disable"/>
  <rule id="2083" active="yes" severity="Warning" desc="Declarations in compilation-unit scope"/>


<!-- Tool_Limitation -->
  <rule id="0260" active="yes" severity="Fatal" desc="Unsupported loop step"/>
  <rule id="0081" active="yes" severity="Fatal" desc="Nested modules"/>
  <rule id="2023" active="yes" severity="Fatal" desc="The cross module reference is multiple driven which is currently not supported"/>
  <rule id="9200" active="yes" severity="Fatal" desc="Non supported sv construct yet"/>


<!-- Low Power -->
  <!-- rule 60010 includes check for: Power nets should not exist in RTL -->
  <rule id="60010" active="yes" severity="Error" desc="Signal/member names cannot contain project reserved words">
   <param type="alphanumeric" name="keywords" value="^semaphore$ ^gnd$ ^above$ ^abs$ ^absdelay$ ^acos$ ^acosh$ ^ac_stim$ ^aliasparam$ ^analog$ ^analysis$ ^asin$ ^asinh$ ^atan$ ^atan2$ ^atanh$ ^branch$ ^ceil$ ^connectrules$ ^cos$ ^cosh$ ^ddt$ ^ddx$ ^discipline$ ^driver_update$ ^enddiscipline$ ^endconnectrules$ ^exclude$ ^exp$ ^final_step$ ^flicker_noise$ ^floor$ ^flow$ ^from$ ^ground$ ^hypot$ ^idt$ ^idtmod$ ^inf$ ^initial_step$ ^laplace_nd$ ^laplace_np$ ^laplace_zd$ ^laplace_zp$ ^last_crossing$ ^limexp$ ^ln$ ^log$ ^max$ ^min$ ^nature$ ^net_resolution$ ^noise_table$ ^paramset$ ^potential$ ^pow$ ^pulldown$ ^sin$ ^sinh$ ^slew$ ^tan$ ^tanh$ ^timer$ ^transition$ ^white_noise$ ^wreal$ ^zi_nd$ ^zi_np$ ^zi_zd$ ^VCC ^vcc" />
    <map_rule id="80100" />
  </rule>
  <rule id="72950" active="yes" severity="Error" desc="power statements should not exist in RTL"/>
  <rule id="72951" active="yes" severity="Error" desc="stop and kill should be avoided in RTL"/>
  <rule id="60117" active="yes" severity="Error" desc="Forbidden (power) macro should not be used"/>


<!-- DFT rules -->
  <rule id="80510" active="yes" severity="Error" desc="Clocks cannot drive flip-flop resets or sets; Clock/Reset swapped"/>


<!-- Emulation rules  -->
  <rule id="0266" active="yes" severity="Fatal" desc="Nonsynthesizable do-while statement"/>
  <rule id="0564" active="yes" severity="Fatal" desc="Non comb multiple drivers"/>
  <rule id="0568" active="yes" severity="Fatal" desc="Non synthesizable system function"/>
  <rule id="0569" active="yes" severity="Fatal" desc="Non synthesizable user def system function"/>
  <rule id="1221" active="yes" severity="Fatal" desc="Unsupported udp table"/>
  <rule id="0227" active="yes" severity="Fatal" desc="Recursive procedure call"/>
  <rule id="0288" active="yes" severity="Fatal" desc="Nonsynthesizable while statement"/>
  <rule id="0289" active="yes" severity="Fatal" desc="Nonsynthesizable repeat statement"/>
  <rule id="0292" active="yes" severity="Fatal" desc="Nonsynthesizable forever statement"/>
  <rule id="0310" active="yes" severity="Fatal" desc="Disable non enclosing block"/>
  <rule id="0518" active="yes" severity="Fatal" desc="Edge and level event list"/>
  <rule id="1340" active="yes" severity="Fatal" desc="Flop modeling posedge polarity mismatch"/>
  <rule id="1341" active="yes" severity="Fatal" desc="Flop modeling negedge polarity mismatch"/>
  <rule id="1342" active="yes" severity="Fatal" desc="Cannot infer flop clock"/>
  <rule id="2030" active="yes" severity="Error" desc="assignment to input"/>
  <rule id="2082" active="yes" severity="Error" desc="Nonsynthesizable macromodule keyword"/>
  <rule id="2166" active="yes" severity="Error" desc="Symbol is used before its definition"/>
  <rule id="1105" active="yes" severity="Error" desc="wire redefinition causes DesignCompiler failure during synthesis run"/>
  <rule id="60078" active="yes" severity="Warning" desc="Limit number of read and write operations per memory instance"/>


<!-- IPDS automation rules -->
   <rule id="68000" active="yes" severity="Error" desc="fuse puller module should be instantiated and have unique instance name"/>


<!-- CTECH rules -->
   <rule id="60152" active="yes" severity="Error" desc="Do not use specified pattern when including a file">
        <param type="alphanumeric" name="PatternRegexp" value='(.*ctech*|.*_macro_tech_map\.vh$)'/>
   </rule>
   <rule id="60701" active="yes" severity="Error" desc="Module specified should be instantiated inside a specific module">
 	<param type="alphanumeric" name="ModulesRegExp" value="^(b12.*|d04.*|b05.*|b14.*|cc0.*|ec0.*|e05.*|yc8.*|fa0.*|f05.*)"/>
 	<param type="alphanumeric" name="ParentModule" 	value="ctech_lib.*"/>
   </rule>
   <rule id="60702" active="yes" severity="Error" desc="No `ifdef inside map file"/>
   <rule id="60703" active="yes" severity="Error" desc="Every Module in map file should instantiate ctech_lib">
         <param type="alphanumeric" name="CtechLibRegExp" value="ctech_lib_*"/>
   </rule>
   <rule id="60704" active="yes" severity="Info" desc="Inside a map file every module name should match _ctech_">
         <param type="alphanumeric" name="modulename_RegExp" value=".*_ctech_.*"/>
   </rule>
   <rule id="60706" active="yes" severity="Error" desc="ctech_lib should be instantiated only inside a map file"/>


<!-- VISA rules -->
   <rule_group id="Visa Rules" active="no">
      <param type="alphanumeric" name="visaModulesRegexp" value="visa_.*_mux"/>
      <param type="alphanumeric" name="visaInputPort2CheckRegexp" value="lane_in|src_clk"/>
   </rule_group>
   
   <rule id="70600" active="yes" severity="Error" desc="Visa module input port is driven by DFT array module output (IPDS 251)">
      <param type="alphanumeric" name="dftArrayModulesRegexp" value="(dfx_wrapper|MSWT_WRP)"/>
   </rule>
   <rule id="70601" active="yes" severity="Error" desc="Visa module input port is driven by top-level input. Buffers/inverters do not change that fact (IPDS: 255)"/>
    <rule id="70602" active="yes" severity="Error" desc="Visa module input is driven by not rising flop or not active high latch "/>
    <rule id="70603" active="yes"  severity="Error" desc="Visa module input port is driven by clock"/>
    <rule id="70605" active="yes" severity="Info" desc="Visa module instance does not have visa attribute"/>
    <rule id="70605_info" active="yes" severity="Info" desc="Visa module instance does not have visa attribute"/>
    <rule id="70606" active="yes" severity="Error" desc="Visa module port is not driven by top-level input. Buffers/inverters are allowed"/>
    <rule id="70607" active="yes" severity="Warning" desc="Visa module instance is not found in the design"/>
    <rule id="70608" active="yes" severity="Error" desc="Visa module instance has more output lanes than the specified maximum"/>
    <rule id="70609" active="yes" severity="Error" desc="Visa module instance has non-empty assignment to xbar_out"/>
    <rule id="70610" active="yes" severity="Error" desc=" Total number of VISA data bits on IP output port list must be no more than 16/small, 32/medium, 64/large"/>
    <rule id="70611" active="yes" severity="Error" desc="Visa Probe Signals Limit"/>
    <rule id="70612" active="yes" severity="Error" desc="Visa module config input port is not driven by top-level input or config output port"/>


<!-- DFx Rules -->
  <rule id="54005" active="yes" severity="Error" desc="General - Print summary of memories"/>
  <rule id="54006" active="yes" severity="Error" desc="Memories sanity check"/>
  <rule id="54007" active="yes" severity="Error" desc="Memories parameter check"/>
  <rule id="54009" active="yes" severity="Error" desc="No functional logic allowed in BIST-Wrapper"/>  


<!-- FEBE rules -->
   <rule id="68801" active="yes" severity="Error" desc=" Automatic variables in static tasks and functions are considered as non-synthesizable as they are defined in the document"/>
  <rule id="68803" active="yes" severity="Error" desc="counting assertion system functions (onehot, onehot0, countones, and isunknown) are considered as non-synthesizable as they are defined in the document"/>
  <rule id="68804" active="yes" severity="Error" desc="The cast system functions (cast) is considered as non-synthesizable as they are defined in the document"/>
  <rule id="68805" active="yes" severity="Error" desc="Forward declarations of typedefs are considered as non-synthesizable as they are defined in the document"/>



<!-- Rules for evaluataion -->
<!-- Rule 0214 should be covered by combination of rules 60009a/b and 60024a/b. Once this is confirmed rule 0214 could be removed -->
  <rule id="0214" active="yes" severity="Warning" desc="Unconnected port"/>

<!-- Rule 70036 is an old implementataion which has perfomance and correctness issues. We plan to substitute it by rule 70036_simple, which is being evaluated -->
  <rule id="70036" active="yes" severity="Warning" desc="Signal fan out does not reach a PO of its parent module"/>
  <rule id="70036_simple" active="yes" severity="Warning" desc="Internal signal is driven but unused"/>
  <rule id="70044_simple" active="yes" severity="Warning" desc="Internal signal is used but undriven"/>

<!-- Evaluate rule 60131, should it substitute rule 60043? -->
  <rule id="60043" active="yes" severity="Error" desc="Suspicious use of semicolon"/>
  <rule id="60131" active="yes" severity="Warning" desc="Stand-alone semicolon"/>

<!-- evaluate the following rules to be enabled as Errors -->
  <rule id="60175" active="yes" severity="Warning" desc="Duplicated implicit signals"/>
  <rule id="60076" active="yes" severity="Warning" desc="Function does not assign to all bits"/>
  <rule id="0510"  active="yes" severity="Warning" desc="Usage of mdr switch/attribute"/>



</LINTRA_CONFIGURATION>


