{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678805668181 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678805668181 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 14 07:54:28 2023 " "Processing started: Tue Mar 14 07:54:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678805668181 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805668181 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_lab -c VGA_lab " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_lab -c VGA_lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805668181 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678805668459 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678805668459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_lab.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vga_lab.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_lab " "Found entity 1: VGA_lab" {  } { { "VGA_lab.bdf" "" { Schematic "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/VGA_lab.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805673658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805673658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_control-vga " "Found design unit 1: vga_control-vga" {  } { { "vga_control.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/vga_control.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805673916 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_control " "Found entity 1: vga_control" {  } { { "vga_control.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/vga_control.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805673916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805673916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "make_image1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file make_image1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 make_image1-image " "Found design unit 1: make_image1-image" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805673918 ""} { "Info" "ISGN_ENTITY_NAME" "1 make_image1 " "Found entity 1: make_image1" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805673918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805673918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lfsr_2-rtl " "Found design unit 1: lfsr_2-rtl" {  } { { "lfsr_2.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/lfsr_2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805673919 ""} { "Info" "ISGN_ENTITY_NAME" "1 lfsr_2 " "Found entity 1: lfsr_2" {  } { { "lfsr_2.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/lfsr_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805673919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805673919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lfsr_1-rtl " "Found design unit 1: lfsr_1-rtl" {  } { { "lfsr_1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/lfsr_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805673920 ""} { "Info" "ISGN_ENTITY_NAME" "1 lfsr_1 " "Found entity 1: lfsr_1" {  } { { "lfsr_1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/lfsr_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805673920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805673920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lfsr-rtl " "Found design unit 1: lfsr-rtl" {  } { { "lfsr.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/lfsr.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805673921 ""} { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "lfsr.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/lfsr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805673921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805673921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-clock_divider " "Found design unit 1: clock_divider-clock_divider" {  } { { "clock_divider.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/clock_divider.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805673923 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/clock_divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805673923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805673923 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_lab " "Elaborating entity \"VGA_lab\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1678805673945 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "lfsr_1 inst6 " "Block or symbol \"lfsr_1\" of instance \"inst6\" overlaps another block or symbol" {  } { { "VGA_lab.bdf" "" { Schematic "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/VGA_lab.bdf" { { 552 672 816 632 "inst6" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1678805673945 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "make_image1 inst11 " "Block or symbol \"make_image1\" of instance \"inst11\" overlaps another block or symbol" {  } { { "VGA_lab.bdf" "" { Schematic "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/VGA_lab.bdf" { { 472 240 456 648 "inst11" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1678805673945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_control vga_control:inst " "Elaborating entity \"vga_control\" for hierarchy \"vga_control:inst\"" {  } { { "VGA_lab.bdf" "inst" { Schematic "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/VGA_lab.bdf" { { 192 232 456 400 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805673946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "make_image1 make_image1:inst11 " "Elaborating entity \"make_image1\" for hierarchy \"make_image1:inst11\"" {  } { { "VGA_lab.bdf" "inst11" { Schematic "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/VGA_lab.bdf" { { 472 240 456 648 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805673947 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ball_x_motion make_image1.vhd(35) " "Verilog HDL or VHDL warning at make_image1.vhd(35): object \"ball_x_motion\" assigned a value but never read" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678805673948 "|VGA_lab|make_image1:inst11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ball_x_motion_2 make_image1.vhd(42) " "Verilog HDL or VHDL warning at make_image1.vhd(42): object \"ball_x_motion_2\" assigned a value but never read" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678805673948 "|VGA_lab|make_image1:inst11"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ball_y_pos_3 make_image1.vhd(51) " "VHDL Signal Declaration warning at make_image1.vhd(51): used implicit default value for signal \"ball_y_pos_3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678805673948 "|VGA_lab|make_image1:inst11"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ball_x_pos_3 make_image1.vhd(52) " "VHDL Signal Declaration warning at make_image1.vhd(52): used implicit default value for signal \"ball_x_pos_3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678805673948 "|VGA_lab|make_image1:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digit_player_T make_image1.vhd(382) " "VHDL Process Statement warning at make_image1.vhd(382): signal \"digit_player_T\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 382 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678805673950 "|VGA_lab|make_image1:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digit_boxed_T make_image1.vhd(395) " "VHDL Process Statement warning at make_image1.vhd(395): signal \"digit_boxed_T\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 395 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678805673950 "|VGA_lab|make_image1:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_x_pos make_image1.vhd(534) " "VHDL Process Statement warning at make_image1.vhd(534): signal \"ball_x_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 534 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678805673951 "|VGA_lab|make_image1:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "paddle_x make_image1.vhd(534) " "VHDL Process Statement warning at make_image1.vhd(534): signal \"paddle_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 534 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678805673951 "|VGA_lab|make_image1:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "size make_image1.vhd(534) " "VHDL Process Statement warning at make_image1.vhd(534): signal \"size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 534 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678805673951 "|VGA_lab|make_image1:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_x_pos_2 make_image1.vhd(535) " "VHDL Process Statement warning at make_image1.vhd(535): signal \"ball_x_pos_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 535 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678805673951 "|VGA_lab|make_image1:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "paddle_x make_image1.vhd(535) " "VHDL Process Statement warning at make_image1.vhd(535): signal \"paddle_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 535 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678805673951 "|VGA_lab|make_image1:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "size_2 make_image1.vhd(535) " "VHDL Process Statement warning at make_image1.vhd(535): signal \"size_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 535 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678805673951 "|VGA_lab|make_image1:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_x_pos_3 make_image1.vhd(536) " "VHDL Process Statement warning at make_image1.vhd(536): signal \"ball_x_pos_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 536 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678805673952 "|VGA_lab|make_image1:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "paddle_x make_image1.vhd(536) " "VHDL Process Statement warning at make_image1.vhd(536): signal \"paddle_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 536 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678805673952 "|VGA_lab|make_image1:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "size_3 make_image1.vhd(536) " "VHDL Process Statement warning at make_image1.vhd(536): signal \"size_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 536 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678805673952 "|VGA_lab|make_image1:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "size make_image1.vhd(547) " "VHDL Process Statement warning at make_image1.vhd(547): signal \"size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 547 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678805673952 "|VGA_lab|make_image1:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "size_2 make_image1.vhd(547) " "VHDL Process Statement warning at make_image1.vhd(547): signal \"size_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 547 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678805673952 "|VGA_lab|make_image1:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "size_3 make_image1.vhd(547) " "VHDL Process Statement warning at make_image1.vhd(547): signal \"size_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 547 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678805673952 "|VGA_lab|make_image1:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scorePlayer_T make_image1.vhd(557) " "VHDL Process Statement warning at make_image1.vhd(557): signal \"scorePlayer_T\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 557 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678805673952 "|VGA_lab|make_image1:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreBoxed_T make_image1.vhd(558) " "VHDL Process Statement warning at make_image1.vhd(558): signal \"scoreBoxed_T\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 558 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678805673953 "|VGA_lab|make_image1:inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "score_Player make_image1.vhd(531) " "VHDL Process Statement warning at make_image1.vhd(531): inferring latch(es) for signal or variable \"score_Player\", which holds its previous value in one or more paths through the process" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 531 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1678805673953 "|VGA_lab|make_image1:inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "scorePlayer_T make_image1.vhd(531) " "VHDL Process Statement warning at make_image1.vhd(531): inferring latch(es) for signal or variable \"scorePlayer_T\", which holds its previous value in one or more paths through the process" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 531 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1678805673953 "|VGA_lab|make_image1:inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "score_Boxed make_image1.vhd(531) " "VHDL Process Statement warning at make_image1.vhd(531): inferring latch(es) for signal or variable \"score_Boxed\", which holds its previous value in one or more paths through the process" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 531 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1678805673953 "|VGA_lab|make_image1:inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "scoreBoxed_T make_image1.vhd(531) " "VHDL Process Statement warning at make_image1.vhd(531): inferring latch(es) for signal or variable \"scoreBoxed_T\", which holds its previous value in one or more paths through the process" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 531 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1678805673953 "|VGA_lab|make_image1:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scoreBoxed_T\[0\] make_image1.vhd(531) " "Inferred latch for \"scoreBoxed_T\[0\]\" at make_image1.vhd(531)" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 531 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805673958 "|VGA_lab|make_image1:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scoreBoxed_T\[1\] make_image1.vhd(531) " "Inferred latch for \"scoreBoxed_T\[1\]\" at make_image1.vhd(531)" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 531 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805673958 "|VGA_lab|make_image1:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scoreBoxed_T\[2\] make_image1.vhd(531) " "Inferred latch for \"scoreBoxed_T\[2\]\" at make_image1.vhd(531)" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 531 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805673958 "|VGA_lab|make_image1:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scoreBoxed_T\[3\] make_image1.vhd(531) " "Inferred latch for \"scoreBoxed_T\[3\]\" at make_image1.vhd(531)" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 531 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805673958 "|VGA_lab|make_image1:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scorePlayer_T\[0\] make_image1.vhd(531) " "Inferred latch for \"scorePlayer_T\[0\]\" at make_image1.vhd(531)" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 531 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805673958 "|VGA_lab|make_image1:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scorePlayer_T\[1\] make_image1.vhd(531) " "Inferred latch for \"scorePlayer_T\[1\]\" at make_image1.vhd(531)" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 531 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805673958 "|VGA_lab|make_image1:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scorePlayer_T\[2\] make_image1.vhd(531) " "Inferred latch for \"scorePlayer_T\[2\]\" at make_image1.vhd(531)" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 531 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805673959 "|VGA_lab|make_image1:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scorePlayer_T\[3\] make_image1.vhd(531) " "Inferred latch for \"scorePlayer_T\[3\]\" at make_image1.vhd(531)" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 531 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805673959 "|VGA_lab|make_image1:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_Boxed\[0\] make_image1.vhd(547) " "Inferred latch for \"score_Boxed\[0\]\" at make_image1.vhd(547)" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 547 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805673959 "|VGA_lab|make_image1:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_Boxed\[1\] make_image1.vhd(547) " "Inferred latch for \"score_Boxed\[1\]\" at make_image1.vhd(547)" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 547 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805673959 "|VGA_lab|make_image1:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_Boxed\[2\] make_image1.vhd(547) " "Inferred latch for \"score_Boxed\[2\]\" at make_image1.vhd(547)" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 547 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805673959 "|VGA_lab|make_image1:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_Boxed\[3\] make_image1.vhd(547) " "Inferred latch for \"score_Boxed\[3\]\" at make_image1.vhd(547)" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 547 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805673959 "|VGA_lab|make_image1:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_Player\[0\] make_image1.vhd(534) " "Inferred latch for \"score_Player\[0\]\" at make_image1.vhd(534)" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805673959 "|VGA_lab|make_image1:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_Player\[1\] make_image1.vhd(534) " "Inferred latch for \"score_Player\[1\]\" at make_image1.vhd(534)" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805673959 "|VGA_lab|make_image1:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_Player\[2\] make_image1.vhd(534) " "Inferred latch for \"score_Player\[2\]\" at make_image1.vhd(534)" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805673959 "|VGA_lab|make_image1:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_Player\[3\] make_image1.vhd(534) " "Inferred latch for \"score_Player\[3\]\" at make_image1.vhd(534)" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805673959 "|VGA_lab|make_image1:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr lfsr:inst8 " "Elaborating entity \"lfsr\" for hierarchy \"lfsr:inst8\"" {  } { { "VGA_lab.bdf" "inst8" { Schematic "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/VGA_lab.bdf" { { 480 672 816 560 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805673979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:inst10 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:inst10\"" {  } { { "VGA_lab.bdf" "inst10" { Schematic "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/VGA_lab.bdf" { { 552 872 1024 632 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805673980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr_1 lfsr_1:inst6 " "Elaborating entity \"lfsr_1\" for hierarchy \"lfsr_1:inst6\"" {  } { { "VGA_lab.bdf" "inst6" { Schematic "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/VGA_lab.bdf" { { 552 672 816 632 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805673980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr_2 lfsr_2:inst7 " "Elaborating entity \"lfsr_2\" for hierarchy \"lfsr_2:inst7\"" {  } { { "VGA_lab.bdf" "inst7" { Schematic "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/VGA_lab.bdf" { { 632 672 816 712 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805673981 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "make_image1:inst11\|score_Boxed\[0\] make_image1:inst11\|scoreBoxed_T\[0\] " "Duplicate LATCH primitive \"make_image1:inst11\|score_Boxed\[0\]\" merged with LATCH primitive \"make_image1:inst11\|scoreBoxed_T\[0\]\"" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 547 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805674464 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "make_image1:inst11\|score_Boxed\[1\] make_image1:inst11\|scoreBoxed_T\[1\] " "Duplicate LATCH primitive \"make_image1:inst11\|score_Boxed\[1\]\" merged with LATCH primitive \"make_image1:inst11\|scoreBoxed_T\[1\]\"" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 547 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805674464 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "make_image1:inst11\|score_Boxed\[2\] make_image1:inst11\|scoreBoxed_T\[2\] " "Duplicate LATCH primitive \"make_image1:inst11\|score_Boxed\[2\]\" merged with LATCH primitive \"make_image1:inst11\|scoreBoxed_T\[2\]\"" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 547 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805674464 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "make_image1:inst11\|score_Boxed\[3\] make_image1:inst11\|scoreBoxed_T\[3\] " "Duplicate LATCH primitive \"make_image1:inst11\|score_Boxed\[3\]\" merged with LATCH primitive \"make_image1:inst11\|scoreBoxed_T\[3\]\"" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 547 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805674464 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "make_image1:inst11\|score_Player\[0\] make_image1:inst11\|scorePlayer_T\[0\] " "Duplicate LATCH primitive \"make_image1:inst11\|score_Player\[0\]\" merged with LATCH primitive \"make_image1:inst11\|scorePlayer_T\[0\]\"" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 534 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805674464 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "make_image1:inst11\|score_Player\[1\] make_image1:inst11\|scorePlayer_T\[1\] " "Duplicate LATCH primitive \"make_image1:inst11\|score_Player\[1\]\" merged with LATCH primitive \"make_image1:inst11\|scorePlayer_T\[1\]\"" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 534 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805674464 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "make_image1:inst11\|score_Player\[2\] make_image1:inst11\|scorePlayer_T\[2\] " "Duplicate LATCH primitive \"make_image1:inst11\|score_Player\[2\]\" merged with LATCH primitive \"make_image1:inst11\|scorePlayer_T\[2\]\"" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 534 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805674464 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "make_image1:inst11\|score_Player\[3\] make_image1:inst11\|scorePlayer_T\[3\] " "Duplicate LATCH primitive \"make_image1:inst11\|score_Player\[3\]\" merged with LATCH primitive \"make_image1:inst11\|scorePlayer_T\[3\]\"" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 534 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805674464 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1678805674464 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "nblank VCC " "Pin \"nblank\" is stuck at VCC" {  } { { "VGA_lab.bdf" "" { Schematic "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/VGA_lab.bdf" { { 392 576 752 408 "nblank" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678805674956 "|VGA_lab|nblank"} { "Warning" "WMLS_MLS_STUCK_PIN" "nsync GND " "Pin \"nsync\" is stuck at GND" {  } { { "VGA_lab.bdf" "" { Schematic "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/VGA_lab.bdf" { { 408 576 752 424 "nsync" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678805674956 "|VGA_lab|nsync"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1678805674956 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1678805675029 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1678805675544 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805675544 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "802 " "Implemented 802 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1678805675601 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1678805675601 ""} { "Info" "ICUT_CUT_TM_LCELLS" "770 " "Implemented 770 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1678805675601 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1678805675601 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4925 " "Peak virtual memory: 4925 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678805675616 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 14 07:54:35 2023 " "Processing ended: Tue Mar 14 07:54:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678805675616 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678805675616 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678805675616 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805675616 ""}
