Nothing to build in platform 'zedboard_fpga_platform_v3'

12:28:45 **** Incremental Build of configuration Debug for project cnn_fpga_test_v3 ****
make all 
make --no-print-directory pre-build
a9-linaro-pre-build-step
' '
make --no-print-directory main-build
'Building file: ../src/main.cpp'
'Invoking: ARM v7 g++ compiler'
arm-none-eabi-g++ -Wall -O0 -g3 -c -fmessage-length=0 -MT"src/main.o" -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -IC:/MNIST_Project/zedboard_fpga_platform_v3/export/zedboard_fpga_platform_v3/sw/zedboard_fpga_platform_v3/standalone_domain/bspinclude/include -MMD -MP -MF"src/main.d" -MT"src/main.o" -o "src/main.o" "../src/main.cpp"
In file included from ../src/main.cpp:15:
C:/MNIST_Project/zedboard_fpga_platform_v3/export/zedboard_fpga_platform_v3/sw/zedboard_fpga_platform_v3/standalone_domain/bspinclude/include/xtime_l.h:65:70: note: #pragma message: For the sleep routines, Global timer is being used
   65 | #pragma message ("For the sleep routines, Global timer is being used")
      |                                                                      ^
'Finished building: ../src/main.cpp'
' '
'Building target: cnn_fpga_test_v3.elf'
'Invoking: ARM v7 g++ linker'
arm-none-eabi-g++ -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id=none -specs=Xilinx.spec -Wl,-T -Wl,../src/lscript.ld -LC:/MNIST_Project/zedboard_fpga_platform_v3/export/zedboard_fpga_platform_v3/sw/zedboard_fpga_platform_v3/standalone_domain/bsplib/lib -o "cnn_fpga_test_v3.elf"  ./src/main.o   -Wl,--start-group,-lxil,-lgcc,-lc,-lstdc++,--end-group
'Finished building target: cnn_fpga_test_v3.elf'
' '
'Invoking: ARM v7 Print Size'
arm-none-eabi-size cnn_fpga_test_v3.elf  |tee "cnn_fpga_test_v3.elf.size"
   text	   data	    bss	    dec	    hex	filename
  43236	  26376	  63904	 133516	  2098c	cnn_fpga_test_v3.elf
'Finished building: cnn_fpga_test_v3.elf.size'
' '
12:28:47 **** Incremental Build of configuration Debug for project cnn_fpga_test_v3_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 50664 C:/MNIST_Project/zedboard_fpga_platform_v3/export/zedboard_fpga_platform_v3/zedboard_fpga_platform_v3.xpfm standalone_domain C:/MNIST_Project/cnn_fpga_test_v3_system/Debug/system.bif
sdcard_gen --xpfm C:/MNIST_Project/zedboard_fpga_platform_v3/export/zedboard_fpga_platform_v3/zedboard_fpga_platform_v3.xpfm --sys_config zedboard_fpga_platform_v3 --bif C:/MNIST_Project/cnn_fpga_test_v3_system/Debug/system.bif --bitstream C:/MNIST_Project/cnn_fpga_test_v3/_ide/bitstream/system_wrapper.bit --elf C:/MNIST_Project/cnn_fpga_test_v3/Debug/cnn_fpga_test_v3.elf,ps7_cortexa9_0
creating BOOT.BIN using C:/MNIST_Project/cnn_fpga_test_v3/_ide/bitstream/system_wrapper.bit
Running C:/Xilinx/Vitis/2020.2/bin/bootgen  -image C:/MNIST_Project/cnn_fpga_test_v3_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN
