-- VHDL for IBM SMS ALD page 41.30.01.1
-- Title: CONSOLE INQUIRY REQUEST
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/24/2020 5:49:58 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_41_30_01_1_CONSOLE_INQUIRY_REQUEST is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_CONS_RELEASE_OR_CANCEL:	 in STD_LOGIC;
		MS_LAST_INSN_RO_CYCLE:	 in STD_LOGIC;
		MS_PROGRAM_RESET_4:	 in STD_LOGIC;
		MV_CONS_INQUIRY_REQUEST_KEY_STAR_NO:	 in STD_LOGIC;
		MS_CONS_INQUIRY_REQUEST:	 out STD_LOGIC);
end ALD_41_30_01_1_CONSOLE_INQUIRY_REQUEST;

architecture behavioral of ALD_41_30_01_1_CONSOLE_INQUIRY_REQUEST is 

	signal OUT_1D_C: STD_LOGIC;
	signal OUT_4E_NoPin: STD_LOGIC;
	signal OUT_2E_C: STD_LOGIC;
	signal OUT_2E_C_Latch: STD_LOGIC;
	signal OUT_1E_D: STD_LOGIC;
	signal OUT_1E_D_Latch: STD_LOGIC;
	signal OUT_2F_X: STD_LOGIC;

begin

	OUT_1D_C <= NOT OUT_1E_D;
	OUT_4E_NoPin <= NOT(PS_CONS_RELEASE_OR_CANCEL AND MS_LAST_INSN_RO_CYCLE );
	OUT_2E_C_Latch <= NOT(OUT_4E_NoPin AND MS_PROGRAM_RESET_4 AND OUT_1E_D );
	OUT_1E_D_Latch <= NOT(OUT_2E_C AND OUT_2F_X );
	OUT_2F_X <= MV_CONS_INQUIRY_REQUEST_KEY_STAR_NO;

	MS_CONS_INQUIRY_REQUEST <= OUT_1D_C;

	Latch_2E: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_2E_C_Latch,
		Q => OUT_2E_C,
		QBar => OPEN );

	Latch_1E: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_1E_D_Latch,
		Q => OUT_1E_D,
		QBar => OPEN );


end;
