# risc-pipeline
Final project for USC EE577 - 5 stage RISC Pipelien and microprocessor

-- Files included --
cmd.txt : Text-based ISA for the microprocessor. 

cmd_test.txt : Same as cmd.txt, but a different combination of ISA commands

cpu.vec : Sample output from the python script, use this vector file in any cadence system

final_proj.py : Code Script for processor back-end and front-end

README.txt : how to execute and run the script

golden_results.txt : Sample verilog-A output from python script, use this to compare with schematic
