-- ==============================================================
-- Generated by Vitis HLS v2023.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fiat_25519_carry_mul_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    arr : IN STD_LOGIC_VECTOR (63 downto 0);
    arr_1 : IN STD_LOGIC_VECTOR (63 downto 0);
    arr_2 : IN STD_LOGIC_VECTOR (63 downto 0);
    arr_3 : IN STD_LOGIC_VECTOR (63 downto 0);
    arr_4 : IN STD_LOGIC_VECTOR (63 downto 0);
    arr_5 : IN STD_LOGIC_VECTOR (63 downto 0);
    arr_6 : IN STD_LOGIC_VECTOR (63 downto 0);
    arr_7 : IN STD_LOGIC_VECTOR (63 downto 0);
    arr_8 : IN STD_LOGIC_VECTOR (63 downto 0);
    arg1_r_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_2_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_3_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_4_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_5_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_6_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_7_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_8_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_9_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg2_r_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg2_r_8_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg2_r_9_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg2_r_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg2_r_2_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg2_r_3_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg2_r_4_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg2_r_5_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg2_r_6_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg2_r_7_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add120_1_4206_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    add120_1_4206_out_ap_vld : OUT STD_LOGIC;
    add120_1_3205_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    add120_1_3205_out_ap_vld : OUT STD_LOGIC;
    add120_1_2204_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    add120_1_2204_out_ap_vld : OUT STD_LOGIC;
    add120_1_124203_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    add120_1_124203_out_ap_vld : OUT STD_LOGIC;
    add120_1202_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    add120_1202_out_ap_vld : OUT STD_LOGIC;
    add120_4201_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    add120_4201_out_ap_vld : OUT STD_LOGIC;
    add120_3200_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    add120_3200_out_ap_vld : OUT STD_LOGIC;
    add120_2199_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    add120_2199_out_ap_vld : OUT STD_LOGIC;
    add120_171198_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    add120_171198_out_ap_vld : OUT STD_LOGIC;
    add120197_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    add120197_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of fiat_25519_carry_mul_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv64_FFFFFFFFFFFFFFFF : STD_LOGIC_VECTOR (63 downto 0) := "1111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv5_1E : STD_LOGIC_VECTOR (4 downto 0) := "11110";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal tmp_11_fu_590_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal add120197_fu_168 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_4_fu_886_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal add120_171198_fu_172 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_6_fu_923_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add120_2199_fu_176 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_8_fu_955_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add120_3200_fu_180 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_10_fu_992_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add120_4201_fu_184 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_13_fu_1059_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add120_1202_fu_188 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_18_fu_1244_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add120_1_124203_fu_192 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_20_fu_1276_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add120_1_2204_fu_196 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_22_fu_1313_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add120_1_3205_fu_200 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_24_fu_1331_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add120_1_4206_fu_204 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_26_fu_1371_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal i1_fu_208 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln55_fu_1377_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal mul_ln68_fu_456_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln68_5_fu_858_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_fu_456_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln68_1_fu_705_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_1_fu_460_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_1_fu_460_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln68_fu_657_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_2_fu_464_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_2_fu_464_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_3_fu_468_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_3_fu_468_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_4_fu_472_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_4_fu_472_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln68_3_fu_790_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_5_fu_476_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_5_fu_476_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_6_fu_480_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_6_fu_480_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_7_fu_484_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_7_fu_484_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_8_fu_488_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln68_8_fu_1021_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_8_fu_488_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_9_fu_492_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_9_fu_492_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_10_fu_496_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_10_fu_496_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_11_fu_500_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_11_fu_500_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_12_fu_504_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln68_10_fu_1131_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_12_fu_504_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_13_fu_508_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_13_fu_508_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_14_fu_512_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_14_fu_512_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_15_fu_516_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_15_fu_516_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_16_fu_520_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln68_12_fu_1207_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_16_fu_520_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_17_fu_524_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_17_fu_524_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_18_fu_528_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_18_fu_528_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln55_fu_628_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_fu_640_p12 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_fu_682_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1_fu_682_p12 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln68_fu_670_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_729_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_729_p12 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln68_fu_752_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln68_1_fu_717_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln55_2_fu_636_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_3_fu_781_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_3_fu_781_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln68_2_fu_769_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_4_fu_814_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_4_fu_814_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln68_1_fu_824_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln68_3_fu_802_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_5_fu_841_p12 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln68_fu_711_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln68_fu_456_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln68_fu_872_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln68_fu_880_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_1_fu_460_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln68_1_fu_763_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln68_2_fu_464_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln68_1_fu_903_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln68_2_fu_911_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln68_1_fu_897_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_5_fu_917_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_3_fu_468_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln68_2_fu_796_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln68_4_fu_472_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln68_2_fu_935_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln68_4_fu_943_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln68_3_fu_929_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_7_fu_949_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_5_fu_476_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln68_3_fu_835_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln68_6_fu_480_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln68_3_fu_972_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln68_6_fu_980_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln68_5_fu_966_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_9_fu_986_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln55_1_fu_632_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_6_fu_1010_p6 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_6_fu_1010_p7 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln68_11_fu_998_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln68_7_fu_484_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln68_4_fu_1027_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln68_8_fu_488_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln68_4_fu_1039_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln68_8_fu_1047_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln68_7_fu_1033_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_12_fu_1053_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_7_fu_1077_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_7_fu_1077_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln68_2_fu_1089_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln68_14_fu_1065_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_8_fu_1118_p8 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_8_fu_1118_p9 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln68_15_fu_1106_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_9_fu_1155_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_9_fu_1155_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln68_3_fu_1169_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln68_16_fu_1143_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_s_fu_1192_p10 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_fu_1192_p11 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_9_fu_492_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln68_5_fu_1100_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln68_10_fu_496_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln68_5_fu_1224_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln68_10_fu_1232_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln68_9_fu_1218_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_17_fu_1238_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_11_fu_500_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln68_6_fu_1137_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln68_12_fu_504_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln68_6_fu_1256_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln68_11_fu_1250_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln68_12_fu_1264_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_19_fu_1270_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_13_fu_508_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln68_7_fu_1180_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln68_14_fu_512_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln68_7_fu_1293_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln68_14_fu_1301_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln68_13_fu_1287_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_21_fu_1307_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_15_fu_516_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln68_15_fu_1319_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_16_fu_520_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_23_fu_1325_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_10_fu_1343_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_10_fu_1343_p12 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_18_fu_528_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_17_fu_524_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_25_fu_1365_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal mul_ln68_10_fu_496_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_11_fu_500_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_14_fu_512_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_15_fu_516_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_18_fu_528_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_2_fu_464_p10 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_3_fu_468_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_6_fu_480_p10 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_7_fu_484_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component fiat_25519_carry_mul_mux_10_4_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (31 downto 0);
        din9 : IN STD_LOGIC_VECTOR (31 downto 0);
        din10 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_mul_mux_3_2_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_mul_mux_4_2_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_mul_mux_5_3_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_mul_mux_6_3_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_mul_mux_7_3_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_mul_mux_8_3_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_mul_mux_9_4_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (31 downto 0);
        din9 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_mul_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_32ns_32ns_64_1_1_U25 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_fu_456_p0,
        din1 => mul_ln68_fu_456_p1,
        dout => mul_ln68_fu_456_p2);

    mul_32ns_32ns_64_1_1_U26 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_1_fu_460_p0,
        din1 => mul_ln68_1_fu_460_p1,
        dout => mul_ln68_1_fu_460_p2);

    mul_32ns_32ns_64_1_1_U27 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_2_fu_464_p0,
        din1 => mul_ln68_2_fu_464_p1,
        dout => mul_ln68_2_fu_464_p2);

    mul_32ns_32ns_64_1_1_U28 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_3_fu_468_p0,
        din1 => mul_ln68_3_fu_468_p1,
        dout => mul_ln68_3_fu_468_p2);

    mul_32ns_32ns_64_1_1_U29 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_4_fu_472_p0,
        din1 => mul_ln68_4_fu_472_p1,
        dout => mul_ln68_4_fu_472_p2);

    mul_32ns_32ns_64_1_1_U30 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_5_fu_476_p0,
        din1 => mul_ln68_5_fu_476_p1,
        dout => mul_ln68_5_fu_476_p2);

    mul_32ns_32ns_64_1_1_U31 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_6_fu_480_p0,
        din1 => mul_ln68_6_fu_480_p1,
        dout => mul_ln68_6_fu_480_p2);

    mul_32ns_32ns_64_1_1_U32 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_7_fu_484_p0,
        din1 => mul_ln68_7_fu_484_p1,
        dout => mul_ln68_7_fu_484_p2);

    mul_32ns_32ns_64_1_1_U33 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_8_fu_488_p0,
        din1 => mul_ln68_8_fu_488_p1,
        dout => mul_ln68_8_fu_488_p2);

    mul_32ns_32ns_64_1_1_U34 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_9_fu_492_p0,
        din1 => mul_ln68_9_fu_492_p1,
        dout => mul_ln68_9_fu_492_p2);

    mul_32ns_32ns_64_1_1_U35 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_10_fu_496_p0,
        din1 => mul_ln68_10_fu_496_p1,
        dout => mul_ln68_10_fu_496_p2);

    mul_32ns_32ns_64_1_1_U36 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_11_fu_500_p0,
        din1 => mul_ln68_11_fu_500_p1,
        dout => mul_ln68_11_fu_500_p2);

    mul_32ns_32ns_64_1_1_U37 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_12_fu_504_p0,
        din1 => mul_ln68_12_fu_504_p1,
        dout => mul_ln68_12_fu_504_p2);

    mul_32ns_32ns_64_1_1_U38 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_13_fu_508_p0,
        din1 => mul_ln68_13_fu_508_p1,
        dout => mul_ln68_13_fu_508_p2);

    mul_32ns_32ns_64_1_1_U39 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_14_fu_512_p0,
        din1 => mul_ln68_14_fu_512_p1,
        dout => mul_ln68_14_fu_512_p2);

    mul_32ns_32ns_64_1_1_U40 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_15_fu_516_p0,
        din1 => mul_ln68_15_fu_516_p1,
        dout => mul_ln68_15_fu_516_p2);

    mul_32ns_32ns_64_1_1_U41 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_16_fu_520_p0,
        din1 => mul_ln68_16_fu_520_p1,
        dout => mul_ln68_16_fu_520_p2);

    mul_32ns_32ns_64_1_1_U42 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_17_fu_524_p0,
        din1 => mul_ln68_17_fu_524_p1,
        dout => mul_ln68_17_fu_524_p2);

    mul_32ns_32ns_64_1_1_U43 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_18_fu_528_p0,
        din1 => mul_ln68_18_fu_528_p1,
        dout => mul_ln68_18_fu_528_p2);

    mux_10_4_32_1_1_U44 : component fiat_25519_carry_mul_mux_10_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => arg1_r_1_reload,
        din2 => arg1_r_2_reload,
        din3 => arg1_r_3_reload,
        din4 => arg1_r_4_reload,
        din5 => arg1_r_5_reload,
        din6 => arg1_r_6_reload,
        din7 => arg1_r_7_reload,
        din8 => arg1_r_8_reload,
        din9 => arg1_r_9_reload,
        din10 => trunc_ln55_fu_628_p1,
        dout => tmp_fu_640_p12);

    mux_10_4_32_1_1_U45 : component fiat_25519_carry_mul_mux_10_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => arg2_r_reload,
        din1 => ap_const_lv32_0,
        din2 => ap_const_lv32_0,
        din3 => ap_const_lv32_0,
        din4 => ap_const_lv32_0,
        din5 => ap_const_lv32_0,
        din6 => ap_const_lv32_0,
        din7 => ap_const_lv32_0,
        din8 => arg2_r_8_reload,
        din9 => arg2_r_9_reload,
        din10 => tmp_1_fu_682_p11,
        dout => tmp_1_fu_682_p12);

    mux_10_4_32_1_1_U46 : component fiat_25519_carry_mul_mux_10_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => arg2_r_reload,
        din1 => arg2_r_1_reload,
        din2 => ap_const_lv32_0,
        din3 => ap_const_lv32_0,
        din4 => ap_const_lv32_0,
        din5 => ap_const_lv32_0,
        din6 => ap_const_lv32_0,
        din7 => ap_const_lv32_0,
        din8 => ap_const_lv32_0,
        din9 => arg2_r_9_reload,
        din10 => tmp_2_fu_729_p11,
        dout => tmp_2_fu_729_p12);

    mux_3_2_32_1_1_U47 : component fiat_25519_carry_mul_mux_3_2_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => arg2_r_reload,
        din1 => arg2_r_1_reload,
        din2 => arg2_r_2_reload,
        din3 => tmp_3_fu_781_p4,
        dout => tmp_3_fu_781_p5);

    mux_4_2_32_1_1_U48 : component fiat_25519_carry_mul_mux_4_2_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => arg2_r_reload,
        din1 => arg2_r_1_reload,
        din2 => arg2_r_2_reload,
        din3 => arg2_r_3_reload,
        din4 => tmp_4_fu_814_p5,
        dout => tmp_4_fu_814_p6);

    mux_10_4_32_1_1_U49 : component fiat_25519_carry_mul_mux_10_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => arg1_r_reload,
        din2 => arg1_r_1_reload,
        din3 => arg1_r_2_reload,
        din4 => arg1_r_3_reload,
        din5 => arg1_r_4_reload,
        din6 => arg1_r_5_reload,
        din7 => arg1_r_6_reload,
        din8 => arg1_r_7_reload,
        din9 => arg1_r_8_reload,
        din10 => trunc_ln55_fu_628_p1,
        dout => tmp_5_fu_841_p12);

    mux_5_3_32_1_1_U50 : component fiat_25519_carry_mul_mux_5_3_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => arg2_r_reload,
        din1 => arg2_r_1_reload,
        din2 => arg2_r_2_reload,
        din3 => arg2_r_3_reload,
        din4 => arg2_r_4_reload,
        din5 => tmp_6_fu_1010_p6,
        dout => tmp_6_fu_1010_p7);

    mux_6_3_32_1_1_U51 : component fiat_25519_carry_mul_mux_6_3_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => arg2_r_reload,
        din1 => arg2_r_1_reload,
        din2 => arg2_r_2_reload,
        din3 => arg2_r_3_reload,
        din4 => arg2_r_4_reload,
        din5 => arg2_r_5_reload,
        din6 => tmp_7_fu_1077_p7,
        dout => tmp_7_fu_1077_p8);

    mux_7_3_32_1_1_U52 : component fiat_25519_carry_mul_mux_7_3_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => arg2_r_reload,
        din1 => arg2_r_1_reload,
        din2 => arg2_r_2_reload,
        din3 => arg2_r_3_reload,
        din4 => arg2_r_4_reload,
        din5 => arg2_r_5_reload,
        din6 => arg2_r_6_reload,
        din7 => tmp_8_fu_1118_p8,
        dout => tmp_8_fu_1118_p9);

    mux_8_3_32_1_1_U53 : component fiat_25519_carry_mul_mux_8_3_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => arg2_r_reload,
        din1 => arg2_r_1_reload,
        din2 => arg2_r_2_reload,
        din3 => arg2_r_3_reload,
        din4 => arg2_r_4_reload,
        din5 => arg2_r_5_reload,
        din6 => arg2_r_6_reload,
        din7 => arg2_r_7_reload,
        din8 => tmp_9_fu_1155_p9,
        dout => tmp_9_fu_1155_p10);

    mux_9_4_32_1_1_U54 : component fiat_25519_carry_mul_mux_9_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => arg2_r_reload,
        din1 => arg2_r_1_reload,
        din2 => arg2_r_2_reload,
        din3 => arg2_r_3_reload,
        din4 => arg2_r_4_reload,
        din5 => arg2_r_5_reload,
        din6 => arg2_r_6_reload,
        din7 => arg2_r_7_reload,
        din8 => arg2_r_8_reload,
        din9 => tmp_s_fu_1192_p10,
        dout => tmp_s_fu_1192_p11);

    mux_10_4_32_1_1_U55 : component fiat_25519_carry_mul_mux_10_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => arg2_r_1_reload,
        din2 => arg2_r_2_reload,
        din3 => arg2_r_3_reload,
        din4 => arg2_r_4_reload,
        din5 => arg2_r_5_reload,
        din6 => arg2_r_6_reload,
        din7 => arg2_r_7_reload,
        din8 => arg2_r_8_reload,
        din9 => arg2_r_9_reload,
        din10 => tmp_10_fu_1343_p11,
        dout => tmp_10_fu_1343_p12);

    flow_control_loop_pipe_sequential_init_U : component fiat_25519_carry_mul_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter1_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    add120197_fu_168_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    add120197_fu_168 <= arr_8;
                elsif (((tmp_11_fu_590_p3 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    add120197_fu_168 <= add_ln68_4_fu_886_p2;
                end if;
            end if; 
        end if;
    end process;

    add120_1202_fu_188_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    add120_1202_fu_188 <= arr_3;
                elsif (((tmp_11_fu_590_p3 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    add120_1202_fu_188 <= add_ln68_18_fu_1244_p2;
                end if;
            end if; 
        end if;
    end process;

    add120_171198_fu_172_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    add120_171198_fu_172 <= arr_7;
                elsif (((tmp_11_fu_590_p3 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    add120_171198_fu_172 <= add_ln68_6_fu_923_p2;
                end if;
            end if; 
        end if;
    end process;

    add120_1_124203_fu_192_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    add120_1_124203_fu_192 <= arr_2;
                elsif (((tmp_11_fu_590_p3 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    add120_1_124203_fu_192 <= add_ln68_20_fu_1276_p2;
                end if;
            end if; 
        end if;
    end process;

    add120_1_2204_fu_196_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    add120_1_2204_fu_196 <= arr_1;
                elsif (((tmp_11_fu_590_p3 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    add120_1_2204_fu_196 <= add_ln68_22_fu_1313_p2;
                end if;
            end if; 
        end if;
    end process;

    add120_1_3205_fu_200_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    add120_1_3205_fu_200 <= arr;
                elsif (((tmp_11_fu_590_p3 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    add120_1_3205_fu_200 <= add_ln68_24_fu_1331_p2;
                end if;
            end if; 
        end if;
    end process;

    add120_1_4206_fu_204_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    add120_1_4206_fu_204 <= ap_const_lv64_0;
                elsif (((tmp_11_fu_590_p3 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    add120_1_4206_fu_204 <= add_ln68_26_fu_1371_p2;
                end if;
            end if; 
        end if;
    end process;

    add120_2199_fu_176_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    add120_2199_fu_176 <= arr_6;
                elsif (((tmp_11_fu_590_p3 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    add120_2199_fu_176 <= add_ln68_8_fu_955_p2;
                end if;
            end if; 
        end if;
    end process;

    add120_3200_fu_180_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    add120_3200_fu_180 <= arr_5;
                elsif (((tmp_11_fu_590_p3 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    add120_3200_fu_180 <= add_ln68_10_fu_992_p2;
                end if;
            end if; 
        end if;
    end process;

    add120_4201_fu_184_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    add120_4201_fu_184 <= arr_4;
                elsif (((tmp_11_fu_590_p3 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    add120_4201_fu_184 <= add_ln68_13_fu_1059_p2;
                end if;
            end if; 
        end if;
    end process;

    i1_fu_208_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    i1_fu_208 <= ap_const_lv5_9;
                elsif (((tmp_11_fu_590_p3 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    i1_fu_208 <= add_ln55_fu_1377_p2;
                end if;
            end if; 
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add120197_out <= add120197_fu_168;

    add120197_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, tmp_11_fu_590_p3, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_11_fu_590_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            add120197_out_ap_vld <= ap_const_logic_1;
        else 
            add120197_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add120_1202_out <= add120_1202_fu_188;

    add120_1202_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, tmp_11_fu_590_p3, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_11_fu_590_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            add120_1202_out_ap_vld <= ap_const_logic_1;
        else 
            add120_1202_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add120_171198_out <= add120_171198_fu_172;

    add120_171198_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, tmp_11_fu_590_p3, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_11_fu_590_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            add120_171198_out_ap_vld <= ap_const_logic_1;
        else 
            add120_171198_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add120_1_124203_out <= add120_1_124203_fu_192;

    add120_1_124203_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, tmp_11_fu_590_p3, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_11_fu_590_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            add120_1_124203_out_ap_vld <= ap_const_logic_1;
        else 
            add120_1_124203_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add120_1_2204_out <= add120_1_2204_fu_196;

    add120_1_2204_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, tmp_11_fu_590_p3, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_11_fu_590_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            add120_1_2204_out_ap_vld <= ap_const_logic_1;
        else 
            add120_1_2204_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add120_1_3205_out <= add120_1_3205_fu_200;

    add120_1_3205_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, tmp_11_fu_590_p3, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_11_fu_590_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            add120_1_3205_out_ap_vld <= ap_const_logic_1;
        else 
            add120_1_3205_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add120_1_4206_out <= add120_1_4206_fu_204;

    add120_1_4206_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, tmp_11_fu_590_p3, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_11_fu_590_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            add120_1_4206_out_ap_vld <= ap_const_logic_1;
        else 
            add120_1_4206_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add120_2199_out <= add120_2199_fu_176;

    add120_2199_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, tmp_11_fu_590_p3, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_11_fu_590_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            add120_2199_out_ap_vld <= ap_const_logic_1;
        else 
            add120_2199_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add120_3200_out <= add120_3200_fu_180;

    add120_3200_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, tmp_11_fu_590_p3, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_11_fu_590_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            add120_3200_out_ap_vld <= ap_const_logic_1;
        else 
            add120_3200_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add120_4201_out <= add120_4201_fu_184;

    add120_4201_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, tmp_11_fu_590_p3, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_11_fu_590_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            add120_4201_out_ap_vld <= ap_const_logic_1;
        else 
            add120_4201_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add_ln55_fu_1377_p2 <= std_logic_vector(unsigned(i1_fu_208) + unsigned(ap_const_lv5_1E));
    add_ln68_10_fu_992_p2 <= std_logic_vector(unsigned(add120_3200_fu_180) + unsigned(add_ln68_9_fu_986_p2));
    add_ln68_11_fu_998_p2 <= std_logic_vector(unsigned(i1_fu_208) + unsigned(ap_const_lv5_4));
    add_ln68_12_fu_1053_p2 <= std_logic_vector(unsigned(and_ln68_8_fu_1047_p2) + unsigned(and_ln68_7_fu_1033_p2));
    add_ln68_13_fu_1059_p2 <= std_logic_vector(unsigned(add120_4201_fu_184) + unsigned(add_ln68_12_fu_1053_p2));
    add_ln68_14_fu_1065_p2 <= std_logic_vector(unsigned(i1_fu_208) + unsigned(ap_const_lv5_3));
    add_ln68_15_fu_1106_p2 <= std_logic_vector(unsigned(i1_fu_208) + unsigned(ap_const_lv5_2));
    add_ln68_16_fu_1143_p2 <= std_logic_vector(unsigned(i1_fu_208) + unsigned(ap_const_lv5_1));
    add_ln68_17_fu_1238_p2 <= std_logic_vector(unsigned(and_ln68_10_fu_1232_p2) + unsigned(and_ln68_9_fu_1218_p2));
    add_ln68_18_fu_1244_p2 <= std_logic_vector(unsigned(add120_1202_fu_188) + unsigned(add_ln68_17_fu_1238_p2));
    add_ln68_19_fu_1270_p2 <= std_logic_vector(unsigned(and_ln68_11_fu_1250_p2) + unsigned(and_ln68_12_fu_1264_p2));
    add_ln68_1_fu_717_p2 <= std_logic_vector(unsigned(i1_fu_208) + unsigned(ap_const_lv5_7));
    add_ln68_20_fu_1276_p2 <= std_logic_vector(unsigned(add120_1_124203_fu_192) + unsigned(add_ln68_19_fu_1270_p2));
    add_ln68_21_fu_1307_p2 <= std_logic_vector(unsigned(and_ln68_14_fu_1301_p2) + unsigned(and_ln68_13_fu_1287_p2));
    add_ln68_22_fu_1313_p2 <= std_logic_vector(unsigned(add120_1_2204_fu_196) + unsigned(add_ln68_21_fu_1307_p2));
    add_ln68_23_fu_1325_p2 <= std_logic_vector(unsigned(and_ln68_15_fu_1319_p2) + unsigned(mul_ln68_16_fu_520_p2));
    add_ln68_24_fu_1331_p2 <= std_logic_vector(unsigned(add120_1_3205_fu_200) + unsigned(add_ln68_23_fu_1325_p2));
    add_ln68_25_fu_1365_p2 <= std_logic_vector(unsigned(mul_ln68_18_fu_528_p2) + unsigned(mul_ln68_17_fu_524_p2));
    add_ln68_26_fu_1371_p2 <= std_logic_vector(unsigned(add120_1_4206_fu_204) + unsigned(add_ln68_25_fu_1365_p2));
    add_ln68_2_fu_769_p2 <= std_logic_vector(unsigned(i1_fu_208) + unsigned(ap_const_lv5_6));
    add_ln68_3_fu_802_p2 <= std_logic_vector(unsigned(i1_fu_208) + unsigned(ap_const_lv5_5));
    add_ln68_4_fu_886_p2 <= std_logic_vector(unsigned(and_ln68_fu_880_p2) + unsigned(add120197_fu_168));
    add_ln68_5_fu_917_p2 <= std_logic_vector(unsigned(and_ln68_2_fu_911_p2) + unsigned(and_ln68_1_fu_897_p2));
    add_ln68_6_fu_923_p2 <= std_logic_vector(unsigned(add120_171198_fu_172) + unsigned(add_ln68_5_fu_917_p2));
    add_ln68_7_fu_949_p2 <= std_logic_vector(unsigned(and_ln68_4_fu_943_p2) + unsigned(and_ln68_3_fu_929_p2));
    add_ln68_8_fu_955_p2 <= std_logic_vector(unsigned(add120_2199_fu_176) + unsigned(add_ln68_7_fu_949_p2));
    add_ln68_9_fu_986_p2 <= std_logic_vector(unsigned(and_ln68_6_fu_980_p2) + unsigned(and_ln68_5_fu_966_p2));
    add_ln68_fu_670_p2 <= std_logic_vector(unsigned(i1_fu_208) + unsigned(ap_const_lv5_8));
    and_ln68_10_fu_1232_p2 <= (select_ln68_5_fu_1224_p3 and mul_ln68_10_fu_496_p2);
    and_ln68_11_fu_1250_p2 <= (select_ln68_5_fu_1224_p3 and mul_ln68_11_fu_500_p2);
    and_ln68_12_fu_1264_p2 <= (select_ln68_6_fu_1256_p3 and mul_ln68_12_fu_504_p2);
    and_ln68_13_fu_1287_p2 <= (select_ln68_6_fu_1256_p3 and mul_ln68_13_fu_508_p2);
    and_ln68_14_fu_1301_p2 <= (select_ln68_7_fu_1293_p3 and mul_ln68_14_fu_512_p2);
    and_ln68_15_fu_1319_p2 <= (select_ln68_7_fu_1293_p3 and mul_ln68_15_fu_516_p2);
    and_ln68_1_fu_897_p2 <= (select_ln68_fu_872_p3 and mul_ln68_1_fu_460_p2);
    and_ln68_2_fu_911_p2 <= (select_ln68_1_fu_903_p3 and mul_ln68_2_fu_464_p2);
    and_ln68_3_fu_929_p2 <= (select_ln68_1_fu_903_p3 and mul_ln68_3_fu_468_p2);
    and_ln68_4_fu_943_p2 <= (select_ln68_2_fu_935_p3 and mul_ln68_4_fu_472_p2);
    and_ln68_5_fu_966_p2 <= (select_ln68_2_fu_935_p3 and mul_ln68_5_fu_476_p2);
    and_ln68_6_fu_980_p2 <= (select_ln68_3_fu_972_p3 and mul_ln68_6_fu_480_p2);
    and_ln68_7_fu_1033_p2 <= (select_ln68_3_fu_972_p3 and mul_ln68_7_fu_484_p2);
    and_ln68_8_fu_1047_p2 <= (select_ln68_4_fu_1039_p3 and mul_ln68_8_fu_488_p2);
    and_ln68_9_fu_1218_p2 <= (select_ln68_4_fu_1039_p3 and mul_ln68_9_fu_492_p2);
    and_ln68_fu_880_p2 <= (select_ln68_fu_872_p3 and mul_ln68_fu_456_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, tmp_11_fu_590_p3)
    begin
        if (((tmp_11_fu_590_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter1_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln68_1_fu_763_p2 <= "1" when (unsigned(add_ln68_1_fu_717_p2) < unsigned(ap_const_lv5_A)) else "0";
    icmp_ln68_2_fu_796_p2 <= "1" when (signed(add_ln68_2_fu_769_p2) < signed(ap_const_lv5_A)) else "0";
    icmp_ln68_3_fu_835_p2 <= "1" when (signed(add_ln68_3_fu_802_p2) < signed(ap_const_lv5_A)) else "0";
    icmp_ln68_4_fu_1027_p2 <= "1" when (signed(add_ln68_11_fu_998_p2) < signed(ap_const_lv5_A)) else "0";
    icmp_ln68_5_fu_1100_p2 <= "1" when (signed(add_ln68_14_fu_1065_p2) < signed(ap_const_lv5_A)) else "0";
    icmp_ln68_6_fu_1137_p2 <= "1" when (signed(add_ln68_15_fu_1106_p2) < signed(ap_const_lv5_A)) else "0";
    icmp_ln68_7_fu_1180_p2 <= "1" when (signed(add_ln68_16_fu_1143_p2) < signed(ap_const_lv5_A)) else "0";
    icmp_ln68_fu_711_p2 <= "1" when (unsigned(add_ln68_fu_670_p2) < unsigned(ap_const_lv5_A)) else "0";
    mul_ln68_10_fu_496_p0 <= mul_ln68_10_fu_496_p00(32 - 1 downto 0);
    mul_ln68_10_fu_496_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_fu_1077_p8),64));
    mul_ln68_10_fu_496_p1 <= zext_ln68_5_fu_858_p1(32 - 1 downto 0);
    mul_ln68_11_fu_500_p0 <= mul_ln68_11_fu_500_p00(32 - 1 downto 0);
    mul_ln68_11_fu_500_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln68_2_fu_1089_p2),64));
    mul_ln68_11_fu_500_p1 <= zext_ln68_fu_657_p1(32 - 1 downto 0);
    mul_ln68_12_fu_504_p0 <= zext_ln68_10_fu_1131_p1(32 - 1 downto 0);
    mul_ln68_12_fu_504_p1 <= zext_ln68_5_fu_858_p1(32 - 1 downto 0);
    mul_ln68_13_fu_508_p0 <= zext_ln68_10_fu_1131_p1(32 - 1 downto 0);
    mul_ln68_13_fu_508_p1 <= zext_ln68_fu_657_p1(32 - 1 downto 0);
    mul_ln68_14_fu_512_p0 <= mul_ln68_14_fu_512_p00(32 - 1 downto 0);
    mul_ln68_14_fu_512_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_9_fu_1155_p10),64));
    mul_ln68_14_fu_512_p1 <= zext_ln68_5_fu_858_p1(32 - 1 downto 0);
    mul_ln68_15_fu_516_p0 <= mul_ln68_15_fu_516_p00(32 - 1 downto 0);
    mul_ln68_15_fu_516_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln68_3_fu_1169_p2),64));
    mul_ln68_15_fu_516_p1 <= zext_ln68_fu_657_p1(32 - 1 downto 0);
    mul_ln68_16_fu_520_p0 <= zext_ln68_12_fu_1207_p1(32 - 1 downto 0);
    mul_ln68_16_fu_520_p1 <= zext_ln68_5_fu_858_p1(32 - 1 downto 0);
    mul_ln68_17_fu_524_p0 <= zext_ln68_12_fu_1207_p1(32 - 1 downto 0);
    mul_ln68_17_fu_524_p1 <= zext_ln68_fu_657_p1(32 - 1 downto 0);
    mul_ln68_18_fu_528_p0 <= mul_ln68_18_fu_528_p00(32 - 1 downto 0);
    mul_ln68_18_fu_528_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_10_fu_1343_p12),64));
    mul_ln68_18_fu_528_p1 <= zext_ln68_5_fu_858_p1(32 - 1 downto 0);
    mul_ln68_1_fu_460_p0 <= zext_ln68_1_fu_705_p1(32 - 1 downto 0);
    mul_ln68_1_fu_460_p1 <= zext_ln68_fu_657_p1(32 - 1 downto 0);
    mul_ln68_2_fu_464_p0 <= zext_ln68_5_fu_858_p1(32 - 1 downto 0);
    mul_ln68_2_fu_464_p1 <= mul_ln68_2_fu_464_p10(32 - 1 downto 0);
    mul_ln68_2_fu_464_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_729_p12),64));
    mul_ln68_3_fu_468_p0 <= mul_ln68_3_fu_468_p00(32 - 1 downto 0);
    mul_ln68_3_fu_468_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln68_fu_752_p2),64));
    mul_ln68_3_fu_468_p1 <= zext_ln68_fu_657_p1(32 - 1 downto 0);
    mul_ln68_4_fu_472_p0 <= zext_ln68_5_fu_858_p1(32 - 1 downto 0);
    mul_ln68_4_fu_472_p1 <= zext_ln68_3_fu_790_p1(32 - 1 downto 0);
    mul_ln68_5_fu_476_p0 <= zext_ln68_3_fu_790_p1(32 - 1 downto 0);
    mul_ln68_5_fu_476_p1 <= zext_ln68_fu_657_p1(32 - 1 downto 0);
    mul_ln68_6_fu_480_p0 <= zext_ln68_5_fu_858_p1(32 - 1 downto 0);
    mul_ln68_6_fu_480_p1 <= mul_ln68_6_fu_480_p10(32 - 1 downto 0);
    mul_ln68_6_fu_480_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_814_p6),64));
    mul_ln68_7_fu_484_p0 <= mul_ln68_7_fu_484_p00(32 - 1 downto 0);
    mul_ln68_7_fu_484_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln68_1_fu_824_p2),64));
    mul_ln68_7_fu_484_p1 <= zext_ln68_fu_657_p1(32 - 1 downto 0);
    mul_ln68_8_fu_488_p0 <= zext_ln68_8_fu_1021_p1(32 - 1 downto 0);
    mul_ln68_8_fu_488_p1 <= zext_ln68_5_fu_858_p1(32 - 1 downto 0);
    mul_ln68_9_fu_492_p0 <= zext_ln68_8_fu_1021_p1(32 - 1 downto 0);
    mul_ln68_9_fu_492_p1 <= zext_ln68_fu_657_p1(32 - 1 downto 0);
    mul_ln68_fu_456_p0 <= zext_ln68_5_fu_858_p1(32 - 1 downto 0);
    mul_ln68_fu_456_p1 <= zext_ln68_1_fu_705_p1(32 - 1 downto 0);
    select_ln68_1_fu_903_p3 <= 
        ap_const_lv64_FFFFFFFFFFFFFFFF when (icmp_ln68_1_fu_763_p2(0) = '1') else 
        ap_const_lv64_0;
    select_ln68_2_fu_935_p3 <= 
        ap_const_lv64_FFFFFFFFFFFFFFFF when (icmp_ln68_2_fu_796_p2(0) = '1') else 
        ap_const_lv64_0;
    select_ln68_3_fu_972_p3 <= 
        ap_const_lv64_FFFFFFFFFFFFFFFF when (icmp_ln68_3_fu_835_p2(0) = '1') else 
        ap_const_lv64_0;
    select_ln68_4_fu_1039_p3 <= 
        ap_const_lv64_FFFFFFFFFFFFFFFF when (icmp_ln68_4_fu_1027_p2(0) = '1') else 
        ap_const_lv64_0;
    select_ln68_5_fu_1224_p3 <= 
        ap_const_lv64_FFFFFFFFFFFFFFFF when (icmp_ln68_5_fu_1100_p2(0) = '1') else 
        ap_const_lv64_0;
    select_ln68_6_fu_1256_p3 <= 
        ap_const_lv64_FFFFFFFFFFFFFFFF when (icmp_ln68_6_fu_1137_p2(0) = '1') else 
        ap_const_lv64_0;
    select_ln68_7_fu_1293_p3 <= 
        ap_const_lv64_FFFFFFFFFFFFFFFF when (icmp_ln68_7_fu_1180_p2(0) = '1') else 
        ap_const_lv64_0;
    select_ln68_fu_872_p3 <= 
        ap_const_lv64_FFFFFFFFFFFFFFFF when (icmp_ln68_fu_711_p2(0) = '1') else 
        ap_const_lv64_0;
    shl_ln68_1_fu_824_p2 <= std_logic_vector(shift_left(unsigned(tmp_4_fu_814_p6),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln68_2_fu_1089_p2 <= std_logic_vector(shift_left(unsigned(tmp_7_fu_1077_p8),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln68_3_fu_1169_p2 <= std_logic_vector(shift_left(unsigned(tmp_9_fu_1155_p10),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln68_fu_752_p2 <= std_logic_vector(shift_left(unsigned(tmp_2_fu_729_p12),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    tmp_10_fu_1343_p11 <= std_logic_vector(signed(ap_const_lv4_A) - signed(trunc_ln55_fu_628_p1));
    tmp_11_fu_590_p3 <= i1_fu_208(4 downto 4);
    tmp_1_fu_682_p11 <= std_logic_vector(unsigned(ap_const_lv4_1) - unsigned(trunc_ln55_fu_628_p1));
    tmp_2_fu_729_p11 <= std_logic_vector(unsigned(ap_const_lv4_2) - unsigned(trunc_ln55_fu_628_p1));
    tmp_3_fu_781_p4 <= (trunc_ln55_2_fu_636_p1 xor ap_const_lv2_3);
    tmp_4_fu_814_p5 <= std_logic_vector(unsigned(ap_const_lv2_0) - unsigned(trunc_ln55_2_fu_636_p1));
    tmp_6_fu_1010_p6 <= std_logic_vector(signed(ap_const_lv3_5) - signed(trunc_ln55_1_fu_632_p1));
    tmp_7_fu_1077_p7 <= std_logic_vector(signed(ap_const_lv3_6) - signed(trunc_ln55_1_fu_632_p1));
    tmp_8_fu_1118_p8 <= (trunc_ln55_1_fu_632_p1 xor ap_const_lv3_7);
    tmp_9_fu_1155_p9 <= std_logic_vector(unsigned(ap_const_lv3_0) - unsigned(trunc_ln55_1_fu_632_p1));
    tmp_s_fu_1192_p10 <= std_logic_vector(signed(ap_const_lv4_9) - signed(trunc_ln55_fu_628_p1));
    trunc_ln55_1_fu_632_p1 <= i1_fu_208(3 - 1 downto 0);
    trunc_ln55_2_fu_636_p1 <= i1_fu_208(2 - 1 downto 0);
    trunc_ln55_fu_628_p1 <= i1_fu_208(4 - 1 downto 0);
    zext_ln68_10_fu_1131_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_fu_1118_p9),64));
    zext_ln68_12_fu_1207_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_1192_p11),64));
    zext_ln68_1_fu_705_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_682_p12),64));
    zext_ln68_3_fu_790_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_781_p5),64));
    zext_ln68_5_fu_858_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_fu_841_p12),64));
    zext_ln68_8_fu_1021_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_fu_1010_p7),64));
    zext_ln68_fu_657_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_640_p12),64));
end behav;
