Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Thu Jun 20 22:06:07 2019
| Host              : T3 running 64-bit Ubuntu 18.04.2 LTS
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu17eg-ffvc1760
| Speed File        : -2  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 32 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.001        0.000                      0                  728        0.010        0.000                      0                  728        1.958        0.000                       0                   895  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
sys_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             4.001        0.000                      0                  728        0.010        0.000                      0                  728        1.958        0.000                       0                   895  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.958ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.001ns  (required time - arrival time)
  Source:                 ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[4].FOR_INDEXES[2].inst_tcam_encoder_array_2d_reg[8][4][2][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[5].FOR_INDEXES[1].inst_tcam_encoder_array_2d_reg[8][5][1][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.404ns (44.789%)  route 0.498ns (55.211%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.212ns = ( 8.212 - 5.000 ) 
    Source Clock Delay      (SCD):    4.054ns
    Clock Pessimism Removal (CPR):    0.755ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.734ns (routing 1.895ns, distribution 0.839ns)
  Clock Net Delay (Destination): 2.439ns (routing 1.722ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    C6                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    C6                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.088     1.088 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.088    CLK_IBUF_inst/OUT
    C6                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.088 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.292    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.320 r  CLK_IBUF_BUFG_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=894, routed)         2.734     4.054    ENCODER_INST/CLK
    SLICE_X33Y409        FDRE                                         r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[4].FOR_INDEXES[2].inst_tcam_encoder_array_2d_reg[8][4][2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y409        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     4.135 r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[4].FOR_INDEXES[2].inst_tcam_encoder_array_2d_reg[8][4][2][3]/Q
                         net (fo=2, routed)           0.184     4.319    ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[4].FOR_INDEXES[2].inst_tcam_encoder_array_2d_reg_n_0_[8][4][2][3]
    SLICE_X33Y409        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051     4.370 r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[5].FOR_INDEXES[1].inst_tcam_encoder_array_2d[8][5][1][7]_i_3/O
                         net (fo=1, routed)           0.057     4.427    ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[5].FOR_INDEXES[1].inst_tcam_encoder_array_2d[8][5][1][7]_i_3_n_0
    SLICE_X33Y409        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     4.575 r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[5].FOR_INDEXES[1].inst_tcam_encoder_array_2d[8][5][1][7]_i_2/O
                         net (fo=8, routed)           0.206     4.781    ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[5].FOR_INDEXES[1].inst_tcam_encoder_array_2d[8][5][1][7]_i_2_n_0
    SLICE_X34Y407        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     4.905 r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[5].FOR_INDEXES[1].inst_tcam_encoder_array_2d[8][5][1][0]_i_1/O
                         net (fo=1, routed)           0.051     4.956    ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[5].FOR_INDEXES[1].inst_tcam_encoder_array_2d[8][5][1][0]_i_1_n_0
    SLICE_X34Y407        FDRE                                         r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[5].FOR_INDEXES[1].inst_tcam_encoder_array_2d_reg[8][5][1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    C6                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK_IBUF_inst/I
    C6                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.580     5.580 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.580    CLK_IBUF_inst/OUT
    C6                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     5.580 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     5.749    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.773 r  CLK_IBUF_BUFG_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=894, routed)         2.439     8.212    ENCODER_INST/CLK
    SLICE_X34Y407        FDRE                                         r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[5].FOR_INDEXES[1].inst_tcam_encoder_array_2d_reg[8][5][1][0]/C
                         clock pessimism              0.755     8.967    
                         clock uncertainty           -0.035     8.932    
    SLICE_X34Y407        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     8.957    ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[5].FOR_INDEXES[1].inst_tcam_encoder_array_2d_reg[8][5][1][0]
  -------------------------------------------------------------------
                         required time                          8.957    
                         arrival time                          -4.956    
  -------------------------------------------------------------------
                         slack                                  4.001    

Slack (MET) :             4.005ns  (required time - arrival time)
  Source:                 ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[4].FOR_INDEXES[2].inst_tcam_encoder_array_2d_reg[8][4][2][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[5].FOR_INDEXES[1].inst_tcam_encoder_array_2d_reg[8][5][1][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.368ns (40.618%)  route 0.538ns (59.382%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.220ns = ( 8.220 - 5.000 ) 
    Source Clock Delay      (SCD):    4.054ns
    Clock Pessimism Removal (CPR):    0.755ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.734ns (routing 1.895ns, distribution 0.839ns)
  Clock Net Delay (Destination): 2.447ns (routing 1.722ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    C6                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    C6                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.088     1.088 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.088    CLK_IBUF_inst/OUT
    C6                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.088 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.292    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.320 r  CLK_IBUF_BUFG_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=894, routed)         2.734     4.054    ENCODER_INST/CLK
    SLICE_X33Y409        FDRE                                         r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[4].FOR_INDEXES[2].inst_tcam_encoder_array_2d_reg[8][4][2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y409        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     4.135 r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[4].FOR_INDEXES[2].inst_tcam_encoder_array_2d_reg[8][4][2][3]/Q
                         net (fo=2, routed)           0.184     4.319    ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[4].FOR_INDEXES[2].inst_tcam_encoder_array_2d_reg_n_0_[8][4][2][3]
    SLICE_X33Y409        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051     4.370 r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[5].FOR_INDEXES[1].inst_tcam_encoder_array_2d[8][5][1][7]_i_3/O
                         net (fo=1, routed)           0.057     4.427    ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[5].FOR_INDEXES[1].inst_tcam_encoder_array_2d[8][5][1][7]_i_3_n_0
    SLICE_X33Y409        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     4.575 r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[5].FOR_INDEXES[1].inst_tcam_encoder_array_2d[8][5][1][7]_i_2/O
                         net (fo=8, routed)           0.247     4.822    ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[5].FOR_INDEXES[1].inst_tcam_encoder_array_2d[8][5][1][7]_i_2_n_0
    SLICE_X34Y408        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     4.910 r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[5].FOR_INDEXES[1].inst_tcam_encoder_array_2d[8][5][1][3]_i_1/O
                         net (fo=1, routed)           0.050     4.960    ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[5].FOR_INDEXES[1].inst_tcam_encoder_array_2d[8][5][1][3]_i_1_n_0
    SLICE_X34Y408        FDRE                                         r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[5].FOR_INDEXES[1].inst_tcam_encoder_array_2d_reg[8][5][1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    C6                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK_IBUF_inst/I
    C6                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.580     5.580 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.580    CLK_IBUF_inst/OUT
    C6                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     5.580 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     5.749    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.773 r  CLK_IBUF_BUFG_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=894, routed)         2.447     8.220    ENCODER_INST/CLK
    SLICE_X34Y408        FDRE                                         r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[5].FOR_INDEXES[1].inst_tcam_encoder_array_2d_reg[8][5][1][3]/C
                         clock pessimism              0.755     8.975    
                         clock uncertainty           -0.035     8.940    
    SLICE_X34Y408        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     8.965    ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[5].FOR_INDEXES[1].inst_tcam_encoder_array_2d_reg[8][5][1][3]
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                  4.005    

Slack (MET) :             4.028ns  (required time - arrival time)
  Source:                 ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[4].FOR_INDEXES[2].inst_tcam_encoder_array_2d_reg[8][4][2][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[5].FOR_INDEXES[1].inst_tcam_encoder_array_2d_reg[8][5][1][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.413ns (47.200%)  route 0.462ns (52.800%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.212ns = ( 8.212 - 5.000 ) 
    Source Clock Delay      (SCD):    4.054ns
    Clock Pessimism Removal (CPR):    0.755ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.734ns (routing 1.895ns, distribution 0.839ns)
  Clock Net Delay (Destination): 2.439ns (routing 1.722ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    C6                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    C6                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.088     1.088 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.088    CLK_IBUF_inst/OUT
    C6                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.088 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.292    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.320 r  CLK_IBUF_BUFG_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=894, routed)         2.734     4.054    ENCODER_INST/CLK
    SLICE_X33Y409        FDRE                                         r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[4].FOR_INDEXES[2].inst_tcam_encoder_array_2d_reg[8][4][2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y409        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     4.135 f  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[4].FOR_INDEXES[2].inst_tcam_encoder_array_2d_reg[8][4][2][3]/Q
                         net (fo=2, routed)           0.184     4.319    ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[4].FOR_INDEXES[2].inst_tcam_encoder_array_2d_reg_n_0_[8][4][2][3]
    SLICE_X33Y409        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051     4.370 f  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[5].FOR_INDEXES[1].inst_tcam_encoder_array_2d[8][5][1][7]_i_3/O
                         net (fo=1, routed)           0.057     4.427    ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[5].FOR_INDEXES[1].inst_tcam_encoder_array_2d[8][5][1][7]_i_3_n_0
    SLICE_X33Y409        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     4.575 f  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[5].FOR_INDEXES[1].inst_tcam_encoder_array_2d[8][5][1][7]_i_2/O
                         net (fo=8, routed)           0.206     4.781    ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[5].FOR_INDEXES[1].inst_tcam_encoder_array_2d[8][5][1][7]_i_2_n_0
    SLICE_X34Y407        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.133     4.914 r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[5].FOR_INDEXES[1].inst_tcam_encoder_array_2d[8][5][1][7]_i_1/O
                         net (fo=1, routed)           0.015     4.929    ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[5].FOR_INDEXES[1].inst_tcam_encoder_array_2d[8][5][1][7]_i_1_n_0
    SLICE_X34Y407        FDRE                                         r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[5].FOR_INDEXES[1].inst_tcam_encoder_array_2d_reg[8][5][1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    C6                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK_IBUF_inst/I
    C6                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.580     5.580 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.580    CLK_IBUF_inst/OUT
    C6                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     5.580 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     5.749    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.773 r  CLK_IBUF_BUFG_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=894, routed)         2.439     8.212    ENCODER_INST/CLK
    SLICE_X34Y407        FDRE                                         r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[5].FOR_INDEXES[1].inst_tcam_encoder_array_2d_reg[8][5][1][7]/C
                         clock pessimism              0.755     8.967    
                         clock uncertainty           -0.035     8.932    
    SLICE_X34Y407        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     8.957    ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[5].FOR_INDEXES[1].inst_tcam_encoder_array_2d_reg[8][5][1][7]
  -------------------------------------------------------------------
                         required time                          8.957    
                         arrival time                          -4.929    
  -------------------------------------------------------------------
                         slack                                  4.028    

Slack (MET) :             4.029ns  (required time - arrival time)
  Source:                 ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[4].FOR_INDEXES[2].inst_tcam_encoder_array_2d_reg[8][4][2][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[5].FOR_INDEXES[1].inst_tcam_encoder_array_2d_reg[8][5][1][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.378ns (42.857%)  route 0.504ns (57.143%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.220ns = ( 8.220 - 5.000 ) 
    Source Clock Delay      (SCD):    4.054ns
    Clock Pessimism Removal (CPR):    0.755ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.734ns (routing 1.895ns, distribution 0.839ns)
  Clock Net Delay (Destination): 2.447ns (routing 1.722ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    C6                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    C6                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.088     1.088 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.088    CLK_IBUF_inst/OUT
    C6                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.088 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.292    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.320 r  CLK_IBUF_BUFG_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=894, routed)         2.734     4.054    ENCODER_INST/CLK
    SLICE_X33Y409        FDRE                                         r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[4].FOR_INDEXES[2].inst_tcam_encoder_array_2d_reg[8][4][2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y409        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     4.135 r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[4].FOR_INDEXES[2].inst_tcam_encoder_array_2d_reg[8][4][2][3]/Q
                         net (fo=2, routed)           0.184     4.319    ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[4].FOR_INDEXES[2].inst_tcam_encoder_array_2d_reg_n_0_[8][4][2][3]
    SLICE_X33Y409        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051     4.370 r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[5].FOR_INDEXES[1].inst_tcam_encoder_array_2d[8][5][1][7]_i_3/O
                         net (fo=1, routed)           0.057     4.427    ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[5].FOR_INDEXES[1].inst_tcam_encoder_array_2d[8][5][1][7]_i_3_n_0
    SLICE_X33Y409        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     4.575 r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[5].FOR_INDEXES[1].inst_tcam_encoder_array_2d[8][5][1][7]_i_2/O
                         net (fo=8, routed)           0.247     4.822    ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[5].FOR_INDEXES[1].inst_tcam_encoder_array_2d[8][5][1][7]_i_2_n_0
    SLICE_X34Y408        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.098     4.920 r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[5].FOR_INDEXES[1].inst_tcam_encoder_array_2d[8][5][1][4]_i_1/O
                         net (fo=1, routed)           0.016     4.936    ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[5].FOR_INDEXES[1].inst_tcam_encoder_array_2d[8][5][1][4]_i_1_n_0
    SLICE_X34Y408        FDRE                                         r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[5].FOR_INDEXES[1].inst_tcam_encoder_array_2d_reg[8][5][1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    C6                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK_IBUF_inst/I
    C6                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.580     5.580 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.580    CLK_IBUF_inst/OUT
    C6                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     5.580 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     5.749    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.773 r  CLK_IBUF_BUFG_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=894, routed)         2.447     8.220    ENCODER_INST/CLK
    SLICE_X34Y408        FDRE                                         r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[5].FOR_INDEXES[1].inst_tcam_encoder_array_2d_reg[8][5][1][4]/C
                         clock pessimism              0.755     8.975    
                         clock uncertainty           -0.035     8.940    
    SLICE_X34Y408        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     8.965    ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[5].FOR_INDEXES[1].inst_tcam_encoder_array_2d_reg[8][5][1][4]
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -4.936    
  -------------------------------------------------------------------
                         slack                                  4.029    

Slack (MET) :             4.036ns  (required time - arrival time)
  Source:                 ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[4].FOR_INDEXES[2].inst_tcam_encoder_array_2d_reg[8][4][2][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[5].FOR_INDEXES[1].inst_tcam_encoder_array_2d_reg[8][5][1][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.402ns (45.943%)  route 0.473ns (54.057%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.220ns = ( 8.220 - 5.000 ) 
    Source Clock Delay      (SCD):    4.054ns
    Clock Pessimism Removal (CPR):    0.755ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.734ns (routing 1.895ns, distribution 0.839ns)
  Clock Net Delay (Destination): 2.447ns (routing 1.722ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    C6                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    C6                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.088     1.088 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.088    CLK_IBUF_inst/OUT
    C6                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.088 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.292    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.320 r  CLK_IBUF_BUFG_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=894, routed)         2.734     4.054    ENCODER_INST/CLK
    SLICE_X33Y409        FDRE                                         r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[4].FOR_INDEXES[2].inst_tcam_encoder_array_2d_reg[8][4][2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y409        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     4.135 r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[4].FOR_INDEXES[2].inst_tcam_encoder_array_2d_reg[8][4][2][3]/Q
                         net (fo=2, routed)           0.184     4.319    ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[4].FOR_INDEXES[2].inst_tcam_encoder_array_2d_reg_n_0_[8][4][2][3]
    SLICE_X33Y409        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051     4.370 r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[5].FOR_INDEXES[1].inst_tcam_encoder_array_2d[8][5][1][7]_i_3/O
                         net (fo=1, routed)           0.057     4.427    ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[5].FOR_INDEXES[1].inst_tcam_encoder_array_2d[8][5][1][7]_i_3_n_0
    SLICE_X33Y409        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     4.575 r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[5].FOR_INDEXES[1].inst_tcam_encoder_array_2d[8][5][1][7]_i_2/O
                         net (fo=8, routed)           0.183     4.758    ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[5].FOR_INDEXES[1].inst_tcam_encoder_array_2d[8][5][1][7]_i_2_n_0
    SLICE_X34Y408        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     4.880 r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[5].FOR_INDEXES[1].inst_tcam_encoder_array_2d[8][5][1][1]_i_1/O
                         net (fo=1, routed)           0.049     4.929    ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[5].FOR_INDEXES[1].inst_tcam_encoder_array_2d[8][5][1][1]_i_1_n_0
    SLICE_X34Y408        FDRE                                         r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[5].FOR_INDEXES[1].inst_tcam_encoder_array_2d_reg[8][5][1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    C6                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK_IBUF_inst/I
    C6                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.580     5.580 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.580    CLK_IBUF_inst/OUT
    C6                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     5.580 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     5.749    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.773 r  CLK_IBUF_BUFG_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=894, routed)         2.447     8.220    ENCODER_INST/CLK
    SLICE_X34Y408        FDRE                                         r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[5].FOR_INDEXES[1].inst_tcam_encoder_array_2d_reg[8][5][1][1]/C
                         clock pessimism              0.755     8.975    
                         clock uncertainty           -0.035     8.940    
    SLICE_X34Y408        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     8.965    ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[5].FOR_INDEXES[1].inst_tcam_encoder_array_2d_reg[8][5][1][1]
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -4.929    
  -------------------------------------------------------------------
                         slack                                  4.036    

Slack (MET) :             4.041ns  (required time - arrival time)
  Source:                 ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[3].FOR_INDEXES[4].inst_tcam_encoder_array_2d_reg[8][3][4][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[4].FOR_INDEXES[2].inst_tcam_encoder_array_2d_reg[8][4][2][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.291ns (33.995%)  route 0.565ns (66.005%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.215ns = ( 8.215 - 5.000 ) 
    Source Clock Delay      (SCD):    4.063ns
    Clock Pessimism Removal (CPR):    0.755ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.743ns (routing 1.895ns, distribution 0.848ns)
  Clock Net Delay (Destination): 2.442ns (routing 1.722ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    C6                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    C6                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.088     1.088 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.088    CLK_IBUF_inst/OUT
    C6                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.088 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.292    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.320 r  CLK_IBUF_BUFG_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=894, routed)         2.743     4.063    ENCODER_INST/CLK
    SLICE_X31Y413        FDRE                                         r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[3].FOR_INDEXES[4].inst_tcam_encoder_array_2d_reg[8][3][4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y413        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     4.142 r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[3].FOR_INDEXES[4].inst_tcam_encoder_array_2d_reg[8][3][4][6]/Q
                         net (fo=2, routed)           0.391     4.533    ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[3].FOR_INDEXES[4].inst_tcam_encoder_array_2d_reg_n_0_[8][3][4][6]
    SLICE_X32Y410        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     4.623 r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[4].FOR_INDEXES[2].inst_tcam_encoder_array_2d[8][4][2][6]_i_2/O
                         net (fo=7, routed)           0.102     4.725    ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[4].FOR_INDEXES[2].inst_tcam_encoder_array_2d[8][4][2][6]_i_2_n_0
    SLICE_X32Y409        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     4.847 r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[4].FOR_INDEXES[2].inst_tcam_encoder_array_2d[8][4][2][1]_i_1/O
                         net (fo=1, routed)           0.072     4.919    ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[4].FOR_INDEXES[2].inst_tcam_encoder_array_2d[8][4][2][1]_i_1_n_0
    SLICE_X32Y409        FDRE                                         r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[4].FOR_INDEXES[2].inst_tcam_encoder_array_2d_reg[8][4][2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    C6                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK_IBUF_inst/I
    C6                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.580     5.580 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.580    CLK_IBUF_inst/OUT
    C6                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     5.580 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     5.749    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.773 r  CLK_IBUF_BUFG_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=894, routed)         2.442     8.215    ENCODER_INST/CLK
    SLICE_X32Y409        FDRE                                         r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[4].FOR_INDEXES[2].inst_tcam_encoder_array_2d_reg[8][4][2][1]/C
                         clock pessimism              0.755     8.970    
                         clock uncertainty           -0.035     8.935    
    SLICE_X32Y409        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     8.960    ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[4].FOR_INDEXES[2].inst_tcam_encoder_array_2d_reg[8][4][2][1]
  -------------------------------------------------------------------
                         required time                          8.960    
                         arrival time                          -4.919    
  -------------------------------------------------------------------
                         slack                                  4.041    

Slack (MET) :             4.044ns  (required time - arrival time)
  Source:                 ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[3].FOR_INDEXES[4].inst_tcam_encoder_array_2d_reg[8][3][4][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[4].FOR_INDEXES[2].inst_tcam_encoder_array_2d_reg[8][4][2][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.219ns (25.795%)  route 0.630ns (74.205%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.211ns = ( 8.211 - 5.000 ) 
    Source Clock Delay      (SCD):    4.063ns
    Clock Pessimism Removal (CPR):    0.755ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.743ns (routing 1.895ns, distribution 0.848ns)
  Clock Net Delay (Destination): 2.438ns (routing 1.722ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    C6                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    C6                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.088     1.088 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.088    CLK_IBUF_inst/OUT
    C6                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.088 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.292    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.320 r  CLK_IBUF_BUFG_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=894, routed)         2.743     4.063    ENCODER_INST/CLK
    SLICE_X31Y413        FDRE                                         r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[3].FOR_INDEXES[4].inst_tcam_encoder_array_2d_reg[8][3][4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y413        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     4.142 r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[3].FOR_INDEXES[4].inst_tcam_encoder_array_2d_reg[8][3][4][6]/Q
                         net (fo=2, routed)           0.391     4.533    ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[3].FOR_INDEXES[4].inst_tcam_encoder_array_2d_reg_n_0_[8][3][4][6]
    SLICE_X32Y410        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     4.623 r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[4].FOR_INDEXES[2].inst_tcam_encoder_array_2d[8][4][2][6]_i_2/O
                         net (fo=7, routed)           0.191     4.814    ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[4].FOR_INDEXES[2].inst_tcam_encoder_array_2d[8][4][2][6]_i_2_n_0
    SLICE_X33Y409        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     4.864 r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[4].FOR_INDEXES[2].inst_tcam_encoder_array_2d[8][4][2][2]_i_1/O
                         net (fo=1, routed)           0.048     4.912    ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[4].FOR_INDEXES[2].inst_tcam_encoder_array_2d[8][4][2][2]_i_1_n_0
    SLICE_X33Y409        FDRE                                         r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[4].FOR_INDEXES[2].inst_tcam_encoder_array_2d_reg[8][4][2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    C6                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK_IBUF_inst/I
    C6                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.580     5.580 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.580    CLK_IBUF_inst/OUT
    C6                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     5.580 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     5.749    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.773 r  CLK_IBUF_BUFG_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=894, routed)         2.438     8.211    ENCODER_INST/CLK
    SLICE_X33Y409        FDRE                                         r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[4].FOR_INDEXES[2].inst_tcam_encoder_array_2d_reg[8][4][2][2]/C
                         clock pessimism              0.755     8.966    
                         clock uncertainty           -0.035     8.931    
    SLICE_X33Y409        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     8.956    ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[4].FOR_INDEXES[2].inst_tcam_encoder_array_2d_reg[8][4][2][2]
  -------------------------------------------------------------------
                         required time                          8.956    
                         arrival time                          -4.912    
  -------------------------------------------------------------------
                         slack                                  4.044    

Slack (MET) :             4.056ns  (required time - arrival time)
  Source:                 ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[3].FOR_INDEXES[4].inst_tcam_encoder_array_2d_reg[8][3][4][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[4].FOR_INDEXES[2].inst_tcam_encoder_array_2d_reg[8][4][2][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.238ns (28.435%)  route 0.599ns (71.565%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.211ns = ( 8.211 - 5.000 ) 
    Source Clock Delay      (SCD):    4.063ns
    Clock Pessimism Removal (CPR):    0.755ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.743ns (routing 1.895ns, distribution 0.848ns)
  Clock Net Delay (Destination): 2.438ns (routing 1.722ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    C6                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    C6                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.088     1.088 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.088    CLK_IBUF_inst/OUT
    C6                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.088 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.292    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.320 r  CLK_IBUF_BUFG_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=894, routed)         2.743     4.063    ENCODER_INST/CLK
    SLICE_X31Y413        FDRE                                         r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[3].FOR_INDEXES[4].inst_tcam_encoder_array_2d_reg[8][3][4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y413        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     4.142 r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[3].FOR_INDEXES[4].inst_tcam_encoder_array_2d_reg[8][3][4][6]/Q
                         net (fo=2, routed)           0.391     4.533    ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[3].FOR_INDEXES[4].inst_tcam_encoder_array_2d_reg_n_0_[8][3][4][6]
    SLICE_X32Y410        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     4.623 r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[4].FOR_INDEXES[2].inst_tcam_encoder_array_2d[8][4][2][6]_i_2/O
                         net (fo=7, routed)           0.191     4.814    ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[4].FOR_INDEXES[2].inst_tcam_encoder_array_2d[8][4][2][6]_i_2_n_0
    SLICE_X33Y409        LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.069     4.883 r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[4].FOR_INDEXES[2].inst_tcam_encoder_array_2d[8][4][2][3]_i_1/O
                         net (fo=1, routed)           0.017     4.900    ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[4].FOR_INDEXES[2].inst_tcam_encoder_array_2d[8][4][2][3]_i_1_n_0
    SLICE_X33Y409        FDRE                                         r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[4].FOR_INDEXES[2].inst_tcam_encoder_array_2d_reg[8][4][2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    C6                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK_IBUF_inst/I
    C6                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.580     5.580 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.580    CLK_IBUF_inst/OUT
    C6                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     5.580 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     5.749    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.773 r  CLK_IBUF_BUFG_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=894, routed)         2.438     8.211    ENCODER_INST/CLK
    SLICE_X33Y409        FDRE                                         r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[4].FOR_INDEXES[2].inst_tcam_encoder_array_2d_reg[8][4][2][3]/C
                         clock pessimism              0.755     8.966    
                         clock uncertainty           -0.035     8.931    
    SLICE_X33Y409        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     8.956    ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[4].FOR_INDEXES[2].inst_tcam_encoder_array_2d_reg[8][4][2][3]
  -------------------------------------------------------------------
                         required time                          8.956    
                         arrival time                          -4.900    
  -------------------------------------------------------------------
                         slack                                  4.056    

Slack (MET) :             4.059ns  (required time - arrival time)
  Source:                 ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[4].FOR_INDEXES[2].inst_tcam_encoder_array_2d_reg[8][4][2][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[5].FOR_INDEXES[1].inst_tcam_encoder_array_2d_reg[8][5][1][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.413ns (48.474%)  route 0.439ns (51.526%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.220ns = ( 8.220 - 5.000 ) 
    Source Clock Delay      (SCD):    4.054ns
    Clock Pessimism Removal (CPR):    0.755ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.734ns (routing 1.895ns, distribution 0.839ns)
  Clock Net Delay (Destination): 2.447ns (routing 1.722ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    C6                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    C6                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.088     1.088 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.088    CLK_IBUF_inst/OUT
    C6                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.088 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.292    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.320 r  CLK_IBUF_BUFG_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=894, routed)         2.734     4.054    ENCODER_INST/CLK
    SLICE_X33Y409        FDRE                                         r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[4].FOR_INDEXES[2].inst_tcam_encoder_array_2d_reg[8][4][2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y409        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     4.135 r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[4].FOR_INDEXES[2].inst_tcam_encoder_array_2d_reg[8][4][2][3]/Q
                         net (fo=2, routed)           0.184     4.319    ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[4].FOR_INDEXES[2].inst_tcam_encoder_array_2d_reg_n_0_[8][4][2][3]
    SLICE_X33Y409        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051     4.370 r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[5].FOR_INDEXES[1].inst_tcam_encoder_array_2d[8][5][1][7]_i_3/O
                         net (fo=1, routed)           0.057     4.427    ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[5].FOR_INDEXES[1].inst_tcam_encoder_array_2d[8][5][1][7]_i_3_n_0
    SLICE_X33Y409        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     4.575 r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[5].FOR_INDEXES[1].inst_tcam_encoder_array_2d[8][5][1][7]_i_2/O
                         net (fo=8, routed)           0.183     4.758    ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[5].FOR_INDEXES[1].inst_tcam_encoder_array_2d[8][5][1][7]_i_2_n_0
    SLICE_X34Y408        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     4.891 r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[5].FOR_INDEXES[1].inst_tcam_encoder_array_2d[8][5][1][2]_i_1/O
                         net (fo=1, routed)           0.015     4.906    ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[5].FOR_INDEXES[1].inst_tcam_encoder_array_2d[8][5][1][2]_i_1_n_0
    SLICE_X34Y408        FDRE                                         r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[5].FOR_INDEXES[1].inst_tcam_encoder_array_2d_reg[8][5][1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    C6                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK_IBUF_inst/I
    C6                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.580     5.580 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.580    CLK_IBUF_inst/OUT
    C6                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     5.580 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     5.749    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.773 r  CLK_IBUF_BUFG_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=894, routed)         2.447     8.220    ENCODER_INST/CLK
    SLICE_X34Y408        FDRE                                         r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[5].FOR_INDEXES[1].inst_tcam_encoder_array_2d_reg[8][5][1][2]/C
                         clock pessimism              0.755     8.975    
                         clock uncertainty           -0.035     8.940    
    SLICE_X34Y408        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     8.965    ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[5].FOR_INDEXES[1].inst_tcam_encoder_array_2d_reg[8][5][1][2]
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -4.906    
  -------------------------------------------------------------------
                         slack                                  4.059    

Slack (MET) :             4.060ns  (required time - arrival time)
  Source:                 ENCODER_INST/FOR_MEMORIES[0].FOR_DEPTH[2].FOR_INDEXES[0].inst_tcam_encoder_array_2d_reg[0][2][0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ENCODER_INST/GEN_PMAP_MEMORIES[0].DECODER_OUT_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E2 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.081ns (14.464%)  route 0.479ns (85.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.224ns = ( 8.224 - 5.000 ) 
    Source Clock Delay      (SCD):    4.041ns
    Clock Pessimism Removal (CPR):    0.757ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.721ns (routing 1.895ns, distribution 0.826ns)
  Clock Net Delay (Destination): 2.451ns (routing 1.722ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    C6                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    C6                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.088     1.088 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.088    CLK_IBUF_inst/OUT
    C6                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.088 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.292    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.320 r  CLK_IBUF_BUFG_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=894, routed)         2.721     4.041    ENCODER_INST/CLK
    SLICE_X33Y392        FDRE                                         r  ENCODER_INST/FOR_MEMORIES[0].FOR_DEPTH[2].FOR_INDEXES[0].inst_tcam_encoder_array_2d_reg[0][2][0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y392        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     4.122 r  ENCODER_INST/FOR_MEMORIES[0].FOR_DEPTH[2].FOR_INDEXES[0].inst_tcam_encoder_array_2d_reg[0][2][0][1]/Q
                         net (fo=1, routed)           0.479     4.601    ENCODER_INST/GEN_PMAP_MEMORIES[0].DECODER_OUT_MEM/xpm_memory_base_inst/addra[1]
    RAMB18_X3Y156        RAMB18E2                                     r  ENCODER_INST/GEN_PMAP_MEMORIES[0].DECODER_OUT_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    C6                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK_IBUF_inst/I
    C6                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.580     5.580 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.580    CLK_IBUF_inst/OUT
    C6                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     5.580 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     5.749    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.773 r  CLK_IBUF_BUFG_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=894, routed)         2.451     8.224    ENCODER_INST/GEN_PMAP_MEMORIES[0].DECODER_OUT_MEM/xpm_memory_base_inst/clka
    RAMB18_X3Y156        RAMB18E2                                     r  ENCODER_INST/GEN_PMAP_MEMORIES[0].DECODER_OUT_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.757     8.981    
                         clock uncertainty           -0.035     8.946    
    RAMB18_X3Y156        RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.285     8.661    ENCODER_INST/GEN_PMAP_MEMORIES[0].DECODER_OUT_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          8.661    
                         arrival time                          -4.601    
  -------------------------------------------------------------------
                         slack                                  4.060    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 ARRAY_OF_TCAM_INST/GEN_TCAM_MEMORIES[8].TCAM_INST/GENERATE_TCAM_RESPONSE[18].DATA_OUT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[0].FOR_INDEXES[9].inst_tcam_encoder_array_2d_reg[8][0][9][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.058ns (31.183%)  route 0.128ns (68.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.090ns
    Source Clock Delay      (SCD):    3.221ns
    Clock Pessimism Removal (CPR):    0.755ns
  Clock Net Delay (Source):      2.448ns (routing 1.722ns, distribution 0.726ns)
  Clock Net Delay (Destination): 2.770ns (routing 1.895ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    C6                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    C6                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.580     0.580 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.580    CLK_IBUF_inst/OUT
    C6                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.580 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.749    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.773 r  CLK_IBUF_BUFG_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=894, routed)         2.448     3.221    ARRAY_OF_TCAM_INST/GEN_TCAM_MEMORIES[8].TCAM_INST/CLK
    SLICE_X35Y415        FDRE                                         r  ARRAY_OF_TCAM_INST/GEN_TCAM_MEMORIES[8].TCAM_INST/GENERATE_TCAM_RESPONSE[18].DATA_OUT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y415        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     3.279 r  ARRAY_OF_TCAM_INST/GEN_TCAM_MEMORIES[8].TCAM_INST/GENERATE_TCAM_RESPONSE[18].DATA_OUT_reg[18]/Q
                         net (fo=3, routed)           0.128     3.407    ENCODER_INST/RESULTS_FROM_TCAMS[8][18]
    SLICE_X36Y414        FDRE                                         r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[0].FOR_INDEXES[9].inst_tcam_encoder_array_2d_reg[8][0][9][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    C6                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    C6                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.088     1.088 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.088    CLK_IBUF_inst/OUT
    C6                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.088 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.292    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.320 r  CLK_IBUF_BUFG_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=894, routed)         2.770     4.090    ENCODER_INST/CLK
    SLICE_X36Y414        FDRE                                         r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[0].FOR_INDEXES[9].inst_tcam_encoder_array_2d_reg[8][0][9][0]/C
                         clock pessimism             -0.755     3.335    
    SLICE_X36Y414        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     3.397    ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[0].FOR_INDEXES[9].inst_tcam_encoder_array_2d_reg[8][0][9][0]
  -------------------------------------------------------------------
                         required time                         -3.397    
                         arrival time                           3.407    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[3].FOR_INDEXES[1].inst_tcam_encoder_array_2d_reg[8][3][1][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[4].FOR_INDEXES[0].inst_tcam_encoder_array_2d_reg[8][4][0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.093ns (53.143%)  route 0.082ns (46.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.090ns
    Source Clock Delay      (SCD):    3.231ns
    Clock Pessimism Removal (CPR):    0.755ns
  Clock Net Delay (Source):      2.458ns (routing 1.722ns, distribution 0.736ns)
  Clock Net Delay (Destination): 2.770ns (routing 1.895ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    C6                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    C6                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.580     0.580 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.580    CLK_IBUF_inst/OUT
    C6                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.580 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.749    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.773 r  CLK_IBUF_BUFG_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=894, routed)         2.458     3.231    ENCODER_INST/CLK
    SLICE_X38Y415        FDRE                                         r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[3].FOR_INDEXES[1].inst_tcam_encoder_array_2d_reg[8][3][1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y415        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     3.289 r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[3].FOR_INDEXES[1].inst_tcam_encoder_array_2d_reg[8][3][1][4]/Q
                         net (fo=1, routed)           0.060     3.349    ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[3].FOR_INDEXES[1].inst_tcam_encoder_array_2d_reg_n_0_[8][3][1][4]
    SLICE_X37Y415        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     3.384 r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[4].FOR_INDEXES[0].inst_tcam_encoder_array_2d[8][4][0][4]_i_1/O
                         net (fo=1, routed)           0.022     3.406    ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[4].FOR_INDEXES[0].inst_tcam_encoder_array_2d[8][4][0][4]_i_1_n_0
    SLICE_X37Y415        FDRE                                         r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[4].FOR_INDEXES[0].inst_tcam_encoder_array_2d_reg[8][4][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    C6                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    C6                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.088     1.088 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.088    CLK_IBUF_inst/OUT
    C6                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.088 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.292    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.320 r  CLK_IBUF_BUFG_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=894, routed)         2.770     4.090    ENCODER_INST/CLK
    SLICE_X37Y415        FDRE                                         r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[4].FOR_INDEXES[0].inst_tcam_encoder_array_2d_reg[8][4][0][4]/C
                         clock pessimism             -0.755     3.335    
    SLICE_X37Y415        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     3.395    ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[4].FOR_INDEXES[0].inst_tcam_encoder_array_2d_reg[8][4][0][4]
  -------------------------------------------------------------------
                         required time                         -3.395    
                         arrival time                           3.406    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 ARRAY_OF_TCAM_INST/GEN_TCAM_MEMORIES[8].TCAM_INST/GENERATE_TCAM_RESPONSE[68].DATA_OUT_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[0].FOR_INDEXES[34].inst_tcam_encoder_array_2d_reg[8][0][34][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.058ns (22.481%)  route 0.200ns (77.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.121ns
    Source Clock Delay      (SCD):    3.217ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Net Delay (Source):      2.444ns (routing 1.722ns, distribution 0.722ns)
  Clock Net Delay (Destination): 2.801ns (routing 1.895ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    C6                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    C6                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.580     0.580 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.580    CLK_IBUF_inst/OUT
    C6                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.580 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.749    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.773 r  CLK_IBUF_BUFG_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=894, routed)         2.444     3.217    ARRAY_OF_TCAM_INST/GEN_TCAM_MEMORIES[8].TCAM_INST/CLK
    SLICE_X32Y419        FDRE                                         r  ARRAY_OF_TCAM_INST/GEN_TCAM_MEMORIES[8].TCAM_INST/GENERATE_TCAM_RESPONSE[68].DATA_OUT_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y419        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     3.275 r  ARRAY_OF_TCAM_INST/GEN_TCAM_MEMORIES[8].TCAM_INST/GENERATE_TCAM_RESPONSE[68].DATA_OUT_reg[68]/Q
                         net (fo=3, routed)           0.200     3.475    ENCODER_INST/RESULTS_FROM_TCAMS[8][68]
    SLICE_X31Y423        FDRE                                         r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[0].FOR_INDEXES[34].inst_tcam_encoder_array_2d_reg[8][0][34][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    C6                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    C6                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.088     1.088 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.088    CLK_IBUF_inst/OUT
    C6                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.088 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.292    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.320 r  CLK_IBUF_BUFG_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=894, routed)         2.801     4.121    ENCODER_INST/CLK
    SLICE_X31Y423        FDRE                                         r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[0].FOR_INDEXES[34].inst_tcam_encoder_array_2d_reg[8][0][34][0]/C
                         clock pessimism             -0.720     3.401    
    SLICE_X31Y423        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     3.461    ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[0].FOR_INDEXES[34].inst_tcam_encoder_array_2d_reg[8][0][34][0]
  -------------------------------------------------------------------
                         required time                         -3.461    
                         arrival time                           3.475    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 ARRAY_OF_TCAM_INST/GEN_TCAM_MEMORIES[1].TCAM_INST/GENERATE_TCAM_RESPONSE[1].DATA_OUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ENCODER_INST/FOR_MEMORIES[1].FOR_DEPTH[0].FOR_INDEXES[0].inst_tcam_encoder_array_2d_reg[1][0][0][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.080ns (47.904%)  route 0.087ns (52.096%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.051ns
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    0.755ns
  Clock Net Delay (Source):      2.435ns (routing 1.722ns, distribution 0.713ns)
  Clock Net Delay (Destination): 2.731ns (routing 1.895ns, distribution 0.836ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    C6                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    C6                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.580     0.580 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.580    CLK_IBUF_inst/OUT
    C6                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.580 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.749    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.773 r  CLK_IBUF_BUFG_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=894, routed)         2.435     3.208    ARRAY_OF_TCAM_INST/GEN_TCAM_MEMORIES[1].TCAM_INST/CLK
    SLICE_X35Y388        FDRE                                         r  ARRAY_OF_TCAM_INST/GEN_TCAM_MEMORIES[1].TCAM_INST/GENERATE_TCAM_RESPONSE[1].DATA_OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y388        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     3.266 r  ARRAY_OF_TCAM_INST/GEN_TCAM_MEMORIES[1].TCAM_INST/GENERATE_TCAM_RESPONSE[1].DATA_OUT_reg[1]/Q
                         net (fo=1, routed)           0.063     3.329    ENCODER_INST/RESULTS_FROM_TCAMS[1][1]
    SLICE_X34Y388        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.022     3.351 r  ENCODER_INST/FOR_MEMORIES[1].FOR_DEPTH[0].FOR_INDEXES[0].inst_tcam_encoder_array_2d[1][0][0][1]_i_1/O
                         net (fo=1, routed)           0.024     3.375    ENCODER_INST/inst_tcam_encoder_array_2d[1][0][0][1]
    SLICE_X34Y388        FDRE                                         r  ENCODER_INST/FOR_MEMORIES[1].FOR_DEPTH[0].FOR_INDEXES[0].inst_tcam_encoder_array_2d_reg[1][0][0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    C6                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    C6                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.088     1.088 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.088    CLK_IBUF_inst/OUT
    C6                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.088 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.292    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.320 r  CLK_IBUF_BUFG_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=894, routed)         2.731     4.051    ENCODER_INST/CLK
    SLICE_X34Y388        FDRE                                         r  ENCODER_INST/FOR_MEMORIES[1].FOR_DEPTH[0].FOR_INDEXES[0].inst_tcam_encoder_array_2d_reg[1][0][0][1]/C
                         clock pessimism             -0.755     3.296    
    SLICE_X34Y388        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     3.356    ENCODER_INST/FOR_MEMORIES[1].FOR_DEPTH[0].FOR_INDEXES[0].inst_tcam_encoder_array_2d_reg[1][0][0][1]
  -------------------------------------------------------------------
                         required time                         -3.356    
                         arrival time                           3.375    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[1].FOR_INDEXES[16].inst_tcam_encoder_array_2d_reg[8][1][16][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[2].FOR_INDEXES[8].inst_tcam_encoder_array_2d_reg[8][2][8][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.080ns (43.243%)  route 0.105ns (56.757%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.127ns
    Source Clock Delay      (SCD):    3.263ns
    Clock Pessimism Removal (CPR):    0.759ns
  Clock Net Delay (Source):      2.490ns (routing 1.722ns, distribution 0.768ns)
  Clock Net Delay (Destination): 2.807ns (routing 1.895ns, distribution 0.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    C6                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    C6                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.580     0.580 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.580    CLK_IBUF_inst/OUT
    C6                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.580 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.749    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.773 r  CLK_IBUF_BUFG_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=894, routed)         2.490     3.263    ENCODER_INST/CLK
    SLICE_X32Y423        FDRE                                         r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[1].FOR_INDEXES[16].inst_tcam_encoder_array_2d_reg[8][1][16][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y423        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     3.321 f  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[1].FOR_INDEXES[16].inst_tcam_encoder_array_2d_reg[8][1][16][0]/Q
                         net (fo=5, routed)           0.069     3.390    ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[1].FOR_INDEXES[16].inst_tcam_encoder_array_2d_reg_n_0_[8][1][16][0]
    SLICE_X30Y423        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.022     3.412 r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[2].FOR_INDEXES[8].inst_tcam_encoder_array_2d[8][2][8][3]_i_1/O
                         net (fo=1, routed)           0.036     3.448    ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[2].FOR_INDEXES[8].inst_tcam_encoder_array_2d[8][2][8][3]_i_1_n_0
    SLICE_X30Y423        FDRE                                         r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[2].FOR_INDEXES[8].inst_tcam_encoder_array_2d_reg[8][2][8][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    C6                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    C6                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.088     1.088 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.088    CLK_IBUF_inst/OUT
    C6                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.088 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.292    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.320 r  CLK_IBUF_BUFG_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=894, routed)         2.807     4.127    ENCODER_INST/CLK
    SLICE_X30Y423        FDRE                                         r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[2].FOR_INDEXES[8].inst_tcam_encoder_array_2d_reg[8][2][8][3]/C
                         clock pessimism             -0.759     3.368    
    SLICE_X30Y423        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     3.428    ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[2].FOR_INDEXES[8].inst_tcam_encoder_array_2d_reg[8][2][8][3]
  -------------------------------------------------------------------
                         required time                         -3.428    
                         arrival time                           3.448    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 ARRAY_OF_TCAM_INST/GEN_TCAM_MEMORIES[8].TCAM_INST/GENERATE_TCAM_RESPONSE[22].DATA_OUT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[0].FOR_INDEXES[11].inst_tcam_encoder_array_2d_reg[8][0][11][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.316%)  route 0.037ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.550ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Net Delay (Source):      1.518ns (routing 1.036ns, distribution 0.482ns)
  Clock Net Delay (Destination): 1.708ns (routing 1.154ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    C6                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    C6                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.421     0.421 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.421    CLK_IBUF_inst/OUT
    C6                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.421 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.512    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.529 r  CLK_IBUF_BUFG_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=894, routed)         1.518     2.047    ARRAY_OF_TCAM_INST/GEN_TCAM_MEMORIES[8].TCAM_INST/CLK
    SLICE_X37Y416        FDRE                                         r  ARRAY_OF_TCAM_INST/GEN_TCAM_MEMORIES[8].TCAM_INST/GENERATE_TCAM_RESPONSE[22].DATA_OUT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y416        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.086 r  ARRAY_OF_TCAM_INST/GEN_TCAM_MEMORIES[8].TCAM_INST/GENERATE_TCAM_RESPONSE[22].DATA_OUT_reg[22]/Q
                         net (fo=3, routed)           0.037     2.123    ENCODER_INST/RESULTS_FROM_TCAMS[8][22]
    SLICE_X37Y416        FDRE                                         r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[0].FOR_INDEXES[11].inst_tcam_encoder_array_2d_reg[8][0][11][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    C6                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    C6                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.710     0.710 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.710    CLK_IBUF_inst/OUT
    C6                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.710 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.823    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.842 r  CLK_IBUF_BUFG_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=894, routed)         1.708     2.550    ENCODER_INST/CLK
    SLICE_X37Y416        FDRE                                         r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[0].FOR_INDEXES[11].inst_tcam_encoder_array_2d_reg[8][0][11][0]/C
                         clock pessimism             -0.497     2.053    
    SLICE_X37Y416        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.100    ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[0].FOR_INDEXES[11].inst_tcam_encoder_array_2d_reg[8][0][11][0]
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[1].FOR_INDEXES[16].inst_tcam_encoder_array_2d_reg[8][1][16][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[2].FOR_INDEXES[8].inst_tcam_encoder_array_2d_reg[8][2][8][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.095ns (51.351%)  route 0.090ns (48.649%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.121ns
    Source Clock Delay      (SCD):    3.263ns
    Clock Pessimism Removal (CPR):    0.759ns
  Clock Net Delay (Source):      2.490ns (routing 1.722ns, distribution 0.768ns)
  Clock Net Delay (Destination): 2.801ns (routing 1.895ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    C6                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    C6                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.580     0.580 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.580    CLK_IBUF_inst/OUT
    C6                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.580 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.749    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.773 r  CLK_IBUF_BUFG_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=894, routed)         2.490     3.263    ENCODER_INST/CLK
    SLICE_X32Y423        FDRE                                         r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[1].FOR_INDEXES[16].inst_tcam_encoder_array_2d_reg[8][1][16][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y423        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     3.323 f  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[1].FOR_INDEXES[16].inst_tcam_encoder_array_2d_reg[8][1][16][6]/Q
                         net (fo=5, routed)           0.068     3.391    ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[1].FOR_INDEXES[16].inst_tcam_encoder_array_2d_reg_n_0_[8][1][16][6]
    SLICE_X31Y423        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     3.426 r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[2].FOR_INDEXES[8].inst_tcam_encoder_array_2d[8][2][8][0]_i_1/O
                         net (fo=1, routed)           0.022     3.448    ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[2].FOR_INDEXES[8].inst_tcam_encoder_array_2d[8][2][8][0]_i_1_n_0
    SLICE_X31Y423        FDRE                                         r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[2].FOR_INDEXES[8].inst_tcam_encoder_array_2d_reg[8][2][8][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    C6                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    C6                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.088     1.088 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.088    CLK_IBUF_inst/OUT
    C6                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.088 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.292    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.320 r  CLK_IBUF_BUFG_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=894, routed)         2.801     4.121    ENCODER_INST/CLK
    SLICE_X31Y423        FDRE                                         r  ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[2].FOR_INDEXES[8].inst_tcam_encoder_array_2d_reg[8][2][8][0]/C
                         clock pessimism             -0.759     3.362    
    SLICE_X31Y423        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     3.422    ENCODER_INST/FOR_MEMORIES[8].FOR_DEPTH[2].FOR_INDEXES[8].inst_tcam_encoder_array_2d_reg[8][2][8][0]
  -------------------------------------------------------------------
                         required time                         -3.422    
                         arrival time                           3.448    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 ARRAY_OF_TCAM_INST/GEN_TCAM_MEMORIES[1].TCAM_INST/GENERATE_TCAM_RESPONSE[4].DATA_OUT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ENCODER_INST/FOR_MEMORIES[1].FOR_DEPTH[0].FOR_INDEXES[2].inst_tcam_encoder_array_2d_reg[1][0][2][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.058ns (31.868%)  route 0.124ns (68.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.051ns
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.755ns
  Clock Net Delay (Source):      2.427ns (routing 1.722ns, distribution 0.705ns)
  Clock Net Delay (Destination): 2.731ns (routing 1.895ns, distribution 0.836ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    C6                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    C6                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.580     0.580 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.580    CLK_IBUF_inst/OUT
    C6                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.580 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.749    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.773 r  CLK_IBUF_BUFG_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=894, routed)         2.427     3.200    ARRAY_OF_TCAM_INST/GEN_TCAM_MEMORIES[1].TCAM_INST/CLK
    SLICE_X35Y390        FDRE                                         r  ARRAY_OF_TCAM_INST/GEN_TCAM_MEMORIES[1].TCAM_INST/GENERATE_TCAM_RESPONSE[4].DATA_OUT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y390        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     3.258 r  ARRAY_OF_TCAM_INST/GEN_TCAM_MEMORIES[1].TCAM_INST/GENERATE_TCAM_RESPONSE[4].DATA_OUT_reg[4]/Q
                         net (fo=3, routed)           0.124     3.382    ENCODER_INST/RESULTS_FROM_TCAMS[1][4]
    SLICE_X35Y389        FDRE                                         r  ENCODER_INST/FOR_MEMORIES[1].FOR_DEPTH[0].FOR_INDEXES[2].inst_tcam_encoder_array_2d_reg[1][0][2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    C6                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    C6                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.088     1.088 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.088    CLK_IBUF_inst/OUT
    C6                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.088 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.292    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.320 r  CLK_IBUF_BUFG_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=894, routed)         2.731     4.051    ENCODER_INST/CLK
    SLICE_X35Y389        FDRE                                         r  ENCODER_INST/FOR_MEMORIES[1].FOR_DEPTH[0].FOR_INDEXES[2].inst_tcam_encoder_array_2d_reg[1][0][2][0]/C
                         clock pessimism             -0.755     3.296    
    SLICE_X35Y389        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     3.356    ENCODER_INST/FOR_MEMORIES[1].FOR_DEPTH[0].FOR_INDEXES[2].inst_tcam_encoder_array_2d_reg[1][0][2][0]
  -------------------------------------------------------------------
                         required time                         -3.356    
                         arrival time                           3.382    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 ENCODER_INST/FOR_MEMORIES[2].FOR_DEPTH[0].FOR_INDEXES[2].inst_tcam_encoder_array_2d_reg[2][0][2][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ENCODER_INST/FOR_MEMORIES[2].FOR_DEPTH[1].FOR_INDEXES[1].inst_tcam_encoder_array_2d_reg[2][1][1][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.092ns (58.599%)  route 0.065ns (41.401%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.059ns
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.803ns
  Clock Net Delay (Source):      2.416ns (routing 1.722ns, distribution 0.694ns)
  Clock Net Delay (Destination): 2.739ns (routing 1.895ns, distribution 0.844ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    C6                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    C6                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.580     0.580 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.580    CLK_IBUF_inst/OUT
    C6                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.580 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.749    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.773 r  CLK_IBUF_BUFG_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=894, routed)         2.416     3.189    ENCODER_INST/CLK
    SLICE_X33Y395        FDRE                                         r  ENCODER_INST/FOR_MEMORIES[2].FOR_DEPTH[0].FOR_INDEXES[2].inst_tcam_encoder_array_2d_reg[2][0][2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y395        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     3.249 r  ENCODER_INST/FOR_MEMORIES[2].FOR_DEPTH[0].FOR_INDEXES[2].inst_tcam_encoder_array_2d_reg[2][0][2][2]/Q
                         net (fo=4, routed)           0.056     3.305    ENCODER_INST/FOR_MEMORIES[2].FOR_DEPTH[0].FOR_INDEXES[2].inst_tcam_encoder_array_2d_reg_n_0_[2][0][2][2]
    SLICE_X33Y397        LUT4 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.032     3.337 r  ENCODER_INST/FOR_MEMORIES[2].FOR_DEPTH[1].FOR_INDEXES[1].inst_tcam_encoder_array_2d[2][1][1][2]_i_1/O
                         net (fo=1, routed)           0.009     3.346    ENCODER_INST/FOR_MEMORIES[2].FOR_DEPTH[1].FOR_INDEXES[1].inst_tcam_encoder_array_2d[2][1][1][2]_i_1_n_0
    SLICE_X33Y397        FDRE                                         r  ENCODER_INST/FOR_MEMORIES[2].FOR_DEPTH[1].FOR_INDEXES[1].inst_tcam_encoder_array_2d_reg[2][1][1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    C6                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    C6                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.088     1.088 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.088    CLK_IBUF_inst/OUT
    C6                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.088 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.292    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.320 r  CLK_IBUF_BUFG_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=894, routed)         2.739     4.059    ENCODER_INST/CLK
    SLICE_X33Y397        FDRE                                         r  ENCODER_INST/FOR_MEMORIES[2].FOR_DEPTH[1].FOR_INDEXES[1].inst_tcam_encoder_array_2d_reg[2][1][1][2]/C
                         clock pessimism             -0.803     3.255    
    SLICE_X33Y397        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.317    ENCODER_INST/FOR_MEMORIES[2].FOR_DEPTH[1].FOR_INDEXES[1].inst_tcam_encoder_array_2d_reg[2][1][1][2]
  -------------------------------------------------------------------
                         required time                         -3.317    
                         arrival time                           3.346    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 ENCODER_INST/FOR_MEMORIES[1].FOR_DEPTH[0].FOR_INDEXES[0].inst_tcam_encoder_array_2d_reg[1][0][0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ENCODER_INST/FOR_MEMORIES[1].FOR_DEPTH[1].FOR_INDEXES[0].inst_tcam_encoder_array_2d_reg[1][1][0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.053ns (55.789%)  route 0.042ns (44.211%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.528ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Net Delay (Source):      1.497ns (routing 1.036ns, distribution 0.461ns)
  Clock Net Delay (Destination): 1.686ns (routing 1.154ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    C6                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    C6                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.421     0.421 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.421    CLK_IBUF_inst/OUT
    C6                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.421 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.512    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.529 r  CLK_IBUF_BUFG_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=894, routed)         1.497     2.026    ENCODER_INST/CLK
    SLICE_X34Y388        FDRE                                         r  ENCODER_INST/FOR_MEMORIES[1].FOR_DEPTH[0].FOR_INDEXES[0].inst_tcam_encoder_array_2d_reg[1][0][0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y388        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.065 f  ENCODER_INST/FOR_MEMORIES[1].FOR_DEPTH[0].FOR_INDEXES[0].inst_tcam_encoder_array_2d_reg[1][0][0][1]/Q
                         net (fo=3, routed)           0.026     2.091    ENCODER_INST/FOR_MEMORIES[1].FOR_DEPTH[0].FOR_INDEXES[0].inst_tcam_encoder_array_2d_reg_n_0_[1][0][0][1]
    SLICE_X34Y387        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.014     2.105 r  ENCODER_INST/FOR_MEMORIES[1].FOR_DEPTH[1].FOR_INDEXES[0].inst_tcam_encoder_array_2d[1][1][0][2]_i_1/O
                         net (fo=1, routed)           0.016     2.121    ENCODER_INST/FOR_MEMORIES[1].FOR_DEPTH[1].FOR_INDEXES[0].inst_tcam_encoder_array_2d[1][1][0][2]_i_1_n_0
    SLICE_X34Y387        FDRE                                         r  ENCODER_INST/FOR_MEMORIES[1].FOR_DEPTH[1].FOR_INDEXES[0].inst_tcam_encoder_array_2d_reg[1][1][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    C6                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    C6                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.710     0.710 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.710    CLK_IBUF_inst/OUT
    C6                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.710 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.823    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.842 r  CLK_IBUF_BUFG_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=894, routed)         1.686     2.528    ENCODER_INST/CLK
    SLICE_X34Y387        FDRE                                         r  ENCODER_INST/FOR_MEMORIES[1].FOR_DEPTH[1].FOR_INDEXES[0].inst_tcam_encoder_array_2d_reg[1][1][0][2]/C
                         clock pessimism             -0.483     2.045    
    SLICE_X34Y387        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     2.091    ENCODER_INST/FOR_MEMORIES[1].FOR_DEPTH[1].FOR_INDEXES[0].inst_tcam_encoder_array_2d_reg[1][1][0][2]
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.030    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         5.000       3.431      RAMB18_X3Y155  ENCODER_INST/GEN_PMAP_MEMORIES[1].DECODER_OUT_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         5.000       3.431      RAMB18_X3Y157  ENCODER_INST/GEN_PMAP_MEMORIES[3].DECODER_OUT_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         5.000       3.431      RAMB18_X2Y155  ENCODER_INST/GEN_PMAP_MEMORIES[5].DECODER_OUT_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         5.000       3.431      RAMB18_X2Y157  ENCODER_INST/GEN_PMAP_MEMORIES[7].DECODER_OUT_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         5.000       3.431      RAMB18_X3Y163  ENCODER_INST/GEN_PMAP_MEMORIES[9].DECODER_OUT_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         5.000       3.431      RAMB18_X3Y158  ENCODER_INST/GEN_PMAP_MEMORIES[2].DECODER_OUT_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         5.000       3.431      RAMB18_X2Y154  ENCODER_INST/GEN_PMAP_MEMORIES[4].DECODER_OUT_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         5.000       3.431      RAMB18_X2Y156  ENCODER_INST/GEN_PMAP_MEMORIES[6].DECODER_OUT_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         5.000       3.431      RAMB18_X3Y162  ENCODER_INST/GEN_PMAP_MEMORIES[8].DECODER_OUT_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         5.000       3.431      RAMB18_X3Y156  ENCODER_INST/GEN_PMAP_MEMORIES[0].DECODER_OUT_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB18_X3Y157  ENCODER_INST/GEN_PMAP_MEMORIES[3].DECODER_OUT_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB18_X2Y157  ENCODER_INST/GEN_PMAP_MEMORIES[7].DECODER_OUT_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB18_X3Y163  ENCODER_INST/GEN_PMAP_MEMORIES[9].DECODER_OUT_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB18_X2Y156  ENCODER_INST/GEN_PMAP_MEMORIES[6].DECODER_OUT_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB18_X3Y156  ENCODER_INST/GEN_PMAP_MEMORIES[0].DECODER_OUT_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB18_X3Y155  ENCODER_INST/GEN_PMAP_MEMORIES[1].DECODER_OUT_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB18_X3Y157  ENCODER_INST/GEN_PMAP_MEMORIES[3].DECODER_OUT_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB18_X2Y157  ENCODER_INST/GEN_PMAP_MEMORIES[7].DECODER_OUT_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB18_X3Y158  ENCODER_INST/GEN_PMAP_MEMORIES[2].DECODER_OUT_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB18_X3Y162  ENCODER_INST/GEN_PMAP_MEMORIES[8].DECODER_OUT_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB18_X3Y155  ENCODER_INST/GEN_PMAP_MEMORIES[1].DECODER_OUT_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB18_X3Y158  ENCODER_INST/GEN_PMAP_MEMORIES[2].DECODER_OUT_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB18_X2Y156  ENCODER_INST/GEN_PMAP_MEMORIES[6].DECODER_OUT_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB18_X3Y162  ENCODER_INST/GEN_PMAP_MEMORIES[8].DECODER_OUT_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB18_X3Y156  ENCODER_INST/GEN_PMAP_MEMORIES[0].DECODER_OUT_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB18_X3Y157  ENCODER_INST/GEN_PMAP_MEMORIES[3].DECODER_OUT_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB18_X2Y155  ENCODER_INST/GEN_PMAP_MEMORIES[5].DECODER_OUT_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB18_X2Y157  ENCODER_INST/GEN_PMAP_MEMORIES[7].DECODER_OUT_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB18_X3Y163  ENCODER_INST/GEN_PMAP_MEMORIES[9].DECODER_OUT_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB18_X2Y154  ENCODER_INST/GEN_PMAP_MEMORIES[4].DECODER_OUT_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK



