# TCL File Generated by Component Editor 24.1
# Fri Aug 02 18:21:33 IST 2024
# DO NOT MODIFY


# 
# cdc_pipeline "cdc_pipeline" v1.0
#  2024.08.02.18:21:33
# 
# 

# 
# request TCL package from ACDS 24.1
# 
package require -exact qsys 24.1


# 
# module cdc_pipeline
# 
set_module_property DESCRIPTION ""
set_module_property NAME cdc_pipeline
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property BSP_CPU false
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME cdc_pipeline
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false
set_module_property LOAD_ELABORATION_LIMIT 0
set_module_property PRE_COMP_MODULE_ENABLED false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL cdc_pipeline
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file cdc_pipeline.v VERILOG PATH cdc_pipeline.v TOP_LEVEL_FILE


# 
# parameters
# 
add_parameter DW INTEGER 96
set_parameter_property DW DEFAULT_VALUE 96
set_parameter_property DW DISPLAY_NAME DW
set_parameter_property DW UNITS None
set_parameter_property DW ALLOWED_RANGES -2147483648:2147483647
set_parameter_property DW AFFECTS_GENERATION false
set_parameter_property DW HDL_PARAMETER true
set_parameter_property DW EXPORT true
add_parameter DELAYS INTEGER 2
set_parameter_property DELAYS DEFAULT_VALUE 2
set_parameter_property DELAYS DISPLAY_NAME DELAYS
set_parameter_property DELAYS UNITS None
set_parameter_property DELAYS ALLOWED_RANGES -2147483648:2147483647
set_parameter_property DELAYS AFFECTS_GENERATION false
set_parameter_property DELAYS HDL_PARAMETER true
set_parameter_property DELAYS EXPORT true


# 
# display items
# 


# 
# connection point src_clk
# 
add_interface src_clk clock end
set_interface_property src_clk ENABLED true
set_interface_property src_clk EXPORT_OF ""
set_interface_property src_clk PORT_NAME_MAP ""
set_interface_property src_clk CMSIS_SVD_VARIABLES ""
set_interface_property src_clk SVD_ADDRESS_GROUP ""
set_interface_property src_clk IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property src_clk SV_INTERFACE_TYPE ""
set_interface_property src_clk SV_INTERFACE_MODPORT_TYPE ""

add_interface_port src_clk src_clk clk Input 1


# 
# connection point rst_src_clk_n
# 
add_interface rst_src_clk_n reset end
set_interface_property rst_src_clk_n associatedClock src_clk
set_interface_property rst_src_clk_n synchronousEdges NONE
set_interface_property rst_src_clk_n ENABLED true
set_interface_property rst_src_clk_n EXPORT_OF ""
set_interface_property rst_src_clk_n PORT_NAME_MAP ""
set_interface_property rst_src_clk_n CMSIS_SVD_VARIABLES ""
set_interface_property rst_src_clk_n SVD_ADDRESS_GROUP ""
set_interface_property rst_src_clk_n IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property rst_src_clk_n SV_INTERFACE_TYPE ""
set_interface_property rst_src_clk_n SV_INTERFACE_MODPORT_TYPE ""

add_interface_port rst_src_clk_n rst_src_clk_n reset_n Input 1


# 
# connection point dst_clk
# 
add_interface dst_clk clock end
set_interface_property dst_clk ENABLED true
set_interface_property dst_clk EXPORT_OF ""
set_interface_property dst_clk PORT_NAME_MAP ""
set_interface_property dst_clk CMSIS_SVD_VARIABLES ""
set_interface_property dst_clk SVD_ADDRESS_GROUP ""
set_interface_property dst_clk IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property dst_clk SV_INTERFACE_TYPE ""
set_interface_property dst_clk SV_INTERFACE_MODPORT_TYPE ""

add_interface_port dst_clk dst_clk clk Input 1


# 
# connection point rst_dst_clk_n
# 
add_interface rst_dst_clk_n reset end
set_interface_property rst_dst_clk_n associatedClock dst_clk
set_interface_property rst_dst_clk_n synchronousEdges NONE
set_interface_property rst_dst_clk_n ENABLED true
set_interface_property rst_dst_clk_n EXPORT_OF ""
set_interface_property rst_dst_clk_n PORT_NAME_MAP ""
set_interface_property rst_dst_clk_n CMSIS_SVD_VARIABLES ""
set_interface_property rst_dst_clk_n SVD_ADDRESS_GROUP ""
set_interface_property rst_dst_clk_n IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property rst_dst_clk_n SV_INTERFACE_TYPE ""
set_interface_property rst_dst_clk_n SV_INTERFACE_MODPORT_TYPE ""

add_interface_port rst_dst_clk_n rst_dst_clk_n reset_n Input 1


# 
# connection point datain
# 
add_interface datain conduit end
set_interface_property datain associatedClock ""
set_interface_property datain associatedReset ""
set_interface_property datain ENABLED true
set_interface_property datain EXPORT_OF ""
set_interface_property datain PORT_NAME_MAP ""
set_interface_property datain CMSIS_SVD_VARIABLES ""
set_interface_property datain SVD_ADDRESS_GROUP ""
set_interface_property datain IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property datain SV_INTERFACE_TYPE ""
set_interface_property datain SV_INTERFACE_MODPORT_TYPE ""

add_interface_port datain datain data Input DW


# 
# connection point dataout
# 
add_interface dataout conduit end
set_interface_property dataout associatedClock ""
set_interface_property dataout associatedReset ""
set_interface_property dataout ENABLED true
set_interface_property dataout EXPORT_OF ""
set_interface_property dataout PORT_NAME_MAP ""
set_interface_property dataout CMSIS_SVD_VARIABLES ""
set_interface_property dataout SVD_ADDRESS_GROUP ""
set_interface_property dataout IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property dataout SV_INTERFACE_TYPE ""
set_interface_property dataout SV_INTERFACE_MODPORT_TYPE ""

add_interface_port dataout dataout data Output DW

