

================================================================
== Vivado HLS Report for 'pack_sig'
================================================================
* Date:           Tue Apr  4 23:21:00 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        crypto_sign
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 us | 8.524 ns |   1.25 us  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4715|     4715| 47.150 ms | 47.150 ms |  4715|  4715|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |     2572|     2572|       643|          -|          -|     4|    no    |
        |- Loop 2     |       84|       84|         1|          -|          -|    84|    no    |
        |- Loop 3     |     2056|     2056|       514|          -|          -|     4|    no    |
        | + Loop 3.1  |      512|      512|         2|          -|          -|   256|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 4 5 
5 --> 6 
6 --> 7 5 
7 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 8 [1/1] (1.35ns)   --->   "br label %.preheader7" [packing.c:171]   --->   Operation 8 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%i_1 = phi i3 [ %i, %0 ], [ 0, %.preheader7.preheader ]"   --->   Operation 9 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.00ns)   --->   "%icmp_ln171 = icmp eq i3 %i_1, -4" [packing.c:171]   --->   Operation 10 'icmp' 'icmp_ln171' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.34ns)   --->   "%i = add i3 %i_1, 1" [packing.c:171]   --->   Operation 12 'add' 'i' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %icmp_ln171, label %.preheader6.preheader, label %0" [packing.c:171]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln172 = trunc i3 %i_1 to i2" [packing.c:172]   --->   Operation 14 'trunc' 'trunc_ln172' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%add_ln = call i11 @_ssdm_op_BitConcatenate.i11.i2.i1.i2.i6(i2 %trunc_ln172, i1 false, i2 %trunc_ln172, i6 0)" [packing.c:172]   --->   Operation 15 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%or_ln172 = or i11 %add_ln, 32" [packing.c:172]   --->   Operation 16 'or' 'or_ln172' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (0.00ns)   --->   "call fastcc void @polyz_pack([5720 x i8]* %sig, i11 %or_ln172, [1024 x i32]* %z_vec_coeffs, i3 %i_1)" [packing.c:172]   --->   Operation 17 'call' <Predicate = (!icmp_ln171)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 18 [1/1] (1.35ns)   --->   "br label %.preheader6" [packing.c:176]   --->   Operation 18 'br' <Predicate = (icmp_ln171)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 19 [1/2] (0.00ns)   --->   "call fastcc void @polyz_pack([5720 x i8]* %sig, i11 %or_ln172, [1024 x i32]* %z_vec_coeffs, i3 %i_1)" [packing.c:172]   --->   Operation 19 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "br label %.preheader7" [packing.c:171]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 4.55>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%i_2 = phi i7 [ %i_28, %1 ], [ 0, %.preheader6.preheader ]"   --->   Operation 21 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (1.23ns)   --->   "%icmp_ln176 = icmp eq i7 %i_2, -44" [packing.c:176]   --->   Operation 22 'icmp' 'icmp_ln176' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84)"   --->   Operation 23 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (1.66ns)   --->   "%i_28 = add i7 %i_2, 1" [packing.c:176]   --->   Operation 24 'add' 'i_28' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln176, label %.preheader5.preheader, label %1" [packing.c:176]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln177 = zext i7 %i_2 to i12" [packing.c:177]   --->   Operation 26 'zext' 'zext_ln177' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (1.77ns)   --->   "%add_ln177 = add i12 %zext_ln177, -1760" [packing.c:177]   --->   Operation 27 'add' 'add_ln177' <Predicate = (!icmp_ln176)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln177_1 = zext i12 %add_ln177 to i64" [packing.c:177]   --->   Operation 28 'zext' 'zext_ln177_1' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%c_addr = getelementptr [5720 x i8]* %sig, i64 0, i64 %zext_ln177_1" [packing.c:177]   --->   Operation 29 'getelementptr' 'c_addr' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (2.77ns)   --->   "store i8 0, i8* %c_addr, align 1" [packing.c:177]   --->   Operation 30 'store' <Predicate = (!icmp_ln176)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "br label %.preheader6" [packing.c:176]   --->   Operation 31 'br' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%k_1 = alloca i32"   --->   Operation 32 'alloca' 'k_1' <Predicate = (icmp_ln176)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (1.35ns)   --->   "store i32 0, i32* %k_1" [packing.c:180]   --->   Operation 33 'store' <Predicate = (icmp_ln176)> <Delay = 1.35>
ST_4 : Operation 34 [1/1] (1.35ns)   --->   "br label %.preheader5" [packing.c:180]   --->   Operation 34 'br' <Predicate = (icmp_ln176)> <Delay = 1.35>

State 5 <SV = 3> <Delay = 1.35>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%i_3 = phi i3 [ %i_29, %4 ], [ 0, %.preheader5.preheader ]"   --->   Operation 35 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (1.00ns)   --->   "%icmp_ln180 = icmp eq i3 %i_3, -4" [packing.c:180]   --->   Operation 36 'icmp' 'icmp_ln180' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 37 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (1.34ns)   --->   "%i_29 = add i3 %i_3, 1" [packing.c:180]   --->   Operation 38 'add' 'i_29' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln180, label %5, label %.preheader.preheader" [packing.c:180]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_s = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_3, i8 0)" [packing.c:182]   --->   Operation 40 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln181 = zext i11 %tmp_s to i12" [packing.c:181]   --->   Operation 41 'zext' 'zext_ln181' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (1.35ns)   --->   "br label %.preheader" [packing.c:181]   --->   Operation 42 'br' <Predicate = (!icmp_ln180)> <Delay = 1.35>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "ret void" [packing.c:187]   --->   Operation 43 'ret' <Predicate = (icmp_ln180)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 4.53>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%j_0 = phi i9 [ 0, %.preheader.preheader ], [ %j, %.preheader.backedge ]"   --->   Operation 44 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (1.34ns)   --->   "%icmp_ln181 = icmp eq i9 %j_0, -256" [packing.c:181]   --->   Operation 45 'icmp' 'icmp_ln181' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 46 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (1.73ns)   --->   "%j = add i9 %j_0, 1" [packing.c:181]   --->   Operation 47 'add' 'j' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %icmp_ln181, label %4, label %2" [packing.c:181]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln182 = zext i9 %j_0 to i12" [packing.c:182]   --->   Operation 49 'zext' 'zext_ln182' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (1.76ns)   --->   "%add_ln182 = add i12 %zext_ln181, %zext_ln182" [packing.c:182]   --->   Operation 50 'add' 'add_ln182' <Predicate = (!icmp_ln181)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln182_1 = zext i12 %add_ln182 to i64" [packing.c:182]   --->   Operation 51 'zext' 'zext_ln182_1' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%h_vec_coeffs_addr = getelementptr [1024 x i32]* %h_vec_coeffs, i64 0, i64 %zext_ln182_1" [packing.c:182]   --->   Operation 52 'getelementptr' 'h_vec_coeffs_addr' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_6 : Operation 53 [2/2] (2.77ns)   --->   "%h_vec_coeffs_load = load i32* %h_vec_coeffs_addr, align 4" [packing.c:182]   --->   Operation 53 'load' 'h_vec_coeffs_load' <Predicate = (!icmp_ln181)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%k_1_load = load i32* %k_1" [packing.c:185]   --->   Operation 54 'load' 'k_1_load' <Predicate = (icmp_ln181)> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln185 = trunc i32 %k_1_load to i8" [packing.c:185]   --->   Operation 55 'trunc' 'trunc_ln185' <Predicate = (icmp_ln181)> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%or_ln = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 -6, i3 %i_3)" [packing.c:185]   --->   Operation 56 'bitconcatenate' 'or_ln' <Predicate = (icmp_ln181)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%or_ln185 = or i7 %or_ln, 32" [packing.c:185]   --->   Operation 57 'or' 'or_ln185' <Predicate = (icmp_ln181)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%or_ln185_1 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 -14, i7 %or_ln185)" [packing.c:185]   --->   Operation 58 'bitconcatenate' 'or_ln185_1' <Predicate = (icmp_ln181)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln185 = zext i12 %or_ln185_1 to i64" [packing.c:185]   --->   Operation 59 'zext' 'zext_ln185' <Predicate = (icmp_ln181)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%c_addr_1 = getelementptr [5720 x i8]* %sig, i64 0, i64 %zext_ln185" [packing.c:185]   --->   Operation 60 'getelementptr' 'c_addr_1' <Predicate = (icmp_ln181)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (2.77ns)   --->   "store i8 %trunc_ln185, i8* %c_addr_1, align 1" [packing.c:185]   --->   Operation 61 'store' <Predicate = (icmp_ln181)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "br label %.preheader5" [packing.c:180]   --->   Operation 62 'br' <Predicate = (icmp_ln181)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 4.88>
ST_7 : Operation 63 [1/2] (2.77ns)   --->   "%h_vec_coeffs_load = load i32* %h_vec_coeffs_addr, align 4" [packing.c:182]   --->   Operation 63 'load' 'h_vec_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_7 : Operation 64 [1/1] (2.11ns)   --->   "%icmp_ln182 = icmp eq i32 %h_vec_coeffs_load, 0" [packing.c:182]   --->   Operation 64 'icmp' 'icmp_ln182' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %icmp_ln182, label %.preheader.backedge, label %3" [packing.c:182]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%k_1_load_1 = load i32* %k_1" [packing.c:183]   --->   Operation 66 'load' 'k_1_load_1' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln183 = trunc i9 %j_0 to i8" [packing.c:183]   --->   Operation 67 'trunc' 'trunc_ln183' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (2.18ns)   --->   "%k = add i32 1, %k_1_load_1" [packing.c:183]   --->   Operation 68 'add' 'k' <Predicate = (!icmp_ln182)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln183_1 = trunc i32 %k_1_load_1 to i14" [packing.c:183]   --->   Operation 69 'trunc' 'trunc_ln183_1' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (1.80ns)   --->   "%add_ln183 = add i14 2336, %trunc_ln183_1" [packing.c:183]   --->   Operation 70 'add' 'add_ln183' <Predicate = (!icmp_ln182)> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln183 = sext i14 %add_ln183 to i64" [packing.c:183]   --->   Operation 71 'sext' 'sext_ln183' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%c_addr_2 = getelementptr [5720 x i8]* %sig, i64 0, i64 %sext_ln183" [packing.c:183]   --->   Operation 72 'getelementptr' 'c_addr_2' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (2.77ns)   --->   "store i8 %trunc_ln183, i8* %c_addr_2, align 1" [packing.c:183]   --->   Operation 73 'store' <Predicate = (!icmp_ln182)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_7 : Operation 74 [1/1] (1.35ns)   --->   "store i32 %k, i32* %k_1" [packing.c:183]   --->   Operation 74 'store' <Predicate = (!icmp_ln182)> <Delay = 1.35>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [packing.c:183]   --->   Operation 75 'br' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 1e+04ns, clock uncertainty: 1.25e+03ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', packing.c:171) [6]  (1.35 ns)

 <State 2>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', packing.c:176) [20]  (1.35 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 4.55ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', packing.c:176) [20]  (0 ns)
	'add' operation ('add_ln177', packing.c:177) [27]  (1.78 ns)
	'getelementptr' operation ('c_addr', packing.c:177) [29]  (0 ns)
	'store' operation ('store_ln177', packing.c:177) of constant 0 on array 'sig' [30]  (2.77 ns)

 <State 5>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', packing.c:181) [47]  (1.35 ns)

 <State 6>: 4.54ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', packing.c:181) [47]  (0 ns)
	'add' operation ('add_ln182', packing.c:182) [54]  (1.76 ns)
	'getelementptr' operation ('h_vec_coeffs_addr', packing.c:182) [56]  (0 ns)
	'load' operation ('h_vec_coeffs_load', packing.c:182) on array 'h_vec_coeffs' [57]  (2.77 ns)

 <State 7>: 4.88ns
The critical path consists of the following:
	'load' operation ('h_vec_coeffs_load', packing.c:182) on array 'h_vec_coeffs' [57]  (2.77 ns)
	'icmp' operation ('icmp_ln182', packing.c:182) [58]  (2.11 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
