Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat Dec  2 11:24:46 2023
| Host         : jason-XPS-13-9343 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OffRAMPS_top_timing_summary_routed.rpt -pb OffRAMPS_top_timing_summary_routed.pb -rpx OffRAMPS_top_timing_summary_routed.rpx -warn_on_violation
| Design       : OffRAMPS_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (18)
7. checking multiple_clock (189)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (189)
--------------------------------
 There are 189 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.115        0.000                      0                  423        0.021        0.000                      0                  423        4.500        0.000                       0                   195  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk_in                  {0.000 41.666}       83.333          12.000          
  clk_out1_clk_wiz_0    {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 41.666}       83.333          12.000          
clk_in_pin              {0.000 41.660}       83.330          12.000          
  clk_out1_clk_wiz_0_1  {0.000 5.000}        10.000          100.004         
  clkfbout_clk_wiz_0_1  {0.000 41.665}       83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                   16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0          5.115        0.000                      0                  423        0.263        0.000                      0                  423        4.500        0.000                       0                   191  
  clkfbout_clk_wiz_0                                                                                                                                                     16.667        0.000                       0                     3  
clk_in_pin                                                                                                                                                               16.670        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        5.132        0.000                      0                  423        0.263        0.000                      0                  423        4.500        0.000                       0                   191  
  clkfbout_clk_wiz_0_1                                                                                                                                                   16.670        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          5.115        0.000                      0                  423        0.021        0.000                      0                  423  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        5.115        0.000                      0                  423        0.021        0.000                      0                  423  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.115ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 0.828ns (19.778%)  route 3.358ns (80.222%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 8.539 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.636    -0.857    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X0Y40          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]/Q
                         net (fo=2, routed)           0.954     0.553    Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]
    SLICE_X1Y37          LUT3 (Prop_lut3_I1_O)        0.124     0.677 r  Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_4/O
                         net (fo=1, routed)           0.633     1.310    Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X1Y38          LUT6 (Prop_lut6_I4_O)        0.124     1.434 r  Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.824     2.258    Uart_TX/Inst_UART_TX_CTRL/eqOp__12
    SLICE_X2Y41          LUT3 (Prop_lut3_I0_O)        0.124     2.382 r  Uart_TX/Inst_UART_TX_CTRL/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.947     3.330    Uart_TX/Inst_UART_TX_CTRL/bitTmr
    SLICE_X0Y37          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.515     8.539    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X0Y37          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[0]/C
                         clock pessimism              0.577     9.116    
                         clock uncertainty           -0.242     8.874    
    SLICE_X0Y37          FDRE (Setup_fdre_C_R)       -0.429     8.445    Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[0]
  -------------------------------------------------------------------
                         required time                          8.445    
                         arrival time                          -3.330    
  -------------------------------------------------------------------
                         slack                                  5.115    

Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 0.828ns (19.778%)  route 3.358ns (80.222%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 8.539 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.636    -0.857    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X0Y40          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]/Q
                         net (fo=2, routed)           0.954     0.553    Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]
    SLICE_X1Y37          LUT3 (Prop_lut3_I1_O)        0.124     0.677 r  Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_4/O
                         net (fo=1, routed)           0.633     1.310    Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X1Y38          LUT6 (Prop_lut6_I4_O)        0.124     1.434 r  Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.824     2.258    Uart_TX/Inst_UART_TX_CTRL/eqOp__12
    SLICE_X2Y41          LUT3 (Prop_lut3_I0_O)        0.124     2.382 r  Uart_TX/Inst_UART_TX_CTRL/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.947     3.330    Uart_TX/Inst_UART_TX_CTRL/bitTmr
    SLICE_X0Y37          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.515     8.539    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X0Y37          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[1]/C
                         clock pessimism              0.577     9.116    
                         clock uncertainty           -0.242     8.874    
    SLICE_X0Y37          FDRE (Setup_fdre_C_R)       -0.429     8.445    Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[1]
  -------------------------------------------------------------------
                         required time                          8.445    
                         arrival time                          -3.330    
  -------------------------------------------------------------------
                         slack                                  5.115    

Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 0.828ns (19.778%)  route 3.358ns (80.222%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 8.539 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.636    -0.857    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X0Y40          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]/Q
                         net (fo=2, routed)           0.954     0.553    Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]
    SLICE_X1Y37          LUT3 (Prop_lut3_I1_O)        0.124     0.677 r  Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_4/O
                         net (fo=1, routed)           0.633     1.310    Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X1Y38          LUT6 (Prop_lut6_I4_O)        0.124     1.434 r  Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.824     2.258    Uart_TX/Inst_UART_TX_CTRL/eqOp__12
    SLICE_X2Y41          LUT3 (Prop_lut3_I0_O)        0.124     2.382 r  Uart_TX/Inst_UART_TX_CTRL/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.947     3.330    Uart_TX/Inst_UART_TX_CTRL/bitTmr
    SLICE_X0Y37          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.515     8.539    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X0Y37          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[2]/C
                         clock pessimism              0.577     9.116    
                         clock uncertainty           -0.242     8.874    
    SLICE_X0Y37          FDRE (Setup_fdre_C_R)       -0.429     8.445    Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[2]
  -------------------------------------------------------------------
                         required time                          8.445    
                         arrival time                          -3.330    
  -------------------------------------------------------------------
                         slack                                  5.115    

Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 0.828ns (19.778%)  route 3.358ns (80.222%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 8.539 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.636    -0.857    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X0Y40          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]/Q
                         net (fo=2, routed)           0.954     0.553    Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]
    SLICE_X1Y37          LUT3 (Prop_lut3_I1_O)        0.124     0.677 r  Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_4/O
                         net (fo=1, routed)           0.633     1.310    Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X1Y38          LUT6 (Prop_lut6_I4_O)        0.124     1.434 r  Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.824     2.258    Uart_TX/Inst_UART_TX_CTRL/eqOp__12
    SLICE_X2Y41          LUT3 (Prop_lut3_I0_O)        0.124     2.382 r  Uart_TX/Inst_UART_TX_CTRL/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.947     3.330    Uart_TX/Inst_UART_TX_CTRL/bitTmr
    SLICE_X0Y37          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.515     8.539    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X0Y37          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[3]/C
                         clock pessimism              0.577     9.116    
                         clock uncertainty           -0.242     8.874    
    SLICE_X0Y37          FDRE (Setup_fdre_C_R)       -0.429     8.445    Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[3]
  -------------------------------------------------------------------
                         required time                          8.445    
                         arrival time                          -3.330    
  -------------------------------------------------------------------
                         slack                                  5.115    

Slack (MET) :             5.185ns  (required time - arrival time)
  Source:                 Uart_TX/RESET_COUNTER_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/RESET_COUNTER_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 0.828ns (20.098%)  route 3.292ns (79.902%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 8.543 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.637    -0.856    Uart_TX/clk_out1
    SLICE_X1Y41          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Uart_TX/RESET_COUNTER_reg[10]/Q
                         net (fo=2, routed)           1.136     0.737    Uart_TX/RESET_COUNTER_reg[10]
    SLICE_X0Y41          LUT5 (Prop_lut5_I2_O)        0.124     0.861 r  Uart_TX/RESET_COUNTER[0]_i_8/O
                         net (fo=2, routed)           0.454     1.315    Uart_TX/RESET_COUNTER[0]_i_8_n_0
    SLICE_X2Y40          LUT4 (Prop_lut4_I3_O)        0.124     1.439 r  Uart_TX/RESET_COUNTER[0]_i_3/O
                         net (fo=1, routed)           1.032     2.470    Uart_TX/RESET_COUNTER[0]_i_3_n_0
    SLICE_X5Y40          LUT4 (Prop_lut4_I0_O)        0.124     2.594 r  Uart_TX/RESET_COUNTER[0]_i_1/O
                         net (fo=18, routed)          0.670     3.264    Uart_TX/RESET_COUNTER0
    SLICE_X1Y43          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.519     8.543    Uart_TX/clk_out1
    SLICE_X1Y43          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[16]/C
                         clock pessimism              0.577     9.120    
                         clock uncertainty           -0.242     8.878    
    SLICE_X1Y43          FDRE (Setup_fdre_C_R)       -0.429     8.449    Uart_TX/RESET_COUNTER_reg[16]
  -------------------------------------------------------------------
                         required time                          8.449    
                         arrival time                          -3.264    
  -------------------------------------------------------------------
                         slack                                  5.185    

Slack (MET) :             5.185ns  (required time - arrival time)
  Source:                 Uart_TX/RESET_COUNTER_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/RESET_COUNTER_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 0.828ns (20.098%)  route 3.292ns (79.902%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 8.543 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.637    -0.856    Uart_TX/clk_out1
    SLICE_X1Y41          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Uart_TX/RESET_COUNTER_reg[10]/Q
                         net (fo=2, routed)           1.136     0.737    Uart_TX/RESET_COUNTER_reg[10]
    SLICE_X0Y41          LUT5 (Prop_lut5_I2_O)        0.124     0.861 r  Uart_TX/RESET_COUNTER[0]_i_8/O
                         net (fo=2, routed)           0.454     1.315    Uart_TX/RESET_COUNTER[0]_i_8_n_0
    SLICE_X2Y40          LUT4 (Prop_lut4_I3_O)        0.124     1.439 r  Uart_TX/RESET_COUNTER[0]_i_3/O
                         net (fo=1, routed)           1.032     2.470    Uart_TX/RESET_COUNTER[0]_i_3_n_0
    SLICE_X5Y40          LUT4 (Prop_lut4_I0_O)        0.124     2.594 r  Uart_TX/RESET_COUNTER[0]_i_1/O
                         net (fo=18, routed)          0.670     3.264    Uart_TX/RESET_COUNTER0
    SLICE_X1Y43          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.519     8.543    Uart_TX/clk_out1
    SLICE_X1Y43          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[17]/C
                         clock pessimism              0.577     9.120    
                         clock uncertainty           -0.242     8.878    
    SLICE_X1Y43          FDRE (Setup_fdre_C_R)       -0.429     8.449    Uart_TX/RESET_COUNTER_reg[17]
  -------------------------------------------------------------------
                         required time                          8.449    
                         arrival time                          -3.264    
  -------------------------------------------------------------------
                         slack                                  5.185    

Slack (MET) :             5.197ns  (required time - arrival time)
  Source:                 Uart_TX/RESET_COUNTER_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/RESET_COUNTER_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.828ns (20.163%)  route 3.279ns (79.837%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 8.542 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.637    -0.856    Uart_TX/clk_out1
    SLICE_X1Y41          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Uart_TX/RESET_COUNTER_reg[10]/Q
                         net (fo=2, routed)           1.136     0.737    Uart_TX/RESET_COUNTER_reg[10]
    SLICE_X0Y41          LUT5 (Prop_lut5_I2_O)        0.124     0.861 r  Uart_TX/RESET_COUNTER[0]_i_8/O
                         net (fo=2, routed)           0.454     1.315    Uart_TX/RESET_COUNTER[0]_i_8_n_0
    SLICE_X2Y40          LUT4 (Prop_lut4_I3_O)        0.124     1.439 r  Uart_TX/RESET_COUNTER[0]_i_3/O
                         net (fo=1, routed)           1.032     2.470    Uart_TX/RESET_COUNTER[0]_i_3_n_0
    SLICE_X5Y40          LUT4 (Prop_lut4_I0_O)        0.124     2.594 r  Uart_TX/RESET_COUNTER[0]_i_1/O
                         net (fo=18, routed)          0.656     3.251    Uart_TX/RESET_COUNTER0
    SLICE_X1Y42          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.518     8.542    Uart_TX/clk_out1
    SLICE_X1Y42          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[12]/C
                         clock pessimism              0.577     9.119    
                         clock uncertainty           -0.242     8.877    
    SLICE_X1Y42          FDRE (Setup_fdre_C_R)       -0.429     8.448    Uart_TX/RESET_COUNTER_reg[12]
  -------------------------------------------------------------------
                         required time                          8.448    
                         arrival time                          -3.251    
  -------------------------------------------------------------------
                         slack                                  5.197    

Slack (MET) :             5.197ns  (required time - arrival time)
  Source:                 Uart_TX/RESET_COUNTER_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/RESET_COUNTER_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.828ns (20.163%)  route 3.279ns (79.837%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 8.542 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.637    -0.856    Uart_TX/clk_out1
    SLICE_X1Y41          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Uart_TX/RESET_COUNTER_reg[10]/Q
                         net (fo=2, routed)           1.136     0.737    Uart_TX/RESET_COUNTER_reg[10]
    SLICE_X0Y41          LUT5 (Prop_lut5_I2_O)        0.124     0.861 r  Uart_TX/RESET_COUNTER[0]_i_8/O
                         net (fo=2, routed)           0.454     1.315    Uart_TX/RESET_COUNTER[0]_i_8_n_0
    SLICE_X2Y40          LUT4 (Prop_lut4_I3_O)        0.124     1.439 r  Uart_TX/RESET_COUNTER[0]_i_3/O
                         net (fo=1, routed)           1.032     2.470    Uart_TX/RESET_COUNTER[0]_i_3_n_0
    SLICE_X5Y40          LUT4 (Prop_lut4_I0_O)        0.124     2.594 r  Uart_TX/RESET_COUNTER[0]_i_1/O
                         net (fo=18, routed)          0.656     3.251    Uart_TX/RESET_COUNTER0
    SLICE_X1Y42          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.518     8.542    Uart_TX/clk_out1
    SLICE_X1Y42          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[13]/C
                         clock pessimism              0.577     9.119    
                         clock uncertainty           -0.242     8.877    
    SLICE_X1Y42          FDRE (Setup_fdre_C_R)       -0.429     8.448    Uart_TX/RESET_COUNTER_reg[13]
  -------------------------------------------------------------------
                         required time                          8.448    
                         arrival time                          -3.251    
  -------------------------------------------------------------------
                         slack                                  5.197    

Slack (MET) :             5.197ns  (required time - arrival time)
  Source:                 Uart_TX/RESET_COUNTER_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/RESET_COUNTER_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.828ns (20.163%)  route 3.279ns (79.837%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 8.542 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.637    -0.856    Uart_TX/clk_out1
    SLICE_X1Y41          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Uart_TX/RESET_COUNTER_reg[10]/Q
                         net (fo=2, routed)           1.136     0.737    Uart_TX/RESET_COUNTER_reg[10]
    SLICE_X0Y41          LUT5 (Prop_lut5_I2_O)        0.124     0.861 r  Uart_TX/RESET_COUNTER[0]_i_8/O
                         net (fo=2, routed)           0.454     1.315    Uart_TX/RESET_COUNTER[0]_i_8_n_0
    SLICE_X2Y40          LUT4 (Prop_lut4_I3_O)        0.124     1.439 r  Uart_TX/RESET_COUNTER[0]_i_3/O
                         net (fo=1, routed)           1.032     2.470    Uart_TX/RESET_COUNTER[0]_i_3_n_0
    SLICE_X5Y40          LUT4 (Prop_lut4_I0_O)        0.124     2.594 r  Uart_TX/RESET_COUNTER[0]_i_1/O
                         net (fo=18, routed)          0.656     3.251    Uart_TX/RESET_COUNTER0
    SLICE_X1Y42          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.518     8.542    Uart_TX/clk_out1
    SLICE_X1Y42          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[14]/C
                         clock pessimism              0.577     9.119    
                         clock uncertainty           -0.242     8.877    
    SLICE_X1Y42          FDRE (Setup_fdre_C_R)       -0.429     8.448    Uart_TX/RESET_COUNTER_reg[14]
  -------------------------------------------------------------------
                         required time                          8.448    
                         arrival time                          -3.251    
  -------------------------------------------------------------------
                         slack                                  5.197    

Slack (MET) :             5.197ns  (required time - arrival time)
  Source:                 Uart_TX/RESET_COUNTER_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/RESET_COUNTER_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.828ns (20.163%)  route 3.279ns (79.837%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 8.542 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.637    -0.856    Uart_TX/clk_out1
    SLICE_X1Y41          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Uart_TX/RESET_COUNTER_reg[10]/Q
                         net (fo=2, routed)           1.136     0.737    Uart_TX/RESET_COUNTER_reg[10]
    SLICE_X0Y41          LUT5 (Prop_lut5_I2_O)        0.124     0.861 r  Uart_TX/RESET_COUNTER[0]_i_8/O
                         net (fo=2, routed)           0.454     1.315    Uart_TX/RESET_COUNTER[0]_i_8_n_0
    SLICE_X2Y40          LUT4 (Prop_lut4_I3_O)        0.124     1.439 r  Uart_TX/RESET_COUNTER[0]_i_3/O
                         net (fo=1, routed)           1.032     2.470    Uart_TX/RESET_COUNTER[0]_i_3_n_0
    SLICE_X5Y40          LUT4 (Prop_lut4_I0_O)        0.124     2.594 r  Uart_TX/RESET_COUNTER[0]_i_1/O
                         net (fo=18, routed)          0.656     3.251    Uart_TX/RESET_COUNTER0
    SLICE_X1Y42          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.518     8.542    Uart_TX/clk_out1
    SLICE_X1Y42          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[15]/C
                         clock pessimism              0.577     9.119    
                         clock uncertainty           -0.242     8.877    
    SLICE_X1Y42          FDRE (Setup_fdre_C_R)       -0.429     8.448    Uart_TX/RESET_COUNTER_reg[15]
  -------------------------------------------------------------------
                         required time                          8.448    
                         arrival time                          -3.251    
  -------------------------------------------------------------------
                         slack                                  5.197    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Uart_TX/DATA_LEN_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/DATA_LEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.592    -0.572    Uart_TX/clk_out1
    SLICE_X1Y37          FDRE                                         r  Uart_TX/DATA_LEN_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  Uart_TX/DATA_LEN_reg[2]/Q
                         net (fo=2, routed)           0.168    -0.263    Uart_TX/DATA_LEN_reg_n_0_[2]
    SLICE_X1Y37          LUT4 (Prop_lut4_I0_O)        0.045    -0.218 r  Uart_TX/DATA_LEN[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    Uart_TX/DATA_LEN[2]_i_1_n_0
    SLICE_X1Y37          FDRE                                         r  Uart_TX/DATA_LEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.862    -0.809    Uart_TX/clk_out1
    SLICE_X1Y37          FDRE                                         r  Uart_TX/DATA_LEN_reg[2]/C
                         clock pessimism              0.237    -0.572    
    SLICE_X1Y37          FDRE (Hold_fdre_C_D)         0.091    -0.481    Uart_TX/DATA_LEN_reg[2]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 Uart_TX/uartData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/Inst_UART_TX_CTRL/txData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.878%)  route 0.213ns (60.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.589    -0.575    Uart_TX/clk_out1
    SLICE_X4Y36          FDRE                                         r  Uart_TX/uartData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  Uart_TX/uartData_reg[2]/Q
                         net (fo=1, routed)           0.213    -0.221    Uart_TX/Inst_UART_TX_CTRL/Q[2]
    SLICE_X6Y38          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.862    -0.809    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X6Y38          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/txData_reg[3]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X6Y38          FDRE (Hold_fdre_C_D)         0.063    -0.494    Uart_TX/Inst_UART_TX_CTRL/txData_reg[3]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 Uart_TX/DATA_LEN_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/DATA_LEN_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.230ns (58.768%)  route 0.161ns (41.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.592    -0.572    Uart_TX/clk_out1
    SLICE_X1Y37          FDRE                                         r  Uart_TX/DATA_LEN_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.128    -0.444 r  Uart_TX/DATA_LEN_reg[4]/Q
                         net (fo=2, routed)           0.161    -0.282    Uart_TX/DATA_LEN_reg_n_0_[4]
    SLICE_X1Y37          LUT4 (Prop_lut4_I0_O)        0.102    -0.180 r  Uart_TX/DATA_LEN[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    Uart_TX/DATA_LEN[4]_i_1_n_0
    SLICE_X1Y37          FDRE                                         r  Uart_TX/DATA_LEN_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.862    -0.809    Uart_TX/clk_out1
    SLICE_X1Y37          FDRE                                         r  Uart_TX/DATA_LEN_reg[4]/C
                         clock pessimism              0.237    -0.572    
    SLICE_X1Y37          FDRE (Hold_fdre_C_D)         0.107    -0.465    Uart_TX/DATA_LEN_reg[4]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 HomingDetector/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HomingDetector/FSM_sequential_next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.183ns (45.162%)  route 0.222ns (54.838%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.560    -0.604    HomingDetector/clk_out1
    SLICE_X49Y84         FDRE                                         r  HomingDetector/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  HomingDetector/FSM_sequential_state_reg[1]/Q
                         net (fo=3, routed)           0.222    -0.241    HomingDetector/FSM_sequential_state_reg_n_0_[1]
    SLICE_X49Y84         LUT3 (Prop_lut3_I1_O)        0.042    -0.199 r  HomingDetector/FSM_sequential_next_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    HomingDetector/FSM_sequential_next_state[1]_i_1_n_0
    SLICE_X49Y84         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.827    -0.843    HomingDetector/clk_out1
    SLICE_X49Y84         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[1]/C
                         clock pessimism              0.239    -0.604    
    SLICE_X49Y84         FDRE (Hold_fdre_C_D)         0.107    -0.497    HomingDetector/FSM_sequential_next_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 Uart_TX/uartData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/Inst_UART_TX_CTRL/txData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.461%)  route 0.235ns (62.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.589    -0.575    Uart_TX/clk_out1
    SLICE_X5Y35          FDRE                                         r  Uart_TX/uartData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  Uart_TX/uartData_reg[0]/Q
                         net (fo=1, routed)           0.235    -0.198    Uart_TX/Inst_UART_TX_CTRL/Q[0]
    SLICE_X6Y38          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.862    -0.809    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X6Y38          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/txData_reg[1]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X6Y38          FDRE (Hold_fdre_C_D)         0.059    -0.498    Uart_TX/Inst_UART_TX_CTRL/txData_reg[1]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 Uart_TX/EXAMPLE_COUNT_EN_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/EXAMPLE_COUNT_EN_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.230ns (56.472%)  route 0.177ns (43.528%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.591    -0.573    Uart_TX/clk_out1
    SLICE_X5Y38          FDRE                                         r  Uart_TX/EXAMPLE_COUNT_EN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.128    -0.445 r  Uart_TX/EXAMPLE_COUNT_EN_reg/Q
                         net (fo=3, routed)           0.177    -0.268    Uart_TX/EXAMPLE_COUNT_EN_reg_n_0
    SLICE_X5Y38          LUT4 (Prop_lut4_I3_O)        0.102    -0.166 r  Uart_TX/EXAMPLE_COUNT_EN_i_1/O
                         net (fo=1, routed)           0.000    -0.166    Uart_TX/EXAMPLE_COUNT_EN_i_1_n_0
    SLICE_X5Y38          FDRE                                         r  Uart_TX/EXAMPLE_COUNT_EN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.862    -0.809    Uart_TX/clk_out1
    SLICE_X5Y38          FDRE                                         r  Uart_TX/EXAMPLE_COUNT_EN_reg/C
                         clock pessimism              0.236    -0.573    
    SLICE_X5Y38          FDRE (Hold_fdre_C_D)         0.107    -0.466    Uart_TX/EXAMPLE_COUNT_EN_reg
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 Trojans/X_PULSE_GEN/PULSE_COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Trojans/X_PULSE_GEN/FSM_onehot_next_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.247ns (60.526%)  route 0.161ns (39.474%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.551    -0.613    Trojans/X_PULSE_GEN/clk_out1
    SLICE_X50Y74         FDRE                                         r  Trojans/X_PULSE_GEN/PULSE_COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDRE (Prop_fdre_C_Q)         0.148    -0.465 f  Trojans/X_PULSE_GEN/PULSE_COUNT_reg[3]/Q
                         net (fo=4, routed)           0.161    -0.304    Trojans/X_PULSE_GEN/PULSE_COUNT_reg[3]
    SLICE_X51Y74         LUT6 (Prop_lut6_I5_O)        0.099    -0.205 r  Trojans/X_PULSE_GEN/FSM_onehot_next_state[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.205    Trojans/X_PULSE_GEN/FSM_onehot_next_state[3]_i_2_n_0
    SLICE_X51Y74         FDRE                                         r  Trojans/X_PULSE_GEN/FSM_onehot_next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.818    -0.852    Trojans/X_PULSE_GEN/clk_out1
    SLICE_X51Y74         FDRE                                         r  Trojans/X_PULSE_GEN/FSM_onehot_next_state_reg[3]/C
                         clock pessimism              0.252    -0.600    
    SLICE_X51Y74         FDRE (Hold_fdre_C_D)         0.091    -0.509    Trojans/X_PULSE_GEN/FSM_onehot_next_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 Uart_TX/uartSend_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/Inst_UART_TX_CTRL/txData_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.619%)  route 0.168ns (54.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.591    -0.573    Uart_TX/clk_out1
    SLICE_X5Y38          FDRE                                         r  Uart_TX/uartSend_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  Uart_TX/uartSend_reg/Q
                         net (fo=8, routed)           0.168    -0.264    Uart_TX/Inst_UART_TX_CTRL/E[0]
    SLICE_X6Y37          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/txData_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.860    -0.811    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X6Y37          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/txData_reg[4]/C
                         clock pessimism              0.252    -0.559    
    SLICE_X6Y37          FDRE (Hold_fdre_C_CE)       -0.016    -0.575    Uart_TX/Inst_UART_TX_CTRL/txData_reg[4]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 Uart_TX/uartSend_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/Inst_UART_TX_CTRL/txData_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.619%)  route 0.168ns (54.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.591    -0.573    Uart_TX/clk_out1
    SLICE_X5Y38          FDRE                                         r  Uart_TX/uartSend_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  Uart_TX/uartSend_reg/Q
                         net (fo=8, routed)           0.168    -0.264    Uart_TX/Inst_UART_TX_CTRL/E[0]
    SLICE_X6Y37          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/txData_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.860    -0.811    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X6Y37          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/txData_reg[5]/C
                         clock pessimism              0.252    -0.559    
    SLICE_X6Y37          FDRE (Hold_fdre_C_CE)       -0.016    -0.575    Uart_TX/Inst_UART_TX_CTRL/txData_reg[5]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 Uart_TX/uartSend_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/Inst_UART_TX_CTRL/txData_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.619%)  route 0.168ns (54.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.591    -0.573    Uart_TX/clk_out1
    SLICE_X5Y38          FDRE                                         r  Uart_TX/uartSend_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  Uart_TX/uartSend_reg/Q
                         net (fo=8, routed)           0.168    -0.264    Uart_TX/Inst_UART_TX_CTRL/E[0]
    SLICE_X6Y37          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/txData_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.860    -0.811    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X6Y37          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/txData_reg[6]/C
                         clock pessimism              0.252    -0.559    
    SLICE_X6Y37          FDRE (Hold_fdre_C_CE)       -0.016    -0.575    Uart_TX/Inst_UART_TX_CTRL/txData_reg[6]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.311    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    inst_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y84     button_debounce_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y83     button_debounce_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y83     bypass_mode_en_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y84     HomingDetector/FSM_sequential_next_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y84     HomingDetector/FSM_sequential_next_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y84     HomingDetector/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y84     HomingDetector/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X48Y84     HomingDetector/s_homing_complete_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y84     button_debounce_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y84     button_debounce_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y83     button_debounce_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y83     button_debounce_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y83     bypass_mode_en_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y83     bypass_mode_en_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y84     HomingDetector/FSM_sequential_next_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y84     HomingDetector/FSM_sequential_next_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y84     HomingDetector/FSM_sequential_next_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y84     HomingDetector/FSM_sequential_next_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y84     button_debounce_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y84     button_debounce_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y83     button_debounce_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y83     button_debounce_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y83     bypass_mode_en_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y83     bypass_mode_en_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y84     HomingDetector/FSM_sequential_next_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y84     HomingDetector/FSM_sequential_next_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y84     HomingDetector/FSM_sequential_next_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y84     HomingDetector/FSM_sequential_next_state_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { inst_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    inst_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_in_pin
  To Clock:  clk_in_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.132ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.132ns  (required time - arrival time)
  Source:                 Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 0.828ns (19.778%)  route 3.358ns (80.222%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 8.539 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.636    -0.857    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X0Y40          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]/Q
                         net (fo=2, routed)           0.954     0.553    Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]
    SLICE_X1Y37          LUT3 (Prop_lut3_I1_O)        0.124     0.677 r  Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_4/O
                         net (fo=1, routed)           0.633     1.310    Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X1Y38          LUT6 (Prop_lut6_I4_O)        0.124     1.434 r  Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.824     2.258    Uart_TX/Inst_UART_TX_CTRL/eqOp__12
    SLICE_X2Y41          LUT3 (Prop_lut3_I0_O)        0.124     2.382 r  Uart_TX/Inst_UART_TX_CTRL/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.947     3.330    Uart_TX/Inst_UART_TX_CTRL/bitTmr
    SLICE_X0Y37          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.515     8.539    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X0Y37          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[0]/C
                         clock pessimism              0.577     9.116    
                         clock uncertainty           -0.226     8.890    
    SLICE_X0Y37          FDRE (Setup_fdre_C_R)       -0.429     8.461    Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[0]
  -------------------------------------------------------------------
                         required time                          8.461    
                         arrival time                          -3.330    
  -------------------------------------------------------------------
                         slack                                  5.132    

Slack (MET) :             5.132ns  (required time - arrival time)
  Source:                 Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 0.828ns (19.778%)  route 3.358ns (80.222%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 8.539 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.636    -0.857    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X0Y40          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]/Q
                         net (fo=2, routed)           0.954     0.553    Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]
    SLICE_X1Y37          LUT3 (Prop_lut3_I1_O)        0.124     0.677 r  Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_4/O
                         net (fo=1, routed)           0.633     1.310    Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X1Y38          LUT6 (Prop_lut6_I4_O)        0.124     1.434 r  Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.824     2.258    Uart_TX/Inst_UART_TX_CTRL/eqOp__12
    SLICE_X2Y41          LUT3 (Prop_lut3_I0_O)        0.124     2.382 r  Uart_TX/Inst_UART_TX_CTRL/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.947     3.330    Uart_TX/Inst_UART_TX_CTRL/bitTmr
    SLICE_X0Y37          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.515     8.539    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X0Y37          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[1]/C
                         clock pessimism              0.577     9.116    
                         clock uncertainty           -0.226     8.890    
    SLICE_X0Y37          FDRE (Setup_fdre_C_R)       -0.429     8.461    Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[1]
  -------------------------------------------------------------------
                         required time                          8.461    
                         arrival time                          -3.330    
  -------------------------------------------------------------------
                         slack                                  5.132    

Slack (MET) :             5.132ns  (required time - arrival time)
  Source:                 Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 0.828ns (19.778%)  route 3.358ns (80.222%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 8.539 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.636    -0.857    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X0Y40          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]/Q
                         net (fo=2, routed)           0.954     0.553    Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]
    SLICE_X1Y37          LUT3 (Prop_lut3_I1_O)        0.124     0.677 r  Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_4/O
                         net (fo=1, routed)           0.633     1.310    Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X1Y38          LUT6 (Prop_lut6_I4_O)        0.124     1.434 r  Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.824     2.258    Uart_TX/Inst_UART_TX_CTRL/eqOp__12
    SLICE_X2Y41          LUT3 (Prop_lut3_I0_O)        0.124     2.382 r  Uart_TX/Inst_UART_TX_CTRL/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.947     3.330    Uart_TX/Inst_UART_TX_CTRL/bitTmr
    SLICE_X0Y37          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.515     8.539    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X0Y37          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[2]/C
                         clock pessimism              0.577     9.116    
                         clock uncertainty           -0.226     8.890    
    SLICE_X0Y37          FDRE (Setup_fdre_C_R)       -0.429     8.461    Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[2]
  -------------------------------------------------------------------
                         required time                          8.461    
                         arrival time                          -3.330    
  -------------------------------------------------------------------
                         slack                                  5.132    

Slack (MET) :             5.132ns  (required time - arrival time)
  Source:                 Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 0.828ns (19.778%)  route 3.358ns (80.222%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 8.539 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.636    -0.857    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X0Y40          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]/Q
                         net (fo=2, routed)           0.954     0.553    Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]
    SLICE_X1Y37          LUT3 (Prop_lut3_I1_O)        0.124     0.677 r  Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_4/O
                         net (fo=1, routed)           0.633     1.310    Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X1Y38          LUT6 (Prop_lut6_I4_O)        0.124     1.434 r  Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.824     2.258    Uart_TX/Inst_UART_TX_CTRL/eqOp__12
    SLICE_X2Y41          LUT3 (Prop_lut3_I0_O)        0.124     2.382 r  Uart_TX/Inst_UART_TX_CTRL/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.947     3.330    Uart_TX/Inst_UART_TX_CTRL/bitTmr
    SLICE_X0Y37          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.515     8.539    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X0Y37          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[3]/C
                         clock pessimism              0.577     9.116    
                         clock uncertainty           -0.226     8.890    
    SLICE_X0Y37          FDRE (Setup_fdre_C_R)       -0.429     8.461    Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[3]
  -------------------------------------------------------------------
                         required time                          8.461    
                         arrival time                          -3.330    
  -------------------------------------------------------------------
                         slack                                  5.132    

Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 Uart_TX/RESET_COUNTER_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/RESET_COUNTER_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 0.828ns (20.098%)  route 3.292ns (79.902%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 8.543 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.637    -0.856    Uart_TX/clk_out1
    SLICE_X1Y41          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Uart_TX/RESET_COUNTER_reg[10]/Q
                         net (fo=2, routed)           1.136     0.737    Uart_TX/RESET_COUNTER_reg[10]
    SLICE_X0Y41          LUT5 (Prop_lut5_I2_O)        0.124     0.861 r  Uart_TX/RESET_COUNTER[0]_i_8/O
                         net (fo=2, routed)           0.454     1.315    Uart_TX/RESET_COUNTER[0]_i_8_n_0
    SLICE_X2Y40          LUT4 (Prop_lut4_I3_O)        0.124     1.439 r  Uart_TX/RESET_COUNTER[0]_i_3/O
                         net (fo=1, routed)           1.032     2.470    Uart_TX/RESET_COUNTER[0]_i_3_n_0
    SLICE_X5Y40          LUT4 (Prop_lut4_I0_O)        0.124     2.594 r  Uart_TX/RESET_COUNTER[0]_i_1/O
                         net (fo=18, routed)          0.670     3.264    Uart_TX/RESET_COUNTER0
    SLICE_X1Y43          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.519     8.543    Uart_TX/clk_out1
    SLICE_X1Y43          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[16]/C
                         clock pessimism              0.577     9.120    
                         clock uncertainty           -0.226     8.894    
    SLICE_X1Y43          FDRE (Setup_fdre_C_R)       -0.429     8.465    Uart_TX/RESET_COUNTER_reg[16]
  -------------------------------------------------------------------
                         required time                          8.465    
                         arrival time                          -3.264    
  -------------------------------------------------------------------
                         slack                                  5.201    

Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 Uart_TX/RESET_COUNTER_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/RESET_COUNTER_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 0.828ns (20.098%)  route 3.292ns (79.902%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 8.543 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.637    -0.856    Uart_TX/clk_out1
    SLICE_X1Y41          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Uart_TX/RESET_COUNTER_reg[10]/Q
                         net (fo=2, routed)           1.136     0.737    Uart_TX/RESET_COUNTER_reg[10]
    SLICE_X0Y41          LUT5 (Prop_lut5_I2_O)        0.124     0.861 r  Uart_TX/RESET_COUNTER[0]_i_8/O
                         net (fo=2, routed)           0.454     1.315    Uart_TX/RESET_COUNTER[0]_i_8_n_0
    SLICE_X2Y40          LUT4 (Prop_lut4_I3_O)        0.124     1.439 r  Uart_TX/RESET_COUNTER[0]_i_3/O
                         net (fo=1, routed)           1.032     2.470    Uart_TX/RESET_COUNTER[0]_i_3_n_0
    SLICE_X5Y40          LUT4 (Prop_lut4_I0_O)        0.124     2.594 r  Uart_TX/RESET_COUNTER[0]_i_1/O
                         net (fo=18, routed)          0.670     3.264    Uart_TX/RESET_COUNTER0
    SLICE_X1Y43          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.519     8.543    Uart_TX/clk_out1
    SLICE_X1Y43          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[17]/C
                         clock pessimism              0.577     9.120    
                         clock uncertainty           -0.226     8.894    
    SLICE_X1Y43          FDRE (Setup_fdre_C_R)       -0.429     8.465    Uart_TX/RESET_COUNTER_reg[17]
  -------------------------------------------------------------------
                         required time                          8.465    
                         arrival time                          -3.264    
  -------------------------------------------------------------------
                         slack                                  5.201    

Slack (MET) :             5.213ns  (required time - arrival time)
  Source:                 Uart_TX/RESET_COUNTER_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/RESET_COUNTER_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.828ns (20.163%)  route 3.279ns (79.837%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 8.542 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.637    -0.856    Uart_TX/clk_out1
    SLICE_X1Y41          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Uart_TX/RESET_COUNTER_reg[10]/Q
                         net (fo=2, routed)           1.136     0.737    Uart_TX/RESET_COUNTER_reg[10]
    SLICE_X0Y41          LUT5 (Prop_lut5_I2_O)        0.124     0.861 r  Uart_TX/RESET_COUNTER[0]_i_8/O
                         net (fo=2, routed)           0.454     1.315    Uart_TX/RESET_COUNTER[0]_i_8_n_0
    SLICE_X2Y40          LUT4 (Prop_lut4_I3_O)        0.124     1.439 r  Uart_TX/RESET_COUNTER[0]_i_3/O
                         net (fo=1, routed)           1.032     2.470    Uart_TX/RESET_COUNTER[0]_i_3_n_0
    SLICE_X5Y40          LUT4 (Prop_lut4_I0_O)        0.124     2.594 r  Uart_TX/RESET_COUNTER[0]_i_1/O
                         net (fo=18, routed)          0.656     3.251    Uart_TX/RESET_COUNTER0
    SLICE_X1Y42          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.518     8.542    Uart_TX/clk_out1
    SLICE_X1Y42          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[12]/C
                         clock pessimism              0.577     9.119    
                         clock uncertainty           -0.226     8.893    
    SLICE_X1Y42          FDRE (Setup_fdre_C_R)       -0.429     8.464    Uart_TX/RESET_COUNTER_reg[12]
  -------------------------------------------------------------------
                         required time                          8.464    
                         arrival time                          -3.251    
  -------------------------------------------------------------------
                         slack                                  5.213    

Slack (MET) :             5.213ns  (required time - arrival time)
  Source:                 Uart_TX/RESET_COUNTER_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/RESET_COUNTER_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.828ns (20.163%)  route 3.279ns (79.837%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 8.542 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.637    -0.856    Uart_TX/clk_out1
    SLICE_X1Y41          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Uart_TX/RESET_COUNTER_reg[10]/Q
                         net (fo=2, routed)           1.136     0.737    Uart_TX/RESET_COUNTER_reg[10]
    SLICE_X0Y41          LUT5 (Prop_lut5_I2_O)        0.124     0.861 r  Uart_TX/RESET_COUNTER[0]_i_8/O
                         net (fo=2, routed)           0.454     1.315    Uart_TX/RESET_COUNTER[0]_i_8_n_0
    SLICE_X2Y40          LUT4 (Prop_lut4_I3_O)        0.124     1.439 r  Uart_TX/RESET_COUNTER[0]_i_3/O
                         net (fo=1, routed)           1.032     2.470    Uart_TX/RESET_COUNTER[0]_i_3_n_0
    SLICE_X5Y40          LUT4 (Prop_lut4_I0_O)        0.124     2.594 r  Uart_TX/RESET_COUNTER[0]_i_1/O
                         net (fo=18, routed)          0.656     3.251    Uart_TX/RESET_COUNTER0
    SLICE_X1Y42          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.518     8.542    Uart_TX/clk_out1
    SLICE_X1Y42          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[13]/C
                         clock pessimism              0.577     9.119    
                         clock uncertainty           -0.226     8.893    
    SLICE_X1Y42          FDRE (Setup_fdre_C_R)       -0.429     8.464    Uart_TX/RESET_COUNTER_reg[13]
  -------------------------------------------------------------------
                         required time                          8.464    
                         arrival time                          -3.251    
  -------------------------------------------------------------------
                         slack                                  5.213    

Slack (MET) :             5.213ns  (required time - arrival time)
  Source:                 Uart_TX/RESET_COUNTER_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/RESET_COUNTER_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.828ns (20.163%)  route 3.279ns (79.837%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 8.542 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.637    -0.856    Uart_TX/clk_out1
    SLICE_X1Y41          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Uart_TX/RESET_COUNTER_reg[10]/Q
                         net (fo=2, routed)           1.136     0.737    Uart_TX/RESET_COUNTER_reg[10]
    SLICE_X0Y41          LUT5 (Prop_lut5_I2_O)        0.124     0.861 r  Uart_TX/RESET_COUNTER[0]_i_8/O
                         net (fo=2, routed)           0.454     1.315    Uart_TX/RESET_COUNTER[0]_i_8_n_0
    SLICE_X2Y40          LUT4 (Prop_lut4_I3_O)        0.124     1.439 r  Uart_TX/RESET_COUNTER[0]_i_3/O
                         net (fo=1, routed)           1.032     2.470    Uart_TX/RESET_COUNTER[0]_i_3_n_0
    SLICE_X5Y40          LUT4 (Prop_lut4_I0_O)        0.124     2.594 r  Uart_TX/RESET_COUNTER[0]_i_1/O
                         net (fo=18, routed)          0.656     3.251    Uart_TX/RESET_COUNTER0
    SLICE_X1Y42          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.518     8.542    Uart_TX/clk_out1
    SLICE_X1Y42          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[14]/C
                         clock pessimism              0.577     9.119    
                         clock uncertainty           -0.226     8.893    
    SLICE_X1Y42          FDRE (Setup_fdre_C_R)       -0.429     8.464    Uart_TX/RESET_COUNTER_reg[14]
  -------------------------------------------------------------------
                         required time                          8.464    
                         arrival time                          -3.251    
  -------------------------------------------------------------------
                         slack                                  5.213    

Slack (MET) :             5.213ns  (required time - arrival time)
  Source:                 Uart_TX/RESET_COUNTER_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/RESET_COUNTER_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.828ns (20.163%)  route 3.279ns (79.837%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 8.542 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.637    -0.856    Uart_TX/clk_out1
    SLICE_X1Y41          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Uart_TX/RESET_COUNTER_reg[10]/Q
                         net (fo=2, routed)           1.136     0.737    Uart_TX/RESET_COUNTER_reg[10]
    SLICE_X0Y41          LUT5 (Prop_lut5_I2_O)        0.124     0.861 r  Uart_TX/RESET_COUNTER[0]_i_8/O
                         net (fo=2, routed)           0.454     1.315    Uart_TX/RESET_COUNTER[0]_i_8_n_0
    SLICE_X2Y40          LUT4 (Prop_lut4_I3_O)        0.124     1.439 r  Uart_TX/RESET_COUNTER[0]_i_3/O
                         net (fo=1, routed)           1.032     2.470    Uart_TX/RESET_COUNTER[0]_i_3_n_0
    SLICE_X5Y40          LUT4 (Prop_lut4_I0_O)        0.124     2.594 r  Uart_TX/RESET_COUNTER[0]_i_1/O
                         net (fo=18, routed)          0.656     3.251    Uart_TX/RESET_COUNTER0
    SLICE_X1Y42          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.518     8.542    Uart_TX/clk_out1
    SLICE_X1Y42          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[15]/C
                         clock pessimism              0.577     9.119    
                         clock uncertainty           -0.226     8.893    
    SLICE_X1Y42          FDRE (Setup_fdre_C_R)       -0.429     8.464    Uart_TX/RESET_COUNTER_reg[15]
  -------------------------------------------------------------------
                         required time                          8.464    
                         arrival time                          -3.251    
  -------------------------------------------------------------------
                         slack                                  5.213    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Uart_TX/DATA_LEN_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/DATA_LEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.592    -0.572    Uart_TX/clk_out1
    SLICE_X1Y37          FDRE                                         r  Uart_TX/DATA_LEN_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  Uart_TX/DATA_LEN_reg[2]/Q
                         net (fo=2, routed)           0.168    -0.263    Uart_TX/DATA_LEN_reg_n_0_[2]
    SLICE_X1Y37          LUT4 (Prop_lut4_I0_O)        0.045    -0.218 r  Uart_TX/DATA_LEN[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    Uart_TX/DATA_LEN[2]_i_1_n_0
    SLICE_X1Y37          FDRE                                         r  Uart_TX/DATA_LEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.862    -0.809    Uart_TX/clk_out1
    SLICE_X1Y37          FDRE                                         r  Uart_TX/DATA_LEN_reg[2]/C
                         clock pessimism              0.237    -0.572    
    SLICE_X1Y37          FDRE (Hold_fdre_C_D)         0.091    -0.481    Uart_TX/DATA_LEN_reg[2]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 Uart_TX/uartData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/Inst_UART_TX_CTRL/txData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.878%)  route 0.213ns (60.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.589    -0.575    Uart_TX/clk_out1
    SLICE_X4Y36          FDRE                                         r  Uart_TX/uartData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  Uart_TX/uartData_reg[2]/Q
                         net (fo=1, routed)           0.213    -0.221    Uart_TX/Inst_UART_TX_CTRL/Q[2]
    SLICE_X6Y38          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.862    -0.809    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X6Y38          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/txData_reg[3]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X6Y38          FDRE (Hold_fdre_C_D)         0.063    -0.494    Uart_TX/Inst_UART_TX_CTRL/txData_reg[3]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 Uart_TX/DATA_LEN_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/DATA_LEN_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.230ns (58.768%)  route 0.161ns (41.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.592    -0.572    Uart_TX/clk_out1
    SLICE_X1Y37          FDRE                                         r  Uart_TX/DATA_LEN_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.128    -0.444 r  Uart_TX/DATA_LEN_reg[4]/Q
                         net (fo=2, routed)           0.161    -0.282    Uart_TX/DATA_LEN_reg_n_0_[4]
    SLICE_X1Y37          LUT4 (Prop_lut4_I0_O)        0.102    -0.180 r  Uart_TX/DATA_LEN[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    Uart_TX/DATA_LEN[4]_i_1_n_0
    SLICE_X1Y37          FDRE                                         r  Uart_TX/DATA_LEN_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.862    -0.809    Uart_TX/clk_out1
    SLICE_X1Y37          FDRE                                         r  Uart_TX/DATA_LEN_reg[4]/C
                         clock pessimism              0.237    -0.572    
    SLICE_X1Y37          FDRE (Hold_fdre_C_D)         0.107    -0.465    Uart_TX/DATA_LEN_reg[4]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 HomingDetector/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HomingDetector/FSM_sequential_next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.183ns (45.162%)  route 0.222ns (54.838%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.560    -0.604    HomingDetector/clk_out1
    SLICE_X49Y84         FDRE                                         r  HomingDetector/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  HomingDetector/FSM_sequential_state_reg[1]/Q
                         net (fo=3, routed)           0.222    -0.241    HomingDetector/FSM_sequential_state_reg_n_0_[1]
    SLICE_X49Y84         LUT3 (Prop_lut3_I1_O)        0.042    -0.199 r  HomingDetector/FSM_sequential_next_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    HomingDetector/FSM_sequential_next_state[1]_i_1_n_0
    SLICE_X49Y84         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.827    -0.843    HomingDetector/clk_out1
    SLICE_X49Y84         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[1]/C
                         clock pessimism              0.239    -0.604    
    SLICE_X49Y84         FDRE (Hold_fdre_C_D)         0.107    -0.497    HomingDetector/FSM_sequential_next_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 Uart_TX/uartData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/Inst_UART_TX_CTRL/txData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.461%)  route 0.235ns (62.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.589    -0.575    Uart_TX/clk_out1
    SLICE_X5Y35          FDRE                                         r  Uart_TX/uartData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  Uart_TX/uartData_reg[0]/Q
                         net (fo=1, routed)           0.235    -0.198    Uart_TX/Inst_UART_TX_CTRL/Q[0]
    SLICE_X6Y38          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.862    -0.809    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X6Y38          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/txData_reg[1]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X6Y38          FDRE (Hold_fdre_C_D)         0.059    -0.498    Uart_TX/Inst_UART_TX_CTRL/txData_reg[1]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 Uart_TX/EXAMPLE_COUNT_EN_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/EXAMPLE_COUNT_EN_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.230ns (56.472%)  route 0.177ns (43.528%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.591    -0.573    Uart_TX/clk_out1
    SLICE_X5Y38          FDRE                                         r  Uart_TX/EXAMPLE_COUNT_EN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.128    -0.445 r  Uart_TX/EXAMPLE_COUNT_EN_reg/Q
                         net (fo=3, routed)           0.177    -0.268    Uart_TX/EXAMPLE_COUNT_EN_reg_n_0
    SLICE_X5Y38          LUT4 (Prop_lut4_I3_O)        0.102    -0.166 r  Uart_TX/EXAMPLE_COUNT_EN_i_1/O
                         net (fo=1, routed)           0.000    -0.166    Uart_TX/EXAMPLE_COUNT_EN_i_1_n_0
    SLICE_X5Y38          FDRE                                         r  Uart_TX/EXAMPLE_COUNT_EN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.862    -0.809    Uart_TX/clk_out1
    SLICE_X5Y38          FDRE                                         r  Uart_TX/EXAMPLE_COUNT_EN_reg/C
                         clock pessimism              0.236    -0.573    
    SLICE_X5Y38          FDRE (Hold_fdre_C_D)         0.107    -0.466    Uart_TX/EXAMPLE_COUNT_EN_reg
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 Trojans/X_PULSE_GEN/PULSE_COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Trojans/X_PULSE_GEN/FSM_onehot_next_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.247ns (60.526%)  route 0.161ns (39.474%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.551    -0.613    Trojans/X_PULSE_GEN/clk_out1
    SLICE_X50Y74         FDRE                                         r  Trojans/X_PULSE_GEN/PULSE_COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDRE (Prop_fdre_C_Q)         0.148    -0.465 f  Trojans/X_PULSE_GEN/PULSE_COUNT_reg[3]/Q
                         net (fo=4, routed)           0.161    -0.304    Trojans/X_PULSE_GEN/PULSE_COUNT_reg[3]
    SLICE_X51Y74         LUT6 (Prop_lut6_I5_O)        0.099    -0.205 r  Trojans/X_PULSE_GEN/FSM_onehot_next_state[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.205    Trojans/X_PULSE_GEN/FSM_onehot_next_state[3]_i_2_n_0
    SLICE_X51Y74         FDRE                                         r  Trojans/X_PULSE_GEN/FSM_onehot_next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.818    -0.852    Trojans/X_PULSE_GEN/clk_out1
    SLICE_X51Y74         FDRE                                         r  Trojans/X_PULSE_GEN/FSM_onehot_next_state_reg[3]/C
                         clock pessimism              0.252    -0.600    
    SLICE_X51Y74         FDRE (Hold_fdre_C_D)         0.091    -0.509    Trojans/X_PULSE_GEN/FSM_onehot_next_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 Uart_TX/uartSend_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/Inst_UART_TX_CTRL/txData_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.619%)  route 0.168ns (54.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.591    -0.573    Uart_TX/clk_out1
    SLICE_X5Y38          FDRE                                         r  Uart_TX/uartSend_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  Uart_TX/uartSend_reg/Q
                         net (fo=8, routed)           0.168    -0.264    Uart_TX/Inst_UART_TX_CTRL/E[0]
    SLICE_X6Y37          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/txData_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.860    -0.811    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X6Y37          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/txData_reg[4]/C
                         clock pessimism              0.252    -0.559    
    SLICE_X6Y37          FDRE (Hold_fdre_C_CE)       -0.016    -0.575    Uart_TX/Inst_UART_TX_CTRL/txData_reg[4]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 Uart_TX/uartSend_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/Inst_UART_TX_CTRL/txData_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.619%)  route 0.168ns (54.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.591    -0.573    Uart_TX/clk_out1
    SLICE_X5Y38          FDRE                                         r  Uart_TX/uartSend_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  Uart_TX/uartSend_reg/Q
                         net (fo=8, routed)           0.168    -0.264    Uart_TX/Inst_UART_TX_CTRL/E[0]
    SLICE_X6Y37          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/txData_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.860    -0.811    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X6Y37          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/txData_reg[5]/C
                         clock pessimism              0.252    -0.559    
    SLICE_X6Y37          FDRE (Hold_fdre_C_CE)       -0.016    -0.575    Uart_TX/Inst_UART_TX_CTRL/txData_reg[5]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 Uart_TX/uartSend_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/Inst_UART_TX_CTRL/txData_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.619%)  route 0.168ns (54.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.591    -0.573    Uart_TX/clk_out1
    SLICE_X5Y38          FDRE                                         r  Uart_TX/uartSend_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  Uart_TX/uartSend_reg/Q
                         net (fo=8, routed)           0.168    -0.264    Uart_TX/Inst_UART_TX_CTRL/E[0]
    SLICE_X6Y37          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/txData_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.860    -0.811    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X6Y37          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/txData_reg[6]/C
                         clock pessimism              0.252    -0.559    
    SLICE_X6Y37          FDRE (Hold_fdre_C_CE)       -0.016    -0.575    Uart_TX/Inst_UART_TX_CTRL/txData_reg[6]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.311    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.844      BUFGCTRL_X0Y0    inst_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y84     button_debounce_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y83     button_debounce_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y83     bypass_mode_en_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y84     HomingDetector/FSM_sequential_next_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y84     HomingDetector/FSM_sequential_next_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y84     HomingDetector/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y84     HomingDetector/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X48Y84     HomingDetector/s_homing_complete_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y84     button_debounce_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y84     button_debounce_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y83     button_debounce_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y83     button_debounce_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y83     bypass_mode_en_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y83     bypass_mode_en_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y84     HomingDetector/FSM_sequential_next_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y84     HomingDetector/FSM_sequential_next_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y84     HomingDetector/FSM_sequential_next_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y84     HomingDetector/FSM_sequential_next_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y84     button_debounce_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y84     button_debounce_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y83     button_debounce_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y83     button_debounce_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y83     bypass_mode_en_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y83     bypass_mode_en_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y84     HomingDetector/FSM_sequential_next_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y84     HomingDetector/FSM_sequential_next_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y84     HomingDetector/FSM_sequential_next_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y84     HomingDetector/FSM_sequential_next_state_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { inst_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y1    inst_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.115ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 0.828ns (19.778%)  route 3.358ns (80.222%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 8.539 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.636    -0.857    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X0Y40          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]/Q
                         net (fo=2, routed)           0.954     0.553    Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]
    SLICE_X1Y37          LUT3 (Prop_lut3_I1_O)        0.124     0.677 r  Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_4/O
                         net (fo=1, routed)           0.633     1.310    Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X1Y38          LUT6 (Prop_lut6_I4_O)        0.124     1.434 r  Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.824     2.258    Uart_TX/Inst_UART_TX_CTRL/eqOp__12
    SLICE_X2Y41          LUT3 (Prop_lut3_I0_O)        0.124     2.382 r  Uart_TX/Inst_UART_TX_CTRL/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.947     3.330    Uart_TX/Inst_UART_TX_CTRL/bitTmr
    SLICE_X0Y37          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.515     8.539    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X0Y37          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[0]/C
                         clock pessimism              0.577     9.116    
                         clock uncertainty           -0.242     8.874    
    SLICE_X0Y37          FDRE (Setup_fdre_C_R)       -0.429     8.445    Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[0]
  -------------------------------------------------------------------
                         required time                          8.445    
                         arrival time                          -3.330    
  -------------------------------------------------------------------
                         slack                                  5.115    

Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 0.828ns (19.778%)  route 3.358ns (80.222%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 8.539 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.636    -0.857    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X0Y40          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]/Q
                         net (fo=2, routed)           0.954     0.553    Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]
    SLICE_X1Y37          LUT3 (Prop_lut3_I1_O)        0.124     0.677 r  Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_4/O
                         net (fo=1, routed)           0.633     1.310    Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X1Y38          LUT6 (Prop_lut6_I4_O)        0.124     1.434 r  Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.824     2.258    Uart_TX/Inst_UART_TX_CTRL/eqOp__12
    SLICE_X2Y41          LUT3 (Prop_lut3_I0_O)        0.124     2.382 r  Uart_TX/Inst_UART_TX_CTRL/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.947     3.330    Uart_TX/Inst_UART_TX_CTRL/bitTmr
    SLICE_X0Y37          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.515     8.539    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X0Y37          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[1]/C
                         clock pessimism              0.577     9.116    
                         clock uncertainty           -0.242     8.874    
    SLICE_X0Y37          FDRE (Setup_fdre_C_R)       -0.429     8.445    Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[1]
  -------------------------------------------------------------------
                         required time                          8.445    
                         arrival time                          -3.330    
  -------------------------------------------------------------------
                         slack                                  5.115    

Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 0.828ns (19.778%)  route 3.358ns (80.222%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 8.539 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.636    -0.857    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X0Y40          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]/Q
                         net (fo=2, routed)           0.954     0.553    Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]
    SLICE_X1Y37          LUT3 (Prop_lut3_I1_O)        0.124     0.677 r  Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_4/O
                         net (fo=1, routed)           0.633     1.310    Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X1Y38          LUT6 (Prop_lut6_I4_O)        0.124     1.434 r  Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.824     2.258    Uart_TX/Inst_UART_TX_CTRL/eqOp__12
    SLICE_X2Y41          LUT3 (Prop_lut3_I0_O)        0.124     2.382 r  Uart_TX/Inst_UART_TX_CTRL/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.947     3.330    Uart_TX/Inst_UART_TX_CTRL/bitTmr
    SLICE_X0Y37          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.515     8.539    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X0Y37          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[2]/C
                         clock pessimism              0.577     9.116    
                         clock uncertainty           -0.242     8.874    
    SLICE_X0Y37          FDRE (Setup_fdre_C_R)       -0.429     8.445    Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[2]
  -------------------------------------------------------------------
                         required time                          8.445    
                         arrival time                          -3.330    
  -------------------------------------------------------------------
                         slack                                  5.115    

Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 0.828ns (19.778%)  route 3.358ns (80.222%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 8.539 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.636    -0.857    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X0Y40          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]/Q
                         net (fo=2, routed)           0.954     0.553    Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]
    SLICE_X1Y37          LUT3 (Prop_lut3_I1_O)        0.124     0.677 r  Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_4/O
                         net (fo=1, routed)           0.633     1.310    Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X1Y38          LUT6 (Prop_lut6_I4_O)        0.124     1.434 r  Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.824     2.258    Uart_TX/Inst_UART_TX_CTRL/eqOp__12
    SLICE_X2Y41          LUT3 (Prop_lut3_I0_O)        0.124     2.382 r  Uart_TX/Inst_UART_TX_CTRL/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.947     3.330    Uart_TX/Inst_UART_TX_CTRL/bitTmr
    SLICE_X0Y37          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.515     8.539    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X0Y37          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[3]/C
                         clock pessimism              0.577     9.116    
                         clock uncertainty           -0.242     8.874    
    SLICE_X0Y37          FDRE (Setup_fdre_C_R)       -0.429     8.445    Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[3]
  -------------------------------------------------------------------
                         required time                          8.445    
                         arrival time                          -3.330    
  -------------------------------------------------------------------
                         slack                                  5.115    

Slack (MET) :             5.185ns  (required time - arrival time)
  Source:                 Uart_TX/RESET_COUNTER_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/RESET_COUNTER_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 0.828ns (20.098%)  route 3.292ns (79.902%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 8.543 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.637    -0.856    Uart_TX/clk_out1
    SLICE_X1Y41          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Uart_TX/RESET_COUNTER_reg[10]/Q
                         net (fo=2, routed)           1.136     0.737    Uart_TX/RESET_COUNTER_reg[10]
    SLICE_X0Y41          LUT5 (Prop_lut5_I2_O)        0.124     0.861 r  Uart_TX/RESET_COUNTER[0]_i_8/O
                         net (fo=2, routed)           0.454     1.315    Uart_TX/RESET_COUNTER[0]_i_8_n_0
    SLICE_X2Y40          LUT4 (Prop_lut4_I3_O)        0.124     1.439 r  Uart_TX/RESET_COUNTER[0]_i_3/O
                         net (fo=1, routed)           1.032     2.470    Uart_TX/RESET_COUNTER[0]_i_3_n_0
    SLICE_X5Y40          LUT4 (Prop_lut4_I0_O)        0.124     2.594 r  Uart_TX/RESET_COUNTER[0]_i_1/O
                         net (fo=18, routed)          0.670     3.264    Uart_TX/RESET_COUNTER0
    SLICE_X1Y43          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.519     8.543    Uart_TX/clk_out1
    SLICE_X1Y43          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[16]/C
                         clock pessimism              0.577     9.120    
                         clock uncertainty           -0.242     8.878    
    SLICE_X1Y43          FDRE (Setup_fdre_C_R)       -0.429     8.449    Uart_TX/RESET_COUNTER_reg[16]
  -------------------------------------------------------------------
                         required time                          8.449    
                         arrival time                          -3.264    
  -------------------------------------------------------------------
                         slack                                  5.185    

Slack (MET) :             5.185ns  (required time - arrival time)
  Source:                 Uart_TX/RESET_COUNTER_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/RESET_COUNTER_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 0.828ns (20.098%)  route 3.292ns (79.902%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 8.543 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.637    -0.856    Uart_TX/clk_out1
    SLICE_X1Y41          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Uart_TX/RESET_COUNTER_reg[10]/Q
                         net (fo=2, routed)           1.136     0.737    Uart_TX/RESET_COUNTER_reg[10]
    SLICE_X0Y41          LUT5 (Prop_lut5_I2_O)        0.124     0.861 r  Uart_TX/RESET_COUNTER[0]_i_8/O
                         net (fo=2, routed)           0.454     1.315    Uart_TX/RESET_COUNTER[0]_i_8_n_0
    SLICE_X2Y40          LUT4 (Prop_lut4_I3_O)        0.124     1.439 r  Uart_TX/RESET_COUNTER[0]_i_3/O
                         net (fo=1, routed)           1.032     2.470    Uart_TX/RESET_COUNTER[0]_i_3_n_0
    SLICE_X5Y40          LUT4 (Prop_lut4_I0_O)        0.124     2.594 r  Uart_TX/RESET_COUNTER[0]_i_1/O
                         net (fo=18, routed)          0.670     3.264    Uart_TX/RESET_COUNTER0
    SLICE_X1Y43          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.519     8.543    Uart_TX/clk_out1
    SLICE_X1Y43          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[17]/C
                         clock pessimism              0.577     9.120    
                         clock uncertainty           -0.242     8.878    
    SLICE_X1Y43          FDRE (Setup_fdre_C_R)       -0.429     8.449    Uart_TX/RESET_COUNTER_reg[17]
  -------------------------------------------------------------------
                         required time                          8.449    
                         arrival time                          -3.264    
  -------------------------------------------------------------------
                         slack                                  5.185    

Slack (MET) :             5.197ns  (required time - arrival time)
  Source:                 Uart_TX/RESET_COUNTER_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/RESET_COUNTER_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.828ns (20.163%)  route 3.279ns (79.837%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 8.542 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.637    -0.856    Uart_TX/clk_out1
    SLICE_X1Y41          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Uart_TX/RESET_COUNTER_reg[10]/Q
                         net (fo=2, routed)           1.136     0.737    Uart_TX/RESET_COUNTER_reg[10]
    SLICE_X0Y41          LUT5 (Prop_lut5_I2_O)        0.124     0.861 r  Uart_TX/RESET_COUNTER[0]_i_8/O
                         net (fo=2, routed)           0.454     1.315    Uart_TX/RESET_COUNTER[0]_i_8_n_0
    SLICE_X2Y40          LUT4 (Prop_lut4_I3_O)        0.124     1.439 r  Uart_TX/RESET_COUNTER[0]_i_3/O
                         net (fo=1, routed)           1.032     2.470    Uart_TX/RESET_COUNTER[0]_i_3_n_0
    SLICE_X5Y40          LUT4 (Prop_lut4_I0_O)        0.124     2.594 r  Uart_TX/RESET_COUNTER[0]_i_1/O
                         net (fo=18, routed)          0.656     3.251    Uart_TX/RESET_COUNTER0
    SLICE_X1Y42          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.518     8.542    Uart_TX/clk_out1
    SLICE_X1Y42          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[12]/C
                         clock pessimism              0.577     9.119    
                         clock uncertainty           -0.242     8.877    
    SLICE_X1Y42          FDRE (Setup_fdre_C_R)       -0.429     8.448    Uart_TX/RESET_COUNTER_reg[12]
  -------------------------------------------------------------------
                         required time                          8.448    
                         arrival time                          -3.251    
  -------------------------------------------------------------------
                         slack                                  5.197    

Slack (MET) :             5.197ns  (required time - arrival time)
  Source:                 Uart_TX/RESET_COUNTER_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/RESET_COUNTER_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.828ns (20.163%)  route 3.279ns (79.837%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 8.542 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.637    -0.856    Uart_TX/clk_out1
    SLICE_X1Y41          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Uart_TX/RESET_COUNTER_reg[10]/Q
                         net (fo=2, routed)           1.136     0.737    Uart_TX/RESET_COUNTER_reg[10]
    SLICE_X0Y41          LUT5 (Prop_lut5_I2_O)        0.124     0.861 r  Uart_TX/RESET_COUNTER[0]_i_8/O
                         net (fo=2, routed)           0.454     1.315    Uart_TX/RESET_COUNTER[0]_i_8_n_0
    SLICE_X2Y40          LUT4 (Prop_lut4_I3_O)        0.124     1.439 r  Uart_TX/RESET_COUNTER[0]_i_3/O
                         net (fo=1, routed)           1.032     2.470    Uart_TX/RESET_COUNTER[0]_i_3_n_0
    SLICE_X5Y40          LUT4 (Prop_lut4_I0_O)        0.124     2.594 r  Uart_TX/RESET_COUNTER[0]_i_1/O
                         net (fo=18, routed)          0.656     3.251    Uart_TX/RESET_COUNTER0
    SLICE_X1Y42          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.518     8.542    Uart_TX/clk_out1
    SLICE_X1Y42          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[13]/C
                         clock pessimism              0.577     9.119    
                         clock uncertainty           -0.242     8.877    
    SLICE_X1Y42          FDRE (Setup_fdre_C_R)       -0.429     8.448    Uart_TX/RESET_COUNTER_reg[13]
  -------------------------------------------------------------------
                         required time                          8.448    
                         arrival time                          -3.251    
  -------------------------------------------------------------------
                         slack                                  5.197    

Slack (MET) :             5.197ns  (required time - arrival time)
  Source:                 Uart_TX/RESET_COUNTER_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/RESET_COUNTER_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.828ns (20.163%)  route 3.279ns (79.837%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 8.542 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.637    -0.856    Uart_TX/clk_out1
    SLICE_X1Y41          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Uart_TX/RESET_COUNTER_reg[10]/Q
                         net (fo=2, routed)           1.136     0.737    Uart_TX/RESET_COUNTER_reg[10]
    SLICE_X0Y41          LUT5 (Prop_lut5_I2_O)        0.124     0.861 r  Uart_TX/RESET_COUNTER[0]_i_8/O
                         net (fo=2, routed)           0.454     1.315    Uart_TX/RESET_COUNTER[0]_i_8_n_0
    SLICE_X2Y40          LUT4 (Prop_lut4_I3_O)        0.124     1.439 r  Uart_TX/RESET_COUNTER[0]_i_3/O
                         net (fo=1, routed)           1.032     2.470    Uart_TX/RESET_COUNTER[0]_i_3_n_0
    SLICE_X5Y40          LUT4 (Prop_lut4_I0_O)        0.124     2.594 r  Uart_TX/RESET_COUNTER[0]_i_1/O
                         net (fo=18, routed)          0.656     3.251    Uart_TX/RESET_COUNTER0
    SLICE_X1Y42          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.518     8.542    Uart_TX/clk_out1
    SLICE_X1Y42          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[14]/C
                         clock pessimism              0.577     9.119    
                         clock uncertainty           -0.242     8.877    
    SLICE_X1Y42          FDRE (Setup_fdre_C_R)       -0.429     8.448    Uart_TX/RESET_COUNTER_reg[14]
  -------------------------------------------------------------------
                         required time                          8.448    
                         arrival time                          -3.251    
  -------------------------------------------------------------------
                         slack                                  5.197    

Slack (MET) :             5.197ns  (required time - arrival time)
  Source:                 Uart_TX/RESET_COUNTER_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/RESET_COUNTER_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.828ns (20.163%)  route 3.279ns (79.837%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 8.542 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.637    -0.856    Uart_TX/clk_out1
    SLICE_X1Y41          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Uart_TX/RESET_COUNTER_reg[10]/Q
                         net (fo=2, routed)           1.136     0.737    Uart_TX/RESET_COUNTER_reg[10]
    SLICE_X0Y41          LUT5 (Prop_lut5_I2_O)        0.124     0.861 r  Uart_TX/RESET_COUNTER[0]_i_8/O
                         net (fo=2, routed)           0.454     1.315    Uart_TX/RESET_COUNTER[0]_i_8_n_0
    SLICE_X2Y40          LUT4 (Prop_lut4_I3_O)        0.124     1.439 r  Uart_TX/RESET_COUNTER[0]_i_3/O
                         net (fo=1, routed)           1.032     2.470    Uart_TX/RESET_COUNTER[0]_i_3_n_0
    SLICE_X5Y40          LUT4 (Prop_lut4_I0_O)        0.124     2.594 r  Uart_TX/RESET_COUNTER[0]_i_1/O
                         net (fo=18, routed)          0.656     3.251    Uart_TX/RESET_COUNTER0
    SLICE_X1Y42          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.518     8.542    Uart_TX/clk_out1
    SLICE_X1Y42          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[15]/C
                         clock pessimism              0.577     9.119    
                         clock uncertainty           -0.242     8.877    
    SLICE_X1Y42          FDRE (Setup_fdre_C_R)       -0.429     8.448    Uart_TX/RESET_COUNTER_reg[15]
  -------------------------------------------------------------------
                         required time                          8.448    
                         arrival time                          -3.251    
  -------------------------------------------------------------------
                         slack                                  5.197    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 Uart_TX/DATA_LEN_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/DATA_LEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.592    -0.572    Uart_TX/clk_out1
    SLICE_X1Y37          FDRE                                         r  Uart_TX/DATA_LEN_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  Uart_TX/DATA_LEN_reg[2]/Q
                         net (fo=2, routed)           0.168    -0.263    Uart_TX/DATA_LEN_reg_n_0_[2]
    SLICE_X1Y37          LUT4 (Prop_lut4_I0_O)        0.045    -0.218 r  Uart_TX/DATA_LEN[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    Uart_TX/DATA_LEN[2]_i_1_n_0
    SLICE_X1Y37          FDRE                                         r  Uart_TX/DATA_LEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.862    -0.809    Uart_TX/clk_out1
    SLICE_X1Y37          FDRE                                         r  Uart_TX/DATA_LEN_reg[2]/C
                         clock pessimism              0.237    -0.572    
                         clock uncertainty            0.242    -0.329    
    SLICE_X1Y37          FDRE (Hold_fdre_C_D)         0.091    -0.238    Uart_TX/DATA_LEN_reg[2]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 Uart_TX/uartData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/Inst_UART_TX_CTRL/txData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.878%)  route 0.213ns (60.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.589    -0.575    Uart_TX/clk_out1
    SLICE_X4Y36          FDRE                                         r  Uart_TX/uartData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  Uart_TX/uartData_reg[2]/Q
                         net (fo=1, routed)           0.213    -0.221    Uart_TX/Inst_UART_TX_CTRL/Q[2]
    SLICE_X6Y38          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.862    -0.809    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X6Y38          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/txData_reg[3]/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.242    -0.314    
    SLICE_X6Y38          FDRE (Hold_fdre_C_D)         0.063    -0.251    Uart_TX/Inst_UART_TX_CTRL/txData_reg[3]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 Uart_TX/DATA_LEN_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/DATA_LEN_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.230ns (58.768%)  route 0.161ns (41.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.592    -0.572    Uart_TX/clk_out1
    SLICE_X1Y37          FDRE                                         r  Uart_TX/DATA_LEN_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.128    -0.444 r  Uart_TX/DATA_LEN_reg[4]/Q
                         net (fo=2, routed)           0.161    -0.282    Uart_TX/DATA_LEN_reg_n_0_[4]
    SLICE_X1Y37          LUT4 (Prop_lut4_I0_O)        0.102    -0.180 r  Uart_TX/DATA_LEN[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    Uart_TX/DATA_LEN[4]_i_1_n_0
    SLICE_X1Y37          FDRE                                         r  Uart_TX/DATA_LEN_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.862    -0.809    Uart_TX/clk_out1
    SLICE_X1Y37          FDRE                                         r  Uart_TX/DATA_LEN_reg[4]/C
                         clock pessimism              0.237    -0.572    
                         clock uncertainty            0.242    -0.329    
    SLICE_X1Y37          FDRE (Hold_fdre_C_D)         0.107    -0.222    Uart_TX/DATA_LEN_reg[4]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 HomingDetector/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HomingDetector/FSM_sequential_next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.183ns (45.162%)  route 0.222ns (54.838%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.560    -0.604    HomingDetector/clk_out1
    SLICE_X49Y84         FDRE                                         r  HomingDetector/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  HomingDetector/FSM_sequential_state_reg[1]/Q
                         net (fo=3, routed)           0.222    -0.241    HomingDetector/FSM_sequential_state_reg_n_0_[1]
    SLICE_X49Y84         LUT3 (Prop_lut3_I1_O)        0.042    -0.199 r  HomingDetector/FSM_sequential_next_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    HomingDetector/FSM_sequential_next_state[1]_i_1_n_0
    SLICE_X49Y84         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.827    -0.843    HomingDetector/clk_out1
    SLICE_X49Y84         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[1]/C
                         clock pessimism              0.239    -0.604    
                         clock uncertainty            0.242    -0.361    
    SLICE_X49Y84         FDRE (Hold_fdre_C_D)         0.107    -0.254    HomingDetector/FSM_sequential_next_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 Uart_TX/uartData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/Inst_UART_TX_CTRL/txData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.461%)  route 0.235ns (62.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.589    -0.575    Uart_TX/clk_out1
    SLICE_X5Y35          FDRE                                         r  Uart_TX/uartData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  Uart_TX/uartData_reg[0]/Q
                         net (fo=1, routed)           0.235    -0.198    Uart_TX/Inst_UART_TX_CTRL/Q[0]
    SLICE_X6Y38          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.862    -0.809    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X6Y38          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/txData_reg[1]/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.242    -0.314    
    SLICE_X6Y38          FDRE (Hold_fdre_C_D)         0.059    -0.255    Uart_TX/Inst_UART_TX_CTRL/txData_reg[1]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Uart_TX/EXAMPLE_COUNT_EN_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/EXAMPLE_COUNT_EN_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.230ns (56.472%)  route 0.177ns (43.528%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.591    -0.573    Uart_TX/clk_out1
    SLICE_X5Y38          FDRE                                         r  Uart_TX/EXAMPLE_COUNT_EN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.128    -0.445 r  Uart_TX/EXAMPLE_COUNT_EN_reg/Q
                         net (fo=3, routed)           0.177    -0.268    Uart_TX/EXAMPLE_COUNT_EN_reg_n_0
    SLICE_X5Y38          LUT4 (Prop_lut4_I3_O)        0.102    -0.166 r  Uart_TX/EXAMPLE_COUNT_EN_i_1/O
                         net (fo=1, routed)           0.000    -0.166    Uart_TX/EXAMPLE_COUNT_EN_i_1_n_0
    SLICE_X5Y38          FDRE                                         r  Uart_TX/EXAMPLE_COUNT_EN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.862    -0.809    Uart_TX/clk_out1
    SLICE_X5Y38          FDRE                                         r  Uart_TX/EXAMPLE_COUNT_EN_reg/C
                         clock pessimism              0.236    -0.573    
                         clock uncertainty            0.242    -0.330    
    SLICE_X5Y38          FDRE (Hold_fdre_C_D)         0.107    -0.223    Uart_TX/EXAMPLE_COUNT_EN_reg
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 Trojans/X_PULSE_GEN/PULSE_COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Trojans/X_PULSE_GEN/FSM_onehot_next_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.247ns (60.526%)  route 0.161ns (39.474%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.551    -0.613    Trojans/X_PULSE_GEN/clk_out1
    SLICE_X50Y74         FDRE                                         r  Trojans/X_PULSE_GEN/PULSE_COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDRE (Prop_fdre_C_Q)         0.148    -0.465 f  Trojans/X_PULSE_GEN/PULSE_COUNT_reg[3]/Q
                         net (fo=4, routed)           0.161    -0.304    Trojans/X_PULSE_GEN/PULSE_COUNT_reg[3]
    SLICE_X51Y74         LUT6 (Prop_lut6_I5_O)        0.099    -0.205 r  Trojans/X_PULSE_GEN/FSM_onehot_next_state[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.205    Trojans/X_PULSE_GEN/FSM_onehot_next_state[3]_i_2_n_0
    SLICE_X51Y74         FDRE                                         r  Trojans/X_PULSE_GEN/FSM_onehot_next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.818    -0.852    Trojans/X_PULSE_GEN/clk_out1
    SLICE_X51Y74         FDRE                                         r  Trojans/X_PULSE_GEN/FSM_onehot_next_state_reg[3]/C
                         clock pessimism              0.252    -0.600    
                         clock uncertainty            0.242    -0.357    
    SLICE_X51Y74         FDRE (Hold_fdre_C_D)         0.091    -0.266    Trojans/X_PULSE_GEN/FSM_onehot_next_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 Uart_TX/uartSend_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/Inst_UART_TX_CTRL/txData_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.619%)  route 0.168ns (54.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.591    -0.573    Uart_TX/clk_out1
    SLICE_X5Y38          FDRE                                         r  Uart_TX/uartSend_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  Uart_TX/uartSend_reg/Q
                         net (fo=8, routed)           0.168    -0.264    Uart_TX/Inst_UART_TX_CTRL/E[0]
    SLICE_X6Y37          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/txData_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.860    -0.811    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X6Y37          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/txData_reg[4]/C
                         clock pessimism              0.252    -0.559    
                         clock uncertainty            0.242    -0.316    
    SLICE_X6Y37          FDRE (Hold_fdre_C_CE)       -0.016    -0.332    Uart_TX/Inst_UART_TX_CTRL/txData_reg[4]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 Uart_TX/uartSend_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/Inst_UART_TX_CTRL/txData_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.619%)  route 0.168ns (54.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.591    -0.573    Uart_TX/clk_out1
    SLICE_X5Y38          FDRE                                         r  Uart_TX/uartSend_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  Uart_TX/uartSend_reg/Q
                         net (fo=8, routed)           0.168    -0.264    Uart_TX/Inst_UART_TX_CTRL/E[0]
    SLICE_X6Y37          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/txData_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.860    -0.811    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X6Y37          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/txData_reg[5]/C
                         clock pessimism              0.252    -0.559    
                         clock uncertainty            0.242    -0.316    
    SLICE_X6Y37          FDRE (Hold_fdre_C_CE)       -0.016    -0.332    Uart_TX/Inst_UART_TX_CTRL/txData_reg[5]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 Uart_TX/uartSend_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/Inst_UART_TX_CTRL/txData_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.619%)  route 0.168ns (54.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.591    -0.573    Uart_TX/clk_out1
    SLICE_X5Y38          FDRE                                         r  Uart_TX/uartSend_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  Uart_TX/uartSend_reg/Q
                         net (fo=8, routed)           0.168    -0.264    Uart_TX/Inst_UART_TX_CTRL/E[0]
    SLICE_X6Y37          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/txData_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.860    -0.811    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X6Y37          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/txData_reg[6]/C
                         clock pessimism              0.252    -0.559    
                         clock uncertainty            0.242    -0.316    
    SLICE_X6Y37          FDRE (Hold_fdre_C_CE)       -0.016    -0.332    Uart_TX/Inst_UART_TX_CTRL/txData_reg[6]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.069    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.115ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 0.828ns (19.778%)  route 3.358ns (80.222%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 8.539 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.636    -0.857    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X0Y40          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]/Q
                         net (fo=2, routed)           0.954     0.553    Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]
    SLICE_X1Y37          LUT3 (Prop_lut3_I1_O)        0.124     0.677 r  Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_4/O
                         net (fo=1, routed)           0.633     1.310    Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X1Y38          LUT6 (Prop_lut6_I4_O)        0.124     1.434 r  Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.824     2.258    Uart_TX/Inst_UART_TX_CTRL/eqOp__12
    SLICE_X2Y41          LUT3 (Prop_lut3_I0_O)        0.124     2.382 r  Uart_TX/Inst_UART_TX_CTRL/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.947     3.330    Uart_TX/Inst_UART_TX_CTRL/bitTmr
    SLICE_X0Y37          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.515     8.539    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X0Y37          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[0]/C
                         clock pessimism              0.577     9.116    
                         clock uncertainty           -0.242     8.873    
    SLICE_X0Y37          FDRE (Setup_fdre_C_R)       -0.429     8.444    Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[0]
  -------------------------------------------------------------------
                         required time                          8.444    
                         arrival time                          -3.330    
  -------------------------------------------------------------------
                         slack                                  5.115    

Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 0.828ns (19.778%)  route 3.358ns (80.222%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 8.539 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.636    -0.857    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X0Y40          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]/Q
                         net (fo=2, routed)           0.954     0.553    Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]
    SLICE_X1Y37          LUT3 (Prop_lut3_I1_O)        0.124     0.677 r  Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_4/O
                         net (fo=1, routed)           0.633     1.310    Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X1Y38          LUT6 (Prop_lut6_I4_O)        0.124     1.434 r  Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.824     2.258    Uart_TX/Inst_UART_TX_CTRL/eqOp__12
    SLICE_X2Y41          LUT3 (Prop_lut3_I0_O)        0.124     2.382 r  Uart_TX/Inst_UART_TX_CTRL/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.947     3.330    Uart_TX/Inst_UART_TX_CTRL/bitTmr
    SLICE_X0Y37          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.515     8.539    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X0Y37          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[1]/C
                         clock pessimism              0.577     9.116    
                         clock uncertainty           -0.242     8.873    
    SLICE_X0Y37          FDRE (Setup_fdre_C_R)       -0.429     8.444    Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[1]
  -------------------------------------------------------------------
                         required time                          8.444    
                         arrival time                          -3.330    
  -------------------------------------------------------------------
                         slack                                  5.115    

Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 0.828ns (19.778%)  route 3.358ns (80.222%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 8.539 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.636    -0.857    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X0Y40          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]/Q
                         net (fo=2, routed)           0.954     0.553    Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]
    SLICE_X1Y37          LUT3 (Prop_lut3_I1_O)        0.124     0.677 r  Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_4/O
                         net (fo=1, routed)           0.633     1.310    Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X1Y38          LUT6 (Prop_lut6_I4_O)        0.124     1.434 r  Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.824     2.258    Uart_TX/Inst_UART_TX_CTRL/eqOp__12
    SLICE_X2Y41          LUT3 (Prop_lut3_I0_O)        0.124     2.382 r  Uart_TX/Inst_UART_TX_CTRL/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.947     3.330    Uart_TX/Inst_UART_TX_CTRL/bitTmr
    SLICE_X0Y37          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.515     8.539    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X0Y37          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[2]/C
                         clock pessimism              0.577     9.116    
                         clock uncertainty           -0.242     8.873    
    SLICE_X0Y37          FDRE (Setup_fdre_C_R)       -0.429     8.444    Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[2]
  -------------------------------------------------------------------
                         required time                          8.444    
                         arrival time                          -3.330    
  -------------------------------------------------------------------
                         slack                                  5.115    

Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 0.828ns (19.778%)  route 3.358ns (80.222%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 8.539 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.636    -0.857    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X0Y40          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]/Q
                         net (fo=2, routed)           0.954     0.553    Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]
    SLICE_X1Y37          LUT3 (Prop_lut3_I1_O)        0.124     0.677 r  Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_4/O
                         net (fo=1, routed)           0.633     1.310    Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X1Y38          LUT6 (Prop_lut6_I4_O)        0.124     1.434 r  Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.824     2.258    Uart_TX/Inst_UART_TX_CTRL/eqOp__12
    SLICE_X2Y41          LUT3 (Prop_lut3_I0_O)        0.124     2.382 r  Uart_TX/Inst_UART_TX_CTRL/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.947     3.330    Uart_TX/Inst_UART_TX_CTRL/bitTmr
    SLICE_X0Y37          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.515     8.539    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X0Y37          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[3]/C
                         clock pessimism              0.577     9.116    
                         clock uncertainty           -0.242     8.873    
    SLICE_X0Y37          FDRE (Setup_fdre_C_R)       -0.429     8.444    Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[3]
  -------------------------------------------------------------------
                         required time                          8.444    
                         arrival time                          -3.330    
  -------------------------------------------------------------------
                         slack                                  5.115    

Slack (MET) :             5.184ns  (required time - arrival time)
  Source:                 Uart_TX/RESET_COUNTER_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/RESET_COUNTER_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 0.828ns (20.098%)  route 3.292ns (79.902%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 8.543 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.637    -0.856    Uart_TX/clk_out1
    SLICE_X1Y41          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Uart_TX/RESET_COUNTER_reg[10]/Q
                         net (fo=2, routed)           1.136     0.737    Uart_TX/RESET_COUNTER_reg[10]
    SLICE_X0Y41          LUT5 (Prop_lut5_I2_O)        0.124     0.861 r  Uart_TX/RESET_COUNTER[0]_i_8/O
                         net (fo=2, routed)           0.454     1.315    Uart_TX/RESET_COUNTER[0]_i_8_n_0
    SLICE_X2Y40          LUT4 (Prop_lut4_I3_O)        0.124     1.439 r  Uart_TX/RESET_COUNTER[0]_i_3/O
                         net (fo=1, routed)           1.032     2.470    Uart_TX/RESET_COUNTER[0]_i_3_n_0
    SLICE_X5Y40          LUT4 (Prop_lut4_I0_O)        0.124     2.594 r  Uart_TX/RESET_COUNTER[0]_i_1/O
                         net (fo=18, routed)          0.670     3.264    Uart_TX/RESET_COUNTER0
    SLICE_X1Y43          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.519     8.543    Uart_TX/clk_out1
    SLICE_X1Y43          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[16]/C
                         clock pessimism              0.577     9.120    
                         clock uncertainty           -0.242     8.877    
    SLICE_X1Y43          FDRE (Setup_fdre_C_R)       -0.429     8.448    Uart_TX/RESET_COUNTER_reg[16]
  -------------------------------------------------------------------
                         required time                          8.448    
                         arrival time                          -3.264    
  -------------------------------------------------------------------
                         slack                                  5.184    

Slack (MET) :             5.184ns  (required time - arrival time)
  Source:                 Uart_TX/RESET_COUNTER_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/RESET_COUNTER_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 0.828ns (20.098%)  route 3.292ns (79.902%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 8.543 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.637    -0.856    Uart_TX/clk_out1
    SLICE_X1Y41          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Uart_TX/RESET_COUNTER_reg[10]/Q
                         net (fo=2, routed)           1.136     0.737    Uart_TX/RESET_COUNTER_reg[10]
    SLICE_X0Y41          LUT5 (Prop_lut5_I2_O)        0.124     0.861 r  Uart_TX/RESET_COUNTER[0]_i_8/O
                         net (fo=2, routed)           0.454     1.315    Uart_TX/RESET_COUNTER[0]_i_8_n_0
    SLICE_X2Y40          LUT4 (Prop_lut4_I3_O)        0.124     1.439 r  Uart_TX/RESET_COUNTER[0]_i_3/O
                         net (fo=1, routed)           1.032     2.470    Uart_TX/RESET_COUNTER[0]_i_3_n_0
    SLICE_X5Y40          LUT4 (Prop_lut4_I0_O)        0.124     2.594 r  Uart_TX/RESET_COUNTER[0]_i_1/O
                         net (fo=18, routed)          0.670     3.264    Uart_TX/RESET_COUNTER0
    SLICE_X1Y43          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.519     8.543    Uart_TX/clk_out1
    SLICE_X1Y43          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[17]/C
                         clock pessimism              0.577     9.120    
                         clock uncertainty           -0.242     8.877    
    SLICE_X1Y43          FDRE (Setup_fdre_C_R)       -0.429     8.448    Uart_TX/RESET_COUNTER_reg[17]
  -------------------------------------------------------------------
                         required time                          8.448    
                         arrival time                          -3.264    
  -------------------------------------------------------------------
                         slack                                  5.184    

Slack (MET) :             5.197ns  (required time - arrival time)
  Source:                 Uart_TX/RESET_COUNTER_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/RESET_COUNTER_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.828ns (20.163%)  route 3.279ns (79.837%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 8.542 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.637    -0.856    Uart_TX/clk_out1
    SLICE_X1Y41          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Uart_TX/RESET_COUNTER_reg[10]/Q
                         net (fo=2, routed)           1.136     0.737    Uart_TX/RESET_COUNTER_reg[10]
    SLICE_X0Y41          LUT5 (Prop_lut5_I2_O)        0.124     0.861 r  Uart_TX/RESET_COUNTER[0]_i_8/O
                         net (fo=2, routed)           0.454     1.315    Uart_TX/RESET_COUNTER[0]_i_8_n_0
    SLICE_X2Y40          LUT4 (Prop_lut4_I3_O)        0.124     1.439 r  Uart_TX/RESET_COUNTER[0]_i_3/O
                         net (fo=1, routed)           1.032     2.470    Uart_TX/RESET_COUNTER[0]_i_3_n_0
    SLICE_X5Y40          LUT4 (Prop_lut4_I0_O)        0.124     2.594 r  Uart_TX/RESET_COUNTER[0]_i_1/O
                         net (fo=18, routed)          0.656     3.251    Uart_TX/RESET_COUNTER0
    SLICE_X1Y42          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.518     8.542    Uart_TX/clk_out1
    SLICE_X1Y42          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[12]/C
                         clock pessimism              0.577     9.119    
                         clock uncertainty           -0.242     8.876    
    SLICE_X1Y42          FDRE (Setup_fdre_C_R)       -0.429     8.447    Uart_TX/RESET_COUNTER_reg[12]
  -------------------------------------------------------------------
                         required time                          8.447    
                         arrival time                          -3.251    
  -------------------------------------------------------------------
                         slack                                  5.197    

Slack (MET) :             5.197ns  (required time - arrival time)
  Source:                 Uart_TX/RESET_COUNTER_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/RESET_COUNTER_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.828ns (20.163%)  route 3.279ns (79.837%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 8.542 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.637    -0.856    Uart_TX/clk_out1
    SLICE_X1Y41          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Uart_TX/RESET_COUNTER_reg[10]/Q
                         net (fo=2, routed)           1.136     0.737    Uart_TX/RESET_COUNTER_reg[10]
    SLICE_X0Y41          LUT5 (Prop_lut5_I2_O)        0.124     0.861 r  Uart_TX/RESET_COUNTER[0]_i_8/O
                         net (fo=2, routed)           0.454     1.315    Uart_TX/RESET_COUNTER[0]_i_8_n_0
    SLICE_X2Y40          LUT4 (Prop_lut4_I3_O)        0.124     1.439 r  Uart_TX/RESET_COUNTER[0]_i_3/O
                         net (fo=1, routed)           1.032     2.470    Uart_TX/RESET_COUNTER[0]_i_3_n_0
    SLICE_X5Y40          LUT4 (Prop_lut4_I0_O)        0.124     2.594 r  Uart_TX/RESET_COUNTER[0]_i_1/O
                         net (fo=18, routed)          0.656     3.251    Uart_TX/RESET_COUNTER0
    SLICE_X1Y42          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.518     8.542    Uart_TX/clk_out1
    SLICE_X1Y42          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[13]/C
                         clock pessimism              0.577     9.119    
                         clock uncertainty           -0.242     8.876    
    SLICE_X1Y42          FDRE (Setup_fdre_C_R)       -0.429     8.447    Uart_TX/RESET_COUNTER_reg[13]
  -------------------------------------------------------------------
                         required time                          8.447    
                         arrival time                          -3.251    
  -------------------------------------------------------------------
                         slack                                  5.197    

Slack (MET) :             5.197ns  (required time - arrival time)
  Source:                 Uart_TX/RESET_COUNTER_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/RESET_COUNTER_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.828ns (20.163%)  route 3.279ns (79.837%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 8.542 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.637    -0.856    Uart_TX/clk_out1
    SLICE_X1Y41          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Uart_TX/RESET_COUNTER_reg[10]/Q
                         net (fo=2, routed)           1.136     0.737    Uart_TX/RESET_COUNTER_reg[10]
    SLICE_X0Y41          LUT5 (Prop_lut5_I2_O)        0.124     0.861 r  Uart_TX/RESET_COUNTER[0]_i_8/O
                         net (fo=2, routed)           0.454     1.315    Uart_TX/RESET_COUNTER[0]_i_8_n_0
    SLICE_X2Y40          LUT4 (Prop_lut4_I3_O)        0.124     1.439 r  Uart_TX/RESET_COUNTER[0]_i_3/O
                         net (fo=1, routed)           1.032     2.470    Uart_TX/RESET_COUNTER[0]_i_3_n_0
    SLICE_X5Y40          LUT4 (Prop_lut4_I0_O)        0.124     2.594 r  Uart_TX/RESET_COUNTER[0]_i_1/O
                         net (fo=18, routed)          0.656     3.251    Uart_TX/RESET_COUNTER0
    SLICE_X1Y42          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.518     8.542    Uart_TX/clk_out1
    SLICE_X1Y42          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[14]/C
                         clock pessimism              0.577     9.119    
                         clock uncertainty           -0.242     8.876    
    SLICE_X1Y42          FDRE (Setup_fdre_C_R)       -0.429     8.447    Uart_TX/RESET_COUNTER_reg[14]
  -------------------------------------------------------------------
                         required time                          8.447    
                         arrival time                          -3.251    
  -------------------------------------------------------------------
                         slack                                  5.197    

Slack (MET) :             5.197ns  (required time - arrival time)
  Source:                 Uart_TX/RESET_COUNTER_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/RESET_COUNTER_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.828ns (20.163%)  route 3.279ns (79.837%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 8.542 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.637    -0.856    Uart_TX/clk_out1
    SLICE_X1Y41          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Uart_TX/RESET_COUNTER_reg[10]/Q
                         net (fo=2, routed)           1.136     0.737    Uart_TX/RESET_COUNTER_reg[10]
    SLICE_X0Y41          LUT5 (Prop_lut5_I2_O)        0.124     0.861 r  Uart_TX/RESET_COUNTER[0]_i_8/O
                         net (fo=2, routed)           0.454     1.315    Uart_TX/RESET_COUNTER[0]_i_8_n_0
    SLICE_X2Y40          LUT4 (Prop_lut4_I3_O)        0.124     1.439 r  Uart_TX/RESET_COUNTER[0]_i_3/O
                         net (fo=1, routed)           1.032     2.470    Uart_TX/RESET_COUNTER[0]_i_3_n_0
    SLICE_X5Y40          LUT4 (Prop_lut4_I0_O)        0.124     2.594 r  Uart_TX/RESET_COUNTER[0]_i_1/O
                         net (fo=18, routed)          0.656     3.251    Uart_TX/RESET_COUNTER0
    SLICE_X1Y42          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.518     8.542    Uart_TX/clk_out1
    SLICE_X1Y42          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[15]/C
                         clock pessimism              0.577     9.119    
                         clock uncertainty           -0.242     8.876    
    SLICE_X1Y42          FDRE (Setup_fdre_C_R)       -0.429     8.447    Uart_TX/RESET_COUNTER_reg[15]
  -------------------------------------------------------------------
                         required time                          8.447    
                         arrival time                          -3.251    
  -------------------------------------------------------------------
                         slack                                  5.197    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 Uart_TX/DATA_LEN_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/DATA_LEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.592    -0.572    Uart_TX/clk_out1
    SLICE_X1Y37          FDRE                                         r  Uart_TX/DATA_LEN_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  Uart_TX/DATA_LEN_reg[2]/Q
                         net (fo=2, routed)           0.168    -0.263    Uart_TX/DATA_LEN_reg_n_0_[2]
    SLICE_X1Y37          LUT4 (Prop_lut4_I0_O)        0.045    -0.218 r  Uart_TX/DATA_LEN[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    Uart_TX/DATA_LEN[2]_i_1_n_0
    SLICE_X1Y37          FDRE                                         r  Uart_TX/DATA_LEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.862    -0.809    Uart_TX/clk_out1
    SLICE_X1Y37          FDRE                                         r  Uart_TX/DATA_LEN_reg[2]/C
                         clock pessimism              0.237    -0.572    
                         clock uncertainty            0.242    -0.329    
    SLICE_X1Y37          FDRE (Hold_fdre_C_D)         0.091    -0.238    Uart_TX/DATA_LEN_reg[2]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 Uart_TX/uartData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/Inst_UART_TX_CTRL/txData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.878%)  route 0.213ns (60.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.589    -0.575    Uart_TX/clk_out1
    SLICE_X4Y36          FDRE                                         r  Uart_TX/uartData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  Uart_TX/uartData_reg[2]/Q
                         net (fo=1, routed)           0.213    -0.221    Uart_TX/Inst_UART_TX_CTRL/Q[2]
    SLICE_X6Y38          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.862    -0.809    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X6Y38          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/txData_reg[3]/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.242    -0.314    
    SLICE_X6Y38          FDRE (Hold_fdre_C_D)         0.063    -0.251    Uart_TX/Inst_UART_TX_CTRL/txData_reg[3]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 Uart_TX/DATA_LEN_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/DATA_LEN_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.230ns (58.768%)  route 0.161ns (41.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.592    -0.572    Uart_TX/clk_out1
    SLICE_X1Y37          FDRE                                         r  Uart_TX/DATA_LEN_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.128    -0.444 r  Uart_TX/DATA_LEN_reg[4]/Q
                         net (fo=2, routed)           0.161    -0.282    Uart_TX/DATA_LEN_reg_n_0_[4]
    SLICE_X1Y37          LUT4 (Prop_lut4_I0_O)        0.102    -0.180 r  Uart_TX/DATA_LEN[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    Uart_TX/DATA_LEN[4]_i_1_n_0
    SLICE_X1Y37          FDRE                                         r  Uart_TX/DATA_LEN_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.862    -0.809    Uart_TX/clk_out1
    SLICE_X1Y37          FDRE                                         r  Uart_TX/DATA_LEN_reg[4]/C
                         clock pessimism              0.237    -0.572    
                         clock uncertainty            0.242    -0.329    
    SLICE_X1Y37          FDRE (Hold_fdre_C_D)         0.107    -0.222    Uart_TX/DATA_LEN_reg[4]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 HomingDetector/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HomingDetector/FSM_sequential_next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.183ns (45.162%)  route 0.222ns (54.838%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.560    -0.604    HomingDetector/clk_out1
    SLICE_X49Y84         FDRE                                         r  HomingDetector/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  HomingDetector/FSM_sequential_state_reg[1]/Q
                         net (fo=3, routed)           0.222    -0.241    HomingDetector/FSM_sequential_state_reg_n_0_[1]
    SLICE_X49Y84         LUT3 (Prop_lut3_I1_O)        0.042    -0.199 r  HomingDetector/FSM_sequential_next_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    HomingDetector/FSM_sequential_next_state[1]_i_1_n_0
    SLICE_X49Y84         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.827    -0.843    HomingDetector/clk_out1
    SLICE_X49Y84         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[1]/C
                         clock pessimism              0.239    -0.604    
                         clock uncertainty            0.242    -0.361    
    SLICE_X49Y84         FDRE (Hold_fdre_C_D)         0.107    -0.254    HomingDetector/FSM_sequential_next_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 Uart_TX/uartData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/Inst_UART_TX_CTRL/txData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.461%)  route 0.235ns (62.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.589    -0.575    Uart_TX/clk_out1
    SLICE_X5Y35          FDRE                                         r  Uart_TX/uartData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  Uart_TX/uartData_reg[0]/Q
                         net (fo=1, routed)           0.235    -0.198    Uart_TX/Inst_UART_TX_CTRL/Q[0]
    SLICE_X6Y38          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.862    -0.809    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X6Y38          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/txData_reg[1]/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.242    -0.314    
    SLICE_X6Y38          FDRE (Hold_fdre_C_D)         0.059    -0.255    Uart_TX/Inst_UART_TX_CTRL/txData_reg[1]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Uart_TX/EXAMPLE_COUNT_EN_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/EXAMPLE_COUNT_EN_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.230ns (56.472%)  route 0.177ns (43.528%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.591    -0.573    Uart_TX/clk_out1
    SLICE_X5Y38          FDRE                                         r  Uart_TX/EXAMPLE_COUNT_EN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.128    -0.445 r  Uart_TX/EXAMPLE_COUNT_EN_reg/Q
                         net (fo=3, routed)           0.177    -0.268    Uart_TX/EXAMPLE_COUNT_EN_reg_n_0
    SLICE_X5Y38          LUT4 (Prop_lut4_I3_O)        0.102    -0.166 r  Uart_TX/EXAMPLE_COUNT_EN_i_1/O
                         net (fo=1, routed)           0.000    -0.166    Uart_TX/EXAMPLE_COUNT_EN_i_1_n_0
    SLICE_X5Y38          FDRE                                         r  Uart_TX/EXAMPLE_COUNT_EN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.862    -0.809    Uart_TX/clk_out1
    SLICE_X5Y38          FDRE                                         r  Uart_TX/EXAMPLE_COUNT_EN_reg/C
                         clock pessimism              0.236    -0.573    
                         clock uncertainty            0.242    -0.330    
    SLICE_X5Y38          FDRE (Hold_fdre_C_D)         0.107    -0.223    Uart_TX/EXAMPLE_COUNT_EN_reg
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 Trojans/X_PULSE_GEN/PULSE_COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Trojans/X_PULSE_GEN/FSM_onehot_next_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.247ns (60.526%)  route 0.161ns (39.474%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.551    -0.613    Trojans/X_PULSE_GEN/clk_out1
    SLICE_X50Y74         FDRE                                         r  Trojans/X_PULSE_GEN/PULSE_COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDRE (Prop_fdre_C_Q)         0.148    -0.465 f  Trojans/X_PULSE_GEN/PULSE_COUNT_reg[3]/Q
                         net (fo=4, routed)           0.161    -0.304    Trojans/X_PULSE_GEN/PULSE_COUNT_reg[3]
    SLICE_X51Y74         LUT6 (Prop_lut6_I5_O)        0.099    -0.205 r  Trojans/X_PULSE_GEN/FSM_onehot_next_state[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.205    Trojans/X_PULSE_GEN/FSM_onehot_next_state[3]_i_2_n_0
    SLICE_X51Y74         FDRE                                         r  Trojans/X_PULSE_GEN/FSM_onehot_next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.818    -0.852    Trojans/X_PULSE_GEN/clk_out1
    SLICE_X51Y74         FDRE                                         r  Trojans/X_PULSE_GEN/FSM_onehot_next_state_reg[3]/C
                         clock pessimism              0.252    -0.600    
                         clock uncertainty            0.242    -0.357    
    SLICE_X51Y74         FDRE (Hold_fdre_C_D)         0.091    -0.266    Trojans/X_PULSE_GEN/FSM_onehot_next_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 Uart_TX/uartSend_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/Inst_UART_TX_CTRL/txData_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.619%)  route 0.168ns (54.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.591    -0.573    Uart_TX/clk_out1
    SLICE_X5Y38          FDRE                                         r  Uart_TX/uartSend_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  Uart_TX/uartSend_reg/Q
                         net (fo=8, routed)           0.168    -0.264    Uart_TX/Inst_UART_TX_CTRL/E[0]
    SLICE_X6Y37          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/txData_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.860    -0.811    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X6Y37          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/txData_reg[4]/C
                         clock pessimism              0.252    -0.559    
                         clock uncertainty            0.242    -0.316    
    SLICE_X6Y37          FDRE (Hold_fdre_C_CE)       -0.016    -0.332    Uart_TX/Inst_UART_TX_CTRL/txData_reg[4]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 Uart_TX/uartSend_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/Inst_UART_TX_CTRL/txData_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.619%)  route 0.168ns (54.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.591    -0.573    Uart_TX/clk_out1
    SLICE_X5Y38          FDRE                                         r  Uart_TX/uartSend_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  Uart_TX/uartSend_reg/Q
                         net (fo=8, routed)           0.168    -0.264    Uart_TX/Inst_UART_TX_CTRL/E[0]
    SLICE_X6Y37          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/txData_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.860    -0.811    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X6Y37          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/txData_reg[5]/C
                         clock pessimism              0.252    -0.559    
                         clock uncertainty            0.242    -0.316    
    SLICE_X6Y37          FDRE (Hold_fdre_C_CE)       -0.016    -0.332    Uart_TX/Inst_UART_TX_CTRL/txData_reg[5]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 Uart_TX/uartSend_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/Inst_UART_TX_CTRL/txData_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.619%)  route 0.168ns (54.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.591    -0.573    Uart_TX/clk_out1
    SLICE_X5Y38          FDRE                                         r  Uart_TX/uartSend_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  Uart_TX/uartSend_reg/Q
                         net (fo=8, routed)           0.168    -0.264    Uart_TX/Inst_UART_TX_CTRL/E[0]
    SLICE_X6Y37          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/txData_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.860    -0.811    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X6Y37          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/txData_reg[6]/C
                         clock pessimism              0.252    -0.559    
                         clock uncertainty            0.242    -0.316    
    SLICE_X6Y37          FDRE (Hold_fdre_C_CE)       -0.016    -0.332    Uart_TX/Inst_UART_TX_CTRL/txData_reg[6]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.069    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_Y_MIN
                            (input port)
  Destination:            o_Y_MIN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.689ns  (logic 5.305ns (38.755%)  route 8.384ns (61.245%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  i_Y_MIN (IN)
                         net (fo=0)                   0.000     0.000    i_Y_MIN
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  i_Y_MIN_IBUF_inst/O
                         net (fo=3, routed)           4.992     6.440    i_Y_MIN_IBUF
    SLICE_X65Y77         LUT2 (Prop_lut2_I0_O)        0.152     6.592 r  o_Y_MIN_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.392     9.984    o_Y_MIN_OBUF
    U2                   OBUF (Prop_obuf_I_O)         3.705    13.689 r  o_Y_MIN_OBUF_inst/O
                         net (fo=0)                   0.000    13.689    o_Y_MIN
    U2                                                                r  o_Y_MIN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_Y_DIR
                            (input port)
  Destination:            o_Y_DIR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.192ns  (logic 5.344ns (40.509%)  route 7.848ns (59.491%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  i_Y_DIR (IN)
                         net (fo=0)                   0.000     0.000    i_Y_DIR
    U5                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  i_Y_DIR_IBUF_inst/O
                         net (fo=1, routed)           2.923     4.388    i_Y_DIR_IBUF
    SLICE_X65Y79         LUT2 (Prop_lut2_I0_O)        0.152     4.540 r  o_Y_DIR_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.925     9.465    o_Y_DIR_OBUF
    B15                  OBUF (Prop_obuf_I_O)         3.727    13.192 r  o_Y_DIR_OBUF_inst/O
                         net (fo=0)                   0.000    13.192    o_Y_DIR
    B15                                                               r  o_Y_DIR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_Y_STEP
                            (input port)
  Destination:            o_Y_STEP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.655ns  (logic 5.099ns (40.296%)  route 7.555ns (59.704%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W4                                                0.000     0.000 r  i_Y_STEP (IN)
                         net (fo=0)                   0.000     0.000    i_Y_STEP
    W4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  i_Y_STEP_IBUF_inst/O
                         net (fo=1, routed)           3.543     4.999    i_Y_STEP_IBUF
    SLICE_X0Y35          LUT2 (Prop_lut2_I0_O)        0.124     5.123 r  o_Y_STEP_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.012     9.135    o_Y_STEP_OBUF
    A14                  OBUF (Prop_obuf_I_O)         3.520    12.655 r  o_Y_STEP_OBUF_inst/O
                         net (fo=0)                   0.000    12.655    o_Y_STEP
    A14                                                               r  o_Y_STEP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_Z_EN
                            (input port)
  Destination:            o_Z_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.308ns  (logic 5.078ns (41.257%)  route 7.230ns (58.743%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U3                                                0.000     0.000 r  i_Z_EN (IN)
                         net (fo=0)                   0.000     0.000    i_Z_EN
    U3                   IBUF (Prop_ibuf_I_O)         1.449     1.449 r  i_Z_EN_IBUF_inst/O
                         net (fo=1, routed)           2.354     3.803    i_Z_EN_IBUF
    SLICE_X65Y79         LUT2 (Prop_lut2_I0_O)        0.124     3.927 r  o_Z_EN_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.876     8.803    o_Z_EN_OBUF
    C15                  OBUF (Prop_obuf_I_O)         3.505    12.308 r  o_Z_EN_OBUF_inst/O
                         net (fo=0)                   0.000    12.308    o_Z_EN
    C15                                                               r  o_Z_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_E0_EN
                            (input port)
  Destination:            o_E0_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.012ns  (logic 5.108ns (46.383%)  route 5.904ns (53.617%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  i_E0_EN (IN)
                         net (fo=0)                   0.000     0.000    i_E0_EN
    U8                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  i_E0_EN_IBUF_inst/O
                         net (fo=1, routed)           2.144     3.624    i_E0_EN_IBUF
    SLICE_X44Y34         LUT2 (Prop_lut2_I0_O)        0.124     3.748 r  o_E0_EN_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.760     7.509    o_E0_EN_OBUF
    L3                   OBUF (Prop_obuf_I_O)         3.503    11.012 r  o_E0_EN_OBUF_inst/O
                         net (fo=0)                   0.000    11.012    o_E0_EN
    L3                                                                r  o_E0_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_E0_DIR
                            (input port)
  Destination:            o_E0_DIR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.588ns  (logic 5.316ns (50.210%)  route 5.272ns (49.790%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  i_E0_DIR (IN)
                         net (fo=0)                   0.000     0.000    i_E0_DIR
    N18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  i_E0_DIR_IBUF_inst/O
                         net (fo=1, routed)           2.294     3.735    i_E0_DIR_IBUF
    SLICE_X44Y34         LUT2 (Prop_lut2_I0_O)        0.150     3.885 r  o_E0_DIR_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.977     6.862    o_E0_DIR_OBUF
    G19                  OBUF (Prop_obuf_I_O)         3.726    10.588 r  o_E0_DIR_OBUF_inst/O
                         net (fo=0)                   0.000    10.588    o_E0_DIR
    G19                                                               r  o_E0_DIR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_Z_MIN
                            (input port)
  Destination:            o_Z_MIN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.490ns  (logic 5.314ns (50.658%)  route 5.176ns (49.342%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  i_Z_MIN (IN)
                         net (fo=0)                   0.000     0.000    i_Z_MIN
    K3                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  i_Z_MIN_IBUF_inst/O
                         net (fo=2, routed)           1.053     2.509    i_Z_MIN_IBUF
    SLICE_X65Y79         LUT2 (Prop_lut2_I0_O)        0.119     2.628 r  o_Z_MIN_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.123     6.751    o_Z_MIN_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.739    10.490 r  o_Z_MIN_OBUF_inst/O
                         net (fo=0)                   0.000    10.490    o_Z_MIN
    U7                                                                r  o_Z_MIN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_E0_STEP
                            (input port)
  Destination:            o_E0_STEP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.725ns  (logic 5.117ns (52.616%)  route 4.608ns (47.384%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  i_E0_STEP (IN)
                         net (fo=0)                   0.000     0.000    i_E0_STEP
    V8                   IBUF (Prop_ibuf_I_O)         1.481     1.481 r  i_E0_STEP_IBUF_inst/O
                         net (fo=1, routed)           2.749     4.229    i_E0_STEP_IBUF
    SLICE_X65Y79         LUT2 (Prop_lut2_I0_O)        0.124     4.353 r  o_E0_STEP_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.859     6.213    o_E0_STEP_OBUF
    M3                   OBUF (Prop_obuf_I_O)         3.512     9.725 r  o_E0_STEP_OBUF_inst/O
                         net (fo=0)                   0.000     9.725    o_E0_STEP
    M3                                                                r  o_E0_STEP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            o_UART_RX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.340ns  (logic 4.953ns (53.030%)  route 4.387ns (46.970%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    J3                   IBUF (Prop_ibuf_I_O)         1.449     1.449 r  i_UART_RX_IBUF_inst/O
                         net (fo=1, routed)           4.387     5.836    o_UART_RX_OBUF
    V5                   OBUFT (Prop_obuft_I_O)       3.504     9.340 r  o_UART_RX_OBUFT_inst/O
                         net (fo=0)                   0.000     9.340    o_UART_RX
    V5                                                                r  o_UART_RX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_Y_EN
                            (input port)
  Destination:            o_Y_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.162ns  (logic 5.104ns (55.710%)  route 4.058ns (44.290%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  i_Y_EN (IN)
                         net (fo=0)                   0.000     0.000    i_Y_EN
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  i_Y_EN_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.667    i_Y_EN_IBUF
    SLICE_X65Y77         LUT2 (Prop_lut2_I0_O)        0.124     3.791 r  o_Y_EN_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.859     5.650    o_Y_EN_OBUF
    M1                   OBUF (Prop_obuf_I_O)         3.511     9.162 r  o_Y_EN_OBUF_inst/O
                         net (fo=0)                   0.000     9.162    o_Y_EN
    M1                                                                r  o_Y_EN (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_X_EN
                            (input port)
  Destination:            o_X_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.853ns  (logic 1.457ns (78.640%)  route 0.396ns (21.360%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J19                                               0.000     0.000 r  i_X_EN (IN)
                         net (fo=0)                   0.000     0.000    i_X_EN
    J19                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  i_X_EN_IBUF_inst/O
                         net (fo=1, routed)           0.396     0.633    o_X_EN_OBUF
    H19                  OBUF (Prop_obuf_I_O)         1.220     1.853 r  o_X_EN_OBUF_inst/O
                         net (fo=0)                   0.000     1.853    o_X_EN
    H19                                                               r  o_X_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_X_DIR
                            (input port)
  Destination:            o_X_DIR
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.130ns  (logic 1.445ns (67.857%)  route 0.685ns (32.143%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  i_X_DIR (IN)
                         net (fo=0)                   0.000     0.000    i_X_DIR
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_X_DIR_IBUF_inst/O
                         net (fo=1, routed)           0.685     0.910    o_X_DIR_OBUF
    P3                   OBUF (Prop_obuf_I_O)         1.219     2.130 r  o_X_DIR_OBUF_inst/O
                         net (fo=0)                   0.000     2.130    o_X_DIR
    P3                                                                r  o_X_DIR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_Z_STEP
                            (input port)
  Destination:            o_Z_STEP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.215ns  (logic 1.492ns (67.339%)  route 0.724ns (32.661%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  i_Z_STEP (IN)
                         net (fo=0)                   0.000     0.000    i_Z_STEP
    L18                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  i_Z_STEP_IBUF_inst/O
                         net (fo=1, routed)           0.395     0.612    i_Z_STEP_IBUF
    SLICE_X1Y38          LUT2 (Prop_lut2_I0_O)        0.045     0.657 r  o_Z_STEP_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.329     0.985    o_Z_STEP_OBUF
    G17                  OBUF (Prop_obuf_I_O)         1.230     2.215 r  o_Z_STEP_OBUF_inst/O
                         net (fo=0)                   0.000     2.215    o_Z_STEP
    G17                                                               r  o_Z_STEP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_X_MIN
                            (input port)
  Destination:            o_X_MIN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.320ns  (logic 1.429ns (61.625%)  route 0.890ns (38.375%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N3                                                0.000     0.000 r  i_X_MIN (IN)
                         net (fo=0)                   0.000     0.000    i_X_MIN
    N3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_X_MIN_IBUF_inst/O
                         net (fo=2, routed)           0.890     1.111    o_X_MIN_OBUF
    U1                   OBUF (Prop_obuf_I_O)         1.209     2.320 r  o_X_MIN_OBUF_inst/O
                         net (fo=0)                   0.000     2.320    o_X_MIN
    U1                                                                r  o_X_MIN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_UART_TX
                            (input port)
  Destination:            o_UART_TX
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.353ns  (logic 1.419ns (60.293%)  route 0.934ns (39.707%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  i_UART_TX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_TX
    U4                   IBUF (Prop_ibuf_I_O)         0.212     0.212 r  i_UART_TX_IBUF_inst/O
                         net (fo=1, routed)           0.934     1.147    o_UART_TX_OBUF
    J1                   OBUFT (Prop_obuft_I_O)       1.206     2.353 r  o_UART_TX_OBUFT_inst/O
                         net (fo=0)                   0.000     2.353    o_UART_TX
    J1                                                                r  o_UART_TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_Z_DIR
                            (input port)
  Destination:            o_Z_DIR
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.372ns  (logic 1.543ns (65.038%)  route 0.829ns (34.962%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_Z_DIR (IN)
                         net (fo=0)                   0.000     0.000    i_Z_DIR
    K18                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  i_Z_DIR_IBUF_inst/O
                         net (fo=1, routed)           0.467     0.699    i_Z_DIR_IBUF
    SLICE_X0Y35          LUT2 (Prop_lut2_I0_O)        0.042     0.741 r  o_Z_DIR_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.362     1.103    o_Z_DIR_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.269     2.372 r  o_Z_DIR_OBUF_inst/O
                         net (fo=0)                   0.000     2.372    o_Z_DIR
    H17                                                               r  o_Z_DIR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_Y_EN
                            (input port)
  Destination:            o_Y_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.759ns  (logic 1.494ns (54.155%)  route 1.265ns (45.845%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  i_Y_EN (IN)
                         net (fo=0)                   0.000     0.000    i_Y_EN
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  i_Y_EN_IBUF_inst/O
                         net (fo=1, routed)           0.852     1.089    i_Y_EN_IBUF
    SLICE_X65Y77         LUT2 (Prop_lut2_I0_O)        0.045     1.134 r  o_Y_EN_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.412     1.546    o_Y_EN_OBUF
    M1                   OBUF (Prop_obuf_I_O)         1.212     2.759 r  o_Y_EN_OBUF_inst/O
                         net (fo=0)                   0.000     2.759    o_Y_EN
    M1                                                                r  o_Y_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_X_STEP
                            (input port)
  Destination:            o_X_STEP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.764ns  (logic 1.481ns (53.580%)  route 1.283ns (46.420%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  i_X_STEP (IN)
                         net (fo=0)                   0.000     0.000    i_X_STEP
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  i_X_STEP_IBUF_inst/O
                         net (fo=1, routed)           0.861     1.084    Trojans/X_PULSE_GEN/i_X_STEP_IBUF
    SLICE_X65Y75         LUT3 (Prop_lut3_I0_O)        0.045     1.129 r  Trojans/X_PULSE_GEN/o_X_STEP_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.422     1.551    o_X_STEP_OBUF
    M2                   OBUF (Prop_obuf_I_O)         1.212     2.764 r  o_X_STEP_OBUF_inst/O
                         net (fo=0)                   0.000     2.764    o_X_STEP
    M2                                                                r  o_X_STEP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            o_UART_RX
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.848ns  (logic 1.422ns (49.936%)  route 1.426ns (50.064%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    J3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  i_UART_RX_IBUF_inst/O
                         net (fo=1, routed)           1.426     1.643    o_UART_RX_OBUF
    V5                   OBUFT (Prop_obuft_I_O)       1.206     2.848 r  o_UART_RX_OBUFT_inst/O
                         net (fo=0)                   0.000     2.848    o_UART_RX
    V5                                                                r  o_UART_RX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_E0_STEP
                            (input port)
  Destination:            o_E0_STEP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.043ns  (logic 1.507ns (49.519%)  route 1.536ns (50.481%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  i_E0_STEP (IN)
                         net (fo=0)                   0.000     0.000    i_E0_STEP
    V8                   IBUF (Prop_ibuf_I_O)         0.249     0.249 r  i_E0_STEP_IBUF_inst/O
                         net (fo=1, routed)           1.124     1.372    i_E0_STEP_IBUF
    SLICE_X65Y79         LUT2 (Prop_lut2_I0_O)        0.045     1.417 r  o_E0_STEP_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.412     1.830    o_E0_STEP_OBUF
    M3                   OBUF (Prop_obuf_I_O)         1.213     3.043 r  o_E0_STEP_OBUF_inst/O
                         net (fo=0)                   0.000     3.043    o_E0_STEP
    M3                                                                r  o_E0_STEP (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Y_STEP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.689ns  (logic 4.162ns (32.800%)  route 8.527ns (67.200%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.545    -0.948    sysclk
    SLICE_X38Y83         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  bypass_mode_en_reg/Q
                         net (fo=17, routed)          4.515     4.084    led0_r_OBUF
    SLICE_X0Y35          LUT2 (Prop_lut2_I1_O)        0.124     4.208 r  o_Y_STEP_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.012     8.221    o_Y_STEP_OBUF
    A14                  OBUF (Prop_obuf_I_O)         3.520    11.740 r  o_Y_STEP_OBUF_inst/O
                         net (fo=0)                   0.000    11.740    o_Y_STEP
    A14                                                               r  o_Y_STEP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Y_DIR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.747ns  (logic 4.397ns (37.429%)  route 7.350ns (62.571%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.545    -0.948    sysclk
    SLICE_X38Y83         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  bypass_mode_en_reg/Q
                         net (fo=17, routed)          2.425     1.995    led0_r_OBUF
    SLICE_X65Y79         LUT2 (Prop_lut2_I1_O)        0.152     2.147 r  o_Y_DIR_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.925     7.072    o_Y_DIR_OBUF
    B15                  OBUF (Prop_obuf_I_O)         3.727    10.799 r  o_Y_DIR_OBUF_inst/O
                         net (fo=0)                   0.000    10.799    o_Y_DIR
    B15                                                               r  o_Y_DIR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Z_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.450ns  (logic 4.147ns (36.217%)  route 7.303ns (63.783%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.545    -0.948    sysclk
    SLICE_X38Y83         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  bypass_mode_en_reg/Q
                         net (fo=17, routed)          2.427     1.997    led0_r_OBUF
    SLICE_X65Y79         LUT2 (Prop_lut2_I1_O)        0.124     2.121 r  o_Z_EN_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.876     6.997    o_Z_EN_OBUF
    C15                  OBUF (Prop_obuf_I_O)         3.505    10.502 r  o_Z_EN_OBUF_inst/O
                         net (fo=0)                   0.000    10.502    o_Z_EN
    C15                                                               r  o_Z_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_E0_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.283ns  (logic 4.145ns (36.739%)  route 7.138ns (63.261%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.545    -0.948    sysclk
    SLICE_X38Y83         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  bypass_mode_en_reg/Q
                         net (fo=17, routed)          3.377     2.947    led0_r_OBUF
    SLICE_X44Y34         LUT2 (Prop_lut2_I1_O)        0.124     3.071 r  o_E0_EN_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.760     6.832    o_E0_EN_OBUF
    L3                   OBUF (Prop_obuf_I_O)         3.503    10.335 r  o_E0_EN_OBUF_inst/O
                         net (fo=0)                   0.000    10.335    o_E0_EN
    L3                                                                r  o_E0_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Z_MIN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.960ns  (logic 4.409ns (40.233%)  route 6.550ns (59.767%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.545    -0.948    sysclk
    SLICE_X38Y83         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  bypass_mode_en_reg/Q
                         net (fo=17, routed)          2.427     1.997    led0_r_OBUF
    SLICE_X65Y79         LUT2 (Prop_lut2_I1_O)        0.152     2.149 r  o_Z_MIN_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.123     6.272    o_Z_MIN_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.739    10.012 r  o_Z_MIN_OBUF_inst/O
                         net (fo=0)                   0.000    10.012    o_Z_MIN
    U7                                                                r  o_Z_MIN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Z_STEP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.856ns  (logic 4.171ns (38.421%)  route 6.685ns (61.579%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.545    -0.948    sysclk
    SLICE_X38Y83         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  bypass_mode_en_reg/Q
                         net (fo=17, routed)          5.023     4.592    led0_r_OBUF
    SLICE_X1Y38          LUT2 (Prop_lut2_I1_O)        0.124     4.716 r  o_Z_STEP_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.663     6.379    o_Z_STEP_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.529     9.908 r  o_Z_STEP_OBUF_inst/O
                         net (fo=0)                   0.000     9.908    o_Z_STEP
    G17                                                               r  o_Z_STEP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_E0_DIR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.750ns  (logic 4.396ns (40.889%)  route 6.355ns (59.111%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.545    -0.948    sysclk
    SLICE_X38Y83         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  bypass_mode_en_reg/Q
                         net (fo=17, routed)          3.377     2.947    led0_r_OBUF
    SLICE_X44Y34         LUT2 (Prop_lut2_I1_O)        0.152     3.099 r  o_E0_DIR_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.977     6.076    o_E0_DIR_OBUF
    G19                  OBUF (Prop_obuf_I_O)         3.726     9.802 r  o_E0_DIR_OBUF_inst/O
                         net (fo=0)                   0.000     9.802    o_E0_DIR
    G19                                                               r  o_E0_DIR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Z_DIR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.608ns  (logic 4.375ns (41.247%)  route 6.233ns (58.753%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.545    -0.948    sysclk
    SLICE_X38Y83         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  bypass_mode_en_reg/Q
                         net (fo=17, routed)          4.515     4.084    led0_r_OBUF
    SLICE_X0Y35          LUT2 (Prop_lut2_I1_O)        0.150     4.234 r  o_Z_DIR_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.718     5.952    o_Z_DIR_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.707     9.660 r  o_Z_DIR_OBUF_inst/O
                         net (fo=0)                   0.000     9.660    o_Z_DIR
    H17                                                               r  o_Z_DIR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Y_MIN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.046ns  (logic 4.341ns (43.209%)  route 5.705ns (56.791%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.545    -0.948    sysclk
    SLICE_X38Y83         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  bypass_mode_en_reg/Q
                         net (fo=17, routed)          2.313     1.883    led0_r_OBUF
    SLICE_X65Y77         LUT2 (Prop_lut2_I1_O)        0.118     2.001 r  o_Y_MIN_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.392     5.393    o_Y_MIN_OBUF
    U2                   OBUF (Prop_obuf_I_O)         3.705     9.098 r  o_Y_MIN_OBUF_inst/O
                         net (fo=0)                   0.000     9.098    o_Y_MIN
    U2                                                                r  o_Y_MIN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_UART_RX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.048ns  (logic 4.038ns (44.623%)  route 5.011ns (55.377%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.545    -0.948    sysclk
    SLICE_X38Y83         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  bypass_mode_en_reg/Q
                         net (fo=17, routed)          5.011     4.580    o_UART_TX_TRI
    V5                   OBUFT (TriStatE_obuft_T_O)
                                                      3.520     8.100 r  o_UART_RX_OBUFT_inst/O
                         net (fo=0)                   0.000     8.100    o_UART_RX
    V5                                                                r  o_UART_RX (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Uart_TX/Inst_UART_TX_CTRL/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.759ns  (logic 1.367ns (77.696%)  route 0.392ns (22.304%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.590    -0.574    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X5Y37          FDSE                                         r  Uart_TX/Inst_UART_TX_CTRL/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDSE (Prop_fdse_C_Q)         0.141    -0.433 r  Uart_TX/Inst_UART_TX_CTRL/txBit_reg/Q
                         net (fo=1, routed)           0.392    -0.041    UART_TXD_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     1.185 r  UART_TXD_OBUF_inst/O
                         net (fo=0)                   0.000     1.185    UART_TXD
    J18                                                               r  UART_TXD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.553ns  (logic 1.368ns (53.606%)  route 1.184ns (46.394%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.556    -0.608    sysclk
    SLICE_X38Y83         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  bypass_mode_en_reg/Q
                         net (fo=17, routed)          1.184     0.740    led0_r_OBUF
    B16                  OBUF (Prop_obuf_I_O)         1.204     1.945 r  led0_g_OBUF_inst/O
                         net (fo=0)                   0.000     1.945    led0_g
    B16                                                               r  led0_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_UART_TX
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.598ns  (logic 0.988ns (38.027%)  route 1.610ns (61.973%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.556    -0.608    sysclk
    SLICE_X38Y83         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  bypass_mode_en_reg/Q
                         net (fo=17, routed)          1.610     1.166    o_UART_TX_TRI
    J1                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.990 r  o_UART_TX_OBUFT_inst/O
                         net (fo=0)                   0.000     1.990    o_UART_TX
    J1                                                                r  o_UART_TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Trojans/X_PULSE_GEN/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_X_STEP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.704ns  (logic 1.421ns (52.565%)  route 1.283ns (47.435%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.551    -0.613    Trojans/X_PULSE_GEN/clk_out1
    SLICE_X50Y75         FDRE                                         r  Trojans/X_PULSE_GEN/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  Trojans/X_PULSE_GEN/FSM_onehot_current_state_reg[1]/Q
                         net (fo=18, routed)          0.861     0.412    Trojans/X_PULSE_GEN/s_mod_X_STEP
    SLICE_X65Y75         LUT3 (Prop_lut3_I1_O)        0.045     0.457 r  Trojans/X_PULSE_GEN/o_X_STEP_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.422     0.879    o_X_STEP_OBUF
    M2                   OBUF (Prop_obuf_I_O)         1.212     2.091 r  o_X_STEP_OBUF_inst/O
                         net (fo=0)                   0.000     2.091    o_X_STEP
    M2                                                                r  o_X_STEP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.720ns  (logic 1.413ns (51.955%)  route 1.307ns (48.045%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.556    -0.608    sysclk
    SLICE_X38Y83         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.444 f  bypass_mode_en_reg/Q
                         net (fo=17, routed)          0.988     0.545    Trojans/X_PULSE_GEN/o_UART_TX_TRI
    SLICE_X0Y121         LUT1 (Prop_lut1_I0_O)        0.045     0.590 r  Trojans/X_PULSE_GEN/led0_r_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.319     0.908    lopt
    C17                  OBUF (Prop_obuf_I_O)         1.204     2.113 r  led0_r_OBUF_inst/O
                         net (fo=0)                   0.000     2.113    led0_r
    C17                                                               r  led0_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Y_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.890ns  (logic 1.421ns (49.178%)  route 1.469ns (50.822%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.556    -0.608    sysclk
    SLICE_X38Y83         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.444 f  bypass_mode_en_reg/Q
                         net (fo=17, routed)          1.056     0.613    led0_r_OBUF
    SLICE_X65Y77         LUT2 (Prop_lut2_I1_O)        0.045     0.658 r  o_Y_EN_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.412     1.070    o_Y_EN_OBUF
    M1                   OBUF (Prop_obuf_I_O)         1.212     2.282 r  o_Y_EN_OBUF_inst/O
                         net (fo=0)                   0.000     2.282    o_Y_EN
    M1                                                                r  o_Y_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HomingDetector/s_homing_complete_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.899ns  (logic 1.350ns (46.568%)  route 1.549ns (53.432%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.560    -0.604    HomingDetector/clk_out1
    SLICE_X48Y84         FDSE                                         r  HomingDetector/s_homing_complete_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  HomingDetector/s_homing_complete_reg/Q
                         net (fo=1, routed)           1.549     1.086    led_0_OBUF
    A17                  OBUF (Prop_obuf_I_O)         1.209     2.295 r  led_0_OBUF_inst/O
                         net (fo=0)                   0.000     2.295    led_0
    A17                                                               r  led_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_E0_STEP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.906ns  (logic 1.422ns (48.941%)  route 1.484ns (51.059%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.556    -0.608    sysclk
    SLICE_X38Y83         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.444 f  bypass_mode_en_reg/Q
                         net (fo=17, routed)          1.071     0.628    led0_r_OBUF
    SLICE_X65Y79         LUT2 (Prop_lut2_I1_O)        0.045     0.673 r  o_E0_STEP_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.412     1.085    o_E0_STEP_OBUF
    M3                   OBUF (Prop_obuf_I_O)         1.213     2.298 r  o_E0_STEP_OBUF_inst/O
                         net (fo=0)                   0.000     2.298    o_E0_STEP
    M3                                                                r  o_E0_STEP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_UART_RX
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.077ns  (logic 0.988ns (32.112%)  route 2.089ns (67.888%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.556    -0.608    sysclk
    SLICE_X38Y83         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  bypass_mode_en_reg/Q
                         net (fo=17, routed)          2.089     1.645    o_UART_TX_TRI
    V5                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.469 r  o_UART_RX_OBUFT_inst/O
                         net (fo=0)                   0.000     2.469    o_UART_RX
    V5                                                                r  o_UART_RX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Y_MIN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.608ns  (logic 1.478ns (40.971%)  route 2.129ns (59.029%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.556    -0.608    sysclk
    SLICE_X38Y83         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.444 f  bypass_mode_en_reg/Q
                         net (fo=17, routed)          1.056     0.613    led0_r_OBUF
    SLICE_X65Y77         LUT2 (Prop_lut2_I1_O)        0.048     0.661 r  o_Y_MIN_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.073     1.734    o_Y_MIN_OBUF
    U2                   OBUF (Prop_obuf_I_O)         1.266     3.000 r  o_Y_MIN_OBUF_inst/O
                         net (fo=0)                   0.000     3.000    o_Y_MIN
    U2                                                                r  o_Y_MIN (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Y_STEP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.689ns  (logic 4.162ns (32.800%)  route 8.527ns (67.200%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.545    -0.948    sysclk
    SLICE_X38Y83         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  bypass_mode_en_reg/Q
                         net (fo=17, routed)          4.515     4.084    led0_r_OBUF
    SLICE_X0Y35          LUT2 (Prop_lut2_I1_O)        0.124     4.208 r  o_Y_STEP_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.012     8.221    o_Y_STEP_OBUF
    A14                  OBUF (Prop_obuf_I_O)         3.520    11.740 r  o_Y_STEP_OBUF_inst/O
                         net (fo=0)                   0.000    11.740    o_Y_STEP
    A14                                                               r  o_Y_STEP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Y_DIR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.747ns  (logic 4.397ns (37.429%)  route 7.350ns (62.571%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.545    -0.948    sysclk
    SLICE_X38Y83         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  bypass_mode_en_reg/Q
                         net (fo=17, routed)          2.425     1.995    led0_r_OBUF
    SLICE_X65Y79         LUT2 (Prop_lut2_I1_O)        0.152     2.147 r  o_Y_DIR_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.925     7.072    o_Y_DIR_OBUF
    B15                  OBUF (Prop_obuf_I_O)         3.727    10.799 r  o_Y_DIR_OBUF_inst/O
                         net (fo=0)                   0.000    10.799    o_Y_DIR
    B15                                                               r  o_Y_DIR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Z_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.450ns  (logic 4.147ns (36.217%)  route 7.303ns (63.783%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.545    -0.948    sysclk
    SLICE_X38Y83         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  bypass_mode_en_reg/Q
                         net (fo=17, routed)          2.427     1.997    led0_r_OBUF
    SLICE_X65Y79         LUT2 (Prop_lut2_I1_O)        0.124     2.121 r  o_Z_EN_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.876     6.997    o_Z_EN_OBUF
    C15                  OBUF (Prop_obuf_I_O)         3.505    10.502 r  o_Z_EN_OBUF_inst/O
                         net (fo=0)                   0.000    10.502    o_Z_EN
    C15                                                               r  o_Z_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_E0_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.283ns  (logic 4.145ns (36.739%)  route 7.138ns (63.261%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.545    -0.948    sysclk
    SLICE_X38Y83         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  bypass_mode_en_reg/Q
                         net (fo=17, routed)          3.377     2.947    led0_r_OBUF
    SLICE_X44Y34         LUT2 (Prop_lut2_I1_O)        0.124     3.071 r  o_E0_EN_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.760     6.832    o_E0_EN_OBUF
    L3                   OBUF (Prop_obuf_I_O)         3.503    10.335 r  o_E0_EN_OBUF_inst/O
                         net (fo=0)                   0.000    10.335    o_E0_EN
    L3                                                                r  o_E0_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Z_MIN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.960ns  (logic 4.409ns (40.233%)  route 6.550ns (59.767%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.545    -0.948    sysclk
    SLICE_X38Y83         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  bypass_mode_en_reg/Q
                         net (fo=17, routed)          2.427     1.997    led0_r_OBUF
    SLICE_X65Y79         LUT2 (Prop_lut2_I1_O)        0.152     2.149 r  o_Z_MIN_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.123     6.272    o_Z_MIN_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.739    10.012 r  o_Z_MIN_OBUF_inst/O
                         net (fo=0)                   0.000    10.012    o_Z_MIN
    U7                                                                r  o_Z_MIN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Z_STEP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.856ns  (logic 4.171ns (38.421%)  route 6.685ns (61.579%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.545    -0.948    sysclk
    SLICE_X38Y83         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  bypass_mode_en_reg/Q
                         net (fo=17, routed)          5.023     4.592    led0_r_OBUF
    SLICE_X1Y38          LUT2 (Prop_lut2_I1_O)        0.124     4.716 r  o_Z_STEP_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.663     6.379    o_Z_STEP_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.529     9.908 r  o_Z_STEP_OBUF_inst/O
                         net (fo=0)                   0.000     9.908    o_Z_STEP
    G17                                                               r  o_Z_STEP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_E0_DIR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.750ns  (logic 4.396ns (40.889%)  route 6.355ns (59.111%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.545    -0.948    sysclk
    SLICE_X38Y83         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  bypass_mode_en_reg/Q
                         net (fo=17, routed)          3.377     2.947    led0_r_OBUF
    SLICE_X44Y34         LUT2 (Prop_lut2_I1_O)        0.152     3.099 r  o_E0_DIR_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.977     6.076    o_E0_DIR_OBUF
    G19                  OBUF (Prop_obuf_I_O)         3.726     9.802 r  o_E0_DIR_OBUF_inst/O
                         net (fo=0)                   0.000     9.802    o_E0_DIR
    G19                                                               r  o_E0_DIR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Z_DIR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.608ns  (logic 4.375ns (41.247%)  route 6.233ns (58.753%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.545    -0.948    sysclk
    SLICE_X38Y83         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  bypass_mode_en_reg/Q
                         net (fo=17, routed)          4.515     4.084    led0_r_OBUF
    SLICE_X0Y35          LUT2 (Prop_lut2_I1_O)        0.150     4.234 r  o_Z_DIR_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.718     5.952    o_Z_DIR_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.707     9.660 r  o_Z_DIR_OBUF_inst/O
                         net (fo=0)                   0.000     9.660    o_Z_DIR
    H17                                                               r  o_Z_DIR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Y_MIN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.046ns  (logic 4.341ns (43.209%)  route 5.705ns (56.791%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.545    -0.948    sysclk
    SLICE_X38Y83         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  bypass_mode_en_reg/Q
                         net (fo=17, routed)          2.313     1.883    led0_r_OBUF
    SLICE_X65Y77         LUT2 (Prop_lut2_I1_O)        0.118     2.001 r  o_Y_MIN_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.392     5.393    o_Y_MIN_OBUF
    U2                   OBUF (Prop_obuf_I_O)         3.705     9.098 r  o_Y_MIN_OBUF_inst/O
                         net (fo=0)                   0.000     9.098    o_Y_MIN
    U2                                                                r  o_Y_MIN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_UART_RX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.048ns  (logic 4.038ns (44.623%)  route 5.011ns (55.377%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.545    -0.948    sysclk
    SLICE_X38Y83         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  bypass_mode_en_reg/Q
                         net (fo=17, routed)          5.011     4.580    o_UART_TX_TRI
    V5                   OBUFT (TriStatE_obuft_T_O)
                                                      3.520     8.100 r  o_UART_RX_OBUFT_inst/O
                         net (fo=0)                   0.000     8.100    o_UART_RX
    V5                                                                r  o_UART_RX (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Uart_TX/Inst_UART_TX_CTRL/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.759ns  (logic 1.367ns (77.696%)  route 0.392ns (22.304%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.590    -0.574    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X5Y37          FDSE                                         r  Uart_TX/Inst_UART_TX_CTRL/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDSE (Prop_fdse_C_Q)         0.141    -0.433 r  Uart_TX/Inst_UART_TX_CTRL/txBit_reg/Q
                         net (fo=1, routed)           0.392    -0.041    UART_TXD_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     1.185 r  UART_TXD_OBUF_inst/O
                         net (fo=0)                   0.000     1.185    UART_TXD
    J18                                                               r  UART_TXD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.553ns  (logic 1.368ns (53.606%)  route 1.184ns (46.394%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.556    -0.608    sysclk
    SLICE_X38Y83         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  bypass_mode_en_reg/Q
                         net (fo=17, routed)          1.184     0.740    led0_r_OBUF
    B16                  OBUF (Prop_obuf_I_O)         1.204     1.945 r  led0_g_OBUF_inst/O
                         net (fo=0)                   0.000     1.945    led0_g
    B16                                                               r  led0_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_UART_TX
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.598ns  (logic 0.988ns (38.027%)  route 1.610ns (61.973%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.556    -0.608    sysclk
    SLICE_X38Y83         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  bypass_mode_en_reg/Q
                         net (fo=17, routed)          1.610     1.166    o_UART_TX_TRI
    J1                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.990 r  o_UART_TX_OBUFT_inst/O
                         net (fo=0)                   0.000     1.990    o_UART_TX
    J1                                                                r  o_UART_TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Trojans/X_PULSE_GEN/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_X_STEP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.704ns  (logic 1.421ns (52.565%)  route 1.283ns (47.435%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.551    -0.613    Trojans/X_PULSE_GEN/clk_out1
    SLICE_X50Y75         FDRE                                         r  Trojans/X_PULSE_GEN/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  Trojans/X_PULSE_GEN/FSM_onehot_current_state_reg[1]/Q
                         net (fo=18, routed)          0.861     0.412    Trojans/X_PULSE_GEN/s_mod_X_STEP
    SLICE_X65Y75         LUT3 (Prop_lut3_I1_O)        0.045     0.457 r  Trojans/X_PULSE_GEN/o_X_STEP_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.422     0.879    o_X_STEP_OBUF
    M2                   OBUF (Prop_obuf_I_O)         1.212     2.091 r  o_X_STEP_OBUF_inst/O
                         net (fo=0)                   0.000     2.091    o_X_STEP
    M2                                                                r  o_X_STEP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.720ns  (logic 1.413ns (51.955%)  route 1.307ns (48.045%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.556    -0.608    sysclk
    SLICE_X38Y83         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.444 f  bypass_mode_en_reg/Q
                         net (fo=17, routed)          0.988     0.545    Trojans/X_PULSE_GEN/o_UART_TX_TRI
    SLICE_X0Y121         LUT1 (Prop_lut1_I0_O)        0.045     0.590 r  Trojans/X_PULSE_GEN/led0_r_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.319     0.908    lopt
    C17                  OBUF (Prop_obuf_I_O)         1.204     2.113 r  led0_r_OBUF_inst/O
                         net (fo=0)                   0.000     2.113    led0_r
    C17                                                               r  led0_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Y_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.890ns  (logic 1.421ns (49.178%)  route 1.469ns (50.822%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.556    -0.608    sysclk
    SLICE_X38Y83         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.444 f  bypass_mode_en_reg/Q
                         net (fo=17, routed)          1.056     0.613    led0_r_OBUF
    SLICE_X65Y77         LUT2 (Prop_lut2_I1_O)        0.045     0.658 r  o_Y_EN_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.412     1.070    o_Y_EN_OBUF
    M1                   OBUF (Prop_obuf_I_O)         1.212     2.282 r  o_Y_EN_OBUF_inst/O
                         net (fo=0)                   0.000     2.282    o_Y_EN
    M1                                                                r  o_Y_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HomingDetector/s_homing_complete_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.899ns  (logic 1.350ns (46.568%)  route 1.549ns (53.432%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.560    -0.604    HomingDetector/clk_out1
    SLICE_X48Y84         FDSE                                         r  HomingDetector/s_homing_complete_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  HomingDetector/s_homing_complete_reg/Q
                         net (fo=1, routed)           1.549     1.086    led_0_OBUF
    A17                  OBUF (Prop_obuf_I_O)         1.209     2.295 r  led_0_OBUF_inst/O
                         net (fo=0)                   0.000     2.295    led_0
    A17                                                               r  led_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_E0_STEP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.906ns  (logic 1.422ns (48.941%)  route 1.484ns (51.059%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.556    -0.608    sysclk
    SLICE_X38Y83         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.444 f  bypass_mode_en_reg/Q
                         net (fo=17, routed)          1.071     0.628    led0_r_OBUF
    SLICE_X65Y79         LUT2 (Prop_lut2_I1_O)        0.045     0.673 r  o_E0_STEP_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.412     1.085    o_E0_STEP_OBUF
    M3                   OBUF (Prop_obuf_I_O)         1.213     2.298 r  o_E0_STEP_OBUF_inst/O
                         net (fo=0)                   0.000     2.298    o_E0_STEP
    M3                                                                r  o_E0_STEP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_UART_RX
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.077ns  (logic 0.988ns (32.112%)  route 2.089ns (67.888%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.556    -0.608    sysclk
    SLICE_X38Y83         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  bypass_mode_en_reg/Q
                         net (fo=17, routed)          2.089     1.645    o_UART_TX_TRI
    V5                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.469 r  o_UART_RX_OBUFT_inst/O
                         net (fo=0)                   0.000     2.469    o_UART_RX
    V5                                                                r  o_UART_RX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Y_MIN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.608ns  (logic 1.478ns (40.971%)  route 2.129ns (59.029%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.556    -0.608    sysclk
    SLICE_X38Y83         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.444 f  bypass_mode_en_reg/Q
                         net (fo=17, routed)          1.056     0.613    led0_r_OBUF
    SLICE_X65Y77         LUT2 (Prop_lut2_I1_O)        0.048     0.661 r  o_Y_MIN_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.073     1.734    o_Y_MIN_OBUF
    U2                   OBUF (Prop_obuf_I_O)         1.266     3.000 r  o_Y_MIN_OBUF_inst/O
                         net (fo=0)                   0.000     3.000    o_Y_MIN
    U2                                                                r  o_Y_MIN (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            inst_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  clk_in (IN)
                         net (fo=0)                   0.000    41.667    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    inst_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.433 f  inst_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.967    inst_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    39.996 f  inst_clk/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.811    inst_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  inst_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            inst_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    inst_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  inst_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    inst_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  inst_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    inst_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  inst_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            inst_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.838ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     41.665    41.665 f  
    L17                                               0.000    41.665 f  clk_in (IN)
                         net (fo=0)                   0.000    41.665    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.097 f  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.577    inst_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.432 f  inst_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.965    inst_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    39.994 f  inst_clk/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.810    inst_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  inst_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            inst_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.838ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    inst_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  inst_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    inst_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  inst_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    inst_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  inst_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_Y_MIN
                            (input port)
  Destination:            HomingDetector/FSM_sequential_next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.353ns  (logic 1.572ns (29.369%)  route 3.781ns (70.631%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  i_Y_MIN (IN)
                         net (fo=0)                   0.000     0.000    i_Y_MIN
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  i_Y_MIN_IBUF_inst/O
                         net (fo=3, routed)           3.781     5.229    HomingDetector/i_Y_MIN_IBUF
    SLICE_X49Y84         LUT5 (Prop_lut5_I2_O)        0.124     5.353 r  HomingDetector/FSM_sequential_next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     5.353    HomingDetector/FSM_sequential_next_state[0]_i_1_n_0
    SLICE_X49Y84         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.435    -1.541    HomingDetector/clk_out1
    SLICE_X49Y84         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[0]/C

Slack:                    inf
  Source:                 i_Y_MIN
                            (input port)
  Destination:            HomingDetector/FSM_sequential_next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.347ns  (logic 1.566ns (29.290%)  route 3.781ns (70.710%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 f  i_Y_MIN (IN)
                         net (fo=0)                   0.000     0.000    i_Y_MIN
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  i_Y_MIN_IBUF_inst/O
                         net (fo=3, routed)           3.781     5.229    HomingDetector/i_Y_MIN_IBUF
    SLICE_X49Y84         LUT3 (Prop_lut3_I0_O)        0.118     5.347 r  HomingDetector/FSM_sequential_next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     5.347    HomingDetector/FSM_sequential_next_state[1]_i_1_n_0
    SLICE_X49Y84         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.435    -1.541    HomingDetector/clk_out1
    SLICE_X49Y84         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[1]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            button_debounce_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.998ns  (logic 1.463ns (36.595%)  route 2.535ns (63.405%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=1, routed)           2.535     3.998    btn0_IBUF
    SLICE_X38Y84         FDRE                                         r  button_debounce_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.429    -1.547    sysclk
    SLICE_X38Y84         FDRE                                         r  button_debounce_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_X_MIN
                            (input port)
  Destination:            HomingDetector/FSM_sequential_next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.132ns  (logic 0.266ns (23.468%)  route 0.866ns (76.532%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N3                                                0.000     0.000 f  i_X_MIN (IN)
                         net (fo=0)                   0.000     0.000    i_X_MIN
    N3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 f  i_X_MIN_IBUF_inst/O
                         net (fo=2, routed)           0.866     1.087    HomingDetector/o_X_MIN_OBUF
    SLICE_X49Y84         LUT5 (Prop_lut5_I0_O)        0.045     1.132 r  HomingDetector/FSM_sequential_next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.132    HomingDetector/FSM_sequential_next_state[0]_i_1_n_0
    SLICE_X49Y84         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.827    -0.843    HomingDetector/clk_out1
    SLICE_X49Y84         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[0]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            button_debounce_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.315ns  (logic 0.231ns (17.568%)  route 1.084ns (82.432%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=1, routed)           1.084     1.315    btn0_IBUF
    SLICE_X38Y84         FDRE                                         r  button_debounce_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.823    -0.847    sysclk
    SLICE_X38Y84         FDRE                                         r  button_debounce_reg[0]/C

Slack:                    inf
  Source:                 i_Y_MIN
                            (input port)
  Destination:            HomingDetector/FSM_sequential_next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.934ns  (logic 0.264ns (13.666%)  route 1.670ns (86.334%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 f  i_Y_MIN (IN)
                         net (fo=0)                   0.000     0.000    i_Y_MIN
    A15                  IBUF (Prop_ibuf_I_O)         0.216     0.216 f  i_Y_MIN_IBUF_inst/O
                         net (fo=3, routed)           1.670     1.886    HomingDetector/i_Y_MIN_IBUF
    SLICE_X49Y84         LUT3 (Prop_lut3_I0_O)        0.048     1.934 r  HomingDetector/FSM_sequential_next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.934    HomingDetector/FSM_sequential_next_state[1]_i_1_n_0
    SLICE_X49Y84         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.827    -0.843    HomingDetector/clk_out1
    SLICE_X49Y84         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_Y_MIN
                            (input port)
  Destination:            HomingDetector/FSM_sequential_next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.353ns  (logic 1.572ns (29.369%)  route 3.781ns (70.631%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  i_Y_MIN (IN)
                         net (fo=0)                   0.000     0.000    i_Y_MIN
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  i_Y_MIN_IBUF_inst/O
                         net (fo=3, routed)           3.781     5.229    HomingDetector/i_Y_MIN_IBUF
    SLICE_X49Y84         LUT5 (Prop_lut5_I2_O)        0.124     5.353 r  HomingDetector/FSM_sequential_next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     5.353    HomingDetector/FSM_sequential_next_state[0]_i_1_n_0
    SLICE_X49Y84         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.435    -1.541    HomingDetector/clk_out1
    SLICE_X49Y84         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[0]/C

Slack:                    inf
  Source:                 i_Y_MIN
                            (input port)
  Destination:            HomingDetector/FSM_sequential_next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.347ns  (logic 1.566ns (29.290%)  route 3.781ns (70.710%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 f  i_Y_MIN (IN)
                         net (fo=0)                   0.000     0.000    i_Y_MIN
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  i_Y_MIN_IBUF_inst/O
                         net (fo=3, routed)           3.781     5.229    HomingDetector/i_Y_MIN_IBUF
    SLICE_X49Y84         LUT3 (Prop_lut3_I0_O)        0.118     5.347 r  HomingDetector/FSM_sequential_next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     5.347    HomingDetector/FSM_sequential_next_state[1]_i_1_n_0
    SLICE_X49Y84         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.435    -1.541    HomingDetector/clk_out1
    SLICE_X49Y84         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[1]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            button_debounce_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.998ns  (logic 1.463ns (36.595%)  route 2.535ns (63.405%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=1, routed)           2.535     3.998    btn0_IBUF
    SLICE_X38Y84         FDRE                                         r  button_debounce_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.429    -1.547    sysclk
    SLICE_X38Y84         FDRE                                         r  button_debounce_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_X_MIN
                            (input port)
  Destination:            HomingDetector/FSM_sequential_next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.132ns  (logic 0.266ns (23.468%)  route 0.866ns (76.532%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N3                                                0.000     0.000 f  i_X_MIN (IN)
                         net (fo=0)                   0.000     0.000    i_X_MIN
    N3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 f  i_X_MIN_IBUF_inst/O
                         net (fo=2, routed)           0.866     1.087    HomingDetector/o_X_MIN_OBUF
    SLICE_X49Y84         LUT5 (Prop_lut5_I0_O)        0.045     1.132 r  HomingDetector/FSM_sequential_next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.132    HomingDetector/FSM_sequential_next_state[0]_i_1_n_0
    SLICE_X49Y84         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.827    -0.843    HomingDetector/clk_out1
    SLICE_X49Y84         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[0]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            button_debounce_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.315ns  (logic 0.231ns (17.568%)  route 1.084ns (82.432%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=1, routed)           1.084     1.315    btn0_IBUF
    SLICE_X38Y84         FDRE                                         r  button_debounce_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.823    -0.847    sysclk
    SLICE_X38Y84         FDRE                                         r  button_debounce_reg[0]/C

Slack:                    inf
  Source:                 i_Y_MIN
                            (input port)
  Destination:            HomingDetector/FSM_sequential_next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.934ns  (logic 0.264ns (13.666%)  route 1.670ns (86.334%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 f  i_Y_MIN (IN)
                         net (fo=0)                   0.000     0.000    i_Y_MIN
    A15                  IBUF (Prop_ibuf_I_O)         0.216     0.216 f  i_Y_MIN_IBUF_inst/O
                         net (fo=3, routed)           1.670     1.886    HomingDetector/i_Y_MIN_IBUF
    SLICE_X49Y84         LUT3 (Prop_lut3_I0_O)        0.048     1.934 r  HomingDetector/FSM_sequential_next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.934    HomingDetector/FSM_sequential_next_state[1]_i_1_n_0
    SLICE_X49Y84         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.827    -0.843    HomingDetector/clk_out1
    SLICE_X49Y84         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[1]/C





