head	1.1;
access;
symbols
	gdb_7_6_1-2013-08-30-release:1.1
	gdb_7_6-2013-04-26-release:1.1
	gdb_7_6-branch:1.1.0.6
	gdb_7_6-2013-03-12-branchpoint:1.1
	gdb_7_5_1-2012-11-29-release:1.1
	gdb_7_5-2012-08-17-release:1.1
	gdb_7_5-branch:1.1.0.4
	gdb_7_5-2012-07-18-branchpoint:1.1
	gdb_7_4_1-2012-04-26-release:1.1
	gdb_7_4-2012-01-24-release:1.1
	gdb_7_4-branch:1.1.0.2
	gdb_7_4-2011-12-13-branchpoint:1.1;
locks; strict;
comment	@# @;


1.1
date	2011.06.04.17.44.21;	author vapier;	state Exp;
branches;
next	;


desc
@@


1.1
log
@sim: bfin: import testsuite

Now that the common sim testsuite code supports .S and .c files, we
can import the Blackfin testsuite.  There are about ~800 tests here,
so I'm only attaching a compressed patch of them.  Other than adding
files to sim/testsuite/sim/bfin/, the sim/configure.tgt file was
updated to mark Blackfin as having a testsuite, and sim/configure
regenerated.

Signed-off-by: Mike Frysinger <vapier@@gentoo.org>
@
text
@//Original:/testcases/core/c_dsp32alu_a0a1s/c_dsp32alu_a0a1s.dsp
// Spec Reference: dsp32alu a0a1s
# mach: bfin

.include "testutils.inc"
	start



A1 = A0 = 0;

imm32 r0, 0x15678911;
imm32 r1, 0xa789ab1d;
imm32 r2, 0xd4445515;
imm32 r3, 0xf6667717;
imm32 r4, 0xe567891b;
imm32 r5, 0x6789ab1d;
imm32 r6, 0xb4445515;
imm32 r7, 0x86667777;
// A0 & A1 types
A0 = R0;
A1 = R1;
 R6 = A0.w;
 R7 = A1.w;
A0 = 0;
A1 = 0;
 R0 = A0.w;
 R1 = A1.w;
A0 = R2;
A1 = R3;
A0 = A0 (S);
A1 = A1 (S);
 R4 = A0.w;
 R5 = A1.w;
A0 = A1;
 R2 = A0.w;
A0 = R3;
A1 = A0;
 R3 = A1.w;
CHECKREG r0, 0x00000000;
CHECKREG r1, 0x00000000;
CHECKREG r2, 0xF6667717;
CHECKREG r3, 0xF6667717;
CHECKREG r4, 0xD4445515;
CHECKREG r5, 0xF6667717;
CHECKREG r6, 0x15678911;
CHECKREG r7, 0xA789AB1D;

A1 = A0 = 0;
 R0 = A0.w;
 R1 = A1.w;
CHECKREG r0, 0x00000000;
CHECKREG r1, 0x00000000;

imm32 r0, 0xa1567891;
imm32 r1, 0xba789abd;
imm32 r2, 0xcd412355;
imm32 r3, 0xdf646777;
imm32 r4, 0xe567891b;
imm32 r5, 0x6789ab1d;
imm32 r6, 0xb4445515;
imm32 r7, 0xf666aeb7;

A0 = R4;
A1 = R5;
 R0 = A0.w;
 R1 = A1.w;
A0 = R6;
A1 = R7;
 R2 = A0.w;
 R3 = A1.w;
CHECKREG r0, 0xE567891B;
CHECKREG r1, 0x6789AB1D;
CHECKREG r2, 0xB4445515;
CHECKREG r3, 0xF666AEB7;
CHECKREG r4, 0xE567891B;
CHECKREG r5, 0x6789AB1D;
CHECKREG r6, 0xB4445515;
CHECKREG r7, 0xF666AEB7;


pass
@
