-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity tk2calo_caloalgo is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    calo_0_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_1_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_2_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_3_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_4_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_5_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_6_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_7_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_8_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_9_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_0_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_1_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_2_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_3_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_4_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_5_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_6_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_7_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_8_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_9_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_0_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_1_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_2_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_3_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_4_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_5_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_6_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_7_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_8_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_9_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    sumtk_0_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_1_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_2_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_3_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_4_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_5_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_6_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_7_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_8_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_9_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtkerr2_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
    sumtkerr2_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
    sumtkerr2_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
    sumtkerr2_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
    sumtkerr2_4_read : IN STD_LOGIC_VECTOR (31 downto 0);
    sumtkerr2_5_read : IN STD_LOGIC_VECTOR (31 downto 0);
    sumtkerr2_6_read : IN STD_LOGIC_VECTOR (31 downto 0);
    sumtkerr2_7_read : IN STD_LOGIC_VECTOR (31 downto 0);
    sumtkerr2_8_read : IN STD_LOGIC_VECTOR (31 downto 0);
    sumtkerr2_9_read : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_16 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_17 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_18 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_19 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_20 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_21 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_22 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_23 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_24 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_25 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_26 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_27 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_28 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_29 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_30 : OUT STD_LOGIC_VECTOR (2 downto 0);
    ap_return_31 : OUT STD_LOGIC_VECTOR (2 downto 0);
    ap_return_32 : OUT STD_LOGIC_VECTOR (2 downto 0);
    ap_return_33 : OUT STD_LOGIC_VECTOR (2 downto 0);
    ap_return_34 : OUT STD_LOGIC_VECTOR (2 downto 0);
    ap_return_35 : OUT STD_LOGIC_VECTOR (2 downto 0);
    ap_return_36 : OUT STD_LOGIC_VECTOR (2 downto 0);
    ap_return_37 : OUT STD_LOGIC_VECTOR (2 downto 0);
    ap_return_38 : OUT STD_LOGIC_VECTOR (2 downto 0);
    ap_return_39 : OUT STD_LOGIC_VECTOR (2 downto 0) );
end;


architecture behav of tk2calo_caloalgo is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state4_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state6_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal calo_4_hwPt_V_read_4_reg_1772 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal calo_4_hwPt_V_read_4_reg_1772_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_3_hwPt_V_read_4_reg_1777 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_3_hwPt_V_read_4_reg_1777_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_2_hwPt_V_read_4_reg_1782 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_2_hwPt_V_read_4_reg_1782_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_1_hwPt_V_read_4_reg_1787 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_1_hwPt_V_read_4_reg_1787_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_0_hwPt_V_read_4_reg_1792 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_0_hwPt_V_read_4_reg_1792_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_fu_422_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_1797 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_1797_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal calopt_V_2_fu_428_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal calopt_V_2_reg_1803 : STD_LOGIC_VECTOR (15 downto 0);
    signal calopt_V_2_reg_1803_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_fu_434_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_1810 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_1810_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal calopt_V_2_1_fu_440_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal calopt_V_2_1_reg_1816 : STD_LOGIC_VECTOR (15 downto 0);
    signal calopt_V_2_1_reg_1816_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_fu_446_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_1823 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_1823_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal calopt_V_2_2_fu_452_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal calopt_V_2_2_reg_1829 : STD_LOGIC_VECTOR (15 downto 0);
    signal calopt_V_2_2_reg_1829_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_fu_458_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_reg_1836 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_reg_1836_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal calopt_V_2_3_fu_464_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal calopt_V_2_3_reg_1842 : STD_LOGIC_VECTOR (15 downto 0);
    signal calopt_V_2_3_reg_1842_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_fu_470_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_1849 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_1849_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal calopt_V_2_4_fu_476_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal calopt_V_2_4_reg_1855 : STD_LOGIC_VECTOR (15 downto 0);
    signal calopt_V_2_4_reg_1855_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_9_hwPhi_V_read_5_reg_1862 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_9_hwPhi_V_read_5_reg_1862_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_9_hwPhi_V_read_5_reg_1862_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_8_hwPhi_V_read_5_reg_1867 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_8_hwPhi_V_read_5_reg_1867_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_8_hwPhi_V_read_5_reg_1867_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_7_hwPhi_V_read_5_reg_1872 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_7_hwPhi_V_read_5_reg_1872_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_7_hwPhi_V_read_5_reg_1872_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_6_hwPhi_V_read_5_reg_1877 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_6_hwPhi_V_read_5_reg_1877_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_6_hwPhi_V_read_5_reg_1877_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_5_hwPhi_V_read_5_reg_1882 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_5_hwPhi_V_read_5_reg_1882_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_5_hwPhi_V_read_5_reg_1882_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_4_hwPhi_V_read_5_reg_1887 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_4_hwPhi_V_read_5_reg_1887_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_4_hwPhi_V_read_5_reg_1887_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_3_hwPhi_V_read_5_reg_1892 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_3_hwPhi_V_read_5_reg_1892_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_3_hwPhi_V_read_5_reg_1892_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_2_hwPhi_V_read_5_reg_1897 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_2_hwPhi_V_read_5_reg_1897_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_2_hwPhi_V_read_5_reg_1897_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_1_hwPhi_V_read_5_reg_1902 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_1_hwPhi_V_read_5_reg_1902_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_1_hwPhi_V_read_5_reg_1902_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_0_hwPhi_V_read_5_reg_1907 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_0_hwPhi_V_read_5_reg_1907_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_0_hwPhi_V_read_5_reg_1907_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_9_hwEta_V_read_5_reg_1912 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_9_hwEta_V_read_5_reg_1912_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_9_hwEta_V_read_5_reg_1912_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_8_hwEta_V_read_5_reg_1917 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_8_hwEta_V_read_5_reg_1917_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_8_hwEta_V_read_5_reg_1917_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_7_hwEta_V_read_5_reg_1922 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_7_hwEta_V_read_5_reg_1922_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_7_hwEta_V_read_5_reg_1922_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_6_hwEta_V_read_5_reg_1927 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_6_hwEta_V_read_5_reg_1927_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_6_hwEta_V_read_5_reg_1927_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_5_hwEta_V_read_5_reg_1932 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_5_hwEta_V_read_5_reg_1932_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_5_hwEta_V_read_5_reg_1932_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_4_hwEta_V_read_5_reg_1937 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_4_hwEta_V_read_5_reg_1937_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_4_hwEta_V_read_5_reg_1937_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_3_hwEta_V_read_5_reg_1942 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_3_hwEta_V_read_5_reg_1942_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_3_hwEta_V_read_5_reg_1942_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_2_hwEta_V_read_5_reg_1947 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_2_hwEta_V_read_5_reg_1947_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_2_hwEta_V_read_5_reg_1947_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_1_hwEta_V_read_5_reg_1952 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_1_hwEta_V_read_5_reg_1952_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_1_hwEta_V_read_5_reg_1952_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_0_hwEta_V_read_5_reg_1957 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_0_hwEta_V_read_5_reg_1957_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_0_hwEta_V_read_5_reg_1957_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_9_hwPt_V_read_4_reg_1962 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_9_hwPt_V_read_4_reg_1962_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_8_hwPt_V_read_4_reg_1967 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_8_hwPt_V_read_4_reg_1967_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_7_hwPt_V_read_4_reg_1972 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_7_hwPt_V_read_4_reg_1972_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_6_hwPt_V_read_4_reg_1977 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_6_hwPt_V_read_4_reg_1977_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_5_hwPt_V_read_4_reg_1982 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_5_hwPt_V_read_4_reg_1982_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_fu_1712_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_reg_1987 : STD_LOGIC_VECTOR (31 downto 0);
    signal op2_assign_fu_499_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal op2_assign_reg_1992 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_fu_1718_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_reg_1997 : STD_LOGIC_VECTOR (31 downto 0);
    signal op2_assign_1_fu_522_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal op2_assign_1_reg_2002 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_2_fu_1724_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_2_reg_2007 : STD_LOGIC_VECTOR (31 downto 0);
    signal op2_assign_2_fu_545_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal op2_assign_2_reg_2012 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_3_fu_1730_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_3_reg_2017 : STD_LOGIC_VECTOR (31 downto 0);
    signal op2_assign_3_fu_568_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal op2_assign_3_reg_2022 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_4_fu_1736_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_4_reg_2027 : STD_LOGIC_VECTOR (31 downto 0);
    signal op2_assign_4_fu_591_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal op2_assign_4_reg_2032 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_fu_597_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2037 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2037_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal calopt_V_2_5_fu_603_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal calopt_V_2_5_reg_2043 : STD_LOGIC_VECTOR (15 downto 0);
    signal calopt_V_2_5_reg_2043_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal op2_assign_5_fu_623_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal op2_assign_5_reg_2050 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_fu_629_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_2055 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_2055_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal calopt_V_2_6_fu_635_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal calopt_V_2_6_reg_2061 : STD_LOGIC_VECTOR (15 downto 0);
    signal calopt_V_2_6_reg_2061_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal op2_assign_6_fu_655_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal op2_assign_6_reg_2068 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_fu_661_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_reg_2073 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_reg_2073_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal calopt_V_2_7_fu_667_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal calopt_V_2_7_reg_2079 : STD_LOGIC_VECTOR (15 downto 0);
    signal calopt_V_2_7_reg_2079_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal op2_assign_7_fu_687_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal op2_assign_7_reg_2086 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_fu_693_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_reg_2091 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_reg_2091_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal calopt_V_2_8_fu_699_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal calopt_V_2_8_reg_2097 : STD_LOGIC_VECTOR (15 downto 0);
    signal calopt_V_2_8_reg_2097_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal op2_assign_8_fu_719_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal op2_assign_8_reg_2104 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_fu_725_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_2109 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_2109_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal calopt_V_2_9_fu_731_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal calopt_V_2_9_reg_2115 : STD_LOGIC_VECTOR (15 downto 0);
    signal calopt_V_2_9_reg_2115_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal op2_assign_9_fu_751_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal op2_assign_9_reg_2122 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_16_fu_757_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_reg_2127 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_762_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_reg_2132 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_1_fu_766_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_1_reg_2137 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_1_fu_771_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_1_reg_2142 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_2_fu_775_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_2_reg_2147 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_2_fu_780_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_2_reg_2152 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_3_fu_784_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_3_reg_2157 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_3_fu_789_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_3_reg_2162 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_4_fu_793_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_4_reg_2167 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_4_fu_798_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_4_reg_2172 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_5_fu_1742_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_5_reg_2177 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_6_fu_1748_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_6_reg_2182 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_7_fu_1754_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_7_reg_2187 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_8_fu_1760_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_8_reg_2192 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_9_fu_1766_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_9_reg_2197 : STD_LOGIC_VECTOR (31 downto 0);
    signal pfout_0_hwPt_V_writ_fu_847_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_0_hwPt_V_writ_reg_2202 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_0_hwPt_V_writ_reg_2202_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_1_hwPt_V_writ_fu_883_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_1_hwPt_V_writ_reg_2209 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_1_hwPt_V_writ_reg_2209_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_2_hwPt_V_writ_fu_919_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_2_hwPt_V_writ_reg_2216 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_2_hwPt_V_writ_reg_2216_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_3_hwPt_V_writ_fu_955_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_3_hwPt_V_writ_reg_2223 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_3_hwPt_V_writ_reg_2223_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_4_hwPt_V_writ_fu_991_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_4_hwPt_V_writ_reg_2230 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_4_hwPt_V_writ_reg_2230_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_30_5_fu_997_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_5_reg_2237 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_5_fu_1002_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_5_reg_2242 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_6_fu_1006_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_6_reg_2247 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_6_fu_1011_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_6_reg_2252 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_7_fu_1015_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_7_reg_2257 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_7_fu_1020_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_7_reg_2262 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_8_fu_1024_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_8_reg_2267 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_8_fu_1029_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_8_reg_2272 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_9_fu_1033_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_9_reg_2277 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_9_fu_1038_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_9_reg_2282 : STD_LOGIC_VECTOR (0 downto 0);
    signal pfout_5_hwPt_V_writ_fu_1072_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_5_hwPt_V_writ_reg_2287 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_6_hwPt_V_writ_fu_1108_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_6_hwPt_V_writ_reg_2294 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_7_hwPt_V_writ_fu_1144_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_7_hwPt_V_writ_reg_2301 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_8_hwPt_V_writ_fu_1180_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_8_hwPt_V_writ_reg_2308 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_9_hwPt_V_writ_fu_1216_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_9_hwPt_V_writ_reg_2315 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_20_fu_1222_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_reg_2322 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_1_fu_1227_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_1_reg_2328 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_2_fu_1232_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_2_reg_2334 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_3_fu_1237_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_3_reg_2340 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_4_fu_1242_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_4_reg_2346 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_5_fu_1247_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_5_reg_2352 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_6_fu_1252_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_6_reg_2358 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_7_fu_1257_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_7_reg_2364 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_8_fu_1262_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_8_reg_2370 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_9_fu_1267_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_9_reg_2376 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_port_reg_calo_5_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_6_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_7_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_8_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_9_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_0_hwEta_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_calo_1_hwEta_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_calo_2_hwEta_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_calo_3_hwEta_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_calo_4_hwEta_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_calo_5_hwEta_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_calo_6_hwEta_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_calo_7_hwEta_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_calo_8_hwEta_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_calo_9_hwEta_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_calo_0_hwPhi_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_calo_1_hwPhi_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_calo_2_hwPhi_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_calo_3_hwPhi_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_calo_4_hwPhi_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_calo_5_hwPhi_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_calo_6_hwPhi_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_calo_7_hwPhi_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_calo_8_hwPhi_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_calo_9_hwPhi_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_sumtk_5_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_sumtk_6_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_sumtk_7_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_sumtk_8_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_sumtk_9_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_sumtkerr2_0_read : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_port_reg_sumtkerr2_1_read : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_port_reg_sumtkerr2_2_read : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_port_reg_sumtkerr2_3_read : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_port_reg_sumtkerr2_4_read : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_port_reg_sumtkerr2_5_read : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_port_reg_sumtkerr2_6_read : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_port_reg_sumtkerr2_7_read : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_port_reg_sumtkerr2_8_read : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_port_reg_sumtkerr2_9_read : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal tmp_17_fu_485_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_18_fu_495_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_22_fu_508_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_31_1_fu_518_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_fu_531_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_31_2_fu_541_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_24_fu_554_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_31_3_fu_564_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_fu_577_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_31_4_fu_587_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_26_fu_609_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_31_5_fu_619_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_27_fu_641_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_31_6_fu_651_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_28_fu_673_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_31_7_fu_683_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_29_fu_705_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_31_8_fu_715_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_30_fu_737_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_31_9_fu_747_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp_fu_820_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp50_fu_825_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_fu_830_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_817_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp3_fu_835_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp3_cast_fu_843_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp5_fu_856_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp51_fu_861_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp7_fu_866_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_503_fu_853_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp8_fu_871_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp8_cast_fu_879_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp10_fu_892_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp52_fu_897_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp12_fu_902_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_504_fu_889_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp13_fu_907_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp13_cast_fu_915_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp15_fu_928_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp53_fu_933_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp17_fu_938_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_505_fu_925_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp18_fu_943_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp18_cast_fu_951_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp20_fu_964_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp54_fu_969_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp22_fu_974_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_506_fu_961_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp23_fu_979_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp23_cast_fu_987_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp25_fu_1045_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp55_fu_1050_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp27_fu_1055_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_507_fu_1042_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp28_fu_1060_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp28_cast_fu_1068_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp30_fu_1081_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp56_fu_1086_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp32_fu_1091_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_508_fu_1078_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp33_fu_1096_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp33_cast_fu_1104_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp35_fu_1117_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp57_fu_1122_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp37_fu_1127_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_509_fu_1114_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp38_fu_1132_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp38_cast_fu_1140_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp40_fu_1153_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp58_fu_1158_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp42_fu_1163_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_510_fu_1150_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp43_fu_1168_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp43_cast_fu_1176_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp45_fu_1189_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp59_fu_1194_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp47_fu_1199_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_511_fu_1186_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp48_fu_1204_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp48_cast_fu_1212_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_21_fu_1284_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_1_fu_1305_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_2_fu_1326_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_3_fu_1347_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_4_fu_1368_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_5_fu_1389_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_6_fu_1410_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_7_fu_1431_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_8_fu_1452_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_9_fu_1473_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_0_hwEta_V_read_1_fu_1272_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_1_hwEta_V_read_1_fu_1293_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_2_hwEta_V_read_1_fu_1314_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_3_hwEta_V_read_1_fu_1335_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_4_hwEta_V_read_1_fu_1356_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_5_hwEta_V_read_1_fu_1377_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_6_hwEta_V_read_1_fu_1398_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_7_hwEta_V_read_1_fu_1419_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_8_hwEta_V_read_1_fu_1440_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_9_hwEta_V_read_1_fu_1461_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_0_hwPhi_V_read_1_fu_1278_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_1_hwPhi_V_read_1_fu_1299_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_2_hwPhi_V_read_1_fu_1320_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_3_hwPhi_V_read_1_fu_1341_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_4_hwPhi_V_read_1_fu_1362_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_5_hwPhi_V_read_1_fu_1383_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_6_hwPhi_V_read_1_fu_1404_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_7_hwPhi_V_read_1_fu_1425_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_8_hwPhi_V_read_1_fu_1446_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_9_hwPhi_V_read_1_fu_1467_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pfout_0_hwId_V_writ_fu_1289_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal pfout_1_hwId_V_writ_fu_1310_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal pfout_2_hwId_V_writ_fu_1331_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal pfout_3_hwId_V_writ_fu_1352_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal pfout_4_hwId_V_writ_fu_1373_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal pfout_5_hwId_V_writ_fu_1394_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal pfout_6_hwId_V_writ_fu_1415_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal pfout_7_hwId_V_writ_fu_1436_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal pfout_8_hwId_V_writ_fu_1457_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal pfout_9_hwId_V_writ_fu_1478_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_V_fu_1712_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_fu_482_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_fu_1712_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_fu_1718_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_1_fu_505_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_fu_1718_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_fu_1724_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_2_fu_528_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_2_fu_1724_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_3_fu_1730_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_3_fu_551_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_3_fu_1730_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_4_fu_1736_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_4_fu_574_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_4_fu_1736_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_5_fu_1742_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_5_fu_802_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_5_fu_1742_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_6_fu_1748_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_6_fu_805_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_6_fu_1748_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_7_fu_1754_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_7_fu_808_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_7_fu_1754_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_8_fu_1760_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_8_fu_811_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_8_fu_1760_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_9_fu_1766_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_9_fu_814_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_9_fu_1766_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_idle_pp0_0to2 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0_1to3 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component mp7wrapped_pfalgokbM IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    mp7wrapped_pfalgokbM_U1399 : component mp7wrapped_pfalgokbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_fu_1712_p0,
        din1 => r_V_fu_1712_p1,
        dout => r_V_fu_1712_p2);

    mp7wrapped_pfalgokbM_U1400 : component mp7wrapped_pfalgokbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_1_fu_1718_p0,
        din1 => r_V_1_fu_1718_p1,
        dout => r_V_1_fu_1718_p2);

    mp7wrapped_pfalgokbM_U1401 : component mp7wrapped_pfalgokbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_2_fu_1724_p0,
        din1 => r_V_2_fu_1724_p1,
        dout => r_V_2_fu_1724_p2);

    mp7wrapped_pfalgokbM_U1402 : component mp7wrapped_pfalgokbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_3_fu_1730_p0,
        din1 => r_V_3_fu_1730_p1,
        dout => r_V_3_fu_1730_p2);

    mp7wrapped_pfalgokbM_U1403 : component mp7wrapped_pfalgokbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_4_fu_1736_p0,
        din1 => r_V_4_fu_1736_p1,
        dout => r_V_4_fu_1736_p2);

    mp7wrapped_pfalgokbM_U1404 : component mp7wrapped_pfalgokbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_5_fu_1742_p0,
        din1 => r_V_5_fu_1742_p1,
        dout => r_V_5_fu_1742_p2);

    mp7wrapped_pfalgokbM_U1405 : component mp7wrapped_pfalgokbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_6_fu_1748_p0,
        din1 => r_V_6_fu_1748_p1,
        dout => r_V_6_fu_1748_p2);

    mp7wrapped_pfalgokbM_U1406 : component mp7wrapped_pfalgokbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_7_fu_1754_p0,
        din1 => r_V_7_fu_1754_p1,
        dout => r_V_7_fu_1754_p2);

    mp7wrapped_pfalgokbM_U1407 : component mp7wrapped_pfalgokbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_8_fu_1760_p0,
        din1 => r_V_8_fu_1760_p1,
        dout => r_V_8_fu_1760_p2);

    mp7wrapped_pfalgokbM_U1408 : component mp7wrapped_pfalgokbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_9_fu_1766_p0,
        din1 => r_V_9_fu_1766_p1,
        dout => r_V_9_fu_1766_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_port_reg_calo_0_hwEta_V_read <= calo_0_hwEta_V_read;
                ap_port_reg_calo_0_hwPhi_V_read <= calo_0_hwPhi_V_read;
                ap_port_reg_calo_1_hwEta_V_read <= calo_1_hwEta_V_read;
                ap_port_reg_calo_1_hwPhi_V_read <= calo_1_hwPhi_V_read;
                ap_port_reg_calo_2_hwEta_V_read <= calo_2_hwEta_V_read;
                ap_port_reg_calo_2_hwPhi_V_read <= calo_2_hwPhi_V_read;
                ap_port_reg_calo_3_hwEta_V_read <= calo_3_hwEta_V_read;
                ap_port_reg_calo_3_hwPhi_V_read <= calo_3_hwPhi_V_read;
                ap_port_reg_calo_4_hwEta_V_read <= calo_4_hwEta_V_read;
                ap_port_reg_calo_4_hwPhi_V_read <= calo_4_hwPhi_V_read;
                ap_port_reg_calo_5_hwEta_V_read <= calo_5_hwEta_V_read;
                ap_port_reg_calo_5_hwPhi_V_read <= calo_5_hwPhi_V_read;
                ap_port_reg_calo_5_hwPt_V_read <= calo_5_hwPt_V_read;
                ap_port_reg_calo_6_hwEta_V_read <= calo_6_hwEta_V_read;
                ap_port_reg_calo_6_hwPhi_V_read <= calo_6_hwPhi_V_read;
                ap_port_reg_calo_6_hwPt_V_read <= calo_6_hwPt_V_read;
                ap_port_reg_calo_7_hwEta_V_read <= calo_7_hwEta_V_read;
                ap_port_reg_calo_7_hwPhi_V_read <= calo_7_hwPhi_V_read;
                ap_port_reg_calo_7_hwPt_V_read <= calo_7_hwPt_V_read;
                ap_port_reg_calo_8_hwEta_V_read <= calo_8_hwEta_V_read;
                ap_port_reg_calo_8_hwPhi_V_read <= calo_8_hwPhi_V_read;
                ap_port_reg_calo_8_hwPt_V_read <= calo_8_hwPt_V_read;
                ap_port_reg_calo_9_hwEta_V_read <= calo_9_hwEta_V_read;
                ap_port_reg_calo_9_hwPhi_V_read <= calo_9_hwPhi_V_read;
                ap_port_reg_calo_9_hwPt_V_read <= calo_9_hwPt_V_read;
                ap_port_reg_sumtk_5_V_read <= sumtk_5_V_read;
                ap_port_reg_sumtk_6_V_read <= sumtk_6_V_read;
                ap_port_reg_sumtk_7_V_read <= sumtk_7_V_read;
                ap_port_reg_sumtk_8_V_read <= sumtk_8_V_read;
                ap_port_reg_sumtk_9_V_read <= sumtk_9_V_read;
                ap_port_reg_sumtkerr2_0_read <= sumtkerr2_0_read;
                ap_port_reg_sumtkerr2_1_read <= sumtkerr2_1_read;
                ap_port_reg_sumtkerr2_2_read <= sumtkerr2_2_read;
                ap_port_reg_sumtkerr2_3_read <= sumtkerr2_3_read;
                ap_port_reg_sumtkerr2_4_read <= sumtkerr2_4_read;
                ap_port_reg_sumtkerr2_5_read <= sumtkerr2_5_read;
                ap_port_reg_sumtkerr2_6_read <= sumtkerr2_6_read;
                ap_port_reg_sumtkerr2_7_read <= sumtkerr2_7_read;
                ap_port_reg_sumtkerr2_8_read <= sumtkerr2_8_read;
                ap_port_reg_sumtkerr2_9_read <= sumtkerr2_9_read;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                calo_0_hwEta_V_read_5_reg_1957 <= ap_port_reg_calo_0_hwEta_V_read;
                calo_0_hwEta_V_read_5_reg_1957_pp0_iter1_reg <= calo_0_hwEta_V_read_5_reg_1957;
                calo_0_hwEta_V_read_5_reg_1957_pp0_iter2_reg <= calo_0_hwEta_V_read_5_reg_1957_pp0_iter1_reg;
                calo_0_hwPhi_V_read_5_reg_1907 <= ap_port_reg_calo_0_hwPhi_V_read;
                calo_0_hwPhi_V_read_5_reg_1907_pp0_iter1_reg <= calo_0_hwPhi_V_read_5_reg_1907;
                calo_0_hwPhi_V_read_5_reg_1907_pp0_iter2_reg <= calo_0_hwPhi_V_read_5_reg_1907_pp0_iter1_reg;
                calo_1_hwEta_V_read_5_reg_1952 <= ap_port_reg_calo_1_hwEta_V_read;
                calo_1_hwEta_V_read_5_reg_1952_pp0_iter1_reg <= calo_1_hwEta_V_read_5_reg_1952;
                calo_1_hwEta_V_read_5_reg_1952_pp0_iter2_reg <= calo_1_hwEta_V_read_5_reg_1952_pp0_iter1_reg;
                calo_1_hwPhi_V_read_5_reg_1902 <= ap_port_reg_calo_1_hwPhi_V_read;
                calo_1_hwPhi_V_read_5_reg_1902_pp0_iter1_reg <= calo_1_hwPhi_V_read_5_reg_1902;
                calo_1_hwPhi_V_read_5_reg_1902_pp0_iter2_reg <= calo_1_hwPhi_V_read_5_reg_1902_pp0_iter1_reg;
                calo_2_hwEta_V_read_5_reg_1947 <= ap_port_reg_calo_2_hwEta_V_read;
                calo_2_hwEta_V_read_5_reg_1947_pp0_iter1_reg <= calo_2_hwEta_V_read_5_reg_1947;
                calo_2_hwEta_V_read_5_reg_1947_pp0_iter2_reg <= calo_2_hwEta_V_read_5_reg_1947_pp0_iter1_reg;
                calo_2_hwPhi_V_read_5_reg_1897 <= ap_port_reg_calo_2_hwPhi_V_read;
                calo_2_hwPhi_V_read_5_reg_1897_pp0_iter1_reg <= calo_2_hwPhi_V_read_5_reg_1897;
                calo_2_hwPhi_V_read_5_reg_1897_pp0_iter2_reg <= calo_2_hwPhi_V_read_5_reg_1897_pp0_iter1_reg;
                calo_3_hwEta_V_read_5_reg_1942 <= ap_port_reg_calo_3_hwEta_V_read;
                calo_3_hwEta_V_read_5_reg_1942_pp0_iter1_reg <= calo_3_hwEta_V_read_5_reg_1942;
                calo_3_hwEta_V_read_5_reg_1942_pp0_iter2_reg <= calo_3_hwEta_V_read_5_reg_1942_pp0_iter1_reg;
                calo_3_hwPhi_V_read_5_reg_1892 <= ap_port_reg_calo_3_hwPhi_V_read;
                calo_3_hwPhi_V_read_5_reg_1892_pp0_iter1_reg <= calo_3_hwPhi_V_read_5_reg_1892;
                calo_3_hwPhi_V_read_5_reg_1892_pp0_iter2_reg <= calo_3_hwPhi_V_read_5_reg_1892_pp0_iter1_reg;
                calo_4_hwEta_V_read_5_reg_1937 <= ap_port_reg_calo_4_hwEta_V_read;
                calo_4_hwEta_V_read_5_reg_1937_pp0_iter1_reg <= calo_4_hwEta_V_read_5_reg_1937;
                calo_4_hwEta_V_read_5_reg_1937_pp0_iter2_reg <= calo_4_hwEta_V_read_5_reg_1937_pp0_iter1_reg;
                calo_4_hwPhi_V_read_5_reg_1887 <= ap_port_reg_calo_4_hwPhi_V_read;
                calo_4_hwPhi_V_read_5_reg_1887_pp0_iter1_reg <= calo_4_hwPhi_V_read_5_reg_1887;
                calo_4_hwPhi_V_read_5_reg_1887_pp0_iter2_reg <= calo_4_hwPhi_V_read_5_reg_1887_pp0_iter1_reg;
                calo_5_hwEta_V_read_5_reg_1932 <= ap_port_reg_calo_5_hwEta_V_read;
                calo_5_hwEta_V_read_5_reg_1932_pp0_iter1_reg <= calo_5_hwEta_V_read_5_reg_1932;
                calo_5_hwEta_V_read_5_reg_1932_pp0_iter2_reg <= calo_5_hwEta_V_read_5_reg_1932_pp0_iter1_reg;
                calo_5_hwPhi_V_read_5_reg_1882 <= ap_port_reg_calo_5_hwPhi_V_read;
                calo_5_hwPhi_V_read_5_reg_1882_pp0_iter1_reg <= calo_5_hwPhi_V_read_5_reg_1882;
                calo_5_hwPhi_V_read_5_reg_1882_pp0_iter2_reg <= calo_5_hwPhi_V_read_5_reg_1882_pp0_iter1_reg;
                calo_5_hwPt_V_read_4_reg_1982 <= ap_port_reg_calo_5_hwPt_V_read;
                calo_5_hwPt_V_read_4_reg_1982_pp0_iter1_reg <= calo_5_hwPt_V_read_4_reg_1982;
                calo_6_hwEta_V_read_5_reg_1927 <= ap_port_reg_calo_6_hwEta_V_read;
                calo_6_hwEta_V_read_5_reg_1927_pp0_iter1_reg <= calo_6_hwEta_V_read_5_reg_1927;
                calo_6_hwEta_V_read_5_reg_1927_pp0_iter2_reg <= calo_6_hwEta_V_read_5_reg_1927_pp0_iter1_reg;
                calo_6_hwPhi_V_read_5_reg_1877 <= ap_port_reg_calo_6_hwPhi_V_read;
                calo_6_hwPhi_V_read_5_reg_1877_pp0_iter1_reg <= calo_6_hwPhi_V_read_5_reg_1877;
                calo_6_hwPhi_V_read_5_reg_1877_pp0_iter2_reg <= calo_6_hwPhi_V_read_5_reg_1877_pp0_iter1_reg;
                calo_6_hwPt_V_read_4_reg_1977 <= ap_port_reg_calo_6_hwPt_V_read;
                calo_6_hwPt_V_read_4_reg_1977_pp0_iter1_reg <= calo_6_hwPt_V_read_4_reg_1977;
                calo_7_hwEta_V_read_5_reg_1922 <= ap_port_reg_calo_7_hwEta_V_read;
                calo_7_hwEta_V_read_5_reg_1922_pp0_iter1_reg <= calo_7_hwEta_V_read_5_reg_1922;
                calo_7_hwEta_V_read_5_reg_1922_pp0_iter2_reg <= calo_7_hwEta_V_read_5_reg_1922_pp0_iter1_reg;
                calo_7_hwPhi_V_read_5_reg_1872 <= ap_port_reg_calo_7_hwPhi_V_read;
                calo_7_hwPhi_V_read_5_reg_1872_pp0_iter1_reg <= calo_7_hwPhi_V_read_5_reg_1872;
                calo_7_hwPhi_V_read_5_reg_1872_pp0_iter2_reg <= calo_7_hwPhi_V_read_5_reg_1872_pp0_iter1_reg;
                calo_7_hwPt_V_read_4_reg_1972 <= ap_port_reg_calo_7_hwPt_V_read;
                calo_7_hwPt_V_read_4_reg_1972_pp0_iter1_reg <= calo_7_hwPt_V_read_4_reg_1972;
                calo_8_hwEta_V_read_5_reg_1917 <= ap_port_reg_calo_8_hwEta_V_read;
                calo_8_hwEta_V_read_5_reg_1917_pp0_iter1_reg <= calo_8_hwEta_V_read_5_reg_1917;
                calo_8_hwEta_V_read_5_reg_1917_pp0_iter2_reg <= calo_8_hwEta_V_read_5_reg_1917_pp0_iter1_reg;
                calo_8_hwPhi_V_read_5_reg_1867 <= ap_port_reg_calo_8_hwPhi_V_read;
                calo_8_hwPhi_V_read_5_reg_1867_pp0_iter1_reg <= calo_8_hwPhi_V_read_5_reg_1867;
                calo_8_hwPhi_V_read_5_reg_1867_pp0_iter2_reg <= calo_8_hwPhi_V_read_5_reg_1867_pp0_iter1_reg;
                calo_8_hwPt_V_read_4_reg_1967 <= ap_port_reg_calo_8_hwPt_V_read;
                calo_8_hwPt_V_read_4_reg_1967_pp0_iter1_reg <= calo_8_hwPt_V_read_4_reg_1967;
                calo_9_hwEta_V_read_5_reg_1912 <= ap_port_reg_calo_9_hwEta_V_read;
                calo_9_hwEta_V_read_5_reg_1912_pp0_iter1_reg <= calo_9_hwEta_V_read_5_reg_1912;
                calo_9_hwEta_V_read_5_reg_1912_pp0_iter2_reg <= calo_9_hwEta_V_read_5_reg_1912_pp0_iter1_reg;
                calo_9_hwPhi_V_read_5_reg_1862 <= ap_port_reg_calo_9_hwPhi_V_read;
                calo_9_hwPhi_V_read_5_reg_1862_pp0_iter1_reg <= calo_9_hwPhi_V_read_5_reg_1862;
                calo_9_hwPhi_V_read_5_reg_1862_pp0_iter2_reg <= calo_9_hwPhi_V_read_5_reg_1862_pp0_iter1_reg;
                calo_9_hwPt_V_read_4_reg_1962 <= ap_port_reg_calo_9_hwPt_V_read;
                calo_9_hwPt_V_read_4_reg_1962_pp0_iter1_reg <= calo_9_hwPt_V_read_4_reg_1962;
                calopt_V_2_5_reg_2043 <= calopt_V_2_5_fu_603_p2;
                calopt_V_2_5_reg_2043_pp0_iter1_reg <= calopt_V_2_5_reg_2043;
                calopt_V_2_6_reg_2061 <= calopt_V_2_6_fu_635_p2;
                calopt_V_2_6_reg_2061_pp0_iter1_reg <= calopt_V_2_6_reg_2061;
                calopt_V_2_7_reg_2079 <= calopt_V_2_7_fu_667_p2;
                calopt_V_2_7_reg_2079_pp0_iter1_reg <= calopt_V_2_7_reg_2079;
                calopt_V_2_8_reg_2097 <= calopt_V_2_8_fu_699_p2;
                calopt_V_2_8_reg_2097_pp0_iter1_reg <= calopt_V_2_8_reg_2097;
                calopt_V_2_9_reg_2115 <= calopt_V_2_9_fu_731_p2;
                calopt_V_2_9_reg_2115_pp0_iter1_reg <= calopt_V_2_9_reg_2115;
                op2_assign_5_reg_2050 <= op2_assign_5_fu_623_p2;
                op2_assign_6_reg_2068 <= op2_assign_6_fu_655_p2;
                op2_assign_7_reg_2086 <= op2_assign_7_fu_687_p2;
                op2_assign_8_reg_2104 <= op2_assign_8_fu_719_p2;
                op2_assign_9_reg_2122 <= op2_assign_9_fu_751_p2;
                pfout_0_hwPt_V_writ_reg_2202 <= pfout_0_hwPt_V_writ_fu_847_p3;
                pfout_0_hwPt_V_writ_reg_2202_pp0_iter2_reg <= pfout_0_hwPt_V_writ_reg_2202;
                pfout_1_hwPt_V_writ_reg_2209 <= pfout_1_hwPt_V_writ_fu_883_p3;
                pfout_1_hwPt_V_writ_reg_2209_pp0_iter2_reg <= pfout_1_hwPt_V_writ_reg_2209;
                pfout_2_hwPt_V_writ_reg_2216 <= pfout_2_hwPt_V_writ_fu_919_p3;
                pfout_2_hwPt_V_writ_reg_2216_pp0_iter2_reg <= pfout_2_hwPt_V_writ_reg_2216;
                pfout_3_hwPt_V_writ_reg_2223 <= pfout_3_hwPt_V_writ_fu_955_p3;
                pfout_3_hwPt_V_writ_reg_2223_pp0_iter2_reg <= pfout_3_hwPt_V_writ_reg_2223;
                pfout_4_hwPt_V_writ_reg_2230 <= pfout_4_hwPt_V_writ_fu_991_p3;
                pfout_4_hwPt_V_writ_reg_2230_pp0_iter2_reg <= pfout_4_hwPt_V_writ_reg_2230;
                tmp_20_reg_2322 <= tmp_20_fu_1222_p2;
                tmp_33_1_reg_2328 <= tmp_33_1_fu_1227_p2;
                tmp_33_2_reg_2334 <= tmp_33_2_fu_1232_p2;
                tmp_33_3_reg_2340 <= tmp_33_3_fu_1237_p2;
                tmp_33_4_reg_2346 <= tmp_33_4_fu_1242_p2;
                tmp_33_5_reg_2352 <= tmp_33_5_fu_1247_p2;
                tmp_33_6_reg_2358 <= tmp_33_6_fu_1252_p2;
                tmp_33_7_reg_2364 <= tmp_33_7_fu_1257_p2;
                tmp_33_8_reg_2370 <= tmp_33_8_fu_1262_p2;
                tmp_33_9_reg_2376 <= tmp_33_9_fu_1267_p2;
                tmp_5_reg_2037 <= tmp_5_fu_597_p2;
                tmp_5_reg_2037_pp0_iter1_reg <= tmp_5_reg_2037;
                tmp_6_reg_2055 <= tmp_6_fu_629_p2;
                tmp_6_reg_2055_pp0_iter1_reg <= tmp_6_reg_2055;
                tmp_7_reg_2073 <= tmp_7_fu_661_p2;
                tmp_7_reg_2073_pp0_iter1_reg <= tmp_7_reg_2073;
                tmp_8_reg_2091 <= tmp_8_fu_693_p2;
                tmp_8_reg_2091_pp0_iter1_reg <= tmp_8_reg_2091;
                tmp_9_reg_2109 <= tmp_9_fu_725_p2;
                tmp_9_reg_2109_pp0_iter1_reg <= tmp_9_reg_2109;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                calo_0_hwPt_V_read_4_reg_1792 <= calo_0_hwPt_V_read;
                calo_0_hwPt_V_read_4_reg_1792_pp0_iter1_reg <= calo_0_hwPt_V_read_4_reg_1792;
                calo_1_hwPt_V_read_4_reg_1787 <= calo_1_hwPt_V_read;
                calo_1_hwPt_V_read_4_reg_1787_pp0_iter1_reg <= calo_1_hwPt_V_read_4_reg_1787;
                calo_2_hwPt_V_read_4_reg_1782 <= calo_2_hwPt_V_read;
                calo_2_hwPt_V_read_4_reg_1782_pp0_iter1_reg <= calo_2_hwPt_V_read_4_reg_1782;
                calo_3_hwPt_V_read_4_reg_1777 <= calo_3_hwPt_V_read;
                calo_3_hwPt_V_read_4_reg_1777_pp0_iter1_reg <= calo_3_hwPt_V_read_4_reg_1777;
                calo_4_hwPt_V_read_4_reg_1772 <= calo_4_hwPt_V_read;
                calo_4_hwPt_V_read_4_reg_1772_pp0_iter1_reg <= calo_4_hwPt_V_read_4_reg_1772;
                calopt_V_2_1_reg_1816 <= calopt_V_2_1_fu_440_p2;
                calopt_V_2_1_reg_1816_pp0_iter1_reg <= calopt_V_2_1_reg_1816;
                calopt_V_2_2_reg_1829 <= calopt_V_2_2_fu_452_p2;
                calopt_V_2_2_reg_1829_pp0_iter1_reg <= calopt_V_2_2_reg_1829;
                calopt_V_2_3_reg_1842 <= calopt_V_2_3_fu_464_p2;
                calopt_V_2_3_reg_1842_pp0_iter1_reg <= calopt_V_2_3_reg_1842;
                calopt_V_2_4_reg_1855 <= calopt_V_2_4_fu_476_p2;
                calopt_V_2_4_reg_1855_pp0_iter1_reg <= calopt_V_2_4_reg_1855;
                calopt_V_2_reg_1803 <= calopt_V_2_fu_428_p2;
                calopt_V_2_reg_1803_pp0_iter1_reg <= calopt_V_2_reg_1803;
                pfout_5_hwPt_V_writ_reg_2287 <= pfout_5_hwPt_V_writ_fu_1072_p3;
                pfout_6_hwPt_V_writ_reg_2294 <= pfout_6_hwPt_V_writ_fu_1108_p3;
                pfout_7_hwPt_V_writ_reg_2301 <= pfout_7_hwPt_V_writ_fu_1144_p3;
                pfout_8_hwPt_V_writ_reg_2308 <= pfout_8_hwPt_V_writ_fu_1180_p3;
                pfout_9_hwPt_V_writ_reg_2315 <= pfout_9_hwPt_V_writ_fu_1216_p3;
                tmp_1_reg_1810 <= tmp_1_fu_434_p2;
                tmp_1_reg_1810_pp0_iter1_reg <= tmp_1_reg_1810;
                tmp_2_reg_1823 <= tmp_2_fu_446_p2;
                tmp_2_reg_1823_pp0_iter1_reg <= tmp_2_reg_1823;
                tmp_3_reg_1836 <= tmp_3_fu_458_p2;
                tmp_3_reg_1836_pp0_iter1_reg <= tmp_3_reg_1836;
                tmp_4_reg_1849 <= tmp_4_fu_470_p2;
                tmp_4_reg_1849_pp0_iter1_reg <= tmp_4_reg_1849;
                tmp_s_reg_1797 <= tmp_s_fu_422_p2;
                tmp_s_reg_1797_pp0_iter1_reg <= tmp_s_reg_1797;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_1_reg_1810 = ap_const_lv1_0))) then
                op2_assign_1_reg_2002 <= op2_assign_1_fu_522_p2;
                r_V_1_reg_1997 <= r_V_1_fu_1718_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_2_reg_1823 = ap_const_lv1_0))) then
                op2_assign_2_reg_2012 <= op2_assign_2_fu_545_p2;
                r_V_2_reg_2007 <= r_V_2_fu_1724_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_3_reg_1836 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                op2_assign_3_reg_2022 <= op2_assign_3_fu_568_p2;
                r_V_3_reg_2017 <= r_V_3_fu_1730_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_4_reg_1849 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                op2_assign_4_reg_2032 <= op2_assign_4_fu_591_p2;
                r_V_4_reg_2027 <= r_V_4_fu_1736_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_s_reg_1797 = ap_const_lv1_0))) then
                op2_assign_reg_1992 <= op2_assign_fu_499_p2;
                r_V_reg_1987 <= r_V_fu_1712_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_2037 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                r_V_5_reg_2177 <= r_V_5_fu_1742_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_2055 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                r_V_6_reg_2182 <= r_V_6_fu_1748_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_7_reg_2073 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                r_V_7_reg_2187 <= r_V_7_fu_1754_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_8_reg_2091 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                r_V_8_reg_2192 <= r_V_8_fu_1760_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_9_reg_2109 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                r_V_9_reg_2197 <= r_V_9_fu_1766_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_s_reg_1797 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_16_reg_2127 <= tmp_16_fu_757_p2;
                tmp_19_reg_2132 <= tmp_19_fu_762_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_1_reg_1810 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_30_1_reg_2137 <= tmp_30_1_fu_766_p2;
                tmp_32_1_reg_2142 <= tmp_32_1_fu_771_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_2_reg_1823 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_30_2_reg_2147 <= tmp_30_2_fu_775_p2;
                tmp_32_2_reg_2152 <= tmp_32_2_fu_780_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_3_reg_1836 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_30_3_reg_2157 <= tmp_30_3_fu_784_p2;
                tmp_32_3_reg_2162 <= tmp_32_3_fu_789_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_4_reg_1849 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_30_4_reg_2167 <= tmp_30_4_fu_793_p2;
                tmp_32_4_reg_2172 <= tmp_32_4_fu_798_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_5_reg_2037 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                tmp_30_5_reg_2237 <= tmp_30_5_fu_997_p2;
                tmp_32_5_reg_2242 <= tmp_32_5_fu_1002_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_6_reg_2055 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                tmp_30_6_reg_2247 <= tmp_30_6_fu_1006_p2;
                tmp_32_6_reg_2252 <= tmp_32_6_fu_1011_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_7_reg_2073 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                tmp_30_7_reg_2257 <= tmp_30_7_fu_1015_p2;
                tmp_32_7_reg_2262 <= tmp_32_7_fu_1020_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_8_reg_2091 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                tmp_30_8_reg_2267 <= tmp_30_8_fu_1024_p2;
                tmp_32_8_reg_2272 <= tmp_32_8_fu_1029_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_9_reg_2109 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                tmp_30_9_reg_2277 <= tmp_30_9_fu_1033_p2;
                tmp_32_9_reg_2282 <= tmp_32_9_fu_1038_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_block_pp0_stage1_subdone, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0, ap_idle_pp0_1to3)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0_1to3 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_reset_idle_pp0 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to2_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to2 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to3_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to3 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to2)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to2 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= pfout_0_hwPt_V_writ_reg_2202_pp0_iter2_reg;
    ap_return_1 <= pfout_1_hwPt_V_writ_reg_2209_pp0_iter2_reg;
    ap_return_10 <= calo_0_hwEta_V_read_1_fu_1272_p3;
    ap_return_11 <= calo_1_hwEta_V_read_1_fu_1293_p3;
    ap_return_12 <= calo_2_hwEta_V_read_1_fu_1314_p3;
    ap_return_13 <= calo_3_hwEta_V_read_1_fu_1335_p3;
    ap_return_14 <= calo_4_hwEta_V_read_1_fu_1356_p3;
    ap_return_15 <= calo_5_hwEta_V_read_1_fu_1377_p3;
    ap_return_16 <= calo_6_hwEta_V_read_1_fu_1398_p3;
    ap_return_17 <= calo_7_hwEta_V_read_1_fu_1419_p3;
    ap_return_18 <= calo_8_hwEta_V_read_1_fu_1440_p3;
    ap_return_19 <= calo_9_hwEta_V_read_1_fu_1461_p3;
    ap_return_2 <= pfout_2_hwPt_V_writ_reg_2216_pp0_iter2_reg;
    ap_return_20 <= calo_0_hwPhi_V_read_1_fu_1278_p3;
    ap_return_21 <= calo_1_hwPhi_V_read_1_fu_1299_p3;
    ap_return_22 <= calo_2_hwPhi_V_read_1_fu_1320_p3;
    ap_return_23 <= calo_3_hwPhi_V_read_1_fu_1341_p3;
    ap_return_24 <= calo_4_hwPhi_V_read_1_fu_1362_p3;
    ap_return_25 <= calo_5_hwPhi_V_read_1_fu_1383_p3;
    ap_return_26 <= calo_6_hwPhi_V_read_1_fu_1404_p3;
    ap_return_27 <= calo_7_hwPhi_V_read_1_fu_1425_p3;
    ap_return_28 <= calo_8_hwPhi_V_read_1_fu_1446_p3;
    ap_return_29 <= calo_9_hwPhi_V_read_1_fu_1467_p3;
    ap_return_3 <= pfout_3_hwPt_V_writ_reg_2223_pp0_iter2_reg;
    ap_return_30 <= pfout_0_hwId_V_writ_fu_1289_p1;
    ap_return_31 <= pfout_1_hwId_V_writ_fu_1310_p1;
    ap_return_32 <= pfout_2_hwId_V_writ_fu_1331_p1;
    ap_return_33 <= pfout_3_hwId_V_writ_fu_1352_p1;
    ap_return_34 <= pfout_4_hwId_V_writ_fu_1373_p1;
    ap_return_35 <= pfout_5_hwId_V_writ_fu_1394_p1;
    ap_return_36 <= pfout_6_hwId_V_writ_fu_1415_p1;
    ap_return_37 <= pfout_7_hwId_V_writ_fu_1436_p1;
    ap_return_38 <= pfout_8_hwId_V_writ_fu_1457_p1;
    ap_return_39 <= pfout_9_hwId_V_writ_fu_1478_p1;
    ap_return_4 <= pfout_4_hwPt_V_writ_reg_2230_pp0_iter2_reg;
    ap_return_5 <= pfout_5_hwPt_V_writ_reg_2287;
    ap_return_6 <= pfout_6_hwPt_V_writ_reg_2294;
    ap_return_7 <= pfout_7_hwPt_V_writ_reg_2301;
    ap_return_8 <= pfout_8_hwPt_V_writ_reg_2308;
    ap_return_9 <= pfout_9_hwPt_V_writ_reg_2315;
    calo_0_hwEta_V_read_1_fu_1272_p3 <= 
        ap_const_lv10_0 when (tmp_20_reg_2322(0) = '1') else 
        calo_0_hwEta_V_read_5_reg_1957_pp0_iter2_reg;
    calo_0_hwPhi_V_read_1_fu_1278_p3 <= 
        ap_const_lv10_0 when (tmp_20_reg_2322(0) = '1') else 
        calo_0_hwPhi_V_read_5_reg_1907_pp0_iter2_reg;
    calo_1_hwEta_V_read_1_fu_1293_p3 <= 
        ap_const_lv10_0 when (tmp_33_1_reg_2328(0) = '1') else 
        calo_1_hwEta_V_read_5_reg_1952_pp0_iter2_reg;
    calo_1_hwPhi_V_read_1_fu_1299_p3 <= 
        ap_const_lv10_0 when (tmp_33_1_reg_2328(0) = '1') else 
        calo_1_hwPhi_V_read_5_reg_1902_pp0_iter2_reg;
    calo_2_hwEta_V_read_1_fu_1314_p3 <= 
        ap_const_lv10_0 when (tmp_33_2_reg_2334(0) = '1') else 
        calo_2_hwEta_V_read_5_reg_1947_pp0_iter2_reg;
    calo_2_hwPhi_V_read_1_fu_1320_p3 <= 
        ap_const_lv10_0 when (tmp_33_2_reg_2334(0) = '1') else 
        calo_2_hwPhi_V_read_5_reg_1897_pp0_iter2_reg;
    calo_3_hwEta_V_read_1_fu_1335_p3 <= 
        ap_const_lv10_0 when (tmp_33_3_reg_2340(0) = '1') else 
        calo_3_hwEta_V_read_5_reg_1942_pp0_iter2_reg;
    calo_3_hwPhi_V_read_1_fu_1341_p3 <= 
        ap_const_lv10_0 when (tmp_33_3_reg_2340(0) = '1') else 
        calo_3_hwPhi_V_read_5_reg_1892_pp0_iter2_reg;
    calo_4_hwEta_V_read_1_fu_1356_p3 <= 
        ap_const_lv10_0 when (tmp_33_4_reg_2346(0) = '1') else 
        calo_4_hwEta_V_read_5_reg_1937_pp0_iter2_reg;
    calo_4_hwPhi_V_read_1_fu_1362_p3 <= 
        ap_const_lv10_0 when (tmp_33_4_reg_2346(0) = '1') else 
        calo_4_hwPhi_V_read_5_reg_1887_pp0_iter2_reg;
    calo_5_hwEta_V_read_1_fu_1377_p3 <= 
        ap_const_lv10_0 when (tmp_33_5_reg_2352(0) = '1') else 
        calo_5_hwEta_V_read_5_reg_1932_pp0_iter2_reg;
    calo_5_hwPhi_V_read_1_fu_1383_p3 <= 
        ap_const_lv10_0 when (tmp_33_5_reg_2352(0) = '1') else 
        calo_5_hwPhi_V_read_5_reg_1882_pp0_iter2_reg;
    calo_6_hwEta_V_read_1_fu_1398_p3 <= 
        ap_const_lv10_0 when (tmp_33_6_reg_2358(0) = '1') else 
        calo_6_hwEta_V_read_5_reg_1927_pp0_iter2_reg;
    calo_6_hwPhi_V_read_1_fu_1404_p3 <= 
        ap_const_lv10_0 when (tmp_33_6_reg_2358(0) = '1') else 
        calo_6_hwPhi_V_read_5_reg_1877_pp0_iter2_reg;
    calo_7_hwEta_V_read_1_fu_1419_p3 <= 
        ap_const_lv10_0 when (tmp_33_7_reg_2364(0) = '1') else 
        calo_7_hwEta_V_read_5_reg_1922_pp0_iter2_reg;
    calo_7_hwPhi_V_read_1_fu_1425_p3 <= 
        ap_const_lv10_0 when (tmp_33_7_reg_2364(0) = '1') else 
        calo_7_hwPhi_V_read_5_reg_1872_pp0_iter2_reg;
    calo_8_hwEta_V_read_1_fu_1440_p3 <= 
        ap_const_lv10_0 when (tmp_33_8_reg_2370(0) = '1') else 
        calo_8_hwEta_V_read_5_reg_1917_pp0_iter2_reg;
    calo_8_hwPhi_V_read_1_fu_1446_p3 <= 
        ap_const_lv10_0 when (tmp_33_8_reg_2370(0) = '1') else 
        calo_8_hwPhi_V_read_5_reg_1867_pp0_iter2_reg;
    calo_9_hwEta_V_read_1_fu_1461_p3 <= 
        ap_const_lv10_0 when (tmp_33_9_reg_2376(0) = '1') else 
        calo_9_hwEta_V_read_5_reg_1912_pp0_iter2_reg;
    calo_9_hwPhi_V_read_1_fu_1467_p3 <= 
        ap_const_lv10_0 when (tmp_33_9_reg_2376(0) = '1') else 
        calo_9_hwPhi_V_read_5_reg_1862_pp0_iter2_reg;
    calopt_V_2_1_fu_440_p2 <= std_logic_vector(unsigned(calo_1_hwPt_V_read) - unsigned(sumtk_1_V_read));
    calopt_V_2_2_fu_452_p2 <= std_logic_vector(unsigned(calo_2_hwPt_V_read) - unsigned(sumtk_2_V_read));
    calopt_V_2_3_fu_464_p2 <= std_logic_vector(unsigned(calo_3_hwPt_V_read) - unsigned(sumtk_3_V_read));
    calopt_V_2_4_fu_476_p2 <= std_logic_vector(unsigned(calo_4_hwPt_V_read) - unsigned(sumtk_4_V_read));
    calopt_V_2_5_fu_603_p2 <= std_logic_vector(unsigned(ap_port_reg_calo_5_hwPt_V_read) - unsigned(ap_port_reg_sumtk_5_V_read));
    calopt_V_2_6_fu_635_p2 <= std_logic_vector(unsigned(ap_port_reg_calo_6_hwPt_V_read) - unsigned(ap_port_reg_sumtk_6_V_read));
    calopt_V_2_7_fu_667_p2 <= std_logic_vector(unsigned(ap_port_reg_calo_7_hwPt_V_read) - unsigned(ap_port_reg_sumtk_7_V_read));
    calopt_V_2_8_fu_699_p2 <= std_logic_vector(unsigned(ap_port_reg_calo_8_hwPt_V_read) - unsigned(ap_port_reg_sumtk_8_V_read));
    calopt_V_2_9_fu_731_p2 <= std_logic_vector(unsigned(ap_port_reg_calo_9_hwPt_V_read) - unsigned(ap_port_reg_sumtk_9_V_read));
    calopt_V_2_fu_428_p2 <= std_logic_vector(unsigned(calo_0_hwPt_V_read) - unsigned(sumtk_0_V_read));
    lhs_V_1_fu_505_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calopt_V_2_1_reg_1816),32));
    lhs_V_2_fu_528_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calopt_V_2_2_reg_1829),32));
    lhs_V_3_fu_551_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calopt_V_2_3_reg_1842),32));
    lhs_V_4_fu_574_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calopt_V_2_4_reg_1855),32));
    lhs_V_5_fu_802_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calopt_V_2_5_reg_2043),32));
    lhs_V_6_fu_805_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calopt_V_2_6_reg_2061),32));
    lhs_V_7_fu_808_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calopt_V_2_7_reg_2079),32));
    lhs_V_8_fu_811_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calopt_V_2_8_reg_2097),32));
    lhs_V_9_fu_814_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calopt_V_2_9_reg_2115),32));
    lhs_V_fu_482_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calopt_V_2_reg_1803),32));
    op2_assign_1_fu_522_p2 <= std_logic_vector(unsigned(ap_port_reg_sumtkerr2_1_read) + unsigned(tmp_31_1_fu_518_p1));
    op2_assign_2_fu_545_p2 <= std_logic_vector(unsigned(ap_port_reg_sumtkerr2_2_read) + unsigned(tmp_31_2_fu_541_p1));
    op2_assign_3_fu_568_p2 <= std_logic_vector(unsigned(ap_port_reg_sumtkerr2_3_read) + unsigned(tmp_31_3_fu_564_p1));
    op2_assign_4_fu_591_p2 <= std_logic_vector(unsigned(ap_port_reg_sumtkerr2_4_read) + unsigned(tmp_31_4_fu_587_p1));
    op2_assign_5_fu_623_p2 <= std_logic_vector(unsigned(ap_port_reg_sumtkerr2_5_read) + unsigned(tmp_31_5_fu_619_p1));
    op2_assign_6_fu_655_p2 <= std_logic_vector(unsigned(ap_port_reg_sumtkerr2_6_read) + unsigned(tmp_31_6_fu_651_p1));
    op2_assign_7_fu_687_p2 <= std_logic_vector(unsigned(ap_port_reg_sumtkerr2_7_read) + unsigned(tmp_31_7_fu_683_p1));
    op2_assign_8_fu_719_p2 <= std_logic_vector(unsigned(ap_port_reg_sumtkerr2_8_read) + unsigned(tmp_31_8_fu_715_p1));
    op2_assign_9_fu_751_p2 <= std_logic_vector(unsigned(ap_port_reg_sumtkerr2_9_read) + unsigned(tmp_31_9_fu_747_p1));
    op2_assign_fu_499_p2 <= std_logic_vector(unsigned(ap_port_reg_sumtkerr2_0_read) + unsigned(tmp_18_fu_495_p1));
    pfout_0_hwId_V_writ_fu_1289_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_21_fu_1284_p2),3));
    pfout_0_hwPt_V_writ_fu_847_p3 <= 
        calo_0_hwPt_V_read_4_reg_1792_pp0_iter1_reg when (tmp_s_reg_1797_pp0_iter1_reg(0) = '1') else 
        sel_tmp3_cast_fu_843_p1;
    pfout_1_hwId_V_writ_fu_1310_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_34_1_fu_1305_p2),3));
    pfout_1_hwPt_V_writ_fu_883_p3 <= 
        calo_1_hwPt_V_read_4_reg_1787_pp0_iter1_reg when (tmp_1_reg_1810_pp0_iter1_reg(0) = '1') else 
        sel_tmp8_cast_fu_879_p1;
    pfout_2_hwId_V_writ_fu_1331_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_34_2_fu_1326_p2),3));
    pfout_2_hwPt_V_writ_fu_919_p3 <= 
        calo_2_hwPt_V_read_4_reg_1782_pp0_iter1_reg when (tmp_2_reg_1823_pp0_iter1_reg(0) = '1') else 
        sel_tmp13_cast_fu_915_p1;
    pfout_3_hwId_V_writ_fu_1352_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_34_3_fu_1347_p2),3));
    pfout_3_hwPt_V_writ_fu_955_p3 <= 
        calo_3_hwPt_V_read_4_reg_1777_pp0_iter1_reg when (tmp_3_reg_1836_pp0_iter1_reg(0) = '1') else 
        sel_tmp18_cast_fu_951_p1;
    pfout_4_hwId_V_writ_fu_1373_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_34_4_fu_1368_p2),3));
    pfout_4_hwPt_V_writ_fu_991_p3 <= 
        calo_4_hwPt_V_read_4_reg_1772_pp0_iter1_reg when (tmp_4_reg_1849_pp0_iter1_reg(0) = '1') else 
        sel_tmp23_cast_fu_987_p1;
    pfout_5_hwId_V_writ_fu_1394_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_34_5_fu_1389_p2),3));
    pfout_5_hwPt_V_writ_fu_1072_p3 <= 
        calo_5_hwPt_V_read_4_reg_1982_pp0_iter1_reg when (tmp_5_reg_2037_pp0_iter1_reg(0) = '1') else 
        sel_tmp28_cast_fu_1068_p1;
    pfout_6_hwId_V_writ_fu_1415_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_34_6_fu_1410_p2),3));
    pfout_6_hwPt_V_writ_fu_1108_p3 <= 
        calo_6_hwPt_V_read_4_reg_1977_pp0_iter1_reg when (tmp_6_reg_2055_pp0_iter1_reg(0) = '1') else 
        sel_tmp33_cast_fu_1104_p1;
    pfout_7_hwId_V_writ_fu_1436_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_34_7_fu_1431_p2),3));
    pfout_7_hwPt_V_writ_fu_1144_p3 <= 
        calo_7_hwPt_V_read_4_reg_1972_pp0_iter1_reg when (tmp_7_reg_2073_pp0_iter1_reg(0) = '1') else 
        sel_tmp38_cast_fu_1140_p1;
    pfout_8_hwId_V_writ_fu_1457_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_34_8_fu_1452_p2),3));
    pfout_8_hwPt_V_writ_fu_1180_p3 <= 
        calo_8_hwPt_V_read_4_reg_1967_pp0_iter1_reg when (tmp_8_reg_2091_pp0_iter1_reg(0) = '1') else 
        sel_tmp43_cast_fu_1176_p1;
    pfout_9_hwId_V_writ_fu_1478_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_34_9_fu_1473_p2),3));
    pfout_9_hwPt_V_writ_fu_1216_p3 <= 
        calo_9_hwPt_V_read_4_reg_1962_pp0_iter1_reg when (tmp_9_reg_2109_pp0_iter1_reg(0) = '1') else 
        sel_tmp48_cast_fu_1212_p1;
    r_V_1_fu_1718_p0 <= lhs_V_1_fu_505_p1(16 - 1 downto 0);
    r_V_1_fu_1718_p1 <= lhs_V_1_fu_505_p1(16 - 1 downto 0);
    r_V_2_fu_1724_p0 <= lhs_V_2_fu_528_p1(16 - 1 downto 0);
    r_V_2_fu_1724_p1 <= lhs_V_2_fu_528_p1(16 - 1 downto 0);
    r_V_3_fu_1730_p0 <= lhs_V_3_fu_551_p1(16 - 1 downto 0);
    r_V_3_fu_1730_p1 <= lhs_V_3_fu_551_p1(16 - 1 downto 0);
    r_V_4_fu_1736_p0 <= lhs_V_4_fu_574_p1(16 - 1 downto 0);
    r_V_4_fu_1736_p1 <= lhs_V_4_fu_574_p1(16 - 1 downto 0);
    r_V_5_fu_1742_p0 <= lhs_V_5_fu_802_p1(16 - 1 downto 0);
    r_V_5_fu_1742_p1 <= lhs_V_5_fu_802_p1(16 - 1 downto 0);
    r_V_6_fu_1748_p0 <= lhs_V_6_fu_805_p1(16 - 1 downto 0);
    r_V_6_fu_1748_p1 <= lhs_V_6_fu_805_p1(16 - 1 downto 0);
    r_V_7_fu_1754_p0 <= lhs_V_7_fu_808_p1(16 - 1 downto 0);
    r_V_7_fu_1754_p1 <= lhs_V_7_fu_808_p1(16 - 1 downto 0);
    r_V_8_fu_1760_p0 <= lhs_V_8_fu_811_p1(16 - 1 downto 0);
    r_V_8_fu_1760_p1 <= lhs_V_8_fu_811_p1(16 - 1 downto 0);
    r_V_9_fu_1766_p0 <= lhs_V_9_fu_814_p1(16 - 1 downto 0);
    r_V_9_fu_1766_p1 <= lhs_V_9_fu_814_p1(16 - 1 downto 0);
    r_V_fu_1712_p0 <= lhs_V_fu_482_p1(16 - 1 downto 0);
    r_V_fu_1712_p1 <= lhs_V_fu_482_p1(16 - 1 downto 0);
    sel_tmp10_fu_892_p2 <= (tmp_2_reg_1823_pp0_iter1_reg xor ap_const_lv1_1);
    sel_tmp12_fu_902_p2 <= (tmp_30_2_reg_2147 and tmp52_fu_897_p2);
    sel_tmp13_cast_fu_915_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sel_tmp13_fu_907_p3),16));
    sel_tmp13_fu_907_p3 <= 
        tmp_504_fu_889_p1 when (sel_tmp12_fu_902_p2(0) = '1') else 
        ap_const_lv15_0;
    sel_tmp15_fu_928_p2 <= (tmp_3_reg_1836_pp0_iter1_reg xor ap_const_lv1_1);
    sel_tmp17_fu_938_p2 <= (tmp_30_3_reg_2157 and tmp53_fu_933_p2);
    sel_tmp18_cast_fu_951_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sel_tmp18_fu_943_p3),16));
    sel_tmp18_fu_943_p3 <= 
        tmp_505_fu_925_p1 when (sel_tmp17_fu_938_p2(0) = '1') else 
        ap_const_lv15_0;
    sel_tmp20_fu_964_p2 <= (tmp_4_reg_1849_pp0_iter1_reg xor ap_const_lv1_1);
    sel_tmp22_fu_974_p2 <= (tmp_30_4_reg_2167 and tmp54_fu_969_p2);
    sel_tmp23_cast_fu_987_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sel_tmp23_fu_979_p3),16));
    sel_tmp23_fu_979_p3 <= 
        tmp_506_fu_961_p1 when (sel_tmp22_fu_974_p2(0) = '1') else 
        ap_const_lv15_0;
    sel_tmp25_fu_1045_p2 <= (tmp_5_reg_2037_pp0_iter1_reg xor ap_const_lv1_1);
    sel_tmp27_fu_1055_p2 <= (tmp_30_5_reg_2237 and tmp55_fu_1050_p2);
    sel_tmp28_cast_fu_1068_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sel_tmp28_fu_1060_p3),16));
    sel_tmp28_fu_1060_p3 <= 
        tmp_507_fu_1042_p1 when (sel_tmp27_fu_1055_p2(0) = '1') else 
        ap_const_lv15_0;
    sel_tmp2_fu_830_p2 <= (tmp_16_reg_2127 and tmp50_fu_825_p2);
    sel_tmp30_fu_1081_p2 <= (tmp_6_reg_2055_pp0_iter1_reg xor ap_const_lv1_1);
    sel_tmp32_fu_1091_p2 <= (tmp_30_6_reg_2247 and tmp56_fu_1086_p2);
    sel_tmp33_cast_fu_1104_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sel_tmp33_fu_1096_p3),16));
    sel_tmp33_fu_1096_p3 <= 
        tmp_508_fu_1078_p1 when (sel_tmp32_fu_1091_p2(0) = '1') else 
        ap_const_lv15_0;
    sel_tmp35_fu_1117_p2 <= (tmp_7_reg_2073_pp0_iter1_reg xor ap_const_lv1_1);
    sel_tmp37_fu_1127_p2 <= (tmp_30_7_reg_2257 and tmp57_fu_1122_p2);
    sel_tmp38_cast_fu_1140_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sel_tmp38_fu_1132_p3),16));
    sel_tmp38_fu_1132_p3 <= 
        tmp_509_fu_1114_p1 when (sel_tmp37_fu_1127_p2(0) = '1') else 
        ap_const_lv15_0;
    sel_tmp3_cast_fu_843_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sel_tmp3_fu_835_p3),16));
    sel_tmp3_fu_835_p3 <= 
        tmp_fu_817_p1 when (sel_tmp2_fu_830_p2(0) = '1') else 
        ap_const_lv15_0;
    sel_tmp40_fu_1153_p2 <= (tmp_8_reg_2091_pp0_iter1_reg xor ap_const_lv1_1);
    sel_tmp42_fu_1163_p2 <= (tmp_30_8_reg_2267 and tmp58_fu_1158_p2);
    sel_tmp43_cast_fu_1176_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sel_tmp43_fu_1168_p3),16));
    sel_tmp43_fu_1168_p3 <= 
        tmp_510_fu_1150_p1 when (sel_tmp42_fu_1163_p2(0) = '1') else 
        ap_const_lv15_0;
    sel_tmp45_fu_1189_p2 <= (tmp_9_reg_2109_pp0_iter1_reg xor ap_const_lv1_1);
    sel_tmp47_fu_1199_p2 <= (tmp_30_9_reg_2277 and tmp59_fu_1194_p2);
    sel_tmp48_cast_fu_1212_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sel_tmp48_fu_1204_p3),16));
    sel_tmp48_fu_1204_p3 <= 
        tmp_511_fu_1186_p1 when (sel_tmp47_fu_1199_p2(0) = '1') else 
        ap_const_lv15_0;
    sel_tmp5_fu_856_p2 <= (tmp_1_reg_1810_pp0_iter1_reg xor ap_const_lv1_1);
    sel_tmp7_fu_866_p2 <= (tmp_30_1_reg_2137 and tmp51_fu_861_p2);
    sel_tmp8_cast_fu_879_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sel_tmp8_fu_871_p3),16));
    sel_tmp8_fu_871_p3 <= 
        tmp_503_fu_853_p1 when (sel_tmp7_fu_866_p2(0) = '1') else 
        ap_const_lv15_0;
    sel_tmp_fu_820_p2 <= (tmp_s_reg_1797_pp0_iter1_reg xor ap_const_lv1_1);
    tmp50_fu_825_p2 <= (tmp_19_reg_2132 and sel_tmp_fu_820_p2);
    tmp51_fu_861_p2 <= (tmp_32_1_reg_2142 and sel_tmp5_fu_856_p2);
    tmp52_fu_897_p2 <= (tmp_32_2_reg_2152 and sel_tmp10_fu_892_p2);
    tmp53_fu_933_p2 <= (tmp_32_3_reg_2162 and sel_tmp15_fu_928_p2);
    tmp54_fu_969_p2 <= (tmp_32_4_reg_2172 and sel_tmp20_fu_964_p2);
    tmp55_fu_1050_p2 <= (tmp_32_5_reg_2242 and sel_tmp25_fu_1045_p2);
    tmp56_fu_1086_p2 <= (tmp_32_6_reg_2252 and sel_tmp30_fu_1081_p2);
    tmp57_fu_1122_p2 <= (tmp_32_7_reg_2262 and sel_tmp35_fu_1117_p2);
    tmp58_fu_1158_p2 <= (tmp_32_8_reg_2272 and sel_tmp40_fu_1153_p2);
    tmp59_fu_1194_p2 <= (tmp_32_9_reg_2282 and sel_tmp45_fu_1189_p2);
    tmp_16_fu_757_p2 <= "1" when (signed(calopt_V_2_reg_1803) > signed(ap_const_lv16_0)) else "0";
    tmp_17_fu_485_p4 <= ap_port_reg_sumtkerr2_0_read(31 downto 1);
        tmp_18_fu_495_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_17_fu_485_p4),32));

    tmp_19_fu_762_p2 <= "1" when (signed(r_V_reg_1987) > signed(op2_assign_reg_1992)) else "0";
    tmp_1_fu_434_p2 <= "1" when (sumtk_1_V_read = ap_const_lv16_0) else "0";
    tmp_20_fu_1222_p2 <= "1" when (pfout_0_hwPt_V_writ_reg_2202 = ap_const_lv16_0) else "0";
    tmp_21_fu_1284_p2 <= "0" when (pfout_0_hwPt_V_writ_reg_2202_pp0_iter2_reg = ap_const_lv16_0) else "1";
    tmp_22_fu_508_p4 <= ap_port_reg_sumtkerr2_1_read(31 downto 1);
    tmp_23_fu_531_p4 <= ap_port_reg_sumtkerr2_2_read(31 downto 1);
    tmp_24_fu_554_p4 <= ap_port_reg_sumtkerr2_3_read(31 downto 1);
    tmp_25_fu_577_p4 <= ap_port_reg_sumtkerr2_4_read(31 downto 1);
    tmp_26_fu_609_p4 <= ap_port_reg_sumtkerr2_5_read(31 downto 1);
    tmp_27_fu_641_p4 <= ap_port_reg_sumtkerr2_6_read(31 downto 1);
    tmp_28_fu_673_p4 <= ap_port_reg_sumtkerr2_7_read(31 downto 1);
    tmp_29_fu_705_p4 <= ap_port_reg_sumtkerr2_8_read(31 downto 1);
    tmp_2_fu_446_p2 <= "1" when (sumtk_2_V_read = ap_const_lv16_0) else "0";
    tmp_30_1_fu_766_p2 <= "1" when (signed(calopt_V_2_1_reg_1816) > signed(ap_const_lv16_0)) else "0";
    tmp_30_2_fu_775_p2 <= "1" when (signed(calopt_V_2_2_reg_1829) > signed(ap_const_lv16_0)) else "0";
    tmp_30_3_fu_784_p2 <= "1" when (signed(calopt_V_2_3_reg_1842) > signed(ap_const_lv16_0)) else "0";
    tmp_30_4_fu_793_p2 <= "1" when (signed(calopt_V_2_4_reg_1855) > signed(ap_const_lv16_0)) else "0";
    tmp_30_5_fu_997_p2 <= "1" when (signed(calopt_V_2_5_reg_2043) > signed(ap_const_lv16_0)) else "0";
    tmp_30_6_fu_1006_p2 <= "1" when (signed(calopt_V_2_6_reg_2061) > signed(ap_const_lv16_0)) else "0";
    tmp_30_7_fu_1015_p2 <= "1" when (signed(calopt_V_2_7_reg_2079) > signed(ap_const_lv16_0)) else "0";
    tmp_30_8_fu_1024_p2 <= "1" when (signed(calopt_V_2_8_reg_2097) > signed(ap_const_lv16_0)) else "0";
    tmp_30_9_fu_1033_p2 <= "1" when (signed(calopt_V_2_9_reg_2115) > signed(ap_const_lv16_0)) else "0";
    tmp_30_fu_737_p4 <= ap_port_reg_sumtkerr2_9_read(31 downto 1);
        tmp_31_1_fu_518_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_22_fu_508_p4),32));

        tmp_31_2_fu_541_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_23_fu_531_p4),32));

        tmp_31_3_fu_564_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_24_fu_554_p4),32));

        tmp_31_4_fu_587_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_25_fu_577_p4),32));

        tmp_31_5_fu_619_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_26_fu_609_p4),32));

        tmp_31_6_fu_651_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_27_fu_641_p4),32));

        tmp_31_7_fu_683_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_28_fu_673_p4),32));

        tmp_31_8_fu_715_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_29_fu_705_p4),32));

        tmp_31_9_fu_747_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_30_fu_737_p4),32));

    tmp_32_1_fu_771_p2 <= "1" when (signed(r_V_1_reg_1997) > signed(op2_assign_1_reg_2002)) else "0";
    tmp_32_2_fu_780_p2 <= "1" when (signed(r_V_2_reg_2007) > signed(op2_assign_2_reg_2012)) else "0";
    tmp_32_3_fu_789_p2 <= "1" when (signed(r_V_3_reg_2017) > signed(op2_assign_3_reg_2022)) else "0";
    tmp_32_4_fu_798_p2 <= "1" when (signed(r_V_4_reg_2027) > signed(op2_assign_4_reg_2032)) else "0";
    tmp_32_5_fu_1002_p2 <= "1" when (signed(r_V_5_reg_2177) > signed(op2_assign_5_reg_2050)) else "0";
    tmp_32_6_fu_1011_p2 <= "1" when (signed(r_V_6_reg_2182) > signed(op2_assign_6_reg_2068)) else "0";
    tmp_32_7_fu_1020_p2 <= "1" when (signed(r_V_7_reg_2187) > signed(op2_assign_7_reg_2086)) else "0";
    tmp_32_8_fu_1029_p2 <= "1" when (signed(r_V_8_reg_2192) > signed(op2_assign_8_reg_2104)) else "0";
    tmp_32_9_fu_1038_p2 <= "1" when (signed(r_V_9_reg_2197) > signed(op2_assign_9_reg_2122)) else "0";
    tmp_33_1_fu_1227_p2 <= "1" when (pfout_1_hwPt_V_writ_reg_2209 = ap_const_lv16_0) else "0";
    tmp_33_2_fu_1232_p2 <= "1" when (pfout_2_hwPt_V_writ_reg_2216 = ap_const_lv16_0) else "0";
    tmp_33_3_fu_1237_p2 <= "1" when (pfout_3_hwPt_V_writ_reg_2223 = ap_const_lv16_0) else "0";
    tmp_33_4_fu_1242_p2 <= "1" when (pfout_4_hwPt_V_writ_reg_2230 = ap_const_lv16_0) else "0";
    tmp_33_5_fu_1247_p2 <= "1" when (pfout_5_hwPt_V_writ_reg_2287 = ap_const_lv16_0) else "0";
    tmp_33_6_fu_1252_p2 <= "1" when (pfout_6_hwPt_V_writ_reg_2294 = ap_const_lv16_0) else "0";
    tmp_33_7_fu_1257_p2 <= "1" when (pfout_7_hwPt_V_writ_reg_2301 = ap_const_lv16_0) else "0";
    tmp_33_8_fu_1262_p2 <= "1" when (pfout_8_hwPt_V_writ_reg_2308 = ap_const_lv16_0) else "0";
    tmp_33_9_fu_1267_p2 <= "1" when (pfout_9_hwPt_V_writ_reg_2315 = ap_const_lv16_0) else "0";
    tmp_34_1_fu_1305_p2 <= "0" when (pfout_1_hwPt_V_writ_reg_2209_pp0_iter2_reg = ap_const_lv16_0) else "1";
    tmp_34_2_fu_1326_p2 <= "0" when (pfout_2_hwPt_V_writ_reg_2216_pp0_iter2_reg = ap_const_lv16_0) else "1";
    tmp_34_3_fu_1347_p2 <= "0" when (pfout_3_hwPt_V_writ_reg_2223_pp0_iter2_reg = ap_const_lv16_0) else "1";
    tmp_34_4_fu_1368_p2 <= "0" when (pfout_4_hwPt_V_writ_reg_2230_pp0_iter2_reg = ap_const_lv16_0) else "1";
    tmp_34_5_fu_1389_p2 <= "0" when (pfout_5_hwPt_V_writ_reg_2287 = ap_const_lv16_0) else "1";
    tmp_34_6_fu_1410_p2 <= "0" when (pfout_6_hwPt_V_writ_reg_2294 = ap_const_lv16_0) else "1";
    tmp_34_7_fu_1431_p2 <= "0" when (pfout_7_hwPt_V_writ_reg_2301 = ap_const_lv16_0) else "1";
    tmp_34_8_fu_1452_p2 <= "0" when (pfout_8_hwPt_V_writ_reg_2308 = ap_const_lv16_0) else "1";
    tmp_34_9_fu_1473_p2 <= "0" when (pfout_9_hwPt_V_writ_reg_2315 = ap_const_lv16_0) else "1";
    tmp_3_fu_458_p2 <= "1" when (sumtk_3_V_read = ap_const_lv16_0) else "0";
    tmp_4_fu_470_p2 <= "1" when (sumtk_4_V_read = ap_const_lv16_0) else "0";
    tmp_503_fu_853_p1 <= calopt_V_2_1_reg_1816_pp0_iter1_reg(15 - 1 downto 0);
    tmp_504_fu_889_p1 <= calopt_V_2_2_reg_1829_pp0_iter1_reg(15 - 1 downto 0);
    tmp_505_fu_925_p1 <= calopt_V_2_3_reg_1842_pp0_iter1_reg(15 - 1 downto 0);
    tmp_506_fu_961_p1 <= calopt_V_2_4_reg_1855_pp0_iter1_reg(15 - 1 downto 0);
    tmp_507_fu_1042_p1 <= calopt_V_2_5_reg_2043_pp0_iter1_reg(15 - 1 downto 0);
    tmp_508_fu_1078_p1 <= calopt_V_2_6_reg_2061_pp0_iter1_reg(15 - 1 downto 0);
    tmp_509_fu_1114_p1 <= calopt_V_2_7_reg_2079_pp0_iter1_reg(15 - 1 downto 0);
    tmp_510_fu_1150_p1 <= calopt_V_2_8_reg_2097_pp0_iter1_reg(15 - 1 downto 0);
    tmp_511_fu_1186_p1 <= calopt_V_2_9_reg_2115_pp0_iter1_reg(15 - 1 downto 0);
    tmp_5_fu_597_p2 <= "1" when (ap_port_reg_sumtk_5_V_read = ap_const_lv16_0) else "0";
    tmp_6_fu_629_p2 <= "1" when (ap_port_reg_sumtk_6_V_read = ap_const_lv16_0) else "0";
    tmp_7_fu_661_p2 <= "1" when (ap_port_reg_sumtk_7_V_read = ap_const_lv16_0) else "0";
    tmp_8_fu_693_p2 <= "1" when (ap_port_reg_sumtk_8_V_read = ap_const_lv16_0) else "0";
    tmp_9_fu_725_p2 <= "1" when (ap_port_reg_sumtk_9_V_read = ap_const_lv16_0) else "0";
    tmp_fu_817_p1 <= calopt_V_2_reg_1803_pp0_iter1_reg(15 - 1 downto 0);
    tmp_s_fu_422_p2 <= "1" when (sumtk_0_V_read = ap_const_lv16_0) else "0";
end behav;
