

================================================================
== Vitis HLS Report for 'matrixmul_32_opt_Pipeline_loop_input_A231'
================================================================
* Date:           Mon Jun  2 11:53:17 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        matrix_8_opt
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplusRFSOC
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.635 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       34|       34|  0.340 us|  0.340 us|   33|   33|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_input_A2  |       32|       32|         2|          1|          1|    32|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      31|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      54|    -|
|Register         |        -|     -|    1039|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    1039|      85|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2160|  4272|  850560|  425280|   80|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln19_fu_572_p2         |         +|   0|  0|  13|           6|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln19_fu_566_p2        |      icmp|   0|  0|  14|           6|           7|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  31|          14|          11|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_col     |   9|          2|    6|         12|
    |col_31_fu_184            |   9|          2|    6|         12|
    |empty_220_o              |   9|          2|   32|         64|
    |in_A_TDATA_blk_n         |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   47|         94|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |col_31_fu_184                              |   6|   0|    6|          0|
    |input_A_65_fu_192                          |  32|   0|   32|          0|
    |input_A_66_fu_196                          |  32|   0|   32|          0|
    |input_A_67_fu_200                          |  32|   0|   32|          0|
    |input_A_68_fu_204                          |  32|   0|   32|          0|
    |input_A_69_fu_208                          |  32|   0|   32|          0|
    |input_A_70_fu_212                          |  32|   0|   32|          0|
    |input_A_71_fu_216                          |  32|   0|   32|          0|
    |input_A_72_fu_220                          |  32|   0|   32|          0|
    |input_A_73_fu_224                          |  32|   0|   32|          0|
    |input_A_74_fu_228                          |  32|   0|   32|          0|
    |input_A_75_fu_232                          |  32|   0|   32|          0|
    |input_A_76_fu_236                          |  32|   0|   32|          0|
    |input_A_77_fu_240                          |  32|   0|   32|          0|
    |input_A_78_fu_244                          |  32|   0|   32|          0|
    |input_A_79_fu_248                          |  32|   0|   32|          0|
    |input_A_80_fu_252                          |  32|   0|   32|          0|
    |input_A_81_fu_256                          |  32|   0|   32|          0|
    |input_A_82_fu_260                          |  32|   0|   32|          0|
    |input_A_83_fu_264                          |  32|   0|   32|          0|
    |input_A_84_fu_268                          |  32|   0|   32|          0|
    |input_A_85_fu_272                          |  32|   0|   32|          0|
    |input_A_86_fu_276                          |  32|   0|   32|          0|
    |input_A_87_fu_280                          |  32|   0|   32|          0|
    |input_A_88_fu_284                          |  32|   0|   32|          0|
    |input_A_89_fu_288                          |  32|   0|   32|          0|
    |input_A_90_fu_292                          |  32|   0|   32|          0|
    |input_A_91_fu_296                          |  32|   0|   32|          0|
    |input_A_92_fu_300                          |  32|   0|   32|          0|
    |input_A_93_fu_304                          |  32|   0|   32|          0|
    |input_A_94_fu_308                          |  32|   0|   32|          0|
    |input_A_95_fu_312                          |  32|   0|   32|          0|
    |input_A_fu_188                             |  32|   0|   32|          0|
    |trunc_ln19_reg_1121                        |   5|   0|    5|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |1039|   0| 1039|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+------------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  matrixmul_32_opt_Pipeline_loop_input_A231|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  matrixmul_32_opt_Pipeline_loop_input_A231|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  matrixmul_32_opt_Pipeline_loop_input_A231|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  matrixmul_32_opt_Pipeline_loop_input_A231|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  matrixmul_32_opt_Pipeline_loop_input_A231|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  matrixmul_32_opt_Pipeline_loop_input_A231|  return value|
|in_A_TVALID             |   in|    1|        axis|                              in_A_V_data_V|       pointer|
|in_A_TDATA              |   in|   32|        axis|                              in_A_V_data_V|       pointer|
|in_A_TREADY             |  out|    1|        axis|                              in_A_V_last_V|       pointer|
|in_A_TLAST              |   in|    1|        axis|                              in_A_V_last_V|       pointer|
|in_A_TKEEP              |   in|    4|        axis|                              in_A_V_keep_V|       pointer|
|in_A_TSTRB              |   in|    4|        axis|                              in_A_V_strb_V|       pointer|
|empty_220_i             |   in|   32|     ap_ovld|                                  empty_220|       pointer|
|empty_220_o             |  out|   32|     ap_ovld|                                  empty_220|       pointer|
|empty_220_o_ap_vld      |  out|    1|     ap_ovld|                                  empty_220|       pointer|
|empty_221               |  out|    4|      ap_vld|                                  empty_221|       pointer|
|empty_221_ap_vld        |  out|    1|      ap_vld|                                  empty_221|       pointer|
|empty_222               |  out|    4|      ap_vld|                                  empty_222|       pointer|
|empty_222_ap_vld        |  out|    1|      ap_vld|                                  empty_222|       pointer|
|empty                   |  out|    1|      ap_vld|                                      empty|       pointer|
|empty_ap_vld            |  out|    1|      ap_vld|                                      empty|       pointer|
|input_A_574_out         |  out|   32|      ap_vld|                            input_A_574_out|       pointer|
|input_A_574_out_ap_vld  |  out|    1|      ap_vld|                            input_A_574_out|       pointer|
|input_A_573_out         |  out|   32|      ap_vld|                            input_A_573_out|       pointer|
|input_A_573_out_ap_vld  |  out|    1|      ap_vld|                            input_A_573_out|       pointer|
|input_A_572_out         |  out|   32|      ap_vld|                            input_A_572_out|       pointer|
|input_A_572_out_ap_vld  |  out|    1|      ap_vld|                            input_A_572_out|       pointer|
|input_A_571_out         |  out|   32|      ap_vld|                            input_A_571_out|       pointer|
|input_A_571_out_ap_vld  |  out|    1|      ap_vld|                            input_A_571_out|       pointer|
|input_A_570_out         |  out|   32|      ap_vld|                            input_A_570_out|       pointer|
|input_A_570_out_ap_vld  |  out|    1|      ap_vld|                            input_A_570_out|       pointer|
|input_A_569_out         |  out|   32|      ap_vld|                            input_A_569_out|       pointer|
|input_A_569_out_ap_vld  |  out|    1|      ap_vld|                            input_A_569_out|       pointer|
|input_A_568_out         |  out|   32|      ap_vld|                            input_A_568_out|       pointer|
|input_A_568_out_ap_vld  |  out|    1|      ap_vld|                            input_A_568_out|       pointer|
|input_A_567_out         |  out|   32|      ap_vld|                            input_A_567_out|       pointer|
|input_A_567_out_ap_vld  |  out|    1|      ap_vld|                            input_A_567_out|       pointer|
|input_A_566_out         |  out|   32|      ap_vld|                            input_A_566_out|       pointer|
|input_A_566_out_ap_vld  |  out|    1|      ap_vld|                            input_A_566_out|       pointer|
|input_A_565_out         |  out|   32|      ap_vld|                            input_A_565_out|       pointer|
|input_A_565_out_ap_vld  |  out|    1|      ap_vld|                            input_A_565_out|       pointer|
|input_A_564_out         |  out|   32|      ap_vld|                            input_A_564_out|       pointer|
|input_A_564_out_ap_vld  |  out|    1|      ap_vld|                            input_A_564_out|       pointer|
|input_A_563_out         |  out|   32|      ap_vld|                            input_A_563_out|       pointer|
|input_A_563_out_ap_vld  |  out|    1|      ap_vld|                            input_A_563_out|       pointer|
|input_A_562_out         |  out|   32|      ap_vld|                            input_A_562_out|       pointer|
|input_A_562_out_ap_vld  |  out|    1|      ap_vld|                            input_A_562_out|       pointer|
|input_A_561_out         |  out|   32|      ap_vld|                            input_A_561_out|       pointer|
|input_A_561_out_ap_vld  |  out|    1|      ap_vld|                            input_A_561_out|       pointer|
|input_A_560_out         |  out|   32|      ap_vld|                            input_A_560_out|       pointer|
|input_A_560_out_ap_vld  |  out|    1|      ap_vld|                            input_A_560_out|       pointer|
|input_A_559_out         |  out|   32|      ap_vld|                            input_A_559_out|       pointer|
|input_A_559_out_ap_vld  |  out|    1|      ap_vld|                            input_A_559_out|       pointer|
|input_A_558_out         |  out|   32|      ap_vld|                            input_A_558_out|       pointer|
|input_A_558_out_ap_vld  |  out|    1|      ap_vld|                            input_A_558_out|       pointer|
|input_A_557_out         |  out|   32|      ap_vld|                            input_A_557_out|       pointer|
|input_A_557_out_ap_vld  |  out|    1|      ap_vld|                            input_A_557_out|       pointer|
|input_A_556_out         |  out|   32|      ap_vld|                            input_A_556_out|       pointer|
|input_A_556_out_ap_vld  |  out|    1|      ap_vld|                            input_A_556_out|       pointer|
|input_A_555_out         |  out|   32|      ap_vld|                            input_A_555_out|       pointer|
|input_A_555_out_ap_vld  |  out|    1|      ap_vld|                            input_A_555_out|       pointer|
|input_A_554_out         |  out|   32|      ap_vld|                            input_A_554_out|       pointer|
|input_A_554_out_ap_vld  |  out|    1|      ap_vld|                            input_A_554_out|       pointer|
|input_A_553_out         |  out|   32|      ap_vld|                            input_A_553_out|       pointer|
|input_A_553_out_ap_vld  |  out|    1|      ap_vld|                            input_A_553_out|       pointer|
|input_A_552_out         |  out|   32|      ap_vld|                            input_A_552_out|       pointer|
|input_A_552_out_ap_vld  |  out|    1|      ap_vld|                            input_A_552_out|       pointer|
|input_A_551_out         |  out|   32|      ap_vld|                            input_A_551_out|       pointer|
|input_A_551_out_ap_vld  |  out|    1|      ap_vld|                            input_A_551_out|       pointer|
|input_A_550_out         |  out|   32|      ap_vld|                            input_A_550_out|       pointer|
|input_A_550_out_ap_vld  |  out|    1|      ap_vld|                            input_A_550_out|       pointer|
|input_A_549_out         |  out|   32|      ap_vld|                            input_A_549_out|       pointer|
|input_A_549_out_ap_vld  |  out|    1|      ap_vld|                            input_A_549_out|       pointer|
|input_A_548_out         |  out|   32|      ap_vld|                            input_A_548_out|       pointer|
|input_A_548_out_ap_vld  |  out|    1|      ap_vld|                            input_A_548_out|       pointer|
|input_A_547_out         |  out|   32|      ap_vld|                            input_A_547_out|       pointer|
|input_A_547_out_ap_vld  |  out|    1|      ap_vld|                            input_A_547_out|       pointer|
|input_A_546_out         |  out|   32|      ap_vld|                            input_A_546_out|       pointer|
|input_A_546_out_ap_vld  |  out|    1|      ap_vld|                            input_A_546_out|       pointer|
|input_A_545_out         |  out|   32|      ap_vld|                            input_A_545_out|       pointer|
|input_A_545_out_ap_vld  |  out|    1|      ap_vld|                            input_A_545_out|       pointer|
|input_A_544_out         |  out|   32|      ap_vld|                            input_A_544_out|       pointer|
|input_A_544_out_ap_vld  |  out|    1|      ap_vld|                            input_A_544_out|       pointer|
|input_A_543_out         |  out|   32|      ap_vld|                            input_A_543_out|       pointer|
|input_A_543_out_ap_vld  |  out|    1|      ap_vld|                            input_A_543_out|       pointer|
+------------------------+-----+-----+------------+-------------------------------------------+--------------+

