Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Mar 31 16:58:36 2022
| Host         : Jarvis running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fft_top_timing_summary_routed.rpt -pb fft_top_timing_summary_routed.pb -rpx fft_top_timing_summary_routed.rpx -warn_on_violation
| Design       : fft_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    228.273        0.000                      0                  924        0.071        0.000                      0                  924      128.750        0.000                       0                   313  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 130.000}      260.000         3.846           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               228.273        0.000                      0                  837        0.071        0.000                      0                  837      128.750        0.000                       0                   313  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                    229.616        0.000                      0                   87       17.302        0.000                      0                   87  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack      228.273ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      128.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             228.273ns  (required time - arrival time)
  Source:                 Q_in[3]
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            BF1/delayLine_Q_reg_0_7_15_15/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        6.098ns  (logic 2.326ns (38.153%)  route 3.771ns (61.847%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT2=1 LUT3=1)
  Input Delay:            30.000ns
  Clock Path Skew:        4.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.634ns = ( 264.634 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 30.000    30.000    
    AA13                                              0.000    30.000 r  Q_in[3] (IN)
                         net (fo=0)                   0.000    30.000    Q_in[3]
    AA13                 IBUF (Prop_ibuf_I_O)         0.954    30.954 r  Q_in_IBUF[3]_inst/O
                         net (fo=4, routed)           2.661    33.616    BF1/Q_in_IBUF[3]
    SLICE_X110Y47        LUT2 (Prop_lut2_I1_O)        0.124    33.740 r  BF1/i__carry_i_1__2/O
                         net (fo=1, routed)           0.000    33.740    BF1/i__carry_i_1__2_n_0
    SLICE_X110Y47        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.141 r  BF1/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    34.141    BF1/_inferred__2/i__carry_n_0
    SLICE_X110Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.255 r  BF1/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.255    BF1/_inferred__2/i__carry__0_n_0
    SLICE_X110Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.369 r  BF1/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001    34.370    BF1/_inferred__2/i__carry__1_n_0
    SLICE_X110Y50        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.683 r  BF1/_inferred__2/i__carry__2/O[3]
                         net (fo=1, routed)           0.628    35.311    BF1/_inferred__2/i__carry__2_n_4
    SLICE_X111Y50        LUT3 (Prop_lut3_I0_O)        0.306    35.617 r  BF1/delayLine_Q_reg_0_7_15_15_i_1/O
                         net (fo=1, routed)           0.481    36.098    BF1/delayLine_Q_reg_0_7_15_15/D
    SLICE_X108Y50        RAMS32                                       r  BF1/delayLine_Q_reg_0_7_15_15/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    Y19                                               0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.850   260.850 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006   262.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   262.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.687   264.634    BF1/delayLine_Q_reg_0_7_15_15/WCLK
    SLICE_X108Y50        RAMS32                                       r  BF1/delayLine_Q_reg_0_7_15_15/SP/CLK
                         clock pessimism              0.000   264.634    
                         clock uncertainty           -0.035   264.598    
    SLICE_X108Y50        RAMS32 (Setup_rams32_CLK_I)
                                                     -0.228   264.370    BF1/delayLine_Q_reg_0_7_15_15/SP
  -------------------------------------------------------------------
                         required time                        264.370    
                         arrival time                         -36.098    
  -------------------------------------------------------------------
                         slack                                228.273    

Slack (MET) :             228.291ns  (required time - arrival time)
  Source:                 Q_in[3]
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            BF1/delayLine_Q_reg_0_7_12_12/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        6.072ns  (logic 2.228ns (36.704%)  route 3.843ns (63.296%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT2=1 LUT3=1)
  Input Delay:            30.000ns
  Clock Path Skew:        4.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.647ns = ( 264.647 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 30.000    30.000    
    AA13                                              0.000    30.000 r  Q_in[3] (IN)
                         net (fo=0)                   0.000    30.000    Q_in[3]
    AA13                 IBUF (Prop_ibuf_I_O)         0.954    30.954 r  Q_in_IBUF[3]_inst/O
                         net (fo=4, routed)           2.661    33.616    BF1/Q_in_IBUF[3]
    SLICE_X110Y47        LUT2 (Prop_lut2_I1_O)        0.124    33.740 r  BF1/i__carry_i_1__2/O
                         net (fo=1, routed)           0.000    33.740    BF1/i__carry_i_1__2_n_0
    SLICE_X110Y47        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.141 r  BF1/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    34.141    BF1/_inferred__2/i__carry_n_0
    SLICE_X110Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.255 r  BF1/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.255    BF1/_inferred__2/i__carry__0_n_0
    SLICE_X110Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.369 r  BF1/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001    34.370    BF1/_inferred__2/i__carry__1_n_0
    SLICE_X110Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.592 r  BF1/_inferred__2/i__carry__2/O[0]
                         net (fo=1, routed)           0.858    35.449    BF1/_inferred__2/i__carry__2_n_7
    SLICE_X111Y50        LUT3 (Prop_lut3_I0_O)        0.299    35.748 r  BF1/delayLine_Q_reg_0_7_12_12_i_1/O
                         net (fo=1, routed)           0.323    36.072    BF1/delayLine_Q_reg_0_7_12_12/D
    SLICE_X112Y49        RAMS32                                       r  BF1/delayLine_Q_reg_0_7_12_12/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    Y19                                               0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.850   260.850 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006   262.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   262.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.700   264.647    BF1/delayLine_Q_reg_0_7_12_12/WCLK
    SLICE_X112Y49        RAMS32                                       r  BF1/delayLine_Q_reg_0_7_12_12/SP/CLK
                         clock pessimism              0.000   264.647    
                         clock uncertainty           -0.035   264.612    
    SLICE_X112Y49        RAMS32 (Setup_rams32_CLK_I)
                                                     -0.249   264.363    BF1/delayLine_Q_reg_0_7_12_12/SP
  -------------------------------------------------------------------
                         required time                        264.363    
                         arrival time                         -36.072    
  -------------------------------------------------------------------
                         slack                                228.291    

Slack (MET) :             228.369ns  (required time - arrival time)
  Source:                 Q_in[3]
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            BF1/delayLine_Q_reg_0_7_11_11/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        6.015ns  (logic 2.212ns (36.785%)  route 3.802ns (63.215%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT2=1 LUT3=1)
  Input Delay:            30.000ns
  Clock Path Skew:        4.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.647ns = ( 264.647 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 30.000    30.000    
    AA13                                              0.000    30.000 r  Q_in[3] (IN)
                         net (fo=0)                   0.000    30.000    Q_in[3]
    AA13                 IBUF (Prop_ibuf_I_O)         0.954    30.954 r  Q_in_IBUF[3]_inst/O
                         net (fo=4, routed)           2.661    33.616    BF1/Q_in_IBUF[3]
    SLICE_X110Y47        LUT2 (Prop_lut2_I1_O)        0.124    33.740 r  BF1/i__carry_i_1__2/O
                         net (fo=1, routed)           0.000    33.740    BF1/i__carry_i_1__2_n_0
    SLICE_X110Y47        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.141 r  BF1/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    34.141    BF1/_inferred__2/i__carry_n_0
    SLICE_X110Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.255 r  BF1/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.255    BF1/_inferred__2/i__carry__0_n_0
    SLICE_X110Y49        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.568 r  BF1/_inferred__2/i__carry__1/O[3]
                         net (fo=1, routed)           0.661    35.229    BF1/_inferred__2/i__carry__1_n_4
    SLICE_X111Y49        LUT3 (Prop_lut3_I0_O)        0.306    35.535 r  BF1/delayLine_Q_reg_0_7_11_11_i_1/O
                         net (fo=1, routed)           0.480    36.015    BF1/delayLine_Q_reg_0_7_11_11/D
    SLICE_X112Y49        RAMS32                                       r  BF1/delayLine_Q_reg_0_7_11_11/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    Y19                                               0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.850   260.850 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006   262.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   262.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.700   264.647    BF1/delayLine_Q_reg_0_7_11_11/WCLK
    SLICE_X112Y49        RAMS32                                       r  BF1/delayLine_Q_reg_0_7_11_11/SP/CLK
                         clock pessimism              0.000   264.647    
                         clock uncertainty           -0.035   264.612    
    SLICE_X112Y49        RAMS32 (Setup_rams32_CLK_I)
                                                     -0.228   264.384    BF1/delayLine_Q_reg_0_7_11_11/SP
  -------------------------------------------------------------------
                         required time                        264.384    
                         arrival time                         -36.015    
  -------------------------------------------------------------------
                         slack                                228.369    

Slack (MET) :             228.397ns  (required time - arrival time)
  Source:                 Q_in[3]
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            BF1/delayLine_Q_reg_0_7_7_7/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        5.955ns  (logic 2.098ns (35.237%)  route 3.857ns (64.763%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1)
  Input Delay:            30.000ns
  Clock Path Skew:        4.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.645ns = ( 264.645 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 30.000    30.000    
    AA13                                              0.000    30.000 r  Q_in[3] (IN)
                         net (fo=0)                   0.000    30.000    Q_in[3]
    AA13                 IBUF (Prop_ibuf_I_O)         0.954    30.954 r  Q_in_IBUF[3]_inst/O
                         net (fo=4, routed)           2.661    33.616    BF1/Q_in_IBUF[3]
    SLICE_X110Y47        LUT2 (Prop_lut2_I1_O)        0.124    33.740 r  BF1/i__carry_i_1__2/O
                         net (fo=1, routed)           0.000    33.740    BF1/i__carry_i_1__2_n_0
    SLICE_X110Y47        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.141 r  BF1/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    34.141    BF1/_inferred__2/i__carry_n_0
    SLICE_X110Y48        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.454 r  BF1/_inferred__2/i__carry__0/O[3]
                         net (fo=1, routed)           0.628    35.082    BF1/_inferred__2/i__carry__0_n_4
    SLICE_X111Y48        LUT3 (Prop_lut3_I0_O)        0.306    35.388 r  BF1/delayLine_Q_reg_0_7_7_7_i_1/O
                         net (fo=1, routed)           0.567    35.955    BF1/delayLine_Q_reg_0_7_7_7/D
    SLICE_X108Y49        RAMS32                                       r  BF1/delayLine_Q_reg_0_7_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    Y19                                               0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.850   260.850 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006   262.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   262.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.698   264.645    BF1/delayLine_Q_reg_0_7_7_7/WCLK
    SLICE_X108Y49        RAMS32                                       r  BF1/delayLine_Q_reg_0_7_7_7/SP/CLK
                         clock pessimism              0.000   264.645    
                         clock uncertainty           -0.035   264.610    
    SLICE_X108Y49        RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258   264.352    BF1/delayLine_Q_reg_0_7_7_7/SP
  -------------------------------------------------------------------
                         required time                        264.352    
                         arrival time                         -35.955    
  -------------------------------------------------------------------
                         slack                                228.397    

Slack (MET) :             228.439ns  (required time - arrival time)
  Source:                 fftValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            fftValid
                            (output port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        6.372ns  (logic 3.088ns (48.464%)  route 3.284ns (51.536%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           20.000ns
  Clock Path Skew:        -5.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 260.000 - 260.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.864     5.154    clk_IBUF_BUFG
    SLICE_X107Y59        FDRE                                         r  fftValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y59        FDRE (Prop_fdre_C_Q)         0.456     5.610 r  fftValid_reg/Q
                         net (fo=1, routed)           3.284     8.893    fftValid_OBUF
    AA17                 OBUF (Prop_obuf_I_O)         2.632    11.525 r  fftValid_OBUF_inst/O
                         net (fo=0)                   0.000    11.525    fftValid
    AA17                                                              r  fftValid (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
                         clock pessimism              0.000   260.000    
                         clock uncertainty           -0.035   259.965    
                         output delay               -20.000   239.965    
  -------------------------------------------------------------------
                         required time                        239.965    
                         arrival time                         -11.525    
  -------------------------------------------------------------------
                         slack                                228.439    

Slack (MET) :             228.447ns  (required time - arrival time)
  Source:                 Q_in[0]
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            BF1/Q_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        6.225ns  (logic 2.351ns (37.768%)  route 3.874ns (62.232%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT2=1 LUT3=1)
  Input Delay:            30.000ns
  Clock Path Skew:        4.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.633ns = ( 264.633 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 30.000    30.000    
    U14                                               0.000    30.000 r  Q_in[0] (IN)
                         net (fo=0)                   0.000    30.000    Q_in[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.932    30.932 r  Q_in_IBUF[0]_inst/O
                         net (fo=4, routed)           2.776    33.708    BF1/Q_in_IBUF[0]
    SLICE_X113Y48        LUT2 (Prop_lut2_I0_O)        0.124    33.832 r  BF1/Q_out0_carry_i_4/O
                         net (fo=1, routed)           0.000    33.832    BF1/Q_out0_carry_i_4_n_0
    SLICE_X113Y48        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.364 r  BF1/Q_out0_carry/CO[3]
                         net (fo=1, routed)           0.000    34.364    BF1/Q_out0_carry_n_0
    SLICE_X113Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.478 r  BF1/Q_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    34.479    BF1/Q_out0_carry__0_n_0
    SLICE_X113Y50        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.792 r  BF1/Q_out0_carry__1/O[3]
                         net (fo=1, routed)           1.097    35.889    BF1/Q_out00_out[11]
    SLICE_X109Y53        LUT3 (Prop_lut3_I0_O)        0.336    36.225 r  BF1/Q_out[11]_i_1/O
                         net (fo=1, routed)           0.000    36.225    BF1/Q_out[11]_i_1_n_0
    SLICE_X109Y53        FDRE                                         r  BF1/Q_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    Y19                                               0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.850   260.850 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006   262.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   262.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.686   264.633    BF1/clk_IBUF_BUFG
    SLICE_X109Y53        FDRE                                         r  BF1/Q_out_reg[11]/C
                         clock pessimism              0.000   264.633    
                         clock uncertainty           -0.035   264.597    
    SLICE_X109Y53        FDRE (Setup_fdre_C_D)        0.075   264.672    BF1/Q_out_reg[11]
  -------------------------------------------------------------------
                         required time                        264.672    
                         arrival time                         -36.225    
  -------------------------------------------------------------------
                         slack                                228.447    

Slack (MET) :             228.474ns  (required time - arrival time)
  Source:                 Q_in[3]
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            BF1/delayLine_Q_reg_0_7_14_14/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        5.866ns  (logic 2.248ns (38.331%)  route 3.617ns (61.669%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT2=1 LUT3=1)
  Input Delay:            30.000ns
  Clock Path Skew:        4.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.634ns = ( 264.634 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 30.000    30.000    
    AA13                                              0.000    30.000 r  Q_in[3] (IN)
                         net (fo=0)                   0.000    30.000    Q_in[3]
    AA13                 IBUF (Prop_ibuf_I_O)         0.954    30.954 r  Q_in_IBUF[3]_inst/O
                         net (fo=4, routed)           2.661    33.616    BF1/Q_in_IBUF[3]
    SLICE_X110Y47        LUT2 (Prop_lut2_I1_O)        0.124    33.740 r  BF1/i__carry_i_1__2/O
                         net (fo=1, routed)           0.000    33.740    BF1/i__carry_i_1__2_n_0
    SLICE_X110Y47        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.141 r  BF1/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    34.141    BF1/_inferred__2/i__carry_n_0
    SLICE_X110Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.255 r  BF1/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.255    BF1/_inferred__2/i__carry__0_n_0
    SLICE_X110Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.369 r  BF1/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001    34.370    BF1/_inferred__2/i__carry__1_n_0
    SLICE_X110Y50        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.609 r  BF1/_inferred__2/i__carry__2/O[2]
                         net (fo=1, routed)           0.408    35.016    BF1/_inferred__2/i__carry__2_n_5
    SLICE_X111Y50        LUT3 (Prop_lut3_I0_O)        0.302    35.318 r  BF1/delayLine_Q_reg_0_7_14_14_i_1/O
                         net (fo=1, routed)           0.548    35.866    BF1/delayLine_Q_reg_0_7_14_14/D
    SLICE_X108Y50        RAMS32                                       r  BF1/delayLine_Q_reg_0_7_14_14/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    Y19                                               0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.850   260.850 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006   262.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   262.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.687   264.634    BF1/delayLine_Q_reg_0_7_14_14/WCLK
    SLICE_X108Y50        RAMS32                                       r  BF1/delayLine_Q_reg_0_7_14_14/SP/CLK
                         clock pessimism              0.000   264.634    
                         clock uncertainty           -0.035   264.598    
    SLICE_X108Y50        RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258   264.340    BF1/delayLine_Q_reg_0_7_14_14/SP
  -------------------------------------------------------------------
                         required time                        264.340    
                         arrival time                         -35.866    
  -------------------------------------------------------------------
                         slack                                228.474    

Slack (MET) :             228.508ns  (required time - arrival time)
  Source:                 Q_in[3]
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            BF1/delayLine_Q_reg_0_7_13_13/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        5.882ns  (logic 2.344ns (39.856%)  route 3.538ns (60.144%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT2=1 LUT3=1)
  Input Delay:            30.000ns
  Clock Path Skew:        4.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.634ns = ( 264.634 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 30.000    30.000    
    AA13                                              0.000    30.000 r  Q_in[3] (IN)
                         net (fo=0)                   0.000    30.000    Q_in[3]
    AA13                 IBUF (Prop_ibuf_I_O)         0.954    30.954 r  Q_in_IBUF[3]_inst/O
                         net (fo=4, routed)           2.661    33.616    BF1/Q_in_IBUF[3]
    SLICE_X110Y47        LUT2 (Prop_lut2_I1_O)        0.124    33.740 r  BF1/i__carry_i_1__2/O
                         net (fo=1, routed)           0.000    33.740    BF1/i__carry_i_1__2_n_0
    SLICE_X110Y47        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.141 r  BF1/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    34.141    BF1/_inferred__2/i__carry_n_0
    SLICE_X110Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.255 r  BF1/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.255    BF1/_inferred__2/i__carry__0_n_0
    SLICE_X110Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.369 r  BF1/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001    34.370    BF1/_inferred__2/i__carry__1_n_0
    SLICE_X110Y50        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.704 r  BF1/_inferred__2/i__carry__2/O[1]
                         net (fo=1, routed)           0.348    35.052    BF1/_inferred__2/i__carry__2_n_6
    SLICE_X111Y50        LUT3 (Prop_lut3_I0_O)        0.303    35.355 r  BF1/delayLine_Q_reg_0_7_13_13_i_1/O
                         net (fo=1, routed)           0.527    35.882    BF1/delayLine_Q_reg_0_7_13_13/D
    SLICE_X108Y50        RAMS32                                       r  BF1/delayLine_Q_reg_0_7_13_13/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    Y19                                               0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.850   260.850 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006   262.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   262.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.687   264.634    BF1/delayLine_Q_reg_0_7_13_13/WCLK
    SLICE_X108Y50        RAMS32                                       r  BF1/delayLine_Q_reg_0_7_13_13/SP/CLK
                         clock pessimism              0.000   264.634    
                         clock uncertainty           -0.035   264.598    
    SLICE_X108Y50        RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208   264.390    BF1/delayLine_Q_reg_0_7_13_13/SP
  -------------------------------------------------------------------
                         required time                        264.390    
                         arrival time                         -35.882    
  -------------------------------------------------------------------
                         slack                                228.508    

Slack (MET) :             228.512ns  (required time - arrival time)
  Source:                 Q_in[3]
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            BF1/delayLine_Q_reg_0_7_4_4/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        5.861ns  (logic 2.000ns (34.132%)  route 3.861ns (65.868%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1)
  Input Delay:            30.000ns
  Clock Path Skew:        4.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.637ns = ( 264.637 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 30.000    30.000    
    AA13                                              0.000    30.000 r  Q_in[3] (IN)
                         net (fo=0)                   0.000    30.000    Q_in[3]
    AA13                 IBUF (Prop_ibuf_I_O)         0.954    30.954 r  Q_in_IBUF[3]_inst/O
                         net (fo=4, routed)           2.661    33.616    BF1/Q_in_IBUF[3]
    SLICE_X110Y47        LUT2 (Prop_lut2_I1_O)        0.124    33.740 r  BF1/i__carry_i_1__2/O
                         net (fo=1, routed)           0.000    33.740    BF1/i__carry_i_1__2_n_0
    SLICE_X110Y47        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.141 r  BF1/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    34.141    BF1/_inferred__2/i__carry_n_0
    SLICE_X110Y48        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.363 r  BF1/_inferred__2/i__carry__0/O[0]
                         net (fo=1, routed)           0.418    34.781    BF1/_inferred__2/i__carry__0_n_7
    SLICE_X112Y48        LUT3 (Prop_lut3_I0_O)        0.299    35.080 r  BF1/delayLine_Q_reg_0_7_4_4_i_1/O
                         net (fo=1, routed)           0.781    35.861    BF1/delayLine_Q_reg_0_7_4_4/D
    SLICE_X112Y50        RAMS32                                       r  BF1/delayLine_Q_reg_0_7_4_4/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    Y19                                               0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.850   260.850 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006   262.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   262.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.690   264.637    BF1/delayLine_Q_reg_0_7_4_4/WCLK
    SLICE_X112Y50        RAMS32                                       r  BF1/delayLine_Q_reg_0_7_4_4/SP/CLK
                         clock pessimism              0.000   264.637    
                         clock uncertainty           -0.035   264.601    
    SLICE_X112Y50        RAMS32 (Setup_rams32_CLK_I)
                                                     -0.228   264.373    BF1/delayLine_Q_reg_0_7_4_4/SP
  -------------------------------------------------------------------
                         required time                        264.373    
                         arrival time                         -35.861    
  -------------------------------------------------------------------
                         slack                                228.512    

Slack (MET) :             228.516ns  (required time - arrival time)
  Source:                 Q_in[0]
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            BF1/Q_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        6.156ns  (logic 2.249ns (36.534%)  route 3.907ns (63.466%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT2=1 LUT3=1)
  Input Delay:            30.000ns
  Clock Path Skew:        4.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.633ns = ( 264.633 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 30.000    30.000    
    U14                                               0.000    30.000 r  Q_in[0] (IN)
                         net (fo=0)                   0.000    30.000    Q_in[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.932    30.932 r  Q_in_IBUF[0]_inst/O
                         net (fo=4, routed)           2.776    33.708    BF1/Q_in_IBUF[0]
    SLICE_X113Y48        LUT2 (Prop_lut2_I0_O)        0.124    33.832 r  BF1/Q_out0_carry_i_4/O
                         net (fo=1, routed)           0.000    33.832    BF1/Q_out0_carry_i_4_n_0
    SLICE_X113Y48        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.364 r  BF1/Q_out0_carry/CO[3]
                         net (fo=1, routed)           0.000    34.364    BF1/Q_out0_carry_n_0
    SLICE_X113Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.478 r  BF1/Q_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    34.479    BF1/Q_out0_carry__0_n_0
    SLICE_X113Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.701 r  BF1/Q_out0_carry__1/O[0]
                         net (fo=1, routed)           1.130    35.831    BF1/Q_out00_out[8]
    SLICE_X109Y53        LUT3 (Prop_lut3_I0_O)        0.325    36.156 r  BF1/Q_out[8]_i_1/O
                         net (fo=1, routed)           0.000    36.156    BF1/Q_out[8]_i_1_n_0
    SLICE_X109Y53        FDRE                                         r  BF1/Q_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    Y19                                               0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.850   260.850 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006   262.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   262.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.686   264.633    BF1/clk_IBUF_BUFG
    SLICE_X109Y53        FDRE                                         r  BF1/Q_out_reg[8]/C
                         clock pessimism              0.000   264.633    
                         clock uncertainty           -0.035   264.597    
    SLICE_X109Y53        FDRE (Setup_fdre_C_D)        0.075   264.672    BF1/Q_out_reg[8]
  -------------------------------------------------------------------
                         required time                        264.672    
                         arrival time                         -36.156    
  -------------------------------------------------------------------
                         slack                                228.516    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 BF1/addGen_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            BF1/delayLine_I_reg_0_7_13_13/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.801%)  route 0.253ns (64.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.637     1.549    BF1/clk_IBUF_BUFG
    SLICE_X109Y55        FDPE                                         r  BF1/addGen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y55        FDPE (Prop_fdpe_C_Q)         0.141     1.690 r  BF1/addGen_reg[0]/Q
                         net (fo=36, routed)          0.253     1.943    BF1/delayLine_I_reg_0_7_13_13/A0
    SLICE_X108Y55        RAMS32                                       r  BF1/delayLine_I_reg_0_7_13_13/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.907     2.068    BF1/delayLine_I_reg_0_7_13_13/WCLK
    SLICE_X108Y55        RAMS32                                       r  BF1/delayLine_I_reg_0_7_13_13/SP/CLK
                         clock pessimism             -0.506     1.562    
    SLICE_X108Y55        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.872    BF1/delayLine_I_reg_0_7_13_13/SP
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 BF1/addGen_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            BF1/delayLine_I_reg_0_7_14_14/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.801%)  route 0.253ns (64.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.637     1.549    BF1/clk_IBUF_BUFG
    SLICE_X109Y55        FDPE                                         r  BF1/addGen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y55        FDPE (Prop_fdpe_C_Q)         0.141     1.690 r  BF1/addGen_reg[0]/Q
                         net (fo=36, routed)          0.253     1.943    BF1/delayLine_I_reg_0_7_14_14/A0
    SLICE_X108Y55        RAMS32                                       r  BF1/delayLine_I_reg_0_7_14_14/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.907     2.068    BF1/delayLine_I_reg_0_7_14_14/WCLK
    SLICE_X108Y55        RAMS32                                       r  BF1/delayLine_I_reg_0_7_14_14/SP/CLK
                         clock pessimism             -0.506     1.562    
    SLICE_X108Y55        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.872    BF1/delayLine_I_reg_0_7_14_14/SP
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 BF1/addGen_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            BF1/delayLine_I_reg_0_7_15_15/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.801%)  route 0.253ns (64.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.637     1.549    BF1/clk_IBUF_BUFG
    SLICE_X109Y55        FDPE                                         r  BF1/addGen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y55        FDPE (Prop_fdpe_C_Q)         0.141     1.690 r  BF1/addGen_reg[0]/Q
                         net (fo=36, routed)          0.253     1.943    BF1/delayLine_I_reg_0_7_15_15/A0
    SLICE_X108Y55        RAMS32                                       r  BF1/delayLine_I_reg_0_7_15_15/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.907     2.068    BF1/delayLine_I_reg_0_7_15_15/WCLK
    SLICE_X108Y55        RAMS32                                       r  BF1/delayLine_I_reg_0_7_15_15/SP/CLK
                         clock pessimism             -0.506     1.562    
    SLICE_X108Y55        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.872    BF1/delayLine_I_reg_0_7_15_15/SP
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 BF1/addGen_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            BF1/delayLine_I_reg_0_7_1_1/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.801%)  route 0.253ns (64.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.637     1.549    BF1/clk_IBUF_BUFG
    SLICE_X109Y55        FDPE                                         r  BF1/addGen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y55        FDPE (Prop_fdpe_C_Q)         0.141     1.690 r  BF1/addGen_reg[0]/Q
                         net (fo=36, routed)          0.253     1.943    BF1/delayLine_I_reg_0_7_1_1/A0
    SLICE_X108Y55        RAMS32                                       r  BF1/delayLine_I_reg_0_7_1_1/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.907     2.068    BF1/delayLine_I_reg_0_7_1_1/WCLK
    SLICE_X108Y55        RAMS32                                       r  BF1/delayLine_I_reg_0_7_1_1/SP/CLK
                         clock pessimism             -0.506     1.562    
    SLICE_X108Y55        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.872    BF1/delayLine_I_reg_0_7_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 BF1/addGen_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            BF1/delayLine_I_reg_0_7_13_13/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.128ns (33.556%)  route 0.253ns (66.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.637     1.549    BF1/clk_IBUF_BUFG
    SLICE_X109Y55        FDPE                                         r  BF1/addGen_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y55        FDPE (Prop_fdpe_C_Q)         0.128     1.677 r  BF1/addGen_reg[1]/Q
                         net (fo=35, routed)          0.253     1.931    BF1/delayLine_I_reg_0_7_13_13/A1
    SLICE_X108Y55        RAMS32                                       r  BF1/delayLine_I_reg_0_7_13_13/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.907     2.068    BF1/delayLine_I_reg_0_7_13_13/WCLK
    SLICE_X108Y55        RAMS32                                       r  BF1/delayLine_I_reg_0_7_13_13/SP/CLK
                         clock pessimism             -0.506     1.562    
    SLICE_X108Y55        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.255     1.817    BF1/delayLine_I_reg_0_7_13_13/SP
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 BF1/addGen_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            BF1/delayLine_I_reg_0_7_14_14/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.128ns (33.556%)  route 0.253ns (66.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.637     1.549    BF1/clk_IBUF_BUFG
    SLICE_X109Y55        FDPE                                         r  BF1/addGen_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y55        FDPE (Prop_fdpe_C_Q)         0.128     1.677 r  BF1/addGen_reg[1]/Q
                         net (fo=35, routed)          0.253     1.931    BF1/delayLine_I_reg_0_7_14_14/A1
    SLICE_X108Y55        RAMS32                                       r  BF1/delayLine_I_reg_0_7_14_14/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.907     2.068    BF1/delayLine_I_reg_0_7_14_14/WCLK
    SLICE_X108Y55        RAMS32                                       r  BF1/delayLine_I_reg_0_7_14_14/SP/CLK
                         clock pessimism             -0.506     1.562    
    SLICE_X108Y55        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.255     1.817    BF1/delayLine_I_reg_0_7_14_14/SP
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 BF1/addGen_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            BF1/delayLine_I_reg_0_7_15_15/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.128ns (33.556%)  route 0.253ns (66.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.637     1.549    BF1/clk_IBUF_BUFG
    SLICE_X109Y55        FDPE                                         r  BF1/addGen_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y55        FDPE (Prop_fdpe_C_Q)         0.128     1.677 r  BF1/addGen_reg[1]/Q
                         net (fo=35, routed)          0.253     1.931    BF1/delayLine_I_reg_0_7_15_15/A1
    SLICE_X108Y55        RAMS32                                       r  BF1/delayLine_I_reg_0_7_15_15/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.907     2.068    BF1/delayLine_I_reg_0_7_15_15/WCLK
    SLICE_X108Y55        RAMS32                                       r  BF1/delayLine_I_reg_0_7_15_15/SP/CLK
                         clock pessimism             -0.506     1.562    
    SLICE_X108Y55        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.255     1.817    BF1/delayLine_I_reg_0_7_15_15/SP
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 BF1/addGen_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            BF1/delayLine_I_reg_0_7_1_1/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.128ns (33.556%)  route 0.253ns (66.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.637     1.549    BF1/clk_IBUF_BUFG
    SLICE_X109Y55        FDPE                                         r  BF1/addGen_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y55        FDPE (Prop_fdpe_C_Q)         0.128     1.677 r  BF1/addGen_reg[1]/Q
                         net (fo=35, routed)          0.253     1.931    BF1/delayLine_I_reg_0_7_1_1/A1
    SLICE_X108Y55        RAMS32                                       r  BF1/delayLine_I_reg_0_7_1_1/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.907     2.068    BF1/delayLine_I_reg_0_7_1_1/WCLK
    SLICE_X108Y55        RAMS32                                       r  BF1/delayLine_I_reg_0_7_1_1/SP/CLK
                         clock pessimism             -0.506     1.562    
    SLICE_X108Y55        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.255     1.817    BF1/delayLine_I_reg_0_7_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 BF1/addGen_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            BF1/delayLine_I_reg_0_7_6_6/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.325%)  route 0.324ns (69.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.637     1.549    BF1/clk_IBUF_BUFG
    SLICE_X109Y55        FDPE                                         r  BF1/addGen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y55        FDPE (Prop_fdpe_C_Q)         0.141     1.690 r  BF1/addGen_reg[0]/Q
                         net (fo=36, routed)          0.324     2.014    BF1/delayLine_I_reg_0_7_6_6/A0
    SLICE_X108Y54        RAMS32                                       r  BF1/delayLine_I_reg_0_7_6_6/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.907     2.068    BF1/delayLine_I_reg_0_7_6_6/WCLK
    SLICE_X108Y54        RAMS32                                       r  BF1/delayLine_I_reg_0_7_6_6/SP/CLK
                         clock pessimism             -0.503     1.565    
    SLICE_X108Y54        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.875    BF1/delayLine_I_reg_0_7_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 BF1/addGen_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            BF1/delayLine_I_reg_0_7_7_7/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.325%)  route 0.324ns (69.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.637     1.549    BF1/clk_IBUF_BUFG
    SLICE_X109Y55        FDPE                                         r  BF1/addGen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y55        FDPE (Prop_fdpe_C_Q)         0.141     1.690 r  BF1/addGen_reg[0]/Q
                         net (fo=36, routed)          0.324     2.014    BF1/delayLine_I_reg_0_7_7_7/A0
    SLICE_X108Y54        RAMS32                                       r  BF1/delayLine_I_reg_0_7_7_7/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.907     2.068    BF1/delayLine_I_reg_0_7_7_7/WCLK
    SLICE_X108Y54        RAMS32                                       r  BF1/delayLine_I_reg_0_7_7_7/SP/CLK
                         clock pessimism             -0.503     1.565    
    SLICE_X108Y54        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.875    BF1/delayLine_I_reg_0_7_7_7/SP
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 130.000 }
Period(ns):         260.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         260.000     257.845    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         260.000     259.000    SLICE_X111Y70  I_out_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         260.000     259.000    SLICE_X111Y69  I_out_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         260.000     259.000    SLICE_X112Y71  I_out_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         260.000     259.000    SLICE_X113Y70  I_out_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         260.000     259.000    SLICE_X112Y70  I_out_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         260.000     259.000    SLICE_X112Y69  I_out_reg[14]/C
Min Period        n/a     FDCE/C      n/a            1.000         260.000     259.000    SLICE_X112Y70  I_out_reg[15]/C
Min Period        n/a     FDCE/C      n/a            1.000         260.000     259.000    SLICE_X112Y69  I_out_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         260.000     259.000    SLICE_X113Y69  I_out_reg[2]/C
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         130.000     128.750    SLICE_X108Y55  BF1/delayLine_I_reg_0_7_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         130.000     128.750    SLICE_X108Y55  BF1/delayLine_I_reg_0_7_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         130.000     128.750    SLICE_X108Y55  BF1/delayLine_I_reg_0_7_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         130.000     128.750    SLICE_X108Y55  BF1/delayLine_I_reg_0_7_1_1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         130.000     128.750    SLICE_X108Y54  BF1/delayLine_I_reg_0_7_6_6/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         130.000     128.750    SLICE_X108Y54  BF1/delayLine_I_reg_0_7_7_7/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         130.000     128.750    SLICE_X108Y54  BF1/delayLine_I_reg_0_7_8_8/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         130.000     128.750    SLICE_X108Y54  BF1/delayLine_I_reg_0_7_9_9/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         130.000     128.750    SLICE_X108Y49  BF1/delayLine_Q_reg_0_7_6_6/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         130.000     128.750    SLICE_X108Y49  BF1/delayLine_Q_reg_0_7_7_7/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         130.000     128.750    SLICE_X108Y55  BF1/delayLine_I_reg_0_7_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         130.000     128.750    SLICE_X108Y55  BF1/delayLine_I_reg_0_7_14_14/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         130.000     128.750    SLICE_X108Y55  BF1/delayLine_I_reg_0_7_15_15/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         130.000     128.750    SLICE_X108Y55  BF1/delayLine_I_reg_0_7_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         130.000     128.750    SLICE_X108Y54  BF1/delayLine_I_reg_0_7_6_6/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         130.000     128.750    SLICE_X108Y54  BF1/delayLine_I_reg_0_7_7_7/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         130.000     128.750    SLICE_X108Y54  BF1/delayLine_I_reg_0_7_8_8/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         130.000     128.750    SLICE_X108Y54  BF1/delayLine_I_reg_0_7_9_9/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         130.000     128.750    SLICE_X112Y49  BF1/delayLine_Q_reg_0_7_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         130.000     128.750    SLICE_X112Y49  BF1/delayLine_Q_reg_0_7_10_10/SP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack      229.616ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       17.302ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             229.616ns  (required time - arrival time)
  Source:                 rstn
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            ROM/cycleCounter_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        1.718ns  (logic 0.425ns (24.738%)  route 1.293ns (75.262%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            30.000ns
  Clock Path Skew:        1.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 261.522 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 30.000    30.000    
    P22                                               0.000    30.000 r  rstn (IN)
                         net (fo=0)                   0.000    30.000    rstn
    P22                  IBUF (Prop_ibuf_I_O)         0.369    30.369 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.383    30.752    BF4/rstn_IBUF
    SLICE_X113Y67        LUT1 (Prop_lut1_I0_O)        0.056    30.808 f  BF4/addGen[2]_i_2/O
                         net (fo=87, routed)          0.910    31.718    ROM/AR[0]
    SLICE_X101Y56        FDCE                                         f  ROM/cycleCounter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    Y19                                               0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.212   260.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674   260.886    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   260.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.610   261.522    ROM/clk_IBUF_BUFG
    SLICE_X101Y56        FDCE                                         r  ROM/cycleCounter_reg[0]/C
                         clock pessimism              0.000   261.522    
                         clock uncertainty           -0.035   261.487    
    SLICE_X101Y56        FDCE (Recov_fdce_C_CLR)     -0.153   261.334    ROM/cycleCounter_reg[0]
  -------------------------------------------------------------------
                         required time                        261.334    
                         arrival time                         -31.718    
  -------------------------------------------------------------------
                         slack                                229.616    

Slack (MET) :             229.616ns  (required time - arrival time)
  Source:                 rstn
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            ROM/cycleCounter_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        1.718ns  (logic 0.425ns (24.738%)  route 1.293ns (75.262%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            30.000ns
  Clock Path Skew:        1.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 261.522 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 30.000    30.000    
    P22                                               0.000    30.000 r  rstn (IN)
                         net (fo=0)                   0.000    30.000    rstn
    P22                  IBUF (Prop_ibuf_I_O)         0.369    30.369 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.383    30.752    BF4/rstn_IBUF
    SLICE_X113Y67        LUT1 (Prop_lut1_I0_O)        0.056    30.808 f  BF4/addGen[2]_i_2/O
                         net (fo=87, routed)          0.910    31.718    ROM/AR[0]
    SLICE_X101Y56        FDCE                                         f  ROM/cycleCounter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    Y19                                               0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.212   260.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674   260.886    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   260.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.610   261.522    ROM/clk_IBUF_BUFG
    SLICE_X101Y56        FDCE                                         r  ROM/cycleCounter_reg[1]/C
                         clock pessimism              0.000   261.522    
                         clock uncertainty           -0.035   261.487    
    SLICE_X101Y56        FDCE (Recov_fdce_C_CLR)     -0.153   261.334    ROM/cycleCounter_reg[1]
  -------------------------------------------------------------------
                         required time                        261.334    
                         arrival time                         -31.718    
  -------------------------------------------------------------------
                         slack                                229.616    

Slack (MET) :             229.616ns  (required time - arrival time)
  Source:                 rstn
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            ROM/cycleCounter_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        1.718ns  (logic 0.425ns (24.738%)  route 1.293ns (75.262%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            30.000ns
  Clock Path Skew:        1.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 261.522 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 30.000    30.000    
    P22                                               0.000    30.000 r  rstn (IN)
                         net (fo=0)                   0.000    30.000    rstn
    P22                  IBUF (Prop_ibuf_I_O)         0.369    30.369 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.383    30.752    BF4/rstn_IBUF
    SLICE_X113Y67        LUT1 (Prop_lut1_I0_O)        0.056    30.808 f  BF4/addGen[2]_i_2/O
                         net (fo=87, routed)          0.910    31.718    ROM/AR[0]
    SLICE_X101Y56        FDCE                                         f  ROM/cycleCounter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    Y19                                               0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.212   260.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674   260.886    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   260.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.610   261.522    ROM/clk_IBUF_BUFG
    SLICE_X101Y56        FDCE                                         r  ROM/cycleCounter_reg[2]/C
                         clock pessimism              0.000   261.522    
                         clock uncertainty           -0.035   261.487    
    SLICE_X101Y56        FDCE (Recov_fdce_C_CLR)     -0.153   261.334    ROM/cycleCounter_reg[2]
  -------------------------------------------------------------------
                         required time                        261.334    
                         arrival time                         -31.718    
  -------------------------------------------------------------------
                         slack                                229.616    

Slack (MET) :             229.616ns  (required time - arrival time)
  Source:                 rstn
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            ROM/cycleCounter_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        1.718ns  (logic 0.425ns (24.738%)  route 1.293ns (75.262%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            30.000ns
  Clock Path Skew:        1.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 261.522 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 30.000    30.000    
    P22                                               0.000    30.000 r  rstn (IN)
                         net (fo=0)                   0.000    30.000    rstn
    P22                  IBUF (Prop_ibuf_I_O)         0.369    30.369 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.383    30.752    BF4/rstn_IBUF
    SLICE_X113Y67        LUT1 (Prop_lut1_I0_O)        0.056    30.808 f  BF4/addGen[2]_i_2/O
                         net (fo=87, routed)          0.910    31.718    ROM/AR[0]
    SLICE_X101Y56        FDCE                                         f  ROM/cycleCounter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    Y19                                               0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.212   260.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674   260.886    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   260.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.610   261.522    ROM/clk_IBUF_BUFG
    SLICE_X101Y56        FDCE                                         r  ROM/cycleCounter_reg[3]/C
                         clock pessimism              0.000   261.522    
                         clock uncertainty           -0.035   261.487    
    SLICE_X101Y56        FDCE (Recov_fdce_C_CLR)     -0.153   261.334    ROM/cycleCounter_reg[3]
  -------------------------------------------------------------------
                         required time                        261.334    
                         arrival time                         -31.718    
  -------------------------------------------------------------------
                         slack                                229.616    

Slack (MET) :             229.616ns  (required time - arrival time)
  Source:                 rstn
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            ROM/cycleCounter_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        1.718ns  (logic 0.425ns (24.738%)  route 1.293ns (75.262%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            30.000ns
  Clock Path Skew:        1.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 261.522 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 30.000    30.000    
    P22                                               0.000    30.000 r  rstn (IN)
                         net (fo=0)                   0.000    30.000    rstn
    P22                  IBUF (Prop_ibuf_I_O)         0.369    30.369 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.383    30.752    BF4/rstn_IBUF
    SLICE_X113Y67        LUT1 (Prop_lut1_I0_O)        0.056    30.808 f  BF4/addGen[2]_i_2/O
                         net (fo=87, routed)          0.910    31.718    ROM/AR[0]
    SLICE_X101Y56        FDCE                                         f  ROM/cycleCounter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    Y19                                               0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.212   260.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674   260.886    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   260.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.610   261.522    ROM/clk_IBUF_BUFG
    SLICE_X101Y56        FDCE                                         r  ROM/cycleCounter_reg[4]/C
                         clock pessimism              0.000   261.522    
                         clock uncertainty           -0.035   261.487    
    SLICE_X101Y56        FDCE (Recov_fdce_C_CLR)     -0.153   261.334    ROM/cycleCounter_reg[4]
  -------------------------------------------------------------------
                         required time                        261.334    
                         arrival time                         -31.718    
  -------------------------------------------------------------------
                         slack                                229.616    

Slack (MET) :             229.695ns  (required time - arrival time)
  Source:                 rstn
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            BF2/addGen_reg[1]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        1.692ns  (logic 0.425ns (25.105%)  route 1.268ns (74.895%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            30.000ns
  Clock Path Skew:        1.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 261.549 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 30.000    30.000    
    P22                                               0.000    30.000 r  rstn (IN)
                         net (fo=0)                   0.000    30.000    rstn
    P22                  IBUF (Prop_ibuf_I_O)         0.369    30.369 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.383    30.752    BF4/rstn_IBUF
    SLICE_X113Y67        LUT1 (Prop_lut1_I0_O)        0.056    30.808 f  BF4/addGen[2]_i_2/O
                         net (fo=87, routed)          0.885    31.692    BF2/AR[0]
    SLICE_X106Y54        FDPE                                         f  BF2/addGen_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    Y19                                               0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.212   260.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674   260.886    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   260.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.637   261.549    BF2/clk_IBUF_BUFG
    SLICE_X106Y54        FDPE                                         r  BF2/addGen_reg[1]/C
                         clock pessimism              0.000   261.549    
                         clock uncertainty           -0.035   261.514    
    SLICE_X106Y54        FDPE (Recov_fdpe_C_PRE)     -0.126   261.388    BF2/addGen_reg[1]
  -------------------------------------------------------------------
                         required time                        261.388    
                         arrival time                         -31.692    
  -------------------------------------------------------------------
                         slack                                229.695    

Slack (MET) :             229.781ns  (required time - arrival time)
  Source:                 rstn
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            Q_out_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        1.571ns  (logic 0.425ns (27.051%)  route 1.146ns (72.949%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            30.000ns
  Clock Path Skew:        1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 261.540 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 30.000    30.000    
    P22                                               0.000    30.000 r  rstn (IN)
                         net (fo=0)                   0.000    30.000    rstn
    P22                  IBUF (Prop_ibuf_I_O)         0.369    30.369 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.383    30.752    BF4/rstn_IBUF
    SLICE_X113Y67        LUT1 (Prop_lut1_I0_O)        0.056    30.808 f  BF4/addGen[2]_i_2/O
                         net (fo=87, routed)          0.763    31.571    BF4_n_1
    SLICE_X110Y71        FDCE                                         f  Q_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    Y19                                               0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.212   260.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674   260.886    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   260.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.628   261.540    clk_IBUF_BUFG
    SLICE_X110Y71        FDCE                                         r  Q_out_reg[0]/C
                         clock pessimism              0.000   261.540    
                         clock uncertainty           -0.035   261.505    
    SLICE_X110Y71        FDCE (Recov_fdce_C_CLR)     -0.153   261.352    Q_out_reg[0]
  -------------------------------------------------------------------
                         required time                        261.352    
                         arrival time                         -31.571    
  -------------------------------------------------------------------
                         slack                                229.781    

Slack (MET) :             229.781ns  (required time - arrival time)
  Source:                 rstn
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            Q_out_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        1.571ns  (logic 0.425ns (27.051%)  route 1.146ns (72.949%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            30.000ns
  Clock Path Skew:        1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 261.540 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 30.000    30.000    
    P22                                               0.000    30.000 r  rstn (IN)
                         net (fo=0)                   0.000    30.000    rstn
    P22                  IBUF (Prop_ibuf_I_O)         0.369    30.369 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.383    30.752    BF4/rstn_IBUF
    SLICE_X113Y67        LUT1 (Prop_lut1_I0_O)        0.056    30.808 f  BF4/addGen[2]_i_2/O
                         net (fo=87, routed)          0.763    31.571    BF4_n_1
    SLICE_X110Y71        FDCE                                         f  Q_out_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    Y19                                               0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.212   260.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674   260.886    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   260.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.628   261.540    clk_IBUF_BUFG
    SLICE_X110Y71        FDCE                                         r  Q_out_reg[6]/C
                         clock pessimism              0.000   261.540    
                         clock uncertainty           -0.035   261.505    
    SLICE_X110Y71        FDCE (Recov_fdce_C_CLR)     -0.153   261.352    Q_out_reg[6]
  -------------------------------------------------------------------
                         required time                        261.352    
                         arrival time                         -31.571    
  -------------------------------------------------------------------
                         slack                                229.781    

Slack (MET) :             229.808ns  (required time - arrival time)
  Source:                 rstn
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            BF4/jCounter_reg[0]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        1.571ns  (logic 0.425ns (27.051%)  route 1.146ns (72.949%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            30.000ns
  Clock Path Skew:        1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 261.540 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 30.000    30.000    
    P22                                               0.000    30.000 r  rstn (IN)
                         net (fo=0)                   0.000    30.000    rstn
    P22                  IBUF (Prop_ibuf_I_O)         0.369    30.369 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.383    30.752    BF4/rstn_IBUF
    SLICE_X113Y67        LUT1 (Prop_lut1_I0_O)        0.056    30.808 f  BF4/addGen[2]_i_2/O
                         net (fo=87, routed)          0.763    31.571    BF4/AR[0]
    SLICE_X110Y71        FDPE                                         f  BF4/jCounter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    Y19                                               0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.212   260.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674   260.886    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   260.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.628   261.540    BF4/clk_IBUF_BUFG
    SLICE_X110Y71        FDPE                                         r  BF4/jCounter_reg[0]/C
                         clock pessimism              0.000   261.540    
                         clock uncertainty           -0.035   261.505    
    SLICE_X110Y71        FDPE (Recov_fdpe_C_PRE)     -0.126   261.379    BF4/jCounter_reg[0]
  -------------------------------------------------------------------
                         required time                        261.379    
                         arrival time                         -31.571    
  -------------------------------------------------------------------
                         slack                                229.808    

Slack (MET) :             229.808ns  (required time - arrival time)
  Source:                 rstn
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            BF4/jCounter_reg[1]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        1.571ns  (logic 0.425ns (27.051%)  route 1.146ns (72.949%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            30.000ns
  Clock Path Skew:        1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 261.540 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 30.000    30.000    
    P22                                               0.000    30.000 r  rstn (IN)
                         net (fo=0)                   0.000    30.000    rstn
    P22                  IBUF (Prop_ibuf_I_O)         0.369    30.369 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.383    30.752    BF4/rstn_IBUF
    SLICE_X113Y67        LUT1 (Prop_lut1_I0_O)        0.056    30.808 f  BF4/addGen[2]_i_2/O
                         net (fo=87, routed)          0.763    31.571    BF4/AR[0]
    SLICE_X110Y71        FDPE                                         f  BF4/jCounter_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    Y19                                               0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.212   260.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674   260.886    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   260.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.628   261.540    BF4/clk_IBUF_BUFG
    SLICE_X110Y71        FDPE                                         r  BF4/jCounter_reg[1]/C
                         clock pessimism              0.000   261.540    
                         clock uncertainty           -0.035   261.505    
    SLICE_X110Y71        FDPE (Recov_fdpe_C_PRE)     -0.126   261.379    BF4/jCounter_reg[1]
  -------------------------------------------------------------------
                         required time                        261.379    
                         arrival time                         -31.571    
  -------------------------------------------------------------------
                         slack                                229.808    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.302ns  (arrival time - required time)
  Source:                 rstn
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            BF3/cycleCounter_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.198ns  (logic 0.918ns (41.761%)  route 1.280ns (58.239%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            20.000ns
  Clock Path Skew:        5.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.069ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 20.000    20.000    
    P22                                               0.000    20.000 r  rstn (IN)
                         net (fo=0)                   0.000    20.000    rstn
    P22                  IBUF (Prop_ibuf_I_O)         0.818    20.818 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.709    21.527    BF4/rstn_IBUF
    SLICE_X113Y67        LUT1 (Prop_lut1_I0_O)        0.100    21.627 f  BF4/addGen[2]_i_2/O
                         net (fo=87, routed)          0.571    22.198    BF3/AR[0]
    SLICE_X103Y67        FDCE                                         f  BF3/cycleCounter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.779     5.069    BF3/clk_IBUF_BUFG
    SLICE_X103Y67        FDCE                                         r  BF3/cycleCounter_reg[1]/C
                         clock pessimism              0.000     5.069    
                         clock uncertainty            0.035     5.104    
    SLICE_X103Y67        FDCE (Remov_fdce_C_CLR)     -0.208     4.896    BF3/cycleCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.896    
                         arrival time                          22.198    
  -------------------------------------------------------------------
                         slack                                 17.302    

Slack (MET) :             17.302ns  (arrival time - required time)
  Source:                 rstn
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            BF3/cycleCounter_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.198ns  (logic 0.918ns (41.761%)  route 1.280ns (58.239%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            20.000ns
  Clock Path Skew:        5.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.069ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 20.000    20.000    
    P22                                               0.000    20.000 r  rstn (IN)
                         net (fo=0)                   0.000    20.000    rstn
    P22                  IBUF (Prop_ibuf_I_O)         0.818    20.818 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.709    21.527    BF4/rstn_IBUF
    SLICE_X113Y67        LUT1 (Prop_lut1_I0_O)        0.100    21.627 f  BF4/addGen[2]_i_2/O
                         net (fo=87, routed)          0.571    22.198    BF3/AR[0]
    SLICE_X103Y67        FDCE                                         f  BF3/cycleCounter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.779     5.069    BF3/clk_IBUF_BUFG
    SLICE_X103Y67        FDCE                                         r  BF3/cycleCounter_reg[2]/C
                         clock pessimism              0.000     5.069    
                         clock uncertainty            0.035     5.104    
    SLICE_X103Y67        FDCE (Remov_fdce_C_CLR)     -0.208     4.896    BF3/cycleCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.896    
                         arrival time                          22.198    
  -------------------------------------------------------------------
                         slack                                 17.302    

Slack (MET) :             17.334ns  (arrival time - required time)
  Source:                 rstn
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            I_out_reg[14]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.918ns (38.888%)  route 1.442ns (61.112%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            20.000ns
  Clock Path Skew:        5.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.146ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 20.000    20.000    
    P22                                               0.000    20.000 r  rstn (IN)
                         net (fo=0)                   0.000    20.000    rstn
    P22                  IBUF (Prop_ibuf_I_O)         0.818    20.818 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.709    21.527    BF4/rstn_IBUF
    SLICE_X113Y67        LUT1 (Prop_lut1_I0_O)        0.100    21.627 f  BF4/addGen[2]_i_2/O
                         net (fo=87, routed)          0.733    22.360    BF4_n_1
    SLICE_X112Y69        FDCE                                         f  I_out_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.856     5.146    clk_IBUF_BUFG
    SLICE_X112Y69        FDCE                                         r  I_out_reg[14]/C
                         clock pessimism              0.000     5.146    
                         clock uncertainty            0.035     5.181    
    SLICE_X112Y69        FDCE (Remov_fdce_C_CLR)     -0.155     5.026    I_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -5.026    
                         arrival time                          22.360    
  -------------------------------------------------------------------
                         slack                                 17.334    

Slack (MET) :             17.334ns  (arrival time - required time)
  Source:                 rstn
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            I_out_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.918ns (38.888%)  route 1.442ns (61.112%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            20.000ns
  Clock Path Skew:        5.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.146ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 20.000    20.000    
    P22                                               0.000    20.000 r  rstn (IN)
                         net (fo=0)                   0.000    20.000    rstn
    P22                  IBUF (Prop_ibuf_I_O)         0.818    20.818 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.709    21.527    BF4/rstn_IBUF
    SLICE_X113Y67        LUT1 (Prop_lut1_I0_O)        0.100    21.627 f  BF4/addGen[2]_i_2/O
                         net (fo=87, routed)          0.733    22.360    BF4_n_1
    SLICE_X112Y69        FDCE                                         f  I_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.856     5.146    clk_IBUF_BUFG
    SLICE_X112Y69        FDCE                                         r  I_out_reg[1]/C
                         clock pessimism              0.000     5.146    
                         clock uncertainty            0.035     5.181    
    SLICE_X112Y69        FDCE (Remov_fdce_C_CLR)     -0.155     5.026    I_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.026    
                         arrival time                          22.360    
  -------------------------------------------------------------------
                         slack                                 17.334    

Slack (MET) :             17.334ns  (arrival time - required time)
  Source:                 rstn
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            I_out_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.918ns (38.888%)  route 1.442ns (61.112%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            20.000ns
  Clock Path Skew:        5.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.146ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 20.000    20.000    
    P22                                               0.000    20.000 r  rstn (IN)
                         net (fo=0)                   0.000    20.000    rstn
    P22                  IBUF (Prop_ibuf_I_O)         0.818    20.818 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.709    21.527    BF4/rstn_IBUF
    SLICE_X113Y67        LUT1 (Prop_lut1_I0_O)        0.100    21.627 f  BF4/addGen[2]_i_2/O
                         net (fo=87, routed)          0.733    22.360    BF4_n_1
    SLICE_X112Y69        FDCE                                         f  I_out_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.856     5.146    clk_IBUF_BUFG
    SLICE_X112Y69        FDCE                                         r  I_out_reg[7]/C
                         clock pessimism              0.000     5.146    
                         clock uncertainty            0.035     5.181    
    SLICE_X112Y69        FDCE (Remov_fdce_C_CLR)     -0.155     5.026    I_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.026    
                         arrival time                          22.360    
  -------------------------------------------------------------------
                         slack                                 17.334    

Slack (MET) :             17.334ns  (arrival time - required time)
  Source:                 rstn
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            I_out_reg[9]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.918ns (38.888%)  route 1.442ns (61.112%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            20.000ns
  Clock Path Skew:        5.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.146ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 20.000    20.000    
    P22                                               0.000    20.000 r  rstn (IN)
                         net (fo=0)                   0.000    20.000    rstn
    P22                  IBUF (Prop_ibuf_I_O)         0.818    20.818 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.709    21.527    BF4/rstn_IBUF
    SLICE_X113Y67        LUT1 (Prop_lut1_I0_O)        0.100    21.627 f  BF4/addGen[2]_i_2/O
                         net (fo=87, routed)          0.733    22.360    BF4_n_1
    SLICE_X112Y69        FDCE                                         f  I_out_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.856     5.146    clk_IBUF_BUFG
    SLICE_X112Y69        FDCE                                         r  I_out_reg[9]/C
                         clock pessimism              0.000     5.146    
                         clock uncertainty            0.035     5.181    
    SLICE_X112Y69        FDCE (Remov_fdce_C_CLR)     -0.155     5.026    I_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.026    
                         arrival time                          22.360    
  -------------------------------------------------------------------
                         slack                                 17.334    

Slack (MET) :             17.334ns  (arrival time - required time)
  Source:                 rstn
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            Q_out_reg[13]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.918ns (38.888%)  route 1.442ns (61.112%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            20.000ns
  Clock Path Skew:        5.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.146ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 20.000    20.000    
    P22                                               0.000    20.000 r  rstn (IN)
                         net (fo=0)                   0.000    20.000    rstn
    P22                  IBUF (Prop_ibuf_I_O)         0.818    20.818 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.709    21.527    BF4/rstn_IBUF
    SLICE_X113Y67        LUT1 (Prop_lut1_I0_O)        0.100    21.627 f  BF4/addGen[2]_i_2/O
                         net (fo=87, routed)          0.733    22.360    BF4_n_1
    SLICE_X112Y69        FDCE                                         f  Q_out_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.856     5.146    clk_IBUF_BUFG
    SLICE_X112Y69        FDCE                                         r  Q_out_reg[13]/C
                         clock pessimism              0.000     5.146    
                         clock uncertainty            0.035     5.181    
    SLICE_X112Y69        FDCE (Remov_fdce_C_CLR)     -0.155     5.026    Q_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -5.026    
                         arrival time                          22.360    
  -------------------------------------------------------------------
                         slack                                 17.334    

Slack (MET) :             17.334ns  (arrival time - required time)
  Source:                 rstn
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            Q_out_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.918ns (38.888%)  route 1.442ns (61.112%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            20.000ns
  Clock Path Skew:        5.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.146ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 20.000    20.000    
    P22                                               0.000    20.000 r  rstn (IN)
                         net (fo=0)                   0.000    20.000    rstn
    P22                  IBUF (Prop_ibuf_I_O)         0.818    20.818 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.709    21.527    BF4/rstn_IBUF
    SLICE_X113Y67        LUT1 (Prop_lut1_I0_O)        0.100    21.627 f  BF4/addGen[2]_i_2/O
                         net (fo=87, routed)          0.733    22.360    BF4_n_1
    SLICE_X112Y69        FDCE                                         f  Q_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.856     5.146    clk_IBUF_BUFG
    SLICE_X112Y69        FDCE                                         r  Q_out_reg[2]/C
                         clock pessimism              0.000     5.146    
                         clock uncertainty            0.035     5.181    
    SLICE_X112Y69        FDCE (Remov_fdce_C_CLR)     -0.155     5.026    Q_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.026    
                         arrival time                          22.360    
  -------------------------------------------------------------------
                         slack                                 17.334    

Slack (MET) :             17.334ns  (arrival time - required time)
  Source:                 rstn
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            Q_out_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.918ns (38.888%)  route 1.442ns (61.112%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            20.000ns
  Clock Path Skew:        5.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.146ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 20.000    20.000    
    P22                                               0.000    20.000 r  rstn (IN)
                         net (fo=0)                   0.000    20.000    rstn
    P22                  IBUF (Prop_ibuf_I_O)         0.818    20.818 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.709    21.527    BF4/rstn_IBUF
    SLICE_X113Y67        LUT1 (Prop_lut1_I0_O)        0.100    21.627 f  BF4/addGen[2]_i_2/O
                         net (fo=87, routed)          0.733    22.360    BF4_n_1
    SLICE_X112Y69        FDCE                                         f  Q_out_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.856     5.146    clk_IBUF_BUFG
    SLICE_X112Y69        FDCE                                         r  Q_out_reg[4]/C
                         clock pessimism              0.000     5.146    
                         clock uncertainty            0.035     5.181    
    SLICE_X112Y69        FDCE (Remov_fdce_C_CLR)     -0.155     5.026    Q_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.026    
                         arrival time                          22.360    
  -------------------------------------------------------------------
                         slack                                 17.334    

Slack (MET) :             17.334ns  (arrival time - required time)
  Source:                 rstn
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            Q_out_reg[8]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.918ns (38.888%)  route 1.442ns (61.112%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            20.000ns
  Clock Path Skew:        5.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.146ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 20.000    20.000    
    P22                                               0.000    20.000 r  rstn (IN)
                         net (fo=0)                   0.000    20.000    rstn
    P22                  IBUF (Prop_ibuf_I_O)         0.818    20.818 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.709    21.527    BF4/rstn_IBUF
    SLICE_X113Y67        LUT1 (Prop_lut1_I0_O)        0.100    21.627 f  BF4/addGen[2]_i_2/O
                         net (fo=87, routed)          0.733    22.360    BF4_n_1
    SLICE_X112Y69        FDCE                                         f  Q_out_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.856     5.146    clk_IBUF_BUFG
    SLICE_X112Y69        FDCE                                         r  Q_out_reg[8]/C
                         clock pessimism              0.000     5.146    
                         clock uncertainty            0.035     5.181    
    SLICE_X112Y69        FDCE (Remov_fdce_C_CLR)     -0.155     5.026    Q_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.026    
                         arrival time                          22.360    
  -------------------------------------------------------------------
                         slack                                 17.334    





