# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../verilog_v2.srcs/sources_1/new" \
"../../../../verilog_v2.srcs/sources_1/new/testbench.sv" \
"../../../../verilog_v2.srcs/sources_1/new/PE.sv" \
"../../../../verilog_v2.srcs/sources_1/new/sDTW.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
