

================================================================
== Vitis HLS Report for 'ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2'
================================================================
* Date:           Tue Feb 25 14:23:54 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SDA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p_CIV-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.937 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9218|     9218|  92.180 us|  92.180 us|  9218|  9218|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_268_1_VITIS_LOOP_271_2  |     9216|     9216|         2|          1|          1|  9216|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     109|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     225|    -|
|Register             |        -|     -|       41|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       41|     334|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln268_fu_264_p2               |         +|   0|  0|  39|          32|           1|
    |add_ln271_fu_291_p2               |         +|   0|  0|  10|           3|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln268_fu_259_p2              |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln271_fu_273_p2              |      icmp|   0|  0|  12|           3|           4|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |select_ln268_fu_279_p3            |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 109|          74|          43|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |Conv_SA_W_0_0_blk_n      |   9|          2|    1|          2|
    |Conv_SA_W_0_1_blk_n      |   9|          2|    1|          2|
    |Conv_SA_W_0_2_blk_n      |   9|          2|    1|          2|
    |Conv_SA_W_0_3_blk_n      |   9|          2|    1|          2|
    |Conv_SA_W_1_0_blk_n      |   9|          2|    1|          2|
    |Conv_SA_W_1_1_blk_n      |   9|          2|    1|          2|
    |Conv_SA_W_1_2_blk_n      |   9|          2|    1|          2|
    |Conv_SA_W_1_3_blk_n      |   9|          2|    1|          2|
    |Conv_SA_W_2_0_blk_n      |   9|          2|    1|          2|
    |Conv_SA_W_2_1_blk_n      |   9|          2|    1|          2|
    |Conv_SA_W_2_2_blk_n      |   9|          2|    1|          2|
    |Conv_SA_W_2_3_blk_n      |   9|          2|    1|          2|
    |Conv_SA_W_3_0_blk_n      |   9|          2|    1|          2|
    |Conv_SA_W_3_1_blk_n      |   9|          2|    1|          2|
    |Conv_SA_W_3_2_blk_n      |   9|          2|    1|          2|
    |Conv_SA_W_3_3_blk_n      |   9|          2|    1|          2|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |c_fu_96                  |   9|          2|    3|          6|
    |fifo_conv_w_0_blk_n      |   9|          2|    1|          2|
    |fifo_conv_w_1_blk_n      |   9|          2|    1|          2|
    |fifo_conv_w_2_blk_n      |   9|          2|    1|          2|
    |fifo_conv_w_3_blk_n      |   9|          2|    1|          2|
    |indvar_flatten_fu_100    |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 225|         50|   58|        116|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |c_fu_96                  |   3|   0|    3|          0|
    |indvar_flatten_fu_100    |  32|   0|   32|          0|
    |trunc_ln271_reg_481      |   2|   0|    2|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  41|   0|   41|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+-----------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2|  return value|
|fifo_conv_w_2_dout     |   in|  128|     ap_fifo|                                                 fifo_conv_w_2|       pointer|
|fifo_conv_w_2_empty_n  |   in|    1|     ap_fifo|                                                 fifo_conv_w_2|       pointer|
|fifo_conv_w_2_read     |  out|    1|     ap_fifo|                                                 fifo_conv_w_2|       pointer|
|Conv_SA_W_0_2_din      |  out|   32|     ap_fifo|                                                 Conv_SA_W_0_2|       pointer|
|Conv_SA_W_0_2_full_n   |   in|    1|     ap_fifo|                                                 Conv_SA_W_0_2|       pointer|
|Conv_SA_W_0_2_write    |  out|    1|     ap_fifo|                                                 Conv_SA_W_0_2|       pointer|
|Conv_SA_W_1_2_din      |  out|   32|     ap_fifo|                                                 Conv_SA_W_1_2|       pointer|
|Conv_SA_W_1_2_full_n   |   in|    1|     ap_fifo|                                                 Conv_SA_W_1_2|       pointer|
|Conv_SA_W_1_2_write    |  out|    1|     ap_fifo|                                                 Conv_SA_W_1_2|       pointer|
|Conv_SA_W_2_2_din      |  out|   32|     ap_fifo|                                                 Conv_SA_W_2_2|       pointer|
|Conv_SA_W_2_2_full_n   |   in|    1|     ap_fifo|                                                 Conv_SA_W_2_2|       pointer|
|Conv_SA_W_2_2_write    |  out|    1|     ap_fifo|                                                 Conv_SA_W_2_2|       pointer|
|Conv_SA_W_3_2_din      |  out|   32|     ap_fifo|                                                 Conv_SA_W_3_2|       pointer|
|Conv_SA_W_3_2_full_n   |   in|    1|     ap_fifo|                                                 Conv_SA_W_3_2|       pointer|
|Conv_SA_W_3_2_write    |  out|    1|     ap_fifo|                                                 Conv_SA_W_3_2|       pointer|
|fifo_conv_w_1_dout     |   in|  128|     ap_fifo|                                                 fifo_conv_w_1|       pointer|
|fifo_conv_w_1_empty_n  |   in|    1|     ap_fifo|                                                 fifo_conv_w_1|       pointer|
|fifo_conv_w_1_read     |  out|    1|     ap_fifo|                                                 fifo_conv_w_1|       pointer|
|Conv_SA_W_0_1_din      |  out|   32|     ap_fifo|                                                 Conv_SA_W_0_1|       pointer|
|Conv_SA_W_0_1_full_n   |   in|    1|     ap_fifo|                                                 Conv_SA_W_0_1|       pointer|
|Conv_SA_W_0_1_write    |  out|    1|     ap_fifo|                                                 Conv_SA_W_0_1|       pointer|
|Conv_SA_W_1_1_din      |  out|   32|     ap_fifo|                                                 Conv_SA_W_1_1|       pointer|
|Conv_SA_W_1_1_full_n   |   in|    1|     ap_fifo|                                                 Conv_SA_W_1_1|       pointer|
|Conv_SA_W_1_1_write    |  out|    1|     ap_fifo|                                                 Conv_SA_W_1_1|       pointer|
|Conv_SA_W_2_1_din      |  out|   32|     ap_fifo|                                                 Conv_SA_W_2_1|       pointer|
|Conv_SA_W_2_1_full_n   |   in|    1|     ap_fifo|                                                 Conv_SA_W_2_1|       pointer|
|Conv_SA_W_2_1_write    |  out|    1|     ap_fifo|                                                 Conv_SA_W_2_1|       pointer|
|Conv_SA_W_3_1_din      |  out|   32|     ap_fifo|                                                 Conv_SA_W_3_1|       pointer|
|Conv_SA_W_3_1_full_n   |   in|    1|     ap_fifo|                                                 Conv_SA_W_3_1|       pointer|
|Conv_SA_W_3_1_write    |  out|    1|     ap_fifo|                                                 Conv_SA_W_3_1|       pointer|
|fifo_conv_w_0_dout     |   in|  128|     ap_fifo|                                                 fifo_conv_w_0|       pointer|
|fifo_conv_w_0_empty_n  |   in|    1|     ap_fifo|                                                 fifo_conv_w_0|       pointer|
|fifo_conv_w_0_read     |  out|    1|     ap_fifo|                                                 fifo_conv_w_0|       pointer|
|Conv_SA_W_0_0_din      |  out|   32|     ap_fifo|                                                 Conv_SA_W_0_0|       pointer|
|Conv_SA_W_0_0_full_n   |   in|    1|     ap_fifo|                                                 Conv_SA_W_0_0|       pointer|
|Conv_SA_W_0_0_write    |  out|    1|     ap_fifo|                                                 Conv_SA_W_0_0|       pointer|
|Conv_SA_W_1_0_din      |  out|   32|     ap_fifo|                                                 Conv_SA_W_1_0|       pointer|
|Conv_SA_W_1_0_full_n   |   in|    1|     ap_fifo|                                                 Conv_SA_W_1_0|       pointer|
|Conv_SA_W_1_0_write    |  out|    1|     ap_fifo|                                                 Conv_SA_W_1_0|       pointer|
|Conv_SA_W_2_0_din      |  out|   32|     ap_fifo|                                                 Conv_SA_W_2_0|       pointer|
|Conv_SA_W_2_0_full_n   |   in|    1|     ap_fifo|                                                 Conv_SA_W_2_0|       pointer|
|Conv_SA_W_2_0_write    |  out|    1|     ap_fifo|                                                 Conv_SA_W_2_0|       pointer|
|Conv_SA_W_3_0_din      |  out|   32|     ap_fifo|                                                 Conv_SA_W_3_0|       pointer|
|Conv_SA_W_3_0_full_n   |   in|    1|     ap_fifo|                                                 Conv_SA_W_3_0|       pointer|
|Conv_SA_W_3_0_write    |  out|    1|     ap_fifo|                                                 Conv_SA_W_3_0|       pointer|
|fifo_conv_w_3_dout     |   in|  128|     ap_fifo|                                                 fifo_conv_w_3|       pointer|
|fifo_conv_w_3_empty_n  |   in|    1|     ap_fifo|                                                 fifo_conv_w_3|       pointer|
|fifo_conv_w_3_read     |  out|    1|     ap_fifo|                                                 fifo_conv_w_3|       pointer|
|Conv_SA_W_0_3_din      |  out|   32|     ap_fifo|                                                 Conv_SA_W_0_3|       pointer|
|Conv_SA_W_0_3_full_n   |   in|    1|     ap_fifo|                                                 Conv_SA_W_0_3|       pointer|
|Conv_SA_W_0_3_write    |  out|    1|     ap_fifo|                                                 Conv_SA_W_0_3|       pointer|
|Conv_SA_W_1_3_din      |  out|   32|     ap_fifo|                                                 Conv_SA_W_1_3|       pointer|
|Conv_SA_W_1_3_full_n   |   in|    1|     ap_fifo|                                                 Conv_SA_W_1_3|       pointer|
|Conv_SA_W_1_3_write    |  out|    1|     ap_fifo|                                                 Conv_SA_W_1_3|       pointer|
|Conv_SA_W_2_3_din      |  out|   32|     ap_fifo|                                                 Conv_SA_W_2_3|       pointer|
|Conv_SA_W_2_3_full_n   |   in|    1|     ap_fifo|                                                 Conv_SA_W_2_3|       pointer|
|Conv_SA_W_2_3_write    |  out|    1|     ap_fifo|                                                 Conv_SA_W_2_3|       pointer|
|Conv_SA_W_3_3_din      |  out|   32|     ap_fifo|                                                 Conv_SA_W_3_3|       pointer|
|Conv_SA_W_3_3_full_n   |   in|    1|     ap_fifo|                                                 Conv_SA_W_3_3|       pointer|
|Conv_SA_W_3_3_write    |  out|    1|     ap_fifo|                                                 Conv_SA_W_3_3|       pointer|
|zext_ln268             |   in|   32|     ap_none|                                                    zext_ln268|        scalar|
+-----------------------+-----+-----+------------+--------------------------------------------------------------+--------------+

