[IMPORTS]

[PORTS]
clk=1
reset=1
dsp_addr=EMIF_ADDR_WIDTH
dsp_data_out=EMIF_DATA_WIDTH
dsp_data_in=EMIF_DATA_WIDTH
dsp_wr=1
comparator_in=1
update_in=1
pwm_out=1
value_out=FPGA_REG_WIDTH
map_base=$

[REGISTERS]
cs=FPGA_REG_WIDTH,rw
delta=FPGA_REG_WIDTH,rw
high=FPGA_REG_WIDTH,rw
low=FPGA_REG_WIDTH,rw
slope=FPGA_REG_WIDTH,rw

[cs]
run=1
cont=1
pwm_enable=1
use_comparator=1
pwm_out=1
pwm_invert=1
