# 512-Bit-SRAM
Design of an 512-Bit SRAM using Cadence

## Requirement

The SRAM architecture is shown below,

<img src="Images/Architecture.PNG" width="500">

The SRAM had two main components.  
1. Sense Amplifier  

<img src="Images/Sense.PNG" width="200">

2. Write data path  

<img src="Images/write.PNG" width="200">  

One bit SRAM,

<img src="Images/ibsram.PNG" width="500">
