<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>nucleo-dynamixel: Dynamixel-MX106/mbed/TARGET_NUCLEO_F446RE/core_caFunc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">nucleo-dynamixel
   &#160;<span id="projectnumber">0.0.1</span>
   </div>
   <div id="projectbrief">A library for controlling dynamixel servomotors, designed for nucleo stm32</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('core__ca_func_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">core_caFunc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="core__ca_func_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**************************************************************************/</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/* Copyright (c) 2009 - 2013 ARM LIMITED</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">   All rights reserved.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">   Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">   modification, are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">   - Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">     notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">   - Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">     notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">     documentation and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">   - Neither the name of ARM nor the names of its contributors may be used</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">     to endorse or promote products derived from this software without</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">     specific prior written permission.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">   *</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">   POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">   ---------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#ifndef __CORE_CAFUNC_H__</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define __CORE_CAFUNC_H__</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">/* ###########################  Core Function Access  ########################### */</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#if   defined ( __CC_ARM ) </span><span class="comment">/*------------------RealView Compiler -----------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/* ARM armcc specific functions */</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#if (__ARMCC_VERSION &lt; 400677)</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">  #error &quot;Please use ARM Compiler Toolchain V4.0.677 or later!&quot;</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define MODE_USR 0x10</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define MODE_FIQ 0x11</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define MODE_IRQ 0x12</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define MODE_SVC 0x13</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define MODE_MON 0x16</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define MODE_ABT 0x17</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define MODE_HYP 0x1A</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define MODE_UND 0x1B</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define MODE_SYS 0x1F</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;__STATIC_INLINE uint32_t __get_APSR(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;{</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <span class="keyword">register</span> uint32_t __regAPSR          __ASM(<span class="stringliteral">&quot;apsr&quot;</span>);</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <span class="keywordflow">return</span>(__regAPSR);</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;}</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;__STATIC_INLINE uint32_t __get_CPSR(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;{</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <span class="keyword">register</span> uint32_t __regCPSR          __ASM(<span class="stringliteral">&quot;cpsr&quot;</span>);</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <span class="keywordflow">return</span>(__regCPSR);</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;}</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="keyword">register</span> uint32_t __regSP              __ASM(<span class="stringliteral">&quot;sp&quot;</span>);</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> __set_SP(uint32_t topOfStack)</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;{</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    __regSP = topOfStack;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;}</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="keyword">register</span> uint32_t __reglr         __ASM(<span class="stringliteral">&quot;lr&quot;</span>);</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;__STATIC_INLINE uint32_t __get_LR(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;{</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <span class="keywordflow">return</span>(__reglr);</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;}</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> __set_LR(uint32_t lr)</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;{</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  __reglr = lr;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;}</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;__STATIC_ASM <span class="keywordtype">void</span> __set_PSP(uint32_t topOfProcStack)</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;{</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    ARM</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    PRESERVE8</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    BIC     R0, R0, #7  ;ensure stack is 8-byte aligned</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    MRS     R1, CPSR</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    CPS     #MODE_SYS   ;no effect in USR mode</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    MOV     SP, R0</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    MSR     CPSR_c, R1  ;no effect in USR mode</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    ISB</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    BX      LR</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;}</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;__STATIC_ASM <span class="keywordtype">void</span> __set_CPS_USR(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;{</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    ARM </div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    CPS  #MODE_USR  </div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    BX   LR</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;}</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define __enable_fault_irq                __enable_fiq</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define __disable_fault_irq               __disable_fiq</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;__STATIC_INLINE uint32_t __get_FPSCR(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;{</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#if (__FPU_PRESENT == 1) &amp;&amp; (__FPU_USED == 1)</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <span class="keyword">register</span> uint32_t __regfpscr         __ASM(<span class="stringliteral">&quot;fpscr&quot;</span>);</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <span class="keywordflow">return</span>(__regfpscr);</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;   <span class="keywordflow">return</span>(0);</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;}</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> __set_FPSCR(uint32_t fpscr)</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;{</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#if (__FPU_PRESENT == 1) &amp;&amp; (__FPU_USED == 1)</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <span class="keyword">register</span> uint32_t __regfpscr         __ASM(<span class="stringliteral">&quot;fpscr&quot;</span>);</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  __regfpscr = (fpscr);</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;}</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;__STATIC_INLINE uint32_t __get_FPEXC(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;{</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#if (__FPU_PRESENT == 1)</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  <span class="keyword">register</span> uint32_t __regfpexc         __ASM(<span class="stringliteral">&quot;fpexc&quot;</span>);</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  <span class="keywordflow">return</span>(__regfpexc);</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;   <span class="keywordflow">return</span>(0);</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;}</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> __set_FPEXC(uint32_t fpexc)</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;{</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#if (__FPU_PRESENT == 1)</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <span class="keyword">register</span> uint32_t __regfpexc         __ASM(<span class="stringliteral">&quot;fpexc&quot;</span>);</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  __regfpexc = (fpexc);</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;}</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;__STATIC_INLINE uint32_t __get_CPACR(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;{</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    <span class="keyword">register</span> uint32_t __regCPACR         __ASM(<span class="stringliteral">&quot;cp15:0:c1:c0:2&quot;</span>);</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    <span class="keywordflow">return</span> __regCPACR;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;}</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> __set_CPACR(uint32_t cpacr)</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;{</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    <span class="keyword">register</span> uint32_t __regCPACR         __ASM(<span class="stringliteral">&quot;cp15:0:c1:c0:2&quot;</span>);</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    __regCPACR = cpacr;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    __ISB();</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;}</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;__STATIC_INLINE uint32_t __get_CBAR() {</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    <span class="keyword">register</span> uint32_t __regCBAR         __ASM(<span class="stringliteral">&quot;cp15:4:c15:c0:0&quot;</span>);</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    <span class="keywordflow">return</span>(__regCBAR);</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;}</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;__STATIC_INLINE uint32_t __get_TTBR0() {</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    <span class="keyword">register</span> uint32_t __regTTBR0        __ASM(<span class="stringliteral">&quot;cp15:0:c2:c0:0&quot;</span>);</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    <span class="keywordflow">return</span>(__regTTBR0);</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;}</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> __set_TTBR0(uint32_t ttbr0) {</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    <span class="keyword">register</span> uint32_t __regTTBR0        __ASM(<span class="stringliteral">&quot;cp15:0:c2:c0:0&quot;</span>);</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    __regTTBR0 = ttbr0;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    __ISB();</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;}</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;__STATIC_INLINE uint32_t __get_DACR() {</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    <span class="keyword">register</span> uint32_t __regDACR         __ASM(<span class="stringliteral">&quot;cp15:0:c3:c0:0&quot;</span>);</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    <span class="keywordflow">return</span>(__regDACR);</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;}</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> __set_DACR(uint32_t dacr) {</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    <span class="keyword">register</span> uint32_t __regDACR         __ASM(<span class="stringliteral">&quot;cp15:0:c3:c0:0&quot;</span>);</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    __regDACR = dacr;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    __ISB();</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;}</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">/******************************** Cache and BTAC enable  ****************************************************/</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> __set_SCTLR(uint32_t sctlr)</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;{</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    <span class="keyword">register</span> uint32_t __regSCTLR         __ASM(<span class="stringliteral">&quot;cp15:0:c1:c0:0&quot;</span>);</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    __regSCTLR = sctlr;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;}</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;__STATIC_INLINE uint32_t __get_SCTLR() {</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;    <span class="keyword">register</span> uint32_t __regSCTLR         __ASM(<span class="stringliteral">&quot;cp15:0:c1:c0:0&quot;</span>);</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    <span class="keywordflow">return</span>(__regSCTLR);</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;}</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> __enable_caches(<span class="keywordtype">void</span>) {</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;    <span class="comment">// Set I bit 12 to enable I Cache</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    <span class="comment">// Set C bit  2 to enable D Cache</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;    __set_SCTLR( __get_SCTLR() | (1 &lt;&lt; 12) | (1 &lt;&lt; 2));</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;}</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> __disable_caches(<span class="keywordtype">void</span>) {</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;    <span class="comment">// Clear I bit 12 to disable I Cache</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;    <span class="comment">// Clear C bit  2 to disable D Cache</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    __set_SCTLR( __get_SCTLR() &amp; ~(1 &lt;&lt; 12) &amp; ~(1 &lt;&lt; 2));</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;    __ISB();</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;}</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> __enable_btac(<span class="keywordtype">void</span>) {</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    <span class="comment">// Set Z bit 11 to enable branch prediction</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;    __set_SCTLR( __get_SCTLR() | (1 &lt;&lt; 11));</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;    __ISB();</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;}</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> __disable_btac(<span class="keywordtype">void</span>) {</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    <span class="comment">// Clear Z bit 11 to disable branch prediction</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;    __set_SCTLR( __get_SCTLR() &amp; ~(1 &lt;&lt; 11));</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;}</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> __enable_mmu(<span class="keywordtype">void</span>) {</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;    <span class="comment">// Set M bit 0 to enable the MMU</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;    <span class="comment">// Set AFE bit to enable simplified access permissions model</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    <span class="comment">// Clear TRE bit to disable TEX remap and A bit to disable strict alignment fault checking</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;    __set_SCTLR( (__get_SCTLR() &amp; ~(1 &lt;&lt; 28) &amp; ~(1 &lt;&lt; 1)) | 1 | (1 &lt;&lt; 29));</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;    __ISB();</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;}</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> __disable_mmu(<span class="keywordtype">void</span>) {</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;    <span class="comment">// Clear M bit 0 to disable the MMU</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    __set_SCTLR( __get_SCTLR() &amp; ~1);</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;    __ISB();</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;}</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment">/******************************** TLB maintenance operations ************************************************/</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> __ca9u_inv_tlb_all(<span class="keywordtype">void</span>) {</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;    <span class="keyword">register</span> uint32_t __TLBIALL         __ASM(<span class="stringliteral">&quot;cp15:0:c8:c7:0&quot;</span>);</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;    __TLBIALL = 0;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;    __DSB();</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;    __ISB();</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;}</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment">/******************************** BTB maintenance operations ************************************************/</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> __v7_inv_btac(<span class="keywordtype">void</span>) {</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;    <span class="keyword">register</span> uint32_t __BPIALL          __ASM(<span class="stringliteral">&quot;cp15:0:c7:c5:6&quot;</span>);</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;    __BPIALL  = 0;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;    __DSB();     <span class="comment">//ensure completion of the invalidation</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;    __ISB();     <span class="comment">//ensure instruction fetch path sees new state</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;}</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">/******************************** L1 cache operations ******************************************************/</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> __v7_inv_icache_all(<span class="keywordtype">void</span>) {</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;    <span class="keyword">register</span> uint32_t __ICIALLU         __ASM(<span class="stringliteral">&quot;cp15:0:c7:c5:0&quot;</span>);</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;    __ICIALLU = 0;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;    __DSB();     <span class="comment">//ensure completion of the invalidation</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;    __ISB();     <span class="comment">//ensure instruction fetch path sees new I cache state</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;}</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> __v7_clean_dcache_mva(<span class="keywordtype">void</span> *va) {</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;    <span class="keyword">register</span> uint32_t __DCCMVAC         __ASM(<span class="stringliteral">&quot;cp15:0:c7:c10:1&quot;</span>);</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;    __DCCMVAC = (uint32_t)va;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;    __DMB();     <span class="comment">//ensure the ordering of data cache maintenance operations and their effects</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;}</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> __v7_inv_dcache_mva(<span class="keywordtype">void</span> *va) {</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;    <span class="keyword">register</span> uint32_t __DCIMVAC         __ASM(<span class="stringliteral">&quot;cp15:0:c7:c6:1&quot;</span>);</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;    __DCIMVAC = (uint32_t)va;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;    __DMB();     <span class="comment">//ensure the ordering of data cache maintenance operations and their effects</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;}</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> __v7_clean_inv_dcache_mva(<span class="keywordtype">void</span> *va) {</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    <span class="keyword">register</span> uint32_t __DCCIMVAC        __ASM(<span class="stringliteral">&quot;cp15:0:c7:c14:1&quot;</span>);</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;    __DCCIMVAC = (uint32_t)va;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    __DMB();     <span class="comment">//ensure the ordering of data cache maintenance operations and their effects</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;}</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#pragma push</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">#pragma arm</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;__STATIC_ASM <span class="keywordtype">void</span> __v7_all_cache(uint32_t op) {</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;        ARM </div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;        PUSH    {R4-R11}</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;        MRC     p15, 1, R6, c0, c0, 1      <span class="comment">// Read CLIDR</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;        ANDS    R3, R6, #0x07000000        <span class="comment">// Extract coherency level</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;        MOV     R3, R3, LSR #23            <span class="comment">// Total cache levels &lt;&lt; 1</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;        BEQ     Finished                   <span class="comment">// If 0, no need to clean</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;        MOV     R10, #0                    <span class="comment">// R10 holds current cache level &lt;&lt; 1</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;Loop1   ADD     R2, R10, R10, LSR #1       <span class="comment">// R2 holds cache &quot;Set&quot; position</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;        MOV     R1, R6, LSR R2             <span class="comment">// Bottom 3 bits are the Cache-type for this level</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;        AND     R1, R1, #7                 <span class="comment">// Isolate those lower 3 bits</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;        CMP     R1, #2</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;        BLT     Skip                       <span class="comment">// No cache or only instruction cache at this level</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;        MCR     p15, 2, R10, c0, c0, 0     <span class="comment">// Write the Cache Size selection register</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;        ISB                                <span class="comment">// ISB to sync the change to the CacheSizeID reg</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;        MRC     p15, 1, R1, c0, c0, 0      <span class="comment">// Reads current Cache Size ID register</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;        AND     R2, R1, #7                 <span class="comment">// Extract the line length field</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;        ADD     R2, R2, #4                 <span class="comment">// Add 4 for the line length offset (log2 16 bytes)</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;        LDR     R4, =0x3FF</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;        ANDS    R4, R4, R1, LSR #3         <span class="comment">// R4 is the max number on the way size (right aligned)</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;        CLZ     R5, R4                     <span class="comment">// R5 is the bit position of the way size increment</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;        LDR     R7, =0x7FFF</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;        ANDS    R7, R7, R1, LSR #13        <span class="comment">// R7 is the max number of the index size (right aligned)</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;Loop2   MOV     R9, R4                     <span class="comment">// R9 working copy of the max way size (right aligned)</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;Loop3   ORR     R11, R10, R9, LSL R5       <span class="comment">// Factor in the Way number and cache number into R11</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;        ORR     R11, R11, R7, LSL R2       <span class="comment">// Factor in the Set number</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;        CMP     R0, #0</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;        BNE     Dccsw</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;        MCR     p15, 0, R11, c7, c6, 2     <span class="comment">// DCISW. Invalidate by Set/Way</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;        B       cont</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;Dccsw   CMP     R0, #1</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;        BNE     Dccisw</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;        MCR     p15, 0, R11, c7, c10, 2    <span class="comment">// DCCSW. Clean by Set/Way</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;        B       cont</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;Dccisw  MCR     p15, 0, R11, c7, c14, 2    <span class="comment">// DCCISW. Clean and Invalidate by Set/Way</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;cont    SUBS    R9, R9, #1                 <span class="comment">// Decrement the Way number</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;        BGE     Loop3</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;        SUBS    R7, R7, #1                 <span class="comment">// Decrement the Set number</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;        BGE     Loop2</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;Skip    ADD     R10, R10, #2               <span class="comment">// Increment the cache number</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;        CMP     R3, R10</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;        BGT     Loop1</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;Finished</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;        DSB</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;        POP    {R4-R11}</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;        BX     lr</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;}</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor">#pragma pop</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> __v7_inv_dcache_all(<span class="keywordtype">void</span>) {</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;    __v7_all_cache(0);</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;}</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> __v7_clean_dcache_all(<span class="keywordtype">void</span>) {</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;    __v7_all_cache(1);</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;}</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> __v7_clean_inv_dcache_all(<span class="keywordtype">void</span>) {</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;    __v7_all_cache(2);</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;}</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="core__ca__mmu_8h.html">core_ca_mmu.h</a>&quot;</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor">#elif (defined (__ICCARM__)) </span><span class="comment">/*---------------- ICC Compiler ---------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor">#define __inline inline</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="keyword">inline</span> <span class="keyword">static</span> uint32_t __disable_irq_iar() {</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;  <span class="keywordtype">int</span> irq_dis = __get_CPSR() &amp; 0x80;      <span class="comment">// 7bit CPSR.I</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;  __disable_irq();</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;  <span class="keywordflow">return</span> irq_dis;</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;}</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">#define MODE_USR 0x10</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor">#define MODE_FIQ 0x11</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor">#define MODE_IRQ 0x12</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor">#define MODE_SVC 0x13</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">#define MODE_MON 0x16</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor">#define MODE_ABT 0x17</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor">#define MODE_HYP 0x1A</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor">#define MODE_UND 0x1B</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">#define MODE_SYS 0x1F</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="comment">// from rt_CMSIS.c</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;__arm <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> __set_PSP(uint32_t topOfProcStack) {</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;__asm(</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;  <span class="stringliteral">&quot;    ARM\n&quot;</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment">//  &quot;    PRESERVE8\n&quot;</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;  <span class="stringliteral">&quot;    BIC     R0, R0, #7  ;ensure stack is 8-byte aligned \n&quot;</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;  <span class="stringliteral">&quot;    MRS     R1, CPSR \n&quot;</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  <span class="stringliteral">&quot;    CPS     #0x1F   ;no effect in USR mode \n&quot;</span>        <span class="comment">// MODE_SYS</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;  <span class="stringliteral">&quot;    MOV     SP, R0 \n&quot;</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;  <span class="stringliteral">&quot;    MSR     CPSR_c, R1  ;no effect in USR mode \n&quot;</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;  <span class="stringliteral">&quot;    ISB \n&quot;</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;  <span class="stringliteral">&quot;    BX      LR \n&quot;</span>);</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;}</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment">// from rt_CMSIS.c</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;__arm <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> __set_CPS_USR(<span class="keywordtype">void</span>) {</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;__asm(</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;  <span class="stringliteral">&quot;    ARM \n&quot;</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;  <span class="stringliteral">&quot;    CPS  #0x10  \n&quot;</span>                  <span class="comment">// MODE_USR</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;  <span class="stringliteral">&quot;    BX   LR\n&quot;</span>);</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;}</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="comment">// from mmu_Renesas_RZ_A1.c</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> __set_TTBR0(uint32_t ttbr0) {</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;    __MCR(15, 0, ttbr0, 2, 0, 0);      <span class="comment">// reg to cp15</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;    __ISB();</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;}</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment">// from mmu_Renesas_RZ_A1.c</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> __set_DACR(uint32_t dacr) {</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;    __MCR(15, 0, dacr, 3, 0, 0);      <span class="comment">// reg to cp15</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;    __ISB();</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;}</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="comment">/******************************** Cache and BTAC enable  ****************************************************/</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="comment">// from __enable_mmu()</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> __set_SCTLR(uint32_t sctlr) {</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;    __MCR(15, 0, sctlr, 1, 0, 0);      <span class="comment">// reg to cp15</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;}</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="comment">// from __enable_mmu()</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;__STATIC_INLINE uint32_t __get_SCTLR() {</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;    uint32_t __regSCTLR = __MRC(15, 0, 1, 0, 0);</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;    <span class="keywordflow">return</span> __regSCTLR;</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;}</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="comment">// from system_Renesas_RZ_A1.c</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> __enable_caches(<span class="keywordtype">void</span>) {</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;    __set_SCTLR( __get_SCTLR() | (1 &lt;&lt; 12) | (1 &lt;&lt; 2));</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;}</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="comment">// from system_Renesas_RZ_A1.c</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> __enable_btac(<span class="keywordtype">void</span>) {</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;    __set_SCTLR( __get_SCTLR() | (1 &lt;&lt; 11));</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;    __ISB();</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;}</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="comment">// from system_Renesas_RZ_A1.c</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> __enable_mmu(<span class="keywordtype">void</span>) {</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;    <span class="comment">// Set M bit 0 to enable the MMU</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;    <span class="comment">// Set AFE bit to enable simplified access permissions model</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;    <span class="comment">// Clear TRE bit to disable TEX remap and A bit to disable strict alignment fault checking</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;    __set_SCTLR( (__get_SCTLR() &amp; ~(1 &lt;&lt; 28) &amp; ~(1 &lt;&lt; 1)) | 1 | (1 &lt;&lt; 29));</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;    __ISB();</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;}</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="comment">/******************************** TLB maintenance operations ************************************************/</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="comment">// from system_Renesas_RZ_A1.c</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> __ca9u_inv_tlb_all(<span class="keywordtype">void</span>) {</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;    uint32_t val = 0;</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;    __MCR(15, 0, val, 8, 7, 0);      <span class="comment">// reg to cp15</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;    __MCR(15, 0, val, 8, 6, 0);      <span class="comment">// reg to cp15</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;    __MCR(15, 0, val, 8, 5, 0);      <span class="comment">// reg to cp15</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;    __DSB();</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;    __ISB();</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;}</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="comment">/******************************** BTB maintenance operations ************************************************/</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="comment">// from system_Renesas_RZ_A1.c</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> __v7_inv_btac(<span class="keywordtype">void</span>) {</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;    uint32_t val = 0;</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;    __MCR(15, 0, val, 7, 5, 6);      <span class="comment">// reg to cp15</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;    __DSB();     <span class="comment">//ensure completion of the invalidation</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;    __ISB();     <span class="comment">//ensure instruction fetch path sees new state</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;}</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="comment">/******************************** L1 cache operations ******************************************************/</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="comment">// from system_Renesas_RZ_A1.c</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> __v7_inv_icache_all(<span class="keywordtype">void</span>) {</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;    uint32_t val = 0;</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;    __MCR(15, 0, val, 7, 5, 0);      <span class="comment">// reg to cp15</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;    __DSB();     <span class="comment">//ensure completion of the invalidation</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;    __ISB();     <span class="comment">//ensure instruction fetch path sees new I cache state</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;}</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="comment">// from __v7_inv_dcache_all()</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;__arm <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> __v7_all_cache(uint32_t op) {</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;__asm(</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;    <span class="stringliteral">&quot;        ARM \n&quot;</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;    <span class="stringliteral">&quot;        PUSH    {R4-R11} \n&quot;</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;    <span class="stringliteral">&quot;        MRC     p15, 1, R6, c0, c0, 1\n&quot;</span>      <span class="comment">// Read CLIDR</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;    <span class="stringliteral">&quot;        ANDS    R3, R6, #0x07000000\n&quot;</span>        <span class="comment">// Extract coherency level</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;    <span class="stringliteral">&quot;        MOV     R3, R3, LSR #23\n&quot;</span>            <span class="comment">// Total cache levels &lt;&lt; 1</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;    <span class="stringliteral">&quot;        BEQ     Finished\n&quot;</span>                   <span class="comment">// If 0, no need to clean</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;    <span class="stringliteral">&quot;        MOV     R10, #0\n&quot;</span>                    <span class="comment">// R10 holds current cache level &lt;&lt; 1</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;    <span class="stringliteral">&quot;Loop1:   ADD     R2, R10, R10, LSR #1\n&quot;</span>       <span class="comment">// R2 holds cache &quot;Set&quot; position</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;    <span class="stringliteral">&quot;        MOV     R1, R6, LSR R2 \n&quot;</span>            <span class="comment">// Bottom 3 bits are the Cache-type for this level</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;    <span class="stringliteral">&quot;        AND     R1, R1, #7 \n&quot;</span>                <span class="comment">// Isolate those lower 3 bits</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;    <span class="stringliteral">&quot;        CMP     R1, #2 \n&quot;</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;    <span class="stringliteral">&quot;        BLT     Skip \n&quot;</span>                      <span class="comment">// No cache or only instruction cache at this level</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;    <span class="stringliteral">&quot;        MCR     p15, 2, R10, c0, c0, 0 \n&quot;</span>    <span class="comment">// Write the Cache Size selection register</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;    <span class="stringliteral">&quot;        ISB \n&quot;</span>                               <span class="comment">// ISB to sync the change to the CacheSizeID reg</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;    <span class="stringliteral">&quot;        MRC     p15, 1, R1, c0, c0, 0 \n&quot;</span>     <span class="comment">// Reads current Cache Size ID register</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;    <span class="stringliteral">&quot;        AND     R2, R1, #7 \n&quot;</span>                <span class="comment">// Extract the line length field</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;    <span class="stringliteral">&quot;        ADD     R2, R2, #4 \n&quot;</span>                <span class="comment">// Add 4 for the line length offset (log2 16 bytes)</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;    <span class="stringliteral">&quot;        movw    R4, #0x3FF \n&quot;</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;    <span class="stringliteral">&quot;        ANDS    R4, R4, R1, LSR #3 \n&quot;</span>        <span class="comment">// R4 is the max number on the way size (right aligned)</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;    <span class="stringliteral">&quot;        CLZ     R5, R4 \n&quot;</span>                    <span class="comment">// R5 is the bit position of the way size increment</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;    <span class="stringliteral">&quot;        movw    R7, #0x7FFF \n&quot;</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;    <span class="stringliteral">&quot;        ANDS    R7, R7, R1, LSR #13 \n&quot;</span>       <span class="comment">// R7 is the max number of the index size (right aligned)</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;    <span class="stringliteral">&quot;Loop2:   MOV     R9, R4 \n&quot;</span>                    <span class="comment">// R9 working copy of the max way size (right aligned)</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;    <span class="stringliteral">&quot;Loop3:   ORR     R11, R10, R9, LSL R5 \n&quot;</span>      <span class="comment">// Factor in the Way number and cache number into R11</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;    <span class="stringliteral">&quot;        ORR     R11, R11, R7, LSL R2 \n&quot;</span>      <span class="comment">// Factor in the Set number</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;    <span class="stringliteral">&quot;        CMP     R0, #0 \n&quot;</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;    <span class="stringliteral">&quot;        BNE     Dccsw \n&quot;</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;    <span class="stringliteral">&quot;        MCR     p15, 0, R11, c7, c6, 2 \n&quot;</span>    <span class="comment">// DCISW. Invalidate by Set/Way</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;    <span class="stringliteral">&quot;        B       cont \n&quot;</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;    <span class="stringliteral">&quot;Dccsw:   CMP     R0, #1 \n&quot;</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;    <span class="stringliteral">&quot;        BNE     Dccisw \n&quot;</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;    <span class="stringliteral">&quot;        MCR     p15, 0, R11, c7, c10, 2 \n&quot;</span>   <span class="comment">// DCCSW. Clean by Set/Way</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;    <span class="stringliteral">&quot;        B       cont \n&quot;</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;    <span class="stringliteral">&quot;Dccisw:  MCR     p15, 0, R11, c7, c14, 2 \n&quot;</span>   <span class="comment">// DCCISW, Clean and Invalidate by Set/Way</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;    <span class="stringliteral">&quot;cont:    SUBS    R9, R9, #1 \n&quot;</span>                <span class="comment">// Decrement the Way number</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;    <span class="stringliteral">&quot;        BGE     Loop3 \n&quot;</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;    <span class="stringliteral">&quot;        SUBS    R7, R7, #1 \n&quot;</span>                <span class="comment">// Decrement the Set number</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;    <span class="stringliteral">&quot;        BGE     Loop2 \n&quot;</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;    <span class="stringliteral">&quot;Skip:    ADD     R10, R10, #2 \n&quot;</span>              <span class="comment">// increment the cache number</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;    <span class="stringliteral">&quot;        CMP     R3, R10 \n&quot;</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;    <span class="stringliteral">&quot;        BGT     Loop1 \n&quot;</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;    <span class="stringliteral">&quot;Finished: \n&quot;</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;    <span class="stringliteral">&quot;        DSB \n&quot;</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;    <span class="stringliteral">&quot;        POP    {R4-R11} \n&quot;</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;    <span class="stringliteral">&quot;        BX     lr \n&quot;</span> );</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;}</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="comment">// from system_Renesas_RZ_A1.c</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> __v7_inv_dcache_all(<span class="keywordtype">void</span>) {</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;    __v7_all_cache(0);</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;}</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="core__ca__mmu_8h.html">core_ca_mmu.h</a>&quot;</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor">#elif (defined (__GNUC__)) </span><span class="comment">/*------------------ GNU Compiler ---------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="comment">/* GNU gcc specific functions */</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="preprocessor">#define MODE_USR 0x10</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor">#define MODE_FIQ 0x11</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="preprocessor">#define MODE_IRQ 0x12</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="preprocessor">#define MODE_SVC 0x13</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor">#define MODE_MON 0x16</span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor">#define MODE_ABT 0x17</span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="preprocessor">#define MODE_HYP 0x1A</span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor">#define MODE_UND 0x1B</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="preprocessor">#define MODE_SYS 0x1F</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;__attribute__( ( always_inline ) ) __STATIC_INLINE <span class="keywordtype">void</span> __enable_irq(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;{</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;    __ASM <span class="keyword">volatile</span> (<span class="stringliteral">&quot;cpsie i&quot;</span>);</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;}</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __disable_irq(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;{</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;    uint32_t result;</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;    __ASM <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mrs %0, cpsr&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span> (result));</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;    __ASM <span class="keyword">volatile</span> (<span class="stringliteral">&quot;cpsid i&quot;</span>);</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;    <span class="keywordflow">return</span>(result &amp; 0x80);</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;}</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;{</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="preprocessor">#if 1</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;  <span class="keyword">register</span> uint32_t __regAPSR;</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;  __ASM <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mrs %0, apsr&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span> (__regAPSR) );</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;  <span class="keyword">register</span> uint32_t __regAPSR          __ASM(<span class="stringliteral">&quot;apsr&quot;</span>);</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;  <span class="keywordflow">return</span>(__regAPSR);</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;}</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CPSR(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;{</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="preprocessor">#if 1</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;  <span class="keyword">register</span> uint32_t __regCPSR;</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;  __ASM <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mrs %0, cpsr&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span> (__regCPSR));</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;  <span class="keyword">register</span> uint32_t __regCPSR          __ASM(<span class="stringliteral">&quot;cpsr&quot;</span>);</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;  <span class="keywordflow">return</span>(__regCPSR);</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;}</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="preprocessor">#if 0</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;__attribute__( ( always_inline ) ) __STATIC_INLINE <span class="keywordtype">void</span> __set_SP(uint32_t topOfStack)</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;{</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;    <span class="keyword">register</span> uint32_t __regSP       __ASM(<span class="stringliteral">&quot;sp&quot;</span>);</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;    __regSP = topOfStack;</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;}</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_LR(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;{</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;  <span class="keyword">register</span> uint32_t __reglr         __ASM(<span class="stringliteral">&quot;lr&quot;</span>);</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;  <span class="keywordflow">return</span>(__reglr);</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;}</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor">#if 0</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;__attribute__( ( always_inline ) ) __STATIC_INLINE <span class="keywordtype">void</span> __set_LR(uint32_t lr)</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;{</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;  <span class="keyword">register</span> uint32_t __reglr         __ASM(<span class="stringliteral">&quot;lr&quot;</span>);</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;  __reglr = lr;</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;}</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;__attribute__( ( always_inline ) ) __STATIC_INLINE <span class="keywordtype">void</span> __set_PSP(uint32_t topOfProcStack)</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;{</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;    __asm__ <span class="keyword">volatile</span> (</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;    <span class="stringliteral">&quot;.ARM;&quot;</span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;    <span class="stringliteral">&quot;.eabi_attribute Tag_ABI_align8_preserved,1;&quot;</span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;    <span class="stringliteral">&quot;BIC     R0, R0, #7;&quot;</span> <span class="comment">/* ;ensure stack is 8-byte aligned */</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;    <span class="stringliteral">&quot;MRS     R1, CPSR;&quot;</span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;    <span class="stringliteral">&quot;CPS     %0;&quot;</span>         <span class="comment">/* ;no effect in USR mode */</span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;    <span class="stringliteral">&quot;MOV     SP, R0;&quot;</span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;    <span class="stringliteral">&quot;MSR     CPSR_c, R1;&quot;</span> <span class="comment">/* ;no effect in USR mode */</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;    <span class="stringliteral">&quot;ISB;&quot;</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;    <span class="comment">//&quot;BX      LR;&quot;</span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;    :</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;    : <span class="stringliteral">&quot;i&quot;</span>(MODE_SYS)</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;    : <span class="stringliteral">&quot;r0&quot;</span>, <span class="stringliteral">&quot;r1&quot;</span>);</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;}</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;__attribute__( ( always_inline ) ) __STATIC_INLINE <span class="keywordtype">void</span> __set_CPS_USR(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;{</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;    __asm__ <span class="keyword">volatile</span> (</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;    <span class="stringliteral">&quot;.ARM;&quot;</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;    <span class="stringliteral">&quot;CPS  %0;&quot;</span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;    <span class="comment">//&quot;BX   LR;&quot;</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;    :</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;    : <span class="stringliteral">&quot;i&quot;</span>(MODE_USR)</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;    : );</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;}</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="preprocessor">#define __enable_fault_irq()                __asm__ volatile (&quot;cpsie f&quot;)</span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="preprocessor">#define __disable_fault_irq()               __asm__ volatile (&quot;cpsid f&quot;)</span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;{</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="preprocessor">#if (__FPU_PRESENT == 1) &amp;&amp; (__FPU_USED == 1)</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor">#if 1</span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;    uint32_t result;</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;    __ASM <span class="keyword">volatile</span> (<span class="stringliteral">&quot;vmrs %0, fpscr&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span> (result) );</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;    <span class="keywordflow">return</span> (result);</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;  <span class="keyword">register</span> uint32_t __regfpscr         __ASM(<span class="stringliteral">&quot;fpscr&quot;</span>);</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;  <span class="keywordflow">return</span>(__regfpscr);</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;   <span class="keywordflow">return</span>(0);</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;}</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;__attribute__( ( always_inline ) ) __STATIC_INLINE <span class="keywordtype">void</span> __set_FPSCR(uint32_t fpscr)</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;{</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor">#if (__FPU_PRESENT == 1) &amp;&amp; (__FPU_USED == 1)</span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="preprocessor">#if 1</span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;    __ASM <span class="keyword">volatile</span> (<span class="stringliteral">&quot;vmsr fpscr, %0&quot;</span> : : <span class="stringliteral">&quot;r&quot;</span> (fpscr) );</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;  <span class="keyword">register</span> uint32_t __regfpscr         __ASM(<span class="stringliteral">&quot;fpscr&quot;</span>);</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;  __regfpscr = (fpscr);</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;}</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPEXC(<span class="keywordtype">void</span>)</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;{</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor">#if (__FPU_PRESENT == 1)</span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="preprocessor">#if 1</span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;    uint32_t result;</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;    __ASM <span class="keyword">volatile</span> (<span class="stringliteral">&quot;vmrs %0, fpexc&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span> (result));</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;    <span class="keywordflow">return</span> (result);</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;  <span class="keyword">register</span> uint32_t __regfpexc         __ASM(<span class="stringliteral">&quot;fpexc&quot;</span>);</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;  <span class="keywordflow">return</span>(__regfpexc);</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;   <span class="keywordflow">return</span>(0);</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;}</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;__attribute__( ( always_inline ) ) __STATIC_INLINE <span class="keywordtype">void</span> __set_FPEXC(uint32_t fpexc)</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;{</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="preprocessor">#if (__FPU_PRESENT == 1)</span></div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="preprocessor">#if 1</span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;    __ASM <span class="keyword">volatile</span> (<span class="stringliteral">&quot;vmsr fpexc, %0&quot;</span> : : <span class="stringliteral">&quot;r&quot;</span> (fpexc));</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;  <span class="keyword">register</span> uint32_t __regfpexc         __ASM(<span class="stringliteral">&quot;fpexc&quot;</span>);</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;  __regfpexc = (fpexc);</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;}</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CPACR(<span class="keywordtype">void</span>)</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;{</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="preprocessor">#if 1</span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;    <span class="keyword">register</span> uint32_t __regCPACR;</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;    __ASM <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mrc p15, 0, %0, c1, c0, 2&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span> (__regCPACR));</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;    <span class="keyword">register</span> uint32_t __regCPACR         __ASM(<span class="stringliteral">&quot;cp15:0:c1:c0:2&quot;</span>);</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;    <span class="keywordflow">return</span> __regCPACR;</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;}</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;__attribute__( ( always_inline ) ) __STATIC_INLINE <span class="keywordtype">void</span> __set_CPACR(uint32_t cpacr)</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;{</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="preprocessor">#if 1</span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;    __ASM <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mcr p15, 0, %0, c1, c0, 2&quot;</span> : : <span class="stringliteral">&quot;r&quot;</span> (cpacr));</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;    <span class="keyword">register</span> uint32_t __regCPACR         __ASM(<span class="stringliteral">&quot;cp15:0:c1:c0:2&quot;</span>);</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;    __regCPACR = cpacr;</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;    __ISB();</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;}</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CBAR() {</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="preprocessor">#if 1</span></div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;    <span class="keyword">register</span> uint32_t __regCBAR;</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;    __ASM <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mrc p15, 4, %0, c15, c0, 0&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span> (__regCBAR));</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;    <span class="keyword">register</span> uint32_t __regCBAR         __ASM(<span class="stringliteral">&quot;cp15:4:c15:c0:0&quot;</span>);</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;    <span class="keywordflow">return</span>(__regCBAR);</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;}</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_TTBR0() {</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="preprocessor">#if 1</span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;    <span class="keyword">register</span> uint32_t __regTTBR0;</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;    __ASM <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mrc p15, 0, %0, c2, c0, 0&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span> (__regTTBR0));</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;    <span class="keyword">register</span> uint32_t __regTTBR0        __ASM(<span class="stringliteral">&quot;cp15:0:c2:c0:0&quot;</span>);</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;    <span class="keywordflow">return</span>(__regTTBR0);</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;}</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;__attribute__( ( always_inline ) ) __STATIC_INLINE <span class="keywordtype">void</span> __set_TTBR0(uint32_t ttbr0) {</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="preprocessor">#if 1</span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;    __ASM <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mcr p15, 0, %0, c2, c0, 0&quot;</span> : : <span class="stringliteral">&quot;r&quot;</span> (ttbr0));</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;    <span class="keyword">register</span> uint32_t __regTTBR0        __ASM(<span class="stringliteral">&quot;cp15:0:c2:c0:0&quot;</span>);</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;    __regTTBR0 = ttbr0;</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;    __ISB();</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;}</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_DACR() {</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="preprocessor">#if 1</span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;    <span class="keyword">register</span> uint32_t __regDACR;</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;    __ASM <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mrc p15, 0, %0, c3, c0, 0&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span> (__regDACR));</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;    <span class="keyword">register</span> uint32_t __regDACR         __ASM(<span class="stringliteral">&quot;cp15:0:c3:c0:0&quot;</span>);</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;    <span class="keywordflow">return</span>(__regDACR);</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;}</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;__attribute__( ( always_inline ) ) __STATIC_INLINE <span class="keywordtype">void</span> __set_DACR(uint32_t dacr) {</div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="preprocessor">#if 1</span></div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;    __ASM <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mcr p15, 0, %0, c3, c0, 0&quot;</span> : : <span class="stringliteral">&quot;r&quot;</span> (dacr));</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;    <span class="keyword">register</span> uint32_t __regDACR         __ASM(<span class="stringliteral">&quot;cp15:0:c3:c0:0&quot;</span>);</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;    __regDACR = dacr;</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;    __ISB();</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;}</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="comment">/******************************** Cache and BTAC enable  ****************************************************/</span></div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;__attribute__( ( always_inline ) ) __STATIC_INLINE <span class="keywordtype">void</span> __set_SCTLR(uint32_t sctlr)</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;{</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="preprocessor">#if 1</span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;    __ASM <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mcr p15, 0, %0, c1, c0, 0&quot;</span> : : <span class="stringliteral">&quot;r&quot;</span> (sctlr));</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;    <span class="keyword">register</span> uint32_t __regSCTLR         __ASM(<span class="stringliteral">&quot;cp15:0:c1:c0:0&quot;</span>);</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;    __regSCTLR = sctlr;</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;}</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_SCTLR() {</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="preprocessor">#if 1</span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;    <span class="keyword">register</span> uint32_t __regSCTLR;</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;    __ASM <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mrc p15, 0, %0, c1, c0, 0&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span> (__regSCTLR));</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;    <span class="keyword">register</span> uint32_t __regSCTLR         __ASM(<span class="stringliteral">&quot;cp15:0:c1:c0:0&quot;</span>);</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;    <span class="keywordflow">return</span>(__regSCTLR);</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;}</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;__attribute__( ( always_inline ) ) __STATIC_INLINE <span class="keywordtype">void</span> __enable_caches(<span class="keywordtype">void</span>) {</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;    <span class="comment">// Set I bit 12 to enable I Cache</span></div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;    <span class="comment">// Set C bit  2 to enable D Cache</span></div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;    __set_SCTLR( __get_SCTLR() | (1 &lt;&lt; 12) | (1 &lt;&lt; 2));</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;}</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;__attribute__( ( always_inline ) ) __STATIC_INLINE <span class="keywordtype">void</span> __disable_caches(<span class="keywordtype">void</span>) {</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;    <span class="comment">// Clear I bit 12 to disable I Cache</span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;    <span class="comment">// Clear C bit  2 to disable D Cache</span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;    __set_SCTLR( __get_SCTLR() &amp; ~(1 &lt;&lt; 12) &amp; ~(1 &lt;&lt; 2));</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;    __ISB();</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;}</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;__attribute__( ( always_inline ) ) __STATIC_INLINE <span class="keywordtype">void</span> __enable_btac(<span class="keywordtype">void</span>) {</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;    <span class="comment">// Set Z bit 11 to enable branch prediction</span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;    __set_SCTLR( __get_SCTLR() | (1 &lt;&lt; 11));</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;    __ISB();</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;}</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;__attribute__( ( always_inline ) ) __STATIC_INLINE <span class="keywordtype">void</span> __disable_btac(<span class="keywordtype">void</span>) {</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;    <span class="comment">// Clear Z bit 11 to disable branch prediction</span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;    __set_SCTLR( __get_SCTLR() &amp; ~(1 &lt;&lt; 11));</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;}</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;__attribute__( ( always_inline ) ) __STATIC_INLINE <span class="keywordtype">void</span> __enable_mmu(<span class="keywordtype">void</span>) {</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;    <span class="comment">// Set M bit 0 to enable the MMU</span></div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;    <span class="comment">// Set AFE bit to enable simplified access permissions model</span></div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;    <span class="comment">// Clear TRE bit to disable TEX remap and A bit to disable strict alignment fault checking</span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;    __set_SCTLR( (__get_SCTLR() &amp; ~(1 &lt;&lt; 28) &amp; ~(1 &lt;&lt; 1)) | 1 | (1 &lt;&lt; 29));</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;    __ISB();</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;}</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;__attribute__( ( always_inline ) ) __STATIC_INLINE <span class="keywordtype">void</span> __disable_mmu(<span class="keywordtype">void</span>) {</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;    <span class="comment">// Clear M bit 0 to disable the MMU</span></div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;    __set_SCTLR( __get_SCTLR() &amp; ~1);</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;    __ISB();</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;}</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="comment">/******************************** TLB maintenance operations ************************************************/</span></div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;__attribute__( ( always_inline ) ) __STATIC_INLINE <span class="keywordtype">void</span> __ca9u_inv_tlb_all(<span class="keywordtype">void</span>) {</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="preprocessor">#if 1</span></div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;    __ASM <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mcr p15, 0, %0, c8, c7, 0&quot;</span> : : <span class="stringliteral">&quot;r&quot;</span> (0));</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;    <span class="keyword">register</span> uint32_t __TLBIALL         __ASM(<span class="stringliteral">&quot;cp15:0:c8:c7:0&quot;</span>);</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;    __TLBIALL = 0;</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;    __DSB();</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;    __ISB();</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;}</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="comment">/******************************** BTB maintenance operations ************************************************/</span></div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;__attribute__( ( always_inline ) ) __STATIC_INLINE <span class="keywordtype">void</span> __v7_inv_btac(<span class="keywordtype">void</span>) {</div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="preprocessor">#if 1</span></div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;    __ASM <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mcr p15, 0, %0, c7, c5, 6&quot;</span> : : <span class="stringliteral">&quot;r&quot;</span> (0));</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;    <span class="keyword">register</span> uint32_t __BPIALL          __ASM(<span class="stringliteral">&quot;cp15:0:c7:c5:6&quot;</span>);</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;    __BPIALL  = 0;</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;    __DSB();     <span class="comment">//ensure completion of the invalidation</span></div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;    __ISB();     <span class="comment">//ensure instruction fetch path sees new state</span></div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;}</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="comment">/******************************** L1 cache operations ******************************************************/</span></div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;__attribute__( ( always_inline ) ) __STATIC_INLINE <span class="keywordtype">void</span> __v7_inv_icache_all(<span class="keywordtype">void</span>) {</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="preprocessor">#if 1</span></div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;    __ASM <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mcr p15, 0, %0, c7, c5, 0&quot;</span> : : <span class="stringliteral">&quot;r&quot;</span> (0));</div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;    <span class="keyword">register</span> uint32_t __ICIALLU         __ASM(<span class="stringliteral">&quot;cp15:0:c7:c5:0&quot;</span>);</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;    __ICIALLU = 0;</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;    __DSB();     <span class="comment">//ensure completion of the invalidation</span></div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;    __ISB();     <span class="comment">//ensure instruction fetch path sees new I cache state</span></div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;}</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;__attribute__( ( always_inline ) ) __STATIC_INLINE <span class="keywordtype">void</span> __v7_clean_dcache_mva(<span class="keywordtype">void</span> *va) {</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="preprocessor">#if 1</span></div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;    __ASM <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mcr p15, 0, %0, c7, c10, 1&quot;</span> : : <span class="stringliteral">&quot;r&quot;</span> ((uint32_t)va));</div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;    <span class="keyword">register</span> uint32_t __DCCMVAC         __ASM(<span class="stringliteral">&quot;cp15:0:c7:c10:1&quot;</span>);</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;    __DCCMVAC = (uint32_t)va;</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;    __DMB();     <span class="comment">//ensure the ordering of data cache maintenance operations and their effects</span></div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;}</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;__attribute__( ( always_inline ) ) __STATIC_INLINE <span class="keywordtype">void</span> __v7_inv_dcache_mva(<span class="keywordtype">void</span> *va) {</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="preprocessor">#if 1</span></div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;    __ASM <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mcr p15, 0, %0, c7, c6, 1&quot;</span> : : <span class="stringliteral">&quot;r&quot;</span> ((uint32_t)va));</div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;    <span class="keyword">register</span> uint32_t __DCIMVAC         __ASM(<span class="stringliteral">&quot;cp15:0:c7:c6:1&quot;</span>);</div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;    __DCIMVAC = (uint32_t)va;</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;    __DMB();     <span class="comment">//ensure the ordering of data cache maintenance operations and their effects</span></div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;}</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;__attribute__( ( always_inline ) ) __STATIC_INLINE <span class="keywordtype">void</span> __v7_clean_inv_dcache_mva(<span class="keywordtype">void</span> *va) {</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="preprocessor">#if 1</span></div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;    __ASM <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mcr p15, 0, %0, c7, c14, 1&quot;</span> : : <span class="stringliteral">&quot;r&quot;</span> ((uint32_t)va));</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;    <span class="keyword">register</span> uint32_t __DCCIMVAC        __ASM(<span class="stringliteral">&quot;cp15:0:c7:c14:1&quot;</span>);</div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;    __DCCIMVAC = (uint32_t)va;</div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;    __DMB();     <span class="comment">//ensure the ordering of data cache maintenance operations and their effects</span></div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;}</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> __v7_all_cache(uint32_t op);</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;__attribute__( ( always_inline ) ) __STATIC_INLINE <span class="keywordtype">void</span> __v7_inv_dcache_all(<span class="keywordtype">void</span>) {</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;    __v7_all_cache(0);</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;}</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;__attribute__( ( always_inline ) ) __STATIC_INLINE <span class="keywordtype">void</span> __v7_clean_dcache_all(<span class="keywordtype">void</span>) {</div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;    __v7_all_cache(1);</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;}</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;__attribute__( ( always_inline ) ) __STATIC_INLINE <span class="keywordtype">void</span> __v7_clean_inv_dcache_all(<span class="keywordtype">void</span>) {</div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;    __v7_all_cache(2);</div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;}</div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="core__ca__mmu_8h.html">core_ca_mmu.h</a>&quot;</span></div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;</div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="preprocessor">#elif (defined (__TASKING__)) </span><span class="comment">/*--------------- TASKING Compiler -----------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;<span class="preprocessor">#error TASKING Compiler support not implemented for Cortex-A</span></div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __CORE_CAFUNC_H__ */</span><span class="preprocessor"></span></div><div class="ttc" id="core__ca__mmu_8h_html"><div class="ttname"><a href="core__ca__mmu_8h.html">core_ca_mmu.h</a></div><div class="ttdoc">MMU Startup File for A9_MP Device Series ; *. </div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_758ed3c0b93f0db0bd723f14299395a7.html">Dynamixel-MX106</a></li><li class="navelem"><a class="el" href="dir_471d6f2dd5e71ab3d3de0c18a5f38b9b.html">mbed</a></li><li class="navelem"><a class="el" href="dir_734fe20f1d8499cfa05d3b7d6959f3ff.html">TARGET_NUCLEO_F446RE</a></li><li class="navelem"><a class="el" href="core__ca_func_8h.html">core_caFunc.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
