
*** Running vivado
    with args -log design_1_logmapAXI_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_logmapAXI_0_0.tcl



****** Vivado v2025.2 (64-bit)
  **** SW Build 6299465 on Fri Nov 14 19:35:11 GMT 2025
  **** IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
  **** SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
  **** Start of session at: Fri Dec 19 17:51:19 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_logmapAXI_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 545.738 ; gain = 231.820
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/arthu/minimalv2/ip_repo/logmapAXI_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/AMDDesignTools/2025.2/Vivado/data/ip'.
Command: synth_design -top design_1_logmapAXI_0_0 -part xc7z007sclg225-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg225-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10848
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1309.441 ; gain = 541.566
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_logmapAXI_0_0' [c:/Users/arthu/minimalv2/LogisticMap/LogisticMap.gen/sources_1/bd/design_1/ip/design_1_logmapAXI_0_0/synth/design_1_logmapAXI_0_0.vhd:82]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'logmapAXI' declared at 'C:/Users/arthu/minimalv2/LogisticMap/LogisticMap.srcs/sources_1/imports/hdl/logmapAXI.vhd:5' bound to instance 'U0' of component 'logmapAXI' [c:/Users/arthu/minimalv2/LogisticMap/LogisticMap.gen/sources_1/bd/design_1/ip/design_1_logmapAXI_0_0/synth/design_1_logmapAXI_0_0.vhd:154]
INFO: [Synth 8-638] synthesizing module 'logmapAXI' [C:/Users/arthu/minimalv2/LogisticMap/LogisticMap.srcs/sources_1/imports/hdl/logmapAXI.vhd:49]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'logmapAXI_slave_lite_v1_0_S00_AXI' declared at 'C:/Users/arthu/minimalv2/LogisticMap/LogisticMap.srcs/sources_1/imports/hdl/logmapAXI_slave_lite_v1_0_S00_AXI.vhd:5' bound to instance 'logmapAXI_slave_lite_v1_0_S00_AXI_inst' of component 'logmapAXI_slave_lite_v1_0_S00_AXI' [C:/Users/arthu/minimalv2/LogisticMap/LogisticMap.srcs/sources_1/imports/hdl/logmapAXI.vhd:85]
INFO: [Synth 8-638] synthesizing module 'logmapAXI_slave_lite_v1_0_S00_AXI' [C:/Users/arthu/minimalv2/LogisticMap/LogisticMap.srcs/sources_1/imports/hdl/logmapAXI_slave_lite_v1_0_S00_AXI.vhd:86]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'iter_mult_not' declared at 'C:/Users/arthu/minimalv2/LogisticMap/LogisticMap.srcs/sources_1/new/tradlogm.vhd:5' bound to instance 'u_iter' of component 'iter_mult_not' [C:/Users/arthu/minimalv2/LogisticMap/LogisticMap.srcs/sources_1/imports/hdl/logmapAXI_slave_lite_v1_0_S00_AXI.vhd:380]
INFO: [Synth 8-638] synthesizing module 'iter_mult_not' [C:/Users/arthu/minimalv2/LogisticMap/LogisticMap.srcs/sources_1/new/tradlogm.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'iter_mult_not' (0#1) [C:/Users/arthu/minimalv2/LogisticMap/LogisticMap.srcs/sources_1/new/tradlogm.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'logmapAXI_slave_lite_v1_0_S00_AXI' (0#1) [C:/Users/arthu/minimalv2/LogisticMap/LogisticMap.srcs/sources_1/imports/hdl/logmapAXI_slave_lite_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'logmapAXI' (0#1) [C:/Users/arthu/minimalv2/LogisticMap/LogisticMap.srcs/sources_1/imports/hdl/logmapAXI.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'design_1_logmapAXI_0_0' (0#1) [c:/Users/arthu/minimalv2/LogisticMap/LogisticMap.gen/sources_1/bd/design_1/ip/design_1_logmapAXI_0_0/synth/design_1_logmapAXI_0_0.vhd:82]
WARNING: [Synth 8-6014] Unused sequential element slv_reg4_reg was removed.  [C:/Users/arthu/minimalv2/LogisticMap/LogisticMap.srcs/sources_1/imports/hdl/logmapAXI_slave_lite_v1_0_S00_AXI.vhd:251]
INFO: [Synth 8-7129] Port S_AXI_AWPROT[2] in module logmapAXI_slave_lite_v1_0_S00_AXI is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWPROT[1] in module logmapAXI_slave_lite_v1_0_S00_AXI is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWPROT[0] in module logmapAXI_slave_lite_v1_0_S00_AXI is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_ARPROT[2] in module logmapAXI_slave_lite_v1_0_S00_AXI is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_ARPROT[1] in module logmapAXI_slave_lite_v1_0_S00_AXI is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_ARPROT[0] in module logmapAXI_slave_lite_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1436.309 ; gain = 668.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1436.309 ; gain = 668.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1436.309 ; gain = 668.434
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1436.309 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1484.750 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1484.789 ; gain = 0.039
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1484.789 ; gain = 716.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1484.789 ; gain = 716.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1484.789 ; gain = 716.914
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_write_reg' in module 'logmapAXI_slave_lite_v1_0_S00_AXI'
INFO: [Synth 8-802] inferred FSM for state register 'state_read_reg' in module 'logmapAXI_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                   waddr |                              010 |                               10
                   wdata |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_write_reg' using encoding 'one-hot' in module 'logmapAXI_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   raddr |                               01 |                               10
                   rdata |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_read_reg' using encoding 'sequential' in module 'logmapAXI_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1484.789 ; gain = 716.914
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 5     
	   7 Input   32 Bit        Muxes := 5     
	   2 Input    8 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-7129] Port s00_axi_awprot[2] in module design_1_logmapAXI_0_0 is either unconnected or has no load
INFO: [Synth 8-7129] Port s00_axi_awprot[1] in module design_1_logmapAXI_0_0 is either unconnected or has no load
INFO: [Synth 8-7129] Port s00_axi_awprot[0] in module design_1_logmapAXI_0_0 is either unconnected or has no load
INFO: [Synth 8-7129] Port s00_axi_arprot[2] in module design_1_logmapAXI_0_0 is either unconnected or has no load
INFO: [Synth 8-7129] Port s00_axi_arprot[1] in module design_1_logmapAXI_0_0 is either unconnected or has no load
INFO: [Synth 8-7129] Port s00_axi_arprot[0] in module design_1_logmapAXI_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1493.699 ; gain = 725.824
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1493.699 ; gain = 725.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1493.699 ; gain = 725.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1721.191 ; gain = 953.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1721.191 ; gain = 953.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1721.191 ; gain = 953.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1721.191 ; gain = 953.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1721.191 ; gain = 953.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1721.191 ; gain = 953.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     9|
|2     |LUT1   |     1|
|3     |LUT2   |    43|
|4     |LUT3   |    13|
|5     |LUT4   |    29|
|6     |LUT5   |    31|
|7     |LUT6   |    76|
|8     |FDRE   |   183|
|9     |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1721.191 ; gain = 953.316
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 1721.191 ; gain = 904.836
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1721.191 ; gain = 953.316
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1733.270 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1828.949 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 98ff66f9
INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1828.949 ; gain = 1264.871
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1828.949 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/arthu/minimalv2/LogisticMap/LogisticMap.runs/design_1_logmapAXI_0_0_synth_1/design_1_logmapAXI_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_logmapAXI_0_0_utilization_synth.rpt -pb design_1_logmapAXI_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 19 17:52:06 2025...
