static void master_clk_init(struct clk *clk)\r\n{\r\nclk->rate *= pfc_divisors[__raw_readw(FRQCR) & 0x0007];\r\n}\r\nstatic unsigned long module_clk_recalc(struct clk *clk)\r\n{\r\nint idx = (__raw_readw(FRQCR) & 0x0007);\r\nreturn clk->parent->rate / pfc_divisors[idx];\r\n}\r\nstatic unsigned long bus_clk_recalc(struct clk *clk)\r\n{\r\nint idx = (__raw_readw(FRQCR) >> 3) & 0x0007;\r\nreturn clk->parent->rate / bfc_divisors[idx];\r\n}\r\nstatic unsigned long cpu_clk_recalc(struct clk *clk)\r\n{\r\nint idx = (__raw_readw(FRQCR) >> 6) & 0x0007;\r\nreturn clk->parent->rate / ifc_divisors[idx];\r\n}\r\nvoid __init arch_init_clk_ops(struct sh_clk_ops **ops, int idx)\r\n{\r\nif (idx < ARRAY_SIZE(sh4_clk_ops))\r\n*ops = sh4_clk_ops[idx];\r\n}
