// Seed: 1301228717
module module_0 (
    output tri1 id_0,
    output wand id_1
    , id_4,
    input supply0 id_2
);
  wire id_5 = 1, id_6, id_7, id_8, id_9, id_10, id_11;
  genvar id_12;
  module_2 modCall_1 ();
  assign id_7 = id_7;
  or primCall (id_0, id_10, id_11, id_12, id_2, id_4, id_5, id_6, id_7, id_8, id_9);
endmodule
module module_1 (
    output supply0 id_0,
    output supply1 id_1,
    input wor id_2
);
  assign id_1 = id_2;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_2
  );
  assign modCall_1.id_6 = 0;
endmodule
module module_2;
  wire id_1;
  assign module_3.id_8 = 0;
  assign module_0.id_1 = 0;
endmodule
module module_3 (
    input  tri1  id_0,
    input  tri0  id_1,
    output uwire id_2,
    input  tri0  id_3,
    output uwire id_4,
    input  wire  id_5,
    input  tri0  id_6,
    input  uwire id_7,
    output wire  id_8,
    input  uwire id_9
);
  id_11 :
  assert property (@(posedge id_3 or posedge 0) 1)
  else;
  module_2 modCall_1 ();
  wire id_12;
endmodule
