Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date              : Sat Nov  9 16:02:32 2024
| Host              : temsip07.eng.niigata-u.ac.jp running 64-bit Ubuntu 20.04.6 LTS
| Command           : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/shu_abe/2tl2aprx/l2norm_FPGA_project/fmax/abssq06algtiming_report.txt
| Design            : abssq06_fixpt16
| Device            : xcu250-figd2104
| Speed File        : -2L  PRODUCTION 1.28 03-30-2022
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                               Violations  
------  --------  ----------------------------------------  ----------  
XDCH-2  Warning   Same min and max delay values on IO port  48          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     38.102        0.000                      0                   16        2.222        0.000                      0                   16           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                38.102        0.000                      0                   16        2.222        0.000                      0                   16                                                                          


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       38.102ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.222ns,  Total Violation        0.000ns
PW    :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.102ns  (required time - arrival time)
  Source:                 gate_in1[1]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[7]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        11.863ns  (logic 3.710ns (31.274%)  route 8.153ns (68.726%))
  Logic Levels:           24  (CARRY8=11 IBUFCTRL=1 INBUF=1 LUT2=3 LUT3=2 LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AR13                                              0.000     0.000 r  gate_in1[1] (IN)
                         net (fo=0)                   0.000     0.000    gate_in1_IBUF[1]_inst/I
    AR13                                                              r  gate_in1_IBUF[1]_inst/INBUF_INST/PAD
    AR13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.592     0.592 r  gate_in1_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.592    gate_in1_IBUF[1]_inst/OUT
    AR13                                                              r  gate_in1_IBUF[1]_inst/IBUFCTRL_INST/I
    AR13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.592 r  gate_in1_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=58, routed)          1.900     2.492    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/A[1]
    SLICE_X118Y456                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b7__0/I1
    SLICE_X118Y456       LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     2.592 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b7__0/O
                         net (fo=2, routed)           0.101     2.693    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/out[7]
    SLICE_X118Y458                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_i_1/I0
    SLICE_X118Y458       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     2.794 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.015     2.809    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_i_1_n_0
    SLICE_X118Y458                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0/S[7]
    SLICE_X118Y458       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     2.926 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0/CO[7]
                         net (fo=1, routed)           0.026     2.952    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_n_0
    SLICE_X118Y459                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[12]_INST_0_i_3/CI
    SLICE_X118Y459       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.967 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[12]_INST_0_i_3/CO[7]
                         net (fo=1, routed)           0.026     2.993    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[12]_INST_0_i_3_n_0
    SLICE_X118Y460                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[28]_INST_0_i_4/CI
    SLICE_X118Y460       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.069 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[28]_INST_0_i_4/O[1]
                         net (fo=5, routed)           0.144     3.212    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/a1g[1].s_i[17]
    SLICE_X117Y460                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/P[20]_INST_0_i_4/I3
    SLICE_X117Y460       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     3.309 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/P[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.539     3.848    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[27][4]
    SLICE_X117Y459                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[20]_INST_0/DI[4]
    SLICE_X117Y459       CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091     3.939 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[20]_INST_0/CO[7]
                         net (fo=1, routed)           0.026     3.965    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[20]_INST_0_n_0
    SLICE_X117Y460                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[28]_INST_0/CI
    SLICE_X117Y460       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     4.041 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[28]_INST_0/O[1]
                         net (fo=14, routed)          0.741     4.782    abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[31]
    SLICE_X121Y451                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1/I1
    SLICE_X121Y451       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     4.835 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1/O
                         net (fo=1, routed)           0.015     4.850    abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1_n_0
    SLICE_X121Y451                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/S[7]
    SLICE_X121Y451       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.967 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.993    abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X121Y452                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/CI
    SLICE_X121Y452       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.049 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/O[0]
                         net (fo=32, routed)          0.467     5.516    abssq06_fixpt16_struct/subsystem16bitalg/abs4/comp2.core_instance2[32]
    SLICE_X121Y447                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/abs4/comp2.core_instance2_i_58/I2
    SLICE_X121Y447       LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.166     5.682 r  abssq06_fixpt16_struct/subsystem16bitalg/abs4/comp2.core_instance2_i_58/O
                         net (fo=1, routed)           0.279     5.961    abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[9]
    SLICE_X122Y448                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/I0
    SLICE_X122Y448       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     6.050 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/O
                         net (fo=1, routed)           0.016     6.066    abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1_n_0
    SLICE_X122Y448                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/S[1]
    SLICE_X122Y448       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     6.256 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.282    abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X122Y449                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CI
    SLICE_X122Y449       CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     6.385 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/O[6]
                         net (fo=5, routed)           0.644     7.029    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1[15][8]
    SLICE_X120Y455                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_12/I1
    SLICE_X120Y455       LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051     7.080 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_12/O
                         net (fo=1, routed)           0.007     7.087    abssq06_fixpt16_struct/subsystem16bitalg/bool1/S[4]
    SLICE_X120Y455                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/bool1/result_16_3_rel_carry/S[4]
    SLICE_X120Y455       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.160     7.247 r  abssq06_fixpt16_struct/subsystem16bitalg/bool1/result_16_3_rel_carry/CO[7]
                         net (fo=40, routed)          0.562     7.808    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/CO[0]
    SLICE_X118Y453                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_20/I2
    SLICE_X118Y453       LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.167     7.975 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_20/O
                         net (fo=2, routed)           0.191     8.166    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_20_n_0
    SLICE_X118Y453                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_4__0/I5
    SLICE_X118Y453       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     8.256 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_4__0/O
                         net (fo=1, routed)           0.205     8.461    abssq06_fixpt16_struct/subsystem16bitalg/bool2/gate_out1_OBUF[15]_inst_i_1[4]
    SLICE_X118Y454                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/bool2/result_16_3_rel_carry/DI[4]
    SLICE_X118Y454       CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.100     8.561 r  abssq06_fixpt16_struct/subsystem16bitalg/bool2/result_16_3_rel_carry/CO[7]
                         net (fo=16, routed)          0.156     8.717    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1[0][0]
    SLICE_X118Y453                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1_OBUF[7]_inst_i_1/I4
    SLICE_X118Y453       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.051     8.768 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.042    10.810    gate_out1_OBUF[7]
    BD7                                                               r  gate_out1_OBUF[7]_inst/I
    BD7                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      1.052    11.863 r  gate_out1_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.863    gate_out1[7]
    BD7                                                               r  gate_out1[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay                -0.000    49.965    
  -------------------------------------------------------------------
                         required time                         49.965    
                         arrival time                         -11.863    
  -------------------------------------------------------------------
                         slack                                 38.102    

Slack (MET) :             38.390ns  (required time - arrival time)
  Source:                 gate_in1[1]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[6]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        11.574ns  (logic 3.783ns (32.689%)  route 7.791ns (67.311%))
  Logic Levels:           24  (CARRY8=11 IBUFCTRL=1 INBUF=1 LUT2=3 LUT3=2 LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AR13                                              0.000     0.000 r  gate_in1[1] (IN)
                         net (fo=0)                   0.000     0.000    gate_in1_IBUF[1]_inst/I
    AR13                                                              r  gate_in1_IBUF[1]_inst/INBUF_INST/PAD
    AR13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.592     0.592 r  gate_in1_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.592    gate_in1_IBUF[1]_inst/OUT
    AR13                                                              r  gate_in1_IBUF[1]_inst/IBUFCTRL_INST/I
    AR13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.592 r  gate_in1_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=58, routed)          1.900     2.492    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/A[1]
    SLICE_X118Y456                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b7__0/I1
    SLICE_X118Y456       LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     2.592 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b7__0/O
                         net (fo=2, routed)           0.101     2.693    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/out[7]
    SLICE_X118Y458                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_i_1/I0
    SLICE_X118Y458       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     2.794 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.015     2.809    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_i_1_n_0
    SLICE_X118Y458                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0/S[7]
    SLICE_X118Y458       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     2.926 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0/CO[7]
                         net (fo=1, routed)           0.026     2.952    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_n_0
    SLICE_X118Y459                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[12]_INST_0_i_3/CI
    SLICE_X118Y459       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.967 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[12]_INST_0_i_3/CO[7]
                         net (fo=1, routed)           0.026     2.993    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[12]_INST_0_i_3_n_0
    SLICE_X118Y460                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[28]_INST_0_i_4/CI
    SLICE_X118Y460       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.069 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[28]_INST_0_i_4/O[1]
                         net (fo=5, routed)           0.144     3.212    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/a1g[1].s_i[17]
    SLICE_X117Y460                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/P[20]_INST_0_i_4/I3
    SLICE_X117Y460       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     3.309 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/P[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.539     3.848    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[27][4]
    SLICE_X117Y459                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[20]_INST_0/DI[4]
    SLICE_X117Y459       CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091     3.939 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[20]_INST_0/CO[7]
                         net (fo=1, routed)           0.026     3.965    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[20]_INST_0_n_0
    SLICE_X117Y460                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[28]_INST_0/CI
    SLICE_X117Y460       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     4.041 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[28]_INST_0/O[1]
                         net (fo=14, routed)          0.741     4.782    abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[31]
    SLICE_X121Y451                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1/I1
    SLICE_X121Y451       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     4.835 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1/O
                         net (fo=1, routed)           0.015     4.850    abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1_n_0
    SLICE_X121Y451                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/S[7]
    SLICE_X121Y451       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.967 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.993    abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X121Y452                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/CI
    SLICE_X121Y452       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.049 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/O[0]
                         net (fo=32, routed)          0.467     5.516    abssq06_fixpt16_struct/subsystem16bitalg/abs4/comp2.core_instance2[32]
    SLICE_X121Y447                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/abs4/comp2.core_instance2_i_58/I2
    SLICE_X121Y447       LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.166     5.682 r  abssq06_fixpt16_struct/subsystem16bitalg/abs4/comp2.core_instance2_i_58/O
                         net (fo=1, routed)           0.279     5.961    abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[9]
    SLICE_X122Y448                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/I0
    SLICE_X122Y448       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     6.050 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/O
                         net (fo=1, routed)           0.016     6.066    abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1_n_0
    SLICE_X122Y448                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/S[1]
    SLICE_X122Y448       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     6.256 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.282    abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X122Y449                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CI
    SLICE_X122Y449       CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     6.385 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/O[6]
                         net (fo=5, routed)           0.644     7.029    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1[15][8]
    SLICE_X120Y455                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_12/I1
    SLICE_X120Y455       LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051     7.080 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_12/O
                         net (fo=1, routed)           0.007     7.087    abssq06_fixpt16_struct/subsystem16bitalg/bool1/S[4]
    SLICE_X120Y455                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/bool1/result_16_3_rel_carry/S[4]
    SLICE_X120Y455       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.160     7.247 r  abssq06_fixpt16_struct/subsystem16bitalg/bool1/result_16_3_rel_carry/CO[7]
                         net (fo=40, routed)          0.562     7.808    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/CO[0]
    SLICE_X118Y453                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_20/I2
    SLICE_X118Y453       LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.167     7.975 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_20/O
                         net (fo=2, routed)           0.191     8.166    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_20_n_0
    SLICE_X118Y453                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_4__0/I5
    SLICE_X118Y453       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     8.256 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_4__0/O
                         net (fo=1, routed)           0.205     8.461    abssq06_fixpt16_struct/subsystem16bitalg/bool2/gate_out1_OBUF[15]_inst_i_1[4]
    SLICE_X118Y454                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/bool2/result_16_3_rel_carry/DI[4]
    SLICE_X118Y454       CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.100     8.561 r  abssq06_fixpt16_struct/subsystem16bitalg/bool2/result_16_3_rel_carry/CO[7]
                         net (fo=16, routed)          0.180     8.741    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1[0][0]
    SLICE_X118Y453                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1_OBUF[6]_inst_i_1/I4
    SLICE_X118Y453       LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.124     8.865 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.656    10.521    gate_out1_OBUF[6]
    BC7                                                               r  gate_out1_OBUF[6]_inst/I
    BC7                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      1.053    11.574 r  gate_out1_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.574    gate_out1[6]
    BC7                                                               r  gate_out1[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay                -0.000    49.965    
  -------------------------------------------------------------------
                         required time                         49.965    
                         arrival time                         -11.574    
  -------------------------------------------------------------------
                         slack                                 38.390    

Slack (MET) :             38.502ns  (required time - arrival time)
  Source:                 gate_in1[1]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[8]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        11.462ns  (logic 3.782ns (32.992%)  route 7.681ns (67.008%))
  Logic Levels:           24  (CARRY8=11 IBUFCTRL=1 INBUF=1 LUT2=3 LUT3=2 LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AR13                                              0.000     0.000 r  gate_in1[1] (IN)
                         net (fo=0)                   0.000     0.000    gate_in1_IBUF[1]_inst/I
    AR13                                                              r  gate_in1_IBUF[1]_inst/INBUF_INST/PAD
    AR13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.592     0.592 r  gate_in1_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.592    gate_in1_IBUF[1]_inst/OUT
    AR13                                                              r  gate_in1_IBUF[1]_inst/IBUFCTRL_INST/I
    AR13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.592 r  gate_in1_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=58, routed)          1.900     2.492    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/A[1]
    SLICE_X118Y456                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b7__0/I1
    SLICE_X118Y456       LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     2.592 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b7__0/O
                         net (fo=2, routed)           0.101     2.693    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/out[7]
    SLICE_X118Y458                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_i_1/I0
    SLICE_X118Y458       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     2.794 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.015     2.809    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_i_1_n_0
    SLICE_X118Y458                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0/S[7]
    SLICE_X118Y458       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     2.926 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0/CO[7]
                         net (fo=1, routed)           0.026     2.952    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_n_0
    SLICE_X118Y459                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[12]_INST_0_i_3/CI
    SLICE_X118Y459       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.967 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[12]_INST_0_i_3/CO[7]
                         net (fo=1, routed)           0.026     2.993    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[12]_INST_0_i_3_n_0
    SLICE_X118Y460                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[28]_INST_0_i_4/CI
    SLICE_X118Y460       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.069 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[28]_INST_0_i_4/O[1]
                         net (fo=5, routed)           0.144     3.212    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/a1g[1].s_i[17]
    SLICE_X117Y460                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/P[20]_INST_0_i_4/I3
    SLICE_X117Y460       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     3.309 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/P[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.539     3.848    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[27][4]
    SLICE_X117Y459                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[20]_INST_0/DI[4]
    SLICE_X117Y459       CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091     3.939 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[20]_INST_0/CO[7]
                         net (fo=1, routed)           0.026     3.965    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[20]_INST_0_n_0
    SLICE_X117Y460                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[28]_INST_0/CI
    SLICE_X117Y460       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     4.041 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[28]_INST_0/O[1]
                         net (fo=14, routed)          0.741     4.782    abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[31]
    SLICE_X121Y451                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1/I1
    SLICE_X121Y451       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     4.835 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1/O
                         net (fo=1, routed)           0.015     4.850    abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1_n_0
    SLICE_X121Y451                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/S[7]
    SLICE_X121Y451       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.967 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.993    abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X121Y452                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/CI
    SLICE_X121Y452       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.049 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/O[0]
                         net (fo=32, routed)          0.467     5.516    abssq06_fixpt16_struct/subsystem16bitalg/abs4/comp2.core_instance2[32]
    SLICE_X121Y447                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/abs4/comp2.core_instance2_i_58/I2
    SLICE_X121Y447       LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.166     5.682 r  abssq06_fixpt16_struct/subsystem16bitalg/abs4/comp2.core_instance2_i_58/O
                         net (fo=1, routed)           0.279     5.961    abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[9]
    SLICE_X122Y448                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/I0
    SLICE_X122Y448       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     6.050 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/O
                         net (fo=1, routed)           0.016     6.066    abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1_n_0
    SLICE_X122Y448                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/S[1]
    SLICE_X122Y448       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     6.256 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.282    abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X122Y449                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CI
    SLICE_X122Y449       CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     6.385 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/O[6]
                         net (fo=5, routed)           0.644     7.029    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1[15][8]
    SLICE_X120Y455                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_12/I1
    SLICE_X120Y455       LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051     7.080 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_12/O
                         net (fo=1, routed)           0.007     7.087    abssq06_fixpt16_struct/subsystem16bitalg/bool1/S[4]
    SLICE_X120Y455                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/bool1/result_16_3_rel_carry/S[4]
    SLICE_X120Y455       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.160     7.247 r  abssq06_fixpt16_struct/subsystem16bitalg/bool1/result_16_3_rel_carry/CO[7]
                         net (fo=40, routed)          0.562     7.808    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/CO[0]
    SLICE_X118Y453                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_20/I2
    SLICE_X118Y453       LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.167     7.975 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_20/O
                         net (fo=2, routed)           0.191     8.166    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_20_n_0
    SLICE_X118Y453                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_4__0/I5
    SLICE_X118Y453       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     8.256 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_4__0/O
                         net (fo=1, routed)           0.205     8.461    abssq06_fixpt16_struct/subsystem16bitalg/bool2/gate_out1_OBUF[15]_inst_i_1[4]
    SLICE_X118Y454                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/bool2/result_16_3_rel_carry/DI[4]
    SLICE_X118Y454       CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.100     8.561 r  abssq06_fixpt16_struct/subsystem16bitalg/bool2/result_16_3_rel_carry/CO[7]
                         net (fo=16, routed)          0.230     8.791    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1[0][0]
    SLICE_X118Y452                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1_OBUF[8]_inst_i_1/I4
    SLICE_X118Y452       LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123     8.914 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.496    10.410    gate_out1_OBUF[8]
    BF10                                                              r  gate_out1_OBUF[8]_inst/I
    BF10                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      1.052    11.462 r  gate_out1_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.462    gate_out1[8]
    BF10                                                              r  gate_out1[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay                -0.000    49.965    
  -------------------------------------------------------------------
                         required time                         49.965    
                         arrival time                         -11.462    
  -------------------------------------------------------------------
                         slack                                 38.502    

Slack (MET) :             38.621ns  (required time - arrival time)
  Source:                 gate_in1[1]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[5]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        11.343ns  (logic 3.752ns (33.072%)  route 7.592ns (66.928%))
  Logic Levels:           24  (CARRY8=11 IBUFCTRL=1 INBUF=1 LUT2=3 LUT3=2 LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AR13                                              0.000     0.000 r  gate_in1[1] (IN)
                         net (fo=0)                   0.000     0.000    gate_in1_IBUF[1]_inst/I
    AR13                                                              r  gate_in1_IBUF[1]_inst/INBUF_INST/PAD
    AR13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.592     0.592 r  gate_in1_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.592    gate_in1_IBUF[1]_inst/OUT
    AR13                                                              r  gate_in1_IBUF[1]_inst/IBUFCTRL_INST/I
    AR13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.592 r  gate_in1_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=58, routed)          1.900     2.492    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/A[1]
    SLICE_X118Y456                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b7__0/I1
    SLICE_X118Y456       LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     2.592 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b7__0/O
                         net (fo=2, routed)           0.101     2.693    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/out[7]
    SLICE_X118Y458                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_i_1/I0
    SLICE_X118Y458       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     2.794 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.015     2.809    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_i_1_n_0
    SLICE_X118Y458                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0/S[7]
    SLICE_X118Y458       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     2.926 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0/CO[7]
                         net (fo=1, routed)           0.026     2.952    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_n_0
    SLICE_X118Y459                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[12]_INST_0_i_3/CI
    SLICE_X118Y459       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.967 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[12]_INST_0_i_3/CO[7]
                         net (fo=1, routed)           0.026     2.993    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[12]_INST_0_i_3_n_0
    SLICE_X118Y460                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[28]_INST_0_i_4/CI
    SLICE_X118Y460       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.069 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[28]_INST_0_i_4/O[1]
                         net (fo=5, routed)           0.144     3.212    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/a1g[1].s_i[17]
    SLICE_X117Y460                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/P[20]_INST_0_i_4/I3
    SLICE_X117Y460       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     3.309 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/P[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.539     3.848    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[27][4]
    SLICE_X117Y459                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[20]_INST_0/DI[4]
    SLICE_X117Y459       CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091     3.939 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[20]_INST_0/CO[7]
                         net (fo=1, routed)           0.026     3.965    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[20]_INST_0_n_0
    SLICE_X117Y460                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[28]_INST_0/CI
    SLICE_X117Y460       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     4.041 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[28]_INST_0/O[1]
                         net (fo=14, routed)          0.741     4.782    abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[31]
    SLICE_X121Y451                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1/I1
    SLICE_X121Y451       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     4.835 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1/O
                         net (fo=1, routed)           0.015     4.850    abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1_n_0
    SLICE_X121Y451                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/S[7]
    SLICE_X121Y451       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.967 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.993    abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X121Y452                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/CI
    SLICE_X121Y452       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.049 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/O[0]
                         net (fo=32, routed)          0.467     5.516    abssq06_fixpt16_struct/subsystem16bitalg/abs4/comp2.core_instance2[32]
    SLICE_X121Y447                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/abs4/comp2.core_instance2_i_58/I2
    SLICE_X121Y447       LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.166     5.682 r  abssq06_fixpt16_struct/subsystem16bitalg/abs4/comp2.core_instance2_i_58/O
                         net (fo=1, routed)           0.279     5.961    abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[9]
    SLICE_X122Y448                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/I0
    SLICE_X122Y448       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     6.050 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/O
                         net (fo=1, routed)           0.016     6.066    abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1_n_0
    SLICE_X122Y448                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/S[1]
    SLICE_X122Y448       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     6.256 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.282    abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X122Y449                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CI
    SLICE_X122Y449       CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     6.385 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/O[6]
                         net (fo=5, routed)           0.644     7.029    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1[15][8]
    SLICE_X120Y455                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_12/I1
    SLICE_X120Y455       LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051     7.080 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_12/O
                         net (fo=1, routed)           0.007     7.087    abssq06_fixpt16_struct/subsystem16bitalg/bool1/S[4]
    SLICE_X120Y455                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/bool1/result_16_3_rel_carry/S[4]
    SLICE_X120Y455       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.160     7.247 r  abssq06_fixpt16_struct/subsystem16bitalg/bool1/result_16_3_rel_carry/CO[7]
                         net (fo=40, routed)          0.562     7.808    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/CO[0]
    SLICE_X118Y453                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_20/I2
    SLICE_X118Y453       LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.167     7.975 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_20/O
                         net (fo=2, routed)           0.191     8.166    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_20_n_0
    SLICE_X118Y453                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_4__0/I5
    SLICE_X118Y453       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     8.256 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_4__0/O
                         net (fo=1, routed)           0.205     8.461    abssq06_fixpt16_struct/subsystem16bitalg/bool2/gate_out1_OBUF[15]_inst_i_1[4]
    SLICE_X118Y454                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/bool2/result_16_3_rel_carry/DI[4]
    SLICE_X118Y454       CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.100     8.561 r  abssq06_fixpt16_struct/subsystem16bitalg/bool2/result_16_3_rel_carry/CO[7]
                         net (fo=16, routed)          0.368     8.930    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1[0][0]
    SLICE_X117Y454                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1_OBUF[5]_inst_i_1/I4
    SLICE_X117Y454       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.098     9.028 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.269    10.297    gate_out1_OBUF[5]
    BD8                                                               r  gate_out1_OBUF[5]_inst/I
    BD8                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      1.047    11.343 r  gate_out1_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.343    gate_out1[5]
    BD8                                                               r  gate_out1[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay                -0.000    49.965    
  -------------------------------------------------------------------
                         required time                         49.965    
                         arrival time                         -11.343    
  -------------------------------------------------------------------
                         slack                                 38.621    

Slack (MET) :             38.639ns  (required time - arrival time)
  Source:                 gate_in1[1]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[4]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        11.326ns  (logic 3.800ns (33.556%)  route 7.525ns (66.444%))
  Logic Levels:           24  (CARRY8=11 IBUFCTRL=1 INBUF=1 LUT2=3 LUT3=2 LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AR13                                              0.000     0.000 r  gate_in1[1] (IN)
                         net (fo=0)                   0.000     0.000    gate_in1_IBUF[1]_inst/I
    AR13                                                              r  gate_in1_IBUF[1]_inst/INBUF_INST/PAD
    AR13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.592     0.592 r  gate_in1_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.592    gate_in1_IBUF[1]_inst/OUT
    AR13                                                              r  gate_in1_IBUF[1]_inst/IBUFCTRL_INST/I
    AR13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.592 r  gate_in1_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=58, routed)          1.900     2.492    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/A[1]
    SLICE_X118Y456                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b7__0/I1
    SLICE_X118Y456       LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     2.592 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b7__0/O
                         net (fo=2, routed)           0.101     2.693    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/out[7]
    SLICE_X118Y458                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_i_1/I0
    SLICE_X118Y458       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     2.794 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.015     2.809    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_i_1_n_0
    SLICE_X118Y458                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0/S[7]
    SLICE_X118Y458       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     2.926 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0/CO[7]
                         net (fo=1, routed)           0.026     2.952    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_n_0
    SLICE_X118Y459                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[12]_INST_0_i_3/CI
    SLICE_X118Y459       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.967 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[12]_INST_0_i_3/CO[7]
                         net (fo=1, routed)           0.026     2.993    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[12]_INST_0_i_3_n_0
    SLICE_X118Y460                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[28]_INST_0_i_4/CI
    SLICE_X118Y460       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.069 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[28]_INST_0_i_4/O[1]
                         net (fo=5, routed)           0.144     3.212    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/a1g[1].s_i[17]
    SLICE_X117Y460                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/P[20]_INST_0_i_4/I3
    SLICE_X117Y460       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     3.309 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/P[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.539     3.848    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[27][4]
    SLICE_X117Y459                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[20]_INST_0/DI[4]
    SLICE_X117Y459       CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091     3.939 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[20]_INST_0/CO[7]
                         net (fo=1, routed)           0.026     3.965    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[20]_INST_0_n_0
    SLICE_X117Y460                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[28]_INST_0/CI
    SLICE_X117Y460       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     4.041 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[28]_INST_0/O[1]
                         net (fo=14, routed)          0.741     4.782    abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[31]
    SLICE_X121Y451                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1/I1
    SLICE_X121Y451       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     4.835 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1/O
                         net (fo=1, routed)           0.015     4.850    abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1_n_0
    SLICE_X121Y451                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/S[7]
    SLICE_X121Y451       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.967 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.993    abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X121Y452                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/CI
    SLICE_X121Y452       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.049 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/O[0]
                         net (fo=32, routed)          0.467     5.516    abssq06_fixpt16_struct/subsystem16bitalg/abs4/comp2.core_instance2[32]
    SLICE_X121Y447                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/abs4/comp2.core_instance2_i_58/I2
    SLICE_X121Y447       LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.166     5.682 r  abssq06_fixpt16_struct/subsystem16bitalg/abs4/comp2.core_instance2_i_58/O
                         net (fo=1, routed)           0.279     5.961    abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[9]
    SLICE_X122Y448                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/I0
    SLICE_X122Y448       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     6.050 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/O
                         net (fo=1, routed)           0.016     6.066    abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1_n_0
    SLICE_X122Y448                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/S[1]
    SLICE_X122Y448       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     6.256 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.282    abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X122Y449                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CI
    SLICE_X122Y449       CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     6.385 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/O[6]
                         net (fo=5, routed)           0.644     7.029    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1[15][8]
    SLICE_X120Y455                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_12/I1
    SLICE_X120Y455       LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051     7.080 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_12/O
                         net (fo=1, routed)           0.007     7.087    abssq06_fixpt16_struct/subsystem16bitalg/bool1/S[4]
    SLICE_X120Y455                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/bool1/result_16_3_rel_carry/S[4]
    SLICE_X120Y455       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.160     7.247 r  abssq06_fixpt16_struct/subsystem16bitalg/bool1/result_16_3_rel_carry/CO[7]
                         net (fo=40, routed)          0.562     7.808    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/CO[0]
    SLICE_X118Y453                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_20/I2
    SLICE_X118Y453       LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.167     7.975 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_20/O
                         net (fo=2, routed)           0.191     8.166    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_20_n_0
    SLICE_X118Y453                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_4__0/I5
    SLICE_X118Y453       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     8.256 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_4__0/O
                         net (fo=1, routed)           0.205     8.461    abssq06_fixpt16_struct/subsystem16bitalg/bool2/gate_out1_OBUF[15]_inst_i_1[4]
    SLICE_X118Y454                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/bool2/result_16_3_rel_carry/DI[4]
    SLICE_X118Y454       CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.100     8.561 r  abssq06_fixpt16_struct/subsystem16bitalg/bool2/result_16_3_rel_carry/CO[7]
                         net (fo=16, routed)          0.380     8.942    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1[0][0]
    SLICE_X117Y453                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1_OBUF[4]_inst_i_1/I4
    SLICE_X117Y453       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149     9.091 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.190    10.281    gate_out1_OBUF[4]
    BD9                                                               r  gate_out1_OBUF[4]_inst/I
    BD9                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      1.045    11.326 r  gate_out1_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.326    gate_out1[4]
    BD9                                                               r  gate_out1[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay                -0.000    49.965    
  -------------------------------------------------------------------
                         required time                         49.965    
                         arrival time                         -11.326    
  -------------------------------------------------------------------
                         slack                                 38.639    

Slack (MET) :             38.661ns  (required time - arrival time)
  Source:                 gate_in1[1]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[10]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        11.304ns  (logic 3.783ns (33.468%)  route 7.521ns (66.532%))
  Logic Levels:           24  (CARRY8=11 IBUFCTRL=1 INBUF=1 LUT2=3 LUT3=2 LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AR13                                              0.000     0.000 r  gate_in1[1] (IN)
                         net (fo=0)                   0.000     0.000    gate_in1_IBUF[1]_inst/I
    AR13                                                              r  gate_in1_IBUF[1]_inst/INBUF_INST/PAD
    AR13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.592     0.592 r  gate_in1_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.592    gate_in1_IBUF[1]_inst/OUT
    AR13                                                              r  gate_in1_IBUF[1]_inst/IBUFCTRL_INST/I
    AR13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.592 r  gate_in1_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=58, routed)          1.900     2.492    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/A[1]
    SLICE_X118Y456                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b7__0/I1
    SLICE_X118Y456       LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     2.592 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b7__0/O
                         net (fo=2, routed)           0.101     2.693    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/out[7]
    SLICE_X118Y458                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_i_1/I0
    SLICE_X118Y458       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     2.794 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.015     2.809    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_i_1_n_0
    SLICE_X118Y458                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0/S[7]
    SLICE_X118Y458       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     2.926 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0/CO[7]
                         net (fo=1, routed)           0.026     2.952    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_n_0
    SLICE_X118Y459                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[12]_INST_0_i_3/CI
    SLICE_X118Y459       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.967 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[12]_INST_0_i_3/CO[7]
                         net (fo=1, routed)           0.026     2.993    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[12]_INST_0_i_3_n_0
    SLICE_X118Y460                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[28]_INST_0_i_4/CI
    SLICE_X118Y460       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.069 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[28]_INST_0_i_4/O[1]
                         net (fo=5, routed)           0.144     3.212    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/a1g[1].s_i[17]
    SLICE_X117Y460                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/P[20]_INST_0_i_4/I3
    SLICE_X117Y460       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     3.309 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/P[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.539     3.848    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[27][4]
    SLICE_X117Y459                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[20]_INST_0/DI[4]
    SLICE_X117Y459       CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091     3.939 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[20]_INST_0/CO[7]
                         net (fo=1, routed)           0.026     3.965    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[20]_INST_0_n_0
    SLICE_X117Y460                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[28]_INST_0/CI
    SLICE_X117Y460       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     4.041 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[28]_INST_0/O[1]
                         net (fo=14, routed)          0.741     4.782    abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[31]
    SLICE_X121Y451                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1/I1
    SLICE_X121Y451       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     4.835 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1/O
                         net (fo=1, routed)           0.015     4.850    abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1_n_0
    SLICE_X121Y451                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/S[7]
    SLICE_X121Y451       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.967 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.993    abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X121Y452                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/CI
    SLICE_X121Y452       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.049 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/O[0]
                         net (fo=32, routed)          0.467     5.516    abssq06_fixpt16_struct/subsystem16bitalg/abs4/comp2.core_instance2[32]
    SLICE_X121Y447                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/abs4/comp2.core_instance2_i_58/I2
    SLICE_X121Y447       LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.166     5.682 r  abssq06_fixpt16_struct/subsystem16bitalg/abs4/comp2.core_instance2_i_58/O
                         net (fo=1, routed)           0.279     5.961    abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[9]
    SLICE_X122Y448                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/I0
    SLICE_X122Y448       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     6.050 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/O
                         net (fo=1, routed)           0.016     6.066    abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1_n_0
    SLICE_X122Y448                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/S[1]
    SLICE_X122Y448       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     6.256 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.282    abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X122Y449                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CI
    SLICE_X122Y449       CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     6.385 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/O[6]
                         net (fo=5, routed)           0.644     7.029    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1[15][8]
    SLICE_X120Y455                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_12/I1
    SLICE_X120Y455       LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051     7.080 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_12/O
                         net (fo=1, routed)           0.007     7.087    abssq06_fixpt16_struct/subsystem16bitalg/bool1/S[4]
    SLICE_X120Y455                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/bool1/result_16_3_rel_carry/S[4]
    SLICE_X120Y455       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.160     7.247 r  abssq06_fixpt16_struct/subsystem16bitalg/bool1/result_16_3_rel_carry/CO[7]
                         net (fo=40, routed)          0.562     7.808    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/CO[0]
    SLICE_X118Y453                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_20/I2
    SLICE_X118Y453       LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.167     7.975 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_20/O
                         net (fo=2, routed)           0.191     8.166    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_20_n_0
    SLICE_X118Y453                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_4__0/I5
    SLICE_X118Y453       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     8.256 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_4__0/O
                         net (fo=1, routed)           0.205     8.461    abssq06_fixpt16_struct/subsystem16bitalg/bool2/gate_out1_OBUF[15]_inst_i_1[4]
    SLICE_X118Y454                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/bool2/result_16_3_rel_carry/DI[4]
    SLICE_X118Y454       CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.100     8.561 r  abssq06_fixpt16_struct/subsystem16bitalg/bool2/result_16_3_rel_carry/CO[7]
                         net (fo=16, routed)          0.176     8.737    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1[0][0]
    SLICE_X118Y455                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1_OBUF[10]_inst_i_1/I4
    SLICE_X118Y455       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.123     8.860 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.390    10.250    gate_out1_OBUF[10]
    BE7                                                               r  gate_out1_OBUF[10]_inst/I
    BE7                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      1.053    11.304 r  gate_out1_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.304    gate_out1[10]
    BE7                                                               r  gate_out1[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay                -0.000    49.965    
  -------------------------------------------------------------------
                         required time                         49.965    
                         arrival time                         -11.304    
  -------------------------------------------------------------------
                         slack                                 38.661    

Slack (MET) :             38.688ns  (required time - arrival time)
  Source:                 gate_in1[1]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[11]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        11.276ns  (logic 3.828ns (33.947%)  route 7.448ns (66.053%))
  Logic Levels:           24  (CARRY8=11 IBUFCTRL=1 INBUF=1 LUT2=3 LUT3=2 LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AR13                                              0.000     0.000 r  gate_in1[1] (IN)
                         net (fo=0)                   0.000     0.000    gate_in1_IBUF[1]_inst/I
    AR13                                                              r  gate_in1_IBUF[1]_inst/INBUF_INST/PAD
    AR13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.592     0.592 r  gate_in1_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.592    gate_in1_IBUF[1]_inst/OUT
    AR13                                                              r  gate_in1_IBUF[1]_inst/IBUFCTRL_INST/I
    AR13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.592 r  gate_in1_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=58, routed)          1.900     2.492    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/A[1]
    SLICE_X118Y456                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b7__0/I1
    SLICE_X118Y456       LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     2.592 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b7__0/O
                         net (fo=2, routed)           0.101     2.693    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/out[7]
    SLICE_X118Y458                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_i_1/I0
    SLICE_X118Y458       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     2.794 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.015     2.809    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_i_1_n_0
    SLICE_X118Y458                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0/S[7]
    SLICE_X118Y458       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     2.926 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0/CO[7]
                         net (fo=1, routed)           0.026     2.952    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_n_0
    SLICE_X118Y459                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[12]_INST_0_i_3/CI
    SLICE_X118Y459       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.967 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[12]_INST_0_i_3/CO[7]
                         net (fo=1, routed)           0.026     2.993    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[12]_INST_0_i_3_n_0
    SLICE_X118Y460                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[28]_INST_0_i_4/CI
    SLICE_X118Y460       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.069 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[28]_INST_0_i_4/O[1]
                         net (fo=5, routed)           0.144     3.212    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/a1g[1].s_i[17]
    SLICE_X117Y460                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/P[20]_INST_0_i_4/I3
    SLICE_X117Y460       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     3.309 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/P[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.539     3.848    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[27][4]
    SLICE_X117Y459                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[20]_INST_0/DI[4]
    SLICE_X117Y459       CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091     3.939 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[20]_INST_0/CO[7]
                         net (fo=1, routed)           0.026     3.965    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[20]_INST_0_n_0
    SLICE_X117Y460                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[28]_INST_0/CI
    SLICE_X117Y460       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     4.041 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[28]_INST_0/O[1]
                         net (fo=14, routed)          0.741     4.782    abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[31]
    SLICE_X121Y451                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1/I1
    SLICE_X121Y451       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     4.835 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1/O
                         net (fo=1, routed)           0.015     4.850    abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1_n_0
    SLICE_X121Y451                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/S[7]
    SLICE_X121Y451       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.967 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.993    abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X121Y452                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/CI
    SLICE_X121Y452       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.049 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/O[0]
                         net (fo=32, routed)          0.467     5.516    abssq06_fixpt16_struct/subsystem16bitalg/abs4/comp2.core_instance2[32]
    SLICE_X121Y447                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/abs4/comp2.core_instance2_i_58/I2
    SLICE_X121Y447       LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.166     5.682 r  abssq06_fixpt16_struct/subsystem16bitalg/abs4/comp2.core_instance2_i_58/O
                         net (fo=1, routed)           0.279     5.961    abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[9]
    SLICE_X122Y448                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/I0
    SLICE_X122Y448       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     6.050 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/O
                         net (fo=1, routed)           0.016     6.066    abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1_n_0
    SLICE_X122Y448                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/S[1]
    SLICE_X122Y448       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     6.256 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.282    abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X122Y449                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CI
    SLICE_X122Y449       CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     6.385 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/O[6]
                         net (fo=5, routed)           0.644     7.029    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1[15][8]
    SLICE_X120Y455                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_12/I1
    SLICE_X120Y455       LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051     7.080 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_12/O
                         net (fo=1, routed)           0.007     7.087    abssq06_fixpt16_struct/subsystem16bitalg/bool1/S[4]
    SLICE_X120Y455                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/bool1/result_16_3_rel_carry/S[4]
    SLICE_X120Y455       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.160     7.247 r  abssq06_fixpt16_struct/subsystem16bitalg/bool1/result_16_3_rel_carry/CO[7]
                         net (fo=40, routed)          0.562     7.808    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/CO[0]
    SLICE_X118Y453                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_20/I2
    SLICE_X118Y453       LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.167     7.975 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_20/O
                         net (fo=2, routed)           0.191     8.166    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_20_n_0
    SLICE_X118Y453                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_4__0/I5
    SLICE_X118Y453       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     8.256 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_4__0/O
                         net (fo=1, routed)           0.205     8.461    abssq06_fixpt16_struct/subsystem16bitalg/bool2/gate_out1_OBUF[15]_inst_i_1[4]
    SLICE_X118Y454                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/bool2/result_16_3_rel_carry/DI[4]
    SLICE_X118Y454       CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.100     8.561 r  abssq06_fixpt16_struct/subsystem16bitalg/bool2/result_16_3_rel_carry/CO[7]
                         net (fo=16, routed)          0.226     8.787    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1[0][0]
    SLICE_X119Y455                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1_OBUF[11]_inst_i_1/I4
    SLICE_X119Y455       LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.158     8.945 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.268    10.213    gate_out1_OBUF[11]
    BF7                                                               r  gate_out1_OBUF[11]_inst/I
    BF7                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      1.063    11.276 r  gate_out1_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.276    gate_out1[11]
    BF7                                                               r  gate_out1[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay                -0.000    49.965    
  -------------------------------------------------------------------
                         required time                         49.965    
                         arrival time                         -11.276    
  -------------------------------------------------------------------
                         slack                                 38.688    

Slack (MET) :             38.691ns  (required time - arrival time)
  Source:                 gate_in1[1]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[2]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        11.274ns  (logic 3.793ns (33.643%)  route 7.481ns (66.357%))
  Logic Levels:           24  (CARRY8=11 IBUFCTRL=1 INBUF=1 LUT2=3 LUT3=2 LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AR13                                              0.000     0.000 r  gate_in1[1] (IN)
                         net (fo=0)                   0.000     0.000    gate_in1_IBUF[1]_inst/I
    AR13                                                              r  gate_in1_IBUF[1]_inst/INBUF_INST/PAD
    AR13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.592     0.592 r  gate_in1_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.592    gate_in1_IBUF[1]_inst/OUT
    AR13                                                              r  gate_in1_IBUF[1]_inst/IBUFCTRL_INST/I
    AR13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.592 r  gate_in1_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=58, routed)          1.900     2.492    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/A[1]
    SLICE_X118Y456                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b7__0/I1
    SLICE_X118Y456       LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     2.592 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b7__0/O
                         net (fo=2, routed)           0.101     2.693    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/out[7]
    SLICE_X118Y458                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_i_1/I0
    SLICE_X118Y458       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     2.794 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.015     2.809    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_i_1_n_0
    SLICE_X118Y458                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0/S[7]
    SLICE_X118Y458       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     2.926 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0/CO[7]
                         net (fo=1, routed)           0.026     2.952    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_n_0
    SLICE_X118Y459                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[12]_INST_0_i_3/CI
    SLICE_X118Y459       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.967 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[12]_INST_0_i_3/CO[7]
                         net (fo=1, routed)           0.026     2.993    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[12]_INST_0_i_3_n_0
    SLICE_X118Y460                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[28]_INST_0_i_4/CI
    SLICE_X118Y460       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.069 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[28]_INST_0_i_4/O[1]
                         net (fo=5, routed)           0.144     3.212    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/a1g[1].s_i[17]
    SLICE_X117Y460                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/P[20]_INST_0_i_4/I3
    SLICE_X117Y460       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     3.309 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/P[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.539     3.848    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[27][4]
    SLICE_X117Y459                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[20]_INST_0/DI[4]
    SLICE_X117Y459       CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091     3.939 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[20]_INST_0/CO[7]
                         net (fo=1, routed)           0.026     3.965    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[20]_INST_0_n_0
    SLICE_X117Y460                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[28]_INST_0/CI
    SLICE_X117Y460       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     4.041 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[28]_INST_0/O[1]
                         net (fo=14, routed)          0.741     4.782    abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[31]
    SLICE_X121Y451                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1/I1
    SLICE_X121Y451       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     4.835 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1/O
                         net (fo=1, routed)           0.015     4.850    abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1_n_0
    SLICE_X121Y451                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/S[7]
    SLICE_X121Y451       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.967 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.993    abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X121Y452                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/CI
    SLICE_X121Y452       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.049 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/O[0]
                         net (fo=32, routed)          0.467     5.516    abssq06_fixpt16_struct/subsystem16bitalg/abs4/comp2.core_instance2[32]
    SLICE_X121Y447                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/abs4/comp2.core_instance2_i_58/I2
    SLICE_X121Y447       LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.166     5.682 r  abssq06_fixpt16_struct/subsystem16bitalg/abs4/comp2.core_instance2_i_58/O
                         net (fo=1, routed)           0.279     5.961    abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[9]
    SLICE_X122Y448                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/I0
    SLICE_X122Y448       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     6.050 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/O
                         net (fo=1, routed)           0.016     6.066    abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1_n_0
    SLICE_X122Y448                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/S[1]
    SLICE_X122Y448       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     6.256 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.282    abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X122Y449                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CI
    SLICE_X122Y449       CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     6.385 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/O[6]
                         net (fo=5, routed)           0.644     7.029    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1[15][8]
    SLICE_X120Y455                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_12/I1
    SLICE_X120Y455       LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051     7.080 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_12/O
                         net (fo=1, routed)           0.007     7.087    abssq06_fixpt16_struct/subsystem16bitalg/bool1/S[4]
    SLICE_X120Y455                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/bool1/result_16_3_rel_carry/S[4]
    SLICE_X120Y455       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.160     7.247 r  abssq06_fixpt16_struct/subsystem16bitalg/bool1/result_16_3_rel_carry/CO[7]
                         net (fo=40, routed)          0.562     7.808    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/CO[0]
    SLICE_X118Y453                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_20/I2
    SLICE_X118Y453       LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.167     7.975 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_20/O
                         net (fo=2, routed)           0.191     8.166    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_20_n_0
    SLICE_X118Y453                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_4__0/I5
    SLICE_X118Y453       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     8.256 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_4__0/O
                         net (fo=1, routed)           0.205     8.461    abssq06_fixpt16_struct/subsystem16bitalg/bool2/gate_out1_OBUF[15]_inst_i_1[4]
    SLICE_X118Y454                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/bool2/result_16_3_rel_carry/DI[4]
    SLICE_X118Y454       CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.100     8.561 r  abssq06_fixpt16_struct/subsystem16bitalg/bool2/result_16_3_rel_carry/CO[7]
                         net (fo=16, routed)          0.332     8.894    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1[0][0]
    SLICE_X117Y453                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1_OBUF[2]_inst_i_1/I4
    SLICE_X117Y453       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     9.044 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.194    10.238    gate_out1_OBUF[2]
    BA10                                                              r  gate_out1_OBUF[2]_inst/I
    BA10                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      1.036    11.274 r  gate_out1_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.274    gate_out1[2]
    BA10                                                              r  gate_out1[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay                -0.000    49.965    
  -------------------------------------------------------------------
                         required time                         49.965    
                         arrival time                         -11.274    
  -------------------------------------------------------------------
                         slack                                 38.691    

Slack (MET) :             38.709ns  (required time - arrival time)
  Source:                 gate_in1[1]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[13]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        11.256ns  (logic 3.695ns (32.825%)  route 7.561ns (67.175%))
  Logic Levels:           24  (CARRY8=11 IBUFCTRL=1 INBUF=1 LUT2=3 LUT3=2 LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AR13                                              0.000     0.000 r  gate_in1[1] (IN)
                         net (fo=0)                   0.000     0.000    gate_in1_IBUF[1]_inst/I
    AR13                                                              r  gate_in1_IBUF[1]_inst/INBUF_INST/PAD
    AR13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.592     0.592 r  gate_in1_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.592    gate_in1_IBUF[1]_inst/OUT
    AR13                                                              r  gate_in1_IBUF[1]_inst/IBUFCTRL_INST/I
    AR13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.592 r  gate_in1_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=58, routed)          1.900     2.492    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/A[1]
    SLICE_X118Y456                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b7__0/I1
    SLICE_X118Y456       LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     2.592 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b7__0/O
                         net (fo=2, routed)           0.101     2.693    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/out[7]
    SLICE_X118Y458                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_i_1/I0
    SLICE_X118Y458       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     2.794 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.015     2.809    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_i_1_n_0
    SLICE_X118Y458                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0/S[7]
    SLICE_X118Y458       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     2.926 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0/CO[7]
                         net (fo=1, routed)           0.026     2.952    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_n_0
    SLICE_X118Y459                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[12]_INST_0_i_3/CI
    SLICE_X118Y459       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.967 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[12]_INST_0_i_3/CO[7]
                         net (fo=1, routed)           0.026     2.993    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[12]_INST_0_i_3_n_0
    SLICE_X118Y460                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[28]_INST_0_i_4/CI
    SLICE_X118Y460       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.069 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[28]_INST_0_i_4/O[1]
                         net (fo=5, routed)           0.144     3.212    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/a1g[1].s_i[17]
    SLICE_X117Y460                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/P[20]_INST_0_i_4/I3
    SLICE_X117Y460       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     3.309 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/P[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.539     3.848    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[27][4]
    SLICE_X117Y459                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[20]_INST_0/DI[4]
    SLICE_X117Y459       CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091     3.939 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[20]_INST_0/CO[7]
                         net (fo=1, routed)           0.026     3.965    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[20]_INST_0_n_0
    SLICE_X117Y460                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[28]_INST_0/CI
    SLICE_X117Y460       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     4.041 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[28]_INST_0/O[1]
                         net (fo=14, routed)          0.741     4.782    abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[31]
    SLICE_X121Y451                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1/I1
    SLICE_X121Y451       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     4.835 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1/O
                         net (fo=1, routed)           0.015     4.850    abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1_n_0
    SLICE_X121Y451                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/S[7]
    SLICE_X121Y451       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.967 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.993    abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X121Y452                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/CI
    SLICE_X121Y452       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.049 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/O[0]
                         net (fo=32, routed)          0.467     5.516    abssq06_fixpt16_struct/subsystem16bitalg/abs4/comp2.core_instance2[32]
    SLICE_X121Y447                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/abs4/comp2.core_instance2_i_58/I2
    SLICE_X121Y447       LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.166     5.682 r  abssq06_fixpt16_struct/subsystem16bitalg/abs4/comp2.core_instance2_i_58/O
                         net (fo=1, routed)           0.279     5.961    abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[9]
    SLICE_X122Y448                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/I0
    SLICE_X122Y448       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     6.050 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/O
                         net (fo=1, routed)           0.016     6.066    abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1_n_0
    SLICE_X122Y448                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/S[1]
    SLICE_X122Y448       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     6.256 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.282    abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X122Y449                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CI
    SLICE_X122Y449       CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     6.385 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/O[6]
                         net (fo=5, routed)           0.644     7.029    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1[15][8]
    SLICE_X120Y455                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_12/I1
    SLICE_X120Y455       LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051     7.080 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_12/O
                         net (fo=1, routed)           0.007     7.087    abssq06_fixpt16_struct/subsystem16bitalg/bool1/S[4]
    SLICE_X120Y455                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/bool1/result_16_3_rel_carry/S[4]
    SLICE_X120Y455       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.160     7.247 r  abssq06_fixpt16_struct/subsystem16bitalg/bool1/result_16_3_rel_carry/CO[7]
                         net (fo=40, routed)          0.562     7.808    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/CO[0]
    SLICE_X118Y453                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_20/I2
    SLICE_X118Y453       LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.167     7.975 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_20/O
                         net (fo=2, routed)           0.191     8.166    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_20_n_0
    SLICE_X118Y453                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_4__0/I5
    SLICE_X118Y453       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     8.256 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_4__0/O
                         net (fo=1, routed)           0.205     8.461    abssq06_fixpt16_struct/subsystem16bitalg/bool2/gate_out1_OBUF[15]_inst_i_1[4]
    SLICE_X118Y454                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/bool2/result_16_3_rel_carry/DI[4]
    SLICE_X118Y454       CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.100     8.561 r  abssq06_fixpt16_struct/subsystem16bitalg/bool2/result_16_3_rel_carry/CO[7]
                         net (fo=16, routed)          0.421     8.983    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1[0][0]
    SLICE_X117Y454                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1_OBUF[13]_inst_i_1/I4
    SLICE_X117Y454       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050     9.033 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           1.185    10.218    gate_out1_OBUF[13]
    BE10                                                              r  gate_out1_OBUF[13]_inst/I
    BE10                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      1.038    11.256 r  gate_out1_OBUF[13]_inst/O
                         net (fo=0)                   0.000    11.256    gate_out1[13]
    BE10                                                              r  gate_out1[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay                -0.000    49.965    
  -------------------------------------------------------------------
                         required time                         49.965    
                         arrival time                         -11.256    
  -------------------------------------------------------------------
                         slack                                 38.709    

Slack (MET) :             38.713ns  (required time - arrival time)
  Source:                 gate_in1[1]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[9]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        11.252ns  (logic 3.748ns (33.311%)  route 7.504ns (66.689%))
  Logic Levels:           24  (CARRY8=11 IBUFCTRL=1 INBUF=1 LUT2=3 LUT3=2 LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AR13                                              0.000     0.000 r  gate_in1[1] (IN)
                         net (fo=0)                   0.000     0.000    gate_in1_IBUF[1]_inst/I
    AR13                                                              r  gate_in1_IBUF[1]_inst/INBUF_INST/PAD
    AR13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.592     0.592 r  gate_in1_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.592    gate_in1_IBUF[1]_inst/OUT
    AR13                                                              r  gate_in1_IBUF[1]_inst/IBUFCTRL_INST/I
    AR13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.592 r  gate_in1_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=58, routed)          1.900     2.492    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/A[1]
    SLICE_X118Y456                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b7__0/I1
    SLICE_X118Y456       LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     2.592 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b7__0/O
                         net (fo=2, routed)           0.101     2.693    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/out[7]
    SLICE_X118Y458                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_i_1/I0
    SLICE_X118Y458       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     2.794 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.015     2.809    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_i_1_n_0
    SLICE_X118Y458                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0/S[7]
    SLICE_X118Y458       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     2.926 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0/CO[7]
                         net (fo=1, routed)           0.026     2.952    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_n_0
    SLICE_X118Y459                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[12]_INST_0_i_3/CI
    SLICE_X118Y459       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.967 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[12]_INST_0_i_3/CO[7]
                         net (fo=1, routed)           0.026     2.993    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[12]_INST_0_i_3_n_0
    SLICE_X118Y460                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[28]_INST_0_i_4/CI
    SLICE_X118Y460       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.069 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[28]_INST_0_i_4/O[1]
                         net (fo=5, routed)           0.144     3.212    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/a1g[1].s_i[17]
    SLICE_X117Y460                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/P[20]_INST_0_i_4/I3
    SLICE_X117Y460       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     3.309 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/P[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.539     3.848    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[27][4]
    SLICE_X117Y459                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[20]_INST_0/DI[4]
    SLICE_X117Y459       CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091     3.939 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[20]_INST_0/CO[7]
                         net (fo=1, routed)           0.026     3.965    abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[20]_INST_0_n_0
    SLICE_X117Y460                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[28]_INST_0/CI
    SLICE_X117Y460       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     4.041 r  abssq06_fixpt16_struct/subsystem16bitalg/cmult3/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[28]_INST_0/O[1]
                         net (fo=14, routed)          0.741     4.782    abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[31]
    SLICE_X121Y451                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1/I1
    SLICE_X121Y451       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     4.835 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1/O
                         net (fo=1, routed)           0.015     4.850    abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1_n_0
    SLICE_X121Y451                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/S[7]
    SLICE_X121Y451       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.967 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.993    abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X121Y452                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/CI
    SLICE_X121Y452       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.049 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/O[0]
                         net (fo=32, routed)          0.467     5.516    abssq06_fixpt16_struct/subsystem16bitalg/abs4/comp2.core_instance2[32]
    SLICE_X121Y447                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/abs4/comp2.core_instance2_i_58/I2
    SLICE_X121Y447       LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.166     5.682 r  abssq06_fixpt16_struct/subsystem16bitalg/abs4/comp2.core_instance2_i_58/O
                         net (fo=1, routed)           0.279     5.961    abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[9]
    SLICE_X122Y448                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/I0
    SLICE_X122Y448       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     6.050 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/O
                         net (fo=1, routed)           0.016     6.066    abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1_n_0
    SLICE_X122Y448                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/S[1]
    SLICE_X122Y448       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     6.256 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.282    abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X122Y449                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CI
    SLICE_X122Y449       CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     6.385 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/O[6]
                         net (fo=5, routed)           0.644     7.029    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1[15][8]
    SLICE_X120Y455                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_12/I1
    SLICE_X120Y455       LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051     7.080 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_12/O
                         net (fo=1, routed)           0.007     7.087    abssq06_fixpt16_struct/subsystem16bitalg/bool1/S[4]
    SLICE_X120Y455                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/bool1/result_16_3_rel_carry/S[4]
    SLICE_X120Y455       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.160     7.247 r  abssq06_fixpt16_struct/subsystem16bitalg/bool1/result_16_3_rel_carry/CO[7]
                         net (fo=40, routed)          0.562     7.808    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/CO[0]
    SLICE_X118Y453                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_20/I2
    SLICE_X118Y453       LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.167     7.975 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_20/O
                         net (fo=2, routed)           0.191     8.166    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_20_n_0
    SLICE_X118Y453                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_4__0/I5
    SLICE_X118Y453       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     8.256 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/result_16_3_rel_carry_i_4__0/O
                         net (fo=1, routed)           0.205     8.461    abssq06_fixpt16_struct/subsystem16bitalg/bool2/gate_out1_OBUF[15]_inst_i_1[4]
    SLICE_X118Y454                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/bool2/result_16_3_rel_carry/DI[4]
    SLICE_X118Y454       CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.100     8.561 r  abssq06_fixpt16_struct/subsystem16bitalg/bool2/result_16_3_rel_carry/CO[7]
                         net (fo=16, routed)          0.173     8.734    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1[0][0]
    SLICE_X118Y453                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1_OBUF[9]_inst_i_1/I4
    SLICE_X118Y453       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.089     8.823 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.376    10.199    gate_out1_OBUF[9]
    BF9                                                               r  gate_out1_OBUF[9]_inst/I
    BF9                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      1.052    11.252 r  gate_out1_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.252    gate_out1[9]
    BF9                                                               r  gate_out1[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay                -0.000    49.965    
  -------------------------------------------------------------------
                         required time                         49.965    
                         arrival time                         -11.252    
  -------------------------------------------------------------------
                         slack                                 38.713    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.222ns  (arrival time - required time)
  Source:                 gate_in1[5]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[13]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.947ns (42.602%)  route 1.276ns (57.398%))
  Logic Levels:           9  (CARRY8=4 IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AT13                                              0.000     0.000 r  gate_in1[5] (IN)
                         net (fo=0)                   0.000     0.000    gate_in1_IBUF[5]_inst/I
    AT13                                                              r  gate_in1_IBUF[5]_inst/INBUF_INST/PAD
    AT13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.232     0.232 r  gate_in1_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.232    gate_in1_IBUF[5]_inst/OUT
    AT13                                                              r  gate_in1_IBUF[5]_inst/IBUFCTRL_INST/I
    AT13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.232 r  gate_in1_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=42, routed)          0.425     0.657    abssq06_fixpt16_struct/subsystem16bitalg/abs5/P[6]
    SLICE_X120Y460                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/abs5/comp3.core_instance3_i_27/I0
    SLICE_X120Y460       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     0.707 r  abssq06_fixpt16_struct/subsystem16bitalg/abs5/comp3.core_instance3_i_27/O
                         net (fo=2, routed)           0.115     0.822    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[6]
    SLICE_X121Y457                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[6]
    SLICE_X121Y457       CARRY8 (Prop_CARRY8_SLICEM_DI[6]_CO[7])
                                                      0.034     0.856 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.003     0.859    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X121Y458                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CI
    SLICE_X121Y458       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.017     0.876 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.003     0.879    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X121Y459                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CI
    SLICE_X121Y459       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.017     0.896 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.003     0.899    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X121Y460                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CI
    SLICE_X121Y460       CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.033     0.932 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/O[3]
                         net (fo=4, routed)           0.198     1.130    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/core_s[27]
    SLICE_X117Y454                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1_OBUF[13]_inst_i_1/I0
    SLICE_X117Y454       LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.035     1.165 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.529     1.694    gate_out1_OBUF[13]
    BE10                                                              r  gate_out1_OBUF[13]_inst/I
    BE10                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.529     2.222 r  gate_out1_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.222    gate_out1[13]
    BE10                                                              r  gate_out1[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  2.222    

Slack (MET) :             2.227ns  (arrival time - required time)
  Source:                 gate_in1[5]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[3]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 0.951ns (42.693%)  route 1.276ns (57.306%))
  Logic Levels:           8  (CARRY8=3 IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AT13                                              0.000     0.000 r  gate_in1[5] (IN)
                         net (fo=0)                   0.000     0.000    gate_in1_IBUF[5]_inst/I
    AT13                                                              r  gate_in1_IBUF[5]_inst/INBUF_INST/PAD
    AT13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.232     0.232 r  gate_in1_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.232    gate_in1_IBUF[5]_inst/OUT
    AT13                                                              r  gate_in1_IBUF[5]_inst/IBUFCTRL_INST/I
    AT13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.232 r  gate_in1_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=42, routed)          0.425     0.657    abssq06_fixpt16_struct/subsystem16bitalg/abs5/P[6]
    SLICE_X120Y460                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/abs5/comp3.core_instance3_i_27/I0
    SLICE_X120Y460       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     0.707 r  abssq06_fixpt16_struct/subsystem16bitalg/abs5/comp3.core_instance3_i_27/O
                         net (fo=2, routed)           0.115     0.822    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[6]
    SLICE_X121Y457                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[6]
    SLICE_X121Y457       CARRY8 (Prop_CARRY8_SLICEM_DI[6]_CO[7])
                                                      0.034     0.856 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.003     0.859    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X121Y458                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CI
    SLICE_X121Y458       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.017     0.876 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.003     0.879    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X121Y459                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CI
    SLICE_X121Y459       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.031     0.910 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/O[1]
                         net (fo=4, routed)           0.237     1.147    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/core_s[17]
    SLICE_X117Y454                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1_OBUF[3]_inst_i_1/I0
    SLICE_X117Y454       LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.059     1.206 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.493     1.699    gate_out1_OBUF[3]
    BA9                                                               r  gate_out1_OBUF[3]_inst/I
    BA9                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.528     2.227 r  gate_out1_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.227    gate_out1[3]
    BA9                                                               r  gate_out1[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  2.227    

Slack (MET) :             2.232ns  (arrival time - required time)
  Source:                 gate_in1[5]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[2]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 0.929ns (41.623%)  route 1.303ns (58.377%))
  Logic Levels:           8  (CARRY8=3 IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AT13                                              0.000     0.000 r  gate_in1[5] (IN)
                         net (fo=0)                   0.000     0.000    gate_in1_IBUF[5]_inst/I
    AT13                                                              r  gate_in1_IBUF[5]_inst/INBUF_INST/PAD
    AT13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.232     0.232 r  gate_in1_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.232    gate_in1_IBUF[5]_inst/OUT
    AT13                                                              r  gate_in1_IBUF[5]_inst/IBUFCTRL_INST/I
    AT13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.232 r  gate_in1_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=42, routed)          0.425     0.657    abssq06_fixpt16_struct/subsystem16bitalg/abs5/P[6]
    SLICE_X120Y460                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/abs5/comp3.core_instance3_i_27/I0
    SLICE_X120Y460       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     0.707 r  abssq06_fixpt16_struct/subsystem16bitalg/abs5/comp3.core_instance3_i_27/O
                         net (fo=2, routed)           0.115     0.822    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[6]
    SLICE_X121Y457                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[6]
    SLICE_X121Y457       CARRY8 (Prop_CARRY8_SLICEM_DI[6]_CO[7])
                                                      0.034     0.856 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.003     0.859    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X121Y458                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CI
    SLICE_X121Y458       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.017     0.876 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.003     0.879    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X121Y459                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CI
    SLICE_X121Y459       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.019     0.898 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/O[0]
                         net (fo=5, routed)           0.221     1.119    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/core_s[16]
    SLICE_X117Y453                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1_OBUF[2]_inst_i_1/I0
    SLICE_X117Y453       LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.050     1.169 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.536     1.705    gate_out1_OBUF[2]
    BA10                                                              r  gate_out1_OBUF[2]_inst/I
    BA10                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.527     2.232 r  gate_out1_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.232    gate_out1[2]
    BA10                                                              r  gate_out1[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  2.232    

Slack (MET) :             2.241ns  (arrival time - required time)
  Source:                 gate_in2[3]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[0]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.241ns  (logic 1.001ns (44.658%)  route 1.240ns (55.342%))
  Logic Levels:           9  (CARRY8=3 IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=1 LUT5=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AV14                                              0.000     0.000 r  gate_in2[3] (IN)
                         net (fo=0)                   0.000     0.000    gate_in2_IBUF[3]_inst/I
    AV14                                                              r  gate_in2_IBUF[3]_inst/INBUF_INST/PAD
    AV14                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.269     0.269 r  gate_in2_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.269    gate_in2_IBUF[3]_inst/OUT
    AV14                                                              r  gate_in2_IBUF[3]_inst/IBUFCTRL_INST/I
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.269 r  gate_in2_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=47, routed)          0.421     0.689    abssq06_fixpt16_struct/subsystem16bitalg/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[4]
    SLICE_X118Y448                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/I0
    SLICE_X118Y448       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.035     0.724 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.011     0.735    abssq06_fixpt16_struct/subsystem16bitalg/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X118Y448                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[4]
    SLICE_X118Y448       CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.018     0.753 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=2, routed)           0.089     0.842    abssq06_fixpt16_struct/subsystem16bitalg/abs1/comp2.core_instance2[4]
    SLICE_X117Y447                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/abs1/comp2.core_instance2_i_30/I0
    SLICE_X117Y447       LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     0.877 r  abssq06_fixpt16_struct/subsystem16bitalg/abs1/comp2.core_instance2_i_30/O
                         net (fo=2, routed)           0.122     0.999    abssq06_fixpt16_struct/subsystem16bitalg/addsub5/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X119Y451                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub5/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[4]
    SLICE_X119Y451       CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.054     1.053 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub5/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.003     1.056    abssq06_fixpt16_struct/subsystem16bitalg/addsub5/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X119Y452                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub5/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CI
    SLICE_X119Y452       CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.041     1.097 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub5/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/O[6]
                         net (fo=3, routed)           0.069     1.166    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1[15]_0[0]
    SLICE_X117Y452                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1_OBUF[0]_inst_i_1/I3
    SLICE_X117Y452       LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.014     1.180 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.526     1.706    gate_out1_OBUF[0]
    BB9                                                               r  gate_out1_OBUF[0]_inst/I
    BB9                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.535     2.241 r  gate_out1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.241    gate_out1[0]
    BB9                                                               r  gate_out1[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  2.241    

Slack (MET) :             2.242ns  (arrival time - required time)
  Source:                 gate_in1[5]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[4]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.242ns  (logic 0.942ns (42.035%)  route 1.300ns (57.965%))
  Logic Levels:           8  (CARRY8=3 IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AT13                                              0.000     0.000 r  gate_in1[5] (IN)
                         net (fo=0)                   0.000     0.000    gate_in1_IBUF[5]_inst/I
    AT13                                                              r  gate_in1_IBUF[5]_inst/INBUF_INST/PAD
    AT13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.232     0.232 r  gate_in1_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.232    gate_in1_IBUF[5]_inst/OUT
    AT13                                                              r  gate_in1_IBUF[5]_inst/IBUFCTRL_INST/I
    AT13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.232 r  gate_in1_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=42, routed)          0.425     0.657    abssq06_fixpt16_struct/subsystem16bitalg/abs5/P[6]
    SLICE_X120Y460                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/abs5/comp3.core_instance3_i_27/I0
    SLICE_X120Y460       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     0.707 r  abssq06_fixpt16_struct/subsystem16bitalg/abs5/comp3.core_instance3_i_27/O
                         net (fo=2, routed)           0.115     0.822    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[6]
    SLICE_X121Y457                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[6]
    SLICE_X121Y457       CARRY8 (Prop_CARRY8_SLICEM_DI[6]_CO[7])
                                                      0.034     0.856 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.003     0.859    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X121Y458                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CI
    SLICE_X121Y458       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.017     0.876 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.003     0.879    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X121Y459                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CI
    SLICE_X121Y459       CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.024     0.903 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/O[2]
                         net (fo=5, routed)           0.224     1.127    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/core_s[18]
    SLICE_X117Y453                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1_OBUF[4]_inst_i_1/I0
    SLICE_X117Y453       LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     1.177 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.530     1.707    gate_out1_OBUF[4]
    BD9                                                               r  gate_out1_OBUF[4]_inst/I
    BD9                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.535     2.242 r  gate_out1_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.242    gate_out1[4]
    BD9                                                               r  gate_out1[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.246ns  (arrival time - required time)
  Source:                 gate_in1[5]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[11]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.246ns  (logic 0.955ns (42.514%)  route 1.291ns (57.486%))
  Logic Levels:           9  (CARRY8=4 IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AT13                                              0.000     0.000 r  gate_in1[5] (IN)
                         net (fo=0)                   0.000     0.000    gate_in1_IBUF[5]_inst/I
    AT13                                                              r  gate_in1_IBUF[5]_inst/INBUF_INST/PAD
    AT13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.232     0.232 r  gate_in1_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.232    gate_in1_IBUF[5]_inst/OUT
    AT13                                                              r  gate_in1_IBUF[5]_inst/IBUFCTRL_INST/I
    AT13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.232 r  gate_in1_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=42, routed)          0.425     0.657    abssq06_fixpt16_struct/subsystem16bitalg/abs5/P[6]
    SLICE_X120Y460                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/abs5/comp3.core_instance3_i_27/I0
    SLICE_X120Y460       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     0.707 r  abssq06_fixpt16_struct/subsystem16bitalg/abs5/comp3.core_instance3_i_27/O
                         net (fo=2, routed)           0.115     0.822    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[6]
    SLICE_X121Y457                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[6]
    SLICE_X121Y457       CARRY8 (Prop_CARRY8_SLICEM_DI[6]_CO[7])
                                                      0.034     0.856 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.003     0.859    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X121Y458                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CI
    SLICE_X121Y458       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.017     0.876 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.003     0.879    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X121Y459                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CI
    SLICE_X121Y459       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.017     0.896 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.003     0.899    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X121Y460                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CI
    SLICE_X121Y460       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.031     0.930 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/O[1]
                         net (fo=4, routed)           0.169     1.099    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/core_s[25]
    SLICE_X119Y455                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1_OBUF[11]_inst_i_1/I0
    SLICE_X119Y455       LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     1.119 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.573     1.692    gate_out1_OBUF[11]
    BF7                                                               r  gate_out1_OBUF[11]_inst/I
    BF7                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.554     2.246 r  gate_out1_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.246    gate_out1[11]
    BF7                                                               r  gate_out1[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.258ns  (arrival time - required time)
  Source:                 gate_in2[3]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[1]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 1.028ns (45.524%)  route 1.230ns (54.476%))
  Logic Levels:           9  (CARRY8=3 IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=1 LUT5=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AV14                                              0.000     0.000 r  gate_in2[3] (IN)
                         net (fo=0)                   0.000     0.000    gate_in2_IBUF[3]_inst/I
    AV14                                                              r  gate_in2_IBUF[3]_inst/INBUF_INST/PAD
    AV14                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.269     0.269 r  gate_in2_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.269    gate_in2_IBUF[3]_inst/OUT
    AV14                                                              r  gate_in2_IBUF[3]_inst/IBUFCTRL_INST/I
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.269 r  gate_in2_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=47, routed)          0.421     0.689    abssq06_fixpt16_struct/subsystem16bitalg/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[4]
    SLICE_X118Y448                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/I0
    SLICE_X118Y448       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.035     0.724 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.011     0.735    abssq06_fixpt16_struct/subsystem16bitalg/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X118Y448                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[4]
    SLICE_X118Y448       CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.018     0.753 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=2, routed)           0.089     0.842    abssq06_fixpt16_struct/subsystem16bitalg/abs1/comp2.core_instance2[4]
    SLICE_X117Y447                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/abs1/comp2.core_instance2_i_30/I0
    SLICE_X117Y447       LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     0.877 r  abssq06_fixpt16_struct/subsystem16bitalg/abs1/comp2.core_instance2_i_30/O
                         net (fo=2, routed)           0.122     0.999    abssq06_fixpt16_struct/subsystem16bitalg/addsub5/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X119Y451                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub5/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[4]
    SLICE_X119Y451       CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.054     1.053 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub5/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.003     1.056    abssq06_fixpt16_struct/subsystem16bitalg/addsub5/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X119Y452                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub5/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CI
    SLICE_X119Y452       CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.051     1.107 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub5/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/O[7]
                         net (fo=3, routed)           0.091     1.198    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1[15]_0[1]
    SLICE_X119Y455                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1_OBUF[1]_inst_i_1/I3
    SLICE_X119Y455       LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.035     1.233 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.494     1.727    gate_out1_OBUF[1]
    BC9                                                               r  gate_out1_OBUF[1]_inst/I
    BC9                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.531     2.258 r  gate_out1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.258    gate_out1[1]
    BC9                                                               r  gate_out1[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  2.258    

Slack (MET) :             2.272ns  (arrival time - required time)
  Source:                 gate_in1[5]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[12]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.272ns  (logic 0.936ns (41.218%)  route 1.335ns (58.782%))
  Logic Levels:           9  (CARRY8=4 IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AT13                                              0.000     0.000 r  gate_in1[5] (IN)
                         net (fo=0)                   0.000     0.000    gate_in1_IBUF[5]_inst/I
    AT13                                                              r  gate_in1_IBUF[5]_inst/INBUF_INST/PAD
    AT13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.232     0.232 r  gate_in1_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.232    gate_in1_IBUF[5]_inst/OUT
    AT13                                                              r  gate_in1_IBUF[5]_inst/IBUFCTRL_INST/I
    AT13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.232 r  gate_in1_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=42, routed)          0.425     0.657    abssq06_fixpt16_struct/subsystem16bitalg/abs5/P[6]
    SLICE_X120Y460                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/abs5/comp3.core_instance3_i_27/I0
    SLICE_X120Y460       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     0.707 r  abssq06_fixpt16_struct/subsystem16bitalg/abs5/comp3.core_instance3_i_27/O
                         net (fo=2, routed)           0.115     0.822    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[6]
    SLICE_X121Y457                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[6]
    SLICE_X121Y457       CARRY8 (Prop_CARRY8_SLICEM_DI[6]_CO[7])
                                                      0.034     0.856 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.003     0.859    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X121Y458                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CI
    SLICE_X121Y458       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.017     0.876 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.003     0.879    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X121Y459                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CI
    SLICE_X121Y459       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.017     0.896 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.003     0.899    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X121Y460                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CI
    SLICE_X121Y460       CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.024     0.923 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/O[2]
                         net (fo=5, routed)           0.216     1.139    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/core_s[26]
    SLICE_X118Y455                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1_OBUF[12]_inst_i_1/I0
    SLICE_X118Y455       LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.035     1.174 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.571     1.745    gate_out1_OBUF[12]
    BD10                                                              r  gate_out1_OBUF[12]_inst/I
    BD10                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.527     2.272 r  gate_out1_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.272    gate_out1[12]
    BD10                                                              r  gate_out1[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  2.272    

Slack (MET) :             2.281ns  (arrival time - required time)
  Source:                 gate_in1[5]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[5]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 0.954ns (41.802%)  route 1.328ns (58.198%))
  Logic Levels:           8  (CARRY8=3 IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AT13                                              0.000     0.000 r  gate_in1[5] (IN)
                         net (fo=0)                   0.000     0.000    gate_in1_IBUF[5]_inst/I
    AT13                                                              r  gate_in1_IBUF[5]_inst/INBUF_INST/PAD
    AT13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.232     0.232 r  gate_in1_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.232    gate_in1_IBUF[5]_inst/OUT
    AT13                                                              r  gate_in1_IBUF[5]_inst/IBUFCTRL_INST/I
    AT13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.232 r  gate_in1_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=42, routed)          0.425     0.657    abssq06_fixpt16_struct/subsystem16bitalg/abs5/P[6]
    SLICE_X120Y460                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/abs5/comp3.core_instance3_i_27/I0
    SLICE_X120Y460       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     0.707 r  abssq06_fixpt16_struct/subsystem16bitalg/abs5/comp3.core_instance3_i_27/O
                         net (fo=2, routed)           0.115     0.822    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[6]
    SLICE_X121Y457                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[6]
    SLICE_X121Y457       CARRY8 (Prop_CARRY8_SLICEM_DI[6]_CO[7])
                                                      0.034     0.856 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.003     0.859    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X121Y458                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CI
    SLICE_X121Y458       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.017     0.876 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.003     0.879    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X121Y459                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CI
    SLICE_X121Y459       CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.033     0.912 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/O[3]
                         net (fo=4, routed)           0.214     1.126    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/core_s[19]
    SLICE_X117Y454                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1_OBUF[5]_inst_i_1/I0
    SLICE_X117Y454       LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.050     1.176 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.568     1.744    gate_out1_OBUF[5]
    BD8                                                               r  gate_out1_OBUF[5]_inst/I
    BD8                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.537     2.281 r  gate_out1_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.281    gate_out1[5]
    BD8                                                               r  gate_out1[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.317ns  (arrival time - required time)
  Source:                 gate_in1[5]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[9]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 0.968ns (41.777%)  route 1.349ns (58.223%))
  Logic Levels:           8  (CARRY8=3 IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AT13                                              0.000     0.000 r  gate_in1[5] (IN)
                         net (fo=0)                   0.000     0.000    gate_in1_IBUF[5]_inst/I
    AT13                                                              r  gate_in1_IBUF[5]_inst/INBUF_INST/PAD
    AT13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.232     0.232 r  gate_in1_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.232    gate_in1_IBUF[5]_inst/OUT
    AT13                                                              r  gate_in1_IBUF[5]_inst/IBUFCTRL_INST/I
    AT13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.232 r  gate_in1_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=42, routed)          0.425     0.657    abssq06_fixpt16_struct/subsystem16bitalg/abs5/P[6]
    SLICE_X120Y460                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/abs5/comp3.core_instance3_i_27/I0
    SLICE_X120Y460       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     0.707 r  abssq06_fixpt16_struct/subsystem16bitalg/abs5/comp3.core_instance3_i_27/O
                         net (fo=2, routed)           0.115     0.822    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[6]
    SLICE_X121Y457                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[6]
    SLICE_X121Y457       CARRY8 (Prop_CARRY8_SLICEM_DI[6]_CO[7])
                                                      0.034     0.856 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.003     0.859    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X121Y458                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CI
    SLICE_X121Y458       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.017     0.876 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.003     0.879    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X121Y459                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CI
    SLICE_X121Y459       CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.051     0.930 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/O[7]
                         net (fo=4, routed)           0.180     1.110    abssq06_fixpt16_struct/subsystem16bitalg/addsub7/core_s[23]
    SLICE_X118Y453                                                    r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1_OBUF[9]_inst_i_1/I0
    SLICE_X118Y453       LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.041     1.151 r  abssq06_fixpt16_struct/subsystem16bitalg/addsub7/gate_out1_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.623     1.774    gate_out1_OBUF[9]
    BF9                                                               r  gate_out1_OBUF[9]_inst/I
    BF9                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.543     2.317 r  gate_out1_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.317    gate_out1[9]
    BF9                                                               r  gate_out1[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  2.317    






