

================================================================
== Vivado HLS Report for 'GenerationGenerator_generateGeneration'
================================================================
* Date:           Tue Dec 18 11:20:09 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        GeneticAlgoHls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|     13.37|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   70|   70|   70|   70|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   69|   69|        69|          -|          -|  inf |    no    |
        | + Loop 1.1  |   32|   32|         2|          -|          -|    16|    no    |
        | + Loop 1.2  |   32|   32|         2|          -|          -|    16|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|    862|    748|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    165|
|Register         |        -|      -|    216|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|   1078|    913|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|      3|      5|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+----+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+----+----+------------+------------+
    |child1_V_fu_500_p2      |     +    |      0|  53|  21|          16|          16|
    |child2_V_fu_518_p2      |     +    |      0|  53|  21|          16|          16|
    |j_1_fu_534_p2           |     +    |      0|  20|  10|           5|           1|
    |j_2_fu_600_p2           |     +    |      0|  20|  10|           5|           1|
    |tmp_15_fu_551_p2        |     +    |      0|  77|  29|          24|           1|
    |tmp_19_fu_617_p2        |     +    |      0|  77|  29|          24|           1|
    |tmp_3_fu_330_p2         |     +    |      0|  77|  29|           1|          24|
    |tmp_6_fu_418_p2         |     +    |      0|  77|  29|           1|          24|
    |tmp_7_fu_397_p2         |     -    |      0|  92|  34|          29|          29|
    |tmp_8_fu_365_p2         |     -    |      0|  92|  34|          29|          29|
    |bitMask1_V_fu_476_p2    |    and   |      0|   0|  16|          16|          16|
    |r_V_1_fu_488_p2         |    and   |      0|   0|  16|          16|          16|
    |r_V_2_fu_494_p2         |    and   |      0|   0|  16|          16|          16|
    |r_V_3_fu_506_p2         |    and   |      0|   0|  16|          16|          16|
    |r_V_4_fu_512_p2         |    and   |      0|   0|  16|          16|          16|
    |rhs_V_fu_466_p2         |   ashr   |      0|  71|  45|          18|          17|
    |exitcond1_fu_528_p2     |   icmp   |      0|   0|   3|           5|           6|
    |exitcond_fu_594_p2      |   icmp   |      0|   0|   3|           5|           6|
    |tmp_11_fu_432_p2        |   icmp   |      0|   0|   2|           5|           5|
    |tmp_14_fu_545_p2        |   icmp   |      0|   0|  13|          24|           5|
    |tmp_16_fu_566_p2        |   icmp   |      0|   0|  13|          24|          24|
    |tmp_18_fu_611_p2        |   icmp   |      0|   0|  13|          24|           5|
    |tmp_20_fu_632_p2        |   icmp   |      0|   0|  13|          24|          24|
    |tmp_2_fu_324_p2         |   icmp   |      0|   0|  13|          24|           5|
    |tmp_5_fu_413_p2         |   icmp   |      0|   0|  13|          24|           5|
    |r_V_fu_456_p2           |   lshr   |      0|  51|  35|           2|          16|
    |child1_V_1_fu_576_p3    |  select  |      0|   0|  16|           1|          16|
    |child2_V_1_fu_642_p3    |  select  |      0|   0|  16|           1|          16|
    |highNum_V_fu_436_p3     |  select  |      0|   0|   5|           1|           5|
    |lowNum_V_fu_446_p3      |  select  |      0|   0|   5|           1|           5|
    |p_tmp_1_fu_557_p3       |  select  |      0|   0|  24|           1|           1|
    |p_tmp_2_fu_623_p3       |  select  |      0|   0|  24|           1|           1|
    |p_tmp_s_fu_423_p3       |  select  |      0|   0|  24|           1|           1|
    |storemerge_i_fu_336_p3  |  select  |      0|   0|  24|           1|           1|
    |op2_assign_1_fu_637_p2  |    shl   |      0|  51|  35|           1|          16|
    |op2_assign_fu_571_p2    |    shl   |      0|  51|  35|           1|          16|
    |bitMask2_V_fu_482_p2    |    xor   |      0|   0|  16|          16|           2|
    |child1_V_2_fu_584_p2    |    xor   |      0|   0|  16|          16|          16|
    |child2_V_2_fu_650_p2    |    xor   |      0|   0|  16|          16|          16|
    +------------------------+----------+-------+----+----+------------+------------+
    |Total                   |          |      0| 862| 748|         467|         452|
    +------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |GenerationGenerator_5_reg_249                 |   9|          2|   24|         48|
    |GenerationGenerator_8_reg_281                 |   9|          2|   24|         48|
    |GenerationGenerator_randomNumbers_V_address0  |  15|          3|    8|         24|
    |GenerationGenerator_randomNumbers_V_address1  |  15|          3|    8|         24|
    |GenerationGenerator_trueRandomIndex_V_o       |  21|          4|   24|         96|
    |ap_NS_fsm                                     |  45|          8|    1|          8|
    |generatingDone                                |  15|          3|    1|          3|
    |j1_reg_302                                    |   9|          2|    5|         10|
    |j_reg_270                                     |   9|          2|    5|         10|
    |v_V_1_reg_291                                 |   9|          2|   16|         32|
    |v_V_reg_259                                   |   9|          2|   16|         32|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         | 165|         33|  132|        335|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |GenerationGenerator_5_reg_249  |  24|   0|   24|          0|
    |GenerationGenerator_8_reg_281  |  24|   0|   24|          0|
    |ap_CS_fsm                      |   8|   0|    8|          0|
    |child2_V_reg_696               |  16|   0|   16|          0|
    |j1_cast1_reg_735               |   5|   0|   16|         11|
    |j1_reg_302                     |   5|   0|    5|          0|
    |j_1_reg_715                    |   5|   0|    5|          0|
    |j_2_reg_743                    |   5|   0|    5|          0|
    |j_cast2_reg_707                |   5|   0|   16|         11|
    |j_reg_270                      |   5|   0|    5|          0|
    |p_tmp_2_reg_753                |  24|   0|   24|          0|
    |storemerge_i_reg_661           |  24|   0|   24|          0|
    |tmp_10_reg_679                 |   5|   0|    5|          0|
    |tmp_9_reg_672                  |   5|   0|    5|          0|
    |v_V_1_reg_291                  |  16|   0|   16|          0|
    |v_V_reg_259                    |  16|   0|   16|          0|
    |val_V_reg_701                  |  24|   0|   24|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 216|   0|  238|         22|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|                    RTL Ports                   | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+------------------------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                                          |  in |    1| ap_ctrl_hs | GenerationGenerator::generateGeneration | return value |
|ap_rst                                          |  in |    1| ap_ctrl_hs | GenerationGenerator::generateGeneration | return value |
|startGenerating                                 |  in |    1|   ap_none  |             startGenerating             |    pointer   |
|generatingDone                                  | out |    1|   ap_vld   |              generatingDone             |    pointer   |
|generatingDone_ap_vld                           | out |    1|   ap_vld   |              generatingDone             |    pointer   |
|generation_parent1                              |  in |   16|   ap_none  |            generation_parent1           |    pointer   |
|generation_parent2                              |  in |   16|   ap_none  |            generation_parent2           |    pointer   |
|generation_child1                               | out |   16|   ap_vld   |            generation_child1            |    pointer   |
|generation_child1_ap_vld                        | out |    1|   ap_vld   |            generation_child1            |    pointer   |
|generation_child2                               | out |   16|   ap_vld   |            generation_child2            |    pointer   |
|generation_child2_ap_vld                        | out |    1|   ap_vld   |            generation_child2            |    pointer   |
|mutation_probability                            |  in |   24|   ap_none  |           mutation_probability          |    pointer   |
|GenerationGenerator_trueRandomIndex_V_i         |  in |   24|   ap_ovld  |  GenerationGenerator_trueRandomIndex_V  |    pointer   |
|GenerationGenerator_trueRandomIndex_V_o         | out |   24|   ap_ovld  |  GenerationGenerator_trueRandomIndex_V  |    pointer   |
|GenerationGenerator_trueRandomIndex_V_o_ap_vld  | out |    1|   ap_ovld  |  GenerationGenerator_trueRandomIndex_V  |    pointer   |
|GenerationGenerator_randomNumbers_V_address0    | out |    8|  ap_memory |   GenerationGenerator_randomNumbers_V   |     array    |
|GenerationGenerator_randomNumbers_V_ce0         | out |    1|  ap_memory |   GenerationGenerator_randomNumbers_V   |     array    |
|GenerationGenerator_randomNumbers_V_q0          |  in |   24|  ap_memory |   GenerationGenerator_randomNumbers_V   |     array    |
|GenerationGenerator_randomNumbers_V_address1    | out |    8|  ap_memory |   GenerationGenerator_randomNumbers_V   |     array    |
|GenerationGenerator_randomNumbers_V_ce1         | out |    1|  ap_memory |   GenerationGenerator_randomNumbers_V   |     array    |
|GenerationGenerator_randomNumbers_V_q1          |  in |   24|  ap_memory |   GenerationGenerator_randomNumbers_V   |     array    |
+------------------------------------------------+-----+-----+------------+-----------------------------------------+--------------+

