-------------------------------------------------------------------------------
Questa Formal Version 10.2c_3 linux_x86_64 16 Oct 2013
-------------------------------------------------------------------------------
Report Generated               : Fri Nov  6 02:14:24 2015
-------------------------------------------------------------------------------

Command-line arguments:
	-od results \
	-cli \
	-tool prove \
	-effort high \
	-import_db results/formal_compile.db  

-------------------------------------------------------------------------------

Clock Relationships
-------------------------------------------------------------------------------


Port Constraints
-------------------------------------------------------------------------------
Type                 Clock Domain         Value         Port
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------



Using automatically created reset sequence:

---------------- BEGIN RESET SEQUENCE --------------
//--------------------------------------------
// Reset sequence for design counter_tb
//--------------------------------------------

// Uncomment the next line to drive 'b0 on inputs not explicitly assigned
// $default_input_value 0

// Declare the reference clock for the ## directive
$default_clock clk

// Assert reset for 5 cycles
counter_out[0] = 1
## 5


---------------- END RESET SEQUENCE ----------------


-------------------------------------------------------------------------------
Assumptions (0)
-------------------------------------------------------------------------------
<no assumptions>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Active Targets (0)
-------------------------------------------------------------------------------
<no active targets>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
X Registers in Starting State
-------------------------------------------------------------------------------
  0 registers (100.0% of 0 in sequential fanin of properties)
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Z Registers in Starting State
-------------------------------------------------------------------------------
  0 registers (100.0% of 0 in sequential fanin of properties)
-------------------------------------------------------------------------------


---------------------------------------
Formal Netlist Statistics         Count
---------------------------------------
Control Point Bits                    0
  DUT Input Bits                      0
  Cut Point Bits                      0
  Black Box Output Bits               0
  Undriven Wire Bits                  0
  Modeling Bits                       0
State Bits                            0
  Counter State Bits                  0
  RAM State Bits                      0
  Register State Bits                 0
  Property State Bits                 0
Logic Gates                           0
  Design Gates                        0
  Property Gates                      0
---------------------------------------


-------------------------------------------------------------------------------
Assumptions Used in Proofs
-------------------------------------------------------------------------------
<no assumptions used in proofs>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Assumptions Used in Bounded Proofs
-------------------------------------------------------------------------------
<no assumptions used in bounded proofs>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Target Waveforms (0)
-------------------------------------------------------------------------------
  TB Time (s) Dist Inpt  Target
-------------------------------------------------------------------------------
<no target firings>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
CPU Time per Target
-------------------------------------------------------------------------------
 %   Seconds    Target
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------


---------------------------------------
Target Waveforms Summary by Distance
---------------------------------------
Distance                          Count
---------------------------------------
<no target waveforms>
---------------------------------------
Total                                 0
---------------------------------------


-------------------------------------------------------------------------------
Proof Radius Summary by Target
-------------------------------------------------------------------------------
<all targets either proven or fired>
-------------------------------------------------------------------------------


---------------------------------------
Property Summary                  Count
---------------------------------------
Assumed                               0
Inconclusive                          0
---------------------------------------
Total                                 0
---------------------------------------


--------- Process Statistics ----------
Elapsed Time (s):                     0
--------- rsg2.stanford.edu:0 ---------
Total CPU Time (s):                   0
Memory Used (MB):                     0
---------------------------------------

