
my_pcb_test_v3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b424  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000cac  0800b5b8  0800b5b8  0000c5b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c264  0800c264  0000e1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c264  0800c264  0000d264  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c26c  0800c26c  0000e1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c26c  0800c26c  0000d26c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c270  0800c270  0000d270  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800c274  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000e1d4  2**0
                  CONTENTS
 10 .bss          00001b3c  200001d4  200001d4  0000e1d4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20001d10  20001d10  0000e1d4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000e1d4  2**0
                  CONTENTS, READONLY
 13 .debug_info   000123ae  00000000  00000000  0000e204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002cc1  00000000  00000000  000205b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001120  00000000  00000000  00023278  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d5c  00000000  00000000  00024398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021fc1  00000000  00000000  000250f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00015cb1  00000000  00000000  000470b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c48aa  00000000  00000000  0005cd66  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00121610  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005a14  00000000  00000000  00121654  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000076  00000000  00000000  00127068  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b59c 	.word	0x0800b59c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	0800b59c 	.word	0x0800b59c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b988 	b.w	8000f70 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	468e      	mov	lr, r1
 8000c80:	4604      	mov	r4, r0
 8000c82:	4688      	mov	r8, r1
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d14a      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4617      	mov	r7, r2
 8000c8c:	d962      	bls.n	8000d54 <__udivmoddi4+0xdc>
 8000c8e:	fab2 f682 	clz	r6, r2
 8000c92:	b14e      	cbz	r6, 8000ca8 <__udivmoddi4+0x30>
 8000c94:	f1c6 0320 	rsb	r3, r6, #32
 8000c98:	fa01 f806 	lsl.w	r8, r1, r6
 8000c9c:	fa20 f303 	lsr.w	r3, r0, r3
 8000ca0:	40b7      	lsls	r7, r6
 8000ca2:	ea43 0808 	orr.w	r8, r3, r8
 8000ca6:	40b4      	lsls	r4, r6
 8000ca8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cac:	fa1f fc87 	uxth.w	ip, r7
 8000cb0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cb4:	0c23      	lsrs	r3, r4, #16
 8000cb6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cbe:	fb01 f20c 	mul.w	r2, r1, ip
 8000cc2:	429a      	cmp	r2, r3
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0x62>
 8000cc6:	18fb      	adds	r3, r7, r3
 8000cc8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ccc:	f080 80ea 	bcs.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd0:	429a      	cmp	r2, r3
 8000cd2:	f240 80e7 	bls.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd6:	3902      	subs	r1, #2
 8000cd8:	443b      	add	r3, r7
 8000cda:	1a9a      	subs	r2, r3, r2
 8000cdc:	b2a3      	uxth	r3, r4
 8000cde:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ce2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ce6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cea:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cee:	459c      	cmp	ip, r3
 8000cf0:	d909      	bls.n	8000d06 <__udivmoddi4+0x8e>
 8000cf2:	18fb      	adds	r3, r7, r3
 8000cf4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cf8:	f080 80d6 	bcs.w	8000ea8 <__udivmoddi4+0x230>
 8000cfc:	459c      	cmp	ip, r3
 8000cfe:	f240 80d3 	bls.w	8000ea8 <__udivmoddi4+0x230>
 8000d02:	443b      	add	r3, r7
 8000d04:	3802      	subs	r0, #2
 8000d06:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d0a:	eba3 030c 	sub.w	r3, r3, ip
 8000d0e:	2100      	movs	r1, #0
 8000d10:	b11d      	cbz	r5, 8000d1a <__udivmoddi4+0xa2>
 8000d12:	40f3      	lsrs	r3, r6
 8000d14:	2200      	movs	r2, #0
 8000d16:	e9c5 3200 	strd	r3, r2, [r5]
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d905      	bls.n	8000d2e <__udivmoddi4+0xb6>
 8000d22:	b10d      	cbz	r5, 8000d28 <__udivmoddi4+0xb0>
 8000d24:	e9c5 0100 	strd	r0, r1, [r5]
 8000d28:	2100      	movs	r1, #0
 8000d2a:	4608      	mov	r0, r1
 8000d2c:	e7f5      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d2e:	fab3 f183 	clz	r1, r3
 8000d32:	2900      	cmp	r1, #0
 8000d34:	d146      	bne.n	8000dc4 <__udivmoddi4+0x14c>
 8000d36:	4573      	cmp	r3, lr
 8000d38:	d302      	bcc.n	8000d40 <__udivmoddi4+0xc8>
 8000d3a:	4282      	cmp	r2, r0
 8000d3c:	f200 8105 	bhi.w	8000f4a <__udivmoddi4+0x2d2>
 8000d40:	1a84      	subs	r4, r0, r2
 8000d42:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d46:	2001      	movs	r0, #1
 8000d48:	4690      	mov	r8, r2
 8000d4a:	2d00      	cmp	r5, #0
 8000d4c:	d0e5      	beq.n	8000d1a <__udivmoddi4+0xa2>
 8000d4e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d52:	e7e2      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d54:	2a00      	cmp	r2, #0
 8000d56:	f000 8090 	beq.w	8000e7a <__udivmoddi4+0x202>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	2e00      	cmp	r6, #0
 8000d60:	f040 80a4 	bne.w	8000eac <__udivmoddi4+0x234>
 8000d64:	1a8a      	subs	r2, r1, r2
 8000d66:	0c03      	lsrs	r3, r0, #16
 8000d68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d6c:	b280      	uxth	r0, r0
 8000d6e:	b2bc      	uxth	r4, r7
 8000d70:	2101      	movs	r1, #1
 8000d72:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d76:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d7e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d82:	429a      	cmp	r2, r3
 8000d84:	d907      	bls.n	8000d96 <__udivmoddi4+0x11e>
 8000d86:	18fb      	adds	r3, r7, r3
 8000d88:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d8c:	d202      	bcs.n	8000d94 <__udivmoddi4+0x11c>
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	f200 80e0 	bhi.w	8000f54 <__udivmoddi4+0x2dc>
 8000d94:	46c4      	mov	ip, r8
 8000d96:	1a9b      	subs	r3, r3, r2
 8000d98:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d9c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000da0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000da4:	fb02 f404 	mul.w	r4, r2, r4
 8000da8:	429c      	cmp	r4, r3
 8000daa:	d907      	bls.n	8000dbc <__udivmoddi4+0x144>
 8000dac:	18fb      	adds	r3, r7, r3
 8000dae:	f102 30ff 	add.w	r0, r2, #4294967295
 8000db2:	d202      	bcs.n	8000dba <__udivmoddi4+0x142>
 8000db4:	429c      	cmp	r4, r3
 8000db6:	f200 80ca 	bhi.w	8000f4e <__udivmoddi4+0x2d6>
 8000dba:	4602      	mov	r2, r0
 8000dbc:	1b1b      	subs	r3, r3, r4
 8000dbe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000dc2:	e7a5      	b.n	8000d10 <__udivmoddi4+0x98>
 8000dc4:	f1c1 0620 	rsb	r6, r1, #32
 8000dc8:	408b      	lsls	r3, r1
 8000dca:	fa22 f706 	lsr.w	r7, r2, r6
 8000dce:	431f      	orrs	r7, r3
 8000dd0:	fa0e f401 	lsl.w	r4, lr, r1
 8000dd4:	fa20 f306 	lsr.w	r3, r0, r6
 8000dd8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ddc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000de0:	4323      	orrs	r3, r4
 8000de2:	fa00 f801 	lsl.w	r8, r0, r1
 8000de6:	fa1f fc87 	uxth.w	ip, r7
 8000dea:	fbbe f0f9 	udiv	r0, lr, r9
 8000dee:	0c1c      	lsrs	r4, r3, #16
 8000df0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000df4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000df8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dfc:	45a6      	cmp	lr, r4
 8000dfe:	fa02 f201 	lsl.w	r2, r2, r1
 8000e02:	d909      	bls.n	8000e18 <__udivmoddi4+0x1a0>
 8000e04:	193c      	adds	r4, r7, r4
 8000e06:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e0a:	f080 809c 	bcs.w	8000f46 <__udivmoddi4+0x2ce>
 8000e0e:	45a6      	cmp	lr, r4
 8000e10:	f240 8099 	bls.w	8000f46 <__udivmoddi4+0x2ce>
 8000e14:	3802      	subs	r0, #2
 8000e16:	443c      	add	r4, r7
 8000e18:	eba4 040e 	sub.w	r4, r4, lr
 8000e1c:	fa1f fe83 	uxth.w	lr, r3
 8000e20:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e24:	fb09 4413 	mls	r4, r9, r3, r4
 8000e28:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e2c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e30:	45a4      	cmp	ip, r4
 8000e32:	d908      	bls.n	8000e46 <__udivmoddi4+0x1ce>
 8000e34:	193c      	adds	r4, r7, r4
 8000e36:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e3a:	f080 8082 	bcs.w	8000f42 <__udivmoddi4+0x2ca>
 8000e3e:	45a4      	cmp	ip, r4
 8000e40:	d97f      	bls.n	8000f42 <__udivmoddi4+0x2ca>
 8000e42:	3b02      	subs	r3, #2
 8000e44:	443c      	add	r4, r7
 8000e46:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e4a:	eba4 040c 	sub.w	r4, r4, ip
 8000e4e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e52:	4564      	cmp	r4, ip
 8000e54:	4673      	mov	r3, lr
 8000e56:	46e1      	mov	r9, ip
 8000e58:	d362      	bcc.n	8000f20 <__udivmoddi4+0x2a8>
 8000e5a:	d05f      	beq.n	8000f1c <__udivmoddi4+0x2a4>
 8000e5c:	b15d      	cbz	r5, 8000e76 <__udivmoddi4+0x1fe>
 8000e5e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e62:	eb64 0409 	sbc.w	r4, r4, r9
 8000e66:	fa04 f606 	lsl.w	r6, r4, r6
 8000e6a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e6e:	431e      	orrs	r6, r3
 8000e70:	40cc      	lsrs	r4, r1
 8000e72:	e9c5 6400 	strd	r6, r4, [r5]
 8000e76:	2100      	movs	r1, #0
 8000e78:	e74f      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000e7a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e7e:	0c01      	lsrs	r1, r0, #16
 8000e80:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e84:	b280      	uxth	r0, r0
 8000e86:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e8a:	463b      	mov	r3, r7
 8000e8c:	4638      	mov	r0, r7
 8000e8e:	463c      	mov	r4, r7
 8000e90:	46b8      	mov	r8, r7
 8000e92:	46be      	mov	lr, r7
 8000e94:	2620      	movs	r6, #32
 8000e96:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e9a:	eba2 0208 	sub.w	r2, r2, r8
 8000e9e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ea2:	e766      	b.n	8000d72 <__udivmoddi4+0xfa>
 8000ea4:	4601      	mov	r1, r0
 8000ea6:	e718      	b.n	8000cda <__udivmoddi4+0x62>
 8000ea8:	4610      	mov	r0, r2
 8000eaa:	e72c      	b.n	8000d06 <__udivmoddi4+0x8e>
 8000eac:	f1c6 0220 	rsb	r2, r6, #32
 8000eb0:	fa2e f302 	lsr.w	r3, lr, r2
 8000eb4:	40b7      	lsls	r7, r6
 8000eb6:	40b1      	lsls	r1, r6
 8000eb8:	fa20 f202 	lsr.w	r2, r0, r2
 8000ebc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ec0:	430a      	orrs	r2, r1
 8000ec2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ec6:	b2bc      	uxth	r4, r7
 8000ec8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ecc:	0c11      	lsrs	r1, r2, #16
 8000ece:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed2:	fb08 f904 	mul.w	r9, r8, r4
 8000ed6:	40b0      	lsls	r0, r6
 8000ed8:	4589      	cmp	r9, r1
 8000eda:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ede:	b280      	uxth	r0, r0
 8000ee0:	d93e      	bls.n	8000f60 <__udivmoddi4+0x2e8>
 8000ee2:	1879      	adds	r1, r7, r1
 8000ee4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ee8:	d201      	bcs.n	8000eee <__udivmoddi4+0x276>
 8000eea:	4589      	cmp	r9, r1
 8000eec:	d81f      	bhi.n	8000f2e <__udivmoddi4+0x2b6>
 8000eee:	eba1 0109 	sub.w	r1, r1, r9
 8000ef2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ef6:	fb09 f804 	mul.w	r8, r9, r4
 8000efa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000efe:	b292      	uxth	r2, r2
 8000f00:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f04:	4542      	cmp	r2, r8
 8000f06:	d229      	bcs.n	8000f5c <__udivmoddi4+0x2e4>
 8000f08:	18ba      	adds	r2, r7, r2
 8000f0a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f0e:	d2c4      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f10:	4542      	cmp	r2, r8
 8000f12:	d2c2      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f14:	f1a9 0102 	sub.w	r1, r9, #2
 8000f18:	443a      	add	r2, r7
 8000f1a:	e7be      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f1c:	45f0      	cmp	r8, lr
 8000f1e:	d29d      	bcs.n	8000e5c <__udivmoddi4+0x1e4>
 8000f20:	ebbe 0302 	subs.w	r3, lr, r2
 8000f24:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f28:	3801      	subs	r0, #1
 8000f2a:	46e1      	mov	r9, ip
 8000f2c:	e796      	b.n	8000e5c <__udivmoddi4+0x1e4>
 8000f2e:	eba7 0909 	sub.w	r9, r7, r9
 8000f32:	4449      	add	r1, r9
 8000f34:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f38:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f3c:	fb09 f804 	mul.w	r8, r9, r4
 8000f40:	e7db      	b.n	8000efa <__udivmoddi4+0x282>
 8000f42:	4673      	mov	r3, lr
 8000f44:	e77f      	b.n	8000e46 <__udivmoddi4+0x1ce>
 8000f46:	4650      	mov	r0, sl
 8000f48:	e766      	b.n	8000e18 <__udivmoddi4+0x1a0>
 8000f4a:	4608      	mov	r0, r1
 8000f4c:	e6fd      	b.n	8000d4a <__udivmoddi4+0xd2>
 8000f4e:	443b      	add	r3, r7
 8000f50:	3a02      	subs	r2, #2
 8000f52:	e733      	b.n	8000dbc <__udivmoddi4+0x144>
 8000f54:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f58:	443b      	add	r3, r7
 8000f5a:	e71c      	b.n	8000d96 <__udivmoddi4+0x11e>
 8000f5c:	4649      	mov	r1, r9
 8000f5e:	e79c      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f60:	eba1 0109 	sub.w	r1, r1, r9
 8000f64:	46c4      	mov	ip, r8
 8000f66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f6a:	fb09 f804 	mul.w	r8, r9, r4
 8000f6e:	e7c4      	b.n	8000efa <__udivmoddi4+0x282>

08000f70 <__aeabi_idiv0>:
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop

08000f74 <lockInterruptDisable_TIM3>:
    // Right Encoder: TIM4
    HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_1);
    HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_2);
}

void lockInterruptDisable_TIM3(void) {
 8000f74:	b580      	push	{r7, lr}
 8000f76:	af00      	add	r7, sp, #0
    HAL_NVIC_DisableIRQ(TIM3_IRQn);
 8000f78:	201d      	movs	r0, #29
 8000f7a:	f004 fc36 	bl	80057ea <HAL_NVIC_DisableIRQ>
}
 8000f7e:	bf00      	nop
 8000f80:	bd80      	pop	{r7, pc}

08000f82 <lockInterruptEnable_TIM3>:

void lockInterruptEnable_TIM3(void) {
 8000f82:	b580      	push	{r7, lr}
 8000f84:	af00      	add	r7, sp, #0
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000f86:	201d      	movs	r0, #29
 8000f88:	f004 fc21 	bl	80057ce <HAL_NVIC_EnableIRQ>
}
 8000f8c:	bf00      	nop
 8000f8e:	bd80      	pop	{r7, pc}

08000f90 <lockInterruptDisable_TIM4>:

void lockInterruptDisable_TIM4(void) {
 8000f90:	b580      	push	{r7, lr}
 8000f92:	af00      	add	r7, sp, #0
    HAL_NVIC_DisableIRQ(TIM4_IRQn);
 8000f94:	201e      	movs	r0, #30
 8000f96:	f004 fc28 	bl	80057ea <HAL_NVIC_DisableIRQ>
}
 8000f9a:	bf00      	nop
 8000f9c:	bd80      	pop	{r7, pc}

08000f9e <lockInterruptEnable_TIM4>:

void lockInterruptEnable_TIM4(void) {
 8000f9e:	b580      	push	{r7, lr}
 8000fa0:	af00      	add	r7, sp, #0
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8000fa2:	201e      	movs	r0, #30
 8000fa4:	f004 fc13 	bl	80057ce <HAL_NVIC_EnableIRQ>
}
 8000fa8:	bf00      	nop
 8000faa:	bd80      	pop	{r7, pc}

08000fac <resetGyroAngle>:

void resetGyroAngle(void) {
 8000fac:	b480      	push	{r7}
 8000fae:	af00      	add	r7, sp, #0
    angle = 0.0f;
 8000fb0:	4b04      	ldr	r3, [pc, #16]	@ (8000fc4 <resetGyroAngle+0x18>)
 8000fb2:	f04f 0200 	mov.w	r2, #0
 8000fb6:	601a      	str	r2, [r3, #0]
}
 8000fb8:	bf00      	nop
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc0:	4770      	bx	lr
 8000fc2:	bf00      	nop
 8000fc4:	200001f0 	.word	0x200001f0

08000fc8 <RightMotor_SetSpeed>:

// Right Motor
void RightMotor_SetSpeed(int speed_percent)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	b085      	sub	sp, #20
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
    uint32_t duty = (abs(speed_percent) * __HAL_TIM_GET_AUTORELOAD(&htim2)) / 100;
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	bfb8      	it	lt
 8000fd6:	425b      	neglt	r3, r3
 8000fd8:	461a      	mov	r2, r3
 8000fda:	4b12      	ldr	r3, [pc, #72]	@ (8001024 <RightMotor_SetSpeed+0x5c>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000fe0:	fb02 f303 	mul.w	r3, r2, r3
 8000fe4:	4a10      	ldr	r2, [pc, #64]	@ (8001028 <RightMotor_SetSpeed+0x60>)
 8000fe6:	fba2 2303 	umull	r2, r3, r2, r3
 8000fea:	095b      	lsrs	r3, r3, #5
 8000fec:	60fb      	str	r3, [r7, #12]
    if (speed_percent >= 0) {
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	db08      	blt.n	8001006 <RightMotor_SetSpeed+0x3e>
        __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, duty);
 8000ff4:	4b0b      	ldr	r3, [pc, #44]	@ (8001024 <RightMotor_SetSpeed+0x5c>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	68fa      	ldr	r2, [r7, #12]
 8000ffa:	639a      	str	r2, [r3, #56]	@ 0x38
        __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 0);
 8000ffc:	4b09      	ldr	r3, [pc, #36]	@ (8001024 <RightMotor_SetSpeed+0x5c>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	2200      	movs	r2, #0
 8001002:	63da      	str	r2, [r3, #60]	@ 0x3c
    } else {
        __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
        __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, duty);
    }
}
 8001004:	e007      	b.n	8001016 <RightMotor_SetSpeed+0x4e>
        __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 8001006:	4b07      	ldr	r3, [pc, #28]	@ (8001024 <RightMotor_SetSpeed+0x5c>)
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	2200      	movs	r2, #0
 800100c:	639a      	str	r2, [r3, #56]	@ 0x38
        __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, duty);
 800100e:	4b05      	ldr	r3, [pc, #20]	@ (8001024 <RightMotor_SetSpeed+0x5c>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	68fa      	ldr	r2, [r7, #12]
 8001014:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8001016:	bf00      	nop
 8001018:	3714      	adds	r7, #20
 800101a:	46bd      	mov	sp, r7
 800101c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001020:	4770      	bx	lr
 8001022:	bf00      	nop
 8001024:	20000338 	.word	0x20000338
 8001028:	51eb851f 	.word	0x51eb851f

0800102c <LeftMotor_SetSpeed>:
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 0);
}

// Left Motor
void LeftMotor_SetSpeed(int speed_percent)
{
 800102c:	b480      	push	{r7}
 800102e:	b085      	sub	sp, #20
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
    uint32_t duty = (abs(speed_percent) * __HAL_TIM_GET_AUTORELOAD(&htim1)) / 100;
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	2b00      	cmp	r3, #0
 8001038:	bfb8      	it	lt
 800103a:	425b      	neglt	r3, r3
 800103c:	461a      	mov	r2, r3
 800103e:	4b12      	ldr	r3, [pc, #72]	@ (8001088 <LeftMotor_SetSpeed+0x5c>)
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001044:	fb02 f303 	mul.w	r3, r2, r3
 8001048:	4a10      	ldr	r2, [pc, #64]	@ (800108c <LeftMotor_SetSpeed+0x60>)
 800104a:	fba2 2303 	umull	r2, r3, r2, r3
 800104e:	095b      	lsrs	r3, r3, #5
 8001050:	60fb      	str	r3, [r7, #12]
    if (speed_percent >= 0) {
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	2b00      	cmp	r3, #0
 8001056:	db08      	blt.n	800106a <LeftMotor_SetSpeed+0x3e>
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, duty);
 8001058:	4b0b      	ldr	r3, [pc, #44]	@ (8001088 <LeftMotor_SetSpeed+0x5c>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	68fa      	ldr	r2, [r7, #12]
 800105e:	639a      	str	r2, [r3, #56]	@ 0x38
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 8001060:	4b09      	ldr	r3, [pc, #36]	@ (8001088 <LeftMotor_SetSpeed+0x5c>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	2200      	movs	r2, #0
 8001066:	63da      	str	r2, [r3, #60]	@ 0x3c
    } else {
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, duty);
    }
}
 8001068:	e007      	b.n	800107a <LeftMotor_SetSpeed+0x4e>
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 800106a:	4b07      	ldr	r3, [pc, #28]	@ (8001088 <LeftMotor_SetSpeed+0x5c>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	2200      	movs	r2, #0
 8001070:	639a      	str	r2, [r3, #56]	@ 0x38
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, duty);
 8001072:	4b05      	ldr	r3, [pc, #20]	@ (8001088 <LeftMotor_SetSpeed+0x5c>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	68fa      	ldr	r2, [r7, #12]
 8001078:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 800107a:	bf00      	nop
 800107c:	3714      	adds	r7, #20
 800107e:	46bd      	mov	sp, r7
 8001080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001084:	4770      	bx	lr
 8001086:	bf00      	nop
 8001088:	200002f0 	.word	0x200002f0
 800108c:	51eb851f 	.word	0x51eb851f

08001090 <Motor_Stop>:
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
}

void Motor_Stop(void)
{
 8001090:	b480      	push	{r7}
 8001092:	af00      	add	r7, sp, #0
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 8001094:	4b0a      	ldr	r3, [pc, #40]	@ (80010c0 <Motor_Stop+0x30>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	2200      	movs	r2, #0
 800109a:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 0);
 800109c:	4b08      	ldr	r3, [pc, #32]	@ (80010c0 <Motor_Stop+0x30>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	2200      	movs	r2, #0
 80010a2:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 80010a4:	4b07      	ldr	r3, [pc, #28]	@ (80010c4 <Motor_Stop+0x34>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	2200      	movs	r2, #0
 80010aa:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 80010ac:	4b05      	ldr	r3, [pc, #20]	@ (80010c4 <Motor_Stop+0x34>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	2200      	movs	r2, #0
 80010b2:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80010b4:	bf00      	nop
 80010b6:	46bd      	mov	sp, r7
 80010b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010bc:	4770      	bx	lr
 80010be:	bf00      	nop
 80010c0:	20000338 	.word	0x20000338
 80010c4:	200002f0 	.word	0x200002f0

080010c8 <moveOneCell>:

//Ham di chuyen thang 1 o
void moveOneCell(void) {
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b086      	sub	sp, #24
 80010cc:	af00      	add	r7, sp, #0
    // 1. Reset b m Encoder ca TIM3 (Tri) v TIM4 (Phi) v 0
    TIM3->CNT = 0;
 80010ce:	4b25      	ldr	r3, [pc, #148]	@ (8001164 <moveOneCell+0x9c>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	625a      	str	r2, [r3, #36]	@ 0x24
    TIM4->CNT = 0;
 80010d4:	4b24      	ldr	r3, [pc, #144]	@ (8001168 <moveOneCell+0xa0>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	625a      	str	r2, [r3, #36]	@ 0x24

    // 2. S xung mc tiu cho 180mm
    // Tm dng s l thuyt cho ng c 500 RPM (T s truyn 1:30)
    int target_ticks = 2187;
 80010da:	f640 038b 	movw	r3, #2187	@ 0x88b
 80010de:	613b      	str	r3, [r7, #16]
    
    int current_ticks_L = 0;
 80010e0:	2300      	movs	r3, #0
 80010e2:	60fb      	str	r3, [r7, #12]
    int current_ticks_R = 0;
 80010e4:	2300      	movs	r3, #0
 80010e6:	60bb      	str	r3, [r7, #8]
    int average_ticks = 0;
 80010e8:	2300      	movs	r3, #0
 80010ea:	617b      	str	r3, [r7, #20]
    
    // 3. Vng lp ch: Va bm tng, va m qung ng
    while (average_ticks < target_ticks) {
 80010ec:	e028      	b.n	8001140 <moveOneCell+0x78>
        // c gi tr thanh ghi (p kiu int16_t  phng trng hp m ngc t 65535 v 0 do u ngc dy pha)
        current_ticks_L = abs((int16_t)TIM3->CNT);
 80010ee:	4b1d      	ldr	r3, [pc, #116]	@ (8001164 <moveOneCell+0x9c>)
 80010f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010f2:	b21b      	sxth	r3, r3
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	bfb8      	it	lt
 80010f8:	425b      	neglt	r3, r3
 80010fa:	b29b      	uxth	r3, r3
 80010fc:	60fb      	str	r3, [r7, #12]
        current_ticks_R = abs((int16_t)TIM4->CNT);
 80010fe:	4b1a      	ldr	r3, [pc, #104]	@ (8001168 <moveOneCell+0xa0>)
 8001100:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001102:	b21b      	sxth	r3, r3
 8001104:	2b00      	cmp	r3, #0
 8001106:	bfb8      	it	lt
 8001108:	425b      	neglt	r3, r3
 800110a:	b29b      	uxth	r3, r3
 800110c:	60bb      	str	r3, [r7, #8]

        // Ly trung bnh cng qung ng ca 2 bnh
        average_ticks = (current_ticks_L + current_ticks_R) / 2;
 800110e:	68fa      	ldr	r2, [r7, #12]
 8001110:	68bb      	ldr	r3, [r7, #8]
 8001112:	4413      	add	r3, r2
 8001114:	0fda      	lsrs	r2, r3, #31
 8001116:	4413      	add	r3, r2
 8001118:	105b      	asrs	r3, r3, #1
 800111a:	617b      	str	r3, [r7, #20]

        // c cm bin tng
        uint16_t dL = readRangeSingleMillimeters(&sensorLeft, &distanceStr3);
 800111c:	4913      	ldr	r1, [pc, #76]	@ (800116c <moveOneCell+0xa4>)
 800111e:	4814      	ldr	r0, [pc, #80]	@ (8001170 <moveOneCell+0xa8>)
 8001120:	f003 ff12 	bl	8004f48 <readRangeSingleMillimeters>
 8001124:	4603      	mov	r3, r0
 8001126:	80fb      	strh	r3, [r7, #6]
        uint16_t dR = readRangeSingleMillimeters(&sensorRight, &distanceStr2);
 8001128:	4912      	ldr	r1, [pc, #72]	@ (8001174 <moveOneCell+0xac>)
 800112a:	4813      	ldr	r0, [pc, #76]	@ (8001178 <moveOneCell+0xb0>)
 800112c:	f003 ff0c 	bl	8004f48 <readRangeSingleMillimeters>
 8001130:	4603      	mov	r3, r0
 8001132:	80bb      	strh	r3, [r7, #4]
        
        // Chy PID b tr bnh xe  gi thng  gia 2 tng
        WallFollow_Update(dL, dR);
 8001134:	88ba      	ldrh	r2, [r7, #4]
 8001136:	88fb      	ldrh	r3, [r7, #6]
 8001138:	4611      	mov	r1, r2
 800113a:	4618      	mov	r0, r3
 800113c:	f000 fd42 	bl	8001bc4 <WallFollow_Update>
    while (average_ticks < target_ticks) {
 8001140:	697a      	ldr	r2, [r7, #20]
 8001142:	693b      	ldr	r3, [r7, #16]
 8001144:	429a      	cmp	r2, r3
 8001146:	dbd2      	blt.n	80010ee <moveOneCell+0x26>
    }
    
    // 4.  i  180mm -> Ct ng c (Phanh hm)
    LeftMotor_SetSpeed(0);
 8001148:	2000      	movs	r0, #0
 800114a:	f7ff ff6f 	bl	800102c <LeftMotor_SetSpeed>
    RightMotor_SetSpeed(0);
 800114e:	2000      	movs	r0, #0
 8001150:	f7ff ff3a 	bl	8000fc8 <RightMotor_SetSpeed>

    // Tm dng 0.2s  trit tiu qun tnh c hc tri trt trc khi i  tip theo
    HAL_Delay(200);
 8001154:	20c8      	movs	r0, #200	@ 0xc8
 8001156:	f004 f9fb 	bl	8005550 <HAL_Delay>
}
 800115a:	bf00      	nop
 800115c:	3718      	adds	r7, #24
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}
 8001162:	bf00      	nop
 8001164:	40000400 	.word	0x40000400
 8001168:	40000800 	.word	0x40000800
 800116c:	20001914 	.word	0x20001914
 8001170:	2000186c 	.word	0x2000186c
 8001174:	20001908 	.word	0x20001908
 8001178:	2000189c 	.word	0x2000189c

0800117c <rightTurn>:

// Hm r phi 90 
void rightTurn(void)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	af00      	add	r7, sp, #0
    // Tm kha interrupt  trnh b ngt khi ang quay
    lockInterruptDisable_TIM3();
 8001180:	f7ff fef8 	bl	8000f74 <lockInterruptDisable_TIM3>
    Motor_Stop();
 8001184:	f7ff ff84 	bl	8001090 <Motor_Stop>
    resetGyroAngle();
 8001188:	f7ff ff10 	bl	8000fac <resetGyroAngle>
    resetLeftEncoder();
 800118c:	f000 f886 	bl	800129c <resetLeftEncoder>

    // Quay phi: bnh tri tin, bnh phi li
    RightMotor_SetSpeed(-60);
 8001190:	f06f 003b 	mvn.w	r0, #59	@ 0x3b
 8001194:	f7ff ff18 	bl	8000fc8 <RightMotor_SetSpeed>
    LeftMotor_SetSpeed(60);
 8001198:	203c      	movs	r0, #60	@ 0x3c
 800119a:	f7ff ff47 	bl	800102c <LeftMotor_SetSpeed>

    // Reset li b m ca TIM3 (Bnh tri ang chy tin)
    TIM3->CNT = 0;
 800119e:	4b16      	ldr	r3, [pc, #88]	@ (80011f8 <rightTurn+0x7c>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	625a      	str	r2, [r3, #36]	@ 0x24

        // Vng lp dng khi 1 trong 2 iu kin t ngng
        // 1. Gyro bo  87  (iu kin chnh)
        // 2. HOC Encoder m vt qu 900 xung (iu kin backup chng xoay vng trn)
        while(angle < 87.0f && abs((int16_t)TIM3->CNT) < 900) {
 80011a4:	e00a      	b.n	80011bc <rightTurn+0x40>
            if (flag_10ms_mpu == 1) {
 80011a6:	4b15      	ldr	r3, [pc, #84]	@ (80011fc <rightTurn+0x80>)
 80011a8:	781b      	ldrb	r3, [r3, #0]
 80011aa:	b2db      	uxtb	r3, r3
 80011ac:	2b01      	cmp	r3, #1
 80011ae:	d105      	bne.n	80011bc <rightTurn+0x40>
                flag_10ms_mpu = 0;
 80011b0:	4b12      	ldr	r3, [pc, #72]	@ (80011fc <rightTurn+0x80>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	701a      	strb	r2, [r3, #0]
                MPU6050_Read_Data(&Raw); // Cp nht angle
 80011b6:	4812      	ldr	r0, [pc, #72]	@ (8001200 <rightTurn+0x84>)
 80011b8:	f002 f8e4 	bl	8003384 <MPU6050_Read_Data>
        while(angle < 87.0f && abs((int16_t)TIM3->CNT) < 900) {
 80011bc:	4b11      	ldr	r3, [pc, #68]	@ (8001204 <rightTurn+0x88>)
 80011be:	edd3 7a00 	vldr	s15, [r3]
 80011c2:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8001208 <rightTurn+0x8c>
 80011c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011ce:	d509      	bpl.n	80011e4 <rightTurn+0x68>
 80011d0:	4b09      	ldr	r3, [pc, #36]	@ (80011f8 <rightTurn+0x7c>)
 80011d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011d4:	b21b      	sxth	r3, r3
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	bfb8      	it	lt
 80011da:	425b      	neglt	r3, r3
 80011dc:	b29b      	uxth	r3, r3
 80011de:	f5b3 7f61 	cmp.w	r3, #900	@ 0x384
 80011e2:	d3e0      	bcc.n	80011a6 <rightTurn+0x2a>
            }
        }
    Motor_Stop();
 80011e4:	f7ff ff54 	bl	8001090 <Motor_Stop>
    HAL_Delay(300);
 80011e8:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80011ec:	f004 f9b0 	bl	8005550 <HAL_Delay>
    lockInterruptEnable_TIM3();
 80011f0:	f7ff fec7 	bl	8000f82 <lockInterruptEnable_TIM3>
}
 80011f4:	bf00      	nop
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	40000400 	.word	0x40000400
 80011fc:	20000458 	.word	0x20000458
 8001200:	20001920 	.word	0x20001920
 8001204:	200001f0 	.word	0x200001f0
 8001208:	42ae0000 	.word	0x42ae0000

0800120c <leftTurn>:

// LM TNG T CHO HM leftTurn() ...

// Hm r tri 90 
void leftTurn(void)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	af00      	add	r7, sp, #0
    lockInterruptDisable_TIM4();
 8001210:	f7ff febe 	bl	8000f90 <lockInterruptDisable_TIM4>

    Motor_Stop();
 8001214:	f7ff ff3c 	bl	8001090 <Motor_Stop>
    resetGyroAngle();
 8001218:	f7ff fec8 	bl	8000fac <resetGyroAngle>
    resetRightEncoder();
 800121c:	f000 f852 	bl	80012c4 <resetRightEncoder>

    // Quay tri: bnh tri li, bnh phi tin
    RightMotor_SetSpeed(60);
 8001220:	203c      	movs	r0, #60	@ 0x3c
 8001222:	f7ff fed1 	bl	8000fc8 <RightMotor_SetSpeed>
    LeftMotor_SetSpeed(-60);
 8001226:	f06f 003b 	mvn.w	r0, #59	@ 0x3b
 800122a:	f7ff feff 	bl	800102c <LeftMotor_SetSpeed>

    // Reset li b m ca TIM3 (Bnh tri ang chy tin)
        TIM4->CNT = 0;
 800122e:	4b16      	ldr	r3, [pc, #88]	@ (8001288 <leftTurn+0x7c>)
 8001230:	2200      	movs	r2, #0
 8001232:	625a      	str	r2, [r3, #36]	@ 0x24

        // Vng lp dng khi 1 trong 2 iu kin t ngng
        // 1. Gyro bo  87  (iu kin chnh)
        // 2. HOC Encoder m vt qu 900 xung (iu kin backup chng xoay vng trn)
        while(angle < -87.0f && abs((int16_t)TIM4->CNT) < 900) {
 8001234:	e00a      	b.n	800124c <leftTurn+0x40>

            if (flag_10ms_mpu == 1) {
 8001236:	4b15      	ldr	r3, [pc, #84]	@ (800128c <leftTurn+0x80>)
 8001238:	781b      	ldrb	r3, [r3, #0]
 800123a:	b2db      	uxtb	r3, r3
 800123c:	2b01      	cmp	r3, #1
 800123e:	d105      	bne.n	800124c <leftTurn+0x40>
                flag_10ms_mpu = 0;
 8001240:	4b12      	ldr	r3, [pc, #72]	@ (800128c <leftTurn+0x80>)
 8001242:	2200      	movs	r2, #0
 8001244:	701a      	strb	r2, [r3, #0]
                MPU6050_Read_Data(&Raw); // Cp nht angle
 8001246:	4812      	ldr	r0, [pc, #72]	@ (8001290 <leftTurn+0x84>)
 8001248:	f002 f89c 	bl	8003384 <MPU6050_Read_Data>
        while(angle < -87.0f && abs((int16_t)TIM4->CNT) < 900) {
 800124c:	4b11      	ldr	r3, [pc, #68]	@ (8001294 <leftTurn+0x88>)
 800124e:	edd3 7a00 	vldr	s15, [r3]
 8001252:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8001298 <leftTurn+0x8c>
 8001256:	eef4 7ac7 	vcmpe.f32	s15, s14
 800125a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800125e:	d509      	bpl.n	8001274 <leftTurn+0x68>
 8001260:	4b09      	ldr	r3, [pc, #36]	@ (8001288 <leftTurn+0x7c>)
 8001262:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001264:	b21b      	sxth	r3, r3
 8001266:	2b00      	cmp	r3, #0
 8001268:	bfb8      	it	lt
 800126a:	425b      	neglt	r3, r3
 800126c:	b29b      	uxth	r3, r3
 800126e:	f5b3 7f61 	cmp.w	r3, #900	@ 0x384
 8001272:	d3e0      	bcc.n	8001236 <leftTurn+0x2a>
            }
        }
    Motor_Stop();
 8001274:	f7ff ff0c 	bl	8001090 <Motor_Stop>
    HAL_Delay(300);
 8001278:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800127c:	f004 f968 	bl	8005550 <HAL_Delay>

    lockInterruptEnable_TIM4();
 8001280:	f7ff fe8d 	bl	8000f9e <lockInterruptEnable_TIM4>
}
 8001284:	bf00      	nop
 8001286:	bd80      	pop	{r7, pc}
 8001288:	40000800 	.word	0x40000800
 800128c:	20000458 	.word	0x20000458
 8001290:	20001920 	.word	0x20001920
 8001294:	200001f0 	.word	0x200001f0
 8001298:	c2ae0000 	.word	0xc2ae0000

0800129c <resetLeftEncoder>:

static int32_t encA_last = 0;
static int32_t encB_last = 0;

// Reset encoder tri
void resetLeftEncoder(void) {
 800129c:	b580      	push	{r7, lr}
 800129e:	af00      	add	r7, sp, #0
    HAL_TIM_Encoder_Stop(&htim3, TIM_CHANNEL_ALL);
 80012a0:	213c      	movs	r1, #60	@ 0x3c
 80012a2:	4806      	ldr	r0, [pc, #24]	@ (80012bc <resetLeftEncoder+0x20>)
 80012a4:	f006 fb25 	bl	80078f2 <HAL_TIM_Encoder_Stop>
    TIM3->CNT = MAX_ENCODER_VALUE;
 80012a8:	4b05      	ldr	r3, [pc, #20]	@ (80012c0 <resetLeftEncoder+0x24>)
 80012aa:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 80012ae:	625a      	str	r2, [r3, #36]	@ 0x24
    HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 80012b0:	213c      	movs	r1, #60	@ 0x3c
 80012b2:	4802      	ldr	r0, [pc, #8]	@ (80012bc <resetLeftEncoder+0x20>)
 80012b4:	f006 fa8f 	bl	80077d6 <HAL_TIM_Encoder_Start>
}
 80012b8:	bf00      	nop
 80012ba:	bd80      	pop	{r7, pc}
 80012bc:	20000380 	.word	0x20000380
 80012c0:	40000400 	.word	0x40000400

080012c4 <resetRightEncoder>:

// Reset encoder phi
void resetRightEncoder(void) {
 80012c4:	b580      	push	{r7, lr}
 80012c6:	af00      	add	r7, sp, #0
    HAL_TIM_Encoder_Stop(&htim4, TIM_CHANNEL_ALL);
 80012c8:	213c      	movs	r1, #60	@ 0x3c
 80012ca:	4806      	ldr	r0, [pc, #24]	@ (80012e4 <resetRightEncoder+0x20>)
 80012cc:	f006 fb11 	bl	80078f2 <HAL_TIM_Encoder_Stop>
    TIM4->CNT = MAX_ENCODER_VALUE;
 80012d0:	4b05      	ldr	r3, [pc, #20]	@ (80012e8 <resetRightEncoder+0x24>)
 80012d2:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 80012d6:	625a      	str	r2, [r3, #36]	@ 0x24
    HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 80012d8:	213c      	movs	r1, #60	@ 0x3c
 80012da:	4802      	ldr	r0, [pc, #8]	@ (80012e4 <resetRightEncoder+0x20>)
 80012dc:	f006 fa7b 	bl	80077d6 <HAL_TIM_Encoder_Start>
}
 80012e0:	bf00      	nop
 80012e2:	bd80      	pop	{r7, pc}
 80012e4:	200003c8 	.word	0x200003c8
 80012e8:	40000800 	.word	0x40000800

080012ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b084      	sub	sp, #16
 80012f0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012f2:	f004 f8bb 	bl	800546c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012f6:	f000 f91b 	bl	8001530 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  ssd1306_Init();   
 80012fa:	f002 fa35 	bl	8003768 <ssd1306_Init>
  MPU6050_Init();	
 80012fe:	f001 ffd5 	bl	80032ac <MPU6050_Init>
  initVL53L0X(&sensorFront, &hi2c1);
 8001302:	4975      	ldr	r1, [pc, #468]	@ (80014d8 <main+0x1ec>)
 8001304:	4875      	ldr	r0, [pc, #468]	@ (80014dc <main+0x1f0>)
 8001306:	f003 f836 	bl	8004376 <initVL53L0X>
  initVL53L0X(&sensorRight, &hi2c2);
 800130a:	4975      	ldr	r1, [pc, #468]	@ (80014e0 <main+0x1f4>)
 800130c:	4875      	ldr	r0, [pc, #468]	@ (80014e4 <main+0x1f8>)
 800130e:	f003 f832 	bl	8004376 <initVL53L0X>
  initVL53L0X(&sensorLeft, &hi2c3);
 8001312:	4975      	ldr	r1, [pc, #468]	@ (80014e8 <main+0x1fc>)
 8001314:	4875      	ldr	r0, [pc, #468]	@ (80014ec <main+0x200>)
 8001316:	f003 f82e 	bl	8004376 <initVL53L0X>
  //.... Initialize other modules and sensors here ...
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800131a:	f000 fc07 	bl	8001b2c <MX_GPIO_Init>
  MX_TIM1_Init();
 800131e:	f000 f9fb 	bl	8001718 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001322:	f000 faa5 	bl	8001870 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001326:	f000 fb23 	bl	8001970 <MX_TIM3_Init>
  MX_TIM4_Init();
 800132a:	f000 fb75 	bl	8001a18 <MX_TIM4_Init>
  MX_I2C1_Init();
 800132e:	f000 f969 	bl	8001604 <MX_I2C1_Init>
  MX_I2C2_Init();
 8001332:	f000 f995 	bl	8001660 <MX_I2C2_Init>
  MX_I2C3_Init();
 8001336:	f000 f9c1 	bl	80016bc <MX_I2C3_Init>
  MX_TIM6_Init();
 800133a:	f000 fbc1 	bl	8001ac0 <MX_TIM6_Init>
  HAL_TIM_Base_Start_IT(&htim6);
 800133e:	486c      	ldr	r0, [pc, #432]	@ (80014f0 <main+0x204>)
 8001340:	f006 f8da 	bl	80074f8 <HAL_TIM_Base_Start_IT>
  /* USER CODE BEGIN 2 */
	for(uint8_t i = 0; i < 52; i++) {
 8001344:	2300      	movs	r3, #0
 8001346:	71fb      	strb	r3, [r7, #7]
 8001348:	e006      	b.n	8001358 <main+0x6c>
		textBuffer[i] = ' ';
 800134a:	79fb      	ldrb	r3, [r7, #7]
 800134c:	4a69      	ldr	r2, [pc, #420]	@ (80014f4 <main+0x208>)
 800134e:	2120      	movs	r1, #32
 8001350:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i = 0; i < 52; i++) {
 8001352:	79fb      	ldrb	r3, [r7, #7]
 8001354:	3301      	adds	r3, #1
 8001356:	71fb      	strb	r3, [r7, #7]
 8001358:	79fb      	ldrb	r3, [r7, #7]
 800135a:	2b33      	cmp	r3, #51	@ 0x33
 800135c:	d9f5      	bls.n	800134a <main+0x5e>
	}
	// --- CU HNH CHO CM BIN TRC ---
	setSignalRateLimit(&sensorFront, 0.25);
 800135e:	eeb5 0a00 	vmov.f32	s0, #80	@ 0x3e800000  0.250
 8001362:	485e      	ldr	r0, [pc, #376]	@ (80014dc <main+0x1f0>)
 8001364:	f003 fab8 	bl	80048d8 <setSignalRateLimit>
	setVcselPulsePeriod(&sensorFront, VcselPeriodPreRange, 14);
 8001368:	220e      	movs	r2, #14
 800136a:	2100      	movs	r1, #0
 800136c:	485b      	ldr	r0, [pc, #364]	@ (80014dc <main+0x1f0>)
 800136e:	f003 fbe9 	bl	8004b44 <setVcselPulsePeriod>
	setVcselPulsePeriod(&sensorFront, VcselPeriodFinalRange, 10);
 8001372:	220a      	movs	r2, #10
 8001374:	2101      	movs	r1, #1
 8001376:	4859      	ldr	r0, [pc, #356]	@ (80014dc <main+0x1f0>)
 8001378:	f003 fbe4 	bl	8004b44 <setVcselPulsePeriod>
	setMeasurementTimingBudget(&sensorFront, 33000);
 800137c:	f248 01e8 	movw	r1, #33000	@ 0x80e8
 8001380:	4856      	ldr	r0, [pc, #344]	@ (80014dc <main+0x1f0>)
 8001382:	f003 fadf 	bl	8004944 <setMeasurementTimingBudget>

	// --- CU HNH CHO CM BIN PHI ---
	setSignalRateLimit(&sensorRight, 0.25);
 8001386:	eeb5 0a00 	vmov.f32	s0, #80	@ 0x3e800000  0.250
 800138a:	4856      	ldr	r0, [pc, #344]	@ (80014e4 <main+0x1f8>)
 800138c:	f003 faa4 	bl	80048d8 <setSignalRateLimit>
	setVcselPulsePeriod(&sensorRight, VcselPeriodPreRange, 14);
 8001390:	220e      	movs	r2, #14
 8001392:	2100      	movs	r1, #0
 8001394:	4853      	ldr	r0, [pc, #332]	@ (80014e4 <main+0x1f8>)
 8001396:	f003 fbd5 	bl	8004b44 <setVcselPulsePeriod>
	setVcselPulsePeriod(&sensorRight, VcselPeriodFinalRange, 10);
 800139a:	220a      	movs	r2, #10
 800139c:	2101      	movs	r1, #1
 800139e:	4851      	ldr	r0, [pc, #324]	@ (80014e4 <main+0x1f8>)
 80013a0:	f003 fbd0 	bl	8004b44 <setVcselPulsePeriod>
	setMeasurementTimingBudget(&sensorRight, 33000);
 80013a4:	f248 01e8 	movw	r1, #33000	@ 0x80e8
 80013a8:	484e      	ldr	r0, [pc, #312]	@ (80014e4 <main+0x1f8>)
 80013aa:	f003 facb 	bl	8004944 <setMeasurementTimingBudget>

	// --- CU HNH CHO CM BIN TRI ---
	setSignalRateLimit(&sensorLeft, 0.25);
 80013ae:	eeb5 0a00 	vmov.f32	s0, #80	@ 0x3e800000  0.250
 80013b2:	484e      	ldr	r0, [pc, #312]	@ (80014ec <main+0x200>)
 80013b4:	f003 fa90 	bl	80048d8 <setSignalRateLimit>
	setVcselPulsePeriod(&sensorLeft, VcselPeriodPreRange, 14);
 80013b8:	220e      	movs	r2, #14
 80013ba:	2100      	movs	r1, #0
 80013bc:	484b      	ldr	r0, [pc, #300]	@ (80014ec <main+0x200>)
 80013be:	f003 fbc1 	bl	8004b44 <setVcselPulsePeriod>
	setVcselPulsePeriod(&sensorLeft, VcselPeriodFinalRange, 10);
 80013c2:	220a      	movs	r2, #10
 80013c4:	2101      	movs	r1, #1
 80013c6:	4849      	ldr	r0, [pc, #292]	@ (80014ec <main+0x200>)
 80013c8:	f003 fbbc 	bl	8004b44 <setVcselPulsePeriod>
	setMeasurementTimingBudget(&sensorLeft, 33000); // 33ms
 80013cc:	f248 01e8 	movw	r1, #33000	@ 0x80e8
 80013d0:	4846      	ldr	r0, [pc, #280]	@ (80014ec <main+0x200>)
 80013d2:	f003 fab7 	bl	8004944 <setMeasurementTimingBudget>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	// 1. KIM TRA IMU MI 10ms
	  	  if (flag_10ms_mpu == 1) {
 80013d6:	4b48      	ldr	r3, [pc, #288]	@ (80014f8 <main+0x20c>)
 80013d8:	781b      	ldrb	r3, [r3, #0]
 80013da:	b2db      	uxtb	r3, r3
 80013dc:	2b01      	cmp	r3, #1
 80013de:	d105      	bne.n	80013ec <main+0x100>
	  	  	    flag_10ms_mpu = 0;
 80013e0:	4b45      	ldr	r3, [pc, #276]	@ (80014f8 <main+0x20c>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	701a      	strb	r2, [r3, #0]
	  	  	    MPU6050_Read_Data(&Raw);
 80013e6:	4845      	ldr	r0, [pc, #276]	@ (80014fc <main+0x210>)
 80013e8:	f001 ffcc 	bl	8003384 <MPU6050_Read_Data>
	  	  }
	// 2. IU KHIN NG C
	RightMotor_SetSpeed(100);
 80013ec:	2064      	movs	r0, #100	@ 0x64
 80013ee:	f7ff fdeb 	bl	8000fc8 <RightMotor_SetSpeed>
	LeftMotor_SetSpeed(100);
 80013f2:	2064      	movs	r0, #100	@ 0x64
 80013f4:	f7ff fe1a 	bl	800102c <LeftMotor_SetSpeed>

	// 3. C CM BIN VL53L0X
	distance2 = readRangeSingleMillimeters(&sensorFront, &distanceStr1);
 80013f8:	4941      	ldr	r1, [pc, #260]	@ (8001500 <main+0x214>)
 80013fa:	4838      	ldr	r0, [pc, #224]	@ (80014dc <main+0x1f0>)
 80013fc:	f003 fda4 	bl	8004f48 <readRangeSingleMillimeters>
 8001400:	4603      	mov	r3, r0
 8001402:	461a      	mov	r2, r3
 8001404:	4b3f      	ldr	r3, [pc, #252]	@ (8001504 <main+0x218>)
 8001406:	801a      	strh	r2, [r3, #0]
	distance3 = readRangeSingleMillimeters(&sensorRight, &distanceStr2);
 8001408:	493f      	ldr	r1, [pc, #252]	@ (8001508 <main+0x21c>)
 800140a:	4836      	ldr	r0, [pc, #216]	@ (80014e4 <main+0x1f8>)
 800140c:	f003 fd9c 	bl	8004f48 <readRangeSingleMillimeters>
 8001410:	4603      	mov	r3, r0
 8001412:	461a      	mov	r2, r3
 8001414:	4b3d      	ldr	r3, [pc, #244]	@ (800150c <main+0x220>)
 8001416:	801a      	strh	r2, [r3, #0]
	distance1 = readRangeSingleMillimeters(&sensorLeft, &distanceStr3);
 8001418:	493d      	ldr	r1, [pc, #244]	@ (8001510 <main+0x224>)
 800141a:	4834      	ldr	r0, [pc, #208]	@ (80014ec <main+0x200>)
 800141c:	f003 fd94 	bl	8004f48 <readRangeSingleMillimeters>
 8001420:	4603      	mov	r3, r0
 8001422:	461a      	mov	r2, r3
 8001424:	4b3b      	ldr	r3, [pc, #236]	@ (8001514 <main+0x228>)
 8001426:	801a      	strh	r2, [r3, #0]

	sprintf(textBuffer, "D1:%d D2:%d D3:%d\r\n", distance1, distance2, distance3);
 8001428:	4b3a      	ldr	r3, [pc, #232]	@ (8001514 <main+0x228>)
 800142a:	881b      	ldrh	r3, [r3, #0]
 800142c:	461a      	mov	r2, r3
 800142e:	4b35      	ldr	r3, [pc, #212]	@ (8001504 <main+0x218>)
 8001430:	881b      	ldrh	r3, [r3, #0]
 8001432:	4619      	mov	r1, r3
 8001434:	4b35      	ldr	r3, [pc, #212]	@ (800150c <main+0x220>)
 8001436:	881b      	ldrh	r3, [r3, #0]
 8001438:	9300      	str	r3, [sp, #0]
 800143a:	460b      	mov	r3, r1
 800143c:	4936      	ldr	r1, [pc, #216]	@ (8001518 <main+0x22c>)
 800143e:	482d      	ldr	r0, [pc, #180]	@ (80014f4 <main+0x208>)
 8001440:	f007 feb2 	bl	80091a8 <siprintf>

	// 4. c trng thi nt PA12 (Chng di phm Non-blocking)
	static uint32_t last_button_press = 0; // Lu thi im bm nt cui cng
	if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_12) == GPIO_PIN_RESET) {
 8001444:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001448:	4834      	ldr	r0, [pc, #208]	@ (800151c <main+0x230>)
 800144a:	f004 fb85 	bl	8005b58 <HAL_GPIO_ReadPin>
 800144e:	4603      	mov	r3, r0
 8001450:	2b00      	cmp	r3, #0
 8001452:	d118      	bne.n	8001486 <main+0x19a>
	// Ch nhn lnh nu khong cch gia 2 ln bm ln hn 200ms
	  if (HAL_GetTick() - last_button_press > 200) {
 8001454:	f004 f870 	bl	8005538 <HAL_GetTick>
 8001458:	4602      	mov	r2, r0
 800145a:	4b31      	ldr	r3, [pc, #196]	@ (8001520 <main+0x234>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	1ad3      	subs	r3, r2, r3
 8001460:	2bc8      	cmp	r3, #200	@ 0xc8
 8001462:	d910      	bls.n	8001486 <main+0x19a>
	    stage = (stage + 1) % 4; // chuyn sang ch  tip theo
 8001464:	4b2f      	ldr	r3, [pc, #188]	@ (8001524 <main+0x238>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	3301      	adds	r3, #1
 800146a:	425a      	negs	r2, r3
 800146c:	f003 0303 	and.w	r3, r3, #3
 8001470:	f002 0203 	and.w	r2, r2, #3
 8001474:	bf58      	it	pl
 8001476:	4253      	negpl	r3, r2
 8001478:	4a2a      	ldr	r2, [pc, #168]	@ (8001524 <main+0x238>)
 800147a:	6013      	str	r3, [r2, #0]
	    last_button_press = HAL_GetTick(); // Cp nht li mc thi gian
 800147c:	f004 f85c 	bl	8005538 <HAL_GetTick>
 8001480:	4603      	mov	r3, r0
 8001482:	4a27      	ldr	r2, [pc, #156]	@ (8001520 <main+0x234>)
 8001484:	6013      	str	r3, [r2, #0]
	  }
	}
	// 5. MY TRNG THI (STATE MACHINE)
	switch (stage){
 8001486:	4b27      	ldr	r3, [pc, #156]	@ (8001524 <main+0x238>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	2b03      	cmp	r3, #3
 800148c:	d8a3      	bhi.n	80013d6 <main+0xea>
 800148e:	a201      	add	r2, pc, #4	@ (adr r2, 8001494 <main+0x1a8>)
 8001490:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001494:	080014a5 	.word	0x080014a5
 8001498:	080014ab 	.word	0x080014ab
 800149c:	080014bd 	.word	0x080014bd
 80014a0:	080014c7 	.word	0x080014c7
	case 0:
	  Motor_Stop(); // Standby th nn dng ng c
 80014a4:	f7ff fdf4 	bl	8001090 <Motor_Stop>
	  break;
 80014a8:	e015      	b.n	80014d6 <main+0x1ea>
	case 1:
	  WallFollow_Update(distance1, distance3);
 80014aa:	4b1a      	ldr	r3, [pc, #104]	@ (8001514 <main+0x228>)
 80014ac:	881b      	ldrh	r3, [r3, #0]
 80014ae:	4a17      	ldr	r2, [pc, #92]	@ (800150c <main+0x220>)
 80014b0:	8812      	ldrh	r2, [r2, #0]
 80014b2:	4611      	mov	r1, r2
 80014b4:	4618      	mov	r0, r3
 80014b6:	f000 fb85 	bl	8001bc4 <WallFollow_Update>
	  //explore(maze, &mouse);
	  break;
 80014ba:	e00c      	b.n	80014d6 <main+0x1ea>
	case 2:
	  returnToStart(maze, &mouse);
 80014bc:	491a      	ldr	r1, [pc, #104]	@ (8001528 <main+0x23c>)
 80014be:	481b      	ldr	r0, [pc, #108]	@ (800152c <main+0x240>)
 80014c0:	f001 fab3 	bl	8002a2a <returnToStart>
	  break;
 80014c4:	e007      	b.n	80014d6 <main+0x1ea>
	case 3:
	  goToOptimal(maze, &mouse, 8, 8);
 80014c6:	2308      	movs	r3, #8
 80014c8:	2208      	movs	r2, #8
 80014ca:	4917      	ldr	r1, [pc, #92]	@ (8001528 <main+0x23c>)
 80014cc:	4817      	ldr	r0, [pc, #92]	@ (800152c <main+0x240>)
 80014ce:	f001 fd79 	bl	8002fc4 <goToOptimal>
	  break;
 80014d2:	bf00      	nop
 80014d4:	e77f      	b.n	80013d6 <main+0xea>
  {
 80014d6:	e77e      	b.n	80013d6 <main+0xea>
 80014d8:	200001f4 	.word	0x200001f4
 80014dc:	20001884 	.word	0x20001884
 80014e0:	20000248 	.word	0x20000248
 80014e4:	2000189c 	.word	0x2000189c
 80014e8:	2000029c 	.word	0x2000029c
 80014ec:	2000186c 	.word	0x2000186c
 80014f0:	20000410 	.word	0x20000410
 80014f4:	200018bc 	.word	0x200018bc
 80014f8:	20000458 	.word	0x20000458
 80014fc:	20001920 	.word	0x20001920
 8001500:	200018fc 	.word	0x200018fc
 8001504:	200018b6 	.word	0x200018b6
 8001508:	20001908 	.word	0x20001908
 800150c:	200018b8 	.word	0x200018b8
 8001510:	20001914 	.word	0x20001914
 8001514:	200018b4 	.word	0x200018b4
 8001518:	0800b5b8 	.word	0x0800b5b8
 800151c:	40020000 	.word	0x40020000
 8001520:	20001954 	.word	0x20001954
 8001524:	20001868 	.word	0x20001868
 8001528:	2000045c 	.word	0x2000045c
 800152c:	20000468 	.word	0x20000468

08001530 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b094      	sub	sp, #80	@ 0x50
 8001534:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001536:	f107 0320 	add.w	r3, r7, #32
 800153a:	2230      	movs	r2, #48	@ 0x30
 800153c:	2100      	movs	r1, #0
 800153e:	4618      	mov	r0, r3
 8001540:	f007 ff2c 	bl	800939c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001544:	f107 030c 	add.w	r3, r7, #12
 8001548:	2200      	movs	r2, #0
 800154a:	601a      	str	r2, [r3, #0]
 800154c:	605a      	str	r2, [r3, #4]
 800154e:	609a      	str	r2, [r3, #8]
 8001550:	60da      	str	r2, [r3, #12]
 8001552:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001554:	2300      	movs	r3, #0
 8001556:	60bb      	str	r3, [r7, #8]
 8001558:	4b28      	ldr	r3, [pc, #160]	@ (80015fc <SystemClock_Config+0xcc>)
 800155a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800155c:	4a27      	ldr	r2, [pc, #156]	@ (80015fc <SystemClock_Config+0xcc>)
 800155e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001562:	6413      	str	r3, [r2, #64]	@ 0x40
 8001564:	4b25      	ldr	r3, [pc, #148]	@ (80015fc <SystemClock_Config+0xcc>)
 8001566:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001568:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800156c:	60bb      	str	r3, [r7, #8]
 800156e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001570:	2300      	movs	r3, #0
 8001572:	607b      	str	r3, [r7, #4]
 8001574:	4b22      	ldr	r3, [pc, #136]	@ (8001600 <SystemClock_Config+0xd0>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	4a21      	ldr	r2, [pc, #132]	@ (8001600 <SystemClock_Config+0xd0>)
 800157a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800157e:	6013      	str	r3, [r2, #0]
 8001580:	4b1f      	ldr	r3, [pc, #124]	@ (8001600 <SystemClock_Config+0xd0>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001588:	607b      	str	r3, [r7, #4]
 800158a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800158c:	2302      	movs	r3, #2
 800158e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001590:	2301      	movs	r3, #1
 8001592:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001594:	2310      	movs	r3, #16
 8001596:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001598:	2302      	movs	r3, #2
 800159a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800159c:	2300      	movs	r3, #0
 800159e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80015a0:	2308      	movs	r3, #8
 80015a2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80015a4:	23a8      	movs	r3, #168	@ 0xa8
 80015a6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80015a8:	2302      	movs	r3, #2
 80015aa:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80015ac:	2304      	movs	r3, #4
 80015ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015b0:	f107 0320 	add.w	r3, r7, #32
 80015b4:	4618      	mov	r0, r3
 80015b6:	f005 fb0b 	bl	8006bd0 <HAL_RCC_OscConfig>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d001      	beq.n	80015c4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80015c0:	f000 fb86 	bl	8001cd0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015c4:	230f      	movs	r3, #15
 80015c6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015c8:	2302      	movs	r3, #2
 80015ca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015cc:	2300      	movs	r3, #0
 80015ce:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80015d0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80015d4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80015d6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015da:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80015dc:	f107 030c 	add.w	r3, r7, #12
 80015e0:	2105      	movs	r1, #5
 80015e2:	4618      	mov	r0, r3
 80015e4:	f005 fd6c 	bl	80070c0 <HAL_RCC_ClockConfig>
 80015e8:	4603      	mov	r3, r0
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d001      	beq.n	80015f2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80015ee:	f000 fb6f 	bl	8001cd0 <Error_Handler>
  }
}
 80015f2:	bf00      	nop
 80015f4:	3750      	adds	r7, #80	@ 0x50
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	40023800 	.word	0x40023800
 8001600:	40007000 	.word	0x40007000

08001604 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001608:	4b12      	ldr	r3, [pc, #72]	@ (8001654 <MX_I2C1_Init+0x50>)
 800160a:	4a13      	ldr	r2, [pc, #76]	@ (8001658 <MX_I2C1_Init+0x54>)
 800160c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800160e:	4b11      	ldr	r3, [pc, #68]	@ (8001654 <MX_I2C1_Init+0x50>)
 8001610:	4a12      	ldr	r2, [pc, #72]	@ (800165c <MX_I2C1_Init+0x58>)
 8001612:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001614:	4b0f      	ldr	r3, [pc, #60]	@ (8001654 <MX_I2C1_Init+0x50>)
 8001616:	2200      	movs	r2, #0
 8001618:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800161a:	4b0e      	ldr	r3, [pc, #56]	@ (8001654 <MX_I2C1_Init+0x50>)
 800161c:	2200      	movs	r2, #0
 800161e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001620:	4b0c      	ldr	r3, [pc, #48]	@ (8001654 <MX_I2C1_Init+0x50>)
 8001622:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001626:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001628:	4b0a      	ldr	r3, [pc, #40]	@ (8001654 <MX_I2C1_Init+0x50>)
 800162a:	2200      	movs	r2, #0
 800162c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800162e:	4b09      	ldr	r3, [pc, #36]	@ (8001654 <MX_I2C1_Init+0x50>)
 8001630:	2200      	movs	r2, #0
 8001632:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001634:	4b07      	ldr	r3, [pc, #28]	@ (8001654 <MX_I2C1_Init+0x50>)
 8001636:	2200      	movs	r2, #0
 8001638:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800163a:	4b06      	ldr	r3, [pc, #24]	@ (8001654 <MX_I2C1_Init+0x50>)
 800163c:	2200      	movs	r2, #0
 800163e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001640:	4804      	ldr	r0, [pc, #16]	@ (8001654 <MX_I2C1_Init+0x50>)
 8001642:	f004 faa1 	bl	8005b88 <HAL_I2C_Init>
 8001646:	4603      	mov	r3, r0
 8001648:	2b00      	cmp	r3, #0
 800164a:	d001      	beq.n	8001650 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800164c:	f000 fb40 	bl	8001cd0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001650:	bf00      	nop
 8001652:	bd80      	pop	{r7, pc}
 8001654:	200001f4 	.word	0x200001f4
 8001658:	40005400 	.word	0x40005400
 800165c:	000186a0 	.word	0x000186a0

08001660 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001664:	4b12      	ldr	r3, [pc, #72]	@ (80016b0 <MX_I2C2_Init+0x50>)
 8001666:	4a13      	ldr	r2, [pc, #76]	@ (80016b4 <MX_I2C2_Init+0x54>)
 8001668:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800166a:	4b11      	ldr	r3, [pc, #68]	@ (80016b0 <MX_I2C2_Init+0x50>)
 800166c:	4a12      	ldr	r2, [pc, #72]	@ (80016b8 <MX_I2C2_Init+0x58>)
 800166e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001670:	4b0f      	ldr	r3, [pc, #60]	@ (80016b0 <MX_I2C2_Init+0x50>)
 8001672:	2200      	movs	r2, #0
 8001674:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001676:	4b0e      	ldr	r3, [pc, #56]	@ (80016b0 <MX_I2C2_Init+0x50>)
 8001678:	2200      	movs	r2, #0
 800167a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800167c:	4b0c      	ldr	r3, [pc, #48]	@ (80016b0 <MX_I2C2_Init+0x50>)
 800167e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001682:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001684:	4b0a      	ldr	r3, [pc, #40]	@ (80016b0 <MX_I2C2_Init+0x50>)
 8001686:	2200      	movs	r2, #0
 8001688:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800168a:	4b09      	ldr	r3, [pc, #36]	@ (80016b0 <MX_I2C2_Init+0x50>)
 800168c:	2200      	movs	r2, #0
 800168e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001690:	4b07      	ldr	r3, [pc, #28]	@ (80016b0 <MX_I2C2_Init+0x50>)
 8001692:	2200      	movs	r2, #0
 8001694:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001696:	4b06      	ldr	r3, [pc, #24]	@ (80016b0 <MX_I2C2_Init+0x50>)
 8001698:	2200      	movs	r2, #0
 800169a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800169c:	4804      	ldr	r0, [pc, #16]	@ (80016b0 <MX_I2C2_Init+0x50>)
 800169e:	f004 fa73 	bl	8005b88 <HAL_I2C_Init>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d001      	beq.n	80016ac <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80016a8:	f000 fb12 	bl	8001cd0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80016ac:	bf00      	nop
 80016ae:	bd80      	pop	{r7, pc}
 80016b0:	20000248 	.word	0x20000248
 80016b4:	40005800 	.word	0x40005800
 80016b8:	000186a0 	.word	0x000186a0

080016bc <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80016c0:	4b12      	ldr	r3, [pc, #72]	@ (800170c <MX_I2C3_Init+0x50>)
 80016c2:	4a13      	ldr	r2, [pc, #76]	@ (8001710 <MX_I2C3_Init+0x54>)
 80016c4:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 80016c6:	4b11      	ldr	r3, [pc, #68]	@ (800170c <MX_I2C3_Init+0x50>)
 80016c8:	4a12      	ldr	r2, [pc, #72]	@ (8001714 <MX_I2C3_Init+0x58>)
 80016ca:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80016cc:	4b0f      	ldr	r3, [pc, #60]	@ (800170c <MX_I2C3_Init+0x50>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 80016d2:	4b0e      	ldr	r3, [pc, #56]	@ (800170c <MX_I2C3_Init+0x50>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016d8:	4b0c      	ldr	r3, [pc, #48]	@ (800170c <MX_I2C3_Init+0x50>)
 80016da:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80016de:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80016e0:	4b0a      	ldr	r3, [pc, #40]	@ (800170c <MX_I2C3_Init+0x50>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80016e6:	4b09      	ldr	r3, [pc, #36]	@ (800170c <MX_I2C3_Init+0x50>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80016ec:	4b07      	ldr	r3, [pc, #28]	@ (800170c <MX_I2C3_Init+0x50>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80016f2:	4b06      	ldr	r3, [pc, #24]	@ (800170c <MX_I2C3_Init+0x50>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80016f8:	4804      	ldr	r0, [pc, #16]	@ (800170c <MX_I2C3_Init+0x50>)
 80016fa:	f004 fa45 	bl	8005b88 <HAL_I2C_Init>
 80016fe:	4603      	mov	r3, r0
 8001700:	2b00      	cmp	r3, #0
 8001702:	d001      	beq.n	8001708 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001704:	f000 fae4 	bl	8001cd0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001708:	bf00      	nop
 800170a:	bd80      	pop	{r7, pc}
 800170c:	2000029c 	.word	0x2000029c
 8001710:	40005c00 	.word	0x40005c00
 8001714:	000186a0 	.word	0x000186a0

08001718 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b096      	sub	sp, #88	@ 0x58
 800171c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800171e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001722:	2200      	movs	r2, #0
 8001724:	601a      	str	r2, [r3, #0]
 8001726:	605a      	str	r2, [r3, #4]
 8001728:	609a      	str	r2, [r3, #8]
 800172a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800172c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001730:	2200      	movs	r2, #0
 8001732:	601a      	str	r2, [r3, #0]
 8001734:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001736:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800173a:	2200      	movs	r2, #0
 800173c:	601a      	str	r2, [r3, #0]
 800173e:	605a      	str	r2, [r3, #4]
 8001740:	609a      	str	r2, [r3, #8]
 8001742:	60da      	str	r2, [r3, #12]
 8001744:	611a      	str	r2, [r3, #16]
 8001746:	615a      	str	r2, [r3, #20]
 8001748:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800174a:	1d3b      	adds	r3, r7, #4
 800174c:	2220      	movs	r2, #32
 800174e:	2100      	movs	r1, #0
 8001750:	4618      	mov	r0, r3
 8001752:	f007 fe23 	bl	800939c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001756:	4b44      	ldr	r3, [pc, #272]	@ (8001868 <MX_TIM1_Init+0x150>)
 8001758:	4a44      	ldr	r2, [pc, #272]	@ (800186c <MX_TIM1_Init+0x154>)
 800175a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800175c:	4b42      	ldr	r3, [pc, #264]	@ (8001868 <MX_TIM1_Init+0x150>)
 800175e:	2200      	movs	r2, #0
 8001760:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001762:	4b41      	ldr	r3, [pc, #260]	@ (8001868 <MX_TIM1_Init+0x150>)
 8001764:	2200      	movs	r2, #0
 8001766:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4199;
 8001768:	4b3f      	ldr	r3, [pc, #252]	@ (8001868 <MX_TIM1_Init+0x150>)
 800176a:	f241 0267 	movw	r2, #4199	@ 0x1067
 800176e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001770:	4b3d      	ldr	r3, [pc, #244]	@ (8001868 <MX_TIM1_Init+0x150>)
 8001772:	2200      	movs	r2, #0
 8001774:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001776:	4b3c      	ldr	r3, [pc, #240]	@ (8001868 <MX_TIM1_Init+0x150>)
 8001778:	2200      	movs	r2, #0
 800177a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800177c:	4b3a      	ldr	r3, [pc, #232]	@ (8001868 <MX_TIM1_Init+0x150>)
 800177e:	2200      	movs	r2, #0
 8001780:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001782:	4839      	ldr	r0, [pc, #228]	@ (8001868 <MX_TIM1_Init+0x150>)
 8001784:	f005 fe68 	bl	8007458 <HAL_TIM_Base_Init>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	d001      	beq.n	8001792 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800178e:	f000 fa9f 	bl	8001cd0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001792:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001796:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001798:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800179c:	4619      	mov	r1, r3
 800179e:	4832      	ldr	r0, [pc, #200]	@ (8001868 <MX_TIM1_Init+0x150>)
 80017a0:	f006 faf0 	bl	8007d84 <HAL_TIM_ConfigClockSource>
 80017a4:	4603      	mov	r3, r0
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d001      	beq.n	80017ae <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80017aa:	f000 fa91 	bl	8001cd0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80017ae:	482e      	ldr	r0, [pc, #184]	@ (8001868 <MX_TIM1_Init+0x150>)
 80017b0:	f005 ff12 	bl	80075d8 <HAL_TIM_PWM_Init>
 80017b4:	4603      	mov	r3, r0
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d001      	beq.n	80017be <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80017ba:	f000 fa89 	bl	8001cd0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017be:	2300      	movs	r3, #0
 80017c0:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017c2:	2300      	movs	r3, #0
 80017c4:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80017c6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80017ca:	4619      	mov	r1, r3
 80017cc:	4826      	ldr	r0, [pc, #152]	@ (8001868 <MX_TIM1_Init+0x150>)
 80017ce:	f006 fedf 	bl	8008590 <HAL_TIMEx_MasterConfigSynchronization>
 80017d2:	4603      	mov	r3, r0
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d001      	beq.n	80017dc <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80017d8:	f000 fa7a 	bl	8001cd0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80017dc:	2360      	movs	r3, #96	@ 0x60
 80017de:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80017e0:	2300      	movs	r3, #0
 80017e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80017e4:	2300      	movs	r3, #0
 80017e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80017e8:	2300      	movs	r3, #0
 80017ea:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80017ec:	2300      	movs	r3, #0
 80017ee:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80017f0:	2300      	movs	r3, #0
 80017f2:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80017f4:	2300      	movs	r3, #0
 80017f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80017f8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017fc:	2204      	movs	r2, #4
 80017fe:	4619      	mov	r1, r3
 8001800:	4819      	ldr	r0, [pc, #100]	@ (8001868 <MX_TIM1_Init+0x150>)
 8001802:	f006 f9fd 	bl	8007c00 <HAL_TIM_PWM_ConfigChannel>
 8001806:	4603      	mov	r3, r0
 8001808:	2b00      	cmp	r3, #0
 800180a:	d001      	beq.n	8001810 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 800180c:	f000 fa60 	bl	8001cd0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001810:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001814:	2208      	movs	r2, #8
 8001816:	4619      	mov	r1, r3
 8001818:	4813      	ldr	r0, [pc, #76]	@ (8001868 <MX_TIM1_Init+0x150>)
 800181a:	f006 f9f1 	bl	8007c00 <HAL_TIM_PWM_ConfigChannel>
 800181e:	4603      	mov	r3, r0
 8001820:	2b00      	cmp	r3, #0
 8001822:	d001      	beq.n	8001828 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8001824:	f000 fa54 	bl	8001cd0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001828:	2300      	movs	r3, #0
 800182a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800182c:	2300      	movs	r3, #0
 800182e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001830:	2300      	movs	r3, #0
 8001832:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001834:	2300      	movs	r3, #0
 8001836:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001838:	2300      	movs	r3, #0
 800183a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800183c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001840:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001842:	2300      	movs	r3, #0
 8001844:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001846:	1d3b      	adds	r3, r7, #4
 8001848:	4619      	mov	r1, r3
 800184a:	4807      	ldr	r0, [pc, #28]	@ (8001868 <MX_TIM1_Init+0x150>)
 800184c:	f006 ff1c 	bl	8008688 <HAL_TIMEx_ConfigBreakDeadTime>
 8001850:	4603      	mov	r3, r0
 8001852:	2b00      	cmp	r3, #0
 8001854:	d001      	beq.n	800185a <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8001856:	f000 fa3b 	bl	8001cd0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800185a:	4803      	ldr	r0, [pc, #12]	@ (8001868 <MX_TIM1_Init+0x150>)
 800185c:	f002 fb50 	bl	8003f00 <HAL_TIM_MspPostInit>

}
 8001860:	bf00      	nop
 8001862:	3758      	adds	r7, #88	@ 0x58
 8001864:	46bd      	mov	sp, r7
 8001866:	bd80      	pop	{r7, pc}
 8001868:	200002f0 	.word	0x200002f0
 800186c:	40010000 	.word	0x40010000

08001870 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b08e      	sub	sp, #56	@ 0x38
 8001874:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001876:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800187a:	2200      	movs	r2, #0
 800187c:	601a      	str	r2, [r3, #0]
 800187e:	605a      	str	r2, [r3, #4]
 8001880:	609a      	str	r2, [r3, #8]
 8001882:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001884:	f107 0320 	add.w	r3, r7, #32
 8001888:	2200      	movs	r2, #0
 800188a:	601a      	str	r2, [r3, #0]
 800188c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800188e:	1d3b      	adds	r3, r7, #4
 8001890:	2200      	movs	r2, #0
 8001892:	601a      	str	r2, [r3, #0]
 8001894:	605a      	str	r2, [r3, #4]
 8001896:	609a      	str	r2, [r3, #8]
 8001898:	60da      	str	r2, [r3, #12]
 800189a:	611a      	str	r2, [r3, #16]
 800189c:	615a      	str	r2, [r3, #20]
 800189e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80018a0:	4b32      	ldr	r3, [pc, #200]	@ (800196c <MX_TIM2_Init+0xfc>)
 80018a2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80018a6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80018a8:	4b30      	ldr	r3, [pc, #192]	@ (800196c <MX_TIM2_Init+0xfc>)
 80018aa:	2200      	movs	r2, #0
 80018ac:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018ae:	4b2f      	ldr	r3, [pc, #188]	@ (800196c <MX_TIM2_Init+0xfc>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4199;
 80018b4:	4b2d      	ldr	r3, [pc, #180]	@ (800196c <MX_TIM2_Init+0xfc>)
 80018b6:	f241 0267 	movw	r2, #4199	@ 0x1067
 80018ba:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018bc:	4b2b      	ldr	r3, [pc, #172]	@ (800196c <MX_TIM2_Init+0xfc>)
 80018be:	2200      	movs	r2, #0
 80018c0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018c2:	4b2a      	ldr	r3, [pc, #168]	@ (800196c <MX_TIM2_Init+0xfc>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80018c8:	4828      	ldr	r0, [pc, #160]	@ (800196c <MX_TIM2_Init+0xfc>)
 80018ca:	f005 fdc5 	bl	8007458 <HAL_TIM_Base_Init>
 80018ce:	4603      	mov	r3, r0
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d001      	beq.n	80018d8 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80018d4:	f000 f9fc 	bl	8001cd0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018d8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80018dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80018de:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80018e2:	4619      	mov	r1, r3
 80018e4:	4821      	ldr	r0, [pc, #132]	@ (800196c <MX_TIM2_Init+0xfc>)
 80018e6:	f006 fa4d 	bl	8007d84 <HAL_TIM_ConfigClockSource>
 80018ea:	4603      	mov	r3, r0
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d001      	beq.n	80018f4 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80018f0:	f000 f9ee 	bl	8001cd0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80018f4:	481d      	ldr	r0, [pc, #116]	@ (800196c <MX_TIM2_Init+0xfc>)
 80018f6:	f005 fe6f 	bl	80075d8 <HAL_TIM_PWM_Init>
 80018fa:	4603      	mov	r3, r0
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d001      	beq.n	8001904 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001900:	f000 f9e6 	bl	8001cd0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001904:	2300      	movs	r3, #0
 8001906:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001908:	2300      	movs	r3, #0
 800190a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800190c:	f107 0320 	add.w	r3, r7, #32
 8001910:	4619      	mov	r1, r3
 8001912:	4816      	ldr	r0, [pc, #88]	@ (800196c <MX_TIM2_Init+0xfc>)
 8001914:	f006 fe3c 	bl	8008590 <HAL_TIMEx_MasterConfigSynchronization>
 8001918:	4603      	mov	r3, r0
 800191a:	2b00      	cmp	r3, #0
 800191c:	d001      	beq.n	8001922 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800191e:	f000 f9d7 	bl	8001cd0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001922:	2360      	movs	r3, #96	@ 0x60
 8001924:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001926:	2300      	movs	r3, #0
 8001928:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800192a:	2300      	movs	r3, #0
 800192c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800192e:	2300      	movs	r3, #0
 8001930:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001932:	1d3b      	adds	r3, r7, #4
 8001934:	2204      	movs	r2, #4
 8001936:	4619      	mov	r1, r3
 8001938:	480c      	ldr	r0, [pc, #48]	@ (800196c <MX_TIM2_Init+0xfc>)
 800193a:	f006 f961 	bl	8007c00 <HAL_TIM_PWM_ConfigChannel>
 800193e:	4603      	mov	r3, r0
 8001940:	2b00      	cmp	r3, #0
 8001942:	d001      	beq.n	8001948 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001944:	f000 f9c4 	bl	8001cd0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001948:	1d3b      	adds	r3, r7, #4
 800194a:	2208      	movs	r2, #8
 800194c:	4619      	mov	r1, r3
 800194e:	4807      	ldr	r0, [pc, #28]	@ (800196c <MX_TIM2_Init+0xfc>)
 8001950:	f006 f956 	bl	8007c00 <HAL_TIM_PWM_ConfigChannel>
 8001954:	4603      	mov	r3, r0
 8001956:	2b00      	cmp	r3, #0
 8001958:	d001      	beq.n	800195e <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 800195a:	f000 f9b9 	bl	8001cd0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800195e:	4803      	ldr	r0, [pc, #12]	@ (800196c <MX_TIM2_Init+0xfc>)
 8001960:	f002 face 	bl	8003f00 <HAL_TIM_MspPostInit>

}
 8001964:	bf00      	nop
 8001966:	3738      	adds	r7, #56	@ 0x38
 8001968:	46bd      	mov	sp, r7
 800196a:	bd80      	pop	{r7, pc}
 800196c:	20000338 	.word	0x20000338

08001970 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b08c      	sub	sp, #48	@ 0x30
 8001974:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001976:	f107 030c 	add.w	r3, r7, #12
 800197a:	2224      	movs	r2, #36	@ 0x24
 800197c:	2100      	movs	r1, #0
 800197e:	4618      	mov	r0, r3
 8001980:	f007 fd0c 	bl	800939c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001984:	1d3b      	adds	r3, r7, #4
 8001986:	2200      	movs	r2, #0
 8001988:	601a      	str	r2, [r3, #0]
 800198a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800198c:	4b20      	ldr	r3, [pc, #128]	@ (8001a10 <MX_TIM3_Init+0xa0>)
 800198e:	4a21      	ldr	r2, [pc, #132]	@ (8001a14 <MX_TIM3_Init+0xa4>)
 8001990:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001992:	4b1f      	ldr	r3, [pc, #124]	@ (8001a10 <MX_TIM3_Init+0xa0>)
 8001994:	2200      	movs	r2, #0
 8001996:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001998:	4b1d      	ldr	r3, [pc, #116]	@ (8001a10 <MX_TIM3_Init+0xa0>)
 800199a:	2200      	movs	r2, #0
 800199c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800199e:	4b1c      	ldr	r3, [pc, #112]	@ (8001a10 <MX_TIM3_Init+0xa0>)
 80019a0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80019a4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019a6:	4b1a      	ldr	r3, [pc, #104]	@ (8001a10 <MX_TIM3_Init+0xa0>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019ac:	4b18      	ldr	r3, [pc, #96]	@ (8001a10 <MX_TIM3_Init+0xa0>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80019b2:	2303      	movs	r3, #3
 80019b4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80019b6:	2300      	movs	r3, #0
 80019b8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80019ba:	2301      	movs	r3, #1
 80019bc:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80019be:	2300      	movs	r3, #0
 80019c0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80019c2:	2300      	movs	r3, #0
 80019c4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80019c6:	2300      	movs	r3, #0
 80019c8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80019ca:	2301      	movs	r3, #1
 80019cc:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80019ce:	2300      	movs	r3, #0
 80019d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80019d2:	2300      	movs	r3, #0
 80019d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80019d6:	f107 030c 	add.w	r3, r7, #12
 80019da:	4619      	mov	r1, r3
 80019dc:	480c      	ldr	r0, [pc, #48]	@ (8001a10 <MX_TIM3_Init+0xa0>)
 80019de:	f005 fe54 	bl	800768a <HAL_TIM_Encoder_Init>
 80019e2:	4603      	mov	r3, r0
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d001      	beq.n	80019ec <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 80019e8:	f000 f972 	bl	8001cd0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019ec:	2300      	movs	r3, #0
 80019ee:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019f0:	2300      	movs	r3, #0
 80019f2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80019f4:	1d3b      	adds	r3, r7, #4
 80019f6:	4619      	mov	r1, r3
 80019f8:	4805      	ldr	r0, [pc, #20]	@ (8001a10 <MX_TIM3_Init+0xa0>)
 80019fa:	f006 fdc9 	bl	8008590 <HAL_TIMEx_MasterConfigSynchronization>
 80019fe:	4603      	mov	r3, r0
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d001      	beq.n	8001a08 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001a04:	f000 f964 	bl	8001cd0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001a08:	bf00      	nop
 8001a0a:	3730      	adds	r7, #48	@ 0x30
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bd80      	pop	{r7, pc}
 8001a10:	20000380 	.word	0x20000380
 8001a14:	40000400 	.word	0x40000400

08001a18 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b08c      	sub	sp, #48	@ 0x30
 8001a1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001a1e:	f107 030c 	add.w	r3, r7, #12
 8001a22:	2224      	movs	r2, #36	@ 0x24
 8001a24:	2100      	movs	r1, #0
 8001a26:	4618      	mov	r0, r3
 8001a28:	f007 fcb8 	bl	800939c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a2c:	1d3b      	adds	r3, r7, #4
 8001a2e:	2200      	movs	r2, #0
 8001a30:	601a      	str	r2, [r3, #0]
 8001a32:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001a34:	4b20      	ldr	r3, [pc, #128]	@ (8001ab8 <MX_TIM4_Init+0xa0>)
 8001a36:	4a21      	ldr	r2, [pc, #132]	@ (8001abc <MX_TIM4_Init+0xa4>)
 8001a38:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001a3a:	4b1f      	ldr	r3, [pc, #124]	@ (8001ab8 <MX_TIM4_Init+0xa0>)
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a40:	4b1d      	ldr	r3, [pc, #116]	@ (8001ab8 <MX_TIM4_Init+0xa0>)
 8001a42:	2200      	movs	r2, #0
 8001a44:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001a46:	4b1c      	ldr	r3, [pc, #112]	@ (8001ab8 <MX_TIM4_Init+0xa0>)
 8001a48:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001a4c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a4e:	4b1a      	ldr	r3, [pc, #104]	@ (8001ab8 <MX_TIM4_Init+0xa0>)
 8001a50:	2200      	movs	r2, #0
 8001a52:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a54:	4b18      	ldr	r3, [pc, #96]	@ (8001ab8 <MX_TIM4_Init+0xa0>)
 8001a56:	2200      	movs	r2, #0
 8001a58:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001a5a:	2303      	movs	r3, #3
 8001a5c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001a5e:	2300      	movs	r3, #0
 8001a60:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001a62:	2301      	movs	r3, #1
 8001a64:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001a66:	2300      	movs	r3, #0
 8001a68:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001a72:	2301      	movs	r3, #1
 8001a74:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001a76:	2300      	movs	r3, #0
 8001a78:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001a7e:	f107 030c 	add.w	r3, r7, #12
 8001a82:	4619      	mov	r1, r3
 8001a84:	480c      	ldr	r0, [pc, #48]	@ (8001ab8 <MX_TIM4_Init+0xa0>)
 8001a86:	f005 fe00 	bl	800768a <HAL_TIM_Encoder_Init>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d001      	beq.n	8001a94 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8001a90:	f000 f91e 	bl	8001cd0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a94:	2300      	movs	r3, #0
 8001a96:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001a9c:	1d3b      	adds	r3, r7, #4
 8001a9e:	4619      	mov	r1, r3
 8001aa0:	4805      	ldr	r0, [pc, #20]	@ (8001ab8 <MX_TIM4_Init+0xa0>)
 8001aa2:	f006 fd75 	bl	8008590 <HAL_TIMEx_MasterConfigSynchronization>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d001      	beq.n	8001ab0 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8001aac:	f000 f910 	bl	8001cd0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001ab0:	bf00      	nop
 8001ab2:	3730      	adds	r7, #48	@ 0x30
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd80      	pop	{r7, pc}
 8001ab8:	200003c8 	.word	0x200003c8
 8001abc:	40000800 	.word	0x40000800

08001ac0 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b082      	sub	sp, #8
 8001ac4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ac6:	463b      	mov	r3, r7
 8001ac8:	2200      	movs	r2, #0
 8001aca:	601a      	str	r2, [r3, #0]
 8001acc:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001ace:	4b15      	ldr	r3, [pc, #84]	@ (8001b24 <MX_TIM6_Init+0x64>)
 8001ad0:	4a15      	ldr	r2, [pc, #84]	@ (8001b28 <MX_TIM6_Init+0x68>)
 8001ad2:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 84-1;
 8001ad4:	4b13      	ldr	r3, [pc, #76]	@ (8001b24 <MX_TIM6_Init+0x64>)
 8001ad6:	2253      	movs	r2, #83	@ 0x53
 8001ad8:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ada:	4b12      	ldr	r3, [pc, #72]	@ (8001b24 <MX_TIM6_Init+0x64>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 10000-1;
 8001ae0:	4b10      	ldr	r3, [pc, #64]	@ (8001b24 <MX_TIM6_Init+0x64>)
 8001ae2:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001ae6:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ae8:	4b0e      	ldr	r3, [pc, #56]	@ (8001b24 <MX_TIM6_Init+0x64>)
 8001aea:	2200      	movs	r2, #0
 8001aec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001aee:	480d      	ldr	r0, [pc, #52]	@ (8001b24 <MX_TIM6_Init+0x64>)
 8001af0:	f005 fcb2 	bl	8007458 <HAL_TIM_Base_Init>
 8001af4:	4603      	mov	r3, r0
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d001      	beq.n	8001afe <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8001afa:	f000 f8e9 	bl	8001cd0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001afe:	2300      	movs	r3, #0
 8001b00:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b02:	2300      	movs	r3, #0
 8001b04:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001b06:	463b      	mov	r3, r7
 8001b08:	4619      	mov	r1, r3
 8001b0a:	4806      	ldr	r0, [pc, #24]	@ (8001b24 <MX_TIM6_Init+0x64>)
 8001b0c:	f006 fd40 	bl	8008590 <HAL_TIMEx_MasterConfigSynchronization>
 8001b10:	4603      	mov	r3, r0
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d001      	beq.n	8001b1a <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8001b16:	f000 f8db 	bl	8001cd0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001b1a:	bf00      	nop
 8001b1c:	3708      	adds	r7, #8
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	20000410 	.word	0x20000410
 8001b28:	40001000 	.word	0x40001000

08001b2c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	b085      	sub	sp, #20
 8001b30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b32:	2300      	movs	r3, #0
 8001b34:	60fb      	str	r3, [r7, #12]
 8001b36:	4b17      	ldr	r3, [pc, #92]	@ (8001b94 <MX_GPIO_Init+0x68>)
 8001b38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b3a:	4a16      	ldr	r2, [pc, #88]	@ (8001b94 <MX_GPIO_Init+0x68>)
 8001b3c:	f043 0301 	orr.w	r3, r3, #1
 8001b40:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b42:	4b14      	ldr	r3, [pc, #80]	@ (8001b94 <MX_GPIO_Init+0x68>)
 8001b44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b46:	f003 0301 	and.w	r3, r3, #1
 8001b4a:	60fb      	str	r3, [r7, #12]
 8001b4c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b4e:	2300      	movs	r3, #0
 8001b50:	60bb      	str	r3, [r7, #8]
 8001b52:	4b10      	ldr	r3, [pc, #64]	@ (8001b94 <MX_GPIO_Init+0x68>)
 8001b54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b56:	4a0f      	ldr	r2, [pc, #60]	@ (8001b94 <MX_GPIO_Init+0x68>)
 8001b58:	f043 0302 	orr.w	r3, r3, #2
 8001b5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b5e:	4b0d      	ldr	r3, [pc, #52]	@ (8001b94 <MX_GPIO_Init+0x68>)
 8001b60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b62:	f003 0302 	and.w	r3, r3, #2
 8001b66:	60bb      	str	r3, [r7, #8]
 8001b68:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	607b      	str	r3, [r7, #4]
 8001b6e:	4b09      	ldr	r3, [pc, #36]	@ (8001b94 <MX_GPIO_Init+0x68>)
 8001b70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b72:	4a08      	ldr	r2, [pc, #32]	@ (8001b94 <MX_GPIO_Init+0x68>)
 8001b74:	f043 0304 	orr.w	r3, r3, #4
 8001b78:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b7a:	4b06      	ldr	r3, [pc, #24]	@ (8001b94 <MX_GPIO_Init+0x68>)
 8001b7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b7e:	f003 0304 	and.w	r3, r3, #4
 8001b82:	607b      	str	r3, [r7, #4]
 8001b84:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001b86:	bf00      	nop
 8001b88:	3714      	adds	r7, #20
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b90:	4770      	bx	lr
 8001b92:	bf00      	nop
 8001b94:	40023800 	.word	0x40023800

08001b98 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	b083      	sub	sp, #12
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM6) {
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	4a05      	ldr	r2, [pc, #20]	@ (8001bbc <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001ba6:	4293      	cmp	r3, r2
 8001ba8:	d102      	bne.n	8001bb0 <HAL_TIM_PeriodElapsedCallback+0x18>
        flag_10ms_mpu = 1;
 8001baa:	4b05      	ldr	r3, [pc, #20]	@ (8001bc0 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001bac:	2201      	movs	r2, #1
 8001bae:	701a      	strb	r2, [r3, #0]
    }
}
 8001bb0:	bf00      	nop
 8001bb2:	370c      	adds	r7, #12
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bba:	4770      	bx	lr
 8001bbc:	40001000 	.word	0x40001000
 8001bc0:	20000458 	.word	0x20000458

08001bc4 <WallFollow_Update>:
#define WALL_THRESHOLD_MM 120 // Ngng xc nh c tng (mm)
#define BASE_SPEED 60         // Tc  chy thng nn (0-100)

int previous_error = 0;

void WallFollow_Update(uint16_t distL, uint16_t distR) {
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b08a      	sub	sp, #40	@ 0x28
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	4603      	mov	r3, r0
 8001bcc:	460a      	mov	r2, r1
 8001bce:	80fb      	strh	r3, [r7, #6]
 8001bd0:	4613      	mov	r3, r2
 8001bd2:	80bb      	strh	r3, [r7, #4]
    int error = 0;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	627b      	str	r3, [r7, #36]	@ 0x24

    // Kim tra xem c tng  cc bn khng
    uint8_t has_left = (distL < WALL_THRESHOLD_MM);
 8001bd8:	88fb      	ldrh	r3, [r7, #6]
 8001bda:	2b77      	cmp	r3, #119	@ 0x77
 8001bdc:	bf94      	ite	ls
 8001bde:	2301      	movls	r3, #1
 8001be0:	2300      	movhi	r3, #0
 8001be2:	b2db      	uxtb	r3, r3
 8001be4:	76fb      	strb	r3, [r7, #27]
    uint8_t has_right = (distR < WALL_THRESHOLD_MM);
 8001be6:	88bb      	ldrh	r3, [r7, #4]
 8001be8:	2b77      	cmp	r3, #119	@ 0x77
 8001bea:	bf94      	ite	ls
 8001bec:	2301      	movls	r3, #1
 8001bee:	2300      	movhi	r3, #0
 8001bf0:	b2db      	uxtb	r3, r3
 8001bf2:	76bb      	strb	r3, [r7, #26]

    // 1. TNH TON SAI S (ERROR)
    if (has_left && has_right) {
 8001bf4:	7efb      	ldrb	r3, [r7, #27]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d007      	beq.n	8001c0a <WallFollow_Update+0x46>
 8001bfa:	7ebb      	ldrb	r3, [r7, #26]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d004      	beq.n	8001c0a <WallFollow_Update+0x46>
        error = distL - distR;
 8001c00:	88fa      	ldrh	r2, [r7, #6]
 8001c02:	88bb      	ldrh	r3, [r7, #4]
 8001c04:	1ad3      	subs	r3, r2, r3
 8001c06:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c08:	e010      	b.n	8001c2c <WallFollow_Update+0x68>
        // Nu lch tri -> distL nh -> error m.
        // Nu lch phi -> distR nh -> error dng.
    } else if (has_left) {
 8001c0a:	7efb      	ldrb	r3, [r7, #27]
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d003      	beq.n	8001c18 <WallFollow_Update+0x54>
        error = distL - TARGET_DIST_SIDE;
 8001c10:	88fb      	ldrh	r3, [r7, #6]
 8001c12:	3b2d      	subs	r3, #45	@ 0x2d
 8001c14:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c16:	e009      	b.n	8001c2c <WallFollow_Update+0x68>
    } else if (has_right) {
 8001c18:	7ebb      	ldrb	r3, [r7, #26]
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d004      	beq.n	8001c28 <WallFollow_Update+0x64>
        error = TARGET_DIST_SIDE - distR;
 8001c1e:	88bb      	ldrh	r3, [r7, #4]
 8001c20:	f1c3 032d 	rsb	r3, r3, #45	@ 0x2d
 8001c24:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c26:	e001      	b.n	8001c2c <WallFollow_Update+0x68>
    } else {
        error = 0; // Ng t, khng c tng  bm
 8001c28:	2300      	movs	r3, #0
 8001c2a:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    // 2. TNH TON KHU P V D
    float P_term = Kp * error;
 8001c2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c2e:	ee07 3a90 	vmov	s15, r3
 8001c32:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c36:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 8001cc4 <WallFollow_Update+0x100>
 8001c3a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c3e:	edc7 7a05 	vstr	s15, [r7, #20]
    float D_term = Kd * (error - previous_error);
 8001c42:	4b21      	ldr	r3, [pc, #132]	@ (8001cc8 <WallFollow_Update+0x104>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c48:	1ad3      	subs	r3, r2, r3
 8001c4a:	ee07 3a90 	vmov	s15, r3
 8001c4e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c52:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8001ccc <WallFollow_Update+0x108>
 8001c56:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c5a:	edc7 7a04 	vstr	s15, [r7, #16]

    int turn = (int)(P_term + D_term);
 8001c5e:	ed97 7a05 	vldr	s14, [r7, #20]
 8001c62:	edd7 7a04 	vldr	s15, [r7, #16]
 8001c66:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c6a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c6e:	ee17 3a90 	vmov	r3, s15
 8001c72:	60fb      	str	r3, [r7, #12]
    previous_error = error; // Lu li cho vng lp sau
 8001c74:	4a14      	ldr	r2, [pc, #80]	@ (8001cc8 <WallFollow_Update+0x104>)
 8001c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c78:	6013      	str	r3, [r2, #0]

    // 3. TNH TC  2 BNH TNG NG
    // Nu error < 0 (Lch tri) -> turn < 0
    // -> Bnh tri tng tc (-turn), Bnh phi gim tc (+turn)  b li sang phi.
    int speedL = BASE_SPEED - turn;
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	f1c3 033c 	rsb	r3, r3, #60	@ 0x3c
 8001c80:	623b      	str	r3, [r7, #32]
    int speedR = BASE_SPEED + turn;
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	333c      	adds	r3, #60	@ 0x3c
 8001c86:	61fb      	str	r3, [r7, #28]

    // 4. KHU BO HA (SATURATION)
    // m bo tc  khng vt qu gii hn PWM ca DRV8833 (0-100)
    if (speedL > 100) speedL = 100;
 8001c88:	6a3b      	ldr	r3, [r7, #32]
 8001c8a:	2b64      	cmp	r3, #100	@ 0x64
 8001c8c:	dd01      	ble.n	8001c92 <WallFollow_Update+0xce>
 8001c8e:	2364      	movs	r3, #100	@ 0x64
 8001c90:	623b      	str	r3, [r7, #32]
    if (speedL < 0) speedL = 0;
 8001c92:	6a3b      	ldr	r3, [r7, #32]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	da01      	bge.n	8001c9c <WallFollow_Update+0xd8>
 8001c98:	2300      	movs	r3, #0
 8001c9a:	623b      	str	r3, [r7, #32]

    if (speedR > 100) speedR = 100;
 8001c9c:	69fb      	ldr	r3, [r7, #28]
 8001c9e:	2b64      	cmp	r3, #100	@ 0x64
 8001ca0:	dd01      	ble.n	8001ca6 <WallFollow_Update+0xe2>
 8001ca2:	2364      	movs	r3, #100	@ 0x64
 8001ca4:	61fb      	str	r3, [r7, #28]
    if (speedR < 0) speedR = 0;
 8001ca6:	69fb      	ldr	r3, [r7, #28]
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	da01      	bge.n	8001cb0 <WallFollow_Update+0xec>
 8001cac:	2300      	movs	r3, #0
 8001cae:	61fb      	str	r3, [r7, #28]

    // 5. XUT XUNG RA NG C
    LeftMotor_SetSpeed(speedL);
 8001cb0:	6a38      	ldr	r0, [r7, #32]
 8001cb2:	f7ff f9bb 	bl	800102c <LeftMotor_SetSpeed>
    RightMotor_SetSpeed(speedR);
 8001cb6:	69f8      	ldr	r0, [r7, #28]
 8001cb8:	f7ff f986 	bl	8000fc8 <RightMotor_SetSpeed>
}
 8001cbc:	bf00      	nop
 8001cbe:	3728      	adds	r7, #40	@ 0x28
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bd80      	pop	{r7, pc}
 8001cc4:	3f19999a 	.word	0x3f19999a
 8001cc8:	20001950 	.word	0x20001950
 8001ccc:	3e4ccccd 	.word	0x3e4ccccd

08001cd0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001cd4:	b672      	cpsid	i
}
 8001cd6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001cd8:	bf00      	nop
 8001cda:	e7fd      	b.n	8001cd8 <Error_Handler+0x8>

08001cdc <forward>:
    else if (d == 0.5f) printf("North West (%.1f)", d);
    printf("\n");
}

void forward(cell_type maze[][MAZE_SIZE], mouse_type *mouse)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b086      	sub	sp, #24
 8001ce0:	af02      	add	r7, sp, #8
 8001ce2:	6078      	str	r0, [r7, #4]
 8001ce4:	6039      	str	r1, [r7, #0]
    printf("Gone to x: %i y:%i\n", mouse->x, mouse->y);
 8001ce6:	683b      	ldr	r3, [r7, #0]
 8001ce8:	6859      	ldr	r1, [r3, #4]
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	689b      	ldr	r3, [r3, #8]
 8001cee:	461a      	mov	r2, r3
 8001cf0:	4882      	ldr	r0, [pc, #520]	@ (8001efc <forward+0x220>)
 8001cf2:	f007 fa47 	bl	8009184 <iprintf>
    float d = mouse->direction;
 8001cf6:	683b      	ldr	r3, [r7, #0]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	60fb      	str	r3, [r7, #12]
    if (d >= 0.5f && d <= 1.5f) mouse->y--; // N
 8001cfc:	edd7 7a03 	vldr	s15, [r7, #12]
 8001d00:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001d04:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d0c:	db0d      	blt.n	8001d2a <forward+0x4e>
 8001d0e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001d12:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 8001d16:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d1e:	d804      	bhi.n	8001d2a <forward+0x4e>
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	689b      	ldr	r3, [r3, #8]
 8001d24:	1e5a      	subs	r2, r3, #1
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	609a      	str	r2, [r3, #8]
    if (d >= 2.5f && d <= 3.5f) mouse->y++; // S
 8001d2a:	edd7 7a03 	vldr	s15, [r7, #12]
 8001d2e:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 8001d32:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d3a:	db0d      	blt.n	8001d58 <forward+0x7c>
 8001d3c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001d40:	eeb0 7a0c 	vmov.f32	s14, #12	@ 0x40600000  3.5
 8001d44:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d4c:	d804      	bhi.n	8001d58 <forward+0x7c>
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	689b      	ldr	r3, [r3, #8]
 8001d52:	1c5a      	adds	r2, r3, #1
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	609a      	str	r2, [r3, #8]
    if (d >= 1.5f && d <= 2.5f) mouse->x++; // E
 8001d58:	edd7 7a03 	vldr	s15, [r7, #12]
 8001d5c:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 8001d60:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d68:	db0d      	blt.n	8001d86 <forward+0xaa>
 8001d6a:	edd7 7a03 	vldr	s15, [r7, #12]
 8001d6e:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 8001d72:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d7a:	d804      	bhi.n	8001d86 <forward+0xaa>
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	685b      	ldr	r3, [r3, #4]
 8001d80:	1c5a      	adds	r2, r3, #1
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	605a      	str	r2, [r3, #4]
    if ((d >= 3.5f && d <= 4.0f) || (d >= 0.0f && d <= 0.5f)) mouse->x--; // W
 8001d86:	edd7 7a03 	vldr	s15, [r7, #12]
 8001d8a:	eeb0 7a0c 	vmov.f32	s14, #12	@ 0x40600000  3.5
 8001d8e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d96:	db08      	blt.n	8001daa <forward+0xce>
 8001d98:	edd7 7a03 	vldr	s15, [r7, #12]
 8001d9c:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8001da0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001da4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001da8:	d90f      	bls.n	8001dca <forward+0xee>
 8001daa:	edd7 7a03 	vldr	s15, [r7, #12]
 8001dae:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001db2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001db6:	db0d      	blt.n	8001dd4 <forward+0xf8>
 8001db8:	edd7 7a03 	vldr	s15, [r7, #12]
 8001dbc:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001dc0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001dc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dc8:	d804      	bhi.n	8001dd4 <forward+0xf8>
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	685b      	ldr	r3, [r3, #4]
 8001dce:	1e5a      	subs	r2, r3, #1
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	605a      	str	r2, [r3, #4]

    ssd1306_Fill(Black);               // xoa man hinh
 8001dd4:	2000      	movs	r0, #0
 8001dd6:	f001 fd31 	bl	800383c <ssd1306_Fill>

    ssd1306_SetCursor(1, 0);
 8001dda:	2100      	movs	r1, #0
 8001ddc:	2001      	movs	r0, #1
 8001dde:	f001 fe79 	bl	8003ad4 <ssd1306_SetCursor>
    ssd1306_WriteString("Cell:", Font_7x10, White);
 8001de2:	4b47      	ldr	r3, [pc, #284]	@ (8001f00 <forward+0x224>)
 8001de4:	2201      	movs	r2, #1
 8001de6:	9200      	str	r2, [sp, #0]
 8001de8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001dea:	4846      	ldr	r0, [pc, #280]	@ (8001f04 <forward+0x228>)
 8001dec:	f001 fe4c 	bl	8003a88 <ssd1306_WriteString>
    ssd1306_SetCursor(30, 0);
 8001df0:	2100      	movs	r1, #0
 8001df2:	201e      	movs	r0, #30
 8001df4:	f001 fe6e 	bl	8003ad4 <ssd1306_SetCursor>
    sprintf(buffer1, "%u", maze[mouse->y][mouse->x].wall); // Convert cell to string
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	689b      	ldr	r3, [r3, #8]
 8001dfc:	461a      	mov	r2, r3
 8001dfe:	4613      	mov	r3, r2
 8001e00:	009b      	lsls	r3, r3, #2
 8001e02:	4413      	add	r3, r2
 8001e04:	019b      	lsls	r3, r3, #6
 8001e06:	461a      	mov	r2, r3
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	1899      	adds	r1, r3, r2
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	685a      	ldr	r2, [r3, #4]
 8001e10:	4613      	mov	r3, r2
 8001e12:	009b      	lsls	r3, r3, #2
 8001e14:	4413      	add	r3, r2
 8001e16:	009b      	lsls	r3, r3, #2
 8001e18:	440b      	add	r3, r1
 8001e1a:	781b      	ldrb	r3, [r3, #0]
 8001e1c:	461a      	mov	r2, r3
 8001e1e:	493a      	ldr	r1, [pc, #232]	@ (8001f08 <forward+0x22c>)
 8001e20:	483a      	ldr	r0, [pc, #232]	@ (8001f0c <forward+0x230>)
 8001e22:	f007 f9c1 	bl	80091a8 <siprintf>
    ssd1306_WriteString(buffer1, Font_7x10, White);
 8001e26:	4b36      	ldr	r3, [pc, #216]	@ (8001f00 <forward+0x224>)
 8001e28:	2201      	movs	r2, #1
 8001e2a:	9200      	str	r2, [sp, #0]
 8001e2c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e2e:	4837      	ldr	r0, [pc, #220]	@ (8001f0c <forward+0x230>)
 8001e30:	f001 fe2a 	bl	8003a88 <ssd1306_WriteString>

    ssd1306_SetCursor(1, 9);
 8001e34:	2109      	movs	r1, #9
 8001e36:	2001      	movs	r0, #1
 8001e38:	f001 fe4c 	bl	8003ad4 <ssd1306_SetCursor>
    ssd1306_WriteString("Coor:", Font_7x10, White);
 8001e3c:	4b30      	ldr	r3, [pc, #192]	@ (8001f00 <forward+0x224>)
 8001e3e:	2201      	movs	r2, #1
 8001e40:	9200      	str	r2, [sp, #0]
 8001e42:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e44:	4832      	ldr	r0, [pc, #200]	@ (8001f10 <forward+0x234>)
 8001e46:	f001 fe1f 	bl	8003a88 <ssd1306_WriteString>
    ssd1306_SetCursor(30, 9);
 8001e4a:	2109      	movs	r1, #9
 8001e4c:	201e      	movs	r0, #30
 8001e4e:	f001 fe41 	bl	8003ad4 <ssd1306_SetCursor>
    sprintf(buffer2, "(%d,%d)", mouse->x, mouse->y); // Convert x, y to string
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	685a      	ldr	r2, [r3, #4]
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	689b      	ldr	r3, [r3, #8]
 8001e5a:	492e      	ldr	r1, [pc, #184]	@ (8001f14 <forward+0x238>)
 8001e5c:	482e      	ldr	r0, [pc, #184]	@ (8001f18 <forward+0x23c>)
 8001e5e:	f007 f9a3 	bl	80091a8 <siprintf>
    ssd1306_WriteString(buffer2, Font_7x10, White);
 8001e62:	4b27      	ldr	r3, [pc, #156]	@ (8001f00 <forward+0x224>)
 8001e64:	2201      	movs	r2, #1
 8001e66:	9200      	str	r2, [sp, #0]
 8001e68:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e6a:	482b      	ldr	r0, [pc, #172]	@ (8001f18 <forward+0x23c>)
 8001e6c:	f001 fe0c 	bl	8003a88 <ssd1306_WriteString>

    ssd1306_SetCursor(1, 18);
 8001e70:	2112      	movs	r1, #18
 8001e72:	2001      	movs	r0, #1
 8001e74:	f001 fe2e 	bl	8003ad4 <ssd1306_SetCursor>
    ssd1306_WriteString("Dirt:", Font_7x10, White);
 8001e78:	4b21      	ldr	r3, [pc, #132]	@ (8001f00 <forward+0x224>)
 8001e7a:	2201      	movs	r2, #1
 8001e7c:	9200      	str	r2, [sp, #0]
 8001e7e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e80:	4826      	ldr	r0, [pc, #152]	@ (8001f1c <forward+0x240>)
 8001e82:	f001 fe01 	bl	8003a88 <ssd1306_WriteString>
    ssd1306_SetCursor(30, 18);
 8001e86:	2112      	movs	r1, #18
 8001e88:	201e      	movs	r0, #30
 8001e8a:	f001 fe23 	bl	8003ad4 <ssd1306_SetCursor>
    sprintf(buffer3, "%f", mouse->direction); // Convert direction to string
 8001e8e:	683b      	ldr	r3, [r7, #0]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	4618      	mov	r0, r3
 8001e94:	f7fe fb58 	bl	8000548 <__aeabi_f2d>
 8001e98:	4602      	mov	r2, r0
 8001e9a:	460b      	mov	r3, r1
 8001e9c:	4920      	ldr	r1, [pc, #128]	@ (8001f20 <forward+0x244>)
 8001e9e:	4821      	ldr	r0, [pc, #132]	@ (8001f24 <forward+0x248>)
 8001ea0:	f007 f982 	bl	80091a8 <siprintf>
    ssd1306_WriteString(buffer3, Font_7x10, White);
 8001ea4:	4b16      	ldr	r3, [pc, #88]	@ (8001f00 <forward+0x224>)
 8001ea6:	2201      	movs	r2, #1
 8001ea8:	9200      	str	r2, [sp, #0]
 8001eaa:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001eac:	481d      	ldr	r0, [pc, #116]	@ (8001f24 <forward+0x248>)
 8001eae:	f001 fdeb 	bl	8003a88 <ssd1306_WriteString>

    ssd1306_SetCursor(1, 27);
 8001eb2:	211b      	movs	r1, #27
 8001eb4:	2001      	movs	r0, #1
 8001eb6:	f001 fe0d 	bl	8003ad4 <ssd1306_SetCursor>
    ssd1306_WriteString("Stage:", Font_7x10, White);
 8001eba:	4b11      	ldr	r3, [pc, #68]	@ (8001f00 <forward+0x224>)
 8001ebc:	2201      	movs	r2, #1
 8001ebe:	9200      	str	r2, [sp, #0]
 8001ec0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ec2:	4819      	ldr	r0, [pc, #100]	@ (8001f28 <forward+0x24c>)
 8001ec4:	f001 fde0 	bl	8003a88 <ssd1306_WriteString>
    ssd1306_SetCursor(30, 27);
 8001ec8:	211b      	movs	r1, #27
 8001eca:	201e      	movs	r0, #30
 8001ecc:	f001 fe02 	bl	8003ad4 <ssd1306_SetCursor>
    sprintf(buffer4, "%d", stage); // Convert direction to string
 8001ed0:	4b16      	ldr	r3, [pc, #88]	@ (8001f2c <forward+0x250>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	461a      	mov	r2, r3
 8001ed6:	4916      	ldr	r1, [pc, #88]	@ (8001f30 <forward+0x254>)
 8001ed8:	4816      	ldr	r0, [pc, #88]	@ (8001f34 <forward+0x258>)
 8001eda:	f007 f965 	bl	80091a8 <siprintf>
    ssd1306_WriteString(buffer4, Font_7x10, White);
 8001ede:	4b08      	ldr	r3, [pc, #32]	@ (8001f00 <forward+0x224>)
 8001ee0:	2201      	movs	r2, #1
 8001ee2:	9200      	str	r2, [sp, #0]
 8001ee4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ee6:	4813      	ldr	r0, [pc, #76]	@ (8001f34 <forward+0x258>)
 8001ee8:	f001 fdce 	bl	8003a88 <ssd1306_WriteString>

    ssd1306_UpdateScreen();
 8001eec:	f001 fcbe 	bl	800386c <ssd1306_UpdateScreen>

    moveOneCell(); // Hm ny s lo vic va bm tng, va m xung n ng 180mm th dng
 8001ef0:	f7ff f8ea 	bl	80010c8 <moveOneCell>
}
 8001ef4:	bf00      	nop
 8001ef6:	3710      	adds	r7, #16
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}
 8001efc:	0800b6cc 	.word	0x0800b6cc
 8001f00:	0800bec4 	.word	0x0800bec4
 8001f04:	0800b6e0 	.word	0x0800b6e0
 8001f08:	0800b6e8 	.word	0x0800b6e8
 8001f0c:	20001958 	.word	0x20001958
 8001f10:	0800b6ec 	.word	0x0800b6ec
 8001f14:	0800b6f4 	.word	0x0800b6f4
 8001f18:	2000196c 	.word	0x2000196c
 8001f1c:	0800b6fc 	.word	0x0800b6fc
 8001f20:	0800b704 	.word	0x0800b704
 8001f24:	20001980 	.word	0x20001980
 8001f28:	0800b708 	.word	0x0800b708
 8001f2c:	20001868 	.word	0x20001868
 8001f30:	0800b710 	.word	0x0800b710
 8001f34:	20001994 	.word	0x20001994

08001f38 <turnRight>:


void turnRight(mouse_type *mouse, float direction)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b082      	sub	sp, #8
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
 8001f40:	ed87 0a00 	vstr	s0, [r7]
    rightTurn();
 8001f44:	f7ff f91a 	bl	800117c <rightTurn>
	mouse->direction = fmodf(mouse->direction + direction, 4.0f);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	ed93 7a00 	vldr	s14, [r3]
 8001f4e:	edd7 7a00 	vldr	s15, [r7]
 8001f52:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f56:	eef1 0a00 	vmov.f32	s1, #16	@ 0x40800000  4.0
 8001f5a:	eeb0 0a67 	vmov.f32	s0, s15
 8001f5e:	f009 fa57 	bl	800b410 <fmodf>
 8001f62:	eef0 7a40 	vmov.f32	s15, s0
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	edc3 7a00 	vstr	s15, [r3]
    if (mouse->direction < 0.0f) mouse->direction += 4.0f;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	edd3 7a00 	vldr	s15, [r3]
 8001f72:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001f76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f7a:	d400      	bmi.n	8001f7e <turnRight+0x46>
}
 8001f7c:	e009      	b.n	8001f92 <turnRight+0x5a>
    if (mouse->direction < 0.0f) mouse->direction += 4.0f;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	edd3 7a00 	vldr	s15, [r3]
 8001f84:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8001f88:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	edc3 7a00 	vstr	s15, [r3]
}
 8001f92:	bf00      	nop
 8001f94:	3708      	adds	r7, #8
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}

08001f9a <turnLeft>:

void turnLeft(mouse_type *mouse, float direction)
{
 8001f9a:	b580      	push	{r7, lr}
 8001f9c:	b082      	sub	sp, #8
 8001f9e:	af00      	add	r7, sp, #0
 8001fa0:	6078      	str	r0, [r7, #4]
 8001fa2:	ed87 0a00 	vstr	s0, [r7]
	leftTurn();
 8001fa6:	f7ff f931 	bl	800120c <leftTurn>
    mouse->direction = fmodf(mouse->direction - direction, 4.0f);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	ed93 7a00 	vldr	s14, [r3]
 8001fb0:	edd7 7a00 	vldr	s15, [r7]
 8001fb4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001fb8:	eef1 0a00 	vmov.f32	s1, #16	@ 0x40800000  4.0
 8001fbc:	eeb0 0a67 	vmov.f32	s0, s15
 8001fc0:	f009 fa26 	bl	800b410 <fmodf>
 8001fc4:	eef0 7a40 	vmov.f32	s15, s0
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	edc3 7a00 	vstr	s15, [r3]
    if (mouse->direction < 0.0f) mouse->direction += 4.0f;
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	edd3 7a00 	vldr	s15, [r3]
 8001fd4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001fd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fdc:	d400      	bmi.n	8001fe0 <turnLeft+0x46>
}
 8001fde:	e009      	b.n	8001ff4 <turnLeft+0x5a>
    if (mouse->direction < 0.0f) mouse->direction += 4.0f;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	edd3 7a00 	vldr	s15, [r3]
 8001fe6:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8001fea:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	edc3 7a00 	vstr	s15, [r3]
}
 8001ff4:	bf00      	nop
 8001ff6:	3708      	adds	r7, #8
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bd80      	pop	{r7, pc}

08001ffc <rotateTo>:

void rotateTo(mouse_type *mouse, float goal_direction)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b084      	sub	sp, #16
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
 8002004:	ed87 0a00 	vstr	s0, [r7]
    printf("Rotating to %.2f\n", goal_direction);
 8002008:	6838      	ldr	r0, [r7, #0]
 800200a:	f7fe fa9d 	bl	8000548 <__aeabi_f2d>
 800200e:	4602      	mov	r2, r0
 8002010:	460b      	mov	r3, r1
 8002012:	4849      	ldr	r0, [pc, #292]	@ (8002138 <rotateTo+0x13c>)
 8002014:	f007 f8b6 	bl	8009184 <iprintf>
    float g = fmodf(goal_direction, 4.0f);
 8002018:	eef1 0a00 	vmov.f32	s1, #16	@ 0x40800000  4.0
 800201c:	ed97 0a00 	vldr	s0, [r7]
 8002020:	f009 f9f6 	bl	800b410 <fmodf>
 8002024:	ed87 0a03 	vstr	s0, [r7, #12]
    if (g < 0.0f) g += 4.0f;
 8002028:	edd7 7a03 	vldr	s15, [r7, #12]
 800202c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002030:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002034:	d507      	bpl.n	8002046 <rotateTo+0x4a>
 8002036:	edd7 7a03 	vldr	s15, [r7, #12]
 800203a:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 800203e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002042:	edc7 7a03 	vstr	s15, [r7, #12]

    float diff = g - mouse->direction;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	edd3 7a00 	vldr	s15, [r3]
 800204c:	ed97 7a03 	vldr	s14, [r7, #12]
 8002050:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002054:	edc7 7a02 	vstr	s15, [r7, #8]
    if (diff > 2.0f) diff -= 4.0f;
 8002058:	edd7 7a02 	vldr	s15, [r7, #8]
 800205c:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8002060:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002064:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002068:	dd07      	ble.n	800207a <rotateTo+0x7e>
 800206a:	edd7 7a02 	vldr	s15, [r7, #8]
 800206e:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8002072:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002076:	edc7 7a02 	vstr	s15, [r7, #8]
    if (diff < -2.0f) diff += 4.0f;
 800207a:	edd7 7a02 	vldr	s15, [r7, #8]
 800207e:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 8002082:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002086:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800208a:	d507      	bpl.n	800209c <rotateTo+0xa0>
 800208c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002090:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8002094:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002098:	edc7 7a02 	vstr	s15, [r7, #8]

    if (diff > 0) turnRight(mouse, diff);
 800209c:	edd7 7a02 	vldr	s15, [r7, #8]
 80020a0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80020a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020a8:	dd05      	ble.n	80020b6 <rotateTo+0xba>
 80020aa:	ed97 0a02 	vldr	s0, [r7, #8]
 80020ae:	6878      	ldr	r0, [r7, #4]
 80020b0:	f7ff ff42 	bl	8001f38 <turnRight>
 80020b4:	e00f      	b.n	80020d6 <rotateTo+0xda>
    else if (diff < 0) turnLeft(mouse, -diff);
 80020b6:	edd7 7a02 	vldr	s15, [r7, #8]
 80020ba:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80020be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020c2:	d508      	bpl.n	80020d6 <rotateTo+0xda>
 80020c4:	edd7 7a02 	vldr	s15, [r7, #8]
 80020c8:	eef1 7a67 	vneg.f32	s15, s15
 80020cc:	eeb0 0a67 	vmov.f32	s0, s15
 80020d0:	6878      	ldr	r0, [r7, #4]
 80020d2:	f7ff ff62 	bl	8001f9a <turnLeft>

    mouse->direction = fmodf(roundf(mouse->direction * 2.0f) / 2.0f, 4.0f);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	edd3 7a00 	vldr	s15, [r3]
 80020dc:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80020e0:	eeb0 0a67 	vmov.f32	s0, s15
 80020e4:	f009 f9b4 	bl	800b450 <roundf>
 80020e8:	eeb0 7a40 	vmov.f32	s14, s0
 80020ec:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80020f0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80020f4:	eef1 0a00 	vmov.f32	s1, #16	@ 0x40800000  4.0
 80020f8:	eeb0 0a67 	vmov.f32	s0, s15
 80020fc:	f009 f988 	bl	800b410 <fmodf>
 8002100:	eef0 7a40 	vmov.f32	s15, s0
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	edc3 7a00 	vstr	s15, [r3]
    if (mouse->direction < 0.0f) mouse->direction += 4.0f;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	edd3 7a00 	vldr	s15, [r3]
 8002110:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002114:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002118:	d400      	bmi.n	800211c <rotateTo+0x120>
}
 800211a:	e009      	b.n	8002130 <rotateTo+0x134>
    if (mouse->direction < 0.0f) mouse->direction += 4.0f;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	edd3 7a00 	vldr	s15, [r3]
 8002122:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8002126:	ee77 7a87 	vadd.f32	s15, s15, s14
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	edc3 7a00 	vstr	s15, [r3]
}
 8002130:	bf00      	nop
 8002132:	3710      	adds	r7, #16
 8002134:	46bd      	mov	sp, r7
 8002136:	bd80      	pop	{r7, pc}
 8002138:	0800b714 	.word	0x0800b714

0800213c <isValid>:

bool isValid(int x, int y)
{
 800213c:	b480      	push	{r7}
 800213e:	b083      	sub	sp, #12
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
 8002144:	6039      	str	r1, [r7, #0]
    return x >= 0 && y >= 0 && x < MAZE_SIZE && y < MAZE_SIZE;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	2b00      	cmp	r3, #0
 800214a:	db0a      	blt.n	8002162 <isValid+0x26>
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	2b00      	cmp	r3, #0
 8002150:	db07      	blt.n	8002162 <isValid+0x26>
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	2b0f      	cmp	r3, #15
 8002156:	dc04      	bgt.n	8002162 <isValid+0x26>
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	2b0f      	cmp	r3, #15
 800215c:	dc01      	bgt.n	8002162 <isValid+0x26>
 800215e:	2301      	movs	r3, #1
 8002160:	e000      	b.n	8002164 <isValid+0x28>
 8002162:	2300      	movs	r3, #0
 8002164:	f003 0301 	and.w	r3, r3, #1
 8002168:	b2db      	uxtb	r3, r3
}
 800216a:	4618      	mov	r0, r3
 800216c:	370c      	adds	r7, #12
 800216e:	46bd      	mov	sp, r7
 8002170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002174:	4770      	bx	lr

08002176 <setWall>:

void setWall(cell_type maze[][MAZE_SIZE], mouse_type *mouse)
{
 8002176:	b580      	push	{r7, lr}
 8002178:	b084      	sub	sp, #16
 800217a:	af00      	add	r7, sp, #0
 800217c:	6078      	str	r0, [r7, #4]
 800217e:	6039      	str	r1, [r7, #0]
    int x = mouse->x, y = mouse->y;
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	60fb      	str	r3, [r7, #12]
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	689b      	ldr	r3, [r3, #8]
 800218a:	60bb      	str	r3, [r7, #8]
    maze[y][x].known = true;
 800218c:	68ba      	ldr	r2, [r7, #8]
 800218e:	4613      	mov	r3, r2
 8002190:	009b      	lsls	r3, r3, #2
 8002192:	4413      	add	r3, r2
 8002194:	019b      	lsls	r3, r3, #6
 8002196:	461a      	mov	r2, r3
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	1899      	adds	r1, r3, r2
 800219c:	68fa      	ldr	r2, [r7, #12]
 800219e:	4613      	mov	r3, r2
 80021a0:	009b      	lsls	r3, r3, #2
 80021a2:	4413      	add	r3, r2
 80021a4:	009b      	lsls	r3, r3, #2
 80021a6:	440b      	add	r3, r1
 80021a8:	3301      	adds	r3, #1
 80021aa:	2201      	movs	r2, #1
 80021ac:	701a      	strb	r2, [r3, #0]
    maze[y][x].wall = (uint8_t) readSensor(mouse);
 80021ae:	6838      	ldr	r0, [r7, #0]
 80021b0:	f000 f816 	bl	80021e0 <readSensor>
 80021b4:	68ba      	ldr	r2, [r7, #8]
 80021b6:	4613      	mov	r3, r2
 80021b8:	009b      	lsls	r3, r3, #2
 80021ba:	4413      	add	r3, r2
 80021bc:	019b      	lsls	r3, r3, #6
 80021be:	461a      	mov	r2, r3
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	1899      	adds	r1, r3, r2
 80021c4:	b2c0      	uxtb	r0, r0
 80021c6:	68fa      	ldr	r2, [r7, #12]
 80021c8:	4613      	mov	r3, r2
 80021ca:	009b      	lsls	r3, r3, #2
 80021cc:	4413      	add	r3, r2
 80021ce:	009b      	lsls	r3, r3, #2
 80021d0:	440b      	add	r3, r1
 80021d2:	4602      	mov	r2, r0
 80021d4:	701a      	strb	r2, [r3, #0]
}
 80021d6:	bf00      	nop
 80021d8:	3710      	adds	r7, #16
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd80      	pop	{r7, pc}
	...

080021e0 <readSensor>:

// Ngng pht hin tng (tnh bng mm)
#define WALL_THRESHOLD_MM 120

int readSensor(mouse_type *mouse)
{
 80021e0:	b480      	push	{r7}
 80021e2:	b085      	sub	sp, #20
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
    uint8_t wall = 0x00;
 80021e8:	2300      	movs	r3, #0
 80021ea:	73fb      	strb	r3, [r7, #15]

    // Kim tra xem khong cch c c c nh hn ngng tng hay khng
    bool wall_front = (DIST_FRONT < WALL_THRESHOLD_MM);
 80021ec:	4b49      	ldr	r3, [pc, #292]	@ (8002314 <readSensor+0x134>)
 80021ee:	881b      	ldrh	r3, [r3, #0]
 80021f0:	2b77      	cmp	r3, #119	@ 0x77
 80021f2:	bf94      	ite	ls
 80021f4:	2301      	movls	r3, #1
 80021f6:	2300      	movhi	r3, #0
 80021f8:	73bb      	strb	r3, [r7, #14]
    bool wall_left  = (DIST_LEFT  < WALL_THRESHOLD_MM);
 80021fa:	4b47      	ldr	r3, [pc, #284]	@ (8002318 <readSensor+0x138>)
 80021fc:	881b      	ldrh	r3, [r3, #0]
 80021fe:	2b77      	cmp	r3, #119	@ 0x77
 8002200:	bf94      	ite	ls
 8002202:	2301      	movls	r3, #1
 8002204:	2300      	movhi	r3, #0
 8002206:	737b      	strb	r3, [r7, #13]
    bool wall_right = (DIST_RIGHT < WALL_THRESHOLD_MM);
 8002208:	4b44      	ldr	r3, [pc, #272]	@ (800231c <readSensor+0x13c>)
 800220a:	881b      	ldrh	r3, [r3, #0]
 800220c:	2b77      	cmp	r3, #119	@ 0x77
 800220e:	bf94      	ite	ls
 8002210:	2301      	movls	r3, #1
 8002212:	2300      	movhi	r3, #0
 8002214:	733b      	strb	r3, [r7, #12]

    // Da vo hng hin ti ca chut  set cc bit Tng (Bit 3:N, 2:E, 1:S, 0:W)
    int current_dir = (int)(mouse->direction);
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	edd3 7a00 	vldr	s15, [r3]
 800221c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002220:	ee17 3a90 	vmov	r3, s15
 8002224:	60bb      	str	r3, [r7, #8]

    switch (current_dir) {
 8002226:	68bb      	ldr	r3, [r7, #8]
 8002228:	2b04      	cmp	r3, #4
 800222a:	d86c      	bhi.n	8002306 <readSensor+0x126>
 800222c:	a201      	add	r2, pc, #4	@ (adr r2, 8002234 <readSensor+0x54>)
 800222e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002232:	bf00      	nop
 8002234:	080022cd 	.word	0x080022cd
 8002238:	08002249 	.word	0x08002249
 800223c:	08002275 	.word	0x08002275
 8002240:	080022a1 	.word	0x080022a1
 8002244:	080022cd 	.word	0x080022cd
        case 1: // Chut ang hng Bc (North)
            if (wall_front) wall |= (1 << 3); // North
 8002248:	7bbb      	ldrb	r3, [r7, #14]
 800224a:	2b00      	cmp	r3, #0
 800224c:	d003      	beq.n	8002256 <readSensor+0x76>
 800224e:	7bfb      	ldrb	r3, [r7, #15]
 8002250:	f043 0308 	orr.w	r3, r3, #8
 8002254:	73fb      	strb	r3, [r7, #15]
            if (wall_right) wall |= (1 << 2); // East
 8002256:	7b3b      	ldrb	r3, [r7, #12]
 8002258:	2b00      	cmp	r3, #0
 800225a:	d003      	beq.n	8002264 <readSensor+0x84>
 800225c:	7bfb      	ldrb	r3, [r7, #15]
 800225e:	f043 0304 	orr.w	r3, r3, #4
 8002262:	73fb      	strb	r3, [r7, #15]
            if (wall_left)  wall |= (1 << 0); // West
 8002264:	7b7b      	ldrb	r3, [r7, #13]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d046      	beq.n	80022f8 <readSensor+0x118>
 800226a:	7bfb      	ldrb	r3, [r7, #15]
 800226c:	f043 0301 	orr.w	r3, r3, #1
 8002270:	73fb      	strb	r3, [r7, #15]
            break;
 8002272:	e041      	b.n	80022f8 <readSensor+0x118>

        case 2: // Chut ang hng ng (East)
            if (wall_front) wall |= (1 << 2); // East
 8002274:	7bbb      	ldrb	r3, [r7, #14]
 8002276:	2b00      	cmp	r3, #0
 8002278:	d003      	beq.n	8002282 <readSensor+0xa2>
 800227a:	7bfb      	ldrb	r3, [r7, #15]
 800227c:	f043 0304 	orr.w	r3, r3, #4
 8002280:	73fb      	strb	r3, [r7, #15]
            if (wall_right) wall |= (1 << 1); // South
 8002282:	7b3b      	ldrb	r3, [r7, #12]
 8002284:	2b00      	cmp	r3, #0
 8002286:	d003      	beq.n	8002290 <readSensor+0xb0>
 8002288:	7bfb      	ldrb	r3, [r7, #15]
 800228a:	f043 0302 	orr.w	r3, r3, #2
 800228e:	73fb      	strb	r3, [r7, #15]
            if (wall_left)  wall |= (1 << 3); // North
 8002290:	7b7b      	ldrb	r3, [r7, #13]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d032      	beq.n	80022fc <readSensor+0x11c>
 8002296:	7bfb      	ldrb	r3, [r7, #15]
 8002298:	f043 0308 	orr.w	r3, r3, #8
 800229c:	73fb      	strb	r3, [r7, #15]
            break;
 800229e:	e02d      	b.n	80022fc <readSensor+0x11c>

        case 3: // Chut ang hng Nam (South)
            if (wall_front) wall |= (1 << 1); // South
 80022a0:	7bbb      	ldrb	r3, [r7, #14]
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d003      	beq.n	80022ae <readSensor+0xce>
 80022a6:	7bfb      	ldrb	r3, [r7, #15]
 80022a8:	f043 0302 	orr.w	r3, r3, #2
 80022ac:	73fb      	strb	r3, [r7, #15]
            if (wall_right) wall |= (1 << 0); // West
 80022ae:	7b3b      	ldrb	r3, [r7, #12]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d003      	beq.n	80022bc <readSensor+0xdc>
 80022b4:	7bfb      	ldrb	r3, [r7, #15]
 80022b6:	f043 0301 	orr.w	r3, r3, #1
 80022ba:	73fb      	strb	r3, [r7, #15]
            if (wall_left)  wall |= (1 << 2); // East
 80022bc:	7b7b      	ldrb	r3, [r7, #13]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d01e      	beq.n	8002300 <readSensor+0x120>
 80022c2:	7bfb      	ldrb	r3, [r7, #15]
 80022c4:	f043 0304 	orr.w	r3, r3, #4
 80022c8:	73fb      	strb	r3, [r7, #15]
            break;
 80022ca:	e019      	b.n	8002300 <readSensor+0x120>

        case 4: // Chut ang hng Ty (West)
        case 0: // West (x l wrap-around)
            if (wall_front) wall |= (1 << 0); // West
 80022cc:	7bbb      	ldrb	r3, [r7, #14]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d003      	beq.n	80022da <readSensor+0xfa>
 80022d2:	7bfb      	ldrb	r3, [r7, #15]
 80022d4:	f043 0301 	orr.w	r3, r3, #1
 80022d8:	73fb      	strb	r3, [r7, #15]
            if (wall_right) wall |= (1 << 3); // North
 80022da:	7b3b      	ldrb	r3, [r7, #12]
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d003      	beq.n	80022e8 <readSensor+0x108>
 80022e0:	7bfb      	ldrb	r3, [r7, #15]
 80022e2:	f043 0308 	orr.w	r3, r3, #8
 80022e6:	73fb      	strb	r3, [r7, #15]
            if (wall_left)  wall |= (1 << 1); // South
 80022e8:	7b7b      	ldrb	r3, [r7, #13]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d00a      	beq.n	8002304 <readSensor+0x124>
 80022ee:	7bfb      	ldrb	r3, [r7, #15]
 80022f0:	f043 0302 	orr.w	r3, r3, #2
 80022f4:	73fb      	strb	r3, [r7, #15]
            break;
 80022f6:	e005      	b.n	8002304 <readSensor+0x124>
            break;
 80022f8:	bf00      	nop
 80022fa:	e004      	b.n	8002306 <readSensor+0x126>
            break;
 80022fc:	bf00      	nop
 80022fe:	e002      	b.n	8002306 <readSensor+0x126>
            break;
 8002300:	bf00      	nop
 8002302:	e000      	b.n	8002306 <readSensor+0x126>
            break;
 8002304:	bf00      	nop
    }

    return wall;
 8002306:	7bfb      	ldrb	r3, [r7, #15]
}
 8002308:	4618      	mov	r0, r3
 800230a:	3714      	adds	r7, #20
 800230c:	46bd      	mov	sp, r7
 800230e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002312:	4770      	bx	lr
 8002314:	200018b6 	.word	0x200018b6
 8002318:	200018b4 	.word	0x200018b4
 800231c:	200018b8 	.word	0x200018b8

08002320 <findPath>:

int findPath(cell_type maze[][MAZE_SIZE], int sx, int sy, int gx, int gy)
{
 8002320:	b590      	push	{r4, r7, lr}
 8002322:	f6ad 1d64 	subw	sp, sp, #2404	@ 0x964
 8002326:	af00      	add	r7, sp, #0
 8002328:	f507 6416 	add.w	r4, r7, #2400	@ 0x960
 800232c:	f6a4 1454 	subw	r4, r4, #2388	@ 0x954
 8002330:	6020      	str	r0, [r4, #0]
 8002332:	f507 6016 	add.w	r0, r7, #2400	@ 0x960
 8002336:	f6a0 1058 	subw	r0, r0, #2392	@ 0x958
 800233a:	6001      	str	r1, [r0, #0]
 800233c:	f507 6116 	add.w	r1, r7, #2400	@ 0x960
 8002340:	f6a1 115c 	subw	r1, r1, #2396	@ 0x95c
 8002344:	600a      	str	r2, [r1, #0]
 8002346:	f507 6216 	add.w	r2, r7, #2400	@ 0x960
 800234a:	f5a2 6216 	sub.w	r2, r2, #2400	@ 0x960
 800234e:	6013      	str	r3, [r2, #0]
    for (int y = 0; y < MAZE_SIZE; y++)
 8002350:	2300      	movs	r3, #0
 8002352:	f8c7 395c 	str.w	r3, [r7, #2396]	@ 0x95c
 8002356:	e042      	b.n	80023de <findPath+0xbe>
    {
        for (int x = 0; x < MAZE_SIZE; x++)
 8002358:	2300      	movs	r3, #0
 800235a:	f8c7 3958 	str.w	r3, [r7, #2392]	@ 0x958
 800235e:	e035      	b.n	80023cc <findPath+0xac>
        {
            maze[y][x].dist = 255;
 8002360:	f8d7 295c 	ldr.w	r2, [r7, #2396]	@ 0x95c
 8002364:	4613      	mov	r3, r2
 8002366:	009b      	lsls	r3, r3, #2
 8002368:	4413      	add	r3, r2
 800236a:	019b      	lsls	r3, r3, #6
 800236c:	461a      	mov	r2, r3
 800236e:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 8002372:	f6a3 1354 	subw	r3, r3, #2388	@ 0x954
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	1899      	adds	r1, r3, r2
 800237a:	f8d7 2958 	ldr.w	r2, [r7, #2392]	@ 0x958
 800237e:	4613      	mov	r3, r2
 8002380:	009b      	lsls	r3, r3, #2
 8002382:	4413      	add	r3, r2
 8002384:	009b      	lsls	r3, r3, #2
 8002386:	440b      	add	r3, r1
 8002388:	3302      	adds	r3, #2
 800238a:	22ff      	movs	r2, #255	@ 0xff
 800238c:	801a      	strh	r2, [r3, #0]
            maze[y][x].previous_point = (point_type){-1, -1};
 800238e:	f8d7 295c 	ldr.w	r2, [r7, #2396]	@ 0x95c
 8002392:	4613      	mov	r3, r2
 8002394:	009b      	lsls	r3, r3, #2
 8002396:	4413      	add	r3, r2
 8002398:	019b      	lsls	r3, r3, #6
 800239a:	461a      	mov	r2, r3
 800239c:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 80023a0:	f6a3 1354 	subw	r3, r3, #2388	@ 0x954
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	1899      	adds	r1, r3, r2
 80023a8:	f8d7 2958 	ldr.w	r2, [r7, #2392]	@ 0x958
 80023ac:	4613      	mov	r3, r2
 80023ae:	009b      	lsls	r3, r3, #2
 80023b0:	4413      	add	r3, r2
 80023b2:	009b      	lsls	r3, r3, #2
 80023b4:	440b      	add	r3, r1
 80023b6:	4ad8      	ldr	r2, [pc, #864]	@ (8002718 <findPath+0x3f8>)
 80023b8:	3304      	adds	r3, #4
 80023ba:	e892 0003 	ldmia.w	r2, {r0, r1}
 80023be:	e883 0003 	stmia.w	r3, {r0, r1}
        for (int x = 0; x < MAZE_SIZE; x++)
 80023c2:	f8d7 3958 	ldr.w	r3, [r7, #2392]	@ 0x958
 80023c6:	3301      	adds	r3, #1
 80023c8:	f8c7 3958 	str.w	r3, [r7, #2392]	@ 0x958
 80023cc:	f8d7 3958 	ldr.w	r3, [r7, #2392]	@ 0x958
 80023d0:	2b0f      	cmp	r3, #15
 80023d2:	ddc5      	ble.n	8002360 <findPath+0x40>
    for (int y = 0; y < MAZE_SIZE; y++)
 80023d4:	f8d7 395c 	ldr.w	r3, [r7, #2396]	@ 0x95c
 80023d8:	3301      	adds	r3, #1
 80023da:	f8c7 395c 	str.w	r3, [r7, #2396]	@ 0x95c
 80023de:	f8d7 395c 	ldr.w	r3, [r7, #2396]	@ 0x95c
 80023e2:	2b0f      	cmp	r3, #15
 80023e4:	ddb8      	ble.n	8002358 <findPath+0x38>
        }
    }

    point_type queue[MAZE_SIZE * MAZE_SIZE];
    int front = 0, rear = 0;
 80023e6:	2300      	movs	r3, #0
 80023e8:	f8c7 3954 	str.w	r3, [r7, #2388]	@ 0x954
 80023ec:	2300      	movs	r3, #0
 80023ee:	f8c7 3950 	str.w	r3, [r7, #2384]	@ 0x950
    bool visited[MAZE_SIZE][MAZE_SIZE] = {false};
 80023f2:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 80023f6:	f6a3 1324 	subw	r3, r3, #2340	@ 0x924
 80023fa:	4618      	mov	r0, r3
 80023fc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002400:	461a      	mov	r2, r3
 8002402:	2100      	movs	r1, #0
 8002404:	f006 ffca 	bl	800939c <memset>

    maze[sy][sx].dist = 0;
 8002408:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 800240c:	f6a3 135c 	subw	r3, r3, #2396	@ 0x95c
 8002410:	681a      	ldr	r2, [r3, #0]
 8002412:	4613      	mov	r3, r2
 8002414:	009b      	lsls	r3, r3, #2
 8002416:	4413      	add	r3, r2
 8002418:	019b      	lsls	r3, r3, #6
 800241a:	461a      	mov	r2, r3
 800241c:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 8002420:	f6a3 1354 	subw	r3, r3, #2388	@ 0x954
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	1899      	adds	r1, r3, r2
 8002428:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 800242c:	f6a3 1358 	subw	r3, r3, #2392	@ 0x958
 8002430:	681a      	ldr	r2, [r3, #0]
 8002432:	4613      	mov	r3, r2
 8002434:	009b      	lsls	r3, r3, #2
 8002436:	4413      	add	r3, r2
 8002438:	009b      	lsls	r3, r3, #2
 800243a:	440b      	add	r3, r1
 800243c:	3302      	adds	r3, #2
 800243e:	2200      	movs	r2, #0
 8002440:	801a      	strh	r2, [r3, #0]
    visited[sy][sx] = true;
 8002442:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 8002446:	f6a3 1224 	subw	r2, r3, #2340	@ 0x924
 800244a:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 800244e:	f6a3 135c 	subw	r3, r3, #2396	@ 0x95c
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	011b      	lsls	r3, r3, #4
 8002456:	441a      	add	r2, r3
 8002458:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 800245c:	f6a3 1358 	subw	r3, r3, #2392	@ 0x958
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4413      	add	r3, r2
 8002464:	2201      	movs	r2, #1
 8002466:	701a      	strb	r2, [r3, #0]
    queue[rear++] = (point_type){sx, sy};
 8002468:	f8d7 3950 	ldr.w	r3, [r7, #2384]	@ 0x950
 800246c:	1c5a      	adds	r2, r3, #1
 800246e:	f8c7 2950 	str.w	r2, [r7, #2384]	@ 0x950
 8002472:	f507 6216 	add.w	r2, r7, #2400	@ 0x960
 8002476:	f6a2 0224 	subw	r2, r2, #2084	@ 0x824
 800247a:	f507 6116 	add.w	r1, r7, #2400	@ 0x960
 800247e:	f6a1 1158 	subw	r1, r1, #2392	@ 0x958
 8002482:	6809      	ldr	r1, [r1, #0]
 8002484:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
 8002488:	f507 6216 	add.w	r2, r7, #2400	@ 0x960
 800248c:	f6a2 0224 	subw	r2, r2, #2084	@ 0x824
 8002490:	00db      	lsls	r3, r3, #3
 8002492:	4413      	add	r3, r2
 8002494:	f507 6216 	add.w	r2, r7, #2400	@ 0x960
 8002498:	f6a2 125c 	subw	r2, r2, #2396	@ 0x95c
 800249c:	6812      	ldr	r2, [r2, #0]
 800249e:	605a      	str	r2, [r3, #4]

    while (front < rear)
 80024a0:	e14b      	b.n	800273a <findPath+0x41a>
    {
        point_type cur = queue[front++];
 80024a2:	f8d7 3954 	ldr.w	r3, [r7, #2388]	@ 0x954
 80024a6:	1c5a      	adds	r2, r3, #1
 80024a8:	f8c7 2954 	str.w	r2, [r7, #2388]	@ 0x954
 80024ac:	f507 6216 	add.w	r2, r7, #2400	@ 0x960
 80024b0:	f6a2 113c 	subw	r1, r2, #2364	@ 0x93c
 80024b4:	f507 6216 	add.w	r2, r7, #2400	@ 0x960
 80024b8:	f6a2 0224 	subw	r2, r2, #2084	@ 0x824
 80024bc:	460c      	mov	r4, r1
 80024be:	00db      	lsls	r3, r3, #3
 80024c0:	4413      	add	r3, r2
 80024c2:	e893 0003 	ldmia.w	r3, {r0, r1}
 80024c6:	e884 0003 	stmia.w	r4, {r0, r1}
        int x = cur.x, y = cur.y;
 80024ca:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 80024ce:	f6a3 133c 	subw	r3, r3, #2364	@ 0x93c
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f8c7 3948 	str.w	r3, [r7, #2376]	@ 0x948
 80024d8:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 80024dc:	f6a3 133c 	subw	r3, r3, #2364	@ 0x93c
 80024e0:	685b      	ldr	r3, [r3, #4]
 80024e2:	f8c7 3944 	str.w	r3, [r7, #2372]	@ 0x944

        if (x == gx && y == gy) return maze[y][x].dist;
 80024e6:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 80024ea:	f5a3 6316 	sub.w	r3, r3, #2400	@ 0x960
 80024ee:	f8d7 2948 	ldr.w	r2, [r7, #2376]	@ 0x948
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	429a      	cmp	r2, r3
 80024f6:	d11c      	bne.n	8002532 <findPath+0x212>
 80024f8:	f8d7 2944 	ldr.w	r2, [r7, #2372]	@ 0x944
 80024fc:	f8d7 3970 	ldr.w	r3, [r7, #2416]	@ 0x970
 8002500:	429a      	cmp	r2, r3
 8002502:	d116      	bne.n	8002532 <findPath+0x212>
 8002504:	f8d7 2944 	ldr.w	r2, [r7, #2372]	@ 0x944
 8002508:	4613      	mov	r3, r2
 800250a:	009b      	lsls	r3, r3, #2
 800250c:	4413      	add	r3, r2
 800250e:	019b      	lsls	r3, r3, #6
 8002510:	461a      	mov	r2, r3
 8002512:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 8002516:	f6a3 1354 	subw	r3, r3, #2388	@ 0x954
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	1899      	adds	r1, r3, r2
 800251e:	f8d7 2948 	ldr.w	r2, [r7, #2376]	@ 0x948
 8002522:	4613      	mov	r3, r2
 8002524:	009b      	lsls	r3, r3, #2
 8002526:	4413      	add	r3, r2
 8002528:	009b      	lsls	r3, r3, #2
 800252a:	440b      	add	r3, r1
 800252c:	3302      	adds	r3, #2
 800252e:	881b      	ldrh	r3, [r3, #0]
 8002530:	e10c      	b.n	800274c <findPath+0x42c>

        for (int dir = 0; dir < 4; dir++)
 8002532:	2300      	movs	r3, #0
 8002534:	f8c7 394c 	str.w	r3, [r7, #2380]	@ 0x94c
 8002538:	e0fa      	b.n	8002730 <findPath+0x410>
        {
            if ((maze[y][x].wall >> (3 - dir)) & 1) continue; // wall blocks
 800253a:	f8d7 2944 	ldr.w	r2, [r7, #2372]	@ 0x944
 800253e:	4613      	mov	r3, r2
 8002540:	009b      	lsls	r3, r3, #2
 8002542:	4413      	add	r3, r2
 8002544:	019b      	lsls	r3, r3, #6
 8002546:	461a      	mov	r2, r3
 8002548:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 800254c:	f6a3 1354 	subw	r3, r3, #2388	@ 0x954
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	1899      	adds	r1, r3, r2
 8002554:	f8d7 2948 	ldr.w	r2, [r7, #2376]	@ 0x948
 8002558:	4613      	mov	r3, r2
 800255a:	009b      	lsls	r3, r3, #2
 800255c:	4413      	add	r3, r2
 800255e:	009b      	lsls	r3, r3, #2
 8002560:	440b      	add	r3, r1
 8002562:	781b      	ldrb	r3, [r3, #0]
 8002564:	461a      	mov	r2, r3
 8002566:	f8d7 394c 	ldr.w	r3, [r7, #2380]	@ 0x94c
 800256a:	f1c3 0303 	rsb	r3, r3, #3
 800256e:	fa42 f303 	asr.w	r3, r2, r3
 8002572:	f003 0301 	and.w	r3, r3, #1
 8002576:	2b00      	cmp	r3, #0
 8002578:	f040 80d4 	bne.w	8002724 <findPath+0x404>
            int nx = x + DELTA_X[dir];
 800257c:	4a67      	ldr	r2, [pc, #412]	@ (800271c <findPath+0x3fc>)
 800257e:	f8d7 394c 	ldr.w	r3, [r7, #2380]	@ 0x94c
 8002582:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002586:	f8d7 2948 	ldr.w	r2, [r7, #2376]	@ 0x948
 800258a:	4413      	add	r3, r2
 800258c:	f8c7 3940 	str.w	r3, [r7, #2368]	@ 0x940
            int ny = y + DELTA_Y[dir];
 8002590:	4a63      	ldr	r2, [pc, #396]	@ (8002720 <findPath+0x400>)
 8002592:	f8d7 394c 	ldr.w	r3, [r7, #2380]	@ 0x94c
 8002596:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800259a:	f8d7 2944 	ldr.w	r2, [r7, #2372]	@ 0x944
 800259e:	4413      	add	r3, r2
 80025a0:	f8c7 393c 	str.w	r3, [r7, #2364]	@ 0x93c
            if (isValid(nx, ny) && !visited[ny][nx] &&
 80025a4:	f8d7 193c 	ldr.w	r1, [r7, #2364]	@ 0x93c
 80025a8:	f8d7 0940 	ldr.w	r0, [r7, #2368]	@ 0x940
 80025ac:	f7ff fdc6 	bl	800213c <isValid>
 80025b0:	4603      	mov	r3, r0
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	f000 80b7 	beq.w	8002726 <findPath+0x406>
 80025b8:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 80025bc:	f6a3 1224 	subw	r2, r3, #2340	@ 0x924
 80025c0:	f8d7 393c 	ldr.w	r3, [r7, #2364]	@ 0x93c
 80025c4:	011b      	lsls	r3, r3, #4
 80025c6:	441a      	add	r2, r3
 80025c8:	f8d7 3940 	ldr.w	r3, [r7, #2368]	@ 0x940
 80025cc:	4413      	add	r3, r2
 80025ce:	781b      	ldrb	r3, [r3, #0]
 80025d0:	f083 0301 	eor.w	r3, r3, #1
 80025d4:	b2db      	uxtb	r3, r3
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	f000 80a5 	beq.w	8002726 <findPath+0x406>
                (maze[ny][nx].known || (nx == gx && ny == gy)))
 80025dc:	f8d7 293c 	ldr.w	r2, [r7, #2364]	@ 0x93c
 80025e0:	4613      	mov	r3, r2
 80025e2:	009b      	lsls	r3, r3, #2
 80025e4:	4413      	add	r3, r2
 80025e6:	019b      	lsls	r3, r3, #6
 80025e8:	461a      	mov	r2, r3
 80025ea:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 80025ee:	f6a3 1354 	subw	r3, r3, #2388	@ 0x954
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	1899      	adds	r1, r3, r2
 80025f6:	f8d7 2940 	ldr.w	r2, [r7, #2368]	@ 0x940
 80025fa:	4613      	mov	r3, r2
 80025fc:	009b      	lsls	r3, r3, #2
 80025fe:	4413      	add	r3, r2
 8002600:	009b      	lsls	r3, r3, #2
 8002602:	440b      	add	r3, r1
 8002604:	3301      	adds	r3, #1
 8002606:	781b      	ldrb	r3, [r3, #0]
            if (isValid(nx, ny) && !visited[ny][nx] &&
 8002608:	2b00      	cmp	r3, #0
 800260a:	d10f      	bne.n	800262c <findPath+0x30c>
                (maze[ny][nx].known || (nx == gx && ny == gy)))
 800260c:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 8002610:	f5a3 6316 	sub.w	r3, r3, #2400	@ 0x960
 8002614:	f8d7 2940 	ldr.w	r2, [r7, #2368]	@ 0x940
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	429a      	cmp	r2, r3
 800261c:	f040 8083 	bne.w	8002726 <findPath+0x406>
 8002620:	f8d7 293c 	ldr.w	r2, [r7, #2364]	@ 0x93c
 8002624:	f8d7 3970 	ldr.w	r3, [r7, #2416]	@ 0x970
 8002628:	429a      	cmp	r2, r3
 800262a:	d17c      	bne.n	8002726 <findPath+0x406>
            {
                visited[ny][nx] = true;
 800262c:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 8002630:	f6a3 1224 	subw	r2, r3, #2340	@ 0x924
 8002634:	f8d7 393c 	ldr.w	r3, [r7, #2364]	@ 0x93c
 8002638:	011b      	lsls	r3, r3, #4
 800263a:	441a      	add	r2, r3
 800263c:	f8d7 3940 	ldr.w	r3, [r7, #2368]	@ 0x940
 8002640:	4413      	add	r3, r2
 8002642:	2201      	movs	r2, #1
 8002644:	701a      	strb	r2, [r3, #0]
                maze[ny][nx].dist = (uint16_t) (maze[y][x].dist + 1);
 8002646:	f8d7 2944 	ldr.w	r2, [r7, #2372]	@ 0x944
 800264a:	4613      	mov	r3, r2
 800264c:	009b      	lsls	r3, r3, #2
 800264e:	4413      	add	r3, r2
 8002650:	019b      	lsls	r3, r3, #6
 8002652:	461a      	mov	r2, r3
 8002654:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 8002658:	f6a3 1354 	subw	r3, r3, #2388	@ 0x954
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	1899      	adds	r1, r3, r2
 8002660:	f8d7 2948 	ldr.w	r2, [r7, #2376]	@ 0x948
 8002664:	4613      	mov	r3, r2
 8002666:	009b      	lsls	r3, r3, #2
 8002668:	4413      	add	r3, r2
 800266a:	009b      	lsls	r3, r3, #2
 800266c:	440b      	add	r3, r1
 800266e:	3302      	adds	r3, #2
 8002670:	8818      	ldrh	r0, [r3, #0]
 8002672:	f8d7 293c 	ldr.w	r2, [r7, #2364]	@ 0x93c
 8002676:	4613      	mov	r3, r2
 8002678:	009b      	lsls	r3, r3, #2
 800267a:	4413      	add	r3, r2
 800267c:	019b      	lsls	r3, r3, #6
 800267e:	461a      	mov	r2, r3
 8002680:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 8002684:	f6a3 1354 	subw	r3, r3, #2388	@ 0x954
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	1899      	adds	r1, r3, r2
 800268c:	1c43      	adds	r3, r0, #1
 800268e:	b298      	uxth	r0, r3
 8002690:	f8d7 2940 	ldr.w	r2, [r7, #2368]	@ 0x940
 8002694:	4613      	mov	r3, r2
 8002696:	009b      	lsls	r3, r3, #2
 8002698:	4413      	add	r3, r2
 800269a:	009b      	lsls	r3, r3, #2
 800269c:	440b      	add	r3, r1
 800269e:	3302      	adds	r3, #2
 80026a0:	4602      	mov	r2, r0
 80026a2:	801a      	strh	r2, [r3, #0]
                maze[ny][nx].previous_point = (point_type){x, y};
 80026a4:	f8d7 293c 	ldr.w	r2, [r7, #2364]	@ 0x93c
 80026a8:	4613      	mov	r3, r2
 80026aa:	009b      	lsls	r3, r3, #2
 80026ac:	4413      	add	r3, r2
 80026ae:	019b      	lsls	r3, r3, #6
 80026b0:	461a      	mov	r2, r3
 80026b2:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 80026b6:	f6a3 1354 	subw	r3, r3, #2388	@ 0x954
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	441a      	add	r2, r3
 80026be:	f8d7 1940 	ldr.w	r1, [r7, #2368]	@ 0x940
 80026c2:	460b      	mov	r3, r1
 80026c4:	009b      	lsls	r3, r3, #2
 80026c6:	440b      	add	r3, r1
 80026c8:	009b      	lsls	r3, r3, #2
 80026ca:	4413      	add	r3, r2
 80026cc:	3304      	adds	r3, #4
 80026ce:	f8d7 1948 	ldr.w	r1, [r7, #2376]	@ 0x948
 80026d2:	6019      	str	r1, [r3, #0]
 80026d4:	f8d7 1940 	ldr.w	r1, [r7, #2368]	@ 0x940
 80026d8:	460b      	mov	r3, r1
 80026da:	009b      	lsls	r3, r3, #2
 80026dc:	440b      	add	r3, r1
 80026de:	009b      	lsls	r3, r3, #2
 80026e0:	4413      	add	r3, r2
 80026e2:	3308      	adds	r3, #8
 80026e4:	f8d7 2944 	ldr.w	r2, [r7, #2372]	@ 0x944
 80026e8:	601a      	str	r2, [r3, #0]
                queue[rear++] = (point_type){nx, ny};
 80026ea:	f8d7 3950 	ldr.w	r3, [r7, #2384]	@ 0x950
 80026ee:	1c5a      	adds	r2, r3, #1
 80026f0:	f8c7 2950 	str.w	r2, [r7, #2384]	@ 0x950
 80026f4:	f507 6216 	add.w	r2, r7, #2400	@ 0x960
 80026f8:	f6a2 0224 	subw	r2, r2, #2084	@ 0x824
 80026fc:	f8d7 1940 	ldr.w	r1, [r7, #2368]	@ 0x940
 8002700:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
 8002704:	f507 6216 	add.w	r2, r7, #2400	@ 0x960
 8002708:	f6a2 0224 	subw	r2, r2, #2084	@ 0x824
 800270c:	00db      	lsls	r3, r3, #3
 800270e:	4413      	add	r3, r2
 8002710:	f8d7 293c 	ldr.w	r2, [r7, #2364]	@ 0x93c
 8002714:	605a      	str	r2, [r3, #4]
 8002716:	e006      	b.n	8002726 <findPath+0x406>
 8002718:	0800b5d8 	.word	0x0800b5d8
 800271c:	0800b738 	.word	0x0800b738
 8002720:	0800b748 	.word	0x0800b748
            if ((maze[y][x].wall >> (3 - dir)) & 1) continue; // wall blocks
 8002724:	bf00      	nop
        for (int dir = 0; dir < 4; dir++)
 8002726:	f8d7 394c 	ldr.w	r3, [r7, #2380]	@ 0x94c
 800272a:	3301      	adds	r3, #1
 800272c:	f8c7 394c 	str.w	r3, [r7, #2380]	@ 0x94c
 8002730:	f8d7 394c 	ldr.w	r3, [r7, #2380]	@ 0x94c
 8002734:	2b03      	cmp	r3, #3
 8002736:	f77f af00 	ble.w	800253a <findPath+0x21a>
    while (front < rear)
 800273a:	f8d7 2954 	ldr.w	r2, [r7, #2388]	@ 0x954
 800273e:	f8d7 3950 	ldr.w	r3, [r7, #2384]	@ 0x950
 8002742:	429a      	cmp	r2, r3
 8002744:	f6ff aead 	blt.w	80024a2 <findPath+0x182>
            }
        }
    }
    return -1;
 8002748:	f04f 33ff 	mov.w	r3, #4294967295
}
 800274c:	4618      	mov	r0, r3
 800274e:	f607 1764 	addw	r7, r7, #2404	@ 0x964
 8002752:	46bd      	mov	sp, r7
 8002754:	bd90      	pop	{r4, r7, pc}
 8002756:	bf00      	nop

08002758 <goTo>:

void goTo(cell_type maze[][MAZE_SIZE], mouse_type *mouse, int gx, int gy)
{
 8002758:	b590      	push	{r4, r7, lr}
 800275a:	f6ad 0d54 	subw	sp, sp, #2132	@ 0x854
 800275e:	af02      	add	r7, sp, #8
 8002760:	f607 0448 	addw	r4, r7, #2120	@ 0x848
 8002764:	f6a4 043c 	subw	r4, r4, #2108	@ 0x83c
 8002768:	6020      	str	r0, [r4, #0]
 800276a:	f607 0048 	addw	r0, r7, #2120	@ 0x848
 800276e:	f5a0 6004 	sub.w	r0, r0, #2112	@ 0x840
 8002772:	6001      	str	r1, [r0, #0]
 8002774:	f607 0148 	addw	r1, r7, #2120	@ 0x848
 8002778:	f6a1 0144 	subw	r1, r1, #2116	@ 0x844
 800277c:	600a      	str	r2, [r1, #0]
 800277e:	f607 0248 	addw	r2, r7, #2120	@ 0x848
 8002782:	f6a2 0248 	subw	r2, r2, #2120	@ 0x848
 8002786:	6013      	str	r3, [r2, #0]
    int path_length = findPath(maze, mouse->x, mouse->y, gx, gy);
 8002788:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 800278c:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	6859      	ldr	r1, [r3, #4]
 8002794:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002798:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	689c      	ldr	r4, [r3, #8]
 80027a0:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80027a4:	f6a3 0344 	subw	r3, r3, #2116	@ 0x844
 80027a8:	f607 0248 	addw	r2, r7, #2120	@ 0x848
 80027ac:	f6a2 003c 	subw	r0, r2, #2108	@ 0x83c
 80027b0:	f607 0248 	addw	r2, r7, #2120	@ 0x848
 80027b4:	f6a2 0248 	subw	r2, r2, #2120	@ 0x848
 80027b8:	6812      	ldr	r2, [r2, #0]
 80027ba:	9200      	str	r2, [sp, #0]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	4622      	mov	r2, r4
 80027c0:	6800      	ldr	r0, [r0, #0]
 80027c2:	f7ff fdad 	bl	8002320 <findPath>
 80027c6:	f8c7 0830 	str.w	r0, [r7, #2096]	@ 0x830
    if (path_length == -1) return;
 80027ca:	f8d7 3830 	ldr.w	r3, [r7, #2096]	@ 0x830
 80027ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027d2:	f000 8125 	beq.w	8002a20 <goTo+0x2c8>

    point_type path[256];
    int rear = 0;
 80027d6:	2300      	movs	r3, #0
 80027d8:	f8c7 3844 	str.w	r3, [r7, #2116]	@ 0x844

    int x = gx, y = gy;
 80027dc:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80027e0:	f6a3 0344 	subw	r3, r3, #2116	@ 0x844
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f8c7 3840 	str.w	r3, [r7, #2112]	@ 0x840
 80027ea:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80027ee:	f6a3 0348 	subw	r3, r3, #2120	@ 0x848
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f8c7 383c 	str.w	r3, [r7, #2108]	@ 0x83c
    path[rear++] = (point_type){x, y};
 80027f8:	f8d7 3844 	ldr.w	r3, [r7, #2116]	@ 0x844
 80027fc:	1c5a      	adds	r2, r3, #1
 80027fe:	f8c7 2844 	str.w	r2, [r7, #2116]	@ 0x844
 8002802:	f607 0248 	addw	r2, r7, #2120	@ 0x848
 8002806:	f5a2 6202 	sub.w	r2, r2, #2080	@ 0x820
 800280a:	f8d7 1840 	ldr.w	r1, [r7, #2112]	@ 0x840
 800280e:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
 8002812:	f607 0248 	addw	r2, r7, #2120	@ 0x848
 8002816:	f5a2 6202 	sub.w	r2, r2, #2080	@ 0x820
 800281a:	00db      	lsls	r3, r3, #3
 800281c:	4413      	add	r3, r2
 800281e:	f8d7 283c 	ldr.w	r2, [r7, #2108]	@ 0x83c
 8002822:	605a      	str	r2, [r3, #4]

    while (x != mouse->x || y != mouse->y)
 8002824:	e03f      	b.n	80028a6 <goTo+0x14e>
    {
        point_type p = maze[y][x].previous_point;
 8002826:	f8d7 283c 	ldr.w	r2, [r7, #2108]	@ 0x83c
 800282a:	4613      	mov	r3, r2
 800282c:	009b      	lsls	r3, r3, #2
 800282e:	4413      	add	r3, r2
 8002830:	019b      	lsls	r3, r3, #6
 8002832:	461a      	mov	r2, r3
 8002834:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002838:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	1899      	adds	r1, r3, r2
 8002840:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002844:	f5a3 6003 	sub.w	r0, r3, #2096	@ 0x830
 8002848:	f8d7 2840 	ldr.w	r2, [r7, #2112]	@ 0x840
 800284c:	4613      	mov	r3, r2
 800284e:	009b      	lsls	r3, r3, #2
 8002850:	4413      	add	r3, r2
 8002852:	009b      	lsls	r3, r3, #2
 8002854:	440b      	add	r3, r1
 8002856:	4602      	mov	r2, r0
 8002858:	3304      	adds	r3, #4
 800285a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800285e:	e882 0003 	stmia.w	r2, {r0, r1}
        path[rear++] = p;
 8002862:	f8d7 3844 	ldr.w	r3, [r7, #2116]	@ 0x844
 8002866:	1c5a      	adds	r2, r3, #1
 8002868:	f8c7 2844 	str.w	r2, [r7, #2116]	@ 0x844
 800286c:	f607 0248 	addw	r2, r7, #2120	@ 0x848
 8002870:	f5a2 6202 	sub.w	r2, r2, #2080	@ 0x820
 8002874:	f607 0148 	addw	r1, r7, #2120	@ 0x848
 8002878:	f5a1 6103 	sub.w	r1, r1, #2096	@ 0x830
 800287c:	00db      	lsls	r3, r3, #3
 800287e:	4413      	add	r3, r2
 8002880:	460a      	mov	r2, r1
 8002882:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002886:	e883 0003 	stmia.w	r3, {r0, r1}
        x = p.x;
 800288a:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 800288e:	f5a3 6303 	sub.w	r3, r3, #2096	@ 0x830
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f8c7 3840 	str.w	r3, [r7, #2112]	@ 0x840
        y = p.y;
 8002898:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 800289c:	f5a3 6303 	sub.w	r3, r3, #2096	@ 0x830
 80028a0:	685b      	ldr	r3, [r3, #4]
 80028a2:	f8c7 383c 	str.w	r3, [r7, #2108]	@ 0x83c
    while (x != mouse->x || y != mouse->y)
 80028a6:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80028aa:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	685b      	ldr	r3, [r3, #4]
 80028b2:	f8d7 2840 	ldr.w	r2, [r7, #2112]	@ 0x840
 80028b6:	429a      	cmp	r2, r3
 80028b8:	d1b5      	bne.n	8002826 <goTo+0xce>
 80028ba:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80028be:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	689b      	ldr	r3, [r3, #8]
 80028c6:	f8d7 283c 	ldr.w	r2, [r7, #2108]	@ 0x83c
 80028ca:	429a      	cmp	r2, r3
 80028cc:	d1ab      	bne.n	8002826 <goTo+0xce>
    }

    // Move from the start -> goal following the reconstructed path in reverse order
    for (int i = path_length - 1; i >= 0 && i < rear; i--)
 80028ce:	f8d7 3830 	ldr.w	r3, [r7, #2096]	@ 0x830
 80028d2:	3b01      	subs	r3, #1
 80028d4:	f8c7 3838 	str.w	r3, [r7, #2104]	@ 0x838
 80028d8:	e096      	b.n	8002a08 <goTo+0x2b0>
    {
        point_type next = path[i];
 80028da:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80028de:	f6a3 0138 	subw	r1, r3, #2104	@ 0x838
 80028e2:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80028e6:	f5a3 6202 	sub.w	r2, r3, #2080	@ 0x820
 80028ea:	f8d7 3838 	ldr.w	r3, [r7, #2104]	@ 0x838
 80028ee:	460c      	mov	r4, r1
 80028f0:	00db      	lsls	r3, r3, #3
 80028f2:	4413      	add	r3, r2
 80028f4:	e893 0003 	ldmia.w	r3, {r0, r1}
 80028f8:	e884 0003 	stmia.w	r4, {r0, r1}
        int dx = next.x - mouse->x;
 80028fc:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002900:	f6a3 0338 	subw	r3, r3, #2104	@ 0x838
 8002904:	681a      	ldr	r2, [r3, #0]
 8002906:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 800290a:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	685b      	ldr	r3, [r3, #4]
 8002912:	1ad3      	subs	r3, r2, r3
 8002914:	f8c7 382c 	str.w	r3, [r7, #2092]	@ 0x82c
        int dy = next.y - mouse->y;
 8002918:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 800291c:	f6a3 0338 	subw	r3, r3, #2104	@ 0x838
 8002920:	685a      	ldr	r2, [r3, #4]
 8002922:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002926:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	689b      	ldr	r3, [r3, #8]
 800292e:	1ad3      	subs	r3, r2, r3
 8002930:	f8c7 3828 	str.w	r3, [r7, #2088]	@ 0x828

        int dir = -1; // 0=N,1=E,2=S,3=W
 8002934:	f04f 33ff 	mov.w	r3, #4294967295
 8002938:	f8c7 3834 	str.w	r3, [r7, #2100]	@ 0x834
        if (dx == 0 && dy == -1) dir = 0; // North
 800293c:	f8d7 382c 	ldr.w	r3, [r7, #2092]	@ 0x82c
 8002940:	2b00      	cmp	r3, #0
 8002942:	d108      	bne.n	8002956 <goTo+0x1fe>
 8002944:	f8d7 3828 	ldr.w	r3, [r7, #2088]	@ 0x828
 8002948:	f1b3 3fff 	cmp.w	r3, #4294967295
 800294c:	d103      	bne.n	8002956 <goTo+0x1fe>
 800294e:	2300      	movs	r3, #0
 8002950:	f8c7 3834 	str.w	r3, [r7, #2100]	@ 0x834
 8002954:	e023      	b.n	800299e <goTo+0x246>
        else if (dx == 1 && dy == 0) dir = 1; // East
 8002956:	f8d7 382c 	ldr.w	r3, [r7, #2092]	@ 0x82c
 800295a:	2b01      	cmp	r3, #1
 800295c:	d107      	bne.n	800296e <goTo+0x216>
 800295e:	f8d7 3828 	ldr.w	r3, [r7, #2088]	@ 0x828
 8002962:	2b00      	cmp	r3, #0
 8002964:	d103      	bne.n	800296e <goTo+0x216>
 8002966:	2301      	movs	r3, #1
 8002968:	f8c7 3834 	str.w	r3, [r7, #2100]	@ 0x834
 800296c:	e017      	b.n	800299e <goTo+0x246>
        else if (dx == 0 && dy == 1) dir = 2; // South
 800296e:	f8d7 382c 	ldr.w	r3, [r7, #2092]	@ 0x82c
 8002972:	2b00      	cmp	r3, #0
 8002974:	d107      	bne.n	8002986 <goTo+0x22e>
 8002976:	f8d7 3828 	ldr.w	r3, [r7, #2088]	@ 0x828
 800297a:	2b01      	cmp	r3, #1
 800297c:	d103      	bne.n	8002986 <goTo+0x22e>
 800297e:	2302      	movs	r3, #2
 8002980:	f8c7 3834 	str.w	r3, [r7, #2100]	@ 0x834
 8002984:	e00b      	b.n	800299e <goTo+0x246>
        else if (dx == -1 && dy == 0) dir = 3; // West
 8002986:	f8d7 382c 	ldr.w	r3, [r7, #2092]	@ 0x82c
 800298a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800298e:	d106      	bne.n	800299e <goTo+0x246>
 8002990:	f8d7 3828 	ldr.w	r3, [r7, #2088]	@ 0x828
 8002994:	2b00      	cmp	r3, #0
 8002996:	d102      	bne.n	800299e <goTo+0x246>
 8002998:	2303      	movs	r3, #3
 800299a:	f8c7 3834 	str.w	r3, [r7, #2100]	@ 0x834

        if (dir != -1)
 800299e:	f8d7 3834 	ldr.w	r3, [r7, #2100]	@ 0x834
 80029a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029a6:	d02a      	beq.n	80029fe <goTo+0x2a6>
        {
            // Rotate to face the direction and move forward one cell
            rotateTo(mouse, (float) dir + 1);
 80029a8:	f8d7 3834 	ldr.w	r3, [r7, #2100]	@ 0x834
 80029ac:	ee07 3a90 	vmov	s15, r3
 80029b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80029b4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80029b8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80029bc:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80029c0:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 80029c4:	eeb0 0a67 	vmov.f32	s0, s15
 80029c8:	6818      	ldr	r0, [r3, #0]
 80029ca:	f7ff fb17 	bl	8001ffc <rotateTo>
            forward(maze, mouse);
 80029ce:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80029d2:	f5a3 6204 	sub.w	r2, r3, #2112	@ 0x840
 80029d6:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80029da:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 80029de:	6811      	ldr	r1, [r2, #0]
 80029e0:	6818      	ldr	r0, [r3, #0]
 80029e2:	f7ff f97b 	bl	8001cdc <forward>
            setWall(maze, mouse);
 80029e6:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80029ea:	f5a3 6204 	sub.w	r2, r3, #2112	@ 0x840
 80029ee:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80029f2:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 80029f6:	6811      	ldr	r1, [r2, #0]
 80029f8:	6818      	ldr	r0, [r3, #0]
 80029fa:	f7ff fbbc 	bl	8002176 <setWall>
    for (int i = path_length - 1; i >= 0 && i < rear; i--)
 80029fe:	f8d7 3838 	ldr.w	r3, [r7, #2104]	@ 0x838
 8002a02:	3b01      	subs	r3, #1
 8002a04:	f8c7 3838 	str.w	r3, [r7, #2104]	@ 0x838
 8002a08:	f8d7 3838 	ldr.w	r3, [r7, #2104]	@ 0x838
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	db08      	blt.n	8002a22 <goTo+0x2ca>
 8002a10:	f8d7 2838 	ldr.w	r2, [r7, #2104]	@ 0x838
 8002a14:	f8d7 3844 	ldr.w	r3, [r7, #2116]	@ 0x844
 8002a18:	429a      	cmp	r2, r3
 8002a1a:	f6ff af5e 	blt.w	80028da <goTo+0x182>
 8002a1e:	e000      	b.n	8002a22 <goTo+0x2ca>
    if (path_length == -1) return;
 8002a20:	bf00      	nop
        }
    }
}
 8002a22:	f607 074c 	addw	r7, r7, #2124	@ 0x84c
 8002a26:	46bd      	mov	sp, r7
 8002a28:	bd90      	pop	{r4, r7, pc}

08002a2a <returnToStart>:
    }
    return (point_type){-1, -1};
}

void returnToStart(cell_type maze[][MAZE_SIZE], mouse_type *mouse)
{
 8002a2a:	b580      	push	{r7, lr}
 8002a2c:	b082      	sub	sp, #8
 8002a2e:	af00      	add	r7, sp, #0
 8002a30:	6078      	str	r0, [r7, #4]
 8002a32:	6039      	str	r1, [r7, #0]
    goTo(maze, mouse, 0, 0);
 8002a34:	2300      	movs	r3, #0
 8002a36:	2200      	movs	r2, #0
 8002a38:	6839      	ldr	r1, [r7, #0]
 8002a3a:	6878      	ldr	r0, [r7, #4]
 8002a3c:	f7ff fe8c 	bl	8002758 <goTo>
}
 8002a40:	bf00      	nop
 8002a42:	3708      	adds	r7, #8
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bd80      	pop	{r7, pc}

08002a48 <findOptimalPath>:

int findOptimalPath(cell_type maze[][MAZE_SIZE], int sx, int sy, int gx, int gy)
{
 8002a48:	b5b0      	push	{r4, r5, r7, lr}
 8002a4a:	f5ad 6d46 	sub.w	sp, sp, #3168	@ 0xc60
 8002a4e:	af00      	add	r7, sp, #0
 8002a50:	f507 6446 	add.w	r4, r7, #3168	@ 0xc60
 8002a54:	f6a4 4454 	subw	r4, r4, #3156	@ 0xc54
 8002a58:	6020      	str	r0, [r4, #0]
 8002a5a:	f507 6046 	add.w	r0, r7, #3168	@ 0xc60
 8002a5e:	f6a0 4058 	subw	r0, r0, #3160	@ 0xc58
 8002a62:	6001      	str	r1, [r0, #0]
 8002a64:	f507 6146 	add.w	r1, r7, #3168	@ 0xc60
 8002a68:	f6a1 415c 	subw	r1, r1, #3164	@ 0xc5c
 8002a6c:	600a      	str	r2, [r1, #0]
 8002a6e:	f507 6246 	add.w	r2, r7, #3168	@ 0xc60
 8002a72:	f5a2 6246 	sub.w	r2, r2, #3168	@ 0xc60
 8002a76:	6013      	str	r3, [r2, #0]
	#define TURN_PENALTY 10
	#define INT_MAX 5 // gi nh
	for (int y = 0; y < MAZE_SIZE; y++)
 8002a78:	2300      	movs	r3, #0
 8002a7a:	f8c7 3c5c 	str.w	r3, [r7, #3164]	@ 0xc5c
 8002a7e:	e054      	b.n	8002b2a <findOptimalPath+0xe2>
    {
        for (int x = 0; x < MAZE_SIZE; x++)
 8002a80:	2300      	movs	r3, #0
 8002a82:	f8c7 3c58 	str.w	r3, [r7, #3160]	@ 0xc58
 8002a86:	e047      	b.n	8002b18 <findOptimalPath+0xd0>
        {
            maze[y][x].previous_point = (point_type){-1, -1};
 8002a88:	f8d7 2c5c 	ldr.w	r2, [r7, #3164]	@ 0xc5c
 8002a8c:	4613      	mov	r3, r2
 8002a8e:	009b      	lsls	r3, r3, #2
 8002a90:	4413      	add	r3, r2
 8002a92:	019b      	lsls	r3, r3, #6
 8002a94:	461a      	mov	r2, r3
 8002a96:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 8002a9a:	f6a3 4354 	subw	r3, r3, #3156	@ 0xc54
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	1899      	adds	r1, r3, r2
 8002aa2:	f8d7 2c58 	ldr.w	r2, [r7, #3160]	@ 0xc58
 8002aa6:	4613      	mov	r3, r2
 8002aa8:	009b      	lsls	r3, r3, #2
 8002aaa:	4413      	add	r3, r2
 8002aac:	009b      	lsls	r3, r3, #2
 8002aae:	440b      	add	r3, r1
 8002ab0:	4aa9      	ldr	r2, [pc, #676]	@ (8002d58 <findOptimalPath+0x310>)
 8002ab2:	3304      	adds	r3, #4
 8002ab4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002ab8:	e883 0003 	stmia.w	r3, {r0, r1}
            for(int d = 0; d<4; d++) maze[y][x].cost[d] = UINT16_MAX;
 8002abc:	2300      	movs	r3, #0
 8002abe:	f8c7 3c54 	str.w	r3, [r7, #3156]	@ 0xc54
 8002ac2:	e020      	b.n	8002b06 <findOptimalPath+0xbe>
 8002ac4:	f8d7 2c5c 	ldr.w	r2, [r7, #3164]	@ 0xc5c
 8002ac8:	4613      	mov	r3, r2
 8002aca:	009b      	lsls	r3, r3, #2
 8002acc:	4413      	add	r3, r2
 8002ace:	019b      	lsls	r3, r3, #6
 8002ad0:	461a      	mov	r2, r3
 8002ad2:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 8002ad6:	f6a3 4354 	subw	r3, r3, #3156	@ 0xc54
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	1899      	adds	r1, r3, r2
 8002ade:	f8d7 2c58 	ldr.w	r2, [r7, #3160]	@ 0xc58
 8002ae2:	4613      	mov	r3, r2
 8002ae4:	009b      	lsls	r3, r3, #2
 8002ae6:	4413      	add	r3, r2
 8002ae8:	005b      	lsls	r3, r3, #1
 8002aea:	f8d7 2c54 	ldr.w	r2, [r7, #3156]	@ 0xc54
 8002aee:	4413      	add	r3, r2
 8002af0:	3304      	adds	r3, #4
 8002af2:	005b      	lsls	r3, r3, #1
 8002af4:	440b      	add	r3, r1
 8002af6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002afa:	809a      	strh	r2, [r3, #4]
 8002afc:	f8d7 3c54 	ldr.w	r3, [r7, #3156]	@ 0xc54
 8002b00:	3301      	adds	r3, #1
 8002b02:	f8c7 3c54 	str.w	r3, [r7, #3156]	@ 0xc54
 8002b06:	f8d7 3c54 	ldr.w	r3, [r7, #3156]	@ 0xc54
 8002b0a:	2b03      	cmp	r3, #3
 8002b0c:	ddda      	ble.n	8002ac4 <findOptimalPath+0x7c>
        for (int x = 0; x < MAZE_SIZE; x++)
 8002b0e:	f8d7 3c58 	ldr.w	r3, [r7, #3160]	@ 0xc58
 8002b12:	3301      	adds	r3, #1
 8002b14:	f8c7 3c58 	str.w	r3, [r7, #3160]	@ 0xc58
 8002b18:	f8d7 3c58 	ldr.w	r3, [r7, #3160]	@ 0xc58
 8002b1c:	2b0f      	cmp	r3, #15
 8002b1e:	ddb3      	ble.n	8002a88 <findOptimalPath+0x40>
	for (int y = 0; y < MAZE_SIZE; y++)
 8002b20:	f8d7 3c5c 	ldr.w	r3, [r7, #3164]	@ 0xc5c
 8002b24:	3301      	adds	r3, #1
 8002b26:	f8c7 3c5c 	str.w	r3, [r7, #3164]	@ 0xc5c
 8002b2a:	f8d7 3c5c 	ldr.w	r3, [r7, #3164]	@ 0xc5c
 8002b2e:	2b0f      	cmp	r3, #15
 8002b30:	dda6      	ble.n	8002a80 <findOptimalPath+0x38>
        }
    }

    struct { uint8_t x, y, dir; } queue[MAZE_SIZE * MAZE_SIZE * 4];
    int head = 0, tail = 0;
 8002b32:	2300      	movs	r3, #0
 8002b34:	f8c7 3c50 	str.w	r3, [r7, #3152]	@ 0xc50
 8002b38:	2300      	movs	r3, #0
 8002b3a:	f8c7 3c4c 	str.w	r3, [r7, #3148]	@ 0xc4c

    for (int d = 0; d < 4; d++) {
 8002b3e:	2300      	movs	r3, #0
 8002b40:	f8c7 3c48 	str.w	r3, [r7, #3144]	@ 0xc48
 8002b44:	e059      	b.n	8002bfa <findOptimalPath+0x1b2>
        maze[sy][sx].cost[d] = 0;
 8002b46:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 8002b4a:	f6a3 435c 	subw	r3, r3, #3164	@ 0xc5c
 8002b4e:	681a      	ldr	r2, [r3, #0]
 8002b50:	4613      	mov	r3, r2
 8002b52:	009b      	lsls	r3, r3, #2
 8002b54:	4413      	add	r3, r2
 8002b56:	019b      	lsls	r3, r3, #6
 8002b58:	461a      	mov	r2, r3
 8002b5a:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 8002b5e:	f6a3 4354 	subw	r3, r3, #3156	@ 0xc54
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	1899      	adds	r1, r3, r2
 8002b66:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 8002b6a:	f6a3 4358 	subw	r3, r3, #3160	@ 0xc58
 8002b6e:	681a      	ldr	r2, [r3, #0]
 8002b70:	4613      	mov	r3, r2
 8002b72:	009b      	lsls	r3, r3, #2
 8002b74:	4413      	add	r3, r2
 8002b76:	005b      	lsls	r3, r3, #1
 8002b78:	f8d7 2c48 	ldr.w	r2, [r7, #3144]	@ 0xc48
 8002b7c:	4413      	add	r3, r2
 8002b7e:	3304      	adds	r3, #4
 8002b80:	005b      	lsls	r3, r3, #1
 8002b82:	440b      	add	r3, r1
 8002b84:	2200      	movs	r2, #0
 8002b86:	809a      	strh	r2, [r3, #4]
        queue[tail++] = (typeof(queue[0])){sx, sy, d};
 8002b88:	f8d7 3c4c 	ldr.w	r3, [r7, #3148]	@ 0xc4c
 8002b8c:	1c5a      	adds	r2, r3, #1
 8002b8e:	f8c7 2c4c 	str.w	r2, [r7, #3148]	@ 0xc4c
 8002b92:	f507 6246 	add.w	r2, r7, #3168	@ 0xc60
 8002b96:	f6a2 4258 	subw	r2, r2, #3160	@ 0xc58
 8002b9a:	6812      	ldr	r2, [r2, #0]
 8002b9c:	b2d5      	uxtb	r5, r2
 8002b9e:	f507 6246 	add.w	r2, r7, #3168	@ 0xc60
 8002ba2:	f6a2 425c 	subw	r2, r2, #3164	@ 0xc5c
 8002ba6:	6812      	ldr	r2, [r2, #0]
 8002ba8:	b2d4      	uxtb	r4, r2
 8002baa:	f8d7 2c48 	ldr.w	r2, [r7, #3144]	@ 0xc48
 8002bae:	b2d0      	uxtb	r0, r2
 8002bb0:	f507 6246 	add.w	r2, r7, #3168	@ 0xc60
 8002bb4:	f6a2 4138 	subw	r1, r2, #3128	@ 0xc38
 8002bb8:	461a      	mov	r2, r3
 8002bba:	0052      	lsls	r2, r2, #1
 8002bbc:	441a      	add	r2, r3
 8002bbe:	440a      	add	r2, r1
 8002bc0:	4629      	mov	r1, r5
 8002bc2:	7011      	strb	r1, [r2, #0]
 8002bc4:	f507 6246 	add.w	r2, r7, #3168	@ 0xc60
 8002bc8:	f6a2 4138 	subw	r1, r2, #3128	@ 0xc38
 8002bcc:	461a      	mov	r2, r3
 8002bce:	0052      	lsls	r2, r2, #1
 8002bd0:	441a      	add	r2, r3
 8002bd2:	440a      	add	r2, r1
 8002bd4:	3201      	adds	r2, #1
 8002bd6:	4621      	mov	r1, r4
 8002bd8:	7011      	strb	r1, [r2, #0]
 8002bda:	f507 6246 	add.w	r2, r7, #3168	@ 0xc60
 8002bde:	f6a2 4138 	subw	r1, r2, #3128	@ 0xc38
 8002be2:	461a      	mov	r2, r3
 8002be4:	0052      	lsls	r2, r2, #1
 8002be6:	441a      	add	r2, r3
 8002be8:	188b      	adds	r3, r1, r2
 8002bea:	3302      	adds	r3, #2
 8002bec:	4602      	mov	r2, r0
 8002bee:	701a      	strb	r2, [r3, #0]
    for (int d = 0; d < 4; d++) {
 8002bf0:	f8d7 3c48 	ldr.w	r3, [r7, #3144]	@ 0xc48
 8002bf4:	3301      	adds	r3, #1
 8002bf6:	f8c7 3c48 	str.w	r3, [r7, #3144]	@ 0xc48
 8002bfa:	f8d7 3c48 	ldr.w	r3, [r7, #3144]	@ 0xc48
 8002bfe:	2b03      	cmp	r3, #3
 8002c00:	dda1      	ble.n	8002b46 <findOptimalPath+0xfe>
    }

    while (head != tail)
 8002c02:	e179      	b.n	8002ef8 <findOptimalPath+0x4b0>
    {
        uint8_t cx = queue[head].x;
 8002c04:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 8002c08:	f6a3 4138 	subw	r1, r3, #3128	@ 0xc38
 8002c0c:	f8d7 2c50 	ldr.w	r2, [r7, #3152]	@ 0xc50
 8002c10:	4613      	mov	r3, r2
 8002c12:	005b      	lsls	r3, r3, #1
 8002c14:	4413      	add	r3, r2
 8002c16:	440b      	add	r3, r1
 8002c18:	781b      	ldrb	r3, [r3, #0]
 8002c1a:	f887 3c3b 	strb.w	r3, [r7, #3131]	@ 0xc3b
        uint8_t cy = queue[head].y;
 8002c1e:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 8002c22:	f6a3 4138 	subw	r1, r3, #3128	@ 0xc38
 8002c26:	f8d7 2c50 	ldr.w	r2, [r7, #3152]	@ 0xc50
 8002c2a:	4613      	mov	r3, r2
 8002c2c:	005b      	lsls	r3, r3, #1
 8002c2e:	4413      	add	r3, r2
 8002c30:	440b      	add	r3, r1
 8002c32:	3301      	adds	r3, #1
 8002c34:	781b      	ldrb	r3, [r3, #0]
 8002c36:	f887 3c3a 	strb.w	r3, [r7, #3130]	@ 0xc3a
        uint8_t cd = queue[head].dir;
 8002c3a:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 8002c3e:	f6a3 4138 	subw	r1, r3, #3128	@ 0xc38
 8002c42:	f8d7 2c50 	ldr.w	r2, [r7, #3152]	@ 0xc50
 8002c46:	4613      	mov	r3, r2
 8002c48:	005b      	lsls	r3, r3, #1
 8002c4a:	4413      	add	r3, r2
 8002c4c:	440b      	add	r3, r1
 8002c4e:	3302      	adds	r3, #2
 8002c50:	781b      	ldrb	r3, [r3, #0]
 8002c52:	f887 3c39 	strb.w	r3, [r7, #3129]	@ 0xc39
        head = (head + 1) % (MAZE_SIZE * MAZE_SIZE * 4);
 8002c56:	f8d7 3c50 	ldr.w	r3, [r7, #3152]	@ 0xc50
 8002c5a:	3301      	adds	r3, #1
 8002c5c:	425a      	negs	r2, r3
 8002c5e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002c62:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8002c66:	bf58      	it	pl
 8002c68:	4253      	negpl	r3, r2
 8002c6a:	f8c7 3c50 	str.w	r3, [r7, #3152]	@ 0xc50

        for (int nextDir = 0; nextDir < 4; nextDir++) {
 8002c6e:	2300      	movs	r3, #0
 8002c70:	f8c7 3c44 	str.w	r3, [r7, #3140]	@ 0xc44
 8002c74:	e13b      	b.n	8002eee <findOptimalPath+0x4a6>
            // Wall check
            if ((maze[cy][cx].wall >> (3 - nextDir)) & 1) continue;
 8002c76:	f897 2c3a 	ldrb.w	r2, [r7, #3130]	@ 0xc3a
 8002c7a:	4613      	mov	r3, r2
 8002c7c:	009b      	lsls	r3, r3, #2
 8002c7e:	4413      	add	r3, r2
 8002c80:	019b      	lsls	r3, r3, #6
 8002c82:	461a      	mov	r2, r3
 8002c84:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 8002c88:	f6a3 4354 	subw	r3, r3, #3156	@ 0xc54
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	1899      	adds	r1, r3, r2
 8002c90:	f897 2c3b 	ldrb.w	r2, [r7, #3131]	@ 0xc3b
 8002c94:	4613      	mov	r3, r2
 8002c96:	009b      	lsls	r3, r3, #2
 8002c98:	4413      	add	r3, r2
 8002c9a:	009b      	lsls	r3, r3, #2
 8002c9c:	440b      	add	r3, r1
 8002c9e:	781b      	ldrb	r3, [r3, #0]
 8002ca0:	461a      	mov	r2, r3
 8002ca2:	f8d7 3c44 	ldr.w	r3, [r7, #3140]	@ 0xc44
 8002ca6:	f1c3 0303 	rsb	r3, r3, #3
 8002caa:	fa42 f303 	asr.w	r3, r2, r3
 8002cae:	f003 0301 	and.w	r3, r3, #1
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	f040 8115 	bne.w	8002ee2 <findOptimalPath+0x49a>

            int nx = cx + DELTA_X[nextDir];
 8002cb8:	f897 2c3b 	ldrb.w	r2, [r7, #3131]	@ 0xc3b
 8002cbc:	4927      	ldr	r1, [pc, #156]	@ (8002d5c <findOptimalPath+0x314>)
 8002cbe:	f8d7 3c44 	ldr.w	r3, [r7, #3140]	@ 0xc44
 8002cc2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002cc6:	4413      	add	r3, r2
 8002cc8:	f8c7 3c34 	str.w	r3, [r7, #3124]	@ 0xc34
            int ny = cy + DELTA_Y[nextDir];
 8002ccc:	f897 2c3a 	ldrb.w	r2, [r7, #3130]	@ 0xc3a
 8002cd0:	4923      	ldr	r1, [pc, #140]	@ (8002d60 <findOptimalPath+0x318>)
 8002cd2:	f8d7 3c44 	ldr.w	r3, [r7, #3140]	@ 0xc44
 8002cd6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002cda:	4413      	add	r3, r2
 8002cdc:	f8c7 3c30 	str.w	r3, [r7, #3120]	@ 0xc30

            if (isValid(nx, ny) && (maze[ny][nx].known || (nx == gx && ny == gy))) {
 8002ce0:	f8d7 1c30 	ldr.w	r1, [r7, #3120]	@ 0xc30
 8002ce4:	f8d7 0c34 	ldr.w	r0, [r7, #3124]	@ 0xc34
 8002ce8:	f7ff fa28 	bl	800213c <isValid>
 8002cec:	4603      	mov	r3, r0
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	f000 80f8 	beq.w	8002ee4 <findOptimalPath+0x49c>
 8002cf4:	f8d7 2c30 	ldr.w	r2, [r7, #3120]	@ 0xc30
 8002cf8:	4613      	mov	r3, r2
 8002cfa:	009b      	lsls	r3, r3, #2
 8002cfc:	4413      	add	r3, r2
 8002cfe:	019b      	lsls	r3, r3, #6
 8002d00:	461a      	mov	r2, r3
 8002d02:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 8002d06:	f6a3 4354 	subw	r3, r3, #3156	@ 0xc54
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	1899      	adds	r1, r3, r2
 8002d0e:	f8d7 2c34 	ldr.w	r2, [r7, #3124]	@ 0xc34
 8002d12:	4613      	mov	r3, r2
 8002d14:	009b      	lsls	r3, r3, #2
 8002d16:	4413      	add	r3, r2
 8002d18:	009b      	lsls	r3, r3, #2
 8002d1a:	440b      	add	r3, r1
 8002d1c:	3301      	adds	r3, #1
 8002d1e:	781b      	ldrb	r3, [r3, #0]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d110      	bne.n	8002d46 <findOptimalPath+0x2fe>
 8002d24:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 8002d28:	f5a3 6346 	sub.w	r3, r3, #3168	@ 0xc60
 8002d2c:	f8d7 2c34 	ldr.w	r2, [r7, #3124]	@ 0xc34
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	429a      	cmp	r2, r3
 8002d34:	f040 80d6 	bne.w	8002ee4 <findOptimalPath+0x49c>
 8002d38:	f8d7 2c30 	ldr.w	r2, [r7, #3120]	@ 0xc30
 8002d3c:	f8d7 3c70 	ldr.w	r3, [r7, #3184]	@ 0xc70
 8002d40:	429a      	cmp	r2, r3
 8002d42:	f040 80cf 	bne.w	8002ee4 <findOptimalPath+0x49c>
                // Logic: If new route is shorter than recorded, update and queue neighbors
                int weight = (nextDir == cd) ? 1 : (1 + TURN_PENALTY);
 8002d46:	f897 3c39 	ldrb.w	r3, [r7, #3129]	@ 0xc39
 8002d4a:	f8d7 2c44 	ldr.w	r2, [r7, #3140]	@ 0xc44
 8002d4e:	429a      	cmp	r2, r3
 8002d50:	d108      	bne.n	8002d64 <findOptimalPath+0x31c>
 8002d52:	2301      	movs	r3, #1
 8002d54:	e007      	b.n	8002d66 <findOptimalPath+0x31e>
 8002d56:	bf00      	nop
 8002d58:	0800b5d8 	.word	0x0800b5d8
 8002d5c:	0800b738 	.word	0x0800b738
 8002d60:	0800b748 	.word	0x0800b748
 8002d64:	230b      	movs	r3, #11
 8002d66:	f8c7 3c2c 	str.w	r3, [r7, #3116]	@ 0xc2c
                int newDist = maze[cy][cx].cost[cd] + weight;
 8002d6a:	f897 2c3a 	ldrb.w	r2, [r7, #3130]	@ 0xc3a
 8002d6e:	4613      	mov	r3, r2
 8002d70:	009b      	lsls	r3, r3, #2
 8002d72:	4413      	add	r3, r2
 8002d74:	019b      	lsls	r3, r3, #6
 8002d76:	461a      	mov	r2, r3
 8002d78:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 8002d7c:	f6a3 4354 	subw	r3, r3, #3156	@ 0xc54
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	1899      	adds	r1, r3, r2
 8002d84:	f897 2c3b 	ldrb.w	r2, [r7, #3131]	@ 0xc3b
 8002d88:	f897 0c39 	ldrb.w	r0, [r7, #3129]	@ 0xc39
 8002d8c:	4613      	mov	r3, r2
 8002d8e:	009b      	lsls	r3, r3, #2
 8002d90:	4413      	add	r3, r2
 8002d92:	005b      	lsls	r3, r3, #1
 8002d94:	4403      	add	r3, r0
 8002d96:	3304      	adds	r3, #4
 8002d98:	005b      	lsls	r3, r3, #1
 8002d9a:	440b      	add	r3, r1
 8002d9c:	889b      	ldrh	r3, [r3, #4]
 8002d9e:	461a      	mov	r2, r3
 8002da0:	f8d7 3c2c 	ldr.w	r3, [r7, #3116]	@ 0xc2c
 8002da4:	4413      	add	r3, r2
 8002da6:	f8c7 3c28 	str.w	r3, [r7, #3112]	@ 0xc28

                if (newDist < maze[ny][nx].cost[nextDir]) {
 8002daa:	f8d7 2c30 	ldr.w	r2, [r7, #3120]	@ 0xc30
 8002dae:	4613      	mov	r3, r2
 8002db0:	009b      	lsls	r3, r3, #2
 8002db2:	4413      	add	r3, r2
 8002db4:	019b      	lsls	r3, r3, #6
 8002db6:	461a      	mov	r2, r3
 8002db8:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 8002dbc:	f6a3 4354 	subw	r3, r3, #3156	@ 0xc54
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	1899      	adds	r1, r3, r2
 8002dc4:	f8d7 2c34 	ldr.w	r2, [r7, #3124]	@ 0xc34
 8002dc8:	4613      	mov	r3, r2
 8002dca:	009b      	lsls	r3, r3, #2
 8002dcc:	4413      	add	r3, r2
 8002dce:	005b      	lsls	r3, r3, #1
 8002dd0:	f8d7 2c44 	ldr.w	r2, [r7, #3140]	@ 0xc44
 8002dd4:	4413      	add	r3, r2
 8002dd6:	3304      	adds	r3, #4
 8002dd8:	005b      	lsls	r3, r3, #1
 8002dda:	440b      	add	r3, r1
 8002ddc:	889b      	ldrh	r3, [r3, #4]
 8002dde:	461a      	mov	r2, r3
 8002de0:	f8d7 3c28 	ldr.w	r3, [r7, #3112]	@ 0xc28
 8002de4:	4293      	cmp	r3, r2
 8002de6:	da7d      	bge.n	8002ee4 <findOptimalPath+0x49c>
                    maze[ny][nx].cost[nextDir] = newDist;
 8002de8:	f8d7 2c30 	ldr.w	r2, [r7, #3120]	@ 0xc30
 8002dec:	4613      	mov	r3, r2
 8002dee:	009b      	lsls	r3, r3, #2
 8002df0:	4413      	add	r3, r2
 8002df2:	019b      	lsls	r3, r3, #6
 8002df4:	461a      	mov	r2, r3
 8002df6:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 8002dfa:	f6a3 4354 	subw	r3, r3, #3156	@ 0xc54
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	1899      	adds	r1, r3, r2
 8002e02:	f8d7 3c28 	ldr.w	r3, [r7, #3112]	@ 0xc28
 8002e06:	b298      	uxth	r0, r3
 8002e08:	f8d7 2c34 	ldr.w	r2, [r7, #3124]	@ 0xc34
 8002e0c:	4613      	mov	r3, r2
 8002e0e:	009b      	lsls	r3, r3, #2
 8002e10:	4413      	add	r3, r2
 8002e12:	005b      	lsls	r3, r3, #1
 8002e14:	f8d7 2c44 	ldr.w	r2, [r7, #3140]	@ 0xc44
 8002e18:	4413      	add	r3, r2
 8002e1a:	3304      	adds	r3, #4
 8002e1c:	005b      	lsls	r3, r3, #1
 8002e1e:	440b      	add	r3, r1
 8002e20:	4602      	mov	r2, r0
 8002e22:	809a      	strh	r2, [r3, #4]
                    maze[ny][nx].previous_point = (point_type){cx, cy};
 8002e24:	f8d7 2c30 	ldr.w	r2, [r7, #3120]	@ 0xc30
 8002e28:	4613      	mov	r3, r2
 8002e2a:	009b      	lsls	r3, r3, #2
 8002e2c:	4413      	add	r3, r2
 8002e2e:	019b      	lsls	r3, r3, #6
 8002e30:	461a      	mov	r2, r3
 8002e32:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 8002e36:	f6a3 4354 	subw	r3, r3, #3156	@ 0xc54
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	441a      	add	r2, r3
 8002e3e:	f897 4c3b 	ldrb.w	r4, [r7, #3131]	@ 0xc3b
 8002e42:	f897 0c3a 	ldrb.w	r0, [r7, #3130]	@ 0xc3a
 8002e46:	f8d7 1c34 	ldr.w	r1, [r7, #3124]	@ 0xc34
 8002e4a:	460b      	mov	r3, r1
 8002e4c:	009b      	lsls	r3, r3, #2
 8002e4e:	440b      	add	r3, r1
 8002e50:	009b      	lsls	r3, r3, #2
 8002e52:	4413      	add	r3, r2
 8002e54:	3304      	adds	r3, #4
 8002e56:	601c      	str	r4, [r3, #0]
 8002e58:	f8d7 1c34 	ldr.w	r1, [r7, #3124]	@ 0xc34
 8002e5c:	460b      	mov	r3, r1
 8002e5e:	009b      	lsls	r3, r3, #2
 8002e60:	440b      	add	r3, r1
 8002e62:	009b      	lsls	r3, r3, #2
 8002e64:	4413      	add	r3, r2
 8002e66:	3308      	adds	r3, #8
 8002e68:	6018      	str	r0, [r3, #0]

                    // Add to queue for propagation
                    queue[tail] = (typeof(queue[0])){ (uint8_t)nx, (uint8_t)ny, (uint8_t)nextDir };
 8002e6a:	f8d7 3c34 	ldr.w	r3, [r7, #3124]	@ 0xc34
 8002e6e:	b2dd      	uxtb	r5, r3
 8002e70:	f8d7 3c30 	ldr.w	r3, [r7, #3120]	@ 0xc30
 8002e74:	b2dc      	uxtb	r4, r3
 8002e76:	f8d7 3c44 	ldr.w	r3, [r7, #3140]	@ 0xc44
 8002e7a:	b2d8      	uxtb	r0, r3
 8002e7c:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 8002e80:	f6a3 4138 	subw	r1, r3, #3128	@ 0xc38
 8002e84:	f8d7 2c4c 	ldr.w	r2, [r7, #3148]	@ 0xc4c
 8002e88:	4613      	mov	r3, r2
 8002e8a:	005b      	lsls	r3, r3, #1
 8002e8c:	4413      	add	r3, r2
 8002e8e:	440b      	add	r3, r1
 8002e90:	462a      	mov	r2, r5
 8002e92:	701a      	strb	r2, [r3, #0]
 8002e94:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 8002e98:	f6a3 4138 	subw	r1, r3, #3128	@ 0xc38
 8002e9c:	f8d7 2c4c 	ldr.w	r2, [r7, #3148]	@ 0xc4c
 8002ea0:	4613      	mov	r3, r2
 8002ea2:	005b      	lsls	r3, r3, #1
 8002ea4:	4413      	add	r3, r2
 8002ea6:	440b      	add	r3, r1
 8002ea8:	3301      	adds	r3, #1
 8002eaa:	4622      	mov	r2, r4
 8002eac:	701a      	strb	r2, [r3, #0]
 8002eae:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 8002eb2:	f6a3 4138 	subw	r1, r3, #3128	@ 0xc38
 8002eb6:	f8d7 2c4c 	ldr.w	r2, [r7, #3148]	@ 0xc4c
 8002eba:	4613      	mov	r3, r2
 8002ebc:	005b      	lsls	r3, r3, #1
 8002ebe:	4413      	add	r3, r2
 8002ec0:	440b      	add	r3, r1
 8002ec2:	3302      	adds	r3, #2
 8002ec4:	4602      	mov	r2, r0
 8002ec6:	701a      	strb	r2, [r3, #0]
                    tail = (tail + 1) % (MAZE_SIZE * MAZE_SIZE * 4);
 8002ec8:	f8d7 3c4c 	ldr.w	r3, [r7, #3148]	@ 0xc4c
 8002ecc:	3301      	adds	r3, #1
 8002ece:	425a      	negs	r2, r3
 8002ed0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002ed4:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8002ed8:	bf58      	it	pl
 8002eda:	4253      	negpl	r3, r2
 8002edc:	f8c7 3c4c 	str.w	r3, [r7, #3148]	@ 0xc4c
 8002ee0:	e000      	b.n	8002ee4 <findOptimalPath+0x49c>
            if ((maze[cy][cx].wall >> (3 - nextDir)) & 1) continue;
 8002ee2:	bf00      	nop
        for (int nextDir = 0; nextDir < 4; nextDir++) {
 8002ee4:	f8d7 3c44 	ldr.w	r3, [r7, #3140]	@ 0xc44
 8002ee8:	3301      	adds	r3, #1
 8002eea:	f8c7 3c44 	str.w	r3, [r7, #3140]	@ 0xc44
 8002eee:	f8d7 3c44 	ldr.w	r3, [r7, #3140]	@ 0xc44
 8002ef2:	2b03      	cmp	r3, #3
 8002ef4:	f77f aebf 	ble.w	8002c76 <findOptimalPath+0x22e>
    while (head != tail)
 8002ef8:	f8d7 2c50 	ldr.w	r2, [r7, #3152]	@ 0xc50
 8002efc:	f8d7 3c4c 	ldr.w	r3, [r7, #3148]	@ 0xc4c
 8002f00:	429a      	cmp	r2, r3
 8002f02:	f47f ae7f 	bne.w	8002c04 <findOptimalPath+0x1bc>
            }
        }
    }

    // Return the cheapest cost among all directions at goal
    int minGoalCost = INT_MAX;
 8002f06:	2305      	movs	r3, #5
 8002f08:	f8c7 3c40 	str.w	r3, [r7, #3136]	@ 0xc40
    for (int d = 0; d < 4; d++) {
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	f8c7 3c3c 	str.w	r3, [r7, #3132]	@ 0xc3c
 8002f12:	e045      	b.n	8002fa0 <findOptimalPath+0x558>
        if (maze[gy][gx].cost[d] < minGoalCost) minGoalCost = maze[gy][gx].cost[d];
 8002f14:	f8d7 2c70 	ldr.w	r2, [r7, #3184]	@ 0xc70
 8002f18:	4613      	mov	r3, r2
 8002f1a:	009b      	lsls	r3, r3, #2
 8002f1c:	4413      	add	r3, r2
 8002f1e:	019b      	lsls	r3, r3, #6
 8002f20:	461a      	mov	r2, r3
 8002f22:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 8002f26:	f6a3 4354 	subw	r3, r3, #3156	@ 0xc54
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	1899      	adds	r1, r3, r2
 8002f2e:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 8002f32:	f5a3 6346 	sub.w	r3, r3, #3168	@ 0xc60
 8002f36:	681a      	ldr	r2, [r3, #0]
 8002f38:	4613      	mov	r3, r2
 8002f3a:	009b      	lsls	r3, r3, #2
 8002f3c:	4413      	add	r3, r2
 8002f3e:	005b      	lsls	r3, r3, #1
 8002f40:	f8d7 2c3c 	ldr.w	r2, [r7, #3132]	@ 0xc3c
 8002f44:	4413      	add	r3, r2
 8002f46:	3304      	adds	r3, #4
 8002f48:	005b      	lsls	r3, r3, #1
 8002f4a:	440b      	add	r3, r1
 8002f4c:	889b      	ldrh	r3, [r3, #4]
 8002f4e:	461a      	mov	r2, r3
 8002f50:	f8d7 3c40 	ldr.w	r3, [r7, #3136]	@ 0xc40
 8002f54:	4293      	cmp	r3, r2
 8002f56:	dd1e      	ble.n	8002f96 <findOptimalPath+0x54e>
 8002f58:	f8d7 2c70 	ldr.w	r2, [r7, #3184]	@ 0xc70
 8002f5c:	4613      	mov	r3, r2
 8002f5e:	009b      	lsls	r3, r3, #2
 8002f60:	4413      	add	r3, r2
 8002f62:	019b      	lsls	r3, r3, #6
 8002f64:	461a      	mov	r2, r3
 8002f66:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 8002f6a:	f6a3 4354 	subw	r3, r3, #3156	@ 0xc54
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	1899      	adds	r1, r3, r2
 8002f72:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 8002f76:	f5a3 6346 	sub.w	r3, r3, #3168	@ 0xc60
 8002f7a:	681a      	ldr	r2, [r3, #0]
 8002f7c:	4613      	mov	r3, r2
 8002f7e:	009b      	lsls	r3, r3, #2
 8002f80:	4413      	add	r3, r2
 8002f82:	005b      	lsls	r3, r3, #1
 8002f84:	f8d7 2c3c 	ldr.w	r2, [r7, #3132]	@ 0xc3c
 8002f88:	4413      	add	r3, r2
 8002f8a:	3304      	adds	r3, #4
 8002f8c:	005b      	lsls	r3, r3, #1
 8002f8e:	440b      	add	r3, r1
 8002f90:	889b      	ldrh	r3, [r3, #4]
 8002f92:	f8c7 3c40 	str.w	r3, [r7, #3136]	@ 0xc40
    for (int d = 0; d < 4; d++) {
 8002f96:	f8d7 3c3c 	ldr.w	r3, [r7, #3132]	@ 0xc3c
 8002f9a:	3301      	adds	r3, #1
 8002f9c:	f8c7 3c3c 	str.w	r3, [r7, #3132]	@ 0xc3c
 8002fa0:	f8d7 3c3c 	ldr.w	r3, [r7, #3132]	@ 0xc3c
 8002fa4:	2b03      	cmp	r3, #3
 8002fa6:	ddb5      	ble.n	8002f14 <findOptimalPath+0x4cc>
    }

    return (minGoalCost >= INT_MAX) ? -1 : minGoalCost;
 8002fa8:	f8d7 3c40 	ldr.w	r3, [r7, #3136]	@ 0xc40
 8002fac:	2b04      	cmp	r3, #4
 8002fae:	dc02      	bgt.n	8002fb6 <findOptimalPath+0x56e>
 8002fb0:	f8d7 3c40 	ldr.w	r3, [r7, #3136]	@ 0xc40
 8002fb4:	e001      	b.n	8002fba <findOptimalPath+0x572>
 8002fb6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002fba:	4618      	mov	r0, r3
 8002fbc:	f507 6746 	add.w	r7, r7, #3168	@ 0xc60
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	bdb0      	pop	{r4, r5, r7, pc}

08002fc4 <goToOptimal>:


void goToOptimal(cell_type maze[][MAZE_SIZE], mouse_type *mouse, int gx, int gy)
{
 8002fc4:	b590      	push	{r4, r7, lr}
 8002fc6:	f6ad 0d54 	subw	sp, sp, #2132	@ 0x854
 8002fca:	af02      	add	r7, sp, #8
 8002fcc:	f607 0448 	addw	r4, r7, #2120	@ 0x848
 8002fd0:	f6a4 043c 	subw	r4, r4, #2108	@ 0x83c
 8002fd4:	6020      	str	r0, [r4, #0]
 8002fd6:	f607 0048 	addw	r0, r7, #2120	@ 0x848
 8002fda:	f5a0 6004 	sub.w	r0, r0, #2112	@ 0x840
 8002fde:	6001      	str	r1, [r0, #0]
 8002fe0:	f607 0148 	addw	r1, r7, #2120	@ 0x848
 8002fe4:	f6a1 0144 	subw	r1, r1, #2116	@ 0x844
 8002fe8:	600a      	str	r2, [r1, #0]
 8002fea:	f607 0248 	addw	r2, r7, #2120	@ 0x848
 8002fee:	f6a2 0248 	subw	r2, r2, #2120	@ 0x848
 8002ff2:	6013      	str	r3, [r2, #0]
    int total_cost = findOptimalPath(maze, mouse->x, mouse->y, gx, gy);
 8002ff4:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002ff8:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	6859      	ldr	r1, [r3, #4]
 8003000:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8003004:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	689c      	ldr	r4, [r3, #8]
 800300c:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8003010:	f6a3 0344 	subw	r3, r3, #2116	@ 0x844
 8003014:	f607 0248 	addw	r2, r7, #2120	@ 0x848
 8003018:	f6a2 003c 	subw	r0, r2, #2108	@ 0x83c
 800301c:	f607 0248 	addw	r2, r7, #2120	@ 0x848
 8003020:	f6a2 0248 	subw	r2, r2, #2120	@ 0x848
 8003024:	6812      	ldr	r2, [r2, #0]
 8003026:	9200      	str	r2, [sp, #0]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	4622      	mov	r2, r4
 800302c:	6800      	ldr	r0, [r0, #0]
 800302e:	f7ff fd0b 	bl	8002a48 <findOptimalPath>
 8003032:	f8c7 0830 	str.w	r0, [r7, #2096]	@ 0x830

    if (total_cost == -1) return;
 8003036:	f8d7 3830 	ldr.w	r3, [r7, #2096]	@ 0x830
 800303a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800303e:	f000 812f 	beq.w	80032a0 <goToOptimal+0x2dc>

    point_type path[MAZE_SIZE * MAZE_SIZE];
    int count = 0;
 8003042:	2300      	movs	r3, #0
 8003044:	f8c7 3844 	str.w	r3, [r7, #2116]	@ 0x844

    int x = gx, y = gy;
 8003048:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 800304c:	f6a3 0344 	subw	r3, r3, #2116	@ 0x844
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f8c7 3840 	str.w	r3, [r7, #2112]	@ 0x840
 8003056:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 800305a:	f6a3 0348 	subw	r3, r3, #2120	@ 0x848
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f8c7 383c 	str.w	r3, [r7, #2108]	@ 0x83c
    path[count++] = (point_type){x, y};
 8003064:	f8d7 3844 	ldr.w	r3, [r7, #2116]	@ 0x844
 8003068:	1c5a      	adds	r2, r3, #1
 800306a:	f8c7 2844 	str.w	r2, [r7, #2116]	@ 0x844
 800306e:	f607 0248 	addw	r2, r7, #2120	@ 0x848
 8003072:	f5a2 6202 	sub.w	r2, r2, #2080	@ 0x820
 8003076:	f8d7 1840 	ldr.w	r1, [r7, #2112]	@ 0x840
 800307a:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
 800307e:	f607 0248 	addw	r2, r7, #2120	@ 0x848
 8003082:	f5a2 6202 	sub.w	r2, r2, #2080	@ 0x820
 8003086:	00db      	lsls	r3, r3, #3
 8003088:	4413      	add	r3, r2
 800308a:	f8d7 283c 	ldr.w	r2, [r7, #2108]	@ 0x83c
 800308e:	605a      	str	r2, [r3, #4]

    while (x != mouse->x || y != mouse->y)
 8003090:	e04f      	b.n	8003132 <goToOptimal+0x16e>
    {
        point_type p = maze[y][x].previous_point;
 8003092:	f8d7 283c 	ldr.w	r2, [r7, #2108]	@ 0x83c
 8003096:	4613      	mov	r3, r2
 8003098:	009b      	lsls	r3, r3, #2
 800309a:	4413      	add	r3, r2
 800309c:	019b      	lsls	r3, r3, #6
 800309e:	461a      	mov	r2, r3
 80030a0:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80030a4:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	1899      	adds	r1, r3, r2
 80030ac:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80030b0:	f5a3 6003 	sub.w	r0, r3, #2096	@ 0x830
 80030b4:	f8d7 2840 	ldr.w	r2, [r7, #2112]	@ 0x840
 80030b8:	4613      	mov	r3, r2
 80030ba:	009b      	lsls	r3, r3, #2
 80030bc:	4413      	add	r3, r2
 80030be:	009b      	lsls	r3, r3, #2
 80030c0:	440b      	add	r3, r1
 80030c2:	4602      	mov	r2, r0
 80030c4:	3304      	adds	r3, #4
 80030c6:	e893 0003 	ldmia.w	r3, {r0, r1}
 80030ca:	e882 0003 	stmia.w	r2, {r0, r1}

        if (p.x == -1 || p.y == -1) break;
 80030ce:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80030d2:	f5a3 6303 	sub.w	r3, r3, #2096	@ 0x830
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030dc:	d03d      	beq.n	800315a <goToOptimal+0x196>
 80030de:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80030e2:	f5a3 6303 	sub.w	r3, r3, #2096	@ 0x830
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030ec:	d035      	beq.n	800315a <goToOptimal+0x196>

        path[count++] = p;
 80030ee:	f8d7 3844 	ldr.w	r3, [r7, #2116]	@ 0x844
 80030f2:	1c5a      	adds	r2, r3, #1
 80030f4:	f8c7 2844 	str.w	r2, [r7, #2116]	@ 0x844
 80030f8:	f607 0248 	addw	r2, r7, #2120	@ 0x848
 80030fc:	f5a2 6202 	sub.w	r2, r2, #2080	@ 0x820
 8003100:	f607 0148 	addw	r1, r7, #2120	@ 0x848
 8003104:	f5a1 6103 	sub.w	r1, r1, #2096	@ 0x830
 8003108:	00db      	lsls	r3, r3, #3
 800310a:	4413      	add	r3, r2
 800310c:	460a      	mov	r2, r1
 800310e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003112:	e883 0003 	stmia.w	r3, {r0, r1}
        x = p.x;
 8003116:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 800311a:	f5a3 6303 	sub.w	r3, r3, #2096	@ 0x830
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f8c7 3840 	str.w	r3, [r7, #2112]	@ 0x840
        y = p.y;
 8003124:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8003128:	f5a3 6303 	sub.w	r3, r3, #2096	@ 0x830
 800312c:	685b      	ldr	r3, [r3, #4]
 800312e:	f8c7 383c 	str.w	r3, [r7, #2108]	@ 0x83c
    while (x != mouse->x || y != mouse->y)
 8003132:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8003136:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	685b      	ldr	r3, [r3, #4]
 800313e:	f8d7 2840 	ldr.w	r2, [r7, #2112]	@ 0x840
 8003142:	429a      	cmp	r2, r3
 8003144:	d1a5      	bne.n	8003092 <goToOptimal+0xce>
 8003146:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 800314a:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	689b      	ldr	r3, [r3, #8]
 8003152:	f8d7 283c 	ldr.w	r2, [r7, #2108]	@ 0x83c
 8003156:	429a      	cmp	r2, r3
 8003158:	d19b      	bne.n	8003092 <goToOptimal+0xce>
    }

    for (int i = count - 2; i >= 0; i--)
 800315a:	f8d7 3844 	ldr.w	r3, [r7, #2116]	@ 0x844
 800315e:	3b02      	subs	r3, #2
 8003160:	f8c7 3838 	str.w	r3, [r7, #2104]	@ 0x838
 8003164:	e096      	b.n	8003294 <goToOptimal+0x2d0>
    {
        point_type next = path[i];
 8003166:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 800316a:	f6a3 0138 	subw	r1, r3, #2104	@ 0x838
 800316e:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8003172:	f5a3 6202 	sub.w	r2, r3, #2080	@ 0x820
 8003176:	f8d7 3838 	ldr.w	r3, [r7, #2104]	@ 0x838
 800317a:	460c      	mov	r4, r1
 800317c:	00db      	lsls	r3, r3, #3
 800317e:	4413      	add	r3, r2
 8003180:	e893 0003 	ldmia.w	r3, {r0, r1}
 8003184:	e884 0003 	stmia.w	r4, {r0, r1}
        int dx = next.x - mouse->x;
 8003188:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 800318c:	f6a3 0338 	subw	r3, r3, #2104	@ 0x838
 8003190:	681a      	ldr	r2, [r3, #0]
 8003192:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8003196:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	685b      	ldr	r3, [r3, #4]
 800319e:	1ad3      	subs	r3, r2, r3
 80031a0:	f8c7 382c 	str.w	r3, [r7, #2092]	@ 0x82c
        int dy = next.y - mouse->y;
 80031a4:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80031a8:	f6a3 0338 	subw	r3, r3, #2104	@ 0x838
 80031ac:	685a      	ldr	r2, [r3, #4]
 80031ae:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80031b2:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	689b      	ldr	r3, [r3, #8]
 80031ba:	1ad3      	subs	r3, r2, r3
 80031bc:	f8c7 3828 	str.w	r3, [r7, #2088]	@ 0x828

        int dir = -1; // 0=N, 1=E, 2=S, 3=W
 80031c0:	f04f 33ff 	mov.w	r3, #4294967295
 80031c4:	f8c7 3834 	str.w	r3, [r7, #2100]	@ 0x834
        if      (dx ==  0 && dy == -1) dir = 0; // North
 80031c8:	f8d7 382c 	ldr.w	r3, [r7, #2092]	@ 0x82c
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d108      	bne.n	80031e2 <goToOptimal+0x21e>
 80031d0:	f8d7 3828 	ldr.w	r3, [r7, #2088]	@ 0x828
 80031d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031d8:	d103      	bne.n	80031e2 <goToOptimal+0x21e>
 80031da:	2300      	movs	r3, #0
 80031dc:	f8c7 3834 	str.w	r3, [r7, #2100]	@ 0x834
 80031e0:	e023      	b.n	800322a <goToOptimal+0x266>
        else if (dx ==  1 && dy ==  0) dir = 1; // East
 80031e2:	f8d7 382c 	ldr.w	r3, [r7, #2092]	@ 0x82c
 80031e6:	2b01      	cmp	r3, #1
 80031e8:	d107      	bne.n	80031fa <goToOptimal+0x236>
 80031ea:	f8d7 3828 	ldr.w	r3, [r7, #2088]	@ 0x828
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d103      	bne.n	80031fa <goToOptimal+0x236>
 80031f2:	2301      	movs	r3, #1
 80031f4:	f8c7 3834 	str.w	r3, [r7, #2100]	@ 0x834
 80031f8:	e017      	b.n	800322a <goToOptimal+0x266>
        else if (dx ==  0 && dy ==  1) dir = 2; // South
 80031fa:	f8d7 382c 	ldr.w	r3, [r7, #2092]	@ 0x82c
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d107      	bne.n	8003212 <goToOptimal+0x24e>
 8003202:	f8d7 3828 	ldr.w	r3, [r7, #2088]	@ 0x828
 8003206:	2b01      	cmp	r3, #1
 8003208:	d103      	bne.n	8003212 <goToOptimal+0x24e>
 800320a:	2302      	movs	r3, #2
 800320c:	f8c7 3834 	str.w	r3, [r7, #2100]	@ 0x834
 8003210:	e00b      	b.n	800322a <goToOptimal+0x266>
        else if (dx == -1 && dy ==  0) dir = 3; // West
 8003212:	f8d7 382c 	ldr.w	r3, [r7, #2092]	@ 0x82c
 8003216:	f1b3 3fff 	cmp.w	r3, #4294967295
 800321a:	d106      	bne.n	800322a <goToOptimal+0x266>
 800321c:	f8d7 3828 	ldr.w	r3, [r7, #2088]	@ 0x828
 8003220:	2b00      	cmp	r3, #0
 8003222:	d102      	bne.n	800322a <goToOptimal+0x266>
 8003224:	2303      	movs	r3, #3
 8003226:	f8c7 3834 	str.w	r3, [r7, #2100]	@ 0x834

        if (dir != -1)
 800322a:	f8d7 3834 	ldr.w	r3, [r7, #2100]	@ 0x834
 800322e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003232:	d02a      	beq.n	800328a <goToOptimal+0x2c6>
        {
            rotateTo(mouse, (float)dir + 1);
 8003234:	f8d7 3834 	ldr.w	r3, [r7, #2100]	@ 0x834
 8003238:	ee07 3a90 	vmov	s15, r3
 800323c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003240:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003244:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003248:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 800324c:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 8003250:	eeb0 0a67 	vmov.f32	s0, s15
 8003254:	6818      	ldr	r0, [r3, #0]
 8003256:	f7fe fed1 	bl	8001ffc <rotateTo>
            forward(maze, mouse);
 800325a:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 800325e:	f5a3 6204 	sub.w	r2, r3, #2112	@ 0x840
 8003262:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8003266:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 800326a:	6811      	ldr	r1, [r2, #0]
 800326c:	6818      	ldr	r0, [r3, #0]
 800326e:	f7fe fd35 	bl	8001cdc <forward>

            setWall(maze, mouse);
 8003272:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8003276:	f5a3 6204 	sub.w	r2, r3, #2112	@ 0x840
 800327a:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 800327e:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8003282:	6811      	ldr	r1, [r2, #0]
 8003284:	6818      	ldr	r0, [r3, #0]
 8003286:	f7fe ff76 	bl	8002176 <setWall>
    for (int i = count - 2; i >= 0; i--)
 800328a:	f8d7 3838 	ldr.w	r3, [r7, #2104]	@ 0x838
 800328e:	3b01      	subs	r3, #1
 8003290:	f8c7 3838 	str.w	r3, [r7, #2104]	@ 0x838
 8003294:	f8d7 3838 	ldr.w	r3, [r7, #2104]	@ 0x838
 8003298:	2b00      	cmp	r3, #0
 800329a:	f6bf af64 	bge.w	8003166 <goToOptimal+0x1a2>
 800329e:	e000      	b.n	80032a2 <goToOptimal+0x2de>
    if (total_cost == -1) return;
 80032a0:	bf00      	nop
        }
    }
}
 80032a2:	f607 074c 	addw	r7, r7, #2124	@ 0x84c
 80032a6:	46bd      	mov	sp, r7
 80032a8:	bd90      	pop	{r4, r7, pc}
	...

080032ac <MPU6050_Init>:
extern float angle;

int16_t samples = 0, gyro_x_offset, gyro_y_offset, gyro_z_offset;

void MPU6050_Init (void)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b086      	sub	sp, #24
 80032b0:	af04      	add	r7, sp, #16
	uint8_t check;
	uint8_t Data;
	// check device ID WHO_AM_I
	HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR,WHO_AM_I_REG,1, &check, 1, timeOut);
 80032b2:	2364      	movs	r3, #100	@ 0x64
 80032b4:	9302      	str	r3, [sp, #8]
 80032b6:	2301      	movs	r3, #1
 80032b8:	9301      	str	r3, [sp, #4]
 80032ba:	1dfb      	adds	r3, r7, #7
 80032bc:	9300      	str	r3, [sp, #0]
 80032be:	2301      	movs	r3, #1
 80032c0:	2275      	movs	r2, #117	@ 0x75
 80032c2:	21d0      	movs	r1, #208	@ 0xd0
 80032c4:	482e      	ldr	r0, [pc, #184]	@ (8003380 <MPU6050_Init+0xd4>)
 80032c6:	f002 fe9d 	bl	8006004 <HAL_I2C_Mem_Read>
	if (check == 104)  // 0x68 will be returned by the sensor if everything goes well
 80032ca:	79fb      	ldrb	r3, [r7, #7]
 80032cc:	2b68      	cmp	r3, #104	@ 0x68
 80032ce:	d153      	bne.n	8003378 <MPU6050_Init+0xcc>
	{
		// power management register 0X6B we should write all 0's to wake the sensor up
		Data = 0x01;//0x00
 80032d0:	2301      	movs	r3, #1
 80032d2:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, PWR_MGMT_1_REG, 1,&Data, 1, timeOut);
 80032d4:	2364      	movs	r3, #100	@ 0x64
 80032d6:	9302      	str	r3, [sp, #8]
 80032d8:	2301      	movs	r3, #1
 80032da:	9301      	str	r3, [sp, #4]
 80032dc:	1dbb      	adds	r3, r7, #6
 80032de:	9300      	str	r3, [sp, #0]
 80032e0:	2301      	movs	r3, #1
 80032e2:	226b      	movs	r2, #107	@ 0x6b
 80032e4:	21d0      	movs	r1, #208	@ 0xd0
 80032e6:	4826      	ldr	r0, [pc, #152]	@ (8003380 <MPU6050_Init+0xd4>)
 80032e8:	f002 fd92 	bl	8005e10 <HAL_I2C_Mem_Write>

		// Set DATA RATE of 1KHz by writing SMPLRT_DIV register
		Data = 0x07;
 80032ec:	2307      	movs	r3, #7
 80032ee:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, timeOut);
 80032f0:	2364      	movs	r3, #100	@ 0x64
 80032f2:	9302      	str	r3, [sp, #8]
 80032f4:	2301      	movs	r3, #1
 80032f6:	9301      	str	r3, [sp, #4]
 80032f8:	1dbb      	adds	r3, r7, #6
 80032fa:	9300      	str	r3, [sp, #0]
 80032fc:	2301      	movs	r3, #1
 80032fe:	2219      	movs	r2, #25
 8003300:	21d0      	movs	r1, #208	@ 0xd0
 8003302:	481f      	ldr	r0, [pc, #124]	@ (8003380 <MPU6050_Init+0xd4>)
 8003304:	f002 fd84 	bl	8005e10 <HAL_I2C_Mem_Write>
		// Set accelerometer configuration in ACCEL_CONFIG Register
		// XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  2g  ~  0000 0000  ~ 0x00 16,384
		// XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  4g  ~  0000 1000  ~ 0x08 8192
		// XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  8g  ~  0001 0000  ~ 0x10 4096
		// XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  16g ~  0001 1000  ~ 0x18 2048
		Data = 0x08;
 8003308:	2308      	movs	r3, #8
 800330a:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, timeOut);
 800330c:	2364      	movs	r3, #100	@ 0x64
 800330e:	9302      	str	r3, [sp, #8]
 8003310:	2301      	movs	r3, #1
 8003312:	9301      	str	r3, [sp, #4]
 8003314:	1dbb      	adds	r3, r7, #6
 8003316:	9300      	str	r3, [sp, #0]
 8003318:	2301      	movs	r3, #1
 800331a:	221c      	movs	r2, #28
 800331c:	21d0      	movs	r1, #208	@ 0xd0
 800331e:	4818      	ldr	r0, [pc, #96]	@ (8003380 <MPU6050_Init+0xd4>)
 8003320:	f002 fd76 	bl	8005e10 <HAL_I2C_Mem_Write>

		Data = 0x05;
 8003324:	2305      	movs	r3, #5
 8003326:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, ACCEL_CONFIG_REG_2, 1,&Data, 1, timeOut);
 8003328:	2364      	movs	r3, #100	@ 0x64
 800332a:	9302      	str	r3, [sp, #8]
 800332c:	2301      	movs	r3, #1
 800332e:	9301      	str	r3, [sp, #4]
 8003330:	1dbb      	adds	r3, r7, #6
 8003332:	9300      	str	r3, [sp, #0]
 8003334:	2301      	movs	r3, #1
 8003336:	221d      	movs	r2, #29
 8003338:	21d0      	movs	r1, #208	@ 0xd0
 800333a:	4811      	ldr	r0, [pc, #68]	@ (8003380 <MPU6050_Init+0xd4>)
 800333c:	f002 fd68 	bl	8005e10 <HAL_I2C_Mem_Write>
		// Set Gyroscopic configuration in GYRO_CONFIG Register
		// XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 ->  250 /s      ~  0000 0000  ~ 0x00 131
		// XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=1 ->  500 /s      ~  0000 1000  ~ 0x08 65.5
		// XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=2 ->  1000 /s   ~  0001 0000  ~ 0x10 32.8
		// XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=3 ->  2000 /s   ~  0001 1000  ~ 0x18 16.4
		Data = 0x08;
 8003340:	2308      	movs	r3, #8
 8003342:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, timeOut);
 8003344:	2364      	movs	r3, #100	@ 0x64
 8003346:	9302      	str	r3, [sp, #8]
 8003348:	2301      	movs	r3, #1
 800334a:	9301      	str	r3, [sp, #4]
 800334c:	1dbb      	adds	r3, r7, #6
 800334e:	9300      	str	r3, [sp, #0]
 8003350:	2301      	movs	r3, #1
 8003352:	221b      	movs	r2, #27
 8003354:	21d0      	movs	r1, #208	@ 0xd0
 8003356:	480a      	ldr	r0, [pc, #40]	@ (8003380 <MPU6050_Init+0xd4>)
 8003358:	f002 fd5a 	bl	8005e10 <HAL_I2C_Mem_Write>
		Data = 0x05;
 800335c:	2305      	movs	r3, #5
 800335e:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, CONFIG_REG, 1,&Data, 1, timeOut);
 8003360:	2364      	movs	r3, #100	@ 0x64
 8003362:	9302      	str	r3, [sp, #8]
 8003364:	2301      	movs	r3, #1
 8003366:	9301      	str	r3, [sp, #4]
 8003368:	1dbb      	adds	r3, r7, #6
 800336a:	9300      	str	r3, [sp, #0]
 800336c:	2301      	movs	r3, #1
 800336e:	221a      	movs	r2, #26
 8003370:	21d0      	movs	r1, #208	@ 0xd0
 8003372:	4803      	ldr	r0, [pc, #12]	@ (8003380 <MPU6050_Init+0xd4>)
 8003374:	f002 fd4c 	bl	8005e10 <HAL_I2C_Mem_Write>
	}

}
 8003378:	bf00      	nop
 800337a:	3708      	adds	r7, #8
 800337c:	46bd      	mov	sp, r7
 800337e:	bd80      	pop	{r7, pc}
 8003380:	200001f4 	.word	0x200001f4

08003384 <MPU6050_Read_Data>:

void MPU6050_Read_Data(MPU6050_Raw *Raw){
 8003384:	b580      	push	{r7, lr}
 8003386:	b08c      	sub	sp, #48	@ 0x30
 8003388:	af04      	add	r7, sp, #16
 800338a:	6078      	str	r0, [r7, #4]

    uint8_t Rec_Data[14];
    HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 14, timeOut);
 800338c:	2364      	movs	r3, #100	@ 0x64
 800338e:	9302      	str	r3, [sp, #8]
 8003390:	230e      	movs	r3, #14
 8003392:	9301      	str	r3, [sp, #4]
 8003394:	f107 0308 	add.w	r3, r7, #8
 8003398:	9300      	str	r3, [sp, #0]
 800339a:	2301      	movs	r3, #1
 800339c:	223b      	movs	r2, #59	@ 0x3b
 800339e:	21d0      	movs	r1, #208	@ 0xd0
 80033a0:	487d      	ldr	r0, [pc, #500]	@ (8003598 <MPU6050_Read_Data+0x214>)
 80033a2:	f002 fe2f 	bl	8006004 <HAL_I2C_Mem_Read>

    Raw->Accel_X_RAW = (int16_t)(Rec_Data[0]  << 8 | Rec_Data [1]);
 80033a6:	7a3b      	ldrb	r3, [r7, #8]
 80033a8:	b21b      	sxth	r3, r3
 80033aa:	021b      	lsls	r3, r3, #8
 80033ac:	b21a      	sxth	r2, r3
 80033ae:	7a7b      	ldrb	r3, [r7, #9]
 80033b0:	b21b      	sxth	r3, r3
 80033b2:	4313      	orrs	r3, r2
 80033b4:	b21a      	sxth	r2, r3
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	801a      	strh	r2, [r3, #0]
    Raw->Accel_Y_RAW = (int16_t)(Rec_Data[2]  << 8 | Rec_Data [3]);
 80033ba:	7abb      	ldrb	r3, [r7, #10]
 80033bc:	b21b      	sxth	r3, r3
 80033be:	021b      	lsls	r3, r3, #8
 80033c0:	b21a      	sxth	r2, r3
 80033c2:	7afb      	ldrb	r3, [r7, #11]
 80033c4:	b21b      	sxth	r3, r3
 80033c6:	4313      	orrs	r3, r2
 80033c8:	b21a      	sxth	r2, r3
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	805a      	strh	r2, [r3, #2]
    Raw->Accel_Z_RAW = (int16_t)(Rec_Data[4]  << 8 | Rec_Data [5]);
 80033ce:	7b3b      	ldrb	r3, [r7, #12]
 80033d0:	b21b      	sxth	r3, r3
 80033d2:	021b      	lsls	r3, r3, #8
 80033d4:	b21a      	sxth	r2, r3
 80033d6:	7b7b      	ldrb	r3, [r7, #13]
 80033d8:	b21b      	sxth	r3, r3
 80033da:	4313      	orrs	r3, r2
 80033dc:	b21a      	sxth	r2, r3
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	809a      	strh	r2, [r3, #4]
    Raw->Temp        = (int16_t)(Rec_Data[6]  << 8 | Rec_Data [7]);
 80033e2:	7bbb      	ldrb	r3, [r7, #14]
 80033e4:	b21b      	sxth	r3, r3
 80033e6:	021b      	lsls	r3, r3, #8
 80033e8:	b21a      	sxth	r2, r3
 80033ea:	7bfb      	ldrb	r3, [r7, #15]
 80033ec:	b21b      	sxth	r3, r3
 80033ee:	4313      	orrs	r3, r2
 80033f0:	b21b      	sxth	r3, r3
 80033f2:	ee07 3a90 	vmov	s15, r3
 80033f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
    Raw->Gyro_X_RAW  = (int16_t)(Rec_Data[8]  << 8 | Rec_Data [9]);
 8003400:	7c3b      	ldrb	r3, [r7, #16]
 8003402:	b21b      	sxth	r3, r3
 8003404:	021b      	lsls	r3, r3, #8
 8003406:	b21a      	sxth	r2, r3
 8003408:	7c7b      	ldrb	r3, [r7, #17]
 800340a:	b21b      	sxth	r3, r3
 800340c:	4313      	orrs	r3, r2
 800340e:	b21a      	sxth	r2, r3
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	829a      	strh	r2, [r3, #20]
    Raw->Gyro_Y_RAW  = (int16_t)(Rec_Data[10] << 8 | Rec_Data [11]);
 8003414:	7cbb      	ldrb	r3, [r7, #18]
 8003416:	b21b      	sxth	r3, r3
 8003418:	021b      	lsls	r3, r3, #8
 800341a:	b21a      	sxth	r2, r3
 800341c:	7cfb      	ldrb	r3, [r7, #19]
 800341e:	b21b      	sxth	r3, r3
 8003420:	4313      	orrs	r3, r2
 8003422:	b21a      	sxth	r2, r3
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	82da      	strh	r2, [r3, #22]
    Raw->Gyro_Z_RAW  = (int16_t)(Rec_Data[12] << 8 | Rec_Data [13]);
 8003428:	7d3b      	ldrb	r3, [r7, #20]
 800342a:	b21b      	sxth	r3, r3
 800342c:	021b      	lsls	r3, r3, #8
 800342e:	b21a      	sxth	r2, r3
 8003430:	7d7b      	ldrb	r3, [r7, #21]
 8003432:	b21b      	sxth	r3, r3
 8003434:	4313      	orrs	r3, r2
 8003436:	b21a      	sxth	r2, r3
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	831a      	strh	r2, [r3, #24]

    Raw->Ax = Raw->Accel_X_RAW/8192.0;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003442:	4618      	mov	r0, r3
 8003444:	f7fd f86e 	bl	8000524 <__aeabi_i2d>
 8003448:	f04f 0200 	mov.w	r2, #0
 800344c:	4b53      	ldr	r3, [pc, #332]	@ (800359c <MPU6050_Read_Data+0x218>)
 800344e:	f7fd f9fd 	bl	800084c <__aeabi_ddiv>
 8003452:	4602      	mov	r2, r0
 8003454:	460b      	mov	r3, r1
 8003456:	4610      	mov	r0, r2
 8003458:	4619      	mov	r1, r3
 800345a:	f7fd fba5 	bl	8000ba8 <__aeabi_d2f>
 800345e:	4602      	mov	r2, r0
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	609a      	str	r2, [r3, #8]
    Raw->Ay = Raw->Accel_Y_RAW/8192.0;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800346a:	4618      	mov	r0, r3
 800346c:	f7fd f85a 	bl	8000524 <__aeabi_i2d>
 8003470:	f04f 0200 	mov.w	r2, #0
 8003474:	4b49      	ldr	r3, [pc, #292]	@ (800359c <MPU6050_Read_Data+0x218>)
 8003476:	f7fd f9e9 	bl	800084c <__aeabi_ddiv>
 800347a:	4602      	mov	r2, r0
 800347c:	460b      	mov	r3, r1
 800347e:	4610      	mov	r0, r2
 8003480:	4619      	mov	r1, r3
 8003482:	f7fd fb91 	bl	8000ba8 <__aeabi_d2f>
 8003486:	4602      	mov	r2, r0
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	60da      	str	r2, [r3, #12]
    Raw->Az = Raw->Accel_Z_RAW/8192.0;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8003492:	4618      	mov	r0, r3
 8003494:	f7fd f846 	bl	8000524 <__aeabi_i2d>
 8003498:	f04f 0200 	mov.w	r2, #0
 800349c:	4b3f      	ldr	r3, [pc, #252]	@ (800359c <MPU6050_Read_Data+0x218>)
 800349e:	f7fd f9d5 	bl	800084c <__aeabi_ddiv>
 80034a2:	4602      	mov	r2, r0
 80034a4:	460b      	mov	r3, r1
 80034a6:	4610      	mov	r0, r2
 80034a8:	4619      	mov	r1, r3
 80034aa:	f7fd fb7d 	bl	8000ba8 <__aeabi_d2f>
 80034ae:	4602      	mov	r2, r0
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	611a      	str	r2, [r3, #16]

    // --- BC 1: KH NHIU OFFSET TRC ---
    if(samples < 32) {
 80034b4:	4b3a      	ldr	r3, [pc, #232]	@ (80035a0 <MPU6050_Read_Data+0x21c>)
 80034b6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80034ba:	2b1f      	cmp	r3, #31
 80034bc:	dc09      	bgt.n	80034d2 <MPU6050_Read_Data+0x14e>
        samples++;
 80034be:	4b38      	ldr	r3, [pc, #224]	@ (80035a0 <MPU6050_Read_Data+0x21c>)
 80034c0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80034c4:	b29b      	uxth	r3, r3
 80034c6:	3301      	adds	r3, #1
 80034c8:	b29b      	uxth	r3, r3
 80034ca:	b21a      	sxth	r2, r3
 80034cc:	4b34      	ldr	r3, [pc, #208]	@ (80035a0 <MPU6050_Read_Data+0x21c>)
 80034ce:	801a      	strh	r2, [r3, #0]
        return;
 80034d0:	e0fe      	b.n	80036d0 <MPU6050_Read_Data+0x34c>
    } else if(samples < 64) {
 80034d2:	4b33      	ldr	r3, [pc, #204]	@ (80035a0 <MPU6050_Read_Data+0x21c>)
 80034d4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80034d8:	2b3f      	cmp	r3, #63	@ 0x3f
 80034da:	dc30      	bgt.n	800353e <MPU6050_Read_Data+0x1ba>
        gyro_x_offset += Raw->Gyro_X_RAW;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80034e2:	b29a      	uxth	r2, r3
 80034e4:	4b2f      	ldr	r3, [pc, #188]	@ (80035a4 <MPU6050_Read_Data+0x220>)
 80034e6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80034ea:	b29b      	uxth	r3, r3
 80034ec:	4413      	add	r3, r2
 80034ee:	b29b      	uxth	r3, r3
 80034f0:	b21a      	sxth	r2, r3
 80034f2:	4b2c      	ldr	r3, [pc, #176]	@ (80035a4 <MPU6050_Read_Data+0x220>)
 80034f4:	801a      	strh	r2, [r3, #0]
        gyro_y_offset += Raw->Gyro_Y_RAW;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 80034fc:	b29a      	uxth	r2, r3
 80034fe:	4b2a      	ldr	r3, [pc, #168]	@ (80035a8 <MPU6050_Read_Data+0x224>)
 8003500:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003504:	b29b      	uxth	r3, r3
 8003506:	4413      	add	r3, r2
 8003508:	b29b      	uxth	r3, r3
 800350a:	b21a      	sxth	r2, r3
 800350c:	4b26      	ldr	r3, [pc, #152]	@ (80035a8 <MPU6050_Read_Data+0x224>)
 800350e:	801a      	strh	r2, [r3, #0]
        gyro_z_offset += Raw->Gyro_Z_RAW;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 8003516:	b29a      	uxth	r2, r3
 8003518:	4b24      	ldr	r3, [pc, #144]	@ (80035ac <MPU6050_Read_Data+0x228>)
 800351a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800351e:	b29b      	uxth	r3, r3
 8003520:	4413      	add	r3, r2
 8003522:	b29b      	uxth	r3, r3
 8003524:	b21a      	sxth	r2, r3
 8003526:	4b21      	ldr	r3, [pc, #132]	@ (80035ac <MPU6050_Read_Data+0x228>)
 8003528:	801a      	strh	r2, [r3, #0]
        samples++;
 800352a:	4b1d      	ldr	r3, [pc, #116]	@ (80035a0 <MPU6050_Read_Data+0x21c>)
 800352c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003530:	b29b      	uxth	r3, r3
 8003532:	3301      	adds	r3, #1
 8003534:	b29b      	uxth	r3, r3
 8003536:	b21a      	sxth	r2, r3
 8003538:	4b19      	ldr	r3, [pc, #100]	@ (80035a0 <MPU6050_Read_Data+0x21c>)
 800353a:	801a      	strh	r2, [r3, #0]
        return;
 800353c:	e0c8      	b.n	80036d0 <MPU6050_Read_Data+0x34c>
    } else if(samples == 64) {
 800353e:	4b18      	ldr	r3, [pc, #96]	@ (80035a0 <MPU6050_Read_Data+0x21c>)
 8003540:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003544:	2b40      	cmp	r3, #64	@ 0x40
 8003546:	d133      	bne.n	80035b0 <MPU6050_Read_Data+0x22c>
        gyro_x_offset /= 32;
 8003548:	4b16      	ldr	r3, [pc, #88]	@ (80035a4 <MPU6050_Read_Data+0x220>)
 800354a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800354e:	2b00      	cmp	r3, #0
 8003550:	da00      	bge.n	8003554 <MPU6050_Read_Data+0x1d0>
 8003552:	331f      	adds	r3, #31
 8003554:	115b      	asrs	r3, r3, #5
 8003556:	b21a      	sxth	r2, r3
 8003558:	4b12      	ldr	r3, [pc, #72]	@ (80035a4 <MPU6050_Read_Data+0x220>)
 800355a:	801a      	strh	r2, [r3, #0]
        gyro_y_offset /= 32;
 800355c:	4b12      	ldr	r3, [pc, #72]	@ (80035a8 <MPU6050_Read_Data+0x224>)
 800355e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003562:	2b00      	cmp	r3, #0
 8003564:	da00      	bge.n	8003568 <MPU6050_Read_Data+0x1e4>
 8003566:	331f      	adds	r3, #31
 8003568:	115b      	asrs	r3, r3, #5
 800356a:	b21a      	sxth	r2, r3
 800356c:	4b0e      	ldr	r3, [pc, #56]	@ (80035a8 <MPU6050_Read_Data+0x224>)
 800356e:	801a      	strh	r2, [r3, #0]
        gyro_z_offset /= 32;
 8003570:	4b0e      	ldr	r3, [pc, #56]	@ (80035ac <MPU6050_Read_Data+0x228>)
 8003572:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003576:	2b00      	cmp	r3, #0
 8003578:	da00      	bge.n	800357c <MPU6050_Read_Data+0x1f8>
 800357a:	331f      	adds	r3, #31
 800357c:	115b      	asrs	r3, r3, #5
 800357e:	b21a      	sxth	r2, r3
 8003580:	4b0a      	ldr	r3, [pc, #40]	@ (80035ac <MPU6050_Read_Data+0x228>)
 8003582:	801a      	strh	r2, [r3, #0]
        samples++;
 8003584:	4b06      	ldr	r3, [pc, #24]	@ (80035a0 <MPU6050_Read_Data+0x21c>)
 8003586:	f9b3 3000 	ldrsh.w	r3, [r3]
 800358a:	b29b      	uxth	r3, r3
 800358c:	3301      	adds	r3, #1
 800358e:	b29b      	uxth	r3, r3
 8003590:	b21a      	sxth	r2, r3
 8003592:	4b03      	ldr	r3, [pc, #12]	@ (80035a0 <MPU6050_Read_Data+0x21c>)
 8003594:	801a      	strh	r2, [r3, #0]
 8003596:	e032      	b.n	80035fe <MPU6050_Read_Data+0x27a>
 8003598:	200001f4 	.word	0x200001f4
 800359c:	40c00000 	.word	0x40c00000
 80035a0:	200019a8 	.word	0x200019a8
 80035a4:	200019aa 	.word	0x200019aa
 80035a8:	200019ac 	.word	0x200019ac
 80035ac:	200019ae 	.word	0x200019ae
    } else {
        Raw->Gyro_X_RAW -= gyro_x_offset;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80035b6:	b29a      	uxth	r2, r3
 80035b8:	4b47      	ldr	r3, [pc, #284]	@ (80036d8 <MPU6050_Read_Data+0x354>)
 80035ba:	f9b3 3000 	ldrsh.w	r3, [r3]
 80035be:	b29b      	uxth	r3, r3
 80035c0:	1ad3      	subs	r3, r2, r3
 80035c2:	b29b      	uxth	r3, r3
 80035c4:	b21a      	sxth	r2, r3
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	829a      	strh	r2, [r3, #20]
        Raw->Gyro_Y_RAW -= gyro_y_offset;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 80035d0:	b29a      	uxth	r2, r3
 80035d2:	4b42      	ldr	r3, [pc, #264]	@ (80036dc <MPU6050_Read_Data+0x358>)
 80035d4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80035d8:	b29b      	uxth	r3, r3
 80035da:	1ad3      	subs	r3, r2, r3
 80035dc:	b29b      	uxth	r3, r3
 80035de:	b21a      	sxth	r2, r3
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	82da      	strh	r2, [r3, #22]
        Raw->Gyro_Z_RAW -= gyro_z_offset;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 80035ea:	b29a      	uxth	r2, r3
 80035ec:	4b3c      	ldr	r3, [pc, #240]	@ (80036e0 <MPU6050_Read_Data+0x35c>)
 80035ee:	f9b3 3000 	ldrsh.w	r3, [r3]
 80035f2:	b29b      	uxth	r3, r3
 80035f4:	1ad3      	subs	r3, r2, r3
 80035f6:	b29b      	uxth	r3, r3
 80035f8:	b21a      	sxth	r2, r3
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	831a      	strh	r2, [r3, #24]
    }

    // --- BC 2: CHUYN I SANG /GIY (Sau khi  tr offset) ---
    // Cu hnh ca bn: FS_SEL=1 ->  500 /s -> chia 65.5
    Raw->Gx = Raw->Gyro_X_RAW/65.5f;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8003604:	ee07 3a90 	vmov	s15, r3
 8003608:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800360c:	eddf 6a35 	vldr	s13, [pc, #212]	@ 80036e4 <MPU6050_Read_Data+0x360>
 8003610:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	edc3 7a07 	vstr	s15, [r3, #28]
    Raw->Gy = Raw->Gyro_Y_RAW/65.5f;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8003620:	ee07 3a90 	vmov	s15, r3
 8003624:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003628:	eddf 6a2e 	vldr	s13, [pc, #184]	@ 80036e4 <MPU6050_Read_Data+0x360>
 800362c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	edc3 7a08 	vstr	s15, [r3, #32]
    Raw->Gz = Raw->Gyro_Z_RAW/65.5f;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 800363c:	ee07 3a90 	vmov	s15, r3
 8003640:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003644:	eddf 6a27 	vldr	s13, [pc, #156]	@ 80036e4 <MPU6050_Read_Data+0x360>
 8003648:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

    // --- BC 3: DEAD-BAND (Mo chng tri khi ng im) ---
    // B qua cc dao ng siu nh do rung ng c hoc nhiu in
    if (Raw->Gz > -1.0f && Raw->Gz < 1.0f) {
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8003658:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800365c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003660:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003664:	dd0d      	ble.n	8003682 <MPU6050_Read_Data+0x2fe>
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 800366c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003670:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003674:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003678:	d503      	bpl.n	8003682 <MPU6050_Read_Data+0x2fe>
        Raw->Gz = 0.0f;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	f04f 0200 	mov.w	r2, #0
 8003680:	625a      	str	r2, [r3, #36]	@ 0x24
    // --- BC 4: TCH PHN TNH GC ---
    // NU GI TRONG NGT TIM1: Bn phi thay dt bng chu k ngt.
    // V d ngt TIM1 gi 10ms 1 ln (100Hz) th: float dt = 0.01f;
    // Tm thi mnh vn  HAL_GetTick, nhng bn NN sa thnh hng s.
    static uint32_t lastTick = 0;
    uint32_t now = HAL_GetTick();
 8003682:	f001 ff59 	bl	8005538 <HAL_GetTick>
 8003686:	61f8      	str	r0, [r7, #28]
    float dt = (now - lastTick) / 1000.0f;
 8003688:	4b17      	ldr	r3, [pc, #92]	@ (80036e8 <MPU6050_Read_Data+0x364>)
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	69fa      	ldr	r2, [r7, #28]
 800368e:	1ad3      	subs	r3, r2, r3
 8003690:	ee07 3a90 	vmov	s15, r3
 8003694:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003698:	eddf 6a14 	vldr	s13, [pc, #80]	@ 80036ec <MPU6050_Read_Data+0x368>
 800369c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80036a0:	edc7 7a06 	vstr	s15, [r7, #24]
    lastTick = now;
 80036a4:	4a10      	ldr	r2, [pc, #64]	@ (80036e8 <MPU6050_Read_Data+0x364>)
 80036a6:	69fb      	ldr	r3, [r7, #28]
 80036a8:	6013      	str	r3, [r2, #0]

    Raw->YawChange += Raw->Gz * dt;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 80036b6:	edd7 7a06 	vldr	s15, [r7, #24]
 80036ba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80036be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
    angle = Raw->YawChange;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036cc:	4a08      	ldr	r2, [pc, #32]	@ (80036f0 <MPU6050_Read_Data+0x36c>)
 80036ce:	6013      	str	r3, [r2, #0]
}
 80036d0:	3720      	adds	r7, #32
 80036d2:	46bd      	mov	sp, r7
 80036d4:	bd80      	pop	{r7, pc}
 80036d6:	bf00      	nop
 80036d8:	200019aa 	.word	0x200019aa
 80036dc:	200019ac 	.word	0x200019ac
 80036e0:	200019ae 	.word	0x200019ae
 80036e4:	42830000 	.word	0x42830000
 80036e8:	200019b0 	.word	0x200019b0
 80036ec:	447a0000 	.word	0x447a0000
 80036f0:	200001f0 	.word	0x200001f0

080036f4 <ssd1306_Reset>:

#include <math.h>
#include <stdlib.h>
#include <string.h>  // For memcpy

void ssd1306_Reset(void) {
 80036f4:	b480      	push	{r7}
 80036f6:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 80036f8:	bf00      	nop
 80036fa:	46bd      	mov	sp, r7
 80036fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003700:	4770      	bx	lr
	...

08003704 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8003704:	b580      	push	{r7, lr}
 8003706:	b086      	sub	sp, #24
 8003708:	af04      	add	r7, sp, #16
 800370a:	4603      	mov	r3, r0
 800370c:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 800370e:	f04f 33ff 	mov.w	r3, #4294967295
 8003712:	9302      	str	r3, [sp, #8]
 8003714:	2301      	movs	r3, #1
 8003716:	9301      	str	r3, [sp, #4]
 8003718:	1dfb      	adds	r3, r7, #7
 800371a:	9300      	str	r3, [sp, #0]
 800371c:	2301      	movs	r3, #1
 800371e:	2200      	movs	r2, #0
 8003720:	2178      	movs	r1, #120	@ 0x78
 8003722:	4803      	ldr	r0, [pc, #12]	@ (8003730 <ssd1306_WriteCommand+0x2c>)
 8003724:	f002 fb74 	bl	8005e10 <HAL_I2C_Mem_Write>
}
 8003728:	bf00      	nop
 800372a:	3708      	adds	r7, #8
 800372c:	46bd      	mov	sp, r7
 800372e:	bd80      	pop	{r7, pc}
 8003730:	20000248 	.word	0x20000248

08003734 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8003734:	b580      	push	{r7, lr}
 8003736:	b086      	sub	sp, #24
 8003738:	af04      	add	r7, sp, #16
 800373a:	6078      	str	r0, [r7, #4]
 800373c:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	b29b      	uxth	r3, r3
 8003742:	f04f 32ff 	mov.w	r2, #4294967295
 8003746:	9202      	str	r2, [sp, #8]
 8003748:	9301      	str	r3, [sp, #4]
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	9300      	str	r3, [sp, #0]
 800374e:	2301      	movs	r3, #1
 8003750:	2240      	movs	r2, #64	@ 0x40
 8003752:	2178      	movs	r1, #120	@ 0x78
 8003754:	4803      	ldr	r0, [pc, #12]	@ (8003764 <ssd1306_WriteData+0x30>)
 8003756:	f002 fb5b 	bl	8005e10 <HAL_I2C_Mem_Write>
}
 800375a:	bf00      	nop
 800375c:	3708      	adds	r7, #8
 800375e:	46bd      	mov	sp, r7
 8003760:	bd80      	pop	{r7, pc}
 8003762:	bf00      	nop
 8003764:	20000248 	.word	0x20000248

08003768 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8003768:	b580      	push	{r7, lr}
 800376a:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 800376c:	f7ff ffc2 	bl	80036f4 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8003770:	2064      	movs	r0, #100	@ 0x64
 8003772:	f001 feed 	bl	8005550 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8003776:	2000      	movs	r0, #0
 8003778:	f000 f9d8 	bl	8003b2c <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 800377c:	2020      	movs	r0, #32
 800377e:	f7ff ffc1 	bl	8003704 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8003782:	2000      	movs	r0, #0
 8003784:	f7ff ffbe 	bl	8003704 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8003788:	20b0      	movs	r0, #176	@ 0xb0
 800378a:	f7ff ffbb 	bl	8003704 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 800378e:	20c8      	movs	r0, #200	@ 0xc8
 8003790:	f7ff ffb8 	bl	8003704 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8003794:	2000      	movs	r0, #0
 8003796:	f7ff ffb5 	bl	8003704 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 800379a:	2010      	movs	r0, #16
 800379c:	f7ff ffb2 	bl	8003704 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 80037a0:	2040      	movs	r0, #64	@ 0x40
 80037a2:	f7ff ffaf 	bl	8003704 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 80037a6:	20ff      	movs	r0, #255	@ 0xff
 80037a8:	f000 f9ac 	bl	8003b04 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 80037ac:	20a1      	movs	r0, #161	@ 0xa1
 80037ae:	f7ff ffa9 	bl	8003704 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 80037b2:	20a6      	movs	r0, #166	@ 0xa6
 80037b4:	f7ff ffa6 	bl	8003704 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 80037b8:	20a8      	movs	r0, #168	@ 0xa8
 80037ba:	f7ff ffa3 	bl	8003704 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
 80037be:	201f      	movs	r0, #31
 80037c0:	f7ff ffa0 	bl	8003704 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80037c4:	20a4      	movs	r0, #164	@ 0xa4
 80037c6:	f7ff ff9d 	bl	8003704 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 80037ca:	20d3      	movs	r0, #211	@ 0xd3
 80037cc:	f7ff ff9a 	bl	8003704 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 80037d0:	2000      	movs	r0, #0
 80037d2:	f7ff ff97 	bl	8003704 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80037d6:	20d5      	movs	r0, #213	@ 0xd5
 80037d8:	f7ff ff94 	bl	8003704 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 80037dc:	20f0      	movs	r0, #240	@ 0xf0
 80037de:	f7ff ff91 	bl	8003704 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80037e2:	20d9      	movs	r0, #217	@ 0xd9
 80037e4:	f7ff ff8e 	bl	8003704 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 80037e8:	2022      	movs	r0, #34	@ 0x22
 80037ea:	f7ff ff8b 	bl	8003704 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80037ee:	20da      	movs	r0, #218	@ 0xda
 80037f0:	f7ff ff88 	bl	8003704 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
 80037f4:	2002      	movs	r0, #2
 80037f6:	f7ff ff85 	bl	8003704 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 80037fa:	20db      	movs	r0, #219	@ 0xdb
 80037fc:	f7ff ff82 	bl	8003704 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8003800:	2020      	movs	r0, #32
 8003802:	f7ff ff7f 	bl	8003704 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8003806:	208d      	movs	r0, #141	@ 0x8d
 8003808:	f7ff ff7c 	bl	8003704 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 800380c:	2014      	movs	r0, #20
 800380e:	f7ff ff79 	bl	8003704 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8003812:	2001      	movs	r0, #1
 8003814:	f000 f98a 	bl	8003b2c <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8003818:	2000      	movs	r0, #0
 800381a:	f000 f80f 	bl	800383c <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 800381e:	f000 f825 	bl	800386c <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8003822:	4b05      	ldr	r3, [pc, #20]	@ (8003838 <ssd1306_Init+0xd0>)
 8003824:	2200      	movs	r2, #0
 8003826:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8003828:	4b03      	ldr	r3, [pc, #12]	@ (8003838 <ssd1306_Init+0xd0>)
 800382a:	2200      	movs	r2, #0
 800382c:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 800382e:	4b02      	ldr	r3, [pc, #8]	@ (8003838 <ssd1306_Init+0xd0>)
 8003830:	2201      	movs	r2, #1
 8003832:	711a      	strb	r2, [r3, #4]
}
 8003834:	bf00      	nop
 8003836:	bd80      	pop	{r7, pc}
 8003838:	20001bb4 	.word	0x20001bb4

0800383c <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 800383c:	b580      	push	{r7, lr}
 800383e:	b082      	sub	sp, #8
 8003840:	af00      	add	r7, sp, #0
 8003842:	4603      	mov	r3, r0
 8003844:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8003846:	79fb      	ldrb	r3, [r7, #7]
 8003848:	2b00      	cmp	r3, #0
 800384a:	d101      	bne.n	8003850 <ssd1306_Fill+0x14>
 800384c:	2300      	movs	r3, #0
 800384e:	e000      	b.n	8003852 <ssd1306_Fill+0x16>
 8003850:	23ff      	movs	r3, #255	@ 0xff
 8003852:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003856:	4619      	mov	r1, r3
 8003858:	4803      	ldr	r0, [pc, #12]	@ (8003868 <ssd1306_Fill+0x2c>)
 800385a:	f005 fd9f 	bl	800939c <memset>
}
 800385e:	bf00      	nop
 8003860:	3708      	adds	r7, #8
 8003862:	46bd      	mov	sp, r7
 8003864:	bd80      	pop	{r7, pc}
 8003866:	bf00      	nop
 8003868:	200019b4 	.word	0x200019b4

0800386c <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 800386c:	b580      	push	{r7, lr}
 800386e:	b082      	sub	sp, #8
 8003870:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8003872:	2300      	movs	r3, #0
 8003874:	71fb      	strb	r3, [r7, #7]
 8003876:	e016      	b.n	80038a6 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8003878:	79fb      	ldrb	r3, [r7, #7]
 800387a:	3b50      	subs	r3, #80	@ 0x50
 800387c:	b2db      	uxtb	r3, r3
 800387e:	4618      	mov	r0, r3
 8003880:	f7ff ff40 	bl	8003704 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8003884:	2000      	movs	r0, #0
 8003886:	f7ff ff3d 	bl	8003704 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 800388a:	2010      	movs	r0, #16
 800388c:	f7ff ff3a 	bl	8003704 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8003890:	79fb      	ldrb	r3, [r7, #7]
 8003892:	01db      	lsls	r3, r3, #7
 8003894:	4a08      	ldr	r2, [pc, #32]	@ (80038b8 <ssd1306_UpdateScreen+0x4c>)
 8003896:	4413      	add	r3, r2
 8003898:	2180      	movs	r1, #128	@ 0x80
 800389a:	4618      	mov	r0, r3
 800389c:	f7ff ff4a 	bl	8003734 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80038a0:	79fb      	ldrb	r3, [r7, #7]
 80038a2:	3301      	adds	r3, #1
 80038a4:	71fb      	strb	r3, [r7, #7]
 80038a6:	79fb      	ldrb	r3, [r7, #7]
 80038a8:	2b03      	cmp	r3, #3
 80038aa:	d9e5      	bls.n	8003878 <ssd1306_UpdateScreen+0xc>
    }
}
 80038ac:	bf00      	nop
 80038ae:	bf00      	nop
 80038b0:	3708      	adds	r7, #8
 80038b2:	46bd      	mov	sp, r7
 80038b4:	bd80      	pop	{r7, pc}
 80038b6:	bf00      	nop
 80038b8:	200019b4 	.word	0x200019b4

080038bc <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 80038bc:	b480      	push	{r7}
 80038be:	b083      	sub	sp, #12
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	4603      	mov	r3, r0
 80038c4:	71fb      	strb	r3, [r7, #7]
 80038c6:	460b      	mov	r3, r1
 80038c8:	71bb      	strb	r3, [r7, #6]
 80038ca:	4613      	mov	r3, r2
 80038cc:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80038ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	db3d      	blt.n	8003952 <ssd1306_DrawPixel+0x96>
 80038d6:	79bb      	ldrb	r3, [r7, #6]
 80038d8:	2b1f      	cmp	r3, #31
 80038da:	d83a      	bhi.n	8003952 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 80038dc:	797b      	ldrb	r3, [r7, #5]
 80038de:	2b01      	cmp	r3, #1
 80038e0:	d11a      	bne.n	8003918 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80038e2:	79fa      	ldrb	r2, [r7, #7]
 80038e4:	79bb      	ldrb	r3, [r7, #6]
 80038e6:	08db      	lsrs	r3, r3, #3
 80038e8:	b2d8      	uxtb	r0, r3
 80038ea:	4603      	mov	r3, r0
 80038ec:	01db      	lsls	r3, r3, #7
 80038ee:	4413      	add	r3, r2
 80038f0:	4a1b      	ldr	r2, [pc, #108]	@ (8003960 <ssd1306_DrawPixel+0xa4>)
 80038f2:	5cd3      	ldrb	r3, [r2, r3]
 80038f4:	b25a      	sxtb	r2, r3
 80038f6:	79bb      	ldrb	r3, [r7, #6]
 80038f8:	f003 0307 	and.w	r3, r3, #7
 80038fc:	2101      	movs	r1, #1
 80038fe:	fa01 f303 	lsl.w	r3, r1, r3
 8003902:	b25b      	sxtb	r3, r3
 8003904:	4313      	orrs	r3, r2
 8003906:	b259      	sxtb	r1, r3
 8003908:	79fa      	ldrb	r2, [r7, #7]
 800390a:	4603      	mov	r3, r0
 800390c:	01db      	lsls	r3, r3, #7
 800390e:	4413      	add	r3, r2
 8003910:	b2c9      	uxtb	r1, r1
 8003912:	4a13      	ldr	r2, [pc, #76]	@ (8003960 <ssd1306_DrawPixel+0xa4>)
 8003914:	54d1      	strb	r1, [r2, r3]
 8003916:	e01d      	b.n	8003954 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8003918:	79fa      	ldrb	r2, [r7, #7]
 800391a:	79bb      	ldrb	r3, [r7, #6]
 800391c:	08db      	lsrs	r3, r3, #3
 800391e:	b2d8      	uxtb	r0, r3
 8003920:	4603      	mov	r3, r0
 8003922:	01db      	lsls	r3, r3, #7
 8003924:	4413      	add	r3, r2
 8003926:	4a0e      	ldr	r2, [pc, #56]	@ (8003960 <ssd1306_DrawPixel+0xa4>)
 8003928:	5cd3      	ldrb	r3, [r2, r3]
 800392a:	b25a      	sxtb	r2, r3
 800392c:	79bb      	ldrb	r3, [r7, #6]
 800392e:	f003 0307 	and.w	r3, r3, #7
 8003932:	2101      	movs	r1, #1
 8003934:	fa01 f303 	lsl.w	r3, r1, r3
 8003938:	b25b      	sxtb	r3, r3
 800393a:	43db      	mvns	r3, r3
 800393c:	b25b      	sxtb	r3, r3
 800393e:	4013      	ands	r3, r2
 8003940:	b259      	sxtb	r1, r3
 8003942:	79fa      	ldrb	r2, [r7, #7]
 8003944:	4603      	mov	r3, r0
 8003946:	01db      	lsls	r3, r3, #7
 8003948:	4413      	add	r3, r2
 800394a:	b2c9      	uxtb	r1, r1
 800394c:	4a04      	ldr	r2, [pc, #16]	@ (8003960 <ssd1306_DrawPixel+0xa4>)
 800394e:	54d1      	strb	r1, [r2, r3]
 8003950:	e000      	b.n	8003954 <ssd1306_DrawPixel+0x98>
        return;
 8003952:	bf00      	nop
    }
}
 8003954:	370c      	adds	r7, #12
 8003956:	46bd      	mov	sp, r7
 8003958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395c:	4770      	bx	lr
 800395e:	bf00      	nop
 8003960:	200019b4 	.word	0x200019b4

08003964 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8003964:	b590      	push	{r4, r7, lr}
 8003966:	b089      	sub	sp, #36	@ 0x24
 8003968:	af00      	add	r7, sp, #0
 800396a:	4604      	mov	r4, r0
 800396c:	4638      	mov	r0, r7
 800396e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8003972:	4623      	mov	r3, r4
 8003974:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8003976:	7bfb      	ldrb	r3, [r7, #15]
 8003978:	2b1f      	cmp	r3, #31
 800397a:	d902      	bls.n	8003982 <ssd1306_WriteChar+0x1e>
 800397c:	7bfb      	ldrb	r3, [r7, #15]
 800397e:	2b7e      	cmp	r3, #126	@ 0x7e
 8003980:	d901      	bls.n	8003986 <ssd1306_WriteChar+0x22>
        return 0;
 8003982:	2300      	movs	r3, #0
 8003984:	e079      	b.n	8003a7a <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8003986:	68bb      	ldr	r3, [r7, #8]
 8003988:	2b00      	cmp	r3, #0
 800398a:	d005      	beq.n	8003998 <ssd1306_WriteChar+0x34>
 800398c:	68ba      	ldr	r2, [r7, #8]
 800398e:	7bfb      	ldrb	r3, [r7, #15]
 8003990:	3b20      	subs	r3, #32
 8003992:	4413      	add	r3, r2
 8003994:	781b      	ldrb	r3, [r3, #0]
 8003996:	e000      	b.n	800399a <ssd1306_WriteChar+0x36>
 8003998:	783b      	ldrb	r3, [r7, #0]
 800399a:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 800399c:	4b39      	ldr	r3, [pc, #228]	@ (8003a84 <ssd1306_WriteChar+0x120>)
 800399e:	881b      	ldrh	r3, [r3, #0]
 80039a0:	461a      	mov	r2, r3
 80039a2:	7dfb      	ldrb	r3, [r7, #23]
 80039a4:	4413      	add	r3, r2
 80039a6:	2b80      	cmp	r3, #128	@ 0x80
 80039a8:	dc06      	bgt.n	80039b8 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 80039aa:	4b36      	ldr	r3, [pc, #216]	@ (8003a84 <ssd1306_WriteChar+0x120>)
 80039ac:	885b      	ldrh	r3, [r3, #2]
 80039ae:	461a      	mov	r2, r3
 80039b0:	787b      	ldrb	r3, [r7, #1]
 80039b2:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 80039b4:	2b20      	cmp	r3, #32
 80039b6:	dd01      	ble.n	80039bc <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 80039b8:	2300      	movs	r3, #0
 80039ba:	e05e      	b.n	8003a7a <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 80039bc:	2300      	movs	r3, #0
 80039be:	61fb      	str	r3, [r7, #28]
 80039c0:	e04d      	b.n	8003a5e <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 80039c2:	687a      	ldr	r2, [r7, #4]
 80039c4:	7bfb      	ldrb	r3, [r7, #15]
 80039c6:	3b20      	subs	r3, #32
 80039c8:	7879      	ldrb	r1, [r7, #1]
 80039ca:	fb01 f303 	mul.w	r3, r1, r3
 80039ce:	4619      	mov	r1, r3
 80039d0:	69fb      	ldr	r3, [r7, #28]
 80039d2:	440b      	add	r3, r1
 80039d4:	005b      	lsls	r3, r3, #1
 80039d6:	4413      	add	r3, r2
 80039d8:	881b      	ldrh	r3, [r3, #0]
 80039da:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 80039dc:	2300      	movs	r3, #0
 80039de:	61bb      	str	r3, [r7, #24]
 80039e0:	e036      	b.n	8003a50 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 80039e2:	693a      	ldr	r2, [r7, #16]
 80039e4:	69bb      	ldr	r3, [r7, #24]
 80039e6:	fa02 f303 	lsl.w	r3, r2, r3
 80039ea:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d013      	beq.n	8003a1a <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80039f2:	4b24      	ldr	r3, [pc, #144]	@ (8003a84 <ssd1306_WriteChar+0x120>)
 80039f4:	881b      	ldrh	r3, [r3, #0]
 80039f6:	b2da      	uxtb	r2, r3
 80039f8:	69bb      	ldr	r3, [r7, #24]
 80039fa:	b2db      	uxtb	r3, r3
 80039fc:	4413      	add	r3, r2
 80039fe:	b2d8      	uxtb	r0, r3
 8003a00:	4b20      	ldr	r3, [pc, #128]	@ (8003a84 <ssd1306_WriteChar+0x120>)
 8003a02:	885b      	ldrh	r3, [r3, #2]
 8003a04:	b2da      	uxtb	r2, r3
 8003a06:	69fb      	ldr	r3, [r7, #28]
 8003a08:	b2db      	uxtb	r3, r3
 8003a0a:	4413      	add	r3, r2
 8003a0c:	b2db      	uxtb	r3, r3
 8003a0e:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8003a12:	4619      	mov	r1, r3
 8003a14:	f7ff ff52 	bl	80038bc <ssd1306_DrawPixel>
 8003a18:	e017      	b.n	8003a4a <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8003a1a:	4b1a      	ldr	r3, [pc, #104]	@ (8003a84 <ssd1306_WriteChar+0x120>)
 8003a1c:	881b      	ldrh	r3, [r3, #0]
 8003a1e:	b2da      	uxtb	r2, r3
 8003a20:	69bb      	ldr	r3, [r7, #24]
 8003a22:	b2db      	uxtb	r3, r3
 8003a24:	4413      	add	r3, r2
 8003a26:	b2d8      	uxtb	r0, r3
 8003a28:	4b16      	ldr	r3, [pc, #88]	@ (8003a84 <ssd1306_WriteChar+0x120>)
 8003a2a:	885b      	ldrh	r3, [r3, #2]
 8003a2c:	b2da      	uxtb	r2, r3
 8003a2e:	69fb      	ldr	r3, [r7, #28]
 8003a30:	b2db      	uxtb	r3, r3
 8003a32:	4413      	add	r3, r2
 8003a34:	b2d9      	uxtb	r1, r3
 8003a36:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	bf0c      	ite	eq
 8003a3e:	2301      	moveq	r3, #1
 8003a40:	2300      	movne	r3, #0
 8003a42:	b2db      	uxtb	r3, r3
 8003a44:	461a      	mov	r2, r3
 8003a46:	f7ff ff39 	bl	80038bc <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8003a4a:	69bb      	ldr	r3, [r7, #24]
 8003a4c:	3301      	adds	r3, #1
 8003a4e:	61bb      	str	r3, [r7, #24]
 8003a50:	7dfb      	ldrb	r3, [r7, #23]
 8003a52:	69ba      	ldr	r2, [r7, #24]
 8003a54:	429a      	cmp	r2, r3
 8003a56:	d3c4      	bcc.n	80039e2 <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8003a58:	69fb      	ldr	r3, [r7, #28]
 8003a5a:	3301      	adds	r3, #1
 8003a5c:	61fb      	str	r3, [r7, #28]
 8003a5e:	787b      	ldrb	r3, [r7, #1]
 8003a60:	461a      	mov	r2, r3
 8003a62:	69fb      	ldr	r3, [r7, #28]
 8003a64:	4293      	cmp	r3, r2
 8003a66:	d3ac      	bcc.n	80039c2 <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8003a68:	4b06      	ldr	r3, [pc, #24]	@ (8003a84 <ssd1306_WriteChar+0x120>)
 8003a6a:	881a      	ldrh	r2, [r3, #0]
 8003a6c:	7dfb      	ldrb	r3, [r7, #23]
 8003a6e:	b29b      	uxth	r3, r3
 8003a70:	4413      	add	r3, r2
 8003a72:	b29a      	uxth	r2, r3
 8003a74:	4b03      	ldr	r3, [pc, #12]	@ (8003a84 <ssd1306_WriteChar+0x120>)
 8003a76:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8003a78:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	3724      	adds	r7, #36	@ 0x24
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	bd90      	pop	{r4, r7, pc}
 8003a82:	bf00      	nop
 8003a84:	20001bb4 	.word	0x20001bb4

08003a88 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b086      	sub	sp, #24
 8003a8c:	af02      	add	r7, sp, #8
 8003a8e:	60f8      	str	r0, [r7, #12]
 8003a90:	4638      	mov	r0, r7
 8003a92:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8003a96:	e013      	b.n	8003ac0 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	7818      	ldrb	r0, [r3, #0]
 8003a9c:	7e3b      	ldrb	r3, [r7, #24]
 8003a9e:	9300      	str	r3, [sp, #0]
 8003aa0:	463b      	mov	r3, r7
 8003aa2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003aa4:	f7ff ff5e 	bl	8003964 <ssd1306_WriteChar>
 8003aa8:	4603      	mov	r3, r0
 8003aaa:	461a      	mov	r2, r3
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	781b      	ldrb	r3, [r3, #0]
 8003ab0:	429a      	cmp	r2, r3
 8003ab2:	d002      	beq.n	8003aba <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	781b      	ldrb	r3, [r3, #0]
 8003ab8:	e008      	b.n	8003acc <ssd1306_WriteString+0x44>
        }
        str++;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	3301      	adds	r3, #1
 8003abe:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	781b      	ldrb	r3, [r3, #0]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d1e7      	bne.n	8003a98 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	781b      	ldrb	r3, [r3, #0]
}
 8003acc:	4618      	mov	r0, r3
 8003ace:	3710      	adds	r7, #16
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	bd80      	pop	{r7, pc}

08003ad4 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8003ad4:	b480      	push	{r7}
 8003ad6:	b083      	sub	sp, #12
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	4603      	mov	r3, r0
 8003adc:	460a      	mov	r2, r1
 8003ade:	71fb      	strb	r3, [r7, #7]
 8003ae0:	4613      	mov	r3, r2
 8003ae2:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8003ae4:	79fb      	ldrb	r3, [r7, #7]
 8003ae6:	b29a      	uxth	r2, r3
 8003ae8:	4b05      	ldr	r3, [pc, #20]	@ (8003b00 <ssd1306_SetCursor+0x2c>)
 8003aea:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8003aec:	79bb      	ldrb	r3, [r7, #6]
 8003aee:	b29a      	uxth	r2, r3
 8003af0:	4b03      	ldr	r3, [pc, #12]	@ (8003b00 <ssd1306_SetCursor+0x2c>)
 8003af2:	805a      	strh	r2, [r3, #2]
}
 8003af4:	bf00      	nop
 8003af6:	370c      	adds	r7, #12
 8003af8:	46bd      	mov	sp, r7
 8003afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afe:	4770      	bx	lr
 8003b00:	20001bb4 	.word	0x20001bb4

08003b04 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b084      	sub	sp, #16
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	4603      	mov	r3, r0
 8003b0c:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8003b0e:	2381      	movs	r3, #129	@ 0x81
 8003b10:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8003b12:	7bfb      	ldrb	r3, [r7, #15]
 8003b14:	4618      	mov	r0, r3
 8003b16:	f7ff fdf5 	bl	8003704 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8003b1a:	79fb      	ldrb	r3, [r7, #7]
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	f7ff fdf1 	bl	8003704 <ssd1306_WriteCommand>
}
 8003b22:	bf00      	nop
 8003b24:	3710      	adds	r7, #16
 8003b26:	46bd      	mov	sp, r7
 8003b28:	bd80      	pop	{r7, pc}
	...

08003b2c <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b084      	sub	sp, #16
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	4603      	mov	r3, r0
 8003b34:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8003b36:	79fb      	ldrb	r3, [r7, #7]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d005      	beq.n	8003b48 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8003b3c:	23af      	movs	r3, #175	@ 0xaf
 8003b3e:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8003b40:	4b08      	ldr	r3, [pc, #32]	@ (8003b64 <ssd1306_SetDisplayOn+0x38>)
 8003b42:	2201      	movs	r2, #1
 8003b44:	715a      	strb	r2, [r3, #5]
 8003b46:	e004      	b.n	8003b52 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8003b48:	23ae      	movs	r3, #174	@ 0xae
 8003b4a:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8003b4c:	4b05      	ldr	r3, [pc, #20]	@ (8003b64 <ssd1306_SetDisplayOn+0x38>)
 8003b4e:	2200      	movs	r2, #0
 8003b50:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8003b52:	7bfb      	ldrb	r3, [r7, #15]
 8003b54:	4618      	mov	r0, r3
 8003b56:	f7ff fdd5 	bl	8003704 <ssd1306_WriteCommand>
}
 8003b5a:	bf00      	nop
 8003b5c:	3710      	adds	r7, #16
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	bd80      	pop	{r7, pc}
 8003b62:	bf00      	nop
 8003b64:	20001bb4 	.word	0x20001bb4

08003b68 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003b68:	b480      	push	{r7}
 8003b6a:	b083      	sub	sp, #12
 8003b6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b6e:	2300      	movs	r3, #0
 8003b70:	607b      	str	r3, [r7, #4]
 8003b72:	4b10      	ldr	r3, [pc, #64]	@ (8003bb4 <HAL_MspInit+0x4c>)
 8003b74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b76:	4a0f      	ldr	r2, [pc, #60]	@ (8003bb4 <HAL_MspInit+0x4c>)
 8003b78:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003b7c:	6453      	str	r3, [r2, #68]	@ 0x44
 8003b7e:	4b0d      	ldr	r3, [pc, #52]	@ (8003bb4 <HAL_MspInit+0x4c>)
 8003b80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003b86:	607b      	str	r3, [r7, #4]
 8003b88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	603b      	str	r3, [r7, #0]
 8003b8e:	4b09      	ldr	r3, [pc, #36]	@ (8003bb4 <HAL_MspInit+0x4c>)
 8003b90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b92:	4a08      	ldr	r2, [pc, #32]	@ (8003bb4 <HAL_MspInit+0x4c>)
 8003b94:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b98:	6413      	str	r3, [r2, #64]	@ 0x40
 8003b9a:	4b06      	ldr	r3, [pc, #24]	@ (8003bb4 <HAL_MspInit+0x4c>)
 8003b9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ba2:	603b      	str	r3, [r7, #0]
 8003ba4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003ba6:	bf00      	nop
 8003ba8:	370c      	adds	r7, #12
 8003baa:	46bd      	mov	sp, r7
 8003bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb0:	4770      	bx	lr
 8003bb2:	bf00      	nop
 8003bb4:	40023800 	.word	0x40023800

08003bb8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b08e      	sub	sp, #56	@ 0x38
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bc0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	601a      	str	r2, [r3, #0]
 8003bc8:	605a      	str	r2, [r3, #4]
 8003bca:	609a      	str	r2, [r3, #8]
 8003bcc:	60da      	str	r2, [r3, #12]
 8003bce:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	4a5c      	ldr	r2, [pc, #368]	@ (8003d48 <HAL_I2C_MspInit+0x190>)
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	d12d      	bne.n	8003c36 <HAL_I2C_MspInit+0x7e>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003bda:	2300      	movs	r3, #0
 8003bdc:	623b      	str	r3, [r7, #32]
 8003bde:	4b5b      	ldr	r3, [pc, #364]	@ (8003d4c <HAL_I2C_MspInit+0x194>)
 8003be0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003be2:	4a5a      	ldr	r2, [pc, #360]	@ (8003d4c <HAL_I2C_MspInit+0x194>)
 8003be4:	f043 0302 	orr.w	r3, r3, #2
 8003be8:	6313      	str	r3, [r2, #48]	@ 0x30
 8003bea:	4b58      	ldr	r3, [pc, #352]	@ (8003d4c <HAL_I2C_MspInit+0x194>)
 8003bec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bee:	f003 0302 	and.w	r3, r3, #2
 8003bf2:	623b      	str	r3, [r7, #32]
 8003bf4:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003bf6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003bfa:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003bfc:	2312      	movs	r3, #18
 8003bfe:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c00:	2300      	movs	r3, #0
 8003c02:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c04:	2303      	movs	r3, #3
 8003c06:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003c08:	2304      	movs	r3, #4
 8003c0a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c0c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003c10:	4619      	mov	r1, r3
 8003c12:	484f      	ldr	r0, [pc, #316]	@ (8003d50 <HAL_I2C_MspInit+0x198>)
 8003c14:	f001 fe04 	bl	8005820 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003c18:	2300      	movs	r3, #0
 8003c1a:	61fb      	str	r3, [r7, #28]
 8003c1c:	4b4b      	ldr	r3, [pc, #300]	@ (8003d4c <HAL_I2C_MspInit+0x194>)
 8003c1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c20:	4a4a      	ldr	r2, [pc, #296]	@ (8003d4c <HAL_I2C_MspInit+0x194>)
 8003c22:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003c26:	6413      	str	r3, [r2, #64]	@ 0x40
 8003c28:	4b48      	ldr	r3, [pc, #288]	@ (8003d4c <HAL_I2C_MspInit+0x194>)
 8003c2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c2c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003c30:	61fb      	str	r3, [r7, #28]
 8003c32:	69fb      	ldr	r3, [r7, #28]
    /* USER CODE BEGIN I2C3_MspInit 1 */

    /* USER CODE END I2C3_MspInit 1 */
  }

}
 8003c34:	e083      	b.n	8003d3e <HAL_I2C_MspInit+0x186>
  else if(hi2c->Instance==I2C2)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	4a46      	ldr	r2, [pc, #280]	@ (8003d54 <HAL_I2C_MspInit+0x19c>)
 8003c3c:	4293      	cmp	r3, r2
 8003c3e:	d12d      	bne.n	8003c9c <HAL_I2C_MspInit+0xe4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c40:	2300      	movs	r3, #0
 8003c42:	61bb      	str	r3, [r7, #24]
 8003c44:	4b41      	ldr	r3, [pc, #260]	@ (8003d4c <HAL_I2C_MspInit+0x194>)
 8003c46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c48:	4a40      	ldr	r2, [pc, #256]	@ (8003d4c <HAL_I2C_MspInit+0x194>)
 8003c4a:	f043 0302 	orr.w	r3, r3, #2
 8003c4e:	6313      	str	r3, [r2, #48]	@ 0x30
 8003c50:	4b3e      	ldr	r3, [pc, #248]	@ (8003d4c <HAL_I2C_MspInit+0x194>)
 8003c52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c54:	f003 0302 	and.w	r3, r3, #2
 8003c58:	61bb      	str	r3, [r7, #24]
 8003c5a:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003c5c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8003c60:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003c62:	2312      	movs	r3, #18
 8003c64:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c66:	2300      	movs	r3, #0
 8003c68:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c6a:	2303      	movs	r3, #3
 8003c6c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003c6e:	2304      	movs	r3, #4
 8003c70:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c72:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003c76:	4619      	mov	r1, r3
 8003c78:	4835      	ldr	r0, [pc, #212]	@ (8003d50 <HAL_I2C_MspInit+0x198>)
 8003c7a:	f001 fdd1 	bl	8005820 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003c7e:	2300      	movs	r3, #0
 8003c80:	617b      	str	r3, [r7, #20]
 8003c82:	4b32      	ldr	r3, [pc, #200]	@ (8003d4c <HAL_I2C_MspInit+0x194>)
 8003c84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c86:	4a31      	ldr	r2, [pc, #196]	@ (8003d4c <HAL_I2C_MspInit+0x194>)
 8003c88:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003c8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003c8e:	4b2f      	ldr	r3, [pc, #188]	@ (8003d4c <HAL_I2C_MspInit+0x194>)
 8003c90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c92:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c96:	617b      	str	r3, [r7, #20]
 8003c98:	697b      	ldr	r3, [r7, #20]
}
 8003c9a:	e050      	b.n	8003d3e <HAL_I2C_MspInit+0x186>
  else if(hi2c->Instance==I2C3)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	4a2d      	ldr	r2, [pc, #180]	@ (8003d58 <HAL_I2C_MspInit+0x1a0>)
 8003ca2:	4293      	cmp	r3, r2
 8003ca4:	d14b      	bne.n	8003d3e <HAL_I2C_MspInit+0x186>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	613b      	str	r3, [r7, #16]
 8003caa:	4b28      	ldr	r3, [pc, #160]	@ (8003d4c <HAL_I2C_MspInit+0x194>)
 8003cac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cae:	4a27      	ldr	r2, [pc, #156]	@ (8003d4c <HAL_I2C_MspInit+0x194>)
 8003cb0:	f043 0304 	orr.w	r3, r3, #4
 8003cb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8003cb6:	4b25      	ldr	r3, [pc, #148]	@ (8003d4c <HAL_I2C_MspInit+0x194>)
 8003cb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cba:	f003 0304 	and.w	r3, r3, #4
 8003cbe:	613b      	str	r3, [r7, #16]
 8003cc0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	60fb      	str	r3, [r7, #12]
 8003cc6:	4b21      	ldr	r3, [pc, #132]	@ (8003d4c <HAL_I2C_MspInit+0x194>)
 8003cc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cca:	4a20      	ldr	r2, [pc, #128]	@ (8003d4c <HAL_I2C_MspInit+0x194>)
 8003ccc:	f043 0301 	orr.w	r3, r3, #1
 8003cd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8003cd2:	4b1e      	ldr	r3, [pc, #120]	@ (8003d4c <HAL_I2C_MspInit+0x194>)
 8003cd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cd6:	f003 0301 	and.w	r3, r3, #1
 8003cda:	60fb      	str	r3, [r7, #12]
 8003cdc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003cde:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003ce2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003ce4:	2312      	movs	r3, #18
 8003ce6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ce8:	2300      	movs	r3, #0
 8003cea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003cec:	2303      	movs	r3, #3
 8003cee:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003cf0:	2304      	movs	r3, #4
 8003cf2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003cf4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003cf8:	4619      	mov	r1, r3
 8003cfa:	4818      	ldr	r0, [pc, #96]	@ (8003d5c <HAL_I2C_MspInit+0x1a4>)
 8003cfc:	f001 fd90 	bl	8005820 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003d00:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003d04:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003d06:	2312      	movs	r3, #18
 8003d08:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d0e:	2303      	movs	r3, #3
 8003d10:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003d12:	2304      	movs	r3, #4
 8003d14:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d16:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003d1a:	4619      	mov	r1, r3
 8003d1c:	4810      	ldr	r0, [pc, #64]	@ (8003d60 <HAL_I2C_MspInit+0x1a8>)
 8003d1e:	f001 fd7f 	bl	8005820 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8003d22:	2300      	movs	r3, #0
 8003d24:	60bb      	str	r3, [r7, #8]
 8003d26:	4b09      	ldr	r3, [pc, #36]	@ (8003d4c <HAL_I2C_MspInit+0x194>)
 8003d28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d2a:	4a08      	ldr	r2, [pc, #32]	@ (8003d4c <HAL_I2C_MspInit+0x194>)
 8003d2c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003d30:	6413      	str	r3, [r2, #64]	@ 0x40
 8003d32:	4b06      	ldr	r3, [pc, #24]	@ (8003d4c <HAL_I2C_MspInit+0x194>)
 8003d34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d36:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003d3a:	60bb      	str	r3, [r7, #8]
 8003d3c:	68bb      	ldr	r3, [r7, #8]
}
 8003d3e:	bf00      	nop
 8003d40:	3738      	adds	r7, #56	@ 0x38
 8003d42:	46bd      	mov	sp, r7
 8003d44:	bd80      	pop	{r7, pc}
 8003d46:	bf00      	nop
 8003d48:	40005400 	.word	0x40005400
 8003d4c:	40023800 	.word	0x40023800
 8003d50:	40020400 	.word	0x40020400
 8003d54:	40005800 	.word	0x40005800
 8003d58:	40005c00 	.word	0x40005c00
 8003d5c:	40020800 	.word	0x40020800
 8003d60:	40020000 	.word	0x40020000

08003d64 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003d64:	b580      	push	{r7, lr}
 8003d66:	b086      	sub	sp, #24
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	4a22      	ldr	r2, [pc, #136]	@ (8003dfc <HAL_TIM_Base_MspInit+0x98>)
 8003d72:	4293      	cmp	r3, r2
 8003d74:	d10e      	bne.n	8003d94 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003d76:	2300      	movs	r3, #0
 8003d78:	617b      	str	r3, [r7, #20]
 8003d7a:	4b21      	ldr	r3, [pc, #132]	@ (8003e00 <HAL_TIM_Base_MspInit+0x9c>)
 8003d7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d7e:	4a20      	ldr	r2, [pc, #128]	@ (8003e00 <HAL_TIM_Base_MspInit+0x9c>)
 8003d80:	f043 0301 	orr.w	r3, r3, #1
 8003d84:	6453      	str	r3, [r2, #68]	@ 0x44
 8003d86:	4b1e      	ldr	r3, [pc, #120]	@ (8003e00 <HAL_TIM_Base_MspInit+0x9c>)
 8003d88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d8a:	f003 0301 	and.w	r3, r3, #1
 8003d8e:	617b      	str	r3, [r7, #20]
 8003d90:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN TIM6_MspInit 1 */

    /* USER CODE END TIM6_MspInit 1 */
  }

}
 8003d92:	e02e      	b.n	8003df2 <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM2)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d9c:	d10e      	bne.n	8003dbc <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003d9e:	2300      	movs	r3, #0
 8003da0:	613b      	str	r3, [r7, #16]
 8003da2:	4b17      	ldr	r3, [pc, #92]	@ (8003e00 <HAL_TIM_Base_MspInit+0x9c>)
 8003da4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003da6:	4a16      	ldr	r2, [pc, #88]	@ (8003e00 <HAL_TIM_Base_MspInit+0x9c>)
 8003da8:	f043 0301 	orr.w	r3, r3, #1
 8003dac:	6413      	str	r3, [r2, #64]	@ 0x40
 8003dae:	4b14      	ldr	r3, [pc, #80]	@ (8003e00 <HAL_TIM_Base_MspInit+0x9c>)
 8003db0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003db2:	f003 0301 	and.w	r3, r3, #1
 8003db6:	613b      	str	r3, [r7, #16]
 8003db8:	693b      	ldr	r3, [r7, #16]
}
 8003dba:	e01a      	b.n	8003df2 <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM6)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	4a10      	ldr	r2, [pc, #64]	@ (8003e04 <HAL_TIM_Base_MspInit+0xa0>)
 8003dc2:	4293      	cmp	r3, r2
 8003dc4:	d115      	bne.n	8003df2 <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003dc6:	2300      	movs	r3, #0
 8003dc8:	60fb      	str	r3, [r7, #12]
 8003dca:	4b0d      	ldr	r3, [pc, #52]	@ (8003e00 <HAL_TIM_Base_MspInit+0x9c>)
 8003dcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dce:	4a0c      	ldr	r2, [pc, #48]	@ (8003e00 <HAL_TIM_Base_MspInit+0x9c>)
 8003dd0:	f043 0310 	orr.w	r3, r3, #16
 8003dd4:	6413      	str	r3, [r2, #64]	@ 0x40
 8003dd6:	4b0a      	ldr	r3, [pc, #40]	@ (8003e00 <HAL_TIM_Base_MspInit+0x9c>)
 8003dd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dda:	f003 0310 	and.w	r3, r3, #16
 8003dde:	60fb      	str	r3, [r7, #12]
 8003de0:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8003de2:	2200      	movs	r2, #0
 8003de4:	2100      	movs	r1, #0
 8003de6:	2036      	movs	r0, #54	@ 0x36
 8003de8:	f001 fcd5 	bl	8005796 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003dec:	2036      	movs	r0, #54	@ 0x36
 8003dee:	f001 fcee 	bl	80057ce <HAL_NVIC_EnableIRQ>
}
 8003df2:	bf00      	nop
 8003df4:	3718      	adds	r7, #24
 8003df6:	46bd      	mov	sp, r7
 8003df8:	bd80      	pop	{r7, pc}
 8003dfa:	bf00      	nop
 8003dfc:	40010000 	.word	0x40010000
 8003e00:	40023800 	.word	0x40023800
 8003e04:	40001000 	.word	0x40001000

08003e08 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b08c      	sub	sp, #48	@ 0x30
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e10:	f107 031c 	add.w	r3, r7, #28
 8003e14:	2200      	movs	r2, #0
 8003e16:	601a      	str	r2, [r3, #0]
 8003e18:	605a      	str	r2, [r3, #4]
 8003e1a:	609a      	str	r2, [r3, #8]
 8003e1c:	60da      	str	r2, [r3, #12]
 8003e1e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	4a32      	ldr	r2, [pc, #200]	@ (8003ef0 <HAL_TIM_Encoder_MspInit+0xe8>)
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d12c      	bne.n	8003e84 <HAL_TIM_Encoder_MspInit+0x7c>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	61bb      	str	r3, [r7, #24]
 8003e2e:	4b31      	ldr	r3, [pc, #196]	@ (8003ef4 <HAL_TIM_Encoder_MspInit+0xec>)
 8003e30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e32:	4a30      	ldr	r2, [pc, #192]	@ (8003ef4 <HAL_TIM_Encoder_MspInit+0xec>)
 8003e34:	f043 0302 	orr.w	r3, r3, #2
 8003e38:	6413      	str	r3, [r2, #64]	@ 0x40
 8003e3a:	4b2e      	ldr	r3, [pc, #184]	@ (8003ef4 <HAL_TIM_Encoder_MspInit+0xec>)
 8003e3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e3e:	f003 0302 	and.w	r3, r3, #2
 8003e42:	61bb      	str	r3, [r7, #24]
 8003e44:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e46:	2300      	movs	r3, #0
 8003e48:	617b      	str	r3, [r7, #20]
 8003e4a:	4b2a      	ldr	r3, [pc, #168]	@ (8003ef4 <HAL_TIM_Encoder_MspInit+0xec>)
 8003e4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e4e:	4a29      	ldr	r2, [pc, #164]	@ (8003ef4 <HAL_TIM_Encoder_MspInit+0xec>)
 8003e50:	f043 0302 	orr.w	r3, r3, #2
 8003e54:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e56:	4b27      	ldr	r3, [pc, #156]	@ (8003ef4 <HAL_TIM_Encoder_MspInit+0xec>)
 8003e58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e5a:	f003 0302 	and.w	r3, r3, #2
 8003e5e:	617b      	str	r3, [r7, #20]
 8003e60:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8003e62:	2330      	movs	r3, #48	@ 0x30
 8003e64:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e66:	2302      	movs	r3, #2
 8003e68:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e6a:	2300      	movs	r3, #0
 8003e6c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e6e:	2300      	movs	r3, #0
 8003e70:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003e72:	2302      	movs	r3, #2
 8003e74:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e76:	f107 031c 	add.w	r3, r7, #28
 8003e7a:	4619      	mov	r1, r3
 8003e7c:	481e      	ldr	r0, [pc, #120]	@ (8003ef8 <HAL_TIM_Encoder_MspInit+0xf0>)
 8003e7e:	f001 fccf 	bl	8005820 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 8003e82:	e030      	b.n	8003ee6 <HAL_TIM_Encoder_MspInit+0xde>
  else if(htim_encoder->Instance==TIM4)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	4a1c      	ldr	r2, [pc, #112]	@ (8003efc <HAL_TIM_Encoder_MspInit+0xf4>)
 8003e8a:	4293      	cmp	r3, r2
 8003e8c:	d12b      	bne.n	8003ee6 <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003e8e:	2300      	movs	r3, #0
 8003e90:	613b      	str	r3, [r7, #16]
 8003e92:	4b18      	ldr	r3, [pc, #96]	@ (8003ef4 <HAL_TIM_Encoder_MspInit+0xec>)
 8003e94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e96:	4a17      	ldr	r2, [pc, #92]	@ (8003ef4 <HAL_TIM_Encoder_MspInit+0xec>)
 8003e98:	f043 0304 	orr.w	r3, r3, #4
 8003e9c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003e9e:	4b15      	ldr	r3, [pc, #84]	@ (8003ef4 <HAL_TIM_Encoder_MspInit+0xec>)
 8003ea0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ea2:	f003 0304 	and.w	r3, r3, #4
 8003ea6:	613b      	str	r3, [r7, #16]
 8003ea8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003eaa:	2300      	movs	r3, #0
 8003eac:	60fb      	str	r3, [r7, #12]
 8003eae:	4b11      	ldr	r3, [pc, #68]	@ (8003ef4 <HAL_TIM_Encoder_MspInit+0xec>)
 8003eb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eb2:	4a10      	ldr	r2, [pc, #64]	@ (8003ef4 <HAL_TIM_Encoder_MspInit+0xec>)
 8003eb4:	f043 0302 	orr.w	r3, r3, #2
 8003eb8:	6313      	str	r3, [r2, #48]	@ 0x30
 8003eba:	4b0e      	ldr	r3, [pc, #56]	@ (8003ef4 <HAL_TIM_Encoder_MspInit+0xec>)
 8003ebc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ebe:	f003 0302 	and.w	r3, r3, #2
 8003ec2:	60fb      	str	r3, [r7, #12]
 8003ec4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003ec6:	23c0      	movs	r3, #192	@ 0xc0
 8003ec8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003eca:	2302      	movs	r3, #2
 8003ecc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ece:	2300      	movs	r3, #0
 8003ed0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003ed6:	2302      	movs	r3, #2
 8003ed8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003eda:	f107 031c 	add.w	r3, r7, #28
 8003ede:	4619      	mov	r1, r3
 8003ee0:	4805      	ldr	r0, [pc, #20]	@ (8003ef8 <HAL_TIM_Encoder_MspInit+0xf0>)
 8003ee2:	f001 fc9d 	bl	8005820 <HAL_GPIO_Init>
}
 8003ee6:	bf00      	nop
 8003ee8:	3730      	adds	r7, #48	@ 0x30
 8003eea:	46bd      	mov	sp, r7
 8003eec:	bd80      	pop	{r7, pc}
 8003eee:	bf00      	nop
 8003ef0:	40000400 	.word	0x40000400
 8003ef4:	40023800 	.word	0x40023800
 8003ef8:	40020400 	.word	0x40020400
 8003efc:	40000800 	.word	0x40000800

08003f00 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b08a      	sub	sp, #40	@ 0x28
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f08:	f107 0314 	add.w	r3, r7, #20
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	601a      	str	r2, [r3, #0]
 8003f10:	605a      	str	r2, [r3, #4]
 8003f12:	609a      	str	r2, [r3, #8]
 8003f14:	60da      	str	r2, [r3, #12]
 8003f16:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	4a24      	ldr	r2, [pc, #144]	@ (8003fb0 <HAL_TIM_MspPostInit+0xb0>)
 8003f1e:	4293      	cmp	r3, r2
 8003f20:	d11f      	bne.n	8003f62 <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f22:	2300      	movs	r3, #0
 8003f24:	613b      	str	r3, [r7, #16]
 8003f26:	4b23      	ldr	r3, [pc, #140]	@ (8003fb4 <HAL_TIM_MspPostInit+0xb4>)
 8003f28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f2a:	4a22      	ldr	r2, [pc, #136]	@ (8003fb4 <HAL_TIM_MspPostInit+0xb4>)
 8003f2c:	f043 0301 	orr.w	r3, r3, #1
 8003f30:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f32:	4b20      	ldr	r3, [pc, #128]	@ (8003fb4 <HAL_TIM_MspPostInit+0xb4>)
 8003f34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f36:	f003 0301 	and.w	r3, r3, #1
 8003f3a:	613b      	str	r3, [r7, #16]
 8003f3c:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003f3e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8003f42:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f44:	2302      	movs	r3, #2
 8003f46:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f48:	2300      	movs	r3, #0
 8003f4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003f50:	2301      	movs	r3, #1
 8003f52:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f54:	f107 0314 	add.w	r3, r7, #20
 8003f58:	4619      	mov	r1, r3
 8003f5a:	4817      	ldr	r0, [pc, #92]	@ (8003fb8 <HAL_TIM_MspPostInit+0xb8>)
 8003f5c:	f001 fc60 	bl	8005820 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8003f60:	e022      	b.n	8003fa8 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM2)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f6a:	d11d      	bne.n	8003fa8 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	60fb      	str	r3, [r7, #12]
 8003f70:	4b10      	ldr	r3, [pc, #64]	@ (8003fb4 <HAL_TIM_MspPostInit+0xb4>)
 8003f72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f74:	4a0f      	ldr	r2, [pc, #60]	@ (8003fb4 <HAL_TIM_MspPostInit+0xb4>)
 8003f76:	f043 0301 	orr.w	r3, r3, #1
 8003f7a:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f7c:	4b0d      	ldr	r3, [pc, #52]	@ (8003fb4 <HAL_TIM_MspPostInit+0xb4>)
 8003f7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f80:	f003 0301 	and.w	r3, r3, #1
 8003f84:	60fb      	str	r3, [r7, #12]
 8003f86:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8003f88:	2306      	movs	r3, #6
 8003f8a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f8c:	2302      	movs	r3, #2
 8003f8e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f90:	2300      	movs	r3, #0
 8003f92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f94:	2300      	movs	r3, #0
 8003f96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003f98:	2301      	movs	r3, #1
 8003f9a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f9c:	f107 0314 	add.w	r3, r7, #20
 8003fa0:	4619      	mov	r1, r3
 8003fa2:	4805      	ldr	r0, [pc, #20]	@ (8003fb8 <HAL_TIM_MspPostInit+0xb8>)
 8003fa4:	f001 fc3c 	bl	8005820 <HAL_GPIO_Init>
}
 8003fa8:	bf00      	nop
 8003faa:	3728      	adds	r7, #40	@ 0x28
 8003fac:	46bd      	mov	sp, r7
 8003fae:	bd80      	pop	{r7, pc}
 8003fb0:	40010000 	.word	0x40010000
 8003fb4:	40023800 	.word	0x40023800
 8003fb8:	40020000 	.word	0x40020000

08003fbc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003fbc:	b480      	push	{r7}
 8003fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003fc0:	bf00      	nop
 8003fc2:	e7fd      	b.n	8003fc0 <NMI_Handler+0x4>

08003fc4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003fc8:	bf00      	nop
 8003fca:	e7fd      	b.n	8003fc8 <HardFault_Handler+0x4>

08003fcc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003fcc:	b480      	push	{r7}
 8003fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003fd0:	bf00      	nop
 8003fd2:	e7fd      	b.n	8003fd0 <MemManage_Handler+0x4>

08003fd4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003fd4:	b480      	push	{r7}
 8003fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003fd8:	bf00      	nop
 8003fda:	e7fd      	b.n	8003fd8 <BusFault_Handler+0x4>

08003fdc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003fdc:	b480      	push	{r7}
 8003fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003fe0:	bf00      	nop
 8003fe2:	e7fd      	b.n	8003fe0 <UsageFault_Handler+0x4>

08003fe4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003fe4:	b480      	push	{r7}
 8003fe6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003fe8:	bf00      	nop
 8003fea:	46bd      	mov	sp, r7
 8003fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff0:	4770      	bx	lr

08003ff2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003ff2:	b480      	push	{r7}
 8003ff4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003ff6:	bf00      	nop
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffe:	4770      	bx	lr

08004000 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004000:	b480      	push	{r7}
 8004002:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004004:	bf00      	nop
 8004006:	46bd      	mov	sp, r7
 8004008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400c:	4770      	bx	lr

0800400e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800400e:	b580      	push	{r7, lr}
 8004010:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004012:	f001 fa7d 	bl	8005510 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004016:	bf00      	nop
 8004018:	bd80      	pop	{r7, pc}
	...

0800401c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004020:	4802      	ldr	r0, [pc, #8]	@ (800402c <TIM6_DAC_IRQHandler+0x10>)
 8004022:	f003 fcfd 	bl	8007a20 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004026:	bf00      	nop
 8004028:	bd80      	pop	{r7, pc}
 800402a:	bf00      	nop
 800402c:	20000410 	.word	0x20000410

08004030 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004030:	b480      	push	{r7}
 8004032:	af00      	add	r7, sp, #0
  return 1;
 8004034:	2301      	movs	r3, #1
}
 8004036:	4618      	mov	r0, r3
 8004038:	46bd      	mov	sp, r7
 800403a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403e:	4770      	bx	lr

08004040 <_kill>:

int _kill(int pid, int sig)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b082      	sub	sp, #8
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
 8004048:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800404a:	f005 f9f9 	bl	8009440 <__errno>
 800404e:	4603      	mov	r3, r0
 8004050:	2216      	movs	r2, #22
 8004052:	601a      	str	r2, [r3, #0]
  return -1;
 8004054:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004058:	4618      	mov	r0, r3
 800405a:	3708      	adds	r7, #8
 800405c:	46bd      	mov	sp, r7
 800405e:	bd80      	pop	{r7, pc}

08004060 <_exit>:

void _exit (int status)
{
 8004060:	b580      	push	{r7, lr}
 8004062:	b082      	sub	sp, #8
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004068:	f04f 31ff 	mov.w	r1, #4294967295
 800406c:	6878      	ldr	r0, [r7, #4]
 800406e:	f7ff ffe7 	bl	8004040 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004072:	bf00      	nop
 8004074:	e7fd      	b.n	8004072 <_exit+0x12>

08004076 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004076:	b580      	push	{r7, lr}
 8004078:	b086      	sub	sp, #24
 800407a:	af00      	add	r7, sp, #0
 800407c:	60f8      	str	r0, [r7, #12]
 800407e:	60b9      	str	r1, [r7, #8]
 8004080:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004082:	2300      	movs	r3, #0
 8004084:	617b      	str	r3, [r7, #20]
 8004086:	e00a      	b.n	800409e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004088:	f3af 8000 	nop.w
 800408c:	4601      	mov	r1, r0
 800408e:	68bb      	ldr	r3, [r7, #8]
 8004090:	1c5a      	adds	r2, r3, #1
 8004092:	60ba      	str	r2, [r7, #8]
 8004094:	b2ca      	uxtb	r2, r1
 8004096:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004098:	697b      	ldr	r3, [r7, #20]
 800409a:	3301      	adds	r3, #1
 800409c:	617b      	str	r3, [r7, #20]
 800409e:	697a      	ldr	r2, [r7, #20]
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	429a      	cmp	r2, r3
 80040a4:	dbf0      	blt.n	8004088 <_read+0x12>
  }

  return len;
 80040a6:	687b      	ldr	r3, [r7, #4]
}
 80040a8:	4618      	mov	r0, r3
 80040aa:	3718      	adds	r7, #24
 80040ac:	46bd      	mov	sp, r7
 80040ae:	bd80      	pop	{r7, pc}

080040b0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b086      	sub	sp, #24
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	60f8      	str	r0, [r7, #12]
 80040b8:	60b9      	str	r1, [r7, #8]
 80040ba:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80040bc:	2300      	movs	r3, #0
 80040be:	617b      	str	r3, [r7, #20]
 80040c0:	e009      	b.n	80040d6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80040c2:	68bb      	ldr	r3, [r7, #8]
 80040c4:	1c5a      	adds	r2, r3, #1
 80040c6:	60ba      	str	r2, [r7, #8]
 80040c8:	781b      	ldrb	r3, [r3, #0]
 80040ca:	4618      	mov	r0, r3
 80040cc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80040d0:	697b      	ldr	r3, [r7, #20]
 80040d2:	3301      	adds	r3, #1
 80040d4:	617b      	str	r3, [r7, #20]
 80040d6:	697a      	ldr	r2, [r7, #20]
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	429a      	cmp	r2, r3
 80040dc:	dbf1      	blt.n	80040c2 <_write+0x12>
  }
  return len;
 80040de:	687b      	ldr	r3, [r7, #4]
}
 80040e0:	4618      	mov	r0, r3
 80040e2:	3718      	adds	r7, #24
 80040e4:	46bd      	mov	sp, r7
 80040e6:	bd80      	pop	{r7, pc}

080040e8 <_close>:

int _close(int file)
{
 80040e8:	b480      	push	{r7}
 80040ea:	b083      	sub	sp, #12
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80040f0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80040f4:	4618      	mov	r0, r3
 80040f6:	370c      	adds	r7, #12
 80040f8:	46bd      	mov	sp, r7
 80040fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fe:	4770      	bx	lr

08004100 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004100:	b480      	push	{r7}
 8004102:	b083      	sub	sp, #12
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
 8004108:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800410a:	683b      	ldr	r3, [r7, #0]
 800410c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004110:	605a      	str	r2, [r3, #4]
  return 0;
 8004112:	2300      	movs	r3, #0
}
 8004114:	4618      	mov	r0, r3
 8004116:	370c      	adds	r7, #12
 8004118:	46bd      	mov	sp, r7
 800411a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411e:	4770      	bx	lr

08004120 <_isatty>:

int _isatty(int file)
{
 8004120:	b480      	push	{r7}
 8004122:	b083      	sub	sp, #12
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004128:	2301      	movs	r3, #1
}
 800412a:	4618      	mov	r0, r3
 800412c:	370c      	adds	r7, #12
 800412e:	46bd      	mov	sp, r7
 8004130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004134:	4770      	bx	lr

08004136 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004136:	b480      	push	{r7}
 8004138:	b085      	sub	sp, #20
 800413a:	af00      	add	r7, sp, #0
 800413c:	60f8      	str	r0, [r7, #12]
 800413e:	60b9      	str	r1, [r7, #8]
 8004140:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004142:	2300      	movs	r3, #0
}
 8004144:	4618      	mov	r0, r3
 8004146:	3714      	adds	r7, #20
 8004148:	46bd      	mov	sp, r7
 800414a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414e:	4770      	bx	lr

08004150 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	b086      	sub	sp, #24
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004158:	4a14      	ldr	r2, [pc, #80]	@ (80041ac <_sbrk+0x5c>)
 800415a:	4b15      	ldr	r3, [pc, #84]	@ (80041b0 <_sbrk+0x60>)
 800415c:	1ad3      	subs	r3, r2, r3
 800415e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004160:	697b      	ldr	r3, [r7, #20]
 8004162:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004164:	4b13      	ldr	r3, [pc, #76]	@ (80041b4 <_sbrk+0x64>)
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d102      	bne.n	8004172 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800416c:	4b11      	ldr	r3, [pc, #68]	@ (80041b4 <_sbrk+0x64>)
 800416e:	4a12      	ldr	r2, [pc, #72]	@ (80041b8 <_sbrk+0x68>)
 8004170:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004172:	4b10      	ldr	r3, [pc, #64]	@ (80041b4 <_sbrk+0x64>)
 8004174:	681a      	ldr	r2, [r3, #0]
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	4413      	add	r3, r2
 800417a:	693a      	ldr	r2, [r7, #16]
 800417c:	429a      	cmp	r2, r3
 800417e:	d207      	bcs.n	8004190 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004180:	f005 f95e 	bl	8009440 <__errno>
 8004184:	4603      	mov	r3, r0
 8004186:	220c      	movs	r2, #12
 8004188:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800418a:	f04f 33ff 	mov.w	r3, #4294967295
 800418e:	e009      	b.n	80041a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004190:	4b08      	ldr	r3, [pc, #32]	@ (80041b4 <_sbrk+0x64>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004196:	4b07      	ldr	r3, [pc, #28]	@ (80041b4 <_sbrk+0x64>)
 8004198:	681a      	ldr	r2, [r3, #0]
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	4413      	add	r3, r2
 800419e:	4a05      	ldr	r2, [pc, #20]	@ (80041b4 <_sbrk+0x64>)
 80041a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80041a2:	68fb      	ldr	r3, [r7, #12]
}
 80041a4:	4618      	mov	r0, r3
 80041a6:	3718      	adds	r7, #24
 80041a8:	46bd      	mov	sp, r7
 80041aa:	bd80      	pop	{r7, pc}
 80041ac:	20020000 	.word	0x20020000
 80041b0:	00000400 	.word	0x00000400
 80041b4:	20001bbc 	.word	0x20001bbc
 80041b8:	20001d10 	.word	0x20001d10

080041bc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80041bc:	b480      	push	{r7}
 80041be:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80041c0:	4b06      	ldr	r3, [pc, #24]	@ (80041dc <SystemInit+0x20>)
 80041c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041c6:	4a05      	ldr	r2, [pc, #20]	@ (80041dc <SystemInit+0x20>)
 80041c8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80041cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80041d0:	bf00      	nop
 80041d2:	46bd      	mov	sp, r7
 80041d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d8:	4770      	bx	lr
 80041da:	bf00      	nop
 80041dc:	e000ed00 	.word	0xe000ed00

080041e0 <writeReg>:
static uint32_t timeoutMicrosecondsToMclks(uint32_t timeout_period_us, uint8_t vcsel_period_pclks);

//---------------------------------------------------------
// I2C communication Functions
//---------------------------------------------------------
void writeReg(VL53L0X_Dev_t *dev, uint8_t reg, uint8_t value) {
 80041e0:	b580      	push	{r7, lr}
 80041e2:	b088      	sub	sp, #32
 80041e4:	af04      	add	r7, sp, #16
 80041e6:	6078      	str	r0, [r7, #4]
 80041e8:	460b      	mov	r3, r1
 80041ea:	70fb      	strb	r3, [r7, #3]
 80041ec:	4613      	mov	r3, r2
 80041ee:	70bb      	strb	r3, [r7, #2]
    uint8_t buffer[1] = {value};
 80041f0:	78bb      	ldrb	r3, [r7, #2]
 80041f2:	733b      	strb	r3, [r7, #12]
    HAL_I2C_Mem_Write(dev->I2cHandle, dev->I2cDevAddr | I2C_WRITE, reg, 1, buffer, 1, I2C_TIMEOUT);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6818      	ldr	r0, [r3, #0]
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	791b      	ldrb	r3, [r3, #4]
 80041fc:	4619      	mov	r1, r3
 80041fe:	78fb      	ldrb	r3, [r7, #3]
 8004200:	b29a      	uxth	r2, r3
 8004202:	2364      	movs	r3, #100	@ 0x64
 8004204:	9302      	str	r3, [sp, #8]
 8004206:	2301      	movs	r3, #1
 8004208:	9301      	str	r3, [sp, #4]
 800420a:	f107 030c 	add.w	r3, r7, #12
 800420e:	9300      	str	r3, [sp, #0]
 8004210:	2301      	movs	r3, #1
 8004212:	f001 fdfd 	bl	8005e10 <HAL_I2C_Mem_Write>
}
 8004216:	bf00      	nop
 8004218:	3710      	adds	r7, #16
 800421a:	46bd      	mov	sp, r7
 800421c:	bd80      	pop	{r7, pc}

0800421e <writeReg16Bit>:

void writeReg16Bit(VL53L0X_Dev_t *dev, uint8_t reg, uint16_t value){
 800421e:	b580      	push	{r7, lr}
 8004220:	b088      	sub	sp, #32
 8004222:	af04      	add	r7, sp, #16
 8004224:	6078      	str	r0, [r7, #4]
 8004226:	460b      	mov	r3, r1
 8004228:	70fb      	strb	r3, [r7, #3]
 800422a:	4613      	mov	r3, r2
 800422c:	803b      	strh	r3, [r7, #0]
    uint8_t buffer[2];
    buffer[0] = (value >> 8) & 0xFF;
 800422e:	883b      	ldrh	r3, [r7, #0]
 8004230:	0a1b      	lsrs	r3, r3, #8
 8004232:	b29b      	uxth	r3, r3
 8004234:	b2db      	uxtb	r3, r3
 8004236:	733b      	strb	r3, [r7, #12]
    buffer[1] = value & 0xFF;
 8004238:	883b      	ldrh	r3, [r7, #0]
 800423a:	b2db      	uxtb	r3, r3
 800423c:	737b      	strb	r3, [r7, #13]
    HAL_I2C_Mem_Write(dev->I2cHandle, dev->I2cDevAddr | I2C_WRITE, reg, 1, buffer, 2, I2C_TIMEOUT);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6818      	ldr	r0, [r3, #0]
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	791b      	ldrb	r3, [r3, #4]
 8004246:	4619      	mov	r1, r3
 8004248:	78fb      	ldrb	r3, [r7, #3]
 800424a:	b29a      	uxth	r2, r3
 800424c:	2364      	movs	r3, #100	@ 0x64
 800424e:	9302      	str	r3, [sp, #8]
 8004250:	2302      	movs	r3, #2
 8004252:	9301      	str	r3, [sp, #4]
 8004254:	f107 030c 	add.w	r3, r7, #12
 8004258:	9300      	str	r3, [sp, #0]
 800425a:	2301      	movs	r3, #1
 800425c:	f001 fdd8 	bl	8005e10 <HAL_I2C_Mem_Write>
}
 8004260:	bf00      	nop
 8004262:	3710      	adds	r7, #16
 8004264:	46bd      	mov	sp, r7
 8004266:	bd80      	pop	{r7, pc}

08004268 <readReg>:
    buffer[2] = (value >> 8) & 0xFF;
    buffer[3] = value & 0xFF;
    HAL_I2C_Mem_Write(dev->I2cHandle, dev->I2cDevAddr | I2C_WRITE, reg, 1, buffer, 4, I2C_TIMEOUT);
}

uint8_t readReg(VL53L0X_Dev_t *dev, uint8_t reg) {
 8004268:	b580      	push	{r7, lr}
 800426a:	b088      	sub	sp, #32
 800426c:	af04      	add	r7, sp, #16
 800426e:	6078      	str	r0, [r7, #4]
 8004270:	460b      	mov	r3, r1
 8004272:	70fb      	strb	r3, [r7, #3]
    uint8_t value;
    HAL_I2C_Mem_Read(dev->I2cHandle, dev->I2cDevAddr | I2C_READ, reg, 1, &value, 1, I2C_TIMEOUT);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	6818      	ldr	r0, [r3, #0]
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	791b      	ldrb	r3, [r3, #4]
 800427c:	f043 0301 	orr.w	r3, r3, #1
 8004280:	b2db      	uxtb	r3, r3
 8004282:	4619      	mov	r1, r3
 8004284:	78fb      	ldrb	r3, [r7, #3]
 8004286:	b29a      	uxth	r2, r3
 8004288:	2364      	movs	r3, #100	@ 0x64
 800428a:	9302      	str	r3, [sp, #8]
 800428c:	2301      	movs	r3, #1
 800428e:	9301      	str	r3, [sp, #4]
 8004290:	f107 030f 	add.w	r3, r7, #15
 8004294:	9300      	str	r3, [sp, #0]
 8004296:	2301      	movs	r3, #1
 8004298:	f001 feb4 	bl	8006004 <HAL_I2C_Mem_Read>
    return value;
 800429c:	7bfb      	ldrb	r3, [r7, #15]
}
 800429e:	4618      	mov	r0, r3
 80042a0:	3710      	adds	r7, #16
 80042a2:	46bd      	mov	sp, r7
 80042a4:	bd80      	pop	{r7, pc}

080042a6 <readReg16Bit>:

uint16_t readReg16Bit(VL53L0X_Dev_t *dev, uint8_t reg) {
 80042a6:	b580      	push	{r7, lr}
 80042a8:	b088      	sub	sp, #32
 80042aa:	af04      	add	r7, sp, #16
 80042ac:	6078      	str	r0, [r7, #4]
 80042ae:	460b      	mov	r3, r1
 80042b0:	70fb      	strb	r3, [r7, #3]
    uint8_t buffer[2];
    uint16_t value;
    HAL_I2C_Mem_Read(dev->I2cHandle, dev->I2cDevAddr | I2C_READ, reg, 1, buffer, 2, I2C_TIMEOUT);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6818      	ldr	r0, [r3, #0]
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	791b      	ldrb	r3, [r3, #4]
 80042ba:	f043 0301 	orr.w	r3, r3, #1
 80042be:	b2db      	uxtb	r3, r3
 80042c0:	4619      	mov	r1, r3
 80042c2:	78fb      	ldrb	r3, [r7, #3]
 80042c4:	b29a      	uxth	r2, r3
 80042c6:	2364      	movs	r3, #100	@ 0x64
 80042c8:	9302      	str	r3, [sp, #8]
 80042ca:	2302      	movs	r3, #2
 80042cc:	9301      	str	r3, [sp, #4]
 80042ce:	f107 030c 	add.w	r3, r7, #12
 80042d2:	9300      	str	r3, [sp, #0]
 80042d4:	2301      	movs	r3, #1
 80042d6:	f001 fe95 	bl	8006004 <HAL_I2C_Mem_Read>
    value = (uint16_t)(buffer[0] << 8) | (uint16_t)buffer[1];
 80042da:	7b3b      	ldrb	r3, [r7, #12]
 80042dc:	021b      	lsls	r3, r3, #8
 80042de:	b29b      	uxth	r3, r3
 80042e0:	7b7a      	ldrb	r2, [r7, #13]
 80042e2:	4313      	orrs	r3, r2
 80042e4:	81fb      	strh	r3, [r7, #14]
    return value;
 80042e6:	89fb      	ldrh	r3, [r7, #14]
}
 80042e8:	4618      	mov	r0, r3
 80042ea:	3710      	adds	r7, #16
 80042ec:	46bd      	mov	sp, r7
 80042ee:	bd80      	pop	{r7, pc}

080042f0 <writeMulti>:
    HAL_I2C_Mem_Read(dev->I2cHandle, dev->I2cDevAddr | I2C_READ, reg, 1, buffer, 4, I2C_TIMEOUT);
    value = ((uint32_t)buffer[0] << 24) | ((uint32_t)buffer[1] << 16) | ((uint32_t)buffer[2] << 8) | (uint32_t)buffer[3];
    return value;
}

void writeMulti(VL53L0X_Dev_t *dev, uint8_t reg, uint8_t const *src, uint8_t count){
 80042f0:	b590      	push	{r4, r7, lr}
 80042f2:	b089      	sub	sp, #36	@ 0x24
 80042f4:	af04      	add	r7, sp, #16
 80042f6:	60f8      	str	r0, [r7, #12]
 80042f8:	607a      	str	r2, [r7, #4]
 80042fa:	461a      	mov	r2, r3
 80042fc:	460b      	mov	r3, r1
 80042fe:	72fb      	strb	r3, [r7, #11]
 8004300:	4613      	mov	r3, r2
 8004302:	72bb      	strb	r3, [r7, #10]
    HAL_I2C_Mem_Write(dev->I2cHandle, dev->I2cDevAddr | I2C_WRITE, reg, 1, (uint8_t *)src, count, I2C_TIMEOUT);
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	6818      	ldr	r0, [r3, #0]
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	791b      	ldrb	r3, [r3, #4]
 800430c:	461c      	mov	r4, r3
 800430e:	7afb      	ldrb	r3, [r7, #11]
 8004310:	b29a      	uxth	r2, r3
 8004312:	7abb      	ldrb	r3, [r7, #10]
 8004314:	b29b      	uxth	r3, r3
 8004316:	2164      	movs	r1, #100	@ 0x64
 8004318:	9102      	str	r1, [sp, #8]
 800431a:	9301      	str	r3, [sp, #4]
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	9300      	str	r3, [sp, #0]
 8004320:	2301      	movs	r3, #1
 8004322:	4621      	mov	r1, r4
 8004324:	f001 fd74 	bl	8005e10 <HAL_I2C_Mem_Write>
}
 8004328:	bf00      	nop
 800432a:	3714      	adds	r7, #20
 800432c:	46bd      	mov	sp, r7
 800432e:	bd90      	pop	{r4, r7, pc}

08004330 <readMulti>:

void readMulti(VL53L0X_Dev_t *dev, uint8_t reg, uint8_t *dst, uint8_t count) {
 8004330:	b590      	push	{r4, r7, lr}
 8004332:	b089      	sub	sp, #36	@ 0x24
 8004334:	af04      	add	r7, sp, #16
 8004336:	60f8      	str	r0, [r7, #12]
 8004338:	607a      	str	r2, [r7, #4]
 800433a:	461a      	mov	r2, r3
 800433c:	460b      	mov	r3, r1
 800433e:	72fb      	strb	r3, [r7, #11]
 8004340:	4613      	mov	r3, r2
 8004342:	72bb      	strb	r3, [r7, #10]
    HAL_I2C_Mem_Read(dev->I2cHandle, dev->I2cDevAddr | I2C_READ, reg, 1, dst, count, I2C_TIMEOUT);
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	6818      	ldr	r0, [r3, #0]
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	791b      	ldrb	r3, [r3, #4]
 800434c:	f043 0301 	orr.w	r3, r3, #1
 8004350:	b2db      	uxtb	r3, r3
 8004352:	461c      	mov	r4, r3
 8004354:	7afb      	ldrb	r3, [r7, #11]
 8004356:	b29a      	uxth	r2, r3
 8004358:	7abb      	ldrb	r3, [r7, #10]
 800435a:	b29b      	uxth	r3, r3
 800435c:	2164      	movs	r1, #100	@ 0x64
 800435e:	9102      	str	r1, [sp, #8]
 8004360:	9301      	str	r3, [sp, #4]
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	9300      	str	r3, [sp, #0]
 8004366:	2301      	movs	r3, #1
 8004368:	4621      	mov	r1, r4
 800436a:	f001 fe4b 	bl	8006004 <HAL_I2C_Mem_Read>
}
 800436e:	bf00      	nop
 8004370:	3714      	adds	r7, #20
 8004372:	46bd      	mov	sp, r7
 8004374:	bd90      	pop	{r4, r7, pc}

08004376 <initVL53L0X>:

uint8_t getAddress_VL53L0X(VL53L0X_Dev_t *dev) {
  return dev->I2cDevAddr;
}

uint8_t initVL53L0X(VL53L0X_Dev_t *dev, I2C_HandleTypeDef *handler){
 8004376:	b580      	push	{r7, lr}
 8004378:	b086      	sub	sp, #24
 800437a:	af00      	add	r7, sp, #0
 800437c:	6078      	str	r0, [r7, #4]
 800437e:	6039      	str	r1, [r7, #0]
  // Khi to cc bin an ton cho struct
  dev->I2cHandle = handler;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	683a      	ldr	r2, [r7, #0]
 8004384:	601a      	str	r2, [r3, #0]
  dev->I2cDevAddr = ADDRESS_DEFAULT;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2252      	movs	r2, #82	@ 0x52
 800438a:	711a      	strb	r2, [r3, #4]
  dev->ioTimeout = 0;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2200      	movs	r2, #0
 8004390:	80da      	strh	r2, [r3, #6]
  dev->isTimeout = false;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2200      	movs	r2, #0
 8004396:	721a      	strb	r2, [r3, #8]
  dev->timeoutStartMs = 0;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2200      	movs	r2, #0
 800439c:	60da      	str	r2, [r3, #12]

  // Cu hnh ban u
  writeReg(dev, 0x88, 0x00);
 800439e:	2200      	movs	r2, #0
 80043a0:	2188      	movs	r1, #136	@ 0x88
 80043a2:	6878      	ldr	r0, [r7, #4]
 80043a4:	f7ff ff1c 	bl	80041e0 <writeReg>
  writeReg(dev, 0x80, 0x01);
 80043a8:	2201      	movs	r2, #1
 80043aa:	2180      	movs	r1, #128	@ 0x80
 80043ac:	6878      	ldr	r0, [r7, #4]
 80043ae:	f7ff ff17 	bl	80041e0 <writeReg>
  writeReg(dev, 0xFF, 0x01);
 80043b2:	2201      	movs	r2, #1
 80043b4:	21ff      	movs	r1, #255	@ 0xff
 80043b6:	6878      	ldr	r0, [r7, #4]
 80043b8:	f7ff ff12 	bl	80041e0 <writeReg>
  writeReg(dev, 0x00, 0x00);
 80043bc:	2200      	movs	r2, #0
 80043be:	2100      	movs	r1, #0
 80043c0:	6878      	ldr	r0, [r7, #4]
 80043c2:	f7ff ff0d 	bl	80041e0 <writeReg>
  dev->stopVariable = readReg(dev, 0x91);
 80043c6:	2191      	movs	r1, #145	@ 0x91
 80043c8:	6878      	ldr	r0, [r7, #4]
 80043ca:	f7ff ff4d 	bl	8004268 <readReg>
 80043ce:	4603      	mov	r3, r0
 80043d0:	461a      	mov	r2, r3
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	741a      	strb	r2, [r3, #16]
  writeReg(dev, 0x00, 0x01);
 80043d6:	2201      	movs	r2, #1
 80043d8:	2100      	movs	r1, #0
 80043da:	6878      	ldr	r0, [r7, #4]
 80043dc:	f7ff ff00 	bl	80041e0 <writeReg>
  writeReg(dev, 0xFF, 0x00);
 80043e0:	2200      	movs	r2, #0
 80043e2:	21ff      	movs	r1, #255	@ 0xff
 80043e4:	6878      	ldr	r0, [r7, #4]
 80043e6:	f7ff fefb 	bl	80041e0 <writeReg>
  writeReg(dev, 0x80, 0x00);
 80043ea:	2200      	movs	r2, #0
 80043ec:	2180      	movs	r1, #128	@ 0x80
 80043ee:	6878      	ldr	r0, [r7, #4]
 80043f0:	f7ff fef6 	bl	80041e0 <writeReg>

  // Disable SIGNAL_RATE_MSRC and SIGNAL_RATE_PRE_RANGE limit checks
  writeReg(dev, MSRC_CONFIG_CONTROL, readReg(dev, MSRC_CONFIG_CONTROL) | 0x12);
 80043f4:	2160      	movs	r1, #96	@ 0x60
 80043f6:	6878      	ldr	r0, [r7, #4]
 80043f8:	f7ff ff36 	bl	8004268 <readReg>
 80043fc:	4603      	mov	r3, r0
 80043fe:	f043 0312 	orr.w	r3, r3, #18
 8004402:	b2db      	uxtb	r3, r3
 8004404:	461a      	mov	r2, r3
 8004406:	2160      	movs	r1, #96	@ 0x60
 8004408:	6878      	ldr	r0, [r7, #4]
 800440a:	f7ff fee9 	bl	80041e0 <writeReg>

  // Set final range signal rate limit to 0.25 MCPS
  setSignalRateLimit(dev, 0.25);
 800440e:	eeb5 0a00 	vmov.f32	s0, #80	@ 0x3e800000  0.250
 8004412:	6878      	ldr	r0, [r7, #4]
 8004414:	f000 fa60 	bl	80048d8 <setSignalRateLimit>

  writeReg(dev, SYSTEM_SEQUENCE_CONFIG, 0xFF);
 8004418:	22ff      	movs	r2, #255	@ 0xff
 800441a:	2101      	movs	r1, #1
 800441c:	6878      	ldr	r0, [r7, #4]
 800441e:	f7ff fedf 	bl	80041e0 <writeReg>

  uint8_t spad_count;
  boolx spad_type_is_aperture;
  if (!getSpadInfo(dev, &spad_count, &spad_type_is_aperture)) { return false; }
 8004422:	f107 0213 	add.w	r2, r7, #19
 8004426:	f107 0314 	add.w	r3, r7, #20
 800442a:	4619      	mov	r1, r3
 800442c:	6878      	ldr	r0, [r7, #4]
 800442e:	f000 fde6 	bl	8004ffe <getSpadInfo>
 8004432:	4603      	mov	r3, r0
 8004434:	2b00      	cmp	r3, #0
 8004436:	d101      	bne.n	800443c <initVL53L0X+0xc6>
 8004438:	2300      	movs	r3, #0
 800443a:	e249      	b.n	80048d0 <initVL53L0X+0x55a>

  uint8_t ref_spad_map[6];
  readMulti(dev, GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
 800443c:	f107 020c 	add.w	r2, r7, #12
 8004440:	2306      	movs	r3, #6
 8004442:	21b0      	movs	r1, #176	@ 0xb0
 8004444:	6878      	ldr	r0, [r7, #4]
 8004446:	f7ff ff73 	bl	8004330 <readMulti>

  writeReg(dev, 0xFF, 0x01);
 800444a:	2201      	movs	r2, #1
 800444c:	21ff      	movs	r1, #255	@ 0xff
 800444e:	6878      	ldr	r0, [r7, #4]
 8004450:	f7ff fec6 	bl	80041e0 <writeReg>
  writeReg(dev, DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);
 8004454:	2200      	movs	r2, #0
 8004456:	214f      	movs	r1, #79	@ 0x4f
 8004458:	6878      	ldr	r0, [r7, #4]
 800445a:	f7ff fec1 	bl	80041e0 <writeReg>
  writeReg(dev, DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);
 800445e:	222c      	movs	r2, #44	@ 0x2c
 8004460:	214e      	movs	r1, #78	@ 0x4e
 8004462:	6878      	ldr	r0, [r7, #4]
 8004464:	f7ff febc 	bl	80041e0 <writeReg>
  writeReg(dev, 0xFF, 0x00);
 8004468:	2200      	movs	r2, #0
 800446a:	21ff      	movs	r1, #255	@ 0xff
 800446c:	6878      	ldr	r0, [r7, #4]
 800446e:	f7ff feb7 	bl	80041e0 <writeReg>
  writeReg(dev, GLOBAL_CONFIG_REF_EN_START_SELECT, 0xB4);
 8004472:	22b4      	movs	r2, #180	@ 0xb4
 8004474:	21b6      	movs	r1, #182	@ 0xb6
 8004476:	6878      	ldr	r0, [r7, #4]
 8004478:	f7ff feb2 	bl	80041e0 <writeReg>

  uint8_t first_spad_to_enable = spad_type_is_aperture ? 12 : 0;
 800447c:	7cfb      	ldrb	r3, [r7, #19]
 800447e:	2b00      	cmp	r3, #0
 8004480:	d001      	beq.n	8004486 <initVL53L0X+0x110>
 8004482:	230c      	movs	r3, #12
 8004484:	e000      	b.n	8004488 <initVL53L0X+0x112>
 8004486:	2300      	movs	r3, #0
 8004488:	757b      	strb	r3, [r7, #21]
  uint8_t spads_enabled = 0;
 800448a:	2300      	movs	r3, #0
 800448c:	75fb      	strb	r3, [r7, #23]

  for (uint8_t i = 0; i < 48; i++)
 800448e:	2300      	movs	r3, #0
 8004490:	75bb      	strb	r3, [r7, #22]
 8004492:	e039      	b.n	8004508 <initVL53L0X+0x192>
  {
    if (i < first_spad_to_enable || spads_enabled == spad_count) {
 8004494:	7dba      	ldrb	r2, [r7, #22]
 8004496:	7d7b      	ldrb	r3, [r7, #21]
 8004498:	429a      	cmp	r2, r3
 800449a:	d303      	bcc.n	80044a4 <initVL53L0X+0x12e>
 800449c:	7d3b      	ldrb	r3, [r7, #20]
 800449e:	7dfa      	ldrb	r2, [r7, #23]
 80044a0:	429a      	cmp	r2, r3
 80044a2:	d11a      	bne.n	80044da <initVL53L0X+0x164>
      ref_spad_map[i / 8] &= ~(1 << (i % 8));
 80044a4:	7dbb      	ldrb	r3, [r7, #22]
 80044a6:	08db      	lsrs	r3, r3, #3
 80044a8:	b2d8      	uxtb	r0, r3
 80044aa:	4603      	mov	r3, r0
 80044ac:	3318      	adds	r3, #24
 80044ae:	443b      	add	r3, r7
 80044b0:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80044b4:	b25a      	sxtb	r2, r3
 80044b6:	7dbb      	ldrb	r3, [r7, #22]
 80044b8:	f003 0307 	and.w	r3, r3, #7
 80044bc:	2101      	movs	r1, #1
 80044be:	fa01 f303 	lsl.w	r3, r1, r3
 80044c2:	b25b      	sxtb	r3, r3
 80044c4:	43db      	mvns	r3, r3
 80044c6:	b25b      	sxtb	r3, r3
 80044c8:	4013      	ands	r3, r2
 80044ca:	b25a      	sxtb	r2, r3
 80044cc:	4603      	mov	r3, r0
 80044ce:	b2d2      	uxtb	r2, r2
 80044d0:	3318      	adds	r3, #24
 80044d2:	443b      	add	r3, r7
 80044d4:	f803 2c0c 	strb.w	r2, [r3, #-12]
 80044d8:	e013      	b.n	8004502 <initVL53L0X+0x18c>
    } else if ((ref_spad_map[i / 8] >> (i % 8)) & 0x1) {
 80044da:	7dbb      	ldrb	r3, [r7, #22]
 80044dc:	08db      	lsrs	r3, r3, #3
 80044de:	b2db      	uxtb	r3, r3
 80044e0:	3318      	adds	r3, #24
 80044e2:	443b      	add	r3, r7
 80044e4:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80044e8:	461a      	mov	r2, r3
 80044ea:	7dbb      	ldrb	r3, [r7, #22]
 80044ec:	f003 0307 	and.w	r3, r3, #7
 80044f0:	fa42 f303 	asr.w	r3, r2, r3
 80044f4:	f003 0301 	and.w	r3, r3, #1
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d002      	beq.n	8004502 <initVL53L0X+0x18c>
      spads_enabled++;
 80044fc:	7dfb      	ldrb	r3, [r7, #23]
 80044fe:	3301      	adds	r3, #1
 8004500:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < 48; i++)
 8004502:	7dbb      	ldrb	r3, [r7, #22]
 8004504:	3301      	adds	r3, #1
 8004506:	75bb      	strb	r3, [r7, #22]
 8004508:	7dbb      	ldrb	r3, [r7, #22]
 800450a:	2b2f      	cmp	r3, #47	@ 0x2f
 800450c:	d9c2      	bls.n	8004494 <initVL53L0X+0x11e>
    }
  }

  writeMulti(dev, GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
 800450e:	f107 020c 	add.w	r2, r7, #12
 8004512:	2306      	movs	r3, #6
 8004514:	21b0      	movs	r1, #176	@ 0xb0
 8004516:	6878      	ldr	r0, [r7, #4]
 8004518:	f7ff feea 	bl	80042f0 <writeMulti>

  writeReg(dev, 0xFF, 0x01);
 800451c:	2201      	movs	r2, #1
 800451e:	21ff      	movs	r1, #255	@ 0xff
 8004520:	6878      	ldr	r0, [r7, #4]
 8004522:	f7ff fe5d 	bl	80041e0 <writeReg>
  writeReg(dev, 0x00, 0x00);
 8004526:	2200      	movs	r2, #0
 8004528:	2100      	movs	r1, #0
 800452a:	6878      	ldr	r0, [r7, #4]
 800452c:	f7ff fe58 	bl	80041e0 <writeReg>
  writeReg(dev, 0xFF, 0x00);
 8004530:	2200      	movs	r2, #0
 8004532:	21ff      	movs	r1, #255	@ 0xff
 8004534:	6878      	ldr	r0, [r7, #4]
 8004536:	f7ff fe53 	bl	80041e0 <writeReg>
  writeReg(dev, 0x09, 0x00);
 800453a:	2200      	movs	r2, #0
 800453c:	2109      	movs	r1, #9
 800453e:	6878      	ldr	r0, [r7, #4]
 8004540:	f7ff fe4e 	bl	80041e0 <writeReg>
  writeReg(dev, 0x10, 0x00);
 8004544:	2200      	movs	r2, #0
 8004546:	2110      	movs	r1, #16
 8004548:	6878      	ldr	r0, [r7, #4]
 800454a:	f7ff fe49 	bl	80041e0 <writeReg>
  writeReg(dev, 0x11, 0x00);
 800454e:	2200      	movs	r2, #0
 8004550:	2111      	movs	r1, #17
 8004552:	6878      	ldr	r0, [r7, #4]
 8004554:	f7ff fe44 	bl	80041e0 <writeReg>
  writeReg(dev, 0x24, 0x01);
 8004558:	2201      	movs	r2, #1
 800455a:	2124      	movs	r1, #36	@ 0x24
 800455c:	6878      	ldr	r0, [r7, #4]
 800455e:	f7ff fe3f 	bl	80041e0 <writeReg>
  writeReg(dev, 0x25, 0xFF);
 8004562:	22ff      	movs	r2, #255	@ 0xff
 8004564:	2125      	movs	r1, #37	@ 0x25
 8004566:	6878      	ldr	r0, [r7, #4]
 8004568:	f7ff fe3a 	bl	80041e0 <writeReg>
  writeReg(dev, 0x75, 0x00);
 800456c:	2200      	movs	r2, #0
 800456e:	2175      	movs	r1, #117	@ 0x75
 8004570:	6878      	ldr	r0, [r7, #4]
 8004572:	f7ff fe35 	bl	80041e0 <writeReg>
  writeReg(dev, 0xFF, 0x01);
 8004576:	2201      	movs	r2, #1
 8004578:	21ff      	movs	r1, #255	@ 0xff
 800457a:	6878      	ldr	r0, [r7, #4]
 800457c:	f7ff fe30 	bl	80041e0 <writeReg>
  writeReg(dev, 0x4E, 0x2C);
 8004580:	222c      	movs	r2, #44	@ 0x2c
 8004582:	214e      	movs	r1, #78	@ 0x4e
 8004584:	6878      	ldr	r0, [r7, #4]
 8004586:	f7ff fe2b 	bl	80041e0 <writeReg>
  writeReg(dev, 0x48, 0x00);
 800458a:	2200      	movs	r2, #0
 800458c:	2148      	movs	r1, #72	@ 0x48
 800458e:	6878      	ldr	r0, [r7, #4]
 8004590:	f7ff fe26 	bl	80041e0 <writeReg>
  writeReg(dev, 0x30, 0x20);
 8004594:	2220      	movs	r2, #32
 8004596:	2130      	movs	r1, #48	@ 0x30
 8004598:	6878      	ldr	r0, [r7, #4]
 800459a:	f7ff fe21 	bl	80041e0 <writeReg>
  writeReg(dev, 0xFF, 0x00);
 800459e:	2200      	movs	r2, #0
 80045a0:	21ff      	movs	r1, #255	@ 0xff
 80045a2:	6878      	ldr	r0, [r7, #4]
 80045a4:	f7ff fe1c 	bl	80041e0 <writeReg>
  writeReg(dev, 0x30, 0x09);
 80045a8:	2209      	movs	r2, #9
 80045aa:	2130      	movs	r1, #48	@ 0x30
 80045ac:	6878      	ldr	r0, [r7, #4]
 80045ae:	f7ff fe17 	bl	80041e0 <writeReg>
  writeReg(dev, 0x54, 0x00);
 80045b2:	2200      	movs	r2, #0
 80045b4:	2154      	movs	r1, #84	@ 0x54
 80045b6:	6878      	ldr	r0, [r7, #4]
 80045b8:	f7ff fe12 	bl	80041e0 <writeReg>
  writeReg(dev, 0x31, 0x04);
 80045bc:	2204      	movs	r2, #4
 80045be:	2131      	movs	r1, #49	@ 0x31
 80045c0:	6878      	ldr	r0, [r7, #4]
 80045c2:	f7ff fe0d 	bl	80041e0 <writeReg>
  writeReg(dev, 0x32, 0x03);
 80045c6:	2203      	movs	r2, #3
 80045c8:	2132      	movs	r1, #50	@ 0x32
 80045ca:	6878      	ldr	r0, [r7, #4]
 80045cc:	f7ff fe08 	bl	80041e0 <writeReg>
  writeReg(dev, 0x40, 0x83);
 80045d0:	2283      	movs	r2, #131	@ 0x83
 80045d2:	2140      	movs	r1, #64	@ 0x40
 80045d4:	6878      	ldr	r0, [r7, #4]
 80045d6:	f7ff fe03 	bl	80041e0 <writeReg>
  writeReg(dev, 0x46, 0x25);
 80045da:	2225      	movs	r2, #37	@ 0x25
 80045dc:	2146      	movs	r1, #70	@ 0x46
 80045de:	6878      	ldr	r0, [r7, #4]
 80045e0:	f7ff fdfe 	bl	80041e0 <writeReg>
  writeReg(dev, 0x60, 0x00);
 80045e4:	2200      	movs	r2, #0
 80045e6:	2160      	movs	r1, #96	@ 0x60
 80045e8:	6878      	ldr	r0, [r7, #4]
 80045ea:	f7ff fdf9 	bl	80041e0 <writeReg>
  writeReg(dev, 0x27, 0x00);
 80045ee:	2200      	movs	r2, #0
 80045f0:	2127      	movs	r1, #39	@ 0x27
 80045f2:	6878      	ldr	r0, [r7, #4]
 80045f4:	f7ff fdf4 	bl	80041e0 <writeReg>
  writeReg(dev, 0x50, 0x06);
 80045f8:	2206      	movs	r2, #6
 80045fa:	2150      	movs	r1, #80	@ 0x50
 80045fc:	6878      	ldr	r0, [r7, #4]
 80045fe:	f7ff fdef 	bl	80041e0 <writeReg>
  writeReg(dev, 0x51, 0x00);
 8004602:	2200      	movs	r2, #0
 8004604:	2151      	movs	r1, #81	@ 0x51
 8004606:	6878      	ldr	r0, [r7, #4]
 8004608:	f7ff fdea 	bl	80041e0 <writeReg>
  writeReg(dev, 0x52, 0x96);
 800460c:	2296      	movs	r2, #150	@ 0x96
 800460e:	2152      	movs	r1, #82	@ 0x52
 8004610:	6878      	ldr	r0, [r7, #4]
 8004612:	f7ff fde5 	bl	80041e0 <writeReg>
  writeReg(dev, 0x56, 0x08);
 8004616:	2208      	movs	r2, #8
 8004618:	2156      	movs	r1, #86	@ 0x56
 800461a:	6878      	ldr	r0, [r7, #4]
 800461c:	f7ff fde0 	bl	80041e0 <writeReg>
  writeReg(dev, 0x57, 0x30);
 8004620:	2230      	movs	r2, #48	@ 0x30
 8004622:	2157      	movs	r1, #87	@ 0x57
 8004624:	6878      	ldr	r0, [r7, #4]
 8004626:	f7ff fddb 	bl	80041e0 <writeReg>
  writeReg(dev, 0x61, 0x00);
 800462a:	2200      	movs	r2, #0
 800462c:	2161      	movs	r1, #97	@ 0x61
 800462e:	6878      	ldr	r0, [r7, #4]
 8004630:	f7ff fdd6 	bl	80041e0 <writeReg>
  writeReg(dev, 0x62, 0x00);
 8004634:	2200      	movs	r2, #0
 8004636:	2162      	movs	r1, #98	@ 0x62
 8004638:	6878      	ldr	r0, [r7, #4]
 800463a:	f7ff fdd1 	bl	80041e0 <writeReg>
  writeReg(dev, 0x64, 0x00);
 800463e:	2200      	movs	r2, #0
 8004640:	2164      	movs	r1, #100	@ 0x64
 8004642:	6878      	ldr	r0, [r7, #4]
 8004644:	f7ff fdcc 	bl	80041e0 <writeReg>
  writeReg(dev, 0x65, 0x00);
 8004648:	2200      	movs	r2, #0
 800464a:	2165      	movs	r1, #101	@ 0x65
 800464c:	6878      	ldr	r0, [r7, #4]
 800464e:	f7ff fdc7 	bl	80041e0 <writeReg>
  writeReg(dev, 0x66, 0xA0);
 8004652:	22a0      	movs	r2, #160	@ 0xa0
 8004654:	2166      	movs	r1, #102	@ 0x66
 8004656:	6878      	ldr	r0, [r7, #4]
 8004658:	f7ff fdc2 	bl	80041e0 <writeReg>
  writeReg(dev, 0xFF, 0x01);
 800465c:	2201      	movs	r2, #1
 800465e:	21ff      	movs	r1, #255	@ 0xff
 8004660:	6878      	ldr	r0, [r7, #4]
 8004662:	f7ff fdbd 	bl	80041e0 <writeReg>
  writeReg(dev, 0x22, 0x32);
 8004666:	2232      	movs	r2, #50	@ 0x32
 8004668:	2122      	movs	r1, #34	@ 0x22
 800466a:	6878      	ldr	r0, [r7, #4]
 800466c:	f7ff fdb8 	bl	80041e0 <writeReg>
  writeReg(dev, 0x47, 0x14);
 8004670:	2214      	movs	r2, #20
 8004672:	2147      	movs	r1, #71	@ 0x47
 8004674:	6878      	ldr	r0, [r7, #4]
 8004676:	f7ff fdb3 	bl	80041e0 <writeReg>
  writeReg(dev, 0x49, 0xFF);
 800467a:	22ff      	movs	r2, #255	@ 0xff
 800467c:	2149      	movs	r1, #73	@ 0x49
 800467e:	6878      	ldr	r0, [r7, #4]
 8004680:	f7ff fdae 	bl	80041e0 <writeReg>
  writeReg(dev, 0x4A, 0x00);
 8004684:	2200      	movs	r2, #0
 8004686:	214a      	movs	r1, #74	@ 0x4a
 8004688:	6878      	ldr	r0, [r7, #4]
 800468a:	f7ff fda9 	bl	80041e0 <writeReg>
  writeReg(dev, 0xFF, 0x00);
 800468e:	2200      	movs	r2, #0
 8004690:	21ff      	movs	r1, #255	@ 0xff
 8004692:	6878      	ldr	r0, [r7, #4]
 8004694:	f7ff fda4 	bl	80041e0 <writeReg>
  writeReg(dev, 0x7A, 0x0A);
 8004698:	220a      	movs	r2, #10
 800469a:	217a      	movs	r1, #122	@ 0x7a
 800469c:	6878      	ldr	r0, [r7, #4]
 800469e:	f7ff fd9f 	bl	80041e0 <writeReg>
  writeReg(dev, 0x7B, 0x00);
 80046a2:	2200      	movs	r2, #0
 80046a4:	217b      	movs	r1, #123	@ 0x7b
 80046a6:	6878      	ldr	r0, [r7, #4]
 80046a8:	f7ff fd9a 	bl	80041e0 <writeReg>
  writeReg(dev, 0x78, 0x21);
 80046ac:	2221      	movs	r2, #33	@ 0x21
 80046ae:	2178      	movs	r1, #120	@ 0x78
 80046b0:	6878      	ldr	r0, [r7, #4]
 80046b2:	f7ff fd95 	bl	80041e0 <writeReg>
  writeReg(dev, 0xFF, 0x01);
 80046b6:	2201      	movs	r2, #1
 80046b8:	21ff      	movs	r1, #255	@ 0xff
 80046ba:	6878      	ldr	r0, [r7, #4]
 80046bc:	f7ff fd90 	bl	80041e0 <writeReg>
  writeReg(dev, 0x23, 0x34);
 80046c0:	2234      	movs	r2, #52	@ 0x34
 80046c2:	2123      	movs	r1, #35	@ 0x23
 80046c4:	6878      	ldr	r0, [r7, #4]
 80046c6:	f7ff fd8b 	bl	80041e0 <writeReg>
  writeReg(dev, 0x42, 0x00);
 80046ca:	2200      	movs	r2, #0
 80046cc:	2142      	movs	r1, #66	@ 0x42
 80046ce:	6878      	ldr	r0, [r7, #4]
 80046d0:	f7ff fd86 	bl	80041e0 <writeReg>
  writeReg(dev, 0x44, 0xFF);
 80046d4:	22ff      	movs	r2, #255	@ 0xff
 80046d6:	2144      	movs	r1, #68	@ 0x44
 80046d8:	6878      	ldr	r0, [r7, #4]
 80046da:	f7ff fd81 	bl	80041e0 <writeReg>
  writeReg(dev, 0x45, 0x26);
 80046de:	2226      	movs	r2, #38	@ 0x26
 80046e0:	2145      	movs	r1, #69	@ 0x45
 80046e2:	6878      	ldr	r0, [r7, #4]
 80046e4:	f7ff fd7c 	bl	80041e0 <writeReg>
  writeReg(dev, 0x46, 0x05);
 80046e8:	2205      	movs	r2, #5
 80046ea:	2146      	movs	r1, #70	@ 0x46
 80046ec:	6878      	ldr	r0, [r7, #4]
 80046ee:	f7ff fd77 	bl	80041e0 <writeReg>
  writeReg(dev, 0x40, 0x40);
 80046f2:	2240      	movs	r2, #64	@ 0x40
 80046f4:	2140      	movs	r1, #64	@ 0x40
 80046f6:	6878      	ldr	r0, [r7, #4]
 80046f8:	f7ff fd72 	bl	80041e0 <writeReg>
  writeReg(dev, 0x0E, 0x06);
 80046fc:	2206      	movs	r2, #6
 80046fe:	210e      	movs	r1, #14
 8004700:	6878      	ldr	r0, [r7, #4]
 8004702:	f7ff fd6d 	bl	80041e0 <writeReg>
  writeReg(dev, 0x20, 0x1A);
 8004706:	221a      	movs	r2, #26
 8004708:	2120      	movs	r1, #32
 800470a:	6878      	ldr	r0, [r7, #4]
 800470c:	f7ff fd68 	bl	80041e0 <writeReg>
  writeReg(dev, 0x43, 0x40);
 8004710:	2240      	movs	r2, #64	@ 0x40
 8004712:	2143      	movs	r1, #67	@ 0x43
 8004714:	6878      	ldr	r0, [r7, #4]
 8004716:	f7ff fd63 	bl	80041e0 <writeReg>
  writeReg(dev, 0xFF, 0x00);
 800471a:	2200      	movs	r2, #0
 800471c:	21ff      	movs	r1, #255	@ 0xff
 800471e:	6878      	ldr	r0, [r7, #4]
 8004720:	f7ff fd5e 	bl	80041e0 <writeReg>
  writeReg(dev, 0x34, 0x03);
 8004724:	2203      	movs	r2, #3
 8004726:	2134      	movs	r1, #52	@ 0x34
 8004728:	6878      	ldr	r0, [r7, #4]
 800472a:	f7ff fd59 	bl	80041e0 <writeReg>
  writeReg(dev, 0x35, 0x44);
 800472e:	2244      	movs	r2, #68	@ 0x44
 8004730:	2135      	movs	r1, #53	@ 0x35
 8004732:	6878      	ldr	r0, [r7, #4]
 8004734:	f7ff fd54 	bl	80041e0 <writeReg>
  writeReg(dev, 0xFF, 0x01);
 8004738:	2201      	movs	r2, #1
 800473a:	21ff      	movs	r1, #255	@ 0xff
 800473c:	6878      	ldr	r0, [r7, #4]
 800473e:	f7ff fd4f 	bl	80041e0 <writeReg>
  writeReg(dev, 0x31, 0x04);
 8004742:	2204      	movs	r2, #4
 8004744:	2131      	movs	r1, #49	@ 0x31
 8004746:	6878      	ldr	r0, [r7, #4]
 8004748:	f7ff fd4a 	bl	80041e0 <writeReg>
  writeReg(dev, 0x4B, 0x09);
 800474c:	2209      	movs	r2, #9
 800474e:	214b      	movs	r1, #75	@ 0x4b
 8004750:	6878      	ldr	r0, [r7, #4]
 8004752:	f7ff fd45 	bl	80041e0 <writeReg>
  writeReg(dev, 0x4C, 0x05);
 8004756:	2205      	movs	r2, #5
 8004758:	214c      	movs	r1, #76	@ 0x4c
 800475a:	6878      	ldr	r0, [r7, #4]
 800475c:	f7ff fd40 	bl	80041e0 <writeReg>
  writeReg(dev, 0x4D, 0x04);
 8004760:	2204      	movs	r2, #4
 8004762:	214d      	movs	r1, #77	@ 0x4d
 8004764:	6878      	ldr	r0, [r7, #4]
 8004766:	f7ff fd3b 	bl	80041e0 <writeReg>
  writeReg(dev, 0xFF, 0x00);
 800476a:	2200      	movs	r2, #0
 800476c:	21ff      	movs	r1, #255	@ 0xff
 800476e:	6878      	ldr	r0, [r7, #4]
 8004770:	f7ff fd36 	bl	80041e0 <writeReg>
  writeReg(dev, 0x44, 0x00);
 8004774:	2200      	movs	r2, #0
 8004776:	2144      	movs	r1, #68	@ 0x44
 8004778:	6878      	ldr	r0, [r7, #4]
 800477a:	f7ff fd31 	bl	80041e0 <writeReg>
  writeReg(dev, 0x45, 0x20);
 800477e:	2220      	movs	r2, #32
 8004780:	2145      	movs	r1, #69	@ 0x45
 8004782:	6878      	ldr	r0, [r7, #4]
 8004784:	f7ff fd2c 	bl	80041e0 <writeReg>
  writeReg(dev, 0x47, 0x08);
 8004788:	2208      	movs	r2, #8
 800478a:	2147      	movs	r1, #71	@ 0x47
 800478c:	6878      	ldr	r0, [r7, #4]
 800478e:	f7ff fd27 	bl	80041e0 <writeReg>
  writeReg(dev, 0x48, 0x28);
 8004792:	2228      	movs	r2, #40	@ 0x28
 8004794:	2148      	movs	r1, #72	@ 0x48
 8004796:	6878      	ldr	r0, [r7, #4]
 8004798:	f7ff fd22 	bl	80041e0 <writeReg>
  writeReg(dev, 0x67, 0x00);
 800479c:	2200      	movs	r2, #0
 800479e:	2167      	movs	r1, #103	@ 0x67
 80047a0:	6878      	ldr	r0, [r7, #4]
 80047a2:	f7ff fd1d 	bl	80041e0 <writeReg>
  writeReg(dev, 0x70, 0x04);
 80047a6:	2204      	movs	r2, #4
 80047a8:	2170      	movs	r1, #112	@ 0x70
 80047aa:	6878      	ldr	r0, [r7, #4]
 80047ac:	f7ff fd18 	bl	80041e0 <writeReg>
  writeReg(dev, 0x71, 0x01);
 80047b0:	2201      	movs	r2, #1
 80047b2:	2171      	movs	r1, #113	@ 0x71
 80047b4:	6878      	ldr	r0, [r7, #4]
 80047b6:	f7ff fd13 	bl	80041e0 <writeReg>
  writeReg(dev, 0x72, 0xFE);
 80047ba:	22fe      	movs	r2, #254	@ 0xfe
 80047bc:	2172      	movs	r1, #114	@ 0x72
 80047be:	6878      	ldr	r0, [r7, #4]
 80047c0:	f7ff fd0e 	bl	80041e0 <writeReg>
  writeReg(dev, 0x76, 0x00);
 80047c4:	2200      	movs	r2, #0
 80047c6:	2176      	movs	r1, #118	@ 0x76
 80047c8:	6878      	ldr	r0, [r7, #4]
 80047ca:	f7ff fd09 	bl	80041e0 <writeReg>
  writeReg(dev, 0x77, 0x00);
 80047ce:	2200      	movs	r2, #0
 80047d0:	2177      	movs	r1, #119	@ 0x77
 80047d2:	6878      	ldr	r0, [r7, #4]
 80047d4:	f7ff fd04 	bl	80041e0 <writeReg>
  writeReg(dev, 0xFF, 0x01);
 80047d8:	2201      	movs	r2, #1
 80047da:	21ff      	movs	r1, #255	@ 0xff
 80047dc:	6878      	ldr	r0, [r7, #4]
 80047de:	f7ff fcff 	bl	80041e0 <writeReg>
  writeReg(dev, 0x0D, 0x01);
 80047e2:	2201      	movs	r2, #1
 80047e4:	210d      	movs	r1, #13
 80047e6:	6878      	ldr	r0, [r7, #4]
 80047e8:	f7ff fcfa 	bl	80041e0 <writeReg>
  writeReg(dev, 0xFF, 0x00);
 80047ec:	2200      	movs	r2, #0
 80047ee:	21ff      	movs	r1, #255	@ 0xff
 80047f0:	6878      	ldr	r0, [r7, #4]
 80047f2:	f7ff fcf5 	bl	80041e0 <writeReg>
  writeReg(dev, 0x80, 0x01);
 80047f6:	2201      	movs	r2, #1
 80047f8:	2180      	movs	r1, #128	@ 0x80
 80047fa:	6878      	ldr	r0, [r7, #4]
 80047fc:	f7ff fcf0 	bl	80041e0 <writeReg>
  writeReg(dev, 0x01, 0xF8);
 8004800:	22f8      	movs	r2, #248	@ 0xf8
 8004802:	2101      	movs	r1, #1
 8004804:	6878      	ldr	r0, [r7, #4]
 8004806:	f7ff fceb 	bl	80041e0 <writeReg>
  writeReg(dev, 0xFF, 0x01);
 800480a:	2201      	movs	r2, #1
 800480c:	21ff      	movs	r1, #255	@ 0xff
 800480e:	6878      	ldr	r0, [r7, #4]
 8004810:	f7ff fce6 	bl	80041e0 <writeReg>
  writeReg(dev, 0x8E, 0x01);
 8004814:	2201      	movs	r2, #1
 8004816:	218e      	movs	r1, #142	@ 0x8e
 8004818:	6878      	ldr	r0, [r7, #4]
 800481a:	f7ff fce1 	bl	80041e0 <writeReg>
  writeReg(dev, 0x00, 0x01);
 800481e:	2201      	movs	r2, #1
 8004820:	2100      	movs	r1, #0
 8004822:	6878      	ldr	r0, [r7, #4]
 8004824:	f7ff fcdc 	bl	80041e0 <writeReg>
  writeReg(dev, 0xFF, 0x00);
 8004828:	2200      	movs	r2, #0
 800482a:	21ff      	movs	r1, #255	@ 0xff
 800482c:	6878      	ldr	r0, [r7, #4]
 800482e:	f7ff fcd7 	bl	80041e0 <writeReg>
  writeReg(dev, 0x80, 0x00);
 8004832:	2200      	movs	r2, #0
 8004834:	2180      	movs	r1, #128	@ 0x80
 8004836:	6878      	ldr	r0, [r7, #4]
 8004838:	f7ff fcd2 	bl	80041e0 <writeReg>

  writeReg(dev, SYSTEM_INTERRUPT_CONFIG_GPIO, 0x04);
 800483c:	2204      	movs	r2, #4
 800483e:	210a      	movs	r1, #10
 8004840:	6878      	ldr	r0, [r7, #4]
 8004842:	f7ff fccd 	bl	80041e0 <writeReg>
  writeReg(dev, GPIO_HV_MUX_ACTIVE_HIGH, readReg(dev, GPIO_HV_MUX_ACTIVE_HIGH) & ~0x10); // active low
 8004846:	2184      	movs	r1, #132	@ 0x84
 8004848:	6878      	ldr	r0, [r7, #4]
 800484a:	f7ff fd0d 	bl	8004268 <readReg>
 800484e:	4603      	mov	r3, r0
 8004850:	f023 0310 	bic.w	r3, r3, #16
 8004854:	b2db      	uxtb	r3, r3
 8004856:	461a      	mov	r2, r3
 8004858:	2184      	movs	r1, #132	@ 0x84
 800485a:	6878      	ldr	r0, [r7, #4]
 800485c:	f7ff fcc0 	bl	80041e0 <writeReg>
  writeReg(dev, SYSTEM_INTERRUPT_CLEAR, 0x01);
 8004860:	2201      	movs	r2, #1
 8004862:	210b      	movs	r1, #11
 8004864:	6878      	ldr	r0, [r7, #4]
 8004866:	f7ff fcbb 	bl	80041e0 <writeReg>

  dev->measTimBudUs = getMeasurementTimingBudget(dev);
 800486a:	6878      	ldr	r0, [r7, #4]
 800486c:	f000 f903 	bl	8004a76 <getMeasurementTimingBudget>
 8004870:	4602      	mov	r2, r0
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	615a      	str	r2, [r3, #20]
  writeReg(dev, SYSTEM_SEQUENCE_CONFIG, 0xE8);
 8004876:	22e8      	movs	r2, #232	@ 0xe8
 8004878:	2101      	movs	r1, #1
 800487a:	6878      	ldr	r0, [r7, #4]
 800487c:	f7ff fcb0 	bl	80041e0 <writeReg>
  setMeasurementTimingBudget(dev, dev->measTimBudUs);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	695b      	ldr	r3, [r3, #20]
 8004884:	4619      	mov	r1, r3
 8004886:	6878      	ldr	r0, [r7, #4]
 8004888:	f000 f85c 	bl	8004944 <setMeasurementTimingBudget>

  writeReg(dev, SYSTEM_SEQUENCE_CONFIG, 0x01);
 800488c:	2201      	movs	r2, #1
 800488e:	2101      	movs	r1, #1
 8004890:	6878      	ldr	r0, [r7, #4]
 8004892:	f7ff fca5 	bl	80041e0 <writeReg>
  if (!performSingleRefCalibration(dev, 0x40)) { return false; }
 8004896:	2140      	movs	r1, #64	@ 0x40
 8004898:	6878      	ldr	r0, [r7, #4]
 800489a:	f000 fd7f 	bl	800539c <performSingleRefCalibration>
 800489e:	4603      	mov	r3, r0
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d101      	bne.n	80048a8 <initVL53L0X+0x532>
 80048a4:	2300      	movs	r3, #0
 80048a6:	e013      	b.n	80048d0 <initVL53L0X+0x55a>

  writeReg(dev, SYSTEM_SEQUENCE_CONFIG, 0x02);
 80048a8:	2202      	movs	r2, #2
 80048aa:	2101      	movs	r1, #1
 80048ac:	6878      	ldr	r0, [r7, #4]
 80048ae:	f7ff fc97 	bl	80041e0 <writeReg>
  if (!performSingleRefCalibration(dev, 0x00)) { return false; }
 80048b2:	2100      	movs	r1, #0
 80048b4:	6878      	ldr	r0, [r7, #4]
 80048b6:	f000 fd71 	bl	800539c <performSingleRefCalibration>
 80048ba:	4603      	mov	r3, r0
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d101      	bne.n	80048c4 <initVL53L0X+0x54e>
 80048c0:	2300      	movs	r3, #0
 80048c2:	e005      	b.n	80048d0 <initVL53L0X+0x55a>

  writeReg(dev, SYSTEM_SEQUENCE_CONFIG, 0xE8);
 80048c4:	22e8      	movs	r2, #232	@ 0xe8
 80048c6:	2101      	movs	r1, #1
 80048c8:	6878      	ldr	r0, [r7, #4]
 80048ca:	f7ff fc89 	bl	80041e0 <writeReg>

  return true;
 80048ce:	2301      	movs	r3, #1
}
 80048d0:	4618      	mov	r0, r3
 80048d2:	3718      	adds	r7, #24
 80048d4:	46bd      	mov	sp, r7
 80048d6:	bd80      	pop	{r7, pc}

080048d8 <setSignalRateLimit>:

uint8_t setSignalRateLimit(VL53L0X_Dev_t *dev, float limit_Mcps) {
 80048d8:	b580      	push	{r7, lr}
 80048da:	b082      	sub	sp, #8
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
 80048e0:	ed87 0a00 	vstr	s0, [r7]
  if (limit_Mcps < 0 || limit_Mcps > 511.99) { return false; }
 80048e4:	edd7 7a00 	vldr	s15, [r7]
 80048e8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80048ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048f0:	d40a      	bmi.n	8004908 <setSignalRateLimit+0x30>
 80048f2:	6838      	ldr	r0, [r7, #0]
 80048f4:	f7fb fe28 	bl	8000548 <__aeabi_f2d>
 80048f8:	a310      	add	r3, pc, #64	@ (adr r3, 800493c <setSignalRateLimit+0x64>)
 80048fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048fe:	f7fc f90b 	bl	8000b18 <__aeabi_dcmpgt>
 8004902:	4603      	mov	r3, r0
 8004904:	2b00      	cmp	r3, #0
 8004906:	d001      	beq.n	800490c <setSignalRateLimit+0x34>
 8004908:	2300      	movs	r3, #0
 800490a:	e010      	b.n	800492e <setSignalRateLimit+0x56>
  writeReg16Bit(dev, FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT, limit_Mcps * (1 << 7));
 800490c:	edd7 7a00 	vldr	s15, [r7]
 8004910:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8004938 <setSignalRateLimit+0x60>
 8004914:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004918:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800491c:	ee17 3a90 	vmov	r3, s15
 8004920:	b29b      	uxth	r3, r3
 8004922:	461a      	mov	r2, r3
 8004924:	2144      	movs	r1, #68	@ 0x44
 8004926:	6878      	ldr	r0, [r7, #4]
 8004928:	f7ff fc79 	bl	800421e <writeReg16Bit>
  return true;
 800492c:	2301      	movs	r3, #1
}
 800492e:	4618      	mov	r0, r3
 8004930:	3708      	adds	r7, #8
 8004932:	46bd      	mov	sp, r7
 8004934:	bd80      	pop	{r7, pc}
 8004936:	bf00      	nop
 8004938:	43000000 	.word	0x43000000
 800493c:	0a3d70a4 	.word	0x0a3d70a4
 8004940:	407fffd7 	.word	0x407fffd7

08004944 <setMeasurementTimingBudget>:

float getSignalRateLimit(VL53L0X_Dev_t *dev) {
  return (float)readReg16Bit(dev, FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT) / (1 << 7);
}

uint8_t setMeasurementTimingBudget(VL53L0X_Dev_t *dev, uint32_t budget_us) {
 8004944:	b580      	push	{r7, lr}
 8004946:	b092      	sub	sp, #72	@ 0x48
 8004948:	af00      	add	r7, sp, #0
 800494a:	6078      	str	r0, [r7, #4]
 800494c:	6039      	str	r1, [r7, #0]
  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  uint16_t const StartOverhead      = 1320;
 800494e:	f44f 63a5 	mov.w	r3, #1320	@ 0x528
 8004952:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  uint16_t const EndOverhead        = 960;
 8004956:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 800495a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  uint16_t const MsrcOverhead       = 660;
 800495c:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8004960:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  uint16_t const TccOverhead        = 590;
 8004962:	f240 234e 	movw	r3, #590	@ 0x24e
 8004966:	877b      	strh	r3, [r7, #58]	@ 0x3a
  uint16_t const DssOverhead        = 690;
 8004968:	f240 23b2 	movw	r3, #690	@ 0x2b2
 800496c:	873b      	strh	r3, [r7, #56]	@ 0x38
  uint16_t const PreRangeOverhead   = 660;
 800496e:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8004972:	86fb      	strh	r3, [r7, #54]	@ 0x36
  uint16_t const FinalRangeOverhead = 550;
 8004974:	f240 2326 	movw	r3, #550	@ 0x226
 8004978:	86bb      	strh	r3, [r7, #52]	@ 0x34

  uint32_t const MinTimingBudget = 20000;
 800497a:	f644 6320 	movw	r3, #20000	@ 0x4e20
 800497e:	633b      	str	r3, [r7, #48]	@ 0x30

  if (budget_us < MinTimingBudget) { return false; }
 8004980:	683a      	ldr	r2, [r7, #0]
 8004982:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004984:	429a      	cmp	r2, r3
 8004986:	d201      	bcs.n	800498c <setMeasurementTimingBudget+0x48>
 8004988:	2300      	movs	r3, #0
 800498a:	e070      	b.n	8004a6e <setMeasurementTimingBudget+0x12a>
  uint32_t used_budget_us = StartOverhead + EndOverhead;
 800498c:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8004990:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8004992:	4413      	add	r3, r2
 8004994:	647b      	str	r3, [r7, #68]	@ 0x44

  getSequenceStepEnables(dev, &enables);
 8004996:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800499a:	4619      	mov	r1, r3
 800499c:	6878      	ldr	r0, [r7, #4]
 800499e:	f000 fbd1 	bl	8005144 <getSequenceStepEnables>
  getSequenceStepTimeouts(dev, &enables, &timeouts);
 80049a2:	f107 020c 	add.w	r2, r7, #12
 80049a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80049aa:	4619      	mov	r1, r3
 80049ac:	6878      	ldr	r0, [r7, #4]
 80049ae:	f000 fbfd 	bl	80051ac <getSequenceStepTimeouts>

  if (enables.tcc) { used_budget_us += (timeouts.msrc_dss_tcc_us + TccOverhead); }
 80049b2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d005      	beq.n	80049c6 <setMeasurementTimingBudget+0x82>
 80049ba:	69ba      	ldr	r2, [r7, #24]
 80049bc:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80049be:	4413      	add	r3, r2
 80049c0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80049c2:	4413      	add	r3, r2
 80049c4:	647b      	str	r3, [r7, #68]	@ 0x44
  if (enables.dss) { used_budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead); }
 80049c6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d007      	beq.n	80049de <setMeasurementTimingBudget+0x9a>
 80049ce:	69ba      	ldr	r2, [r7, #24]
 80049d0:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80049d2:	4413      	add	r3, r2
 80049d4:	005b      	lsls	r3, r3, #1
 80049d6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80049d8:	4413      	add	r3, r2
 80049da:	647b      	str	r3, [r7, #68]	@ 0x44
 80049dc:	e009      	b.n	80049f2 <setMeasurementTimingBudget+0xae>
  else if (enables.msrc) { used_budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead); }
 80049de:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d005      	beq.n	80049f2 <setMeasurementTimingBudget+0xae>
 80049e6:	69ba      	ldr	r2, [r7, #24]
 80049e8:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80049ea:	4413      	add	r3, r2
 80049ec:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80049ee:	4413      	add	r3, r2
 80049f0:	647b      	str	r3, [r7, #68]	@ 0x44

  if (enables.pre_range) { used_budget_us += (timeouts.pre_range_us + PreRangeOverhead); }
 80049f2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d005      	beq.n	8004a06 <setMeasurementTimingBudget+0xc2>
 80049fa:	69fa      	ldr	r2, [r7, #28]
 80049fc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80049fe:	4413      	add	r3, r2
 8004a00:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004a02:	4413      	add	r3, r2
 8004a04:	647b      	str	r3, [r7, #68]	@ 0x44
  if (enables.final_range) {
 8004a06:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d02e      	beq.n	8004a6c <setMeasurementTimingBudget+0x128>
    used_budget_us += FinalRangeOverhead;
 8004a0e:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8004a10:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004a12:	4413      	add	r3, r2
 8004a14:	647b      	str	r3, [r7, #68]	@ 0x44
    if (used_budget_us > budget_us) { return false; }
 8004a16:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	429a      	cmp	r2, r3
 8004a1c:	d901      	bls.n	8004a22 <setMeasurementTimingBudget+0xde>
 8004a1e:	2300      	movs	r3, #0
 8004a20:	e025      	b.n	8004a6e <setMeasurementTimingBudget+0x12a>

    uint32_t final_range_timeout_us = budget_us - used_budget_us;
 8004a22:	683a      	ldr	r2, [r7, #0]
 8004a24:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004a26:	1ad3      	subs	r3, r2, r3
 8004a28:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint16_t final_range_timeout_mclks = timeoutMicrosecondsToMclks(final_range_timeout_us, timeouts.final_range_vcsel_period_pclks);
 8004a2a:	89fb      	ldrh	r3, [r7, #14]
 8004a2c:	b2db      	uxtb	r3, r3
 8004a2e:	4619      	mov	r1, r3
 8004a30:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004a32:	f000 fc8d 	bl	8005350 <timeoutMicrosecondsToMclks>
 8004a36:	4603      	mov	r3, r0
 8004a38:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

    if (enables.pre_range) { final_range_timeout_mclks += timeouts.pre_range_mclks; }
 8004a3c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d005      	beq.n	8004a50 <setMeasurementTimingBudget+0x10c>
 8004a44:	8a7a      	ldrh	r2, [r7, #18]
 8004a46:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8004a4a:	4413      	add	r3, r2
 8004a4c:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    writeReg16Bit(dev, FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI, encodeTimeout(final_range_timeout_mclks));
 8004a50:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8004a54:	4618      	mov	r0, r3
 8004a56:	f000 fc28 	bl	80052aa <encodeTimeout>
 8004a5a:	4603      	mov	r3, r0
 8004a5c:	461a      	mov	r2, r3
 8004a5e:	2171      	movs	r1, #113	@ 0x71
 8004a60:	6878      	ldr	r0, [r7, #4]
 8004a62:	f7ff fbdc 	bl	800421e <writeReg16Bit>
    dev->measTimBudUs = budget_us;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	683a      	ldr	r2, [r7, #0]
 8004a6a:	615a      	str	r2, [r3, #20]
  }
  return true;
 8004a6c:	2301      	movs	r3, #1
}
 8004a6e:	4618      	mov	r0, r3
 8004a70:	3748      	adds	r7, #72	@ 0x48
 8004a72:	46bd      	mov	sp, r7
 8004a74:	bd80      	pop	{r7, pc}

08004a76 <getMeasurementTimingBudget>:

uint32_t getMeasurementTimingBudget(VL53L0X_Dev_t *dev) {
 8004a76:	b580      	push	{r7, lr}
 8004a78:	b08e      	sub	sp, #56	@ 0x38
 8004a7a:	af00      	add	r7, sp, #0
 8004a7c:	6078      	str	r0, [r7, #4]
  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  uint16_t const StartOverhead     = 1910;
 8004a7e:	f240 7376 	movw	r3, #1910	@ 0x776
 8004a82:	867b      	strh	r3, [r7, #50]	@ 0x32
  uint16_t const EndOverhead        = 960;
 8004a84:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8004a88:	863b      	strh	r3, [r7, #48]	@ 0x30
  uint16_t const MsrcOverhead       = 660;
 8004a8a:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8004a8e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  uint16_t const TccOverhead        = 590;
 8004a90:	f240 234e 	movw	r3, #590	@ 0x24e
 8004a94:	85bb      	strh	r3, [r7, #44]	@ 0x2c
  uint16_t const DssOverhead        = 690;
 8004a96:	f240 23b2 	movw	r3, #690	@ 0x2b2
 8004a9a:	857b      	strh	r3, [r7, #42]	@ 0x2a
  uint16_t const PreRangeOverhead   = 660;
 8004a9c:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8004aa0:	853b      	strh	r3, [r7, #40]	@ 0x28
  uint16_t const FinalRangeOverhead = 550;
 8004aa2:	f240 2326 	movw	r3, #550	@ 0x226
 8004aa6:	84fb      	strh	r3, [r7, #38]	@ 0x26

  uint32_t budget_us = StartOverhead + EndOverhead;
 8004aa8:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8004aaa:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8004aac:	4413      	add	r3, r2
 8004aae:	637b      	str	r3, [r7, #52]	@ 0x34

  getSequenceStepEnables(dev, &enables);
 8004ab0:	f107 0320 	add.w	r3, r7, #32
 8004ab4:	4619      	mov	r1, r3
 8004ab6:	6878      	ldr	r0, [r7, #4]
 8004ab8:	f000 fb44 	bl	8005144 <getSequenceStepEnables>
  getSequenceStepTimeouts(dev, &enables, &timeouts);
 8004abc:	f107 0208 	add.w	r2, r7, #8
 8004ac0:	f107 0320 	add.w	r3, r7, #32
 8004ac4:	4619      	mov	r1, r3
 8004ac6:	6878      	ldr	r0, [r7, #4]
 8004ac8:	f000 fb70 	bl	80051ac <getSequenceStepTimeouts>

  if (enables.tcc) { budget_us += (timeouts.msrc_dss_tcc_us + TccOverhead); }
 8004acc:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d005      	beq.n	8004ae0 <getMeasurementTimingBudget+0x6a>
 8004ad4:	697a      	ldr	r2, [r7, #20]
 8004ad6:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8004ad8:	4413      	add	r3, r2
 8004ada:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004adc:	4413      	add	r3, r2
 8004ade:	637b      	str	r3, [r7, #52]	@ 0x34
  if (enables.dss) { budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead); }
 8004ae0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d007      	beq.n	8004af8 <getMeasurementTimingBudget+0x82>
 8004ae8:	697a      	ldr	r2, [r7, #20]
 8004aea:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8004aec:	4413      	add	r3, r2
 8004aee:	005b      	lsls	r3, r3, #1
 8004af0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004af2:	4413      	add	r3, r2
 8004af4:	637b      	str	r3, [r7, #52]	@ 0x34
 8004af6:	e009      	b.n	8004b0c <getMeasurementTimingBudget+0x96>
  else if (enables.msrc) { budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead); }
 8004af8:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d005      	beq.n	8004b0c <getMeasurementTimingBudget+0x96>
 8004b00:	697a      	ldr	r2, [r7, #20]
 8004b02:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8004b04:	4413      	add	r3, r2
 8004b06:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004b08:	4413      	add	r3, r2
 8004b0a:	637b      	str	r3, [r7, #52]	@ 0x34

  if (enables.pre_range) { budget_us += (timeouts.pre_range_us + PreRangeOverhead); }
 8004b0c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d005      	beq.n	8004b20 <getMeasurementTimingBudget+0xaa>
 8004b14:	69ba      	ldr	r2, [r7, #24]
 8004b16:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8004b18:	4413      	add	r3, r2
 8004b1a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004b1c:	4413      	add	r3, r2
 8004b1e:	637b      	str	r3, [r7, #52]	@ 0x34
  if (enables.final_range) { budget_us += (timeouts.final_range_us + FinalRangeOverhead); }
 8004b20:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d005      	beq.n	8004b34 <getMeasurementTimingBudget+0xbe>
 8004b28:	69fa      	ldr	r2, [r7, #28]
 8004b2a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8004b2c:	4413      	add	r3, r2
 8004b2e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004b30:	4413      	add	r3, r2
 8004b32:	637b      	str	r3, [r7, #52]	@ 0x34

  dev->measTimBudUs = budget_us;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004b38:	615a      	str	r2, [r3, #20]
  return budget_us;
 8004b3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8004b3c:	4618      	mov	r0, r3
 8004b3e:	3738      	adds	r7, #56	@ 0x38
 8004b40:	46bd      	mov	sp, r7
 8004b42:	bd80      	pop	{r7, pc}

08004b44 <setVcselPulsePeriod>:

uint8_t setVcselPulsePeriod(VL53L0X_Dev_t *dev, vcselPeriodType type, uint8_t period_pclks) {
 8004b44:	b580      	push	{r7, lr}
 8004b46:	b08c      	sub	sp, #48	@ 0x30
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	6078      	str	r0, [r7, #4]
 8004b4c:	460b      	mov	r3, r1
 8004b4e:	70fb      	strb	r3, [r7, #3]
 8004b50:	4613      	mov	r3, r2
 8004b52:	70bb      	strb	r3, [r7, #2]
  uint8_t vcsel_period_reg = encodeVcselPeriod(period_pclks);
 8004b54:	78bb      	ldrb	r3, [r7, #2]
 8004b56:	085b      	lsrs	r3, r3, #1
 8004b58:	b2db      	uxtb	r3, r3
 8004b5a:	3b01      	subs	r3, #1
 8004b5c:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  getSequenceStepEnables(dev, &enables);
 8004b60:	f107 0320 	add.w	r3, r7, #32
 8004b64:	4619      	mov	r1, r3
 8004b66:	6878      	ldr	r0, [r7, #4]
 8004b68:	f000 faec 	bl	8005144 <getSequenceStepEnables>
  getSequenceStepTimeouts(dev, &enables, &timeouts);
 8004b6c:	f107 0208 	add.w	r2, r7, #8
 8004b70:	f107 0320 	add.w	r3, r7, #32
 8004b74:	4619      	mov	r1, r3
 8004b76:	6878      	ldr	r0, [r7, #4]
 8004b78:	f000 fb18 	bl	80051ac <getSequenceStepTimeouts>

  if (type == VcselPeriodPreRange) {
 8004b7c:	78fb      	ldrb	r3, [r7, #3]
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d164      	bne.n	8004c4c <setVcselPulsePeriod+0x108>
    switch (period_pclks) {
 8004b82:	78bb      	ldrb	r3, [r7, #2]
 8004b84:	3b0c      	subs	r3, #12
 8004b86:	2b06      	cmp	r3, #6
 8004b88:	d828      	bhi.n	8004bdc <setVcselPulsePeriod+0x98>
 8004b8a:	a201      	add	r2, pc, #4	@ (adr r2, 8004b90 <setVcselPulsePeriod+0x4c>)
 8004b8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b90:	08004bad 	.word	0x08004bad
 8004b94:	08004bdd 	.word	0x08004bdd
 8004b98:	08004bb9 	.word	0x08004bb9
 8004b9c:	08004bdd 	.word	0x08004bdd
 8004ba0:	08004bc5 	.word	0x08004bc5
 8004ba4:	08004bdd 	.word	0x08004bdd
 8004ba8:	08004bd1 	.word	0x08004bd1
      case 12: writeReg(dev, PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x18); break;
 8004bac:	2218      	movs	r2, #24
 8004bae:	2157      	movs	r1, #87	@ 0x57
 8004bb0:	6878      	ldr	r0, [r7, #4]
 8004bb2:	f7ff fb15 	bl	80041e0 <writeReg>
 8004bb6:	e013      	b.n	8004be0 <setVcselPulsePeriod+0x9c>
      case 14: writeReg(dev, PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x30); break;
 8004bb8:	2230      	movs	r2, #48	@ 0x30
 8004bba:	2157      	movs	r1, #87	@ 0x57
 8004bbc:	6878      	ldr	r0, [r7, #4]
 8004bbe:	f7ff fb0f 	bl	80041e0 <writeReg>
 8004bc2:	e00d      	b.n	8004be0 <setVcselPulsePeriod+0x9c>
      case 16: writeReg(dev, PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x40); break;
 8004bc4:	2240      	movs	r2, #64	@ 0x40
 8004bc6:	2157      	movs	r1, #87	@ 0x57
 8004bc8:	6878      	ldr	r0, [r7, #4]
 8004bca:	f7ff fb09 	bl	80041e0 <writeReg>
 8004bce:	e007      	b.n	8004be0 <setVcselPulsePeriod+0x9c>
      case 18: writeReg(dev, PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x50); break;
 8004bd0:	2250      	movs	r2, #80	@ 0x50
 8004bd2:	2157      	movs	r1, #87	@ 0x57
 8004bd4:	6878      	ldr	r0, [r7, #4]
 8004bd6:	f7ff fb03 	bl	80041e0 <writeReg>
 8004bda:	e001      	b.n	8004be0 <setVcselPulsePeriod+0x9c>
      default: return false;
 8004bdc:	2300      	movs	r3, #0
 8004bde:	e114      	b.n	8004e0a <setVcselPulsePeriod+0x2c6>
    }
    writeReg(dev, PRE_RANGE_CONFIG_VALID_PHASE_LOW, 0x08);
 8004be0:	2208      	movs	r2, #8
 8004be2:	2156      	movs	r1, #86	@ 0x56
 8004be4:	6878      	ldr	r0, [r7, #4]
 8004be6:	f7ff fafb 	bl	80041e0 <writeReg>
    writeReg(dev, PRE_RANGE_CONFIG_VCSEL_PERIOD, vcsel_period_reg);
 8004bea:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8004bee:	461a      	mov	r2, r3
 8004bf0:	2150      	movs	r1, #80	@ 0x50
 8004bf2:	6878      	ldr	r0, [r7, #4]
 8004bf4:	f7ff faf4 	bl	80041e0 <writeReg>
    uint16_t new_pre_range_timeout_mclks = timeoutMicrosecondsToMclks(timeouts.pre_range_us, period_pclks);
 8004bf8:	69bb      	ldr	r3, [r7, #24]
 8004bfa:	78ba      	ldrb	r2, [r7, #2]
 8004bfc:	4611      	mov	r1, r2
 8004bfe:	4618      	mov	r0, r3
 8004c00:	f000 fba6 	bl	8005350 <timeoutMicrosecondsToMclks>
 8004c04:	4603      	mov	r3, r0
 8004c06:	857b      	strh	r3, [r7, #42]	@ 0x2a
    writeReg16Bit(dev, PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI, encodeTimeout(new_pre_range_timeout_mclks));
 8004c08:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	f000 fb4d 	bl	80052aa <encodeTimeout>
 8004c10:	4603      	mov	r3, r0
 8004c12:	461a      	mov	r2, r3
 8004c14:	2151      	movs	r1, #81	@ 0x51
 8004c16:	6878      	ldr	r0, [r7, #4]
 8004c18:	f7ff fb01 	bl	800421e <writeReg16Bit>
    uint16_t new_msrc_timeout_mclks = timeoutMicrosecondsToMclks(timeouts.msrc_dss_tcc_us, period_pclks);
 8004c1c:	697b      	ldr	r3, [r7, #20]
 8004c1e:	78ba      	ldrb	r2, [r7, #2]
 8004c20:	4611      	mov	r1, r2
 8004c22:	4618      	mov	r0, r3
 8004c24:	f000 fb94 	bl	8005350 <timeoutMicrosecondsToMclks>
 8004c28:	4603      	mov	r3, r0
 8004c2a:	853b      	strh	r3, [r7, #40]	@ 0x28
    writeReg(dev, MSRC_CONFIG_TIMEOUT_MACROP, (new_msrc_timeout_mclks > 256) ? 255 : (new_msrc_timeout_mclks - 1));
 8004c2c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8004c2e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c32:	d804      	bhi.n	8004c3e <setVcselPulsePeriod+0xfa>
 8004c34:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8004c36:	b2db      	uxtb	r3, r3
 8004c38:	3b01      	subs	r3, #1
 8004c3a:	b2db      	uxtb	r3, r3
 8004c3c:	e000      	b.n	8004c40 <setVcselPulsePeriod+0xfc>
 8004c3e:	23ff      	movs	r3, #255	@ 0xff
 8004c40:	461a      	mov	r2, r3
 8004c42:	2146      	movs	r1, #70	@ 0x46
 8004c44:	6878      	ldr	r0, [r7, #4]
 8004c46:	f7ff facb 	bl	80041e0 <writeReg>
 8004c4a:	e0c0      	b.n	8004dce <setVcselPulsePeriod+0x28a>
  } else if (type == VcselPeriodFinalRange) {
 8004c4c:	78fb      	ldrb	r3, [r7, #3]
 8004c4e:	2b01      	cmp	r3, #1
 8004c50:	f040 80bb 	bne.w	8004dca <setVcselPulsePeriod+0x286>
    switch (period_pclks) {
 8004c54:	78bb      	ldrb	r3, [r7, #2]
 8004c56:	3b08      	subs	r3, #8
 8004c58:	2b06      	cmp	r3, #6
 8004c5a:	f200 808d 	bhi.w	8004d78 <setVcselPulsePeriod+0x234>
 8004c5e:	a201      	add	r2, pc, #4	@ (adr r2, 8004c64 <setVcselPulsePeriod+0x120>)
 8004c60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c64:	08004c81 	.word	0x08004c81
 8004c68:	08004d79 	.word	0x08004d79
 8004c6c:	08004cbf 	.word	0x08004cbf
 8004c70:	08004d79 	.word	0x08004d79
 8004c74:	08004cfd 	.word	0x08004cfd
 8004c78:	08004d79 	.word	0x08004d79
 8004c7c:	08004d3b 	.word	0x08004d3b
      case 8:  writeReg(dev, FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x10); writeReg(dev, GLOBAL_CONFIG_VCSEL_WIDTH, 0x02); writeReg(dev, ALGO_PHASECAL_CONFIG_TIMEOUT, 0x0C); writeReg(dev, 0xFF, 0x01); writeReg(dev, ALGO_PHASECAL_LIM, 0x30); writeReg(dev, 0xFF, 0x00); break;
 8004c80:	2210      	movs	r2, #16
 8004c82:	2148      	movs	r1, #72	@ 0x48
 8004c84:	6878      	ldr	r0, [r7, #4]
 8004c86:	f7ff faab 	bl	80041e0 <writeReg>
 8004c8a:	2202      	movs	r2, #2
 8004c8c:	2132      	movs	r1, #50	@ 0x32
 8004c8e:	6878      	ldr	r0, [r7, #4]
 8004c90:	f7ff faa6 	bl	80041e0 <writeReg>
 8004c94:	220c      	movs	r2, #12
 8004c96:	2130      	movs	r1, #48	@ 0x30
 8004c98:	6878      	ldr	r0, [r7, #4]
 8004c9a:	f7ff faa1 	bl	80041e0 <writeReg>
 8004c9e:	2201      	movs	r2, #1
 8004ca0:	21ff      	movs	r1, #255	@ 0xff
 8004ca2:	6878      	ldr	r0, [r7, #4]
 8004ca4:	f7ff fa9c 	bl	80041e0 <writeReg>
 8004ca8:	2230      	movs	r2, #48	@ 0x30
 8004caa:	2130      	movs	r1, #48	@ 0x30
 8004cac:	6878      	ldr	r0, [r7, #4]
 8004cae:	f7ff fa97 	bl	80041e0 <writeReg>
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	21ff      	movs	r1, #255	@ 0xff
 8004cb6:	6878      	ldr	r0, [r7, #4]
 8004cb8:	f7ff fa92 	bl	80041e0 <writeReg>
 8004cbc:	e05e      	b.n	8004d7c <setVcselPulsePeriod+0x238>
      case 10: writeReg(dev, FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x28); writeReg(dev, GLOBAL_CONFIG_VCSEL_WIDTH, 0x03); writeReg(dev, ALGO_PHASECAL_CONFIG_TIMEOUT, 0x09); writeReg(dev, 0xFF, 0x01); writeReg(dev, ALGO_PHASECAL_LIM, 0x20); writeReg(dev, 0xFF, 0x00); break;
 8004cbe:	2228      	movs	r2, #40	@ 0x28
 8004cc0:	2148      	movs	r1, #72	@ 0x48
 8004cc2:	6878      	ldr	r0, [r7, #4]
 8004cc4:	f7ff fa8c 	bl	80041e0 <writeReg>
 8004cc8:	2203      	movs	r2, #3
 8004cca:	2132      	movs	r1, #50	@ 0x32
 8004ccc:	6878      	ldr	r0, [r7, #4]
 8004cce:	f7ff fa87 	bl	80041e0 <writeReg>
 8004cd2:	2209      	movs	r2, #9
 8004cd4:	2130      	movs	r1, #48	@ 0x30
 8004cd6:	6878      	ldr	r0, [r7, #4]
 8004cd8:	f7ff fa82 	bl	80041e0 <writeReg>
 8004cdc:	2201      	movs	r2, #1
 8004cde:	21ff      	movs	r1, #255	@ 0xff
 8004ce0:	6878      	ldr	r0, [r7, #4]
 8004ce2:	f7ff fa7d 	bl	80041e0 <writeReg>
 8004ce6:	2220      	movs	r2, #32
 8004ce8:	2130      	movs	r1, #48	@ 0x30
 8004cea:	6878      	ldr	r0, [r7, #4]
 8004cec:	f7ff fa78 	bl	80041e0 <writeReg>
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	21ff      	movs	r1, #255	@ 0xff
 8004cf4:	6878      	ldr	r0, [r7, #4]
 8004cf6:	f7ff fa73 	bl	80041e0 <writeReg>
 8004cfa:	e03f      	b.n	8004d7c <setVcselPulsePeriod+0x238>
      case 12: writeReg(dev, FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x38); writeReg(dev, GLOBAL_CONFIG_VCSEL_WIDTH, 0x03); writeReg(dev, ALGO_PHASECAL_CONFIG_TIMEOUT, 0x08); writeReg(dev, 0xFF, 0x01); writeReg(dev, ALGO_PHASECAL_LIM, 0x20); writeReg(dev, 0xFF, 0x00); break;
 8004cfc:	2238      	movs	r2, #56	@ 0x38
 8004cfe:	2148      	movs	r1, #72	@ 0x48
 8004d00:	6878      	ldr	r0, [r7, #4]
 8004d02:	f7ff fa6d 	bl	80041e0 <writeReg>
 8004d06:	2203      	movs	r2, #3
 8004d08:	2132      	movs	r1, #50	@ 0x32
 8004d0a:	6878      	ldr	r0, [r7, #4]
 8004d0c:	f7ff fa68 	bl	80041e0 <writeReg>
 8004d10:	2208      	movs	r2, #8
 8004d12:	2130      	movs	r1, #48	@ 0x30
 8004d14:	6878      	ldr	r0, [r7, #4]
 8004d16:	f7ff fa63 	bl	80041e0 <writeReg>
 8004d1a:	2201      	movs	r2, #1
 8004d1c:	21ff      	movs	r1, #255	@ 0xff
 8004d1e:	6878      	ldr	r0, [r7, #4]
 8004d20:	f7ff fa5e 	bl	80041e0 <writeReg>
 8004d24:	2220      	movs	r2, #32
 8004d26:	2130      	movs	r1, #48	@ 0x30
 8004d28:	6878      	ldr	r0, [r7, #4]
 8004d2a:	f7ff fa59 	bl	80041e0 <writeReg>
 8004d2e:	2200      	movs	r2, #0
 8004d30:	21ff      	movs	r1, #255	@ 0xff
 8004d32:	6878      	ldr	r0, [r7, #4]
 8004d34:	f7ff fa54 	bl	80041e0 <writeReg>
 8004d38:	e020      	b.n	8004d7c <setVcselPulsePeriod+0x238>
      case 14: writeReg(dev, FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x48); writeReg(dev, GLOBAL_CONFIG_VCSEL_WIDTH, 0x03); writeReg(dev, ALGO_PHASECAL_CONFIG_TIMEOUT, 0x07); writeReg(dev, 0xFF, 0x01); writeReg(dev, ALGO_PHASECAL_LIM, 0x20); writeReg(dev, 0xFF, 0x00); break;
 8004d3a:	2248      	movs	r2, #72	@ 0x48
 8004d3c:	2148      	movs	r1, #72	@ 0x48
 8004d3e:	6878      	ldr	r0, [r7, #4]
 8004d40:	f7ff fa4e 	bl	80041e0 <writeReg>
 8004d44:	2203      	movs	r2, #3
 8004d46:	2132      	movs	r1, #50	@ 0x32
 8004d48:	6878      	ldr	r0, [r7, #4]
 8004d4a:	f7ff fa49 	bl	80041e0 <writeReg>
 8004d4e:	2207      	movs	r2, #7
 8004d50:	2130      	movs	r1, #48	@ 0x30
 8004d52:	6878      	ldr	r0, [r7, #4]
 8004d54:	f7ff fa44 	bl	80041e0 <writeReg>
 8004d58:	2201      	movs	r2, #1
 8004d5a:	21ff      	movs	r1, #255	@ 0xff
 8004d5c:	6878      	ldr	r0, [r7, #4]
 8004d5e:	f7ff fa3f 	bl	80041e0 <writeReg>
 8004d62:	2220      	movs	r2, #32
 8004d64:	2130      	movs	r1, #48	@ 0x30
 8004d66:	6878      	ldr	r0, [r7, #4]
 8004d68:	f7ff fa3a 	bl	80041e0 <writeReg>
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	21ff      	movs	r1, #255	@ 0xff
 8004d70:	6878      	ldr	r0, [r7, #4]
 8004d72:	f7ff fa35 	bl	80041e0 <writeReg>
 8004d76:	e001      	b.n	8004d7c <setVcselPulsePeriod+0x238>
      default: return false;
 8004d78:	2300      	movs	r3, #0
 8004d7a:	e046      	b.n	8004e0a <setVcselPulsePeriod+0x2c6>
    }
    writeReg(dev, FINAL_RANGE_CONFIG_VALID_PHASE_LOW, 0x08);
 8004d7c:	2208      	movs	r2, #8
 8004d7e:	2147      	movs	r1, #71	@ 0x47
 8004d80:	6878      	ldr	r0, [r7, #4]
 8004d82:	f7ff fa2d 	bl	80041e0 <writeReg>
    writeReg(dev, FINAL_RANGE_CONFIG_VCSEL_PERIOD, vcsel_period_reg);
 8004d86:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8004d8a:	461a      	mov	r2, r3
 8004d8c:	2170      	movs	r1, #112	@ 0x70
 8004d8e:	6878      	ldr	r0, [r7, #4]
 8004d90:	f7ff fa26 	bl	80041e0 <writeReg>
    uint16_t new_final_range_timeout_mclks = timeoutMicrosecondsToMclks(timeouts.final_range_us, period_pclks);
 8004d94:	69fb      	ldr	r3, [r7, #28]
 8004d96:	78ba      	ldrb	r2, [r7, #2]
 8004d98:	4611      	mov	r1, r2
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	f000 fad8 	bl	8005350 <timeoutMicrosecondsToMclks>
 8004da0:	4603      	mov	r3, r0
 8004da2:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    if (enables.pre_range) { new_final_range_timeout_mclks += timeouts.pre_range_mclks; }
 8004da4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d003      	beq.n	8004db4 <setVcselPulsePeriod+0x270>
 8004dac:	89fa      	ldrh	r2, [r7, #14]
 8004dae:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8004db0:	4413      	add	r3, r2
 8004db2:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    writeReg16Bit(dev, FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI, encodeTimeout(new_final_range_timeout_mclks));
 8004db4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8004db6:	4618      	mov	r0, r3
 8004db8:	f000 fa77 	bl	80052aa <encodeTimeout>
 8004dbc:	4603      	mov	r3, r0
 8004dbe:	461a      	mov	r2, r3
 8004dc0:	2171      	movs	r1, #113	@ 0x71
 8004dc2:	6878      	ldr	r0, [r7, #4]
 8004dc4:	f7ff fa2b 	bl	800421e <writeReg16Bit>
 8004dc8:	e001      	b.n	8004dce <setVcselPulsePeriod+0x28a>
  } else { return false; }
 8004dca:	2300      	movs	r3, #0
 8004dcc:	e01d      	b.n	8004e0a <setVcselPulsePeriod+0x2c6>

  setMeasurementTimingBudget(dev, dev->measTimBudUs);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	695b      	ldr	r3, [r3, #20]
 8004dd2:	4619      	mov	r1, r3
 8004dd4:	6878      	ldr	r0, [r7, #4]
 8004dd6:	f7ff fdb5 	bl	8004944 <setMeasurementTimingBudget>
  uint8_t sequence_config = readReg(dev, SYSTEM_SEQUENCE_CONFIG);
 8004dda:	2101      	movs	r1, #1
 8004ddc:	6878      	ldr	r0, [r7, #4]
 8004dde:	f7ff fa43 	bl	8004268 <readReg>
 8004de2:	4603      	mov	r3, r0
 8004de4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  writeReg(dev, SYSTEM_SEQUENCE_CONFIG, 0x02);
 8004de8:	2202      	movs	r2, #2
 8004dea:	2101      	movs	r1, #1
 8004dec:	6878      	ldr	r0, [r7, #4]
 8004dee:	f7ff f9f7 	bl	80041e0 <writeReg>
  performSingleRefCalibration(dev, 0x0);
 8004df2:	2100      	movs	r1, #0
 8004df4:	6878      	ldr	r0, [r7, #4]
 8004df6:	f000 fad1 	bl	800539c <performSingleRefCalibration>
  writeReg(dev, SYSTEM_SEQUENCE_CONFIG, sequence_config);
 8004dfa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004dfe:	461a      	mov	r2, r3
 8004e00:	2101      	movs	r1, #1
 8004e02:	6878      	ldr	r0, [r7, #4]
 8004e04:	f7ff f9ec 	bl	80041e0 <writeReg>
  return true;
 8004e08:	2301      	movs	r3, #1
}
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	3730      	adds	r7, #48	@ 0x30
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	bd80      	pop	{r7, pc}
 8004e12:	bf00      	nop

08004e14 <getVcselPulsePeriod>:

uint8_t getVcselPulsePeriod(VL53L0X_Dev_t *dev, vcselPeriodType type) {
 8004e14:	b580      	push	{r7, lr}
 8004e16:	b082      	sub	sp, #8
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	6078      	str	r0, [r7, #4]
 8004e1c:	460b      	mov	r3, r1
 8004e1e:	70fb      	strb	r3, [r7, #3]
  if (type == VcselPeriodPreRange) { return decodeVcselPeriod(readReg(dev, PRE_RANGE_CONFIG_VCSEL_PERIOD)); }
 8004e20:	78fb      	ldrb	r3, [r7, #3]
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d109      	bne.n	8004e3a <getVcselPulsePeriod+0x26>
 8004e26:	2150      	movs	r1, #80	@ 0x50
 8004e28:	6878      	ldr	r0, [r7, #4]
 8004e2a:	f7ff fa1d 	bl	8004268 <readReg>
 8004e2e:	4603      	mov	r3, r0
 8004e30:	3301      	adds	r3, #1
 8004e32:	b2db      	uxtb	r3, r3
 8004e34:	005b      	lsls	r3, r3, #1
 8004e36:	b2db      	uxtb	r3, r3
 8004e38:	e00d      	b.n	8004e56 <getVcselPulsePeriod+0x42>
  else if (type == VcselPeriodFinalRange) { return decodeVcselPeriod(readReg(dev, FINAL_RANGE_CONFIG_VCSEL_PERIOD)); }
 8004e3a:	78fb      	ldrb	r3, [r7, #3]
 8004e3c:	2b01      	cmp	r3, #1
 8004e3e:	d109      	bne.n	8004e54 <getVcselPulsePeriod+0x40>
 8004e40:	2170      	movs	r1, #112	@ 0x70
 8004e42:	6878      	ldr	r0, [r7, #4]
 8004e44:	f7ff fa10 	bl	8004268 <readReg>
 8004e48:	4603      	mov	r3, r0
 8004e4a:	3301      	adds	r3, #1
 8004e4c:	b2db      	uxtb	r3, r3
 8004e4e:	005b      	lsls	r3, r3, #1
 8004e50:	b2db      	uxtb	r3, r3
 8004e52:	e000      	b.n	8004e56 <getVcselPulsePeriod+0x42>
  else { return 255; }
 8004e54:	23ff      	movs	r3, #255	@ 0xff
}
 8004e56:	4618      	mov	r0, r3
 8004e58:	3708      	adds	r7, #8
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	bd80      	pop	{r7, pc}

08004e5e <readRangeContinuousMillimeters>:
  writeReg(dev, 0x91, 0x00);
  writeReg(dev, 0x00, 0x01);
  writeReg(dev, 0xFF, 0x00);
}

uint16_t readRangeContinuousMillimeters(VL53L0X_Dev_t *dev, statInfo_t_VL53L0X *extraStats) {
 8004e5e:	b580      	push	{r7, lr}
 8004e60:	b086      	sub	sp, #24
 8004e62:	af00      	add	r7, sp, #0
 8004e64:	6078      	str	r0, [r7, #4]
 8004e66:	6039      	str	r1, [r7, #0]
    uint8_t tempBuffer[12];
    uint16_t temp;
    startTimeout(dev);
 8004e68:	f000 fb66 	bl	8005538 <HAL_GetTick>
 8004e6c:	4602      	mov	r2, r0
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	60da      	str	r2, [r3, #12]
    while ((readReg(dev, RESULT_INTERRUPT_STATUS) & 0x07) == 0) {
 8004e72:	e013      	b.n	8004e9c <readRangeContinuousMillimeters+0x3e>
        if (checkTimeoutExpired(dev)) {
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	88db      	ldrh	r3, [r3, #6]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d00f      	beq.n	8004e9c <readRangeContinuousMillimeters+0x3e>
 8004e7c:	f000 fb5c 	bl	8005538 <HAL_GetTick>
 8004e80:	4602      	mov	r2, r0
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	68db      	ldr	r3, [r3, #12]
 8004e86:	1ad3      	subs	r3, r2, r3
 8004e88:	687a      	ldr	r2, [r7, #4]
 8004e8a:	88d2      	ldrh	r2, [r2, #6]
 8004e8c:	4293      	cmp	r3, r2
 8004e8e:	d905      	bls.n	8004e9c <readRangeContinuousMillimeters+0x3e>
            dev->isTimeout = true;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2201      	movs	r2, #1
 8004e94:	721a      	strb	r2, [r3, #8]
            return 65535;
 8004e96:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004e9a:	e051      	b.n	8004f40 <readRangeContinuousMillimeters+0xe2>
    while ((readReg(dev, RESULT_INTERRUPT_STATUS) & 0x07) == 0) {
 8004e9c:	2113      	movs	r1, #19
 8004e9e:	6878      	ldr	r0, [r7, #4]
 8004ea0:	f7ff f9e2 	bl	8004268 <readReg>
 8004ea4:	4603      	mov	r3, r0
 8004ea6:	f003 0307 	and.w	r3, r3, #7
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d0e2      	beq.n	8004e74 <readRangeContinuousMillimeters+0x16>
        }
    }
    if(extraStats == 0) {
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d106      	bne.n	8004ec2 <readRangeContinuousMillimeters+0x64>
        temp = readReg16Bit(dev, RESULT_RANGE_STATUS + 10);
 8004eb4:	211e      	movs	r1, #30
 8004eb6:	6878      	ldr	r0, [r7, #4]
 8004eb8:	f7ff f9f5 	bl	80042a6 <readReg16Bit>
 8004ebc:	4603      	mov	r3, r0
 8004ebe:	82fb      	strh	r3, [r7, #22]
 8004ec0:	e038      	b.n	8004f34 <readRangeContinuousMillimeters+0xd6>
    } else {
        readMulti(dev, 0x14, tempBuffer, 12);
 8004ec2:	f107 0208 	add.w	r2, r7, #8
 8004ec6:	230c      	movs	r3, #12
 8004ec8:	2114      	movs	r1, #20
 8004eca:	6878      	ldr	r0, [r7, #4]
 8004ecc:	f7ff fa30 	bl	8004330 <readMulti>
        extraStats->rangeStatus =  tempBuffer[0x00]>>3;
 8004ed0:	7a3b      	ldrb	r3, [r7, #8]
 8004ed2:	08db      	lsrs	r3, r3, #3
 8004ed4:	b2da      	uxtb	r2, r3
 8004ed6:	683b      	ldr	r3, [r7, #0]
 8004ed8:	721a      	strb	r2, [r3, #8]
        extraStats->spadCnt     = (tempBuffer[0x02]<<8) | tempBuffer[0x03];
 8004eda:	7abb      	ldrb	r3, [r7, #10]
 8004edc:	b21b      	sxth	r3, r3
 8004ede:	021b      	lsls	r3, r3, #8
 8004ee0:	b21a      	sxth	r2, r3
 8004ee2:	7afb      	ldrb	r3, [r7, #11]
 8004ee4:	b21b      	sxth	r3, r3
 8004ee6:	4313      	orrs	r3, r2
 8004ee8:	b21b      	sxth	r3, r3
 8004eea:	b29a      	uxth	r2, r3
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	80da      	strh	r2, [r3, #6]
        extraStats->signalCnt   = (tempBuffer[0x06]<<8) | tempBuffer[0x07];
 8004ef0:	7bbb      	ldrb	r3, [r7, #14]
 8004ef2:	b21b      	sxth	r3, r3
 8004ef4:	021b      	lsls	r3, r3, #8
 8004ef6:	b21a      	sxth	r2, r3
 8004ef8:	7bfb      	ldrb	r3, [r7, #15]
 8004efa:	b21b      	sxth	r3, r3
 8004efc:	4313      	orrs	r3, r2
 8004efe:	b21b      	sxth	r3, r3
 8004f00:	b29a      	uxth	r2, r3
 8004f02:	683b      	ldr	r3, [r7, #0]
 8004f04:	805a      	strh	r2, [r3, #2]
        extraStats->ambientCnt  = (tempBuffer[0x08]<<8) | tempBuffer[0x09];
 8004f06:	7c3b      	ldrb	r3, [r7, #16]
 8004f08:	b21b      	sxth	r3, r3
 8004f0a:	021b      	lsls	r3, r3, #8
 8004f0c:	b21a      	sxth	r2, r3
 8004f0e:	7c7b      	ldrb	r3, [r7, #17]
 8004f10:	b21b      	sxth	r3, r3
 8004f12:	4313      	orrs	r3, r2
 8004f14:	b21b      	sxth	r3, r3
 8004f16:	b29a      	uxth	r2, r3
 8004f18:	683b      	ldr	r3, [r7, #0]
 8004f1a:	809a      	strh	r2, [r3, #4]
        temp                    = (tempBuffer[0x0A]<<8) | tempBuffer[0x0B];
 8004f1c:	7cbb      	ldrb	r3, [r7, #18]
 8004f1e:	b21b      	sxth	r3, r3
 8004f20:	021b      	lsls	r3, r3, #8
 8004f22:	b21a      	sxth	r2, r3
 8004f24:	7cfb      	ldrb	r3, [r7, #19]
 8004f26:	b21b      	sxth	r3, r3
 8004f28:	4313      	orrs	r3, r2
 8004f2a:	b21b      	sxth	r3, r3
 8004f2c:	82fb      	strh	r3, [r7, #22]
        extraStats->rawDistance = temp;
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	8afa      	ldrh	r2, [r7, #22]
 8004f32:	801a      	strh	r2, [r3, #0]
    }
    writeReg(dev, SYSTEM_INTERRUPT_CLEAR, 0x01);
 8004f34:	2201      	movs	r2, #1
 8004f36:	210b      	movs	r1, #11
 8004f38:	6878      	ldr	r0, [r7, #4]
 8004f3a:	f7ff f951 	bl	80041e0 <writeReg>
    return temp;
 8004f3e:	8afb      	ldrh	r3, [r7, #22]
}
 8004f40:	4618      	mov	r0, r3
 8004f42:	3718      	adds	r7, #24
 8004f44:	46bd      	mov	sp, r7
 8004f46:	bd80      	pop	{r7, pc}

08004f48 <readRangeSingleMillimeters>:

uint16_t readRangeSingleMillimeters(VL53L0X_Dev_t *dev, statInfo_t_VL53L0X *extraStats) {
 8004f48:	b580      	push	{r7, lr}
 8004f4a:	b082      	sub	sp, #8
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	6078      	str	r0, [r7, #4]
 8004f50:	6039      	str	r1, [r7, #0]
    writeReg(dev, 0x80, 0x01);
 8004f52:	2201      	movs	r2, #1
 8004f54:	2180      	movs	r1, #128	@ 0x80
 8004f56:	6878      	ldr	r0, [r7, #4]
 8004f58:	f7ff f942 	bl	80041e0 <writeReg>
    writeReg(dev, 0xFF, 0x01);
 8004f5c:	2201      	movs	r2, #1
 8004f5e:	21ff      	movs	r1, #255	@ 0xff
 8004f60:	6878      	ldr	r0, [r7, #4]
 8004f62:	f7ff f93d 	bl	80041e0 <writeReg>
    writeReg(dev, 0x00, 0x00);
 8004f66:	2200      	movs	r2, #0
 8004f68:	2100      	movs	r1, #0
 8004f6a:	6878      	ldr	r0, [r7, #4]
 8004f6c:	f7ff f938 	bl	80041e0 <writeReg>
    writeReg(dev, 0x91, dev->stopVariable);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	7c1b      	ldrb	r3, [r3, #16]
 8004f74:	461a      	mov	r2, r3
 8004f76:	2191      	movs	r1, #145	@ 0x91
 8004f78:	6878      	ldr	r0, [r7, #4]
 8004f7a:	f7ff f931 	bl	80041e0 <writeReg>
    writeReg(dev, 0x00, 0x01);
 8004f7e:	2201      	movs	r2, #1
 8004f80:	2100      	movs	r1, #0
 8004f82:	6878      	ldr	r0, [r7, #4]
 8004f84:	f7ff f92c 	bl	80041e0 <writeReg>
    writeReg(dev, 0xFF, 0x00);
 8004f88:	2200      	movs	r2, #0
 8004f8a:	21ff      	movs	r1, #255	@ 0xff
 8004f8c:	6878      	ldr	r0, [r7, #4]
 8004f8e:	f7ff f927 	bl	80041e0 <writeReg>
    writeReg(dev, 0x80, 0x00);
 8004f92:	2200      	movs	r2, #0
 8004f94:	2180      	movs	r1, #128	@ 0x80
 8004f96:	6878      	ldr	r0, [r7, #4]
 8004f98:	f7ff f922 	bl	80041e0 <writeReg>
    writeReg(dev, SYSRANGE_START, 0x01);
 8004f9c:	2201      	movs	r2, #1
 8004f9e:	2100      	movs	r1, #0
 8004fa0:	6878      	ldr	r0, [r7, #4]
 8004fa2:	f7ff f91d 	bl	80041e0 <writeReg>

    startTimeout(dev);
 8004fa6:	f000 fac7 	bl	8005538 <HAL_GetTick>
 8004faa:	4602      	mov	r2, r0
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	60da      	str	r2, [r3, #12]
    while (readReg(dev, SYSRANGE_START) & 0x01) {
 8004fb0:	e013      	b.n	8004fda <readRangeSingleMillimeters+0x92>
        if (checkTimeoutExpired(dev)) {
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	88db      	ldrh	r3, [r3, #6]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d00f      	beq.n	8004fda <readRangeSingleMillimeters+0x92>
 8004fba:	f000 fabd 	bl	8005538 <HAL_GetTick>
 8004fbe:	4602      	mov	r2, r0
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	68db      	ldr	r3, [r3, #12]
 8004fc4:	1ad3      	subs	r3, r2, r3
 8004fc6:	687a      	ldr	r2, [r7, #4]
 8004fc8:	88d2      	ldrh	r2, [r2, #6]
 8004fca:	4293      	cmp	r3, r2
 8004fcc:	d905      	bls.n	8004fda <readRangeSingleMillimeters+0x92>
            dev->isTimeout = true;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	2201      	movs	r2, #1
 8004fd2:	721a      	strb	r2, [r3, #8]
            return 65535;
 8004fd4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004fd8:	e00d      	b.n	8004ff6 <readRangeSingleMillimeters+0xae>
    while (readReg(dev, SYSRANGE_START) & 0x01) {
 8004fda:	2100      	movs	r1, #0
 8004fdc:	6878      	ldr	r0, [r7, #4]
 8004fde:	f7ff f943 	bl	8004268 <readReg>
 8004fe2:	4603      	mov	r3, r0
 8004fe4:	f003 0301 	and.w	r3, r3, #1
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d1e2      	bne.n	8004fb2 <readRangeSingleMillimeters+0x6a>
        }
    }
    return readRangeContinuousMillimeters(dev, extraStats);
 8004fec:	6839      	ldr	r1, [r7, #0]
 8004fee:	6878      	ldr	r0, [r7, #4]
 8004ff0:	f7ff ff35 	bl	8004e5e <readRangeContinuousMillimeters>
 8004ff4:	4603      	mov	r3, r0
}
 8004ff6:	4618      	mov	r0, r3
 8004ff8:	3708      	adds	r7, #8
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	bd80      	pop	{r7, pc}

08004ffe <getSpadInfo>:

//---------------------------------------------------------
// Private Methods
//---------------------------------------------------------

boolx getSpadInfo(VL53L0X_Dev_t *dev, uint8_t * count, boolx * type_is_aperture) {
 8004ffe:	b580      	push	{r7, lr}
 8005000:	b086      	sub	sp, #24
 8005002:	af00      	add	r7, sp, #0
 8005004:	60f8      	str	r0, [r7, #12]
 8005006:	60b9      	str	r1, [r7, #8]
 8005008:	607a      	str	r2, [r7, #4]
  uint8_t tmp;
  writeReg(dev, 0x80, 0x01);
 800500a:	2201      	movs	r2, #1
 800500c:	2180      	movs	r1, #128	@ 0x80
 800500e:	68f8      	ldr	r0, [r7, #12]
 8005010:	f7ff f8e6 	bl	80041e0 <writeReg>
  writeReg(dev, 0xFF, 0x01);
 8005014:	2201      	movs	r2, #1
 8005016:	21ff      	movs	r1, #255	@ 0xff
 8005018:	68f8      	ldr	r0, [r7, #12]
 800501a:	f7ff f8e1 	bl	80041e0 <writeReg>
  writeReg(dev, 0x00, 0x00);
 800501e:	2200      	movs	r2, #0
 8005020:	2100      	movs	r1, #0
 8005022:	68f8      	ldr	r0, [r7, #12]
 8005024:	f7ff f8dc 	bl	80041e0 <writeReg>
  writeReg(dev, 0xFF, 0x06);
 8005028:	2206      	movs	r2, #6
 800502a:	21ff      	movs	r1, #255	@ 0xff
 800502c:	68f8      	ldr	r0, [r7, #12]
 800502e:	f7ff f8d7 	bl	80041e0 <writeReg>
  writeReg(dev, 0x83, readReg(dev, 0x83) | 0x04);
 8005032:	2183      	movs	r1, #131	@ 0x83
 8005034:	68f8      	ldr	r0, [r7, #12]
 8005036:	f7ff f917 	bl	8004268 <readReg>
 800503a:	4603      	mov	r3, r0
 800503c:	f043 0304 	orr.w	r3, r3, #4
 8005040:	b2db      	uxtb	r3, r3
 8005042:	461a      	mov	r2, r3
 8005044:	2183      	movs	r1, #131	@ 0x83
 8005046:	68f8      	ldr	r0, [r7, #12]
 8005048:	f7ff f8ca 	bl	80041e0 <writeReg>
  writeReg(dev, 0xFF, 0x07);
 800504c:	2207      	movs	r2, #7
 800504e:	21ff      	movs	r1, #255	@ 0xff
 8005050:	68f8      	ldr	r0, [r7, #12]
 8005052:	f7ff f8c5 	bl	80041e0 <writeReg>
  writeReg(dev, 0x81, 0x01);
 8005056:	2201      	movs	r2, #1
 8005058:	2181      	movs	r1, #129	@ 0x81
 800505a:	68f8      	ldr	r0, [r7, #12]
 800505c:	f7ff f8c0 	bl	80041e0 <writeReg>
  writeReg(dev, 0x80, 0x01);
 8005060:	2201      	movs	r2, #1
 8005062:	2180      	movs	r1, #128	@ 0x80
 8005064:	68f8      	ldr	r0, [r7, #12]
 8005066:	f7ff f8bb 	bl	80041e0 <writeReg>
  writeReg(dev, 0x94, 0x6b);
 800506a:	226b      	movs	r2, #107	@ 0x6b
 800506c:	2194      	movs	r1, #148	@ 0x94
 800506e:	68f8      	ldr	r0, [r7, #12]
 8005070:	f7ff f8b6 	bl	80041e0 <writeReg>
  writeReg(dev, 0x83, 0x00);
 8005074:	2200      	movs	r2, #0
 8005076:	2183      	movs	r1, #131	@ 0x83
 8005078:	68f8      	ldr	r0, [r7, #12]
 800507a:	f7ff f8b1 	bl	80041e0 <writeReg>
  startTimeout(dev);
 800507e:	f000 fa5b 	bl	8005538 <HAL_GetTick>
 8005082:	4602      	mov	r2, r0
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	60da      	str	r2, [r3, #12]
  while (readReg(dev, 0x83) == 0x00) {
 8005088:	e00f      	b.n	80050aa <getSpadInfo+0xac>
    if (checkTimeoutExpired(dev)) { return false; }
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	88db      	ldrh	r3, [r3, #6]
 800508e:	2b00      	cmp	r3, #0
 8005090:	d00b      	beq.n	80050aa <getSpadInfo+0xac>
 8005092:	f000 fa51 	bl	8005538 <HAL_GetTick>
 8005096:	4602      	mov	r2, r0
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	68db      	ldr	r3, [r3, #12]
 800509c:	1ad3      	subs	r3, r2, r3
 800509e:	68fa      	ldr	r2, [r7, #12]
 80050a0:	88d2      	ldrh	r2, [r2, #6]
 80050a2:	4293      	cmp	r3, r2
 80050a4:	d901      	bls.n	80050aa <getSpadInfo+0xac>
 80050a6:	2300      	movs	r3, #0
 80050a8:	e048      	b.n	800513c <getSpadInfo+0x13e>
  while (readReg(dev, 0x83) == 0x00) {
 80050aa:	2183      	movs	r1, #131	@ 0x83
 80050ac:	68f8      	ldr	r0, [r7, #12]
 80050ae:	f7ff f8db 	bl	8004268 <readReg>
 80050b2:	4603      	mov	r3, r0
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d0e8      	beq.n	800508a <getSpadInfo+0x8c>
  }
  writeReg(dev, 0x83, 0x01);
 80050b8:	2201      	movs	r2, #1
 80050ba:	2183      	movs	r1, #131	@ 0x83
 80050bc:	68f8      	ldr	r0, [r7, #12]
 80050be:	f7ff f88f 	bl	80041e0 <writeReg>
  tmp = readReg(dev, 0x92);
 80050c2:	2192      	movs	r1, #146	@ 0x92
 80050c4:	68f8      	ldr	r0, [r7, #12]
 80050c6:	f7ff f8cf 	bl	8004268 <readReg>
 80050ca:	4603      	mov	r3, r0
 80050cc:	75fb      	strb	r3, [r7, #23]
  *count = tmp & 0x7f;
 80050ce:	7dfb      	ldrb	r3, [r7, #23]
 80050d0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80050d4:	b2da      	uxtb	r2, r3
 80050d6:	68bb      	ldr	r3, [r7, #8]
 80050d8:	701a      	strb	r2, [r3, #0]
  *type_is_aperture = (tmp >> 7) & 0x01;
 80050da:	7dfb      	ldrb	r3, [r7, #23]
 80050dc:	09db      	lsrs	r3, r3, #7
 80050de:	b2da      	uxtb	r2, r3
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	701a      	strb	r2, [r3, #0]
  writeReg(dev, 0x81, 0x00);
 80050e4:	2200      	movs	r2, #0
 80050e6:	2181      	movs	r1, #129	@ 0x81
 80050e8:	68f8      	ldr	r0, [r7, #12]
 80050ea:	f7ff f879 	bl	80041e0 <writeReg>
  writeReg(dev, 0xFF, 0x06);
 80050ee:	2206      	movs	r2, #6
 80050f0:	21ff      	movs	r1, #255	@ 0xff
 80050f2:	68f8      	ldr	r0, [r7, #12]
 80050f4:	f7ff f874 	bl	80041e0 <writeReg>
  writeReg(dev, 0x83, readReg(dev, 0x83)  & ~0x04);
 80050f8:	2183      	movs	r1, #131	@ 0x83
 80050fa:	68f8      	ldr	r0, [r7, #12]
 80050fc:	f7ff f8b4 	bl	8004268 <readReg>
 8005100:	4603      	mov	r3, r0
 8005102:	f023 0304 	bic.w	r3, r3, #4
 8005106:	b2db      	uxtb	r3, r3
 8005108:	461a      	mov	r2, r3
 800510a:	2183      	movs	r1, #131	@ 0x83
 800510c:	68f8      	ldr	r0, [r7, #12]
 800510e:	f7ff f867 	bl	80041e0 <writeReg>
  writeReg(dev, 0xFF, 0x01);
 8005112:	2201      	movs	r2, #1
 8005114:	21ff      	movs	r1, #255	@ 0xff
 8005116:	68f8      	ldr	r0, [r7, #12]
 8005118:	f7ff f862 	bl	80041e0 <writeReg>
  writeReg(dev, 0x00, 0x01);
 800511c:	2201      	movs	r2, #1
 800511e:	2100      	movs	r1, #0
 8005120:	68f8      	ldr	r0, [r7, #12]
 8005122:	f7ff f85d 	bl	80041e0 <writeReg>
  writeReg(dev, 0xFF, 0x00);
 8005126:	2200      	movs	r2, #0
 8005128:	21ff      	movs	r1, #255	@ 0xff
 800512a:	68f8      	ldr	r0, [r7, #12]
 800512c:	f7ff f858 	bl	80041e0 <writeReg>
  writeReg(dev, 0x80, 0x00);
 8005130:	2200      	movs	r2, #0
 8005132:	2180      	movs	r1, #128	@ 0x80
 8005134:	68f8      	ldr	r0, [r7, #12]
 8005136:	f7ff f853 	bl	80041e0 <writeReg>
  return true;
 800513a:	2301      	movs	r3, #1
}
 800513c:	4618      	mov	r0, r3
 800513e:	3718      	adds	r7, #24
 8005140:	46bd      	mov	sp, r7
 8005142:	bd80      	pop	{r7, pc}

08005144 <getSequenceStepEnables>:

void getSequenceStepEnables(VL53L0X_Dev_t *dev, SequenceStepEnables * enables) {
 8005144:	b580      	push	{r7, lr}
 8005146:	b084      	sub	sp, #16
 8005148:	af00      	add	r7, sp, #0
 800514a:	6078      	str	r0, [r7, #4]
 800514c:	6039      	str	r1, [r7, #0]
  uint8_t sequence_config = readReg(dev, SYSTEM_SEQUENCE_CONFIG);
 800514e:	2101      	movs	r1, #1
 8005150:	6878      	ldr	r0, [r7, #4]
 8005152:	f7ff f889 	bl	8004268 <readReg>
 8005156:	4603      	mov	r3, r0
 8005158:	73fb      	strb	r3, [r7, #15]
  enables->tcc          = (sequence_config >> 4) & 0x1;
 800515a:	7bfb      	ldrb	r3, [r7, #15]
 800515c:	091b      	lsrs	r3, r3, #4
 800515e:	b2db      	uxtb	r3, r3
 8005160:	f003 0301 	and.w	r3, r3, #1
 8005164:	b2da      	uxtb	r2, r3
 8005166:	683b      	ldr	r3, [r7, #0]
 8005168:	701a      	strb	r2, [r3, #0]
  enables->dss          = (sequence_config >> 3) & 0x1;
 800516a:	7bfb      	ldrb	r3, [r7, #15]
 800516c:	08db      	lsrs	r3, r3, #3
 800516e:	b2db      	uxtb	r3, r3
 8005170:	f003 0301 	and.w	r3, r3, #1
 8005174:	b2da      	uxtb	r2, r3
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	709a      	strb	r2, [r3, #2]
  enables->msrc         = (sequence_config >> 2) & 0x1;
 800517a:	7bfb      	ldrb	r3, [r7, #15]
 800517c:	089b      	lsrs	r3, r3, #2
 800517e:	b2db      	uxtb	r3, r3
 8005180:	f003 0301 	and.w	r3, r3, #1
 8005184:	b2da      	uxtb	r2, r3
 8005186:	683b      	ldr	r3, [r7, #0]
 8005188:	705a      	strb	r2, [r3, #1]
  enables->pre_range    = (sequence_config >> 6) & 0x1;
 800518a:	7bfb      	ldrb	r3, [r7, #15]
 800518c:	099b      	lsrs	r3, r3, #6
 800518e:	b2db      	uxtb	r3, r3
 8005190:	f003 0301 	and.w	r3, r3, #1
 8005194:	b2da      	uxtb	r2, r3
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	70da      	strb	r2, [r3, #3]
  enables->final_range  = (sequence_config >> 7) & 0x1;
 800519a:	7bfb      	ldrb	r3, [r7, #15]
 800519c:	09db      	lsrs	r3, r3, #7
 800519e:	b2da      	uxtb	r2, r3
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	711a      	strb	r2, [r3, #4]
}
 80051a4:	bf00      	nop
 80051a6:	3710      	adds	r7, #16
 80051a8:	46bd      	mov	sp, r7
 80051aa:	bd80      	pop	{r7, pc}

080051ac <getSequenceStepTimeouts>:

void getSequenceStepTimeouts(VL53L0X_Dev_t *dev, SequenceStepEnables const * enables, SequenceStepTimeouts * timeouts) {
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b084      	sub	sp, #16
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	60f8      	str	r0, [r7, #12]
 80051b4:	60b9      	str	r1, [r7, #8]
 80051b6:	607a      	str	r2, [r7, #4]
  timeouts->pre_range_vcsel_period_pclks = getVcselPulsePeriod(dev, VcselPeriodPreRange);
 80051b8:	2100      	movs	r1, #0
 80051ba:	68f8      	ldr	r0, [r7, #12]
 80051bc:	f7ff fe2a 	bl	8004e14 <getVcselPulsePeriod>
 80051c0:	4603      	mov	r3, r0
 80051c2:	461a      	mov	r2, r3
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	801a      	strh	r2, [r3, #0]
  timeouts->msrc_dss_tcc_mclks = readReg(dev, MSRC_CONFIG_TIMEOUT_MACROP) + 1;
 80051c8:	2146      	movs	r1, #70	@ 0x46
 80051ca:	68f8      	ldr	r0, [r7, #12]
 80051cc:	f7ff f84c 	bl	8004268 <readReg>
 80051d0:	4603      	mov	r3, r0
 80051d2:	3301      	adds	r3, #1
 80051d4:	b29a      	uxth	r2, r3
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	809a      	strh	r2, [r3, #4]
  timeouts->msrc_dss_tcc_us = timeoutMclksToMicroseconds(timeouts->msrc_dss_tcc_mclks, timeouts->pre_range_vcsel_period_pclks);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	889a      	ldrh	r2, [r3, #4]
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	881b      	ldrh	r3, [r3, #0]
 80051e2:	b2db      	uxtb	r3, r3
 80051e4:	4619      	mov	r1, r3
 80051e6:	4610      	mov	r0, r2
 80051e8:	f000 f88a 	bl	8005300 <timeoutMclksToMicroseconds>
 80051ec:	4602      	mov	r2, r0
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	60da      	str	r2, [r3, #12]
  timeouts->pre_range_mclks = decodeTimeout(readReg16Bit(dev, PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI));
 80051f2:	2151      	movs	r1, #81	@ 0x51
 80051f4:	68f8      	ldr	r0, [r7, #12]
 80051f6:	f7ff f856 	bl	80042a6 <readReg16Bit>
 80051fa:	4603      	mov	r3, r0
 80051fc:	4618      	mov	r0, r3
 80051fe:	f000 f840 	bl	8005282 <decodeTimeout>
 8005202:	4603      	mov	r3, r0
 8005204:	461a      	mov	r2, r3
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	80da      	strh	r2, [r3, #6]
  timeouts->pre_range_us = timeoutMclksToMicroseconds(timeouts->pre_range_mclks, timeouts->pre_range_vcsel_period_pclks);
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	88da      	ldrh	r2, [r3, #6]
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	881b      	ldrh	r3, [r3, #0]
 8005212:	b2db      	uxtb	r3, r3
 8005214:	4619      	mov	r1, r3
 8005216:	4610      	mov	r0, r2
 8005218:	f000 f872 	bl	8005300 <timeoutMclksToMicroseconds>
 800521c:	4602      	mov	r2, r0
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	611a      	str	r2, [r3, #16]
  timeouts->final_range_vcsel_period_pclks = getVcselPulsePeriod(dev, VcselPeriodFinalRange);
 8005222:	2101      	movs	r1, #1
 8005224:	68f8      	ldr	r0, [r7, #12]
 8005226:	f7ff fdf5 	bl	8004e14 <getVcselPulsePeriod>
 800522a:	4603      	mov	r3, r0
 800522c:	461a      	mov	r2, r3
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	805a      	strh	r2, [r3, #2]
  timeouts->final_range_mclks = decodeTimeout(readReg16Bit(dev, FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI));
 8005232:	2171      	movs	r1, #113	@ 0x71
 8005234:	68f8      	ldr	r0, [r7, #12]
 8005236:	f7ff f836 	bl	80042a6 <readReg16Bit>
 800523a:	4603      	mov	r3, r0
 800523c:	4618      	mov	r0, r3
 800523e:	f000 f820 	bl	8005282 <decodeTimeout>
 8005242:	4603      	mov	r3, r0
 8005244:	461a      	mov	r2, r3
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	811a      	strh	r2, [r3, #8]
  if (enables->pre_range) { timeouts->final_range_mclks -= timeouts->pre_range_mclks; }
 800524a:	68bb      	ldr	r3, [r7, #8]
 800524c:	78db      	ldrb	r3, [r3, #3]
 800524e:	2b00      	cmp	r3, #0
 8005250:	d007      	beq.n	8005262 <getSequenceStepTimeouts+0xb6>
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	891a      	ldrh	r2, [r3, #8]
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	88db      	ldrh	r3, [r3, #6]
 800525a:	1ad3      	subs	r3, r2, r3
 800525c:	b29a      	uxth	r2, r3
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	811a      	strh	r2, [r3, #8]
  timeouts->final_range_us = timeoutMclksToMicroseconds(timeouts->final_range_mclks, timeouts->final_range_vcsel_period_pclks);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	891a      	ldrh	r2, [r3, #8]
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	885b      	ldrh	r3, [r3, #2]
 800526a:	b2db      	uxtb	r3, r3
 800526c:	4619      	mov	r1, r3
 800526e:	4610      	mov	r0, r2
 8005270:	f000 f846 	bl	8005300 <timeoutMclksToMicroseconds>
 8005274:	4602      	mov	r2, r0
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	615a      	str	r2, [r3, #20]
}
 800527a:	bf00      	nop
 800527c:	3710      	adds	r7, #16
 800527e:	46bd      	mov	sp, r7
 8005280:	bd80      	pop	{r7, pc}

08005282 <decodeTimeout>:

static uint16_t decodeTimeout(uint16_t reg_val) {
 8005282:	b480      	push	{r7}
 8005284:	b083      	sub	sp, #12
 8005286:	af00      	add	r7, sp, #0
 8005288:	4603      	mov	r3, r0
 800528a:	80fb      	strh	r3, [r7, #6]
  return (uint16_t)((reg_val & 0x00FF) << (uint16_t)((reg_val & 0xFF00) >> 8)) + 1;
 800528c:	88fb      	ldrh	r3, [r7, #6]
 800528e:	b2db      	uxtb	r3, r3
 8005290:	88fa      	ldrh	r2, [r7, #6]
 8005292:	0a12      	lsrs	r2, r2, #8
 8005294:	b292      	uxth	r2, r2
 8005296:	4093      	lsls	r3, r2
 8005298:	b29b      	uxth	r3, r3
 800529a:	3301      	adds	r3, #1
 800529c:	b29b      	uxth	r3, r3
}
 800529e:	4618      	mov	r0, r3
 80052a0:	370c      	adds	r7, #12
 80052a2:	46bd      	mov	sp, r7
 80052a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a8:	4770      	bx	lr

080052aa <encodeTimeout>:

static uint16_t encodeTimeout(uint16_t timeout_mclks) {
 80052aa:	b480      	push	{r7}
 80052ac:	b085      	sub	sp, #20
 80052ae:	af00      	add	r7, sp, #0
 80052b0:	4603      	mov	r3, r0
 80052b2:	80fb      	strh	r3, [r7, #6]
  uint32_t ls_byte = 0;
 80052b4:	2300      	movs	r3, #0
 80052b6:	60fb      	str	r3, [r7, #12]
  uint16_t ms_byte = 0;
 80052b8:	2300      	movs	r3, #0
 80052ba:	817b      	strh	r3, [r7, #10]
  if (timeout_mclks > 0) {
 80052bc:	88fb      	ldrh	r3, [r7, #6]
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d016      	beq.n	80052f0 <encodeTimeout+0x46>
    ls_byte = timeout_mclks - 1;
 80052c2:	88fb      	ldrh	r3, [r7, #6]
 80052c4:	3b01      	subs	r3, #1
 80052c6:	60fb      	str	r3, [r7, #12]
    while ((ls_byte & 0xFFFFFF00) > 0) {
 80052c8:	e005      	b.n	80052d6 <encodeTimeout+0x2c>
      ls_byte >>= 1;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	085b      	lsrs	r3, r3, #1
 80052ce:	60fb      	str	r3, [r7, #12]
      ms_byte++;
 80052d0:	897b      	ldrh	r3, [r7, #10]
 80052d2:	3301      	adds	r3, #1
 80052d4:	817b      	strh	r3, [r7, #10]
    while ((ls_byte & 0xFFFFFF00) > 0) {
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	2bff      	cmp	r3, #255	@ 0xff
 80052da:	d8f6      	bhi.n	80052ca <encodeTimeout+0x20>
    }
    return (ms_byte << 8) | (ls_byte & 0xFF);
 80052dc:	897b      	ldrh	r3, [r7, #10]
 80052de:	021b      	lsls	r3, r3, #8
 80052e0:	b29a      	uxth	r2, r3
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	b29b      	uxth	r3, r3
 80052e6:	b2db      	uxtb	r3, r3
 80052e8:	b29b      	uxth	r3, r3
 80052ea:	4313      	orrs	r3, r2
 80052ec:	b29b      	uxth	r3, r3
 80052ee:	e000      	b.n	80052f2 <encodeTimeout+0x48>
  } else { return 0; }
 80052f0:	2300      	movs	r3, #0
}
 80052f2:	4618      	mov	r0, r3
 80052f4:	3714      	adds	r7, #20
 80052f6:	46bd      	mov	sp, r7
 80052f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fc:	4770      	bx	lr
	...

08005300 <timeoutMclksToMicroseconds>:

static uint32_t timeoutMclksToMicroseconds(uint16_t timeout_period_mclks, uint8_t vcsel_period_pclks) {
 8005300:	b480      	push	{r7}
 8005302:	b085      	sub	sp, #20
 8005304:	af00      	add	r7, sp, #0
 8005306:	4603      	mov	r3, r0
 8005308:	460a      	mov	r2, r1
 800530a:	80fb      	strh	r3, [r7, #6]
 800530c:	4613      	mov	r3, r2
 800530e:	717b      	strb	r3, [r7, #5]
  uint32_t macro_period_ns = calcMacroPeriod(vcsel_period_pclks);
 8005310:	797b      	ldrb	r3, [r7, #5]
 8005312:	4a0d      	ldr	r2, [pc, #52]	@ (8005348 <timeoutMclksToMicroseconds+0x48>)
 8005314:	fb02 f303 	mul.w	r3, r2, r3
 8005318:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800531c:	4a0b      	ldr	r2, [pc, #44]	@ (800534c <timeoutMclksToMicroseconds+0x4c>)
 800531e:	fba2 2303 	umull	r2, r3, r2, r3
 8005322:	099b      	lsrs	r3, r3, #6
 8005324:	60fb      	str	r3, [r7, #12]
  return ((timeout_period_mclks * macro_period_ns) + (macro_period_ns / 2)) / 1000;
 8005326:	88fb      	ldrh	r3, [r7, #6]
 8005328:	68fa      	ldr	r2, [r7, #12]
 800532a:	fb03 f202 	mul.w	r2, r3, r2
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	085b      	lsrs	r3, r3, #1
 8005332:	4413      	add	r3, r2
 8005334:	4a05      	ldr	r2, [pc, #20]	@ (800534c <timeoutMclksToMicroseconds+0x4c>)
 8005336:	fba2 2303 	umull	r2, r3, r2, r3
 800533a:	099b      	lsrs	r3, r3, #6
}
 800533c:	4618      	mov	r0, r3
 800533e:	3714      	adds	r7, #20
 8005340:	46bd      	mov	sp, r7
 8005342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005346:	4770      	bx	lr
 8005348:	003a2f00 	.word	0x003a2f00
 800534c:	10624dd3 	.word	0x10624dd3

08005350 <timeoutMicrosecondsToMclks>:

static uint32_t timeoutMicrosecondsToMclks(uint32_t timeout_period_us, uint8_t vcsel_period_pclks) {
 8005350:	b480      	push	{r7}
 8005352:	b085      	sub	sp, #20
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]
 8005358:	460b      	mov	r3, r1
 800535a:	70fb      	strb	r3, [r7, #3]
  uint32_t macro_period_ns = calcMacroPeriod(vcsel_period_pclks);
 800535c:	78fb      	ldrb	r3, [r7, #3]
 800535e:	4a0d      	ldr	r2, [pc, #52]	@ (8005394 <timeoutMicrosecondsToMclks+0x44>)
 8005360:	fb02 f303 	mul.w	r3, r2, r3
 8005364:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8005368:	4a0b      	ldr	r2, [pc, #44]	@ (8005398 <timeoutMicrosecondsToMclks+0x48>)
 800536a:	fba2 2303 	umull	r2, r3, r2, r3
 800536e:	099b      	lsrs	r3, r3, #6
 8005370:	60fb      	str	r3, [r7, #12]
  return (((timeout_period_us * 1000) + (macro_period_ns / 2)) / macro_period_ns);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005378:	fb03 f202 	mul.w	r2, r3, r2
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	085b      	lsrs	r3, r3, #1
 8005380:	441a      	add	r2, r3
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8005388:	4618      	mov	r0, r3
 800538a:	3714      	adds	r7, #20
 800538c:	46bd      	mov	sp, r7
 800538e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005392:	4770      	bx	lr
 8005394:	003a2f00 	.word	0x003a2f00
 8005398:	10624dd3 	.word	0x10624dd3

0800539c <performSingleRefCalibration>:

boolx performSingleRefCalibration(VL53L0X_Dev_t *dev, uint8_t vhv_init_byte) {
 800539c:	b580      	push	{r7, lr}
 800539e:	b082      	sub	sp, #8
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
 80053a4:	460b      	mov	r3, r1
 80053a6:	70fb      	strb	r3, [r7, #3]
  writeReg(dev, SYSRANGE_START, 0x01 | vhv_init_byte);
 80053a8:	78fb      	ldrb	r3, [r7, #3]
 80053aa:	f043 0301 	orr.w	r3, r3, #1
 80053ae:	b2db      	uxtb	r3, r3
 80053b0:	461a      	mov	r2, r3
 80053b2:	2100      	movs	r1, #0
 80053b4:	6878      	ldr	r0, [r7, #4]
 80053b6:	f7fe ff13 	bl	80041e0 <writeReg>
  startTimeout(dev);
 80053ba:	f000 f8bd 	bl	8005538 <HAL_GetTick>
 80053be:	4602      	mov	r2, r0
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	60da      	str	r2, [r3, #12]
  while ((readReg(dev, RESULT_INTERRUPT_STATUS) & 0x07) == 0) {
 80053c4:	e00f      	b.n	80053e6 <performSingleRefCalibration+0x4a>
    if (checkTimeoutExpired(dev)) { return false; }
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	88db      	ldrh	r3, [r3, #6]
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d00b      	beq.n	80053e6 <performSingleRefCalibration+0x4a>
 80053ce:	f000 f8b3 	bl	8005538 <HAL_GetTick>
 80053d2:	4602      	mov	r2, r0
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	68db      	ldr	r3, [r3, #12]
 80053d8:	1ad3      	subs	r3, r2, r3
 80053da:	687a      	ldr	r2, [r7, #4]
 80053dc:	88d2      	ldrh	r2, [r2, #6]
 80053de:	4293      	cmp	r3, r2
 80053e0:	d901      	bls.n	80053e6 <performSingleRefCalibration+0x4a>
 80053e2:	2300      	movs	r3, #0
 80053e4:	e013      	b.n	800540e <performSingleRefCalibration+0x72>
  while ((readReg(dev, RESULT_INTERRUPT_STATUS) & 0x07) == 0) {
 80053e6:	2113      	movs	r1, #19
 80053e8:	6878      	ldr	r0, [r7, #4]
 80053ea:	f7fe ff3d 	bl	8004268 <readReg>
 80053ee:	4603      	mov	r3, r0
 80053f0:	f003 0307 	and.w	r3, r3, #7
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d0e6      	beq.n	80053c6 <performSingleRefCalibration+0x2a>
  }
  writeReg(dev, SYSTEM_INTERRUPT_CLEAR, 0x01);
 80053f8:	2201      	movs	r2, #1
 80053fa:	210b      	movs	r1, #11
 80053fc:	6878      	ldr	r0, [r7, #4]
 80053fe:	f7fe feef 	bl	80041e0 <writeReg>
  writeReg(dev, SYSRANGE_START, 0x00);
 8005402:	2200      	movs	r2, #0
 8005404:	2100      	movs	r1, #0
 8005406:	6878      	ldr	r0, [r7, #4]
 8005408:	f7fe feea 	bl	80041e0 <writeReg>
  return true;
 800540c:	2301      	movs	r3, #1
}
 800540e:	4618      	mov	r0, r3
 8005410:	3708      	adds	r7, #8
 8005412:	46bd      	mov	sp, r7
 8005414:	bd80      	pop	{r7, pc}
	...

08005418 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8005418:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8005450 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800541c:	f7fe fece 	bl	80041bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005420:	480c      	ldr	r0, [pc, #48]	@ (8005454 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8005422:	490d      	ldr	r1, [pc, #52]	@ (8005458 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8005424:	4a0d      	ldr	r2, [pc, #52]	@ (800545c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8005426:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005428:	e002      	b.n	8005430 <LoopCopyDataInit>

0800542a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800542a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800542c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800542e:	3304      	adds	r3, #4

08005430 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005430:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005432:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005434:	d3f9      	bcc.n	800542a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005436:	4a0a      	ldr	r2, [pc, #40]	@ (8005460 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8005438:	4c0a      	ldr	r4, [pc, #40]	@ (8005464 <LoopFillZerobss+0x22>)
  movs r3, #0
 800543a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800543c:	e001      	b.n	8005442 <LoopFillZerobss>

0800543e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800543e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005440:	3204      	adds	r2, #4

08005442 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005442:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005444:	d3fb      	bcc.n	800543e <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8005446:	f004 f801 	bl	800944c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800544a:	f7fb ff4f 	bl	80012ec <main>
  bx  lr    
 800544e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8005450:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8005454:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005458:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 800545c:	0800c274 	.word	0x0800c274
  ldr r2, =_sbss
 8005460:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8005464:	20001d10 	.word	0x20001d10

08005468 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005468:	e7fe      	b.n	8005468 <ADC_IRQHandler>
	...

0800546c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800546c:	b580      	push	{r7, lr}
 800546e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005470:	4b0e      	ldr	r3, [pc, #56]	@ (80054ac <HAL_Init+0x40>)
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	4a0d      	ldr	r2, [pc, #52]	@ (80054ac <HAL_Init+0x40>)
 8005476:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800547a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800547c:	4b0b      	ldr	r3, [pc, #44]	@ (80054ac <HAL_Init+0x40>)
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	4a0a      	ldr	r2, [pc, #40]	@ (80054ac <HAL_Init+0x40>)
 8005482:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005486:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005488:	4b08      	ldr	r3, [pc, #32]	@ (80054ac <HAL_Init+0x40>)
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	4a07      	ldr	r2, [pc, #28]	@ (80054ac <HAL_Init+0x40>)
 800548e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005492:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005494:	2003      	movs	r0, #3
 8005496:	f000 f973 	bl	8005780 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800549a:	200f      	movs	r0, #15
 800549c:	f000 f808 	bl	80054b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80054a0:	f7fe fb62 	bl	8003b68 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80054a4:	2300      	movs	r3, #0
}
 80054a6:	4618      	mov	r0, r3
 80054a8:	bd80      	pop	{r7, pc}
 80054aa:	bf00      	nop
 80054ac:	40023c00 	.word	0x40023c00

080054b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80054b0:	b580      	push	{r7, lr}
 80054b2:	b082      	sub	sp, #8
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80054b8:	4b12      	ldr	r3, [pc, #72]	@ (8005504 <HAL_InitTick+0x54>)
 80054ba:	681a      	ldr	r2, [r3, #0]
 80054bc:	4b12      	ldr	r3, [pc, #72]	@ (8005508 <HAL_InitTick+0x58>)
 80054be:	781b      	ldrb	r3, [r3, #0]
 80054c0:	4619      	mov	r1, r3
 80054c2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80054c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80054ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80054ce:	4618      	mov	r0, r3
 80054d0:	f000 f999 	bl	8005806 <HAL_SYSTICK_Config>
 80054d4:	4603      	mov	r3, r0
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d001      	beq.n	80054de <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80054da:	2301      	movs	r3, #1
 80054dc:	e00e      	b.n	80054fc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2b0f      	cmp	r3, #15
 80054e2:	d80a      	bhi.n	80054fa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80054e4:	2200      	movs	r2, #0
 80054e6:	6879      	ldr	r1, [r7, #4]
 80054e8:	f04f 30ff 	mov.w	r0, #4294967295
 80054ec:	f000 f953 	bl	8005796 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80054f0:	4a06      	ldr	r2, [pc, #24]	@ (800550c <HAL_InitTick+0x5c>)
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80054f6:	2300      	movs	r3, #0
 80054f8:	e000      	b.n	80054fc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80054fa:	2301      	movs	r3, #1
}
 80054fc:	4618      	mov	r0, r3
 80054fe:	3708      	adds	r7, #8
 8005500:	46bd      	mov	sp, r7
 8005502:	bd80      	pop	{r7, pc}
 8005504:	20000000 	.word	0x20000000
 8005508:	20000008 	.word	0x20000008
 800550c:	20000004 	.word	0x20000004

08005510 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005510:	b480      	push	{r7}
 8005512:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005514:	4b06      	ldr	r3, [pc, #24]	@ (8005530 <HAL_IncTick+0x20>)
 8005516:	781b      	ldrb	r3, [r3, #0]
 8005518:	461a      	mov	r2, r3
 800551a:	4b06      	ldr	r3, [pc, #24]	@ (8005534 <HAL_IncTick+0x24>)
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	4413      	add	r3, r2
 8005520:	4a04      	ldr	r2, [pc, #16]	@ (8005534 <HAL_IncTick+0x24>)
 8005522:	6013      	str	r3, [r2, #0]
}
 8005524:	bf00      	nop
 8005526:	46bd      	mov	sp, r7
 8005528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552c:	4770      	bx	lr
 800552e:	bf00      	nop
 8005530:	20000008 	.word	0x20000008
 8005534:	20001bc0 	.word	0x20001bc0

08005538 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005538:	b480      	push	{r7}
 800553a:	af00      	add	r7, sp, #0
  return uwTick;
 800553c:	4b03      	ldr	r3, [pc, #12]	@ (800554c <HAL_GetTick+0x14>)
 800553e:	681b      	ldr	r3, [r3, #0]
}
 8005540:	4618      	mov	r0, r3
 8005542:	46bd      	mov	sp, r7
 8005544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005548:	4770      	bx	lr
 800554a:	bf00      	nop
 800554c:	20001bc0 	.word	0x20001bc0

08005550 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005550:	b580      	push	{r7, lr}
 8005552:	b084      	sub	sp, #16
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005558:	f7ff ffee 	bl	8005538 <HAL_GetTick>
 800555c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005568:	d005      	beq.n	8005576 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800556a:	4b0a      	ldr	r3, [pc, #40]	@ (8005594 <HAL_Delay+0x44>)
 800556c:	781b      	ldrb	r3, [r3, #0]
 800556e:	461a      	mov	r2, r3
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	4413      	add	r3, r2
 8005574:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005576:	bf00      	nop
 8005578:	f7ff ffde 	bl	8005538 <HAL_GetTick>
 800557c:	4602      	mov	r2, r0
 800557e:	68bb      	ldr	r3, [r7, #8]
 8005580:	1ad3      	subs	r3, r2, r3
 8005582:	68fa      	ldr	r2, [r7, #12]
 8005584:	429a      	cmp	r2, r3
 8005586:	d8f7      	bhi.n	8005578 <HAL_Delay+0x28>
  {
  }
}
 8005588:	bf00      	nop
 800558a:	bf00      	nop
 800558c:	3710      	adds	r7, #16
 800558e:	46bd      	mov	sp, r7
 8005590:	bd80      	pop	{r7, pc}
 8005592:	bf00      	nop
 8005594:	20000008 	.word	0x20000008

08005598 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005598:	b480      	push	{r7}
 800559a:	b085      	sub	sp, #20
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	f003 0307 	and.w	r3, r3, #7
 80055a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80055a8:	4b0c      	ldr	r3, [pc, #48]	@ (80055dc <__NVIC_SetPriorityGrouping+0x44>)
 80055aa:	68db      	ldr	r3, [r3, #12]
 80055ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80055ae:	68ba      	ldr	r2, [r7, #8]
 80055b0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80055b4:	4013      	ands	r3, r2
 80055b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80055bc:	68bb      	ldr	r3, [r7, #8]
 80055be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80055c0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80055c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80055c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80055ca:	4a04      	ldr	r2, [pc, #16]	@ (80055dc <__NVIC_SetPriorityGrouping+0x44>)
 80055cc:	68bb      	ldr	r3, [r7, #8]
 80055ce:	60d3      	str	r3, [r2, #12]
}
 80055d0:	bf00      	nop
 80055d2:	3714      	adds	r7, #20
 80055d4:	46bd      	mov	sp, r7
 80055d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055da:	4770      	bx	lr
 80055dc:	e000ed00 	.word	0xe000ed00

080055e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80055e0:	b480      	push	{r7}
 80055e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80055e4:	4b04      	ldr	r3, [pc, #16]	@ (80055f8 <__NVIC_GetPriorityGrouping+0x18>)
 80055e6:	68db      	ldr	r3, [r3, #12]
 80055e8:	0a1b      	lsrs	r3, r3, #8
 80055ea:	f003 0307 	and.w	r3, r3, #7
}
 80055ee:	4618      	mov	r0, r3
 80055f0:	46bd      	mov	sp, r7
 80055f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f6:	4770      	bx	lr
 80055f8:	e000ed00 	.word	0xe000ed00

080055fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80055fc:	b480      	push	{r7}
 80055fe:	b083      	sub	sp, #12
 8005600:	af00      	add	r7, sp, #0
 8005602:	4603      	mov	r3, r0
 8005604:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005606:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800560a:	2b00      	cmp	r3, #0
 800560c:	db0b      	blt.n	8005626 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800560e:	79fb      	ldrb	r3, [r7, #7]
 8005610:	f003 021f 	and.w	r2, r3, #31
 8005614:	4907      	ldr	r1, [pc, #28]	@ (8005634 <__NVIC_EnableIRQ+0x38>)
 8005616:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800561a:	095b      	lsrs	r3, r3, #5
 800561c:	2001      	movs	r0, #1
 800561e:	fa00 f202 	lsl.w	r2, r0, r2
 8005622:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005626:	bf00      	nop
 8005628:	370c      	adds	r7, #12
 800562a:	46bd      	mov	sp, r7
 800562c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005630:	4770      	bx	lr
 8005632:	bf00      	nop
 8005634:	e000e100 	.word	0xe000e100

08005638 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8005638:	b480      	push	{r7}
 800563a:	b083      	sub	sp, #12
 800563c:	af00      	add	r7, sp, #0
 800563e:	4603      	mov	r3, r0
 8005640:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005642:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005646:	2b00      	cmp	r3, #0
 8005648:	db12      	blt.n	8005670 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800564a:	79fb      	ldrb	r3, [r7, #7]
 800564c:	f003 021f 	and.w	r2, r3, #31
 8005650:	490a      	ldr	r1, [pc, #40]	@ (800567c <__NVIC_DisableIRQ+0x44>)
 8005652:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005656:	095b      	lsrs	r3, r3, #5
 8005658:	2001      	movs	r0, #1
 800565a:	fa00 f202 	lsl.w	r2, r0, r2
 800565e:	3320      	adds	r3, #32
 8005660:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8005664:	f3bf 8f4f 	dsb	sy
}
 8005668:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800566a:	f3bf 8f6f 	isb	sy
}
 800566e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8005670:	bf00      	nop
 8005672:	370c      	adds	r7, #12
 8005674:	46bd      	mov	sp, r7
 8005676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567a:	4770      	bx	lr
 800567c:	e000e100 	.word	0xe000e100

08005680 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005680:	b480      	push	{r7}
 8005682:	b083      	sub	sp, #12
 8005684:	af00      	add	r7, sp, #0
 8005686:	4603      	mov	r3, r0
 8005688:	6039      	str	r1, [r7, #0]
 800568a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800568c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005690:	2b00      	cmp	r3, #0
 8005692:	db0a      	blt.n	80056aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005694:	683b      	ldr	r3, [r7, #0]
 8005696:	b2da      	uxtb	r2, r3
 8005698:	490c      	ldr	r1, [pc, #48]	@ (80056cc <__NVIC_SetPriority+0x4c>)
 800569a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800569e:	0112      	lsls	r2, r2, #4
 80056a0:	b2d2      	uxtb	r2, r2
 80056a2:	440b      	add	r3, r1
 80056a4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80056a8:	e00a      	b.n	80056c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80056aa:	683b      	ldr	r3, [r7, #0]
 80056ac:	b2da      	uxtb	r2, r3
 80056ae:	4908      	ldr	r1, [pc, #32]	@ (80056d0 <__NVIC_SetPriority+0x50>)
 80056b0:	79fb      	ldrb	r3, [r7, #7]
 80056b2:	f003 030f 	and.w	r3, r3, #15
 80056b6:	3b04      	subs	r3, #4
 80056b8:	0112      	lsls	r2, r2, #4
 80056ba:	b2d2      	uxtb	r2, r2
 80056bc:	440b      	add	r3, r1
 80056be:	761a      	strb	r2, [r3, #24]
}
 80056c0:	bf00      	nop
 80056c2:	370c      	adds	r7, #12
 80056c4:	46bd      	mov	sp, r7
 80056c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ca:	4770      	bx	lr
 80056cc:	e000e100 	.word	0xe000e100
 80056d0:	e000ed00 	.word	0xe000ed00

080056d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80056d4:	b480      	push	{r7}
 80056d6:	b089      	sub	sp, #36	@ 0x24
 80056d8:	af00      	add	r7, sp, #0
 80056da:	60f8      	str	r0, [r7, #12]
 80056dc:	60b9      	str	r1, [r7, #8]
 80056de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	f003 0307 	and.w	r3, r3, #7
 80056e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80056e8:	69fb      	ldr	r3, [r7, #28]
 80056ea:	f1c3 0307 	rsb	r3, r3, #7
 80056ee:	2b04      	cmp	r3, #4
 80056f0:	bf28      	it	cs
 80056f2:	2304      	movcs	r3, #4
 80056f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80056f6:	69fb      	ldr	r3, [r7, #28]
 80056f8:	3304      	adds	r3, #4
 80056fa:	2b06      	cmp	r3, #6
 80056fc:	d902      	bls.n	8005704 <NVIC_EncodePriority+0x30>
 80056fe:	69fb      	ldr	r3, [r7, #28]
 8005700:	3b03      	subs	r3, #3
 8005702:	e000      	b.n	8005706 <NVIC_EncodePriority+0x32>
 8005704:	2300      	movs	r3, #0
 8005706:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005708:	f04f 32ff 	mov.w	r2, #4294967295
 800570c:	69bb      	ldr	r3, [r7, #24]
 800570e:	fa02 f303 	lsl.w	r3, r2, r3
 8005712:	43da      	mvns	r2, r3
 8005714:	68bb      	ldr	r3, [r7, #8]
 8005716:	401a      	ands	r2, r3
 8005718:	697b      	ldr	r3, [r7, #20]
 800571a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800571c:	f04f 31ff 	mov.w	r1, #4294967295
 8005720:	697b      	ldr	r3, [r7, #20]
 8005722:	fa01 f303 	lsl.w	r3, r1, r3
 8005726:	43d9      	mvns	r1, r3
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800572c:	4313      	orrs	r3, r2
         );
}
 800572e:	4618      	mov	r0, r3
 8005730:	3724      	adds	r7, #36	@ 0x24
 8005732:	46bd      	mov	sp, r7
 8005734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005738:	4770      	bx	lr
	...

0800573c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800573c:	b580      	push	{r7, lr}
 800573e:	b082      	sub	sp, #8
 8005740:	af00      	add	r7, sp, #0
 8005742:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	3b01      	subs	r3, #1
 8005748:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800574c:	d301      	bcc.n	8005752 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800574e:	2301      	movs	r3, #1
 8005750:	e00f      	b.n	8005772 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005752:	4a0a      	ldr	r2, [pc, #40]	@ (800577c <SysTick_Config+0x40>)
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	3b01      	subs	r3, #1
 8005758:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800575a:	210f      	movs	r1, #15
 800575c:	f04f 30ff 	mov.w	r0, #4294967295
 8005760:	f7ff ff8e 	bl	8005680 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005764:	4b05      	ldr	r3, [pc, #20]	@ (800577c <SysTick_Config+0x40>)
 8005766:	2200      	movs	r2, #0
 8005768:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800576a:	4b04      	ldr	r3, [pc, #16]	@ (800577c <SysTick_Config+0x40>)
 800576c:	2207      	movs	r2, #7
 800576e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005770:	2300      	movs	r3, #0
}
 8005772:	4618      	mov	r0, r3
 8005774:	3708      	adds	r7, #8
 8005776:	46bd      	mov	sp, r7
 8005778:	bd80      	pop	{r7, pc}
 800577a:	bf00      	nop
 800577c:	e000e010 	.word	0xe000e010

08005780 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005780:	b580      	push	{r7, lr}
 8005782:	b082      	sub	sp, #8
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005788:	6878      	ldr	r0, [r7, #4]
 800578a:	f7ff ff05 	bl	8005598 <__NVIC_SetPriorityGrouping>
}
 800578e:	bf00      	nop
 8005790:	3708      	adds	r7, #8
 8005792:	46bd      	mov	sp, r7
 8005794:	bd80      	pop	{r7, pc}

08005796 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005796:	b580      	push	{r7, lr}
 8005798:	b086      	sub	sp, #24
 800579a:	af00      	add	r7, sp, #0
 800579c:	4603      	mov	r3, r0
 800579e:	60b9      	str	r1, [r7, #8]
 80057a0:	607a      	str	r2, [r7, #4]
 80057a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80057a4:	2300      	movs	r3, #0
 80057a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80057a8:	f7ff ff1a 	bl	80055e0 <__NVIC_GetPriorityGrouping>
 80057ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80057ae:	687a      	ldr	r2, [r7, #4]
 80057b0:	68b9      	ldr	r1, [r7, #8]
 80057b2:	6978      	ldr	r0, [r7, #20]
 80057b4:	f7ff ff8e 	bl	80056d4 <NVIC_EncodePriority>
 80057b8:	4602      	mov	r2, r0
 80057ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80057be:	4611      	mov	r1, r2
 80057c0:	4618      	mov	r0, r3
 80057c2:	f7ff ff5d 	bl	8005680 <__NVIC_SetPriority>
}
 80057c6:	bf00      	nop
 80057c8:	3718      	adds	r7, #24
 80057ca:	46bd      	mov	sp, r7
 80057cc:	bd80      	pop	{r7, pc}

080057ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80057ce:	b580      	push	{r7, lr}
 80057d0:	b082      	sub	sp, #8
 80057d2:	af00      	add	r7, sp, #0
 80057d4:	4603      	mov	r3, r0
 80057d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80057d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057dc:	4618      	mov	r0, r3
 80057de:	f7ff ff0d 	bl	80055fc <__NVIC_EnableIRQ>
}
 80057e2:	bf00      	nop
 80057e4:	3708      	adds	r7, #8
 80057e6:	46bd      	mov	sp, r7
 80057e8:	bd80      	pop	{r7, pc}

080057ea <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80057ea:	b580      	push	{r7, lr}
 80057ec:	b082      	sub	sp, #8
 80057ee:	af00      	add	r7, sp, #0
 80057f0:	4603      	mov	r3, r0
 80057f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80057f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057f8:	4618      	mov	r0, r3
 80057fa:	f7ff ff1d 	bl	8005638 <__NVIC_DisableIRQ>
}
 80057fe:	bf00      	nop
 8005800:	3708      	adds	r7, #8
 8005802:	46bd      	mov	sp, r7
 8005804:	bd80      	pop	{r7, pc}

08005806 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005806:	b580      	push	{r7, lr}
 8005808:	b082      	sub	sp, #8
 800580a:	af00      	add	r7, sp, #0
 800580c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800580e:	6878      	ldr	r0, [r7, #4]
 8005810:	f7ff ff94 	bl	800573c <SysTick_Config>
 8005814:	4603      	mov	r3, r0
}
 8005816:	4618      	mov	r0, r3
 8005818:	3708      	adds	r7, #8
 800581a:	46bd      	mov	sp, r7
 800581c:	bd80      	pop	{r7, pc}
	...

08005820 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005820:	b480      	push	{r7}
 8005822:	b089      	sub	sp, #36	@ 0x24
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
 8005828:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800582a:	2300      	movs	r3, #0
 800582c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800582e:	2300      	movs	r3, #0
 8005830:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005832:	2300      	movs	r3, #0
 8005834:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005836:	2300      	movs	r3, #0
 8005838:	61fb      	str	r3, [r7, #28]
 800583a:	e16b      	b.n	8005b14 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800583c:	2201      	movs	r2, #1
 800583e:	69fb      	ldr	r3, [r7, #28]
 8005840:	fa02 f303 	lsl.w	r3, r2, r3
 8005844:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005846:	683b      	ldr	r3, [r7, #0]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	697a      	ldr	r2, [r7, #20]
 800584c:	4013      	ands	r3, r2
 800584e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005850:	693a      	ldr	r2, [r7, #16]
 8005852:	697b      	ldr	r3, [r7, #20]
 8005854:	429a      	cmp	r2, r3
 8005856:	f040 815a 	bne.w	8005b0e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800585a:	683b      	ldr	r3, [r7, #0]
 800585c:	685b      	ldr	r3, [r3, #4]
 800585e:	f003 0303 	and.w	r3, r3, #3
 8005862:	2b01      	cmp	r3, #1
 8005864:	d005      	beq.n	8005872 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005866:	683b      	ldr	r3, [r7, #0]
 8005868:	685b      	ldr	r3, [r3, #4]
 800586a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800586e:	2b02      	cmp	r3, #2
 8005870:	d130      	bne.n	80058d4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	689b      	ldr	r3, [r3, #8]
 8005876:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005878:	69fb      	ldr	r3, [r7, #28]
 800587a:	005b      	lsls	r3, r3, #1
 800587c:	2203      	movs	r2, #3
 800587e:	fa02 f303 	lsl.w	r3, r2, r3
 8005882:	43db      	mvns	r3, r3
 8005884:	69ba      	ldr	r2, [r7, #24]
 8005886:	4013      	ands	r3, r2
 8005888:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800588a:	683b      	ldr	r3, [r7, #0]
 800588c:	68da      	ldr	r2, [r3, #12]
 800588e:	69fb      	ldr	r3, [r7, #28]
 8005890:	005b      	lsls	r3, r3, #1
 8005892:	fa02 f303 	lsl.w	r3, r2, r3
 8005896:	69ba      	ldr	r2, [r7, #24]
 8005898:	4313      	orrs	r3, r2
 800589a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	69ba      	ldr	r2, [r7, #24]
 80058a0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	685b      	ldr	r3, [r3, #4]
 80058a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80058a8:	2201      	movs	r2, #1
 80058aa:	69fb      	ldr	r3, [r7, #28]
 80058ac:	fa02 f303 	lsl.w	r3, r2, r3
 80058b0:	43db      	mvns	r3, r3
 80058b2:	69ba      	ldr	r2, [r7, #24]
 80058b4:	4013      	ands	r3, r2
 80058b6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80058b8:	683b      	ldr	r3, [r7, #0]
 80058ba:	685b      	ldr	r3, [r3, #4]
 80058bc:	091b      	lsrs	r3, r3, #4
 80058be:	f003 0201 	and.w	r2, r3, #1
 80058c2:	69fb      	ldr	r3, [r7, #28]
 80058c4:	fa02 f303 	lsl.w	r3, r2, r3
 80058c8:	69ba      	ldr	r2, [r7, #24]
 80058ca:	4313      	orrs	r3, r2
 80058cc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	69ba      	ldr	r2, [r7, #24]
 80058d2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	685b      	ldr	r3, [r3, #4]
 80058d8:	f003 0303 	and.w	r3, r3, #3
 80058dc:	2b03      	cmp	r3, #3
 80058de:	d017      	beq.n	8005910 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	68db      	ldr	r3, [r3, #12]
 80058e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80058e6:	69fb      	ldr	r3, [r7, #28]
 80058e8:	005b      	lsls	r3, r3, #1
 80058ea:	2203      	movs	r2, #3
 80058ec:	fa02 f303 	lsl.w	r3, r2, r3
 80058f0:	43db      	mvns	r3, r3
 80058f2:	69ba      	ldr	r2, [r7, #24]
 80058f4:	4013      	ands	r3, r2
 80058f6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80058f8:	683b      	ldr	r3, [r7, #0]
 80058fa:	689a      	ldr	r2, [r3, #8]
 80058fc:	69fb      	ldr	r3, [r7, #28]
 80058fe:	005b      	lsls	r3, r3, #1
 8005900:	fa02 f303 	lsl.w	r3, r2, r3
 8005904:	69ba      	ldr	r2, [r7, #24]
 8005906:	4313      	orrs	r3, r2
 8005908:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	69ba      	ldr	r2, [r7, #24]
 800590e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005910:	683b      	ldr	r3, [r7, #0]
 8005912:	685b      	ldr	r3, [r3, #4]
 8005914:	f003 0303 	and.w	r3, r3, #3
 8005918:	2b02      	cmp	r3, #2
 800591a:	d123      	bne.n	8005964 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800591c:	69fb      	ldr	r3, [r7, #28]
 800591e:	08da      	lsrs	r2, r3, #3
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	3208      	adds	r2, #8
 8005924:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005928:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800592a:	69fb      	ldr	r3, [r7, #28]
 800592c:	f003 0307 	and.w	r3, r3, #7
 8005930:	009b      	lsls	r3, r3, #2
 8005932:	220f      	movs	r2, #15
 8005934:	fa02 f303 	lsl.w	r3, r2, r3
 8005938:	43db      	mvns	r3, r3
 800593a:	69ba      	ldr	r2, [r7, #24]
 800593c:	4013      	ands	r3, r2
 800593e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005940:	683b      	ldr	r3, [r7, #0]
 8005942:	691a      	ldr	r2, [r3, #16]
 8005944:	69fb      	ldr	r3, [r7, #28]
 8005946:	f003 0307 	and.w	r3, r3, #7
 800594a:	009b      	lsls	r3, r3, #2
 800594c:	fa02 f303 	lsl.w	r3, r2, r3
 8005950:	69ba      	ldr	r2, [r7, #24]
 8005952:	4313      	orrs	r3, r2
 8005954:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005956:	69fb      	ldr	r3, [r7, #28]
 8005958:	08da      	lsrs	r2, r3, #3
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	3208      	adds	r2, #8
 800595e:	69b9      	ldr	r1, [r7, #24]
 8005960:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800596a:	69fb      	ldr	r3, [r7, #28]
 800596c:	005b      	lsls	r3, r3, #1
 800596e:	2203      	movs	r2, #3
 8005970:	fa02 f303 	lsl.w	r3, r2, r3
 8005974:	43db      	mvns	r3, r3
 8005976:	69ba      	ldr	r2, [r7, #24]
 8005978:	4013      	ands	r3, r2
 800597a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800597c:	683b      	ldr	r3, [r7, #0]
 800597e:	685b      	ldr	r3, [r3, #4]
 8005980:	f003 0203 	and.w	r2, r3, #3
 8005984:	69fb      	ldr	r3, [r7, #28]
 8005986:	005b      	lsls	r3, r3, #1
 8005988:	fa02 f303 	lsl.w	r3, r2, r3
 800598c:	69ba      	ldr	r2, [r7, #24]
 800598e:	4313      	orrs	r3, r2
 8005990:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	69ba      	ldr	r2, [r7, #24]
 8005996:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	685b      	ldr	r3, [r3, #4]
 800599c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	f000 80b4 	beq.w	8005b0e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80059a6:	2300      	movs	r3, #0
 80059a8:	60fb      	str	r3, [r7, #12]
 80059aa:	4b60      	ldr	r3, [pc, #384]	@ (8005b2c <HAL_GPIO_Init+0x30c>)
 80059ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059ae:	4a5f      	ldr	r2, [pc, #380]	@ (8005b2c <HAL_GPIO_Init+0x30c>)
 80059b0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80059b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80059b6:	4b5d      	ldr	r3, [pc, #372]	@ (8005b2c <HAL_GPIO_Init+0x30c>)
 80059b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80059be:	60fb      	str	r3, [r7, #12]
 80059c0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80059c2:	4a5b      	ldr	r2, [pc, #364]	@ (8005b30 <HAL_GPIO_Init+0x310>)
 80059c4:	69fb      	ldr	r3, [r7, #28]
 80059c6:	089b      	lsrs	r3, r3, #2
 80059c8:	3302      	adds	r3, #2
 80059ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80059ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80059d0:	69fb      	ldr	r3, [r7, #28]
 80059d2:	f003 0303 	and.w	r3, r3, #3
 80059d6:	009b      	lsls	r3, r3, #2
 80059d8:	220f      	movs	r2, #15
 80059da:	fa02 f303 	lsl.w	r3, r2, r3
 80059de:	43db      	mvns	r3, r3
 80059e0:	69ba      	ldr	r2, [r7, #24]
 80059e2:	4013      	ands	r3, r2
 80059e4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	4a52      	ldr	r2, [pc, #328]	@ (8005b34 <HAL_GPIO_Init+0x314>)
 80059ea:	4293      	cmp	r3, r2
 80059ec:	d02b      	beq.n	8005a46 <HAL_GPIO_Init+0x226>
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	4a51      	ldr	r2, [pc, #324]	@ (8005b38 <HAL_GPIO_Init+0x318>)
 80059f2:	4293      	cmp	r3, r2
 80059f4:	d025      	beq.n	8005a42 <HAL_GPIO_Init+0x222>
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	4a50      	ldr	r2, [pc, #320]	@ (8005b3c <HAL_GPIO_Init+0x31c>)
 80059fa:	4293      	cmp	r3, r2
 80059fc:	d01f      	beq.n	8005a3e <HAL_GPIO_Init+0x21e>
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	4a4f      	ldr	r2, [pc, #316]	@ (8005b40 <HAL_GPIO_Init+0x320>)
 8005a02:	4293      	cmp	r3, r2
 8005a04:	d019      	beq.n	8005a3a <HAL_GPIO_Init+0x21a>
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	4a4e      	ldr	r2, [pc, #312]	@ (8005b44 <HAL_GPIO_Init+0x324>)
 8005a0a:	4293      	cmp	r3, r2
 8005a0c:	d013      	beq.n	8005a36 <HAL_GPIO_Init+0x216>
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	4a4d      	ldr	r2, [pc, #308]	@ (8005b48 <HAL_GPIO_Init+0x328>)
 8005a12:	4293      	cmp	r3, r2
 8005a14:	d00d      	beq.n	8005a32 <HAL_GPIO_Init+0x212>
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	4a4c      	ldr	r2, [pc, #304]	@ (8005b4c <HAL_GPIO_Init+0x32c>)
 8005a1a:	4293      	cmp	r3, r2
 8005a1c:	d007      	beq.n	8005a2e <HAL_GPIO_Init+0x20e>
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	4a4b      	ldr	r2, [pc, #300]	@ (8005b50 <HAL_GPIO_Init+0x330>)
 8005a22:	4293      	cmp	r3, r2
 8005a24:	d101      	bne.n	8005a2a <HAL_GPIO_Init+0x20a>
 8005a26:	2307      	movs	r3, #7
 8005a28:	e00e      	b.n	8005a48 <HAL_GPIO_Init+0x228>
 8005a2a:	2308      	movs	r3, #8
 8005a2c:	e00c      	b.n	8005a48 <HAL_GPIO_Init+0x228>
 8005a2e:	2306      	movs	r3, #6
 8005a30:	e00a      	b.n	8005a48 <HAL_GPIO_Init+0x228>
 8005a32:	2305      	movs	r3, #5
 8005a34:	e008      	b.n	8005a48 <HAL_GPIO_Init+0x228>
 8005a36:	2304      	movs	r3, #4
 8005a38:	e006      	b.n	8005a48 <HAL_GPIO_Init+0x228>
 8005a3a:	2303      	movs	r3, #3
 8005a3c:	e004      	b.n	8005a48 <HAL_GPIO_Init+0x228>
 8005a3e:	2302      	movs	r3, #2
 8005a40:	e002      	b.n	8005a48 <HAL_GPIO_Init+0x228>
 8005a42:	2301      	movs	r3, #1
 8005a44:	e000      	b.n	8005a48 <HAL_GPIO_Init+0x228>
 8005a46:	2300      	movs	r3, #0
 8005a48:	69fa      	ldr	r2, [r7, #28]
 8005a4a:	f002 0203 	and.w	r2, r2, #3
 8005a4e:	0092      	lsls	r2, r2, #2
 8005a50:	4093      	lsls	r3, r2
 8005a52:	69ba      	ldr	r2, [r7, #24]
 8005a54:	4313      	orrs	r3, r2
 8005a56:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005a58:	4935      	ldr	r1, [pc, #212]	@ (8005b30 <HAL_GPIO_Init+0x310>)
 8005a5a:	69fb      	ldr	r3, [r7, #28]
 8005a5c:	089b      	lsrs	r3, r3, #2
 8005a5e:	3302      	adds	r3, #2
 8005a60:	69ba      	ldr	r2, [r7, #24]
 8005a62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005a66:	4b3b      	ldr	r3, [pc, #236]	@ (8005b54 <HAL_GPIO_Init+0x334>)
 8005a68:	689b      	ldr	r3, [r3, #8]
 8005a6a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005a6c:	693b      	ldr	r3, [r7, #16]
 8005a6e:	43db      	mvns	r3, r3
 8005a70:	69ba      	ldr	r2, [r7, #24]
 8005a72:	4013      	ands	r3, r2
 8005a74:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005a76:	683b      	ldr	r3, [r7, #0]
 8005a78:	685b      	ldr	r3, [r3, #4]
 8005a7a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d003      	beq.n	8005a8a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8005a82:	69ba      	ldr	r2, [r7, #24]
 8005a84:	693b      	ldr	r3, [r7, #16]
 8005a86:	4313      	orrs	r3, r2
 8005a88:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005a8a:	4a32      	ldr	r2, [pc, #200]	@ (8005b54 <HAL_GPIO_Init+0x334>)
 8005a8c:	69bb      	ldr	r3, [r7, #24]
 8005a8e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005a90:	4b30      	ldr	r3, [pc, #192]	@ (8005b54 <HAL_GPIO_Init+0x334>)
 8005a92:	68db      	ldr	r3, [r3, #12]
 8005a94:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005a96:	693b      	ldr	r3, [r7, #16]
 8005a98:	43db      	mvns	r3, r3
 8005a9a:	69ba      	ldr	r2, [r7, #24]
 8005a9c:	4013      	ands	r3, r2
 8005a9e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005aa0:	683b      	ldr	r3, [r7, #0]
 8005aa2:	685b      	ldr	r3, [r3, #4]
 8005aa4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d003      	beq.n	8005ab4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005aac:	69ba      	ldr	r2, [r7, #24]
 8005aae:	693b      	ldr	r3, [r7, #16]
 8005ab0:	4313      	orrs	r3, r2
 8005ab2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005ab4:	4a27      	ldr	r2, [pc, #156]	@ (8005b54 <HAL_GPIO_Init+0x334>)
 8005ab6:	69bb      	ldr	r3, [r7, #24]
 8005ab8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005aba:	4b26      	ldr	r3, [pc, #152]	@ (8005b54 <HAL_GPIO_Init+0x334>)
 8005abc:	685b      	ldr	r3, [r3, #4]
 8005abe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005ac0:	693b      	ldr	r3, [r7, #16]
 8005ac2:	43db      	mvns	r3, r3
 8005ac4:	69ba      	ldr	r2, [r7, #24]
 8005ac6:	4013      	ands	r3, r2
 8005ac8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005aca:	683b      	ldr	r3, [r7, #0]
 8005acc:	685b      	ldr	r3, [r3, #4]
 8005ace:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d003      	beq.n	8005ade <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005ad6:	69ba      	ldr	r2, [r7, #24]
 8005ad8:	693b      	ldr	r3, [r7, #16]
 8005ada:	4313      	orrs	r3, r2
 8005adc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005ade:	4a1d      	ldr	r2, [pc, #116]	@ (8005b54 <HAL_GPIO_Init+0x334>)
 8005ae0:	69bb      	ldr	r3, [r7, #24]
 8005ae2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005ae4:	4b1b      	ldr	r3, [pc, #108]	@ (8005b54 <HAL_GPIO_Init+0x334>)
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005aea:	693b      	ldr	r3, [r7, #16]
 8005aec:	43db      	mvns	r3, r3
 8005aee:	69ba      	ldr	r2, [r7, #24]
 8005af0:	4013      	ands	r3, r2
 8005af2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005af4:	683b      	ldr	r3, [r7, #0]
 8005af6:	685b      	ldr	r3, [r3, #4]
 8005af8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d003      	beq.n	8005b08 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005b00:	69ba      	ldr	r2, [r7, #24]
 8005b02:	693b      	ldr	r3, [r7, #16]
 8005b04:	4313      	orrs	r3, r2
 8005b06:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005b08:	4a12      	ldr	r2, [pc, #72]	@ (8005b54 <HAL_GPIO_Init+0x334>)
 8005b0a:	69bb      	ldr	r3, [r7, #24]
 8005b0c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005b0e:	69fb      	ldr	r3, [r7, #28]
 8005b10:	3301      	adds	r3, #1
 8005b12:	61fb      	str	r3, [r7, #28]
 8005b14:	69fb      	ldr	r3, [r7, #28]
 8005b16:	2b0f      	cmp	r3, #15
 8005b18:	f67f ae90 	bls.w	800583c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005b1c:	bf00      	nop
 8005b1e:	bf00      	nop
 8005b20:	3724      	adds	r7, #36	@ 0x24
 8005b22:	46bd      	mov	sp, r7
 8005b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b28:	4770      	bx	lr
 8005b2a:	bf00      	nop
 8005b2c:	40023800 	.word	0x40023800
 8005b30:	40013800 	.word	0x40013800
 8005b34:	40020000 	.word	0x40020000
 8005b38:	40020400 	.word	0x40020400
 8005b3c:	40020800 	.word	0x40020800
 8005b40:	40020c00 	.word	0x40020c00
 8005b44:	40021000 	.word	0x40021000
 8005b48:	40021400 	.word	0x40021400
 8005b4c:	40021800 	.word	0x40021800
 8005b50:	40021c00 	.word	0x40021c00
 8005b54:	40013c00 	.word	0x40013c00

08005b58 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005b58:	b480      	push	{r7}
 8005b5a:	b085      	sub	sp, #20
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	6078      	str	r0, [r7, #4]
 8005b60:	460b      	mov	r3, r1
 8005b62:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	691a      	ldr	r2, [r3, #16]
 8005b68:	887b      	ldrh	r3, [r7, #2]
 8005b6a:	4013      	ands	r3, r2
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d002      	beq.n	8005b76 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005b70:	2301      	movs	r3, #1
 8005b72:	73fb      	strb	r3, [r7, #15]
 8005b74:	e001      	b.n	8005b7a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005b76:	2300      	movs	r3, #0
 8005b78:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005b7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b7c:	4618      	mov	r0, r3
 8005b7e:	3714      	adds	r7, #20
 8005b80:	46bd      	mov	sp, r7
 8005b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b86:	4770      	bx	lr

08005b88 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005b88:	b580      	push	{r7, lr}
 8005b8a:	b084      	sub	sp, #16
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d101      	bne.n	8005b9a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005b96:	2301      	movs	r3, #1
 8005b98:	e12b      	b.n	8005df2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ba0:	b2db      	uxtb	r3, r3
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d106      	bne.n	8005bb4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	2200      	movs	r2, #0
 8005baa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005bae:	6878      	ldr	r0, [r7, #4]
 8005bb0:	f7fe f802 	bl	8003bb8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2224      	movs	r2, #36	@ 0x24
 8005bb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	681a      	ldr	r2, [r3, #0]
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f022 0201 	bic.w	r2, r2, #1
 8005bca:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	681a      	ldr	r2, [r3, #0]
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005bda:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	681a      	ldr	r2, [r3, #0]
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005bea:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005bec:	f001 fc20 	bl	8007430 <HAL_RCC_GetPCLK1Freq>
 8005bf0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	685b      	ldr	r3, [r3, #4]
 8005bf6:	4a81      	ldr	r2, [pc, #516]	@ (8005dfc <HAL_I2C_Init+0x274>)
 8005bf8:	4293      	cmp	r3, r2
 8005bfa:	d807      	bhi.n	8005c0c <HAL_I2C_Init+0x84>
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	4a80      	ldr	r2, [pc, #512]	@ (8005e00 <HAL_I2C_Init+0x278>)
 8005c00:	4293      	cmp	r3, r2
 8005c02:	bf94      	ite	ls
 8005c04:	2301      	movls	r3, #1
 8005c06:	2300      	movhi	r3, #0
 8005c08:	b2db      	uxtb	r3, r3
 8005c0a:	e006      	b.n	8005c1a <HAL_I2C_Init+0x92>
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	4a7d      	ldr	r2, [pc, #500]	@ (8005e04 <HAL_I2C_Init+0x27c>)
 8005c10:	4293      	cmp	r3, r2
 8005c12:	bf94      	ite	ls
 8005c14:	2301      	movls	r3, #1
 8005c16:	2300      	movhi	r3, #0
 8005c18:	b2db      	uxtb	r3, r3
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d001      	beq.n	8005c22 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005c1e:	2301      	movs	r3, #1
 8005c20:	e0e7      	b.n	8005df2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	4a78      	ldr	r2, [pc, #480]	@ (8005e08 <HAL_I2C_Init+0x280>)
 8005c26:	fba2 2303 	umull	r2, r3, r2, r3
 8005c2a:	0c9b      	lsrs	r3, r3, #18
 8005c2c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	685b      	ldr	r3, [r3, #4]
 8005c34:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	68ba      	ldr	r2, [r7, #8]
 8005c3e:	430a      	orrs	r2, r1
 8005c40:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	6a1b      	ldr	r3, [r3, #32]
 8005c48:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	685b      	ldr	r3, [r3, #4]
 8005c50:	4a6a      	ldr	r2, [pc, #424]	@ (8005dfc <HAL_I2C_Init+0x274>)
 8005c52:	4293      	cmp	r3, r2
 8005c54:	d802      	bhi.n	8005c5c <HAL_I2C_Init+0xd4>
 8005c56:	68bb      	ldr	r3, [r7, #8]
 8005c58:	3301      	adds	r3, #1
 8005c5a:	e009      	b.n	8005c70 <HAL_I2C_Init+0xe8>
 8005c5c:	68bb      	ldr	r3, [r7, #8]
 8005c5e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8005c62:	fb02 f303 	mul.w	r3, r2, r3
 8005c66:	4a69      	ldr	r2, [pc, #420]	@ (8005e0c <HAL_I2C_Init+0x284>)
 8005c68:	fba2 2303 	umull	r2, r3, r2, r3
 8005c6c:	099b      	lsrs	r3, r3, #6
 8005c6e:	3301      	adds	r3, #1
 8005c70:	687a      	ldr	r2, [r7, #4]
 8005c72:	6812      	ldr	r2, [r2, #0]
 8005c74:	430b      	orrs	r3, r1
 8005c76:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	69db      	ldr	r3, [r3, #28]
 8005c7e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8005c82:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	685b      	ldr	r3, [r3, #4]
 8005c8a:	495c      	ldr	r1, [pc, #368]	@ (8005dfc <HAL_I2C_Init+0x274>)
 8005c8c:	428b      	cmp	r3, r1
 8005c8e:	d819      	bhi.n	8005cc4 <HAL_I2C_Init+0x13c>
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	1e59      	subs	r1, r3, #1
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	685b      	ldr	r3, [r3, #4]
 8005c98:	005b      	lsls	r3, r3, #1
 8005c9a:	fbb1 f3f3 	udiv	r3, r1, r3
 8005c9e:	1c59      	adds	r1, r3, #1
 8005ca0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8005ca4:	400b      	ands	r3, r1
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d00a      	beq.n	8005cc0 <HAL_I2C_Init+0x138>
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	1e59      	subs	r1, r3, #1
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	685b      	ldr	r3, [r3, #4]
 8005cb2:	005b      	lsls	r3, r3, #1
 8005cb4:	fbb1 f3f3 	udiv	r3, r1, r3
 8005cb8:	3301      	adds	r3, #1
 8005cba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005cbe:	e051      	b.n	8005d64 <HAL_I2C_Init+0x1dc>
 8005cc0:	2304      	movs	r3, #4
 8005cc2:	e04f      	b.n	8005d64 <HAL_I2C_Init+0x1dc>
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	689b      	ldr	r3, [r3, #8]
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d111      	bne.n	8005cf0 <HAL_I2C_Init+0x168>
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	1e58      	subs	r0, r3, #1
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	6859      	ldr	r1, [r3, #4]
 8005cd4:	460b      	mov	r3, r1
 8005cd6:	005b      	lsls	r3, r3, #1
 8005cd8:	440b      	add	r3, r1
 8005cda:	fbb0 f3f3 	udiv	r3, r0, r3
 8005cde:	3301      	adds	r3, #1
 8005ce0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	bf0c      	ite	eq
 8005ce8:	2301      	moveq	r3, #1
 8005cea:	2300      	movne	r3, #0
 8005cec:	b2db      	uxtb	r3, r3
 8005cee:	e012      	b.n	8005d16 <HAL_I2C_Init+0x18e>
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	1e58      	subs	r0, r3, #1
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	6859      	ldr	r1, [r3, #4]
 8005cf8:	460b      	mov	r3, r1
 8005cfa:	009b      	lsls	r3, r3, #2
 8005cfc:	440b      	add	r3, r1
 8005cfe:	0099      	lsls	r1, r3, #2
 8005d00:	440b      	add	r3, r1
 8005d02:	fbb0 f3f3 	udiv	r3, r0, r3
 8005d06:	3301      	adds	r3, #1
 8005d08:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	bf0c      	ite	eq
 8005d10:	2301      	moveq	r3, #1
 8005d12:	2300      	movne	r3, #0
 8005d14:	b2db      	uxtb	r3, r3
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d001      	beq.n	8005d1e <HAL_I2C_Init+0x196>
 8005d1a:	2301      	movs	r3, #1
 8005d1c:	e022      	b.n	8005d64 <HAL_I2C_Init+0x1dc>
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	689b      	ldr	r3, [r3, #8]
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d10e      	bne.n	8005d44 <HAL_I2C_Init+0x1bc>
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	1e58      	subs	r0, r3, #1
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	6859      	ldr	r1, [r3, #4]
 8005d2e:	460b      	mov	r3, r1
 8005d30:	005b      	lsls	r3, r3, #1
 8005d32:	440b      	add	r3, r1
 8005d34:	fbb0 f3f3 	udiv	r3, r0, r3
 8005d38:	3301      	adds	r3, #1
 8005d3a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005d3e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005d42:	e00f      	b.n	8005d64 <HAL_I2C_Init+0x1dc>
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	1e58      	subs	r0, r3, #1
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	6859      	ldr	r1, [r3, #4]
 8005d4c:	460b      	mov	r3, r1
 8005d4e:	009b      	lsls	r3, r3, #2
 8005d50:	440b      	add	r3, r1
 8005d52:	0099      	lsls	r1, r3, #2
 8005d54:	440b      	add	r3, r1
 8005d56:	fbb0 f3f3 	udiv	r3, r0, r3
 8005d5a:	3301      	adds	r3, #1
 8005d5c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005d60:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005d64:	6879      	ldr	r1, [r7, #4]
 8005d66:	6809      	ldr	r1, [r1, #0]
 8005d68:	4313      	orrs	r3, r2
 8005d6a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	69da      	ldr	r2, [r3, #28]
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	6a1b      	ldr	r3, [r3, #32]
 8005d7e:	431a      	orrs	r2, r3
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	430a      	orrs	r2, r1
 8005d86:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	689b      	ldr	r3, [r3, #8]
 8005d8e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8005d92:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005d96:	687a      	ldr	r2, [r7, #4]
 8005d98:	6911      	ldr	r1, [r2, #16]
 8005d9a:	687a      	ldr	r2, [r7, #4]
 8005d9c:	68d2      	ldr	r2, [r2, #12]
 8005d9e:	4311      	orrs	r1, r2
 8005da0:	687a      	ldr	r2, [r7, #4]
 8005da2:	6812      	ldr	r2, [r2, #0]
 8005da4:	430b      	orrs	r3, r1
 8005da6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	68db      	ldr	r3, [r3, #12]
 8005dae:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	695a      	ldr	r2, [r3, #20]
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	699b      	ldr	r3, [r3, #24]
 8005dba:	431a      	orrs	r2, r3
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	430a      	orrs	r2, r1
 8005dc2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	681a      	ldr	r2, [r3, #0]
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	f042 0201 	orr.w	r2, r2, #1
 8005dd2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	2220      	movs	r2, #32
 8005dde:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	2200      	movs	r2, #0
 8005de6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2200      	movs	r2, #0
 8005dec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005df0:	2300      	movs	r3, #0
}
 8005df2:	4618      	mov	r0, r3
 8005df4:	3710      	adds	r7, #16
 8005df6:	46bd      	mov	sp, r7
 8005df8:	bd80      	pop	{r7, pc}
 8005dfa:	bf00      	nop
 8005dfc:	000186a0 	.word	0x000186a0
 8005e00:	001e847f 	.word	0x001e847f
 8005e04:	003d08ff 	.word	0x003d08ff
 8005e08:	431bde83 	.word	0x431bde83
 8005e0c:	10624dd3 	.word	0x10624dd3

08005e10 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e10:	b580      	push	{r7, lr}
 8005e12:	b088      	sub	sp, #32
 8005e14:	af02      	add	r7, sp, #8
 8005e16:	60f8      	str	r0, [r7, #12]
 8005e18:	4608      	mov	r0, r1
 8005e1a:	4611      	mov	r1, r2
 8005e1c:	461a      	mov	r2, r3
 8005e1e:	4603      	mov	r3, r0
 8005e20:	817b      	strh	r3, [r7, #10]
 8005e22:	460b      	mov	r3, r1
 8005e24:	813b      	strh	r3, [r7, #8]
 8005e26:	4613      	mov	r3, r2
 8005e28:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005e2a:	f7ff fb85 	bl	8005538 <HAL_GetTick>
 8005e2e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005e36:	b2db      	uxtb	r3, r3
 8005e38:	2b20      	cmp	r3, #32
 8005e3a:	f040 80d9 	bne.w	8005ff0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005e3e:	697b      	ldr	r3, [r7, #20]
 8005e40:	9300      	str	r3, [sp, #0]
 8005e42:	2319      	movs	r3, #25
 8005e44:	2201      	movs	r2, #1
 8005e46:	496d      	ldr	r1, [pc, #436]	@ (8005ffc <HAL_I2C_Mem_Write+0x1ec>)
 8005e48:	68f8      	ldr	r0, [r7, #12]
 8005e4a:	f000 fc8b 	bl	8006764 <I2C_WaitOnFlagUntilTimeout>
 8005e4e:	4603      	mov	r3, r0
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d001      	beq.n	8005e58 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005e54:	2302      	movs	r3, #2
 8005e56:	e0cc      	b.n	8005ff2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005e5e:	2b01      	cmp	r3, #1
 8005e60:	d101      	bne.n	8005e66 <HAL_I2C_Mem_Write+0x56>
 8005e62:	2302      	movs	r3, #2
 8005e64:	e0c5      	b.n	8005ff2 <HAL_I2C_Mem_Write+0x1e2>
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	2201      	movs	r2, #1
 8005e6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	f003 0301 	and.w	r3, r3, #1
 8005e78:	2b01      	cmp	r3, #1
 8005e7a:	d007      	beq.n	8005e8c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	681a      	ldr	r2, [r3, #0]
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f042 0201 	orr.w	r2, r2, #1
 8005e8a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	681a      	ldr	r2, [r3, #0]
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005e9a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	2221      	movs	r2, #33	@ 0x21
 8005ea0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	2240      	movs	r2, #64	@ 0x40
 8005ea8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	2200      	movs	r2, #0
 8005eb0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	6a3a      	ldr	r2, [r7, #32]
 8005eb6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005ebc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ec2:	b29a      	uxth	r2, r3
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	4a4d      	ldr	r2, [pc, #308]	@ (8006000 <HAL_I2C_Mem_Write+0x1f0>)
 8005ecc:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005ece:	88f8      	ldrh	r0, [r7, #6]
 8005ed0:	893a      	ldrh	r2, [r7, #8]
 8005ed2:	8979      	ldrh	r1, [r7, #10]
 8005ed4:	697b      	ldr	r3, [r7, #20]
 8005ed6:	9301      	str	r3, [sp, #4]
 8005ed8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005eda:	9300      	str	r3, [sp, #0]
 8005edc:	4603      	mov	r3, r0
 8005ede:	68f8      	ldr	r0, [r7, #12]
 8005ee0:	f000 fac2 	bl	8006468 <I2C_RequestMemoryWrite>
 8005ee4:	4603      	mov	r3, r0
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d052      	beq.n	8005f90 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8005eea:	2301      	movs	r3, #1
 8005eec:	e081      	b.n	8005ff2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005eee:	697a      	ldr	r2, [r7, #20]
 8005ef0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005ef2:	68f8      	ldr	r0, [r7, #12]
 8005ef4:	f000 fd50 	bl	8006998 <I2C_WaitOnTXEFlagUntilTimeout>
 8005ef8:	4603      	mov	r3, r0
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d00d      	beq.n	8005f1a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f02:	2b04      	cmp	r3, #4
 8005f04:	d107      	bne.n	8005f16 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	681a      	ldr	r2, [r3, #0]
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005f14:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005f16:	2301      	movs	r3, #1
 8005f18:	e06b      	b.n	8005ff2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f1e:	781a      	ldrb	r2, [r3, #0]
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f2a:	1c5a      	adds	r2, r3, #1
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f34:	3b01      	subs	r3, #1
 8005f36:	b29a      	uxth	r2, r3
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f40:	b29b      	uxth	r3, r3
 8005f42:	3b01      	subs	r3, #1
 8005f44:	b29a      	uxth	r2, r3
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	695b      	ldr	r3, [r3, #20]
 8005f50:	f003 0304 	and.w	r3, r3, #4
 8005f54:	2b04      	cmp	r3, #4
 8005f56:	d11b      	bne.n	8005f90 <HAL_I2C_Mem_Write+0x180>
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d017      	beq.n	8005f90 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f64:	781a      	ldrb	r2, [r3, #0]
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f70:	1c5a      	adds	r2, r3, #1
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f7a:	3b01      	subs	r3, #1
 8005f7c:	b29a      	uxth	r2, r3
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f86:	b29b      	uxth	r3, r3
 8005f88:	3b01      	subs	r3, #1
 8005f8a:	b29a      	uxth	r2, r3
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d1aa      	bne.n	8005eee <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005f98:	697a      	ldr	r2, [r7, #20]
 8005f9a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005f9c:	68f8      	ldr	r0, [r7, #12]
 8005f9e:	f000 fd43 	bl	8006a28 <I2C_WaitOnBTFFlagUntilTimeout>
 8005fa2:	4603      	mov	r3, r0
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d00d      	beq.n	8005fc4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fac:	2b04      	cmp	r3, #4
 8005fae:	d107      	bne.n	8005fc0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	681a      	ldr	r2, [r3, #0]
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005fbe:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005fc0:	2301      	movs	r3, #1
 8005fc2:	e016      	b.n	8005ff2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	681a      	ldr	r2, [r3, #0]
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005fd2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	2220      	movs	r2, #32
 8005fd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	2200      	movs	r2, #0
 8005fe0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	2200      	movs	r2, #0
 8005fe8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005fec:	2300      	movs	r3, #0
 8005fee:	e000      	b.n	8005ff2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005ff0:	2302      	movs	r3, #2
  }
}
 8005ff2:	4618      	mov	r0, r3
 8005ff4:	3718      	adds	r7, #24
 8005ff6:	46bd      	mov	sp, r7
 8005ff8:	bd80      	pop	{r7, pc}
 8005ffa:	bf00      	nop
 8005ffc:	00100002 	.word	0x00100002
 8006000:	ffff0000 	.word	0xffff0000

08006004 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006004:	b580      	push	{r7, lr}
 8006006:	b08c      	sub	sp, #48	@ 0x30
 8006008:	af02      	add	r7, sp, #8
 800600a:	60f8      	str	r0, [r7, #12]
 800600c:	4608      	mov	r0, r1
 800600e:	4611      	mov	r1, r2
 8006010:	461a      	mov	r2, r3
 8006012:	4603      	mov	r3, r0
 8006014:	817b      	strh	r3, [r7, #10]
 8006016:	460b      	mov	r3, r1
 8006018:	813b      	strh	r3, [r7, #8]
 800601a:	4613      	mov	r3, r2
 800601c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800601e:	f7ff fa8b 	bl	8005538 <HAL_GetTick>
 8006022:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800602a:	b2db      	uxtb	r3, r3
 800602c:	2b20      	cmp	r3, #32
 800602e:	f040 8214 	bne.w	800645a <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006032:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006034:	9300      	str	r3, [sp, #0]
 8006036:	2319      	movs	r3, #25
 8006038:	2201      	movs	r2, #1
 800603a:	497b      	ldr	r1, [pc, #492]	@ (8006228 <HAL_I2C_Mem_Read+0x224>)
 800603c:	68f8      	ldr	r0, [r7, #12]
 800603e:	f000 fb91 	bl	8006764 <I2C_WaitOnFlagUntilTimeout>
 8006042:	4603      	mov	r3, r0
 8006044:	2b00      	cmp	r3, #0
 8006046:	d001      	beq.n	800604c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8006048:	2302      	movs	r3, #2
 800604a:	e207      	b.n	800645c <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006052:	2b01      	cmp	r3, #1
 8006054:	d101      	bne.n	800605a <HAL_I2C_Mem_Read+0x56>
 8006056:	2302      	movs	r3, #2
 8006058:	e200      	b.n	800645c <HAL_I2C_Mem_Read+0x458>
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	2201      	movs	r2, #1
 800605e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	f003 0301 	and.w	r3, r3, #1
 800606c:	2b01      	cmp	r3, #1
 800606e:	d007      	beq.n	8006080 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	681a      	ldr	r2, [r3, #0]
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	f042 0201 	orr.w	r2, r2, #1
 800607e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	681a      	ldr	r2, [r3, #0]
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800608e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	2222      	movs	r2, #34	@ 0x22
 8006094:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	2240      	movs	r2, #64	@ 0x40
 800609c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	2200      	movs	r2, #0
 80060a4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80060aa:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80060b0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060b6:	b29a      	uxth	r2, r3
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	4a5b      	ldr	r2, [pc, #364]	@ (800622c <HAL_I2C_Mem_Read+0x228>)
 80060c0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80060c2:	88f8      	ldrh	r0, [r7, #6]
 80060c4:	893a      	ldrh	r2, [r7, #8]
 80060c6:	8979      	ldrh	r1, [r7, #10]
 80060c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060ca:	9301      	str	r3, [sp, #4]
 80060cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060ce:	9300      	str	r3, [sp, #0]
 80060d0:	4603      	mov	r3, r0
 80060d2:	68f8      	ldr	r0, [r7, #12]
 80060d4:	f000 fa5e 	bl	8006594 <I2C_RequestMemoryRead>
 80060d8:	4603      	mov	r3, r0
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d001      	beq.n	80060e2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80060de:	2301      	movs	r3, #1
 80060e0:	e1bc      	b.n	800645c <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d113      	bne.n	8006112 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80060ea:	2300      	movs	r3, #0
 80060ec:	623b      	str	r3, [r7, #32]
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	695b      	ldr	r3, [r3, #20]
 80060f4:	623b      	str	r3, [r7, #32]
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	699b      	ldr	r3, [r3, #24]
 80060fc:	623b      	str	r3, [r7, #32]
 80060fe:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	681a      	ldr	r2, [r3, #0]
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800610e:	601a      	str	r2, [r3, #0]
 8006110:	e190      	b.n	8006434 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006116:	2b01      	cmp	r3, #1
 8006118:	d11b      	bne.n	8006152 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	681a      	ldr	r2, [r3, #0]
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006128:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800612a:	2300      	movs	r3, #0
 800612c:	61fb      	str	r3, [r7, #28]
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	695b      	ldr	r3, [r3, #20]
 8006134:	61fb      	str	r3, [r7, #28]
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	699b      	ldr	r3, [r3, #24]
 800613c:	61fb      	str	r3, [r7, #28]
 800613e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	681a      	ldr	r2, [r3, #0]
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800614e:	601a      	str	r2, [r3, #0]
 8006150:	e170      	b.n	8006434 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006156:	2b02      	cmp	r3, #2
 8006158:	d11b      	bne.n	8006192 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	681a      	ldr	r2, [r3, #0]
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006168:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	681a      	ldr	r2, [r3, #0]
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006178:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800617a:	2300      	movs	r3, #0
 800617c:	61bb      	str	r3, [r7, #24]
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	695b      	ldr	r3, [r3, #20]
 8006184:	61bb      	str	r3, [r7, #24]
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	699b      	ldr	r3, [r3, #24]
 800618c:	61bb      	str	r3, [r7, #24]
 800618e:	69bb      	ldr	r3, [r7, #24]
 8006190:	e150      	b.n	8006434 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006192:	2300      	movs	r3, #0
 8006194:	617b      	str	r3, [r7, #20]
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	695b      	ldr	r3, [r3, #20]
 800619c:	617b      	str	r3, [r7, #20]
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	699b      	ldr	r3, [r3, #24]
 80061a4:	617b      	str	r3, [r7, #20]
 80061a6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80061a8:	e144      	b.n	8006434 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80061ae:	2b03      	cmp	r3, #3
 80061b0:	f200 80f1 	bhi.w	8006396 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80061b8:	2b01      	cmp	r3, #1
 80061ba:	d123      	bne.n	8006204 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80061bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80061be:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80061c0:	68f8      	ldr	r0, [r7, #12]
 80061c2:	f000 fc79 	bl	8006ab8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80061c6:	4603      	mov	r3, r0
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d001      	beq.n	80061d0 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80061cc:	2301      	movs	r3, #1
 80061ce:	e145      	b.n	800645c <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	691a      	ldr	r2, [r3, #16]
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061da:	b2d2      	uxtb	r2, r2
 80061dc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061e2:	1c5a      	adds	r2, r3, #1
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80061ec:	3b01      	subs	r3, #1
 80061ee:	b29a      	uxth	r2, r3
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80061f8:	b29b      	uxth	r3, r3
 80061fa:	3b01      	subs	r3, #1
 80061fc:	b29a      	uxth	r2, r3
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006202:	e117      	b.n	8006434 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006208:	2b02      	cmp	r3, #2
 800620a:	d14e      	bne.n	80062aa <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800620c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800620e:	9300      	str	r3, [sp, #0]
 8006210:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006212:	2200      	movs	r2, #0
 8006214:	4906      	ldr	r1, [pc, #24]	@ (8006230 <HAL_I2C_Mem_Read+0x22c>)
 8006216:	68f8      	ldr	r0, [r7, #12]
 8006218:	f000 faa4 	bl	8006764 <I2C_WaitOnFlagUntilTimeout>
 800621c:	4603      	mov	r3, r0
 800621e:	2b00      	cmp	r3, #0
 8006220:	d008      	beq.n	8006234 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8006222:	2301      	movs	r3, #1
 8006224:	e11a      	b.n	800645c <HAL_I2C_Mem_Read+0x458>
 8006226:	bf00      	nop
 8006228:	00100002 	.word	0x00100002
 800622c:	ffff0000 	.word	0xffff0000
 8006230:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	681a      	ldr	r2, [r3, #0]
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006242:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	691a      	ldr	r2, [r3, #16]
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800624e:	b2d2      	uxtb	r2, r2
 8006250:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006256:	1c5a      	adds	r2, r3, #1
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006260:	3b01      	subs	r3, #1
 8006262:	b29a      	uxth	r2, r3
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800626c:	b29b      	uxth	r3, r3
 800626e:	3b01      	subs	r3, #1
 8006270:	b29a      	uxth	r2, r3
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	691a      	ldr	r2, [r3, #16]
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006280:	b2d2      	uxtb	r2, r2
 8006282:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006288:	1c5a      	adds	r2, r3, #1
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006292:	3b01      	subs	r3, #1
 8006294:	b29a      	uxth	r2, r3
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800629e:	b29b      	uxth	r3, r3
 80062a0:	3b01      	subs	r3, #1
 80062a2:	b29a      	uxth	r2, r3
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80062a8:	e0c4      	b.n	8006434 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80062aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062ac:	9300      	str	r3, [sp, #0]
 80062ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062b0:	2200      	movs	r2, #0
 80062b2:	496c      	ldr	r1, [pc, #432]	@ (8006464 <HAL_I2C_Mem_Read+0x460>)
 80062b4:	68f8      	ldr	r0, [r7, #12]
 80062b6:	f000 fa55 	bl	8006764 <I2C_WaitOnFlagUntilTimeout>
 80062ba:	4603      	mov	r3, r0
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d001      	beq.n	80062c4 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80062c0:	2301      	movs	r3, #1
 80062c2:	e0cb      	b.n	800645c <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	681a      	ldr	r2, [r3, #0]
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80062d2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	691a      	ldr	r2, [r3, #16]
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062de:	b2d2      	uxtb	r2, r2
 80062e0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062e6:	1c5a      	adds	r2, r3, #1
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062f0:	3b01      	subs	r3, #1
 80062f2:	b29a      	uxth	r2, r3
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062fc:	b29b      	uxth	r3, r3
 80062fe:	3b01      	subs	r3, #1
 8006300:	b29a      	uxth	r2, r3
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006306:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006308:	9300      	str	r3, [sp, #0]
 800630a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800630c:	2200      	movs	r2, #0
 800630e:	4955      	ldr	r1, [pc, #340]	@ (8006464 <HAL_I2C_Mem_Read+0x460>)
 8006310:	68f8      	ldr	r0, [r7, #12]
 8006312:	f000 fa27 	bl	8006764 <I2C_WaitOnFlagUntilTimeout>
 8006316:	4603      	mov	r3, r0
 8006318:	2b00      	cmp	r3, #0
 800631a:	d001      	beq.n	8006320 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800631c:	2301      	movs	r3, #1
 800631e:	e09d      	b.n	800645c <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	681a      	ldr	r2, [r3, #0]
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800632e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	691a      	ldr	r2, [r3, #16]
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800633a:	b2d2      	uxtb	r2, r2
 800633c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006342:	1c5a      	adds	r2, r3, #1
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800634c:	3b01      	subs	r3, #1
 800634e:	b29a      	uxth	r2, r3
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006358:	b29b      	uxth	r3, r3
 800635a:	3b01      	subs	r3, #1
 800635c:	b29a      	uxth	r2, r3
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	691a      	ldr	r2, [r3, #16]
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800636c:	b2d2      	uxtb	r2, r2
 800636e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006374:	1c5a      	adds	r2, r3, #1
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800637e:	3b01      	subs	r3, #1
 8006380:	b29a      	uxth	r2, r3
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800638a:	b29b      	uxth	r3, r3
 800638c:	3b01      	subs	r3, #1
 800638e:	b29a      	uxth	r2, r3
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006394:	e04e      	b.n	8006434 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006396:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006398:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800639a:	68f8      	ldr	r0, [r7, #12]
 800639c:	f000 fb8c 	bl	8006ab8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80063a0:	4603      	mov	r3, r0
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d001      	beq.n	80063aa <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80063a6:	2301      	movs	r3, #1
 80063a8:	e058      	b.n	800645c <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	691a      	ldr	r2, [r3, #16]
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063b4:	b2d2      	uxtb	r2, r2
 80063b6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063bc:	1c5a      	adds	r2, r3, #1
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80063c6:	3b01      	subs	r3, #1
 80063c8:	b29a      	uxth	r2, r3
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063d2:	b29b      	uxth	r3, r3
 80063d4:	3b01      	subs	r3, #1
 80063d6:	b29a      	uxth	r2, r3
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	695b      	ldr	r3, [r3, #20]
 80063e2:	f003 0304 	and.w	r3, r3, #4
 80063e6:	2b04      	cmp	r3, #4
 80063e8:	d124      	bne.n	8006434 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80063ee:	2b03      	cmp	r3, #3
 80063f0:	d107      	bne.n	8006402 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	681a      	ldr	r2, [r3, #0]
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006400:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	691a      	ldr	r2, [r3, #16]
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800640c:	b2d2      	uxtb	r2, r2
 800640e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006414:	1c5a      	adds	r2, r3, #1
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800641e:	3b01      	subs	r3, #1
 8006420:	b29a      	uxth	r2, r3
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800642a:	b29b      	uxth	r3, r3
 800642c:	3b01      	subs	r3, #1
 800642e:	b29a      	uxth	r2, r3
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006438:	2b00      	cmp	r3, #0
 800643a:	f47f aeb6 	bne.w	80061aa <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	2220      	movs	r2, #32
 8006442:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	2200      	movs	r2, #0
 800644a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	2200      	movs	r2, #0
 8006452:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8006456:	2300      	movs	r3, #0
 8006458:	e000      	b.n	800645c <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 800645a:	2302      	movs	r3, #2
  }
}
 800645c:	4618      	mov	r0, r3
 800645e:	3728      	adds	r7, #40	@ 0x28
 8006460:	46bd      	mov	sp, r7
 8006462:	bd80      	pop	{r7, pc}
 8006464:	00010004 	.word	0x00010004

08006468 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006468:	b580      	push	{r7, lr}
 800646a:	b088      	sub	sp, #32
 800646c:	af02      	add	r7, sp, #8
 800646e:	60f8      	str	r0, [r7, #12]
 8006470:	4608      	mov	r0, r1
 8006472:	4611      	mov	r1, r2
 8006474:	461a      	mov	r2, r3
 8006476:	4603      	mov	r3, r0
 8006478:	817b      	strh	r3, [r7, #10]
 800647a:	460b      	mov	r3, r1
 800647c:	813b      	strh	r3, [r7, #8]
 800647e:	4613      	mov	r3, r2
 8006480:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	681a      	ldr	r2, [r3, #0]
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006490:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006492:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006494:	9300      	str	r3, [sp, #0]
 8006496:	6a3b      	ldr	r3, [r7, #32]
 8006498:	2200      	movs	r2, #0
 800649a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800649e:	68f8      	ldr	r0, [r7, #12]
 80064a0:	f000 f960 	bl	8006764 <I2C_WaitOnFlagUntilTimeout>
 80064a4:	4603      	mov	r3, r0
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d00d      	beq.n	80064c6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80064b4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80064b8:	d103      	bne.n	80064c2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80064c0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80064c2:	2303      	movs	r3, #3
 80064c4:	e05f      	b.n	8006586 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80064c6:	897b      	ldrh	r3, [r7, #10]
 80064c8:	b2db      	uxtb	r3, r3
 80064ca:	461a      	mov	r2, r3
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80064d4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80064d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064d8:	6a3a      	ldr	r2, [r7, #32]
 80064da:	492d      	ldr	r1, [pc, #180]	@ (8006590 <I2C_RequestMemoryWrite+0x128>)
 80064dc:	68f8      	ldr	r0, [r7, #12]
 80064de:	f000 f9bb 	bl	8006858 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80064e2:	4603      	mov	r3, r0
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d001      	beq.n	80064ec <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80064e8:	2301      	movs	r3, #1
 80064ea:	e04c      	b.n	8006586 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80064ec:	2300      	movs	r3, #0
 80064ee:	617b      	str	r3, [r7, #20]
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	695b      	ldr	r3, [r3, #20]
 80064f6:	617b      	str	r3, [r7, #20]
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	699b      	ldr	r3, [r3, #24]
 80064fe:	617b      	str	r3, [r7, #20]
 8006500:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006502:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006504:	6a39      	ldr	r1, [r7, #32]
 8006506:	68f8      	ldr	r0, [r7, #12]
 8006508:	f000 fa46 	bl	8006998 <I2C_WaitOnTXEFlagUntilTimeout>
 800650c:	4603      	mov	r3, r0
 800650e:	2b00      	cmp	r3, #0
 8006510:	d00d      	beq.n	800652e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006516:	2b04      	cmp	r3, #4
 8006518:	d107      	bne.n	800652a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	681a      	ldr	r2, [r3, #0]
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006528:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800652a:	2301      	movs	r3, #1
 800652c:	e02b      	b.n	8006586 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800652e:	88fb      	ldrh	r3, [r7, #6]
 8006530:	2b01      	cmp	r3, #1
 8006532:	d105      	bne.n	8006540 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006534:	893b      	ldrh	r3, [r7, #8]
 8006536:	b2da      	uxtb	r2, r3
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	611a      	str	r2, [r3, #16]
 800653e:	e021      	b.n	8006584 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006540:	893b      	ldrh	r3, [r7, #8]
 8006542:	0a1b      	lsrs	r3, r3, #8
 8006544:	b29b      	uxth	r3, r3
 8006546:	b2da      	uxtb	r2, r3
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800654e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006550:	6a39      	ldr	r1, [r7, #32]
 8006552:	68f8      	ldr	r0, [r7, #12]
 8006554:	f000 fa20 	bl	8006998 <I2C_WaitOnTXEFlagUntilTimeout>
 8006558:	4603      	mov	r3, r0
 800655a:	2b00      	cmp	r3, #0
 800655c:	d00d      	beq.n	800657a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006562:	2b04      	cmp	r3, #4
 8006564:	d107      	bne.n	8006576 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	681a      	ldr	r2, [r3, #0]
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006574:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006576:	2301      	movs	r3, #1
 8006578:	e005      	b.n	8006586 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800657a:	893b      	ldrh	r3, [r7, #8]
 800657c:	b2da      	uxtb	r2, r3
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006584:	2300      	movs	r3, #0
}
 8006586:	4618      	mov	r0, r3
 8006588:	3718      	adds	r7, #24
 800658a:	46bd      	mov	sp, r7
 800658c:	bd80      	pop	{r7, pc}
 800658e:	bf00      	nop
 8006590:	00010002 	.word	0x00010002

08006594 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006594:	b580      	push	{r7, lr}
 8006596:	b088      	sub	sp, #32
 8006598:	af02      	add	r7, sp, #8
 800659a:	60f8      	str	r0, [r7, #12]
 800659c:	4608      	mov	r0, r1
 800659e:	4611      	mov	r1, r2
 80065a0:	461a      	mov	r2, r3
 80065a2:	4603      	mov	r3, r0
 80065a4:	817b      	strh	r3, [r7, #10]
 80065a6:	460b      	mov	r3, r1
 80065a8:	813b      	strh	r3, [r7, #8]
 80065aa:	4613      	mov	r3, r2
 80065ac:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	681a      	ldr	r2, [r3, #0]
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80065bc:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	681a      	ldr	r2, [r3, #0]
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80065cc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80065ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065d0:	9300      	str	r3, [sp, #0]
 80065d2:	6a3b      	ldr	r3, [r7, #32]
 80065d4:	2200      	movs	r2, #0
 80065d6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80065da:	68f8      	ldr	r0, [r7, #12]
 80065dc:	f000 f8c2 	bl	8006764 <I2C_WaitOnFlagUntilTimeout>
 80065e0:	4603      	mov	r3, r0
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d00d      	beq.n	8006602 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065f0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80065f4:	d103      	bne.n	80065fe <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80065fc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80065fe:	2303      	movs	r3, #3
 8006600:	e0aa      	b.n	8006758 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006602:	897b      	ldrh	r3, [r7, #10]
 8006604:	b2db      	uxtb	r3, r3
 8006606:	461a      	mov	r2, r3
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006610:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006614:	6a3a      	ldr	r2, [r7, #32]
 8006616:	4952      	ldr	r1, [pc, #328]	@ (8006760 <I2C_RequestMemoryRead+0x1cc>)
 8006618:	68f8      	ldr	r0, [r7, #12]
 800661a:	f000 f91d 	bl	8006858 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800661e:	4603      	mov	r3, r0
 8006620:	2b00      	cmp	r3, #0
 8006622:	d001      	beq.n	8006628 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006624:	2301      	movs	r3, #1
 8006626:	e097      	b.n	8006758 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006628:	2300      	movs	r3, #0
 800662a:	617b      	str	r3, [r7, #20]
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	695b      	ldr	r3, [r3, #20]
 8006632:	617b      	str	r3, [r7, #20]
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	699b      	ldr	r3, [r3, #24]
 800663a:	617b      	str	r3, [r7, #20]
 800663c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800663e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006640:	6a39      	ldr	r1, [r7, #32]
 8006642:	68f8      	ldr	r0, [r7, #12]
 8006644:	f000 f9a8 	bl	8006998 <I2C_WaitOnTXEFlagUntilTimeout>
 8006648:	4603      	mov	r3, r0
 800664a:	2b00      	cmp	r3, #0
 800664c:	d00d      	beq.n	800666a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006652:	2b04      	cmp	r3, #4
 8006654:	d107      	bne.n	8006666 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	681a      	ldr	r2, [r3, #0]
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006664:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006666:	2301      	movs	r3, #1
 8006668:	e076      	b.n	8006758 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800666a:	88fb      	ldrh	r3, [r7, #6]
 800666c:	2b01      	cmp	r3, #1
 800666e:	d105      	bne.n	800667c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006670:	893b      	ldrh	r3, [r7, #8]
 8006672:	b2da      	uxtb	r2, r3
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	611a      	str	r2, [r3, #16]
 800667a:	e021      	b.n	80066c0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800667c:	893b      	ldrh	r3, [r7, #8]
 800667e:	0a1b      	lsrs	r3, r3, #8
 8006680:	b29b      	uxth	r3, r3
 8006682:	b2da      	uxtb	r2, r3
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800668a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800668c:	6a39      	ldr	r1, [r7, #32]
 800668e:	68f8      	ldr	r0, [r7, #12]
 8006690:	f000 f982 	bl	8006998 <I2C_WaitOnTXEFlagUntilTimeout>
 8006694:	4603      	mov	r3, r0
 8006696:	2b00      	cmp	r3, #0
 8006698:	d00d      	beq.n	80066b6 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800669e:	2b04      	cmp	r3, #4
 80066a0:	d107      	bne.n	80066b2 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	681a      	ldr	r2, [r3, #0]
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80066b0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80066b2:	2301      	movs	r3, #1
 80066b4:	e050      	b.n	8006758 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80066b6:	893b      	ldrh	r3, [r7, #8]
 80066b8:	b2da      	uxtb	r2, r3
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80066c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80066c2:	6a39      	ldr	r1, [r7, #32]
 80066c4:	68f8      	ldr	r0, [r7, #12]
 80066c6:	f000 f967 	bl	8006998 <I2C_WaitOnTXEFlagUntilTimeout>
 80066ca:	4603      	mov	r3, r0
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d00d      	beq.n	80066ec <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066d4:	2b04      	cmp	r3, #4
 80066d6:	d107      	bne.n	80066e8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	681a      	ldr	r2, [r3, #0]
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80066e6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80066e8:	2301      	movs	r3, #1
 80066ea:	e035      	b.n	8006758 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	681a      	ldr	r2, [r3, #0]
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80066fa:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80066fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066fe:	9300      	str	r3, [sp, #0]
 8006700:	6a3b      	ldr	r3, [r7, #32]
 8006702:	2200      	movs	r2, #0
 8006704:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006708:	68f8      	ldr	r0, [r7, #12]
 800670a:	f000 f82b 	bl	8006764 <I2C_WaitOnFlagUntilTimeout>
 800670e:	4603      	mov	r3, r0
 8006710:	2b00      	cmp	r3, #0
 8006712:	d00d      	beq.n	8006730 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800671e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006722:	d103      	bne.n	800672c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800672a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800672c:	2303      	movs	r3, #3
 800672e:	e013      	b.n	8006758 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006730:	897b      	ldrh	r3, [r7, #10]
 8006732:	b2db      	uxtb	r3, r3
 8006734:	f043 0301 	orr.w	r3, r3, #1
 8006738:	b2da      	uxtb	r2, r3
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006740:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006742:	6a3a      	ldr	r2, [r7, #32]
 8006744:	4906      	ldr	r1, [pc, #24]	@ (8006760 <I2C_RequestMemoryRead+0x1cc>)
 8006746:	68f8      	ldr	r0, [r7, #12]
 8006748:	f000 f886 	bl	8006858 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800674c:	4603      	mov	r3, r0
 800674e:	2b00      	cmp	r3, #0
 8006750:	d001      	beq.n	8006756 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8006752:	2301      	movs	r3, #1
 8006754:	e000      	b.n	8006758 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8006756:	2300      	movs	r3, #0
}
 8006758:	4618      	mov	r0, r3
 800675a:	3718      	adds	r7, #24
 800675c:	46bd      	mov	sp, r7
 800675e:	bd80      	pop	{r7, pc}
 8006760:	00010002 	.word	0x00010002

08006764 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006764:	b580      	push	{r7, lr}
 8006766:	b084      	sub	sp, #16
 8006768:	af00      	add	r7, sp, #0
 800676a:	60f8      	str	r0, [r7, #12]
 800676c:	60b9      	str	r1, [r7, #8]
 800676e:	603b      	str	r3, [r7, #0]
 8006770:	4613      	mov	r3, r2
 8006772:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006774:	e048      	b.n	8006808 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006776:	683b      	ldr	r3, [r7, #0]
 8006778:	f1b3 3fff 	cmp.w	r3, #4294967295
 800677c:	d044      	beq.n	8006808 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800677e:	f7fe fedb 	bl	8005538 <HAL_GetTick>
 8006782:	4602      	mov	r2, r0
 8006784:	69bb      	ldr	r3, [r7, #24]
 8006786:	1ad3      	subs	r3, r2, r3
 8006788:	683a      	ldr	r2, [r7, #0]
 800678a:	429a      	cmp	r2, r3
 800678c:	d302      	bcc.n	8006794 <I2C_WaitOnFlagUntilTimeout+0x30>
 800678e:	683b      	ldr	r3, [r7, #0]
 8006790:	2b00      	cmp	r3, #0
 8006792:	d139      	bne.n	8006808 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006794:	68bb      	ldr	r3, [r7, #8]
 8006796:	0c1b      	lsrs	r3, r3, #16
 8006798:	b2db      	uxtb	r3, r3
 800679a:	2b01      	cmp	r3, #1
 800679c:	d10d      	bne.n	80067ba <I2C_WaitOnFlagUntilTimeout+0x56>
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	695b      	ldr	r3, [r3, #20]
 80067a4:	43da      	mvns	r2, r3
 80067a6:	68bb      	ldr	r3, [r7, #8]
 80067a8:	4013      	ands	r3, r2
 80067aa:	b29b      	uxth	r3, r3
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	bf0c      	ite	eq
 80067b0:	2301      	moveq	r3, #1
 80067b2:	2300      	movne	r3, #0
 80067b4:	b2db      	uxtb	r3, r3
 80067b6:	461a      	mov	r2, r3
 80067b8:	e00c      	b.n	80067d4 <I2C_WaitOnFlagUntilTimeout+0x70>
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	699b      	ldr	r3, [r3, #24]
 80067c0:	43da      	mvns	r2, r3
 80067c2:	68bb      	ldr	r3, [r7, #8]
 80067c4:	4013      	ands	r3, r2
 80067c6:	b29b      	uxth	r3, r3
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	bf0c      	ite	eq
 80067cc:	2301      	moveq	r3, #1
 80067ce:	2300      	movne	r3, #0
 80067d0:	b2db      	uxtb	r3, r3
 80067d2:	461a      	mov	r2, r3
 80067d4:	79fb      	ldrb	r3, [r7, #7]
 80067d6:	429a      	cmp	r2, r3
 80067d8:	d116      	bne.n	8006808 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	2200      	movs	r2, #0
 80067de:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	2220      	movs	r2, #32
 80067e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	2200      	movs	r2, #0
 80067ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067f4:	f043 0220 	orr.w	r2, r3, #32
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	2200      	movs	r2, #0
 8006800:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006804:	2301      	movs	r3, #1
 8006806:	e023      	b.n	8006850 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006808:	68bb      	ldr	r3, [r7, #8]
 800680a:	0c1b      	lsrs	r3, r3, #16
 800680c:	b2db      	uxtb	r3, r3
 800680e:	2b01      	cmp	r3, #1
 8006810:	d10d      	bne.n	800682e <I2C_WaitOnFlagUntilTimeout+0xca>
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	695b      	ldr	r3, [r3, #20]
 8006818:	43da      	mvns	r2, r3
 800681a:	68bb      	ldr	r3, [r7, #8]
 800681c:	4013      	ands	r3, r2
 800681e:	b29b      	uxth	r3, r3
 8006820:	2b00      	cmp	r3, #0
 8006822:	bf0c      	ite	eq
 8006824:	2301      	moveq	r3, #1
 8006826:	2300      	movne	r3, #0
 8006828:	b2db      	uxtb	r3, r3
 800682a:	461a      	mov	r2, r3
 800682c:	e00c      	b.n	8006848 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	699b      	ldr	r3, [r3, #24]
 8006834:	43da      	mvns	r2, r3
 8006836:	68bb      	ldr	r3, [r7, #8]
 8006838:	4013      	ands	r3, r2
 800683a:	b29b      	uxth	r3, r3
 800683c:	2b00      	cmp	r3, #0
 800683e:	bf0c      	ite	eq
 8006840:	2301      	moveq	r3, #1
 8006842:	2300      	movne	r3, #0
 8006844:	b2db      	uxtb	r3, r3
 8006846:	461a      	mov	r2, r3
 8006848:	79fb      	ldrb	r3, [r7, #7]
 800684a:	429a      	cmp	r2, r3
 800684c:	d093      	beq.n	8006776 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800684e:	2300      	movs	r3, #0
}
 8006850:	4618      	mov	r0, r3
 8006852:	3710      	adds	r7, #16
 8006854:	46bd      	mov	sp, r7
 8006856:	bd80      	pop	{r7, pc}

08006858 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006858:	b580      	push	{r7, lr}
 800685a:	b084      	sub	sp, #16
 800685c:	af00      	add	r7, sp, #0
 800685e:	60f8      	str	r0, [r7, #12]
 8006860:	60b9      	str	r1, [r7, #8]
 8006862:	607a      	str	r2, [r7, #4]
 8006864:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006866:	e071      	b.n	800694c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	695b      	ldr	r3, [r3, #20]
 800686e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006872:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006876:	d123      	bne.n	80068c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	681a      	ldr	r2, [r3, #0]
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006886:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006890:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	2200      	movs	r2, #0
 8006896:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	2220      	movs	r2, #32
 800689c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	2200      	movs	r2, #0
 80068a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068ac:	f043 0204 	orr.w	r2, r3, #4
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	2200      	movs	r2, #0
 80068b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80068bc:	2301      	movs	r3, #1
 80068be:	e067      	b.n	8006990 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068c6:	d041      	beq.n	800694c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80068c8:	f7fe fe36 	bl	8005538 <HAL_GetTick>
 80068cc:	4602      	mov	r2, r0
 80068ce:	683b      	ldr	r3, [r7, #0]
 80068d0:	1ad3      	subs	r3, r2, r3
 80068d2:	687a      	ldr	r2, [r7, #4]
 80068d4:	429a      	cmp	r2, r3
 80068d6:	d302      	bcc.n	80068de <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d136      	bne.n	800694c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80068de:	68bb      	ldr	r3, [r7, #8]
 80068e0:	0c1b      	lsrs	r3, r3, #16
 80068e2:	b2db      	uxtb	r3, r3
 80068e4:	2b01      	cmp	r3, #1
 80068e6:	d10c      	bne.n	8006902 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	695b      	ldr	r3, [r3, #20]
 80068ee:	43da      	mvns	r2, r3
 80068f0:	68bb      	ldr	r3, [r7, #8]
 80068f2:	4013      	ands	r3, r2
 80068f4:	b29b      	uxth	r3, r3
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	bf14      	ite	ne
 80068fa:	2301      	movne	r3, #1
 80068fc:	2300      	moveq	r3, #0
 80068fe:	b2db      	uxtb	r3, r3
 8006900:	e00b      	b.n	800691a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	699b      	ldr	r3, [r3, #24]
 8006908:	43da      	mvns	r2, r3
 800690a:	68bb      	ldr	r3, [r7, #8]
 800690c:	4013      	ands	r3, r2
 800690e:	b29b      	uxth	r3, r3
 8006910:	2b00      	cmp	r3, #0
 8006912:	bf14      	ite	ne
 8006914:	2301      	movne	r3, #1
 8006916:	2300      	moveq	r3, #0
 8006918:	b2db      	uxtb	r3, r3
 800691a:	2b00      	cmp	r3, #0
 800691c:	d016      	beq.n	800694c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	2200      	movs	r2, #0
 8006922:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	2220      	movs	r2, #32
 8006928:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	2200      	movs	r2, #0
 8006930:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006938:	f043 0220 	orr.w	r2, r3, #32
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	2200      	movs	r2, #0
 8006944:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006948:	2301      	movs	r3, #1
 800694a:	e021      	b.n	8006990 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800694c:	68bb      	ldr	r3, [r7, #8]
 800694e:	0c1b      	lsrs	r3, r3, #16
 8006950:	b2db      	uxtb	r3, r3
 8006952:	2b01      	cmp	r3, #1
 8006954:	d10c      	bne.n	8006970 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	695b      	ldr	r3, [r3, #20]
 800695c:	43da      	mvns	r2, r3
 800695e:	68bb      	ldr	r3, [r7, #8]
 8006960:	4013      	ands	r3, r2
 8006962:	b29b      	uxth	r3, r3
 8006964:	2b00      	cmp	r3, #0
 8006966:	bf14      	ite	ne
 8006968:	2301      	movne	r3, #1
 800696a:	2300      	moveq	r3, #0
 800696c:	b2db      	uxtb	r3, r3
 800696e:	e00b      	b.n	8006988 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	699b      	ldr	r3, [r3, #24]
 8006976:	43da      	mvns	r2, r3
 8006978:	68bb      	ldr	r3, [r7, #8]
 800697a:	4013      	ands	r3, r2
 800697c:	b29b      	uxth	r3, r3
 800697e:	2b00      	cmp	r3, #0
 8006980:	bf14      	ite	ne
 8006982:	2301      	movne	r3, #1
 8006984:	2300      	moveq	r3, #0
 8006986:	b2db      	uxtb	r3, r3
 8006988:	2b00      	cmp	r3, #0
 800698a:	f47f af6d 	bne.w	8006868 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800698e:	2300      	movs	r3, #0
}
 8006990:	4618      	mov	r0, r3
 8006992:	3710      	adds	r7, #16
 8006994:	46bd      	mov	sp, r7
 8006996:	bd80      	pop	{r7, pc}

08006998 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006998:	b580      	push	{r7, lr}
 800699a:	b084      	sub	sp, #16
 800699c:	af00      	add	r7, sp, #0
 800699e:	60f8      	str	r0, [r7, #12]
 80069a0:	60b9      	str	r1, [r7, #8]
 80069a2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80069a4:	e034      	b.n	8006a10 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80069a6:	68f8      	ldr	r0, [r7, #12]
 80069a8:	f000 f8e3 	bl	8006b72 <I2C_IsAcknowledgeFailed>
 80069ac:	4603      	mov	r3, r0
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d001      	beq.n	80069b6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80069b2:	2301      	movs	r3, #1
 80069b4:	e034      	b.n	8006a20 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80069b6:	68bb      	ldr	r3, [r7, #8]
 80069b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069bc:	d028      	beq.n	8006a10 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80069be:	f7fe fdbb 	bl	8005538 <HAL_GetTick>
 80069c2:	4602      	mov	r2, r0
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	1ad3      	subs	r3, r2, r3
 80069c8:	68ba      	ldr	r2, [r7, #8]
 80069ca:	429a      	cmp	r2, r3
 80069cc:	d302      	bcc.n	80069d4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80069ce:	68bb      	ldr	r3, [r7, #8]
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d11d      	bne.n	8006a10 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	695b      	ldr	r3, [r3, #20]
 80069da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80069de:	2b80      	cmp	r3, #128	@ 0x80
 80069e0:	d016      	beq.n	8006a10 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	2200      	movs	r2, #0
 80069e6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	2220      	movs	r2, #32
 80069ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	2200      	movs	r2, #0
 80069f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069fc:	f043 0220 	orr.w	r2, r3, #32
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	2200      	movs	r2, #0
 8006a08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006a0c:	2301      	movs	r3, #1
 8006a0e:	e007      	b.n	8006a20 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	695b      	ldr	r3, [r3, #20]
 8006a16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a1a:	2b80      	cmp	r3, #128	@ 0x80
 8006a1c:	d1c3      	bne.n	80069a6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006a1e:	2300      	movs	r3, #0
}
 8006a20:	4618      	mov	r0, r3
 8006a22:	3710      	adds	r7, #16
 8006a24:	46bd      	mov	sp, r7
 8006a26:	bd80      	pop	{r7, pc}

08006a28 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	b084      	sub	sp, #16
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	60f8      	str	r0, [r7, #12]
 8006a30:	60b9      	str	r1, [r7, #8]
 8006a32:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006a34:	e034      	b.n	8006aa0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006a36:	68f8      	ldr	r0, [r7, #12]
 8006a38:	f000 f89b 	bl	8006b72 <I2C_IsAcknowledgeFailed>
 8006a3c:	4603      	mov	r3, r0
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d001      	beq.n	8006a46 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006a42:	2301      	movs	r3, #1
 8006a44:	e034      	b.n	8006ab0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006a46:	68bb      	ldr	r3, [r7, #8]
 8006a48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a4c:	d028      	beq.n	8006aa0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a4e:	f7fe fd73 	bl	8005538 <HAL_GetTick>
 8006a52:	4602      	mov	r2, r0
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	1ad3      	subs	r3, r2, r3
 8006a58:	68ba      	ldr	r2, [r7, #8]
 8006a5a:	429a      	cmp	r2, r3
 8006a5c:	d302      	bcc.n	8006a64 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006a5e:	68bb      	ldr	r3, [r7, #8]
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d11d      	bne.n	8006aa0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	695b      	ldr	r3, [r3, #20]
 8006a6a:	f003 0304 	and.w	r3, r3, #4
 8006a6e:	2b04      	cmp	r3, #4
 8006a70:	d016      	beq.n	8006aa0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	2200      	movs	r2, #0
 8006a76:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	2220      	movs	r2, #32
 8006a7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	2200      	movs	r2, #0
 8006a84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a8c:	f043 0220 	orr.w	r2, r3, #32
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	2200      	movs	r2, #0
 8006a98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006a9c:	2301      	movs	r3, #1
 8006a9e:	e007      	b.n	8006ab0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	695b      	ldr	r3, [r3, #20]
 8006aa6:	f003 0304 	and.w	r3, r3, #4
 8006aaa:	2b04      	cmp	r3, #4
 8006aac:	d1c3      	bne.n	8006a36 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006aae:	2300      	movs	r3, #0
}
 8006ab0:	4618      	mov	r0, r3
 8006ab2:	3710      	adds	r7, #16
 8006ab4:	46bd      	mov	sp, r7
 8006ab6:	bd80      	pop	{r7, pc}

08006ab8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006ab8:	b580      	push	{r7, lr}
 8006aba:	b084      	sub	sp, #16
 8006abc:	af00      	add	r7, sp, #0
 8006abe:	60f8      	str	r0, [r7, #12]
 8006ac0:	60b9      	str	r1, [r7, #8]
 8006ac2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006ac4:	e049      	b.n	8006b5a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	695b      	ldr	r3, [r3, #20]
 8006acc:	f003 0310 	and.w	r3, r3, #16
 8006ad0:	2b10      	cmp	r3, #16
 8006ad2:	d119      	bne.n	8006b08 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	f06f 0210 	mvn.w	r2, #16
 8006adc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	2200      	movs	r2, #0
 8006ae2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	2220      	movs	r2, #32
 8006ae8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	2200      	movs	r2, #0
 8006af0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	2200      	movs	r2, #0
 8006b00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006b04:	2301      	movs	r3, #1
 8006b06:	e030      	b.n	8006b6a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b08:	f7fe fd16 	bl	8005538 <HAL_GetTick>
 8006b0c:	4602      	mov	r2, r0
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	1ad3      	subs	r3, r2, r3
 8006b12:	68ba      	ldr	r2, [r7, #8]
 8006b14:	429a      	cmp	r2, r3
 8006b16:	d302      	bcc.n	8006b1e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006b18:	68bb      	ldr	r3, [r7, #8]
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d11d      	bne.n	8006b5a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	695b      	ldr	r3, [r3, #20]
 8006b24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b28:	2b40      	cmp	r3, #64	@ 0x40
 8006b2a:	d016      	beq.n	8006b5a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	2200      	movs	r2, #0
 8006b30:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	2220      	movs	r2, #32
 8006b36:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	2200      	movs	r2, #0
 8006b3e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b46:	f043 0220 	orr.w	r2, r3, #32
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	2200      	movs	r2, #0
 8006b52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8006b56:	2301      	movs	r3, #1
 8006b58:	e007      	b.n	8006b6a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	695b      	ldr	r3, [r3, #20]
 8006b60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b64:	2b40      	cmp	r3, #64	@ 0x40
 8006b66:	d1ae      	bne.n	8006ac6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006b68:	2300      	movs	r3, #0
}
 8006b6a:	4618      	mov	r0, r3
 8006b6c:	3710      	adds	r7, #16
 8006b6e:	46bd      	mov	sp, r7
 8006b70:	bd80      	pop	{r7, pc}

08006b72 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006b72:	b480      	push	{r7}
 8006b74:	b083      	sub	sp, #12
 8006b76:	af00      	add	r7, sp, #0
 8006b78:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	695b      	ldr	r3, [r3, #20]
 8006b80:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006b84:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006b88:	d11b      	bne.n	8006bc2 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006b92:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	2200      	movs	r2, #0
 8006b98:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	2220      	movs	r2, #32
 8006b9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	2200      	movs	r2, #0
 8006ba6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bae:	f043 0204 	orr.w	r2, r3, #4
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	2200      	movs	r2, #0
 8006bba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8006bbe:	2301      	movs	r3, #1
 8006bc0:	e000      	b.n	8006bc4 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006bc2:	2300      	movs	r3, #0
}
 8006bc4:	4618      	mov	r0, r3
 8006bc6:	370c      	adds	r7, #12
 8006bc8:	46bd      	mov	sp, r7
 8006bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bce:	4770      	bx	lr

08006bd0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006bd0:	b580      	push	{r7, lr}
 8006bd2:	b086      	sub	sp, #24
 8006bd4:	af00      	add	r7, sp, #0
 8006bd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d101      	bne.n	8006be2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006bde:	2301      	movs	r3, #1
 8006be0:	e267      	b.n	80070b2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	f003 0301 	and.w	r3, r3, #1
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d075      	beq.n	8006cda <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006bee:	4b88      	ldr	r3, [pc, #544]	@ (8006e10 <HAL_RCC_OscConfig+0x240>)
 8006bf0:	689b      	ldr	r3, [r3, #8]
 8006bf2:	f003 030c 	and.w	r3, r3, #12
 8006bf6:	2b04      	cmp	r3, #4
 8006bf8:	d00c      	beq.n	8006c14 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006bfa:	4b85      	ldr	r3, [pc, #532]	@ (8006e10 <HAL_RCC_OscConfig+0x240>)
 8006bfc:	689b      	ldr	r3, [r3, #8]
 8006bfe:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006c02:	2b08      	cmp	r3, #8
 8006c04:	d112      	bne.n	8006c2c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006c06:	4b82      	ldr	r3, [pc, #520]	@ (8006e10 <HAL_RCC_OscConfig+0x240>)
 8006c08:	685b      	ldr	r3, [r3, #4]
 8006c0a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006c0e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006c12:	d10b      	bne.n	8006c2c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006c14:	4b7e      	ldr	r3, [pc, #504]	@ (8006e10 <HAL_RCC_OscConfig+0x240>)
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d05b      	beq.n	8006cd8 <HAL_RCC_OscConfig+0x108>
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	685b      	ldr	r3, [r3, #4]
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d157      	bne.n	8006cd8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006c28:	2301      	movs	r3, #1
 8006c2a:	e242      	b.n	80070b2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	685b      	ldr	r3, [r3, #4]
 8006c30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006c34:	d106      	bne.n	8006c44 <HAL_RCC_OscConfig+0x74>
 8006c36:	4b76      	ldr	r3, [pc, #472]	@ (8006e10 <HAL_RCC_OscConfig+0x240>)
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	4a75      	ldr	r2, [pc, #468]	@ (8006e10 <HAL_RCC_OscConfig+0x240>)
 8006c3c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006c40:	6013      	str	r3, [r2, #0]
 8006c42:	e01d      	b.n	8006c80 <HAL_RCC_OscConfig+0xb0>
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	685b      	ldr	r3, [r3, #4]
 8006c48:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006c4c:	d10c      	bne.n	8006c68 <HAL_RCC_OscConfig+0x98>
 8006c4e:	4b70      	ldr	r3, [pc, #448]	@ (8006e10 <HAL_RCC_OscConfig+0x240>)
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	4a6f      	ldr	r2, [pc, #444]	@ (8006e10 <HAL_RCC_OscConfig+0x240>)
 8006c54:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006c58:	6013      	str	r3, [r2, #0]
 8006c5a:	4b6d      	ldr	r3, [pc, #436]	@ (8006e10 <HAL_RCC_OscConfig+0x240>)
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	4a6c      	ldr	r2, [pc, #432]	@ (8006e10 <HAL_RCC_OscConfig+0x240>)
 8006c60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006c64:	6013      	str	r3, [r2, #0]
 8006c66:	e00b      	b.n	8006c80 <HAL_RCC_OscConfig+0xb0>
 8006c68:	4b69      	ldr	r3, [pc, #420]	@ (8006e10 <HAL_RCC_OscConfig+0x240>)
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	4a68      	ldr	r2, [pc, #416]	@ (8006e10 <HAL_RCC_OscConfig+0x240>)
 8006c6e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006c72:	6013      	str	r3, [r2, #0]
 8006c74:	4b66      	ldr	r3, [pc, #408]	@ (8006e10 <HAL_RCC_OscConfig+0x240>)
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	4a65      	ldr	r2, [pc, #404]	@ (8006e10 <HAL_RCC_OscConfig+0x240>)
 8006c7a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006c7e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	685b      	ldr	r3, [r3, #4]
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d013      	beq.n	8006cb0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c88:	f7fe fc56 	bl	8005538 <HAL_GetTick>
 8006c8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006c8e:	e008      	b.n	8006ca2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006c90:	f7fe fc52 	bl	8005538 <HAL_GetTick>
 8006c94:	4602      	mov	r2, r0
 8006c96:	693b      	ldr	r3, [r7, #16]
 8006c98:	1ad3      	subs	r3, r2, r3
 8006c9a:	2b64      	cmp	r3, #100	@ 0x64
 8006c9c:	d901      	bls.n	8006ca2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006c9e:	2303      	movs	r3, #3
 8006ca0:	e207      	b.n	80070b2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006ca2:	4b5b      	ldr	r3, [pc, #364]	@ (8006e10 <HAL_RCC_OscConfig+0x240>)
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d0f0      	beq.n	8006c90 <HAL_RCC_OscConfig+0xc0>
 8006cae:	e014      	b.n	8006cda <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006cb0:	f7fe fc42 	bl	8005538 <HAL_GetTick>
 8006cb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006cb6:	e008      	b.n	8006cca <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006cb8:	f7fe fc3e 	bl	8005538 <HAL_GetTick>
 8006cbc:	4602      	mov	r2, r0
 8006cbe:	693b      	ldr	r3, [r7, #16]
 8006cc0:	1ad3      	subs	r3, r2, r3
 8006cc2:	2b64      	cmp	r3, #100	@ 0x64
 8006cc4:	d901      	bls.n	8006cca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006cc6:	2303      	movs	r3, #3
 8006cc8:	e1f3      	b.n	80070b2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006cca:	4b51      	ldr	r3, [pc, #324]	@ (8006e10 <HAL_RCC_OscConfig+0x240>)
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d1f0      	bne.n	8006cb8 <HAL_RCC_OscConfig+0xe8>
 8006cd6:	e000      	b.n	8006cda <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006cd8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	f003 0302 	and.w	r3, r3, #2
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d063      	beq.n	8006dae <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006ce6:	4b4a      	ldr	r3, [pc, #296]	@ (8006e10 <HAL_RCC_OscConfig+0x240>)
 8006ce8:	689b      	ldr	r3, [r3, #8]
 8006cea:	f003 030c 	and.w	r3, r3, #12
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d00b      	beq.n	8006d0a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006cf2:	4b47      	ldr	r3, [pc, #284]	@ (8006e10 <HAL_RCC_OscConfig+0x240>)
 8006cf4:	689b      	ldr	r3, [r3, #8]
 8006cf6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006cfa:	2b08      	cmp	r3, #8
 8006cfc:	d11c      	bne.n	8006d38 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006cfe:	4b44      	ldr	r3, [pc, #272]	@ (8006e10 <HAL_RCC_OscConfig+0x240>)
 8006d00:	685b      	ldr	r3, [r3, #4]
 8006d02:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d116      	bne.n	8006d38 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006d0a:	4b41      	ldr	r3, [pc, #260]	@ (8006e10 <HAL_RCC_OscConfig+0x240>)
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	f003 0302 	and.w	r3, r3, #2
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d005      	beq.n	8006d22 <HAL_RCC_OscConfig+0x152>
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	68db      	ldr	r3, [r3, #12]
 8006d1a:	2b01      	cmp	r3, #1
 8006d1c:	d001      	beq.n	8006d22 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006d1e:	2301      	movs	r3, #1
 8006d20:	e1c7      	b.n	80070b2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006d22:	4b3b      	ldr	r3, [pc, #236]	@ (8006e10 <HAL_RCC_OscConfig+0x240>)
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	691b      	ldr	r3, [r3, #16]
 8006d2e:	00db      	lsls	r3, r3, #3
 8006d30:	4937      	ldr	r1, [pc, #220]	@ (8006e10 <HAL_RCC_OscConfig+0x240>)
 8006d32:	4313      	orrs	r3, r2
 8006d34:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006d36:	e03a      	b.n	8006dae <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	68db      	ldr	r3, [r3, #12]
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d020      	beq.n	8006d82 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006d40:	4b34      	ldr	r3, [pc, #208]	@ (8006e14 <HAL_RCC_OscConfig+0x244>)
 8006d42:	2201      	movs	r2, #1
 8006d44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d46:	f7fe fbf7 	bl	8005538 <HAL_GetTick>
 8006d4a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006d4c:	e008      	b.n	8006d60 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006d4e:	f7fe fbf3 	bl	8005538 <HAL_GetTick>
 8006d52:	4602      	mov	r2, r0
 8006d54:	693b      	ldr	r3, [r7, #16]
 8006d56:	1ad3      	subs	r3, r2, r3
 8006d58:	2b02      	cmp	r3, #2
 8006d5a:	d901      	bls.n	8006d60 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006d5c:	2303      	movs	r3, #3
 8006d5e:	e1a8      	b.n	80070b2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006d60:	4b2b      	ldr	r3, [pc, #172]	@ (8006e10 <HAL_RCC_OscConfig+0x240>)
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	f003 0302 	and.w	r3, r3, #2
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d0f0      	beq.n	8006d4e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006d6c:	4b28      	ldr	r3, [pc, #160]	@ (8006e10 <HAL_RCC_OscConfig+0x240>)
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	691b      	ldr	r3, [r3, #16]
 8006d78:	00db      	lsls	r3, r3, #3
 8006d7a:	4925      	ldr	r1, [pc, #148]	@ (8006e10 <HAL_RCC_OscConfig+0x240>)
 8006d7c:	4313      	orrs	r3, r2
 8006d7e:	600b      	str	r3, [r1, #0]
 8006d80:	e015      	b.n	8006dae <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006d82:	4b24      	ldr	r3, [pc, #144]	@ (8006e14 <HAL_RCC_OscConfig+0x244>)
 8006d84:	2200      	movs	r2, #0
 8006d86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d88:	f7fe fbd6 	bl	8005538 <HAL_GetTick>
 8006d8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006d8e:	e008      	b.n	8006da2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006d90:	f7fe fbd2 	bl	8005538 <HAL_GetTick>
 8006d94:	4602      	mov	r2, r0
 8006d96:	693b      	ldr	r3, [r7, #16]
 8006d98:	1ad3      	subs	r3, r2, r3
 8006d9a:	2b02      	cmp	r3, #2
 8006d9c:	d901      	bls.n	8006da2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006d9e:	2303      	movs	r3, #3
 8006da0:	e187      	b.n	80070b2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006da2:	4b1b      	ldr	r3, [pc, #108]	@ (8006e10 <HAL_RCC_OscConfig+0x240>)
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	f003 0302 	and.w	r3, r3, #2
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d1f0      	bne.n	8006d90 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	f003 0308 	and.w	r3, r3, #8
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d036      	beq.n	8006e28 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	695b      	ldr	r3, [r3, #20]
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d016      	beq.n	8006df0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006dc2:	4b15      	ldr	r3, [pc, #84]	@ (8006e18 <HAL_RCC_OscConfig+0x248>)
 8006dc4:	2201      	movs	r2, #1
 8006dc6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006dc8:	f7fe fbb6 	bl	8005538 <HAL_GetTick>
 8006dcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006dce:	e008      	b.n	8006de2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006dd0:	f7fe fbb2 	bl	8005538 <HAL_GetTick>
 8006dd4:	4602      	mov	r2, r0
 8006dd6:	693b      	ldr	r3, [r7, #16]
 8006dd8:	1ad3      	subs	r3, r2, r3
 8006dda:	2b02      	cmp	r3, #2
 8006ddc:	d901      	bls.n	8006de2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006dde:	2303      	movs	r3, #3
 8006de0:	e167      	b.n	80070b2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006de2:	4b0b      	ldr	r3, [pc, #44]	@ (8006e10 <HAL_RCC_OscConfig+0x240>)
 8006de4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006de6:	f003 0302 	and.w	r3, r3, #2
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d0f0      	beq.n	8006dd0 <HAL_RCC_OscConfig+0x200>
 8006dee:	e01b      	b.n	8006e28 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006df0:	4b09      	ldr	r3, [pc, #36]	@ (8006e18 <HAL_RCC_OscConfig+0x248>)
 8006df2:	2200      	movs	r2, #0
 8006df4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006df6:	f7fe fb9f 	bl	8005538 <HAL_GetTick>
 8006dfa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006dfc:	e00e      	b.n	8006e1c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006dfe:	f7fe fb9b 	bl	8005538 <HAL_GetTick>
 8006e02:	4602      	mov	r2, r0
 8006e04:	693b      	ldr	r3, [r7, #16]
 8006e06:	1ad3      	subs	r3, r2, r3
 8006e08:	2b02      	cmp	r3, #2
 8006e0a:	d907      	bls.n	8006e1c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006e0c:	2303      	movs	r3, #3
 8006e0e:	e150      	b.n	80070b2 <HAL_RCC_OscConfig+0x4e2>
 8006e10:	40023800 	.word	0x40023800
 8006e14:	42470000 	.word	0x42470000
 8006e18:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006e1c:	4b88      	ldr	r3, [pc, #544]	@ (8007040 <HAL_RCC_OscConfig+0x470>)
 8006e1e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006e20:	f003 0302 	and.w	r3, r3, #2
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d1ea      	bne.n	8006dfe <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	f003 0304 	and.w	r3, r3, #4
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	f000 8097 	beq.w	8006f64 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006e36:	2300      	movs	r3, #0
 8006e38:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006e3a:	4b81      	ldr	r3, [pc, #516]	@ (8007040 <HAL_RCC_OscConfig+0x470>)
 8006e3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d10f      	bne.n	8006e66 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006e46:	2300      	movs	r3, #0
 8006e48:	60bb      	str	r3, [r7, #8]
 8006e4a:	4b7d      	ldr	r3, [pc, #500]	@ (8007040 <HAL_RCC_OscConfig+0x470>)
 8006e4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e4e:	4a7c      	ldr	r2, [pc, #496]	@ (8007040 <HAL_RCC_OscConfig+0x470>)
 8006e50:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006e54:	6413      	str	r3, [r2, #64]	@ 0x40
 8006e56:	4b7a      	ldr	r3, [pc, #488]	@ (8007040 <HAL_RCC_OscConfig+0x470>)
 8006e58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006e5e:	60bb      	str	r3, [r7, #8]
 8006e60:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006e62:	2301      	movs	r3, #1
 8006e64:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006e66:	4b77      	ldr	r3, [pc, #476]	@ (8007044 <HAL_RCC_OscConfig+0x474>)
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d118      	bne.n	8006ea4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006e72:	4b74      	ldr	r3, [pc, #464]	@ (8007044 <HAL_RCC_OscConfig+0x474>)
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	4a73      	ldr	r2, [pc, #460]	@ (8007044 <HAL_RCC_OscConfig+0x474>)
 8006e78:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006e7c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006e7e:	f7fe fb5b 	bl	8005538 <HAL_GetTick>
 8006e82:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006e84:	e008      	b.n	8006e98 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006e86:	f7fe fb57 	bl	8005538 <HAL_GetTick>
 8006e8a:	4602      	mov	r2, r0
 8006e8c:	693b      	ldr	r3, [r7, #16]
 8006e8e:	1ad3      	subs	r3, r2, r3
 8006e90:	2b02      	cmp	r3, #2
 8006e92:	d901      	bls.n	8006e98 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006e94:	2303      	movs	r3, #3
 8006e96:	e10c      	b.n	80070b2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006e98:	4b6a      	ldr	r3, [pc, #424]	@ (8007044 <HAL_RCC_OscConfig+0x474>)
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d0f0      	beq.n	8006e86 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	689b      	ldr	r3, [r3, #8]
 8006ea8:	2b01      	cmp	r3, #1
 8006eaa:	d106      	bne.n	8006eba <HAL_RCC_OscConfig+0x2ea>
 8006eac:	4b64      	ldr	r3, [pc, #400]	@ (8007040 <HAL_RCC_OscConfig+0x470>)
 8006eae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006eb0:	4a63      	ldr	r2, [pc, #396]	@ (8007040 <HAL_RCC_OscConfig+0x470>)
 8006eb2:	f043 0301 	orr.w	r3, r3, #1
 8006eb6:	6713      	str	r3, [r2, #112]	@ 0x70
 8006eb8:	e01c      	b.n	8006ef4 <HAL_RCC_OscConfig+0x324>
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	689b      	ldr	r3, [r3, #8]
 8006ebe:	2b05      	cmp	r3, #5
 8006ec0:	d10c      	bne.n	8006edc <HAL_RCC_OscConfig+0x30c>
 8006ec2:	4b5f      	ldr	r3, [pc, #380]	@ (8007040 <HAL_RCC_OscConfig+0x470>)
 8006ec4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ec6:	4a5e      	ldr	r2, [pc, #376]	@ (8007040 <HAL_RCC_OscConfig+0x470>)
 8006ec8:	f043 0304 	orr.w	r3, r3, #4
 8006ecc:	6713      	str	r3, [r2, #112]	@ 0x70
 8006ece:	4b5c      	ldr	r3, [pc, #368]	@ (8007040 <HAL_RCC_OscConfig+0x470>)
 8006ed0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ed2:	4a5b      	ldr	r2, [pc, #364]	@ (8007040 <HAL_RCC_OscConfig+0x470>)
 8006ed4:	f043 0301 	orr.w	r3, r3, #1
 8006ed8:	6713      	str	r3, [r2, #112]	@ 0x70
 8006eda:	e00b      	b.n	8006ef4 <HAL_RCC_OscConfig+0x324>
 8006edc:	4b58      	ldr	r3, [pc, #352]	@ (8007040 <HAL_RCC_OscConfig+0x470>)
 8006ede:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ee0:	4a57      	ldr	r2, [pc, #348]	@ (8007040 <HAL_RCC_OscConfig+0x470>)
 8006ee2:	f023 0301 	bic.w	r3, r3, #1
 8006ee6:	6713      	str	r3, [r2, #112]	@ 0x70
 8006ee8:	4b55      	ldr	r3, [pc, #340]	@ (8007040 <HAL_RCC_OscConfig+0x470>)
 8006eea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006eec:	4a54      	ldr	r2, [pc, #336]	@ (8007040 <HAL_RCC_OscConfig+0x470>)
 8006eee:	f023 0304 	bic.w	r3, r3, #4
 8006ef2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	689b      	ldr	r3, [r3, #8]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d015      	beq.n	8006f28 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006efc:	f7fe fb1c 	bl	8005538 <HAL_GetTick>
 8006f00:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006f02:	e00a      	b.n	8006f1a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006f04:	f7fe fb18 	bl	8005538 <HAL_GetTick>
 8006f08:	4602      	mov	r2, r0
 8006f0a:	693b      	ldr	r3, [r7, #16]
 8006f0c:	1ad3      	subs	r3, r2, r3
 8006f0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006f12:	4293      	cmp	r3, r2
 8006f14:	d901      	bls.n	8006f1a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006f16:	2303      	movs	r3, #3
 8006f18:	e0cb      	b.n	80070b2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006f1a:	4b49      	ldr	r3, [pc, #292]	@ (8007040 <HAL_RCC_OscConfig+0x470>)
 8006f1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f1e:	f003 0302 	and.w	r3, r3, #2
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d0ee      	beq.n	8006f04 <HAL_RCC_OscConfig+0x334>
 8006f26:	e014      	b.n	8006f52 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006f28:	f7fe fb06 	bl	8005538 <HAL_GetTick>
 8006f2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006f2e:	e00a      	b.n	8006f46 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006f30:	f7fe fb02 	bl	8005538 <HAL_GetTick>
 8006f34:	4602      	mov	r2, r0
 8006f36:	693b      	ldr	r3, [r7, #16]
 8006f38:	1ad3      	subs	r3, r2, r3
 8006f3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006f3e:	4293      	cmp	r3, r2
 8006f40:	d901      	bls.n	8006f46 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006f42:	2303      	movs	r3, #3
 8006f44:	e0b5      	b.n	80070b2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006f46:	4b3e      	ldr	r3, [pc, #248]	@ (8007040 <HAL_RCC_OscConfig+0x470>)
 8006f48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f4a:	f003 0302 	and.w	r3, r3, #2
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d1ee      	bne.n	8006f30 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006f52:	7dfb      	ldrb	r3, [r7, #23]
 8006f54:	2b01      	cmp	r3, #1
 8006f56:	d105      	bne.n	8006f64 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006f58:	4b39      	ldr	r3, [pc, #228]	@ (8007040 <HAL_RCC_OscConfig+0x470>)
 8006f5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f5c:	4a38      	ldr	r2, [pc, #224]	@ (8007040 <HAL_RCC_OscConfig+0x470>)
 8006f5e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006f62:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	699b      	ldr	r3, [r3, #24]
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	f000 80a1 	beq.w	80070b0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006f6e:	4b34      	ldr	r3, [pc, #208]	@ (8007040 <HAL_RCC_OscConfig+0x470>)
 8006f70:	689b      	ldr	r3, [r3, #8]
 8006f72:	f003 030c 	and.w	r3, r3, #12
 8006f76:	2b08      	cmp	r3, #8
 8006f78:	d05c      	beq.n	8007034 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	699b      	ldr	r3, [r3, #24]
 8006f7e:	2b02      	cmp	r3, #2
 8006f80:	d141      	bne.n	8007006 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006f82:	4b31      	ldr	r3, [pc, #196]	@ (8007048 <HAL_RCC_OscConfig+0x478>)
 8006f84:	2200      	movs	r2, #0
 8006f86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006f88:	f7fe fad6 	bl	8005538 <HAL_GetTick>
 8006f8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006f8e:	e008      	b.n	8006fa2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006f90:	f7fe fad2 	bl	8005538 <HAL_GetTick>
 8006f94:	4602      	mov	r2, r0
 8006f96:	693b      	ldr	r3, [r7, #16]
 8006f98:	1ad3      	subs	r3, r2, r3
 8006f9a:	2b02      	cmp	r3, #2
 8006f9c:	d901      	bls.n	8006fa2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006f9e:	2303      	movs	r3, #3
 8006fa0:	e087      	b.n	80070b2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006fa2:	4b27      	ldr	r3, [pc, #156]	@ (8007040 <HAL_RCC_OscConfig+0x470>)
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d1f0      	bne.n	8006f90 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	69da      	ldr	r2, [r3, #28]
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	6a1b      	ldr	r3, [r3, #32]
 8006fb6:	431a      	orrs	r2, r3
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fbc:	019b      	lsls	r3, r3, #6
 8006fbe:	431a      	orrs	r2, r3
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fc4:	085b      	lsrs	r3, r3, #1
 8006fc6:	3b01      	subs	r3, #1
 8006fc8:	041b      	lsls	r3, r3, #16
 8006fca:	431a      	orrs	r2, r3
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fd0:	061b      	lsls	r3, r3, #24
 8006fd2:	491b      	ldr	r1, [pc, #108]	@ (8007040 <HAL_RCC_OscConfig+0x470>)
 8006fd4:	4313      	orrs	r3, r2
 8006fd6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006fd8:	4b1b      	ldr	r3, [pc, #108]	@ (8007048 <HAL_RCC_OscConfig+0x478>)
 8006fda:	2201      	movs	r2, #1
 8006fdc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006fde:	f7fe faab 	bl	8005538 <HAL_GetTick>
 8006fe2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006fe4:	e008      	b.n	8006ff8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006fe6:	f7fe faa7 	bl	8005538 <HAL_GetTick>
 8006fea:	4602      	mov	r2, r0
 8006fec:	693b      	ldr	r3, [r7, #16]
 8006fee:	1ad3      	subs	r3, r2, r3
 8006ff0:	2b02      	cmp	r3, #2
 8006ff2:	d901      	bls.n	8006ff8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006ff4:	2303      	movs	r3, #3
 8006ff6:	e05c      	b.n	80070b2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006ff8:	4b11      	ldr	r3, [pc, #68]	@ (8007040 <HAL_RCC_OscConfig+0x470>)
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007000:	2b00      	cmp	r3, #0
 8007002:	d0f0      	beq.n	8006fe6 <HAL_RCC_OscConfig+0x416>
 8007004:	e054      	b.n	80070b0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007006:	4b10      	ldr	r3, [pc, #64]	@ (8007048 <HAL_RCC_OscConfig+0x478>)
 8007008:	2200      	movs	r2, #0
 800700a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800700c:	f7fe fa94 	bl	8005538 <HAL_GetTick>
 8007010:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007012:	e008      	b.n	8007026 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007014:	f7fe fa90 	bl	8005538 <HAL_GetTick>
 8007018:	4602      	mov	r2, r0
 800701a:	693b      	ldr	r3, [r7, #16]
 800701c:	1ad3      	subs	r3, r2, r3
 800701e:	2b02      	cmp	r3, #2
 8007020:	d901      	bls.n	8007026 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8007022:	2303      	movs	r3, #3
 8007024:	e045      	b.n	80070b2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007026:	4b06      	ldr	r3, [pc, #24]	@ (8007040 <HAL_RCC_OscConfig+0x470>)
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800702e:	2b00      	cmp	r3, #0
 8007030:	d1f0      	bne.n	8007014 <HAL_RCC_OscConfig+0x444>
 8007032:	e03d      	b.n	80070b0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	699b      	ldr	r3, [r3, #24]
 8007038:	2b01      	cmp	r3, #1
 800703a:	d107      	bne.n	800704c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800703c:	2301      	movs	r3, #1
 800703e:	e038      	b.n	80070b2 <HAL_RCC_OscConfig+0x4e2>
 8007040:	40023800 	.word	0x40023800
 8007044:	40007000 	.word	0x40007000
 8007048:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800704c:	4b1b      	ldr	r3, [pc, #108]	@ (80070bc <HAL_RCC_OscConfig+0x4ec>)
 800704e:	685b      	ldr	r3, [r3, #4]
 8007050:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	699b      	ldr	r3, [r3, #24]
 8007056:	2b01      	cmp	r3, #1
 8007058:	d028      	beq.n	80070ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007064:	429a      	cmp	r2, r3
 8007066:	d121      	bne.n	80070ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007072:	429a      	cmp	r2, r3
 8007074:	d11a      	bne.n	80070ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007076:	68fa      	ldr	r2, [r7, #12]
 8007078:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800707c:	4013      	ands	r3, r2
 800707e:	687a      	ldr	r2, [r7, #4]
 8007080:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007082:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007084:	4293      	cmp	r3, r2
 8007086:	d111      	bne.n	80070ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007092:	085b      	lsrs	r3, r3, #1
 8007094:	3b01      	subs	r3, #1
 8007096:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007098:	429a      	cmp	r2, r3
 800709a:	d107      	bne.n	80070ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070a6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80070a8:	429a      	cmp	r2, r3
 80070aa:	d001      	beq.n	80070b0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80070ac:	2301      	movs	r3, #1
 80070ae:	e000      	b.n	80070b2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80070b0:	2300      	movs	r3, #0
}
 80070b2:	4618      	mov	r0, r3
 80070b4:	3718      	adds	r7, #24
 80070b6:	46bd      	mov	sp, r7
 80070b8:	bd80      	pop	{r7, pc}
 80070ba:	bf00      	nop
 80070bc:	40023800 	.word	0x40023800

080070c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80070c0:	b580      	push	{r7, lr}
 80070c2:	b084      	sub	sp, #16
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	6078      	str	r0, [r7, #4]
 80070c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d101      	bne.n	80070d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80070d0:	2301      	movs	r3, #1
 80070d2:	e0cc      	b.n	800726e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80070d4:	4b68      	ldr	r3, [pc, #416]	@ (8007278 <HAL_RCC_ClockConfig+0x1b8>)
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	f003 0307 	and.w	r3, r3, #7
 80070dc:	683a      	ldr	r2, [r7, #0]
 80070de:	429a      	cmp	r2, r3
 80070e0:	d90c      	bls.n	80070fc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80070e2:	4b65      	ldr	r3, [pc, #404]	@ (8007278 <HAL_RCC_ClockConfig+0x1b8>)
 80070e4:	683a      	ldr	r2, [r7, #0]
 80070e6:	b2d2      	uxtb	r2, r2
 80070e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80070ea:	4b63      	ldr	r3, [pc, #396]	@ (8007278 <HAL_RCC_ClockConfig+0x1b8>)
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	f003 0307 	and.w	r3, r3, #7
 80070f2:	683a      	ldr	r2, [r7, #0]
 80070f4:	429a      	cmp	r2, r3
 80070f6:	d001      	beq.n	80070fc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80070f8:	2301      	movs	r3, #1
 80070fa:	e0b8      	b.n	800726e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	f003 0302 	and.w	r3, r3, #2
 8007104:	2b00      	cmp	r3, #0
 8007106:	d020      	beq.n	800714a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	f003 0304 	and.w	r3, r3, #4
 8007110:	2b00      	cmp	r3, #0
 8007112:	d005      	beq.n	8007120 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007114:	4b59      	ldr	r3, [pc, #356]	@ (800727c <HAL_RCC_ClockConfig+0x1bc>)
 8007116:	689b      	ldr	r3, [r3, #8]
 8007118:	4a58      	ldr	r2, [pc, #352]	@ (800727c <HAL_RCC_ClockConfig+0x1bc>)
 800711a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800711e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	f003 0308 	and.w	r3, r3, #8
 8007128:	2b00      	cmp	r3, #0
 800712a:	d005      	beq.n	8007138 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800712c:	4b53      	ldr	r3, [pc, #332]	@ (800727c <HAL_RCC_ClockConfig+0x1bc>)
 800712e:	689b      	ldr	r3, [r3, #8]
 8007130:	4a52      	ldr	r2, [pc, #328]	@ (800727c <HAL_RCC_ClockConfig+0x1bc>)
 8007132:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8007136:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007138:	4b50      	ldr	r3, [pc, #320]	@ (800727c <HAL_RCC_ClockConfig+0x1bc>)
 800713a:	689b      	ldr	r3, [r3, #8]
 800713c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	689b      	ldr	r3, [r3, #8]
 8007144:	494d      	ldr	r1, [pc, #308]	@ (800727c <HAL_RCC_ClockConfig+0x1bc>)
 8007146:	4313      	orrs	r3, r2
 8007148:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	f003 0301 	and.w	r3, r3, #1
 8007152:	2b00      	cmp	r3, #0
 8007154:	d044      	beq.n	80071e0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	685b      	ldr	r3, [r3, #4]
 800715a:	2b01      	cmp	r3, #1
 800715c:	d107      	bne.n	800716e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800715e:	4b47      	ldr	r3, [pc, #284]	@ (800727c <HAL_RCC_ClockConfig+0x1bc>)
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007166:	2b00      	cmp	r3, #0
 8007168:	d119      	bne.n	800719e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800716a:	2301      	movs	r3, #1
 800716c:	e07f      	b.n	800726e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	685b      	ldr	r3, [r3, #4]
 8007172:	2b02      	cmp	r3, #2
 8007174:	d003      	beq.n	800717e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800717a:	2b03      	cmp	r3, #3
 800717c:	d107      	bne.n	800718e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800717e:	4b3f      	ldr	r3, [pc, #252]	@ (800727c <HAL_RCC_ClockConfig+0x1bc>)
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007186:	2b00      	cmp	r3, #0
 8007188:	d109      	bne.n	800719e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800718a:	2301      	movs	r3, #1
 800718c:	e06f      	b.n	800726e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800718e:	4b3b      	ldr	r3, [pc, #236]	@ (800727c <HAL_RCC_ClockConfig+0x1bc>)
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	f003 0302 	and.w	r3, r3, #2
 8007196:	2b00      	cmp	r3, #0
 8007198:	d101      	bne.n	800719e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800719a:	2301      	movs	r3, #1
 800719c:	e067      	b.n	800726e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800719e:	4b37      	ldr	r3, [pc, #220]	@ (800727c <HAL_RCC_ClockConfig+0x1bc>)
 80071a0:	689b      	ldr	r3, [r3, #8]
 80071a2:	f023 0203 	bic.w	r2, r3, #3
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	685b      	ldr	r3, [r3, #4]
 80071aa:	4934      	ldr	r1, [pc, #208]	@ (800727c <HAL_RCC_ClockConfig+0x1bc>)
 80071ac:	4313      	orrs	r3, r2
 80071ae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80071b0:	f7fe f9c2 	bl	8005538 <HAL_GetTick>
 80071b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80071b6:	e00a      	b.n	80071ce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80071b8:	f7fe f9be 	bl	8005538 <HAL_GetTick>
 80071bc:	4602      	mov	r2, r0
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	1ad3      	subs	r3, r2, r3
 80071c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80071c6:	4293      	cmp	r3, r2
 80071c8:	d901      	bls.n	80071ce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80071ca:	2303      	movs	r3, #3
 80071cc:	e04f      	b.n	800726e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80071ce:	4b2b      	ldr	r3, [pc, #172]	@ (800727c <HAL_RCC_ClockConfig+0x1bc>)
 80071d0:	689b      	ldr	r3, [r3, #8]
 80071d2:	f003 020c 	and.w	r2, r3, #12
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	685b      	ldr	r3, [r3, #4]
 80071da:	009b      	lsls	r3, r3, #2
 80071dc:	429a      	cmp	r2, r3
 80071de:	d1eb      	bne.n	80071b8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80071e0:	4b25      	ldr	r3, [pc, #148]	@ (8007278 <HAL_RCC_ClockConfig+0x1b8>)
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	f003 0307 	and.w	r3, r3, #7
 80071e8:	683a      	ldr	r2, [r7, #0]
 80071ea:	429a      	cmp	r2, r3
 80071ec:	d20c      	bcs.n	8007208 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80071ee:	4b22      	ldr	r3, [pc, #136]	@ (8007278 <HAL_RCC_ClockConfig+0x1b8>)
 80071f0:	683a      	ldr	r2, [r7, #0]
 80071f2:	b2d2      	uxtb	r2, r2
 80071f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80071f6:	4b20      	ldr	r3, [pc, #128]	@ (8007278 <HAL_RCC_ClockConfig+0x1b8>)
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	f003 0307 	and.w	r3, r3, #7
 80071fe:	683a      	ldr	r2, [r7, #0]
 8007200:	429a      	cmp	r2, r3
 8007202:	d001      	beq.n	8007208 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007204:	2301      	movs	r3, #1
 8007206:	e032      	b.n	800726e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	f003 0304 	and.w	r3, r3, #4
 8007210:	2b00      	cmp	r3, #0
 8007212:	d008      	beq.n	8007226 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007214:	4b19      	ldr	r3, [pc, #100]	@ (800727c <HAL_RCC_ClockConfig+0x1bc>)
 8007216:	689b      	ldr	r3, [r3, #8]
 8007218:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	68db      	ldr	r3, [r3, #12]
 8007220:	4916      	ldr	r1, [pc, #88]	@ (800727c <HAL_RCC_ClockConfig+0x1bc>)
 8007222:	4313      	orrs	r3, r2
 8007224:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	f003 0308 	and.w	r3, r3, #8
 800722e:	2b00      	cmp	r3, #0
 8007230:	d009      	beq.n	8007246 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007232:	4b12      	ldr	r3, [pc, #72]	@ (800727c <HAL_RCC_ClockConfig+0x1bc>)
 8007234:	689b      	ldr	r3, [r3, #8]
 8007236:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	691b      	ldr	r3, [r3, #16]
 800723e:	00db      	lsls	r3, r3, #3
 8007240:	490e      	ldr	r1, [pc, #56]	@ (800727c <HAL_RCC_ClockConfig+0x1bc>)
 8007242:	4313      	orrs	r3, r2
 8007244:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007246:	f000 f821 	bl	800728c <HAL_RCC_GetSysClockFreq>
 800724a:	4602      	mov	r2, r0
 800724c:	4b0b      	ldr	r3, [pc, #44]	@ (800727c <HAL_RCC_ClockConfig+0x1bc>)
 800724e:	689b      	ldr	r3, [r3, #8]
 8007250:	091b      	lsrs	r3, r3, #4
 8007252:	f003 030f 	and.w	r3, r3, #15
 8007256:	490a      	ldr	r1, [pc, #40]	@ (8007280 <HAL_RCC_ClockConfig+0x1c0>)
 8007258:	5ccb      	ldrb	r3, [r1, r3]
 800725a:	fa22 f303 	lsr.w	r3, r2, r3
 800725e:	4a09      	ldr	r2, [pc, #36]	@ (8007284 <HAL_RCC_ClockConfig+0x1c4>)
 8007260:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8007262:	4b09      	ldr	r3, [pc, #36]	@ (8007288 <HAL_RCC_ClockConfig+0x1c8>)
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	4618      	mov	r0, r3
 8007268:	f7fe f922 	bl	80054b0 <HAL_InitTick>

  return HAL_OK;
 800726c:	2300      	movs	r3, #0
}
 800726e:	4618      	mov	r0, r3
 8007270:	3710      	adds	r7, #16
 8007272:	46bd      	mov	sp, r7
 8007274:	bd80      	pop	{r7, pc}
 8007276:	bf00      	nop
 8007278:	40023c00 	.word	0x40023c00
 800727c:	40023800 	.word	0x40023800
 8007280:	0800bed0 	.word	0x0800bed0
 8007284:	20000000 	.word	0x20000000
 8007288:	20000004 	.word	0x20000004

0800728c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800728c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007290:	b090      	sub	sp, #64	@ 0x40
 8007292:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8007294:	2300      	movs	r3, #0
 8007296:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8007298:	2300      	movs	r3, #0
 800729a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 800729c:	2300      	movs	r3, #0
 800729e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80072a0:	2300      	movs	r3, #0
 80072a2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80072a4:	4b59      	ldr	r3, [pc, #356]	@ (800740c <HAL_RCC_GetSysClockFreq+0x180>)
 80072a6:	689b      	ldr	r3, [r3, #8]
 80072a8:	f003 030c 	and.w	r3, r3, #12
 80072ac:	2b08      	cmp	r3, #8
 80072ae:	d00d      	beq.n	80072cc <HAL_RCC_GetSysClockFreq+0x40>
 80072b0:	2b08      	cmp	r3, #8
 80072b2:	f200 80a1 	bhi.w	80073f8 <HAL_RCC_GetSysClockFreq+0x16c>
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d002      	beq.n	80072c0 <HAL_RCC_GetSysClockFreq+0x34>
 80072ba:	2b04      	cmp	r3, #4
 80072bc:	d003      	beq.n	80072c6 <HAL_RCC_GetSysClockFreq+0x3a>
 80072be:	e09b      	b.n	80073f8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80072c0:	4b53      	ldr	r3, [pc, #332]	@ (8007410 <HAL_RCC_GetSysClockFreq+0x184>)
 80072c2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80072c4:	e09b      	b.n	80073fe <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80072c6:	4b53      	ldr	r3, [pc, #332]	@ (8007414 <HAL_RCC_GetSysClockFreq+0x188>)
 80072c8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80072ca:	e098      	b.n	80073fe <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80072cc:	4b4f      	ldr	r3, [pc, #316]	@ (800740c <HAL_RCC_GetSysClockFreq+0x180>)
 80072ce:	685b      	ldr	r3, [r3, #4]
 80072d0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80072d4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80072d6:	4b4d      	ldr	r3, [pc, #308]	@ (800740c <HAL_RCC_GetSysClockFreq+0x180>)
 80072d8:	685b      	ldr	r3, [r3, #4]
 80072da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d028      	beq.n	8007334 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80072e2:	4b4a      	ldr	r3, [pc, #296]	@ (800740c <HAL_RCC_GetSysClockFreq+0x180>)
 80072e4:	685b      	ldr	r3, [r3, #4]
 80072e6:	099b      	lsrs	r3, r3, #6
 80072e8:	2200      	movs	r2, #0
 80072ea:	623b      	str	r3, [r7, #32]
 80072ec:	627a      	str	r2, [r7, #36]	@ 0x24
 80072ee:	6a3b      	ldr	r3, [r7, #32]
 80072f0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80072f4:	2100      	movs	r1, #0
 80072f6:	4b47      	ldr	r3, [pc, #284]	@ (8007414 <HAL_RCC_GetSysClockFreq+0x188>)
 80072f8:	fb03 f201 	mul.w	r2, r3, r1
 80072fc:	2300      	movs	r3, #0
 80072fe:	fb00 f303 	mul.w	r3, r0, r3
 8007302:	4413      	add	r3, r2
 8007304:	4a43      	ldr	r2, [pc, #268]	@ (8007414 <HAL_RCC_GetSysClockFreq+0x188>)
 8007306:	fba0 1202 	umull	r1, r2, r0, r2
 800730a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800730c:	460a      	mov	r2, r1
 800730e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8007310:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007312:	4413      	add	r3, r2
 8007314:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007316:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007318:	2200      	movs	r2, #0
 800731a:	61bb      	str	r3, [r7, #24]
 800731c:	61fa      	str	r2, [r7, #28]
 800731e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007322:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8007326:	f7f9 fc8f 	bl	8000c48 <__aeabi_uldivmod>
 800732a:	4602      	mov	r2, r0
 800732c:	460b      	mov	r3, r1
 800732e:	4613      	mov	r3, r2
 8007330:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007332:	e053      	b.n	80073dc <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007334:	4b35      	ldr	r3, [pc, #212]	@ (800740c <HAL_RCC_GetSysClockFreq+0x180>)
 8007336:	685b      	ldr	r3, [r3, #4]
 8007338:	099b      	lsrs	r3, r3, #6
 800733a:	2200      	movs	r2, #0
 800733c:	613b      	str	r3, [r7, #16]
 800733e:	617a      	str	r2, [r7, #20]
 8007340:	693b      	ldr	r3, [r7, #16]
 8007342:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8007346:	f04f 0b00 	mov.w	fp, #0
 800734a:	4652      	mov	r2, sl
 800734c:	465b      	mov	r3, fp
 800734e:	f04f 0000 	mov.w	r0, #0
 8007352:	f04f 0100 	mov.w	r1, #0
 8007356:	0159      	lsls	r1, r3, #5
 8007358:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800735c:	0150      	lsls	r0, r2, #5
 800735e:	4602      	mov	r2, r0
 8007360:	460b      	mov	r3, r1
 8007362:	ebb2 080a 	subs.w	r8, r2, sl
 8007366:	eb63 090b 	sbc.w	r9, r3, fp
 800736a:	f04f 0200 	mov.w	r2, #0
 800736e:	f04f 0300 	mov.w	r3, #0
 8007372:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8007376:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800737a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800737e:	ebb2 0408 	subs.w	r4, r2, r8
 8007382:	eb63 0509 	sbc.w	r5, r3, r9
 8007386:	f04f 0200 	mov.w	r2, #0
 800738a:	f04f 0300 	mov.w	r3, #0
 800738e:	00eb      	lsls	r3, r5, #3
 8007390:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007394:	00e2      	lsls	r2, r4, #3
 8007396:	4614      	mov	r4, r2
 8007398:	461d      	mov	r5, r3
 800739a:	eb14 030a 	adds.w	r3, r4, sl
 800739e:	603b      	str	r3, [r7, #0]
 80073a0:	eb45 030b 	adc.w	r3, r5, fp
 80073a4:	607b      	str	r3, [r7, #4]
 80073a6:	f04f 0200 	mov.w	r2, #0
 80073aa:	f04f 0300 	mov.w	r3, #0
 80073ae:	e9d7 4500 	ldrd	r4, r5, [r7]
 80073b2:	4629      	mov	r1, r5
 80073b4:	028b      	lsls	r3, r1, #10
 80073b6:	4621      	mov	r1, r4
 80073b8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80073bc:	4621      	mov	r1, r4
 80073be:	028a      	lsls	r2, r1, #10
 80073c0:	4610      	mov	r0, r2
 80073c2:	4619      	mov	r1, r3
 80073c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073c6:	2200      	movs	r2, #0
 80073c8:	60bb      	str	r3, [r7, #8]
 80073ca:	60fa      	str	r2, [r7, #12]
 80073cc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80073d0:	f7f9 fc3a 	bl	8000c48 <__aeabi_uldivmod>
 80073d4:	4602      	mov	r2, r0
 80073d6:	460b      	mov	r3, r1
 80073d8:	4613      	mov	r3, r2
 80073da:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80073dc:	4b0b      	ldr	r3, [pc, #44]	@ (800740c <HAL_RCC_GetSysClockFreq+0x180>)
 80073de:	685b      	ldr	r3, [r3, #4]
 80073e0:	0c1b      	lsrs	r3, r3, #16
 80073e2:	f003 0303 	and.w	r3, r3, #3
 80073e6:	3301      	adds	r3, #1
 80073e8:	005b      	lsls	r3, r3, #1
 80073ea:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80073ec:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80073ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80073f4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80073f6:	e002      	b.n	80073fe <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80073f8:	4b05      	ldr	r3, [pc, #20]	@ (8007410 <HAL_RCC_GetSysClockFreq+0x184>)
 80073fa:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80073fc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80073fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8007400:	4618      	mov	r0, r3
 8007402:	3740      	adds	r7, #64	@ 0x40
 8007404:	46bd      	mov	sp, r7
 8007406:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800740a:	bf00      	nop
 800740c:	40023800 	.word	0x40023800
 8007410:	00f42400 	.word	0x00f42400
 8007414:	017d7840 	.word	0x017d7840

08007418 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007418:	b480      	push	{r7}
 800741a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800741c:	4b03      	ldr	r3, [pc, #12]	@ (800742c <HAL_RCC_GetHCLKFreq+0x14>)
 800741e:	681b      	ldr	r3, [r3, #0]
}
 8007420:	4618      	mov	r0, r3
 8007422:	46bd      	mov	sp, r7
 8007424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007428:	4770      	bx	lr
 800742a:	bf00      	nop
 800742c:	20000000 	.word	0x20000000

08007430 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007430:	b580      	push	{r7, lr}
 8007432:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007434:	f7ff fff0 	bl	8007418 <HAL_RCC_GetHCLKFreq>
 8007438:	4602      	mov	r2, r0
 800743a:	4b05      	ldr	r3, [pc, #20]	@ (8007450 <HAL_RCC_GetPCLK1Freq+0x20>)
 800743c:	689b      	ldr	r3, [r3, #8]
 800743e:	0a9b      	lsrs	r3, r3, #10
 8007440:	f003 0307 	and.w	r3, r3, #7
 8007444:	4903      	ldr	r1, [pc, #12]	@ (8007454 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007446:	5ccb      	ldrb	r3, [r1, r3]
 8007448:	fa22 f303 	lsr.w	r3, r2, r3
}
 800744c:	4618      	mov	r0, r3
 800744e:	bd80      	pop	{r7, pc}
 8007450:	40023800 	.word	0x40023800
 8007454:	0800bee0 	.word	0x0800bee0

08007458 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007458:	b580      	push	{r7, lr}
 800745a:	b082      	sub	sp, #8
 800745c:	af00      	add	r7, sp, #0
 800745e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	2b00      	cmp	r3, #0
 8007464:	d101      	bne.n	800746a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007466:	2301      	movs	r3, #1
 8007468:	e041      	b.n	80074ee <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007470:	b2db      	uxtb	r3, r3
 8007472:	2b00      	cmp	r3, #0
 8007474:	d106      	bne.n	8007484 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	2200      	movs	r2, #0
 800747a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800747e:	6878      	ldr	r0, [r7, #4]
 8007480:	f7fc fc70 	bl	8003d64 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	2202      	movs	r2, #2
 8007488:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681a      	ldr	r2, [r3, #0]
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	3304      	adds	r3, #4
 8007494:	4619      	mov	r1, r3
 8007496:	4610      	mov	r0, r2
 8007498:	f000 fd64 	bl	8007f64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	2201      	movs	r2, #1
 80074a0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	2201      	movs	r2, #1
 80074a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	2201      	movs	r2, #1
 80074b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	2201      	movs	r2, #1
 80074b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	2201      	movs	r2, #1
 80074c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	2201      	movs	r2, #1
 80074c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	2201      	movs	r2, #1
 80074d0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	2201      	movs	r2, #1
 80074d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	2201      	movs	r2, #1
 80074e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	2201      	movs	r2, #1
 80074e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80074ec:	2300      	movs	r3, #0
}
 80074ee:	4618      	mov	r0, r3
 80074f0:	3708      	adds	r7, #8
 80074f2:	46bd      	mov	sp, r7
 80074f4:	bd80      	pop	{r7, pc}
	...

080074f8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80074f8:	b480      	push	{r7}
 80074fa:	b085      	sub	sp, #20
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007506:	b2db      	uxtb	r3, r3
 8007508:	2b01      	cmp	r3, #1
 800750a:	d001      	beq.n	8007510 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800750c:	2301      	movs	r3, #1
 800750e:	e04e      	b.n	80075ae <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	2202      	movs	r2, #2
 8007514:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	68da      	ldr	r2, [r3, #12]
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	f042 0201 	orr.w	r2, r2, #1
 8007526:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	4a23      	ldr	r2, [pc, #140]	@ (80075bc <HAL_TIM_Base_Start_IT+0xc4>)
 800752e:	4293      	cmp	r3, r2
 8007530:	d022      	beq.n	8007578 <HAL_TIM_Base_Start_IT+0x80>
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800753a:	d01d      	beq.n	8007578 <HAL_TIM_Base_Start_IT+0x80>
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	4a1f      	ldr	r2, [pc, #124]	@ (80075c0 <HAL_TIM_Base_Start_IT+0xc8>)
 8007542:	4293      	cmp	r3, r2
 8007544:	d018      	beq.n	8007578 <HAL_TIM_Base_Start_IT+0x80>
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	4a1e      	ldr	r2, [pc, #120]	@ (80075c4 <HAL_TIM_Base_Start_IT+0xcc>)
 800754c:	4293      	cmp	r3, r2
 800754e:	d013      	beq.n	8007578 <HAL_TIM_Base_Start_IT+0x80>
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	4a1c      	ldr	r2, [pc, #112]	@ (80075c8 <HAL_TIM_Base_Start_IT+0xd0>)
 8007556:	4293      	cmp	r3, r2
 8007558:	d00e      	beq.n	8007578 <HAL_TIM_Base_Start_IT+0x80>
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	4a1b      	ldr	r2, [pc, #108]	@ (80075cc <HAL_TIM_Base_Start_IT+0xd4>)
 8007560:	4293      	cmp	r3, r2
 8007562:	d009      	beq.n	8007578 <HAL_TIM_Base_Start_IT+0x80>
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	4a19      	ldr	r2, [pc, #100]	@ (80075d0 <HAL_TIM_Base_Start_IT+0xd8>)
 800756a:	4293      	cmp	r3, r2
 800756c:	d004      	beq.n	8007578 <HAL_TIM_Base_Start_IT+0x80>
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	4a18      	ldr	r2, [pc, #96]	@ (80075d4 <HAL_TIM_Base_Start_IT+0xdc>)
 8007574:	4293      	cmp	r3, r2
 8007576:	d111      	bne.n	800759c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	689b      	ldr	r3, [r3, #8]
 800757e:	f003 0307 	and.w	r3, r3, #7
 8007582:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	2b06      	cmp	r3, #6
 8007588:	d010      	beq.n	80075ac <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	681a      	ldr	r2, [r3, #0]
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	f042 0201 	orr.w	r2, r2, #1
 8007598:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800759a:	e007      	b.n	80075ac <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	681a      	ldr	r2, [r3, #0]
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	f042 0201 	orr.w	r2, r2, #1
 80075aa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80075ac:	2300      	movs	r3, #0
}
 80075ae:	4618      	mov	r0, r3
 80075b0:	3714      	adds	r7, #20
 80075b2:	46bd      	mov	sp, r7
 80075b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b8:	4770      	bx	lr
 80075ba:	bf00      	nop
 80075bc:	40010000 	.word	0x40010000
 80075c0:	40000400 	.word	0x40000400
 80075c4:	40000800 	.word	0x40000800
 80075c8:	40000c00 	.word	0x40000c00
 80075cc:	40010400 	.word	0x40010400
 80075d0:	40014000 	.word	0x40014000
 80075d4:	40001800 	.word	0x40001800

080075d8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80075d8:	b580      	push	{r7, lr}
 80075da:	b082      	sub	sp, #8
 80075dc:	af00      	add	r7, sp, #0
 80075de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d101      	bne.n	80075ea <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80075e6:	2301      	movs	r3, #1
 80075e8:	e041      	b.n	800766e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80075f0:	b2db      	uxtb	r3, r3
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d106      	bne.n	8007604 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	2200      	movs	r2, #0
 80075fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80075fe:	6878      	ldr	r0, [r7, #4]
 8007600:	f000 f839 	bl	8007676 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	2202      	movs	r2, #2
 8007608:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681a      	ldr	r2, [r3, #0]
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	3304      	adds	r3, #4
 8007614:	4619      	mov	r1, r3
 8007616:	4610      	mov	r0, r2
 8007618:	f000 fca4 	bl	8007f64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	2201      	movs	r2, #1
 8007620:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	2201      	movs	r2, #1
 8007628:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	2201      	movs	r2, #1
 8007630:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	2201      	movs	r2, #1
 8007638:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	2201      	movs	r2, #1
 8007640:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	2201      	movs	r2, #1
 8007648:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	2201      	movs	r2, #1
 8007650:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	2201      	movs	r2, #1
 8007658:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	2201      	movs	r2, #1
 8007660:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	2201      	movs	r2, #1
 8007668:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800766c:	2300      	movs	r3, #0
}
 800766e:	4618      	mov	r0, r3
 8007670:	3708      	adds	r7, #8
 8007672:	46bd      	mov	sp, r7
 8007674:	bd80      	pop	{r7, pc}

08007676 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007676:	b480      	push	{r7}
 8007678:	b083      	sub	sp, #12
 800767a:	af00      	add	r7, sp, #0
 800767c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800767e:	bf00      	nop
 8007680:	370c      	adds	r7, #12
 8007682:	46bd      	mov	sp, r7
 8007684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007688:	4770      	bx	lr

0800768a <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800768a:	b580      	push	{r7, lr}
 800768c:	b086      	sub	sp, #24
 800768e:	af00      	add	r7, sp, #0
 8007690:	6078      	str	r0, [r7, #4]
 8007692:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	2b00      	cmp	r3, #0
 8007698:	d101      	bne.n	800769e <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800769a:	2301      	movs	r3, #1
 800769c:	e097      	b.n	80077ce <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80076a4:	b2db      	uxtb	r3, r3
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d106      	bne.n	80076b8 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	2200      	movs	r2, #0
 80076ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80076b2:	6878      	ldr	r0, [r7, #4]
 80076b4:	f7fc fba8 	bl	8003e08 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	2202      	movs	r2, #2
 80076bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	689b      	ldr	r3, [r3, #8]
 80076c6:	687a      	ldr	r2, [r7, #4]
 80076c8:	6812      	ldr	r2, [r2, #0]
 80076ca:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80076ce:	f023 0307 	bic.w	r3, r3, #7
 80076d2:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681a      	ldr	r2, [r3, #0]
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	3304      	adds	r3, #4
 80076dc:	4619      	mov	r1, r3
 80076de:	4610      	mov	r0, r2
 80076e0:	f000 fc40 	bl	8007f64 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	689b      	ldr	r3, [r3, #8]
 80076ea:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	699b      	ldr	r3, [r3, #24]
 80076f2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	6a1b      	ldr	r3, [r3, #32]
 80076fa:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80076fc:	683b      	ldr	r3, [r7, #0]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	697a      	ldr	r2, [r7, #20]
 8007702:	4313      	orrs	r3, r2
 8007704:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007706:	693b      	ldr	r3, [r7, #16]
 8007708:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800770c:	f023 0303 	bic.w	r3, r3, #3
 8007710:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8007712:	683b      	ldr	r3, [r7, #0]
 8007714:	689a      	ldr	r2, [r3, #8]
 8007716:	683b      	ldr	r3, [r7, #0]
 8007718:	699b      	ldr	r3, [r3, #24]
 800771a:	021b      	lsls	r3, r3, #8
 800771c:	4313      	orrs	r3, r2
 800771e:	693a      	ldr	r2, [r7, #16]
 8007720:	4313      	orrs	r3, r2
 8007722:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8007724:	693b      	ldr	r3, [r7, #16]
 8007726:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800772a:	f023 030c 	bic.w	r3, r3, #12
 800772e:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8007730:	693b      	ldr	r3, [r7, #16]
 8007732:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007736:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800773a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800773c:	683b      	ldr	r3, [r7, #0]
 800773e:	68da      	ldr	r2, [r3, #12]
 8007740:	683b      	ldr	r3, [r7, #0]
 8007742:	69db      	ldr	r3, [r3, #28]
 8007744:	021b      	lsls	r3, r3, #8
 8007746:	4313      	orrs	r3, r2
 8007748:	693a      	ldr	r2, [r7, #16]
 800774a:	4313      	orrs	r3, r2
 800774c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800774e:	683b      	ldr	r3, [r7, #0]
 8007750:	691b      	ldr	r3, [r3, #16]
 8007752:	011a      	lsls	r2, r3, #4
 8007754:	683b      	ldr	r3, [r7, #0]
 8007756:	6a1b      	ldr	r3, [r3, #32]
 8007758:	031b      	lsls	r3, r3, #12
 800775a:	4313      	orrs	r3, r2
 800775c:	693a      	ldr	r2, [r7, #16]
 800775e:	4313      	orrs	r3, r2
 8007760:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8007768:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8007770:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8007772:	683b      	ldr	r3, [r7, #0]
 8007774:	685a      	ldr	r2, [r3, #4]
 8007776:	683b      	ldr	r3, [r7, #0]
 8007778:	695b      	ldr	r3, [r3, #20]
 800777a:	011b      	lsls	r3, r3, #4
 800777c:	4313      	orrs	r3, r2
 800777e:	68fa      	ldr	r2, [r7, #12]
 8007780:	4313      	orrs	r3, r2
 8007782:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	697a      	ldr	r2, [r7, #20]
 800778a:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	693a      	ldr	r2, [r7, #16]
 8007792:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	68fa      	ldr	r2, [r7, #12]
 800779a:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	2201      	movs	r2, #1
 80077a0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	2201      	movs	r2, #1
 80077a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	2201      	movs	r2, #1
 80077b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	2201      	movs	r2, #1
 80077b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	2201      	movs	r2, #1
 80077c0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	2201      	movs	r2, #1
 80077c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80077cc:	2300      	movs	r3, #0
}
 80077ce:	4618      	mov	r0, r3
 80077d0:	3718      	adds	r7, #24
 80077d2:	46bd      	mov	sp, r7
 80077d4:	bd80      	pop	{r7, pc}

080077d6 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80077d6:	b580      	push	{r7, lr}
 80077d8:	b084      	sub	sp, #16
 80077da:	af00      	add	r7, sp, #0
 80077dc:	6078      	str	r0, [r7, #4]
 80077de:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80077e6:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80077ee:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80077f6:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80077fe:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8007800:	683b      	ldr	r3, [r7, #0]
 8007802:	2b00      	cmp	r3, #0
 8007804:	d110      	bne.n	8007828 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007806:	7bfb      	ldrb	r3, [r7, #15]
 8007808:	2b01      	cmp	r3, #1
 800780a:	d102      	bne.n	8007812 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800780c:	7b7b      	ldrb	r3, [r7, #13]
 800780e:	2b01      	cmp	r3, #1
 8007810:	d001      	beq.n	8007816 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8007812:	2301      	movs	r3, #1
 8007814:	e069      	b.n	80078ea <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	2202      	movs	r2, #2
 800781a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	2202      	movs	r2, #2
 8007822:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007826:	e031      	b.n	800788c <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8007828:	683b      	ldr	r3, [r7, #0]
 800782a:	2b04      	cmp	r3, #4
 800782c:	d110      	bne.n	8007850 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800782e:	7bbb      	ldrb	r3, [r7, #14]
 8007830:	2b01      	cmp	r3, #1
 8007832:	d102      	bne.n	800783a <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007834:	7b3b      	ldrb	r3, [r7, #12]
 8007836:	2b01      	cmp	r3, #1
 8007838:	d001      	beq.n	800783e <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800783a:	2301      	movs	r3, #1
 800783c:	e055      	b.n	80078ea <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	2202      	movs	r2, #2
 8007842:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	2202      	movs	r2, #2
 800784a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800784e:	e01d      	b.n	800788c <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007850:	7bfb      	ldrb	r3, [r7, #15]
 8007852:	2b01      	cmp	r3, #1
 8007854:	d108      	bne.n	8007868 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007856:	7bbb      	ldrb	r3, [r7, #14]
 8007858:	2b01      	cmp	r3, #1
 800785a:	d105      	bne.n	8007868 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800785c:	7b7b      	ldrb	r3, [r7, #13]
 800785e:	2b01      	cmp	r3, #1
 8007860:	d102      	bne.n	8007868 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007862:	7b3b      	ldrb	r3, [r7, #12]
 8007864:	2b01      	cmp	r3, #1
 8007866:	d001      	beq.n	800786c <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8007868:	2301      	movs	r3, #1
 800786a:	e03e      	b.n	80078ea <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	2202      	movs	r2, #2
 8007870:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	2202      	movs	r2, #2
 8007878:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	2202      	movs	r2, #2
 8007880:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	2202      	movs	r2, #2
 8007888:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800788c:	683b      	ldr	r3, [r7, #0]
 800788e:	2b00      	cmp	r3, #0
 8007890:	d003      	beq.n	800789a <HAL_TIM_Encoder_Start+0xc4>
 8007892:	683b      	ldr	r3, [r7, #0]
 8007894:	2b04      	cmp	r3, #4
 8007896:	d008      	beq.n	80078aa <HAL_TIM_Encoder_Start+0xd4>
 8007898:	e00f      	b.n	80078ba <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	2201      	movs	r2, #1
 80078a0:	2100      	movs	r1, #0
 80078a2:	4618      	mov	r0, r3
 80078a4:	f000 fe4e 	bl	8008544 <TIM_CCxChannelCmd>
      break;
 80078a8:	e016      	b.n	80078d8 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	2201      	movs	r2, #1
 80078b0:	2104      	movs	r1, #4
 80078b2:	4618      	mov	r0, r3
 80078b4:	f000 fe46 	bl	8008544 <TIM_CCxChannelCmd>
      break;
 80078b8:	e00e      	b.n	80078d8 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	2201      	movs	r2, #1
 80078c0:	2100      	movs	r1, #0
 80078c2:	4618      	mov	r0, r3
 80078c4:	f000 fe3e 	bl	8008544 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	2201      	movs	r2, #1
 80078ce:	2104      	movs	r1, #4
 80078d0:	4618      	mov	r0, r3
 80078d2:	f000 fe37 	bl	8008544 <TIM_CCxChannelCmd>
      break;
 80078d6:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	681a      	ldr	r2, [r3, #0]
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	f042 0201 	orr.w	r2, r2, #1
 80078e6:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80078e8:	2300      	movs	r3, #0
}
 80078ea:	4618      	mov	r0, r3
 80078ec:	3710      	adds	r7, #16
 80078ee:	46bd      	mov	sp, r7
 80078f0:	bd80      	pop	{r7, pc}

080078f2 <HAL_TIM_Encoder_Stop>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80078f2:	b580      	push	{r7, lr}
 80078f4:	b082      	sub	sp, #8
 80078f6:	af00      	add	r7, sp, #0
 80078f8:	6078      	str	r0, [r7, #4]
 80078fa:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Disable the Input Capture channels 1 and 2
    (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */
  switch (Channel)
 80078fc:	683b      	ldr	r3, [r7, #0]
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d003      	beq.n	800790a <HAL_TIM_Encoder_Stop+0x18>
 8007902:	683b      	ldr	r3, [r7, #0]
 8007904:	2b04      	cmp	r3, #4
 8007906:	d008      	beq.n	800791a <HAL_TIM_Encoder_Stop+0x28>
 8007908:	e00f      	b.n	800792a <HAL_TIM_Encoder_Stop+0x38>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	2200      	movs	r2, #0
 8007910:	2100      	movs	r1, #0
 8007912:	4618      	mov	r0, r3
 8007914:	f000 fe16 	bl	8008544 <TIM_CCxChannelCmd>
      break;
 8007918:	e016      	b.n	8007948 <HAL_TIM_Encoder_Stop+0x56>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	2200      	movs	r2, #0
 8007920:	2104      	movs	r1, #4
 8007922:	4618      	mov	r0, r3
 8007924:	f000 fe0e 	bl	8008544 <TIM_CCxChannelCmd>
      break;
 8007928:	e00e      	b.n	8007948 <HAL_TIM_Encoder_Stop+0x56>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	2200      	movs	r2, #0
 8007930:	2100      	movs	r1, #0
 8007932:	4618      	mov	r0, r3
 8007934:	f000 fe06 	bl	8008544 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	2200      	movs	r2, #0
 800793e:	2104      	movs	r1, #4
 8007940:	4618      	mov	r0, r3
 8007942:	f000 fdff 	bl	8008544 <TIM_CCxChannelCmd>
      break;
 8007946:	bf00      	nop
    }
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	6a1a      	ldr	r2, [r3, #32]
 800794e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007952:	4013      	ands	r3, r2
 8007954:	2b00      	cmp	r3, #0
 8007956:	d10f      	bne.n	8007978 <HAL_TIM_Encoder_Stop+0x86>
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	6a1a      	ldr	r2, [r3, #32]
 800795e:	f240 4344 	movw	r3, #1092	@ 0x444
 8007962:	4013      	ands	r3, r2
 8007964:	2b00      	cmp	r3, #0
 8007966:	d107      	bne.n	8007978 <HAL_TIM_Encoder_Stop+0x86>
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	681a      	ldr	r2, [r3, #0]
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	f022 0201 	bic.w	r2, r2, #1
 8007976:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel(s) state */
  if ((Channel == TIM_CHANNEL_1) || (Channel == TIM_CHANNEL_2))
 8007978:	683b      	ldr	r3, [r7, #0]
 800797a:	2b00      	cmp	r3, #0
 800797c:	d002      	beq.n	8007984 <HAL_TIM_Encoder_Stop+0x92>
 800797e:	683b      	ldr	r3, [r7, #0]
 8007980:	2b04      	cmp	r3, #4
 8007982:	d138      	bne.n	80079f6 <HAL_TIM_Encoder_Stop+0x104>
  {
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007984:	683b      	ldr	r3, [r7, #0]
 8007986:	2b00      	cmp	r3, #0
 8007988:	d104      	bne.n	8007994 <HAL_TIM_Encoder_Stop+0xa2>
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	2201      	movs	r2, #1
 800798e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007992:	e013      	b.n	80079bc <HAL_TIM_Encoder_Stop+0xca>
 8007994:	683b      	ldr	r3, [r7, #0]
 8007996:	2b04      	cmp	r3, #4
 8007998:	d104      	bne.n	80079a4 <HAL_TIM_Encoder_Stop+0xb2>
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	2201      	movs	r2, #1
 800799e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80079a2:	e00b      	b.n	80079bc <HAL_TIM_Encoder_Stop+0xca>
 80079a4:	683b      	ldr	r3, [r7, #0]
 80079a6:	2b08      	cmp	r3, #8
 80079a8:	d104      	bne.n	80079b4 <HAL_TIM_Encoder_Stop+0xc2>
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	2201      	movs	r2, #1
 80079ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80079b2:	e003      	b.n	80079bc <HAL_TIM_Encoder_Stop+0xca>
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	2201      	movs	r2, #1
 80079b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80079bc:	683b      	ldr	r3, [r7, #0]
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d104      	bne.n	80079cc <HAL_TIM_Encoder_Stop+0xda>
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	2201      	movs	r2, #1
 80079c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80079ca:	e024      	b.n	8007a16 <HAL_TIM_Encoder_Stop+0x124>
 80079cc:	683b      	ldr	r3, [r7, #0]
 80079ce:	2b04      	cmp	r3, #4
 80079d0:	d104      	bne.n	80079dc <HAL_TIM_Encoder_Stop+0xea>
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	2201      	movs	r2, #1
 80079d6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80079da:	e01c      	b.n	8007a16 <HAL_TIM_Encoder_Stop+0x124>
 80079dc:	683b      	ldr	r3, [r7, #0]
 80079de:	2b08      	cmp	r3, #8
 80079e0:	d104      	bne.n	80079ec <HAL_TIM_Encoder_Stop+0xfa>
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	2201      	movs	r2, #1
 80079e6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80079ea:	e014      	b.n	8007a16 <HAL_TIM_Encoder_Stop+0x124>
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	2201      	movs	r2, #1
 80079f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80079f4:	e00f      	b.n	8007a16 <HAL_TIM_Encoder_Stop+0x124>
  }
  else
  {
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	2201      	movs	r2, #1
 80079fa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	2201      	movs	r2, #1
 8007a02:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	2201      	movs	r2, #1
 8007a0a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	2201      	movs	r2, #1
 8007a12:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  }

  /* Return function status */
  return HAL_OK;
 8007a16:	2300      	movs	r3, #0
}
 8007a18:	4618      	mov	r0, r3
 8007a1a:	3708      	adds	r7, #8
 8007a1c:	46bd      	mov	sp, r7
 8007a1e:	bd80      	pop	{r7, pc}

08007a20 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007a20:	b580      	push	{r7, lr}
 8007a22:	b084      	sub	sp, #16
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	68db      	ldr	r3, [r3, #12]
 8007a2e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	691b      	ldr	r3, [r3, #16]
 8007a36:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007a38:	68bb      	ldr	r3, [r7, #8]
 8007a3a:	f003 0302 	and.w	r3, r3, #2
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d020      	beq.n	8007a84 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	f003 0302 	and.w	r3, r3, #2
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d01b      	beq.n	8007a84 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	f06f 0202 	mvn.w	r2, #2
 8007a54:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	2201      	movs	r2, #1
 8007a5a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	699b      	ldr	r3, [r3, #24]
 8007a62:	f003 0303 	and.w	r3, r3, #3
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d003      	beq.n	8007a72 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007a6a:	6878      	ldr	r0, [r7, #4]
 8007a6c:	f000 fa5b 	bl	8007f26 <HAL_TIM_IC_CaptureCallback>
 8007a70:	e005      	b.n	8007a7e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007a72:	6878      	ldr	r0, [r7, #4]
 8007a74:	f000 fa4d 	bl	8007f12 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007a78:	6878      	ldr	r0, [r7, #4]
 8007a7a:	f000 fa5e 	bl	8007f3a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	2200      	movs	r2, #0
 8007a82:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007a84:	68bb      	ldr	r3, [r7, #8]
 8007a86:	f003 0304 	and.w	r3, r3, #4
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d020      	beq.n	8007ad0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	f003 0304 	and.w	r3, r3, #4
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d01b      	beq.n	8007ad0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	f06f 0204 	mvn.w	r2, #4
 8007aa0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	2202      	movs	r2, #2
 8007aa6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	699b      	ldr	r3, [r3, #24]
 8007aae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d003      	beq.n	8007abe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007ab6:	6878      	ldr	r0, [r7, #4]
 8007ab8:	f000 fa35 	bl	8007f26 <HAL_TIM_IC_CaptureCallback>
 8007abc:	e005      	b.n	8007aca <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007abe:	6878      	ldr	r0, [r7, #4]
 8007ac0:	f000 fa27 	bl	8007f12 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007ac4:	6878      	ldr	r0, [r7, #4]
 8007ac6:	f000 fa38 	bl	8007f3a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	2200      	movs	r2, #0
 8007ace:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007ad0:	68bb      	ldr	r3, [r7, #8]
 8007ad2:	f003 0308 	and.w	r3, r3, #8
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d020      	beq.n	8007b1c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	f003 0308 	and.w	r3, r3, #8
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d01b      	beq.n	8007b1c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	f06f 0208 	mvn.w	r2, #8
 8007aec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	2204      	movs	r2, #4
 8007af2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	69db      	ldr	r3, [r3, #28]
 8007afa:	f003 0303 	and.w	r3, r3, #3
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d003      	beq.n	8007b0a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007b02:	6878      	ldr	r0, [r7, #4]
 8007b04:	f000 fa0f 	bl	8007f26 <HAL_TIM_IC_CaptureCallback>
 8007b08:	e005      	b.n	8007b16 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b0a:	6878      	ldr	r0, [r7, #4]
 8007b0c:	f000 fa01 	bl	8007f12 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b10:	6878      	ldr	r0, [r7, #4]
 8007b12:	f000 fa12 	bl	8007f3a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	2200      	movs	r2, #0
 8007b1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007b1c:	68bb      	ldr	r3, [r7, #8]
 8007b1e:	f003 0310 	and.w	r3, r3, #16
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d020      	beq.n	8007b68 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	f003 0310 	and.w	r3, r3, #16
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d01b      	beq.n	8007b68 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	f06f 0210 	mvn.w	r2, #16
 8007b38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	2208      	movs	r2, #8
 8007b3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	69db      	ldr	r3, [r3, #28]
 8007b46:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d003      	beq.n	8007b56 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007b4e:	6878      	ldr	r0, [r7, #4]
 8007b50:	f000 f9e9 	bl	8007f26 <HAL_TIM_IC_CaptureCallback>
 8007b54:	e005      	b.n	8007b62 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b56:	6878      	ldr	r0, [r7, #4]
 8007b58:	f000 f9db 	bl	8007f12 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b5c:	6878      	ldr	r0, [r7, #4]
 8007b5e:	f000 f9ec 	bl	8007f3a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	2200      	movs	r2, #0
 8007b66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007b68:	68bb      	ldr	r3, [r7, #8]
 8007b6a:	f003 0301 	and.w	r3, r3, #1
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d00c      	beq.n	8007b8c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	f003 0301 	and.w	r3, r3, #1
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d007      	beq.n	8007b8c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	f06f 0201 	mvn.w	r2, #1
 8007b84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007b86:	6878      	ldr	r0, [r7, #4]
 8007b88:	f7fa f806 	bl	8001b98 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8007b8c:	68bb      	ldr	r3, [r7, #8]
 8007b8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d00c      	beq.n	8007bb0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d007      	beq.n	8007bb0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8007ba8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007baa:	6878      	ldr	r0, [r7, #4]
 8007bac:	f000 fdc8 	bl	8008740 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007bb0:	68bb      	ldr	r3, [r7, #8]
 8007bb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d00c      	beq.n	8007bd4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d007      	beq.n	8007bd4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007bcc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007bce:	6878      	ldr	r0, [r7, #4]
 8007bd0:	f000 f9bd 	bl	8007f4e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007bd4:	68bb      	ldr	r3, [r7, #8]
 8007bd6:	f003 0320 	and.w	r3, r3, #32
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d00c      	beq.n	8007bf8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	f003 0320 	and.w	r3, r3, #32
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d007      	beq.n	8007bf8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	f06f 0220 	mvn.w	r2, #32
 8007bf0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007bf2:	6878      	ldr	r0, [r7, #4]
 8007bf4:	f000 fd9a 	bl	800872c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007bf8:	bf00      	nop
 8007bfa:	3710      	adds	r7, #16
 8007bfc:	46bd      	mov	sp, r7
 8007bfe:	bd80      	pop	{r7, pc}

08007c00 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007c00:	b580      	push	{r7, lr}
 8007c02:	b086      	sub	sp, #24
 8007c04:	af00      	add	r7, sp, #0
 8007c06:	60f8      	str	r0, [r7, #12]
 8007c08:	60b9      	str	r1, [r7, #8]
 8007c0a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007c0c:	2300      	movs	r3, #0
 8007c0e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007c16:	2b01      	cmp	r3, #1
 8007c18:	d101      	bne.n	8007c1e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007c1a:	2302      	movs	r3, #2
 8007c1c:	e0ae      	b.n	8007d7c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	2201      	movs	r2, #1
 8007c22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	2b0c      	cmp	r3, #12
 8007c2a:	f200 809f 	bhi.w	8007d6c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007c2e:	a201      	add	r2, pc, #4	@ (adr r2, 8007c34 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007c30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c34:	08007c69 	.word	0x08007c69
 8007c38:	08007d6d 	.word	0x08007d6d
 8007c3c:	08007d6d 	.word	0x08007d6d
 8007c40:	08007d6d 	.word	0x08007d6d
 8007c44:	08007ca9 	.word	0x08007ca9
 8007c48:	08007d6d 	.word	0x08007d6d
 8007c4c:	08007d6d 	.word	0x08007d6d
 8007c50:	08007d6d 	.word	0x08007d6d
 8007c54:	08007ceb 	.word	0x08007ceb
 8007c58:	08007d6d 	.word	0x08007d6d
 8007c5c:	08007d6d 	.word	0x08007d6d
 8007c60:	08007d6d 	.word	0x08007d6d
 8007c64:	08007d2b 	.word	0x08007d2b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	68b9      	ldr	r1, [r7, #8]
 8007c6e:	4618      	mov	r0, r3
 8007c70:	f000 fa1e 	bl	80080b0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	699a      	ldr	r2, [r3, #24]
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	f042 0208 	orr.w	r2, r2, #8
 8007c82:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	699a      	ldr	r2, [r3, #24]
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	f022 0204 	bic.w	r2, r2, #4
 8007c92:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	6999      	ldr	r1, [r3, #24]
 8007c9a:	68bb      	ldr	r3, [r7, #8]
 8007c9c:	691a      	ldr	r2, [r3, #16]
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	430a      	orrs	r2, r1
 8007ca4:	619a      	str	r2, [r3, #24]
      break;
 8007ca6:	e064      	b.n	8007d72 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	68b9      	ldr	r1, [r7, #8]
 8007cae:	4618      	mov	r0, r3
 8007cb0:	f000 fa6e 	bl	8008190 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	699a      	ldr	r2, [r3, #24]
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007cc2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	699a      	ldr	r2, [r3, #24]
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007cd2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	6999      	ldr	r1, [r3, #24]
 8007cda:	68bb      	ldr	r3, [r7, #8]
 8007cdc:	691b      	ldr	r3, [r3, #16]
 8007cde:	021a      	lsls	r2, r3, #8
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	430a      	orrs	r2, r1
 8007ce6:	619a      	str	r2, [r3, #24]
      break;
 8007ce8:	e043      	b.n	8007d72 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	68b9      	ldr	r1, [r7, #8]
 8007cf0:	4618      	mov	r0, r3
 8007cf2:	f000 fac3 	bl	800827c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	69da      	ldr	r2, [r3, #28]
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	f042 0208 	orr.w	r2, r2, #8
 8007d04:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	69da      	ldr	r2, [r3, #28]
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	f022 0204 	bic.w	r2, r2, #4
 8007d14:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	69d9      	ldr	r1, [r3, #28]
 8007d1c:	68bb      	ldr	r3, [r7, #8]
 8007d1e:	691a      	ldr	r2, [r3, #16]
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	430a      	orrs	r2, r1
 8007d26:	61da      	str	r2, [r3, #28]
      break;
 8007d28:	e023      	b.n	8007d72 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	68b9      	ldr	r1, [r7, #8]
 8007d30:	4618      	mov	r0, r3
 8007d32:	f000 fb17 	bl	8008364 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	69da      	ldr	r2, [r3, #28]
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007d44:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	69da      	ldr	r2, [r3, #28]
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007d54:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	69d9      	ldr	r1, [r3, #28]
 8007d5c:	68bb      	ldr	r3, [r7, #8]
 8007d5e:	691b      	ldr	r3, [r3, #16]
 8007d60:	021a      	lsls	r2, r3, #8
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	430a      	orrs	r2, r1
 8007d68:	61da      	str	r2, [r3, #28]
      break;
 8007d6a:	e002      	b.n	8007d72 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007d6c:	2301      	movs	r3, #1
 8007d6e:	75fb      	strb	r3, [r7, #23]
      break;
 8007d70:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	2200      	movs	r2, #0
 8007d76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007d7a:	7dfb      	ldrb	r3, [r7, #23]
}
 8007d7c:	4618      	mov	r0, r3
 8007d7e:	3718      	adds	r7, #24
 8007d80:	46bd      	mov	sp, r7
 8007d82:	bd80      	pop	{r7, pc}

08007d84 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007d84:	b580      	push	{r7, lr}
 8007d86:	b084      	sub	sp, #16
 8007d88:	af00      	add	r7, sp, #0
 8007d8a:	6078      	str	r0, [r7, #4]
 8007d8c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007d8e:	2300      	movs	r3, #0
 8007d90:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007d98:	2b01      	cmp	r3, #1
 8007d9a:	d101      	bne.n	8007da0 <HAL_TIM_ConfigClockSource+0x1c>
 8007d9c:	2302      	movs	r3, #2
 8007d9e:	e0b4      	b.n	8007f0a <HAL_TIM_ConfigClockSource+0x186>
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	2201      	movs	r2, #1
 8007da4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	2202      	movs	r2, #2
 8007dac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	689b      	ldr	r3, [r3, #8]
 8007db6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007db8:	68bb      	ldr	r3, [r7, #8]
 8007dba:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007dbe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007dc0:	68bb      	ldr	r3, [r7, #8]
 8007dc2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007dc6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	68ba      	ldr	r2, [r7, #8]
 8007dce:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007dd0:	683b      	ldr	r3, [r7, #0]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007dd8:	d03e      	beq.n	8007e58 <HAL_TIM_ConfigClockSource+0xd4>
 8007dda:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007dde:	f200 8087 	bhi.w	8007ef0 <HAL_TIM_ConfigClockSource+0x16c>
 8007de2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007de6:	f000 8086 	beq.w	8007ef6 <HAL_TIM_ConfigClockSource+0x172>
 8007dea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007dee:	d87f      	bhi.n	8007ef0 <HAL_TIM_ConfigClockSource+0x16c>
 8007df0:	2b70      	cmp	r3, #112	@ 0x70
 8007df2:	d01a      	beq.n	8007e2a <HAL_TIM_ConfigClockSource+0xa6>
 8007df4:	2b70      	cmp	r3, #112	@ 0x70
 8007df6:	d87b      	bhi.n	8007ef0 <HAL_TIM_ConfigClockSource+0x16c>
 8007df8:	2b60      	cmp	r3, #96	@ 0x60
 8007dfa:	d050      	beq.n	8007e9e <HAL_TIM_ConfigClockSource+0x11a>
 8007dfc:	2b60      	cmp	r3, #96	@ 0x60
 8007dfe:	d877      	bhi.n	8007ef0 <HAL_TIM_ConfigClockSource+0x16c>
 8007e00:	2b50      	cmp	r3, #80	@ 0x50
 8007e02:	d03c      	beq.n	8007e7e <HAL_TIM_ConfigClockSource+0xfa>
 8007e04:	2b50      	cmp	r3, #80	@ 0x50
 8007e06:	d873      	bhi.n	8007ef0 <HAL_TIM_ConfigClockSource+0x16c>
 8007e08:	2b40      	cmp	r3, #64	@ 0x40
 8007e0a:	d058      	beq.n	8007ebe <HAL_TIM_ConfigClockSource+0x13a>
 8007e0c:	2b40      	cmp	r3, #64	@ 0x40
 8007e0e:	d86f      	bhi.n	8007ef0 <HAL_TIM_ConfigClockSource+0x16c>
 8007e10:	2b30      	cmp	r3, #48	@ 0x30
 8007e12:	d064      	beq.n	8007ede <HAL_TIM_ConfigClockSource+0x15a>
 8007e14:	2b30      	cmp	r3, #48	@ 0x30
 8007e16:	d86b      	bhi.n	8007ef0 <HAL_TIM_ConfigClockSource+0x16c>
 8007e18:	2b20      	cmp	r3, #32
 8007e1a:	d060      	beq.n	8007ede <HAL_TIM_ConfigClockSource+0x15a>
 8007e1c:	2b20      	cmp	r3, #32
 8007e1e:	d867      	bhi.n	8007ef0 <HAL_TIM_ConfigClockSource+0x16c>
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d05c      	beq.n	8007ede <HAL_TIM_ConfigClockSource+0x15a>
 8007e24:	2b10      	cmp	r3, #16
 8007e26:	d05a      	beq.n	8007ede <HAL_TIM_ConfigClockSource+0x15a>
 8007e28:	e062      	b.n	8007ef0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007e2e:	683b      	ldr	r3, [r7, #0]
 8007e30:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007e32:	683b      	ldr	r3, [r7, #0]
 8007e34:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007e36:	683b      	ldr	r3, [r7, #0]
 8007e38:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007e3a:	f000 fb63 	bl	8008504 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	689b      	ldr	r3, [r3, #8]
 8007e44:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007e46:	68bb      	ldr	r3, [r7, #8]
 8007e48:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007e4c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	68ba      	ldr	r2, [r7, #8]
 8007e54:	609a      	str	r2, [r3, #8]
      break;
 8007e56:	e04f      	b.n	8007ef8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007e5c:	683b      	ldr	r3, [r7, #0]
 8007e5e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007e60:	683b      	ldr	r3, [r7, #0]
 8007e62:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007e64:	683b      	ldr	r3, [r7, #0]
 8007e66:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007e68:	f000 fb4c 	bl	8008504 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	689a      	ldr	r2, [r3, #8]
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007e7a:	609a      	str	r2, [r3, #8]
      break;
 8007e7c:	e03c      	b.n	8007ef8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007e82:	683b      	ldr	r3, [r7, #0]
 8007e84:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007e86:	683b      	ldr	r3, [r7, #0]
 8007e88:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007e8a:	461a      	mov	r2, r3
 8007e8c:	f000 fac0 	bl	8008410 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	2150      	movs	r1, #80	@ 0x50
 8007e96:	4618      	mov	r0, r3
 8007e98:	f000 fb19 	bl	80084ce <TIM_ITRx_SetConfig>
      break;
 8007e9c:	e02c      	b.n	8007ef8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007ea2:	683b      	ldr	r3, [r7, #0]
 8007ea4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007ea6:	683b      	ldr	r3, [r7, #0]
 8007ea8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007eaa:	461a      	mov	r2, r3
 8007eac:	f000 fadf 	bl	800846e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	2160      	movs	r1, #96	@ 0x60
 8007eb6:	4618      	mov	r0, r3
 8007eb8:	f000 fb09 	bl	80084ce <TIM_ITRx_SetConfig>
      break;
 8007ebc:	e01c      	b.n	8007ef8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007ec2:	683b      	ldr	r3, [r7, #0]
 8007ec4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007ec6:	683b      	ldr	r3, [r7, #0]
 8007ec8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007eca:	461a      	mov	r2, r3
 8007ecc:	f000 faa0 	bl	8008410 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	2140      	movs	r1, #64	@ 0x40
 8007ed6:	4618      	mov	r0, r3
 8007ed8:	f000 faf9 	bl	80084ce <TIM_ITRx_SetConfig>
      break;
 8007edc:	e00c      	b.n	8007ef8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681a      	ldr	r2, [r3, #0]
 8007ee2:	683b      	ldr	r3, [r7, #0]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	4619      	mov	r1, r3
 8007ee8:	4610      	mov	r0, r2
 8007eea:	f000 faf0 	bl	80084ce <TIM_ITRx_SetConfig>
      break;
 8007eee:	e003      	b.n	8007ef8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007ef0:	2301      	movs	r3, #1
 8007ef2:	73fb      	strb	r3, [r7, #15]
      break;
 8007ef4:	e000      	b.n	8007ef8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007ef6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	2201      	movs	r2, #1
 8007efc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	2200      	movs	r2, #0
 8007f04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007f08:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f0a:	4618      	mov	r0, r3
 8007f0c:	3710      	adds	r7, #16
 8007f0e:	46bd      	mov	sp, r7
 8007f10:	bd80      	pop	{r7, pc}

08007f12 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007f12:	b480      	push	{r7}
 8007f14:	b083      	sub	sp, #12
 8007f16:	af00      	add	r7, sp, #0
 8007f18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007f1a:	bf00      	nop
 8007f1c:	370c      	adds	r7, #12
 8007f1e:	46bd      	mov	sp, r7
 8007f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f24:	4770      	bx	lr

08007f26 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007f26:	b480      	push	{r7}
 8007f28:	b083      	sub	sp, #12
 8007f2a:	af00      	add	r7, sp, #0
 8007f2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007f2e:	bf00      	nop
 8007f30:	370c      	adds	r7, #12
 8007f32:	46bd      	mov	sp, r7
 8007f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f38:	4770      	bx	lr

08007f3a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007f3a:	b480      	push	{r7}
 8007f3c:	b083      	sub	sp, #12
 8007f3e:	af00      	add	r7, sp, #0
 8007f40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007f42:	bf00      	nop
 8007f44:	370c      	adds	r7, #12
 8007f46:	46bd      	mov	sp, r7
 8007f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f4c:	4770      	bx	lr

08007f4e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007f4e:	b480      	push	{r7}
 8007f50:	b083      	sub	sp, #12
 8007f52:	af00      	add	r7, sp, #0
 8007f54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007f56:	bf00      	nop
 8007f58:	370c      	adds	r7, #12
 8007f5a:	46bd      	mov	sp, r7
 8007f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f60:	4770      	bx	lr
	...

08007f64 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007f64:	b480      	push	{r7}
 8007f66:	b085      	sub	sp, #20
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	6078      	str	r0, [r7, #4]
 8007f6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	4a43      	ldr	r2, [pc, #268]	@ (8008084 <TIM_Base_SetConfig+0x120>)
 8007f78:	4293      	cmp	r3, r2
 8007f7a:	d013      	beq.n	8007fa4 <TIM_Base_SetConfig+0x40>
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007f82:	d00f      	beq.n	8007fa4 <TIM_Base_SetConfig+0x40>
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	4a40      	ldr	r2, [pc, #256]	@ (8008088 <TIM_Base_SetConfig+0x124>)
 8007f88:	4293      	cmp	r3, r2
 8007f8a:	d00b      	beq.n	8007fa4 <TIM_Base_SetConfig+0x40>
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	4a3f      	ldr	r2, [pc, #252]	@ (800808c <TIM_Base_SetConfig+0x128>)
 8007f90:	4293      	cmp	r3, r2
 8007f92:	d007      	beq.n	8007fa4 <TIM_Base_SetConfig+0x40>
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	4a3e      	ldr	r2, [pc, #248]	@ (8008090 <TIM_Base_SetConfig+0x12c>)
 8007f98:	4293      	cmp	r3, r2
 8007f9a:	d003      	beq.n	8007fa4 <TIM_Base_SetConfig+0x40>
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	4a3d      	ldr	r2, [pc, #244]	@ (8008094 <TIM_Base_SetConfig+0x130>)
 8007fa0:	4293      	cmp	r3, r2
 8007fa2:	d108      	bne.n	8007fb6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007faa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007fac:	683b      	ldr	r3, [r7, #0]
 8007fae:	685b      	ldr	r3, [r3, #4]
 8007fb0:	68fa      	ldr	r2, [r7, #12]
 8007fb2:	4313      	orrs	r3, r2
 8007fb4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	4a32      	ldr	r2, [pc, #200]	@ (8008084 <TIM_Base_SetConfig+0x120>)
 8007fba:	4293      	cmp	r3, r2
 8007fbc:	d02b      	beq.n	8008016 <TIM_Base_SetConfig+0xb2>
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007fc4:	d027      	beq.n	8008016 <TIM_Base_SetConfig+0xb2>
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	4a2f      	ldr	r2, [pc, #188]	@ (8008088 <TIM_Base_SetConfig+0x124>)
 8007fca:	4293      	cmp	r3, r2
 8007fcc:	d023      	beq.n	8008016 <TIM_Base_SetConfig+0xb2>
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	4a2e      	ldr	r2, [pc, #184]	@ (800808c <TIM_Base_SetConfig+0x128>)
 8007fd2:	4293      	cmp	r3, r2
 8007fd4:	d01f      	beq.n	8008016 <TIM_Base_SetConfig+0xb2>
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	4a2d      	ldr	r2, [pc, #180]	@ (8008090 <TIM_Base_SetConfig+0x12c>)
 8007fda:	4293      	cmp	r3, r2
 8007fdc:	d01b      	beq.n	8008016 <TIM_Base_SetConfig+0xb2>
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	4a2c      	ldr	r2, [pc, #176]	@ (8008094 <TIM_Base_SetConfig+0x130>)
 8007fe2:	4293      	cmp	r3, r2
 8007fe4:	d017      	beq.n	8008016 <TIM_Base_SetConfig+0xb2>
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	4a2b      	ldr	r2, [pc, #172]	@ (8008098 <TIM_Base_SetConfig+0x134>)
 8007fea:	4293      	cmp	r3, r2
 8007fec:	d013      	beq.n	8008016 <TIM_Base_SetConfig+0xb2>
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	4a2a      	ldr	r2, [pc, #168]	@ (800809c <TIM_Base_SetConfig+0x138>)
 8007ff2:	4293      	cmp	r3, r2
 8007ff4:	d00f      	beq.n	8008016 <TIM_Base_SetConfig+0xb2>
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	4a29      	ldr	r2, [pc, #164]	@ (80080a0 <TIM_Base_SetConfig+0x13c>)
 8007ffa:	4293      	cmp	r3, r2
 8007ffc:	d00b      	beq.n	8008016 <TIM_Base_SetConfig+0xb2>
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	4a28      	ldr	r2, [pc, #160]	@ (80080a4 <TIM_Base_SetConfig+0x140>)
 8008002:	4293      	cmp	r3, r2
 8008004:	d007      	beq.n	8008016 <TIM_Base_SetConfig+0xb2>
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	4a27      	ldr	r2, [pc, #156]	@ (80080a8 <TIM_Base_SetConfig+0x144>)
 800800a:	4293      	cmp	r3, r2
 800800c:	d003      	beq.n	8008016 <TIM_Base_SetConfig+0xb2>
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	4a26      	ldr	r2, [pc, #152]	@ (80080ac <TIM_Base_SetConfig+0x148>)
 8008012:	4293      	cmp	r3, r2
 8008014:	d108      	bne.n	8008028 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800801c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800801e:	683b      	ldr	r3, [r7, #0]
 8008020:	68db      	ldr	r3, [r3, #12]
 8008022:	68fa      	ldr	r2, [r7, #12]
 8008024:	4313      	orrs	r3, r2
 8008026:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800802e:	683b      	ldr	r3, [r7, #0]
 8008030:	695b      	ldr	r3, [r3, #20]
 8008032:	4313      	orrs	r3, r2
 8008034:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008036:	683b      	ldr	r3, [r7, #0]
 8008038:	689a      	ldr	r2, [r3, #8]
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800803e:	683b      	ldr	r3, [r7, #0]
 8008040:	681a      	ldr	r2, [r3, #0]
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	4a0e      	ldr	r2, [pc, #56]	@ (8008084 <TIM_Base_SetConfig+0x120>)
 800804a:	4293      	cmp	r3, r2
 800804c:	d003      	beq.n	8008056 <TIM_Base_SetConfig+0xf2>
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	4a10      	ldr	r2, [pc, #64]	@ (8008094 <TIM_Base_SetConfig+0x130>)
 8008052:	4293      	cmp	r3, r2
 8008054:	d103      	bne.n	800805e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008056:	683b      	ldr	r3, [r7, #0]
 8008058:	691a      	ldr	r2, [r3, #16]
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	f043 0204 	orr.w	r2, r3, #4
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	2201      	movs	r2, #1
 800806e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	68fa      	ldr	r2, [r7, #12]
 8008074:	601a      	str	r2, [r3, #0]
}
 8008076:	bf00      	nop
 8008078:	3714      	adds	r7, #20
 800807a:	46bd      	mov	sp, r7
 800807c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008080:	4770      	bx	lr
 8008082:	bf00      	nop
 8008084:	40010000 	.word	0x40010000
 8008088:	40000400 	.word	0x40000400
 800808c:	40000800 	.word	0x40000800
 8008090:	40000c00 	.word	0x40000c00
 8008094:	40010400 	.word	0x40010400
 8008098:	40014000 	.word	0x40014000
 800809c:	40014400 	.word	0x40014400
 80080a0:	40014800 	.word	0x40014800
 80080a4:	40001800 	.word	0x40001800
 80080a8:	40001c00 	.word	0x40001c00
 80080ac:	40002000 	.word	0x40002000

080080b0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80080b0:	b480      	push	{r7}
 80080b2:	b087      	sub	sp, #28
 80080b4:	af00      	add	r7, sp, #0
 80080b6:	6078      	str	r0, [r7, #4]
 80080b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	6a1b      	ldr	r3, [r3, #32]
 80080be:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	6a1b      	ldr	r3, [r3, #32]
 80080c4:	f023 0201 	bic.w	r2, r3, #1
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	685b      	ldr	r3, [r3, #4]
 80080d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	699b      	ldr	r3, [r3, #24]
 80080d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80080de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	f023 0303 	bic.w	r3, r3, #3
 80080e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80080e8:	683b      	ldr	r3, [r7, #0]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	68fa      	ldr	r2, [r7, #12]
 80080ee:	4313      	orrs	r3, r2
 80080f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80080f2:	697b      	ldr	r3, [r7, #20]
 80080f4:	f023 0302 	bic.w	r3, r3, #2
 80080f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80080fa:	683b      	ldr	r3, [r7, #0]
 80080fc:	689b      	ldr	r3, [r3, #8]
 80080fe:	697a      	ldr	r2, [r7, #20]
 8008100:	4313      	orrs	r3, r2
 8008102:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	4a20      	ldr	r2, [pc, #128]	@ (8008188 <TIM_OC1_SetConfig+0xd8>)
 8008108:	4293      	cmp	r3, r2
 800810a:	d003      	beq.n	8008114 <TIM_OC1_SetConfig+0x64>
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	4a1f      	ldr	r2, [pc, #124]	@ (800818c <TIM_OC1_SetConfig+0xdc>)
 8008110:	4293      	cmp	r3, r2
 8008112:	d10c      	bne.n	800812e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008114:	697b      	ldr	r3, [r7, #20]
 8008116:	f023 0308 	bic.w	r3, r3, #8
 800811a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800811c:	683b      	ldr	r3, [r7, #0]
 800811e:	68db      	ldr	r3, [r3, #12]
 8008120:	697a      	ldr	r2, [r7, #20]
 8008122:	4313      	orrs	r3, r2
 8008124:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008126:	697b      	ldr	r3, [r7, #20]
 8008128:	f023 0304 	bic.w	r3, r3, #4
 800812c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	4a15      	ldr	r2, [pc, #84]	@ (8008188 <TIM_OC1_SetConfig+0xd8>)
 8008132:	4293      	cmp	r3, r2
 8008134:	d003      	beq.n	800813e <TIM_OC1_SetConfig+0x8e>
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	4a14      	ldr	r2, [pc, #80]	@ (800818c <TIM_OC1_SetConfig+0xdc>)
 800813a:	4293      	cmp	r3, r2
 800813c:	d111      	bne.n	8008162 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800813e:	693b      	ldr	r3, [r7, #16]
 8008140:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008144:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008146:	693b      	ldr	r3, [r7, #16]
 8008148:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800814c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800814e:	683b      	ldr	r3, [r7, #0]
 8008150:	695b      	ldr	r3, [r3, #20]
 8008152:	693a      	ldr	r2, [r7, #16]
 8008154:	4313      	orrs	r3, r2
 8008156:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008158:	683b      	ldr	r3, [r7, #0]
 800815a:	699b      	ldr	r3, [r3, #24]
 800815c:	693a      	ldr	r2, [r7, #16]
 800815e:	4313      	orrs	r3, r2
 8008160:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	693a      	ldr	r2, [r7, #16]
 8008166:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	68fa      	ldr	r2, [r7, #12]
 800816c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800816e:	683b      	ldr	r3, [r7, #0]
 8008170:	685a      	ldr	r2, [r3, #4]
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	697a      	ldr	r2, [r7, #20]
 800817a:	621a      	str	r2, [r3, #32]
}
 800817c:	bf00      	nop
 800817e:	371c      	adds	r7, #28
 8008180:	46bd      	mov	sp, r7
 8008182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008186:	4770      	bx	lr
 8008188:	40010000 	.word	0x40010000
 800818c:	40010400 	.word	0x40010400

08008190 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008190:	b480      	push	{r7}
 8008192:	b087      	sub	sp, #28
 8008194:	af00      	add	r7, sp, #0
 8008196:	6078      	str	r0, [r7, #4]
 8008198:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	6a1b      	ldr	r3, [r3, #32]
 800819e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	6a1b      	ldr	r3, [r3, #32]
 80081a4:	f023 0210 	bic.w	r2, r3, #16
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	685b      	ldr	r3, [r3, #4]
 80081b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	699b      	ldr	r3, [r3, #24]
 80081b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80081be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80081c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80081c8:	683b      	ldr	r3, [r7, #0]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	021b      	lsls	r3, r3, #8
 80081ce:	68fa      	ldr	r2, [r7, #12]
 80081d0:	4313      	orrs	r3, r2
 80081d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80081d4:	697b      	ldr	r3, [r7, #20]
 80081d6:	f023 0320 	bic.w	r3, r3, #32
 80081da:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80081dc:	683b      	ldr	r3, [r7, #0]
 80081de:	689b      	ldr	r3, [r3, #8]
 80081e0:	011b      	lsls	r3, r3, #4
 80081e2:	697a      	ldr	r2, [r7, #20]
 80081e4:	4313      	orrs	r3, r2
 80081e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	4a22      	ldr	r2, [pc, #136]	@ (8008274 <TIM_OC2_SetConfig+0xe4>)
 80081ec:	4293      	cmp	r3, r2
 80081ee:	d003      	beq.n	80081f8 <TIM_OC2_SetConfig+0x68>
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	4a21      	ldr	r2, [pc, #132]	@ (8008278 <TIM_OC2_SetConfig+0xe8>)
 80081f4:	4293      	cmp	r3, r2
 80081f6:	d10d      	bne.n	8008214 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80081f8:	697b      	ldr	r3, [r7, #20]
 80081fa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80081fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008200:	683b      	ldr	r3, [r7, #0]
 8008202:	68db      	ldr	r3, [r3, #12]
 8008204:	011b      	lsls	r3, r3, #4
 8008206:	697a      	ldr	r2, [r7, #20]
 8008208:	4313      	orrs	r3, r2
 800820a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800820c:	697b      	ldr	r3, [r7, #20]
 800820e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008212:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	4a17      	ldr	r2, [pc, #92]	@ (8008274 <TIM_OC2_SetConfig+0xe4>)
 8008218:	4293      	cmp	r3, r2
 800821a:	d003      	beq.n	8008224 <TIM_OC2_SetConfig+0x94>
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	4a16      	ldr	r2, [pc, #88]	@ (8008278 <TIM_OC2_SetConfig+0xe8>)
 8008220:	4293      	cmp	r3, r2
 8008222:	d113      	bne.n	800824c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008224:	693b      	ldr	r3, [r7, #16]
 8008226:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800822a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800822c:	693b      	ldr	r3, [r7, #16]
 800822e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008232:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008234:	683b      	ldr	r3, [r7, #0]
 8008236:	695b      	ldr	r3, [r3, #20]
 8008238:	009b      	lsls	r3, r3, #2
 800823a:	693a      	ldr	r2, [r7, #16]
 800823c:	4313      	orrs	r3, r2
 800823e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008240:	683b      	ldr	r3, [r7, #0]
 8008242:	699b      	ldr	r3, [r3, #24]
 8008244:	009b      	lsls	r3, r3, #2
 8008246:	693a      	ldr	r2, [r7, #16]
 8008248:	4313      	orrs	r3, r2
 800824a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	693a      	ldr	r2, [r7, #16]
 8008250:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	68fa      	ldr	r2, [r7, #12]
 8008256:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008258:	683b      	ldr	r3, [r7, #0]
 800825a:	685a      	ldr	r2, [r3, #4]
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	697a      	ldr	r2, [r7, #20]
 8008264:	621a      	str	r2, [r3, #32]
}
 8008266:	bf00      	nop
 8008268:	371c      	adds	r7, #28
 800826a:	46bd      	mov	sp, r7
 800826c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008270:	4770      	bx	lr
 8008272:	bf00      	nop
 8008274:	40010000 	.word	0x40010000
 8008278:	40010400 	.word	0x40010400

0800827c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800827c:	b480      	push	{r7}
 800827e:	b087      	sub	sp, #28
 8008280:	af00      	add	r7, sp, #0
 8008282:	6078      	str	r0, [r7, #4]
 8008284:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	6a1b      	ldr	r3, [r3, #32]
 800828a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	6a1b      	ldr	r3, [r3, #32]
 8008290:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	685b      	ldr	r3, [r3, #4]
 800829c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	69db      	ldr	r3, [r3, #28]
 80082a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80082aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	f023 0303 	bic.w	r3, r3, #3
 80082b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80082b4:	683b      	ldr	r3, [r7, #0]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	68fa      	ldr	r2, [r7, #12]
 80082ba:	4313      	orrs	r3, r2
 80082bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80082be:	697b      	ldr	r3, [r7, #20]
 80082c0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80082c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80082c6:	683b      	ldr	r3, [r7, #0]
 80082c8:	689b      	ldr	r3, [r3, #8]
 80082ca:	021b      	lsls	r3, r3, #8
 80082cc:	697a      	ldr	r2, [r7, #20]
 80082ce:	4313      	orrs	r3, r2
 80082d0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	4a21      	ldr	r2, [pc, #132]	@ (800835c <TIM_OC3_SetConfig+0xe0>)
 80082d6:	4293      	cmp	r3, r2
 80082d8:	d003      	beq.n	80082e2 <TIM_OC3_SetConfig+0x66>
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	4a20      	ldr	r2, [pc, #128]	@ (8008360 <TIM_OC3_SetConfig+0xe4>)
 80082de:	4293      	cmp	r3, r2
 80082e0:	d10d      	bne.n	80082fe <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80082e2:	697b      	ldr	r3, [r7, #20]
 80082e4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80082e8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80082ea:	683b      	ldr	r3, [r7, #0]
 80082ec:	68db      	ldr	r3, [r3, #12]
 80082ee:	021b      	lsls	r3, r3, #8
 80082f0:	697a      	ldr	r2, [r7, #20]
 80082f2:	4313      	orrs	r3, r2
 80082f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80082f6:	697b      	ldr	r3, [r7, #20]
 80082f8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80082fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	4a16      	ldr	r2, [pc, #88]	@ (800835c <TIM_OC3_SetConfig+0xe0>)
 8008302:	4293      	cmp	r3, r2
 8008304:	d003      	beq.n	800830e <TIM_OC3_SetConfig+0x92>
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	4a15      	ldr	r2, [pc, #84]	@ (8008360 <TIM_OC3_SetConfig+0xe4>)
 800830a:	4293      	cmp	r3, r2
 800830c:	d113      	bne.n	8008336 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800830e:	693b      	ldr	r3, [r7, #16]
 8008310:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008314:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008316:	693b      	ldr	r3, [r7, #16]
 8008318:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800831c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800831e:	683b      	ldr	r3, [r7, #0]
 8008320:	695b      	ldr	r3, [r3, #20]
 8008322:	011b      	lsls	r3, r3, #4
 8008324:	693a      	ldr	r2, [r7, #16]
 8008326:	4313      	orrs	r3, r2
 8008328:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800832a:	683b      	ldr	r3, [r7, #0]
 800832c:	699b      	ldr	r3, [r3, #24]
 800832e:	011b      	lsls	r3, r3, #4
 8008330:	693a      	ldr	r2, [r7, #16]
 8008332:	4313      	orrs	r3, r2
 8008334:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	693a      	ldr	r2, [r7, #16]
 800833a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	68fa      	ldr	r2, [r7, #12]
 8008340:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008342:	683b      	ldr	r3, [r7, #0]
 8008344:	685a      	ldr	r2, [r3, #4]
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	697a      	ldr	r2, [r7, #20]
 800834e:	621a      	str	r2, [r3, #32]
}
 8008350:	bf00      	nop
 8008352:	371c      	adds	r7, #28
 8008354:	46bd      	mov	sp, r7
 8008356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800835a:	4770      	bx	lr
 800835c:	40010000 	.word	0x40010000
 8008360:	40010400 	.word	0x40010400

08008364 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008364:	b480      	push	{r7}
 8008366:	b087      	sub	sp, #28
 8008368:	af00      	add	r7, sp, #0
 800836a:	6078      	str	r0, [r7, #4]
 800836c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	6a1b      	ldr	r3, [r3, #32]
 8008372:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	6a1b      	ldr	r3, [r3, #32]
 8008378:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	685b      	ldr	r3, [r3, #4]
 8008384:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	69db      	ldr	r3, [r3, #28]
 800838a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008392:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800839a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800839c:	683b      	ldr	r3, [r7, #0]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	021b      	lsls	r3, r3, #8
 80083a2:	68fa      	ldr	r2, [r7, #12]
 80083a4:	4313      	orrs	r3, r2
 80083a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80083a8:	693b      	ldr	r3, [r7, #16]
 80083aa:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80083ae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80083b0:	683b      	ldr	r3, [r7, #0]
 80083b2:	689b      	ldr	r3, [r3, #8]
 80083b4:	031b      	lsls	r3, r3, #12
 80083b6:	693a      	ldr	r2, [r7, #16]
 80083b8:	4313      	orrs	r3, r2
 80083ba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	4a12      	ldr	r2, [pc, #72]	@ (8008408 <TIM_OC4_SetConfig+0xa4>)
 80083c0:	4293      	cmp	r3, r2
 80083c2:	d003      	beq.n	80083cc <TIM_OC4_SetConfig+0x68>
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	4a11      	ldr	r2, [pc, #68]	@ (800840c <TIM_OC4_SetConfig+0xa8>)
 80083c8:	4293      	cmp	r3, r2
 80083ca:	d109      	bne.n	80083e0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80083cc:	697b      	ldr	r3, [r7, #20]
 80083ce:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80083d2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80083d4:	683b      	ldr	r3, [r7, #0]
 80083d6:	695b      	ldr	r3, [r3, #20]
 80083d8:	019b      	lsls	r3, r3, #6
 80083da:	697a      	ldr	r2, [r7, #20]
 80083dc:	4313      	orrs	r3, r2
 80083de:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	697a      	ldr	r2, [r7, #20]
 80083e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	68fa      	ldr	r2, [r7, #12]
 80083ea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80083ec:	683b      	ldr	r3, [r7, #0]
 80083ee:	685a      	ldr	r2, [r3, #4]
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	693a      	ldr	r2, [r7, #16]
 80083f8:	621a      	str	r2, [r3, #32]
}
 80083fa:	bf00      	nop
 80083fc:	371c      	adds	r7, #28
 80083fe:	46bd      	mov	sp, r7
 8008400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008404:	4770      	bx	lr
 8008406:	bf00      	nop
 8008408:	40010000 	.word	0x40010000
 800840c:	40010400 	.word	0x40010400

08008410 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008410:	b480      	push	{r7}
 8008412:	b087      	sub	sp, #28
 8008414:	af00      	add	r7, sp, #0
 8008416:	60f8      	str	r0, [r7, #12]
 8008418:	60b9      	str	r1, [r7, #8]
 800841a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	6a1b      	ldr	r3, [r3, #32]
 8008420:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	6a1b      	ldr	r3, [r3, #32]
 8008426:	f023 0201 	bic.w	r2, r3, #1
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	699b      	ldr	r3, [r3, #24]
 8008432:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008434:	693b      	ldr	r3, [r7, #16]
 8008436:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800843a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	011b      	lsls	r3, r3, #4
 8008440:	693a      	ldr	r2, [r7, #16]
 8008442:	4313      	orrs	r3, r2
 8008444:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008446:	697b      	ldr	r3, [r7, #20]
 8008448:	f023 030a 	bic.w	r3, r3, #10
 800844c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800844e:	697a      	ldr	r2, [r7, #20]
 8008450:	68bb      	ldr	r3, [r7, #8]
 8008452:	4313      	orrs	r3, r2
 8008454:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	693a      	ldr	r2, [r7, #16]
 800845a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	697a      	ldr	r2, [r7, #20]
 8008460:	621a      	str	r2, [r3, #32]
}
 8008462:	bf00      	nop
 8008464:	371c      	adds	r7, #28
 8008466:	46bd      	mov	sp, r7
 8008468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800846c:	4770      	bx	lr

0800846e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800846e:	b480      	push	{r7}
 8008470:	b087      	sub	sp, #28
 8008472:	af00      	add	r7, sp, #0
 8008474:	60f8      	str	r0, [r7, #12]
 8008476:	60b9      	str	r1, [r7, #8]
 8008478:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	6a1b      	ldr	r3, [r3, #32]
 800847e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	6a1b      	ldr	r3, [r3, #32]
 8008484:	f023 0210 	bic.w	r2, r3, #16
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	699b      	ldr	r3, [r3, #24]
 8008490:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008492:	693b      	ldr	r3, [r7, #16]
 8008494:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008498:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	031b      	lsls	r3, r3, #12
 800849e:	693a      	ldr	r2, [r7, #16]
 80084a0:	4313      	orrs	r3, r2
 80084a2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80084a4:	697b      	ldr	r3, [r7, #20]
 80084a6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80084aa:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80084ac:	68bb      	ldr	r3, [r7, #8]
 80084ae:	011b      	lsls	r3, r3, #4
 80084b0:	697a      	ldr	r2, [r7, #20]
 80084b2:	4313      	orrs	r3, r2
 80084b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	693a      	ldr	r2, [r7, #16]
 80084ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	697a      	ldr	r2, [r7, #20]
 80084c0:	621a      	str	r2, [r3, #32]
}
 80084c2:	bf00      	nop
 80084c4:	371c      	adds	r7, #28
 80084c6:	46bd      	mov	sp, r7
 80084c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084cc:	4770      	bx	lr

080084ce <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80084ce:	b480      	push	{r7}
 80084d0:	b085      	sub	sp, #20
 80084d2:	af00      	add	r7, sp, #0
 80084d4:	6078      	str	r0, [r7, #4]
 80084d6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	689b      	ldr	r3, [r3, #8]
 80084dc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80084e4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80084e6:	683a      	ldr	r2, [r7, #0]
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	4313      	orrs	r3, r2
 80084ec:	f043 0307 	orr.w	r3, r3, #7
 80084f0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	68fa      	ldr	r2, [r7, #12]
 80084f6:	609a      	str	r2, [r3, #8]
}
 80084f8:	bf00      	nop
 80084fa:	3714      	adds	r7, #20
 80084fc:	46bd      	mov	sp, r7
 80084fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008502:	4770      	bx	lr

08008504 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008504:	b480      	push	{r7}
 8008506:	b087      	sub	sp, #28
 8008508:	af00      	add	r7, sp, #0
 800850a:	60f8      	str	r0, [r7, #12]
 800850c:	60b9      	str	r1, [r7, #8]
 800850e:	607a      	str	r2, [r7, #4]
 8008510:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	689b      	ldr	r3, [r3, #8]
 8008516:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008518:	697b      	ldr	r3, [r7, #20]
 800851a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800851e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008520:	683b      	ldr	r3, [r7, #0]
 8008522:	021a      	lsls	r2, r3, #8
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	431a      	orrs	r2, r3
 8008528:	68bb      	ldr	r3, [r7, #8]
 800852a:	4313      	orrs	r3, r2
 800852c:	697a      	ldr	r2, [r7, #20]
 800852e:	4313      	orrs	r3, r2
 8008530:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	697a      	ldr	r2, [r7, #20]
 8008536:	609a      	str	r2, [r3, #8]
}
 8008538:	bf00      	nop
 800853a:	371c      	adds	r7, #28
 800853c:	46bd      	mov	sp, r7
 800853e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008542:	4770      	bx	lr

08008544 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008544:	b480      	push	{r7}
 8008546:	b087      	sub	sp, #28
 8008548:	af00      	add	r7, sp, #0
 800854a:	60f8      	str	r0, [r7, #12]
 800854c:	60b9      	str	r1, [r7, #8]
 800854e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008550:	68bb      	ldr	r3, [r7, #8]
 8008552:	f003 031f 	and.w	r3, r3, #31
 8008556:	2201      	movs	r2, #1
 8008558:	fa02 f303 	lsl.w	r3, r2, r3
 800855c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	6a1a      	ldr	r2, [r3, #32]
 8008562:	697b      	ldr	r3, [r7, #20]
 8008564:	43db      	mvns	r3, r3
 8008566:	401a      	ands	r2, r3
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	6a1a      	ldr	r2, [r3, #32]
 8008570:	68bb      	ldr	r3, [r7, #8]
 8008572:	f003 031f 	and.w	r3, r3, #31
 8008576:	6879      	ldr	r1, [r7, #4]
 8008578:	fa01 f303 	lsl.w	r3, r1, r3
 800857c:	431a      	orrs	r2, r3
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	621a      	str	r2, [r3, #32]
}
 8008582:	bf00      	nop
 8008584:	371c      	adds	r7, #28
 8008586:	46bd      	mov	sp, r7
 8008588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800858c:	4770      	bx	lr
	...

08008590 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008590:	b480      	push	{r7}
 8008592:	b085      	sub	sp, #20
 8008594:	af00      	add	r7, sp, #0
 8008596:	6078      	str	r0, [r7, #4]
 8008598:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80085a0:	2b01      	cmp	r3, #1
 80085a2:	d101      	bne.n	80085a8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80085a4:	2302      	movs	r3, #2
 80085a6:	e05a      	b.n	800865e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	2201      	movs	r2, #1
 80085ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	2202      	movs	r2, #2
 80085b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	685b      	ldr	r3, [r3, #4]
 80085be:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	689b      	ldr	r3, [r3, #8]
 80085c6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80085ce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80085d0:	683b      	ldr	r3, [r7, #0]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	68fa      	ldr	r2, [r7, #12]
 80085d6:	4313      	orrs	r3, r2
 80085d8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	68fa      	ldr	r2, [r7, #12]
 80085e0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	4a21      	ldr	r2, [pc, #132]	@ (800866c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80085e8:	4293      	cmp	r3, r2
 80085ea:	d022      	beq.n	8008632 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80085f4:	d01d      	beq.n	8008632 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	4a1d      	ldr	r2, [pc, #116]	@ (8008670 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80085fc:	4293      	cmp	r3, r2
 80085fe:	d018      	beq.n	8008632 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	4a1b      	ldr	r2, [pc, #108]	@ (8008674 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008606:	4293      	cmp	r3, r2
 8008608:	d013      	beq.n	8008632 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	4a1a      	ldr	r2, [pc, #104]	@ (8008678 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008610:	4293      	cmp	r3, r2
 8008612:	d00e      	beq.n	8008632 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	4a18      	ldr	r2, [pc, #96]	@ (800867c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800861a:	4293      	cmp	r3, r2
 800861c:	d009      	beq.n	8008632 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	4a17      	ldr	r2, [pc, #92]	@ (8008680 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008624:	4293      	cmp	r3, r2
 8008626:	d004      	beq.n	8008632 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	4a15      	ldr	r2, [pc, #84]	@ (8008684 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800862e:	4293      	cmp	r3, r2
 8008630:	d10c      	bne.n	800864c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008632:	68bb      	ldr	r3, [r7, #8]
 8008634:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008638:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800863a:	683b      	ldr	r3, [r7, #0]
 800863c:	685b      	ldr	r3, [r3, #4]
 800863e:	68ba      	ldr	r2, [r7, #8]
 8008640:	4313      	orrs	r3, r2
 8008642:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	68ba      	ldr	r2, [r7, #8]
 800864a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	2201      	movs	r2, #1
 8008650:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	2200      	movs	r2, #0
 8008658:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800865c:	2300      	movs	r3, #0
}
 800865e:	4618      	mov	r0, r3
 8008660:	3714      	adds	r7, #20
 8008662:	46bd      	mov	sp, r7
 8008664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008668:	4770      	bx	lr
 800866a:	bf00      	nop
 800866c:	40010000 	.word	0x40010000
 8008670:	40000400 	.word	0x40000400
 8008674:	40000800 	.word	0x40000800
 8008678:	40000c00 	.word	0x40000c00
 800867c:	40010400 	.word	0x40010400
 8008680:	40014000 	.word	0x40014000
 8008684:	40001800 	.word	0x40001800

08008688 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008688:	b480      	push	{r7}
 800868a:	b085      	sub	sp, #20
 800868c:	af00      	add	r7, sp, #0
 800868e:	6078      	str	r0, [r7, #4]
 8008690:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008692:	2300      	movs	r3, #0
 8008694:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800869c:	2b01      	cmp	r3, #1
 800869e:	d101      	bne.n	80086a4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80086a0:	2302      	movs	r3, #2
 80086a2:	e03d      	b.n	8008720 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	2201      	movs	r2, #1
 80086a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80086b2:	683b      	ldr	r3, [r7, #0]
 80086b4:	68db      	ldr	r3, [r3, #12]
 80086b6:	4313      	orrs	r3, r2
 80086b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80086c0:	683b      	ldr	r3, [r7, #0]
 80086c2:	689b      	ldr	r3, [r3, #8]
 80086c4:	4313      	orrs	r3, r2
 80086c6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80086ce:	683b      	ldr	r3, [r7, #0]
 80086d0:	685b      	ldr	r3, [r3, #4]
 80086d2:	4313      	orrs	r3, r2
 80086d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80086dc:	683b      	ldr	r3, [r7, #0]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	4313      	orrs	r3, r2
 80086e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80086ea:	683b      	ldr	r3, [r7, #0]
 80086ec:	691b      	ldr	r3, [r3, #16]
 80086ee:	4313      	orrs	r3, r2
 80086f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80086f8:	683b      	ldr	r3, [r7, #0]
 80086fa:	695b      	ldr	r3, [r3, #20]
 80086fc:	4313      	orrs	r3, r2
 80086fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8008706:	683b      	ldr	r3, [r7, #0]
 8008708:	69db      	ldr	r3, [r3, #28]
 800870a:	4313      	orrs	r3, r2
 800870c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	68fa      	ldr	r2, [r7, #12]
 8008714:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	2200      	movs	r2, #0
 800871a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800871e:	2300      	movs	r3, #0
}
 8008720:	4618      	mov	r0, r3
 8008722:	3714      	adds	r7, #20
 8008724:	46bd      	mov	sp, r7
 8008726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800872a:	4770      	bx	lr

0800872c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800872c:	b480      	push	{r7}
 800872e:	b083      	sub	sp, #12
 8008730:	af00      	add	r7, sp, #0
 8008732:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008734:	bf00      	nop
 8008736:	370c      	adds	r7, #12
 8008738:	46bd      	mov	sp, r7
 800873a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800873e:	4770      	bx	lr

08008740 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008740:	b480      	push	{r7}
 8008742:	b083      	sub	sp, #12
 8008744:	af00      	add	r7, sp, #0
 8008746:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008748:	bf00      	nop
 800874a:	370c      	adds	r7, #12
 800874c:	46bd      	mov	sp, r7
 800874e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008752:	4770      	bx	lr

08008754 <__cvt>:
 8008754:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008758:	ec57 6b10 	vmov	r6, r7, d0
 800875c:	2f00      	cmp	r7, #0
 800875e:	460c      	mov	r4, r1
 8008760:	4619      	mov	r1, r3
 8008762:	463b      	mov	r3, r7
 8008764:	bfbb      	ittet	lt
 8008766:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800876a:	461f      	movlt	r7, r3
 800876c:	2300      	movge	r3, #0
 800876e:	232d      	movlt	r3, #45	@ 0x2d
 8008770:	700b      	strb	r3, [r1, #0]
 8008772:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008774:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8008778:	4691      	mov	r9, r2
 800877a:	f023 0820 	bic.w	r8, r3, #32
 800877e:	bfbc      	itt	lt
 8008780:	4632      	movlt	r2, r6
 8008782:	4616      	movlt	r6, r2
 8008784:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008788:	d005      	beq.n	8008796 <__cvt+0x42>
 800878a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800878e:	d100      	bne.n	8008792 <__cvt+0x3e>
 8008790:	3401      	adds	r4, #1
 8008792:	2102      	movs	r1, #2
 8008794:	e000      	b.n	8008798 <__cvt+0x44>
 8008796:	2103      	movs	r1, #3
 8008798:	ab03      	add	r3, sp, #12
 800879a:	9301      	str	r3, [sp, #4]
 800879c:	ab02      	add	r3, sp, #8
 800879e:	9300      	str	r3, [sp, #0]
 80087a0:	ec47 6b10 	vmov	d0, r6, r7
 80087a4:	4653      	mov	r3, sl
 80087a6:	4622      	mov	r2, r4
 80087a8:	f000 ff0e 	bl	80095c8 <_dtoa_r>
 80087ac:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80087b0:	4605      	mov	r5, r0
 80087b2:	d119      	bne.n	80087e8 <__cvt+0x94>
 80087b4:	f019 0f01 	tst.w	r9, #1
 80087b8:	d00e      	beq.n	80087d8 <__cvt+0x84>
 80087ba:	eb00 0904 	add.w	r9, r0, r4
 80087be:	2200      	movs	r2, #0
 80087c0:	2300      	movs	r3, #0
 80087c2:	4630      	mov	r0, r6
 80087c4:	4639      	mov	r1, r7
 80087c6:	f7f8 f97f 	bl	8000ac8 <__aeabi_dcmpeq>
 80087ca:	b108      	cbz	r0, 80087d0 <__cvt+0x7c>
 80087cc:	f8cd 900c 	str.w	r9, [sp, #12]
 80087d0:	2230      	movs	r2, #48	@ 0x30
 80087d2:	9b03      	ldr	r3, [sp, #12]
 80087d4:	454b      	cmp	r3, r9
 80087d6:	d31e      	bcc.n	8008816 <__cvt+0xc2>
 80087d8:	9b03      	ldr	r3, [sp, #12]
 80087da:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80087dc:	1b5b      	subs	r3, r3, r5
 80087de:	4628      	mov	r0, r5
 80087e0:	6013      	str	r3, [r2, #0]
 80087e2:	b004      	add	sp, #16
 80087e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80087e8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80087ec:	eb00 0904 	add.w	r9, r0, r4
 80087f0:	d1e5      	bne.n	80087be <__cvt+0x6a>
 80087f2:	7803      	ldrb	r3, [r0, #0]
 80087f4:	2b30      	cmp	r3, #48	@ 0x30
 80087f6:	d10a      	bne.n	800880e <__cvt+0xba>
 80087f8:	2200      	movs	r2, #0
 80087fa:	2300      	movs	r3, #0
 80087fc:	4630      	mov	r0, r6
 80087fe:	4639      	mov	r1, r7
 8008800:	f7f8 f962 	bl	8000ac8 <__aeabi_dcmpeq>
 8008804:	b918      	cbnz	r0, 800880e <__cvt+0xba>
 8008806:	f1c4 0401 	rsb	r4, r4, #1
 800880a:	f8ca 4000 	str.w	r4, [sl]
 800880e:	f8da 3000 	ldr.w	r3, [sl]
 8008812:	4499      	add	r9, r3
 8008814:	e7d3      	b.n	80087be <__cvt+0x6a>
 8008816:	1c59      	adds	r1, r3, #1
 8008818:	9103      	str	r1, [sp, #12]
 800881a:	701a      	strb	r2, [r3, #0]
 800881c:	e7d9      	b.n	80087d2 <__cvt+0x7e>

0800881e <__exponent>:
 800881e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008820:	2900      	cmp	r1, #0
 8008822:	bfba      	itte	lt
 8008824:	4249      	neglt	r1, r1
 8008826:	232d      	movlt	r3, #45	@ 0x2d
 8008828:	232b      	movge	r3, #43	@ 0x2b
 800882a:	2909      	cmp	r1, #9
 800882c:	7002      	strb	r2, [r0, #0]
 800882e:	7043      	strb	r3, [r0, #1]
 8008830:	dd29      	ble.n	8008886 <__exponent+0x68>
 8008832:	f10d 0307 	add.w	r3, sp, #7
 8008836:	461d      	mov	r5, r3
 8008838:	270a      	movs	r7, #10
 800883a:	461a      	mov	r2, r3
 800883c:	fbb1 f6f7 	udiv	r6, r1, r7
 8008840:	fb07 1416 	mls	r4, r7, r6, r1
 8008844:	3430      	adds	r4, #48	@ 0x30
 8008846:	f802 4c01 	strb.w	r4, [r2, #-1]
 800884a:	460c      	mov	r4, r1
 800884c:	2c63      	cmp	r4, #99	@ 0x63
 800884e:	f103 33ff 	add.w	r3, r3, #4294967295
 8008852:	4631      	mov	r1, r6
 8008854:	dcf1      	bgt.n	800883a <__exponent+0x1c>
 8008856:	3130      	adds	r1, #48	@ 0x30
 8008858:	1e94      	subs	r4, r2, #2
 800885a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800885e:	1c41      	adds	r1, r0, #1
 8008860:	4623      	mov	r3, r4
 8008862:	42ab      	cmp	r3, r5
 8008864:	d30a      	bcc.n	800887c <__exponent+0x5e>
 8008866:	f10d 0309 	add.w	r3, sp, #9
 800886a:	1a9b      	subs	r3, r3, r2
 800886c:	42ac      	cmp	r4, r5
 800886e:	bf88      	it	hi
 8008870:	2300      	movhi	r3, #0
 8008872:	3302      	adds	r3, #2
 8008874:	4403      	add	r3, r0
 8008876:	1a18      	subs	r0, r3, r0
 8008878:	b003      	add	sp, #12
 800887a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800887c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008880:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008884:	e7ed      	b.n	8008862 <__exponent+0x44>
 8008886:	2330      	movs	r3, #48	@ 0x30
 8008888:	3130      	adds	r1, #48	@ 0x30
 800888a:	7083      	strb	r3, [r0, #2]
 800888c:	70c1      	strb	r1, [r0, #3]
 800888e:	1d03      	adds	r3, r0, #4
 8008890:	e7f1      	b.n	8008876 <__exponent+0x58>
	...

08008894 <_printf_float>:
 8008894:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008898:	b08d      	sub	sp, #52	@ 0x34
 800889a:	460c      	mov	r4, r1
 800889c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80088a0:	4616      	mov	r6, r2
 80088a2:	461f      	mov	r7, r3
 80088a4:	4605      	mov	r5, r0
 80088a6:	f000 fd81 	bl	80093ac <_localeconv_r>
 80088aa:	6803      	ldr	r3, [r0, #0]
 80088ac:	9304      	str	r3, [sp, #16]
 80088ae:	4618      	mov	r0, r3
 80088b0:	f7f7 fcde 	bl	8000270 <strlen>
 80088b4:	2300      	movs	r3, #0
 80088b6:	930a      	str	r3, [sp, #40]	@ 0x28
 80088b8:	f8d8 3000 	ldr.w	r3, [r8]
 80088bc:	9005      	str	r0, [sp, #20]
 80088be:	3307      	adds	r3, #7
 80088c0:	f023 0307 	bic.w	r3, r3, #7
 80088c4:	f103 0208 	add.w	r2, r3, #8
 80088c8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80088cc:	f8d4 b000 	ldr.w	fp, [r4]
 80088d0:	f8c8 2000 	str.w	r2, [r8]
 80088d4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80088d8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80088dc:	9307      	str	r3, [sp, #28]
 80088de:	f8cd 8018 	str.w	r8, [sp, #24]
 80088e2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80088e6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80088ea:	4b9c      	ldr	r3, [pc, #624]	@ (8008b5c <_printf_float+0x2c8>)
 80088ec:	f04f 32ff 	mov.w	r2, #4294967295
 80088f0:	f7f8 f91c 	bl	8000b2c <__aeabi_dcmpun>
 80088f4:	bb70      	cbnz	r0, 8008954 <_printf_float+0xc0>
 80088f6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80088fa:	4b98      	ldr	r3, [pc, #608]	@ (8008b5c <_printf_float+0x2c8>)
 80088fc:	f04f 32ff 	mov.w	r2, #4294967295
 8008900:	f7f8 f8f6 	bl	8000af0 <__aeabi_dcmple>
 8008904:	bb30      	cbnz	r0, 8008954 <_printf_float+0xc0>
 8008906:	2200      	movs	r2, #0
 8008908:	2300      	movs	r3, #0
 800890a:	4640      	mov	r0, r8
 800890c:	4649      	mov	r1, r9
 800890e:	f7f8 f8e5 	bl	8000adc <__aeabi_dcmplt>
 8008912:	b110      	cbz	r0, 800891a <_printf_float+0x86>
 8008914:	232d      	movs	r3, #45	@ 0x2d
 8008916:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800891a:	4a91      	ldr	r2, [pc, #580]	@ (8008b60 <_printf_float+0x2cc>)
 800891c:	4b91      	ldr	r3, [pc, #580]	@ (8008b64 <_printf_float+0x2d0>)
 800891e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8008922:	bf8c      	ite	hi
 8008924:	4690      	movhi	r8, r2
 8008926:	4698      	movls	r8, r3
 8008928:	2303      	movs	r3, #3
 800892a:	6123      	str	r3, [r4, #16]
 800892c:	f02b 0304 	bic.w	r3, fp, #4
 8008930:	6023      	str	r3, [r4, #0]
 8008932:	f04f 0900 	mov.w	r9, #0
 8008936:	9700      	str	r7, [sp, #0]
 8008938:	4633      	mov	r3, r6
 800893a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800893c:	4621      	mov	r1, r4
 800893e:	4628      	mov	r0, r5
 8008940:	f000 f9d2 	bl	8008ce8 <_printf_common>
 8008944:	3001      	adds	r0, #1
 8008946:	f040 808d 	bne.w	8008a64 <_printf_float+0x1d0>
 800894a:	f04f 30ff 	mov.w	r0, #4294967295
 800894e:	b00d      	add	sp, #52	@ 0x34
 8008950:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008954:	4642      	mov	r2, r8
 8008956:	464b      	mov	r3, r9
 8008958:	4640      	mov	r0, r8
 800895a:	4649      	mov	r1, r9
 800895c:	f7f8 f8e6 	bl	8000b2c <__aeabi_dcmpun>
 8008960:	b140      	cbz	r0, 8008974 <_printf_float+0xe0>
 8008962:	464b      	mov	r3, r9
 8008964:	2b00      	cmp	r3, #0
 8008966:	bfbc      	itt	lt
 8008968:	232d      	movlt	r3, #45	@ 0x2d
 800896a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800896e:	4a7e      	ldr	r2, [pc, #504]	@ (8008b68 <_printf_float+0x2d4>)
 8008970:	4b7e      	ldr	r3, [pc, #504]	@ (8008b6c <_printf_float+0x2d8>)
 8008972:	e7d4      	b.n	800891e <_printf_float+0x8a>
 8008974:	6863      	ldr	r3, [r4, #4]
 8008976:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800897a:	9206      	str	r2, [sp, #24]
 800897c:	1c5a      	adds	r2, r3, #1
 800897e:	d13b      	bne.n	80089f8 <_printf_float+0x164>
 8008980:	2306      	movs	r3, #6
 8008982:	6063      	str	r3, [r4, #4]
 8008984:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8008988:	2300      	movs	r3, #0
 800898a:	6022      	str	r2, [r4, #0]
 800898c:	9303      	str	r3, [sp, #12]
 800898e:	ab0a      	add	r3, sp, #40	@ 0x28
 8008990:	e9cd a301 	strd	sl, r3, [sp, #4]
 8008994:	ab09      	add	r3, sp, #36	@ 0x24
 8008996:	9300      	str	r3, [sp, #0]
 8008998:	6861      	ldr	r1, [r4, #4]
 800899a:	ec49 8b10 	vmov	d0, r8, r9
 800899e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80089a2:	4628      	mov	r0, r5
 80089a4:	f7ff fed6 	bl	8008754 <__cvt>
 80089a8:	9b06      	ldr	r3, [sp, #24]
 80089aa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80089ac:	2b47      	cmp	r3, #71	@ 0x47
 80089ae:	4680      	mov	r8, r0
 80089b0:	d129      	bne.n	8008a06 <_printf_float+0x172>
 80089b2:	1cc8      	adds	r0, r1, #3
 80089b4:	db02      	blt.n	80089bc <_printf_float+0x128>
 80089b6:	6863      	ldr	r3, [r4, #4]
 80089b8:	4299      	cmp	r1, r3
 80089ba:	dd41      	ble.n	8008a40 <_printf_float+0x1ac>
 80089bc:	f1aa 0a02 	sub.w	sl, sl, #2
 80089c0:	fa5f fa8a 	uxtb.w	sl, sl
 80089c4:	3901      	subs	r1, #1
 80089c6:	4652      	mov	r2, sl
 80089c8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80089cc:	9109      	str	r1, [sp, #36]	@ 0x24
 80089ce:	f7ff ff26 	bl	800881e <__exponent>
 80089d2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80089d4:	1813      	adds	r3, r2, r0
 80089d6:	2a01      	cmp	r2, #1
 80089d8:	4681      	mov	r9, r0
 80089da:	6123      	str	r3, [r4, #16]
 80089dc:	dc02      	bgt.n	80089e4 <_printf_float+0x150>
 80089de:	6822      	ldr	r2, [r4, #0]
 80089e0:	07d2      	lsls	r2, r2, #31
 80089e2:	d501      	bpl.n	80089e8 <_printf_float+0x154>
 80089e4:	3301      	adds	r3, #1
 80089e6:	6123      	str	r3, [r4, #16]
 80089e8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d0a2      	beq.n	8008936 <_printf_float+0xa2>
 80089f0:	232d      	movs	r3, #45	@ 0x2d
 80089f2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80089f6:	e79e      	b.n	8008936 <_printf_float+0xa2>
 80089f8:	9a06      	ldr	r2, [sp, #24]
 80089fa:	2a47      	cmp	r2, #71	@ 0x47
 80089fc:	d1c2      	bne.n	8008984 <_printf_float+0xf0>
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d1c0      	bne.n	8008984 <_printf_float+0xf0>
 8008a02:	2301      	movs	r3, #1
 8008a04:	e7bd      	b.n	8008982 <_printf_float+0xee>
 8008a06:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008a0a:	d9db      	bls.n	80089c4 <_printf_float+0x130>
 8008a0c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008a10:	d118      	bne.n	8008a44 <_printf_float+0x1b0>
 8008a12:	2900      	cmp	r1, #0
 8008a14:	6863      	ldr	r3, [r4, #4]
 8008a16:	dd0b      	ble.n	8008a30 <_printf_float+0x19c>
 8008a18:	6121      	str	r1, [r4, #16]
 8008a1a:	b913      	cbnz	r3, 8008a22 <_printf_float+0x18e>
 8008a1c:	6822      	ldr	r2, [r4, #0]
 8008a1e:	07d0      	lsls	r0, r2, #31
 8008a20:	d502      	bpl.n	8008a28 <_printf_float+0x194>
 8008a22:	3301      	adds	r3, #1
 8008a24:	440b      	add	r3, r1
 8008a26:	6123      	str	r3, [r4, #16]
 8008a28:	65a1      	str	r1, [r4, #88]	@ 0x58
 8008a2a:	f04f 0900 	mov.w	r9, #0
 8008a2e:	e7db      	b.n	80089e8 <_printf_float+0x154>
 8008a30:	b913      	cbnz	r3, 8008a38 <_printf_float+0x1a4>
 8008a32:	6822      	ldr	r2, [r4, #0]
 8008a34:	07d2      	lsls	r2, r2, #31
 8008a36:	d501      	bpl.n	8008a3c <_printf_float+0x1a8>
 8008a38:	3302      	adds	r3, #2
 8008a3a:	e7f4      	b.n	8008a26 <_printf_float+0x192>
 8008a3c:	2301      	movs	r3, #1
 8008a3e:	e7f2      	b.n	8008a26 <_printf_float+0x192>
 8008a40:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008a44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008a46:	4299      	cmp	r1, r3
 8008a48:	db05      	blt.n	8008a56 <_printf_float+0x1c2>
 8008a4a:	6823      	ldr	r3, [r4, #0]
 8008a4c:	6121      	str	r1, [r4, #16]
 8008a4e:	07d8      	lsls	r0, r3, #31
 8008a50:	d5ea      	bpl.n	8008a28 <_printf_float+0x194>
 8008a52:	1c4b      	adds	r3, r1, #1
 8008a54:	e7e7      	b.n	8008a26 <_printf_float+0x192>
 8008a56:	2900      	cmp	r1, #0
 8008a58:	bfd4      	ite	le
 8008a5a:	f1c1 0202 	rsble	r2, r1, #2
 8008a5e:	2201      	movgt	r2, #1
 8008a60:	4413      	add	r3, r2
 8008a62:	e7e0      	b.n	8008a26 <_printf_float+0x192>
 8008a64:	6823      	ldr	r3, [r4, #0]
 8008a66:	055a      	lsls	r2, r3, #21
 8008a68:	d407      	bmi.n	8008a7a <_printf_float+0x1e6>
 8008a6a:	6923      	ldr	r3, [r4, #16]
 8008a6c:	4642      	mov	r2, r8
 8008a6e:	4631      	mov	r1, r6
 8008a70:	4628      	mov	r0, r5
 8008a72:	47b8      	blx	r7
 8008a74:	3001      	adds	r0, #1
 8008a76:	d12b      	bne.n	8008ad0 <_printf_float+0x23c>
 8008a78:	e767      	b.n	800894a <_printf_float+0xb6>
 8008a7a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008a7e:	f240 80dd 	bls.w	8008c3c <_printf_float+0x3a8>
 8008a82:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008a86:	2200      	movs	r2, #0
 8008a88:	2300      	movs	r3, #0
 8008a8a:	f7f8 f81d 	bl	8000ac8 <__aeabi_dcmpeq>
 8008a8e:	2800      	cmp	r0, #0
 8008a90:	d033      	beq.n	8008afa <_printf_float+0x266>
 8008a92:	4a37      	ldr	r2, [pc, #220]	@ (8008b70 <_printf_float+0x2dc>)
 8008a94:	2301      	movs	r3, #1
 8008a96:	4631      	mov	r1, r6
 8008a98:	4628      	mov	r0, r5
 8008a9a:	47b8      	blx	r7
 8008a9c:	3001      	adds	r0, #1
 8008a9e:	f43f af54 	beq.w	800894a <_printf_float+0xb6>
 8008aa2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8008aa6:	4543      	cmp	r3, r8
 8008aa8:	db02      	blt.n	8008ab0 <_printf_float+0x21c>
 8008aaa:	6823      	ldr	r3, [r4, #0]
 8008aac:	07d8      	lsls	r0, r3, #31
 8008aae:	d50f      	bpl.n	8008ad0 <_printf_float+0x23c>
 8008ab0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008ab4:	4631      	mov	r1, r6
 8008ab6:	4628      	mov	r0, r5
 8008ab8:	47b8      	blx	r7
 8008aba:	3001      	adds	r0, #1
 8008abc:	f43f af45 	beq.w	800894a <_printf_float+0xb6>
 8008ac0:	f04f 0900 	mov.w	r9, #0
 8008ac4:	f108 38ff 	add.w	r8, r8, #4294967295
 8008ac8:	f104 0a1a 	add.w	sl, r4, #26
 8008acc:	45c8      	cmp	r8, r9
 8008ace:	dc09      	bgt.n	8008ae4 <_printf_float+0x250>
 8008ad0:	6823      	ldr	r3, [r4, #0]
 8008ad2:	079b      	lsls	r3, r3, #30
 8008ad4:	f100 8103 	bmi.w	8008cde <_printf_float+0x44a>
 8008ad8:	68e0      	ldr	r0, [r4, #12]
 8008ada:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008adc:	4298      	cmp	r0, r3
 8008ade:	bfb8      	it	lt
 8008ae0:	4618      	movlt	r0, r3
 8008ae2:	e734      	b.n	800894e <_printf_float+0xba>
 8008ae4:	2301      	movs	r3, #1
 8008ae6:	4652      	mov	r2, sl
 8008ae8:	4631      	mov	r1, r6
 8008aea:	4628      	mov	r0, r5
 8008aec:	47b8      	blx	r7
 8008aee:	3001      	adds	r0, #1
 8008af0:	f43f af2b 	beq.w	800894a <_printf_float+0xb6>
 8008af4:	f109 0901 	add.w	r9, r9, #1
 8008af8:	e7e8      	b.n	8008acc <_printf_float+0x238>
 8008afa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	dc39      	bgt.n	8008b74 <_printf_float+0x2e0>
 8008b00:	4a1b      	ldr	r2, [pc, #108]	@ (8008b70 <_printf_float+0x2dc>)
 8008b02:	2301      	movs	r3, #1
 8008b04:	4631      	mov	r1, r6
 8008b06:	4628      	mov	r0, r5
 8008b08:	47b8      	blx	r7
 8008b0a:	3001      	adds	r0, #1
 8008b0c:	f43f af1d 	beq.w	800894a <_printf_float+0xb6>
 8008b10:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008b14:	ea59 0303 	orrs.w	r3, r9, r3
 8008b18:	d102      	bne.n	8008b20 <_printf_float+0x28c>
 8008b1a:	6823      	ldr	r3, [r4, #0]
 8008b1c:	07d9      	lsls	r1, r3, #31
 8008b1e:	d5d7      	bpl.n	8008ad0 <_printf_float+0x23c>
 8008b20:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008b24:	4631      	mov	r1, r6
 8008b26:	4628      	mov	r0, r5
 8008b28:	47b8      	blx	r7
 8008b2a:	3001      	adds	r0, #1
 8008b2c:	f43f af0d 	beq.w	800894a <_printf_float+0xb6>
 8008b30:	f04f 0a00 	mov.w	sl, #0
 8008b34:	f104 0b1a 	add.w	fp, r4, #26
 8008b38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b3a:	425b      	negs	r3, r3
 8008b3c:	4553      	cmp	r3, sl
 8008b3e:	dc01      	bgt.n	8008b44 <_printf_float+0x2b0>
 8008b40:	464b      	mov	r3, r9
 8008b42:	e793      	b.n	8008a6c <_printf_float+0x1d8>
 8008b44:	2301      	movs	r3, #1
 8008b46:	465a      	mov	r2, fp
 8008b48:	4631      	mov	r1, r6
 8008b4a:	4628      	mov	r0, r5
 8008b4c:	47b8      	blx	r7
 8008b4e:	3001      	adds	r0, #1
 8008b50:	f43f aefb 	beq.w	800894a <_printf_float+0xb6>
 8008b54:	f10a 0a01 	add.w	sl, sl, #1
 8008b58:	e7ee      	b.n	8008b38 <_printf_float+0x2a4>
 8008b5a:	bf00      	nop
 8008b5c:	7fefffff 	.word	0x7fefffff
 8008b60:	0800beec 	.word	0x0800beec
 8008b64:	0800bee8 	.word	0x0800bee8
 8008b68:	0800bef4 	.word	0x0800bef4
 8008b6c:	0800bef0 	.word	0x0800bef0
 8008b70:	0800bef8 	.word	0x0800bef8
 8008b74:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008b76:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008b7a:	4553      	cmp	r3, sl
 8008b7c:	bfa8      	it	ge
 8008b7e:	4653      	movge	r3, sl
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	4699      	mov	r9, r3
 8008b84:	dc36      	bgt.n	8008bf4 <_printf_float+0x360>
 8008b86:	f04f 0b00 	mov.w	fp, #0
 8008b8a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008b8e:	f104 021a 	add.w	r2, r4, #26
 8008b92:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008b94:	9306      	str	r3, [sp, #24]
 8008b96:	eba3 0309 	sub.w	r3, r3, r9
 8008b9a:	455b      	cmp	r3, fp
 8008b9c:	dc31      	bgt.n	8008c02 <_printf_float+0x36e>
 8008b9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ba0:	459a      	cmp	sl, r3
 8008ba2:	dc3a      	bgt.n	8008c1a <_printf_float+0x386>
 8008ba4:	6823      	ldr	r3, [r4, #0]
 8008ba6:	07da      	lsls	r2, r3, #31
 8008ba8:	d437      	bmi.n	8008c1a <_printf_float+0x386>
 8008baa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008bac:	ebaa 0903 	sub.w	r9, sl, r3
 8008bb0:	9b06      	ldr	r3, [sp, #24]
 8008bb2:	ebaa 0303 	sub.w	r3, sl, r3
 8008bb6:	4599      	cmp	r9, r3
 8008bb8:	bfa8      	it	ge
 8008bba:	4699      	movge	r9, r3
 8008bbc:	f1b9 0f00 	cmp.w	r9, #0
 8008bc0:	dc33      	bgt.n	8008c2a <_printf_float+0x396>
 8008bc2:	f04f 0800 	mov.w	r8, #0
 8008bc6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008bca:	f104 0b1a 	add.w	fp, r4, #26
 8008bce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008bd0:	ebaa 0303 	sub.w	r3, sl, r3
 8008bd4:	eba3 0309 	sub.w	r3, r3, r9
 8008bd8:	4543      	cmp	r3, r8
 8008bda:	f77f af79 	ble.w	8008ad0 <_printf_float+0x23c>
 8008bde:	2301      	movs	r3, #1
 8008be0:	465a      	mov	r2, fp
 8008be2:	4631      	mov	r1, r6
 8008be4:	4628      	mov	r0, r5
 8008be6:	47b8      	blx	r7
 8008be8:	3001      	adds	r0, #1
 8008bea:	f43f aeae 	beq.w	800894a <_printf_float+0xb6>
 8008bee:	f108 0801 	add.w	r8, r8, #1
 8008bf2:	e7ec      	b.n	8008bce <_printf_float+0x33a>
 8008bf4:	4642      	mov	r2, r8
 8008bf6:	4631      	mov	r1, r6
 8008bf8:	4628      	mov	r0, r5
 8008bfa:	47b8      	blx	r7
 8008bfc:	3001      	adds	r0, #1
 8008bfe:	d1c2      	bne.n	8008b86 <_printf_float+0x2f2>
 8008c00:	e6a3      	b.n	800894a <_printf_float+0xb6>
 8008c02:	2301      	movs	r3, #1
 8008c04:	4631      	mov	r1, r6
 8008c06:	4628      	mov	r0, r5
 8008c08:	9206      	str	r2, [sp, #24]
 8008c0a:	47b8      	blx	r7
 8008c0c:	3001      	adds	r0, #1
 8008c0e:	f43f ae9c 	beq.w	800894a <_printf_float+0xb6>
 8008c12:	9a06      	ldr	r2, [sp, #24]
 8008c14:	f10b 0b01 	add.w	fp, fp, #1
 8008c18:	e7bb      	b.n	8008b92 <_printf_float+0x2fe>
 8008c1a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008c1e:	4631      	mov	r1, r6
 8008c20:	4628      	mov	r0, r5
 8008c22:	47b8      	blx	r7
 8008c24:	3001      	adds	r0, #1
 8008c26:	d1c0      	bne.n	8008baa <_printf_float+0x316>
 8008c28:	e68f      	b.n	800894a <_printf_float+0xb6>
 8008c2a:	9a06      	ldr	r2, [sp, #24]
 8008c2c:	464b      	mov	r3, r9
 8008c2e:	4442      	add	r2, r8
 8008c30:	4631      	mov	r1, r6
 8008c32:	4628      	mov	r0, r5
 8008c34:	47b8      	blx	r7
 8008c36:	3001      	adds	r0, #1
 8008c38:	d1c3      	bne.n	8008bc2 <_printf_float+0x32e>
 8008c3a:	e686      	b.n	800894a <_printf_float+0xb6>
 8008c3c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008c40:	f1ba 0f01 	cmp.w	sl, #1
 8008c44:	dc01      	bgt.n	8008c4a <_printf_float+0x3b6>
 8008c46:	07db      	lsls	r3, r3, #31
 8008c48:	d536      	bpl.n	8008cb8 <_printf_float+0x424>
 8008c4a:	2301      	movs	r3, #1
 8008c4c:	4642      	mov	r2, r8
 8008c4e:	4631      	mov	r1, r6
 8008c50:	4628      	mov	r0, r5
 8008c52:	47b8      	blx	r7
 8008c54:	3001      	adds	r0, #1
 8008c56:	f43f ae78 	beq.w	800894a <_printf_float+0xb6>
 8008c5a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008c5e:	4631      	mov	r1, r6
 8008c60:	4628      	mov	r0, r5
 8008c62:	47b8      	blx	r7
 8008c64:	3001      	adds	r0, #1
 8008c66:	f43f ae70 	beq.w	800894a <_printf_float+0xb6>
 8008c6a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008c6e:	2200      	movs	r2, #0
 8008c70:	2300      	movs	r3, #0
 8008c72:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008c76:	f7f7 ff27 	bl	8000ac8 <__aeabi_dcmpeq>
 8008c7a:	b9c0      	cbnz	r0, 8008cae <_printf_float+0x41a>
 8008c7c:	4653      	mov	r3, sl
 8008c7e:	f108 0201 	add.w	r2, r8, #1
 8008c82:	4631      	mov	r1, r6
 8008c84:	4628      	mov	r0, r5
 8008c86:	47b8      	blx	r7
 8008c88:	3001      	adds	r0, #1
 8008c8a:	d10c      	bne.n	8008ca6 <_printf_float+0x412>
 8008c8c:	e65d      	b.n	800894a <_printf_float+0xb6>
 8008c8e:	2301      	movs	r3, #1
 8008c90:	465a      	mov	r2, fp
 8008c92:	4631      	mov	r1, r6
 8008c94:	4628      	mov	r0, r5
 8008c96:	47b8      	blx	r7
 8008c98:	3001      	adds	r0, #1
 8008c9a:	f43f ae56 	beq.w	800894a <_printf_float+0xb6>
 8008c9e:	f108 0801 	add.w	r8, r8, #1
 8008ca2:	45d0      	cmp	r8, sl
 8008ca4:	dbf3      	blt.n	8008c8e <_printf_float+0x3fa>
 8008ca6:	464b      	mov	r3, r9
 8008ca8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008cac:	e6df      	b.n	8008a6e <_printf_float+0x1da>
 8008cae:	f04f 0800 	mov.w	r8, #0
 8008cb2:	f104 0b1a 	add.w	fp, r4, #26
 8008cb6:	e7f4      	b.n	8008ca2 <_printf_float+0x40e>
 8008cb8:	2301      	movs	r3, #1
 8008cba:	4642      	mov	r2, r8
 8008cbc:	e7e1      	b.n	8008c82 <_printf_float+0x3ee>
 8008cbe:	2301      	movs	r3, #1
 8008cc0:	464a      	mov	r2, r9
 8008cc2:	4631      	mov	r1, r6
 8008cc4:	4628      	mov	r0, r5
 8008cc6:	47b8      	blx	r7
 8008cc8:	3001      	adds	r0, #1
 8008cca:	f43f ae3e 	beq.w	800894a <_printf_float+0xb6>
 8008cce:	f108 0801 	add.w	r8, r8, #1
 8008cd2:	68e3      	ldr	r3, [r4, #12]
 8008cd4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008cd6:	1a5b      	subs	r3, r3, r1
 8008cd8:	4543      	cmp	r3, r8
 8008cda:	dcf0      	bgt.n	8008cbe <_printf_float+0x42a>
 8008cdc:	e6fc      	b.n	8008ad8 <_printf_float+0x244>
 8008cde:	f04f 0800 	mov.w	r8, #0
 8008ce2:	f104 0919 	add.w	r9, r4, #25
 8008ce6:	e7f4      	b.n	8008cd2 <_printf_float+0x43e>

08008ce8 <_printf_common>:
 8008ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008cec:	4616      	mov	r6, r2
 8008cee:	4698      	mov	r8, r3
 8008cf0:	688a      	ldr	r2, [r1, #8]
 8008cf2:	690b      	ldr	r3, [r1, #16]
 8008cf4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008cf8:	4293      	cmp	r3, r2
 8008cfa:	bfb8      	it	lt
 8008cfc:	4613      	movlt	r3, r2
 8008cfe:	6033      	str	r3, [r6, #0]
 8008d00:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008d04:	4607      	mov	r7, r0
 8008d06:	460c      	mov	r4, r1
 8008d08:	b10a      	cbz	r2, 8008d0e <_printf_common+0x26>
 8008d0a:	3301      	adds	r3, #1
 8008d0c:	6033      	str	r3, [r6, #0]
 8008d0e:	6823      	ldr	r3, [r4, #0]
 8008d10:	0699      	lsls	r1, r3, #26
 8008d12:	bf42      	ittt	mi
 8008d14:	6833      	ldrmi	r3, [r6, #0]
 8008d16:	3302      	addmi	r3, #2
 8008d18:	6033      	strmi	r3, [r6, #0]
 8008d1a:	6825      	ldr	r5, [r4, #0]
 8008d1c:	f015 0506 	ands.w	r5, r5, #6
 8008d20:	d106      	bne.n	8008d30 <_printf_common+0x48>
 8008d22:	f104 0a19 	add.w	sl, r4, #25
 8008d26:	68e3      	ldr	r3, [r4, #12]
 8008d28:	6832      	ldr	r2, [r6, #0]
 8008d2a:	1a9b      	subs	r3, r3, r2
 8008d2c:	42ab      	cmp	r3, r5
 8008d2e:	dc26      	bgt.n	8008d7e <_printf_common+0x96>
 8008d30:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008d34:	6822      	ldr	r2, [r4, #0]
 8008d36:	3b00      	subs	r3, #0
 8008d38:	bf18      	it	ne
 8008d3a:	2301      	movne	r3, #1
 8008d3c:	0692      	lsls	r2, r2, #26
 8008d3e:	d42b      	bmi.n	8008d98 <_printf_common+0xb0>
 8008d40:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008d44:	4641      	mov	r1, r8
 8008d46:	4638      	mov	r0, r7
 8008d48:	47c8      	blx	r9
 8008d4a:	3001      	adds	r0, #1
 8008d4c:	d01e      	beq.n	8008d8c <_printf_common+0xa4>
 8008d4e:	6823      	ldr	r3, [r4, #0]
 8008d50:	6922      	ldr	r2, [r4, #16]
 8008d52:	f003 0306 	and.w	r3, r3, #6
 8008d56:	2b04      	cmp	r3, #4
 8008d58:	bf02      	ittt	eq
 8008d5a:	68e5      	ldreq	r5, [r4, #12]
 8008d5c:	6833      	ldreq	r3, [r6, #0]
 8008d5e:	1aed      	subeq	r5, r5, r3
 8008d60:	68a3      	ldr	r3, [r4, #8]
 8008d62:	bf0c      	ite	eq
 8008d64:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008d68:	2500      	movne	r5, #0
 8008d6a:	4293      	cmp	r3, r2
 8008d6c:	bfc4      	itt	gt
 8008d6e:	1a9b      	subgt	r3, r3, r2
 8008d70:	18ed      	addgt	r5, r5, r3
 8008d72:	2600      	movs	r6, #0
 8008d74:	341a      	adds	r4, #26
 8008d76:	42b5      	cmp	r5, r6
 8008d78:	d11a      	bne.n	8008db0 <_printf_common+0xc8>
 8008d7a:	2000      	movs	r0, #0
 8008d7c:	e008      	b.n	8008d90 <_printf_common+0xa8>
 8008d7e:	2301      	movs	r3, #1
 8008d80:	4652      	mov	r2, sl
 8008d82:	4641      	mov	r1, r8
 8008d84:	4638      	mov	r0, r7
 8008d86:	47c8      	blx	r9
 8008d88:	3001      	adds	r0, #1
 8008d8a:	d103      	bne.n	8008d94 <_printf_common+0xac>
 8008d8c:	f04f 30ff 	mov.w	r0, #4294967295
 8008d90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d94:	3501      	adds	r5, #1
 8008d96:	e7c6      	b.n	8008d26 <_printf_common+0x3e>
 8008d98:	18e1      	adds	r1, r4, r3
 8008d9a:	1c5a      	adds	r2, r3, #1
 8008d9c:	2030      	movs	r0, #48	@ 0x30
 8008d9e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008da2:	4422      	add	r2, r4
 8008da4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008da8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008dac:	3302      	adds	r3, #2
 8008dae:	e7c7      	b.n	8008d40 <_printf_common+0x58>
 8008db0:	2301      	movs	r3, #1
 8008db2:	4622      	mov	r2, r4
 8008db4:	4641      	mov	r1, r8
 8008db6:	4638      	mov	r0, r7
 8008db8:	47c8      	blx	r9
 8008dba:	3001      	adds	r0, #1
 8008dbc:	d0e6      	beq.n	8008d8c <_printf_common+0xa4>
 8008dbe:	3601      	adds	r6, #1
 8008dc0:	e7d9      	b.n	8008d76 <_printf_common+0x8e>
	...

08008dc4 <_printf_i>:
 8008dc4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008dc8:	7e0f      	ldrb	r7, [r1, #24]
 8008dca:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008dcc:	2f78      	cmp	r7, #120	@ 0x78
 8008dce:	4691      	mov	r9, r2
 8008dd0:	4680      	mov	r8, r0
 8008dd2:	460c      	mov	r4, r1
 8008dd4:	469a      	mov	sl, r3
 8008dd6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008dda:	d807      	bhi.n	8008dec <_printf_i+0x28>
 8008ddc:	2f62      	cmp	r7, #98	@ 0x62
 8008dde:	d80a      	bhi.n	8008df6 <_printf_i+0x32>
 8008de0:	2f00      	cmp	r7, #0
 8008de2:	f000 80d1 	beq.w	8008f88 <_printf_i+0x1c4>
 8008de6:	2f58      	cmp	r7, #88	@ 0x58
 8008de8:	f000 80b8 	beq.w	8008f5c <_printf_i+0x198>
 8008dec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008df0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008df4:	e03a      	b.n	8008e6c <_printf_i+0xa8>
 8008df6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008dfa:	2b15      	cmp	r3, #21
 8008dfc:	d8f6      	bhi.n	8008dec <_printf_i+0x28>
 8008dfe:	a101      	add	r1, pc, #4	@ (adr r1, 8008e04 <_printf_i+0x40>)
 8008e00:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008e04:	08008e5d 	.word	0x08008e5d
 8008e08:	08008e71 	.word	0x08008e71
 8008e0c:	08008ded 	.word	0x08008ded
 8008e10:	08008ded 	.word	0x08008ded
 8008e14:	08008ded 	.word	0x08008ded
 8008e18:	08008ded 	.word	0x08008ded
 8008e1c:	08008e71 	.word	0x08008e71
 8008e20:	08008ded 	.word	0x08008ded
 8008e24:	08008ded 	.word	0x08008ded
 8008e28:	08008ded 	.word	0x08008ded
 8008e2c:	08008ded 	.word	0x08008ded
 8008e30:	08008f6f 	.word	0x08008f6f
 8008e34:	08008e9b 	.word	0x08008e9b
 8008e38:	08008f29 	.word	0x08008f29
 8008e3c:	08008ded 	.word	0x08008ded
 8008e40:	08008ded 	.word	0x08008ded
 8008e44:	08008f91 	.word	0x08008f91
 8008e48:	08008ded 	.word	0x08008ded
 8008e4c:	08008e9b 	.word	0x08008e9b
 8008e50:	08008ded 	.word	0x08008ded
 8008e54:	08008ded 	.word	0x08008ded
 8008e58:	08008f31 	.word	0x08008f31
 8008e5c:	6833      	ldr	r3, [r6, #0]
 8008e5e:	1d1a      	adds	r2, r3, #4
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	6032      	str	r2, [r6, #0]
 8008e64:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008e68:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008e6c:	2301      	movs	r3, #1
 8008e6e:	e09c      	b.n	8008faa <_printf_i+0x1e6>
 8008e70:	6833      	ldr	r3, [r6, #0]
 8008e72:	6820      	ldr	r0, [r4, #0]
 8008e74:	1d19      	adds	r1, r3, #4
 8008e76:	6031      	str	r1, [r6, #0]
 8008e78:	0606      	lsls	r6, r0, #24
 8008e7a:	d501      	bpl.n	8008e80 <_printf_i+0xbc>
 8008e7c:	681d      	ldr	r5, [r3, #0]
 8008e7e:	e003      	b.n	8008e88 <_printf_i+0xc4>
 8008e80:	0645      	lsls	r5, r0, #25
 8008e82:	d5fb      	bpl.n	8008e7c <_printf_i+0xb8>
 8008e84:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008e88:	2d00      	cmp	r5, #0
 8008e8a:	da03      	bge.n	8008e94 <_printf_i+0xd0>
 8008e8c:	232d      	movs	r3, #45	@ 0x2d
 8008e8e:	426d      	negs	r5, r5
 8008e90:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008e94:	4858      	ldr	r0, [pc, #352]	@ (8008ff8 <_printf_i+0x234>)
 8008e96:	230a      	movs	r3, #10
 8008e98:	e011      	b.n	8008ebe <_printf_i+0xfa>
 8008e9a:	6821      	ldr	r1, [r4, #0]
 8008e9c:	6833      	ldr	r3, [r6, #0]
 8008e9e:	0608      	lsls	r0, r1, #24
 8008ea0:	f853 5b04 	ldr.w	r5, [r3], #4
 8008ea4:	d402      	bmi.n	8008eac <_printf_i+0xe8>
 8008ea6:	0649      	lsls	r1, r1, #25
 8008ea8:	bf48      	it	mi
 8008eaa:	b2ad      	uxthmi	r5, r5
 8008eac:	2f6f      	cmp	r7, #111	@ 0x6f
 8008eae:	4852      	ldr	r0, [pc, #328]	@ (8008ff8 <_printf_i+0x234>)
 8008eb0:	6033      	str	r3, [r6, #0]
 8008eb2:	bf14      	ite	ne
 8008eb4:	230a      	movne	r3, #10
 8008eb6:	2308      	moveq	r3, #8
 8008eb8:	2100      	movs	r1, #0
 8008eba:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008ebe:	6866      	ldr	r6, [r4, #4]
 8008ec0:	60a6      	str	r6, [r4, #8]
 8008ec2:	2e00      	cmp	r6, #0
 8008ec4:	db05      	blt.n	8008ed2 <_printf_i+0x10e>
 8008ec6:	6821      	ldr	r1, [r4, #0]
 8008ec8:	432e      	orrs	r6, r5
 8008eca:	f021 0104 	bic.w	r1, r1, #4
 8008ece:	6021      	str	r1, [r4, #0]
 8008ed0:	d04b      	beq.n	8008f6a <_printf_i+0x1a6>
 8008ed2:	4616      	mov	r6, r2
 8008ed4:	fbb5 f1f3 	udiv	r1, r5, r3
 8008ed8:	fb03 5711 	mls	r7, r3, r1, r5
 8008edc:	5dc7      	ldrb	r7, [r0, r7]
 8008ede:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008ee2:	462f      	mov	r7, r5
 8008ee4:	42bb      	cmp	r3, r7
 8008ee6:	460d      	mov	r5, r1
 8008ee8:	d9f4      	bls.n	8008ed4 <_printf_i+0x110>
 8008eea:	2b08      	cmp	r3, #8
 8008eec:	d10b      	bne.n	8008f06 <_printf_i+0x142>
 8008eee:	6823      	ldr	r3, [r4, #0]
 8008ef0:	07df      	lsls	r7, r3, #31
 8008ef2:	d508      	bpl.n	8008f06 <_printf_i+0x142>
 8008ef4:	6923      	ldr	r3, [r4, #16]
 8008ef6:	6861      	ldr	r1, [r4, #4]
 8008ef8:	4299      	cmp	r1, r3
 8008efa:	bfde      	ittt	le
 8008efc:	2330      	movle	r3, #48	@ 0x30
 8008efe:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008f02:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008f06:	1b92      	subs	r2, r2, r6
 8008f08:	6122      	str	r2, [r4, #16]
 8008f0a:	f8cd a000 	str.w	sl, [sp]
 8008f0e:	464b      	mov	r3, r9
 8008f10:	aa03      	add	r2, sp, #12
 8008f12:	4621      	mov	r1, r4
 8008f14:	4640      	mov	r0, r8
 8008f16:	f7ff fee7 	bl	8008ce8 <_printf_common>
 8008f1a:	3001      	adds	r0, #1
 8008f1c:	d14a      	bne.n	8008fb4 <_printf_i+0x1f0>
 8008f1e:	f04f 30ff 	mov.w	r0, #4294967295
 8008f22:	b004      	add	sp, #16
 8008f24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f28:	6823      	ldr	r3, [r4, #0]
 8008f2a:	f043 0320 	orr.w	r3, r3, #32
 8008f2e:	6023      	str	r3, [r4, #0]
 8008f30:	4832      	ldr	r0, [pc, #200]	@ (8008ffc <_printf_i+0x238>)
 8008f32:	2778      	movs	r7, #120	@ 0x78
 8008f34:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008f38:	6823      	ldr	r3, [r4, #0]
 8008f3a:	6831      	ldr	r1, [r6, #0]
 8008f3c:	061f      	lsls	r7, r3, #24
 8008f3e:	f851 5b04 	ldr.w	r5, [r1], #4
 8008f42:	d402      	bmi.n	8008f4a <_printf_i+0x186>
 8008f44:	065f      	lsls	r7, r3, #25
 8008f46:	bf48      	it	mi
 8008f48:	b2ad      	uxthmi	r5, r5
 8008f4a:	6031      	str	r1, [r6, #0]
 8008f4c:	07d9      	lsls	r1, r3, #31
 8008f4e:	bf44      	itt	mi
 8008f50:	f043 0320 	orrmi.w	r3, r3, #32
 8008f54:	6023      	strmi	r3, [r4, #0]
 8008f56:	b11d      	cbz	r5, 8008f60 <_printf_i+0x19c>
 8008f58:	2310      	movs	r3, #16
 8008f5a:	e7ad      	b.n	8008eb8 <_printf_i+0xf4>
 8008f5c:	4826      	ldr	r0, [pc, #152]	@ (8008ff8 <_printf_i+0x234>)
 8008f5e:	e7e9      	b.n	8008f34 <_printf_i+0x170>
 8008f60:	6823      	ldr	r3, [r4, #0]
 8008f62:	f023 0320 	bic.w	r3, r3, #32
 8008f66:	6023      	str	r3, [r4, #0]
 8008f68:	e7f6      	b.n	8008f58 <_printf_i+0x194>
 8008f6a:	4616      	mov	r6, r2
 8008f6c:	e7bd      	b.n	8008eea <_printf_i+0x126>
 8008f6e:	6833      	ldr	r3, [r6, #0]
 8008f70:	6825      	ldr	r5, [r4, #0]
 8008f72:	6961      	ldr	r1, [r4, #20]
 8008f74:	1d18      	adds	r0, r3, #4
 8008f76:	6030      	str	r0, [r6, #0]
 8008f78:	062e      	lsls	r6, r5, #24
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	d501      	bpl.n	8008f82 <_printf_i+0x1be>
 8008f7e:	6019      	str	r1, [r3, #0]
 8008f80:	e002      	b.n	8008f88 <_printf_i+0x1c4>
 8008f82:	0668      	lsls	r0, r5, #25
 8008f84:	d5fb      	bpl.n	8008f7e <_printf_i+0x1ba>
 8008f86:	8019      	strh	r1, [r3, #0]
 8008f88:	2300      	movs	r3, #0
 8008f8a:	6123      	str	r3, [r4, #16]
 8008f8c:	4616      	mov	r6, r2
 8008f8e:	e7bc      	b.n	8008f0a <_printf_i+0x146>
 8008f90:	6833      	ldr	r3, [r6, #0]
 8008f92:	1d1a      	adds	r2, r3, #4
 8008f94:	6032      	str	r2, [r6, #0]
 8008f96:	681e      	ldr	r6, [r3, #0]
 8008f98:	6862      	ldr	r2, [r4, #4]
 8008f9a:	2100      	movs	r1, #0
 8008f9c:	4630      	mov	r0, r6
 8008f9e:	f7f7 f917 	bl	80001d0 <memchr>
 8008fa2:	b108      	cbz	r0, 8008fa8 <_printf_i+0x1e4>
 8008fa4:	1b80      	subs	r0, r0, r6
 8008fa6:	6060      	str	r0, [r4, #4]
 8008fa8:	6863      	ldr	r3, [r4, #4]
 8008faa:	6123      	str	r3, [r4, #16]
 8008fac:	2300      	movs	r3, #0
 8008fae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008fb2:	e7aa      	b.n	8008f0a <_printf_i+0x146>
 8008fb4:	6923      	ldr	r3, [r4, #16]
 8008fb6:	4632      	mov	r2, r6
 8008fb8:	4649      	mov	r1, r9
 8008fba:	4640      	mov	r0, r8
 8008fbc:	47d0      	blx	sl
 8008fbe:	3001      	adds	r0, #1
 8008fc0:	d0ad      	beq.n	8008f1e <_printf_i+0x15a>
 8008fc2:	6823      	ldr	r3, [r4, #0]
 8008fc4:	079b      	lsls	r3, r3, #30
 8008fc6:	d413      	bmi.n	8008ff0 <_printf_i+0x22c>
 8008fc8:	68e0      	ldr	r0, [r4, #12]
 8008fca:	9b03      	ldr	r3, [sp, #12]
 8008fcc:	4298      	cmp	r0, r3
 8008fce:	bfb8      	it	lt
 8008fd0:	4618      	movlt	r0, r3
 8008fd2:	e7a6      	b.n	8008f22 <_printf_i+0x15e>
 8008fd4:	2301      	movs	r3, #1
 8008fd6:	4632      	mov	r2, r6
 8008fd8:	4649      	mov	r1, r9
 8008fda:	4640      	mov	r0, r8
 8008fdc:	47d0      	blx	sl
 8008fde:	3001      	adds	r0, #1
 8008fe0:	d09d      	beq.n	8008f1e <_printf_i+0x15a>
 8008fe2:	3501      	adds	r5, #1
 8008fe4:	68e3      	ldr	r3, [r4, #12]
 8008fe6:	9903      	ldr	r1, [sp, #12]
 8008fe8:	1a5b      	subs	r3, r3, r1
 8008fea:	42ab      	cmp	r3, r5
 8008fec:	dcf2      	bgt.n	8008fd4 <_printf_i+0x210>
 8008fee:	e7eb      	b.n	8008fc8 <_printf_i+0x204>
 8008ff0:	2500      	movs	r5, #0
 8008ff2:	f104 0619 	add.w	r6, r4, #25
 8008ff6:	e7f5      	b.n	8008fe4 <_printf_i+0x220>
 8008ff8:	0800befa 	.word	0x0800befa
 8008ffc:	0800bf0b 	.word	0x0800bf0b

08009000 <std>:
 8009000:	2300      	movs	r3, #0
 8009002:	b510      	push	{r4, lr}
 8009004:	4604      	mov	r4, r0
 8009006:	e9c0 3300 	strd	r3, r3, [r0]
 800900a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800900e:	6083      	str	r3, [r0, #8]
 8009010:	8181      	strh	r1, [r0, #12]
 8009012:	6643      	str	r3, [r0, #100]	@ 0x64
 8009014:	81c2      	strh	r2, [r0, #14]
 8009016:	6183      	str	r3, [r0, #24]
 8009018:	4619      	mov	r1, r3
 800901a:	2208      	movs	r2, #8
 800901c:	305c      	adds	r0, #92	@ 0x5c
 800901e:	f000 f9bd 	bl	800939c <memset>
 8009022:	4b0d      	ldr	r3, [pc, #52]	@ (8009058 <std+0x58>)
 8009024:	6263      	str	r3, [r4, #36]	@ 0x24
 8009026:	4b0d      	ldr	r3, [pc, #52]	@ (800905c <std+0x5c>)
 8009028:	62a3      	str	r3, [r4, #40]	@ 0x28
 800902a:	4b0d      	ldr	r3, [pc, #52]	@ (8009060 <std+0x60>)
 800902c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800902e:	4b0d      	ldr	r3, [pc, #52]	@ (8009064 <std+0x64>)
 8009030:	6323      	str	r3, [r4, #48]	@ 0x30
 8009032:	4b0d      	ldr	r3, [pc, #52]	@ (8009068 <std+0x68>)
 8009034:	6224      	str	r4, [r4, #32]
 8009036:	429c      	cmp	r4, r3
 8009038:	d006      	beq.n	8009048 <std+0x48>
 800903a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800903e:	4294      	cmp	r4, r2
 8009040:	d002      	beq.n	8009048 <std+0x48>
 8009042:	33d0      	adds	r3, #208	@ 0xd0
 8009044:	429c      	cmp	r4, r3
 8009046:	d105      	bne.n	8009054 <std+0x54>
 8009048:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800904c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009050:	f000 ba20 	b.w	8009494 <__retarget_lock_init_recursive>
 8009054:	bd10      	pop	{r4, pc}
 8009056:	bf00      	nop
 8009058:	080091ed 	.word	0x080091ed
 800905c:	0800920f 	.word	0x0800920f
 8009060:	08009247 	.word	0x08009247
 8009064:	0800926b 	.word	0x0800926b
 8009068:	20001bc4 	.word	0x20001bc4

0800906c <stdio_exit_handler>:
 800906c:	4a02      	ldr	r2, [pc, #8]	@ (8009078 <stdio_exit_handler+0xc>)
 800906e:	4903      	ldr	r1, [pc, #12]	@ (800907c <stdio_exit_handler+0x10>)
 8009070:	4803      	ldr	r0, [pc, #12]	@ (8009080 <stdio_exit_handler+0x14>)
 8009072:	f000 b869 	b.w	8009148 <_fwalk_sglue>
 8009076:	bf00      	nop
 8009078:	2000000c 	.word	0x2000000c
 800907c:	0800b099 	.word	0x0800b099
 8009080:	2000001c 	.word	0x2000001c

08009084 <cleanup_stdio>:
 8009084:	6841      	ldr	r1, [r0, #4]
 8009086:	4b0c      	ldr	r3, [pc, #48]	@ (80090b8 <cleanup_stdio+0x34>)
 8009088:	4299      	cmp	r1, r3
 800908a:	b510      	push	{r4, lr}
 800908c:	4604      	mov	r4, r0
 800908e:	d001      	beq.n	8009094 <cleanup_stdio+0x10>
 8009090:	f002 f802 	bl	800b098 <_fflush_r>
 8009094:	68a1      	ldr	r1, [r4, #8]
 8009096:	4b09      	ldr	r3, [pc, #36]	@ (80090bc <cleanup_stdio+0x38>)
 8009098:	4299      	cmp	r1, r3
 800909a:	d002      	beq.n	80090a2 <cleanup_stdio+0x1e>
 800909c:	4620      	mov	r0, r4
 800909e:	f001 fffb 	bl	800b098 <_fflush_r>
 80090a2:	68e1      	ldr	r1, [r4, #12]
 80090a4:	4b06      	ldr	r3, [pc, #24]	@ (80090c0 <cleanup_stdio+0x3c>)
 80090a6:	4299      	cmp	r1, r3
 80090a8:	d004      	beq.n	80090b4 <cleanup_stdio+0x30>
 80090aa:	4620      	mov	r0, r4
 80090ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80090b0:	f001 bff2 	b.w	800b098 <_fflush_r>
 80090b4:	bd10      	pop	{r4, pc}
 80090b6:	bf00      	nop
 80090b8:	20001bc4 	.word	0x20001bc4
 80090bc:	20001c2c 	.word	0x20001c2c
 80090c0:	20001c94 	.word	0x20001c94

080090c4 <global_stdio_init.part.0>:
 80090c4:	b510      	push	{r4, lr}
 80090c6:	4b0b      	ldr	r3, [pc, #44]	@ (80090f4 <global_stdio_init.part.0+0x30>)
 80090c8:	4c0b      	ldr	r4, [pc, #44]	@ (80090f8 <global_stdio_init.part.0+0x34>)
 80090ca:	4a0c      	ldr	r2, [pc, #48]	@ (80090fc <global_stdio_init.part.0+0x38>)
 80090cc:	601a      	str	r2, [r3, #0]
 80090ce:	4620      	mov	r0, r4
 80090d0:	2200      	movs	r2, #0
 80090d2:	2104      	movs	r1, #4
 80090d4:	f7ff ff94 	bl	8009000 <std>
 80090d8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80090dc:	2201      	movs	r2, #1
 80090de:	2109      	movs	r1, #9
 80090e0:	f7ff ff8e 	bl	8009000 <std>
 80090e4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80090e8:	2202      	movs	r2, #2
 80090ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80090ee:	2112      	movs	r1, #18
 80090f0:	f7ff bf86 	b.w	8009000 <std>
 80090f4:	20001cfc 	.word	0x20001cfc
 80090f8:	20001bc4 	.word	0x20001bc4
 80090fc:	0800906d 	.word	0x0800906d

08009100 <__sfp_lock_acquire>:
 8009100:	4801      	ldr	r0, [pc, #4]	@ (8009108 <__sfp_lock_acquire+0x8>)
 8009102:	f000 b9c8 	b.w	8009496 <__retarget_lock_acquire_recursive>
 8009106:	bf00      	nop
 8009108:	20001d05 	.word	0x20001d05

0800910c <__sfp_lock_release>:
 800910c:	4801      	ldr	r0, [pc, #4]	@ (8009114 <__sfp_lock_release+0x8>)
 800910e:	f000 b9c3 	b.w	8009498 <__retarget_lock_release_recursive>
 8009112:	bf00      	nop
 8009114:	20001d05 	.word	0x20001d05

08009118 <__sinit>:
 8009118:	b510      	push	{r4, lr}
 800911a:	4604      	mov	r4, r0
 800911c:	f7ff fff0 	bl	8009100 <__sfp_lock_acquire>
 8009120:	6a23      	ldr	r3, [r4, #32]
 8009122:	b11b      	cbz	r3, 800912c <__sinit+0x14>
 8009124:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009128:	f7ff bff0 	b.w	800910c <__sfp_lock_release>
 800912c:	4b04      	ldr	r3, [pc, #16]	@ (8009140 <__sinit+0x28>)
 800912e:	6223      	str	r3, [r4, #32]
 8009130:	4b04      	ldr	r3, [pc, #16]	@ (8009144 <__sinit+0x2c>)
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	2b00      	cmp	r3, #0
 8009136:	d1f5      	bne.n	8009124 <__sinit+0xc>
 8009138:	f7ff ffc4 	bl	80090c4 <global_stdio_init.part.0>
 800913c:	e7f2      	b.n	8009124 <__sinit+0xc>
 800913e:	bf00      	nop
 8009140:	08009085 	.word	0x08009085
 8009144:	20001cfc 	.word	0x20001cfc

08009148 <_fwalk_sglue>:
 8009148:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800914c:	4607      	mov	r7, r0
 800914e:	4688      	mov	r8, r1
 8009150:	4614      	mov	r4, r2
 8009152:	2600      	movs	r6, #0
 8009154:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009158:	f1b9 0901 	subs.w	r9, r9, #1
 800915c:	d505      	bpl.n	800916a <_fwalk_sglue+0x22>
 800915e:	6824      	ldr	r4, [r4, #0]
 8009160:	2c00      	cmp	r4, #0
 8009162:	d1f7      	bne.n	8009154 <_fwalk_sglue+0xc>
 8009164:	4630      	mov	r0, r6
 8009166:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800916a:	89ab      	ldrh	r3, [r5, #12]
 800916c:	2b01      	cmp	r3, #1
 800916e:	d907      	bls.n	8009180 <_fwalk_sglue+0x38>
 8009170:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009174:	3301      	adds	r3, #1
 8009176:	d003      	beq.n	8009180 <_fwalk_sglue+0x38>
 8009178:	4629      	mov	r1, r5
 800917a:	4638      	mov	r0, r7
 800917c:	47c0      	blx	r8
 800917e:	4306      	orrs	r6, r0
 8009180:	3568      	adds	r5, #104	@ 0x68
 8009182:	e7e9      	b.n	8009158 <_fwalk_sglue+0x10>

08009184 <iprintf>:
 8009184:	b40f      	push	{r0, r1, r2, r3}
 8009186:	b507      	push	{r0, r1, r2, lr}
 8009188:	4906      	ldr	r1, [pc, #24]	@ (80091a4 <iprintf+0x20>)
 800918a:	ab04      	add	r3, sp, #16
 800918c:	6808      	ldr	r0, [r1, #0]
 800918e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009192:	6881      	ldr	r1, [r0, #8]
 8009194:	9301      	str	r3, [sp, #4]
 8009196:	f001 fde3 	bl	800ad60 <_vfiprintf_r>
 800919a:	b003      	add	sp, #12
 800919c:	f85d eb04 	ldr.w	lr, [sp], #4
 80091a0:	b004      	add	sp, #16
 80091a2:	4770      	bx	lr
 80091a4:	20000018 	.word	0x20000018

080091a8 <siprintf>:
 80091a8:	b40e      	push	{r1, r2, r3}
 80091aa:	b510      	push	{r4, lr}
 80091ac:	b09d      	sub	sp, #116	@ 0x74
 80091ae:	ab1f      	add	r3, sp, #124	@ 0x7c
 80091b0:	9002      	str	r0, [sp, #8]
 80091b2:	9006      	str	r0, [sp, #24]
 80091b4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80091b8:	480a      	ldr	r0, [pc, #40]	@ (80091e4 <siprintf+0x3c>)
 80091ba:	9107      	str	r1, [sp, #28]
 80091bc:	9104      	str	r1, [sp, #16]
 80091be:	490a      	ldr	r1, [pc, #40]	@ (80091e8 <siprintf+0x40>)
 80091c0:	f853 2b04 	ldr.w	r2, [r3], #4
 80091c4:	9105      	str	r1, [sp, #20]
 80091c6:	2400      	movs	r4, #0
 80091c8:	a902      	add	r1, sp, #8
 80091ca:	6800      	ldr	r0, [r0, #0]
 80091cc:	9301      	str	r3, [sp, #4]
 80091ce:	941b      	str	r4, [sp, #108]	@ 0x6c
 80091d0:	f001 fca0 	bl	800ab14 <_svfiprintf_r>
 80091d4:	9b02      	ldr	r3, [sp, #8]
 80091d6:	701c      	strb	r4, [r3, #0]
 80091d8:	b01d      	add	sp, #116	@ 0x74
 80091da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80091de:	b003      	add	sp, #12
 80091e0:	4770      	bx	lr
 80091e2:	bf00      	nop
 80091e4:	20000018 	.word	0x20000018
 80091e8:	ffff0208 	.word	0xffff0208

080091ec <__sread>:
 80091ec:	b510      	push	{r4, lr}
 80091ee:	460c      	mov	r4, r1
 80091f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80091f4:	f000 f900 	bl	80093f8 <_read_r>
 80091f8:	2800      	cmp	r0, #0
 80091fa:	bfab      	itete	ge
 80091fc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80091fe:	89a3      	ldrhlt	r3, [r4, #12]
 8009200:	181b      	addge	r3, r3, r0
 8009202:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009206:	bfac      	ite	ge
 8009208:	6563      	strge	r3, [r4, #84]	@ 0x54
 800920a:	81a3      	strhlt	r3, [r4, #12]
 800920c:	bd10      	pop	{r4, pc}

0800920e <__swrite>:
 800920e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009212:	461f      	mov	r7, r3
 8009214:	898b      	ldrh	r3, [r1, #12]
 8009216:	05db      	lsls	r3, r3, #23
 8009218:	4605      	mov	r5, r0
 800921a:	460c      	mov	r4, r1
 800921c:	4616      	mov	r6, r2
 800921e:	d505      	bpl.n	800922c <__swrite+0x1e>
 8009220:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009224:	2302      	movs	r3, #2
 8009226:	2200      	movs	r2, #0
 8009228:	f000 f8d4 	bl	80093d4 <_lseek_r>
 800922c:	89a3      	ldrh	r3, [r4, #12]
 800922e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009232:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009236:	81a3      	strh	r3, [r4, #12]
 8009238:	4632      	mov	r2, r6
 800923a:	463b      	mov	r3, r7
 800923c:	4628      	mov	r0, r5
 800923e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009242:	f000 b8eb 	b.w	800941c <_write_r>

08009246 <__sseek>:
 8009246:	b510      	push	{r4, lr}
 8009248:	460c      	mov	r4, r1
 800924a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800924e:	f000 f8c1 	bl	80093d4 <_lseek_r>
 8009252:	1c43      	adds	r3, r0, #1
 8009254:	89a3      	ldrh	r3, [r4, #12]
 8009256:	bf15      	itete	ne
 8009258:	6560      	strne	r0, [r4, #84]	@ 0x54
 800925a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800925e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009262:	81a3      	strheq	r3, [r4, #12]
 8009264:	bf18      	it	ne
 8009266:	81a3      	strhne	r3, [r4, #12]
 8009268:	bd10      	pop	{r4, pc}

0800926a <__sclose>:
 800926a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800926e:	f000 b8a1 	b.w	80093b4 <_close_r>

08009272 <__swbuf_r>:
 8009272:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009274:	460e      	mov	r6, r1
 8009276:	4614      	mov	r4, r2
 8009278:	4605      	mov	r5, r0
 800927a:	b118      	cbz	r0, 8009284 <__swbuf_r+0x12>
 800927c:	6a03      	ldr	r3, [r0, #32]
 800927e:	b90b      	cbnz	r3, 8009284 <__swbuf_r+0x12>
 8009280:	f7ff ff4a 	bl	8009118 <__sinit>
 8009284:	69a3      	ldr	r3, [r4, #24]
 8009286:	60a3      	str	r3, [r4, #8]
 8009288:	89a3      	ldrh	r3, [r4, #12]
 800928a:	071a      	lsls	r2, r3, #28
 800928c:	d501      	bpl.n	8009292 <__swbuf_r+0x20>
 800928e:	6923      	ldr	r3, [r4, #16]
 8009290:	b943      	cbnz	r3, 80092a4 <__swbuf_r+0x32>
 8009292:	4621      	mov	r1, r4
 8009294:	4628      	mov	r0, r5
 8009296:	f000 f82b 	bl	80092f0 <__swsetup_r>
 800929a:	b118      	cbz	r0, 80092a4 <__swbuf_r+0x32>
 800929c:	f04f 37ff 	mov.w	r7, #4294967295
 80092a0:	4638      	mov	r0, r7
 80092a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80092a4:	6823      	ldr	r3, [r4, #0]
 80092a6:	6922      	ldr	r2, [r4, #16]
 80092a8:	1a98      	subs	r0, r3, r2
 80092aa:	6963      	ldr	r3, [r4, #20]
 80092ac:	b2f6      	uxtb	r6, r6
 80092ae:	4283      	cmp	r3, r0
 80092b0:	4637      	mov	r7, r6
 80092b2:	dc05      	bgt.n	80092c0 <__swbuf_r+0x4e>
 80092b4:	4621      	mov	r1, r4
 80092b6:	4628      	mov	r0, r5
 80092b8:	f001 feee 	bl	800b098 <_fflush_r>
 80092bc:	2800      	cmp	r0, #0
 80092be:	d1ed      	bne.n	800929c <__swbuf_r+0x2a>
 80092c0:	68a3      	ldr	r3, [r4, #8]
 80092c2:	3b01      	subs	r3, #1
 80092c4:	60a3      	str	r3, [r4, #8]
 80092c6:	6823      	ldr	r3, [r4, #0]
 80092c8:	1c5a      	adds	r2, r3, #1
 80092ca:	6022      	str	r2, [r4, #0]
 80092cc:	701e      	strb	r6, [r3, #0]
 80092ce:	6962      	ldr	r2, [r4, #20]
 80092d0:	1c43      	adds	r3, r0, #1
 80092d2:	429a      	cmp	r2, r3
 80092d4:	d004      	beq.n	80092e0 <__swbuf_r+0x6e>
 80092d6:	89a3      	ldrh	r3, [r4, #12]
 80092d8:	07db      	lsls	r3, r3, #31
 80092da:	d5e1      	bpl.n	80092a0 <__swbuf_r+0x2e>
 80092dc:	2e0a      	cmp	r6, #10
 80092de:	d1df      	bne.n	80092a0 <__swbuf_r+0x2e>
 80092e0:	4621      	mov	r1, r4
 80092e2:	4628      	mov	r0, r5
 80092e4:	f001 fed8 	bl	800b098 <_fflush_r>
 80092e8:	2800      	cmp	r0, #0
 80092ea:	d0d9      	beq.n	80092a0 <__swbuf_r+0x2e>
 80092ec:	e7d6      	b.n	800929c <__swbuf_r+0x2a>
	...

080092f0 <__swsetup_r>:
 80092f0:	b538      	push	{r3, r4, r5, lr}
 80092f2:	4b29      	ldr	r3, [pc, #164]	@ (8009398 <__swsetup_r+0xa8>)
 80092f4:	4605      	mov	r5, r0
 80092f6:	6818      	ldr	r0, [r3, #0]
 80092f8:	460c      	mov	r4, r1
 80092fa:	b118      	cbz	r0, 8009304 <__swsetup_r+0x14>
 80092fc:	6a03      	ldr	r3, [r0, #32]
 80092fe:	b90b      	cbnz	r3, 8009304 <__swsetup_r+0x14>
 8009300:	f7ff ff0a 	bl	8009118 <__sinit>
 8009304:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009308:	0719      	lsls	r1, r3, #28
 800930a:	d422      	bmi.n	8009352 <__swsetup_r+0x62>
 800930c:	06da      	lsls	r2, r3, #27
 800930e:	d407      	bmi.n	8009320 <__swsetup_r+0x30>
 8009310:	2209      	movs	r2, #9
 8009312:	602a      	str	r2, [r5, #0]
 8009314:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009318:	81a3      	strh	r3, [r4, #12]
 800931a:	f04f 30ff 	mov.w	r0, #4294967295
 800931e:	e033      	b.n	8009388 <__swsetup_r+0x98>
 8009320:	0758      	lsls	r0, r3, #29
 8009322:	d512      	bpl.n	800934a <__swsetup_r+0x5a>
 8009324:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009326:	b141      	cbz	r1, 800933a <__swsetup_r+0x4a>
 8009328:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800932c:	4299      	cmp	r1, r3
 800932e:	d002      	beq.n	8009336 <__swsetup_r+0x46>
 8009330:	4628      	mov	r0, r5
 8009332:	f000 ff19 	bl	800a168 <_free_r>
 8009336:	2300      	movs	r3, #0
 8009338:	6363      	str	r3, [r4, #52]	@ 0x34
 800933a:	89a3      	ldrh	r3, [r4, #12]
 800933c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009340:	81a3      	strh	r3, [r4, #12]
 8009342:	2300      	movs	r3, #0
 8009344:	6063      	str	r3, [r4, #4]
 8009346:	6923      	ldr	r3, [r4, #16]
 8009348:	6023      	str	r3, [r4, #0]
 800934a:	89a3      	ldrh	r3, [r4, #12]
 800934c:	f043 0308 	orr.w	r3, r3, #8
 8009350:	81a3      	strh	r3, [r4, #12]
 8009352:	6923      	ldr	r3, [r4, #16]
 8009354:	b94b      	cbnz	r3, 800936a <__swsetup_r+0x7a>
 8009356:	89a3      	ldrh	r3, [r4, #12]
 8009358:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800935c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009360:	d003      	beq.n	800936a <__swsetup_r+0x7a>
 8009362:	4621      	mov	r1, r4
 8009364:	4628      	mov	r0, r5
 8009366:	f001 fee5 	bl	800b134 <__smakebuf_r>
 800936a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800936e:	f013 0201 	ands.w	r2, r3, #1
 8009372:	d00a      	beq.n	800938a <__swsetup_r+0x9a>
 8009374:	2200      	movs	r2, #0
 8009376:	60a2      	str	r2, [r4, #8]
 8009378:	6962      	ldr	r2, [r4, #20]
 800937a:	4252      	negs	r2, r2
 800937c:	61a2      	str	r2, [r4, #24]
 800937e:	6922      	ldr	r2, [r4, #16]
 8009380:	b942      	cbnz	r2, 8009394 <__swsetup_r+0xa4>
 8009382:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009386:	d1c5      	bne.n	8009314 <__swsetup_r+0x24>
 8009388:	bd38      	pop	{r3, r4, r5, pc}
 800938a:	0799      	lsls	r1, r3, #30
 800938c:	bf58      	it	pl
 800938e:	6962      	ldrpl	r2, [r4, #20]
 8009390:	60a2      	str	r2, [r4, #8]
 8009392:	e7f4      	b.n	800937e <__swsetup_r+0x8e>
 8009394:	2000      	movs	r0, #0
 8009396:	e7f7      	b.n	8009388 <__swsetup_r+0x98>
 8009398:	20000018 	.word	0x20000018

0800939c <memset>:
 800939c:	4402      	add	r2, r0
 800939e:	4603      	mov	r3, r0
 80093a0:	4293      	cmp	r3, r2
 80093a2:	d100      	bne.n	80093a6 <memset+0xa>
 80093a4:	4770      	bx	lr
 80093a6:	f803 1b01 	strb.w	r1, [r3], #1
 80093aa:	e7f9      	b.n	80093a0 <memset+0x4>

080093ac <_localeconv_r>:
 80093ac:	4800      	ldr	r0, [pc, #0]	@ (80093b0 <_localeconv_r+0x4>)
 80093ae:	4770      	bx	lr
 80093b0:	20000158 	.word	0x20000158

080093b4 <_close_r>:
 80093b4:	b538      	push	{r3, r4, r5, lr}
 80093b6:	4d06      	ldr	r5, [pc, #24]	@ (80093d0 <_close_r+0x1c>)
 80093b8:	2300      	movs	r3, #0
 80093ba:	4604      	mov	r4, r0
 80093bc:	4608      	mov	r0, r1
 80093be:	602b      	str	r3, [r5, #0]
 80093c0:	f7fa fe92 	bl	80040e8 <_close>
 80093c4:	1c43      	adds	r3, r0, #1
 80093c6:	d102      	bne.n	80093ce <_close_r+0x1a>
 80093c8:	682b      	ldr	r3, [r5, #0]
 80093ca:	b103      	cbz	r3, 80093ce <_close_r+0x1a>
 80093cc:	6023      	str	r3, [r4, #0]
 80093ce:	bd38      	pop	{r3, r4, r5, pc}
 80093d0:	20001d00 	.word	0x20001d00

080093d4 <_lseek_r>:
 80093d4:	b538      	push	{r3, r4, r5, lr}
 80093d6:	4d07      	ldr	r5, [pc, #28]	@ (80093f4 <_lseek_r+0x20>)
 80093d8:	4604      	mov	r4, r0
 80093da:	4608      	mov	r0, r1
 80093dc:	4611      	mov	r1, r2
 80093de:	2200      	movs	r2, #0
 80093e0:	602a      	str	r2, [r5, #0]
 80093e2:	461a      	mov	r2, r3
 80093e4:	f7fa fea7 	bl	8004136 <_lseek>
 80093e8:	1c43      	adds	r3, r0, #1
 80093ea:	d102      	bne.n	80093f2 <_lseek_r+0x1e>
 80093ec:	682b      	ldr	r3, [r5, #0]
 80093ee:	b103      	cbz	r3, 80093f2 <_lseek_r+0x1e>
 80093f0:	6023      	str	r3, [r4, #0]
 80093f2:	bd38      	pop	{r3, r4, r5, pc}
 80093f4:	20001d00 	.word	0x20001d00

080093f8 <_read_r>:
 80093f8:	b538      	push	{r3, r4, r5, lr}
 80093fa:	4d07      	ldr	r5, [pc, #28]	@ (8009418 <_read_r+0x20>)
 80093fc:	4604      	mov	r4, r0
 80093fe:	4608      	mov	r0, r1
 8009400:	4611      	mov	r1, r2
 8009402:	2200      	movs	r2, #0
 8009404:	602a      	str	r2, [r5, #0]
 8009406:	461a      	mov	r2, r3
 8009408:	f7fa fe35 	bl	8004076 <_read>
 800940c:	1c43      	adds	r3, r0, #1
 800940e:	d102      	bne.n	8009416 <_read_r+0x1e>
 8009410:	682b      	ldr	r3, [r5, #0]
 8009412:	b103      	cbz	r3, 8009416 <_read_r+0x1e>
 8009414:	6023      	str	r3, [r4, #0]
 8009416:	bd38      	pop	{r3, r4, r5, pc}
 8009418:	20001d00 	.word	0x20001d00

0800941c <_write_r>:
 800941c:	b538      	push	{r3, r4, r5, lr}
 800941e:	4d07      	ldr	r5, [pc, #28]	@ (800943c <_write_r+0x20>)
 8009420:	4604      	mov	r4, r0
 8009422:	4608      	mov	r0, r1
 8009424:	4611      	mov	r1, r2
 8009426:	2200      	movs	r2, #0
 8009428:	602a      	str	r2, [r5, #0]
 800942a:	461a      	mov	r2, r3
 800942c:	f7fa fe40 	bl	80040b0 <_write>
 8009430:	1c43      	adds	r3, r0, #1
 8009432:	d102      	bne.n	800943a <_write_r+0x1e>
 8009434:	682b      	ldr	r3, [r5, #0]
 8009436:	b103      	cbz	r3, 800943a <_write_r+0x1e>
 8009438:	6023      	str	r3, [r4, #0]
 800943a:	bd38      	pop	{r3, r4, r5, pc}
 800943c:	20001d00 	.word	0x20001d00

08009440 <__errno>:
 8009440:	4b01      	ldr	r3, [pc, #4]	@ (8009448 <__errno+0x8>)
 8009442:	6818      	ldr	r0, [r3, #0]
 8009444:	4770      	bx	lr
 8009446:	bf00      	nop
 8009448:	20000018 	.word	0x20000018

0800944c <__libc_init_array>:
 800944c:	b570      	push	{r4, r5, r6, lr}
 800944e:	4d0d      	ldr	r5, [pc, #52]	@ (8009484 <__libc_init_array+0x38>)
 8009450:	4c0d      	ldr	r4, [pc, #52]	@ (8009488 <__libc_init_array+0x3c>)
 8009452:	1b64      	subs	r4, r4, r5
 8009454:	10a4      	asrs	r4, r4, #2
 8009456:	2600      	movs	r6, #0
 8009458:	42a6      	cmp	r6, r4
 800945a:	d109      	bne.n	8009470 <__libc_init_array+0x24>
 800945c:	4d0b      	ldr	r5, [pc, #44]	@ (800948c <__libc_init_array+0x40>)
 800945e:	4c0c      	ldr	r4, [pc, #48]	@ (8009490 <__libc_init_array+0x44>)
 8009460:	f002 f89c 	bl	800b59c <_init>
 8009464:	1b64      	subs	r4, r4, r5
 8009466:	10a4      	asrs	r4, r4, #2
 8009468:	2600      	movs	r6, #0
 800946a:	42a6      	cmp	r6, r4
 800946c:	d105      	bne.n	800947a <__libc_init_array+0x2e>
 800946e:	bd70      	pop	{r4, r5, r6, pc}
 8009470:	f855 3b04 	ldr.w	r3, [r5], #4
 8009474:	4798      	blx	r3
 8009476:	3601      	adds	r6, #1
 8009478:	e7ee      	b.n	8009458 <__libc_init_array+0xc>
 800947a:	f855 3b04 	ldr.w	r3, [r5], #4
 800947e:	4798      	blx	r3
 8009480:	3601      	adds	r6, #1
 8009482:	e7f2      	b.n	800946a <__libc_init_array+0x1e>
 8009484:	0800c26c 	.word	0x0800c26c
 8009488:	0800c26c 	.word	0x0800c26c
 800948c:	0800c26c 	.word	0x0800c26c
 8009490:	0800c270 	.word	0x0800c270

08009494 <__retarget_lock_init_recursive>:
 8009494:	4770      	bx	lr

08009496 <__retarget_lock_acquire_recursive>:
 8009496:	4770      	bx	lr

08009498 <__retarget_lock_release_recursive>:
 8009498:	4770      	bx	lr

0800949a <memcpy>:
 800949a:	440a      	add	r2, r1
 800949c:	4291      	cmp	r1, r2
 800949e:	f100 33ff 	add.w	r3, r0, #4294967295
 80094a2:	d100      	bne.n	80094a6 <memcpy+0xc>
 80094a4:	4770      	bx	lr
 80094a6:	b510      	push	{r4, lr}
 80094a8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80094ac:	f803 4f01 	strb.w	r4, [r3, #1]!
 80094b0:	4291      	cmp	r1, r2
 80094b2:	d1f9      	bne.n	80094a8 <memcpy+0xe>
 80094b4:	bd10      	pop	{r4, pc}

080094b6 <quorem>:
 80094b6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094ba:	6903      	ldr	r3, [r0, #16]
 80094bc:	690c      	ldr	r4, [r1, #16]
 80094be:	42a3      	cmp	r3, r4
 80094c0:	4607      	mov	r7, r0
 80094c2:	db7e      	blt.n	80095c2 <quorem+0x10c>
 80094c4:	3c01      	subs	r4, #1
 80094c6:	f101 0814 	add.w	r8, r1, #20
 80094ca:	00a3      	lsls	r3, r4, #2
 80094cc:	f100 0514 	add.w	r5, r0, #20
 80094d0:	9300      	str	r3, [sp, #0]
 80094d2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80094d6:	9301      	str	r3, [sp, #4]
 80094d8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80094dc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80094e0:	3301      	adds	r3, #1
 80094e2:	429a      	cmp	r2, r3
 80094e4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80094e8:	fbb2 f6f3 	udiv	r6, r2, r3
 80094ec:	d32e      	bcc.n	800954c <quorem+0x96>
 80094ee:	f04f 0a00 	mov.w	sl, #0
 80094f2:	46c4      	mov	ip, r8
 80094f4:	46ae      	mov	lr, r5
 80094f6:	46d3      	mov	fp, sl
 80094f8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80094fc:	b298      	uxth	r0, r3
 80094fe:	fb06 a000 	mla	r0, r6, r0, sl
 8009502:	0c02      	lsrs	r2, r0, #16
 8009504:	0c1b      	lsrs	r3, r3, #16
 8009506:	fb06 2303 	mla	r3, r6, r3, r2
 800950a:	f8de 2000 	ldr.w	r2, [lr]
 800950e:	b280      	uxth	r0, r0
 8009510:	b292      	uxth	r2, r2
 8009512:	1a12      	subs	r2, r2, r0
 8009514:	445a      	add	r2, fp
 8009516:	f8de 0000 	ldr.w	r0, [lr]
 800951a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800951e:	b29b      	uxth	r3, r3
 8009520:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009524:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009528:	b292      	uxth	r2, r2
 800952a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800952e:	45e1      	cmp	r9, ip
 8009530:	f84e 2b04 	str.w	r2, [lr], #4
 8009534:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009538:	d2de      	bcs.n	80094f8 <quorem+0x42>
 800953a:	9b00      	ldr	r3, [sp, #0]
 800953c:	58eb      	ldr	r3, [r5, r3]
 800953e:	b92b      	cbnz	r3, 800954c <quorem+0x96>
 8009540:	9b01      	ldr	r3, [sp, #4]
 8009542:	3b04      	subs	r3, #4
 8009544:	429d      	cmp	r5, r3
 8009546:	461a      	mov	r2, r3
 8009548:	d32f      	bcc.n	80095aa <quorem+0xf4>
 800954a:	613c      	str	r4, [r7, #16]
 800954c:	4638      	mov	r0, r7
 800954e:	f001 f97d 	bl	800a84c <__mcmp>
 8009552:	2800      	cmp	r0, #0
 8009554:	db25      	blt.n	80095a2 <quorem+0xec>
 8009556:	4629      	mov	r1, r5
 8009558:	2000      	movs	r0, #0
 800955a:	f858 2b04 	ldr.w	r2, [r8], #4
 800955e:	f8d1 c000 	ldr.w	ip, [r1]
 8009562:	fa1f fe82 	uxth.w	lr, r2
 8009566:	fa1f f38c 	uxth.w	r3, ip
 800956a:	eba3 030e 	sub.w	r3, r3, lr
 800956e:	4403      	add	r3, r0
 8009570:	0c12      	lsrs	r2, r2, #16
 8009572:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8009576:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800957a:	b29b      	uxth	r3, r3
 800957c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009580:	45c1      	cmp	r9, r8
 8009582:	f841 3b04 	str.w	r3, [r1], #4
 8009586:	ea4f 4022 	mov.w	r0, r2, asr #16
 800958a:	d2e6      	bcs.n	800955a <quorem+0xa4>
 800958c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009590:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009594:	b922      	cbnz	r2, 80095a0 <quorem+0xea>
 8009596:	3b04      	subs	r3, #4
 8009598:	429d      	cmp	r5, r3
 800959a:	461a      	mov	r2, r3
 800959c:	d30b      	bcc.n	80095b6 <quorem+0x100>
 800959e:	613c      	str	r4, [r7, #16]
 80095a0:	3601      	adds	r6, #1
 80095a2:	4630      	mov	r0, r6
 80095a4:	b003      	add	sp, #12
 80095a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095aa:	6812      	ldr	r2, [r2, #0]
 80095ac:	3b04      	subs	r3, #4
 80095ae:	2a00      	cmp	r2, #0
 80095b0:	d1cb      	bne.n	800954a <quorem+0x94>
 80095b2:	3c01      	subs	r4, #1
 80095b4:	e7c6      	b.n	8009544 <quorem+0x8e>
 80095b6:	6812      	ldr	r2, [r2, #0]
 80095b8:	3b04      	subs	r3, #4
 80095ba:	2a00      	cmp	r2, #0
 80095bc:	d1ef      	bne.n	800959e <quorem+0xe8>
 80095be:	3c01      	subs	r4, #1
 80095c0:	e7ea      	b.n	8009598 <quorem+0xe2>
 80095c2:	2000      	movs	r0, #0
 80095c4:	e7ee      	b.n	80095a4 <quorem+0xee>
	...

080095c8 <_dtoa_r>:
 80095c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095cc:	69c7      	ldr	r7, [r0, #28]
 80095ce:	b097      	sub	sp, #92	@ 0x5c
 80095d0:	ed8d 0b04 	vstr	d0, [sp, #16]
 80095d4:	ec55 4b10 	vmov	r4, r5, d0
 80095d8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80095da:	9107      	str	r1, [sp, #28]
 80095dc:	4681      	mov	r9, r0
 80095de:	920c      	str	r2, [sp, #48]	@ 0x30
 80095e0:	9311      	str	r3, [sp, #68]	@ 0x44
 80095e2:	b97f      	cbnz	r7, 8009604 <_dtoa_r+0x3c>
 80095e4:	2010      	movs	r0, #16
 80095e6:	f000 fe09 	bl	800a1fc <malloc>
 80095ea:	4602      	mov	r2, r0
 80095ec:	f8c9 001c 	str.w	r0, [r9, #28]
 80095f0:	b920      	cbnz	r0, 80095fc <_dtoa_r+0x34>
 80095f2:	4ba9      	ldr	r3, [pc, #676]	@ (8009898 <_dtoa_r+0x2d0>)
 80095f4:	21ef      	movs	r1, #239	@ 0xef
 80095f6:	48a9      	ldr	r0, [pc, #676]	@ (800989c <_dtoa_r+0x2d4>)
 80095f8:	f001 fe24 	bl	800b244 <__assert_func>
 80095fc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009600:	6007      	str	r7, [r0, #0]
 8009602:	60c7      	str	r7, [r0, #12]
 8009604:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009608:	6819      	ldr	r1, [r3, #0]
 800960a:	b159      	cbz	r1, 8009624 <_dtoa_r+0x5c>
 800960c:	685a      	ldr	r2, [r3, #4]
 800960e:	604a      	str	r2, [r1, #4]
 8009610:	2301      	movs	r3, #1
 8009612:	4093      	lsls	r3, r2
 8009614:	608b      	str	r3, [r1, #8]
 8009616:	4648      	mov	r0, r9
 8009618:	f000 fee6 	bl	800a3e8 <_Bfree>
 800961c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009620:	2200      	movs	r2, #0
 8009622:	601a      	str	r2, [r3, #0]
 8009624:	1e2b      	subs	r3, r5, #0
 8009626:	bfb9      	ittee	lt
 8009628:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800962c:	9305      	strlt	r3, [sp, #20]
 800962e:	2300      	movge	r3, #0
 8009630:	6033      	strge	r3, [r6, #0]
 8009632:	9f05      	ldr	r7, [sp, #20]
 8009634:	4b9a      	ldr	r3, [pc, #616]	@ (80098a0 <_dtoa_r+0x2d8>)
 8009636:	bfbc      	itt	lt
 8009638:	2201      	movlt	r2, #1
 800963a:	6032      	strlt	r2, [r6, #0]
 800963c:	43bb      	bics	r3, r7
 800963e:	d112      	bne.n	8009666 <_dtoa_r+0x9e>
 8009640:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009642:	f242 730f 	movw	r3, #9999	@ 0x270f
 8009646:	6013      	str	r3, [r2, #0]
 8009648:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800964c:	4323      	orrs	r3, r4
 800964e:	f000 855a 	beq.w	800a106 <_dtoa_r+0xb3e>
 8009652:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009654:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80098b4 <_dtoa_r+0x2ec>
 8009658:	2b00      	cmp	r3, #0
 800965a:	f000 855c 	beq.w	800a116 <_dtoa_r+0xb4e>
 800965e:	f10a 0303 	add.w	r3, sl, #3
 8009662:	f000 bd56 	b.w	800a112 <_dtoa_r+0xb4a>
 8009666:	ed9d 7b04 	vldr	d7, [sp, #16]
 800966a:	2200      	movs	r2, #0
 800966c:	ec51 0b17 	vmov	r0, r1, d7
 8009670:	2300      	movs	r3, #0
 8009672:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8009676:	f7f7 fa27 	bl	8000ac8 <__aeabi_dcmpeq>
 800967a:	4680      	mov	r8, r0
 800967c:	b158      	cbz	r0, 8009696 <_dtoa_r+0xce>
 800967e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009680:	2301      	movs	r3, #1
 8009682:	6013      	str	r3, [r2, #0]
 8009684:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009686:	b113      	cbz	r3, 800968e <_dtoa_r+0xc6>
 8009688:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800968a:	4b86      	ldr	r3, [pc, #536]	@ (80098a4 <_dtoa_r+0x2dc>)
 800968c:	6013      	str	r3, [r2, #0]
 800968e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80098b8 <_dtoa_r+0x2f0>
 8009692:	f000 bd40 	b.w	800a116 <_dtoa_r+0xb4e>
 8009696:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800969a:	aa14      	add	r2, sp, #80	@ 0x50
 800969c:	a915      	add	r1, sp, #84	@ 0x54
 800969e:	4648      	mov	r0, r9
 80096a0:	f001 f984 	bl	800a9ac <__d2b>
 80096a4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80096a8:	9002      	str	r0, [sp, #8]
 80096aa:	2e00      	cmp	r6, #0
 80096ac:	d078      	beq.n	80097a0 <_dtoa_r+0x1d8>
 80096ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80096b0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80096b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80096b8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80096bc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80096c0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80096c4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80096c8:	4619      	mov	r1, r3
 80096ca:	2200      	movs	r2, #0
 80096cc:	4b76      	ldr	r3, [pc, #472]	@ (80098a8 <_dtoa_r+0x2e0>)
 80096ce:	f7f6 fddb 	bl	8000288 <__aeabi_dsub>
 80096d2:	a36b      	add	r3, pc, #428	@ (adr r3, 8009880 <_dtoa_r+0x2b8>)
 80096d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096d8:	f7f6 ff8e 	bl	80005f8 <__aeabi_dmul>
 80096dc:	a36a      	add	r3, pc, #424	@ (adr r3, 8009888 <_dtoa_r+0x2c0>)
 80096de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096e2:	f7f6 fdd3 	bl	800028c <__adddf3>
 80096e6:	4604      	mov	r4, r0
 80096e8:	4630      	mov	r0, r6
 80096ea:	460d      	mov	r5, r1
 80096ec:	f7f6 ff1a 	bl	8000524 <__aeabi_i2d>
 80096f0:	a367      	add	r3, pc, #412	@ (adr r3, 8009890 <_dtoa_r+0x2c8>)
 80096f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096f6:	f7f6 ff7f 	bl	80005f8 <__aeabi_dmul>
 80096fa:	4602      	mov	r2, r0
 80096fc:	460b      	mov	r3, r1
 80096fe:	4620      	mov	r0, r4
 8009700:	4629      	mov	r1, r5
 8009702:	f7f6 fdc3 	bl	800028c <__adddf3>
 8009706:	4604      	mov	r4, r0
 8009708:	460d      	mov	r5, r1
 800970a:	f7f7 fa25 	bl	8000b58 <__aeabi_d2iz>
 800970e:	2200      	movs	r2, #0
 8009710:	4607      	mov	r7, r0
 8009712:	2300      	movs	r3, #0
 8009714:	4620      	mov	r0, r4
 8009716:	4629      	mov	r1, r5
 8009718:	f7f7 f9e0 	bl	8000adc <__aeabi_dcmplt>
 800971c:	b140      	cbz	r0, 8009730 <_dtoa_r+0x168>
 800971e:	4638      	mov	r0, r7
 8009720:	f7f6 ff00 	bl	8000524 <__aeabi_i2d>
 8009724:	4622      	mov	r2, r4
 8009726:	462b      	mov	r3, r5
 8009728:	f7f7 f9ce 	bl	8000ac8 <__aeabi_dcmpeq>
 800972c:	b900      	cbnz	r0, 8009730 <_dtoa_r+0x168>
 800972e:	3f01      	subs	r7, #1
 8009730:	2f16      	cmp	r7, #22
 8009732:	d852      	bhi.n	80097da <_dtoa_r+0x212>
 8009734:	4b5d      	ldr	r3, [pc, #372]	@ (80098ac <_dtoa_r+0x2e4>)
 8009736:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800973a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800973e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009742:	f7f7 f9cb 	bl	8000adc <__aeabi_dcmplt>
 8009746:	2800      	cmp	r0, #0
 8009748:	d049      	beq.n	80097de <_dtoa_r+0x216>
 800974a:	3f01      	subs	r7, #1
 800974c:	2300      	movs	r3, #0
 800974e:	9310      	str	r3, [sp, #64]	@ 0x40
 8009750:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009752:	1b9b      	subs	r3, r3, r6
 8009754:	1e5a      	subs	r2, r3, #1
 8009756:	bf45      	ittet	mi
 8009758:	f1c3 0301 	rsbmi	r3, r3, #1
 800975c:	9300      	strmi	r3, [sp, #0]
 800975e:	2300      	movpl	r3, #0
 8009760:	2300      	movmi	r3, #0
 8009762:	9206      	str	r2, [sp, #24]
 8009764:	bf54      	ite	pl
 8009766:	9300      	strpl	r3, [sp, #0]
 8009768:	9306      	strmi	r3, [sp, #24]
 800976a:	2f00      	cmp	r7, #0
 800976c:	db39      	blt.n	80097e2 <_dtoa_r+0x21a>
 800976e:	9b06      	ldr	r3, [sp, #24]
 8009770:	970d      	str	r7, [sp, #52]	@ 0x34
 8009772:	443b      	add	r3, r7
 8009774:	9306      	str	r3, [sp, #24]
 8009776:	2300      	movs	r3, #0
 8009778:	9308      	str	r3, [sp, #32]
 800977a:	9b07      	ldr	r3, [sp, #28]
 800977c:	2b09      	cmp	r3, #9
 800977e:	d863      	bhi.n	8009848 <_dtoa_r+0x280>
 8009780:	2b05      	cmp	r3, #5
 8009782:	bfc4      	itt	gt
 8009784:	3b04      	subgt	r3, #4
 8009786:	9307      	strgt	r3, [sp, #28]
 8009788:	9b07      	ldr	r3, [sp, #28]
 800978a:	f1a3 0302 	sub.w	r3, r3, #2
 800978e:	bfcc      	ite	gt
 8009790:	2400      	movgt	r4, #0
 8009792:	2401      	movle	r4, #1
 8009794:	2b03      	cmp	r3, #3
 8009796:	d863      	bhi.n	8009860 <_dtoa_r+0x298>
 8009798:	e8df f003 	tbb	[pc, r3]
 800979c:	2b375452 	.word	0x2b375452
 80097a0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80097a4:	441e      	add	r6, r3
 80097a6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80097aa:	2b20      	cmp	r3, #32
 80097ac:	bfc1      	itttt	gt
 80097ae:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80097b2:	409f      	lslgt	r7, r3
 80097b4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80097b8:	fa24 f303 	lsrgt.w	r3, r4, r3
 80097bc:	bfd6      	itet	le
 80097be:	f1c3 0320 	rsble	r3, r3, #32
 80097c2:	ea47 0003 	orrgt.w	r0, r7, r3
 80097c6:	fa04 f003 	lslle.w	r0, r4, r3
 80097ca:	f7f6 fe9b 	bl	8000504 <__aeabi_ui2d>
 80097ce:	2201      	movs	r2, #1
 80097d0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80097d4:	3e01      	subs	r6, #1
 80097d6:	9212      	str	r2, [sp, #72]	@ 0x48
 80097d8:	e776      	b.n	80096c8 <_dtoa_r+0x100>
 80097da:	2301      	movs	r3, #1
 80097dc:	e7b7      	b.n	800974e <_dtoa_r+0x186>
 80097de:	9010      	str	r0, [sp, #64]	@ 0x40
 80097e0:	e7b6      	b.n	8009750 <_dtoa_r+0x188>
 80097e2:	9b00      	ldr	r3, [sp, #0]
 80097e4:	1bdb      	subs	r3, r3, r7
 80097e6:	9300      	str	r3, [sp, #0]
 80097e8:	427b      	negs	r3, r7
 80097ea:	9308      	str	r3, [sp, #32]
 80097ec:	2300      	movs	r3, #0
 80097ee:	930d      	str	r3, [sp, #52]	@ 0x34
 80097f0:	e7c3      	b.n	800977a <_dtoa_r+0x1b2>
 80097f2:	2301      	movs	r3, #1
 80097f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80097f6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80097f8:	eb07 0b03 	add.w	fp, r7, r3
 80097fc:	f10b 0301 	add.w	r3, fp, #1
 8009800:	2b01      	cmp	r3, #1
 8009802:	9303      	str	r3, [sp, #12]
 8009804:	bfb8      	it	lt
 8009806:	2301      	movlt	r3, #1
 8009808:	e006      	b.n	8009818 <_dtoa_r+0x250>
 800980a:	2301      	movs	r3, #1
 800980c:	9309      	str	r3, [sp, #36]	@ 0x24
 800980e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009810:	2b00      	cmp	r3, #0
 8009812:	dd28      	ble.n	8009866 <_dtoa_r+0x29e>
 8009814:	469b      	mov	fp, r3
 8009816:	9303      	str	r3, [sp, #12]
 8009818:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800981c:	2100      	movs	r1, #0
 800981e:	2204      	movs	r2, #4
 8009820:	f102 0514 	add.w	r5, r2, #20
 8009824:	429d      	cmp	r5, r3
 8009826:	d926      	bls.n	8009876 <_dtoa_r+0x2ae>
 8009828:	6041      	str	r1, [r0, #4]
 800982a:	4648      	mov	r0, r9
 800982c:	f000 fd9c 	bl	800a368 <_Balloc>
 8009830:	4682      	mov	sl, r0
 8009832:	2800      	cmp	r0, #0
 8009834:	d142      	bne.n	80098bc <_dtoa_r+0x2f4>
 8009836:	4b1e      	ldr	r3, [pc, #120]	@ (80098b0 <_dtoa_r+0x2e8>)
 8009838:	4602      	mov	r2, r0
 800983a:	f240 11af 	movw	r1, #431	@ 0x1af
 800983e:	e6da      	b.n	80095f6 <_dtoa_r+0x2e>
 8009840:	2300      	movs	r3, #0
 8009842:	e7e3      	b.n	800980c <_dtoa_r+0x244>
 8009844:	2300      	movs	r3, #0
 8009846:	e7d5      	b.n	80097f4 <_dtoa_r+0x22c>
 8009848:	2401      	movs	r4, #1
 800984a:	2300      	movs	r3, #0
 800984c:	9307      	str	r3, [sp, #28]
 800984e:	9409      	str	r4, [sp, #36]	@ 0x24
 8009850:	f04f 3bff 	mov.w	fp, #4294967295
 8009854:	2200      	movs	r2, #0
 8009856:	f8cd b00c 	str.w	fp, [sp, #12]
 800985a:	2312      	movs	r3, #18
 800985c:	920c      	str	r2, [sp, #48]	@ 0x30
 800985e:	e7db      	b.n	8009818 <_dtoa_r+0x250>
 8009860:	2301      	movs	r3, #1
 8009862:	9309      	str	r3, [sp, #36]	@ 0x24
 8009864:	e7f4      	b.n	8009850 <_dtoa_r+0x288>
 8009866:	f04f 0b01 	mov.w	fp, #1
 800986a:	f8cd b00c 	str.w	fp, [sp, #12]
 800986e:	465b      	mov	r3, fp
 8009870:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8009874:	e7d0      	b.n	8009818 <_dtoa_r+0x250>
 8009876:	3101      	adds	r1, #1
 8009878:	0052      	lsls	r2, r2, #1
 800987a:	e7d1      	b.n	8009820 <_dtoa_r+0x258>
 800987c:	f3af 8000 	nop.w
 8009880:	636f4361 	.word	0x636f4361
 8009884:	3fd287a7 	.word	0x3fd287a7
 8009888:	8b60c8b3 	.word	0x8b60c8b3
 800988c:	3fc68a28 	.word	0x3fc68a28
 8009890:	509f79fb 	.word	0x509f79fb
 8009894:	3fd34413 	.word	0x3fd34413
 8009898:	0800bf29 	.word	0x0800bf29
 800989c:	0800bf40 	.word	0x0800bf40
 80098a0:	7ff00000 	.word	0x7ff00000
 80098a4:	0800bef9 	.word	0x0800bef9
 80098a8:	3ff80000 	.word	0x3ff80000
 80098ac:	0800c090 	.word	0x0800c090
 80098b0:	0800bf98 	.word	0x0800bf98
 80098b4:	0800bf25 	.word	0x0800bf25
 80098b8:	0800bef8 	.word	0x0800bef8
 80098bc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80098c0:	6018      	str	r0, [r3, #0]
 80098c2:	9b03      	ldr	r3, [sp, #12]
 80098c4:	2b0e      	cmp	r3, #14
 80098c6:	f200 80a1 	bhi.w	8009a0c <_dtoa_r+0x444>
 80098ca:	2c00      	cmp	r4, #0
 80098cc:	f000 809e 	beq.w	8009a0c <_dtoa_r+0x444>
 80098d0:	2f00      	cmp	r7, #0
 80098d2:	dd33      	ble.n	800993c <_dtoa_r+0x374>
 80098d4:	4b9c      	ldr	r3, [pc, #624]	@ (8009b48 <_dtoa_r+0x580>)
 80098d6:	f007 020f 	and.w	r2, r7, #15
 80098da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80098de:	ed93 7b00 	vldr	d7, [r3]
 80098e2:	05f8      	lsls	r0, r7, #23
 80098e4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80098e8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80098ec:	d516      	bpl.n	800991c <_dtoa_r+0x354>
 80098ee:	4b97      	ldr	r3, [pc, #604]	@ (8009b4c <_dtoa_r+0x584>)
 80098f0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80098f4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80098f8:	f7f6 ffa8 	bl	800084c <__aeabi_ddiv>
 80098fc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009900:	f004 040f 	and.w	r4, r4, #15
 8009904:	2603      	movs	r6, #3
 8009906:	4d91      	ldr	r5, [pc, #580]	@ (8009b4c <_dtoa_r+0x584>)
 8009908:	b954      	cbnz	r4, 8009920 <_dtoa_r+0x358>
 800990a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800990e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009912:	f7f6 ff9b 	bl	800084c <__aeabi_ddiv>
 8009916:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800991a:	e028      	b.n	800996e <_dtoa_r+0x3a6>
 800991c:	2602      	movs	r6, #2
 800991e:	e7f2      	b.n	8009906 <_dtoa_r+0x33e>
 8009920:	07e1      	lsls	r1, r4, #31
 8009922:	d508      	bpl.n	8009936 <_dtoa_r+0x36e>
 8009924:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009928:	e9d5 2300 	ldrd	r2, r3, [r5]
 800992c:	f7f6 fe64 	bl	80005f8 <__aeabi_dmul>
 8009930:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009934:	3601      	adds	r6, #1
 8009936:	1064      	asrs	r4, r4, #1
 8009938:	3508      	adds	r5, #8
 800993a:	e7e5      	b.n	8009908 <_dtoa_r+0x340>
 800993c:	f000 80af 	beq.w	8009a9e <_dtoa_r+0x4d6>
 8009940:	427c      	negs	r4, r7
 8009942:	4b81      	ldr	r3, [pc, #516]	@ (8009b48 <_dtoa_r+0x580>)
 8009944:	4d81      	ldr	r5, [pc, #516]	@ (8009b4c <_dtoa_r+0x584>)
 8009946:	f004 020f 	and.w	r2, r4, #15
 800994a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800994e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009952:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009956:	f7f6 fe4f 	bl	80005f8 <__aeabi_dmul>
 800995a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800995e:	1124      	asrs	r4, r4, #4
 8009960:	2300      	movs	r3, #0
 8009962:	2602      	movs	r6, #2
 8009964:	2c00      	cmp	r4, #0
 8009966:	f040 808f 	bne.w	8009a88 <_dtoa_r+0x4c0>
 800996a:	2b00      	cmp	r3, #0
 800996c:	d1d3      	bne.n	8009916 <_dtoa_r+0x34e>
 800996e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009970:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8009974:	2b00      	cmp	r3, #0
 8009976:	f000 8094 	beq.w	8009aa2 <_dtoa_r+0x4da>
 800997a:	4b75      	ldr	r3, [pc, #468]	@ (8009b50 <_dtoa_r+0x588>)
 800997c:	2200      	movs	r2, #0
 800997e:	4620      	mov	r0, r4
 8009980:	4629      	mov	r1, r5
 8009982:	f7f7 f8ab 	bl	8000adc <__aeabi_dcmplt>
 8009986:	2800      	cmp	r0, #0
 8009988:	f000 808b 	beq.w	8009aa2 <_dtoa_r+0x4da>
 800998c:	9b03      	ldr	r3, [sp, #12]
 800998e:	2b00      	cmp	r3, #0
 8009990:	f000 8087 	beq.w	8009aa2 <_dtoa_r+0x4da>
 8009994:	f1bb 0f00 	cmp.w	fp, #0
 8009998:	dd34      	ble.n	8009a04 <_dtoa_r+0x43c>
 800999a:	4620      	mov	r0, r4
 800999c:	4b6d      	ldr	r3, [pc, #436]	@ (8009b54 <_dtoa_r+0x58c>)
 800999e:	2200      	movs	r2, #0
 80099a0:	4629      	mov	r1, r5
 80099a2:	f7f6 fe29 	bl	80005f8 <__aeabi_dmul>
 80099a6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80099aa:	f107 38ff 	add.w	r8, r7, #4294967295
 80099ae:	3601      	adds	r6, #1
 80099b0:	465c      	mov	r4, fp
 80099b2:	4630      	mov	r0, r6
 80099b4:	f7f6 fdb6 	bl	8000524 <__aeabi_i2d>
 80099b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80099bc:	f7f6 fe1c 	bl	80005f8 <__aeabi_dmul>
 80099c0:	4b65      	ldr	r3, [pc, #404]	@ (8009b58 <_dtoa_r+0x590>)
 80099c2:	2200      	movs	r2, #0
 80099c4:	f7f6 fc62 	bl	800028c <__adddf3>
 80099c8:	4605      	mov	r5, r0
 80099ca:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80099ce:	2c00      	cmp	r4, #0
 80099d0:	d16a      	bne.n	8009aa8 <_dtoa_r+0x4e0>
 80099d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80099d6:	4b61      	ldr	r3, [pc, #388]	@ (8009b5c <_dtoa_r+0x594>)
 80099d8:	2200      	movs	r2, #0
 80099da:	f7f6 fc55 	bl	8000288 <__aeabi_dsub>
 80099de:	4602      	mov	r2, r0
 80099e0:	460b      	mov	r3, r1
 80099e2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80099e6:	462a      	mov	r2, r5
 80099e8:	4633      	mov	r3, r6
 80099ea:	f7f7 f895 	bl	8000b18 <__aeabi_dcmpgt>
 80099ee:	2800      	cmp	r0, #0
 80099f0:	f040 8298 	bne.w	8009f24 <_dtoa_r+0x95c>
 80099f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80099f8:	462a      	mov	r2, r5
 80099fa:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80099fe:	f7f7 f86d 	bl	8000adc <__aeabi_dcmplt>
 8009a02:	bb38      	cbnz	r0, 8009a54 <_dtoa_r+0x48c>
 8009a04:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8009a08:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8009a0c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	f2c0 8157 	blt.w	8009cc2 <_dtoa_r+0x6fa>
 8009a14:	2f0e      	cmp	r7, #14
 8009a16:	f300 8154 	bgt.w	8009cc2 <_dtoa_r+0x6fa>
 8009a1a:	4b4b      	ldr	r3, [pc, #300]	@ (8009b48 <_dtoa_r+0x580>)
 8009a1c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009a20:	ed93 7b00 	vldr	d7, [r3]
 8009a24:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	ed8d 7b00 	vstr	d7, [sp]
 8009a2c:	f280 80e5 	bge.w	8009bfa <_dtoa_r+0x632>
 8009a30:	9b03      	ldr	r3, [sp, #12]
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	f300 80e1 	bgt.w	8009bfa <_dtoa_r+0x632>
 8009a38:	d10c      	bne.n	8009a54 <_dtoa_r+0x48c>
 8009a3a:	4b48      	ldr	r3, [pc, #288]	@ (8009b5c <_dtoa_r+0x594>)
 8009a3c:	2200      	movs	r2, #0
 8009a3e:	ec51 0b17 	vmov	r0, r1, d7
 8009a42:	f7f6 fdd9 	bl	80005f8 <__aeabi_dmul>
 8009a46:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009a4a:	f7f7 f85b 	bl	8000b04 <__aeabi_dcmpge>
 8009a4e:	2800      	cmp	r0, #0
 8009a50:	f000 8266 	beq.w	8009f20 <_dtoa_r+0x958>
 8009a54:	2400      	movs	r4, #0
 8009a56:	4625      	mov	r5, r4
 8009a58:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009a5a:	4656      	mov	r6, sl
 8009a5c:	ea6f 0803 	mvn.w	r8, r3
 8009a60:	2700      	movs	r7, #0
 8009a62:	4621      	mov	r1, r4
 8009a64:	4648      	mov	r0, r9
 8009a66:	f000 fcbf 	bl	800a3e8 <_Bfree>
 8009a6a:	2d00      	cmp	r5, #0
 8009a6c:	f000 80bd 	beq.w	8009bea <_dtoa_r+0x622>
 8009a70:	b12f      	cbz	r7, 8009a7e <_dtoa_r+0x4b6>
 8009a72:	42af      	cmp	r7, r5
 8009a74:	d003      	beq.n	8009a7e <_dtoa_r+0x4b6>
 8009a76:	4639      	mov	r1, r7
 8009a78:	4648      	mov	r0, r9
 8009a7a:	f000 fcb5 	bl	800a3e8 <_Bfree>
 8009a7e:	4629      	mov	r1, r5
 8009a80:	4648      	mov	r0, r9
 8009a82:	f000 fcb1 	bl	800a3e8 <_Bfree>
 8009a86:	e0b0      	b.n	8009bea <_dtoa_r+0x622>
 8009a88:	07e2      	lsls	r2, r4, #31
 8009a8a:	d505      	bpl.n	8009a98 <_dtoa_r+0x4d0>
 8009a8c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009a90:	f7f6 fdb2 	bl	80005f8 <__aeabi_dmul>
 8009a94:	3601      	adds	r6, #1
 8009a96:	2301      	movs	r3, #1
 8009a98:	1064      	asrs	r4, r4, #1
 8009a9a:	3508      	adds	r5, #8
 8009a9c:	e762      	b.n	8009964 <_dtoa_r+0x39c>
 8009a9e:	2602      	movs	r6, #2
 8009aa0:	e765      	b.n	800996e <_dtoa_r+0x3a6>
 8009aa2:	9c03      	ldr	r4, [sp, #12]
 8009aa4:	46b8      	mov	r8, r7
 8009aa6:	e784      	b.n	80099b2 <_dtoa_r+0x3ea>
 8009aa8:	4b27      	ldr	r3, [pc, #156]	@ (8009b48 <_dtoa_r+0x580>)
 8009aaa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009aac:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009ab0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009ab4:	4454      	add	r4, sl
 8009ab6:	2900      	cmp	r1, #0
 8009ab8:	d054      	beq.n	8009b64 <_dtoa_r+0x59c>
 8009aba:	4929      	ldr	r1, [pc, #164]	@ (8009b60 <_dtoa_r+0x598>)
 8009abc:	2000      	movs	r0, #0
 8009abe:	f7f6 fec5 	bl	800084c <__aeabi_ddiv>
 8009ac2:	4633      	mov	r3, r6
 8009ac4:	462a      	mov	r2, r5
 8009ac6:	f7f6 fbdf 	bl	8000288 <__aeabi_dsub>
 8009aca:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009ace:	4656      	mov	r6, sl
 8009ad0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009ad4:	f7f7 f840 	bl	8000b58 <__aeabi_d2iz>
 8009ad8:	4605      	mov	r5, r0
 8009ada:	f7f6 fd23 	bl	8000524 <__aeabi_i2d>
 8009ade:	4602      	mov	r2, r0
 8009ae0:	460b      	mov	r3, r1
 8009ae2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009ae6:	f7f6 fbcf 	bl	8000288 <__aeabi_dsub>
 8009aea:	3530      	adds	r5, #48	@ 0x30
 8009aec:	4602      	mov	r2, r0
 8009aee:	460b      	mov	r3, r1
 8009af0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009af4:	f806 5b01 	strb.w	r5, [r6], #1
 8009af8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009afc:	f7f6 ffee 	bl	8000adc <__aeabi_dcmplt>
 8009b00:	2800      	cmp	r0, #0
 8009b02:	d172      	bne.n	8009bea <_dtoa_r+0x622>
 8009b04:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009b08:	4911      	ldr	r1, [pc, #68]	@ (8009b50 <_dtoa_r+0x588>)
 8009b0a:	2000      	movs	r0, #0
 8009b0c:	f7f6 fbbc 	bl	8000288 <__aeabi_dsub>
 8009b10:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009b14:	f7f6 ffe2 	bl	8000adc <__aeabi_dcmplt>
 8009b18:	2800      	cmp	r0, #0
 8009b1a:	f040 80b4 	bne.w	8009c86 <_dtoa_r+0x6be>
 8009b1e:	42a6      	cmp	r6, r4
 8009b20:	f43f af70 	beq.w	8009a04 <_dtoa_r+0x43c>
 8009b24:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009b28:	4b0a      	ldr	r3, [pc, #40]	@ (8009b54 <_dtoa_r+0x58c>)
 8009b2a:	2200      	movs	r2, #0
 8009b2c:	f7f6 fd64 	bl	80005f8 <__aeabi_dmul>
 8009b30:	4b08      	ldr	r3, [pc, #32]	@ (8009b54 <_dtoa_r+0x58c>)
 8009b32:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009b36:	2200      	movs	r2, #0
 8009b38:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009b3c:	f7f6 fd5c 	bl	80005f8 <__aeabi_dmul>
 8009b40:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009b44:	e7c4      	b.n	8009ad0 <_dtoa_r+0x508>
 8009b46:	bf00      	nop
 8009b48:	0800c090 	.word	0x0800c090
 8009b4c:	0800c068 	.word	0x0800c068
 8009b50:	3ff00000 	.word	0x3ff00000
 8009b54:	40240000 	.word	0x40240000
 8009b58:	401c0000 	.word	0x401c0000
 8009b5c:	40140000 	.word	0x40140000
 8009b60:	3fe00000 	.word	0x3fe00000
 8009b64:	4631      	mov	r1, r6
 8009b66:	4628      	mov	r0, r5
 8009b68:	f7f6 fd46 	bl	80005f8 <__aeabi_dmul>
 8009b6c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009b70:	9413      	str	r4, [sp, #76]	@ 0x4c
 8009b72:	4656      	mov	r6, sl
 8009b74:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009b78:	f7f6 ffee 	bl	8000b58 <__aeabi_d2iz>
 8009b7c:	4605      	mov	r5, r0
 8009b7e:	f7f6 fcd1 	bl	8000524 <__aeabi_i2d>
 8009b82:	4602      	mov	r2, r0
 8009b84:	460b      	mov	r3, r1
 8009b86:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009b8a:	f7f6 fb7d 	bl	8000288 <__aeabi_dsub>
 8009b8e:	3530      	adds	r5, #48	@ 0x30
 8009b90:	f806 5b01 	strb.w	r5, [r6], #1
 8009b94:	4602      	mov	r2, r0
 8009b96:	460b      	mov	r3, r1
 8009b98:	42a6      	cmp	r6, r4
 8009b9a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009b9e:	f04f 0200 	mov.w	r2, #0
 8009ba2:	d124      	bne.n	8009bee <_dtoa_r+0x626>
 8009ba4:	4baf      	ldr	r3, [pc, #700]	@ (8009e64 <_dtoa_r+0x89c>)
 8009ba6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009baa:	f7f6 fb6f 	bl	800028c <__adddf3>
 8009bae:	4602      	mov	r2, r0
 8009bb0:	460b      	mov	r3, r1
 8009bb2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009bb6:	f7f6 ffaf 	bl	8000b18 <__aeabi_dcmpgt>
 8009bba:	2800      	cmp	r0, #0
 8009bbc:	d163      	bne.n	8009c86 <_dtoa_r+0x6be>
 8009bbe:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009bc2:	49a8      	ldr	r1, [pc, #672]	@ (8009e64 <_dtoa_r+0x89c>)
 8009bc4:	2000      	movs	r0, #0
 8009bc6:	f7f6 fb5f 	bl	8000288 <__aeabi_dsub>
 8009bca:	4602      	mov	r2, r0
 8009bcc:	460b      	mov	r3, r1
 8009bce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009bd2:	f7f6 ff83 	bl	8000adc <__aeabi_dcmplt>
 8009bd6:	2800      	cmp	r0, #0
 8009bd8:	f43f af14 	beq.w	8009a04 <_dtoa_r+0x43c>
 8009bdc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8009bde:	1e73      	subs	r3, r6, #1
 8009be0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009be2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009be6:	2b30      	cmp	r3, #48	@ 0x30
 8009be8:	d0f8      	beq.n	8009bdc <_dtoa_r+0x614>
 8009bea:	4647      	mov	r7, r8
 8009bec:	e03b      	b.n	8009c66 <_dtoa_r+0x69e>
 8009bee:	4b9e      	ldr	r3, [pc, #632]	@ (8009e68 <_dtoa_r+0x8a0>)
 8009bf0:	f7f6 fd02 	bl	80005f8 <__aeabi_dmul>
 8009bf4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009bf8:	e7bc      	b.n	8009b74 <_dtoa_r+0x5ac>
 8009bfa:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8009bfe:	4656      	mov	r6, sl
 8009c00:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009c04:	4620      	mov	r0, r4
 8009c06:	4629      	mov	r1, r5
 8009c08:	f7f6 fe20 	bl	800084c <__aeabi_ddiv>
 8009c0c:	f7f6 ffa4 	bl	8000b58 <__aeabi_d2iz>
 8009c10:	4680      	mov	r8, r0
 8009c12:	f7f6 fc87 	bl	8000524 <__aeabi_i2d>
 8009c16:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009c1a:	f7f6 fced 	bl	80005f8 <__aeabi_dmul>
 8009c1e:	4602      	mov	r2, r0
 8009c20:	460b      	mov	r3, r1
 8009c22:	4620      	mov	r0, r4
 8009c24:	4629      	mov	r1, r5
 8009c26:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009c2a:	f7f6 fb2d 	bl	8000288 <__aeabi_dsub>
 8009c2e:	f806 4b01 	strb.w	r4, [r6], #1
 8009c32:	9d03      	ldr	r5, [sp, #12]
 8009c34:	eba6 040a 	sub.w	r4, r6, sl
 8009c38:	42a5      	cmp	r5, r4
 8009c3a:	4602      	mov	r2, r0
 8009c3c:	460b      	mov	r3, r1
 8009c3e:	d133      	bne.n	8009ca8 <_dtoa_r+0x6e0>
 8009c40:	f7f6 fb24 	bl	800028c <__adddf3>
 8009c44:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009c48:	4604      	mov	r4, r0
 8009c4a:	460d      	mov	r5, r1
 8009c4c:	f7f6 ff64 	bl	8000b18 <__aeabi_dcmpgt>
 8009c50:	b9c0      	cbnz	r0, 8009c84 <_dtoa_r+0x6bc>
 8009c52:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009c56:	4620      	mov	r0, r4
 8009c58:	4629      	mov	r1, r5
 8009c5a:	f7f6 ff35 	bl	8000ac8 <__aeabi_dcmpeq>
 8009c5e:	b110      	cbz	r0, 8009c66 <_dtoa_r+0x69e>
 8009c60:	f018 0f01 	tst.w	r8, #1
 8009c64:	d10e      	bne.n	8009c84 <_dtoa_r+0x6bc>
 8009c66:	9902      	ldr	r1, [sp, #8]
 8009c68:	4648      	mov	r0, r9
 8009c6a:	f000 fbbd 	bl	800a3e8 <_Bfree>
 8009c6e:	2300      	movs	r3, #0
 8009c70:	7033      	strb	r3, [r6, #0]
 8009c72:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009c74:	3701      	adds	r7, #1
 8009c76:	601f      	str	r7, [r3, #0]
 8009c78:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	f000 824b 	beq.w	800a116 <_dtoa_r+0xb4e>
 8009c80:	601e      	str	r6, [r3, #0]
 8009c82:	e248      	b.n	800a116 <_dtoa_r+0xb4e>
 8009c84:	46b8      	mov	r8, r7
 8009c86:	4633      	mov	r3, r6
 8009c88:	461e      	mov	r6, r3
 8009c8a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009c8e:	2a39      	cmp	r2, #57	@ 0x39
 8009c90:	d106      	bne.n	8009ca0 <_dtoa_r+0x6d8>
 8009c92:	459a      	cmp	sl, r3
 8009c94:	d1f8      	bne.n	8009c88 <_dtoa_r+0x6c0>
 8009c96:	2230      	movs	r2, #48	@ 0x30
 8009c98:	f108 0801 	add.w	r8, r8, #1
 8009c9c:	f88a 2000 	strb.w	r2, [sl]
 8009ca0:	781a      	ldrb	r2, [r3, #0]
 8009ca2:	3201      	adds	r2, #1
 8009ca4:	701a      	strb	r2, [r3, #0]
 8009ca6:	e7a0      	b.n	8009bea <_dtoa_r+0x622>
 8009ca8:	4b6f      	ldr	r3, [pc, #444]	@ (8009e68 <_dtoa_r+0x8a0>)
 8009caa:	2200      	movs	r2, #0
 8009cac:	f7f6 fca4 	bl	80005f8 <__aeabi_dmul>
 8009cb0:	2200      	movs	r2, #0
 8009cb2:	2300      	movs	r3, #0
 8009cb4:	4604      	mov	r4, r0
 8009cb6:	460d      	mov	r5, r1
 8009cb8:	f7f6 ff06 	bl	8000ac8 <__aeabi_dcmpeq>
 8009cbc:	2800      	cmp	r0, #0
 8009cbe:	d09f      	beq.n	8009c00 <_dtoa_r+0x638>
 8009cc0:	e7d1      	b.n	8009c66 <_dtoa_r+0x69e>
 8009cc2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009cc4:	2a00      	cmp	r2, #0
 8009cc6:	f000 80ea 	beq.w	8009e9e <_dtoa_r+0x8d6>
 8009cca:	9a07      	ldr	r2, [sp, #28]
 8009ccc:	2a01      	cmp	r2, #1
 8009cce:	f300 80cd 	bgt.w	8009e6c <_dtoa_r+0x8a4>
 8009cd2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8009cd4:	2a00      	cmp	r2, #0
 8009cd6:	f000 80c1 	beq.w	8009e5c <_dtoa_r+0x894>
 8009cda:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009cde:	9c08      	ldr	r4, [sp, #32]
 8009ce0:	9e00      	ldr	r6, [sp, #0]
 8009ce2:	9a00      	ldr	r2, [sp, #0]
 8009ce4:	441a      	add	r2, r3
 8009ce6:	9200      	str	r2, [sp, #0]
 8009ce8:	9a06      	ldr	r2, [sp, #24]
 8009cea:	2101      	movs	r1, #1
 8009cec:	441a      	add	r2, r3
 8009cee:	4648      	mov	r0, r9
 8009cf0:	9206      	str	r2, [sp, #24]
 8009cf2:	f000 fc2d 	bl	800a550 <__i2b>
 8009cf6:	4605      	mov	r5, r0
 8009cf8:	b166      	cbz	r6, 8009d14 <_dtoa_r+0x74c>
 8009cfa:	9b06      	ldr	r3, [sp, #24]
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	dd09      	ble.n	8009d14 <_dtoa_r+0x74c>
 8009d00:	42b3      	cmp	r3, r6
 8009d02:	9a00      	ldr	r2, [sp, #0]
 8009d04:	bfa8      	it	ge
 8009d06:	4633      	movge	r3, r6
 8009d08:	1ad2      	subs	r2, r2, r3
 8009d0a:	9200      	str	r2, [sp, #0]
 8009d0c:	9a06      	ldr	r2, [sp, #24]
 8009d0e:	1af6      	subs	r6, r6, r3
 8009d10:	1ad3      	subs	r3, r2, r3
 8009d12:	9306      	str	r3, [sp, #24]
 8009d14:	9b08      	ldr	r3, [sp, #32]
 8009d16:	b30b      	cbz	r3, 8009d5c <_dtoa_r+0x794>
 8009d18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	f000 80c6 	beq.w	8009eac <_dtoa_r+0x8e4>
 8009d20:	2c00      	cmp	r4, #0
 8009d22:	f000 80c0 	beq.w	8009ea6 <_dtoa_r+0x8de>
 8009d26:	4629      	mov	r1, r5
 8009d28:	4622      	mov	r2, r4
 8009d2a:	4648      	mov	r0, r9
 8009d2c:	f000 fcc8 	bl	800a6c0 <__pow5mult>
 8009d30:	9a02      	ldr	r2, [sp, #8]
 8009d32:	4601      	mov	r1, r0
 8009d34:	4605      	mov	r5, r0
 8009d36:	4648      	mov	r0, r9
 8009d38:	f000 fc20 	bl	800a57c <__multiply>
 8009d3c:	9902      	ldr	r1, [sp, #8]
 8009d3e:	4680      	mov	r8, r0
 8009d40:	4648      	mov	r0, r9
 8009d42:	f000 fb51 	bl	800a3e8 <_Bfree>
 8009d46:	9b08      	ldr	r3, [sp, #32]
 8009d48:	1b1b      	subs	r3, r3, r4
 8009d4a:	9308      	str	r3, [sp, #32]
 8009d4c:	f000 80b1 	beq.w	8009eb2 <_dtoa_r+0x8ea>
 8009d50:	9a08      	ldr	r2, [sp, #32]
 8009d52:	4641      	mov	r1, r8
 8009d54:	4648      	mov	r0, r9
 8009d56:	f000 fcb3 	bl	800a6c0 <__pow5mult>
 8009d5a:	9002      	str	r0, [sp, #8]
 8009d5c:	2101      	movs	r1, #1
 8009d5e:	4648      	mov	r0, r9
 8009d60:	f000 fbf6 	bl	800a550 <__i2b>
 8009d64:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009d66:	4604      	mov	r4, r0
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	f000 81d8 	beq.w	800a11e <_dtoa_r+0xb56>
 8009d6e:	461a      	mov	r2, r3
 8009d70:	4601      	mov	r1, r0
 8009d72:	4648      	mov	r0, r9
 8009d74:	f000 fca4 	bl	800a6c0 <__pow5mult>
 8009d78:	9b07      	ldr	r3, [sp, #28]
 8009d7a:	2b01      	cmp	r3, #1
 8009d7c:	4604      	mov	r4, r0
 8009d7e:	f300 809f 	bgt.w	8009ec0 <_dtoa_r+0x8f8>
 8009d82:	9b04      	ldr	r3, [sp, #16]
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	f040 8097 	bne.w	8009eb8 <_dtoa_r+0x8f0>
 8009d8a:	9b05      	ldr	r3, [sp, #20]
 8009d8c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	f040 8093 	bne.w	8009ebc <_dtoa_r+0x8f4>
 8009d96:	9b05      	ldr	r3, [sp, #20]
 8009d98:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009d9c:	0d1b      	lsrs	r3, r3, #20
 8009d9e:	051b      	lsls	r3, r3, #20
 8009da0:	b133      	cbz	r3, 8009db0 <_dtoa_r+0x7e8>
 8009da2:	9b00      	ldr	r3, [sp, #0]
 8009da4:	3301      	adds	r3, #1
 8009da6:	9300      	str	r3, [sp, #0]
 8009da8:	9b06      	ldr	r3, [sp, #24]
 8009daa:	3301      	adds	r3, #1
 8009dac:	9306      	str	r3, [sp, #24]
 8009dae:	2301      	movs	r3, #1
 8009db0:	9308      	str	r3, [sp, #32]
 8009db2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	f000 81b8 	beq.w	800a12a <_dtoa_r+0xb62>
 8009dba:	6923      	ldr	r3, [r4, #16]
 8009dbc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009dc0:	6918      	ldr	r0, [r3, #16]
 8009dc2:	f000 fb79 	bl	800a4b8 <__hi0bits>
 8009dc6:	f1c0 0020 	rsb	r0, r0, #32
 8009dca:	9b06      	ldr	r3, [sp, #24]
 8009dcc:	4418      	add	r0, r3
 8009dce:	f010 001f 	ands.w	r0, r0, #31
 8009dd2:	f000 8082 	beq.w	8009eda <_dtoa_r+0x912>
 8009dd6:	f1c0 0320 	rsb	r3, r0, #32
 8009dda:	2b04      	cmp	r3, #4
 8009ddc:	dd73      	ble.n	8009ec6 <_dtoa_r+0x8fe>
 8009dde:	9b00      	ldr	r3, [sp, #0]
 8009de0:	f1c0 001c 	rsb	r0, r0, #28
 8009de4:	4403      	add	r3, r0
 8009de6:	9300      	str	r3, [sp, #0]
 8009de8:	9b06      	ldr	r3, [sp, #24]
 8009dea:	4403      	add	r3, r0
 8009dec:	4406      	add	r6, r0
 8009dee:	9306      	str	r3, [sp, #24]
 8009df0:	9b00      	ldr	r3, [sp, #0]
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	dd05      	ble.n	8009e02 <_dtoa_r+0x83a>
 8009df6:	9902      	ldr	r1, [sp, #8]
 8009df8:	461a      	mov	r2, r3
 8009dfa:	4648      	mov	r0, r9
 8009dfc:	f000 fcba 	bl	800a774 <__lshift>
 8009e00:	9002      	str	r0, [sp, #8]
 8009e02:	9b06      	ldr	r3, [sp, #24]
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	dd05      	ble.n	8009e14 <_dtoa_r+0x84c>
 8009e08:	4621      	mov	r1, r4
 8009e0a:	461a      	mov	r2, r3
 8009e0c:	4648      	mov	r0, r9
 8009e0e:	f000 fcb1 	bl	800a774 <__lshift>
 8009e12:	4604      	mov	r4, r0
 8009e14:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d061      	beq.n	8009ede <_dtoa_r+0x916>
 8009e1a:	9802      	ldr	r0, [sp, #8]
 8009e1c:	4621      	mov	r1, r4
 8009e1e:	f000 fd15 	bl	800a84c <__mcmp>
 8009e22:	2800      	cmp	r0, #0
 8009e24:	da5b      	bge.n	8009ede <_dtoa_r+0x916>
 8009e26:	2300      	movs	r3, #0
 8009e28:	9902      	ldr	r1, [sp, #8]
 8009e2a:	220a      	movs	r2, #10
 8009e2c:	4648      	mov	r0, r9
 8009e2e:	f000 fafd 	bl	800a42c <__multadd>
 8009e32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e34:	9002      	str	r0, [sp, #8]
 8009e36:	f107 38ff 	add.w	r8, r7, #4294967295
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	f000 8177 	beq.w	800a12e <_dtoa_r+0xb66>
 8009e40:	4629      	mov	r1, r5
 8009e42:	2300      	movs	r3, #0
 8009e44:	220a      	movs	r2, #10
 8009e46:	4648      	mov	r0, r9
 8009e48:	f000 faf0 	bl	800a42c <__multadd>
 8009e4c:	f1bb 0f00 	cmp.w	fp, #0
 8009e50:	4605      	mov	r5, r0
 8009e52:	dc6f      	bgt.n	8009f34 <_dtoa_r+0x96c>
 8009e54:	9b07      	ldr	r3, [sp, #28]
 8009e56:	2b02      	cmp	r3, #2
 8009e58:	dc49      	bgt.n	8009eee <_dtoa_r+0x926>
 8009e5a:	e06b      	b.n	8009f34 <_dtoa_r+0x96c>
 8009e5c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009e5e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8009e62:	e73c      	b.n	8009cde <_dtoa_r+0x716>
 8009e64:	3fe00000 	.word	0x3fe00000
 8009e68:	40240000 	.word	0x40240000
 8009e6c:	9b03      	ldr	r3, [sp, #12]
 8009e6e:	1e5c      	subs	r4, r3, #1
 8009e70:	9b08      	ldr	r3, [sp, #32]
 8009e72:	42a3      	cmp	r3, r4
 8009e74:	db09      	blt.n	8009e8a <_dtoa_r+0x8c2>
 8009e76:	1b1c      	subs	r4, r3, r4
 8009e78:	9b03      	ldr	r3, [sp, #12]
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	f6bf af30 	bge.w	8009ce0 <_dtoa_r+0x718>
 8009e80:	9b00      	ldr	r3, [sp, #0]
 8009e82:	9a03      	ldr	r2, [sp, #12]
 8009e84:	1a9e      	subs	r6, r3, r2
 8009e86:	2300      	movs	r3, #0
 8009e88:	e72b      	b.n	8009ce2 <_dtoa_r+0x71a>
 8009e8a:	9b08      	ldr	r3, [sp, #32]
 8009e8c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009e8e:	9408      	str	r4, [sp, #32]
 8009e90:	1ae3      	subs	r3, r4, r3
 8009e92:	441a      	add	r2, r3
 8009e94:	9e00      	ldr	r6, [sp, #0]
 8009e96:	9b03      	ldr	r3, [sp, #12]
 8009e98:	920d      	str	r2, [sp, #52]	@ 0x34
 8009e9a:	2400      	movs	r4, #0
 8009e9c:	e721      	b.n	8009ce2 <_dtoa_r+0x71a>
 8009e9e:	9c08      	ldr	r4, [sp, #32]
 8009ea0:	9e00      	ldr	r6, [sp, #0]
 8009ea2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8009ea4:	e728      	b.n	8009cf8 <_dtoa_r+0x730>
 8009ea6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8009eaa:	e751      	b.n	8009d50 <_dtoa_r+0x788>
 8009eac:	9a08      	ldr	r2, [sp, #32]
 8009eae:	9902      	ldr	r1, [sp, #8]
 8009eb0:	e750      	b.n	8009d54 <_dtoa_r+0x78c>
 8009eb2:	f8cd 8008 	str.w	r8, [sp, #8]
 8009eb6:	e751      	b.n	8009d5c <_dtoa_r+0x794>
 8009eb8:	2300      	movs	r3, #0
 8009eba:	e779      	b.n	8009db0 <_dtoa_r+0x7e8>
 8009ebc:	9b04      	ldr	r3, [sp, #16]
 8009ebe:	e777      	b.n	8009db0 <_dtoa_r+0x7e8>
 8009ec0:	2300      	movs	r3, #0
 8009ec2:	9308      	str	r3, [sp, #32]
 8009ec4:	e779      	b.n	8009dba <_dtoa_r+0x7f2>
 8009ec6:	d093      	beq.n	8009df0 <_dtoa_r+0x828>
 8009ec8:	9a00      	ldr	r2, [sp, #0]
 8009eca:	331c      	adds	r3, #28
 8009ecc:	441a      	add	r2, r3
 8009ece:	9200      	str	r2, [sp, #0]
 8009ed0:	9a06      	ldr	r2, [sp, #24]
 8009ed2:	441a      	add	r2, r3
 8009ed4:	441e      	add	r6, r3
 8009ed6:	9206      	str	r2, [sp, #24]
 8009ed8:	e78a      	b.n	8009df0 <_dtoa_r+0x828>
 8009eda:	4603      	mov	r3, r0
 8009edc:	e7f4      	b.n	8009ec8 <_dtoa_r+0x900>
 8009ede:	9b03      	ldr	r3, [sp, #12]
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	46b8      	mov	r8, r7
 8009ee4:	dc20      	bgt.n	8009f28 <_dtoa_r+0x960>
 8009ee6:	469b      	mov	fp, r3
 8009ee8:	9b07      	ldr	r3, [sp, #28]
 8009eea:	2b02      	cmp	r3, #2
 8009eec:	dd1e      	ble.n	8009f2c <_dtoa_r+0x964>
 8009eee:	f1bb 0f00 	cmp.w	fp, #0
 8009ef2:	f47f adb1 	bne.w	8009a58 <_dtoa_r+0x490>
 8009ef6:	4621      	mov	r1, r4
 8009ef8:	465b      	mov	r3, fp
 8009efa:	2205      	movs	r2, #5
 8009efc:	4648      	mov	r0, r9
 8009efe:	f000 fa95 	bl	800a42c <__multadd>
 8009f02:	4601      	mov	r1, r0
 8009f04:	4604      	mov	r4, r0
 8009f06:	9802      	ldr	r0, [sp, #8]
 8009f08:	f000 fca0 	bl	800a84c <__mcmp>
 8009f0c:	2800      	cmp	r0, #0
 8009f0e:	f77f ada3 	ble.w	8009a58 <_dtoa_r+0x490>
 8009f12:	4656      	mov	r6, sl
 8009f14:	2331      	movs	r3, #49	@ 0x31
 8009f16:	f806 3b01 	strb.w	r3, [r6], #1
 8009f1a:	f108 0801 	add.w	r8, r8, #1
 8009f1e:	e59f      	b.n	8009a60 <_dtoa_r+0x498>
 8009f20:	9c03      	ldr	r4, [sp, #12]
 8009f22:	46b8      	mov	r8, r7
 8009f24:	4625      	mov	r5, r4
 8009f26:	e7f4      	b.n	8009f12 <_dtoa_r+0x94a>
 8009f28:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8009f2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	f000 8101 	beq.w	800a136 <_dtoa_r+0xb6e>
 8009f34:	2e00      	cmp	r6, #0
 8009f36:	dd05      	ble.n	8009f44 <_dtoa_r+0x97c>
 8009f38:	4629      	mov	r1, r5
 8009f3a:	4632      	mov	r2, r6
 8009f3c:	4648      	mov	r0, r9
 8009f3e:	f000 fc19 	bl	800a774 <__lshift>
 8009f42:	4605      	mov	r5, r0
 8009f44:	9b08      	ldr	r3, [sp, #32]
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d05c      	beq.n	800a004 <_dtoa_r+0xa3c>
 8009f4a:	6869      	ldr	r1, [r5, #4]
 8009f4c:	4648      	mov	r0, r9
 8009f4e:	f000 fa0b 	bl	800a368 <_Balloc>
 8009f52:	4606      	mov	r6, r0
 8009f54:	b928      	cbnz	r0, 8009f62 <_dtoa_r+0x99a>
 8009f56:	4b82      	ldr	r3, [pc, #520]	@ (800a160 <_dtoa_r+0xb98>)
 8009f58:	4602      	mov	r2, r0
 8009f5a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009f5e:	f7ff bb4a 	b.w	80095f6 <_dtoa_r+0x2e>
 8009f62:	692a      	ldr	r2, [r5, #16]
 8009f64:	3202      	adds	r2, #2
 8009f66:	0092      	lsls	r2, r2, #2
 8009f68:	f105 010c 	add.w	r1, r5, #12
 8009f6c:	300c      	adds	r0, #12
 8009f6e:	f7ff fa94 	bl	800949a <memcpy>
 8009f72:	2201      	movs	r2, #1
 8009f74:	4631      	mov	r1, r6
 8009f76:	4648      	mov	r0, r9
 8009f78:	f000 fbfc 	bl	800a774 <__lshift>
 8009f7c:	f10a 0301 	add.w	r3, sl, #1
 8009f80:	9300      	str	r3, [sp, #0]
 8009f82:	eb0a 030b 	add.w	r3, sl, fp
 8009f86:	9308      	str	r3, [sp, #32]
 8009f88:	9b04      	ldr	r3, [sp, #16]
 8009f8a:	f003 0301 	and.w	r3, r3, #1
 8009f8e:	462f      	mov	r7, r5
 8009f90:	9306      	str	r3, [sp, #24]
 8009f92:	4605      	mov	r5, r0
 8009f94:	9b00      	ldr	r3, [sp, #0]
 8009f96:	9802      	ldr	r0, [sp, #8]
 8009f98:	4621      	mov	r1, r4
 8009f9a:	f103 3bff 	add.w	fp, r3, #4294967295
 8009f9e:	f7ff fa8a 	bl	80094b6 <quorem>
 8009fa2:	4603      	mov	r3, r0
 8009fa4:	3330      	adds	r3, #48	@ 0x30
 8009fa6:	9003      	str	r0, [sp, #12]
 8009fa8:	4639      	mov	r1, r7
 8009faa:	9802      	ldr	r0, [sp, #8]
 8009fac:	9309      	str	r3, [sp, #36]	@ 0x24
 8009fae:	f000 fc4d 	bl	800a84c <__mcmp>
 8009fb2:	462a      	mov	r2, r5
 8009fb4:	9004      	str	r0, [sp, #16]
 8009fb6:	4621      	mov	r1, r4
 8009fb8:	4648      	mov	r0, r9
 8009fba:	f000 fc63 	bl	800a884 <__mdiff>
 8009fbe:	68c2      	ldr	r2, [r0, #12]
 8009fc0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009fc2:	4606      	mov	r6, r0
 8009fc4:	bb02      	cbnz	r2, 800a008 <_dtoa_r+0xa40>
 8009fc6:	4601      	mov	r1, r0
 8009fc8:	9802      	ldr	r0, [sp, #8]
 8009fca:	f000 fc3f 	bl	800a84c <__mcmp>
 8009fce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009fd0:	4602      	mov	r2, r0
 8009fd2:	4631      	mov	r1, r6
 8009fd4:	4648      	mov	r0, r9
 8009fd6:	920c      	str	r2, [sp, #48]	@ 0x30
 8009fd8:	9309      	str	r3, [sp, #36]	@ 0x24
 8009fda:	f000 fa05 	bl	800a3e8 <_Bfree>
 8009fde:	9b07      	ldr	r3, [sp, #28]
 8009fe0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009fe2:	9e00      	ldr	r6, [sp, #0]
 8009fe4:	ea42 0103 	orr.w	r1, r2, r3
 8009fe8:	9b06      	ldr	r3, [sp, #24]
 8009fea:	4319      	orrs	r1, r3
 8009fec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009fee:	d10d      	bne.n	800a00c <_dtoa_r+0xa44>
 8009ff0:	2b39      	cmp	r3, #57	@ 0x39
 8009ff2:	d027      	beq.n	800a044 <_dtoa_r+0xa7c>
 8009ff4:	9a04      	ldr	r2, [sp, #16]
 8009ff6:	2a00      	cmp	r2, #0
 8009ff8:	dd01      	ble.n	8009ffe <_dtoa_r+0xa36>
 8009ffa:	9b03      	ldr	r3, [sp, #12]
 8009ffc:	3331      	adds	r3, #49	@ 0x31
 8009ffe:	f88b 3000 	strb.w	r3, [fp]
 800a002:	e52e      	b.n	8009a62 <_dtoa_r+0x49a>
 800a004:	4628      	mov	r0, r5
 800a006:	e7b9      	b.n	8009f7c <_dtoa_r+0x9b4>
 800a008:	2201      	movs	r2, #1
 800a00a:	e7e2      	b.n	8009fd2 <_dtoa_r+0xa0a>
 800a00c:	9904      	ldr	r1, [sp, #16]
 800a00e:	2900      	cmp	r1, #0
 800a010:	db04      	blt.n	800a01c <_dtoa_r+0xa54>
 800a012:	9807      	ldr	r0, [sp, #28]
 800a014:	4301      	orrs	r1, r0
 800a016:	9806      	ldr	r0, [sp, #24]
 800a018:	4301      	orrs	r1, r0
 800a01a:	d120      	bne.n	800a05e <_dtoa_r+0xa96>
 800a01c:	2a00      	cmp	r2, #0
 800a01e:	ddee      	ble.n	8009ffe <_dtoa_r+0xa36>
 800a020:	9902      	ldr	r1, [sp, #8]
 800a022:	9300      	str	r3, [sp, #0]
 800a024:	2201      	movs	r2, #1
 800a026:	4648      	mov	r0, r9
 800a028:	f000 fba4 	bl	800a774 <__lshift>
 800a02c:	4621      	mov	r1, r4
 800a02e:	9002      	str	r0, [sp, #8]
 800a030:	f000 fc0c 	bl	800a84c <__mcmp>
 800a034:	2800      	cmp	r0, #0
 800a036:	9b00      	ldr	r3, [sp, #0]
 800a038:	dc02      	bgt.n	800a040 <_dtoa_r+0xa78>
 800a03a:	d1e0      	bne.n	8009ffe <_dtoa_r+0xa36>
 800a03c:	07da      	lsls	r2, r3, #31
 800a03e:	d5de      	bpl.n	8009ffe <_dtoa_r+0xa36>
 800a040:	2b39      	cmp	r3, #57	@ 0x39
 800a042:	d1da      	bne.n	8009ffa <_dtoa_r+0xa32>
 800a044:	2339      	movs	r3, #57	@ 0x39
 800a046:	f88b 3000 	strb.w	r3, [fp]
 800a04a:	4633      	mov	r3, r6
 800a04c:	461e      	mov	r6, r3
 800a04e:	3b01      	subs	r3, #1
 800a050:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a054:	2a39      	cmp	r2, #57	@ 0x39
 800a056:	d04e      	beq.n	800a0f6 <_dtoa_r+0xb2e>
 800a058:	3201      	adds	r2, #1
 800a05a:	701a      	strb	r2, [r3, #0]
 800a05c:	e501      	b.n	8009a62 <_dtoa_r+0x49a>
 800a05e:	2a00      	cmp	r2, #0
 800a060:	dd03      	ble.n	800a06a <_dtoa_r+0xaa2>
 800a062:	2b39      	cmp	r3, #57	@ 0x39
 800a064:	d0ee      	beq.n	800a044 <_dtoa_r+0xa7c>
 800a066:	3301      	adds	r3, #1
 800a068:	e7c9      	b.n	8009ffe <_dtoa_r+0xa36>
 800a06a:	9a00      	ldr	r2, [sp, #0]
 800a06c:	9908      	ldr	r1, [sp, #32]
 800a06e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a072:	428a      	cmp	r2, r1
 800a074:	d028      	beq.n	800a0c8 <_dtoa_r+0xb00>
 800a076:	9902      	ldr	r1, [sp, #8]
 800a078:	2300      	movs	r3, #0
 800a07a:	220a      	movs	r2, #10
 800a07c:	4648      	mov	r0, r9
 800a07e:	f000 f9d5 	bl	800a42c <__multadd>
 800a082:	42af      	cmp	r7, r5
 800a084:	9002      	str	r0, [sp, #8]
 800a086:	f04f 0300 	mov.w	r3, #0
 800a08a:	f04f 020a 	mov.w	r2, #10
 800a08e:	4639      	mov	r1, r7
 800a090:	4648      	mov	r0, r9
 800a092:	d107      	bne.n	800a0a4 <_dtoa_r+0xadc>
 800a094:	f000 f9ca 	bl	800a42c <__multadd>
 800a098:	4607      	mov	r7, r0
 800a09a:	4605      	mov	r5, r0
 800a09c:	9b00      	ldr	r3, [sp, #0]
 800a09e:	3301      	adds	r3, #1
 800a0a0:	9300      	str	r3, [sp, #0]
 800a0a2:	e777      	b.n	8009f94 <_dtoa_r+0x9cc>
 800a0a4:	f000 f9c2 	bl	800a42c <__multadd>
 800a0a8:	4629      	mov	r1, r5
 800a0aa:	4607      	mov	r7, r0
 800a0ac:	2300      	movs	r3, #0
 800a0ae:	220a      	movs	r2, #10
 800a0b0:	4648      	mov	r0, r9
 800a0b2:	f000 f9bb 	bl	800a42c <__multadd>
 800a0b6:	4605      	mov	r5, r0
 800a0b8:	e7f0      	b.n	800a09c <_dtoa_r+0xad4>
 800a0ba:	f1bb 0f00 	cmp.w	fp, #0
 800a0be:	bfcc      	ite	gt
 800a0c0:	465e      	movgt	r6, fp
 800a0c2:	2601      	movle	r6, #1
 800a0c4:	4456      	add	r6, sl
 800a0c6:	2700      	movs	r7, #0
 800a0c8:	9902      	ldr	r1, [sp, #8]
 800a0ca:	9300      	str	r3, [sp, #0]
 800a0cc:	2201      	movs	r2, #1
 800a0ce:	4648      	mov	r0, r9
 800a0d0:	f000 fb50 	bl	800a774 <__lshift>
 800a0d4:	4621      	mov	r1, r4
 800a0d6:	9002      	str	r0, [sp, #8]
 800a0d8:	f000 fbb8 	bl	800a84c <__mcmp>
 800a0dc:	2800      	cmp	r0, #0
 800a0de:	dcb4      	bgt.n	800a04a <_dtoa_r+0xa82>
 800a0e0:	d102      	bne.n	800a0e8 <_dtoa_r+0xb20>
 800a0e2:	9b00      	ldr	r3, [sp, #0]
 800a0e4:	07db      	lsls	r3, r3, #31
 800a0e6:	d4b0      	bmi.n	800a04a <_dtoa_r+0xa82>
 800a0e8:	4633      	mov	r3, r6
 800a0ea:	461e      	mov	r6, r3
 800a0ec:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a0f0:	2a30      	cmp	r2, #48	@ 0x30
 800a0f2:	d0fa      	beq.n	800a0ea <_dtoa_r+0xb22>
 800a0f4:	e4b5      	b.n	8009a62 <_dtoa_r+0x49a>
 800a0f6:	459a      	cmp	sl, r3
 800a0f8:	d1a8      	bne.n	800a04c <_dtoa_r+0xa84>
 800a0fa:	2331      	movs	r3, #49	@ 0x31
 800a0fc:	f108 0801 	add.w	r8, r8, #1
 800a100:	f88a 3000 	strb.w	r3, [sl]
 800a104:	e4ad      	b.n	8009a62 <_dtoa_r+0x49a>
 800a106:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a108:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800a164 <_dtoa_r+0xb9c>
 800a10c:	b11b      	cbz	r3, 800a116 <_dtoa_r+0xb4e>
 800a10e:	f10a 0308 	add.w	r3, sl, #8
 800a112:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a114:	6013      	str	r3, [r2, #0]
 800a116:	4650      	mov	r0, sl
 800a118:	b017      	add	sp, #92	@ 0x5c
 800a11a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a11e:	9b07      	ldr	r3, [sp, #28]
 800a120:	2b01      	cmp	r3, #1
 800a122:	f77f ae2e 	ble.w	8009d82 <_dtoa_r+0x7ba>
 800a126:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a128:	9308      	str	r3, [sp, #32]
 800a12a:	2001      	movs	r0, #1
 800a12c:	e64d      	b.n	8009dca <_dtoa_r+0x802>
 800a12e:	f1bb 0f00 	cmp.w	fp, #0
 800a132:	f77f aed9 	ble.w	8009ee8 <_dtoa_r+0x920>
 800a136:	4656      	mov	r6, sl
 800a138:	9802      	ldr	r0, [sp, #8]
 800a13a:	4621      	mov	r1, r4
 800a13c:	f7ff f9bb 	bl	80094b6 <quorem>
 800a140:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800a144:	f806 3b01 	strb.w	r3, [r6], #1
 800a148:	eba6 020a 	sub.w	r2, r6, sl
 800a14c:	4593      	cmp	fp, r2
 800a14e:	ddb4      	ble.n	800a0ba <_dtoa_r+0xaf2>
 800a150:	9902      	ldr	r1, [sp, #8]
 800a152:	2300      	movs	r3, #0
 800a154:	220a      	movs	r2, #10
 800a156:	4648      	mov	r0, r9
 800a158:	f000 f968 	bl	800a42c <__multadd>
 800a15c:	9002      	str	r0, [sp, #8]
 800a15e:	e7eb      	b.n	800a138 <_dtoa_r+0xb70>
 800a160:	0800bf98 	.word	0x0800bf98
 800a164:	0800bf1c 	.word	0x0800bf1c

0800a168 <_free_r>:
 800a168:	b538      	push	{r3, r4, r5, lr}
 800a16a:	4605      	mov	r5, r0
 800a16c:	2900      	cmp	r1, #0
 800a16e:	d041      	beq.n	800a1f4 <_free_r+0x8c>
 800a170:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a174:	1f0c      	subs	r4, r1, #4
 800a176:	2b00      	cmp	r3, #0
 800a178:	bfb8      	it	lt
 800a17a:	18e4      	addlt	r4, r4, r3
 800a17c:	f000 f8e8 	bl	800a350 <__malloc_lock>
 800a180:	4a1d      	ldr	r2, [pc, #116]	@ (800a1f8 <_free_r+0x90>)
 800a182:	6813      	ldr	r3, [r2, #0]
 800a184:	b933      	cbnz	r3, 800a194 <_free_r+0x2c>
 800a186:	6063      	str	r3, [r4, #4]
 800a188:	6014      	str	r4, [r2, #0]
 800a18a:	4628      	mov	r0, r5
 800a18c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a190:	f000 b8e4 	b.w	800a35c <__malloc_unlock>
 800a194:	42a3      	cmp	r3, r4
 800a196:	d908      	bls.n	800a1aa <_free_r+0x42>
 800a198:	6820      	ldr	r0, [r4, #0]
 800a19a:	1821      	adds	r1, r4, r0
 800a19c:	428b      	cmp	r3, r1
 800a19e:	bf01      	itttt	eq
 800a1a0:	6819      	ldreq	r1, [r3, #0]
 800a1a2:	685b      	ldreq	r3, [r3, #4]
 800a1a4:	1809      	addeq	r1, r1, r0
 800a1a6:	6021      	streq	r1, [r4, #0]
 800a1a8:	e7ed      	b.n	800a186 <_free_r+0x1e>
 800a1aa:	461a      	mov	r2, r3
 800a1ac:	685b      	ldr	r3, [r3, #4]
 800a1ae:	b10b      	cbz	r3, 800a1b4 <_free_r+0x4c>
 800a1b0:	42a3      	cmp	r3, r4
 800a1b2:	d9fa      	bls.n	800a1aa <_free_r+0x42>
 800a1b4:	6811      	ldr	r1, [r2, #0]
 800a1b6:	1850      	adds	r0, r2, r1
 800a1b8:	42a0      	cmp	r0, r4
 800a1ba:	d10b      	bne.n	800a1d4 <_free_r+0x6c>
 800a1bc:	6820      	ldr	r0, [r4, #0]
 800a1be:	4401      	add	r1, r0
 800a1c0:	1850      	adds	r0, r2, r1
 800a1c2:	4283      	cmp	r3, r0
 800a1c4:	6011      	str	r1, [r2, #0]
 800a1c6:	d1e0      	bne.n	800a18a <_free_r+0x22>
 800a1c8:	6818      	ldr	r0, [r3, #0]
 800a1ca:	685b      	ldr	r3, [r3, #4]
 800a1cc:	6053      	str	r3, [r2, #4]
 800a1ce:	4408      	add	r0, r1
 800a1d0:	6010      	str	r0, [r2, #0]
 800a1d2:	e7da      	b.n	800a18a <_free_r+0x22>
 800a1d4:	d902      	bls.n	800a1dc <_free_r+0x74>
 800a1d6:	230c      	movs	r3, #12
 800a1d8:	602b      	str	r3, [r5, #0]
 800a1da:	e7d6      	b.n	800a18a <_free_r+0x22>
 800a1dc:	6820      	ldr	r0, [r4, #0]
 800a1de:	1821      	adds	r1, r4, r0
 800a1e0:	428b      	cmp	r3, r1
 800a1e2:	bf04      	itt	eq
 800a1e4:	6819      	ldreq	r1, [r3, #0]
 800a1e6:	685b      	ldreq	r3, [r3, #4]
 800a1e8:	6063      	str	r3, [r4, #4]
 800a1ea:	bf04      	itt	eq
 800a1ec:	1809      	addeq	r1, r1, r0
 800a1ee:	6021      	streq	r1, [r4, #0]
 800a1f0:	6054      	str	r4, [r2, #4]
 800a1f2:	e7ca      	b.n	800a18a <_free_r+0x22>
 800a1f4:	bd38      	pop	{r3, r4, r5, pc}
 800a1f6:	bf00      	nop
 800a1f8:	20001d0c 	.word	0x20001d0c

0800a1fc <malloc>:
 800a1fc:	4b02      	ldr	r3, [pc, #8]	@ (800a208 <malloc+0xc>)
 800a1fe:	4601      	mov	r1, r0
 800a200:	6818      	ldr	r0, [r3, #0]
 800a202:	f000 b825 	b.w	800a250 <_malloc_r>
 800a206:	bf00      	nop
 800a208:	20000018 	.word	0x20000018

0800a20c <sbrk_aligned>:
 800a20c:	b570      	push	{r4, r5, r6, lr}
 800a20e:	4e0f      	ldr	r6, [pc, #60]	@ (800a24c <sbrk_aligned+0x40>)
 800a210:	460c      	mov	r4, r1
 800a212:	6831      	ldr	r1, [r6, #0]
 800a214:	4605      	mov	r5, r0
 800a216:	b911      	cbnz	r1, 800a21e <sbrk_aligned+0x12>
 800a218:	f001 f804 	bl	800b224 <_sbrk_r>
 800a21c:	6030      	str	r0, [r6, #0]
 800a21e:	4621      	mov	r1, r4
 800a220:	4628      	mov	r0, r5
 800a222:	f000 ffff 	bl	800b224 <_sbrk_r>
 800a226:	1c43      	adds	r3, r0, #1
 800a228:	d103      	bne.n	800a232 <sbrk_aligned+0x26>
 800a22a:	f04f 34ff 	mov.w	r4, #4294967295
 800a22e:	4620      	mov	r0, r4
 800a230:	bd70      	pop	{r4, r5, r6, pc}
 800a232:	1cc4      	adds	r4, r0, #3
 800a234:	f024 0403 	bic.w	r4, r4, #3
 800a238:	42a0      	cmp	r0, r4
 800a23a:	d0f8      	beq.n	800a22e <sbrk_aligned+0x22>
 800a23c:	1a21      	subs	r1, r4, r0
 800a23e:	4628      	mov	r0, r5
 800a240:	f000 fff0 	bl	800b224 <_sbrk_r>
 800a244:	3001      	adds	r0, #1
 800a246:	d1f2      	bne.n	800a22e <sbrk_aligned+0x22>
 800a248:	e7ef      	b.n	800a22a <sbrk_aligned+0x1e>
 800a24a:	bf00      	nop
 800a24c:	20001d08 	.word	0x20001d08

0800a250 <_malloc_r>:
 800a250:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a254:	1ccd      	adds	r5, r1, #3
 800a256:	f025 0503 	bic.w	r5, r5, #3
 800a25a:	3508      	adds	r5, #8
 800a25c:	2d0c      	cmp	r5, #12
 800a25e:	bf38      	it	cc
 800a260:	250c      	movcc	r5, #12
 800a262:	2d00      	cmp	r5, #0
 800a264:	4606      	mov	r6, r0
 800a266:	db01      	blt.n	800a26c <_malloc_r+0x1c>
 800a268:	42a9      	cmp	r1, r5
 800a26a:	d904      	bls.n	800a276 <_malloc_r+0x26>
 800a26c:	230c      	movs	r3, #12
 800a26e:	6033      	str	r3, [r6, #0]
 800a270:	2000      	movs	r0, #0
 800a272:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a276:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a34c <_malloc_r+0xfc>
 800a27a:	f000 f869 	bl	800a350 <__malloc_lock>
 800a27e:	f8d8 3000 	ldr.w	r3, [r8]
 800a282:	461c      	mov	r4, r3
 800a284:	bb44      	cbnz	r4, 800a2d8 <_malloc_r+0x88>
 800a286:	4629      	mov	r1, r5
 800a288:	4630      	mov	r0, r6
 800a28a:	f7ff ffbf 	bl	800a20c <sbrk_aligned>
 800a28e:	1c43      	adds	r3, r0, #1
 800a290:	4604      	mov	r4, r0
 800a292:	d158      	bne.n	800a346 <_malloc_r+0xf6>
 800a294:	f8d8 4000 	ldr.w	r4, [r8]
 800a298:	4627      	mov	r7, r4
 800a29a:	2f00      	cmp	r7, #0
 800a29c:	d143      	bne.n	800a326 <_malloc_r+0xd6>
 800a29e:	2c00      	cmp	r4, #0
 800a2a0:	d04b      	beq.n	800a33a <_malloc_r+0xea>
 800a2a2:	6823      	ldr	r3, [r4, #0]
 800a2a4:	4639      	mov	r1, r7
 800a2a6:	4630      	mov	r0, r6
 800a2a8:	eb04 0903 	add.w	r9, r4, r3
 800a2ac:	f000 ffba 	bl	800b224 <_sbrk_r>
 800a2b0:	4581      	cmp	r9, r0
 800a2b2:	d142      	bne.n	800a33a <_malloc_r+0xea>
 800a2b4:	6821      	ldr	r1, [r4, #0]
 800a2b6:	1a6d      	subs	r5, r5, r1
 800a2b8:	4629      	mov	r1, r5
 800a2ba:	4630      	mov	r0, r6
 800a2bc:	f7ff ffa6 	bl	800a20c <sbrk_aligned>
 800a2c0:	3001      	adds	r0, #1
 800a2c2:	d03a      	beq.n	800a33a <_malloc_r+0xea>
 800a2c4:	6823      	ldr	r3, [r4, #0]
 800a2c6:	442b      	add	r3, r5
 800a2c8:	6023      	str	r3, [r4, #0]
 800a2ca:	f8d8 3000 	ldr.w	r3, [r8]
 800a2ce:	685a      	ldr	r2, [r3, #4]
 800a2d0:	bb62      	cbnz	r2, 800a32c <_malloc_r+0xdc>
 800a2d2:	f8c8 7000 	str.w	r7, [r8]
 800a2d6:	e00f      	b.n	800a2f8 <_malloc_r+0xa8>
 800a2d8:	6822      	ldr	r2, [r4, #0]
 800a2da:	1b52      	subs	r2, r2, r5
 800a2dc:	d420      	bmi.n	800a320 <_malloc_r+0xd0>
 800a2de:	2a0b      	cmp	r2, #11
 800a2e0:	d917      	bls.n	800a312 <_malloc_r+0xc2>
 800a2e2:	1961      	adds	r1, r4, r5
 800a2e4:	42a3      	cmp	r3, r4
 800a2e6:	6025      	str	r5, [r4, #0]
 800a2e8:	bf18      	it	ne
 800a2ea:	6059      	strne	r1, [r3, #4]
 800a2ec:	6863      	ldr	r3, [r4, #4]
 800a2ee:	bf08      	it	eq
 800a2f0:	f8c8 1000 	streq.w	r1, [r8]
 800a2f4:	5162      	str	r2, [r4, r5]
 800a2f6:	604b      	str	r3, [r1, #4]
 800a2f8:	4630      	mov	r0, r6
 800a2fa:	f000 f82f 	bl	800a35c <__malloc_unlock>
 800a2fe:	f104 000b 	add.w	r0, r4, #11
 800a302:	1d23      	adds	r3, r4, #4
 800a304:	f020 0007 	bic.w	r0, r0, #7
 800a308:	1ac2      	subs	r2, r0, r3
 800a30a:	bf1c      	itt	ne
 800a30c:	1a1b      	subne	r3, r3, r0
 800a30e:	50a3      	strne	r3, [r4, r2]
 800a310:	e7af      	b.n	800a272 <_malloc_r+0x22>
 800a312:	6862      	ldr	r2, [r4, #4]
 800a314:	42a3      	cmp	r3, r4
 800a316:	bf0c      	ite	eq
 800a318:	f8c8 2000 	streq.w	r2, [r8]
 800a31c:	605a      	strne	r2, [r3, #4]
 800a31e:	e7eb      	b.n	800a2f8 <_malloc_r+0xa8>
 800a320:	4623      	mov	r3, r4
 800a322:	6864      	ldr	r4, [r4, #4]
 800a324:	e7ae      	b.n	800a284 <_malloc_r+0x34>
 800a326:	463c      	mov	r4, r7
 800a328:	687f      	ldr	r7, [r7, #4]
 800a32a:	e7b6      	b.n	800a29a <_malloc_r+0x4a>
 800a32c:	461a      	mov	r2, r3
 800a32e:	685b      	ldr	r3, [r3, #4]
 800a330:	42a3      	cmp	r3, r4
 800a332:	d1fb      	bne.n	800a32c <_malloc_r+0xdc>
 800a334:	2300      	movs	r3, #0
 800a336:	6053      	str	r3, [r2, #4]
 800a338:	e7de      	b.n	800a2f8 <_malloc_r+0xa8>
 800a33a:	230c      	movs	r3, #12
 800a33c:	6033      	str	r3, [r6, #0]
 800a33e:	4630      	mov	r0, r6
 800a340:	f000 f80c 	bl	800a35c <__malloc_unlock>
 800a344:	e794      	b.n	800a270 <_malloc_r+0x20>
 800a346:	6005      	str	r5, [r0, #0]
 800a348:	e7d6      	b.n	800a2f8 <_malloc_r+0xa8>
 800a34a:	bf00      	nop
 800a34c:	20001d0c 	.word	0x20001d0c

0800a350 <__malloc_lock>:
 800a350:	4801      	ldr	r0, [pc, #4]	@ (800a358 <__malloc_lock+0x8>)
 800a352:	f7ff b8a0 	b.w	8009496 <__retarget_lock_acquire_recursive>
 800a356:	bf00      	nop
 800a358:	20001d04 	.word	0x20001d04

0800a35c <__malloc_unlock>:
 800a35c:	4801      	ldr	r0, [pc, #4]	@ (800a364 <__malloc_unlock+0x8>)
 800a35e:	f7ff b89b 	b.w	8009498 <__retarget_lock_release_recursive>
 800a362:	bf00      	nop
 800a364:	20001d04 	.word	0x20001d04

0800a368 <_Balloc>:
 800a368:	b570      	push	{r4, r5, r6, lr}
 800a36a:	69c6      	ldr	r6, [r0, #28]
 800a36c:	4604      	mov	r4, r0
 800a36e:	460d      	mov	r5, r1
 800a370:	b976      	cbnz	r6, 800a390 <_Balloc+0x28>
 800a372:	2010      	movs	r0, #16
 800a374:	f7ff ff42 	bl	800a1fc <malloc>
 800a378:	4602      	mov	r2, r0
 800a37a:	61e0      	str	r0, [r4, #28]
 800a37c:	b920      	cbnz	r0, 800a388 <_Balloc+0x20>
 800a37e:	4b18      	ldr	r3, [pc, #96]	@ (800a3e0 <_Balloc+0x78>)
 800a380:	4818      	ldr	r0, [pc, #96]	@ (800a3e4 <_Balloc+0x7c>)
 800a382:	216b      	movs	r1, #107	@ 0x6b
 800a384:	f000 ff5e 	bl	800b244 <__assert_func>
 800a388:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a38c:	6006      	str	r6, [r0, #0]
 800a38e:	60c6      	str	r6, [r0, #12]
 800a390:	69e6      	ldr	r6, [r4, #28]
 800a392:	68f3      	ldr	r3, [r6, #12]
 800a394:	b183      	cbz	r3, 800a3b8 <_Balloc+0x50>
 800a396:	69e3      	ldr	r3, [r4, #28]
 800a398:	68db      	ldr	r3, [r3, #12]
 800a39a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a39e:	b9b8      	cbnz	r0, 800a3d0 <_Balloc+0x68>
 800a3a0:	2101      	movs	r1, #1
 800a3a2:	fa01 f605 	lsl.w	r6, r1, r5
 800a3a6:	1d72      	adds	r2, r6, #5
 800a3a8:	0092      	lsls	r2, r2, #2
 800a3aa:	4620      	mov	r0, r4
 800a3ac:	f000 ff68 	bl	800b280 <_calloc_r>
 800a3b0:	b160      	cbz	r0, 800a3cc <_Balloc+0x64>
 800a3b2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a3b6:	e00e      	b.n	800a3d6 <_Balloc+0x6e>
 800a3b8:	2221      	movs	r2, #33	@ 0x21
 800a3ba:	2104      	movs	r1, #4
 800a3bc:	4620      	mov	r0, r4
 800a3be:	f000 ff5f 	bl	800b280 <_calloc_r>
 800a3c2:	69e3      	ldr	r3, [r4, #28]
 800a3c4:	60f0      	str	r0, [r6, #12]
 800a3c6:	68db      	ldr	r3, [r3, #12]
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	d1e4      	bne.n	800a396 <_Balloc+0x2e>
 800a3cc:	2000      	movs	r0, #0
 800a3ce:	bd70      	pop	{r4, r5, r6, pc}
 800a3d0:	6802      	ldr	r2, [r0, #0]
 800a3d2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a3d6:	2300      	movs	r3, #0
 800a3d8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a3dc:	e7f7      	b.n	800a3ce <_Balloc+0x66>
 800a3de:	bf00      	nop
 800a3e0:	0800bf29 	.word	0x0800bf29
 800a3e4:	0800bfa9 	.word	0x0800bfa9

0800a3e8 <_Bfree>:
 800a3e8:	b570      	push	{r4, r5, r6, lr}
 800a3ea:	69c6      	ldr	r6, [r0, #28]
 800a3ec:	4605      	mov	r5, r0
 800a3ee:	460c      	mov	r4, r1
 800a3f0:	b976      	cbnz	r6, 800a410 <_Bfree+0x28>
 800a3f2:	2010      	movs	r0, #16
 800a3f4:	f7ff ff02 	bl	800a1fc <malloc>
 800a3f8:	4602      	mov	r2, r0
 800a3fa:	61e8      	str	r0, [r5, #28]
 800a3fc:	b920      	cbnz	r0, 800a408 <_Bfree+0x20>
 800a3fe:	4b09      	ldr	r3, [pc, #36]	@ (800a424 <_Bfree+0x3c>)
 800a400:	4809      	ldr	r0, [pc, #36]	@ (800a428 <_Bfree+0x40>)
 800a402:	218f      	movs	r1, #143	@ 0x8f
 800a404:	f000 ff1e 	bl	800b244 <__assert_func>
 800a408:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a40c:	6006      	str	r6, [r0, #0]
 800a40e:	60c6      	str	r6, [r0, #12]
 800a410:	b13c      	cbz	r4, 800a422 <_Bfree+0x3a>
 800a412:	69eb      	ldr	r3, [r5, #28]
 800a414:	6862      	ldr	r2, [r4, #4]
 800a416:	68db      	ldr	r3, [r3, #12]
 800a418:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a41c:	6021      	str	r1, [r4, #0]
 800a41e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a422:	bd70      	pop	{r4, r5, r6, pc}
 800a424:	0800bf29 	.word	0x0800bf29
 800a428:	0800bfa9 	.word	0x0800bfa9

0800a42c <__multadd>:
 800a42c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a430:	690d      	ldr	r5, [r1, #16]
 800a432:	4607      	mov	r7, r0
 800a434:	460c      	mov	r4, r1
 800a436:	461e      	mov	r6, r3
 800a438:	f101 0c14 	add.w	ip, r1, #20
 800a43c:	2000      	movs	r0, #0
 800a43e:	f8dc 3000 	ldr.w	r3, [ip]
 800a442:	b299      	uxth	r1, r3
 800a444:	fb02 6101 	mla	r1, r2, r1, r6
 800a448:	0c1e      	lsrs	r6, r3, #16
 800a44a:	0c0b      	lsrs	r3, r1, #16
 800a44c:	fb02 3306 	mla	r3, r2, r6, r3
 800a450:	b289      	uxth	r1, r1
 800a452:	3001      	adds	r0, #1
 800a454:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a458:	4285      	cmp	r5, r0
 800a45a:	f84c 1b04 	str.w	r1, [ip], #4
 800a45e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a462:	dcec      	bgt.n	800a43e <__multadd+0x12>
 800a464:	b30e      	cbz	r6, 800a4aa <__multadd+0x7e>
 800a466:	68a3      	ldr	r3, [r4, #8]
 800a468:	42ab      	cmp	r3, r5
 800a46a:	dc19      	bgt.n	800a4a0 <__multadd+0x74>
 800a46c:	6861      	ldr	r1, [r4, #4]
 800a46e:	4638      	mov	r0, r7
 800a470:	3101      	adds	r1, #1
 800a472:	f7ff ff79 	bl	800a368 <_Balloc>
 800a476:	4680      	mov	r8, r0
 800a478:	b928      	cbnz	r0, 800a486 <__multadd+0x5a>
 800a47a:	4602      	mov	r2, r0
 800a47c:	4b0c      	ldr	r3, [pc, #48]	@ (800a4b0 <__multadd+0x84>)
 800a47e:	480d      	ldr	r0, [pc, #52]	@ (800a4b4 <__multadd+0x88>)
 800a480:	21ba      	movs	r1, #186	@ 0xba
 800a482:	f000 fedf 	bl	800b244 <__assert_func>
 800a486:	6922      	ldr	r2, [r4, #16]
 800a488:	3202      	adds	r2, #2
 800a48a:	f104 010c 	add.w	r1, r4, #12
 800a48e:	0092      	lsls	r2, r2, #2
 800a490:	300c      	adds	r0, #12
 800a492:	f7ff f802 	bl	800949a <memcpy>
 800a496:	4621      	mov	r1, r4
 800a498:	4638      	mov	r0, r7
 800a49a:	f7ff ffa5 	bl	800a3e8 <_Bfree>
 800a49e:	4644      	mov	r4, r8
 800a4a0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a4a4:	3501      	adds	r5, #1
 800a4a6:	615e      	str	r6, [r3, #20]
 800a4a8:	6125      	str	r5, [r4, #16]
 800a4aa:	4620      	mov	r0, r4
 800a4ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a4b0:	0800bf98 	.word	0x0800bf98
 800a4b4:	0800bfa9 	.word	0x0800bfa9

0800a4b8 <__hi0bits>:
 800a4b8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a4bc:	4603      	mov	r3, r0
 800a4be:	bf36      	itet	cc
 800a4c0:	0403      	lslcc	r3, r0, #16
 800a4c2:	2000      	movcs	r0, #0
 800a4c4:	2010      	movcc	r0, #16
 800a4c6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a4ca:	bf3c      	itt	cc
 800a4cc:	021b      	lslcc	r3, r3, #8
 800a4ce:	3008      	addcc	r0, #8
 800a4d0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a4d4:	bf3c      	itt	cc
 800a4d6:	011b      	lslcc	r3, r3, #4
 800a4d8:	3004      	addcc	r0, #4
 800a4da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a4de:	bf3c      	itt	cc
 800a4e0:	009b      	lslcc	r3, r3, #2
 800a4e2:	3002      	addcc	r0, #2
 800a4e4:	2b00      	cmp	r3, #0
 800a4e6:	db05      	blt.n	800a4f4 <__hi0bits+0x3c>
 800a4e8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a4ec:	f100 0001 	add.w	r0, r0, #1
 800a4f0:	bf08      	it	eq
 800a4f2:	2020      	moveq	r0, #32
 800a4f4:	4770      	bx	lr

0800a4f6 <__lo0bits>:
 800a4f6:	6803      	ldr	r3, [r0, #0]
 800a4f8:	4602      	mov	r2, r0
 800a4fa:	f013 0007 	ands.w	r0, r3, #7
 800a4fe:	d00b      	beq.n	800a518 <__lo0bits+0x22>
 800a500:	07d9      	lsls	r1, r3, #31
 800a502:	d421      	bmi.n	800a548 <__lo0bits+0x52>
 800a504:	0798      	lsls	r0, r3, #30
 800a506:	bf49      	itett	mi
 800a508:	085b      	lsrmi	r3, r3, #1
 800a50a:	089b      	lsrpl	r3, r3, #2
 800a50c:	2001      	movmi	r0, #1
 800a50e:	6013      	strmi	r3, [r2, #0]
 800a510:	bf5c      	itt	pl
 800a512:	6013      	strpl	r3, [r2, #0]
 800a514:	2002      	movpl	r0, #2
 800a516:	4770      	bx	lr
 800a518:	b299      	uxth	r1, r3
 800a51a:	b909      	cbnz	r1, 800a520 <__lo0bits+0x2a>
 800a51c:	0c1b      	lsrs	r3, r3, #16
 800a51e:	2010      	movs	r0, #16
 800a520:	b2d9      	uxtb	r1, r3
 800a522:	b909      	cbnz	r1, 800a528 <__lo0bits+0x32>
 800a524:	3008      	adds	r0, #8
 800a526:	0a1b      	lsrs	r3, r3, #8
 800a528:	0719      	lsls	r1, r3, #28
 800a52a:	bf04      	itt	eq
 800a52c:	091b      	lsreq	r3, r3, #4
 800a52e:	3004      	addeq	r0, #4
 800a530:	0799      	lsls	r1, r3, #30
 800a532:	bf04      	itt	eq
 800a534:	089b      	lsreq	r3, r3, #2
 800a536:	3002      	addeq	r0, #2
 800a538:	07d9      	lsls	r1, r3, #31
 800a53a:	d403      	bmi.n	800a544 <__lo0bits+0x4e>
 800a53c:	085b      	lsrs	r3, r3, #1
 800a53e:	f100 0001 	add.w	r0, r0, #1
 800a542:	d003      	beq.n	800a54c <__lo0bits+0x56>
 800a544:	6013      	str	r3, [r2, #0]
 800a546:	4770      	bx	lr
 800a548:	2000      	movs	r0, #0
 800a54a:	4770      	bx	lr
 800a54c:	2020      	movs	r0, #32
 800a54e:	4770      	bx	lr

0800a550 <__i2b>:
 800a550:	b510      	push	{r4, lr}
 800a552:	460c      	mov	r4, r1
 800a554:	2101      	movs	r1, #1
 800a556:	f7ff ff07 	bl	800a368 <_Balloc>
 800a55a:	4602      	mov	r2, r0
 800a55c:	b928      	cbnz	r0, 800a56a <__i2b+0x1a>
 800a55e:	4b05      	ldr	r3, [pc, #20]	@ (800a574 <__i2b+0x24>)
 800a560:	4805      	ldr	r0, [pc, #20]	@ (800a578 <__i2b+0x28>)
 800a562:	f240 1145 	movw	r1, #325	@ 0x145
 800a566:	f000 fe6d 	bl	800b244 <__assert_func>
 800a56a:	2301      	movs	r3, #1
 800a56c:	6144      	str	r4, [r0, #20]
 800a56e:	6103      	str	r3, [r0, #16]
 800a570:	bd10      	pop	{r4, pc}
 800a572:	bf00      	nop
 800a574:	0800bf98 	.word	0x0800bf98
 800a578:	0800bfa9 	.word	0x0800bfa9

0800a57c <__multiply>:
 800a57c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a580:	4617      	mov	r7, r2
 800a582:	690a      	ldr	r2, [r1, #16]
 800a584:	693b      	ldr	r3, [r7, #16]
 800a586:	429a      	cmp	r2, r3
 800a588:	bfa8      	it	ge
 800a58a:	463b      	movge	r3, r7
 800a58c:	4689      	mov	r9, r1
 800a58e:	bfa4      	itt	ge
 800a590:	460f      	movge	r7, r1
 800a592:	4699      	movge	r9, r3
 800a594:	693d      	ldr	r5, [r7, #16]
 800a596:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a59a:	68bb      	ldr	r3, [r7, #8]
 800a59c:	6879      	ldr	r1, [r7, #4]
 800a59e:	eb05 060a 	add.w	r6, r5, sl
 800a5a2:	42b3      	cmp	r3, r6
 800a5a4:	b085      	sub	sp, #20
 800a5a6:	bfb8      	it	lt
 800a5a8:	3101      	addlt	r1, #1
 800a5aa:	f7ff fedd 	bl	800a368 <_Balloc>
 800a5ae:	b930      	cbnz	r0, 800a5be <__multiply+0x42>
 800a5b0:	4602      	mov	r2, r0
 800a5b2:	4b41      	ldr	r3, [pc, #260]	@ (800a6b8 <__multiply+0x13c>)
 800a5b4:	4841      	ldr	r0, [pc, #260]	@ (800a6bc <__multiply+0x140>)
 800a5b6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a5ba:	f000 fe43 	bl	800b244 <__assert_func>
 800a5be:	f100 0414 	add.w	r4, r0, #20
 800a5c2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800a5c6:	4623      	mov	r3, r4
 800a5c8:	2200      	movs	r2, #0
 800a5ca:	4573      	cmp	r3, lr
 800a5cc:	d320      	bcc.n	800a610 <__multiply+0x94>
 800a5ce:	f107 0814 	add.w	r8, r7, #20
 800a5d2:	f109 0114 	add.w	r1, r9, #20
 800a5d6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800a5da:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800a5de:	9302      	str	r3, [sp, #8]
 800a5e0:	1beb      	subs	r3, r5, r7
 800a5e2:	3b15      	subs	r3, #21
 800a5e4:	f023 0303 	bic.w	r3, r3, #3
 800a5e8:	3304      	adds	r3, #4
 800a5ea:	3715      	adds	r7, #21
 800a5ec:	42bd      	cmp	r5, r7
 800a5ee:	bf38      	it	cc
 800a5f0:	2304      	movcc	r3, #4
 800a5f2:	9301      	str	r3, [sp, #4]
 800a5f4:	9b02      	ldr	r3, [sp, #8]
 800a5f6:	9103      	str	r1, [sp, #12]
 800a5f8:	428b      	cmp	r3, r1
 800a5fa:	d80c      	bhi.n	800a616 <__multiply+0x9a>
 800a5fc:	2e00      	cmp	r6, #0
 800a5fe:	dd03      	ble.n	800a608 <__multiply+0x8c>
 800a600:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800a604:	2b00      	cmp	r3, #0
 800a606:	d055      	beq.n	800a6b4 <__multiply+0x138>
 800a608:	6106      	str	r6, [r0, #16]
 800a60a:	b005      	add	sp, #20
 800a60c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a610:	f843 2b04 	str.w	r2, [r3], #4
 800a614:	e7d9      	b.n	800a5ca <__multiply+0x4e>
 800a616:	f8b1 a000 	ldrh.w	sl, [r1]
 800a61a:	f1ba 0f00 	cmp.w	sl, #0
 800a61e:	d01f      	beq.n	800a660 <__multiply+0xe4>
 800a620:	46c4      	mov	ip, r8
 800a622:	46a1      	mov	r9, r4
 800a624:	2700      	movs	r7, #0
 800a626:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a62a:	f8d9 3000 	ldr.w	r3, [r9]
 800a62e:	fa1f fb82 	uxth.w	fp, r2
 800a632:	b29b      	uxth	r3, r3
 800a634:	fb0a 330b 	mla	r3, sl, fp, r3
 800a638:	443b      	add	r3, r7
 800a63a:	f8d9 7000 	ldr.w	r7, [r9]
 800a63e:	0c12      	lsrs	r2, r2, #16
 800a640:	0c3f      	lsrs	r7, r7, #16
 800a642:	fb0a 7202 	mla	r2, sl, r2, r7
 800a646:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800a64a:	b29b      	uxth	r3, r3
 800a64c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a650:	4565      	cmp	r5, ip
 800a652:	f849 3b04 	str.w	r3, [r9], #4
 800a656:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800a65a:	d8e4      	bhi.n	800a626 <__multiply+0xaa>
 800a65c:	9b01      	ldr	r3, [sp, #4]
 800a65e:	50e7      	str	r7, [r4, r3]
 800a660:	9b03      	ldr	r3, [sp, #12]
 800a662:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a666:	3104      	adds	r1, #4
 800a668:	f1b9 0f00 	cmp.w	r9, #0
 800a66c:	d020      	beq.n	800a6b0 <__multiply+0x134>
 800a66e:	6823      	ldr	r3, [r4, #0]
 800a670:	4647      	mov	r7, r8
 800a672:	46a4      	mov	ip, r4
 800a674:	f04f 0a00 	mov.w	sl, #0
 800a678:	f8b7 b000 	ldrh.w	fp, [r7]
 800a67c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800a680:	fb09 220b 	mla	r2, r9, fp, r2
 800a684:	4452      	add	r2, sl
 800a686:	b29b      	uxth	r3, r3
 800a688:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a68c:	f84c 3b04 	str.w	r3, [ip], #4
 800a690:	f857 3b04 	ldr.w	r3, [r7], #4
 800a694:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a698:	f8bc 3000 	ldrh.w	r3, [ip]
 800a69c:	fb09 330a 	mla	r3, r9, sl, r3
 800a6a0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800a6a4:	42bd      	cmp	r5, r7
 800a6a6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a6aa:	d8e5      	bhi.n	800a678 <__multiply+0xfc>
 800a6ac:	9a01      	ldr	r2, [sp, #4]
 800a6ae:	50a3      	str	r3, [r4, r2]
 800a6b0:	3404      	adds	r4, #4
 800a6b2:	e79f      	b.n	800a5f4 <__multiply+0x78>
 800a6b4:	3e01      	subs	r6, #1
 800a6b6:	e7a1      	b.n	800a5fc <__multiply+0x80>
 800a6b8:	0800bf98 	.word	0x0800bf98
 800a6bc:	0800bfa9 	.word	0x0800bfa9

0800a6c0 <__pow5mult>:
 800a6c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a6c4:	4615      	mov	r5, r2
 800a6c6:	f012 0203 	ands.w	r2, r2, #3
 800a6ca:	4607      	mov	r7, r0
 800a6cc:	460e      	mov	r6, r1
 800a6ce:	d007      	beq.n	800a6e0 <__pow5mult+0x20>
 800a6d0:	4c25      	ldr	r4, [pc, #148]	@ (800a768 <__pow5mult+0xa8>)
 800a6d2:	3a01      	subs	r2, #1
 800a6d4:	2300      	movs	r3, #0
 800a6d6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a6da:	f7ff fea7 	bl	800a42c <__multadd>
 800a6de:	4606      	mov	r6, r0
 800a6e0:	10ad      	asrs	r5, r5, #2
 800a6e2:	d03d      	beq.n	800a760 <__pow5mult+0xa0>
 800a6e4:	69fc      	ldr	r4, [r7, #28]
 800a6e6:	b97c      	cbnz	r4, 800a708 <__pow5mult+0x48>
 800a6e8:	2010      	movs	r0, #16
 800a6ea:	f7ff fd87 	bl	800a1fc <malloc>
 800a6ee:	4602      	mov	r2, r0
 800a6f0:	61f8      	str	r0, [r7, #28]
 800a6f2:	b928      	cbnz	r0, 800a700 <__pow5mult+0x40>
 800a6f4:	4b1d      	ldr	r3, [pc, #116]	@ (800a76c <__pow5mult+0xac>)
 800a6f6:	481e      	ldr	r0, [pc, #120]	@ (800a770 <__pow5mult+0xb0>)
 800a6f8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a6fc:	f000 fda2 	bl	800b244 <__assert_func>
 800a700:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a704:	6004      	str	r4, [r0, #0]
 800a706:	60c4      	str	r4, [r0, #12]
 800a708:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a70c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a710:	b94c      	cbnz	r4, 800a726 <__pow5mult+0x66>
 800a712:	f240 2171 	movw	r1, #625	@ 0x271
 800a716:	4638      	mov	r0, r7
 800a718:	f7ff ff1a 	bl	800a550 <__i2b>
 800a71c:	2300      	movs	r3, #0
 800a71e:	f8c8 0008 	str.w	r0, [r8, #8]
 800a722:	4604      	mov	r4, r0
 800a724:	6003      	str	r3, [r0, #0]
 800a726:	f04f 0900 	mov.w	r9, #0
 800a72a:	07eb      	lsls	r3, r5, #31
 800a72c:	d50a      	bpl.n	800a744 <__pow5mult+0x84>
 800a72e:	4631      	mov	r1, r6
 800a730:	4622      	mov	r2, r4
 800a732:	4638      	mov	r0, r7
 800a734:	f7ff ff22 	bl	800a57c <__multiply>
 800a738:	4631      	mov	r1, r6
 800a73a:	4680      	mov	r8, r0
 800a73c:	4638      	mov	r0, r7
 800a73e:	f7ff fe53 	bl	800a3e8 <_Bfree>
 800a742:	4646      	mov	r6, r8
 800a744:	106d      	asrs	r5, r5, #1
 800a746:	d00b      	beq.n	800a760 <__pow5mult+0xa0>
 800a748:	6820      	ldr	r0, [r4, #0]
 800a74a:	b938      	cbnz	r0, 800a75c <__pow5mult+0x9c>
 800a74c:	4622      	mov	r2, r4
 800a74e:	4621      	mov	r1, r4
 800a750:	4638      	mov	r0, r7
 800a752:	f7ff ff13 	bl	800a57c <__multiply>
 800a756:	6020      	str	r0, [r4, #0]
 800a758:	f8c0 9000 	str.w	r9, [r0]
 800a75c:	4604      	mov	r4, r0
 800a75e:	e7e4      	b.n	800a72a <__pow5mult+0x6a>
 800a760:	4630      	mov	r0, r6
 800a762:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a766:	bf00      	nop
 800a768:	0800c05c 	.word	0x0800c05c
 800a76c:	0800bf29 	.word	0x0800bf29
 800a770:	0800bfa9 	.word	0x0800bfa9

0800a774 <__lshift>:
 800a774:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a778:	460c      	mov	r4, r1
 800a77a:	6849      	ldr	r1, [r1, #4]
 800a77c:	6923      	ldr	r3, [r4, #16]
 800a77e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a782:	68a3      	ldr	r3, [r4, #8]
 800a784:	4607      	mov	r7, r0
 800a786:	4691      	mov	r9, r2
 800a788:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a78c:	f108 0601 	add.w	r6, r8, #1
 800a790:	42b3      	cmp	r3, r6
 800a792:	db0b      	blt.n	800a7ac <__lshift+0x38>
 800a794:	4638      	mov	r0, r7
 800a796:	f7ff fde7 	bl	800a368 <_Balloc>
 800a79a:	4605      	mov	r5, r0
 800a79c:	b948      	cbnz	r0, 800a7b2 <__lshift+0x3e>
 800a79e:	4602      	mov	r2, r0
 800a7a0:	4b28      	ldr	r3, [pc, #160]	@ (800a844 <__lshift+0xd0>)
 800a7a2:	4829      	ldr	r0, [pc, #164]	@ (800a848 <__lshift+0xd4>)
 800a7a4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a7a8:	f000 fd4c 	bl	800b244 <__assert_func>
 800a7ac:	3101      	adds	r1, #1
 800a7ae:	005b      	lsls	r3, r3, #1
 800a7b0:	e7ee      	b.n	800a790 <__lshift+0x1c>
 800a7b2:	2300      	movs	r3, #0
 800a7b4:	f100 0114 	add.w	r1, r0, #20
 800a7b8:	f100 0210 	add.w	r2, r0, #16
 800a7bc:	4618      	mov	r0, r3
 800a7be:	4553      	cmp	r3, sl
 800a7c0:	db33      	blt.n	800a82a <__lshift+0xb6>
 800a7c2:	6920      	ldr	r0, [r4, #16]
 800a7c4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a7c8:	f104 0314 	add.w	r3, r4, #20
 800a7cc:	f019 091f 	ands.w	r9, r9, #31
 800a7d0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a7d4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a7d8:	d02b      	beq.n	800a832 <__lshift+0xbe>
 800a7da:	f1c9 0e20 	rsb	lr, r9, #32
 800a7de:	468a      	mov	sl, r1
 800a7e0:	2200      	movs	r2, #0
 800a7e2:	6818      	ldr	r0, [r3, #0]
 800a7e4:	fa00 f009 	lsl.w	r0, r0, r9
 800a7e8:	4310      	orrs	r0, r2
 800a7ea:	f84a 0b04 	str.w	r0, [sl], #4
 800a7ee:	f853 2b04 	ldr.w	r2, [r3], #4
 800a7f2:	459c      	cmp	ip, r3
 800a7f4:	fa22 f20e 	lsr.w	r2, r2, lr
 800a7f8:	d8f3      	bhi.n	800a7e2 <__lshift+0x6e>
 800a7fa:	ebac 0304 	sub.w	r3, ip, r4
 800a7fe:	3b15      	subs	r3, #21
 800a800:	f023 0303 	bic.w	r3, r3, #3
 800a804:	3304      	adds	r3, #4
 800a806:	f104 0015 	add.w	r0, r4, #21
 800a80a:	4560      	cmp	r0, ip
 800a80c:	bf88      	it	hi
 800a80e:	2304      	movhi	r3, #4
 800a810:	50ca      	str	r2, [r1, r3]
 800a812:	b10a      	cbz	r2, 800a818 <__lshift+0xa4>
 800a814:	f108 0602 	add.w	r6, r8, #2
 800a818:	3e01      	subs	r6, #1
 800a81a:	4638      	mov	r0, r7
 800a81c:	612e      	str	r6, [r5, #16]
 800a81e:	4621      	mov	r1, r4
 800a820:	f7ff fde2 	bl	800a3e8 <_Bfree>
 800a824:	4628      	mov	r0, r5
 800a826:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a82a:	f842 0f04 	str.w	r0, [r2, #4]!
 800a82e:	3301      	adds	r3, #1
 800a830:	e7c5      	b.n	800a7be <__lshift+0x4a>
 800a832:	3904      	subs	r1, #4
 800a834:	f853 2b04 	ldr.w	r2, [r3], #4
 800a838:	f841 2f04 	str.w	r2, [r1, #4]!
 800a83c:	459c      	cmp	ip, r3
 800a83e:	d8f9      	bhi.n	800a834 <__lshift+0xc0>
 800a840:	e7ea      	b.n	800a818 <__lshift+0xa4>
 800a842:	bf00      	nop
 800a844:	0800bf98 	.word	0x0800bf98
 800a848:	0800bfa9 	.word	0x0800bfa9

0800a84c <__mcmp>:
 800a84c:	690a      	ldr	r2, [r1, #16]
 800a84e:	4603      	mov	r3, r0
 800a850:	6900      	ldr	r0, [r0, #16]
 800a852:	1a80      	subs	r0, r0, r2
 800a854:	b530      	push	{r4, r5, lr}
 800a856:	d10e      	bne.n	800a876 <__mcmp+0x2a>
 800a858:	3314      	adds	r3, #20
 800a85a:	3114      	adds	r1, #20
 800a85c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a860:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a864:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a868:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a86c:	4295      	cmp	r5, r2
 800a86e:	d003      	beq.n	800a878 <__mcmp+0x2c>
 800a870:	d205      	bcs.n	800a87e <__mcmp+0x32>
 800a872:	f04f 30ff 	mov.w	r0, #4294967295
 800a876:	bd30      	pop	{r4, r5, pc}
 800a878:	42a3      	cmp	r3, r4
 800a87a:	d3f3      	bcc.n	800a864 <__mcmp+0x18>
 800a87c:	e7fb      	b.n	800a876 <__mcmp+0x2a>
 800a87e:	2001      	movs	r0, #1
 800a880:	e7f9      	b.n	800a876 <__mcmp+0x2a>
	...

0800a884 <__mdiff>:
 800a884:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a888:	4689      	mov	r9, r1
 800a88a:	4606      	mov	r6, r0
 800a88c:	4611      	mov	r1, r2
 800a88e:	4648      	mov	r0, r9
 800a890:	4614      	mov	r4, r2
 800a892:	f7ff ffdb 	bl	800a84c <__mcmp>
 800a896:	1e05      	subs	r5, r0, #0
 800a898:	d112      	bne.n	800a8c0 <__mdiff+0x3c>
 800a89a:	4629      	mov	r1, r5
 800a89c:	4630      	mov	r0, r6
 800a89e:	f7ff fd63 	bl	800a368 <_Balloc>
 800a8a2:	4602      	mov	r2, r0
 800a8a4:	b928      	cbnz	r0, 800a8b2 <__mdiff+0x2e>
 800a8a6:	4b3f      	ldr	r3, [pc, #252]	@ (800a9a4 <__mdiff+0x120>)
 800a8a8:	f240 2137 	movw	r1, #567	@ 0x237
 800a8ac:	483e      	ldr	r0, [pc, #248]	@ (800a9a8 <__mdiff+0x124>)
 800a8ae:	f000 fcc9 	bl	800b244 <__assert_func>
 800a8b2:	2301      	movs	r3, #1
 800a8b4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a8b8:	4610      	mov	r0, r2
 800a8ba:	b003      	add	sp, #12
 800a8bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8c0:	bfbc      	itt	lt
 800a8c2:	464b      	movlt	r3, r9
 800a8c4:	46a1      	movlt	r9, r4
 800a8c6:	4630      	mov	r0, r6
 800a8c8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a8cc:	bfba      	itte	lt
 800a8ce:	461c      	movlt	r4, r3
 800a8d0:	2501      	movlt	r5, #1
 800a8d2:	2500      	movge	r5, #0
 800a8d4:	f7ff fd48 	bl	800a368 <_Balloc>
 800a8d8:	4602      	mov	r2, r0
 800a8da:	b918      	cbnz	r0, 800a8e4 <__mdiff+0x60>
 800a8dc:	4b31      	ldr	r3, [pc, #196]	@ (800a9a4 <__mdiff+0x120>)
 800a8de:	f240 2145 	movw	r1, #581	@ 0x245
 800a8e2:	e7e3      	b.n	800a8ac <__mdiff+0x28>
 800a8e4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a8e8:	6926      	ldr	r6, [r4, #16]
 800a8ea:	60c5      	str	r5, [r0, #12]
 800a8ec:	f109 0310 	add.w	r3, r9, #16
 800a8f0:	f109 0514 	add.w	r5, r9, #20
 800a8f4:	f104 0e14 	add.w	lr, r4, #20
 800a8f8:	f100 0b14 	add.w	fp, r0, #20
 800a8fc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a900:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a904:	9301      	str	r3, [sp, #4]
 800a906:	46d9      	mov	r9, fp
 800a908:	f04f 0c00 	mov.w	ip, #0
 800a90c:	9b01      	ldr	r3, [sp, #4]
 800a90e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a912:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a916:	9301      	str	r3, [sp, #4]
 800a918:	fa1f f38a 	uxth.w	r3, sl
 800a91c:	4619      	mov	r1, r3
 800a91e:	b283      	uxth	r3, r0
 800a920:	1acb      	subs	r3, r1, r3
 800a922:	0c00      	lsrs	r0, r0, #16
 800a924:	4463      	add	r3, ip
 800a926:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a92a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a92e:	b29b      	uxth	r3, r3
 800a930:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a934:	4576      	cmp	r6, lr
 800a936:	f849 3b04 	str.w	r3, [r9], #4
 800a93a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a93e:	d8e5      	bhi.n	800a90c <__mdiff+0x88>
 800a940:	1b33      	subs	r3, r6, r4
 800a942:	3b15      	subs	r3, #21
 800a944:	f023 0303 	bic.w	r3, r3, #3
 800a948:	3415      	adds	r4, #21
 800a94a:	3304      	adds	r3, #4
 800a94c:	42a6      	cmp	r6, r4
 800a94e:	bf38      	it	cc
 800a950:	2304      	movcc	r3, #4
 800a952:	441d      	add	r5, r3
 800a954:	445b      	add	r3, fp
 800a956:	461e      	mov	r6, r3
 800a958:	462c      	mov	r4, r5
 800a95a:	4544      	cmp	r4, r8
 800a95c:	d30e      	bcc.n	800a97c <__mdiff+0xf8>
 800a95e:	f108 0103 	add.w	r1, r8, #3
 800a962:	1b49      	subs	r1, r1, r5
 800a964:	f021 0103 	bic.w	r1, r1, #3
 800a968:	3d03      	subs	r5, #3
 800a96a:	45a8      	cmp	r8, r5
 800a96c:	bf38      	it	cc
 800a96e:	2100      	movcc	r1, #0
 800a970:	440b      	add	r3, r1
 800a972:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a976:	b191      	cbz	r1, 800a99e <__mdiff+0x11a>
 800a978:	6117      	str	r7, [r2, #16]
 800a97a:	e79d      	b.n	800a8b8 <__mdiff+0x34>
 800a97c:	f854 1b04 	ldr.w	r1, [r4], #4
 800a980:	46e6      	mov	lr, ip
 800a982:	0c08      	lsrs	r0, r1, #16
 800a984:	fa1c fc81 	uxtah	ip, ip, r1
 800a988:	4471      	add	r1, lr
 800a98a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a98e:	b289      	uxth	r1, r1
 800a990:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a994:	f846 1b04 	str.w	r1, [r6], #4
 800a998:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a99c:	e7dd      	b.n	800a95a <__mdiff+0xd6>
 800a99e:	3f01      	subs	r7, #1
 800a9a0:	e7e7      	b.n	800a972 <__mdiff+0xee>
 800a9a2:	bf00      	nop
 800a9a4:	0800bf98 	.word	0x0800bf98
 800a9a8:	0800bfa9 	.word	0x0800bfa9

0800a9ac <__d2b>:
 800a9ac:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a9b0:	460f      	mov	r7, r1
 800a9b2:	2101      	movs	r1, #1
 800a9b4:	ec59 8b10 	vmov	r8, r9, d0
 800a9b8:	4616      	mov	r6, r2
 800a9ba:	f7ff fcd5 	bl	800a368 <_Balloc>
 800a9be:	4604      	mov	r4, r0
 800a9c0:	b930      	cbnz	r0, 800a9d0 <__d2b+0x24>
 800a9c2:	4602      	mov	r2, r0
 800a9c4:	4b23      	ldr	r3, [pc, #140]	@ (800aa54 <__d2b+0xa8>)
 800a9c6:	4824      	ldr	r0, [pc, #144]	@ (800aa58 <__d2b+0xac>)
 800a9c8:	f240 310f 	movw	r1, #783	@ 0x30f
 800a9cc:	f000 fc3a 	bl	800b244 <__assert_func>
 800a9d0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a9d4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a9d8:	b10d      	cbz	r5, 800a9de <__d2b+0x32>
 800a9da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a9de:	9301      	str	r3, [sp, #4]
 800a9e0:	f1b8 0300 	subs.w	r3, r8, #0
 800a9e4:	d023      	beq.n	800aa2e <__d2b+0x82>
 800a9e6:	4668      	mov	r0, sp
 800a9e8:	9300      	str	r3, [sp, #0]
 800a9ea:	f7ff fd84 	bl	800a4f6 <__lo0bits>
 800a9ee:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a9f2:	b1d0      	cbz	r0, 800aa2a <__d2b+0x7e>
 800a9f4:	f1c0 0320 	rsb	r3, r0, #32
 800a9f8:	fa02 f303 	lsl.w	r3, r2, r3
 800a9fc:	430b      	orrs	r3, r1
 800a9fe:	40c2      	lsrs	r2, r0
 800aa00:	6163      	str	r3, [r4, #20]
 800aa02:	9201      	str	r2, [sp, #4]
 800aa04:	9b01      	ldr	r3, [sp, #4]
 800aa06:	61a3      	str	r3, [r4, #24]
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	bf0c      	ite	eq
 800aa0c:	2201      	moveq	r2, #1
 800aa0e:	2202      	movne	r2, #2
 800aa10:	6122      	str	r2, [r4, #16]
 800aa12:	b1a5      	cbz	r5, 800aa3e <__d2b+0x92>
 800aa14:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800aa18:	4405      	add	r5, r0
 800aa1a:	603d      	str	r5, [r7, #0]
 800aa1c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800aa20:	6030      	str	r0, [r6, #0]
 800aa22:	4620      	mov	r0, r4
 800aa24:	b003      	add	sp, #12
 800aa26:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800aa2a:	6161      	str	r1, [r4, #20]
 800aa2c:	e7ea      	b.n	800aa04 <__d2b+0x58>
 800aa2e:	a801      	add	r0, sp, #4
 800aa30:	f7ff fd61 	bl	800a4f6 <__lo0bits>
 800aa34:	9b01      	ldr	r3, [sp, #4]
 800aa36:	6163      	str	r3, [r4, #20]
 800aa38:	3020      	adds	r0, #32
 800aa3a:	2201      	movs	r2, #1
 800aa3c:	e7e8      	b.n	800aa10 <__d2b+0x64>
 800aa3e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800aa42:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800aa46:	6038      	str	r0, [r7, #0]
 800aa48:	6918      	ldr	r0, [r3, #16]
 800aa4a:	f7ff fd35 	bl	800a4b8 <__hi0bits>
 800aa4e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800aa52:	e7e5      	b.n	800aa20 <__d2b+0x74>
 800aa54:	0800bf98 	.word	0x0800bf98
 800aa58:	0800bfa9 	.word	0x0800bfa9

0800aa5c <__ssputs_r>:
 800aa5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aa60:	688e      	ldr	r6, [r1, #8]
 800aa62:	461f      	mov	r7, r3
 800aa64:	42be      	cmp	r6, r7
 800aa66:	680b      	ldr	r3, [r1, #0]
 800aa68:	4682      	mov	sl, r0
 800aa6a:	460c      	mov	r4, r1
 800aa6c:	4690      	mov	r8, r2
 800aa6e:	d82d      	bhi.n	800aacc <__ssputs_r+0x70>
 800aa70:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800aa74:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800aa78:	d026      	beq.n	800aac8 <__ssputs_r+0x6c>
 800aa7a:	6965      	ldr	r5, [r4, #20]
 800aa7c:	6909      	ldr	r1, [r1, #16]
 800aa7e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800aa82:	eba3 0901 	sub.w	r9, r3, r1
 800aa86:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800aa8a:	1c7b      	adds	r3, r7, #1
 800aa8c:	444b      	add	r3, r9
 800aa8e:	106d      	asrs	r5, r5, #1
 800aa90:	429d      	cmp	r5, r3
 800aa92:	bf38      	it	cc
 800aa94:	461d      	movcc	r5, r3
 800aa96:	0553      	lsls	r3, r2, #21
 800aa98:	d527      	bpl.n	800aaea <__ssputs_r+0x8e>
 800aa9a:	4629      	mov	r1, r5
 800aa9c:	f7ff fbd8 	bl	800a250 <_malloc_r>
 800aaa0:	4606      	mov	r6, r0
 800aaa2:	b360      	cbz	r0, 800aafe <__ssputs_r+0xa2>
 800aaa4:	6921      	ldr	r1, [r4, #16]
 800aaa6:	464a      	mov	r2, r9
 800aaa8:	f7fe fcf7 	bl	800949a <memcpy>
 800aaac:	89a3      	ldrh	r3, [r4, #12]
 800aaae:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800aab2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aab6:	81a3      	strh	r3, [r4, #12]
 800aab8:	6126      	str	r6, [r4, #16]
 800aaba:	6165      	str	r5, [r4, #20]
 800aabc:	444e      	add	r6, r9
 800aabe:	eba5 0509 	sub.w	r5, r5, r9
 800aac2:	6026      	str	r6, [r4, #0]
 800aac4:	60a5      	str	r5, [r4, #8]
 800aac6:	463e      	mov	r6, r7
 800aac8:	42be      	cmp	r6, r7
 800aaca:	d900      	bls.n	800aace <__ssputs_r+0x72>
 800aacc:	463e      	mov	r6, r7
 800aace:	6820      	ldr	r0, [r4, #0]
 800aad0:	4632      	mov	r2, r6
 800aad2:	4641      	mov	r1, r8
 800aad4:	f000 fb6a 	bl	800b1ac <memmove>
 800aad8:	68a3      	ldr	r3, [r4, #8]
 800aada:	1b9b      	subs	r3, r3, r6
 800aadc:	60a3      	str	r3, [r4, #8]
 800aade:	6823      	ldr	r3, [r4, #0]
 800aae0:	4433      	add	r3, r6
 800aae2:	6023      	str	r3, [r4, #0]
 800aae4:	2000      	movs	r0, #0
 800aae6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aaea:	462a      	mov	r2, r5
 800aaec:	f000 fbee 	bl	800b2cc <_realloc_r>
 800aaf0:	4606      	mov	r6, r0
 800aaf2:	2800      	cmp	r0, #0
 800aaf4:	d1e0      	bne.n	800aab8 <__ssputs_r+0x5c>
 800aaf6:	6921      	ldr	r1, [r4, #16]
 800aaf8:	4650      	mov	r0, sl
 800aafa:	f7ff fb35 	bl	800a168 <_free_r>
 800aafe:	230c      	movs	r3, #12
 800ab00:	f8ca 3000 	str.w	r3, [sl]
 800ab04:	89a3      	ldrh	r3, [r4, #12]
 800ab06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ab0a:	81a3      	strh	r3, [r4, #12]
 800ab0c:	f04f 30ff 	mov.w	r0, #4294967295
 800ab10:	e7e9      	b.n	800aae6 <__ssputs_r+0x8a>
	...

0800ab14 <_svfiprintf_r>:
 800ab14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab18:	4698      	mov	r8, r3
 800ab1a:	898b      	ldrh	r3, [r1, #12]
 800ab1c:	061b      	lsls	r3, r3, #24
 800ab1e:	b09d      	sub	sp, #116	@ 0x74
 800ab20:	4607      	mov	r7, r0
 800ab22:	460d      	mov	r5, r1
 800ab24:	4614      	mov	r4, r2
 800ab26:	d510      	bpl.n	800ab4a <_svfiprintf_r+0x36>
 800ab28:	690b      	ldr	r3, [r1, #16]
 800ab2a:	b973      	cbnz	r3, 800ab4a <_svfiprintf_r+0x36>
 800ab2c:	2140      	movs	r1, #64	@ 0x40
 800ab2e:	f7ff fb8f 	bl	800a250 <_malloc_r>
 800ab32:	6028      	str	r0, [r5, #0]
 800ab34:	6128      	str	r0, [r5, #16]
 800ab36:	b930      	cbnz	r0, 800ab46 <_svfiprintf_r+0x32>
 800ab38:	230c      	movs	r3, #12
 800ab3a:	603b      	str	r3, [r7, #0]
 800ab3c:	f04f 30ff 	mov.w	r0, #4294967295
 800ab40:	b01d      	add	sp, #116	@ 0x74
 800ab42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab46:	2340      	movs	r3, #64	@ 0x40
 800ab48:	616b      	str	r3, [r5, #20]
 800ab4a:	2300      	movs	r3, #0
 800ab4c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ab4e:	2320      	movs	r3, #32
 800ab50:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ab54:	f8cd 800c 	str.w	r8, [sp, #12]
 800ab58:	2330      	movs	r3, #48	@ 0x30
 800ab5a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800acf8 <_svfiprintf_r+0x1e4>
 800ab5e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ab62:	f04f 0901 	mov.w	r9, #1
 800ab66:	4623      	mov	r3, r4
 800ab68:	469a      	mov	sl, r3
 800ab6a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ab6e:	b10a      	cbz	r2, 800ab74 <_svfiprintf_r+0x60>
 800ab70:	2a25      	cmp	r2, #37	@ 0x25
 800ab72:	d1f9      	bne.n	800ab68 <_svfiprintf_r+0x54>
 800ab74:	ebba 0b04 	subs.w	fp, sl, r4
 800ab78:	d00b      	beq.n	800ab92 <_svfiprintf_r+0x7e>
 800ab7a:	465b      	mov	r3, fp
 800ab7c:	4622      	mov	r2, r4
 800ab7e:	4629      	mov	r1, r5
 800ab80:	4638      	mov	r0, r7
 800ab82:	f7ff ff6b 	bl	800aa5c <__ssputs_r>
 800ab86:	3001      	adds	r0, #1
 800ab88:	f000 80a7 	beq.w	800acda <_svfiprintf_r+0x1c6>
 800ab8c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ab8e:	445a      	add	r2, fp
 800ab90:	9209      	str	r2, [sp, #36]	@ 0x24
 800ab92:	f89a 3000 	ldrb.w	r3, [sl]
 800ab96:	2b00      	cmp	r3, #0
 800ab98:	f000 809f 	beq.w	800acda <_svfiprintf_r+0x1c6>
 800ab9c:	2300      	movs	r3, #0
 800ab9e:	f04f 32ff 	mov.w	r2, #4294967295
 800aba2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800aba6:	f10a 0a01 	add.w	sl, sl, #1
 800abaa:	9304      	str	r3, [sp, #16]
 800abac:	9307      	str	r3, [sp, #28]
 800abae:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800abb2:	931a      	str	r3, [sp, #104]	@ 0x68
 800abb4:	4654      	mov	r4, sl
 800abb6:	2205      	movs	r2, #5
 800abb8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800abbc:	484e      	ldr	r0, [pc, #312]	@ (800acf8 <_svfiprintf_r+0x1e4>)
 800abbe:	f7f5 fb07 	bl	80001d0 <memchr>
 800abc2:	9a04      	ldr	r2, [sp, #16]
 800abc4:	b9d8      	cbnz	r0, 800abfe <_svfiprintf_r+0xea>
 800abc6:	06d0      	lsls	r0, r2, #27
 800abc8:	bf44      	itt	mi
 800abca:	2320      	movmi	r3, #32
 800abcc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800abd0:	0711      	lsls	r1, r2, #28
 800abd2:	bf44      	itt	mi
 800abd4:	232b      	movmi	r3, #43	@ 0x2b
 800abd6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800abda:	f89a 3000 	ldrb.w	r3, [sl]
 800abde:	2b2a      	cmp	r3, #42	@ 0x2a
 800abe0:	d015      	beq.n	800ac0e <_svfiprintf_r+0xfa>
 800abe2:	9a07      	ldr	r2, [sp, #28]
 800abe4:	4654      	mov	r4, sl
 800abe6:	2000      	movs	r0, #0
 800abe8:	f04f 0c0a 	mov.w	ip, #10
 800abec:	4621      	mov	r1, r4
 800abee:	f811 3b01 	ldrb.w	r3, [r1], #1
 800abf2:	3b30      	subs	r3, #48	@ 0x30
 800abf4:	2b09      	cmp	r3, #9
 800abf6:	d94b      	bls.n	800ac90 <_svfiprintf_r+0x17c>
 800abf8:	b1b0      	cbz	r0, 800ac28 <_svfiprintf_r+0x114>
 800abfa:	9207      	str	r2, [sp, #28]
 800abfc:	e014      	b.n	800ac28 <_svfiprintf_r+0x114>
 800abfe:	eba0 0308 	sub.w	r3, r0, r8
 800ac02:	fa09 f303 	lsl.w	r3, r9, r3
 800ac06:	4313      	orrs	r3, r2
 800ac08:	9304      	str	r3, [sp, #16]
 800ac0a:	46a2      	mov	sl, r4
 800ac0c:	e7d2      	b.n	800abb4 <_svfiprintf_r+0xa0>
 800ac0e:	9b03      	ldr	r3, [sp, #12]
 800ac10:	1d19      	adds	r1, r3, #4
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	9103      	str	r1, [sp, #12]
 800ac16:	2b00      	cmp	r3, #0
 800ac18:	bfbb      	ittet	lt
 800ac1a:	425b      	neglt	r3, r3
 800ac1c:	f042 0202 	orrlt.w	r2, r2, #2
 800ac20:	9307      	strge	r3, [sp, #28]
 800ac22:	9307      	strlt	r3, [sp, #28]
 800ac24:	bfb8      	it	lt
 800ac26:	9204      	strlt	r2, [sp, #16]
 800ac28:	7823      	ldrb	r3, [r4, #0]
 800ac2a:	2b2e      	cmp	r3, #46	@ 0x2e
 800ac2c:	d10a      	bne.n	800ac44 <_svfiprintf_r+0x130>
 800ac2e:	7863      	ldrb	r3, [r4, #1]
 800ac30:	2b2a      	cmp	r3, #42	@ 0x2a
 800ac32:	d132      	bne.n	800ac9a <_svfiprintf_r+0x186>
 800ac34:	9b03      	ldr	r3, [sp, #12]
 800ac36:	1d1a      	adds	r2, r3, #4
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	9203      	str	r2, [sp, #12]
 800ac3c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ac40:	3402      	adds	r4, #2
 800ac42:	9305      	str	r3, [sp, #20]
 800ac44:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ad08 <_svfiprintf_r+0x1f4>
 800ac48:	7821      	ldrb	r1, [r4, #0]
 800ac4a:	2203      	movs	r2, #3
 800ac4c:	4650      	mov	r0, sl
 800ac4e:	f7f5 fabf 	bl	80001d0 <memchr>
 800ac52:	b138      	cbz	r0, 800ac64 <_svfiprintf_r+0x150>
 800ac54:	9b04      	ldr	r3, [sp, #16]
 800ac56:	eba0 000a 	sub.w	r0, r0, sl
 800ac5a:	2240      	movs	r2, #64	@ 0x40
 800ac5c:	4082      	lsls	r2, r0
 800ac5e:	4313      	orrs	r3, r2
 800ac60:	3401      	adds	r4, #1
 800ac62:	9304      	str	r3, [sp, #16]
 800ac64:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac68:	4824      	ldr	r0, [pc, #144]	@ (800acfc <_svfiprintf_r+0x1e8>)
 800ac6a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ac6e:	2206      	movs	r2, #6
 800ac70:	f7f5 faae 	bl	80001d0 <memchr>
 800ac74:	2800      	cmp	r0, #0
 800ac76:	d036      	beq.n	800ace6 <_svfiprintf_r+0x1d2>
 800ac78:	4b21      	ldr	r3, [pc, #132]	@ (800ad00 <_svfiprintf_r+0x1ec>)
 800ac7a:	bb1b      	cbnz	r3, 800acc4 <_svfiprintf_r+0x1b0>
 800ac7c:	9b03      	ldr	r3, [sp, #12]
 800ac7e:	3307      	adds	r3, #7
 800ac80:	f023 0307 	bic.w	r3, r3, #7
 800ac84:	3308      	adds	r3, #8
 800ac86:	9303      	str	r3, [sp, #12]
 800ac88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac8a:	4433      	add	r3, r6
 800ac8c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ac8e:	e76a      	b.n	800ab66 <_svfiprintf_r+0x52>
 800ac90:	fb0c 3202 	mla	r2, ip, r2, r3
 800ac94:	460c      	mov	r4, r1
 800ac96:	2001      	movs	r0, #1
 800ac98:	e7a8      	b.n	800abec <_svfiprintf_r+0xd8>
 800ac9a:	2300      	movs	r3, #0
 800ac9c:	3401      	adds	r4, #1
 800ac9e:	9305      	str	r3, [sp, #20]
 800aca0:	4619      	mov	r1, r3
 800aca2:	f04f 0c0a 	mov.w	ip, #10
 800aca6:	4620      	mov	r0, r4
 800aca8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800acac:	3a30      	subs	r2, #48	@ 0x30
 800acae:	2a09      	cmp	r2, #9
 800acb0:	d903      	bls.n	800acba <_svfiprintf_r+0x1a6>
 800acb2:	2b00      	cmp	r3, #0
 800acb4:	d0c6      	beq.n	800ac44 <_svfiprintf_r+0x130>
 800acb6:	9105      	str	r1, [sp, #20]
 800acb8:	e7c4      	b.n	800ac44 <_svfiprintf_r+0x130>
 800acba:	fb0c 2101 	mla	r1, ip, r1, r2
 800acbe:	4604      	mov	r4, r0
 800acc0:	2301      	movs	r3, #1
 800acc2:	e7f0      	b.n	800aca6 <_svfiprintf_r+0x192>
 800acc4:	ab03      	add	r3, sp, #12
 800acc6:	9300      	str	r3, [sp, #0]
 800acc8:	462a      	mov	r2, r5
 800acca:	4b0e      	ldr	r3, [pc, #56]	@ (800ad04 <_svfiprintf_r+0x1f0>)
 800accc:	a904      	add	r1, sp, #16
 800acce:	4638      	mov	r0, r7
 800acd0:	f7fd fde0 	bl	8008894 <_printf_float>
 800acd4:	1c42      	adds	r2, r0, #1
 800acd6:	4606      	mov	r6, r0
 800acd8:	d1d6      	bne.n	800ac88 <_svfiprintf_r+0x174>
 800acda:	89ab      	ldrh	r3, [r5, #12]
 800acdc:	065b      	lsls	r3, r3, #25
 800acde:	f53f af2d 	bmi.w	800ab3c <_svfiprintf_r+0x28>
 800ace2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ace4:	e72c      	b.n	800ab40 <_svfiprintf_r+0x2c>
 800ace6:	ab03      	add	r3, sp, #12
 800ace8:	9300      	str	r3, [sp, #0]
 800acea:	462a      	mov	r2, r5
 800acec:	4b05      	ldr	r3, [pc, #20]	@ (800ad04 <_svfiprintf_r+0x1f0>)
 800acee:	a904      	add	r1, sp, #16
 800acf0:	4638      	mov	r0, r7
 800acf2:	f7fe f867 	bl	8008dc4 <_printf_i>
 800acf6:	e7ed      	b.n	800acd4 <_svfiprintf_r+0x1c0>
 800acf8:	0800c002 	.word	0x0800c002
 800acfc:	0800c00c 	.word	0x0800c00c
 800ad00:	08008895 	.word	0x08008895
 800ad04:	0800aa5d 	.word	0x0800aa5d
 800ad08:	0800c008 	.word	0x0800c008

0800ad0c <__sfputc_r>:
 800ad0c:	6893      	ldr	r3, [r2, #8]
 800ad0e:	3b01      	subs	r3, #1
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	b410      	push	{r4}
 800ad14:	6093      	str	r3, [r2, #8]
 800ad16:	da08      	bge.n	800ad2a <__sfputc_r+0x1e>
 800ad18:	6994      	ldr	r4, [r2, #24]
 800ad1a:	42a3      	cmp	r3, r4
 800ad1c:	db01      	blt.n	800ad22 <__sfputc_r+0x16>
 800ad1e:	290a      	cmp	r1, #10
 800ad20:	d103      	bne.n	800ad2a <__sfputc_r+0x1e>
 800ad22:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ad26:	f7fe baa4 	b.w	8009272 <__swbuf_r>
 800ad2a:	6813      	ldr	r3, [r2, #0]
 800ad2c:	1c58      	adds	r0, r3, #1
 800ad2e:	6010      	str	r0, [r2, #0]
 800ad30:	7019      	strb	r1, [r3, #0]
 800ad32:	4608      	mov	r0, r1
 800ad34:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ad38:	4770      	bx	lr

0800ad3a <__sfputs_r>:
 800ad3a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad3c:	4606      	mov	r6, r0
 800ad3e:	460f      	mov	r7, r1
 800ad40:	4614      	mov	r4, r2
 800ad42:	18d5      	adds	r5, r2, r3
 800ad44:	42ac      	cmp	r4, r5
 800ad46:	d101      	bne.n	800ad4c <__sfputs_r+0x12>
 800ad48:	2000      	movs	r0, #0
 800ad4a:	e007      	b.n	800ad5c <__sfputs_r+0x22>
 800ad4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad50:	463a      	mov	r2, r7
 800ad52:	4630      	mov	r0, r6
 800ad54:	f7ff ffda 	bl	800ad0c <__sfputc_r>
 800ad58:	1c43      	adds	r3, r0, #1
 800ad5a:	d1f3      	bne.n	800ad44 <__sfputs_r+0xa>
 800ad5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ad60 <_vfiprintf_r>:
 800ad60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad64:	460d      	mov	r5, r1
 800ad66:	b09d      	sub	sp, #116	@ 0x74
 800ad68:	4614      	mov	r4, r2
 800ad6a:	4698      	mov	r8, r3
 800ad6c:	4606      	mov	r6, r0
 800ad6e:	b118      	cbz	r0, 800ad78 <_vfiprintf_r+0x18>
 800ad70:	6a03      	ldr	r3, [r0, #32]
 800ad72:	b90b      	cbnz	r3, 800ad78 <_vfiprintf_r+0x18>
 800ad74:	f7fe f9d0 	bl	8009118 <__sinit>
 800ad78:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ad7a:	07d9      	lsls	r1, r3, #31
 800ad7c:	d405      	bmi.n	800ad8a <_vfiprintf_r+0x2a>
 800ad7e:	89ab      	ldrh	r3, [r5, #12]
 800ad80:	059a      	lsls	r2, r3, #22
 800ad82:	d402      	bmi.n	800ad8a <_vfiprintf_r+0x2a>
 800ad84:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ad86:	f7fe fb86 	bl	8009496 <__retarget_lock_acquire_recursive>
 800ad8a:	89ab      	ldrh	r3, [r5, #12]
 800ad8c:	071b      	lsls	r3, r3, #28
 800ad8e:	d501      	bpl.n	800ad94 <_vfiprintf_r+0x34>
 800ad90:	692b      	ldr	r3, [r5, #16]
 800ad92:	b99b      	cbnz	r3, 800adbc <_vfiprintf_r+0x5c>
 800ad94:	4629      	mov	r1, r5
 800ad96:	4630      	mov	r0, r6
 800ad98:	f7fe faaa 	bl	80092f0 <__swsetup_r>
 800ad9c:	b170      	cbz	r0, 800adbc <_vfiprintf_r+0x5c>
 800ad9e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ada0:	07dc      	lsls	r4, r3, #31
 800ada2:	d504      	bpl.n	800adae <_vfiprintf_r+0x4e>
 800ada4:	f04f 30ff 	mov.w	r0, #4294967295
 800ada8:	b01d      	add	sp, #116	@ 0x74
 800adaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800adae:	89ab      	ldrh	r3, [r5, #12]
 800adb0:	0598      	lsls	r0, r3, #22
 800adb2:	d4f7      	bmi.n	800ada4 <_vfiprintf_r+0x44>
 800adb4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800adb6:	f7fe fb6f 	bl	8009498 <__retarget_lock_release_recursive>
 800adba:	e7f3      	b.n	800ada4 <_vfiprintf_r+0x44>
 800adbc:	2300      	movs	r3, #0
 800adbe:	9309      	str	r3, [sp, #36]	@ 0x24
 800adc0:	2320      	movs	r3, #32
 800adc2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800adc6:	f8cd 800c 	str.w	r8, [sp, #12]
 800adca:	2330      	movs	r3, #48	@ 0x30
 800adcc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800af7c <_vfiprintf_r+0x21c>
 800add0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800add4:	f04f 0901 	mov.w	r9, #1
 800add8:	4623      	mov	r3, r4
 800adda:	469a      	mov	sl, r3
 800addc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ade0:	b10a      	cbz	r2, 800ade6 <_vfiprintf_r+0x86>
 800ade2:	2a25      	cmp	r2, #37	@ 0x25
 800ade4:	d1f9      	bne.n	800adda <_vfiprintf_r+0x7a>
 800ade6:	ebba 0b04 	subs.w	fp, sl, r4
 800adea:	d00b      	beq.n	800ae04 <_vfiprintf_r+0xa4>
 800adec:	465b      	mov	r3, fp
 800adee:	4622      	mov	r2, r4
 800adf0:	4629      	mov	r1, r5
 800adf2:	4630      	mov	r0, r6
 800adf4:	f7ff ffa1 	bl	800ad3a <__sfputs_r>
 800adf8:	3001      	adds	r0, #1
 800adfa:	f000 80a7 	beq.w	800af4c <_vfiprintf_r+0x1ec>
 800adfe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ae00:	445a      	add	r2, fp
 800ae02:	9209      	str	r2, [sp, #36]	@ 0x24
 800ae04:	f89a 3000 	ldrb.w	r3, [sl]
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	f000 809f 	beq.w	800af4c <_vfiprintf_r+0x1ec>
 800ae0e:	2300      	movs	r3, #0
 800ae10:	f04f 32ff 	mov.w	r2, #4294967295
 800ae14:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ae18:	f10a 0a01 	add.w	sl, sl, #1
 800ae1c:	9304      	str	r3, [sp, #16]
 800ae1e:	9307      	str	r3, [sp, #28]
 800ae20:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ae24:	931a      	str	r3, [sp, #104]	@ 0x68
 800ae26:	4654      	mov	r4, sl
 800ae28:	2205      	movs	r2, #5
 800ae2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae2e:	4853      	ldr	r0, [pc, #332]	@ (800af7c <_vfiprintf_r+0x21c>)
 800ae30:	f7f5 f9ce 	bl	80001d0 <memchr>
 800ae34:	9a04      	ldr	r2, [sp, #16]
 800ae36:	b9d8      	cbnz	r0, 800ae70 <_vfiprintf_r+0x110>
 800ae38:	06d1      	lsls	r1, r2, #27
 800ae3a:	bf44      	itt	mi
 800ae3c:	2320      	movmi	r3, #32
 800ae3e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ae42:	0713      	lsls	r3, r2, #28
 800ae44:	bf44      	itt	mi
 800ae46:	232b      	movmi	r3, #43	@ 0x2b
 800ae48:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ae4c:	f89a 3000 	ldrb.w	r3, [sl]
 800ae50:	2b2a      	cmp	r3, #42	@ 0x2a
 800ae52:	d015      	beq.n	800ae80 <_vfiprintf_r+0x120>
 800ae54:	9a07      	ldr	r2, [sp, #28]
 800ae56:	4654      	mov	r4, sl
 800ae58:	2000      	movs	r0, #0
 800ae5a:	f04f 0c0a 	mov.w	ip, #10
 800ae5e:	4621      	mov	r1, r4
 800ae60:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ae64:	3b30      	subs	r3, #48	@ 0x30
 800ae66:	2b09      	cmp	r3, #9
 800ae68:	d94b      	bls.n	800af02 <_vfiprintf_r+0x1a2>
 800ae6a:	b1b0      	cbz	r0, 800ae9a <_vfiprintf_r+0x13a>
 800ae6c:	9207      	str	r2, [sp, #28]
 800ae6e:	e014      	b.n	800ae9a <_vfiprintf_r+0x13a>
 800ae70:	eba0 0308 	sub.w	r3, r0, r8
 800ae74:	fa09 f303 	lsl.w	r3, r9, r3
 800ae78:	4313      	orrs	r3, r2
 800ae7a:	9304      	str	r3, [sp, #16]
 800ae7c:	46a2      	mov	sl, r4
 800ae7e:	e7d2      	b.n	800ae26 <_vfiprintf_r+0xc6>
 800ae80:	9b03      	ldr	r3, [sp, #12]
 800ae82:	1d19      	adds	r1, r3, #4
 800ae84:	681b      	ldr	r3, [r3, #0]
 800ae86:	9103      	str	r1, [sp, #12]
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	bfbb      	ittet	lt
 800ae8c:	425b      	neglt	r3, r3
 800ae8e:	f042 0202 	orrlt.w	r2, r2, #2
 800ae92:	9307      	strge	r3, [sp, #28]
 800ae94:	9307      	strlt	r3, [sp, #28]
 800ae96:	bfb8      	it	lt
 800ae98:	9204      	strlt	r2, [sp, #16]
 800ae9a:	7823      	ldrb	r3, [r4, #0]
 800ae9c:	2b2e      	cmp	r3, #46	@ 0x2e
 800ae9e:	d10a      	bne.n	800aeb6 <_vfiprintf_r+0x156>
 800aea0:	7863      	ldrb	r3, [r4, #1]
 800aea2:	2b2a      	cmp	r3, #42	@ 0x2a
 800aea4:	d132      	bne.n	800af0c <_vfiprintf_r+0x1ac>
 800aea6:	9b03      	ldr	r3, [sp, #12]
 800aea8:	1d1a      	adds	r2, r3, #4
 800aeaa:	681b      	ldr	r3, [r3, #0]
 800aeac:	9203      	str	r2, [sp, #12]
 800aeae:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800aeb2:	3402      	adds	r4, #2
 800aeb4:	9305      	str	r3, [sp, #20]
 800aeb6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800af8c <_vfiprintf_r+0x22c>
 800aeba:	7821      	ldrb	r1, [r4, #0]
 800aebc:	2203      	movs	r2, #3
 800aebe:	4650      	mov	r0, sl
 800aec0:	f7f5 f986 	bl	80001d0 <memchr>
 800aec4:	b138      	cbz	r0, 800aed6 <_vfiprintf_r+0x176>
 800aec6:	9b04      	ldr	r3, [sp, #16]
 800aec8:	eba0 000a 	sub.w	r0, r0, sl
 800aecc:	2240      	movs	r2, #64	@ 0x40
 800aece:	4082      	lsls	r2, r0
 800aed0:	4313      	orrs	r3, r2
 800aed2:	3401      	adds	r4, #1
 800aed4:	9304      	str	r3, [sp, #16]
 800aed6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aeda:	4829      	ldr	r0, [pc, #164]	@ (800af80 <_vfiprintf_r+0x220>)
 800aedc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800aee0:	2206      	movs	r2, #6
 800aee2:	f7f5 f975 	bl	80001d0 <memchr>
 800aee6:	2800      	cmp	r0, #0
 800aee8:	d03f      	beq.n	800af6a <_vfiprintf_r+0x20a>
 800aeea:	4b26      	ldr	r3, [pc, #152]	@ (800af84 <_vfiprintf_r+0x224>)
 800aeec:	bb1b      	cbnz	r3, 800af36 <_vfiprintf_r+0x1d6>
 800aeee:	9b03      	ldr	r3, [sp, #12]
 800aef0:	3307      	adds	r3, #7
 800aef2:	f023 0307 	bic.w	r3, r3, #7
 800aef6:	3308      	adds	r3, #8
 800aef8:	9303      	str	r3, [sp, #12]
 800aefa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aefc:	443b      	add	r3, r7
 800aefe:	9309      	str	r3, [sp, #36]	@ 0x24
 800af00:	e76a      	b.n	800add8 <_vfiprintf_r+0x78>
 800af02:	fb0c 3202 	mla	r2, ip, r2, r3
 800af06:	460c      	mov	r4, r1
 800af08:	2001      	movs	r0, #1
 800af0a:	e7a8      	b.n	800ae5e <_vfiprintf_r+0xfe>
 800af0c:	2300      	movs	r3, #0
 800af0e:	3401      	adds	r4, #1
 800af10:	9305      	str	r3, [sp, #20]
 800af12:	4619      	mov	r1, r3
 800af14:	f04f 0c0a 	mov.w	ip, #10
 800af18:	4620      	mov	r0, r4
 800af1a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800af1e:	3a30      	subs	r2, #48	@ 0x30
 800af20:	2a09      	cmp	r2, #9
 800af22:	d903      	bls.n	800af2c <_vfiprintf_r+0x1cc>
 800af24:	2b00      	cmp	r3, #0
 800af26:	d0c6      	beq.n	800aeb6 <_vfiprintf_r+0x156>
 800af28:	9105      	str	r1, [sp, #20]
 800af2a:	e7c4      	b.n	800aeb6 <_vfiprintf_r+0x156>
 800af2c:	fb0c 2101 	mla	r1, ip, r1, r2
 800af30:	4604      	mov	r4, r0
 800af32:	2301      	movs	r3, #1
 800af34:	e7f0      	b.n	800af18 <_vfiprintf_r+0x1b8>
 800af36:	ab03      	add	r3, sp, #12
 800af38:	9300      	str	r3, [sp, #0]
 800af3a:	462a      	mov	r2, r5
 800af3c:	4b12      	ldr	r3, [pc, #72]	@ (800af88 <_vfiprintf_r+0x228>)
 800af3e:	a904      	add	r1, sp, #16
 800af40:	4630      	mov	r0, r6
 800af42:	f7fd fca7 	bl	8008894 <_printf_float>
 800af46:	4607      	mov	r7, r0
 800af48:	1c78      	adds	r0, r7, #1
 800af4a:	d1d6      	bne.n	800aefa <_vfiprintf_r+0x19a>
 800af4c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800af4e:	07d9      	lsls	r1, r3, #31
 800af50:	d405      	bmi.n	800af5e <_vfiprintf_r+0x1fe>
 800af52:	89ab      	ldrh	r3, [r5, #12]
 800af54:	059a      	lsls	r2, r3, #22
 800af56:	d402      	bmi.n	800af5e <_vfiprintf_r+0x1fe>
 800af58:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800af5a:	f7fe fa9d 	bl	8009498 <__retarget_lock_release_recursive>
 800af5e:	89ab      	ldrh	r3, [r5, #12]
 800af60:	065b      	lsls	r3, r3, #25
 800af62:	f53f af1f 	bmi.w	800ada4 <_vfiprintf_r+0x44>
 800af66:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800af68:	e71e      	b.n	800ada8 <_vfiprintf_r+0x48>
 800af6a:	ab03      	add	r3, sp, #12
 800af6c:	9300      	str	r3, [sp, #0]
 800af6e:	462a      	mov	r2, r5
 800af70:	4b05      	ldr	r3, [pc, #20]	@ (800af88 <_vfiprintf_r+0x228>)
 800af72:	a904      	add	r1, sp, #16
 800af74:	4630      	mov	r0, r6
 800af76:	f7fd ff25 	bl	8008dc4 <_printf_i>
 800af7a:	e7e4      	b.n	800af46 <_vfiprintf_r+0x1e6>
 800af7c:	0800c002 	.word	0x0800c002
 800af80:	0800c00c 	.word	0x0800c00c
 800af84:	08008895 	.word	0x08008895
 800af88:	0800ad3b 	.word	0x0800ad3b
 800af8c:	0800c008 	.word	0x0800c008

0800af90 <__sflush_r>:
 800af90:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800af94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af98:	0716      	lsls	r6, r2, #28
 800af9a:	4605      	mov	r5, r0
 800af9c:	460c      	mov	r4, r1
 800af9e:	d454      	bmi.n	800b04a <__sflush_r+0xba>
 800afa0:	684b      	ldr	r3, [r1, #4]
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	dc02      	bgt.n	800afac <__sflush_r+0x1c>
 800afa6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800afa8:	2b00      	cmp	r3, #0
 800afaa:	dd48      	ble.n	800b03e <__sflush_r+0xae>
 800afac:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800afae:	2e00      	cmp	r6, #0
 800afb0:	d045      	beq.n	800b03e <__sflush_r+0xae>
 800afb2:	2300      	movs	r3, #0
 800afb4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800afb8:	682f      	ldr	r7, [r5, #0]
 800afba:	6a21      	ldr	r1, [r4, #32]
 800afbc:	602b      	str	r3, [r5, #0]
 800afbe:	d030      	beq.n	800b022 <__sflush_r+0x92>
 800afc0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800afc2:	89a3      	ldrh	r3, [r4, #12]
 800afc4:	0759      	lsls	r1, r3, #29
 800afc6:	d505      	bpl.n	800afd4 <__sflush_r+0x44>
 800afc8:	6863      	ldr	r3, [r4, #4]
 800afca:	1ad2      	subs	r2, r2, r3
 800afcc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800afce:	b10b      	cbz	r3, 800afd4 <__sflush_r+0x44>
 800afd0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800afd2:	1ad2      	subs	r2, r2, r3
 800afd4:	2300      	movs	r3, #0
 800afd6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800afd8:	6a21      	ldr	r1, [r4, #32]
 800afda:	4628      	mov	r0, r5
 800afdc:	47b0      	blx	r6
 800afde:	1c43      	adds	r3, r0, #1
 800afe0:	89a3      	ldrh	r3, [r4, #12]
 800afe2:	d106      	bne.n	800aff2 <__sflush_r+0x62>
 800afe4:	6829      	ldr	r1, [r5, #0]
 800afe6:	291d      	cmp	r1, #29
 800afe8:	d82b      	bhi.n	800b042 <__sflush_r+0xb2>
 800afea:	4a2a      	ldr	r2, [pc, #168]	@ (800b094 <__sflush_r+0x104>)
 800afec:	40ca      	lsrs	r2, r1
 800afee:	07d6      	lsls	r6, r2, #31
 800aff0:	d527      	bpl.n	800b042 <__sflush_r+0xb2>
 800aff2:	2200      	movs	r2, #0
 800aff4:	6062      	str	r2, [r4, #4]
 800aff6:	04d9      	lsls	r1, r3, #19
 800aff8:	6922      	ldr	r2, [r4, #16]
 800affa:	6022      	str	r2, [r4, #0]
 800affc:	d504      	bpl.n	800b008 <__sflush_r+0x78>
 800affe:	1c42      	adds	r2, r0, #1
 800b000:	d101      	bne.n	800b006 <__sflush_r+0x76>
 800b002:	682b      	ldr	r3, [r5, #0]
 800b004:	b903      	cbnz	r3, 800b008 <__sflush_r+0x78>
 800b006:	6560      	str	r0, [r4, #84]	@ 0x54
 800b008:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b00a:	602f      	str	r7, [r5, #0]
 800b00c:	b1b9      	cbz	r1, 800b03e <__sflush_r+0xae>
 800b00e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b012:	4299      	cmp	r1, r3
 800b014:	d002      	beq.n	800b01c <__sflush_r+0x8c>
 800b016:	4628      	mov	r0, r5
 800b018:	f7ff f8a6 	bl	800a168 <_free_r>
 800b01c:	2300      	movs	r3, #0
 800b01e:	6363      	str	r3, [r4, #52]	@ 0x34
 800b020:	e00d      	b.n	800b03e <__sflush_r+0xae>
 800b022:	2301      	movs	r3, #1
 800b024:	4628      	mov	r0, r5
 800b026:	47b0      	blx	r6
 800b028:	4602      	mov	r2, r0
 800b02a:	1c50      	adds	r0, r2, #1
 800b02c:	d1c9      	bne.n	800afc2 <__sflush_r+0x32>
 800b02e:	682b      	ldr	r3, [r5, #0]
 800b030:	2b00      	cmp	r3, #0
 800b032:	d0c6      	beq.n	800afc2 <__sflush_r+0x32>
 800b034:	2b1d      	cmp	r3, #29
 800b036:	d001      	beq.n	800b03c <__sflush_r+0xac>
 800b038:	2b16      	cmp	r3, #22
 800b03a:	d11e      	bne.n	800b07a <__sflush_r+0xea>
 800b03c:	602f      	str	r7, [r5, #0]
 800b03e:	2000      	movs	r0, #0
 800b040:	e022      	b.n	800b088 <__sflush_r+0xf8>
 800b042:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b046:	b21b      	sxth	r3, r3
 800b048:	e01b      	b.n	800b082 <__sflush_r+0xf2>
 800b04a:	690f      	ldr	r7, [r1, #16]
 800b04c:	2f00      	cmp	r7, #0
 800b04e:	d0f6      	beq.n	800b03e <__sflush_r+0xae>
 800b050:	0793      	lsls	r3, r2, #30
 800b052:	680e      	ldr	r6, [r1, #0]
 800b054:	bf08      	it	eq
 800b056:	694b      	ldreq	r3, [r1, #20]
 800b058:	600f      	str	r7, [r1, #0]
 800b05a:	bf18      	it	ne
 800b05c:	2300      	movne	r3, #0
 800b05e:	eba6 0807 	sub.w	r8, r6, r7
 800b062:	608b      	str	r3, [r1, #8]
 800b064:	f1b8 0f00 	cmp.w	r8, #0
 800b068:	dde9      	ble.n	800b03e <__sflush_r+0xae>
 800b06a:	6a21      	ldr	r1, [r4, #32]
 800b06c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b06e:	4643      	mov	r3, r8
 800b070:	463a      	mov	r2, r7
 800b072:	4628      	mov	r0, r5
 800b074:	47b0      	blx	r6
 800b076:	2800      	cmp	r0, #0
 800b078:	dc08      	bgt.n	800b08c <__sflush_r+0xfc>
 800b07a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b07e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b082:	81a3      	strh	r3, [r4, #12]
 800b084:	f04f 30ff 	mov.w	r0, #4294967295
 800b088:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b08c:	4407      	add	r7, r0
 800b08e:	eba8 0800 	sub.w	r8, r8, r0
 800b092:	e7e7      	b.n	800b064 <__sflush_r+0xd4>
 800b094:	20400001 	.word	0x20400001

0800b098 <_fflush_r>:
 800b098:	b538      	push	{r3, r4, r5, lr}
 800b09a:	690b      	ldr	r3, [r1, #16]
 800b09c:	4605      	mov	r5, r0
 800b09e:	460c      	mov	r4, r1
 800b0a0:	b913      	cbnz	r3, 800b0a8 <_fflush_r+0x10>
 800b0a2:	2500      	movs	r5, #0
 800b0a4:	4628      	mov	r0, r5
 800b0a6:	bd38      	pop	{r3, r4, r5, pc}
 800b0a8:	b118      	cbz	r0, 800b0b2 <_fflush_r+0x1a>
 800b0aa:	6a03      	ldr	r3, [r0, #32]
 800b0ac:	b90b      	cbnz	r3, 800b0b2 <_fflush_r+0x1a>
 800b0ae:	f7fe f833 	bl	8009118 <__sinit>
 800b0b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	d0f3      	beq.n	800b0a2 <_fflush_r+0xa>
 800b0ba:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b0bc:	07d0      	lsls	r0, r2, #31
 800b0be:	d404      	bmi.n	800b0ca <_fflush_r+0x32>
 800b0c0:	0599      	lsls	r1, r3, #22
 800b0c2:	d402      	bmi.n	800b0ca <_fflush_r+0x32>
 800b0c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b0c6:	f7fe f9e6 	bl	8009496 <__retarget_lock_acquire_recursive>
 800b0ca:	4628      	mov	r0, r5
 800b0cc:	4621      	mov	r1, r4
 800b0ce:	f7ff ff5f 	bl	800af90 <__sflush_r>
 800b0d2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b0d4:	07da      	lsls	r2, r3, #31
 800b0d6:	4605      	mov	r5, r0
 800b0d8:	d4e4      	bmi.n	800b0a4 <_fflush_r+0xc>
 800b0da:	89a3      	ldrh	r3, [r4, #12]
 800b0dc:	059b      	lsls	r3, r3, #22
 800b0de:	d4e1      	bmi.n	800b0a4 <_fflush_r+0xc>
 800b0e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b0e2:	f7fe f9d9 	bl	8009498 <__retarget_lock_release_recursive>
 800b0e6:	e7dd      	b.n	800b0a4 <_fflush_r+0xc>

0800b0e8 <__swhatbuf_r>:
 800b0e8:	b570      	push	{r4, r5, r6, lr}
 800b0ea:	460c      	mov	r4, r1
 800b0ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b0f0:	2900      	cmp	r1, #0
 800b0f2:	b096      	sub	sp, #88	@ 0x58
 800b0f4:	4615      	mov	r5, r2
 800b0f6:	461e      	mov	r6, r3
 800b0f8:	da0d      	bge.n	800b116 <__swhatbuf_r+0x2e>
 800b0fa:	89a3      	ldrh	r3, [r4, #12]
 800b0fc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b100:	f04f 0100 	mov.w	r1, #0
 800b104:	bf14      	ite	ne
 800b106:	2340      	movne	r3, #64	@ 0x40
 800b108:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b10c:	2000      	movs	r0, #0
 800b10e:	6031      	str	r1, [r6, #0]
 800b110:	602b      	str	r3, [r5, #0]
 800b112:	b016      	add	sp, #88	@ 0x58
 800b114:	bd70      	pop	{r4, r5, r6, pc}
 800b116:	466a      	mov	r2, sp
 800b118:	f000 f862 	bl	800b1e0 <_fstat_r>
 800b11c:	2800      	cmp	r0, #0
 800b11e:	dbec      	blt.n	800b0fa <__swhatbuf_r+0x12>
 800b120:	9901      	ldr	r1, [sp, #4]
 800b122:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b126:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b12a:	4259      	negs	r1, r3
 800b12c:	4159      	adcs	r1, r3
 800b12e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b132:	e7eb      	b.n	800b10c <__swhatbuf_r+0x24>

0800b134 <__smakebuf_r>:
 800b134:	898b      	ldrh	r3, [r1, #12]
 800b136:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b138:	079d      	lsls	r5, r3, #30
 800b13a:	4606      	mov	r6, r0
 800b13c:	460c      	mov	r4, r1
 800b13e:	d507      	bpl.n	800b150 <__smakebuf_r+0x1c>
 800b140:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b144:	6023      	str	r3, [r4, #0]
 800b146:	6123      	str	r3, [r4, #16]
 800b148:	2301      	movs	r3, #1
 800b14a:	6163      	str	r3, [r4, #20]
 800b14c:	b003      	add	sp, #12
 800b14e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b150:	ab01      	add	r3, sp, #4
 800b152:	466a      	mov	r2, sp
 800b154:	f7ff ffc8 	bl	800b0e8 <__swhatbuf_r>
 800b158:	9f00      	ldr	r7, [sp, #0]
 800b15a:	4605      	mov	r5, r0
 800b15c:	4639      	mov	r1, r7
 800b15e:	4630      	mov	r0, r6
 800b160:	f7ff f876 	bl	800a250 <_malloc_r>
 800b164:	b948      	cbnz	r0, 800b17a <__smakebuf_r+0x46>
 800b166:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b16a:	059a      	lsls	r2, r3, #22
 800b16c:	d4ee      	bmi.n	800b14c <__smakebuf_r+0x18>
 800b16e:	f023 0303 	bic.w	r3, r3, #3
 800b172:	f043 0302 	orr.w	r3, r3, #2
 800b176:	81a3      	strh	r3, [r4, #12]
 800b178:	e7e2      	b.n	800b140 <__smakebuf_r+0xc>
 800b17a:	89a3      	ldrh	r3, [r4, #12]
 800b17c:	6020      	str	r0, [r4, #0]
 800b17e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b182:	81a3      	strh	r3, [r4, #12]
 800b184:	9b01      	ldr	r3, [sp, #4]
 800b186:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b18a:	b15b      	cbz	r3, 800b1a4 <__smakebuf_r+0x70>
 800b18c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b190:	4630      	mov	r0, r6
 800b192:	f000 f837 	bl	800b204 <_isatty_r>
 800b196:	b128      	cbz	r0, 800b1a4 <__smakebuf_r+0x70>
 800b198:	89a3      	ldrh	r3, [r4, #12]
 800b19a:	f023 0303 	bic.w	r3, r3, #3
 800b19e:	f043 0301 	orr.w	r3, r3, #1
 800b1a2:	81a3      	strh	r3, [r4, #12]
 800b1a4:	89a3      	ldrh	r3, [r4, #12]
 800b1a6:	431d      	orrs	r5, r3
 800b1a8:	81a5      	strh	r5, [r4, #12]
 800b1aa:	e7cf      	b.n	800b14c <__smakebuf_r+0x18>

0800b1ac <memmove>:
 800b1ac:	4288      	cmp	r0, r1
 800b1ae:	b510      	push	{r4, lr}
 800b1b0:	eb01 0402 	add.w	r4, r1, r2
 800b1b4:	d902      	bls.n	800b1bc <memmove+0x10>
 800b1b6:	4284      	cmp	r4, r0
 800b1b8:	4623      	mov	r3, r4
 800b1ba:	d807      	bhi.n	800b1cc <memmove+0x20>
 800b1bc:	1e43      	subs	r3, r0, #1
 800b1be:	42a1      	cmp	r1, r4
 800b1c0:	d008      	beq.n	800b1d4 <memmove+0x28>
 800b1c2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b1c6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b1ca:	e7f8      	b.n	800b1be <memmove+0x12>
 800b1cc:	4402      	add	r2, r0
 800b1ce:	4601      	mov	r1, r0
 800b1d0:	428a      	cmp	r2, r1
 800b1d2:	d100      	bne.n	800b1d6 <memmove+0x2a>
 800b1d4:	bd10      	pop	{r4, pc}
 800b1d6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b1da:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b1de:	e7f7      	b.n	800b1d0 <memmove+0x24>

0800b1e0 <_fstat_r>:
 800b1e0:	b538      	push	{r3, r4, r5, lr}
 800b1e2:	4d07      	ldr	r5, [pc, #28]	@ (800b200 <_fstat_r+0x20>)
 800b1e4:	2300      	movs	r3, #0
 800b1e6:	4604      	mov	r4, r0
 800b1e8:	4608      	mov	r0, r1
 800b1ea:	4611      	mov	r1, r2
 800b1ec:	602b      	str	r3, [r5, #0]
 800b1ee:	f7f8 ff87 	bl	8004100 <_fstat>
 800b1f2:	1c43      	adds	r3, r0, #1
 800b1f4:	d102      	bne.n	800b1fc <_fstat_r+0x1c>
 800b1f6:	682b      	ldr	r3, [r5, #0]
 800b1f8:	b103      	cbz	r3, 800b1fc <_fstat_r+0x1c>
 800b1fa:	6023      	str	r3, [r4, #0]
 800b1fc:	bd38      	pop	{r3, r4, r5, pc}
 800b1fe:	bf00      	nop
 800b200:	20001d00 	.word	0x20001d00

0800b204 <_isatty_r>:
 800b204:	b538      	push	{r3, r4, r5, lr}
 800b206:	4d06      	ldr	r5, [pc, #24]	@ (800b220 <_isatty_r+0x1c>)
 800b208:	2300      	movs	r3, #0
 800b20a:	4604      	mov	r4, r0
 800b20c:	4608      	mov	r0, r1
 800b20e:	602b      	str	r3, [r5, #0]
 800b210:	f7f8 ff86 	bl	8004120 <_isatty>
 800b214:	1c43      	adds	r3, r0, #1
 800b216:	d102      	bne.n	800b21e <_isatty_r+0x1a>
 800b218:	682b      	ldr	r3, [r5, #0]
 800b21a:	b103      	cbz	r3, 800b21e <_isatty_r+0x1a>
 800b21c:	6023      	str	r3, [r4, #0]
 800b21e:	bd38      	pop	{r3, r4, r5, pc}
 800b220:	20001d00 	.word	0x20001d00

0800b224 <_sbrk_r>:
 800b224:	b538      	push	{r3, r4, r5, lr}
 800b226:	4d06      	ldr	r5, [pc, #24]	@ (800b240 <_sbrk_r+0x1c>)
 800b228:	2300      	movs	r3, #0
 800b22a:	4604      	mov	r4, r0
 800b22c:	4608      	mov	r0, r1
 800b22e:	602b      	str	r3, [r5, #0]
 800b230:	f7f8 ff8e 	bl	8004150 <_sbrk>
 800b234:	1c43      	adds	r3, r0, #1
 800b236:	d102      	bne.n	800b23e <_sbrk_r+0x1a>
 800b238:	682b      	ldr	r3, [r5, #0]
 800b23a:	b103      	cbz	r3, 800b23e <_sbrk_r+0x1a>
 800b23c:	6023      	str	r3, [r4, #0]
 800b23e:	bd38      	pop	{r3, r4, r5, pc}
 800b240:	20001d00 	.word	0x20001d00

0800b244 <__assert_func>:
 800b244:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b246:	4614      	mov	r4, r2
 800b248:	461a      	mov	r2, r3
 800b24a:	4b09      	ldr	r3, [pc, #36]	@ (800b270 <__assert_func+0x2c>)
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	4605      	mov	r5, r0
 800b250:	68d8      	ldr	r0, [r3, #12]
 800b252:	b14c      	cbz	r4, 800b268 <__assert_func+0x24>
 800b254:	4b07      	ldr	r3, [pc, #28]	@ (800b274 <__assert_func+0x30>)
 800b256:	9100      	str	r1, [sp, #0]
 800b258:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b25c:	4906      	ldr	r1, [pc, #24]	@ (800b278 <__assert_func+0x34>)
 800b25e:	462b      	mov	r3, r5
 800b260:	f000 f870 	bl	800b344 <fiprintf>
 800b264:	f000 f880 	bl	800b368 <abort>
 800b268:	4b04      	ldr	r3, [pc, #16]	@ (800b27c <__assert_func+0x38>)
 800b26a:	461c      	mov	r4, r3
 800b26c:	e7f3      	b.n	800b256 <__assert_func+0x12>
 800b26e:	bf00      	nop
 800b270:	20000018 	.word	0x20000018
 800b274:	0800c01d 	.word	0x0800c01d
 800b278:	0800c02a 	.word	0x0800c02a
 800b27c:	0800c058 	.word	0x0800c058

0800b280 <_calloc_r>:
 800b280:	b570      	push	{r4, r5, r6, lr}
 800b282:	fba1 5402 	umull	r5, r4, r1, r2
 800b286:	b934      	cbnz	r4, 800b296 <_calloc_r+0x16>
 800b288:	4629      	mov	r1, r5
 800b28a:	f7fe ffe1 	bl	800a250 <_malloc_r>
 800b28e:	4606      	mov	r6, r0
 800b290:	b928      	cbnz	r0, 800b29e <_calloc_r+0x1e>
 800b292:	4630      	mov	r0, r6
 800b294:	bd70      	pop	{r4, r5, r6, pc}
 800b296:	220c      	movs	r2, #12
 800b298:	6002      	str	r2, [r0, #0]
 800b29a:	2600      	movs	r6, #0
 800b29c:	e7f9      	b.n	800b292 <_calloc_r+0x12>
 800b29e:	462a      	mov	r2, r5
 800b2a0:	4621      	mov	r1, r4
 800b2a2:	f7fe f87b 	bl	800939c <memset>
 800b2a6:	e7f4      	b.n	800b292 <_calloc_r+0x12>

0800b2a8 <__ascii_mbtowc>:
 800b2a8:	b082      	sub	sp, #8
 800b2aa:	b901      	cbnz	r1, 800b2ae <__ascii_mbtowc+0x6>
 800b2ac:	a901      	add	r1, sp, #4
 800b2ae:	b142      	cbz	r2, 800b2c2 <__ascii_mbtowc+0x1a>
 800b2b0:	b14b      	cbz	r3, 800b2c6 <__ascii_mbtowc+0x1e>
 800b2b2:	7813      	ldrb	r3, [r2, #0]
 800b2b4:	600b      	str	r3, [r1, #0]
 800b2b6:	7812      	ldrb	r2, [r2, #0]
 800b2b8:	1e10      	subs	r0, r2, #0
 800b2ba:	bf18      	it	ne
 800b2bc:	2001      	movne	r0, #1
 800b2be:	b002      	add	sp, #8
 800b2c0:	4770      	bx	lr
 800b2c2:	4610      	mov	r0, r2
 800b2c4:	e7fb      	b.n	800b2be <__ascii_mbtowc+0x16>
 800b2c6:	f06f 0001 	mvn.w	r0, #1
 800b2ca:	e7f8      	b.n	800b2be <__ascii_mbtowc+0x16>

0800b2cc <_realloc_r>:
 800b2cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b2d0:	4607      	mov	r7, r0
 800b2d2:	4614      	mov	r4, r2
 800b2d4:	460d      	mov	r5, r1
 800b2d6:	b921      	cbnz	r1, 800b2e2 <_realloc_r+0x16>
 800b2d8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b2dc:	4611      	mov	r1, r2
 800b2de:	f7fe bfb7 	b.w	800a250 <_malloc_r>
 800b2e2:	b92a      	cbnz	r2, 800b2f0 <_realloc_r+0x24>
 800b2e4:	f7fe ff40 	bl	800a168 <_free_r>
 800b2e8:	4625      	mov	r5, r4
 800b2ea:	4628      	mov	r0, r5
 800b2ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b2f0:	f000 f841 	bl	800b376 <_malloc_usable_size_r>
 800b2f4:	4284      	cmp	r4, r0
 800b2f6:	4606      	mov	r6, r0
 800b2f8:	d802      	bhi.n	800b300 <_realloc_r+0x34>
 800b2fa:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b2fe:	d8f4      	bhi.n	800b2ea <_realloc_r+0x1e>
 800b300:	4621      	mov	r1, r4
 800b302:	4638      	mov	r0, r7
 800b304:	f7fe ffa4 	bl	800a250 <_malloc_r>
 800b308:	4680      	mov	r8, r0
 800b30a:	b908      	cbnz	r0, 800b310 <_realloc_r+0x44>
 800b30c:	4645      	mov	r5, r8
 800b30e:	e7ec      	b.n	800b2ea <_realloc_r+0x1e>
 800b310:	42b4      	cmp	r4, r6
 800b312:	4622      	mov	r2, r4
 800b314:	4629      	mov	r1, r5
 800b316:	bf28      	it	cs
 800b318:	4632      	movcs	r2, r6
 800b31a:	f7fe f8be 	bl	800949a <memcpy>
 800b31e:	4629      	mov	r1, r5
 800b320:	4638      	mov	r0, r7
 800b322:	f7fe ff21 	bl	800a168 <_free_r>
 800b326:	e7f1      	b.n	800b30c <_realloc_r+0x40>

0800b328 <__ascii_wctomb>:
 800b328:	4603      	mov	r3, r0
 800b32a:	4608      	mov	r0, r1
 800b32c:	b141      	cbz	r1, 800b340 <__ascii_wctomb+0x18>
 800b32e:	2aff      	cmp	r2, #255	@ 0xff
 800b330:	d904      	bls.n	800b33c <__ascii_wctomb+0x14>
 800b332:	228a      	movs	r2, #138	@ 0x8a
 800b334:	601a      	str	r2, [r3, #0]
 800b336:	f04f 30ff 	mov.w	r0, #4294967295
 800b33a:	4770      	bx	lr
 800b33c:	700a      	strb	r2, [r1, #0]
 800b33e:	2001      	movs	r0, #1
 800b340:	4770      	bx	lr
	...

0800b344 <fiprintf>:
 800b344:	b40e      	push	{r1, r2, r3}
 800b346:	b503      	push	{r0, r1, lr}
 800b348:	4601      	mov	r1, r0
 800b34a:	ab03      	add	r3, sp, #12
 800b34c:	4805      	ldr	r0, [pc, #20]	@ (800b364 <fiprintf+0x20>)
 800b34e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b352:	6800      	ldr	r0, [r0, #0]
 800b354:	9301      	str	r3, [sp, #4]
 800b356:	f7ff fd03 	bl	800ad60 <_vfiprintf_r>
 800b35a:	b002      	add	sp, #8
 800b35c:	f85d eb04 	ldr.w	lr, [sp], #4
 800b360:	b003      	add	sp, #12
 800b362:	4770      	bx	lr
 800b364:	20000018 	.word	0x20000018

0800b368 <abort>:
 800b368:	b508      	push	{r3, lr}
 800b36a:	2006      	movs	r0, #6
 800b36c:	f000 f834 	bl	800b3d8 <raise>
 800b370:	2001      	movs	r0, #1
 800b372:	f7f8 fe75 	bl	8004060 <_exit>

0800b376 <_malloc_usable_size_r>:
 800b376:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b37a:	1f18      	subs	r0, r3, #4
 800b37c:	2b00      	cmp	r3, #0
 800b37e:	bfbc      	itt	lt
 800b380:	580b      	ldrlt	r3, [r1, r0]
 800b382:	18c0      	addlt	r0, r0, r3
 800b384:	4770      	bx	lr

0800b386 <_raise_r>:
 800b386:	291f      	cmp	r1, #31
 800b388:	b538      	push	{r3, r4, r5, lr}
 800b38a:	4605      	mov	r5, r0
 800b38c:	460c      	mov	r4, r1
 800b38e:	d904      	bls.n	800b39a <_raise_r+0x14>
 800b390:	2316      	movs	r3, #22
 800b392:	6003      	str	r3, [r0, #0]
 800b394:	f04f 30ff 	mov.w	r0, #4294967295
 800b398:	bd38      	pop	{r3, r4, r5, pc}
 800b39a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b39c:	b112      	cbz	r2, 800b3a4 <_raise_r+0x1e>
 800b39e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b3a2:	b94b      	cbnz	r3, 800b3b8 <_raise_r+0x32>
 800b3a4:	4628      	mov	r0, r5
 800b3a6:	f000 f831 	bl	800b40c <_getpid_r>
 800b3aa:	4622      	mov	r2, r4
 800b3ac:	4601      	mov	r1, r0
 800b3ae:	4628      	mov	r0, r5
 800b3b0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b3b4:	f000 b818 	b.w	800b3e8 <_kill_r>
 800b3b8:	2b01      	cmp	r3, #1
 800b3ba:	d00a      	beq.n	800b3d2 <_raise_r+0x4c>
 800b3bc:	1c59      	adds	r1, r3, #1
 800b3be:	d103      	bne.n	800b3c8 <_raise_r+0x42>
 800b3c0:	2316      	movs	r3, #22
 800b3c2:	6003      	str	r3, [r0, #0]
 800b3c4:	2001      	movs	r0, #1
 800b3c6:	e7e7      	b.n	800b398 <_raise_r+0x12>
 800b3c8:	2100      	movs	r1, #0
 800b3ca:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b3ce:	4620      	mov	r0, r4
 800b3d0:	4798      	blx	r3
 800b3d2:	2000      	movs	r0, #0
 800b3d4:	e7e0      	b.n	800b398 <_raise_r+0x12>
	...

0800b3d8 <raise>:
 800b3d8:	4b02      	ldr	r3, [pc, #8]	@ (800b3e4 <raise+0xc>)
 800b3da:	4601      	mov	r1, r0
 800b3dc:	6818      	ldr	r0, [r3, #0]
 800b3de:	f7ff bfd2 	b.w	800b386 <_raise_r>
 800b3e2:	bf00      	nop
 800b3e4:	20000018 	.word	0x20000018

0800b3e8 <_kill_r>:
 800b3e8:	b538      	push	{r3, r4, r5, lr}
 800b3ea:	4d07      	ldr	r5, [pc, #28]	@ (800b408 <_kill_r+0x20>)
 800b3ec:	2300      	movs	r3, #0
 800b3ee:	4604      	mov	r4, r0
 800b3f0:	4608      	mov	r0, r1
 800b3f2:	4611      	mov	r1, r2
 800b3f4:	602b      	str	r3, [r5, #0]
 800b3f6:	f7f8 fe23 	bl	8004040 <_kill>
 800b3fa:	1c43      	adds	r3, r0, #1
 800b3fc:	d102      	bne.n	800b404 <_kill_r+0x1c>
 800b3fe:	682b      	ldr	r3, [r5, #0]
 800b400:	b103      	cbz	r3, 800b404 <_kill_r+0x1c>
 800b402:	6023      	str	r3, [r4, #0]
 800b404:	bd38      	pop	{r3, r4, r5, pc}
 800b406:	bf00      	nop
 800b408:	20001d00 	.word	0x20001d00

0800b40c <_getpid_r>:
 800b40c:	f7f8 be10 	b.w	8004030 <_getpid>

0800b410 <fmodf>:
 800b410:	b508      	push	{r3, lr}
 800b412:	ed2d 8b02 	vpush	{d8}
 800b416:	eef0 8a40 	vmov.f32	s17, s0
 800b41a:	eeb0 8a60 	vmov.f32	s16, s1
 800b41e:	f000 f83b 	bl	800b498 <__ieee754_fmodf>
 800b422:	eef4 8a48 	vcmp.f32	s17, s16
 800b426:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b42a:	d60c      	bvs.n	800b446 <fmodf+0x36>
 800b42c:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800b44c <fmodf+0x3c>
 800b430:	eeb4 8a68 	vcmp.f32	s16, s17
 800b434:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b438:	d105      	bne.n	800b446 <fmodf+0x36>
 800b43a:	f7fe f801 	bl	8009440 <__errno>
 800b43e:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800b442:	2321      	movs	r3, #33	@ 0x21
 800b444:	6003      	str	r3, [r0, #0]
 800b446:	ecbd 8b02 	vpop	{d8}
 800b44a:	bd08      	pop	{r3, pc}
 800b44c:	00000000 	.word	0x00000000

0800b450 <roundf>:
 800b450:	ee10 0a10 	vmov	r0, s0
 800b454:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 800b458:	3a7f      	subs	r2, #127	@ 0x7f
 800b45a:	2a16      	cmp	r2, #22
 800b45c:	dc15      	bgt.n	800b48a <roundf+0x3a>
 800b45e:	2a00      	cmp	r2, #0
 800b460:	da08      	bge.n	800b474 <roundf+0x24>
 800b462:	3201      	adds	r2, #1
 800b464:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800b468:	d101      	bne.n	800b46e <roundf+0x1e>
 800b46a:	f043 537e 	orr.w	r3, r3, #1065353216	@ 0x3f800000
 800b46e:	ee00 3a10 	vmov	s0, r3
 800b472:	4770      	bx	lr
 800b474:	4907      	ldr	r1, [pc, #28]	@ (800b494 <roundf+0x44>)
 800b476:	4111      	asrs	r1, r2
 800b478:	4201      	tst	r1, r0
 800b47a:	d0fa      	beq.n	800b472 <roundf+0x22>
 800b47c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800b480:	4113      	asrs	r3, r2
 800b482:	4403      	add	r3, r0
 800b484:	ea23 0301 	bic.w	r3, r3, r1
 800b488:	e7f1      	b.n	800b46e <roundf+0x1e>
 800b48a:	2a80      	cmp	r2, #128	@ 0x80
 800b48c:	d1f1      	bne.n	800b472 <roundf+0x22>
 800b48e:	ee30 0a00 	vadd.f32	s0, s0, s0
 800b492:	4770      	bx	lr
 800b494:	007fffff 	.word	0x007fffff

0800b498 <__ieee754_fmodf>:
 800b498:	b570      	push	{r4, r5, r6, lr}
 800b49a:	ee10 6a90 	vmov	r6, s1
 800b49e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800b4a2:	1e5a      	subs	r2, r3, #1
 800b4a4:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800b4a8:	d206      	bcs.n	800b4b8 <__ieee754_fmodf+0x20>
 800b4aa:	ee10 4a10 	vmov	r4, s0
 800b4ae:	f024 4100 	bic.w	r1, r4, #2147483648	@ 0x80000000
 800b4b2:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800b4b6:	d304      	bcc.n	800b4c2 <__ieee754_fmodf+0x2a>
 800b4b8:	ee60 0a20 	vmul.f32	s1, s0, s1
 800b4bc:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 800b4c0:	bd70      	pop	{r4, r5, r6, pc}
 800b4c2:	4299      	cmp	r1, r3
 800b4c4:	dbfc      	blt.n	800b4c0 <__ieee754_fmodf+0x28>
 800b4c6:	f004 4500 	and.w	r5, r4, #2147483648	@ 0x80000000
 800b4ca:	d105      	bne.n	800b4d8 <__ieee754_fmodf+0x40>
 800b4cc:	4b32      	ldr	r3, [pc, #200]	@ (800b598 <__ieee754_fmodf+0x100>)
 800b4ce:	eb03 7355 	add.w	r3, r3, r5, lsr #29
 800b4d2:	ed93 0a00 	vldr	s0, [r3]
 800b4d6:	e7f3      	b.n	800b4c0 <__ieee754_fmodf+0x28>
 800b4d8:	f014 4fff 	tst.w	r4, #2139095040	@ 0x7f800000
 800b4dc:	d146      	bne.n	800b56c <__ieee754_fmodf+0xd4>
 800b4de:	020a      	lsls	r2, r1, #8
 800b4e0:	f06f 007d 	mvn.w	r0, #125	@ 0x7d
 800b4e4:	2a00      	cmp	r2, #0
 800b4e6:	dc3e      	bgt.n	800b566 <__ieee754_fmodf+0xce>
 800b4e8:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 800b4ec:	bf01      	itttt	eq
 800b4ee:	021a      	lsleq	r2, r3, #8
 800b4f0:	fab2 f282 	clzeq	r2, r2
 800b4f4:	f1c2 22ff 	rsbeq	r2, r2, #4278255360	@ 0xff00ff00
 800b4f8:	f502 027f 	addeq.w	r2, r2, #16711680	@ 0xff0000
 800b4fc:	bf16      	itet	ne
 800b4fe:	15da      	asrne	r2, r3, #23
 800b500:	3282      	addeq	r2, #130	@ 0x82
 800b502:	3a7f      	subne	r2, #127	@ 0x7f
 800b504:	f110 0f7e 	cmn.w	r0, #126	@ 0x7e
 800b508:	bfbb      	ittet	lt
 800b50a:	f06f 047d 	mvnlt.w	r4, #125	@ 0x7d
 800b50e:	1a24      	sublt	r4, r4, r0
 800b510:	f3c4 0416 	ubfxge	r4, r4, #0, #23
 800b514:	40a1      	lsllt	r1, r4
 800b516:	bfa8      	it	ge
 800b518:	f444 0100 	orrge.w	r1, r4, #8388608	@ 0x800000
 800b51c:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 800b520:	bfb5      	itete	lt
 800b522:	f06f 047d 	mvnlt.w	r4, #125	@ 0x7d
 800b526:	f3c6 0616 	ubfxge	r6, r6, #0, #23
 800b52a:	1aa4      	sublt	r4, r4, r2
 800b52c:	f446 0400 	orrge.w	r4, r6, #8388608	@ 0x800000
 800b530:	bfb8      	it	lt
 800b532:	fa03 f404 	lsllt.w	r4, r3, r4
 800b536:	1a80      	subs	r0, r0, r2
 800b538:	1b0b      	subs	r3, r1, r4
 800b53a:	b9d0      	cbnz	r0, 800b572 <__ieee754_fmodf+0xda>
 800b53c:	ea33 0323 	bics.w	r3, r3, r3, asr #32
 800b540:	bf28      	it	cs
 800b542:	460b      	movcs	r3, r1
 800b544:	2b00      	cmp	r3, #0
 800b546:	d0c1      	beq.n	800b4cc <__ieee754_fmodf+0x34>
 800b548:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800b54c:	db19      	blt.n	800b582 <__ieee754_fmodf+0xea>
 800b54e:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 800b552:	db19      	blt.n	800b588 <__ieee754_fmodf+0xf0>
 800b554:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800b558:	327f      	adds	r2, #127	@ 0x7f
 800b55a:	432b      	orrs	r3, r5
 800b55c:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800b560:	ee00 3a10 	vmov	s0, r3
 800b564:	e7ac      	b.n	800b4c0 <__ieee754_fmodf+0x28>
 800b566:	3801      	subs	r0, #1
 800b568:	0052      	lsls	r2, r2, #1
 800b56a:	e7bb      	b.n	800b4e4 <__ieee754_fmodf+0x4c>
 800b56c:	15c8      	asrs	r0, r1, #23
 800b56e:	387f      	subs	r0, #127	@ 0x7f
 800b570:	e7ba      	b.n	800b4e8 <__ieee754_fmodf+0x50>
 800b572:	2b00      	cmp	r3, #0
 800b574:	da02      	bge.n	800b57c <__ieee754_fmodf+0xe4>
 800b576:	0049      	lsls	r1, r1, #1
 800b578:	3801      	subs	r0, #1
 800b57a:	e7dd      	b.n	800b538 <__ieee754_fmodf+0xa0>
 800b57c:	d0a6      	beq.n	800b4cc <__ieee754_fmodf+0x34>
 800b57e:	0059      	lsls	r1, r3, #1
 800b580:	e7fa      	b.n	800b578 <__ieee754_fmodf+0xe0>
 800b582:	005b      	lsls	r3, r3, #1
 800b584:	3a01      	subs	r2, #1
 800b586:	e7df      	b.n	800b548 <__ieee754_fmodf+0xb0>
 800b588:	f1c2 22ff 	rsb	r2, r2, #4278255360	@ 0xff00ff00
 800b58c:	f502 027f 	add.w	r2, r2, #16711680	@ 0xff0000
 800b590:	3282      	adds	r2, #130	@ 0x82
 800b592:	4113      	asrs	r3, r2
 800b594:	432b      	orrs	r3, r5
 800b596:	e7e3      	b.n	800b560 <__ieee754_fmodf+0xc8>
 800b598:	0800c25c 	.word	0x0800c25c

0800b59c <_init>:
 800b59c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b59e:	bf00      	nop
 800b5a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b5a2:	bc08      	pop	{r3}
 800b5a4:	469e      	mov	lr, r3
 800b5a6:	4770      	bx	lr

0800b5a8 <_fini>:
 800b5a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b5aa:	bf00      	nop
 800b5ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b5ae:	bc08      	pop	{r3}
 800b5b0:	469e      	mov	lr, r3
 800b5b2:	4770      	bx	lr
