// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
//
// ===========================================================

`timescale 1 ns / 1 ps

(* CORE_GENERATION_INFO="ctrl_X_ctrl_X,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu280-fsvh2892-2L-e,HLS_INPUT_CLOCK=4.300000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.224000,HLS_SYN_LAT=2000073,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=261,HLS_SYN_LUT=757,HLS_VERSION=2022_2}" *)

module ctrl_X (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        qm_din_0_dout,
        qm_din_0_empty_n,
        qm_din_0_read,
        qm_din_1_dout,
        qm_din_1_empty_n,
        qm_din_1_read,
        qm_din_peek_0_dout,
        qm_din_peek_0_empty_n,
        qm_din_peek_0_read,
        qm_din_peek_1_dout,
        qm_din_peek_1_empty_n,
        qm_din_peek_1_read,
        qm_dout_0_din,
        qm_dout_0_full_n,
        qm_dout_0_write,
        qm_dout_1_din,
        qm_dout_1_full_n,
        qm_dout_1_write,
        rp_time,
        M,
        q_inst_0_din,
        q_inst_0_full_n,
        q_inst_0_write,
        q_inst_1_din,
        q_inst_1_full_n,
        q_inst_1_write,
        q_oldx_din,
        q_oldx_full_n,
        q_oldx_write,
        q_newx_s_dout,
        q_newx_s_empty_n,
        q_newx_s_read,
        q_newx_peek_dout,
        q_newx_peek_empty_n,
        q_newx_peek_read,
        q_res_0_dout,
        q_res_0_empty_n,
        q_res_0_read,
        q_res_1_dout,
        q_res_1_empty_n,
        q_res_1_read,
        q_res_peek_0_dout,
        q_res_peek_0_empty_n,
        q_res_peek_0_read,
        q_res_peek_1_dout,
        q_res_peek_1_empty_n,
        q_res_peek_1_read,
        q_gbc_s_dout,
        q_gbc_s_empty_n,
        q_gbc_s_read,
        q_gbc_peek_dout,
        q_gbc_peek_empty_n,
        q_gbc_peek_read
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_state7 = 8'd64;
parameter    ap_ST_fsm_state8 = 8'd128;

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [512:0] qm_din_0_dout;
input   qm_din_0_empty_n;
output   qm_din_0_read;
input  [512:0] qm_din_1_dout;
input   qm_din_1_empty_n;
output   qm_din_1_read;
input  [512:0] qm_din_peek_0_dout;
input   qm_din_peek_0_empty_n;
output   qm_din_peek_0_read;
input  [512:0] qm_din_peek_1_dout;
input   qm_din_peek_1_empty_n;
output   qm_din_peek_1_read;
output  [512:0] qm_dout_0_din;
input   qm_dout_0_full_n;
output   qm_dout_0_write;
output  [512:0] qm_dout_1_din;
input   qm_dout_1_full_n;
output   qm_dout_1_write;
input  [31:0] rp_time;
input  [31:0] M;
output  [66:0] q_inst_0_din;
input   q_inst_0_full_n;
output   q_inst_0_write;
output  [66:0] q_inst_1_din;
input   q_inst_1_full_n;
output   q_inst_1_write;
output  [512:0] q_oldx_din;
input   q_oldx_full_n;
output   q_oldx_write;
input  [512:0] q_newx_s_dout;
input   q_newx_s_empty_n;
output   q_newx_s_read;
input  [512:0] q_newx_peek_dout;
input   q_newx_peek_empty_n;
output   q_newx_peek_read;
input  [1:0] q_res_0_dout;
input   q_res_0_empty_n;
output   q_res_0_read;
input  [1:0] q_res_1_dout;
input   q_res_1_empty_n;
output   q_res_1_read;
input  [1:0] q_res_peek_0_dout;
input   q_res_peek_0_empty_n;
output   q_res_peek_0_read;
input  [1:0] q_res_peek_1_dout;
input   q_res_peek_1_empty_n;
output   q_res_peek_1_read;
input  [1:0] q_gbc_s_dout;
input   q_gbc_s_empty_n;
output   q_gbc_s_read;
input  [1:0] q_gbc_peek_dout;
input   q_gbc_peek_empty_n;
output   q_gbc_peek_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg qm_din_0_read;
reg qm_din_1_read;
reg qm_dout_0_write;
reg qm_dout_1_write;
reg[66:0] q_inst_0_din;
reg q_inst_0_write;
reg[66:0] q_inst_1_din;
reg q_inst_1_write;
reg q_oldx_write;
reg q_newx_s_read;
reg q_res_0_read;
reg q_res_1_read;
reg q_gbc_s_read;

 reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    q_inst_0_blk_n;
wire    ap_CS_fsm_state2;
wire   [0:0] and_ln389_fu_401_p2;
wire   [0:0] trunc_ln151_fu_407_p1;
wire    ap_CS_fsm_state3;
wire   [0:0] trunc_ln151_1_fu_479_p1;
reg    q_inst_1_blk_n;
reg    q_res_0_blk_n;
wire    ap_CS_fsm_state7;
reg   [0:0] trunc_ln151_1_reg_585;
reg    q_res_1_blk_n;
reg    q_gbc_s_blk_n;
wire    ap_CS_fsm_state8;
wire   [28:0] num_ite_M_fu_353_p4;
reg   [28:0] num_ite_M_reg_542;
wire   [92:0] or_ln151_fu_371_p2;
reg   [92:0] or_ln151_reg_547;
wire   [92:0] or_ln151_1_fu_377_p2;
reg   [92:0] or_ln151_1_reg_553;
reg   [0:0] trunc_ln151_reg_565;
reg   [0:0] tmp_5_reg_570;
reg   [60:0] tmp_7_reg_575;
wire   [31:0] ch_1_fu_473_p2;
reg   [31:0] ch_1_reg_580;
wire   [0:0] xor_ln389_fu_517_p2;
wire    grp_ctrl_X_Pipeline_qq_fu_325_ap_start;
wire    grp_ctrl_X_Pipeline_qq_fu_325_ap_done;
wire    grp_ctrl_X_Pipeline_qq_fu_325_ap_idle;
wire    grp_ctrl_X_Pipeline_qq_fu_325_ap_ready;
wire   [512:0] grp_ctrl_X_Pipeline_qq_fu_325_q_oldx_din;
wire    grp_ctrl_X_Pipeline_qq_fu_325_q_oldx_write;
wire    grp_ctrl_X_Pipeline_qq_fu_325_qm_din_0_read;
wire   [512:0] grp_ctrl_X_Pipeline_qq_fu_325_qm_dout_0_din;
wire    grp_ctrl_X_Pipeline_qq_fu_325_qm_dout_0_write;
wire    grp_ctrl_X_Pipeline_qq_fu_325_q_newx_s_read;
wire   [512:0] grp_ctrl_X_Pipeline_qq_fu_325_qm_dout_1_din;
wire    grp_ctrl_X_Pipeline_qq_fu_325_qm_dout_1_write;
wire    grp_ctrl_X_Pipeline_qq_fu_325_qm_din_1_read;
reg   [0:0] phi_ln389_reg_314;
reg    grp_ctrl_X_Pipeline_qq_fu_325_ap_start_reg;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
reg   [31:0] ch_fu_126;
reg    ap_block_state7;
reg   [31:0] rp_fu_130;
wire   [31:0] rp_3_fu_499_p2;
wire   [66:0] tmp_4_fu_447_p3;
reg    ap_predicate_op93_write_state2;
reg    ap_predicate_op95_write_state2;
reg    ap_block_state2;
wire   [66:0] tmp_9_fu_486_p5;
reg    ap_block_state3;
wire   [31:0] add_ln386_fu_347_p2;
wire   [92:0] tmp_fu_363_p3;
wire   [0:0] icmp_ln389_fu_396_p2;
wire   [60:0] tmp_2_fu_418_p4;
wire   [0:0] tmp_1_fu_411_p3;
wire   [62:0] tmp_3_fu_427_p4;
wire  signed [65:0] sext_ln151_fu_437_p1;
wire   [65:0] or_ln151_2_fu_441_p2;
wire  signed [63:0] sext_ln151_1_fu_483_p1;
wire   [0:0] term_flag_fu_513_p1;
reg   [7:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 grp_ctrl_X_Pipeline_qq_fu_325_ap_start_reg = 1'b0;
end

ctrl_X_ctrl_X_Pipeline_qq grp_ctrl_X_Pipeline_qq_fu_325(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_ctrl_X_Pipeline_qq_fu_325_ap_start),
    .ap_done(grp_ctrl_X_Pipeline_qq_fu_325_ap_done),
    .ap_idle(grp_ctrl_X_Pipeline_qq_fu_325_ap_idle),
    .ap_ready(grp_ctrl_X_Pipeline_qq_fu_325_ap_ready),
    .sext_ln386(num_ite_M_reg_542),
    .q_oldx_din(grp_ctrl_X_Pipeline_qq_fu_325_q_oldx_din),
    .q_oldx_full_n(q_oldx_full_n),
    .q_oldx_write(grp_ctrl_X_Pipeline_qq_fu_325_q_oldx_write),
    .qm_din_0_dout(qm_din_0_dout),
    .qm_din_0_empty_n(qm_din_0_empty_n),
    .qm_din_0_read(grp_ctrl_X_Pipeline_qq_fu_325_qm_din_0_read),
    .trunc_ln(trunc_ln151_reg_565),
    .qm_dout_0_din(grp_ctrl_X_Pipeline_qq_fu_325_qm_dout_0_din),
    .qm_dout_0_full_n(qm_dout_0_full_n),
    .qm_dout_0_write(grp_ctrl_X_Pipeline_qq_fu_325_qm_dout_0_write),
    .q_newx_s_dout(q_newx_s_dout),
    .q_newx_s_empty_n(q_newx_s_empty_n),
    .q_newx_s_read(grp_ctrl_X_Pipeline_qq_fu_325_q_newx_s_read),
    .trunc_ln151_1(trunc_ln151_1_reg_585),
    .qm_dout_1_din(grp_ctrl_X_Pipeline_qq_fu_325_qm_dout_1_din),
    .qm_dout_1_full_n(qm_dout_1_full_n),
    .qm_dout_1_write(grp_ctrl_X_Pipeline_qq_fu_325_qm_dout_1_write),
    .qm_din_1_dout(qm_din_1_dout),
    .qm_din_1_empty_n(qm_din_1_empty_n),
    .qm_din_1_read(grp_ctrl_X_Pipeline_qq_fu_325_qm_din_1_read)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_ctrl_X_Pipeline_qq_fu_325_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_ctrl_X_Pipeline_qq_fu_325_ap_start_reg <= 1'b1;
        end else if ((grp_ctrl_X_Pipeline_qq_fu_325_ap_ready == 1'b1)) begin
            grp_ctrl_X_Pipeline_qq_fu_325_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        ch_fu_126 <= 32'd0;
    end else if ((~(((q_res_1_empty_n == 1'b0) & (trunc_ln151_1_reg_585 == 1'd1)) | ((q_res_0_empty_n == 1'b0) & (trunc_ln151_1_reg_585 == 1'd0))) & (1'b1 == ap_CS_fsm_state7))) begin
        ch_fu_126 <= ch_1_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((q_gbc_s_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        phi_ln389_reg_314 <= xor_ln389_fu_517_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        phi_ln389_reg_314 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        rp_fu_130 <= 32'd4294967295;
    end else if ((~(((q_res_1_empty_n == 1'b0) & (trunc_ln151_1_reg_585 == 1'd1)) | ((q_res_0_empty_n == 1'b0) & (trunc_ln151_1_reg_585 == 1'd0))) & (1'b1 == ap_CS_fsm_state7))) begin
        rp_fu_130 <= rp_3_fu_499_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ch_1_reg_580 <= ch_1_fu_473_p2;
        trunc_ln151_1_reg_585 <= trunc_ln151_1_fu_479_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        num_ite_M_reg_542 <= {{add_ln386_fu_347_p2[31:3]}};
        or_ln151_1_reg_553[92 : 64] <= or_ln151_1_fu_377_p2[92 : 64];
        or_ln151_reg_547[92 : 64] <= or_ln151_fu_371_p2[92 : 64];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == and_ln389_fu_401_p2))) begin
        tmp_5_reg_570 <= or_ln151_1_reg_553[32'd8];
        tmp_7_reg_575 <= {{or_ln151_1_reg_553[92:32]}};
        trunc_ln151_reg_565 <= trunc_ln151_fu_407_p1;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((q_inst_1_full_n == 1'b0) & (ap_predicate_op95_write_state2 == 1'b1)) | ((q_inst_0_full_n == 1'b0) & (ap_predicate_op93_write_state2 == 1'b1)))) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((q_inst_1_full_n == 1'b0) & (trunc_ln151_1_fu_479_p1 == 1'd1)) | ((q_inst_0_full_n == 1'b0) & (trunc_ln151_1_fu_479_p1 == 1'd0)))) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_ctrl_X_Pipeline_qq_fu_325_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((((q_res_1_empty_n == 1'b0) & (trunc_ln151_1_reg_585 == 1'd1)) | ((q_res_0_empty_n == 1'b0) & (trunc_ln151_1_reg_585 == 1'd0)))) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if ((q_gbc_s_empty_n == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if ((~(((q_inst_1_full_n == 1'b0) & (ap_predicate_op95_write_state2 == 1'b1)) | ((q_inst_0_full_n == 1'b0) & (ap_predicate_op93_write_state2 == 1'b1))) & (1'b1 == ap_CS_fsm_state2) & (1'd0 == and_ln389_fu_401_p2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~(((q_inst_1_full_n == 1'b0) & (ap_predicate_op95_write_state2 == 1'b1)) | ((q_inst_0_full_n == 1'b0) & (ap_predicate_op93_write_state2 == 1'b1))) & (1'b1 == ap_CS_fsm_state2) & (1'd0 == and_ln389_fu_401_p2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        q_gbc_s_blk_n = q_gbc_s_empty_n;
    end else begin
        q_gbc_s_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((q_gbc_s_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        q_gbc_s_read = 1'b1;
    end else begin
        q_gbc_s_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state3) & (trunc_ln151_1_fu_479_p1 == 1'd0)) | ((1'b1 == ap_CS_fsm_state2) & (trunc_ln151_fu_407_p1 == 1'd0) & (1'd1 == and_ln389_fu_401_p2)))) begin
        q_inst_0_blk_n = q_inst_0_full_n;
    end else begin
        q_inst_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((q_inst_1_full_n == 1'b0) & (trunc_ln151_1_fu_479_p1 == 1'd1)) | ((q_inst_0_full_n == 1'b0) & (trunc_ln151_1_fu_479_p1 == 1'd0))) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln151_1_fu_479_p1 == 1'd0))) begin
        q_inst_0_din = tmp_9_fu_486_p5;
    end else if ((~(((q_inst_1_full_n == 1'b0) & (ap_predicate_op95_write_state2 == 1'b1)) | ((q_inst_0_full_n == 1'b0) & (ap_predicate_op93_write_state2 == 1'b1))) & (ap_predicate_op93_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        q_inst_0_din = tmp_4_fu_447_p3;
    end else begin
        q_inst_0_din = 'bx;
    end
end

always @ (*) begin
    if (((~(((q_inst_1_full_n == 1'b0) & (trunc_ln151_1_fu_479_p1 == 1'd1)) | ((q_inst_0_full_n == 1'b0) & (trunc_ln151_1_fu_479_p1 == 1'd0))) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln151_1_fu_479_p1 == 1'd0)) | (~(((q_inst_1_full_n == 1'b0) & (ap_predicate_op95_write_state2 == 1'b1)) | ((q_inst_0_full_n == 1'b0) & (ap_predicate_op93_write_state2 == 1'b1))) & (ap_predicate_op93_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        q_inst_0_write = 1'b1;
    end else begin
        q_inst_0_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state3) & (trunc_ln151_1_fu_479_p1 == 1'd1)) | ((1'b1 == ap_CS_fsm_state2) & (trunc_ln151_fu_407_p1 == 1'd1) & (1'd1 == and_ln389_fu_401_p2)))) begin
        q_inst_1_blk_n = q_inst_1_full_n;
    end else begin
        q_inst_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((q_inst_1_full_n == 1'b0) & (trunc_ln151_1_fu_479_p1 == 1'd1)) | ((q_inst_0_full_n == 1'b0) & (trunc_ln151_1_fu_479_p1 == 1'd0))) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln151_1_fu_479_p1 == 1'd1))) begin
        q_inst_1_din = tmp_9_fu_486_p5;
    end else if ((~(((q_inst_1_full_n == 1'b0) & (ap_predicate_op95_write_state2 == 1'b1)) | ((q_inst_0_full_n == 1'b0) & (ap_predicate_op93_write_state2 == 1'b1))) & (ap_predicate_op95_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        q_inst_1_din = tmp_4_fu_447_p3;
    end else begin
        q_inst_1_din = 'bx;
    end
end

always @ (*) begin
    if (((~(((q_inst_1_full_n == 1'b0) & (trunc_ln151_1_fu_479_p1 == 1'd1)) | ((q_inst_0_full_n == 1'b0) & (trunc_ln151_1_fu_479_p1 == 1'd0))) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln151_1_fu_479_p1 == 1'd1)) | (~(((q_inst_1_full_n == 1'b0) & (ap_predicate_op95_write_state2 == 1'b1)) | ((q_inst_0_full_n == 1'b0) & (ap_predicate_op93_write_state2 == 1'b1))) & (ap_predicate_op95_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        q_inst_1_write = 1'b1;
    end else begin
        q_inst_1_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        q_newx_s_read = grp_ctrl_X_Pipeline_qq_fu_325_q_newx_s_read;
    end else begin
        q_newx_s_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        q_oldx_write = grp_ctrl_X_Pipeline_qq_fu_325_q_oldx_write;
    end else begin
        q_oldx_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (trunc_ln151_1_reg_585 == 1'd0))) begin
        q_res_0_blk_n = q_res_0_empty_n;
    end else begin
        q_res_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((q_res_1_empty_n == 1'b0) & (trunc_ln151_1_reg_585 == 1'd1)) | ((q_res_0_empty_n == 1'b0) & (trunc_ln151_1_reg_585 == 1'd0))) & (1'b1 == ap_CS_fsm_state7) & (trunc_ln151_1_reg_585 == 1'd0))) begin
        q_res_0_read = 1'b1;
    end else begin
        q_res_0_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (trunc_ln151_1_reg_585 == 1'd1))) begin
        q_res_1_blk_n = q_res_1_empty_n;
    end else begin
        q_res_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((q_res_1_empty_n == 1'b0) & (trunc_ln151_1_reg_585 == 1'd1)) | ((q_res_0_empty_n == 1'b0) & (trunc_ln151_1_reg_585 == 1'd0))) & (1'b1 == ap_CS_fsm_state7) & (trunc_ln151_1_reg_585 == 1'd1))) begin
        q_res_1_read = 1'b1;
    end else begin
        q_res_1_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        qm_din_0_read = grp_ctrl_X_Pipeline_qq_fu_325_qm_din_0_read;
    end else begin
        qm_din_0_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        qm_din_1_read = grp_ctrl_X_Pipeline_qq_fu_325_qm_din_1_read;
    end else begin
        qm_din_1_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        qm_dout_0_write = grp_ctrl_X_Pipeline_qq_fu_325_qm_dout_0_write;
    end else begin
        qm_dout_0_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        qm_dout_1_write = grp_ctrl_X_Pipeline_qq_fu_325_qm_dout_1_write;
    end else begin
        qm_dout_1_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~(((q_inst_1_full_n == 1'b0) & (ap_predicate_op95_write_state2 == 1'b1)) | ((q_inst_0_full_n == 1'b0) & (ap_predicate_op93_write_state2 == 1'b1))) & (1'b1 == ap_CS_fsm_state2) & (1'd0 == and_ln389_fu_401_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if ((~(((q_inst_1_full_n == 1'b0) & (ap_predicate_op95_write_state2 == 1'b1)) | ((q_inst_0_full_n == 1'b0) & (ap_predicate_op93_write_state2 == 1'b1))) & (1'b1 == ap_CS_fsm_state2) & (1'd1 == and_ln389_fu_401_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~(((q_inst_1_full_n == 1'b0) & (trunc_ln151_1_fu_479_p1 == 1'd1)) | ((q_inst_0_full_n == 1'b0) & (trunc_ln151_1_fu_479_p1 == 1'd0))) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (grp_ctrl_X_Pipeline_qq_fu_325_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if ((~(((q_res_1_empty_n == 1'b0) & (trunc_ln151_1_reg_585 == 1'd1)) | ((q_res_0_empty_n == 1'b0) & (trunc_ln151_1_reg_585 == 1'd0))) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((q_gbc_s_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln386_fu_347_p2 = (M + 32'd7);

assign and_ln389_fu_401_p2 = (phi_ln389_reg_314 & icmp_ln389_fu_396_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

always @ (*) begin
    ap_block_state2 = (((q_inst_1_full_n == 1'b0) & (ap_predicate_op95_write_state2 == 1'b1)) | ((q_inst_0_full_n == 1'b0) & (ap_predicate_op93_write_state2 == 1'b1)));
end

always @ (*) begin
    ap_block_state3 = (((q_inst_1_full_n == 1'b0) & (trunc_ln151_1_fu_479_p1 == 1'd1)) | ((q_inst_0_full_n == 1'b0) & (trunc_ln151_1_fu_479_p1 == 1'd0)));
end

always @ (*) begin
    ap_block_state7 = (((q_res_1_empty_n == 1'b0) & (trunc_ln151_1_reg_585 == 1'd1)) | ((q_res_0_empty_n == 1'b0) & (trunc_ln151_1_reg_585 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op93_write_state2 = ((trunc_ln151_fu_407_p1 == 1'd0) & (1'd1 == and_ln389_fu_401_p2));
end

always @ (*) begin
    ap_predicate_op95_write_state2 = ((trunc_ln151_fu_407_p1 == 1'd1) & (1'd1 == and_ln389_fu_401_p2));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ch_1_fu_473_p2 = (32'd1 - ch_fu_126);

assign grp_ctrl_X_Pipeline_qq_fu_325_ap_start = grp_ctrl_X_Pipeline_qq_fu_325_ap_start_reg;

assign icmp_ln389_fu_396_p2 = (($signed(rp_fu_130) < $signed(rp_time)) ? 1'b1 : 1'b0);

assign num_ite_M_fu_353_p4 = {{add_ln386_fu_347_p2[31:3]}};

assign or_ln151_1_fu_377_p2 = (tmp_fu_363_p3 | 93'd256);

assign or_ln151_2_fu_441_p2 = (sext_ln151_fu_437_p1 | 66'd1);

assign or_ln151_fu_371_p2 = (tmp_fu_363_p3 | 93'd1);

assign q_gbc_peek_read = 1'b0;

assign q_newx_peek_read = 1'b0;

assign q_oldx_din = grp_ctrl_X_Pipeline_qq_fu_325_q_oldx_din;

assign q_res_peek_0_read = 1'b0;

assign q_res_peek_1_read = 1'b0;

assign qm_din_peek_0_read = 1'b0;

assign qm_din_peek_1_read = 1'b0;

assign qm_dout_0_din = grp_ctrl_X_Pipeline_qq_fu_325_qm_dout_0_din;

assign qm_dout_1_din = grp_ctrl_X_Pipeline_qq_fu_325_qm_dout_1_din;

assign rp_3_fu_499_p2 = (rp_fu_130 + 32'd1);

assign sext_ln151_1_fu_483_p1 = $signed(tmp_7_reg_575);

assign sext_ln151_fu_437_p1 = $signed(tmp_3_fu_427_p4);

assign term_flag_fu_513_p1 = q_gbc_s_dout[0:0];

assign tmp_1_fu_411_p3 = or_ln151_reg_547[32'd8];

assign tmp_2_fu_418_p4 = {{or_ln151_reg_547[92:32]}};

assign tmp_3_fu_427_p4 = {{{tmp_2_fu_418_p4}, {tmp_1_fu_411_p3}}, {1'd0}};

assign tmp_4_fu_447_p3 = {{1'd0}, {or_ln151_2_fu_441_p2}};

assign tmp_9_fu_486_p5 = {{{{{{1'd0}, {sext_ln151_1_fu_483_p1}}}, {tmp_5_reg_570}}}, {1'd0}};

assign tmp_fu_363_p3 = {{num_ite_M_fu_353_p4}, {64'd0}};

assign trunc_ln151_1_fu_479_p1 = ch_1_fu_473_p2[0:0];

assign trunc_ln151_fu_407_p1 = ch_fu_126[0:0];

assign xor_ln389_fu_517_p2 = (term_flag_fu_513_p1 ^ 1'd1);

always @ (posedge ap_clk) begin
    or_ln151_reg_547[63:0] <= 64'b0000000000000000000000000000000000000000000000000000000000000001;
    or_ln151_1_reg_553[63:0] <= 64'b0000000000000000000000000000000000000000000000000000000100000000;
end

endmodule //ctrl_X
