# EE658_DFT
### This project is for 2020 EE658 at University of Southern California.

## Fast Simulation:
```Bash
sh compile.sh
```
## Members
* [Ruochen Ma](https://github.com/ruochen627)
* [Yichen Wang](https://github.com/wyc811504)
* [Ting-Yu Chang](https://github.com/TingYu0924)
* [Hsu-Cheng Cheng(Alex)](https://github.com/HCC7952889662)

## Prgress
- [x] Gate-Level Verilog file Parser
- [x] Circuit Levelization
- [x] Circuit Simulation
