Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Oct 18 23:43:00 2020
| Host         : DESKTOP-P7INVOJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file knight_rider_timing_summary_routed.rpt -pb knight_rider_timing_summary_routed.pb -rpx knight_rider_timing_summary_routed.rpx -warn_on_violation
| Design       : knight_rider
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 31 register/latch pins with no clock driven by root clock pin: ck1_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 62 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.509        0.000                      0                   33        0.264        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.509        0.000                      0                   33        0.264        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.509ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.509ns  (required time - arrival time)
  Source:                 count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.460ns  (logic 0.828ns (18.564%)  route 3.632ns (81.436%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.087    ck_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  count_reg[28]/Q
                         net (fo=2, routed)           1.064     6.607    count_reg_n_0_[28]
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.731 r  count[31]_i_8/O
                         net (fo=1, routed)           0.716     7.448    count[31]_i_8_n_0
    SLICE_X37Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.572 r  count[31]_i_3/O
                         net (fo=32, routed)          1.852     9.423    count[31]_i_3_n_0
    SLICE_X37Y43         LUT5 (Prop_lut5_I1_O)        0.124     9.547 r  count[3]_i_1/O
                         net (fo=1, routed)           0.000     9.547    count[3]
    SLICE_X37Y43         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    ck_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  count_reg[3]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y43         FDRE (Setup_fdre_C_D)        0.031    15.057    count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -9.547    
  -------------------------------------------------------------------
                         slack                                  5.509    

Slack (MET) :             5.636ns  (required time - arrival time)
  Source:                 count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 0.828ns (18.908%)  route 3.551ns (81.092%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.087    ck_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  count_reg[28]/Q
                         net (fo=2, routed)           1.064     6.607    count_reg_n_0_[28]
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.731 r  count[31]_i_8/O
                         net (fo=1, routed)           0.716     7.448    count[31]_i_8_n_0
    SLICE_X37Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.572 r  count[31]_i_3/O
                         net (fo=32, routed)          1.771     9.342    count[31]_i_3_n_0
    SLICE_X38Y43         LUT5 (Prop_lut5_I1_O)        0.124     9.466 r  count[4]_i_1/O
                         net (fo=1, routed)           0.000     9.466    count[4]
    SLICE_X38Y43         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    ck_IBUF_BUFG
    SLICE_X38Y43         FDRE                                         r  count_reg[4]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X38Y43         FDRE (Setup_fdre_C_D)        0.077    15.103    count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -9.466    
  -------------------------------------------------------------------
                         slack                                  5.636    

Slack (MET) :             5.697ns  (required time - arrival time)
  Source:                 count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 0.828ns (19.378%)  route 3.445ns (80.622%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.087    ck_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  count_reg[28]/Q
                         net (fo=2, routed)           1.064     6.607    count_reg_n_0_[28]
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.731 r  count[31]_i_8/O
                         net (fo=1, routed)           0.716     7.448    count[31]_i_8_n_0
    SLICE_X37Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.572 r  count[31]_i_3/O
                         net (fo=32, routed)          1.665     9.236    count[31]_i_3_n_0
    SLICE_X37Y44         LUT5 (Prop_lut5_I1_O)        0.124     9.360 r  count[7]_i_1/O
                         net (fo=1, routed)           0.000     9.360    count[7]
    SLICE_X37Y44         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    ck_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  count_reg[7]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y44         FDRE (Setup_fdre_C_D)        0.031    15.057    count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                  5.697    

Slack (MET) :             5.700ns  (required time - arrival time)
  Source:                 count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 0.828ns (19.393%)  route 3.442ns (80.607%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.087    ck_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  count_reg[28]/Q
                         net (fo=2, routed)           1.064     6.607    count_reg_n_0_[28]
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.731 r  count[31]_i_8/O
                         net (fo=1, routed)           0.716     7.448    count[31]_i_8_n_0
    SLICE_X37Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.572 r  count[31]_i_3/O
                         net (fo=32, routed)          1.661     9.233    count[31]_i_3_n_0
    SLICE_X37Y44         LUT5 (Prop_lut5_I1_O)        0.124     9.357 r  count[6]_i_1/O
                         net (fo=1, routed)           0.000     9.357    count[6]
    SLICE_X37Y44         FDRE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    ck_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  count_reg[6]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y44         FDRE (Setup_fdre_C_D)        0.031    15.057    count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                  5.700    

Slack (MET) :             5.820ns  (required time - arrival time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 0.828ns (19.946%)  route 3.323ns (80.054%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    ck_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  count_reg[6]/Q
                         net (fo=2, routed)           0.872     6.414    count_reg_n_0_[6]
    SLICE_X37Y44         LUT4 (Prop_lut4_I2_O)        0.124     6.538 r  count[31]_i_9/O
                         net (fo=1, routed)           0.403     6.941    count[31]_i_9_n_0
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.065 r  count[31]_i_4/O
                         net (fo=32, routed)          2.049     9.114    count[31]_i_4_n_0
    SLICE_X37Y49         LUT5 (Prop_lut5_I2_O)        0.124     9.238 r  count[28]_i_1/O
                         net (fo=1, routed)           0.000     9.238    count[28]
    SLICE_X37Y49         FDRE                                         r  count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.787    ck_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  count_reg[28]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X37Y49         FDRE (Setup_fdre_C_D)        0.031    15.058    count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                          -9.238    
  -------------------------------------------------------------------
                         slack                                  5.820    

Slack (MET) :             5.824ns  (required time - arrival time)
  Source:                 count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.192ns  (logic 0.828ns (19.752%)  route 3.364ns (80.248%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.087    ck_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  count_reg[28]/Q
                         net (fo=2, routed)           1.064     6.607    count_reg_n_0_[28]
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.731 r  count[31]_i_8/O
                         net (fo=1, routed)           0.716     7.448    count[31]_i_8_n_0
    SLICE_X37Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.572 r  count[31]_i_3/O
                         net (fo=32, routed)          1.584     9.155    count[31]_i_3_n_0
    SLICE_X38Y44         LUT5 (Prop_lut5_I1_O)        0.124     9.279 r  count[8]_i_1/O
                         net (fo=1, routed)           0.000     9.279    count[8]
    SLICE_X38Y44         FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    ck_IBUF_BUFG
    SLICE_X38Y44         FDRE                                         r  count_reg[8]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X38Y44         FDRE (Setup_fdre_C_D)        0.077    15.103    count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                  5.824    

Slack (MET) :             5.852ns  (required time - arrival time)
  Source:                 count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 0.828ns (20.119%)  route 3.287ns (79.881%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.087    ck_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  count_reg[28]/Q
                         net (fo=2, routed)           1.064     6.607    count_reg_n_0_[28]
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.731 r  count[31]_i_8/O
                         net (fo=1, routed)           0.716     7.448    count[31]_i_8_n_0
    SLICE_X37Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.572 r  count[31]_i_3/O
                         net (fo=32, routed)          1.507     9.079    count[31]_i_3_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I1_O)        0.124     9.203 r  count[10]_i_1/O
                         net (fo=1, routed)           0.000     9.203    count[10]
    SLICE_X37Y45         FDRE                                         r  count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    ck_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  count_reg[10]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y45         FDRE (Setup_fdre_C_D)        0.029    15.055    count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                          -9.203    
  -------------------------------------------------------------------
                         slack                                  5.852    

Slack (MET) :             5.910ns  (required time - arrival time)
  Source:                 count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 0.828ns (20.398%)  route 3.231ns (79.602%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.087    ck_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  count_reg[28]/Q
                         net (fo=2, routed)           1.064     6.607    count_reg_n_0_[28]
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.731 r  count[31]_i_8/O
                         net (fo=1, routed)           0.716     7.448    count[31]_i_8_n_0
    SLICE_X37Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.572 r  count[31]_i_3/O
                         net (fo=32, routed)          1.451     9.022    count[31]_i_3_n_0
    SLICE_X37Y43         LUT5 (Prop_lut5_I1_O)        0.124     9.146 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     9.146    count[2]
    SLICE_X37Y43         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    ck_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  count_reg[2]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y43         FDRE (Setup_fdre_C_D)        0.031    15.057    count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -9.146    
  -------------------------------------------------------------------
                         slack                                  5.910    

Slack (MET) :             5.912ns  (required time - arrival time)
  Source:                 count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 0.828ns (20.418%)  route 3.227ns (79.582%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.087    ck_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  count_reg[28]/Q
                         net (fo=2, routed)           1.064     6.607    count_reg_n_0_[28]
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.731 r  count[31]_i_8/O
                         net (fo=1, routed)           0.716     7.448    count[31]_i_8_n_0
    SLICE_X37Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.572 r  count[31]_i_3/O
                         net (fo=32, routed)          1.447     9.018    count[31]_i_3_n_0
    SLICE_X37Y43         LUT5 (Prop_lut5_I1_O)        0.124     9.142 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     9.142    count[1]
    SLICE_X37Y43         FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    ck_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  count_reg[1]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y43         FDRE (Setup_fdre_C_D)        0.029    15.055    count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                          -9.142    
  -------------------------------------------------------------------
                         slack                                  5.912    

Slack (MET) :             5.920ns  (required time - arrival time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.828ns (20.984%)  route 3.118ns (79.016%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    ck_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  count_reg[6]/Q
                         net (fo=2, routed)           0.872     6.414    count_reg_n_0_[6]
    SLICE_X37Y44         LUT4 (Prop_lut4_I2_O)        0.124     6.538 r  count[31]_i_9/O
                         net (fo=1, routed)           0.403     6.941    count[31]_i_9_n_0
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.065 r  count[31]_i_4/O
                         net (fo=32, routed)          1.843     8.908    count[31]_i_4_n_0
    SLICE_X37Y50         LUT5 (Prop_lut5_I2_O)        0.124     9.032 r  count[31]_i_1/O
                         net (fo=1, routed)           0.000     9.032    count[31]
    SLICE_X37Y50         FDRE                                         r  count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    ck_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  count_reg[31]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X37Y50         FDRE (Setup_fdre_C_D)        0.031    14.952    count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                  5.920    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ck1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    ck_IBUF_BUFG
    SLICE_X38Y46         FDRE                                         r  ck1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  ck1_reg/Q
                         net (fo=2, routed)           0.175     1.785    ck1_reg_n_0_BUFG_inst_n_0
    SLICE_X38Y46         LUT5 (Prop_lut5_I4_O)        0.045     1.830 r  ck1_i_1/O
                         net (fo=1, routed)           0.000     1.830    ck1_i_1_n_0
    SLICE_X38Y46         FDRE                                         r  ck1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    ck_IBUF_BUFG
    SLICE_X38Y46         FDRE                                         r  ck1_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.120     1.566    ck1_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    ck_IBUF_BUFG
    SLICE_X38Y43         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  count_reg[0]/Q
                         net (fo=3, routed)           0.233     1.843    count_reg_n_0_[0]
    SLICE_X38Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.888 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.888    count[0]
    SLICE_X38Y43         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    ck_IBUF_BUFG
    SLICE_X38Y43         FDRE                                         r  count_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X38Y43         FDRE (Hold_fdre_C_D)         0.121     1.567    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.474ns (69.351%)  route 0.209ns (30.649%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    ck_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  count_reg[27]/Q
                         net (fo=2, routed)           0.069     1.657    count_reg_n_0_[27]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.817 r  count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.818    count_reg[28]_i_2_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.883 r  count_reg[31]_i_6/O[2]
                         net (fo=1, routed)           0.140     2.023    data0[31]
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.108     2.131 r  count[31]_i_1/O
                         net (fo=1, routed)           0.000     2.131    count[31]
    SLICE_X37Y50         FDRE                                         r  count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    ck_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  count_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.092     1.806    count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.254ns (35.751%)  route 0.456ns (64.249%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    ck_IBUF_BUFG
    SLICE_X38Y46         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  count_reg[16]/Q
                         net (fo=2, routed)           0.159     1.769    count_reg_n_0_[16]
    SLICE_X37Y47         LUT5 (Prop_lut5_I2_O)        0.045     1.814 r  count[31]_i_2/O
                         net (fo=32, routed)          0.297     2.112    count[31]_i_2_n_0
    SLICE_X37Y50         LUT5 (Prop_lut5_I0_O)        0.045     2.157 r  count[30]_i_1/O
                         net (fo=1, routed)           0.000     2.157    count[30]
    SLICE_X37Y50         FDRE                                         r  count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    ck_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  count_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.092     1.806    count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.254ns (35.700%)  route 0.457ns (64.300%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    ck_IBUF_BUFG
    SLICE_X38Y46         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  count_reg[16]/Q
                         net (fo=2, routed)           0.159     1.769    count_reg_n_0_[16]
    SLICE_X37Y47         LUT5 (Prop_lut5_I2_O)        0.045     1.814 r  count[31]_i_2/O
                         net (fo=32, routed)          0.298     2.113    count[31]_i_2_n_0
    SLICE_X37Y50         LUT5 (Prop_lut5_I0_O)        0.045     2.158 r  count[29]_i_1/O
                         net (fo=1, routed)           0.000     2.158    count[29]
    SLICE_X37Y50         FDRE                                         r  count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    ck_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  count_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.091     1.805    count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.276ns (35.996%)  route 0.491ns (64.004%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    ck_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  count_reg[31]/Q
                         net (fo=2, routed)           0.125     1.711    count_reg_n_0_[31]
    SLICE_X37Y50         LUT4 (Prop_lut4_I2_O)        0.045     1.756 r  count[31]_i_8/O
                         net (fo=1, routed)           0.226     1.982    count[31]_i_8_n_0
    SLICE_X37Y49         LUT5 (Prop_lut5_I4_O)        0.045     2.027 r  count[31]_i_3/O
                         net (fo=32, routed)          0.140     2.167    count[31]_i_3_n_0
    SLICE_X37Y49         LUT5 (Prop_lut5_I1_O)        0.045     2.212 r  count[28]_i_1/O
                         net (fo=1, routed)           0.000     2.212    count[28]
    SLICE_X37Y49         FDRE                                         r  count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    ck_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  count_reg[28]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.092     1.808    count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.254ns (43.737%)  route 0.327ns (56.263%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    ck_IBUF_BUFG
    SLICE_X38Y46         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  count_reg[16]/Q
                         net (fo=2, routed)           0.159     1.769    count_reg_n_0_[16]
    SLICE_X37Y47         LUT5 (Prop_lut5_I2_O)        0.045     1.814 r  count[31]_i_2/O
                         net (fo=32, routed)          0.168     1.982    count[31]_i_2_n_0
    SLICE_X38Y47         LUT5 (Prop_lut5_I0_O)        0.045     2.027 r  count[20]_i_1/O
                         net (fo=1, routed)           0.000     2.027    count[20]
    SLICE_X38Y47         FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    ck_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  count_reg[20]/C
                         clock pessimism             -0.497     1.463    
    SLICE_X38Y47         FDRE (Hold_fdre_C_D)         0.120     1.583    count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.254ns (45.945%)  route 0.299ns (54.055%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    ck_IBUF_BUFG
    SLICE_X38Y46         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  count_reg[16]/Q
                         net (fo=2, routed)           0.159     1.769    count_reg_n_0_[16]
    SLICE_X37Y47         LUT5 (Prop_lut5_I2_O)        0.045     1.814 r  count[31]_i_2/O
                         net (fo=32, routed)          0.140     1.954    count[31]_i_2_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I0_O)        0.045     1.999 r  count[19]_i_1/O
                         net (fo=1, routed)           0.000     1.999    count[19]
    SLICE_X37Y47         FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    ck_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  count_reg[19]/C
                         clock pessimism             -0.497     1.463    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.092     1.555    count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.231ns (39.221%)  route 0.358ns (60.779%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    ck_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  count_reg[1]/Q
                         net (fo=2, routed)           0.202     1.789    count_reg_n_0_[1]
    SLICE_X37Y43         LUT5 (Prop_lut5_I3_O)        0.045     1.834 r  count[31]_i_4/O
                         net (fo=32, routed)          0.156     1.990    count[31]_i_4_n_0
    SLICE_X38Y43         LUT5 (Prop_lut5_I2_O)        0.045     2.035 r  count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.035    count[4]
    SLICE_X38Y43         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    ck_IBUF_BUFG
    SLICE_X38Y43         FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X38Y43         FDRE (Hold_fdre_C_D)         0.120     1.582    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.276ns (32.527%)  route 0.573ns (67.473%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    ck_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  count_reg[31]/Q
                         net (fo=2, routed)           0.125     1.711    count_reg_n_0_[31]
    SLICE_X37Y50         LUT4 (Prop_lut4_I2_O)        0.045     1.756 r  count[31]_i_8/O
                         net (fo=1, routed)           0.226     1.982    count[31]_i_8_n_0
    SLICE_X37Y49         LUT5 (Prop_lut5_I4_O)        0.045     2.027 r  count[31]_i_3/O
                         net (fo=32, routed)          0.222     2.249    count[31]_i_3_n_0
    SLICE_X38Y48         LUT5 (Prop_lut5_I1_O)        0.045     2.294 r  count[24]_i_1/O
                         net (fo=1, routed)           0.000     2.294    count[24]
    SLICE_X38Y48         FDRE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    ck_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  count_reg[24]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.120     1.836    count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.458    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ck }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  ck_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y46   ck1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y43   count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y45   count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y45   count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y46   count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y46   count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   ck1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y43   count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y50   count_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y50   count_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y50   count_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   ck1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y43   count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   count_reg[14]/C



