// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.3
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="predictor3,hls_ip_2016_3,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.400000,HLS_SYN_LAT=3618,HLS_SYN_TPT=none,HLS_SYN_MEM=8,HLS_SYN_DSP=16,HLS_SYN_FF=2552,HLS_SYN_LUT=8514}" *)

module predictor3 (
        ap_clk,
        ap_rst_n,
        bram1_Addr_A,
        bram1_EN_A,
        bram1_WEN_A,
        bram1_Din_A,
        bram1_Dout_A,
        bram1_Clk_A,
        bram1_Rst_A,
        bram2_Addr_A,
        bram2_EN_A,
        bram2_WEN_A,
        bram2_Din_A,
        bram2_Dout_A,
        bram2_Clk_A,
        bram2_Rst_A,
        bram3_Addr_A,
        bram3_EN_A,
        bram3_WEN_A,
        bram3_Din_A,
        bram3_Dout_A,
        bram3_Clk_A,
        bram3_Rst_A,
        bram4_Addr_A,
        bram4_EN_A,
        bram4_WEN_A,
        bram4_Din_A,
        bram4_Dout_A,
        bram4_Clk_A,
        bram4_Rst_A,
        weight_Addr_A,
        weight_EN_A,
        weight_WEN_A,
        weight_Din_A,
        weight_Dout_A,
        weight_Clk_A,
        weight_Rst_A,
        s_axi_BUS_CTRL_AWVALID,
        s_axi_BUS_CTRL_AWREADY,
        s_axi_BUS_CTRL_AWADDR,
        s_axi_BUS_CTRL_WVALID,
        s_axi_BUS_CTRL_WREADY,
        s_axi_BUS_CTRL_WDATA,
        s_axi_BUS_CTRL_WSTRB,
        s_axi_BUS_CTRL_ARVALID,
        s_axi_BUS_CTRL_ARREADY,
        s_axi_BUS_CTRL_ARADDR,
        s_axi_BUS_CTRL_RVALID,
        s_axi_BUS_CTRL_RREADY,
        s_axi_BUS_CTRL_RDATA,
        s_axi_BUS_CTRL_RRESP,
        s_axi_BUS_CTRL_BVALID,
        s_axi_BUS_CTRL_BREADY,
        s_axi_BUS_CTRL_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 57'b1;
parameter    ap_ST_fsm_state2 = 57'b10;
parameter    ap_ST_fsm_pp0_stage0 = 57'b100;
parameter    ap_ST_fsm_state11 = 57'b1000;
parameter    ap_ST_fsm_state12 = 57'b10000;
parameter    ap_ST_fsm_pp1_stage0 = 57'b100000;
parameter    ap_ST_fsm_state21 = 57'b1000000;
parameter    ap_ST_fsm_state22 = 57'b10000000;
parameter    ap_ST_fsm_pp2_stage0 = 57'b100000000;
parameter    ap_ST_fsm_state31 = 57'b1000000000;
parameter    ap_ST_fsm_state32 = 57'b10000000000;
parameter    ap_ST_fsm_pp3_stage0 = 57'b100000000000;
parameter    ap_ST_fsm_state41 = 57'b1000000000000;
parameter    ap_ST_fsm_state42 = 57'b10000000000000;
parameter    ap_ST_fsm_pp4_stage0 = 57'b100000000000000;
parameter    ap_ST_fsm_state51 = 57'b1000000000000000;
parameter    ap_ST_fsm_state52 = 57'b10000000000000000;
parameter    ap_ST_fsm_pp5_stage0 = 57'b100000000000000000;
parameter    ap_ST_fsm_state61 = 57'b1000000000000000000;
parameter    ap_ST_fsm_state62 = 57'b10000000000000000000;
parameter    ap_ST_fsm_pp6_stage0 = 57'b100000000000000000000;
parameter    ap_ST_fsm_state71 = 57'b1000000000000000000000;
parameter    ap_ST_fsm_state72 = 57'b10000000000000000000000;
parameter    ap_ST_fsm_pp7_stage0 = 57'b100000000000000000000000;
parameter    ap_ST_fsm_state81 = 57'b1000000000000000000000000;
parameter    ap_ST_fsm_state82 = 57'b10000000000000000000000000;
parameter    ap_ST_fsm_pp8_stage0 = 57'b100000000000000000000000000;
parameter    ap_ST_fsm_state91 = 57'b1000000000000000000000000000;
parameter    ap_ST_fsm_state92 = 57'b10000000000000000000000000000;
parameter    ap_ST_fsm_pp9_stage0 = 57'b100000000000000000000000000000;
parameter    ap_ST_fsm_state101 = 57'b1000000000000000000000000000000;
parameter    ap_ST_fsm_state102 = 57'b10000000000000000000000000000000;
parameter    ap_ST_fsm_pp10_stage0 = 57'b100000000000000000000000000000000;
parameter    ap_ST_fsm_state111 = 57'b1000000000000000000000000000000000;
parameter    ap_ST_fsm_state112 = 57'b10000000000000000000000000000000000;
parameter    ap_ST_fsm_pp11_stage0 = 57'b100000000000000000000000000000000000;
parameter    ap_ST_fsm_state121 = 57'b1000000000000000000000000000000000000;
parameter    ap_ST_fsm_state122 = 57'b10000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp12_stage0 = 57'b100000000000000000000000000000000000000;
parameter    ap_ST_fsm_state131 = 57'b1000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state132 = 57'b10000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp13_stage0 = 57'b100000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state141 = 57'b1000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state142 = 57'b10000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp14_stage0 = 57'b100000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state151 = 57'b1000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state152 = 57'b10000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state153 = 57'b100000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp15_stage0 = 57'b1000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state162 = 57'b10000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state163 = 57'b100000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp16_stage0 = 57'b1000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state172 = 57'b10000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state173 = 57'b100000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp17_stage0 = 57'b1000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state182 = 57'b10000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state183 = 57'b100000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    C_S_AXI_BUS_CTRL_DATA_WIDTH = 32;
parameter    ap_const_int64_8 = 8;
parameter    C_S_AXI_BUS_CTRL_ADDR_WIDTH = 4;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_1A = 32'b11010;
parameter    ap_const_lv32_1D = 32'b11101;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_23 = 32'b100011;
parameter    ap_const_lv32_26 = 32'b100110;
parameter    ap_const_lv32_29 = 32'b101001;
parameter    ap_const_lv32_2C = 32'b101100;
parameter    ap_const_lv32_30 = 32'b110000;
parameter    ap_const_lv32_33 = 32'b110011;
parameter    ap_const_lv32_36 = 32'b110110;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_1B = 32'b11011;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv32_21 = 32'b100001;
parameter    ap_const_lv32_24 = 32'b100100;
parameter    ap_const_lv32_27 = 32'b100111;
parameter    ap_const_lv32_2A = 32'b101010;
parameter    ap_const_lv32_2D = 32'b101101;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv32_31 = 32'b110001;
parameter    ap_const_lv32_34 = 32'b110100;
parameter    ap_const_lv32_37 = 32'b110111;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv32_19 = 32'b11001;
parameter    ap_const_lv32_1C = 32'b11100;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_22 = 32'b100010;
parameter    ap_const_lv32_25 = 32'b100101;
parameter    ap_const_lv32_28 = 32'b101000;
parameter    ap_const_lv32_2B = 32'b101011;
parameter    ap_const_lv32_32 = 32'b110010;
parameter    ap_const_lv32_35 = 32'b110101;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv32_2E = 32'b101110;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv28_0 = 28'b0000000000000000000000000000;
parameter    ap_const_lv32_38 = 32'b111000;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv32_100 = 32'b100000000;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv5_10 = 5'b10000;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv15_1000 = 15'b1000000000000;
parameter    ap_const_lv10_210 = 10'b1000010000;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv5_11 = 5'b10001;
parameter    ap_const_lv7_2 = 7'b10;
parameter    ap_const_lv10_230 = 10'b1000110000;
parameter    ap_const_lv7_3 = 7'b11;
parameter    ap_const_lv5_12 = 5'b10010;
parameter    ap_const_lv7_4 = 7'b100;
parameter    ap_const_lv10_250 = 10'b1001010000;
parameter    ap_const_lv7_5 = 7'b101;
parameter    ap_const_lv5_13 = 5'b10011;
parameter    ap_const_lv7_6 = 7'b110;
parameter    ap_const_lv10_270 = 10'b1001110000;
parameter    ap_const_lv7_7 = 7'b111;
parameter    ap_const_lv5_14 = 5'b10100;
parameter    ap_const_lv7_8 = 7'b1000;
parameter    ap_const_lv10_290 = 10'b1010010000;
parameter    ap_const_lv7_9 = 7'b1001;
parameter    ap_const_lv5_15 = 5'b10101;
parameter    ap_const_lv7_A = 7'b1010;
parameter    ap_const_lv10_2B0 = 10'b1010110000;
parameter    ap_const_lv7_B = 7'b1011;
parameter    ap_const_lv5_16 = 5'b10110;
parameter    ap_const_lv7_C = 7'b1100;
parameter    ap_const_lv10_2D0 = 10'b1011010000;
parameter    ap_const_lv7_D = 7'b1101;
parameter    ap_const_lv5_17 = 5'b10111;
parameter    ap_const_lv7_F = 7'b1111;
parameter    ap_const_lv7_E = 7'b1110;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv9_110 = 9'b100010000;
parameter    ap_const_lv4_9 = 4'b1001;
parameter    ap_const_lv5_3 = 5'b11;
parameter    ap_const_lv5_2 = 5'b10;

parameter C_S_AXI_BUS_CTRL_WSTRB_WIDTH = (C_S_AXI_BUS_CTRL_DATA_WIDTH / ap_const_int64_8);
parameter C_S_AXI_WSTRB_WIDTH = (C_S_AXI_DATA_WIDTH / ap_const_int64_8);

input   ap_clk;
input   ap_rst_n;
output  [31:0] bram1_Addr_A;
output   bram1_EN_A;
output  [3:0] bram1_WEN_A;
output  [31:0] bram1_Din_A;
input  [31:0] bram1_Dout_A;
output   bram1_Clk_A;
output   bram1_Rst_A;
output  [31:0] bram2_Addr_A;
output   bram2_EN_A;
output  [3:0] bram2_WEN_A;
output  [31:0] bram2_Din_A;
input  [31:0] bram2_Dout_A;
output   bram2_Clk_A;
output   bram2_Rst_A;
output  [31:0] bram3_Addr_A;
output   bram3_EN_A;
output  [3:0] bram3_WEN_A;
output  [31:0] bram3_Din_A;
input  [31:0] bram3_Dout_A;
output   bram3_Clk_A;
output   bram3_Rst_A;
output  [31:0] bram4_Addr_A;
output   bram4_EN_A;
output  [3:0] bram4_WEN_A;
output  [31:0] bram4_Din_A;
input  [31:0] bram4_Dout_A;
output   bram4_Clk_A;
output   bram4_Rst_A;
output  [31:0] weight_Addr_A;
output   weight_EN_A;
output  [3:0] weight_WEN_A;
output  [31:0] weight_Din_A;
input  [31:0] weight_Dout_A;
output   weight_Clk_A;
output   weight_Rst_A;
input   s_axi_BUS_CTRL_AWVALID;
output   s_axi_BUS_CTRL_AWREADY;
input  [C_S_AXI_BUS_CTRL_ADDR_WIDTH - 1 : 0] s_axi_BUS_CTRL_AWADDR;
input   s_axi_BUS_CTRL_WVALID;
output   s_axi_BUS_CTRL_WREADY;
input  [C_S_AXI_BUS_CTRL_DATA_WIDTH - 1 : 0] s_axi_BUS_CTRL_WDATA;
input  [C_S_AXI_BUS_CTRL_WSTRB_WIDTH - 1 : 0] s_axi_BUS_CTRL_WSTRB;
input   s_axi_BUS_CTRL_ARVALID;
output   s_axi_BUS_CTRL_ARREADY;
input  [C_S_AXI_BUS_CTRL_ADDR_WIDTH - 1 : 0] s_axi_BUS_CTRL_ARADDR;
output   s_axi_BUS_CTRL_RVALID;
input   s_axi_BUS_CTRL_RREADY;
output  [C_S_AXI_BUS_CTRL_DATA_WIDTH - 1 : 0] s_axi_BUS_CTRL_RDATA;
output  [1:0] s_axi_BUS_CTRL_RRESP;
output   s_axi_BUS_CTRL_BVALID;
input   s_axi_BUS_CTRL_BREADY;
output  [1:0] s_axi_BUS_CTRL_BRESP;
output   interrupt;

reg bram1_EN_A;
reg[3:0] bram1_WEN_A;
reg[31:0] bram1_Din_A;
reg bram2_EN_A;
reg[3:0] bram2_WEN_A;
reg[31:0] bram2_Din_A;
reg bram3_EN_A;
reg[3:0] bram3_WEN_A;
reg[31:0] bram3_Din_A;
reg bram4_EN_A;
reg[3:0] bram4_WEN_A;
reg[31:0] bram4_Din_A;
reg weight_EN_A;

reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [56:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
reg    ap_ready;
reg   [12:0] sigmoid_lut_address0;
reg    sigmoid_lut_ce0;
wire   [7:0] sigmoid_lut_q0;
reg   [12:0] sigmoid_lut_address1;
reg    sigmoid_lut_ce1;
wire   [7:0] sigmoid_lut_q1;
reg   [12:0] sigmoid_lut_address2;
reg    sigmoid_lut_ce2;
wire   [7:0] sigmoid_lut_q2;
reg   [12:0] sigmoid_lut_address3;
reg    sigmoid_lut_ce3;
wire   [7:0] sigmoid_lut_q3;
reg   [4:0] k_reg_2154;
reg   [27:0] sum1_reg_2165;
reg   [27:0] sum2_reg_2177;
reg   [27:0] sum3_reg_2189;
reg   [27:0] sum4_reg_2201;
reg   [4:0] k_s_reg_2213;
reg   [27:0] sum1_s_reg_2224;
reg   [27:0] sum2_s_reg_2236;
reg   [27:0] sum3_s_reg_2248;
reg   [27:0] sum4_s_reg_2260;
reg   [4:0] k_15_reg_2272;
reg   [27:0] sum1_15_reg_2283;
reg   [27:0] sum2_15_reg_2295;
reg   [27:0] sum3_15_reg_2307;
reg   [27:0] sum4_15_reg_2319;
reg   [4:0] k_16_reg_2331;
reg   [27:0] sum1_16_reg_2342;
reg   [27:0] sum2_16_reg_2354;
reg   [27:0] sum3_16_reg_2366;
reg   [27:0] sum4_16_reg_2378;
reg   [4:0] k_4_reg_2390;
reg   [27:0] sum1_4_reg_2401;
reg   [27:0] sum2_4_reg_2413;
reg   [27:0] sum3_4_reg_2425;
reg   [27:0] sum4_4_reg_2437;
reg   [4:0] k_5_reg_2449;
reg   [27:0] sum1_5_reg_2460;
reg   [27:0] sum2_5_reg_2472;
reg   [27:0] sum3_5_reg_2484;
reg   [27:0] sum4_5_reg_2496;
reg   [4:0] k_6_reg_2508;
reg   [27:0] sum1_6_reg_2519;
reg   [27:0] sum2_6_reg_2531;
reg   [27:0] sum3_6_reg_2543;
reg   [27:0] sum4_6_reg_2555;
reg   [4:0] k_7_reg_2567;
reg   [27:0] sum1_7_reg_2578;
reg   [27:0] sum2_7_reg_2590;
reg   [27:0] sum3_7_reg_2602;
reg   [27:0] sum4_7_reg_2614;
reg   [4:0] k_8_reg_2626;
reg   [27:0] sum1_8_reg_2637;
reg   [27:0] sum2_8_reg_2649;
reg   [27:0] sum3_8_reg_2661;
reg   [27:0] sum4_8_reg_2673;
reg   [4:0] k_9_reg_2685;
reg   [27:0] sum1_9_reg_2696;
reg   [27:0] sum2_9_reg_2708;
reg   [27:0] sum3_9_reg_2720;
reg   [27:0] sum4_9_reg_2732;
reg   [4:0] k_10_reg_2744;
reg   [27:0] sum1_10_reg_2755;
reg   [27:0] sum2_10_reg_2767;
reg   [27:0] sum3_10_reg_2779;
reg   [27:0] sum4_10_reg_2791;
reg   [4:0] k_11_reg_2803;
reg   [27:0] sum1_11_reg_2814;
reg   [27:0] sum2_11_reg_2826;
reg   [27:0] sum3_11_reg_2838;
reg   [27:0] sum4_11_reg_2850;
reg   [4:0] k_12_reg_2862;
reg   [27:0] sum1_12_reg_2873;
reg   [27:0] sum2_12_reg_2885;
reg   [27:0] sum3_12_reg_2897;
reg   [27:0] sum4_12_reg_2909;
reg   [4:0] k_13_reg_2921;
reg   [27:0] sum1_13_reg_2932;
reg   [27:0] sum2_13_reg_2944;
reg   [27:0] sum3_13_reg_2956;
reg   [27:0] sum4_13_reg_2968;
reg   [4:0] k_14_reg_2980;
reg   [27:0] sum1_14_reg_2991;
reg   [27:0] sum2_14_reg_3003;
reg   [27:0] sum3_14_reg_3015;
reg   [27:0] sum4_14_reg_3027;
reg   [4:0] k_1_reg_3050;
reg   [27:0] sum1_1_reg_3061;
reg   [27:0] sum2_1_reg_3073;
reg   [27:0] sum3_1_reg_3085;
reg   [27:0] sum4_1_reg_3097;
reg   [4:0] k_1_1_reg_3109;
reg   [27:0] sum1_1_1_reg_3120;
reg   [27:0] sum2_1_1_reg_3132;
reg   [27:0] sum3_1_1_reg_3144;
reg   [27:0] sum4_1_1_reg_3156;
reg   [4:0] k_1_2_reg_3168;
reg   [27:0] sum1_1_2_reg_3179;
reg   [27:0] sum2_1_2_reg_3191;
reg   [27:0] sum3_1_2_reg_3203;
reg   [27:0] sum4_1_2_reg_3215;
reg  signed [31:0] reg_3227;
wire   [0:0] ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] exitcond3_reg_6789;
wire   [0:0] ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
reg   [0:0] exitcond3_1_reg_6863;
wire   [0:0] ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter1;
reg   [0:0] exitcond3_2_reg_6937;
wire   [0:0] ap_CS_fsm_pp3_stage0;
reg    ap_enable_reg_pp3_iter1;
reg   [0:0] exitcond3_3_reg_7011;
wire   [0:0] ap_CS_fsm_pp4_stage0;
reg    ap_enable_reg_pp4_iter1;
reg   [0:0] exitcond3_4_reg_7085;
wire   [0:0] ap_CS_fsm_pp5_stage0;
reg    ap_enable_reg_pp5_iter1;
reg   [0:0] exitcond3_5_reg_7159;
wire   [0:0] ap_CS_fsm_pp6_stage0;
reg    ap_enable_reg_pp6_iter1;
reg   [0:0] exitcond3_6_reg_7233;
wire   [0:0] ap_CS_fsm_pp7_stage0;
reg    ap_enable_reg_pp7_iter1;
reg   [0:0] exitcond3_7_reg_7307;
wire   [0:0] ap_CS_fsm_pp8_stage0;
reg    ap_enable_reg_pp8_iter1;
reg   [0:0] exitcond3_8_reg_7381;
wire   [0:0] ap_CS_fsm_pp9_stage0;
reg    ap_enable_reg_pp9_iter1;
reg   [0:0] exitcond3_9_reg_7455;
wire   [0:0] ap_CS_fsm_pp10_stage0;
reg    ap_enable_reg_pp10_iter1;
reg   [0:0] exitcond3_s_reg_7529;
wire   [0:0] ap_CS_fsm_pp11_stage0;
reg    ap_enable_reg_pp11_iter1;
reg   [0:0] exitcond3_10_reg_7603;
wire   [0:0] ap_CS_fsm_pp12_stage0;
reg    ap_enable_reg_pp12_iter1;
reg   [0:0] exitcond3_11_reg_7677;
wire   [0:0] ap_CS_fsm_pp13_stage0;
reg    ap_enable_reg_pp13_iter1;
reg   [0:0] exitcond3_12_reg_7751;
wire   [0:0] ap_CS_fsm_pp14_stage0;
reg    ap_enable_reg_pp14_iter1;
reg   [0:0] exitcond3_13_reg_7825;
wire   [0:0] ap_CS_fsm_pp15_stage0;
reg    ap_enable_reg_pp15_iter1;
reg   [0:0] exitcond_reg_7927;
wire   [0:0] ap_CS_fsm_pp16_stage0;
reg    ap_enable_reg_pp16_iter1;
reg   [0:0] exitcond_1_reg_8001;
wire   [0:0] ap_CS_fsm_pp17_stage0;
reg    ap_enable_reg_pp17_iter1;
reg   [0:0] exitcond_2_reg_8075;
reg  signed [31:0] reg_3231;
reg  signed [31:0] reg_3235;
reg  signed [31:0] reg_3239;
reg  signed [31:0] reg_3243;
wire   [0:0] exitcond5_fu_3311_p2;
wire   [0:0] ap_CS_fsm_state2;
wire   [3:0] i_2_fu_3317_p2;
reg   [3:0] i_2_reg_6745;
wire   [2:0] tmp_1_fu_3323_p1;
reg   [2:0] tmp_1_reg_6750;
wire   [6:0] tmp_fu_3327_p3;
reg   [6:0] tmp_reg_6755;
wire   [0:0] exitcond3_fu_3335_p2;
reg   [0:0] ap_pipeline_reg_pp0_iter1_exitcond3_reg_6789;
reg   [0:0] ap_pipeline_reg_pp0_iter2_exitcond3_reg_6789;
reg   [0:0] ap_pipeline_reg_pp0_iter3_exitcond3_reg_6789;
reg   [0:0] ap_pipeline_reg_pp0_iter4_exitcond3_reg_6789;
reg   [0:0] ap_pipeline_reg_pp0_iter5_exitcond3_reg_6789;
reg   [0:0] ap_pipeline_reg_pp0_iter6_exitcond3_reg_6789;
wire   [4:0] k_2_fu_3341_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [27:0] sum1_2_fu_3381_p2;
reg    ap_enable_reg_pp0_iter7;
wire   [27:0] sum2_2_fu_3391_p2;
wire   [27:0] sum3_2_fu_3401_p2;
wire   [27:0] sum4_2_fu_3411_p2;
wire   [0:0] ap_CS_fsm_state11;
wire   [0:0] exitcond3_1_fu_3514_p2;
reg   [0:0] ap_pipeline_reg_pp1_iter1_exitcond3_1_reg_6863;
reg   [0:0] ap_pipeline_reg_pp1_iter2_exitcond3_1_reg_6863;
reg   [0:0] ap_pipeline_reg_pp1_iter3_exitcond3_1_reg_6863;
reg   [0:0] ap_pipeline_reg_pp1_iter4_exitcond3_1_reg_6863;
reg   [0:0] ap_pipeline_reg_pp1_iter5_exitcond3_1_reg_6863;
reg   [0:0] ap_pipeline_reg_pp1_iter6_exitcond3_1_reg_6863;
wire   [4:0] k_2_1_fu_3520_p2;
reg    ap_enable_reg_pp1_iter0;
wire   [27:0] sum1_2_1_fu_3562_p2;
reg    ap_enable_reg_pp1_iter7;
wire   [27:0] sum2_2_1_fu_3572_p2;
wire   [27:0] sum3_2_1_fu_3582_p2;
wire   [27:0] sum4_2_1_fu_3592_p2;
wire   [0:0] ap_CS_fsm_state21;
wire   [0:0] exitcond3_2_fu_3699_p2;
reg   [0:0] ap_pipeline_reg_pp2_iter1_exitcond3_2_reg_6937;
reg   [0:0] ap_pipeline_reg_pp2_iter2_exitcond3_2_reg_6937;
reg   [0:0] ap_pipeline_reg_pp2_iter3_exitcond3_2_reg_6937;
reg   [0:0] ap_pipeline_reg_pp2_iter4_exitcond3_2_reg_6937;
reg   [0:0] ap_pipeline_reg_pp2_iter5_exitcond3_2_reg_6937;
reg   [0:0] ap_pipeline_reg_pp2_iter6_exitcond3_2_reg_6937;
wire   [4:0] k_2_2_fu_3705_p2;
reg    ap_enable_reg_pp2_iter0;
wire   [27:0] sum1_2_2_fu_3745_p2;
reg    ap_enable_reg_pp2_iter7;
wire   [27:0] sum2_2_2_fu_3755_p2;
wire   [27:0] sum3_2_2_fu_3765_p2;
wire   [27:0] sum4_2_2_fu_3775_p2;
wire   [0:0] ap_CS_fsm_state31;
wire   [0:0] exitcond3_3_fu_3882_p2;
reg   [0:0] ap_pipeline_reg_pp3_iter1_exitcond3_3_reg_7011;
reg   [0:0] ap_pipeline_reg_pp3_iter2_exitcond3_3_reg_7011;
reg   [0:0] ap_pipeline_reg_pp3_iter3_exitcond3_3_reg_7011;
reg   [0:0] ap_pipeline_reg_pp3_iter4_exitcond3_3_reg_7011;
reg   [0:0] ap_pipeline_reg_pp3_iter5_exitcond3_3_reg_7011;
reg   [0:0] ap_pipeline_reg_pp3_iter6_exitcond3_3_reg_7011;
wire   [4:0] k_2_3_fu_3888_p2;
reg    ap_enable_reg_pp3_iter0;
wire   [27:0] sum1_2_3_fu_3930_p2;
reg    ap_enable_reg_pp3_iter7;
wire   [27:0] sum2_2_3_fu_3940_p2;
wire   [27:0] sum3_2_3_fu_3950_p2;
wire   [27:0] sum4_2_3_fu_3960_p2;
wire   [0:0] ap_CS_fsm_state41;
wire   [0:0] exitcond3_4_fu_4067_p2;
reg   [0:0] ap_pipeline_reg_pp4_iter1_exitcond3_4_reg_7085;
reg   [0:0] ap_pipeline_reg_pp4_iter2_exitcond3_4_reg_7085;
reg   [0:0] ap_pipeline_reg_pp4_iter3_exitcond3_4_reg_7085;
reg   [0:0] ap_pipeline_reg_pp4_iter4_exitcond3_4_reg_7085;
reg   [0:0] ap_pipeline_reg_pp4_iter5_exitcond3_4_reg_7085;
reg   [0:0] ap_pipeline_reg_pp4_iter6_exitcond3_4_reg_7085;
wire   [4:0] k_2_4_fu_4073_p2;
reg    ap_enable_reg_pp4_iter0;
wire   [27:0] sum1_2_4_fu_4113_p2;
reg    ap_enable_reg_pp4_iter7;
wire   [27:0] sum2_2_4_fu_4123_p2;
wire   [27:0] sum3_2_4_fu_4133_p2;
wire   [27:0] sum4_2_4_fu_4143_p2;
wire   [0:0] ap_CS_fsm_state51;
wire   [0:0] exitcond3_5_fu_4250_p2;
reg   [0:0] ap_pipeline_reg_pp5_iter1_exitcond3_5_reg_7159;
reg   [0:0] ap_pipeline_reg_pp5_iter2_exitcond3_5_reg_7159;
reg   [0:0] ap_pipeline_reg_pp5_iter3_exitcond3_5_reg_7159;
reg   [0:0] ap_pipeline_reg_pp5_iter4_exitcond3_5_reg_7159;
reg   [0:0] ap_pipeline_reg_pp5_iter5_exitcond3_5_reg_7159;
reg   [0:0] ap_pipeline_reg_pp5_iter6_exitcond3_5_reg_7159;
wire   [4:0] k_2_5_fu_4256_p2;
reg    ap_enable_reg_pp5_iter0;
wire   [27:0] sum1_2_5_fu_4298_p2;
reg    ap_enable_reg_pp5_iter7;
wire   [27:0] sum2_2_5_fu_4308_p2;
wire   [27:0] sum3_2_5_fu_4318_p2;
wire   [27:0] sum4_2_5_fu_4328_p2;
wire   [0:0] ap_CS_fsm_state61;
wire   [0:0] exitcond3_6_fu_4435_p2;
reg   [0:0] ap_pipeline_reg_pp6_iter1_exitcond3_6_reg_7233;
reg   [0:0] ap_pipeline_reg_pp6_iter2_exitcond3_6_reg_7233;
reg   [0:0] ap_pipeline_reg_pp6_iter3_exitcond3_6_reg_7233;
reg   [0:0] ap_pipeline_reg_pp6_iter4_exitcond3_6_reg_7233;
reg   [0:0] ap_pipeline_reg_pp6_iter5_exitcond3_6_reg_7233;
reg   [0:0] ap_pipeline_reg_pp6_iter6_exitcond3_6_reg_7233;
wire   [4:0] k_2_6_fu_4441_p2;
reg    ap_enable_reg_pp6_iter0;
wire   [27:0] sum1_2_6_fu_4481_p2;
reg    ap_enable_reg_pp6_iter7;
wire   [27:0] sum2_2_6_fu_4491_p2;
wire   [27:0] sum3_2_6_fu_4501_p2;
wire   [27:0] sum4_2_6_fu_4511_p2;
wire   [0:0] ap_CS_fsm_state71;
wire   [0:0] exitcond3_7_fu_4618_p2;
reg   [0:0] ap_pipeline_reg_pp7_iter1_exitcond3_7_reg_7307;
reg   [0:0] ap_pipeline_reg_pp7_iter2_exitcond3_7_reg_7307;
reg   [0:0] ap_pipeline_reg_pp7_iter3_exitcond3_7_reg_7307;
reg   [0:0] ap_pipeline_reg_pp7_iter4_exitcond3_7_reg_7307;
reg   [0:0] ap_pipeline_reg_pp7_iter5_exitcond3_7_reg_7307;
reg   [0:0] ap_pipeline_reg_pp7_iter6_exitcond3_7_reg_7307;
wire   [4:0] k_2_7_fu_4624_p2;
reg    ap_enable_reg_pp7_iter0;
wire   [27:0] sum1_2_7_fu_4666_p2;
reg    ap_enable_reg_pp7_iter7;
wire   [27:0] sum2_2_7_fu_4676_p2;
wire   [27:0] sum3_2_7_fu_4686_p2;
wire   [27:0] sum4_2_7_fu_4696_p2;
wire   [0:0] ap_CS_fsm_state81;
wire   [0:0] exitcond3_8_fu_4803_p2;
reg   [0:0] ap_pipeline_reg_pp8_iter1_exitcond3_8_reg_7381;
reg   [0:0] ap_pipeline_reg_pp8_iter2_exitcond3_8_reg_7381;
reg   [0:0] ap_pipeline_reg_pp8_iter3_exitcond3_8_reg_7381;
reg   [0:0] ap_pipeline_reg_pp8_iter4_exitcond3_8_reg_7381;
reg   [0:0] ap_pipeline_reg_pp8_iter5_exitcond3_8_reg_7381;
reg   [0:0] ap_pipeline_reg_pp8_iter6_exitcond3_8_reg_7381;
wire   [4:0] k_2_8_fu_4809_p2;
reg    ap_enable_reg_pp8_iter0;
wire   [27:0] sum1_2_8_fu_4849_p2;
reg    ap_enable_reg_pp8_iter7;
wire   [27:0] sum2_2_8_fu_4859_p2;
wire   [27:0] sum3_2_8_fu_4869_p2;
wire   [27:0] sum4_2_8_fu_4879_p2;
wire   [0:0] ap_CS_fsm_state91;
wire   [0:0] exitcond3_9_fu_4986_p2;
reg   [0:0] ap_pipeline_reg_pp9_iter1_exitcond3_9_reg_7455;
reg   [0:0] ap_pipeline_reg_pp9_iter2_exitcond3_9_reg_7455;
reg   [0:0] ap_pipeline_reg_pp9_iter3_exitcond3_9_reg_7455;
reg   [0:0] ap_pipeline_reg_pp9_iter4_exitcond3_9_reg_7455;
reg   [0:0] ap_pipeline_reg_pp9_iter5_exitcond3_9_reg_7455;
reg   [0:0] ap_pipeline_reg_pp9_iter6_exitcond3_9_reg_7455;
wire   [4:0] k_2_9_fu_4992_p2;
reg    ap_enable_reg_pp9_iter0;
wire   [27:0] sum1_2_9_fu_5034_p2;
reg    ap_enable_reg_pp9_iter7;
wire   [27:0] sum2_2_9_fu_5044_p2;
wire   [27:0] sum3_2_9_fu_5054_p2;
wire   [27:0] sum4_2_9_fu_5064_p2;
wire   [0:0] ap_CS_fsm_state101;
wire   [0:0] exitcond3_s_fu_5171_p2;
reg   [0:0] ap_pipeline_reg_pp10_iter1_exitcond3_s_reg_7529;
reg   [0:0] ap_pipeline_reg_pp10_iter2_exitcond3_s_reg_7529;
reg   [0:0] ap_pipeline_reg_pp10_iter3_exitcond3_s_reg_7529;
reg   [0:0] ap_pipeline_reg_pp10_iter4_exitcond3_s_reg_7529;
reg   [0:0] ap_pipeline_reg_pp10_iter5_exitcond3_s_reg_7529;
reg   [0:0] ap_pipeline_reg_pp10_iter6_exitcond3_s_reg_7529;
wire   [4:0] k_2_s_fu_5177_p2;
reg    ap_enable_reg_pp10_iter0;
wire   [27:0] sum1_2_s_fu_5217_p2;
reg    ap_enable_reg_pp10_iter7;
wire   [27:0] sum2_2_s_fu_5227_p2;
wire   [27:0] sum3_2_s_fu_5237_p2;
wire   [27:0] sum4_2_s_fu_5247_p2;
wire   [0:0] ap_CS_fsm_state111;
wire   [0:0] exitcond3_10_fu_5354_p2;
reg   [0:0] ap_pipeline_reg_pp11_iter1_exitcond3_10_reg_7603;
reg   [0:0] ap_pipeline_reg_pp11_iter2_exitcond3_10_reg_7603;
reg   [0:0] ap_pipeline_reg_pp11_iter3_exitcond3_10_reg_7603;
reg   [0:0] ap_pipeline_reg_pp11_iter4_exitcond3_10_reg_7603;
reg   [0:0] ap_pipeline_reg_pp11_iter5_exitcond3_10_reg_7603;
reg   [0:0] ap_pipeline_reg_pp11_iter6_exitcond3_10_reg_7603;
wire   [4:0] k_2_10_fu_5360_p2;
reg    ap_enable_reg_pp11_iter0;
wire   [27:0] sum1_2_10_fu_5402_p2;
reg    ap_enable_reg_pp11_iter7;
wire   [27:0] sum2_2_10_fu_5412_p2;
wire   [27:0] sum3_2_10_fu_5422_p2;
wire   [27:0] sum4_2_10_fu_5432_p2;
wire   [0:0] ap_CS_fsm_state121;
wire   [0:0] exitcond3_11_fu_5539_p2;
reg   [0:0] ap_pipeline_reg_pp12_iter1_exitcond3_11_reg_7677;
reg   [0:0] ap_pipeline_reg_pp12_iter2_exitcond3_11_reg_7677;
reg   [0:0] ap_pipeline_reg_pp12_iter3_exitcond3_11_reg_7677;
reg   [0:0] ap_pipeline_reg_pp12_iter4_exitcond3_11_reg_7677;
reg   [0:0] ap_pipeline_reg_pp12_iter5_exitcond3_11_reg_7677;
reg   [0:0] ap_pipeline_reg_pp12_iter6_exitcond3_11_reg_7677;
wire   [4:0] k_2_11_fu_5545_p2;
reg    ap_enable_reg_pp12_iter0;
wire   [27:0] sum1_2_11_fu_5585_p2;
reg    ap_enable_reg_pp12_iter7;
wire   [27:0] sum2_2_11_fu_5595_p2;
wire   [27:0] sum3_2_11_fu_5605_p2;
wire   [27:0] sum4_2_11_fu_5615_p2;
wire   [0:0] ap_CS_fsm_state131;
wire   [0:0] exitcond3_12_fu_5722_p2;
reg   [0:0] ap_pipeline_reg_pp13_iter1_exitcond3_12_reg_7751;
reg   [0:0] ap_pipeline_reg_pp13_iter2_exitcond3_12_reg_7751;
reg   [0:0] ap_pipeline_reg_pp13_iter3_exitcond3_12_reg_7751;
reg   [0:0] ap_pipeline_reg_pp13_iter4_exitcond3_12_reg_7751;
reg   [0:0] ap_pipeline_reg_pp13_iter5_exitcond3_12_reg_7751;
reg   [0:0] ap_pipeline_reg_pp13_iter6_exitcond3_12_reg_7751;
wire   [4:0] k_2_12_fu_5728_p2;
reg    ap_enable_reg_pp13_iter0;
wire   [27:0] sum1_2_12_fu_5770_p2;
reg    ap_enable_reg_pp13_iter7;
wire   [27:0] sum2_2_12_fu_5780_p2;
wire   [27:0] sum3_2_12_fu_5790_p2;
wire   [27:0] sum4_2_12_fu_5800_p2;
wire   [0:0] ap_CS_fsm_state141;
wire   [0:0] exitcond3_13_fu_5907_p2;
reg   [0:0] ap_pipeline_reg_pp14_iter1_exitcond3_13_reg_7825;
reg   [0:0] ap_pipeline_reg_pp14_iter2_exitcond3_13_reg_7825;
reg   [0:0] ap_pipeline_reg_pp14_iter3_exitcond3_13_reg_7825;
reg   [0:0] ap_pipeline_reg_pp14_iter4_exitcond3_13_reg_7825;
reg   [0:0] ap_pipeline_reg_pp14_iter5_exitcond3_13_reg_7825;
reg   [0:0] ap_pipeline_reg_pp14_iter6_exitcond3_13_reg_7825;
wire   [4:0] k_2_13_fu_5913_p2;
reg    ap_enable_reg_pp14_iter0;
wire   [27:0] sum1_2_13_fu_5953_p2;
reg    ap_enable_reg_pp14_iter7;
wire   [27:0] sum2_2_13_fu_5963_p2;
wire   [27:0] sum3_2_13_fu_5973_p2;
wire   [27:0] sum4_2_13_fu_5983_p2;
wire   [0:0] ap_CS_fsm_state151;
wire   [0:0] exitcond2_fu_6111_p2;
wire   [0:0] ap_CS_fsm_state153;
wire   [3:0] i_3_fu_6117_p2;
reg   [3:0] i_3_reg_7903;
wire   [2:0] tmp_7_fu_6123_p1;
reg   [2:0] tmp_7_reg_7908;
wire   [4:0] tmp_2_fu_6127_p3;
reg   [4:0] tmp_2_reg_7913;
wire   [10:0] tmp_s_fu_6135_p4;
reg   [10:0] tmp_s_reg_7920;
wire   [0:0] exitcond_fu_6145_p2;
reg   [0:0] ap_pipeline_reg_pp15_iter1_exitcond_reg_7927;
reg   [0:0] ap_pipeline_reg_pp15_iter2_exitcond_reg_7927;
reg   [0:0] ap_pipeline_reg_pp15_iter3_exitcond_reg_7927;
reg   [0:0] ap_pipeline_reg_pp15_iter4_exitcond_reg_7927;
reg   [0:0] ap_pipeline_reg_pp15_iter5_exitcond_reg_7927;
reg   [0:0] ap_pipeline_reg_pp15_iter6_exitcond_reg_7927;
wire   [4:0] k_3_fu_6151_p2;
reg    ap_enable_reg_pp15_iter0;
wire   [27:0] sum1_3_fu_6195_p2;
reg    ap_enable_reg_pp15_iter7;
wire   [27:0] sum2_3_fu_6205_p2;
wire   [27:0] sum3_3_fu_6215_p2;
wire   [27:0] sum4_3_fu_6225_p2;
wire   [0:0] ap_CS_fsm_state162;
wire   [0:0] exitcond_1_fu_6332_p2;
reg   [0:0] ap_pipeline_reg_pp16_iter1_exitcond_1_reg_8001;
reg   [0:0] ap_pipeline_reg_pp16_iter2_exitcond_1_reg_8001;
reg   [0:0] ap_pipeline_reg_pp16_iter3_exitcond_1_reg_8001;
reg   [0:0] ap_pipeline_reg_pp16_iter4_exitcond_1_reg_8001;
reg   [0:0] ap_pipeline_reg_pp16_iter5_exitcond_1_reg_8001;
reg   [0:0] ap_pipeline_reg_pp16_iter6_exitcond_1_reg_8001;
wire   [4:0] k_3_1_fu_6338_p2;
reg    ap_enable_reg_pp16_iter0;
wire   [27:0] sum1_3_1_fu_6384_p2;
reg    ap_enable_reg_pp16_iter7;
wire   [27:0] sum2_3_1_fu_6394_p2;
wire   [27:0] sum3_3_1_fu_6404_p2;
wire   [27:0] sum4_3_1_fu_6414_p2;
wire   [0:0] ap_CS_fsm_state172;
wire   [0:0] exitcond_2_fu_6525_p2;
reg   [0:0] ap_pipeline_reg_pp17_iter1_exitcond_2_reg_8075;
reg   [0:0] ap_pipeline_reg_pp17_iter2_exitcond_2_reg_8075;
reg   [0:0] ap_pipeline_reg_pp17_iter3_exitcond_2_reg_8075;
reg   [0:0] ap_pipeline_reg_pp17_iter4_exitcond_2_reg_8075;
reg   [0:0] ap_pipeline_reg_pp17_iter5_exitcond_2_reg_8075;
reg   [0:0] ap_pipeline_reg_pp17_iter6_exitcond_2_reg_8075;
wire   [4:0] k_3_2_fu_6531_p2;
reg    ap_enable_reg_pp17_iter0;
wire   [27:0] sum1_3_2_fu_6575_p2;
reg    ap_enable_reg_pp17_iter7;
wire   [27:0] sum2_3_2_fu_6585_p2;
wire   [27:0] sum3_3_2_fu_6595_p2;
wire   [27:0] sum4_3_2_fu_6605_p2;
wire   [0:0] ap_CS_fsm_state182;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
wire   [0:0] ap_CS_fsm_state12;
reg    ap_enable_reg_pp1_iter2;
reg    ap_enable_reg_pp1_iter3;
reg    ap_enable_reg_pp1_iter4;
reg    ap_enable_reg_pp1_iter5;
reg    ap_enable_reg_pp1_iter6;
wire   [0:0] ap_CS_fsm_state22;
reg    ap_enable_reg_pp2_iter2;
reg    ap_enable_reg_pp2_iter3;
reg    ap_enable_reg_pp2_iter4;
reg    ap_enable_reg_pp2_iter5;
reg    ap_enable_reg_pp2_iter6;
wire   [0:0] ap_CS_fsm_state32;
reg    ap_enable_reg_pp3_iter2;
reg    ap_enable_reg_pp3_iter3;
reg    ap_enable_reg_pp3_iter4;
reg    ap_enable_reg_pp3_iter5;
reg    ap_enable_reg_pp3_iter6;
wire   [0:0] ap_CS_fsm_state42;
reg    ap_enable_reg_pp4_iter2;
reg    ap_enable_reg_pp4_iter3;
reg    ap_enable_reg_pp4_iter4;
reg    ap_enable_reg_pp4_iter5;
reg    ap_enable_reg_pp4_iter6;
wire   [0:0] ap_CS_fsm_state52;
reg    ap_enable_reg_pp5_iter2;
reg    ap_enable_reg_pp5_iter3;
reg    ap_enable_reg_pp5_iter4;
reg    ap_enable_reg_pp5_iter5;
reg    ap_enable_reg_pp5_iter6;
wire   [0:0] ap_CS_fsm_state62;
reg    ap_enable_reg_pp6_iter2;
reg    ap_enable_reg_pp6_iter3;
reg    ap_enable_reg_pp6_iter4;
reg    ap_enable_reg_pp6_iter5;
reg    ap_enable_reg_pp6_iter6;
wire   [0:0] ap_CS_fsm_state72;
reg    ap_enable_reg_pp7_iter2;
reg    ap_enable_reg_pp7_iter3;
reg    ap_enable_reg_pp7_iter4;
reg    ap_enable_reg_pp7_iter5;
reg    ap_enable_reg_pp7_iter6;
wire   [0:0] ap_CS_fsm_state82;
reg    ap_enable_reg_pp8_iter2;
reg    ap_enable_reg_pp8_iter3;
reg    ap_enable_reg_pp8_iter4;
reg    ap_enable_reg_pp8_iter5;
reg    ap_enable_reg_pp8_iter6;
wire   [0:0] ap_CS_fsm_state92;
reg    ap_enable_reg_pp9_iter2;
reg    ap_enable_reg_pp9_iter3;
reg    ap_enable_reg_pp9_iter4;
reg    ap_enable_reg_pp9_iter5;
reg    ap_enable_reg_pp9_iter6;
wire   [0:0] ap_CS_fsm_state102;
reg    ap_enable_reg_pp10_iter2;
reg    ap_enable_reg_pp10_iter3;
reg    ap_enable_reg_pp10_iter4;
reg    ap_enable_reg_pp10_iter5;
reg    ap_enable_reg_pp10_iter6;
wire   [0:0] ap_CS_fsm_state112;
reg    ap_enable_reg_pp11_iter2;
reg    ap_enable_reg_pp11_iter3;
reg    ap_enable_reg_pp11_iter4;
reg    ap_enable_reg_pp11_iter5;
reg    ap_enable_reg_pp11_iter6;
wire   [0:0] ap_CS_fsm_state122;
reg    ap_enable_reg_pp12_iter2;
reg    ap_enable_reg_pp12_iter3;
reg    ap_enable_reg_pp12_iter4;
reg    ap_enable_reg_pp12_iter5;
reg    ap_enable_reg_pp12_iter6;
wire   [0:0] ap_CS_fsm_state132;
reg    ap_enable_reg_pp13_iter2;
reg    ap_enable_reg_pp13_iter3;
reg    ap_enable_reg_pp13_iter4;
reg    ap_enable_reg_pp13_iter5;
reg    ap_enable_reg_pp13_iter6;
wire   [0:0] ap_CS_fsm_state142;
reg    ap_enable_reg_pp14_iter2;
reg    ap_enable_reg_pp14_iter3;
reg    ap_enable_reg_pp14_iter4;
reg    ap_enable_reg_pp14_iter5;
reg    ap_enable_reg_pp14_iter6;
reg    ap_enable_reg_pp15_iter2;
reg    ap_enable_reg_pp15_iter3;
reg    ap_enable_reg_pp15_iter4;
reg    ap_enable_reg_pp15_iter5;
reg    ap_enable_reg_pp15_iter6;
wire   [0:0] ap_CS_fsm_state163;
reg    ap_enable_reg_pp16_iter2;
reg    ap_enable_reg_pp16_iter3;
reg    ap_enable_reg_pp16_iter4;
reg    ap_enable_reg_pp16_iter5;
reg    ap_enable_reg_pp16_iter6;
wire   [0:0] ap_CS_fsm_state173;
reg    ap_enable_reg_pp17_iter2;
reg    ap_enable_reg_pp17_iter3;
reg    ap_enable_reg_pp17_iter4;
reg    ap_enable_reg_pp17_iter5;
reg    ap_enable_reg_pp17_iter6;
reg   [3:0] i_reg_2143;
wire   [0:0] ap_CS_fsm_state152;
reg   [3:0] i_1_reg_3039;
wire   [0:0] ap_CS_fsm_state183;
wire   [31:0] sum_cast_fu_3356_p1;
wire   [31:0] sum5_cast_fu_3372_p1;
wire   [31:0] tmp_17_cast_fu_3439_p1;
wire   [31:0] tmp_20_cast_fu_3450_p1;
wire   [31:0] tmp_21_cast_fu_3461_p1;
wire   [31:0] tmp_22_cast_fu_3472_p1;
wire   [31:0] sum7_cast_fu_3491_p1;
wire   [31:0] sum_1_cast_fu_3539_p1;
wire   [31:0] sum55_1_cast_fu_3553_p1;
wire   [31:0] tmp_17_1_cast_fu_3620_p1;
wire   [31:0] tmp_20_1_cast_fu_3631_p1;
wire   [31:0] tmp_21_1_cast_fu_3642_p1;
wire   [31:0] tmp_22_1_cast_fu_3653_p1;
wire   [31:0] sum7_1_cast_fu_3676_p1;
wire   [31:0] sum_2_cast_fu_3720_p1;
wire   [31:0] sum55_2_cast_fu_3736_p1;
wire   [31:0] tmp_17_2_cast_fu_3803_p1;
wire   [31:0] tmp_20_2_cast_fu_3814_p1;
wire   [31:0] tmp_21_2_cast_fu_3825_p1;
wire   [31:0] tmp_22_2_cast_fu_3836_p1;
wire   [31:0] sum7_2_cast_fu_3859_p1;
wire   [31:0] sum_3_cast_fu_3907_p1;
wire   [31:0] sum55_3_cast_fu_3921_p1;
wire   [31:0] tmp_17_3_cast_fu_3988_p1;
wire   [31:0] tmp_20_3_cast_fu_3999_p1;
wire   [31:0] tmp_21_3_cast_fu_4010_p1;
wire   [31:0] tmp_22_3_cast_fu_4021_p1;
wire   [31:0] sum7_3_cast_fu_4044_p1;
wire   [31:0] sum_4_cast_fu_4088_p1;
wire   [31:0] sum55_4_cast_fu_4104_p1;
wire   [31:0] tmp_17_4_cast_fu_4171_p1;
wire   [31:0] tmp_20_4_cast_fu_4182_p1;
wire   [31:0] tmp_21_4_cast_fu_4193_p1;
wire   [31:0] tmp_22_4_cast_fu_4204_p1;
wire   [31:0] sum7_4_cast_fu_4227_p1;
wire   [31:0] sum_5_cast_fu_4275_p1;
wire   [31:0] sum55_5_cast_fu_4289_p1;
wire   [31:0] tmp_17_5_cast_fu_4356_p1;
wire   [31:0] tmp_20_5_cast_fu_4367_p1;
wire   [31:0] tmp_21_5_cast_fu_4378_p1;
wire   [31:0] tmp_22_5_cast_fu_4389_p1;
wire   [31:0] sum7_5_cast_fu_4412_p1;
wire   [31:0] sum_6_cast_fu_4456_p1;
wire   [31:0] sum55_6_cast_fu_4472_p1;
wire   [31:0] tmp_17_6_cast_fu_4539_p1;
wire   [31:0] tmp_20_6_cast_fu_4550_p1;
wire   [31:0] tmp_21_6_cast_fu_4561_p1;
wire   [31:0] tmp_22_6_cast_fu_4572_p1;
wire   [31:0] sum7_6_cast_fu_4595_p1;
wire   [31:0] sum_7_cast_fu_4643_p1;
wire   [31:0] sum55_7_cast_fu_4657_p1;
wire   [31:0] tmp_17_7_cast_fu_4724_p1;
wire   [31:0] tmp_20_7_cast_fu_4735_p1;
wire   [31:0] tmp_21_7_cast_fu_4746_p1;
wire   [31:0] tmp_22_7_cast_fu_4757_p1;
wire   [31:0] sum7_7_cast_fu_4780_p1;
wire   [31:0] sum_8_cast_fu_4824_p1;
wire   [31:0] sum55_8_cast_fu_4840_p1;
wire   [31:0] tmp_17_8_cast_fu_4907_p1;
wire   [31:0] tmp_20_8_cast_fu_4918_p1;
wire   [31:0] tmp_21_8_cast_fu_4929_p1;
wire   [31:0] tmp_22_8_cast_fu_4940_p1;
wire   [31:0] sum7_8_cast_fu_4963_p1;
wire   [31:0] sum_9_cast_fu_5011_p1;
wire   [31:0] sum55_9_cast_fu_5025_p1;
wire   [31:0] tmp_17_9_cast_fu_5092_p1;
wire   [31:0] tmp_20_9_cast_fu_5103_p1;
wire   [31:0] tmp_21_9_cast_fu_5114_p1;
wire   [31:0] tmp_22_9_cast_fu_5125_p1;
wire   [31:0] sum7_9_cast_fu_5148_p1;
wire   [31:0] sum_cast_36_fu_5192_p1;
wire   [31:0] sum55_cast_fu_5208_p1;
wire   [31:0] tmp_17_cast_38_fu_5275_p1;
wire   [31:0] tmp_20_cast_40_fu_5286_p1;
wire   [31:0] tmp_21_cast_41_fu_5297_p1;
wire   [31:0] tmp_22_cast_42_fu_5308_p1;
wire   [31:0] sum7_cast_39_fu_5331_p1;
wire   [31:0] sum_10_cast_fu_5379_p1;
wire   [31:0] sum55_10_cast_fu_5393_p1;
wire   [31:0] tmp_17_10_cast_fu_5460_p1;
wire   [31:0] tmp_20_10_cast_fu_5471_p1;
wire   [31:0] tmp_21_10_cast_fu_5482_p1;
wire   [31:0] tmp_22_10_cast_fu_5493_p1;
wire   [31:0] sum7_10_cast_fu_5516_p1;
wire   [31:0] sum_11_cast_fu_5560_p1;
wire   [31:0] sum55_11_cast_fu_5576_p1;
wire   [31:0] tmp_17_11_cast_fu_5643_p1;
wire   [31:0] tmp_20_11_cast_fu_5654_p1;
wire   [31:0] tmp_21_11_cast_fu_5665_p1;
wire   [31:0] tmp_22_11_cast_fu_5676_p1;
wire   [31:0] sum7_11_cast_fu_5699_p1;
wire   [31:0] sum_12_cast_fu_5747_p1;
wire   [31:0] sum55_12_cast_fu_5761_p1;
wire   [31:0] tmp_17_12_cast_fu_5828_p1;
wire   [31:0] tmp_20_12_cast_fu_5839_p1;
wire   [31:0] tmp_21_12_cast_fu_5850_p1;
wire   [31:0] tmp_22_12_cast_fu_5861_p1;
wire   [31:0] sum7_12_cast_fu_5884_p1;
wire   [31:0] sum_13_cast_fu_5928_p1;
wire   [31:0] sum55_13_cast_fu_5944_p1;
wire   [31:0] tmp_17_13_cast_fu_6011_p1;
wire   [31:0] tmp_20_13_cast_fu_6022_p1;
wire   [31:0] tmp_21_13_cast_fu_6033_p1;
wire   [31:0] tmp_22_13_cast_fu_6044_p1;
wire   [31:0] sum5_cast_56_fu_6062_p1;
wire   [31:0] sum7_13_cast_fu_6088_p1;
wire   [31:0] sum9_cast_fu_6166_p1;
wire   [31:0] sum8_cast_fu_6186_p1;
wire   [31:0] tmp_37_cast_fu_6253_p1;
wire   [31:0] tmp_40_cast_fu_6264_p1;
wire   [31:0] tmp_41_cast_fu_6275_p1;
wire   [31:0] tmp_42_cast_fu_6286_p1;
wire   [31:0] sum6_cast_fu_6309_p1;
wire   [31:0] sum9_1_cast_fu_6357_p1;
wire   [31:0] sum57_1_cast_fu_6375_p1;
wire   [31:0] tmp_37_1_cast_fu_6442_p1;
wire   [31:0] tmp_40_1_cast_fu_6453_p1;
wire   [31:0] tmp_41_1_cast_fu_6464_p1;
wire   [31:0] tmp_42_1_cast_fu_6475_p1;
wire   [31:0] sum13_1_cast_fu_6502_p1;
wire   [31:0] sum9_2_cast_fu_6546_p1;
wire   [31:0] sum57_2_cast_fu_6566_p1;
wire   [31:0] tmp_37_2_cast_fu_6633_p1;
wire   [31:0] tmp_40_2_cast_fu_6644_p1;
wire   [31:0] tmp_41_2_cast_fu_6655_p1;
wire   [31:0] tmp_42_2_cast_fu_6666_p1;
wire   [31:0] sum11_3_cast_fu_6688_p1;
wire   [31:0] sum13_2_cast_fu_6718_p1;
reg   [31:0] bram1_Addr_A_orig;
wire   [31:0] sigmoid_lut_load_cas_fu_3477_p1;
wire   [31:0] sigmoid_lut_load_15_s_fu_3658_p1;
wire   [31:0] sigmoid_lut_load_23_s_fu_3841_p1;
wire   [31:0] sigmoid_lut_load_31_s_fu_4026_p1;
wire   [31:0] sigmoid_lut_load_35_s_fu_4209_p1;
wire   [31:0] sigmoid_lut_load_39_s_fu_4394_p1;
wire   [31:0] sigmoid_lut_load_43_s_fu_4577_p1;
wire   [31:0] sigmoid_lut_load_47_s_fu_4762_p1;
wire   [31:0] sigmoid_lut_load_8_c_fu_4945_p1;
wire   [31:0] sigmoid_lut_load_9_c_fu_5130_p1;
wire   [31:0] sigmoid_lut_load_10_s_fu_5313_p1;
wire   [31:0] sigmoid_lut_load_11_s_fu_5498_p1;
wire   [31:0] sigmoid_lut_load_12_s_fu_5681_p1;
wire   [31:0] sigmoid_lut_load_13_s_fu_5866_p1;
wire   [31:0] sigmoid_lut_load_14_s_fu_6070_p1;
wire   [31:0] sigmoid_lut_load_4_c_fu_6291_p1;
wire   [31:0] sigmoid_lut_load_19_s_fu_6480_p1;
wire   [31:0] sigmoid_lut_load_27_s_fu_6696_p1;
reg   [31:0] weight_Addr_A_orig;
reg   [31:0] bram2_Addr_A_orig;
wire   [31:0] sigmoid_lut_load_1_c_fu_3499_p1;
wire   [31:0] sigmoid_lut_load_16_s_fu_3684_p1;
wire   [31:0] sigmoid_lut_load_24_s_fu_3867_p1;
wire   [31:0] sigmoid_lut_load_32_s_fu_4052_p1;
wire   [31:0] sigmoid_lut_load_36_s_fu_4235_p1;
wire   [31:0] sigmoid_lut_load_40_s_fu_4420_p1;
wire   [31:0] sigmoid_lut_load_44_s_fu_4603_p1;
wire   [31:0] sigmoid_lut_load_48_s_fu_4788_p1;
wire   [31:0] sigmoid_lut_load_51_s_fu_4971_p1;
wire   [31:0] sigmoid_lut_load_54_s_fu_5156_p1;
wire   [31:0] sigmoid_lut_load_57_s_fu_5339_p1;
wire   [31:0] sigmoid_lut_load_60_s_fu_5524_p1;
wire   [31:0] sigmoid_lut_load_63_s_fu_5707_p1;
wire   [31:0] sigmoid_lut_load_66_s_fu_5892_p1;
wire   [31:0] sigmoid_lut_load_69_s_fu_6096_p1;
wire   [31:0] sigmoid_lut_load_5_c_fu_6317_p1;
wire   [31:0] sigmoid_lut_load_20_s_fu_6510_p1;
wire   [31:0] sigmoid_lut_load_28_s_fu_6726_p1;
reg   [31:0] bram3_Addr_A_orig;
wire   [31:0] sigmoid_lut_load_2_c_fu_3504_p1;
wire   [31:0] sigmoid_lut_load_17_s_fu_3689_p1;
wire   [31:0] sigmoid_lut_load_25_s_fu_3872_p1;
wire   [31:0] sigmoid_lut_load_33_s_fu_4057_p1;
wire   [31:0] sigmoid_lut_load_37_s_fu_4240_p1;
wire   [31:0] sigmoid_lut_load_41_s_fu_4425_p1;
wire   [31:0] sigmoid_lut_load_45_s_fu_4608_p1;
wire   [31:0] sigmoid_lut_load_49_s_fu_4793_p1;
wire   [31:0] sigmoid_lut_load_52_s_fu_4976_p1;
wire   [31:0] sigmoid_lut_load_55_s_fu_5161_p1;
wire   [31:0] sigmoid_lut_load_58_s_fu_5344_p1;
wire   [31:0] sigmoid_lut_load_61_s_fu_5529_p1;
wire   [31:0] sigmoid_lut_load_64_s_fu_5712_p1;
wire   [31:0] sigmoid_lut_load_67_s_fu_5897_p1;
wire   [31:0] sigmoid_lut_load_70_s_fu_6101_p1;
wire   [31:0] sigmoid_lut_load_6_c_fu_6322_p1;
wire   [31:0] sigmoid_lut_load_21_s_fu_6515_p1;
wire   [31:0] sigmoid_lut_load_29_s_fu_6731_p1;
reg   [31:0] bram4_Addr_A_orig;
wire   [31:0] sigmoid_lut_load_3_c_fu_3509_p1;
wire   [31:0] sigmoid_lut_load_18_s_fu_3694_p1;
wire   [31:0] sigmoid_lut_load_26_s_fu_3877_p1;
wire   [31:0] sigmoid_lut_load_34_s_fu_4062_p1;
wire   [31:0] sigmoid_lut_load_38_s_fu_4245_p1;
wire   [31:0] sigmoid_lut_load_42_s_fu_4430_p1;
wire   [31:0] sigmoid_lut_load_46_s_fu_4613_p1;
wire   [31:0] sigmoid_lut_load_50_s_fu_4798_p1;
wire   [31:0] sigmoid_lut_load_53_s_fu_4981_p1;
wire   [31:0] sigmoid_lut_load_56_s_fu_5166_p1;
wire   [31:0] sigmoid_lut_load_59_s_fu_5349_p1;
wire   [31:0] sigmoid_lut_load_62_s_fu_5534_p1;
wire   [31:0] sigmoid_lut_load_65_s_fu_5717_p1;
wire   [31:0] sigmoid_lut_load_68_s_fu_5902_p1;
wire   [31:0] sigmoid_lut_load_71_s_fu_6106_p1;
wire   [31:0] sigmoid_lut_load_7_c_fu_6327_p1;
wire   [31:0] sigmoid_lut_load_22_s_fu_6520_p1;
wire   [31:0] sigmoid_lut_load_30_s_fu_6736_p1;
wire   [31:0] grp_fu_3247_p2;
wire   [31:0] grp_fu_3253_p2;
wire   [31:0] grp_fu_3259_p2;
wire   [31:0] grp_fu_3265_p2;
wire   [6:0] k_cast1_fu_3347_p1;
wire   [6:0] sum_fu_3351_p2;
wire   [9:0] sum6_fu_3364_p3;
wire   [23:0] grp_fu_3271_p4;
wire  signed [27:0] tmp_31_cast_fu_3377_p1;
wire   [23:0] grp_fu_3281_p4;
wire  signed [27:0] tmp_51_cast_fu_3387_p1;
wire   [23:0] grp_fu_3291_p4;
wire  signed [27:0] tmp_92_cast_fu_3397_p1;
wire   [23:0] grp_fu_3301_p4;
wire  signed [27:0] tmp_131_cast_fu_3407_p1;
wire   [14:0] tmp_9_fu_3417_p1;
wire   [14:0] tmp_13_fu_3433_p2;
wire   [14:0] tmp_147_fu_3421_p1;
wire   [14:0] tmp_15_fu_3444_p2;
wire   [14:0] tmp_148_fu_3425_p1;
wire   [14:0] tmp_17_fu_3455_p2;
wire   [14:0] tmp_149_fu_3429_p1;
wire   [14:0] tmp_20_fu_3466_p2;
wire   [10:0] sum5_fu_3482_p4;
wire   [6:0] k_cast1_7_fu_3530_p1;
wire   [6:0] sum_1_fu_3534_p2;
wire   [9:0] k_cast_fu_3526_p1;
wire   [9:0] sum55_1_fu_3547_p2;
wire  signed [27:0] tmp_5_1_cast_fu_3558_p1;
wire  signed [27:0] tmp_11_1_cast_fu_3568_p1;
wire  signed [27:0] tmp_13_1_cast_fu_3578_p1;
wire  signed [27:0] tmp_15_1_cast_fu_3588_p1;
wire   [14:0] tmp_154_fu_3598_p1;
wire   [14:0] tmp_17_1_fu_3614_p2;
wire   [14:0] tmp_155_fu_3602_p1;
wire   [14:0] tmp_20_1_fu_3625_p2;
wire   [14:0] tmp_156_fu_3606_p1;
wire   [14:0] tmp_21_1_fu_3636_p2;
wire   [14:0] tmp_157_fu_3610_p1;
wire   [14:0] tmp_22_1_fu_3647_p2;
wire   [6:0] tmp_35_fu_3663_p2;
wire   [10:0] sum7_s_fu_3668_p3;
wire   [6:0] k_15_cast1_fu_3711_p1;
wire   [6:0] sum_2_fu_3715_p2;
wire   [9:0] sum55_s_fu_3728_p3;
wire  signed [27:0] tmp_5_2_cast_fu_3741_p1;
wire  signed [27:0] tmp_11_2_cast_fu_3751_p1;
wire  signed [27:0] tmp_13_2_cast_fu_3761_p1;
wire  signed [27:0] tmp_15_2_cast_fu_3771_p1;
wire   [14:0] tmp_162_fu_3781_p1;
wire   [14:0] tmp_17_2_fu_3797_p2;
wire   [14:0] tmp_163_fu_3785_p1;
wire   [14:0] tmp_20_2_fu_3808_p2;
wire   [14:0] tmp_164_fu_3789_p1;
wire   [14:0] tmp_21_2_fu_3819_p2;
wire   [14:0] tmp_165_fu_3793_p1;
wire   [14:0] tmp_22_2_fu_3830_p2;
wire   [6:0] tmp_49_fu_3846_p2;
wire   [10:0] sum7_1_fu_3851_p3;
wire   [6:0] k_16_cast1_fu_3898_p1;
wire   [6:0] sum_3_fu_3902_p2;
wire   [9:0] k_16_cast_fu_3894_p1;
wire   [9:0] sum55_3_fu_3915_p2;
wire  signed [27:0] tmp_5_3_cast_fu_3926_p1;
wire  signed [27:0] tmp_11_3_cast_fu_3936_p1;
wire  signed [27:0] tmp_13_3_cast_fu_3946_p1;
wire  signed [27:0] tmp_15_3_cast_fu_3956_p1;
wire   [14:0] tmp_170_fu_3966_p1;
wire   [14:0] tmp_17_3_fu_3982_p2;
wire   [14:0] tmp_171_fu_3970_p1;
wire   [14:0] tmp_20_3_fu_3993_p2;
wire   [14:0] tmp_172_fu_3974_p1;
wire   [14:0] tmp_21_3_fu_4004_p2;
wire   [14:0] tmp_173_fu_3978_p1;
wire   [14:0] tmp_22_3_fu_4015_p2;
wire   [6:0] tmp_63_fu_4031_p2;
wire   [10:0] sum7_2_fu_4036_p3;
wire   [6:0] k_4_cast1_fu_4079_p1;
wire   [6:0] sum_4_fu_4083_p2;
wire   [9:0] sum55_2_fu_4096_p3;
wire  signed [27:0] tmp_5_4_cast_fu_4109_p1;
wire  signed [27:0] tmp_11_4_cast_fu_4119_p1;
wire  signed [27:0] tmp_13_4_cast_fu_4129_p1;
wire  signed [27:0] tmp_15_4_cast_fu_4139_p1;
wire   [14:0] tmp_174_fu_4149_p1;
wire   [14:0] tmp_17_4_fu_4165_p2;
wire   [14:0] tmp_175_fu_4153_p1;
wire   [14:0] tmp_20_4_fu_4176_p2;
wire   [14:0] tmp_176_fu_4157_p1;
wire   [14:0] tmp_21_4_fu_4187_p2;
wire   [14:0] tmp_177_fu_4161_p1;
wire   [14:0] tmp_22_4_fu_4198_p2;
wire   [6:0] tmp_70_fu_4214_p2;
wire   [10:0] sum7_3_fu_4219_p3;
wire   [6:0] k_5_cast1_fu_4266_p1;
wire   [6:0] sum_5_fu_4270_p2;
wire   [9:0] k_5_cast_fu_4262_p1;
wire   [9:0] sum55_5_fu_4283_p2;
wire  signed [27:0] tmp_5_5_cast_fu_4294_p1;
wire  signed [27:0] tmp_11_5_cast_fu_4304_p1;
wire  signed [27:0] tmp_13_5_cast_fu_4314_p1;
wire  signed [27:0] tmp_15_5_cast_fu_4324_p1;
wire   [14:0] tmp_178_fu_4334_p1;
wire   [14:0] tmp_17_5_fu_4350_p2;
wire   [14:0] tmp_179_fu_4338_p1;
wire   [14:0] tmp_20_5_fu_4361_p2;
wire   [14:0] tmp_180_fu_4342_p1;
wire   [14:0] tmp_21_5_fu_4372_p2;
wire   [14:0] tmp_181_fu_4346_p1;
wire   [14:0] tmp_22_5_fu_4383_p2;
wire   [6:0] tmp_77_fu_4399_p2;
wire   [10:0] sum7_4_fu_4404_p3;
wire   [6:0] k_6_cast1_fu_4447_p1;
wire   [6:0] sum_6_fu_4451_p2;
wire   [9:0] sum55_4_fu_4464_p3;
wire  signed [27:0] tmp_5_6_cast_fu_4477_p1;
wire  signed [27:0] tmp_11_6_cast_fu_4487_p1;
wire  signed [27:0] tmp_13_6_cast_fu_4497_p1;
wire  signed [27:0] tmp_15_6_cast_fu_4507_p1;
wire   [14:0] tmp_182_fu_4517_p1;
wire   [14:0] tmp_17_6_fu_4533_p2;
wire   [14:0] tmp_183_fu_4521_p1;
wire   [14:0] tmp_20_6_fu_4544_p2;
wire   [14:0] tmp_184_fu_4525_p1;
wire   [14:0] tmp_21_6_fu_4555_p2;
wire   [14:0] tmp_185_fu_4529_p1;
wire   [14:0] tmp_22_6_fu_4566_p2;
wire   [6:0] tmp_84_fu_4582_p2;
wire   [10:0] sum7_5_fu_4587_p3;
wire   [6:0] k_7_cast1_fu_4634_p1;
wire   [6:0] sum_7_fu_4638_p2;
wire   [9:0] k_7_cast_fu_4630_p1;
wire   [9:0] sum55_7_fu_4651_p2;
wire  signed [27:0] tmp_5_7_cast_fu_4662_p1;
wire  signed [27:0] tmp_11_7_cast_fu_4672_p1;
wire  signed [27:0] tmp_13_7_cast_fu_4682_p1;
wire  signed [27:0] tmp_15_7_cast_fu_4692_p1;
wire   [14:0] tmp_186_fu_4702_p1;
wire   [14:0] tmp_17_7_fu_4718_p2;
wire   [14:0] tmp_187_fu_4706_p1;
wire   [14:0] tmp_20_7_fu_4729_p2;
wire   [14:0] tmp_188_fu_4710_p1;
wire   [14:0] tmp_21_7_fu_4740_p2;
wire   [14:0] tmp_189_fu_4714_p1;
wire   [14:0] tmp_22_7_fu_4751_p2;
wire   [6:0] tmp_91_fu_4767_p2;
wire   [10:0] sum7_6_fu_4772_p3;
wire   [6:0] k_8_cast1_fu_4815_p1;
wire   [6:0] sum_8_fu_4819_p2;
wire   [9:0] sum55_6_fu_4832_p3;
wire  signed [27:0] tmp_5_8_cast_fu_4845_p1;
wire  signed [27:0] tmp_11_8_cast_fu_4855_p1;
wire  signed [27:0] tmp_13_8_cast_fu_4865_p1;
wire  signed [27:0] tmp_15_8_cast_fu_4875_p1;
wire   [14:0] tmp_190_fu_4885_p1;
wire   [14:0] tmp_17_8_fu_4901_p2;
wire   [14:0] tmp_191_fu_4889_p1;
wire   [14:0] tmp_20_8_fu_4912_p2;
wire   [14:0] tmp_192_fu_4893_p1;
wire   [14:0] tmp_21_8_fu_4923_p2;
wire   [14:0] tmp_193_fu_4897_p1;
wire   [14:0] tmp_22_8_fu_4934_p2;
wire   [6:0] tmp_98_fu_4950_p2;
wire   [10:0] sum7_7_fu_4955_p3;
wire   [6:0] k_9_cast1_fu_5002_p1;
wire   [6:0] sum_9_fu_5006_p2;
wire   [9:0] k_9_cast_fu_4998_p1;
wire   [9:0] sum55_9_fu_5019_p2;
wire  signed [27:0] tmp_5_9_cast_fu_5030_p1;
wire  signed [27:0] tmp_11_9_cast_fu_5040_p1;
wire  signed [27:0] tmp_13_9_cast_fu_5050_p1;
wire  signed [27:0] tmp_15_9_cast_fu_5060_p1;
wire   [14:0] tmp_194_fu_5070_p1;
wire   [14:0] tmp_17_9_fu_5086_p2;
wire   [14:0] tmp_195_fu_5074_p1;
wire   [14:0] tmp_20_9_fu_5097_p2;
wire   [14:0] tmp_196_fu_5078_p1;
wire   [14:0] tmp_21_9_fu_5108_p2;
wire   [14:0] tmp_197_fu_5082_p1;
wire   [14:0] tmp_22_9_fu_5119_p2;
wire   [6:0] tmp_105_fu_5135_p2;
wire   [10:0] sum7_8_fu_5140_p3;
wire   [6:0] k_10_cast1_fu_5183_p1;
wire   [6:0] sum_s_fu_5187_p2;
wire   [9:0] sum55_8_fu_5200_p3;
wire  signed [27:0] tmp_5_cast_fu_5213_p1;
wire  signed [27:0] tmp_11_cast_fu_5223_p1;
wire  signed [27:0] tmp_13_cast_fu_5233_p1;
wire  signed [27:0] tmp_15_cast_fu_5243_p1;
wire   [14:0] tmp_198_fu_5253_p1;
wire   [14:0] tmp_17_s_fu_5269_p2;
wire   [14:0] tmp_199_fu_5257_p1;
wire   [14:0] tmp_20_s_fu_5280_p2;
wire   [14:0] tmp_200_fu_5261_p1;
wire   [14:0] tmp_21_s_fu_5291_p2;
wire   [14:0] tmp_201_fu_5265_p1;
wire   [14:0] tmp_22_s_fu_5302_p2;
wire   [6:0] tmp_112_fu_5318_p2;
wire   [10:0] sum7_9_fu_5323_p3;
wire   [6:0] k_11_cast1_fu_5370_p1;
wire   [6:0] sum_10_fu_5374_p2;
wire   [9:0] k_11_cast_fu_5366_p1;
wire   [9:0] sum55_10_fu_5387_p2;
wire  signed [27:0] tmp_5_10_cast_fu_5398_p1;
wire  signed [27:0] tmp_11_10_cast_fu_5408_p1;
wire  signed [27:0] tmp_13_10_cast_fu_5418_p1;
wire  signed [27:0] tmp_15_10_cast_fu_5428_p1;
wire   [14:0] tmp_202_fu_5438_p1;
wire   [14:0] tmp_17_10_fu_5454_p2;
wire   [14:0] tmp_203_fu_5442_p1;
wire   [14:0] tmp_20_10_fu_5465_p2;
wire   [14:0] tmp_204_fu_5446_p1;
wire   [14:0] tmp_21_10_fu_5476_p2;
wire   [14:0] tmp_205_fu_5450_p1;
wire   [14:0] tmp_22_10_fu_5487_p2;
wire   [6:0] tmp_119_fu_5503_p2;
wire   [10:0] sum7_10_fu_5508_p3;
wire   [6:0] k_12_cast1_fu_5551_p1;
wire   [6:0] sum_11_fu_5555_p2;
wire   [9:0] sum55_11_fu_5568_p3;
wire  signed [27:0] tmp_5_11_cast_fu_5581_p1;
wire  signed [27:0] tmp_11_11_cast_fu_5591_p1;
wire  signed [27:0] tmp_13_11_cast_fu_5601_p1;
wire  signed [27:0] tmp_15_11_cast_fu_5611_p1;
wire   [14:0] tmp_206_fu_5621_p1;
wire   [14:0] tmp_17_11_fu_5637_p2;
wire   [14:0] tmp_207_fu_5625_p1;
wire   [14:0] tmp_20_11_fu_5648_p2;
wire   [14:0] tmp_208_fu_5629_p1;
wire   [14:0] tmp_21_11_fu_5659_p2;
wire   [14:0] tmp_209_fu_5633_p1;
wire   [14:0] tmp_22_11_fu_5670_p2;
wire   [6:0] tmp_126_fu_5686_p2;
wire   [10:0] sum7_11_fu_5691_p3;
wire   [6:0] k_13_cast1_fu_5738_p1;
wire   [6:0] sum_12_fu_5742_p2;
wire   [9:0] k_13_cast_fu_5734_p1;
wire   [9:0] sum55_12_fu_5755_p2;
wire  signed [27:0] tmp_5_12_cast_fu_5766_p1;
wire  signed [27:0] tmp_11_12_cast_fu_5776_p1;
wire  signed [27:0] tmp_13_12_cast_fu_5786_p1;
wire  signed [27:0] tmp_15_12_cast_fu_5796_p1;
wire   [14:0] tmp_210_fu_5806_p1;
wire   [14:0] tmp_17_12_fu_5822_p2;
wire   [14:0] tmp_211_fu_5810_p1;
wire   [14:0] tmp_20_12_fu_5833_p2;
wire   [14:0] tmp_212_fu_5814_p1;
wire   [14:0] tmp_21_12_fu_5844_p2;
wire   [14:0] tmp_213_fu_5818_p1;
wire   [14:0] tmp_22_12_fu_5855_p2;
wire   [6:0] tmp_133_fu_5871_p2;
wire   [10:0] sum7_12_fu_5876_p3;
wire   [6:0] k_14_cast8_fu_5919_p1;
wire   [6:0] sum_13_fu_5923_p2;
wire   [9:0] sum55_13_fu_5936_p3;
wire  signed [27:0] tmp_5_13_cast_fu_5949_p1;
wire  signed [27:0] tmp_11_13_cast_fu_5959_p1;
wire  signed [27:0] tmp_13_13_cast_fu_5969_p1;
wire  signed [27:0] tmp_15_13_cast_fu_5979_p1;
wire   [14:0] tmp_214_fu_5989_p1;
wire   [14:0] tmp_17_13_fu_6005_p2;
wire   [14:0] tmp_215_fu_5993_p1;
wire   [14:0] tmp_20_13_fu_6016_p2;
wire   [14:0] tmp_216_fu_5997_p1;
wire   [14:0] tmp_21_13_fu_6027_p2;
wire   [14:0] tmp_217_fu_6001_p1;
wire   [14:0] tmp_22_13_fu_6038_p2;
wire   [6:0] tmp_141_fu_6049_p2;
wire   [10:0] sum5_s_fu_6054_p3;
wire   [6:0] tmp_140_fu_6075_p2;
wire   [10:0] sum7_13_fu_6080_p3;
wire   [10:0] k_1_cast5_fu_6157_p1;
wire   [10:0] sum9_fu_6161_p2;
wire   [8:0] sum8_fu_6174_p3;
wire  signed [9:0] sum8_cast1_fu_6182_p1;
wire  signed [27:0] tmp_29_cast_fu_6191_p1;
wire  signed [27:0] tmp_141_cast_fu_6201_p1;
wire  signed [27:0] tmp_151_cast_fu_6211_p1;
wire  signed [27:0] tmp_208_cast_fu_6221_p1;
wire   [14:0] tmp_150_fu_6231_p1;
wire   [14:0] tmp_23_fu_6247_p2;
wire   [14:0] tmp_151_fu_6235_p1;
wire   [14:0] tmp_24_fu_6258_p2;
wire   [14:0] tmp_152_fu_6239_p1;
wire   [14:0] tmp_26_fu_6269_p2;
wire   [14:0] tmp_153_fu_6243_p1;
wire   [14:0] tmp_29_fu_6280_p2;
wire   [9:0] sum7_fu_6296_p4;
wire  signed [10:0] sum6_cast1_fu_6305_p1;
wire   [10:0] k_1_1_cast3_fu_6348_p1;
wire   [10:0] sum9_1_fu_6352_p2;
wire   [8:0] k_1_1_cast4_cast_fu_6344_p1;
wire   [8:0] sum57_1_fu_6365_p2;
wire  signed [9:0] sum57_1_cast1_fu_6371_p1;
wire  signed [27:0] tmp_29_1_cast_fu_6380_p1;
wire  signed [27:0] tmp_31_1_cast_fu_6390_p1;
wire  signed [27:0] tmp_33_1_cast_fu_6400_p1;
wire  signed [27:0] tmp_35_1_cast_fu_6410_p1;
wire   [14:0] tmp_158_fu_6420_p1;
wire   [14:0] tmp_37_1_fu_6436_p2;
wire   [14:0] tmp_159_fu_6424_p1;
wire   [14:0] tmp_40_1_fu_6447_p2;
wire   [14:0] tmp_160_fu_6428_p1;
wire   [14:0] tmp_41_1_fu_6458_p2;
wire   [14:0] tmp_161_fu_6432_p1;
wire   [14:0] tmp_42_1_fu_6469_p2;
wire   [4:0] tmp_42_fu_6485_p2;
wire   [9:0] sum13_s_fu_6490_p3;
wire  signed [10:0] sum13_1_cast1_fu_6498_p1;
wire   [10:0] k_1_2_cast1_fu_6537_p1;
wire   [10:0] sum9_2_fu_6541_p2;
wire   [8:0] sum57_s_fu_6554_p3;
wire  signed [9:0] sum57_2_cast1_fu_6562_p1;
wire  signed [27:0] tmp_29_2_cast_fu_6571_p1;
wire  signed [27:0] tmp_31_2_cast_fu_6581_p1;
wire  signed [27:0] tmp_33_2_cast_fu_6591_p1;
wire  signed [27:0] tmp_35_2_cast_fu_6601_p1;
wire   [14:0] tmp_166_fu_6611_p1;
wire   [14:0] tmp_37_2_fu_6627_p2;
wire   [14:0] tmp_167_fu_6615_p1;
wire   [14:0] tmp_40_2_fu_6638_p2;
wire   [14:0] tmp_168_fu_6619_p1;
wire   [14:0] tmp_41_2_fu_6649_p2;
wire   [14:0] tmp_169_fu_6623_p1;
wire   [14:0] tmp_42_2_fu_6660_p2;
wire   [4:0] tmp_57_fu_6671_p2;
wire   [9:0] sum11_s_fu_6676_p3;
wire  signed [10:0] sum11_3_cast1_fu_6684_p1;
wire   [4:0] tmp_56_fu_6701_p2;
wire   [9:0] sum13_1_fu_6706_p3;
wire  signed [10:0] sum13_2_cast1_fu_6714_p1;
reg   [56:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 57'b1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp4_iter1 = 1'b0;
#0 ap_enable_reg_pp5_iter1 = 1'b0;
#0 ap_enable_reg_pp6_iter1 = 1'b0;
#0 ap_enable_reg_pp7_iter1 = 1'b0;
#0 ap_enable_reg_pp8_iter1 = 1'b0;
#0 ap_enable_reg_pp9_iter1 = 1'b0;
#0 ap_enable_reg_pp10_iter1 = 1'b0;
#0 ap_enable_reg_pp11_iter1 = 1'b0;
#0 ap_enable_reg_pp12_iter1 = 1'b0;
#0 ap_enable_reg_pp13_iter1 = 1'b0;
#0 ap_enable_reg_pp14_iter1 = 1'b0;
#0 ap_enable_reg_pp15_iter1 = 1'b0;
#0 ap_enable_reg_pp16_iter1 = 1'b0;
#0 ap_enable_reg_pp17_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter7 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter7 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter7 = 1'b0;
#0 ap_enable_reg_pp4_iter0 = 1'b0;
#0 ap_enable_reg_pp4_iter7 = 1'b0;
#0 ap_enable_reg_pp5_iter0 = 1'b0;
#0 ap_enable_reg_pp5_iter7 = 1'b0;
#0 ap_enable_reg_pp6_iter0 = 1'b0;
#0 ap_enable_reg_pp6_iter7 = 1'b0;
#0 ap_enable_reg_pp7_iter0 = 1'b0;
#0 ap_enable_reg_pp7_iter7 = 1'b0;
#0 ap_enable_reg_pp8_iter0 = 1'b0;
#0 ap_enable_reg_pp8_iter7 = 1'b0;
#0 ap_enable_reg_pp9_iter0 = 1'b0;
#0 ap_enable_reg_pp9_iter7 = 1'b0;
#0 ap_enable_reg_pp10_iter0 = 1'b0;
#0 ap_enable_reg_pp10_iter7 = 1'b0;
#0 ap_enable_reg_pp11_iter0 = 1'b0;
#0 ap_enable_reg_pp11_iter7 = 1'b0;
#0 ap_enable_reg_pp12_iter0 = 1'b0;
#0 ap_enable_reg_pp12_iter7 = 1'b0;
#0 ap_enable_reg_pp13_iter0 = 1'b0;
#0 ap_enable_reg_pp13_iter7 = 1'b0;
#0 ap_enable_reg_pp14_iter0 = 1'b0;
#0 ap_enable_reg_pp14_iter7 = 1'b0;
#0 ap_enable_reg_pp15_iter0 = 1'b0;
#0 ap_enable_reg_pp15_iter7 = 1'b0;
#0 ap_enable_reg_pp16_iter0 = 1'b0;
#0 ap_enable_reg_pp16_iter7 = 1'b0;
#0 ap_enable_reg_pp17_iter0 = 1'b0;
#0 ap_enable_reg_pp17_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter4 = 1'b0;
#0 ap_enable_reg_pp1_iter5 = 1'b0;
#0 ap_enable_reg_pp1_iter6 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
#0 ap_enable_reg_pp2_iter3 = 1'b0;
#0 ap_enable_reg_pp2_iter4 = 1'b0;
#0 ap_enable_reg_pp2_iter5 = 1'b0;
#0 ap_enable_reg_pp2_iter6 = 1'b0;
#0 ap_enable_reg_pp3_iter2 = 1'b0;
#0 ap_enable_reg_pp3_iter3 = 1'b0;
#0 ap_enable_reg_pp3_iter4 = 1'b0;
#0 ap_enable_reg_pp3_iter5 = 1'b0;
#0 ap_enable_reg_pp3_iter6 = 1'b0;
#0 ap_enable_reg_pp4_iter2 = 1'b0;
#0 ap_enable_reg_pp4_iter3 = 1'b0;
#0 ap_enable_reg_pp4_iter4 = 1'b0;
#0 ap_enable_reg_pp4_iter5 = 1'b0;
#0 ap_enable_reg_pp4_iter6 = 1'b0;
#0 ap_enable_reg_pp5_iter2 = 1'b0;
#0 ap_enable_reg_pp5_iter3 = 1'b0;
#0 ap_enable_reg_pp5_iter4 = 1'b0;
#0 ap_enable_reg_pp5_iter5 = 1'b0;
#0 ap_enable_reg_pp5_iter6 = 1'b0;
#0 ap_enable_reg_pp6_iter2 = 1'b0;
#0 ap_enable_reg_pp6_iter3 = 1'b0;
#0 ap_enable_reg_pp6_iter4 = 1'b0;
#0 ap_enable_reg_pp6_iter5 = 1'b0;
#0 ap_enable_reg_pp6_iter6 = 1'b0;
#0 ap_enable_reg_pp7_iter2 = 1'b0;
#0 ap_enable_reg_pp7_iter3 = 1'b0;
#0 ap_enable_reg_pp7_iter4 = 1'b0;
#0 ap_enable_reg_pp7_iter5 = 1'b0;
#0 ap_enable_reg_pp7_iter6 = 1'b0;
#0 ap_enable_reg_pp8_iter2 = 1'b0;
#0 ap_enable_reg_pp8_iter3 = 1'b0;
#0 ap_enable_reg_pp8_iter4 = 1'b0;
#0 ap_enable_reg_pp8_iter5 = 1'b0;
#0 ap_enable_reg_pp8_iter6 = 1'b0;
#0 ap_enable_reg_pp9_iter2 = 1'b0;
#0 ap_enable_reg_pp9_iter3 = 1'b0;
#0 ap_enable_reg_pp9_iter4 = 1'b0;
#0 ap_enable_reg_pp9_iter5 = 1'b0;
#0 ap_enable_reg_pp9_iter6 = 1'b0;
#0 ap_enable_reg_pp10_iter2 = 1'b0;
#0 ap_enable_reg_pp10_iter3 = 1'b0;
#0 ap_enable_reg_pp10_iter4 = 1'b0;
#0 ap_enable_reg_pp10_iter5 = 1'b0;
#0 ap_enable_reg_pp10_iter6 = 1'b0;
#0 ap_enable_reg_pp11_iter2 = 1'b0;
#0 ap_enable_reg_pp11_iter3 = 1'b0;
#0 ap_enable_reg_pp11_iter4 = 1'b0;
#0 ap_enable_reg_pp11_iter5 = 1'b0;
#0 ap_enable_reg_pp11_iter6 = 1'b0;
#0 ap_enable_reg_pp12_iter2 = 1'b0;
#0 ap_enable_reg_pp12_iter3 = 1'b0;
#0 ap_enable_reg_pp12_iter4 = 1'b0;
#0 ap_enable_reg_pp12_iter5 = 1'b0;
#0 ap_enable_reg_pp12_iter6 = 1'b0;
#0 ap_enable_reg_pp13_iter2 = 1'b0;
#0 ap_enable_reg_pp13_iter3 = 1'b0;
#0 ap_enable_reg_pp13_iter4 = 1'b0;
#0 ap_enable_reg_pp13_iter5 = 1'b0;
#0 ap_enable_reg_pp13_iter6 = 1'b0;
#0 ap_enable_reg_pp14_iter2 = 1'b0;
#0 ap_enable_reg_pp14_iter3 = 1'b0;
#0 ap_enable_reg_pp14_iter4 = 1'b0;
#0 ap_enable_reg_pp14_iter5 = 1'b0;
#0 ap_enable_reg_pp14_iter6 = 1'b0;
#0 ap_enable_reg_pp15_iter2 = 1'b0;
#0 ap_enable_reg_pp15_iter3 = 1'b0;
#0 ap_enable_reg_pp15_iter4 = 1'b0;
#0 ap_enable_reg_pp15_iter5 = 1'b0;
#0 ap_enable_reg_pp15_iter6 = 1'b0;
#0 ap_enable_reg_pp16_iter2 = 1'b0;
#0 ap_enable_reg_pp16_iter3 = 1'b0;
#0 ap_enable_reg_pp16_iter4 = 1'b0;
#0 ap_enable_reg_pp16_iter5 = 1'b0;
#0 ap_enable_reg_pp16_iter6 = 1'b0;
#0 ap_enable_reg_pp17_iter2 = 1'b0;
#0 ap_enable_reg_pp17_iter3 = 1'b0;
#0 ap_enable_reg_pp17_iter4 = 1'b0;
#0 ap_enable_reg_pp17_iter5 = 1'b0;
#0 ap_enable_reg_pp17_iter6 = 1'b0;
end

predictor3_sigmoibkb #(
    .DataWidth( 8 ),
    .AddressRange( 8192 ),
    .AddressWidth( 13 ))
sigmoid_lut_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(sigmoid_lut_address0),
    .ce0(sigmoid_lut_ce0),
    .q0(sigmoid_lut_q0),
    .address1(sigmoid_lut_address1),
    .ce1(sigmoid_lut_ce1),
    .q1(sigmoid_lut_q1),
    .address2(sigmoid_lut_address2),
    .ce2(sigmoid_lut_ce2),
    .q2(sigmoid_lut_q2),
    .address3(sigmoid_lut_address3),
    .ce3(sigmoid_lut_ce3),
    .q3(sigmoid_lut_q3)
);

predictor3_BUS_CTRL_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_BUS_CTRL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_BUS_CTRL_DATA_WIDTH ))
predictor3_BUS_CTRL_s_axi_U(
    .AWVALID(s_axi_BUS_CTRL_AWVALID),
    .AWREADY(s_axi_BUS_CTRL_AWREADY),
    .AWADDR(s_axi_BUS_CTRL_AWADDR),
    .WVALID(s_axi_BUS_CTRL_WVALID),
    .WREADY(s_axi_BUS_CTRL_WREADY),
    .WDATA(s_axi_BUS_CTRL_WDATA),
    .WSTRB(s_axi_BUS_CTRL_WSTRB),
    .ARVALID(s_axi_BUS_CTRL_ARVALID),
    .ARREADY(s_axi_BUS_CTRL_ARREADY),
    .ARADDR(s_axi_BUS_CTRL_ARADDR),
    .RVALID(s_axi_BUS_CTRL_RVALID),
    .RREADY(s_axi_BUS_CTRL_RREADY),
    .RDATA(s_axi_BUS_CTRL_RDATA),
    .RRESP(s_axi_BUS_CTRL_RRESP),
    .BVALID(s_axi_BUS_CTRL_BVALID),
    .BREADY(s_axi_BUS_CTRL_BREADY),
    .BRESP(s_axi_BUS_CTRL_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

predictor3_mul_32cud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
predictor3_mul_32cud_U0(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(reg_3227),
    .din1(reg_3231),
    .ce(1'b1),
    .dout(grp_fu_3247_p2)
);

predictor3_mul_32cud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
predictor3_mul_32cud_U1(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(reg_3231),
    .din1(reg_3235),
    .ce(1'b1),
    .dout(grp_fu_3253_p2)
);

predictor3_mul_32cud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
predictor3_mul_32cud_U2(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(reg_3231),
    .din1(reg_3239),
    .ce(1'b1),
    .dout(grp_fu_3259_p2)
);

predictor3_mul_32cud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
predictor3_mul_32cud_U3(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(reg_3231),
    .din1(reg_3243),
    .ce(1'b1),
    .dout(grp_fu_3265_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(1'b0 == exitcond3_fu_3335_p2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == exitcond5_fu_3311_p2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond3_fu_3335_p2))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end else if ((((1'b1 == ap_CS_fsm_state2) & (1'b0 == exitcond5_fu_3311_p2)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & ~(1'b0 == exitcond3_fu_3335_p2)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp10_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp10_stage0) & ~(1'b0 == exitcond3_s_fu_5171_p2))) begin
            ap_enable_reg_pp10_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state102)) begin
            ap_enable_reg_pp10_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp10_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp10_stage0) & (1'b0 == exitcond3_s_fu_5171_p2))) begin
            ap_enable_reg_pp10_iter1 <= 1'b1;
        end else if (((1'b1 == ap_CS_fsm_state102) | ((1'b1 == ap_CS_fsm_pp10_stage0) & ~(1'b0 == exitcond3_s_fu_5171_p2)))) begin
            ap_enable_reg_pp10_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp10_iter2 <= 1'b0;
    end else begin
        ap_enable_reg_pp10_iter2 <= ap_enable_reg_pp10_iter1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp10_iter3 <= 1'b0;
    end else begin
        ap_enable_reg_pp10_iter3 <= ap_enable_reg_pp10_iter2;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp10_iter4 <= 1'b0;
    end else begin
        ap_enable_reg_pp10_iter4 <= ap_enable_reg_pp10_iter3;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp10_iter5 <= 1'b0;
    end else begin
        ap_enable_reg_pp10_iter5 <= ap_enable_reg_pp10_iter4;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp10_iter6 <= 1'b0;
    end else begin
        ap_enable_reg_pp10_iter6 <= ap_enable_reg_pp10_iter5;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp10_iter7 <= 1'b0;
    end else begin
        ap_enable_reg_pp10_iter7 <= ap_enable_reg_pp10_iter6;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp11_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp11_stage0) & ~(1'b0 == exitcond3_10_fu_5354_p2))) begin
            ap_enable_reg_pp11_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state112)) begin
            ap_enable_reg_pp11_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp11_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp11_stage0) & (1'b0 == exitcond3_10_fu_5354_p2))) begin
            ap_enable_reg_pp11_iter1 <= 1'b1;
        end else if (((1'b1 == ap_CS_fsm_state112) | ((1'b1 == ap_CS_fsm_pp11_stage0) & ~(1'b0 == exitcond3_10_fu_5354_p2)))) begin
            ap_enable_reg_pp11_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp11_iter2 <= 1'b0;
    end else begin
        ap_enable_reg_pp11_iter2 <= ap_enable_reg_pp11_iter1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp11_iter3 <= 1'b0;
    end else begin
        ap_enable_reg_pp11_iter3 <= ap_enable_reg_pp11_iter2;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp11_iter4 <= 1'b0;
    end else begin
        ap_enable_reg_pp11_iter4 <= ap_enable_reg_pp11_iter3;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp11_iter5 <= 1'b0;
    end else begin
        ap_enable_reg_pp11_iter5 <= ap_enable_reg_pp11_iter4;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp11_iter6 <= 1'b0;
    end else begin
        ap_enable_reg_pp11_iter6 <= ap_enable_reg_pp11_iter5;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp11_iter7 <= 1'b0;
    end else begin
        ap_enable_reg_pp11_iter7 <= ap_enable_reg_pp11_iter6;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp12_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp12_stage0) & ~(1'b0 == exitcond3_11_fu_5539_p2))) begin
            ap_enable_reg_pp12_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state122)) begin
            ap_enable_reg_pp12_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp12_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp12_stage0) & (1'b0 == exitcond3_11_fu_5539_p2))) begin
            ap_enable_reg_pp12_iter1 <= 1'b1;
        end else if (((1'b1 == ap_CS_fsm_state122) | ((1'b1 == ap_CS_fsm_pp12_stage0) & ~(1'b0 == exitcond3_11_fu_5539_p2)))) begin
            ap_enable_reg_pp12_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp12_iter2 <= 1'b0;
    end else begin
        ap_enable_reg_pp12_iter2 <= ap_enable_reg_pp12_iter1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp12_iter3 <= 1'b0;
    end else begin
        ap_enable_reg_pp12_iter3 <= ap_enable_reg_pp12_iter2;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp12_iter4 <= 1'b0;
    end else begin
        ap_enable_reg_pp12_iter4 <= ap_enable_reg_pp12_iter3;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp12_iter5 <= 1'b0;
    end else begin
        ap_enable_reg_pp12_iter5 <= ap_enable_reg_pp12_iter4;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp12_iter6 <= 1'b0;
    end else begin
        ap_enable_reg_pp12_iter6 <= ap_enable_reg_pp12_iter5;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp12_iter7 <= 1'b0;
    end else begin
        ap_enable_reg_pp12_iter7 <= ap_enable_reg_pp12_iter6;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp13_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp13_stage0) & ~(1'b0 == exitcond3_12_fu_5722_p2))) begin
            ap_enable_reg_pp13_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state132)) begin
            ap_enable_reg_pp13_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp13_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp13_stage0) & (1'b0 == exitcond3_12_fu_5722_p2))) begin
            ap_enable_reg_pp13_iter1 <= 1'b1;
        end else if (((1'b1 == ap_CS_fsm_state132) | ((1'b1 == ap_CS_fsm_pp13_stage0) & ~(1'b0 == exitcond3_12_fu_5722_p2)))) begin
            ap_enable_reg_pp13_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp13_iter2 <= 1'b0;
    end else begin
        ap_enable_reg_pp13_iter2 <= ap_enable_reg_pp13_iter1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp13_iter3 <= 1'b0;
    end else begin
        ap_enable_reg_pp13_iter3 <= ap_enable_reg_pp13_iter2;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp13_iter4 <= 1'b0;
    end else begin
        ap_enable_reg_pp13_iter4 <= ap_enable_reg_pp13_iter3;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp13_iter5 <= 1'b0;
    end else begin
        ap_enable_reg_pp13_iter5 <= ap_enable_reg_pp13_iter4;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp13_iter6 <= 1'b0;
    end else begin
        ap_enable_reg_pp13_iter6 <= ap_enable_reg_pp13_iter5;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp13_iter7 <= 1'b0;
    end else begin
        ap_enable_reg_pp13_iter7 <= ap_enable_reg_pp13_iter6;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp14_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp14_stage0) & ~(1'b0 == exitcond3_13_fu_5907_p2))) begin
            ap_enable_reg_pp14_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state142)) begin
            ap_enable_reg_pp14_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp14_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp14_stage0) & (1'b0 == exitcond3_13_fu_5907_p2))) begin
            ap_enable_reg_pp14_iter1 <= 1'b1;
        end else if (((1'b1 == ap_CS_fsm_state142) | ((1'b1 == ap_CS_fsm_pp14_stage0) & ~(1'b0 == exitcond3_13_fu_5907_p2)))) begin
            ap_enable_reg_pp14_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp14_iter2 <= 1'b0;
    end else begin
        ap_enable_reg_pp14_iter2 <= ap_enable_reg_pp14_iter1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp14_iter3 <= 1'b0;
    end else begin
        ap_enable_reg_pp14_iter3 <= ap_enable_reg_pp14_iter2;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp14_iter4 <= 1'b0;
    end else begin
        ap_enable_reg_pp14_iter4 <= ap_enable_reg_pp14_iter3;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp14_iter5 <= 1'b0;
    end else begin
        ap_enable_reg_pp14_iter5 <= ap_enable_reg_pp14_iter4;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp14_iter6 <= 1'b0;
    end else begin
        ap_enable_reg_pp14_iter6 <= ap_enable_reg_pp14_iter5;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp14_iter7 <= 1'b0;
    end else begin
        ap_enable_reg_pp14_iter7 <= ap_enable_reg_pp14_iter6;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp15_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp15_stage0) & ~(1'b0 == exitcond_fu_6145_p2))) begin
            ap_enable_reg_pp15_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state153) & (1'b0 == exitcond2_fu_6111_p2))) begin
            ap_enable_reg_pp15_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp15_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp15_stage0) & (1'b0 == exitcond_fu_6145_p2))) begin
            ap_enable_reg_pp15_iter1 <= 1'b1;
        end else if ((((1'b1 == ap_CS_fsm_state153) & (1'b0 == exitcond2_fu_6111_p2)) | ((1'b1 == ap_CS_fsm_pp15_stage0) & ~(1'b0 == exitcond_fu_6145_p2)))) begin
            ap_enable_reg_pp15_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp15_iter2 <= 1'b0;
    end else begin
        ap_enable_reg_pp15_iter2 <= ap_enable_reg_pp15_iter1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp15_iter3 <= 1'b0;
    end else begin
        ap_enable_reg_pp15_iter3 <= ap_enable_reg_pp15_iter2;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp15_iter4 <= 1'b0;
    end else begin
        ap_enable_reg_pp15_iter4 <= ap_enable_reg_pp15_iter3;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp15_iter5 <= 1'b0;
    end else begin
        ap_enable_reg_pp15_iter5 <= ap_enable_reg_pp15_iter4;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp15_iter6 <= 1'b0;
    end else begin
        ap_enable_reg_pp15_iter6 <= ap_enable_reg_pp15_iter5;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp15_iter7 <= 1'b0;
    end else begin
        ap_enable_reg_pp15_iter7 <= ap_enable_reg_pp15_iter6;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp16_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp16_stage0) & ~(1'b0 == exitcond_1_fu_6332_p2))) begin
            ap_enable_reg_pp16_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state163)) begin
            ap_enable_reg_pp16_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp16_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp16_stage0) & (1'b0 == exitcond_1_fu_6332_p2))) begin
            ap_enable_reg_pp16_iter1 <= 1'b1;
        end else if (((1'b1 == ap_CS_fsm_state163) | ((1'b1 == ap_CS_fsm_pp16_stage0) & ~(1'b0 == exitcond_1_fu_6332_p2)))) begin
            ap_enable_reg_pp16_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp16_iter2 <= 1'b0;
    end else begin
        ap_enable_reg_pp16_iter2 <= ap_enable_reg_pp16_iter1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp16_iter3 <= 1'b0;
    end else begin
        ap_enable_reg_pp16_iter3 <= ap_enable_reg_pp16_iter2;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp16_iter4 <= 1'b0;
    end else begin
        ap_enable_reg_pp16_iter4 <= ap_enable_reg_pp16_iter3;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp16_iter5 <= 1'b0;
    end else begin
        ap_enable_reg_pp16_iter5 <= ap_enable_reg_pp16_iter4;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp16_iter6 <= 1'b0;
    end else begin
        ap_enable_reg_pp16_iter6 <= ap_enable_reg_pp16_iter5;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp16_iter7 <= 1'b0;
    end else begin
        ap_enable_reg_pp16_iter7 <= ap_enable_reg_pp16_iter6;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp17_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp17_stage0) & ~(1'b0 == exitcond_2_fu_6525_p2))) begin
            ap_enable_reg_pp17_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state173)) begin
            ap_enable_reg_pp17_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp17_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp17_stage0) & (1'b0 == exitcond_2_fu_6525_p2))) begin
            ap_enable_reg_pp17_iter1 <= 1'b1;
        end else if (((1'b1 == ap_CS_fsm_state173) | ((1'b1 == ap_CS_fsm_pp17_stage0) & ~(1'b0 == exitcond_2_fu_6525_p2)))) begin
            ap_enable_reg_pp17_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp17_iter2 <= 1'b0;
    end else begin
        ap_enable_reg_pp17_iter2 <= ap_enable_reg_pp17_iter1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp17_iter3 <= 1'b0;
    end else begin
        ap_enable_reg_pp17_iter3 <= ap_enable_reg_pp17_iter2;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp17_iter4 <= 1'b0;
    end else begin
        ap_enable_reg_pp17_iter4 <= ap_enable_reg_pp17_iter3;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp17_iter5 <= 1'b0;
    end else begin
        ap_enable_reg_pp17_iter5 <= ap_enable_reg_pp17_iter4;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp17_iter6 <= 1'b0;
    end else begin
        ap_enable_reg_pp17_iter6 <= ap_enable_reg_pp17_iter5;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp17_iter7 <= 1'b0;
    end else begin
        ap_enable_reg_pp17_iter7 <= ap_enable_reg_pp17_iter6;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage0) & ~(1'b0 == exitcond3_1_fu_3514_p2))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state12)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == exitcond3_1_fu_3514_p2))) begin
            ap_enable_reg_pp1_iter1 <= 1'b1;
        end else if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_pp1_stage0) & ~(1'b0 == exitcond3_1_fu_3514_p2)))) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter4 <= 1'b0;
    end else begin
        ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter5 <= 1'b0;
    end else begin
        ap_enable_reg_pp1_iter5 <= ap_enable_reg_pp1_iter4;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter6 <= 1'b0;
    end else begin
        ap_enable_reg_pp1_iter6 <= ap_enable_reg_pp1_iter5;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter7 <= 1'b0;
    end else begin
        ap_enable_reg_pp1_iter7 <= ap_enable_reg_pp1_iter6;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage0) & ~(1'b0 == exitcond3_2_fu_3699_p2))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state22)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == exitcond3_2_fu_3699_p2))) begin
            ap_enable_reg_pp2_iter1 <= 1'b1;
        end else if (((1'b1 == ap_CS_fsm_state22) | ((1'b1 == ap_CS_fsm_pp2_stage0) & ~(1'b0 == exitcond3_2_fu_3699_p2)))) begin
            ap_enable_reg_pp2_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter3 <= 1'b0;
    end else begin
        ap_enable_reg_pp2_iter3 <= ap_enable_reg_pp2_iter2;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter4 <= 1'b0;
    end else begin
        ap_enable_reg_pp2_iter4 <= ap_enable_reg_pp2_iter3;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter5 <= 1'b0;
    end else begin
        ap_enable_reg_pp2_iter5 <= ap_enable_reg_pp2_iter4;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter6 <= 1'b0;
    end else begin
        ap_enable_reg_pp2_iter6 <= ap_enable_reg_pp2_iter5;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter7 <= 1'b0;
    end else begin
        ap_enable_reg_pp2_iter7 <= ap_enable_reg_pp2_iter6;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(1'b0 == exitcond3_3_fu_3882_p2))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state32)) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == exitcond3_3_fu_3882_p2))) begin
            ap_enable_reg_pp3_iter1 <= 1'b1;
        end else if (((1'b1 == ap_CS_fsm_state32) | ((1'b1 == ap_CS_fsm_pp3_stage0) & ~(1'b0 == exitcond3_3_fu_3882_p2)))) begin
            ap_enable_reg_pp3_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter2 <= 1'b0;
    end else begin
        ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter3 <= 1'b0;
    end else begin
        ap_enable_reg_pp3_iter3 <= ap_enable_reg_pp3_iter2;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter4 <= 1'b0;
    end else begin
        ap_enable_reg_pp3_iter4 <= ap_enable_reg_pp3_iter3;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter5 <= 1'b0;
    end else begin
        ap_enable_reg_pp3_iter5 <= ap_enable_reg_pp3_iter4;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter6 <= 1'b0;
    end else begin
        ap_enable_reg_pp3_iter6 <= ap_enable_reg_pp3_iter5;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter7 <= 1'b0;
    end else begin
        ap_enable_reg_pp3_iter7 <= ap_enable_reg_pp3_iter6;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp4_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp4_stage0) & ~(1'b0 == exitcond3_4_fu_4067_p2))) begin
            ap_enable_reg_pp4_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state42)) begin
            ap_enable_reg_pp4_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp4_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == exitcond3_4_fu_4067_p2))) begin
            ap_enable_reg_pp4_iter1 <= 1'b1;
        end else if (((1'b1 == ap_CS_fsm_state42) | ((1'b1 == ap_CS_fsm_pp4_stage0) & ~(1'b0 == exitcond3_4_fu_4067_p2)))) begin
            ap_enable_reg_pp4_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp4_iter2 <= 1'b0;
    end else begin
        ap_enable_reg_pp4_iter2 <= ap_enable_reg_pp4_iter1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp4_iter3 <= 1'b0;
    end else begin
        ap_enable_reg_pp4_iter3 <= ap_enable_reg_pp4_iter2;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp4_iter4 <= 1'b0;
    end else begin
        ap_enable_reg_pp4_iter4 <= ap_enable_reg_pp4_iter3;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp4_iter5 <= 1'b0;
    end else begin
        ap_enable_reg_pp4_iter5 <= ap_enable_reg_pp4_iter4;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp4_iter6 <= 1'b0;
    end else begin
        ap_enable_reg_pp4_iter6 <= ap_enable_reg_pp4_iter5;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp4_iter7 <= 1'b0;
    end else begin
        ap_enable_reg_pp4_iter7 <= ap_enable_reg_pp4_iter6;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp5_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp5_stage0) & ~(1'b0 == exitcond3_5_fu_4250_p2))) begin
            ap_enable_reg_pp5_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state52)) begin
            ap_enable_reg_pp5_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp5_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp5_stage0) & (1'b0 == exitcond3_5_fu_4250_p2))) begin
            ap_enable_reg_pp5_iter1 <= 1'b1;
        end else if (((1'b1 == ap_CS_fsm_state52) | ((1'b1 == ap_CS_fsm_pp5_stage0) & ~(1'b0 == exitcond3_5_fu_4250_p2)))) begin
            ap_enable_reg_pp5_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp5_iter2 <= 1'b0;
    end else begin
        ap_enable_reg_pp5_iter2 <= ap_enable_reg_pp5_iter1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp5_iter3 <= 1'b0;
    end else begin
        ap_enable_reg_pp5_iter3 <= ap_enable_reg_pp5_iter2;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp5_iter4 <= 1'b0;
    end else begin
        ap_enable_reg_pp5_iter4 <= ap_enable_reg_pp5_iter3;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp5_iter5 <= 1'b0;
    end else begin
        ap_enable_reg_pp5_iter5 <= ap_enable_reg_pp5_iter4;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp5_iter6 <= 1'b0;
    end else begin
        ap_enable_reg_pp5_iter6 <= ap_enable_reg_pp5_iter5;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp5_iter7 <= 1'b0;
    end else begin
        ap_enable_reg_pp5_iter7 <= ap_enable_reg_pp5_iter6;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp6_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp6_stage0) & ~(1'b0 == exitcond3_6_fu_4435_p2))) begin
            ap_enable_reg_pp6_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state62)) begin
            ap_enable_reg_pp6_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp6_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == exitcond3_6_fu_4435_p2))) begin
            ap_enable_reg_pp6_iter1 <= 1'b1;
        end else if (((1'b1 == ap_CS_fsm_state62) | ((1'b1 == ap_CS_fsm_pp6_stage0) & ~(1'b0 == exitcond3_6_fu_4435_p2)))) begin
            ap_enable_reg_pp6_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp6_iter2 <= 1'b0;
    end else begin
        ap_enable_reg_pp6_iter2 <= ap_enable_reg_pp6_iter1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp6_iter3 <= 1'b0;
    end else begin
        ap_enable_reg_pp6_iter3 <= ap_enable_reg_pp6_iter2;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp6_iter4 <= 1'b0;
    end else begin
        ap_enable_reg_pp6_iter4 <= ap_enable_reg_pp6_iter3;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp6_iter5 <= 1'b0;
    end else begin
        ap_enable_reg_pp6_iter5 <= ap_enable_reg_pp6_iter4;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp6_iter6 <= 1'b0;
    end else begin
        ap_enable_reg_pp6_iter6 <= ap_enable_reg_pp6_iter5;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp6_iter7 <= 1'b0;
    end else begin
        ap_enable_reg_pp6_iter7 <= ap_enable_reg_pp6_iter6;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp7_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp7_stage0) & ~(1'b0 == exitcond3_7_fu_4618_p2))) begin
            ap_enable_reg_pp7_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state72)) begin
            ap_enable_reg_pp7_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp7_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == exitcond3_7_fu_4618_p2))) begin
            ap_enable_reg_pp7_iter1 <= 1'b1;
        end else if (((1'b1 == ap_CS_fsm_state72) | ((1'b1 == ap_CS_fsm_pp7_stage0) & ~(1'b0 == exitcond3_7_fu_4618_p2)))) begin
            ap_enable_reg_pp7_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp7_iter2 <= 1'b0;
    end else begin
        ap_enable_reg_pp7_iter2 <= ap_enable_reg_pp7_iter1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp7_iter3 <= 1'b0;
    end else begin
        ap_enable_reg_pp7_iter3 <= ap_enable_reg_pp7_iter2;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp7_iter4 <= 1'b0;
    end else begin
        ap_enable_reg_pp7_iter4 <= ap_enable_reg_pp7_iter3;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp7_iter5 <= 1'b0;
    end else begin
        ap_enable_reg_pp7_iter5 <= ap_enable_reg_pp7_iter4;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp7_iter6 <= 1'b0;
    end else begin
        ap_enable_reg_pp7_iter6 <= ap_enable_reg_pp7_iter5;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp7_iter7 <= 1'b0;
    end else begin
        ap_enable_reg_pp7_iter7 <= ap_enable_reg_pp7_iter6;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp8_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp8_stage0) & ~(1'b0 == exitcond3_8_fu_4803_p2))) begin
            ap_enable_reg_pp8_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state82)) begin
            ap_enable_reg_pp8_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp8_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == exitcond3_8_fu_4803_p2))) begin
            ap_enable_reg_pp8_iter1 <= 1'b1;
        end else if (((1'b1 == ap_CS_fsm_state82) | ((1'b1 == ap_CS_fsm_pp8_stage0) & ~(1'b0 == exitcond3_8_fu_4803_p2)))) begin
            ap_enable_reg_pp8_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp8_iter2 <= 1'b0;
    end else begin
        ap_enable_reg_pp8_iter2 <= ap_enable_reg_pp8_iter1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp8_iter3 <= 1'b0;
    end else begin
        ap_enable_reg_pp8_iter3 <= ap_enable_reg_pp8_iter2;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp8_iter4 <= 1'b0;
    end else begin
        ap_enable_reg_pp8_iter4 <= ap_enable_reg_pp8_iter3;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp8_iter5 <= 1'b0;
    end else begin
        ap_enable_reg_pp8_iter5 <= ap_enable_reg_pp8_iter4;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp8_iter6 <= 1'b0;
    end else begin
        ap_enable_reg_pp8_iter6 <= ap_enable_reg_pp8_iter5;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp8_iter7 <= 1'b0;
    end else begin
        ap_enable_reg_pp8_iter7 <= ap_enable_reg_pp8_iter6;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp9_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp9_stage0) & ~(1'b0 == exitcond3_9_fu_4986_p2))) begin
            ap_enable_reg_pp9_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state92)) begin
            ap_enable_reg_pp9_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp9_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp9_stage0) & (1'b0 == exitcond3_9_fu_4986_p2))) begin
            ap_enable_reg_pp9_iter1 <= 1'b1;
        end else if (((1'b1 == ap_CS_fsm_state92) | ((1'b1 == ap_CS_fsm_pp9_stage0) & ~(1'b0 == exitcond3_9_fu_4986_p2)))) begin
            ap_enable_reg_pp9_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp9_iter2 <= 1'b0;
    end else begin
        ap_enable_reg_pp9_iter2 <= ap_enable_reg_pp9_iter1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp9_iter3 <= 1'b0;
    end else begin
        ap_enable_reg_pp9_iter3 <= ap_enable_reg_pp9_iter2;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp9_iter4 <= 1'b0;
    end else begin
        ap_enable_reg_pp9_iter4 <= ap_enable_reg_pp9_iter3;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp9_iter5 <= 1'b0;
    end else begin
        ap_enable_reg_pp9_iter5 <= ap_enable_reg_pp9_iter4;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp9_iter6 <= 1'b0;
    end else begin
        ap_enable_reg_pp9_iter6 <= ap_enable_reg_pp9_iter5;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp9_iter7 <= 1'b0;
    end else begin
        ap_enable_reg_pp9_iter7 <= ap_enable_reg_pp9_iter6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & ~(1'b0 == exitcond5_fu_3311_p2))) begin
        i_1_reg_3039 <= ap_const_lv4_0;
    end else if ((1'b1 == ap_CS_fsm_state183)) begin
        i_1_reg_3039 <= i_3_reg_7903;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state152)) begin
        i_reg_2143 <= i_2_reg_6745;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        i_reg_2143 <= ap_const_lv4_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp10_stage0) & (1'b1 == ap_enable_reg_pp10_iter0) & (1'b0 == exitcond3_s_fu_5171_p2))) begin
        k_10_reg_2744 <= k_2_s_fu_5177_p2;
    end else if ((1'b1 == ap_CS_fsm_state102)) begin
        k_10_reg_2744 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp11_stage0) & (1'b1 == ap_enable_reg_pp11_iter0) & (1'b0 == exitcond3_10_fu_5354_p2))) begin
        k_11_reg_2803 <= k_2_10_fu_5360_p2;
    end else if ((1'b1 == ap_CS_fsm_state112)) begin
        k_11_reg_2803 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp12_stage0) & (1'b1 == ap_enable_reg_pp12_iter0) & (1'b0 == exitcond3_11_fu_5539_p2))) begin
        k_12_reg_2862 <= k_2_11_fu_5545_p2;
    end else if ((1'b1 == ap_CS_fsm_state122)) begin
        k_12_reg_2862 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp13_stage0) & (1'b1 == ap_enable_reg_pp13_iter0) & (1'b0 == exitcond3_12_fu_5722_p2))) begin
        k_13_reg_2921 <= k_2_12_fu_5728_p2;
    end else if ((1'b1 == ap_CS_fsm_state132)) begin
        k_13_reg_2921 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp14_stage0) & (1'b1 == ap_enable_reg_pp14_iter0) & (1'b0 == exitcond3_13_fu_5907_p2))) begin
        k_14_reg_2980 <= k_2_13_fu_5913_p2;
    end else if ((1'b1 == ap_CS_fsm_state142)) begin
        k_14_reg_2980 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (1'b0 == exitcond3_2_fu_3699_p2))) begin
        k_15_reg_2272 <= k_2_2_fu_3705_p2;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        k_15_reg_2272 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter0) & (1'b0 == exitcond3_3_fu_3882_p2))) begin
        k_16_reg_2331 <= k_2_3_fu_3888_p2;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        k_16_reg_2331 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp16_stage0) & (1'b1 == ap_enable_reg_pp16_iter0) & (1'b0 == exitcond_1_fu_6332_p2))) begin
        k_1_1_reg_3109 <= k_3_1_fu_6338_p2;
    end else if ((1'b1 == ap_CS_fsm_state163)) begin
        k_1_1_reg_3109 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp17_stage0) & (1'b1 == ap_enable_reg_pp17_iter0) & (1'b0 == exitcond_2_fu_6525_p2))) begin
        k_1_2_reg_3168 <= k_3_2_fu_6531_p2;
    end else if ((1'b1 == ap_CS_fsm_state173)) begin
        k_1_2_reg_3168 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp15_stage0) & (1'b1 == ap_enable_reg_pp15_iter0) & (1'b0 == exitcond_fu_6145_p2))) begin
        k_1_reg_3050 <= k_3_fu_6151_p2;
    end else if (((1'b1 == ap_CS_fsm_state153) & (1'b0 == exitcond2_fu_6111_p2))) begin
        k_1_reg_3050 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage0) & (1'b1 == ap_enable_reg_pp4_iter0) & (1'b0 == exitcond3_4_fu_4067_p2))) begin
        k_4_reg_2390 <= k_2_4_fu_4073_p2;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        k_4_reg_2390 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp5_stage0) & (1'b1 == ap_enable_reg_pp5_iter0) & (1'b0 == exitcond3_5_fu_4250_p2))) begin
        k_5_reg_2449 <= k_2_5_fu_4256_p2;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        k_5_reg_2449 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp6_stage0) & (1'b1 == ap_enable_reg_pp6_iter0) & (1'b0 == exitcond3_6_fu_4435_p2))) begin
        k_6_reg_2508 <= k_2_6_fu_4441_p2;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        k_6_reg_2508 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp7_stage0) & (1'b1 == ap_enable_reg_pp7_iter0) & (1'b0 == exitcond3_7_fu_4618_p2))) begin
        k_7_reg_2567 <= k_2_7_fu_4624_p2;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        k_7_reg_2567 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp8_stage0) & (1'b1 == ap_enable_reg_pp8_iter0) & (1'b0 == exitcond3_8_fu_4803_p2))) begin
        k_8_reg_2626 <= k_2_8_fu_4809_p2;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        k_8_reg_2626 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp9_stage0) & (1'b1 == ap_enable_reg_pp9_iter0) & (1'b0 == exitcond3_9_fu_4986_p2))) begin
        k_9_reg_2685 <= k_2_9_fu_4992_p2;
    end else if ((1'b1 == ap_CS_fsm_state92)) begin
        k_9_reg_2685 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond3_fu_3335_p2))) begin
        k_reg_2154 <= k_2_fu_3341_p2;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == exitcond5_fu_3311_p2))) begin
        k_reg_2154 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (1'b0 == exitcond3_1_fu_3514_p2))) begin
        k_s_reg_2213 <= k_2_1_fu_3520_p2;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        k_s_reg_2213 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp10_iter7) & (1'b0 == ap_pipeline_reg_pp10_iter6_exitcond3_s_reg_7529))) begin
        sum1_10_reg_2755 <= sum1_2_s_fu_5217_p2;
    end else if ((1'b1 == ap_CS_fsm_state102)) begin
        sum1_10_reg_2755 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp11_iter7) & (1'b0 == ap_pipeline_reg_pp11_iter6_exitcond3_10_reg_7603))) begin
        sum1_11_reg_2814 <= sum1_2_10_fu_5402_p2;
    end else if ((1'b1 == ap_CS_fsm_state112)) begin
        sum1_11_reg_2814 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp12_iter7) & (1'b0 == ap_pipeline_reg_pp12_iter6_exitcond3_11_reg_7677))) begin
        sum1_12_reg_2873 <= sum1_2_11_fu_5585_p2;
    end else if ((1'b1 == ap_CS_fsm_state122)) begin
        sum1_12_reg_2873 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp13_iter7) & (1'b0 == ap_pipeline_reg_pp13_iter6_exitcond3_12_reg_7751))) begin
        sum1_13_reg_2932 <= sum1_2_12_fu_5770_p2;
    end else if ((1'b1 == ap_CS_fsm_state132)) begin
        sum1_13_reg_2932 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp14_iter7) & (1'b0 == ap_pipeline_reg_pp14_iter6_exitcond3_13_reg_7825))) begin
        sum1_14_reg_2991 <= sum1_2_13_fu_5953_p2;
    end else if ((1'b1 == ap_CS_fsm_state142)) begin
        sum1_14_reg_2991 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp2_iter7) & (1'b0 == ap_pipeline_reg_pp2_iter6_exitcond3_2_reg_6937))) begin
        sum1_15_reg_2283 <= sum1_2_2_fu_3745_p2;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        sum1_15_reg_2283 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond3_3_reg_7011))) begin
        sum1_16_reg_2342 <= sum1_2_3_fu_3930_p2;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        sum1_16_reg_2342 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp16_iter7) & (1'b0 == ap_pipeline_reg_pp16_iter6_exitcond_1_reg_8001))) begin
        sum1_1_1_reg_3120 <= sum1_3_1_fu_6384_p2;
    end else if ((1'b1 == ap_CS_fsm_state163)) begin
        sum1_1_1_reg_3120 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp17_iter7) & (1'b0 == ap_pipeline_reg_pp17_iter6_exitcond_2_reg_8075))) begin
        sum1_1_2_reg_3179 <= sum1_3_2_fu_6575_p2;
    end else if ((1'b1 == ap_CS_fsm_state173)) begin
        sum1_1_2_reg_3179 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp15_iter7) & (1'b0 == ap_pipeline_reg_pp15_iter6_exitcond_reg_7927))) begin
        sum1_1_reg_3061 <= sum1_3_fu_6195_p2;
    end else if (((1'b1 == ap_CS_fsm_state153) & (1'b0 == exitcond2_fu_6111_p2))) begin
        sum1_1_reg_3061 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp4_iter7) & (1'b0 == ap_pipeline_reg_pp4_iter6_exitcond3_4_reg_7085))) begin
        sum1_4_reg_2401 <= sum1_2_4_fu_4113_p2;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        sum1_4_reg_2401 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp5_iter7) & (1'b0 == ap_pipeline_reg_pp5_iter6_exitcond3_5_reg_7159))) begin
        sum1_5_reg_2460 <= sum1_2_5_fu_4298_p2;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        sum1_5_reg_2460 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp6_iter7) & (1'b0 == ap_pipeline_reg_pp6_iter6_exitcond3_6_reg_7233))) begin
        sum1_6_reg_2519 <= sum1_2_6_fu_4481_p2;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sum1_6_reg_2519 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp7_iter7) & (1'b0 == ap_pipeline_reg_pp7_iter6_exitcond3_7_reg_7307))) begin
        sum1_7_reg_2578 <= sum1_2_7_fu_4666_p2;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        sum1_7_reg_2578 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp8_iter7) & (1'b0 == ap_pipeline_reg_pp8_iter6_exitcond3_8_reg_7381))) begin
        sum1_8_reg_2637 <= sum1_2_8_fu_4849_p2;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        sum1_8_reg_2637 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp9_iter7) & (1'b0 == ap_pipeline_reg_pp9_iter6_exitcond3_9_reg_7455))) begin
        sum1_9_reg_2696 <= sum1_2_9_fu_5034_p2;
    end else if ((1'b1 == ap_CS_fsm_state92)) begin
        sum1_9_reg_2696 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (1'b0 == ap_pipeline_reg_pp0_iter6_exitcond3_reg_6789))) begin
        sum1_reg_2165 <= sum1_2_fu_3381_p2;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == exitcond5_fu_3311_p2))) begin
        sum1_reg_2165 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp1_iter7) & (1'b0 == ap_pipeline_reg_pp1_iter6_exitcond3_1_reg_6863))) begin
        sum1_s_reg_2224 <= sum1_2_1_fu_3562_p2;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        sum1_s_reg_2224 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp10_iter7) & (1'b0 == ap_pipeline_reg_pp10_iter6_exitcond3_s_reg_7529))) begin
        sum2_10_reg_2767 <= sum2_2_s_fu_5227_p2;
    end else if ((1'b1 == ap_CS_fsm_state102)) begin
        sum2_10_reg_2767 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp11_iter7) & (1'b0 == ap_pipeline_reg_pp11_iter6_exitcond3_10_reg_7603))) begin
        sum2_11_reg_2826 <= sum2_2_10_fu_5412_p2;
    end else if ((1'b1 == ap_CS_fsm_state112)) begin
        sum2_11_reg_2826 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp12_iter7) & (1'b0 == ap_pipeline_reg_pp12_iter6_exitcond3_11_reg_7677))) begin
        sum2_12_reg_2885 <= sum2_2_11_fu_5595_p2;
    end else if ((1'b1 == ap_CS_fsm_state122)) begin
        sum2_12_reg_2885 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp13_iter7) & (1'b0 == ap_pipeline_reg_pp13_iter6_exitcond3_12_reg_7751))) begin
        sum2_13_reg_2944 <= sum2_2_12_fu_5780_p2;
    end else if ((1'b1 == ap_CS_fsm_state132)) begin
        sum2_13_reg_2944 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp14_iter7) & (1'b0 == ap_pipeline_reg_pp14_iter6_exitcond3_13_reg_7825))) begin
        sum2_14_reg_3003 <= sum2_2_13_fu_5963_p2;
    end else if ((1'b1 == ap_CS_fsm_state142)) begin
        sum2_14_reg_3003 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp2_iter7) & (1'b0 == ap_pipeline_reg_pp2_iter6_exitcond3_2_reg_6937))) begin
        sum2_15_reg_2295 <= sum2_2_2_fu_3755_p2;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        sum2_15_reg_2295 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond3_3_reg_7011))) begin
        sum2_16_reg_2354 <= sum2_2_3_fu_3940_p2;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        sum2_16_reg_2354 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp16_iter7) & (1'b0 == ap_pipeline_reg_pp16_iter6_exitcond_1_reg_8001))) begin
        sum2_1_1_reg_3132 <= sum2_3_1_fu_6394_p2;
    end else if ((1'b1 == ap_CS_fsm_state163)) begin
        sum2_1_1_reg_3132 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp17_iter7) & (1'b0 == ap_pipeline_reg_pp17_iter6_exitcond_2_reg_8075))) begin
        sum2_1_2_reg_3191 <= sum2_3_2_fu_6585_p2;
    end else if ((1'b1 == ap_CS_fsm_state173)) begin
        sum2_1_2_reg_3191 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp15_iter7) & (1'b0 == ap_pipeline_reg_pp15_iter6_exitcond_reg_7927))) begin
        sum2_1_reg_3073 <= sum2_3_fu_6205_p2;
    end else if (((1'b1 == ap_CS_fsm_state153) & (1'b0 == exitcond2_fu_6111_p2))) begin
        sum2_1_reg_3073 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp4_iter7) & (1'b0 == ap_pipeline_reg_pp4_iter6_exitcond3_4_reg_7085))) begin
        sum2_4_reg_2413 <= sum2_2_4_fu_4123_p2;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        sum2_4_reg_2413 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp5_iter7) & (1'b0 == ap_pipeline_reg_pp5_iter6_exitcond3_5_reg_7159))) begin
        sum2_5_reg_2472 <= sum2_2_5_fu_4308_p2;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        sum2_5_reg_2472 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp6_iter7) & (1'b0 == ap_pipeline_reg_pp6_iter6_exitcond3_6_reg_7233))) begin
        sum2_6_reg_2531 <= sum2_2_6_fu_4491_p2;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sum2_6_reg_2531 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp7_iter7) & (1'b0 == ap_pipeline_reg_pp7_iter6_exitcond3_7_reg_7307))) begin
        sum2_7_reg_2590 <= sum2_2_7_fu_4676_p2;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        sum2_7_reg_2590 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp8_iter7) & (1'b0 == ap_pipeline_reg_pp8_iter6_exitcond3_8_reg_7381))) begin
        sum2_8_reg_2649 <= sum2_2_8_fu_4859_p2;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        sum2_8_reg_2649 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp9_iter7) & (1'b0 == ap_pipeline_reg_pp9_iter6_exitcond3_9_reg_7455))) begin
        sum2_9_reg_2708 <= sum2_2_9_fu_5044_p2;
    end else if ((1'b1 == ap_CS_fsm_state92)) begin
        sum2_9_reg_2708 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (1'b0 == ap_pipeline_reg_pp0_iter6_exitcond3_reg_6789))) begin
        sum2_reg_2177 <= sum2_2_fu_3391_p2;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == exitcond5_fu_3311_p2))) begin
        sum2_reg_2177 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp1_iter7) & (1'b0 == ap_pipeline_reg_pp1_iter6_exitcond3_1_reg_6863))) begin
        sum2_s_reg_2236 <= sum2_2_1_fu_3572_p2;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        sum2_s_reg_2236 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp10_iter7) & (1'b0 == ap_pipeline_reg_pp10_iter6_exitcond3_s_reg_7529))) begin
        sum3_10_reg_2779 <= sum3_2_s_fu_5237_p2;
    end else if ((1'b1 == ap_CS_fsm_state102)) begin
        sum3_10_reg_2779 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp11_iter7) & (1'b0 == ap_pipeline_reg_pp11_iter6_exitcond3_10_reg_7603))) begin
        sum3_11_reg_2838 <= sum3_2_10_fu_5422_p2;
    end else if ((1'b1 == ap_CS_fsm_state112)) begin
        sum3_11_reg_2838 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp12_iter7) & (1'b0 == ap_pipeline_reg_pp12_iter6_exitcond3_11_reg_7677))) begin
        sum3_12_reg_2897 <= sum3_2_11_fu_5605_p2;
    end else if ((1'b1 == ap_CS_fsm_state122)) begin
        sum3_12_reg_2897 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp13_iter7) & (1'b0 == ap_pipeline_reg_pp13_iter6_exitcond3_12_reg_7751))) begin
        sum3_13_reg_2956 <= sum3_2_12_fu_5790_p2;
    end else if ((1'b1 == ap_CS_fsm_state132)) begin
        sum3_13_reg_2956 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp14_iter7) & (1'b0 == ap_pipeline_reg_pp14_iter6_exitcond3_13_reg_7825))) begin
        sum3_14_reg_3015 <= sum3_2_13_fu_5973_p2;
    end else if ((1'b1 == ap_CS_fsm_state142)) begin
        sum3_14_reg_3015 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp2_iter7) & (1'b0 == ap_pipeline_reg_pp2_iter6_exitcond3_2_reg_6937))) begin
        sum3_15_reg_2307 <= sum3_2_2_fu_3765_p2;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        sum3_15_reg_2307 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond3_3_reg_7011))) begin
        sum3_16_reg_2366 <= sum3_2_3_fu_3950_p2;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        sum3_16_reg_2366 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp16_iter7) & (1'b0 == ap_pipeline_reg_pp16_iter6_exitcond_1_reg_8001))) begin
        sum3_1_1_reg_3144 <= sum3_3_1_fu_6404_p2;
    end else if ((1'b1 == ap_CS_fsm_state163)) begin
        sum3_1_1_reg_3144 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp17_iter7) & (1'b0 == ap_pipeline_reg_pp17_iter6_exitcond_2_reg_8075))) begin
        sum3_1_2_reg_3203 <= sum3_3_2_fu_6595_p2;
    end else if ((1'b1 == ap_CS_fsm_state173)) begin
        sum3_1_2_reg_3203 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp15_iter7) & (1'b0 == ap_pipeline_reg_pp15_iter6_exitcond_reg_7927))) begin
        sum3_1_reg_3085 <= sum3_3_fu_6215_p2;
    end else if (((1'b1 == ap_CS_fsm_state153) & (1'b0 == exitcond2_fu_6111_p2))) begin
        sum3_1_reg_3085 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp4_iter7) & (1'b0 == ap_pipeline_reg_pp4_iter6_exitcond3_4_reg_7085))) begin
        sum3_4_reg_2425 <= sum3_2_4_fu_4133_p2;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        sum3_4_reg_2425 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp5_iter7) & (1'b0 == ap_pipeline_reg_pp5_iter6_exitcond3_5_reg_7159))) begin
        sum3_5_reg_2484 <= sum3_2_5_fu_4318_p2;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        sum3_5_reg_2484 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp6_iter7) & (1'b0 == ap_pipeline_reg_pp6_iter6_exitcond3_6_reg_7233))) begin
        sum3_6_reg_2543 <= sum3_2_6_fu_4501_p2;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sum3_6_reg_2543 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp7_iter7) & (1'b0 == ap_pipeline_reg_pp7_iter6_exitcond3_7_reg_7307))) begin
        sum3_7_reg_2602 <= sum3_2_7_fu_4686_p2;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        sum3_7_reg_2602 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp8_iter7) & (1'b0 == ap_pipeline_reg_pp8_iter6_exitcond3_8_reg_7381))) begin
        sum3_8_reg_2661 <= sum3_2_8_fu_4869_p2;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        sum3_8_reg_2661 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp9_iter7) & (1'b0 == ap_pipeline_reg_pp9_iter6_exitcond3_9_reg_7455))) begin
        sum3_9_reg_2720 <= sum3_2_9_fu_5054_p2;
    end else if ((1'b1 == ap_CS_fsm_state92)) begin
        sum3_9_reg_2720 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (1'b0 == ap_pipeline_reg_pp0_iter6_exitcond3_reg_6789))) begin
        sum3_reg_2189 <= sum3_2_fu_3401_p2;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == exitcond5_fu_3311_p2))) begin
        sum3_reg_2189 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp1_iter7) & (1'b0 == ap_pipeline_reg_pp1_iter6_exitcond3_1_reg_6863))) begin
        sum3_s_reg_2248 <= sum3_2_1_fu_3582_p2;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        sum3_s_reg_2248 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp10_iter7) & (1'b0 == ap_pipeline_reg_pp10_iter6_exitcond3_s_reg_7529))) begin
        sum4_10_reg_2791 <= sum4_2_s_fu_5247_p2;
    end else if ((1'b1 == ap_CS_fsm_state102)) begin
        sum4_10_reg_2791 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp11_iter7) & (1'b0 == ap_pipeline_reg_pp11_iter6_exitcond3_10_reg_7603))) begin
        sum4_11_reg_2850 <= sum4_2_10_fu_5432_p2;
    end else if ((1'b1 == ap_CS_fsm_state112)) begin
        sum4_11_reg_2850 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp12_iter7) & (1'b0 == ap_pipeline_reg_pp12_iter6_exitcond3_11_reg_7677))) begin
        sum4_12_reg_2909 <= sum4_2_11_fu_5615_p2;
    end else if ((1'b1 == ap_CS_fsm_state122)) begin
        sum4_12_reg_2909 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp13_iter7) & (1'b0 == ap_pipeline_reg_pp13_iter6_exitcond3_12_reg_7751))) begin
        sum4_13_reg_2968 <= sum4_2_12_fu_5800_p2;
    end else if ((1'b1 == ap_CS_fsm_state132)) begin
        sum4_13_reg_2968 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp14_iter7) & (1'b0 == ap_pipeline_reg_pp14_iter6_exitcond3_13_reg_7825))) begin
        sum4_14_reg_3027 <= sum4_2_13_fu_5983_p2;
    end else if ((1'b1 == ap_CS_fsm_state142)) begin
        sum4_14_reg_3027 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp2_iter7) & (1'b0 == ap_pipeline_reg_pp2_iter6_exitcond3_2_reg_6937))) begin
        sum4_15_reg_2319 <= sum4_2_2_fu_3775_p2;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        sum4_15_reg_2319 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp3_iter7) & (1'b0 == ap_pipeline_reg_pp3_iter6_exitcond3_3_reg_7011))) begin
        sum4_16_reg_2378 <= sum4_2_3_fu_3960_p2;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        sum4_16_reg_2378 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp16_iter7) & (1'b0 == ap_pipeline_reg_pp16_iter6_exitcond_1_reg_8001))) begin
        sum4_1_1_reg_3156 <= sum4_3_1_fu_6414_p2;
    end else if ((1'b1 == ap_CS_fsm_state163)) begin
        sum4_1_1_reg_3156 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp17_iter7) & (1'b0 == ap_pipeline_reg_pp17_iter6_exitcond_2_reg_8075))) begin
        sum4_1_2_reg_3215 <= sum4_3_2_fu_6605_p2;
    end else if ((1'b1 == ap_CS_fsm_state173)) begin
        sum4_1_2_reg_3215 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp15_iter7) & (1'b0 == ap_pipeline_reg_pp15_iter6_exitcond_reg_7927))) begin
        sum4_1_reg_3097 <= sum4_3_fu_6225_p2;
    end else if (((1'b1 == ap_CS_fsm_state153) & (1'b0 == exitcond2_fu_6111_p2))) begin
        sum4_1_reg_3097 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp4_iter7) & (1'b0 == ap_pipeline_reg_pp4_iter6_exitcond3_4_reg_7085))) begin
        sum4_4_reg_2437 <= sum4_2_4_fu_4143_p2;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        sum4_4_reg_2437 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp5_iter7) & (1'b0 == ap_pipeline_reg_pp5_iter6_exitcond3_5_reg_7159))) begin
        sum4_5_reg_2496 <= sum4_2_5_fu_4328_p2;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        sum4_5_reg_2496 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp6_iter7) & (1'b0 == ap_pipeline_reg_pp6_iter6_exitcond3_6_reg_7233))) begin
        sum4_6_reg_2555 <= sum4_2_6_fu_4511_p2;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        sum4_6_reg_2555 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp7_iter7) & (1'b0 == ap_pipeline_reg_pp7_iter6_exitcond3_7_reg_7307))) begin
        sum4_7_reg_2614 <= sum4_2_7_fu_4696_p2;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        sum4_7_reg_2614 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp8_iter7) & (1'b0 == ap_pipeline_reg_pp8_iter6_exitcond3_8_reg_7381))) begin
        sum4_8_reg_2673 <= sum4_2_8_fu_4879_p2;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        sum4_8_reg_2673 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp9_iter7) & (1'b0 == ap_pipeline_reg_pp9_iter6_exitcond3_9_reg_7455))) begin
        sum4_9_reg_2732 <= sum4_2_9_fu_5064_p2;
    end else if ((1'b1 == ap_CS_fsm_state92)) begin
        sum4_9_reg_2732 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (1'b0 == ap_pipeline_reg_pp0_iter6_exitcond3_reg_6789))) begin
        sum4_reg_2201 <= sum4_2_fu_3411_p2;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == exitcond5_fu_3311_p2))) begin
        sum4_reg_2201 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp1_iter7) & (1'b0 == ap_pipeline_reg_pp1_iter6_exitcond3_1_reg_6863))) begin
        sum4_s_reg_2260 <= sum4_2_1_fu_3592_p2;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        sum4_s_reg_2260 <= ap_const_lv28_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_pipeline_reg_pp0_iter1_exitcond3_reg_6789 <= exitcond3_reg_6789;
        exitcond3_reg_6789 <= exitcond3_fu_3335_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == 1'b1)) begin
        ap_pipeline_reg_pp0_iter2_exitcond3_reg_6789 <= ap_pipeline_reg_pp0_iter1_exitcond3_reg_6789;
        ap_pipeline_reg_pp0_iter3_exitcond3_reg_6789 <= ap_pipeline_reg_pp0_iter2_exitcond3_reg_6789;
        ap_pipeline_reg_pp0_iter4_exitcond3_reg_6789 <= ap_pipeline_reg_pp0_iter3_exitcond3_reg_6789;
        ap_pipeline_reg_pp0_iter5_exitcond3_reg_6789 <= ap_pipeline_reg_pp0_iter4_exitcond3_reg_6789;
        ap_pipeline_reg_pp0_iter6_exitcond3_reg_6789 <= ap_pipeline_reg_pp0_iter5_exitcond3_reg_6789;
        ap_pipeline_reg_pp10_iter2_exitcond3_s_reg_7529 <= ap_pipeline_reg_pp10_iter1_exitcond3_s_reg_7529;
        ap_pipeline_reg_pp10_iter3_exitcond3_s_reg_7529 <= ap_pipeline_reg_pp10_iter2_exitcond3_s_reg_7529;
        ap_pipeline_reg_pp10_iter4_exitcond3_s_reg_7529 <= ap_pipeline_reg_pp10_iter3_exitcond3_s_reg_7529;
        ap_pipeline_reg_pp10_iter5_exitcond3_s_reg_7529 <= ap_pipeline_reg_pp10_iter4_exitcond3_s_reg_7529;
        ap_pipeline_reg_pp10_iter6_exitcond3_s_reg_7529 <= ap_pipeline_reg_pp10_iter5_exitcond3_s_reg_7529;
        ap_pipeline_reg_pp11_iter2_exitcond3_10_reg_7603 <= ap_pipeline_reg_pp11_iter1_exitcond3_10_reg_7603;
        ap_pipeline_reg_pp11_iter3_exitcond3_10_reg_7603 <= ap_pipeline_reg_pp11_iter2_exitcond3_10_reg_7603;
        ap_pipeline_reg_pp11_iter4_exitcond3_10_reg_7603 <= ap_pipeline_reg_pp11_iter3_exitcond3_10_reg_7603;
        ap_pipeline_reg_pp11_iter5_exitcond3_10_reg_7603 <= ap_pipeline_reg_pp11_iter4_exitcond3_10_reg_7603;
        ap_pipeline_reg_pp11_iter6_exitcond3_10_reg_7603 <= ap_pipeline_reg_pp11_iter5_exitcond3_10_reg_7603;
        ap_pipeline_reg_pp12_iter2_exitcond3_11_reg_7677 <= ap_pipeline_reg_pp12_iter1_exitcond3_11_reg_7677;
        ap_pipeline_reg_pp12_iter3_exitcond3_11_reg_7677 <= ap_pipeline_reg_pp12_iter2_exitcond3_11_reg_7677;
        ap_pipeline_reg_pp12_iter4_exitcond3_11_reg_7677 <= ap_pipeline_reg_pp12_iter3_exitcond3_11_reg_7677;
        ap_pipeline_reg_pp12_iter5_exitcond3_11_reg_7677 <= ap_pipeline_reg_pp12_iter4_exitcond3_11_reg_7677;
        ap_pipeline_reg_pp12_iter6_exitcond3_11_reg_7677 <= ap_pipeline_reg_pp12_iter5_exitcond3_11_reg_7677;
        ap_pipeline_reg_pp13_iter2_exitcond3_12_reg_7751 <= ap_pipeline_reg_pp13_iter1_exitcond3_12_reg_7751;
        ap_pipeline_reg_pp13_iter3_exitcond3_12_reg_7751 <= ap_pipeline_reg_pp13_iter2_exitcond3_12_reg_7751;
        ap_pipeline_reg_pp13_iter4_exitcond3_12_reg_7751 <= ap_pipeline_reg_pp13_iter3_exitcond3_12_reg_7751;
        ap_pipeline_reg_pp13_iter5_exitcond3_12_reg_7751 <= ap_pipeline_reg_pp13_iter4_exitcond3_12_reg_7751;
        ap_pipeline_reg_pp13_iter6_exitcond3_12_reg_7751 <= ap_pipeline_reg_pp13_iter5_exitcond3_12_reg_7751;
        ap_pipeline_reg_pp14_iter2_exitcond3_13_reg_7825 <= ap_pipeline_reg_pp14_iter1_exitcond3_13_reg_7825;
        ap_pipeline_reg_pp14_iter3_exitcond3_13_reg_7825 <= ap_pipeline_reg_pp14_iter2_exitcond3_13_reg_7825;
        ap_pipeline_reg_pp14_iter4_exitcond3_13_reg_7825 <= ap_pipeline_reg_pp14_iter3_exitcond3_13_reg_7825;
        ap_pipeline_reg_pp14_iter5_exitcond3_13_reg_7825 <= ap_pipeline_reg_pp14_iter4_exitcond3_13_reg_7825;
        ap_pipeline_reg_pp14_iter6_exitcond3_13_reg_7825 <= ap_pipeline_reg_pp14_iter5_exitcond3_13_reg_7825;
        ap_pipeline_reg_pp15_iter2_exitcond_reg_7927 <= ap_pipeline_reg_pp15_iter1_exitcond_reg_7927;
        ap_pipeline_reg_pp15_iter3_exitcond_reg_7927 <= ap_pipeline_reg_pp15_iter2_exitcond_reg_7927;
        ap_pipeline_reg_pp15_iter4_exitcond_reg_7927 <= ap_pipeline_reg_pp15_iter3_exitcond_reg_7927;
        ap_pipeline_reg_pp15_iter5_exitcond_reg_7927 <= ap_pipeline_reg_pp15_iter4_exitcond_reg_7927;
        ap_pipeline_reg_pp15_iter6_exitcond_reg_7927 <= ap_pipeline_reg_pp15_iter5_exitcond_reg_7927;
        ap_pipeline_reg_pp16_iter2_exitcond_1_reg_8001 <= ap_pipeline_reg_pp16_iter1_exitcond_1_reg_8001;
        ap_pipeline_reg_pp16_iter3_exitcond_1_reg_8001 <= ap_pipeline_reg_pp16_iter2_exitcond_1_reg_8001;
        ap_pipeline_reg_pp16_iter4_exitcond_1_reg_8001 <= ap_pipeline_reg_pp16_iter3_exitcond_1_reg_8001;
        ap_pipeline_reg_pp16_iter5_exitcond_1_reg_8001 <= ap_pipeline_reg_pp16_iter4_exitcond_1_reg_8001;
        ap_pipeline_reg_pp16_iter6_exitcond_1_reg_8001 <= ap_pipeline_reg_pp16_iter5_exitcond_1_reg_8001;
        ap_pipeline_reg_pp17_iter2_exitcond_2_reg_8075 <= ap_pipeline_reg_pp17_iter1_exitcond_2_reg_8075;
        ap_pipeline_reg_pp17_iter3_exitcond_2_reg_8075 <= ap_pipeline_reg_pp17_iter2_exitcond_2_reg_8075;
        ap_pipeline_reg_pp17_iter4_exitcond_2_reg_8075 <= ap_pipeline_reg_pp17_iter3_exitcond_2_reg_8075;
        ap_pipeline_reg_pp17_iter5_exitcond_2_reg_8075 <= ap_pipeline_reg_pp17_iter4_exitcond_2_reg_8075;
        ap_pipeline_reg_pp17_iter6_exitcond_2_reg_8075 <= ap_pipeline_reg_pp17_iter5_exitcond_2_reg_8075;
        ap_pipeline_reg_pp1_iter2_exitcond3_1_reg_6863 <= ap_pipeline_reg_pp1_iter1_exitcond3_1_reg_6863;
        ap_pipeline_reg_pp1_iter3_exitcond3_1_reg_6863 <= ap_pipeline_reg_pp1_iter2_exitcond3_1_reg_6863;
        ap_pipeline_reg_pp1_iter4_exitcond3_1_reg_6863 <= ap_pipeline_reg_pp1_iter3_exitcond3_1_reg_6863;
        ap_pipeline_reg_pp1_iter5_exitcond3_1_reg_6863 <= ap_pipeline_reg_pp1_iter4_exitcond3_1_reg_6863;
        ap_pipeline_reg_pp1_iter6_exitcond3_1_reg_6863 <= ap_pipeline_reg_pp1_iter5_exitcond3_1_reg_6863;
        ap_pipeline_reg_pp2_iter2_exitcond3_2_reg_6937 <= ap_pipeline_reg_pp2_iter1_exitcond3_2_reg_6937;
        ap_pipeline_reg_pp2_iter3_exitcond3_2_reg_6937 <= ap_pipeline_reg_pp2_iter2_exitcond3_2_reg_6937;
        ap_pipeline_reg_pp2_iter4_exitcond3_2_reg_6937 <= ap_pipeline_reg_pp2_iter3_exitcond3_2_reg_6937;
        ap_pipeline_reg_pp2_iter5_exitcond3_2_reg_6937 <= ap_pipeline_reg_pp2_iter4_exitcond3_2_reg_6937;
        ap_pipeline_reg_pp2_iter6_exitcond3_2_reg_6937 <= ap_pipeline_reg_pp2_iter5_exitcond3_2_reg_6937;
        ap_pipeline_reg_pp3_iter2_exitcond3_3_reg_7011 <= ap_pipeline_reg_pp3_iter1_exitcond3_3_reg_7011;
        ap_pipeline_reg_pp3_iter3_exitcond3_3_reg_7011 <= ap_pipeline_reg_pp3_iter2_exitcond3_3_reg_7011;
        ap_pipeline_reg_pp3_iter4_exitcond3_3_reg_7011 <= ap_pipeline_reg_pp3_iter3_exitcond3_3_reg_7011;
        ap_pipeline_reg_pp3_iter5_exitcond3_3_reg_7011 <= ap_pipeline_reg_pp3_iter4_exitcond3_3_reg_7011;
        ap_pipeline_reg_pp3_iter6_exitcond3_3_reg_7011 <= ap_pipeline_reg_pp3_iter5_exitcond3_3_reg_7011;
        ap_pipeline_reg_pp4_iter2_exitcond3_4_reg_7085 <= ap_pipeline_reg_pp4_iter1_exitcond3_4_reg_7085;
        ap_pipeline_reg_pp4_iter3_exitcond3_4_reg_7085 <= ap_pipeline_reg_pp4_iter2_exitcond3_4_reg_7085;
        ap_pipeline_reg_pp4_iter4_exitcond3_4_reg_7085 <= ap_pipeline_reg_pp4_iter3_exitcond3_4_reg_7085;
        ap_pipeline_reg_pp4_iter5_exitcond3_4_reg_7085 <= ap_pipeline_reg_pp4_iter4_exitcond3_4_reg_7085;
        ap_pipeline_reg_pp4_iter6_exitcond3_4_reg_7085 <= ap_pipeline_reg_pp4_iter5_exitcond3_4_reg_7085;
        ap_pipeline_reg_pp5_iter2_exitcond3_5_reg_7159 <= ap_pipeline_reg_pp5_iter1_exitcond3_5_reg_7159;
        ap_pipeline_reg_pp5_iter3_exitcond3_5_reg_7159 <= ap_pipeline_reg_pp5_iter2_exitcond3_5_reg_7159;
        ap_pipeline_reg_pp5_iter4_exitcond3_5_reg_7159 <= ap_pipeline_reg_pp5_iter3_exitcond3_5_reg_7159;
        ap_pipeline_reg_pp5_iter5_exitcond3_5_reg_7159 <= ap_pipeline_reg_pp5_iter4_exitcond3_5_reg_7159;
        ap_pipeline_reg_pp5_iter6_exitcond3_5_reg_7159 <= ap_pipeline_reg_pp5_iter5_exitcond3_5_reg_7159;
        ap_pipeline_reg_pp6_iter2_exitcond3_6_reg_7233 <= ap_pipeline_reg_pp6_iter1_exitcond3_6_reg_7233;
        ap_pipeline_reg_pp6_iter3_exitcond3_6_reg_7233 <= ap_pipeline_reg_pp6_iter2_exitcond3_6_reg_7233;
        ap_pipeline_reg_pp6_iter4_exitcond3_6_reg_7233 <= ap_pipeline_reg_pp6_iter3_exitcond3_6_reg_7233;
        ap_pipeline_reg_pp6_iter5_exitcond3_6_reg_7233 <= ap_pipeline_reg_pp6_iter4_exitcond3_6_reg_7233;
        ap_pipeline_reg_pp6_iter6_exitcond3_6_reg_7233 <= ap_pipeline_reg_pp6_iter5_exitcond3_6_reg_7233;
        ap_pipeline_reg_pp7_iter2_exitcond3_7_reg_7307 <= ap_pipeline_reg_pp7_iter1_exitcond3_7_reg_7307;
        ap_pipeline_reg_pp7_iter3_exitcond3_7_reg_7307 <= ap_pipeline_reg_pp7_iter2_exitcond3_7_reg_7307;
        ap_pipeline_reg_pp7_iter4_exitcond3_7_reg_7307 <= ap_pipeline_reg_pp7_iter3_exitcond3_7_reg_7307;
        ap_pipeline_reg_pp7_iter5_exitcond3_7_reg_7307 <= ap_pipeline_reg_pp7_iter4_exitcond3_7_reg_7307;
        ap_pipeline_reg_pp7_iter6_exitcond3_7_reg_7307 <= ap_pipeline_reg_pp7_iter5_exitcond3_7_reg_7307;
        ap_pipeline_reg_pp8_iter2_exitcond3_8_reg_7381 <= ap_pipeline_reg_pp8_iter1_exitcond3_8_reg_7381;
        ap_pipeline_reg_pp8_iter3_exitcond3_8_reg_7381 <= ap_pipeline_reg_pp8_iter2_exitcond3_8_reg_7381;
        ap_pipeline_reg_pp8_iter4_exitcond3_8_reg_7381 <= ap_pipeline_reg_pp8_iter3_exitcond3_8_reg_7381;
        ap_pipeline_reg_pp8_iter5_exitcond3_8_reg_7381 <= ap_pipeline_reg_pp8_iter4_exitcond3_8_reg_7381;
        ap_pipeline_reg_pp8_iter6_exitcond3_8_reg_7381 <= ap_pipeline_reg_pp8_iter5_exitcond3_8_reg_7381;
        ap_pipeline_reg_pp9_iter2_exitcond3_9_reg_7455 <= ap_pipeline_reg_pp9_iter1_exitcond3_9_reg_7455;
        ap_pipeline_reg_pp9_iter3_exitcond3_9_reg_7455 <= ap_pipeline_reg_pp9_iter2_exitcond3_9_reg_7455;
        ap_pipeline_reg_pp9_iter4_exitcond3_9_reg_7455 <= ap_pipeline_reg_pp9_iter3_exitcond3_9_reg_7455;
        ap_pipeline_reg_pp9_iter5_exitcond3_9_reg_7455 <= ap_pipeline_reg_pp9_iter4_exitcond3_9_reg_7455;
        ap_pipeline_reg_pp9_iter6_exitcond3_9_reg_7455 <= ap_pipeline_reg_pp9_iter5_exitcond3_9_reg_7455;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp10_stage0)) begin
        ap_pipeline_reg_pp10_iter1_exitcond3_s_reg_7529 <= exitcond3_s_reg_7529;
        exitcond3_s_reg_7529 <= exitcond3_s_fu_5171_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp11_stage0)) begin
        ap_pipeline_reg_pp11_iter1_exitcond3_10_reg_7603 <= exitcond3_10_reg_7603;
        exitcond3_10_reg_7603 <= exitcond3_10_fu_5354_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp12_stage0)) begin
        ap_pipeline_reg_pp12_iter1_exitcond3_11_reg_7677 <= exitcond3_11_reg_7677;
        exitcond3_11_reg_7677 <= exitcond3_11_fu_5539_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp13_stage0)) begin
        ap_pipeline_reg_pp13_iter1_exitcond3_12_reg_7751 <= exitcond3_12_reg_7751;
        exitcond3_12_reg_7751 <= exitcond3_12_fu_5722_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp14_stage0)) begin
        ap_pipeline_reg_pp14_iter1_exitcond3_13_reg_7825 <= exitcond3_13_reg_7825;
        exitcond3_13_reg_7825 <= exitcond3_13_fu_5907_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp15_stage0)) begin
        ap_pipeline_reg_pp15_iter1_exitcond_reg_7927 <= exitcond_reg_7927;
        exitcond_reg_7927 <= exitcond_fu_6145_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp16_stage0)) begin
        ap_pipeline_reg_pp16_iter1_exitcond_1_reg_8001 <= exitcond_1_reg_8001;
        exitcond_1_reg_8001 <= exitcond_1_fu_6332_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp17_stage0)) begin
        ap_pipeline_reg_pp17_iter1_exitcond_2_reg_8075 <= exitcond_2_reg_8075;
        exitcond_2_reg_8075 <= exitcond_2_fu_6525_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp1_stage0)) begin
        ap_pipeline_reg_pp1_iter1_exitcond3_1_reg_6863 <= exitcond3_1_reg_6863;
        exitcond3_1_reg_6863 <= exitcond3_1_fu_3514_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp2_stage0)) begin
        ap_pipeline_reg_pp2_iter1_exitcond3_2_reg_6937 <= exitcond3_2_reg_6937;
        exitcond3_2_reg_6937 <= exitcond3_2_fu_3699_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp3_stage0)) begin
        ap_pipeline_reg_pp3_iter1_exitcond3_3_reg_7011 <= exitcond3_3_reg_7011;
        exitcond3_3_reg_7011 <= exitcond3_3_fu_3882_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp4_stage0)) begin
        ap_pipeline_reg_pp4_iter1_exitcond3_4_reg_7085 <= exitcond3_4_reg_7085;
        exitcond3_4_reg_7085 <= exitcond3_4_fu_4067_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp5_stage0)) begin
        ap_pipeline_reg_pp5_iter1_exitcond3_5_reg_7159 <= exitcond3_5_reg_7159;
        exitcond3_5_reg_7159 <= exitcond3_5_fu_4250_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp6_stage0)) begin
        ap_pipeline_reg_pp6_iter1_exitcond3_6_reg_7233 <= exitcond3_6_reg_7233;
        exitcond3_6_reg_7233 <= exitcond3_6_fu_4435_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp7_stage0)) begin
        ap_pipeline_reg_pp7_iter1_exitcond3_7_reg_7307 <= exitcond3_7_reg_7307;
        exitcond3_7_reg_7307 <= exitcond3_7_fu_4618_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp8_stage0)) begin
        ap_pipeline_reg_pp8_iter1_exitcond3_8_reg_7381 <= exitcond3_8_reg_7381;
        exitcond3_8_reg_7381 <= exitcond3_8_fu_4803_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp9_stage0)) begin
        ap_pipeline_reg_pp9_iter1_exitcond3_9_reg_7455 <= exitcond3_9_reg_7455;
        exitcond3_9_reg_7455 <= exitcond3_9_fu_4986_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_2_reg_6745 <= i_2_fu_3317_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state153)) begin
        i_3_reg_7903 <= i_3_fu_6117_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (exitcond3_reg_6789 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond3_1_reg_6863)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter1) & (1'b0 == exitcond3_2_reg_6937)) | ((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & (1'b0 == exitcond3_3_reg_7011)) | ((1'b1 == ap_CS_fsm_pp4_stage0) & (1'b1 == ap_enable_reg_pp4_iter1) & (1'b0 == exitcond3_4_reg_7085)) | ((1'b1 == ap_CS_fsm_pp5_stage0) & (1'b1 == ap_enable_reg_pp5_iter1) & (1'b0 == exitcond3_5_reg_7159)) | ((1'b1 == ap_CS_fsm_pp6_stage0) & (1'b1 == ap_enable_reg_pp6_iter1) & (1'b0 == exitcond3_6_reg_7233)) | ((1'b1 == ap_CS_fsm_pp7_stage0) & (1'b1 == ap_enable_reg_pp7_iter1) & (1'b0 == exitcond3_7_reg_7307)) | ((1'b1 == ap_CS_fsm_pp8_stage0) & (1'b1 == ap_enable_reg_pp8_iter1) & (1'b0 == exitcond3_8_reg_7381)) | ((1'b1 == ap_CS_fsm_pp9_stage0) & (1'b1 == ap_enable_reg_pp9_iter1) & (1'b0 == exitcond3_9_reg_7455)) | ((1'b1 == ap_CS_fsm_pp10_stage0) & (1'b1 == ap_enable_reg_pp10_iter1) & (1'b0 == exitcond3_s_reg_7529)) | ((1'b1 == ap_CS_fsm_pp11_stage0) & (1'b1 == ap_enable_reg_pp11_iter1) & (1'b0 == exitcond3_10_reg_7603)) | ((1'b1 == ap_CS_fsm_pp12_stage0) & (1'b1 == ap_enable_reg_pp12_iter1) & (1'b0 == exitcond3_11_reg_7677)) | ((1'b1 == ap_CS_fsm_pp13_stage0) & (1'b1 == ap_enable_reg_pp13_iter1) & (1'b0 == exitcond3_12_reg_7751)) | ((1'b1 == ap_CS_fsm_pp14_stage0) & (1'b1 == ap_enable_reg_pp14_iter1) & (1'b0 == exitcond3_13_reg_7825)) | ((1'b1 == ap_CS_fsm_pp15_stage0) & (1'b1 == ap_enable_reg_pp15_iter1) & (1'b0 == exitcond_reg_7927)) | ((1'b1 == ap_CS_fsm_pp16_stage0) & (1'b1 == ap_enable_reg_pp16_iter1) & (1'b0 == exitcond_1_reg_8001)) | ((1'b1 == ap_CS_fsm_pp17_stage0) & (1'b1 == ap_enable_reg_pp17_iter1) & (1'b0 == exitcond_2_reg_8075)))) begin
        reg_3227 <= bram1_Dout_A;
        reg_3231 <= weight_Dout_A;
        reg_3235 <= bram2_Dout_A;
        reg_3239 <= bram3_Dout_A;
        reg_3243 <= bram4_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == exitcond5_fu_3311_p2))) begin
        tmp_1_reg_6750 <= tmp_1_fu_3323_p1;
        tmp_reg_6755[6 : 4] <= tmp_fu_3327_p3[6 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state153) & (1'b0 == exitcond2_fu_6111_p2))) begin
        tmp_2_reg_7913[4 : 2] <= tmp_2_fu_6127_p3[4 : 2];
        tmp_7_reg_7908 <= tmp_7_fu_6123_p1;
        tmp_s_reg_7920[6 : 4] <= tmp_s_fu_6135_p4[6 : 4];
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state153) & ~(1'b0 == exitcond2_fu_6111_p2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state153) & ~(1'b0 == exitcond2_fu_6111_p2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state183)) begin
        bram1_Addr_A_orig = sum13_2_cast_fu_6718_p1;
    end else if ((1'b1 == ap_CS_fsm_state182)) begin
        bram1_Addr_A_orig = sum11_3_cast_fu_6688_p1;
    end else if (((1'b1 == ap_CS_fsm_pp17_stage0) & (1'b1 == ap_enable_reg_pp17_iter0))) begin
        bram1_Addr_A_orig = sum9_2_cast_fu_6546_p1;
    end else if ((1'b1 == ap_CS_fsm_state173)) begin
        bram1_Addr_A_orig = sum13_1_cast_fu_6502_p1;
    end else if (((1'b1 == ap_CS_fsm_pp16_stage0) & (1'b1 == ap_enable_reg_pp16_iter0))) begin
        bram1_Addr_A_orig = sum9_1_cast_fu_6357_p1;
    end else if ((1'b1 == ap_CS_fsm_state163)) begin
        bram1_Addr_A_orig = sum6_cast_fu_6309_p1;
    end else if (((1'b1 == ap_CS_fsm_pp15_stage0) & (1'b1 == ap_enable_reg_pp15_iter0))) begin
        bram1_Addr_A_orig = sum9_cast_fu_6166_p1;
    end else if ((1'b1 == ap_CS_fsm_state152)) begin
        bram1_Addr_A_orig = sum7_13_cast_fu_6088_p1;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        bram1_Addr_A_orig = sum5_cast_56_fu_6062_p1;
    end else if (((1'b1 == ap_CS_fsm_pp14_stage0) & (1'b1 == ap_enable_reg_pp14_iter0))) begin
        bram1_Addr_A_orig = sum_13_cast_fu_5928_p1;
    end else if ((1'b1 == ap_CS_fsm_state142)) begin
        bram1_Addr_A_orig = sum7_12_cast_fu_5884_p1;
    end else if (((1'b1 == ap_CS_fsm_pp13_stage0) & (1'b1 == ap_enable_reg_pp13_iter0))) begin
        bram1_Addr_A_orig = sum_12_cast_fu_5747_p1;
    end else if ((1'b1 == ap_CS_fsm_state132)) begin
        bram1_Addr_A_orig = sum7_11_cast_fu_5699_p1;
    end else if (((1'b1 == ap_CS_fsm_pp12_stage0) & (1'b1 == ap_enable_reg_pp12_iter0))) begin
        bram1_Addr_A_orig = sum_11_cast_fu_5560_p1;
    end else if ((1'b1 == ap_CS_fsm_state122)) begin
        bram1_Addr_A_orig = sum7_10_cast_fu_5516_p1;
    end else if (((1'b1 == ap_CS_fsm_pp11_stage0) & (1'b1 == ap_enable_reg_pp11_iter0))) begin
        bram1_Addr_A_orig = sum_10_cast_fu_5379_p1;
    end else if ((1'b1 == ap_CS_fsm_state112)) begin
        bram1_Addr_A_orig = sum7_cast_39_fu_5331_p1;
    end else if (((1'b1 == ap_CS_fsm_pp10_stage0) & (1'b1 == ap_enable_reg_pp10_iter0))) begin
        bram1_Addr_A_orig = sum_cast_36_fu_5192_p1;
    end else if ((1'b1 == ap_CS_fsm_state102)) begin
        bram1_Addr_A_orig = sum7_9_cast_fu_5148_p1;
    end else if (((1'b1 == ap_CS_fsm_pp9_stage0) & (1'b1 == ap_enable_reg_pp9_iter0))) begin
        bram1_Addr_A_orig = sum_9_cast_fu_5011_p1;
    end else if ((1'b1 == ap_CS_fsm_state92)) begin
        bram1_Addr_A_orig = sum7_8_cast_fu_4963_p1;
    end else if (((1'b1 == ap_CS_fsm_pp8_stage0) & (1'b1 == ap_enable_reg_pp8_iter0))) begin
        bram1_Addr_A_orig = sum_8_cast_fu_4824_p1;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        bram1_Addr_A_orig = sum7_7_cast_fu_4780_p1;
    end else if (((1'b1 == ap_CS_fsm_pp7_stage0) & (1'b1 == ap_enable_reg_pp7_iter0))) begin
        bram1_Addr_A_orig = sum_7_cast_fu_4643_p1;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        bram1_Addr_A_orig = sum7_6_cast_fu_4595_p1;
    end else if (((1'b1 == ap_CS_fsm_pp6_stage0) & (1'b1 == ap_enable_reg_pp6_iter0))) begin
        bram1_Addr_A_orig = sum_6_cast_fu_4456_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        bram1_Addr_A_orig = sum7_5_cast_fu_4412_p1;
    end else if (((1'b1 == ap_CS_fsm_pp5_stage0) & (1'b1 == ap_enable_reg_pp5_iter0))) begin
        bram1_Addr_A_orig = sum_5_cast_fu_4275_p1;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        bram1_Addr_A_orig = sum7_4_cast_fu_4227_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage0) & (1'b1 == ap_enable_reg_pp4_iter0))) begin
        bram1_Addr_A_orig = sum_4_cast_fu_4088_p1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        bram1_Addr_A_orig = sum7_3_cast_fu_4044_p1;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter0))) begin
        bram1_Addr_A_orig = sum_3_cast_fu_3907_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        bram1_Addr_A_orig = sum7_2_cast_fu_3859_p1;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0))) begin
        bram1_Addr_A_orig = sum_2_cast_fu_3720_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        bram1_Addr_A_orig = sum7_1_cast_fu_3676_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0))) begin
        bram1_Addr_A_orig = sum_1_cast_fu_3539_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        bram1_Addr_A_orig = sum7_cast_fu_3491_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        bram1_Addr_A_orig = sum_cast_fu_3356_p1;
    end else begin
        bram1_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state183)) begin
        bram1_Din_A = sigmoid_lut_load_27_s_fu_6696_p1;
    end else if ((1'b1 == ap_CS_fsm_state182)) begin
        bram1_Din_A = ap_const_lv32_0;
    end else if ((1'b1 == ap_CS_fsm_state173)) begin
        bram1_Din_A = sigmoid_lut_load_19_s_fu_6480_p1;
    end else if ((1'b1 == ap_CS_fsm_state163)) begin
        bram1_Din_A = sigmoid_lut_load_4_c_fu_6291_p1;
    end else if ((1'b1 == ap_CS_fsm_state152)) begin
        bram1_Din_A = sigmoid_lut_load_14_s_fu_6070_p1;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        bram1_Din_A = ap_const_lv32_100;
    end else if ((1'b1 == ap_CS_fsm_state142)) begin
        bram1_Din_A = sigmoid_lut_load_13_s_fu_5866_p1;
    end else if ((1'b1 == ap_CS_fsm_state132)) begin
        bram1_Din_A = sigmoid_lut_load_12_s_fu_5681_p1;
    end else if ((1'b1 == ap_CS_fsm_state122)) begin
        bram1_Din_A = sigmoid_lut_load_11_s_fu_5498_p1;
    end else if ((1'b1 == ap_CS_fsm_state112)) begin
        bram1_Din_A = sigmoid_lut_load_10_s_fu_5313_p1;
    end else if ((1'b1 == ap_CS_fsm_state102)) begin
        bram1_Din_A = sigmoid_lut_load_9_c_fu_5130_p1;
    end else if ((1'b1 == ap_CS_fsm_state92)) begin
        bram1_Din_A = sigmoid_lut_load_8_c_fu_4945_p1;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        bram1_Din_A = sigmoid_lut_load_47_s_fu_4762_p1;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        bram1_Din_A = sigmoid_lut_load_43_s_fu_4577_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        bram1_Din_A = sigmoid_lut_load_39_s_fu_4394_p1;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        bram1_Din_A = sigmoid_lut_load_35_s_fu_4209_p1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        bram1_Din_A = sigmoid_lut_load_31_s_fu_4026_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        bram1_Din_A = sigmoid_lut_load_23_s_fu_3841_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        bram1_Din_A = sigmoid_lut_load_15_s_fu_3658_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        bram1_Din_A = sigmoid_lut_load_cas_fu_3477_p1;
    end else begin
        bram1_Din_A = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter0)) | ((1'b1 == ap_CS_fsm_pp4_stage0) & (1'b1 == ap_enable_reg_pp4_iter0)) | ((1'b1 == ap_CS_fsm_pp5_stage0) & (1'b1 == ap_enable_reg_pp5_iter0)) | ((1'b1 == ap_CS_fsm_pp6_stage0) & (1'b1 == ap_enable_reg_pp6_iter0)) | ((1'b1 == ap_CS_fsm_pp7_stage0) & (1'b1 == ap_enable_reg_pp7_iter0)) | ((1'b1 == ap_CS_fsm_pp8_stage0) & (1'b1 == ap_enable_reg_pp8_iter0)) | ((1'b1 == ap_CS_fsm_pp9_stage0) & (1'b1 == ap_enable_reg_pp9_iter0)) | ((1'b1 == ap_CS_fsm_pp10_stage0) & (1'b1 == ap_enable_reg_pp10_iter0)) | ((1'b1 == ap_CS_fsm_pp11_stage0) & (1'b1 == ap_enable_reg_pp11_iter0)) | ((1'b1 == ap_CS_fsm_pp12_stage0) & (1'b1 == ap_enable_reg_pp12_iter0)) | ((1'b1 == ap_CS_fsm_pp13_stage0) & (1'b1 == ap_enable_reg_pp13_iter0)) | ((1'b1 == ap_CS_fsm_pp14_stage0) & (1'b1 == ap_enable_reg_pp14_iter0)) | (1'b1 == ap_CS_fsm_state151) | ((1'b1 == ap_CS_fsm_pp15_stage0) & (1'b1 == ap_enable_reg_pp15_iter0)) | ((1'b1 == ap_CS_fsm_pp16_stage0) & (1'b1 == ap_enable_reg_pp16_iter0)) | ((1'b1 == ap_CS_fsm_pp17_stage0) & (1'b1 == ap_enable_reg_pp17_iter0)) | (1'b1 == ap_CS_fsm_state182) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state132) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state173) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state183))) begin
        bram1_EN_A = 1'b1;
    end else begin
        bram1_EN_A = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state182) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state132) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state173) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state183))) begin
        bram1_WEN_A = ap_const_lv4_F;
    end else begin
        bram1_WEN_A = ap_const_lv4_0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state183)) begin
        bram2_Addr_A_orig = sum13_2_cast_fu_6718_p1;
    end else if ((1'b1 == ap_CS_fsm_state182)) begin
        bram2_Addr_A_orig = sum11_3_cast_fu_6688_p1;
    end else if (((1'b1 == ap_CS_fsm_pp17_stage0) & (1'b1 == ap_enable_reg_pp17_iter0))) begin
        bram2_Addr_A_orig = sum9_2_cast_fu_6546_p1;
    end else if ((1'b1 == ap_CS_fsm_state173)) begin
        bram2_Addr_A_orig = sum13_1_cast_fu_6502_p1;
    end else if (((1'b1 == ap_CS_fsm_pp16_stage0) & (1'b1 == ap_enable_reg_pp16_iter0))) begin
        bram2_Addr_A_orig = sum9_1_cast_fu_6357_p1;
    end else if ((1'b1 == ap_CS_fsm_state163)) begin
        bram2_Addr_A_orig = sum6_cast_fu_6309_p1;
    end else if (((1'b1 == ap_CS_fsm_pp15_stage0) & (1'b1 == ap_enable_reg_pp15_iter0))) begin
        bram2_Addr_A_orig = sum9_cast_fu_6166_p1;
    end else if ((1'b1 == ap_CS_fsm_state152)) begin
        bram2_Addr_A_orig = sum7_13_cast_fu_6088_p1;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        bram2_Addr_A_orig = sum5_cast_56_fu_6062_p1;
    end else if (((1'b1 == ap_CS_fsm_pp14_stage0) & (1'b1 == ap_enable_reg_pp14_iter0))) begin
        bram2_Addr_A_orig = sum_13_cast_fu_5928_p1;
    end else if ((1'b1 == ap_CS_fsm_state142)) begin
        bram2_Addr_A_orig = sum7_12_cast_fu_5884_p1;
    end else if (((1'b1 == ap_CS_fsm_pp13_stage0) & (1'b1 == ap_enable_reg_pp13_iter0))) begin
        bram2_Addr_A_orig = sum_12_cast_fu_5747_p1;
    end else if ((1'b1 == ap_CS_fsm_state132)) begin
        bram2_Addr_A_orig = sum7_11_cast_fu_5699_p1;
    end else if (((1'b1 == ap_CS_fsm_pp12_stage0) & (1'b1 == ap_enable_reg_pp12_iter0))) begin
        bram2_Addr_A_orig = sum_11_cast_fu_5560_p1;
    end else if ((1'b1 == ap_CS_fsm_state122)) begin
        bram2_Addr_A_orig = sum7_10_cast_fu_5516_p1;
    end else if (((1'b1 == ap_CS_fsm_pp11_stage0) & (1'b1 == ap_enable_reg_pp11_iter0))) begin
        bram2_Addr_A_orig = sum_10_cast_fu_5379_p1;
    end else if ((1'b1 == ap_CS_fsm_state112)) begin
        bram2_Addr_A_orig = sum7_cast_39_fu_5331_p1;
    end else if (((1'b1 == ap_CS_fsm_pp10_stage0) & (1'b1 == ap_enable_reg_pp10_iter0))) begin
        bram2_Addr_A_orig = sum_cast_36_fu_5192_p1;
    end else if ((1'b1 == ap_CS_fsm_state102)) begin
        bram2_Addr_A_orig = sum7_9_cast_fu_5148_p1;
    end else if (((1'b1 == ap_CS_fsm_pp9_stage0) & (1'b1 == ap_enable_reg_pp9_iter0))) begin
        bram2_Addr_A_orig = sum_9_cast_fu_5011_p1;
    end else if ((1'b1 == ap_CS_fsm_state92)) begin
        bram2_Addr_A_orig = sum7_8_cast_fu_4963_p1;
    end else if (((1'b1 == ap_CS_fsm_pp8_stage0) & (1'b1 == ap_enable_reg_pp8_iter0))) begin
        bram2_Addr_A_orig = sum_8_cast_fu_4824_p1;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        bram2_Addr_A_orig = sum7_7_cast_fu_4780_p1;
    end else if (((1'b1 == ap_CS_fsm_pp7_stage0) & (1'b1 == ap_enable_reg_pp7_iter0))) begin
        bram2_Addr_A_orig = sum_7_cast_fu_4643_p1;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        bram2_Addr_A_orig = sum7_6_cast_fu_4595_p1;
    end else if (((1'b1 == ap_CS_fsm_pp6_stage0) & (1'b1 == ap_enable_reg_pp6_iter0))) begin
        bram2_Addr_A_orig = sum_6_cast_fu_4456_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        bram2_Addr_A_orig = sum7_5_cast_fu_4412_p1;
    end else if (((1'b1 == ap_CS_fsm_pp5_stage0) & (1'b1 == ap_enable_reg_pp5_iter0))) begin
        bram2_Addr_A_orig = sum_5_cast_fu_4275_p1;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        bram2_Addr_A_orig = sum7_4_cast_fu_4227_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage0) & (1'b1 == ap_enable_reg_pp4_iter0))) begin
        bram2_Addr_A_orig = sum_4_cast_fu_4088_p1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        bram2_Addr_A_orig = sum7_3_cast_fu_4044_p1;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter0))) begin
        bram2_Addr_A_orig = sum_3_cast_fu_3907_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        bram2_Addr_A_orig = sum7_2_cast_fu_3859_p1;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0))) begin
        bram2_Addr_A_orig = sum_2_cast_fu_3720_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        bram2_Addr_A_orig = sum7_1_cast_fu_3676_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0))) begin
        bram2_Addr_A_orig = sum_1_cast_fu_3539_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        bram2_Addr_A_orig = sum7_cast_fu_3491_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        bram2_Addr_A_orig = sum_cast_fu_3356_p1;
    end else begin
        bram2_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state183)) begin
        bram2_Din_A = sigmoid_lut_load_28_s_fu_6726_p1;
    end else if ((1'b1 == ap_CS_fsm_state182)) begin
        bram2_Din_A = ap_const_lv32_0;
    end else if ((1'b1 == ap_CS_fsm_state173)) begin
        bram2_Din_A = sigmoid_lut_load_20_s_fu_6510_p1;
    end else if ((1'b1 == ap_CS_fsm_state163)) begin
        bram2_Din_A = sigmoid_lut_load_5_c_fu_6317_p1;
    end else if ((1'b1 == ap_CS_fsm_state152)) begin
        bram2_Din_A = sigmoid_lut_load_69_s_fu_6096_p1;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        bram2_Din_A = ap_const_lv32_100;
    end else if ((1'b1 == ap_CS_fsm_state142)) begin
        bram2_Din_A = sigmoid_lut_load_66_s_fu_5892_p1;
    end else if ((1'b1 == ap_CS_fsm_state132)) begin
        bram2_Din_A = sigmoid_lut_load_63_s_fu_5707_p1;
    end else if ((1'b1 == ap_CS_fsm_state122)) begin
        bram2_Din_A = sigmoid_lut_load_60_s_fu_5524_p1;
    end else if ((1'b1 == ap_CS_fsm_state112)) begin
        bram2_Din_A = sigmoid_lut_load_57_s_fu_5339_p1;
    end else if ((1'b1 == ap_CS_fsm_state102)) begin
        bram2_Din_A = sigmoid_lut_load_54_s_fu_5156_p1;
    end else if ((1'b1 == ap_CS_fsm_state92)) begin
        bram2_Din_A = sigmoid_lut_load_51_s_fu_4971_p1;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        bram2_Din_A = sigmoid_lut_load_48_s_fu_4788_p1;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        bram2_Din_A = sigmoid_lut_load_44_s_fu_4603_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        bram2_Din_A = sigmoid_lut_load_40_s_fu_4420_p1;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        bram2_Din_A = sigmoid_lut_load_36_s_fu_4235_p1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        bram2_Din_A = sigmoid_lut_load_32_s_fu_4052_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        bram2_Din_A = sigmoid_lut_load_24_s_fu_3867_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        bram2_Din_A = sigmoid_lut_load_16_s_fu_3684_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        bram2_Din_A = sigmoid_lut_load_1_c_fu_3499_p1;
    end else begin
        bram2_Din_A = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter0)) | ((1'b1 == ap_CS_fsm_pp4_stage0) & (1'b1 == ap_enable_reg_pp4_iter0)) | ((1'b1 == ap_CS_fsm_pp5_stage0) & (1'b1 == ap_enable_reg_pp5_iter0)) | ((1'b1 == ap_CS_fsm_pp6_stage0) & (1'b1 == ap_enable_reg_pp6_iter0)) | ((1'b1 == ap_CS_fsm_pp7_stage0) & (1'b1 == ap_enable_reg_pp7_iter0)) | ((1'b1 == ap_CS_fsm_pp8_stage0) & (1'b1 == ap_enable_reg_pp8_iter0)) | ((1'b1 == ap_CS_fsm_pp9_stage0) & (1'b1 == ap_enable_reg_pp9_iter0)) | ((1'b1 == ap_CS_fsm_pp10_stage0) & (1'b1 == ap_enable_reg_pp10_iter0)) | ((1'b1 == ap_CS_fsm_pp11_stage0) & (1'b1 == ap_enable_reg_pp11_iter0)) | ((1'b1 == ap_CS_fsm_pp12_stage0) & (1'b1 == ap_enable_reg_pp12_iter0)) | ((1'b1 == ap_CS_fsm_pp13_stage0) & (1'b1 == ap_enable_reg_pp13_iter0)) | ((1'b1 == ap_CS_fsm_pp14_stage0) & (1'b1 == ap_enable_reg_pp14_iter0)) | (1'b1 == ap_CS_fsm_state151) | ((1'b1 == ap_CS_fsm_pp15_stage0) & (1'b1 == ap_enable_reg_pp15_iter0)) | ((1'b1 == ap_CS_fsm_pp16_stage0) & (1'b1 == ap_enable_reg_pp16_iter0)) | ((1'b1 == ap_CS_fsm_pp17_stage0) & (1'b1 == ap_enable_reg_pp17_iter0)) | (1'b1 == ap_CS_fsm_state182) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state132) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state173) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state183))) begin
        bram2_EN_A = 1'b1;
    end else begin
        bram2_EN_A = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state182) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state132) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state173) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state183))) begin
        bram2_WEN_A = ap_const_lv4_F;
    end else begin
        bram2_WEN_A = ap_const_lv4_0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state183)) begin
        bram3_Addr_A_orig = sum13_2_cast_fu_6718_p1;
    end else if ((1'b1 == ap_CS_fsm_state182)) begin
        bram3_Addr_A_orig = sum11_3_cast_fu_6688_p1;
    end else if (((1'b1 == ap_CS_fsm_pp17_stage0) & (1'b1 == ap_enable_reg_pp17_iter0))) begin
        bram3_Addr_A_orig = sum9_2_cast_fu_6546_p1;
    end else if ((1'b1 == ap_CS_fsm_state173)) begin
        bram3_Addr_A_orig = sum13_1_cast_fu_6502_p1;
    end else if (((1'b1 == ap_CS_fsm_pp16_stage0) & (1'b1 == ap_enable_reg_pp16_iter0))) begin
        bram3_Addr_A_orig = sum9_1_cast_fu_6357_p1;
    end else if ((1'b1 == ap_CS_fsm_state163)) begin
        bram3_Addr_A_orig = sum6_cast_fu_6309_p1;
    end else if (((1'b1 == ap_CS_fsm_pp15_stage0) & (1'b1 == ap_enable_reg_pp15_iter0))) begin
        bram3_Addr_A_orig = sum9_cast_fu_6166_p1;
    end else if ((1'b1 == ap_CS_fsm_state152)) begin
        bram3_Addr_A_orig = sum7_13_cast_fu_6088_p1;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        bram3_Addr_A_orig = sum5_cast_56_fu_6062_p1;
    end else if (((1'b1 == ap_CS_fsm_pp14_stage0) & (1'b1 == ap_enable_reg_pp14_iter0))) begin
        bram3_Addr_A_orig = sum_13_cast_fu_5928_p1;
    end else if ((1'b1 == ap_CS_fsm_state142)) begin
        bram3_Addr_A_orig = sum7_12_cast_fu_5884_p1;
    end else if (((1'b1 == ap_CS_fsm_pp13_stage0) & (1'b1 == ap_enable_reg_pp13_iter0))) begin
        bram3_Addr_A_orig = sum_12_cast_fu_5747_p1;
    end else if ((1'b1 == ap_CS_fsm_state132)) begin
        bram3_Addr_A_orig = sum7_11_cast_fu_5699_p1;
    end else if (((1'b1 == ap_CS_fsm_pp12_stage0) & (1'b1 == ap_enable_reg_pp12_iter0))) begin
        bram3_Addr_A_orig = sum_11_cast_fu_5560_p1;
    end else if ((1'b1 == ap_CS_fsm_state122)) begin
        bram3_Addr_A_orig = sum7_10_cast_fu_5516_p1;
    end else if (((1'b1 == ap_CS_fsm_pp11_stage0) & (1'b1 == ap_enable_reg_pp11_iter0))) begin
        bram3_Addr_A_orig = sum_10_cast_fu_5379_p1;
    end else if ((1'b1 == ap_CS_fsm_state112)) begin
        bram3_Addr_A_orig = sum7_cast_39_fu_5331_p1;
    end else if (((1'b1 == ap_CS_fsm_pp10_stage0) & (1'b1 == ap_enable_reg_pp10_iter0))) begin
        bram3_Addr_A_orig = sum_cast_36_fu_5192_p1;
    end else if ((1'b1 == ap_CS_fsm_state102)) begin
        bram3_Addr_A_orig = sum7_9_cast_fu_5148_p1;
    end else if (((1'b1 == ap_CS_fsm_pp9_stage0) & (1'b1 == ap_enable_reg_pp9_iter0))) begin
        bram3_Addr_A_orig = sum_9_cast_fu_5011_p1;
    end else if ((1'b1 == ap_CS_fsm_state92)) begin
        bram3_Addr_A_orig = sum7_8_cast_fu_4963_p1;
    end else if (((1'b1 == ap_CS_fsm_pp8_stage0) & (1'b1 == ap_enable_reg_pp8_iter0))) begin
        bram3_Addr_A_orig = sum_8_cast_fu_4824_p1;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        bram3_Addr_A_orig = sum7_7_cast_fu_4780_p1;
    end else if (((1'b1 == ap_CS_fsm_pp7_stage0) & (1'b1 == ap_enable_reg_pp7_iter0))) begin
        bram3_Addr_A_orig = sum_7_cast_fu_4643_p1;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        bram3_Addr_A_orig = sum7_6_cast_fu_4595_p1;
    end else if (((1'b1 == ap_CS_fsm_pp6_stage0) & (1'b1 == ap_enable_reg_pp6_iter0))) begin
        bram3_Addr_A_orig = sum_6_cast_fu_4456_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        bram3_Addr_A_orig = sum7_5_cast_fu_4412_p1;
    end else if (((1'b1 == ap_CS_fsm_pp5_stage0) & (1'b1 == ap_enable_reg_pp5_iter0))) begin
        bram3_Addr_A_orig = sum_5_cast_fu_4275_p1;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        bram3_Addr_A_orig = sum7_4_cast_fu_4227_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage0) & (1'b1 == ap_enable_reg_pp4_iter0))) begin
        bram3_Addr_A_orig = sum_4_cast_fu_4088_p1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        bram3_Addr_A_orig = sum7_3_cast_fu_4044_p1;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter0))) begin
        bram3_Addr_A_orig = sum_3_cast_fu_3907_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        bram3_Addr_A_orig = sum7_2_cast_fu_3859_p1;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0))) begin
        bram3_Addr_A_orig = sum_2_cast_fu_3720_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        bram3_Addr_A_orig = sum7_1_cast_fu_3676_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0))) begin
        bram3_Addr_A_orig = sum_1_cast_fu_3539_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        bram3_Addr_A_orig = sum7_cast_fu_3491_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        bram3_Addr_A_orig = sum_cast_fu_3356_p1;
    end else begin
        bram3_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state183)) begin
        bram3_Din_A = sigmoid_lut_load_29_s_fu_6731_p1;
    end else if ((1'b1 == ap_CS_fsm_state182)) begin
        bram3_Din_A = ap_const_lv32_0;
    end else if ((1'b1 == ap_CS_fsm_state173)) begin
        bram3_Din_A = sigmoid_lut_load_21_s_fu_6515_p1;
    end else if ((1'b1 == ap_CS_fsm_state163)) begin
        bram3_Din_A = sigmoid_lut_load_6_c_fu_6322_p1;
    end else if ((1'b1 == ap_CS_fsm_state152)) begin
        bram3_Din_A = sigmoid_lut_load_70_s_fu_6101_p1;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        bram3_Din_A = ap_const_lv32_100;
    end else if ((1'b1 == ap_CS_fsm_state142)) begin
        bram3_Din_A = sigmoid_lut_load_67_s_fu_5897_p1;
    end else if ((1'b1 == ap_CS_fsm_state132)) begin
        bram3_Din_A = sigmoid_lut_load_64_s_fu_5712_p1;
    end else if ((1'b1 == ap_CS_fsm_state122)) begin
        bram3_Din_A = sigmoid_lut_load_61_s_fu_5529_p1;
    end else if ((1'b1 == ap_CS_fsm_state112)) begin
        bram3_Din_A = sigmoid_lut_load_58_s_fu_5344_p1;
    end else if ((1'b1 == ap_CS_fsm_state102)) begin
        bram3_Din_A = sigmoid_lut_load_55_s_fu_5161_p1;
    end else if ((1'b1 == ap_CS_fsm_state92)) begin
        bram3_Din_A = sigmoid_lut_load_52_s_fu_4976_p1;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        bram3_Din_A = sigmoid_lut_load_49_s_fu_4793_p1;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        bram3_Din_A = sigmoid_lut_load_45_s_fu_4608_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        bram3_Din_A = sigmoid_lut_load_41_s_fu_4425_p1;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        bram3_Din_A = sigmoid_lut_load_37_s_fu_4240_p1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        bram3_Din_A = sigmoid_lut_load_33_s_fu_4057_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        bram3_Din_A = sigmoid_lut_load_25_s_fu_3872_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        bram3_Din_A = sigmoid_lut_load_17_s_fu_3689_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        bram3_Din_A = sigmoid_lut_load_2_c_fu_3504_p1;
    end else begin
        bram3_Din_A = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter0)) | ((1'b1 == ap_CS_fsm_pp4_stage0) & (1'b1 == ap_enable_reg_pp4_iter0)) | ((1'b1 == ap_CS_fsm_pp5_stage0) & (1'b1 == ap_enable_reg_pp5_iter0)) | ((1'b1 == ap_CS_fsm_pp6_stage0) & (1'b1 == ap_enable_reg_pp6_iter0)) | ((1'b1 == ap_CS_fsm_pp7_stage0) & (1'b1 == ap_enable_reg_pp7_iter0)) | ((1'b1 == ap_CS_fsm_pp8_stage0) & (1'b1 == ap_enable_reg_pp8_iter0)) | ((1'b1 == ap_CS_fsm_pp9_stage0) & (1'b1 == ap_enable_reg_pp9_iter0)) | ((1'b1 == ap_CS_fsm_pp10_stage0) & (1'b1 == ap_enable_reg_pp10_iter0)) | ((1'b1 == ap_CS_fsm_pp11_stage0) & (1'b1 == ap_enable_reg_pp11_iter0)) | ((1'b1 == ap_CS_fsm_pp12_stage0) & (1'b1 == ap_enable_reg_pp12_iter0)) | ((1'b1 == ap_CS_fsm_pp13_stage0) & (1'b1 == ap_enable_reg_pp13_iter0)) | ((1'b1 == ap_CS_fsm_pp14_stage0) & (1'b1 == ap_enable_reg_pp14_iter0)) | (1'b1 == ap_CS_fsm_state151) | ((1'b1 == ap_CS_fsm_pp15_stage0) & (1'b1 == ap_enable_reg_pp15_iter0)) | ((1'b1 == ap_CS_fsm_pp16_stage0) & (1'b1 == ap_enable_reg_pp16_iter0)) | ((1'b1 == ap_CS_fsm_pp17_stage0) & (1'b1 == ap_enable_reg_pp17_iter0)) | (1'b1 == ap_CS_fsm_state182) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state132) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state173) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state183))) begin
        bram3_EN_A = 1'b1;
    end else begin
        bram3_EN_A = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state182) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state132) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state173) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state183))) begin
        bram3_WEN_A = ap_const_lv4_F;
    end else begin
        bram3_WEN_A = ap_const_lv4_0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state183)) begin
        bram4_Addr_A_orig = sum13_2_cast_fu_6718_p1;
    end else if ((1'b1 == ap_CS_fsm_state182)) begin
        bram4_Addr_A_orig = sum11_3_cast_fu_6688_p1;
    end else if (((1'b1 == ap_CS_fsm_pp17_stage0) & (1'b1 == ap_enable_reg_pp17_iter0))) begin
        bram4_Addr_A_orig = sum9_2_cast_fu_6546_p1;
    end else if ((1'b1 == ap_CS_fsm_state173)) begin
        bram4_Addr_A_orig = sum13_1_cast_fu_6502_p1;
    end else if (((1'b1 == ap_CS_fsm_pp16_stage0) & (1'b1 == ap_enable_reg_pp16_iter0))) begin
        bram4_Addr_A_orig = sum9_1_cast_fu_6357_p1;
    end else if ((1'b1 == ap_CS_fsm_state163)) begin
        bram4_Addr_A_orig = sum6_cast_fu_6309_p1;
    end else if (((1'b1 == ap_CS_fsm_pp15_stage0) & (1'b1 == ap_enable_reg_pp15_iter0))) begin
        bram4_Addr_A_orig = sum9_cast_fu_6166_p1;
    end else if ((1'b1 == ap_CS_fsm_state152)) begin
        bram4_Addr_A_orig = sum7_13_cast_fu_6088_p1;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        bram4_Addr_A_orig = sum5_cast_56_fu_6062_p1;
    end else if (((1'b1 == ap_CS_fsm_pp14_stage0) & (1'b1 == ap_enable_reg_pp14_iter0))) begin
        bram4_Addr_A_orig = sum_13_cast_fu_5928_p1;
    end else if ((1'b1 == ap_CS_fsm_state142)) begin
        bram4_Addr_A_orig = sum7_12_cast_fu_5884_p1;
    end else if (((1'b1 == ap_CS_fsm_pp13_stage0) & (1'b1 == ap_enable_reg_pp13_iter0))) begin
        bram4_Addr_A_orig = sum_12_cast_fu_5747_p1;
    end else if ((1'b1 == ap_CS_fsm_state132)) begin
        bram4_Addr_A_orig = sum7_11_cast_fu_5699_p1;
    end else if (((1'b1 == ap_CS_fsm_pp12_stage0) & (1'b1 == ap_enable_reg_pp12_iter0))) begin
        bram4_Addr_A_orig = sum_11_cast_fu_5560_p1;
    end else if ((1'b1 == ap_CS_fsm_state122)) begin
        bram4_Addr_A_orig = sum7_10_cast_fu_5516_p1;
    end else if (((1'b1 == ap_CS_fsm_pp11_stage0) & (1'b1 == ap_enable_reg_pp11_iter0))) begin
        bram4_Addr_A_orig = sum_10_cast_fu_5379_p1;
    end else if ((1'b1 == ap_CS_fsm_state112)) begin
        bram4_Addr_A_orig = sum7_cast_39_fu_5331_p1;
    end else if (((1'b1 == ap_CS_fsm_pp10_stage0) & (1'b1 == ap_enable_reg_pp10_iter0))) begin
        bram4_Addr_A_orig = sum_cast_36_fu_5192_p1;
    end else if ((1'b1 == ap_CS_fsm_state102)) begin
        bram4_Addr_A_orig = sum7_9_cast_fu_5148_p1;
    end else if (((1'b1 == ap_CS_fsm_pp9_stage0) & (1'b1 == ap_enable_reg_pp9_iter0))) begin
        bram4_Addr_A_orig = sum_9_cast_fu_5011_p1;
    end else if ((1'b1 == ap_CS_fsm_state92)) begin
        bram4_Addr_A_orig = sum7_8_cast_fu_4963_p1;
    end else if (((1'b1 == ap_CS_fsm_pp8_stage0) & (1'b1 == ap_enable_reg_pp8_iter0))) begin
        bram4_Addr_A_orig = sum_8_cast_fu_4824_p1;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        bram4_Addr_A_orig = sum7_7_cast_fu_4780_p1;
    end else if (((1'b1 == ap_CS_fsm_pp7_stage0) & (1'b1 == ap_enable_reg_pp7_iter0))) begin
        bram4_Addr_A_orig = sum_7_cast_fu_4643_p1;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        bram4_Addr_A_orig = sum7_6_cast_fu_4595_p1;
    end else if (((1'b1 == ap_CS_fsm_pp6_stage0) & (1'b1 == ap_enable_reg_pp6_iter0))) begin
        bram4_Addr_A_orig = sum_6_cast_fu_4456_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        bram4_Addr_A_orig = sum7_5_cast_fu_4412_p1;
    end else if (((1'b1 == ap_CS_fsm_pp5_stage0) & (1'b1 == ap_enable_reg_pp5_iter0))) begin
        bram4_Addr_A_orig = sum_5_cast_fu_4275_p1;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        bram4_Addr_A_orig = sum7_4_cast_fu_4227_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage0) & (1'b1 == ap_enable_reg_pp4_iter0))) begin
        bram4_Addr_A_orig = sum_4_cast_fu_4088_p1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        bram4_Addr_A_orig = sum7_3_cast_fu_4044_p1;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter0))) begin
        bram4_Addr_A_orig = sum_3_cast_fu_3907_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        bram4_Addr_A_orig = sum7_2_cast_fu_3859_p1;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0))) begin
        bram4_Addr_A_orig = sum_2_cast_fu_3720_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        bram4_Addr_A_orig = sum7_1_cast_fu_3676_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0))) begin
        bram4_Addr_A_orig = sum_1_cast_fu_3539_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        bram4_Addr_A_orig = sum7_cast_fu_3491_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        bram4_Addr_A_orig = sum_cast_fu_3356_p1;
    end else begin
        bram4_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state183)) begin
        bram4_Din_A = sigmoid_lut_load_30_s_fu_6736_p1;
    end else if ((1'b1 == ap_CS_fsm_state182)) begin
        bram4_Din_A = ap_const_lv32_0;
    end else if ((1'b1 == ap_CS_fsm_state173)) begin
        bram4_Din_A = sigmoid_lut_load_22_s_fu_6520_p1;
    end else if ((1'b1 == ap_CS_fsm_state163)) begin
        bram4_Din_A = sigmoid_lut_load_7_c_fu_6327_p1;
    end else if ((1'b1 == ap_CS_fsm_state152)) begin
        bram4_Din_A = sigmoid_lut_load_71_s_fu_6106_p1;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        bram4_Din_A = ap_const_lv32_100;
    end else if ((1'b1 == ap_CS_fsm_state142)) begin
        bram4_Din_A = sigmoid_lut_load_68_s_fu_5902_p1;
    end else if ((1'b1 == ap_CS_fsm_state132)) begin
        bram4_Din_A = sigmoid_lut_load_65_s_fu_5717_p1;
    end else if ((1'b1 == ap_CS_fsm_state122)) begin
        bram4_Din_A = sigmoid_lut_load_62_s_fu_5534_p1;
    end else if ((1'b1 == ap_CS_fsm_state112)) begin
        bram4_Din_A = sigmoid_lut_load_59_s_fu_5349_p1;
    end else if ((1'b1 == ap_CS_fsm_state102)) begin
        bram4_Din_A = sigmoid_lut_load_56_s_fu_5166_p1;
    end else if ((1'b1 == ap_CS_fsm_state92)) begin
        bram4_Din_A = sigmoid_lut_load_53_s_fu_4981_p1;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        bram4_Din_A = sigmoid_lut_load_50_s_fu_4798_p1;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        bram4_Din_A = sigmoid_lut_load_46_s_fu_4613_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        bram4_Din_A = sigmoid_lut_load_42_s_fu_4430_p1;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        bram4_Din_A = sigmoid_lut_load_38_s_fu_4245_p1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        bram4_Din_A = sigmoid_lut_load_34_s_fu_4062_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        bram4_Din_A = sigmoid_lut_load_26_s_fu_3877_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        bram4_Din_A = sigmoid_lut_load_18_s_fu_3694_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        bram4_Din_A = sigmoid_lut_load_3_c_fu_3509_p1;
    end else begin
        bram4_Din_A = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter0)) | ((1'b1 == ap_CS_fsm_pp4_stage0) & (1'b1 == ap_enable_reg_pp4_iter0)) | ((1'b1 == ap_CS_fsm_pp5_stage0) & (1'b1 == ap_enable_reg_pp5_iter0)) | ((1'b1 == ap_CS_fsm_pp6_stage0) & (1'b1 == ap_enable_reg_pp6_iter0)) | ((1'b1 == ap_CS_fsm_pp7_stage0) & (1'b1 == ap_enable_reg_pp7_iter0)) | ((1'b1 == ap_CS_fsm_pp8_stage0) & (1'b1 == ap_enable_reg_pp8_iter0)) | ((1'b1 == ap_CS_fsm_pp9_stage0) & (1'b1 == ap_enable_reg_pp9_iter0)) | ((1'b1 == ap_CS_fsm_pp10_stage0) & (1'b1 == ap_enable_reg_pp10_iter0)) | ((1'b1 == ap_CS_fsm_pp11_stage0) & (1'b1 == ap_enable_reg_pp11_iter0)) | ((1'b1 == ap_CS_fsm_pp12_stage0) & (1'b1 == ap_enable_reg_pp12_iter0)) | ((1'b1 == ap_CS_fsm_pp13_stage0) & (1'b1 == ap_enable_reg_pp13_iter0)) | ((1'b1 == ap_CS_fsm_pp14_stage0) & (1'b1 == ap_enable_reg_pp14_iter0)) | (1'b1 == ap_CS_fsm_state151) | ((1'b1 == ap_CS_fsm_pp15_stage0) & (1'b1 == ap_enable_reg_pp15_iter0)) | ((1'b1 == ap_CS_fsm_pp16_stage0) & (1'b1 == ap_enable_reg_pp16_iter0)) | ((1'b1 == ap_CS_fsm_pp17_stage0) & (1'b1 == ap_enable_reg_pp17_iter0)) | (1'b1 == ap_CS_fsm_state182) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state132) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state173) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state183))) begin
        bram4_EN_A = 1'b1;
    end else begin
        bram4_EN_A = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state182) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state132) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state173) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state183))) begin
        bram4_WEN_A = ap_const_lv4_F;
    end else begin
        bram4_WEN_A = ap_const_lv4_0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state182)) begin
        sigmoid_lut_address0 = tmp_37_2_cast_fu_6633_p1;
    end else if ((1'b1 == ap_CS_fsm_state172)) begin
        sigmoid_lut_address0 = tmp_37_1_cast_fu_6442_p1;
    end else if ((1'b1 == ap_CS_fsm_state162)) begin
        sigmoid_lut_address0 = tmp_37_cast_fu_6253_p1;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        sigmoid_lut_address0 = tmp_17_13_cast_fu_6011_p1;
    end else if ((1'b1 == ap_CS_fsm_state141)) begin
        sigmoid_lut_address0 = tmp_17_12_cast_fu_5828_p1;
    end else if ((1'b1 == ap_CS_fsm_state131)) begin
        sigmoid_lut_address0 = tmp_17_11_cast_fu_5643_p1;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        sigmoid_lut_address0 = tmp_17_10_cast_fu_5460_p1;
    end else if ((1'b1 == ap_CS_fsm_state111)) begin
        sigmoid_lut_address0 = tmp_17_cast_38_fu_5275_p1;
    end else if ((1'b1 == ap_CS_fsm_state101)) begin
        sigmoid_lut_address0 = tmp_17_9_cast_fu_5092_p1;
    end else if ((1'b1 == ap_CS_fsm_state91)) begin
        sigmoid_lut_address0 = tmp_17_8_cast_fu_4907_p1;
    end else if ((1'b1 == ap_CS_fsm_state81)) begin
        sigmoid_lut_address0 = tmp_17_7_cast_fu_4724_p1;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        sigmoid_lut_address0 = tmp_17_6_cast_fu_4539_p1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        sigmoid_lut_address0 = tmp_17_5_cast_fu_4356_p1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        sigmoid_lut_address0 = tmp_17_4_cast_fu_4171_p1;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        sigmoid_lut_address0 = tmp_17_3_cast_fu_3988_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        sigmoid_lut_address0 = tmp_17_2_cast_fu_3803_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        sigmoid_lut_address0 = tmp_17_1_cast_fu_3620_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        sigmoid_lut_address0 = tmp_17_cast_fu_3439_p1;
    end else begin
        sigmoid_lut_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state182)) begin
        sigmoid_lut_address1 = tmp_40_2_cast_fu_6644_p1;
    end else if ((1'b1 == ap_CS_fsm_state172)) begin
        sigmoid_lut_address1 = tmp_40_1_cast_fu_6453_p1;
    end else if ((1'b1 == ap_CS_fsm_state162)) begin
        sigmoid_lut_address1 = tmp_40_cast_fu_6264_p1;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        sigmoid_lut_address1 = tmp_20_13_cast_fu_6022_p1;
    end else if ((1'b1 == ap_CS_fsm_state141)) begin
        sigmoid_lut_address1 = tmp_20_12_cast_fu_5839_p1;
    end else if ((1'b1 == ap_CS_fsm_state131)) begin
        sigmoid_lut_address1 = tmp_20_11_cast_fu_5654_p1;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        sigmoid_lut_address1 = tmp_20_10_cast_fu_5471_p1;
    end else if ((1'b1 == ap_CS_fsm_state111)) begin
        sigmoid_lut_address1 = tmp_20_cast_40_fu_5286_p1;
    end else if ((1'b1 == ap_CS_fsm_state101)) begin
        sigmoid_lut_address1 = tmp_20_9_cast_fu_5103_p1;
    end else if ((1'b1 == ap_CS_fsm_state91)) begin
        sigmoid_lut_address1 = tmp_20_8_cast_fu_4918_p1;
    end else if ((1'b1 == ap_CS_fsm_state81)) begin
        sigmoid_lut_address1 = tmp_20_7_cast_fu_4735_p1;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        sigmoid_lut_address1 = tmp_20_6_cast_fu_4550_p1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        sigmoid_lut_address1 = tmp_20_5_cast_fu_4367_p1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        sigmoid_lut_address1 = tmp_20_4_cast_fu_4182_p1;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        sigmoid_lut_address1 = tmp_20_3_cast_fu_3999_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        sigmoid_lut_address1 = tmp_20_2_cast_fu_3814_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        sigmoid_lut_address1 = tmp_20_1_cast_fu_3631_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        sigmoid_lut_address1 = tmp_20_cast_fu_3450_p1;
    end else begin
        sigmoid_lut_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state182)) begin
        sigmoid_lut_address2 = tmp_41_2_cast_fu_6655_p1;
    end else if ((1'b1 == ap_CS_fsm_state172)) begin
        sigmoid_lut_address2 = tmp_41_1_cast_fu_6464_p1;
    end else if ((1'b1 == ap_CS_fsm_state162)) begin
        sigmoid_lut_address2 = tmp_41_cast_fu_6275_p1;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        sigmoid_lut_address2 = tmp_21_13_cast_fu_6033_p1;
    end else if ((1'b1 == ap_CS_fsm_state141)) begin
        sigmoid_lut_address2 = tmp_21_12_cast_fu_5850_p1;
    end else if ((1'b1 == ap_CS_fsm_state131)) begin
        sigmoid_lut_address2 = tmp_21_11_cast_fu_5665_p1;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        sigmoid_lut_address2 = tmp_21_10_cast_fu_5482_p1;
    end else if ((1'b1 == ap_CS_fsm_state111)) begin
        sigmoid_lut_address2 = tmp_21_cast_41_fu_5297_p1;
    end else if ((1'b1 == ap_CS_fsm_state101)) begin
        sigmoid_lut_address2 = tmp_21_9_cast_fu_5114_p1;
    end else if ((1'b1 == ap_CS_fsm_state91)) begin
        sigmoid_lut_address2 = tmp_21_8_cast_fu_4929_p1;
    end else if ((1'b1 == ap_CS_fsm_state81)) begin
        sigmoid_lut_address2 = tmp_21_7_cast_fu_4746_p1;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        sigmoid_lut_address2 = tmp_21_6_cast_fu_4561_p1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        sigmoid_lut_address2 = tmp_21_5_cast_fu_4378_p1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        sigmoid_lut_address2 = tmp_21_4_cast_fu_4193_p1;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        sigmoid_lut_address2 = tmp_21_3_cast_fu_4010_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        sigmoid_lut_address2 = tmp_21_2_cast_fu_3825_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        sigmoid_lut_address2 = tmp_21_1_cast_fu_3642_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        sigmoid_lut_address2 = tmp_21_cast_fu_3461_p1;
    end else begin
        sigmoid_lut_address2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state182)) begin
        sigmoid_lut_address3 = tmp_42_2_cast_fu_6666_p1;
    end else if ((1'b1 == ap_CS_fsm_state172)) begin
        sigmoid_lut_address3 = tmp_42_1_cast_fu_6475_p1;
    end else if ((1'b1 == ap_CS_fsm_state162)) begin
        sigmoid_lut_address3 = tmp_42_cast_fu_6286_p1;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        sigmoid_lut_address3 = tmp_22_13_cast_fu_6044_p1;
    end else if ((1'b1 == ap_CS_fsm_state141)) begin
        sigmoid_lut_address3 = tmp_22_12_cast_fu_5861_p1;
    end else if ((1'b1 == ap_CS_fsm_state131)) begin
        sigmoid_lut_address3 = tmp_22_11_cast_fu_5676_p1;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        sigmoid_lut_address3 = tmp_22_10_cast_fu_5493_p1;
    end else if ((1'b1 == ap_CS_fsm_state111)) begin
        sigmoid_lut_address3 = tmp_22_cast_42_fu_5308_p1;
    end else if ((1'b1 == ap_CS_fsm_state101)) begin
        sigmoid_lut_address3 = tmp_22_9_cast_fu_5125_p1;
    end else if ((1'b1 == ap_CS_fsm_state91)) begin
        sigmoid_lut_address3 = tmp_22_8_cast_fu_4940_p1;
    end else if ((1'b1 == ap_CS_fsm_state81)) begin
        sigmoid_lut_address3 = tmp_22_7_cast_fu_4757_p1;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        sigmoid_lut_address3 = tmp_22_6_cast_fu_4572_p1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        sigmoid_lut_address3 = tmp_22_5_cast_fu_4389_p1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        sigmoid_lut_address3 = tmp_22_4_cast_fu_4204_p1;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        sigmoid_lut_address3 = tmp_22_3_cast_fu_4021_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        sigmoid_lut_address3 = tmp_22_2_cast_fu_3836_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        sigmoid_lut_address3 = tmp_22_1_cast_fu_3653_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        sigmoid_lut_address3 = tmp_22_cast_fu_3472_p1;
    end else begin
        sigmoid_lut_address3 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state141) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state162) | (1'b1 == ap_CS_fsm_state172) | (1'b1 == ap_CS_fsm_state182))) begin
        sigmoid_lut_ce0 = 1'b1;
    end else begin
        sigmoid_lut_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state141) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state162) | (1'b1 == ap_CS_fsm_state172) | (1'b1 == ap_CS_fsm_state182))) begin
        sigmoid_lut_ce1 = 1'b1;
    end else begin
        sigmoid_lut_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state141) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state162) | (1'b1 == ap_CS_fsm_state172) | (1'b1 == ap_CS_fsm_state182))) begin
        sigmoid_lut_ce2 = 1'b1;
    end else begin
        sigmoid_lut_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state141) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state162) | (1'b1 == ap_CS_fsm_state172) | (1'b1 == ap_CS_fsm_state182))) begin
        sigmoid_lut_ce3 = 1'b1;
    end else begin
        sigmoid_lut_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp17_stage0) & (1'b1 == ap_enable_reg_pp17_iter0))) begin
        weight_Addr_A_orig = sum57_2_cast_fu_6566_p1;
    end else if (((1'b1 == ap_CS_fsm_pp16_stage0) & (1'b1 == ap_enable_reg_pp16_iter0))) begin
        weight_Addr_A_orig = sum57_1_cast_fu_6375_p1;
    end else if (((1'b1 == ap_CS_fsm_pp15_stage0) & (1'b1 == ap_enable_reg_pp15_iter0))) begin
        weight_Addr_A_orig = sum8_cast_fu_6186_p1;
    end else if (((1'b1 == ap_CS_fsm_pp14_stage0) & (1'b1 == ap_enable_reg_pp14_iter0))) begin
        weight_Addr_A_orig = sum55_13_cast_fu_5944_p1;
    end else if (((1'b1 == ap_CS_fsm_pp13_stage0) & (1'b1 == ap_enable_reg_pp13_iter0))) begin
        weight_Addr_A_orig = sum55_12_cast_fu_5761_p1;
    end else if (((1'b1 == ap_CS_fsm_pp12_stage0) & (1'b1 == ap_enable_reg_pp12_iter0))) begin
        weight_Addr_A_orig = sum55_11_cast_fu_5576_p1;
    end else if (((1'b1 == ap_CS_fsm_pp11_stage0) & (1'b1 == ap_enable_reg_pp11_iter0))) begin
        weight_Addr_A_orig = sum55_10_cast_fu_5393_p1;
    end else if (((1'b1 == ap_CS_fsm_pp10_stage0) & (1'b1 == ap_enable_reg_pp10_iter0))) begin
        weight_Addr_A_orig = sum55_cast_fu_5208_p1;
    end else if (((1'b1 == ap_CS_fsm_pp9_stage0) & (1'b1 == ap_enable_reg_pp9_iter0))) begin
        weight_Addr_A_orig = sum55_9_cast_fu_5025_p1;
    end else if (((1'b1 == ap_CS_fsm_pp8_stage0) & (1'b1 == ap_enable_reg_pp8_iter0))) begin
        weight_Addr_A_orig = sum55_8_cast_fu_4840_p1;
    end else if (((1'b1 == ap_CS_fsm_pp7_stage0) & (1'b1 == ap_enable_reg_pp7_iter0))) begin
        weight_Addr_A_orig = sum55_7_cast_fu_4657_p1;
    end else if (((1'b1 == ap_CS_fsm_pp6_stage0) & (1'b1 == ap_enable_reg_pp6_iter0))) begin
        weight_Addr_A_orig = sum55_6_cast_fu_4472_p1;
    end else if (((1'b1 == ap_CS_fsm_pp5_stage0) & (1'b1 == ap_enable_reg_pp5_iter0))) begin
        weight_Addr_A_orig = sum55_5_cast_fu_4289_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage0) & (1'b1 == ap_enable_reg_pp4_iter0))) begin
        weight_Addr_A_orig = sum55_4_cast_fu_4104_p1;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter0))) begin
        weight_Addr_A_orig = sum55_3_cast_fu_3921_p1;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0))) begin
        weight_Addr_A_orig = sum55_2_cast_fu_3736_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0))) begin
        weight_Addr_A_orig = sum55_1_cast_fu_3553_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        weight_Addr_A_orig = sum5_cast_fu_3372_p1;
    end else begin
        weight_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter0)) | ((1'b1 == ap_CS_fsm_pp4_stage0) & (1'b1 == ap_enable_reg_pp4_iter0)) | ((1'b1 == ap_CS_fsm_pp5_stage0) & (1'b1 == ap_enable_reg_pp5_iter0)) | ((1'b1 == ap_CS_fsm_pp6_stage0) & (1'b1 == ap_enable_reg_pp6_iter0)) | ((1'b1 == ap_CS_fsm_pp7_stage0) & (1'b1 == ap_enable_reg_pp7_iter0)) | ((1'b1 == ap_CS_fsm_pp8_stage0) & (1'b1 == ap_enable_reg_pp8_iter0)) | ((1'b1 == ap_CS_fsm_pp9_stage0) & (1'b1 == ap_enable_reg_pp9_iter0)) | ((1'b1 == ap_CS_fsm_pp10_stage0) & (1'b1 == ap_enable_reg_pp10_iter0)) | ((1'b1 == ap_CS_fsm_pp11_stage0) & (1'b1 == ap_enable_reg_pp11_iter0)) | ((1'b1 == ap_CS_fsm_pp12_stage0) & (1'b1 == ap_enable_reg_pp12_iter0)) | ((1'b1 == ap_CS_fsm_pp13_stage0) & (1'b1 == ap_enable_reg_pp13_iter0)) | ((1'b1 == ap_CS_fsm_pp14_stage0) & (1'b1 == ap_enable_reg_pp14_iter0)) | ((1'b1 == ap_CS_fsm_pp15_stage0) & (1'b1 == ap_enable_reg_pp15_iter0)) | ((1'b1 == ap_CS_fsm_pp16_stage0) & (1'b1 == ap_enable_reg_pp16_iter0)) | ((1'b1 == ap_CS_fsm_pp17_stage0) & (1'b1 == ap_enable_reg_pp17_iter0)))) begin
        weight_EN_A = 1'b1;
    end else begin
        weight_EN_A = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (~(1'b0 == exitcond5_fu_3311_p2)) begin
                ap_NS_fsm = ap_ST_fsm_state153;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b1 == ap_enable_reg_pp0_iter7) & ~(1'b1 == ap_enable_reg_pp0_iter6)) & ~((1'b1 == ap_enable_reg_pp0_iter0) & ~(1'b0 == exitcond3_fu_3335_p2) & ~(1'b1 == ap_enable_reg_pp0_iter1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b1 == ap_enable_reg_pp0_iter0) & ~(1'b0 == exitcond3_fu_3335_p2) & ~(1'b1 == ap_enable_reg_pp0_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((1'b1 == ap_enable_reg_pp1_iter7) & ~(1'b1 == ap_enable_reg_pp1_iter6)) & ~((1'b1 == ap_enable_reg_pp1_iter0) & ~(1'b0 == exitcond3_1_fu_3514_p2) & ~(1'b1 == ap_enable_reg_pp1_iter1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((1'b1 == ap_enable_reg_pp1_iter0) & ~(1'b0 == exitcond3_1_fu_3514_p2) & ~(1'b1 == ap_enable_reg_pp1_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((1'b1 == ap_enable_reg_pp2_iter7) & ~(1'b1 == ap_enable_reg_pp2_iter6)) & ~((1'b1 == ap_enable_reg_pp2_iter0) & ~(1'b0 == exitcond3_2_fu_3699_p2) & ~(1'b1 == ap_enable_reg_pp2_iter1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if (((1'b1 == ap_enable_reg_pp2_iter0) & ~(1'b0 == exitcond3_2_fu_3699_p2) & ~(1'b1 == ap_enable_reg_pp2_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_pp3_stage0;
        end
        ap_ST_fsm_pp3_stage0 : begin
            if ((~((1'b1 == ap_enable_reg_pp3_iter7) & ~(1'b1 == ap_enable_reg_pp3_iter6)) & ~((1'b1 == ap_enable_reg_pp3_iter0) & ~(1'b0 == exitcond3_3_fu_3882_p2) & ~(1'b1 == ap_enable_reg_pp3_iter1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if (((1'b1 == ap_enable_reg_pp3_iter0) & ~(1'b0 == exitcond3_3_fu_3882_p2) & ~(1'b1 == ap_enable_reg_pp3_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_pp4_stage0;
        end
        ap_ST_fsm_pp4_stage0 : begin
            if ((~((1'b1 == ap_enable_reg_pp4_iter7) & ~(1'b1 == ap_enable_reg_pp4_iter6)) & ~((1'b1 == ap_enable_reg_pp4_iter0) & ~(1'b0 == exitcond3_4_fu_4067_p2) & ~(1'b1 == ap_enable_reg_pp4_iter1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end else if (((1'b1 == ap_enable_reg_pp4_iter0) & ~(1'b0 == exitcond3_4_fu_4067_p2) & ~(1'b1 == ap_enable_reg_pp4_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_pp5_stage0;
        end
        ap_ST_fsm_pp5_stage0 : begin
            if ((~((1'b1 == ap_enable_reg_pp5_iter7) & ~(1'b1 == ap_enable_reg_pp5_iter6)) & ~((1'b1 == ap_enable_reg_pp5_iter0) & ~(1'b0 == exitcond3_5_fu_4250_p2) & ~(1'b1 == ap_enable_reg_pp5_iter1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp5_stage0;
            end else if (((1'b1 == ap_enable_reg_pp5_iter0) & ~(1'b0 == exitcond3_5_fu_4250_p2) & ~(1'b1 == ap_enable_reg_pp5_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_state61;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state61;
            end
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_pp6_stage0;
        end
        ap_ST_fsm_pp6_stage0 : begin
            if ((~((1'b1 == ap_enable_reg_pp6_iter7) & ~(1'b1 == ap_enable_reg_pp6_iter6)) & ~((1'b1 == ap_enable_reg_pp6_iter0) & ~(1'b0 == exitcond3_6_fu_4435_p2) & ~(1'b1 == ap_enable_reg_pp6_iter1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp6_stage0;
            end else if (((1'b1 == ap_enable_reg_pp6_iter0) & ~(1'b0 == exitcond3_6_fu_4435_p2) & ~(1'b1 == ap_enable_reg_pp6_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_state71;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state71;
            end
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_pp7_stage0;
        end
        ap_ST_fsm_pp7_stage0 : begin
            if ((~((1'b1 == ap_enable_reg_pp7_iter7) & ~(1'b1 == ap_enable_reg_pp7_iter6)) & ~((1'b1 == ap_enable_reg_pp7_iter0) & ~(1'b0 == exitcond3_7_fu_4618_p2) & ~(1'b1 == ap_enable_reg_pp7_iter1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp7_stage0;
            end else if (((1'b1 == ap_enable_reg_pp7_iter0) & ~(1'b0 == exitcond3_7_fu_4618_p2) & ~(1'b1 == ap_enable_reg_pp7_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_state81;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state81;
            end
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_pp8_stage0;
        end
        ap_ST_fsm_pp8_stage0 : begin
            if ((~((1'b1 == ap_enable_reg_pp8_iter7) & ~(1'b1 == ap_enable_reg_pp8_iter6)) & ~((1'b1 == ap_enable_reg_pp8_iter0) & ~(1'b0 == exitcond3_8_fu_4803_p2) & ~(1'b1 == ap_enable_reg_pp8_iter1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp8_stage0;
            end else if (((1'b1 == ap_enable_reg_pp8_iter0) & ~(1'b0 == exitcond3_8_fu_4803_p2) & ~(1'b1 == ap_enable_reg_pp8_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_state91;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state91;
            end
        end
        ap_ST_fsm_state91 : begin
            ap_NS_fsm = ap_ST_fsm_state92;
        end
        ap_ST_fsm_state92 : begin
            ap_NS_fsm = ap_ST_fsm_pp9_stage0;
        end
        ap_ST_fsm_pp9_stage0 : begin
            if ((~((1'b1 == ap_enable_reg_pp9_iter7) & ~(1'b1 == ap_enable_reg_pp9_iter6)) & ~((1'b1 == ap_enable_reg_pp9_iter0) & ~(1'b0 == exitcond3_9_fu_4986_p2) & ~(1'b1 == ap_enable_reg_pp9_iter1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp9_stage0;
            end else if (((1'b1 == ap_enable_reg_pp9_iter0) & ~(1'b0 == exitcond3_9_fu_4986_p2) & ~(1'b1 == ap_enable_reg_pp9_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_state101;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state101;
            end
        end
        ap_ST_fsm_state101 : begin
            ap_NS_fsm = ap_ST_fsm_state102;
        end
        ap_ST_fsm_state102 : begin
            ap_NS_fsm = ap_ST_fsm_pp10_stage0;
        end
        ap_ST_fsm_pp10_stage0 : begin
            if ((~((1'b1 == ap_enable_reg_pp10_iter7) & ~(1'b1 == ap_enable_reg_pp10_iter6)) & ~((1'b1 == ap_enable_reg_pp10_iter0) & ~(1'b0 == exitcond3_s_fu_5171_p2) & ~(1'b1 == ap_enable_reg_pp10_iter1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp10_stage0;
            end else if (((1'b1 == ap_enable_reg_pp10_iter0) & ~(1'b0 == exitcond3_s_fu_5171_p2) & ~(1'b1 == ap_enable_reg_pp10_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_state111;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state111;
            end
        end
        ap_ST_fsm_state111 : begin
            ap_NS_fsm = ap_ST_fsm_state112;
        end
        ap_ST_fsm_state112 : begin
            ap_NS_fsm = ap_ST_fsm_pp11_stage0;
        end
        ap_ST_fsm_pp11_stage0 : begin
            if ((~((1'b1 == ap_enable_reg_pp11_iter7) & ~(1'b1 == ap_enable_reg_pp11_iter6)) & ~((1'b1 == ap_enable_reg_pp11_iter0) & ~(1'b0 == exitcond3_10_fu_5354_p2) & ~(1'b1 == ap_enable_reg_pp11_iter1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp11_stage0;
            end else if (((1'b1 == ap_enable_reg_pp11_iter0) & ~(1'b0 == exitcond3_10_fu_5354_p2) & ~(1'b1 == ap_enable_reg_pp11_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_state121;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state121;
            end
        end
        ap_ST_fsm_state121 : begin
            ap_NS_fsm = ap_ST_fsm_state122;
        end
        ap_ST_fsm_state122 : begin
            ap_NS_fsm = ap_ST_fsm_pp12_stage0;
        end
        ap_ST_fsm_pp12_stage0 : begin
            if ((~((1'b1 == ap_enable_reg_pp12_iter7) & ~(1'b1 == ap_enable_reg_pp12_iter6)) & ~((1'b1 == ap_enable_reg_pp12_iter0) & ~(1'b0 == exitcond3_11_fu_5539_p2) & ~(1'b1 == ap_enable_reg_pp12_iter1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage0;
            end else if (((1'b1 == ap_enable_reg_pp12_iter0) & ~(1'b0 == exitcond3_11_fu_5539_p2) & ~(1'b1 == ap_enable_reg_pp12_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_state131;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state131;
            end
        end
        ap_ST_fsm_state131 : begin
            ap_NS_fsm = ap_ST_fsm_state132;
        end
        ap_ST_fsm_state132 : begin
            ap_NS_fsm = ap_ST_fsm_pp13_stage0;
        end
        ap_ST_fsm_pp13_stage0 : begin
            if ((~((1'b1 == ap_enable_reg_pp13_iter7) & ~(1'b1 == ap_enable_reg_pp13_iter6)) & ~((1'b1 == ap_enable_reg_pp13_iter0) & ~(1'b0 == exitcond3_12_fu_5722_p2) & ~(1'b1 == ap_enable_reg_pp13_iter1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp13_stage0;
            end else if (((1'b1 == ap_enable_reg_pp13_iter0) & ~(1'b0 == exitcond3_12_fu_5722_p2) & ~(1'b1 == ap_enable_reg_pp13_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_state141;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state141;
            end
        end
        ap_ST_fsm_state141 : begin
            ap_NS_fsm = ap_ST_fsm_state142;
        end
        ap_ST_fsm_state142 : begin
            ap_NS_fsm = ap_ST_fsm_pp14_stage0;
        end
        ap_ST_fsm_pp14_stage0 : begin
            if ((~((1'b1 == ap_enable_reg_pp14_iter7) & ~(1'b1 == ap_enable_reg_pp14_iter6)) & ~((1'b1 == ap_enable_reg_pp14_iter0) & ~(1'b0 == exitcond3_13_fu_5907_p2) & ~(1'b1 == ap_enable_reg_pp14_iter1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp14_stage0;
            end else if (((1'b1 == ap_enable_reg_pp14_iter0) & ~(1'b0 == exitcond3_13_fu_5907_p2) & ~(1'b1 == ap_enable_reg_pp14_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_state151;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state151;
            end
        end
        ap_ST_fsm_state151 : begin
            ap_NS_fsm = ap_ST_fsm_state152;
        end
        ap_ST_fsm_state152 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state153 : begin
            if (~(1'b0 == exitcond2_fu_6111_p2)) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp15_stage0;
            end
        end
        ap_ST_fsm_pp15_stage0 : begin
            if ((~((1'b1 == ap_enable_reg_pp15_iter7) & ~(1'b1 == ap_enable_reg_pp15_iter6)) & ~((1'b1 == ap_enable_reg_pp15_iter0) & ~(1'b0 == exitcond_fu_6145_p2) & ~(1'b1 == ap_enable_reg_pp15_iter1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp15_stage0;
            end else if (((1'b1 == ap_enable_reg_pp15_iter0) & ~(1'b0 == exitcond_fu_6145_p2) & ~(1'b1 == ap_enable_reg_pp15_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_state162;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state162;
            end
        end
        ap_ST_fsm_state162 : begin
            ap_NS_fsm = ap_ST_fsm_state163;
        end
        ap_ST_fsm_state163 : begin
            ap_NS_fsm = ap_ST_fsm_pp16_stage0;
        end
        ap_ST_fsm_pp16_stage0 : begin
            if ((~((1'b1 == ap_enable_reg_pp16_iter7) & ~(1'b1 == ap_enable_reg_pp16_iter6)) & ~((1'b1 == ap_enable_reg_pp16_iter0) & ~(1'b0 == exitcond_1_fu_6332_p2) & ~(1'b1 == ap_enable_reg_pp16_iter1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp16_stage0;
            end else if (((1'b1 == ap_enable_reg_pp16_iter0) & ~(1'b0 == exitcond_1_fu_6332_p2) & ~(1'b1 == ap_enable_reg_pp16_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_state172;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state172;
            end
        end
        ap_ST_fsm_state172 : begin
            ap_NS_fsm = ap_ST_fsm_state173;
        end
        ap_ST_fsm_state173 : begin
            ap_NS_fsm = ap_ST_fsm_pp17_stage0;
        end
        ap_ST_fsm_pp17_stage0 : begin
            if ((~((1'b1 == ap_enable_reg_pp17_iter7) & ~(1'b1 == ap_enable_reg_pp17_iter6)) & ~((1'b1 == ap_enable_reg_pp17_iter0) & ~(1'b0 == exitcond_2_fu_6525_p2) & ~(1'b1 == ap_enable_reg_pp17_iter1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp17_stage0;
            end else if (((1'b1 == ap_enable_reg_pp17_iter0) & ~(1'b0 == exitcond_2_fu_6525_p2) & ~(1'b1 == ap_enable_reg_pp17_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_state182;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state182;
            end
        end
        ap_ST_fsm_state182 : begin
            ap_NS_fsm = ap_ST_fsm_state183;
        end
        ap_ST_fsm_state183 : begin
            ap_NS_fsm = ap_ST_fsm_state153;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[ap_const_lv32_2];

assign ap_CS_fsm_pp10_stage0 = ap_CS_fsm[ap_const_lv32_20];

assign ap_CS_fsm_pp11_stage0 = ap_CS_fsm[ap_const_lv32_23];

assign ap_CS_fsm_pp12_stage0 = ap_CS_fsm[ap_const_lv32_26];

assign ap_CS_fsm_pp13_stage0 = ap_CS_fsm[ap_const_lv32_29];

assign ap_CS_fsm_pp14_stage0 = ap_CS_fsm[ap_const_lv32_2C];

assign ap_CS_fsm_pp15_stage0 = ap_CS_fsm[ap_const_lv32_30];

assign ap_CS_fsm_pp16_stage0 = ap_CS_fsm[ap_const_lv32_33];

assign ap_CS_fsm_pp17_stage0 = ap_CS_fsm[ap_const_lv32_36];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[ap_const_lv32_5];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[ap_const_lv32_8];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[ap_const_lv32_B];

assign ap_CS_fsm_pp4_stage0 = ap_CS_fsm[ap_const_lv32_E];

assign ap_CS_fsm_pp5_stage0 = ap_CS_fsm[ap_const_lv32_11];

assign ap_CS_fsm_pp6_stage0 = ap_CS_fsm[ap_const_lv32_14];

assign ap_CS_fsm_pp7_stage0 = ap_CS_fsm[ap_const_lv32_17];

assign ap_CS_fsm_pp8_stage0 = ap_CS_fsm[ap_const_lv32_1A];

assign ap_CS_fsm_pp9_stage0 = ap_CS_fsm[ap_const_lv32_1D];

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_state101 = ap_CS_fsm[ap_const_lv32_1E];

assign ap_CS_fsm_state102 = ap_CS_fsm[ap_const_lv32_1F];

assign ap_CS_fsm_state11 = ap_CS_fsm[ap_const_lv32_3];

assign ap_CS_fsm_state111 = ap_CS_fsm[ap_const_lv32_21];

assign ap_CS_fsm_state112 = ap_CS_fsm[ap_const_lv32_22];

assign ap_CS_fsm_state12 = ap_CS_fsm[ap_const_lv32_4];

assign ap_CS_fsm_state121 = ap_CS_fsm[ap_const_lv32_24];

assign ap_CS_fsm_state122 = ap_CS_fsm[ap_const_lv32_25];

assign ap_CS_fsm_state131 = ap_CS_fsm[ap_const_lv32_27];

assign ap_CS_fsm_state132 = ap_CS_fsm[ap_const_lv32_28];

assign ap_CS_fsm_state141 = ap_CS_fsm[ap_const_lv32_2A];

assign ap_CS_fsm_state142 = ap_CS_fsm[ap_const_lv32_2B];

assign ap_CS_fsm_state151 = ap_CS_fsm[ap_const_lv32_2D];

assign ap_CS_fsm_state152 = ap_CS_fsm[ap_const_lv32_2E];

assign ap_CS_fsm_state153 = ap_CS_fsm[ap_const_lv32_2F];

assign ap_CS_fsm_state162 = ap_CS_fsm[ap_const_lv32_31];

assign ap_CS_fsm_state163 = ap_CS_fsm[ap_const_lv32_32];

assign ap_CS_fsm_state172 = ap_CS_fsm[ap_const_lv32_34];

assign ap_CS_fsm_state173 = ap_CS_fsm[ap_const_lv32_35];

assign ap_CS_fsm_state182 = ap_CS_fsm[ap_const_lv32_37];

assign ap_CS_fsm_state183 = ap_CS_fsm[ap_const_lv32_38];

assign ap_CS_fsm_state2 = ap_CS_fsm[ap_const_lv32_1];

assign ap_CS_fsm_state21 = ap_CS_fsm[ap_const_lv32_6];

assign ap_CS_fsm_state22 = ap_CS_fsm[ap_const_lv32_7];

assign ap_CS_fsm_state31 = ap_CS_fsm[ap_const_lv32_9];

assign ap_CS_fsm_state32 = ap_CS_fsm[ap_const_lv32_A];

assign ap_CS_fsm_state41 = ap_CS_fsm[ap_const_lv32_C];

assign ap_CS_fsm_state42 = ap_CS_fsm[ap_const_lv32_D];

assign ap_CS_fsm_state51 = ap_CS_fsm[ap_const_lv32_F];

assign ap_CS_fsm_state52 = ap_CS_fsm[ap_const_lv32_10];

assign ap_CS_fsm_state61 = ap_CS_fsm[ap_const_lv32_12];

assign ap_CS_fsm_state62 = ap_CS_fsm[ap_const_lv32_13];

assign ap_CS_fsm_state71 = ap_CS_fsm[ap_const_lv32_15];

assign ap_CS_fsm_state72 = ap_CS_fsm[ap_const_lv32_16];

assign ap_CS_fsm_state81 = ap_CS_fsm[ap_const_lv32_18];

assign ap_CS_fsm_state82 = ap_CS_fsm[ap_const_lv32_19];

assign ap_CS_fsm_state91 = ap_CS_fsm[ap_const_lv32_1B];

assign ap_CS_fsm_state92 = ap_CS_fsm[ap_const_lv32_1C];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign bram1_Addr_A = bram1_Addr_A_orig << ap_const_lv32_2;

assign bram1_Clk_A = ap_clk;

assign bram1_Rst_A = ap_rst_n_inv;

assign bram2_Addr_A = bram2_Addr_A_orig << ap_const_lv32_2;

assign bram2_Clk_A = ap_clk;

assign bram2_Rst_A = ap_rst_n_inv;

assign bram3_Addr_A = bram3_Addr_A_orig << ap_const_lv32_2;

assign bram3_Clk_A = ap_clk;

assign bram3_Rst_A = ap_rst_n_inv;

assign bram4_Addr_A = bram4_Addr_A_orig << ap_const_lv32_2;

assign bram4_Clk_A = ap_clk;

assign bram4_Rst_A = ap_rst_n_inv;

assign exitcond2_fu_6111_p2 = ((i_1_reg_3039 == ap_const_lv4_8) ? 1'b1 : 1'b0);

assign exitcond3_10_fu_5354_p2 = ((k_11_reg_2803 == ap_const_lv5_10) ? 1'b1 : 1'b0);

assign exitcond3_11_fu_5539_p2 = ((k_12_reg_2862 == ap_const_lv5_10) ? 1'b1 : 1'b0);

assign exitcond3_12_fu_5722_p2 = ((k_13_reg_2921 == ap_const_lv5_10) ? 1'b1 : 1'b0);

assign exitcond3_13_fu_5907_p2 = ((k_14_reg_2980 == ap_const_lv5_10) ? 1'b1 : 1'b0);

assign exitcond3_1_fu_3514_p2 = ((k_s_reg_2213 == ap_const_lv5_10) ? 1'b1 : 1'b0);

assign exitcond3_2_fu_3699_p2 = ((k_15_reg_2272 == ap_const_lv5_10) ? 1'b1 : 1'b0);

assign exitcond3_3_fu_3882_p2 = ((k_16_reg_2331 == ap_const_lv5_10) ? 1'b1 : 1'b0);

assign exitcond3_4_fu_4067_p2 = ((k_4_reg_2390 == ap_const_lv5_10) ? 1'b1 : 1'b0);

assign exitcond3_5_fu_4250_p2 = ((k_5_reg_2449 == ap_const_lv5_10) ? 1'b1 : 1'b0);

assign exitcond3_6_fu_4435_p2 = ((k_6_reg_2508 == ap_const_lv5_10) ? 1'b1 : 1'b0);

assign exitcond3_7_fu_4618_p2 = ((k_7_reg_2567 == ap_const_lv5_10) ? 1'b1 : 1'b0);

assign exitcond3_8_fu_4803_p2 = ((k_8_reg_2626 == ap_const_lv5_10) ? 1'b1 : 1'b0);

assign exitcond3_9_fu_4986_p2 = ((k_9_reg_2685 == ap_const_lv5_10) ? 1'b1 : 1'b0);

assign exitcond3_fu_3335_p2 = ((k_reg_2154 == ap_const_lv5_10) ? 1'b1 : 1'b0);

assign exitcond3_s_fu_5171_p2 = ((k_10_reg_2744 == ap_const_lv5_10) ? 1'b1 : 1'b0);

assign exitcond5_fu_3311_p2 = ((i_reg_2143 == ap_const_lv4_8) ? 1'b1 : 1'b0);

assign exitcond_1_fu_6332_p2 = ((k_1_1_reg_3109 == ap_const_lv5_10) ? 1'b1 : 1'b0);

assign exitcond_2_fu_6525_p2 = ((k_1_2_reg_3168 == ap_const_lv5_10) ? 1'b1 : 1'b0);

assign exitcond_fu_6145_p2 = ((k_1_reg_3050 == ap_const_lv5_10) ? 1'b1 : 1'b0);

assign grp_fu_3271_p4 = {{grp_fu_3247_p2[ap_const_lv32_1F : ap_const_lv32_8]}};

assign grp_fu_3281_p4 = {{grp_fu_3253_p2[ap_const_lv32_1F : ap_const_lv32_8]}};

assign grp_fu_3291_p4 = {{grp_fu_3259_p2[ap_const_lv32_1F : ap_const_lv32_8]}};

assign grp_fu_3301_p4 = {{grp_fu_3265_p2[ap_const_lv32_1F : ap_const_lv32_8]}};

assign i_2_fu_3317_p2 = (i_reg_2143 + ap_const_lv4_1);

assign i_3_fu_6117_p2 = (i_1_reg_3039 + ap_const_lv4_1);

assign k_10_cast1_fu_5183_p1 = k_10_reg_2744;

assign k_11_cast1_fu_5370_p1 = k_11_reg_2803;

assign k_11_cast_fu_5366_p1 = k_11_reg_2803;

assign k_12_cast1_fu_5551_p1 = k_12_reg_2862;

assign k_13_cast1_fu_5738_p1 = k_13_reg_2921;

assign k_13_cast_fu_5734_p1 = k_13_reg_2921;

assign k_14_cast8_fu_5919_p1 = k_14_reg_2980;

assign k_15_cast1_fu_3711_p1 = k_15_reg_2272;

assign k_16_cast1_fu_3898_p1 = k_16_reg_2331;

assign k_16_cast_fu_3894_p1 = k_16_reg_2331;

assign k_1_1_cast3_fu_6348_p1 = k_1_1_reg_3109;

assign k_1_1_cast4_cast_fu_6344_p1 = k_1_1_reg_3109;

assign k_1_2_cast1_fu_6537_p1 = k_1_2_reg_3168;

assign k_1_cast5_fu_6157_p1 = k_1_reg_3050;

assign k_2_10_fu_5360_p2 = (k_11_reg_2803 + ap_const_lv5_1);

assign k_2_11_fu_5545_p2 = (k_12_reg_2862 + ap_const_lv5_1);

assign k_2_12_fu_5728_p2 = (k_13_reg_2921 + ap_const_lv5_1);

assign k_2_13_fu_5913_p2 = (k_14_reg_2980 + ap_const_lv5_1);

assign k_2_1_fu_3520_p2 = (k_s_reg_2213 + ap_const_lv5_1);

assign k_2_2_fu_3705_p2 = (k_15_reg_2272 + ap_const_lv5_1);

assign k_2_3_fu_3888_p2 = (k_16_reg_2331 + ap_const_lv5_1);

assign k_2_4_fu_4073_p2 = (k_4_reg_2390 + ap_const_lv5_1);

assign k_2_5_fu_4256_p2 = (k_5_reg_2449 + ap_const_lv5_1);

assign k_2_6_fu_4441_p2 = (k_6_reg_2508 + ap_const_lv5_1);

assign k_2_7_fu_4624_p2 = (k_7_reg_2567 + ap_const_lv5_1);

assign k_2_8_fu_4809_p2 = (k_8_reg_2626 + ap_const_lv5_1);

assign k_2_9_fu_4992_p2 = (k_9_reg_2685 + ap_const_lv5_1);

assign k_2_fu_3341_p2 = (k_reg_2154 + ap_const_lv5_1);

assign k_2_s_fu_5177_p2 = (k_10_reg_2744 + ap_const_lv5_1);

assign k_3_1_fu_6338_p2 = (k_1_1_reg_3109 + ap_const_lv5_1);

assign k_3_2_fu_6531_p2 = (k_1_2_reg_3168 + ap_const_lv5_1);

assign k_3_fu_6151_p2 = (k_1_reg_3050 + ap_const_lv5_1);

assign k_4_cast1_fu_4079_p1 = k_4_reg_2390;

assign k_5_cast1_fu_4266_p1 = k_5_reg_2449;

assign k_5_cast_fu_4262_p1 = k_5_reg_2449;

assign k_6_cast1_fu_4447_p1 = k_6_reg_2508;

assign k_7_cast1_fu_4634_p1 = k_7_reg_2567;

assign k_7_cast_fu_4630_p1 = k_7_reg_2567;

assign k_8_cast1_fu_4815_p1 = k_8_reg_2626;

assign k_9_cast1_fu_5002_p1 = k_9_reg_2685;

assign k_9_cast_fu_4998_p1 = k_9_reg_2685;

assign k_cast1_7_fu_3530_p1 = k_s_reg_2213;

assign k_cast1_fu_3347_p1 = k_reg_2154;

assign k_cast_fu_3526_p1 = k_s_reg_2213;

assign sigmoid_lut_load_10_s_fu_5313_p1 = sigmoid_lut_q0;

assign sigmoid_lut_load_11_s_fu_5498_p1 = sigmoid_lut_q0;

assign sigmoid_lut_load_12_s_fu_5681_p1 = sigmoid_lut_q0;

assign sigmoid_lut_load_13_s_fu_5866_p1 = sigmoid_lut_q0;

assign sigmoid_lut_load_14_s_fu_6070_p1 = sigmoid_lut_q0;

assign sigmoid_lut_load_15_s_fu_3658_p1 = sigmoid_lut_q0;

assign sigmoid_lut_load_16_s_fu_3684_p1 = sigmoid_lut_q1;

assign sigmoid_lut_load_17_s_fu_3689_p1 = sigmoid_lut_q2;

assign sigmoid_lut_load_18_s_fu_3694_p1 = sigmoid_lut_q3;

assign sigmoid_lut_load_19_s_fu_6480_p1 = sigmoid_lut_q0;

assign sigmoid_lut_load_1_c_fu_3499_p1 = sigmoid_lut_q1;

assign sigmoid_lut_load_20_s_fu_6510_p1 = sigmoid_lut_q1;

assign sigmoid_lut_load_21_s_fu_6515_p1 = sigmoid_lut_q2;

assign sigmoid_lut_load_22_s_fu_6520_p1 = sigmoid_lut_q3;

assign sigmoid_lut_load_23_s_fu_3841_p1 = sigmoid_lut_q0;

assign sigmoid_lut_load_24_s_fu_3867_p1 = sigmoid_lut_q1;

assign sigmoid_lut_load_25_s_fu_3872_p1 = sigmoid_lut_q2;

assign sigmoid_lut_load_26_s_fu_3877_p1 = sigmoid_lut_q3;

assign sigmoid_lut_load_27_s_fu_6696_p1 = sigmoid_lut_q0;

assign sigmoid_lut_load_28_s_fu_6726_p1 = sigmoid_lut_q1;

assign sigmoid_lut_load_29_s_fu_6731_p1 = sigmoid_lut_q2;

assign sigmoid_lut_load_2_c_fu_3504_p1 = sigmoid_lut_q2;

assign sigmoid_lut_load_30_s_fu_6736_p1 = sigmoid_lut_q3;

assign sigmoid_lut_load_31_s_fu_4026_p1 = sigmoid_lut_q0;

assign sigmoid_lut_load_32_s_fu_4052_p1 = sigmoid_lut_q1;

assign sigmoid_lut_load_33_s_fu_4057_p1 = sigmoid_lut_q2;

assign sigmoid_lut_load_34_s_fu_4062_p1 = sigmoid_lut_q3;

assign sigmoid_lut_load_35_s_fu_4209_p1 = sigmoid_lut_q0;

assign sigmoid_lut_load_36_s_fu_4235_p1 = sigmoid_lut_q1;

assign sigmoid_lut_load_37_s_fu_4240_p1 = sigmoid_lut_q2;

assign sigmoid_lut_load_38_s_fu_4245_p1 = sigmoid_lut_q3;

assign sigmoid_lut_load_39_s_fu_4394_p1 = sigmoid_lut_q0;

assign sigmoid_lut_load_3_c_fu_3509_p1 = sigmoid_lut_q3;

assign sigmoid_lut_load_40_s_fu_4420_p1 = sigmoid_lut_q1;

assign sigmoid_lut_load_41_s_fu_4425_p1 = sigmoid_lut_q2;

assign sigmoid_lut_load_42_s_fu_4430_p1 = sigmoid_lut_q3;

assign sigmoid_lut_load_43_s_fu_4577_p1 = sigmoid_lut_q0;

assign sigmoid_lut_load_44_s_fu_4603_p1 = sigmoid_lut_q1;

assign sigmoid_lut_load_45_s_fu_4608_p1 = sigmoid_lut_q2;

assign sigmoid_lut_load_46_s_fu_4613_p1 = sigmoid_lut_q3;

assign sigmoid_lut_load_47_s_fu_4762_p1 = sigmoid_lut_q0;

assign sigmoid_lut_load_48_s_fu_4788_p1 = sigmoid_lut_q1;

assign sigmoid_lut_load_49_s_fu_4793_p1 = sigmoid_lut_q2;

assign sigmoid_lut_load_4_c_fu_6291_p1 = sigmoid_lut_q0;

assign sigmoid_lut_load_50_s_fu_4798_p1 = sigmoid_lut_q3;

assign sigmoid_lut_load_51_s_fu_4971_p1 = sigmoid_lut_q1;

assign sigmoid_lut_load_52_s_fu_4976_p1 = sigmoid_lut_q2;

assign sigmoid_lut_load_53_s_fu_4981_p1 = sigmoid_lut_q3;

assign sigmoid_lut_load_54_s_fu_5156_p1 = sigmoid_lut_q1;

assign sigmoid_lut_load_55_s_fu_5161_p1 = sigmoid_lut_q2;

assign sigmoid_lut_load_56_s_fu_5166_p1 = sigmoid_lut_q3;

assign sigmoid_lut_load_57_s_fu_5339_p1 = sigmoid_lut_q1;

assign sigmoid_lut_load_58_s_fu_5344_p1 = sigmoid_lut_q2;

assign sigmoid_lut_load_59_s_fu_5349_p1 = sigmoid_lut_q3;

assign sigmoid_lut_load_5_c_fu_6317_p1 = sigmoid_lut_q1;

assign sigmoid_lut_load_60_s_fu_5524_p1 = sigmoid_lut_q1;

assign sigmoid_lut_load_61_s_fu_5529_p1 = sigmoid_lut_q2;

assign sigmoid_lut_load_62_s_fu_5534_p1 = sigmoid_lut_q3;

assign sigmoid_lut_load_63_s_fu_5707_p1 = sigmoid_lut_q1;

assign sigmoid_lut_load_64_s_fu_5712_p1 = sigmoid_lut_q2;

assign sigmoid_lut_load_65_s_fu_5717_p1 = sigmoid_lut_q3;

assign sigmoid_lut_load_66_s_fu_5892_p1 = sigmoid_lut_q1;

assign sigmoid_lut_load_67_s_fu_5897_p1 = sigmoid_lut_q2;

assign sigmoid_lut_load_68_s_fu_5902_p1 = sigmoid_lut_q3;

assign sigmoid_lut_load_69_s_fu_6096_p1 = sigmoid_lut_q1;

assign sigmoid_lut_load_6_c_fu_6322_p1 = sigmoid_lut_q2;

assign sigmoid_lut_load_70_s_fu_6101_p1 = sigmoid_lut_q2;

assign sigmoid_lut_load_71_s_fu_6106_p1 = sigmoid_lut_q3;

assign sigmoid_lut_load_7_c_fu_6327_p1 = sigmoid_lut_q3;

assign sigmoid_lut_load_8_c_fu_4945_p1 = sigmoid_lut_q0;

assign sigmoid_lut_load_9_c_fu_5130_p1 = sigmoid_lut_q0;

assign sigmoid_lut_load_cas_fu_3477_p1 = sigmoid_lut_q0;

assign sum11_3_cast1_fu_6684_p1 = $signed(sum11_s_fu_6676_p3);

assign sum11_3_cast_fu_6688_p1 = $unsigned(sum11_3_cast1_fu_6684_p1);

assign sum11_s_fu_6676_p3 = {{ap_const_lv5_10}, {tmp_57_fu_6671_p2}};

assign sum13_1_cast1_fu_6498_p1 = $signed(sum13_s_fu_6490_p3);

assign sum13_1_cast_fu_6502_p1 = $unsigned(sum13_1_cast1_fu_6498_p1);

assign sum13_1_fu_6706_p3 = {{ap_const_lv5_10}, {tmp_56_fu_6701_p2}};

assign sum13_2_cast1_fu_6714_p1 = $signed(sum13_1_fu_6706_p3);

assign sum13_2_cast_fu_6718_p1 = $unsigned(sum13_2_cast1_fu_6714_p1);

assign sum13_s_fu_6490_p3 = {{ap_const_lv5_10}, {tmp_42_fu_6485_p2}};

assign sum1_2_10_fu_5402_p2 = ($signed(tmp_5_10_cast_fu_5398_p1) + $signed(sum1_11_reg_2814));

assign sum1_2_11_fu_5585_p2 = ($signed(tmp_5_11_cast_fu_5581_p1) + $signed(sum1_12_reg_2873));

assign sum1_2_12_fu_5770_p2 = ($signed(tmp_5_12_cast_fu_5766_p1) + $signed(sum1_13_reg_2932));

assign sum1_2_13_fu_5953_p2 = ($signed(tmp_5_13_cast_fu_5949_p1) + $signed(sum1_14_reg_2991));

assign sum1_2_1_fu_3562_p2 = ($signed(tmp_5_1_cast_fu_3558_p1) + $signed(sum1_s_reg_2224));

assign sum1_2_2_fu_3745_p2 = ($signed(tmp_5_2_cast_fu_3741_p1) + $signed(sum1_15_reg_2283));

assign sum1_2_3_fu_3930_p2 = ($signed(tmp_5_3_cast_fu_3926_p1) + $signed(sum1_16_reg_2342));

assign sum1_2_4_fu_4113_p2 = ($signed(tmp_5_4_cast_fu_4109_p1) + $signed(sum1_4_reg_2401));

assign sum1_2_5_fu_4298_p2 = ($signed(tmp_5_5_cast_fu_4294_p1) + $signed(sum1_5_reg_2460));

assign sum1_2_6_fu_4481_p2 = ($signed(tmp_5_6_cast_fu_4477_p1) + $signed(sum1_6_reg_2519));

assign sum1_2_7_fu_4666_p2 = ($signed(tmp_5_7_cast_fu_4662_p1) + $signed(sum1_7_reg_2578));

assign sum1_2_8_fu_4849_p2 = ($signed(tmp_5_8_cast_fu_4845_p1) + $signed(sum1_8_reg_2637));

assign sum1_2_9_fu_5034_p2 = ($signed(tmp_5_9_cast_fu_5030_p1) + $signed(sum1_9_reg_2696));

assign sum1_2_fu_3381_p2 = ($signed(tmp_31_cast_fu_3377_p1) + $signed(sum1_reg_2165));

assign sum1_2_s_fu_5217_p2 = ($signed(tmp_5_cast_fu_5213_p1) + $signed(sum1_10_reg_2755));

assign sum1_3_1_fu_6384_p2 = ($signed(tmp_29_1_cast_fu_6380_p1) + $signed(sum1_1_1_reg_3120));

assign sum1_3_2_fu_6575_p2 = ($signed(tmp_29_2_cast_fu_6571_p1) + $signed(sum1_1_2_reg_3179));

assign sum1_3_fu_6195_p2 = ($signed(tmp_29_cast_fu_6191_p1) + $signed(sum1_1_reg_3061));

assign sum2_2_10_fu_5412_p2 = ($signed(tmp_11_10_cast_fu_5408_p1) + $signed(sum2_11_reg_2826));

assign sum2_2_11_fu_5595_p2 = ($signed(tmp_11_11_cast_fu_5591_p1) + $signed(sum2_12_reg_2885));

assign sum2_2_12_fu_5780_p2 = ($signed(tmp_11_12_cast_fu_5776_p1) + $signed(sum2_13_reg_2944));

assign sum2_2_13_fu_5963_p2 = ($signed(tmp_11_13_cast_fu_5959_p1) + $signed(sum2_14_reg_3003));

assign sum2_2_1_fu_3572_p2 = ($signed(tmp_11_1_cast_fu_3568_p1) + $signed(sum2_s_reg_2236));

assign sum2_2_2_fu_3755_p2 = ($signed(tmp_11_2_cast_fu_3751_p1) + $signed(sum2_15_reg_2295));

assign sum2_2_3_fu_3940_p2 = ($signed(tmp_11_3_cast_fu_3936_p1) + $signed(sum2_16_reg_2354));

assign sum2_2_4_fu_4123_p2 = ($signed(tmp_11_4_cast_fu_4119_p1) + $signed(sum2_4_reg_2413));

assign sum2_2_5_fu_4308_p2 = ($signed(tmp_11_5_cast_fu_4304_p1) + $signed(sum2_5_reg_2472));

assign sum2_2_6_fu_4491_p2 = ($signed(tmp_11_6_cast_fu_4487_p1) + $signed(sum2_6_reg_2531));

assign sum2_2_7_fu_4676_p2 = ($signed(tmp_11_7_cast_fu_4672_p1) + $signed(sum2_7_reg_2590));

assign sum2_2_8_fu_4859_p2 = ($signed(tmp_11_8_cast_fu_4855_p1) + $signed(sum2_8_reg_2649));

assign sum2_2_9_fu_5044_p2 = ($signed(tmp_11_9_cast_fu_5040_p1) + $signed(sum2_9_reg_2708));

assign sum2_2_fu_3391_p2 = ($signed(tmp_51_cast_fu_3387_p1) + $signed(sum2_reg_2177));

assign sum2_2_s_fu_5227_p2 = ($signed(tmp_11_cast_fu_5223_p1) + $signed(sum2_10_reg_2767));

assign sum2_3_1_fu_6394_p2 = ($signed(tmp_31_1_cast_fu_6390_p1) + $signed(sum2_1_1_reg_3132));

assign sum2_3_2_fu_6585_p2 = ($signed(tmp_31_2_cast_fu_6581_p1) + $signed(sum2_1_2_reg_3191));

assign sum2_3_fu_6205_p2 = ($signed(tmp_141_cast_fu_6201_p1) + $signed(sum2_1_reg_3073));

assign sum3_2_10_fu_5422_p2 = ($signed(tmp_13_10_cast_fu_5418_p1) + $signed(sum3_11_reg_2838));

assign sum3_2_11_fu_5605_p2 = ($signed(tmp_13_11_cast_fu_5601_p1) + $signed(sum3_12_reg_2897));

assign sum3_2_12_fu_5790_p2 = ($signed(tmp_13_12_cast_fu_5786_p1) + $signed(sum3_13_reg_2956));

assign sum3_2_13_fu_5973_p2 = ($signed(tmp_13_13_cast_fu_5969_p1) + $signed(sum3_14_reg_3015));

assign sum3_2_1_fu_3582_p2 = ($signed(tmp_13_1_cast_fu_3578_p1) + $signed(sum3_s_reg_2248));

assign sum3_2_2_fu_3765_p2 = ($signed(tmp_13_2_cast_fu_3761_p1) + $signed(sum3_15_reg_2307));

assign sum3_2_3_fu_3950_p2 = ($signed(tmp_13_3_cast_fu_3946_p1) + $signed(sum3_16_reg_2366));

assign sum3_2_4_fu_4133_p2 = ($signed(tmp_13_4_cast_fu_4129_p1) + $signed(sum3_4_reg_2425));

assign sum3_2_5_fu_4318_p2 = ($signed(tmp_13_5_cast_fu_4314_p1) + $signed(sum3_5_reg_2484));

assign sum3_2_6_fu_4501_p2 = ($signed(tmp_13_6_cast_fu_4497_p1) + $signed(sum3_6_reg_2543));

assign sum3_2_7_fu_4686_p2 = ($signed(tmp_13_7_cast_fu_4682_p1) + $signed(sum3_7_reg_2602));

assign sum3_2_8_fu_4869_p2 = ($signed(tmp_13_8_cast_fu_4865_p1) + $signed(sum3_8_reg_2661));

assign sum3_2_9_fu_5054_p2 = ($signed(tmp_13_9_cast_fu_5050_p1) + $signed(sum3_9_reg_2720));

assign sum3_2_fu_3401_p2 = ($signed(tmp_92_cast_fu_3397_p1) + $signed(sum3_reg_2189));

assign sum3_2_s_fu_5237_p2 = ($signed(tmp_13_cast_fu_5233_p1) + $signed(sum3_10_reg_2779));

assign sum3_3_1_fu_6404_p2 = ($signed(tmp_33_1_cast_fu_6400_p1) + $signed(sum3_1_1_reg_3144));

assign sum3_3_2_fu_6595_p2 = ($signed(tmp_33_2_cast_fu_6591_p1) + $signed(sum3_1_2_reg_3203));

assign sum3_3_fu_6215_p2 = ($signed(tmp_151_cast_fu_6211_p1) + $signed(sum3_1_reg_3085));

assign sum4_2_10_fu_5432_p2 = ($signed(tmp_15_10_cast_fu_5428_p1) + $signed(sum4_11_reg_2850));

assign sum4_2_11_fu_5615_p2 = ($signed(tmp_15_11_cast_fu_5611_p1) + $signed(sum4_12_reg_2909));

assign sum4_2_12_fu_5800_p2 = ($signed(tmp_15_12_cast_fu_5796_p1) + $signed(sum4_13_reg_2968));

assign sum4_2_13_fu_5983_p2 = ($signed(tmp_15_13_cast_fu_5979_p1) + $signed(sum4_14_reg_3027));

assign sum4_2_1_fu_3592_p2 = ($signed(tmp_15_1_cast_fu_3588_p1) + $signed(sum4_s_reg_2260));

assign sum4_2_2_fu_3775_p2 = ($signed(tmp_15_2_cast_fu_3771_p1) + $signed(sum4_15_reg_2319));

assign sum4_2_3_fu_3960_p2 = ($signed(tmp_15_3_cast_fu_3956_p1) + $signed(sum4_16_reg_2378));

assign sum4_2_4_fu_4143_p2 = ($signed(tmp_15_4_cast_fu_4139_p1) + $signed(sum4_4_reg_2437));

assign sum4_2_5_fu_4328_p2 = ($signed(tmp_15_5_cast_fu_4324_p1) + $signed(sum4_5_reg_2496));

assign sum4_2_6_fu_4511_p2 = ($signed(tmp_15_6_cast_fu_4507_p1) + $signed(sum4_6_reg_2555));

assign sum4_2_7_fu_4696_p2 = ($signed(tmp_15_7_cast_fu_4692_p1) + $signed(sum4_7_reg_2614));

assign sum4_2_8_fu_4879_p2 = ($signed(tmp_15_8_cast_fu_4875_p1) + $signed(sum4_8_reg_2673));

assign sum4_2_9_fu_5064_p2 = ($signed(tmp_15_9_cast_fu_5060_p1) + $signed(sum4_9_reg_2732));

assign sum4_2_fu_3411_p2 = ($signed(tmp_131_cast_fu_3407_p1) + $signed(sum4_reg_2201));

assign sum4_2_s_fu_5247_p2 = ($signed(tmp_15_cast_fu_5243_p1) + $signed(sum4_10_reg_2791));

assign sum4_3_1_fu_6414_p2 = ($signed(tmp_35_1_cast_fu_6410_p1) + $signed(sum4_1_1_reg_3156));

assign sum4_3_2_fu_6605_p2 = ($signed(tmp_35_2_cast_fu_6601_p1) + $signed(sum4_1_2_reg_3215));

assign sum4_3_fu_6225_p2 = ($signed(tmp_208_cast_fu_6221_p1) + $signed(sum4_1_reg_3097));

assign sum55_10_cast_fu_5393_p1 = sum55_10_fu_5387_p2;

assign sum55_10_fu_5387_p2 = ($signed(k_11_cast_fu_5366_p1) + $signed(ap_const_lv10_2B0));

assign sum55_11_cast_fu_5576_p1 = sum55_11_fu_5568_p3;

assign sum55_11_fu_5568_p3 = {{ap_const_lv5_16}, {k_12_reg_2862}};

assign sum55_12_cast_fu_5761_p1 = sum55_12_fu_5755_p2;

assign sum55_12_fu_5755_p2 = ($signed(k_13_cast_fu_5734_p1) + $signed(ap_const_lv10_2D0));

assign sum55_13_cast_fu_5944_p1 = sum55_13_fu_5936_p3;

assign sum55_13_fu_5936_p3 = {{ap_const_lv5_17}, {k_14_reg_2980}};

assign sum55_1_cast_fu_3553_p1 = sum55_1_fu_3547_p2;

assign sum55_1_fu_3547_p2 = ($signed(k_cast_fu_3526_p1) + $signed(ap_const_lv10_210));

assign sum55_2_cast_fu_3736_p1 = sum55_s_fu_3728_p3;

assign sum55_2_fu_4096_p3 = {{ap_const_lv5_12}, {k_4_reg_2390}};

assign sum55_3_cast_fu_3921_p1 = sum55_3_fu_3915_p2;

assign sum55_3_fu_3915_p2 = ($signed(k_16_cast_fu_3894_p1) + $signed(ap_const_lv10_230));

assign sum55_4_cast_fu_4104_p1 = sum55_2_fu_4096_p3;

assign sum55_4_fu_4464_p3 = {{ap_const_lv5_13}, {k_6_reg_2508}};

assign sum55_5_cast_fu_4289_p1 = sum55_5_fu_4283_p2;

assign sum55_5_fu_4283_p2 = ($signed(k_5_cast_fu_4262_p1) + $signed(ap_const_lv10_250));

assign sum55_6_cast_fu_4472_p1 = sum55_4_fu_4464_p3;

assign sum55_6_fu_4832_p3 = {{ap_const_lv5_14}, {k_8_reg_2626}};

assign sum55_7_cast_fu_4657_p1 = sum55_7_fu_4651_p2;

assign sum55_7_fu_4651_p2 = ($signed(k_7_cast_fu_4630_p1) + $signed(ap_const_lv10_270));

assign sum55_8_cast_fu_4840_p1 = sum55_6_fu_4832_p3;

assign sum55_8_fu_5200_p3 = {{ap_const_lv5_15}, {k_10_reg_2744}};

assign sum55_9_cast_fu_5025_p1 = sum55_9_fu_5019_p2;

assign sum55_9_fu_5019_p2 = ($signed(k_9_cast_fu_4998_p1) + $signed(ap_const_lv10_290));

assign sum55_cast_fu_5208_p1 = sum55_8_fu_5200_p3;

assign sum55_s_fu_3728_p3 = {{ap_const_lv5_11}, {k_15_reg_2272}};

assign sum57_1_cast1_fu_6371_p1 = $signed(sum57_1_fu_6365_p2);

assign sum57_1_cast_fu_6375_p1 = $unsigned(sum57_1_cast1_fu_6371_p1);

assign sum57_1_fu_6365_p2 = ($signed(k_1_1_cast4_cast_fu_6344_p1) + $signed(ap_const_lv9_110));

assign sum57_2_cast1_fu_6562_p1 = $signed(sum57_s_fu_6554_p3);

assign sum57_2_cast_fu_6566_p1 = $unsigned(sum57_2_cast1_fu_6562_p1);

assign sum57_s_fu_6554_p3 = {{ap_const_lv4_9}, {k_1_2_reg_3168}};

assign sum5_cast_56_fu_6062_p1 = sum5_s_fu_6054_p3;

assign sum5_cast_fu_3372_p1 = sum6_fu_3364_p3;

assign sum5_fu_3482_p4 = {{{{ap_const_lv4_8}, {tmp_1_reg_6750}}}, {ap_const_lv4_0}};

assign sum5_s_fu_6054_p3 = {{ap_const_lv4_8}, {tmp_141_fu_6049_p2}};

assign sum6_cast1_fu_6305_p1 = $signed(sum7_fu_6296_p4);

assign sum6_cast_fu_6309_p1 = $unsigned(sum6_cast1_fu_6305_p1);

assign sum6_fu_3364_p3 = {{ap_const_lv5_10}, {k_reg_2154}};

assign sum7_10_cast_fu_5516_p1 = sum7_10_fu_5508_p3;

assign sum7_10_fu_5508_p3 = {{ap_const_lv4_8}, {tmp_119_fu_5503_p2}};

assign sum7_11_cast_fu_5699_p1 = sum7_11_fu_5691_p3;

assign sum7_11_fu_5691_p3 = {{ap_const_lv4_8}, {tmp_126_fu_5686_p2}};

assign sum7_12_cast_fu_5884_p1 = sum7_12_fu_5876_p3;

assign sum7_12_fu_5876_p3 = {{ap_const_lv4_8}, {tmp_133_fu_5871_p2}};

assign sum7_13_cast_fu_6088_p1 = sum7_13_fu_6080_p3;

assign sum7_13_fu_6080_p3 = {{ap_const_lv4_8}, {tmp_140_fu_6075_p2}};

assign sum7_1_cast_fu_3676_p1 = sum7_s_fu_3668_p3;

assign sum7_1_fu_3851_p3 = {{ap_const_lv4_8}, {tmp_49_fu_3846_p2}};

assign sum7_2_cast_fu_3859_p1 = sum7_1_fu_3851_p3;

assign sum7_2_fu_4036_p3 = {{ap_const_lv4_8}, {tmp_63_fu_4031_p2}};

assign sum7_3_cast_fu_4044_p1 = sum7_2_fu_4036_p3;

assign sum7_3_fu_4219_p3 = {{ap_const_lv4_8}, {tmp_70_fu_4214_p2}};

assign sum7_4_cast_fu_4227_p1 = sum7_3_fu_4219_p3;

assign sum7_4_fu_4404_p3 = {{ap_const_lv4_8}, {tmp_77_fu_4399_p2}};

assign sum7_5_cast_fu_4412_p1 = sum7_4_fu_4404_p3;

assign sum7_5_fu_4587_p3 = {{ap_const_lv4_8}, {tmp_84_fu_4582_p2}};

assign sum7_6_cast_fu_4595_p1 = sum7_5_fu_4587_p3;

assign sum7_6_fu_4772_p3 = {{ap_const_lv4_8}, {tmp_91_fu_4767_p2}};

assign sum7_7_cast_fu_4780_p1 = sum7_6_fu_4772_p3;

assign sum7_7_fu_4955_p3 = {{ap_const_lv4_8}, {tmp_98_fu_4950_p2}};

assign sum7_8_cast_fu_4963_p1 = sum7_7_fu_4955_p3;

assign sum7_8_fu_5140_p3 = {{ap_const_lv4_8}, {tmp_105_fu_5135_p2}};

assign sum7_9_cast_fu_5148_p1 = sum7_8_fu_5140_p3;

assign sum7_9_fu_5323_p3 = {{ap_const_lv4_8}, {tmp_112_fu_5318_p2}};

assign sum7_cast_39_fu_5331_p1 = sum7_9_fu_5323_p3;

assign sum7_cast_fu_3491_p1 = sum5_fu_3482_p4;

assign sum7_fu_6296_p4 = {{{{ap_const_lv5_10}, {tmp_7_reg_7908}}}, {ap_const_lv2_0}};

assign sum7_s_fu_3668_p3 = {{ap_const_lv4_8}, {tmp_35_fu_3663_p2}};

assign sum8_cast1_fu_6182_p1 = $signed(sum8_fu_6174_p3);

assign sum8_cast_fu_6186_p1 = $unsigned(sum8_cast1_fu_6182_p1);

assign sum8_fu_6174_p3 = {{ap_const_lv4_8}, {k_1_reg_3050}};

assign sum9_1_cast_fu_6357_p1 = sum9_1_fu_6352_p2;

assign sum9_1_fu_6352_p2 = (k_1_1_cast3_fu_6348_p1 + tmp_s_reg_7920);

assign sum9_2_cast_fu_6546_p1 = sum9_2_fu_6541_p2;

assign sum9_2_fu_6541_p2 = (k_1_2_cast1_fu_6537_p1 + tmp_s_reg_7920);

assign sum9_cast_fu_6166_p1 = sum9_fu_6161_p2;

assign sum9_fu_6161_p2 = (k_1_cast5_fu_6157_p1 + tmp_s_reg_7920);

assign sum_10_cast_fu_5379_p1 = sum_10_fu_5374_p2;

assign sum_10_fu_5374_p2 = (tmp_reg_6755 + k_11_cast1_fu_5370_p1);

assign sum_11_cast_fu_5560_p1 = sum_11_fu_5555_p2;

assign sum_11_fu_5555_p2 = (tmp_reg_6755 + k_12_cast1_fu_5551_p1);

assign sum_12_cast_fu_5747_p1 = sum_12_fu_5742_p2;

assign sum_12_fu_5742_p2 = (tmp_reg_6755 + k_13_cast1_fu_5738_p1);

assign sum_13_cast_fu_5928_p1 = sum_13_fu_5923_p2;

assign sum_13_fu_5923_p2 = (tmp_reg_6755 + k_14_cast8_fu_5919_p1);

assign sum_1_cast_fu_3539_p1 = sum_1_fu_3534_p2;

assign sum_1_fu_3534_p2 = (tmp_reg_6755 + k_cast1_7_fu_3530_p1);

assign sum_2_cast_fu_3720_p1 = sum_2_fu_3715_p2;

assign sum_2_fu_3715_p2 = (tmp_reg_6755 + k_15_cast1_fu_3711_p1);

assign sum_3_cast_fu_3907_p1 = sum_3_fu_3902_p2;

assign sum_3_fu_3902_p2 = (tmp_reg_6755 + k_16_cast1_fu_3898_p1);

assign sum_4_cast_fu_4088_p1 = sum_4_fu_4083_p2;

assign sum_4_fu_4083_p2 = (tmp_reg_6755 + k_4_cast1_fu_4079_p1);

assign sum_5_cast_fu_4275_p1 = sum_5_fu_4270_p2;

assign sum_5_fu_4270_p2 = (tmp_reg_6755 + k_5_cast1_fu_4266_p1);

assign sum_6_cast_fu_4456_p1 = sum_6_fu_4451_p2;

assign sum_6_fu_4451_p2 = (tmp_reg_6755 + k_6_cast1_fu_4447_p1);

assign sum_7_cast_fu_4643_p1 = sum_7_fu_4638_p2;

assign sum_7_fu_4638_p2 = (tmp_reg_6755 + k_7_cast1_fu_4634_p1);

assign sum_8_cast_fu_4824_p1 = sum_8_fu_4819_p2;

assign sum_8_fu_4819_p2 = (tmp_reg_6755 + k_8_cast1_fu_4815_p1);

assign sum_9_cast_fu_5011_p1 = sum_9_fu_5006_p2;

assign sum_9_fu_5006_p2 = (tmp_reg_6755 + k_9_cast1_fu_5002_p1);

assign sum_cast_36_fu_5192_p1 = sum_s_fu_5187_p2;

assign sum_cast_fu_3356_p1 = sum_fu_3351_p2;

assign sum_fu_3351_p2 = (tmp_reg_6755 + k_cast1_fu_3347_p1);

assign sum_s_fu_5187_p2 = (tmp_reg_6755 + k_10_cast1_fu_5183_p1);

assign tmp_105_fu_5135_p2 = (tmp_reg_6755 | ap_const_lv7_9);

assign tmp_112_fu_5318_p2 = (tmp_reg_6755 | ap_const_lv7_A);

assign tmp_119_fu_5503_p2 = (tmp_reg_6755 | ap_const_lv7_B);

assign tmp_11_10_cast_fu_5408_p1 = $signed(grp_fu_3281_p4);

assign tmp_11_11_cast_fu_5591_p1 = $signed(grp_fu_3281_p4);

assign tmp_11_12_cast_fu_5776_p1 = $signed(grp_fu_3281_p4);

assign tmp_11_13_cast_fu_5959_p1 = $signed(grp_fu_3281_p4);

assign tmp_11_1_cast_fu_3568_p1 = $signed(grp_fu_3281_p4);

assign tmp_11_2_cast_fu_3751_p1 = $signed(grp_fu_3281_p4);

assign tmp_11_3_cast_fu_3936_p1 = $signed(grp_fu_3281_p4);

assign tmp_11_4_cast_fu_4119_p1 = $signed(grp_fu_3281_p4);

assign tmp_11_5_cast_fu_4304_p1 = $signed(grp_fu_3281_p4);

assign tmp_11_6_cast_fu_4487_p1 = $signed(grp_fu_3281_p4);

assign tmp_11_7_cast_fu_4672_p1 = $signed(grp_fu_3281_p4);

assign tmp_11_8_cast_fu_4855_p1 = $signed(grp_fu_3281_p4);

assign tmp_11_9_cast_fu_5040_p1 = $signed(grp_fu_3281_p4);

assign tmp_11_cast_fu_5223_p1 = $signed(grp_fu_3281_p4);

assign tmp_126_fu_5686_p2 = (tmp_reg_6755 | ap_const_lv7_C);

assign tmp_131_cast_fu_3407_p1 = $signed(grp_fu_3301_p4);

assign tmp_133_fu_5871_p2 = (tmp_reg_6755 | ap_const_lv7_D);

assign tmp_13_10_cast_fu_5418_p1 = $signed(grp_fu_3291_p4);

assign tmp_13_11_cast_fu_5601_p1 = $signed(grp_fu_3291_p4);

assign tmp_13_12_cast_fu_5786_p1 = $signed(grp_fu_3291_p4);

assign tmp_13_13_cast_fu_5969_p1 = $signed(grp_fu_3291_p4);

assign tmp_13_1_cast_fu_3578_p1 = $signed(grp_fu_3291_p4);

assign tmp_13_2_cast_fu_3761_p1 = $signed(grp_fu_3291_p4);

assign tmp_13_3_cast_fu_3946_p1 = $signed(grp_fu_3291_p4);

assign tmp_13_4_cast_fu_4129_p1 = $signed(grp_fu_3291_p4);

assign tmp_13_5_cast_fu_4314_p1 = $signed(grp_fu_3291_p4);

assign tmp_13_6_cast_fu_4497_p1 = $signed(grp_fu_3291_p4);

assign tmp_13_7_cast_fu_4682_p1 = $signed(grp_fu_3291_p4);

assign tmp_13_8_cast_fu_4865_p1 = $signed(grp_fu_3291_p4);

assign tmp_13_9_cast_fu_5050_p1 = $signed(grp_fu_3291_p4);

assign tmp_13_cast_fu_5233_p1 = $signed(grp_fu_3291_p4);

assign tmp_13_fu_3433_p2 = (ap_const_lv15_1000 + tmp_9_fu_3417_p1);

assign tmp_140_fu_6075_p2 = (tmp_reg_6755 | ap_const_lv7_E);

assign tmp_141_cast_fu_6201_p1 = $signed(grp_fu_3281_p4);

assign tmp_141_fu_6049_p2 = (tmp_reg_6755 | ap_const_lv7_F);

assign tmp_147_fu_3421_p1 = sum2_reg_2177[14:0];

assign tmp_148_fu_3425_p1 = sum3_reg_2189[14:0];

assign tmp_149_fu_3429_p1 = sum4_reg_2201[14:0];

assign tmp_150_fu_6231_p1 = sum1_1_reg_3061[14:0];

assign tmp_151_cast_fu_6211_p1 = $signed(grp_fu_3291_p4);

assign tmp_151_fu_6235_p1 = sum2_1_reg_3073[14:0];

assign tmp_152_fu_6239_p1 = sum3_1_reg_3085[14:0];

assign tmp_153_fu_6243_p1 = sum4_1_reg_3097[14:0];

assign tmp_154_fu_3598_p1 = sum1_s_reg_2224[14:0];

assign tmp_155_fu_3602_p1 = sum2_s_reg_2236[14:0];

assign tmp_156_fu_3606_p1 = sum3_s_reg_2248[14:0];

assign tmp_157_fu_3610_p1 = sum4_s_reg_2260[14:0];

assign tmp_158_fu_6420_p1 = sum1_1_1_reg_3120[14:0];

assign tmp_159_fu_6424_p1 = sum2_1_1_reg_3132[14:0];

assign tmp_15_10_cast_fu_5428_p1 = $signed(grp_fu_3301_p4);

assign tmp_15_11_cast_fu_5611_p1 = $signed(grp_fu_3301_p4);

assign tmp_15_12_cast_fu_5796_p1 = $signed(grp_fu_3301_p4);

assign tmp_15_13_cast_fu_5979_p1 = $signed(grp_fu_3301_p4);

assign tmp_15_1_cast_fu_3588_p1 = $signed(grp_fu_3301_p4);

assign tmp_15_2_cast_fu_3771_p1 = $signed(grp_fu_3301_p4);

assign tmp_15_3_cast_fu_3956_p1 = $signed(grp_fu_3301_p4);

assign tmp_15_4_cast_fu_4139_p1 = $signed(grp_fu_3301_p4);

assign tmp_15_5_cast_fu_4324_p1 = $signed(grp_fu_3301_p4);

assign tmp_15_6_cast_fu_4507_p1 = $signed(grp_fu_3301_p4);

assign tmp_15_7_cast_fu_4692_p1 = $signed(grp_fu_3301_p4);

assign tmp_15_8_cast_fu_4875_p1 = $signed(grp_fu_3301_p4);

assign tmp_15_9_cast_fu_5060_p1 = $signed(grp_fu_3301_p4);

assign tmp_15_cast_fu_5243_p1 = $signed(grp_fu_3301_p4);

assign tmp_15_fu_3444_p2 = (ap_const_lv15_1000 + tmp_147_fu_3421_p1);

assign tmp_160_fu_6428_p1 = sum3_1_1_reg_3144[14:0];

assign tmp_161_fu_6432_p1 = sum4_1_1_reg_3156[14:0];

assign tmp_162_fu_3781_p1 = sum1_15_reg_2283[14:0];

assign tmp_163_fu_3785_p1 = sum2_15_reg_2295[14:0];

assign tmp_164_fu_3789_p1 = sum3_15_reg_2307[14:0];

assign tmp_165_fu_3793_p1 = sum4_15_reg_2319[14:0];

assign tmp_166_fu_6611_p1 = sum1_1_2_reg_3179[14:0];

assign tmp_167_fu_6615_p1 = sum2_1_2_reg_3191[14:0];

assign tmp_168_fu_6619_p1 = sum3_1_2_reg_3203[14:0];

assign tmp_169_fu_6623_p1 = sum4_1_2_reg_3215[14:0];

assign tmp_170_fu_3966_p1 = sum1_16_reg_2342[14:0];

assign tmp_171_fu_3970_p1 = sum2_16_reg_2354[14:0];

assign tmp_172_fu_3974_p1 = sum3_16_reg_2366[14:0];

assign tmp_173_fu_3978_p1 = sum4_16_reg_2378[14:0];

assign tmp_174_fu_4149_p1 = sum1_4_reg_2401[14:0];

assign tmp_175_fu_4153_p1 = sum2_4_reg_2413[14:0];

assign tmp_176_fu_4157_p1 = sum3_4_reg_2425[14:0];

assign tmp_177_fu_4161_p1 = sum4_4_reg_2437[14:0];

assign tmp_178_fu_4334_p1 = sum1_5_reg_2460[14:0];

assign tmp_179_fu_4338_p1 = sum2_5_reg_2472[14:0];

assign tmp_17_10_cast_fu_5460_p1 = tmp_17_10_fu_5454_p2;

assign tmp_17_10_fu_5454_p2 = (ap_const_lv15_1000 + tmp_202_fu_5438_p1);

assign tmp_17_11_cast_fu_5643_p1 = tmp_17_11_fu_5637_p2;

assign tmp_17_11_fu_5637_p2 = (ap_const_lv15_1000 + tmp_206_fu_5621_p1);

assign tmp_17_12_cast_fu_5828_p1 = tmp_17_12_fu_5822_p2;

assign tmp_17_12_fu_5822_p2 = (ap_const_lv15_1000 + tmp_210_fu_5806_p1);

assign tmp_17_13_cast_fu_6011_p1 = tmp_17_13_fu_6005_p2;

assign tmp_17_13_fu_6005_p2 = (ap_const_lv15_1000 + tmp_214_fu_5989_p1);

assign tmp_17_1_cast_fu_3620_p1 = tmp_17_1_fu_3614_p2;

assign tmp_17_1_fu_3614_p2 = (ap_const_lv15_1000 + tmp_154_fu_3598_p1);

assign tmp_17_2_cast_fu_3803_p1 = tmp_17_2_fu_3797_p2;

assign tmp_17_2_fu_3797_p2 = (ap_const_lv15_1000 + tmp_162_fu_3781_p1);

assign tmp_17_3_cast_fu_3988_p1 = tmp_17_3_fu_3982_p2;

assign tmp_17_3_fu_3982_p2 = (ap_const_lv15_1000 + tmp_170_fu_3966_p1);

assign tmp_17_4_cast_fu_4171_p1 = tmp_17_4_fu_4165_p2;

assign tmp_17_4_fu_4165_p2 = (ap_const_lv15_1000 + tmp_174_fu_4149_p1);

assign tmp_17_5_cast_fu_4356_p1 = tmp_17_5_fu_4350_p2;

assign tmp_17_5_fu_4350_p2 = (ap_const_lv15_1000 + tmp_178_fu_4334_p1);

assign tmp_17_6_cast_fu_4539_p1 = tmp_17_6_fu_4533_p2;

assign tmp_17_6_fu_4533_p2 = (ap_const_lv15_1000 + tmp_182_fu_4517_p1);

assign tmp_17_7_cast_fu_4724_p1 = tmp_17_7_fu_4718_p2;

assign tmp_17_7_fu_4718_p2 = (ap_const_lv15_1000 + tmp_186_fu_4702_p1);

assign tmp_17_8_cast_fu_4907_p1 = tmp_17_8_fu_4901_p2;

assign tmp_17_8_fu_4901_p2 = (ap_const_lv15_1000 + tmp_190_fu_4885_p1);

assign tmp_17_9_cast_fu_5092_p1 = tmp_17_9_fu_5086_p2;

assign tmp_17_9_fu_5086_p2 = (ap_const_lv15_1000 + tmp_194_fu_5070_p1);

assign tmp_17_cast_38_fu_5275_p1 = tmp_17_s_fu_5269_p2;

assign tmp_17_cast_fu_3439_p1 = tmp_13_fu_3433_p2;

assign tmp_17_fu_3455_p2 = (ap_const_lv15_1000 + tmp_148_fu_3425_p1);

assign tmp_17_s_fu_5269_p2 = (ap_const_lv15_1000 + tmp_198_fu_5253_p1);

assign tmp_180_fu_4342_p1 = sum3_5_reg_2484[14:0];

assign tmp_181_fu_4346_p1 = sum4_5_reg_2496[14:0];

assign tmp_182_fu_4517_p1 = sum1_6_reg_2519[14:0];

assign tmp_183_fu_4521_p1 = sum2_6_reg_2531[14:0];

assign tmp_184_fu_4525_p1 = sum3_6_reg_2543[14:0];

assign tmp_185_fu_4529_p1 = sum4_6_reg_2555[14:0];

assign tmp_186_fu_4702_p1 = sum1_7_reg_2578[14:0];

assign tmp_187_fu_4706_p1 = sum2_7_reg_2590[14:0];

assign tmp_188_fu_4710_p1 = sum3_7_reg_2602[14:0];

assign tmp_189_fu_4714_p1 = sum4_7_reg_2614[14:0];

assign tmp_190_fu_4885_p1 = sum1_8_reg_2637[14:0];

assign tmp_191_fu_4889_p1 = sum2_8_reg_2649[14:0];

assign tmp_192_fu_4893_p1 = sum3_8_reg_2661[14:0];

assign tmp_193_fu_4897_p1 = sum4_8_reg_2673[14:0];

assign tmp_194_fu_5070_p1 = sum1_9_reg_2696[14:0];

assign tmp_195_fu_5074_p1 = sum2_9_reg_2708[14:0];

assign tmp_196_fu_5078_p1 = sum3_9_reg_2720[14:0];

assign tmp_197_fu_5082_p1 = sum4_9_reg_2732[14:0];

assign tmp_198_fu_5253_p1 = sum1_10_reg_2755[14:0];

assign tmp_199_fu_5257_p1 = sum2_10_reg_2767[14:0];

assign tmp_1_fu_3323_p1 = i_reg_2143[2:0];

assign tmp_200_fu_5261_p1 = sum3_10_reg_2779[14:0];

assign tmp_201_fu_5265_p1 = sum4_10_reg_2791[14:0];

assign tmp_202_fu_5438_p1 = sum1_11_reg_2814[14:0];

assign tmp_203_fu_5442_p1 = sum2_11_reg_2826[14:0];

assign tmp_204_fu_5446_p1 = sum3_11_reg_2838[14:0];

assign tmp_205_fu_5450_p1 = sum4_11_reg_2850[14:0];

assign tmp_206_fu_5621_p1 = sum1_12_reg_2873[14:0];

assign tmp_207_fu_5625_p1 = sum2_12_reg_2885[14:0];

assign tmp_208_cast_fu_6221_p1 = $signed(grp_fu_3301_p4);

assign tmp_208_fu_5629_p1 = sum3_12_reg_2897[14:0];

assign tmp_209_fu_5633_p1 = sum4_12_reg_2909[14:0];

assign tmp_20_10_cast_fu_5471_p1 = tmp_20_10_fu_5465_p2;

assign tmp_20_10_fu_5465_p2 = (ap_const_lv15_1000 + tmp_203_fu_5442_p1);

assign tmp_20_11_cast_fu_5654_p1 = tmp_20_11_fu_5648_p2;

assign tmp_20_11_fu_5648_p2 = (ap_const_lv15_1000 + tmp_207_fu_5625_p1);

assign tmp_20_12_cast_fu_5839_p1 = tmp_20_12_fu_5833_p2;

assign tmp_20_12_fu_5833_p2 = (ap_const_lv15_1000 + tmp_211_fu_5810_p1);

assign tmp_20_13_cast_fu_6022_p1 = tmp_20_13_fu_6016_p2;

assign tmp_20_13_fu_6016_p2 = (ap_const_lv15_1000 + tmp_215_fu_5993_p1);

assign tmp_20_1_cast_fu_3631_p1 = tmp_20_1_fu_3625_p2;

assign tmp_20_1_fu_3625_p2 = (ap_const_lv15_1000 + tmp_155_fu_3602_p1);

assign tmp_20_2_cast_fu_3814_p1 = tmp_20_2_fu_3808_p2;

assign tmp_20_2_fu_3808_p2 = (ap_const_lv15_1000 + tmp_163_fu_3785_p1);

assign tmp_20_3_cast_fu_3999_p1 = tmp_20_3_fu_3993_p2;

assign tmp_20_3_fu_3993_p2 = (ap_const_lv15_1000 + tmp_171_fu_3970_p1);

assign tmp_20_4_cast_fu_4182_p1 = tmp_20_4_fu_4176_p2;

assign tmp_20_4_fu_4176_p2 = (ap_const_lv15_1000 + tmp_175_fu_4153_p1);

assign tmp_20_5_cast_fu_4367_p1 = tmp_20_5_fu_4361_p2;

assign tmp_20_5_fu_4361_p2 = (ap_const_lv15_1000 + tmp_179_fu_4338_p1);

assign tmp_20_6_cast_fu_4550_p1 = tmp_20_6_fu_4544_p2;

assign tmp_20_6_fu_4544_p2 = (ap_const_lv15_1000 + tmp_183_fu_4521_p1);

assign tmp_20_7_cast_fu_4735_p1 = tmp_20_7_fu_4729_p2;

assign tmp_20_7_fu_4729_p2 = (ap_const_lv15_1000 + tmp_187_fu_4706_p1);

assign tmp_20_8_cast_fu_4918_p1 = tmp_20_8_fu_4912_p2;

assign tmp_20_8_fu_4912_p2 = (ap_const_lv15_1000 + tmp_191_fu_4889_p1);

assign tmp_20_9_cast_fu_5103_p1 = tmp_20_9_fu_5097_p2;

assign tmp_20_9_fu_5097_p2 = (ap_const_lv15_1000 + tmp_195_fu_5074_p1);

assign tmp_20_cast_40_fu_5286_p1 = tmp_20_s_fu_5280_p2;

assign tmp_20_cast_fu_3450_p1 = tmp_15_fu_3444_p2;

assign tmp_20_fu_3466_p2 = (ap_const_lv15_1000 + tmp_149_fu_3429_p1);

assign tmp_20_s_fu_5280_p2 = (ap_const_lv15_1000 + tmp_199_fu_5257_p1);

assign tmp_210_fu_5806_p1 = sum1_13_reg_2932[14:0];

assign tmp_211_fu_5810_p1 = sum2_13_reg_2944[14:0];

assign tmp_212_fu_5814_p1 = sum3_13_reg_2956[14:0];

assign tmp_213_fu_5818_p1 = sum4_13_reg_2968[14:0];

assign tmp_214_fu_5989_p1 = sum1_14_reg_2991[14:0];

assign tmp_215_fu_5993_p1 = sum2_14_reg_3003[14:0];

assign tmp_216_fu_5997_p1 = sum3_14_reg_3015[14:0];

assign tmp_217_fu_6001_p1 = sum4_14_reg_3027[14:0];

assign tmp_21_10_cast_fu_5482_p1 = tmp_21_10_fu_5476_p2;

assign tmp_21_10_fu_5476_p2 = (ap_const_lv15_1000 + tmp_204_fu_5446_p1);

assign tmp_21_11_cast_fu_5665_p1 = tmp_21_11_fu_5659_p2;

assign tmp_21_11_fu_5659_p2 = (ap_const_lv15_1000 + tmp_208_fu_5629_p1);

assign tmp_21_12_cast_fu_5850_p1 = tmp_21_12_fu_5844_p2;

assign tmp_21_12_fu_5844_p2 = (ap_const_lv15_1000 + tmp_212_fu_5814_p1);

assign tmp_21_13_cast_fu_6033_p1 = tmp_21_13_fu_6027_p2;

assign tmp_21_13_fu_6027_p2 = (ap_const_lv15_1000 + tmp_216_fu_5997_p1);

assign tmp_21_1_cast_fu_3642_p1 = tmp_21_1_fu_3636_p2;

assign tmp_21_1_fu_3636_p2 = (ap_const_lv15_1000 + tmp_156_fu_3606_p1);

assign tmp_21_2_cast_fu_3825_p1 = tmp_21_2_fu_3819_p2;

assign tmp_21_2_fu_3819_p2 = (ap_const_lv15_1000 + tmp_164_fu_3789_p1);

assign tmp_21_3_cast_fu_4010_p1 = tmp_21_3_fu_4004_p2;

assign tmp_21_3_fu_4004_p2 = (ap_const_lv15_1000 + tmp_172_fu_3974_p1);

assign tmp_21_4_cast_fu_4193_p1 = tmp_21_4_fu_4187_p2;

assign tmp_21_4_fu_4187_p2 = (ap_const_lv15_1000 + tmp_176_fu_4157_p1);

assign tmp_21_5_cast_fu_4378_p1 = tmp_21_5_fu_4372_p2;

assign tmp_21_5_fu_4372_p2 = (ap_const_lv15_1000 + tmp_180_fu_4342_p1);

assign tmp_21_6_cast_fu_4561_p1 = tmp_21_6_fu_4555_p2;

assign tmp_21_6_fu_4555_p2 = (ap_const_lv15_1000 + tmp_184_fu_4525_p1);

assign tmp_21_7_cast_fu_4746_p1 = tmp_21_7_fu_4740_p2;

assign tmp_21_7_fu_4740_p2 = (ap_const_lv15_1000 + tmp_188_fu_4710_p1);

assign tmp_21_8_cast_fu_4929_p1 = tmp_21_8_fu_4923_p2;

assign tmp_21_8_fu_4923_p2 = (ap_const_lv15_1000 + tmp_192_fu_4893_p1);

assign tmp_21_9_cast_fu_5114_p1 = tmp_21_9_fu_5108_p2;

assign tmp_21_9_fu_5108_p2 = (ap_const_lv15_1000 + tmp_196_fu_5078_p1);

assign tmp_21_cast_41_fu_5297_p1 = tmp_21_s_fu_5291_p2;

assign tmp_21_cast_fu_3461_p1 = tmp_17_fu_3455_p2;

assign tmp_21_s_fu_5291_p2 = (ap_const_lv15_1000 + tmp_200_fu_5261_p1);

assign tmp_22_10_cast_fu_5493_p1 = tmp_22_10_fu_5487_p2;

assign tmp_22_10_fu_5487_p2 = (ap_const_lv15_1000 + tmp_205_fu_5450_p1);

assign tmp_22_11_cast_fu_5676_p1 = tmp_22_11_fu_5670_p2;

assign tmp_22_11_fu_5670_p2 = (ap_const_lv15_1000 + tmp_209_fu_5633_p1);

assign tmp_22_12_cast_fu_5861_p1 = tmp_22_12_fu_5855_p2;

assign tmp_22_12_fu_5855_p2 = (ap_const_lv15_1000 + tmp_213_fu_5818_p1);

assign tmp_22_13_cast_fu_6044_p1 = tmp_22_13_fu_6038_p2;

assign tmp_22_13_fu_6038_p2 = (ap_const_lv15_1000 + tmp_217_fu_6001_p1);

assign tmp_22_1_cast_fu_3653_p1 = tmp_22_1_fu_3647_p2;

assign tmp_22_1_fu_3647_p2 = (ap_const_lv15_1000 + tmp_157_fu_3610_p1);

assign tmp_22_2_cast_fu_3836_p1 = tmp_22_2_fu_3830_p2;

assign tmp_22_2_fu_3830_p2 = (ap_const_lv15_1000 + tmp_165_fu_3793_p1);

assign tmp_22_3_cast_fu_4021_p1 = tmp_22_3_fu_4015_p2;

assign tmp_22_3_fu_4015_p2 = (ap_const_lv15_1000 + tmp_173_fu_3978_p1);

assign tmp_22_4_cast_fu_4204_p1 = tmp_22_4_fu_4198_p2;

assign tmp_22_4_fu_4198_p2 = (ap_const_lv15_1000 + tmp_177_fu_4161_p1);

assign tmp_22_5_cast_fu_4389_p1 = tmp_22_5_fu_4383_p2;

assign tmp_22_5_fu_4383_p2 = (ap_const_lv15_1000 + tmp_181_fu_4346_p1);

assign tmp_22_6_cast_fu_4572_p1 = tmp_22_6_fu_4566_p2;

assign tmp_22_6_fu_4566_p2 = (ap_const_lv15_1000 + tmp_185_fu_4529_p1);

assign tmp_22_7_cast_fu_4757_p1 = tmp_22_7_fu_4751_p2;

assign tmp_22_7_fu_4751_p2 = (ap_const_lv15_1000 + tmp_189_fu_4714_p1);

assign tmp_22_8_cast_fu_4940_p1 = tmp_22_8_fu_4934_p2;

assign tmp_22_8_fu_4934_p2 = (ap_const_lv15_1000 + tmp_193_fu_4897_p1);

assign tmp_22_9_cast_fu_5125_p1 = tmp_22_9_fu_5119_p2;

assign tmp_22_9_fu_5119_p2 = (ap_const_lv15_1000 + tmp_197_fu_5082_p1);

assign tmp_22_cast_42_fu_5308_p1 = tmp_22_s_fu_5302_p2;

assign tmp_22_cast_fu_3472_p1 = tmp_20_fu_3466_p2;

assign tmp_22_s_fu_5302_p2 = (ap_const_lv15_1000 + tmp_201_fu_5265_p1);

assign tmp_23_fu_6247_p2 = (ap_const_lv15_1000 + tmp_150_fu_6231_p1);

assign tmp_24_fu_6258_p2 = (ap_const_lv15_1000 + tmp_151_fu_6235_p1);

assign tmp_26_fu_6269_p2 = (ap_const_lv15_1000 + tmp_152_fu_6239_p1);

assign tmp_29_1_cast_fu_6380_p1 = $signed(grp_fu_3271_p4);

assign tmp_29_2_cast_fu_6571_p1 = $signed(grp_fu_3271_p4);

assign tmp_29_cast_fu_6191_p1 = $signed(grp_fu_3271_p4);

assign tmp_29_fu_6280_p2 = (ap_const_lv15_1000 + tmp_153_fu_6243_p1);

assign tmp_2_fu_6127_p3 = {{tmp_7_fu_6123_p1}, {ap_const_lv2_0}};

assign tmp_31_1_cast_fu_6390_p1 = $signed(grp_fu_3281_p4);

assign tmp_31_2_cast_fu_6581_p1 = $signed(grp_fu_3281_p4);

assign tmp_31_cast_fu_3377_p1 = $signed(grp_fu_3271_p4);

assign tmp_33_1_cast_fu_6400_p1 = $signed(grp_fu_3291_p4);

assign tmp_33_2_cast_fu_6591_p1 = $signed(grp_fu_3291_p4);

assign tmp_35_1_cast_fu_6410_p1 = $signed(grp_fu_3301_p4);

assign tmp_35_2_cast_fu_6601_p1 = $signed(grp_fu_3301_p4);

assign tmp_35_fu_3663_p2 = (tmp_reg_6755 | ap_const_lv7_1);

assign tmp_37_1_cast_fu_6442_p1 = tmp_37_1_fu_6436_p2;

assign tmp_37_1_fu_6436_p2 = (ap_const_lv15_1000 + tmp_158_fu_6420_p1);

assign tmp_37_2_cast_fu_6633_p1 = tmp_37_2_fu_6627_p2;

assign tmp_37_2_fu_6627_p2 = (ap_const_lv15_1000 + tmp_166_fu_6611_p1);

assign tmp_37_cast_fu_6253_p1 = tmp_23_fu_6247_p2;

assign tmp_40_1_cast_fu_6453_p1 = tmp_40_1_fu_6447_p2;

assign tmp_40_1_fu_6447_p2 = (ap_const_lv15_1000 + tmp_159_fu_6424_p1);

assign tmp_40_2_cast_fu_6644_p1 = tmp_40_2_fu_6638_p2;

assign tmp_40_2_fu_6638_p2 = (ap_const_lv15_1000 + tmp_167_fu_6615_p1);

assign tmp_40_cast_fu_6264_p1 = tmp_24_fu_6258_p2;

assign tmp_41_1_cast_fu_6464_p1 = tmp_41_1_fu_6458_p2;

assign tmp_41_1_fu_6458_p2 = (ap_const_lv15_1000 + tmp_160_fu_6428_p1);

assign tmp_41_2_cast_fu_6655_p1 = tmp_41_2_fu_6649_p2;

assign tmp_41_2_fu_6649_p2 = (ap_const_lv15_1000 + tmp_168_fu_6619_p1);

assign tmp_41_cast_fu_6275_p1 = tmp_26_fu_6269_p2;

assign tmp_42_1_cast_fu_6475_p1 = tmp_42_1_fu_6469_p2;

assign tmp_42_1_fu_6469_p2 = (ap_const_lv15_1000 + tmp_161_fu_6432_p1);

assign tmp_42_2_cast_fu_6666_p1 = tmp_42_2_fu_6660_p2;

assign tmp_42_2_fu_6660_p2 = (ap_const_lv15_1000 + tmp_169_fu_6623_p1);

assign tmp_42_cast_fu_6286_p1 = tmp_29_fu_6280_p2;

assign tmp_42_fu_6485_p2 = (tmp_2_reg_7913 | ap_const_lv5_1);

assign tmp_49_fu_3846_p2 = (tmp_reg_6755 | ap_const_lv7_2);

assign tmp_51_cast_fu_3387_p1 = $signed(grp_fu_3281_p4);

assign tmp_56_fu_6701_p2 = (tmp_2_reg_7913 | ap_const_lv5_2);

assign tmp_57_fu_6671_p2 = (tmp_2_reg_7913 | ap_const_lv5_3);

assign tmp_5_10_cast_fu_5398_p1 = $signed(grp_fu_3271_p4);

assign tmp_5_11_cast_fu_5581_p1 = $signed(grp_fu_3271_p4);

assign tmp_5_12_cast_fu_5766_p1 = $signed(grp_fu_3271_p4);

assign tmp_5_13_cast_fu_5949_p1 = $signed(grp_fu_3271_p4);

assign tmp_5_1_cast_fu_3558_p1 = $signed(grp_fu_3271_p4);

assign tmp_5_2_cast_fu_3741_p1 = $signed(grp_fu_3271_p4);

assign tmp_5_3_cast_fu_3926_p1 = $signed(grp_fu_3271_p4);

assign tmp_5_4_cast_fu_4109_p1 = $signed(grp_fu_3271_p4);

assign tmp_5_5_cast_fu_4294_p1 = $signed(grp_fu_3271_p4);

assign tmp_5_6_cast_fu_4477_p1 = $signed(grp_fu_3271_p4);

assign tmp_5_7_cast_fu_4662_p1 = $signed(grp_fu_3271_p4);

assign tmp_5_8_cast_fu_4845_p1 = $signed(grp_fu_3271_p4);

assign tmp_5_9_cast_fu_5030_p1 = $signed(grp_fu_3271_p4);

assign tmp_5_cast_fu_5213_p1 = $signed(grp_fu_3271_p4);

assign tmp_63_fu_4031_p2 = (tmp_reg_6755 | ap_const_lv7_3);

assign tmp_70_fu_4214_p2 = (tmp_reg_6755 | ap_const_lv7_4);

assign tmp_77_fu_4399_p2 = (tmp_reg_6755 | ap_const_lv7_5);

assign tmp_7_fu_6123_p1 = i_1_reg_3039[2:0];

assign tmp_84_fu_4582_p2 = (tmp_reg_6755 | ap_const_lv7_6);

assign tmp_91_fu_4767_p2 = (tmp_reg_6755 | ap_const_lv7_7);

assign tmp_92_cast_fu_3397_p1 = $signed(grp_fu_3291_p4);

assign tmp_98_fu_4950_p2 = (tmp_reg_6755 | ap_const_lv7_8);

assign tmp_9_fu_3417_p1 = sum1_reg_2165[14:0];

assign tmp_fu_3327_p3 = {{tmp_1_fu_3323_p1}, {ap_const_lv4_0}};

assign tmp_s_fu_6135_p4 = {{{{ap_const_lv4_8}, {tmp_7_fu_6123_p1}}}, {ap_const_lv4_0}};

assign weight_Addr_A = weight_Addr_A_orig << ap_const_lv32_2;

assign weight_Clk_A = ap_clk;

assign weight_Din_A = ap_const_lv32_0;

assign weight_Rst_A = ap_rst_n_inv;

assign weight_WEN_A = ap_const_lv4_0;

always @ (posedge ap_clk) begin
    tmp_reg_6755[3:0] <= 4'b0000;
    tmp_2_reg_7913[1:0] <= 2'b00;
    tmp_s_reg_7920[3:0] <= 4'b0000;
    tmp_s_reg_7920[10:7] <= 4'b1000;
end

endmodule //predictor3
