Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Mar  1 11:38:31 2023
| Host         : pc-eii144 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-20  Warning   Non-clocked latch               66          
TIMING-23  Warning   Combinational loop found        1           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1090)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (66)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (1)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (64)

1. checking no_clock (1090)
---------------------------
 There are 66 register/latch pins with no clock driven by root clock pin: design_1_i/imginfile_0/U0/data_valid_BUFG_inst/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/imginfile_0/U0/send.n_pixel_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/imginfile_0/U0/send.n_pixel_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/imginfile_0/U0/send.n_pixel_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/imginfile_0/U0/send.n_pixel_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/imginfile_0/U0/send.n_pixel_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/imginfile_0/U0/send.n_pixel_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/imginfile_0/U0/send.n_pixel_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/imginfile_0/U0/send.n_pixel_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/imginfile_0/U0/send.n_pixel_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/imginfile_0/U0/send.n_pixel_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/imginfile_0/U0/send.n_pixel_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/imginfile_0/U0/send.n_pixel_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/imginfile_0/U0/send.n_pixel_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/imginfile_0/U0/send.n_pixel_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/imginfile_0/U0/send.n_pixel_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/imginfile_0/U0/send.n_pixel_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/imginfile_0/U0/send.n_pixel_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/imginfile_0/U0/send.n_pixel_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/imginfile_0/U0/send.n_pixel_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/imginfile_0/U0/send.n_pixel_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/imginfile_0/U0/send.n_pixel_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/imginfile_0/U0/send.n_pixel_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/imginfile_0/U0/send.n_pixel_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/imginfile_0/U0/send.n_pixel_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/imginfile_0/U0/send.n_pixel_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/imginfile_0/U0/send.n_pixel_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/imginfile_0/U0/send.n_pixel_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/imginfile_0/U0/send.n_pixel_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/imginfile_0/U0/send.n_pixel_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/imginfile_0/U0/send.n_pixel_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/imginfile_0/U0/send.n_pixel_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/imginfile_0/U0/send.n_pixel_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (66)
-------------------------------------------------
 There are 66 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (1)
---------------------
 There is 1 combinational loop in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (64)
-----------------------------
 There are 64 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   66          inf        0.000                      0                   66           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/imginfile_0/U0/send.n_pixel_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/imginfile_0/U0/start_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.282ns  (logic 2.005ns (19.500%)  route 8.277ns (80.500%))
  Logic Levels:           8  (CARRY4=3 LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y136        LDCE                         0.000     0.000 r  design_1_i/imginfile_0/U0/send.n_pixel_reg[9]/G
    SLICE_X98Y136        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  design_1_i/imginfile_0/U0/send.n_pixel_reg[9]/Q
                         net (fo=2, routed)           0.999     1.624    design_1_i/imginfile_0/U0/n_pixel[9]
    SLICE_X100Y136       LUT2 (Prop_lut2_I0_O)        0.124     1.748 r  design_1_i/imginfile_0/U0/n_pixel1_carry_i_4__0/O
                         net (fo=1, routed)           0.991     2.738    design_1_i/imginfile_0/U0/n_pixel1_carry_i_4__0_n_0
    SLICE_X97Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.394 r  design_1_i/imginfile_0/U0/n_pixel1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.394    design_1_i/imginfile_0/U0/n_pixel1_carry__0_n_0
    SLICE_X97Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.508 r  design_1_i/imginfile_0/U0/n_pixel1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.508    design_1_i/imginfile_0/U0/n_pixel1_carry__1_n_0
    SLICE_X97Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.622 f  design_1_i/imginfile_0/U0/n_pixel1_carry__2/CO[3]
                         net (fo=44, routed)          2.202     5.825    design_1_i/imginfile_0/U0/n_pixel1_carry__2_n_0
    SLICE_X97Y135        LUT5 (Prop_lut5_I2_O)        0.124     5.949 r  design_1_i/imginfile_0/U0/start_reg_i_21/O
                         net (fo=1, routed)           0.879     6.828    design_1_i/imginfile_0/U0/start_reg_i_21_n_0
    SLICE_X99Y137        LUT4 (Prop_lut4_I1_O)        0.124     6.952 r  design_1_i/imginfile_0/U0/start_reg_i_6/O
                         net (fo=1, routed)           0.665     7.617    design_1_i/imginfile_0/U0/start_reg_i_6_n_0
    SLICE_X99Y137        LUT6 (Prop_lut6_I4_O)        0.124     7.741 r  design_1_i/imginfile_0/U0/start_reg_i_1/O
                         net (fo=34, routed)          2.541    10.282    design_1_i/imginfile_0/U0/start_reg_i_1_n_0
    SLICE_X54Y122        LDCE                                         r  design_1_i/imginfile_0/U0/start_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/imginfile_0/U0/send.n_pixel_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/imginfile_0/U0/send.n_line_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.191ns  (logic 2.157ns (21.167%)  route 8.034ns (78.833%))
  Logic Levels:           9  (CARRY4=3 LDCE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y136        LDCE                         0.000     0.000 r  design_1_i/imginfile_0/U0/send.n_pixel_reg[9]/G
    SLICE_X98Y136        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  design_1_i/imginfile_0/U0/send.n_pixel_reg[9]/Q
                         net (fo=2, routed)           0.999     1.624    design_1_i/imginfile_0/U0/n_pixel[9]
    SLICE_X100Y136       LUT2 (Prop_lut2_I0_O)        0.124     1.748 r  design_1_i/imginfile_0/U0/n_pixel1_carry_i_4__0/O
                         net (fo=1, routed)           0.991     2.738    design_1_i/imginfile_0/U0/n_pixel1_carry_i_4__0_n_0
    SLICE_X97Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.394 r  design_1_i/imginfile_0/U0/n_pixel1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.394    design_1_i/imginfile_0/U0/n_pixel1_carry__0_n_0
    SLICE_X97Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.508 r  design_1_i/imginfile_0/U0/n_pixel1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.508    design_1_i/imginfile_0/U0/n_pixel1_carry__1_n_0
    SLICE_X97Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.622 f  design_1_i/imginfile_0/U0/n_pixel1_carry__2/CO[3]
                         net (fo=44, routed)          2.202     5.825    design_1_i/imginfile_0/U0/n_pixel1_carry__2_n_0
    SLICE_X97Y135        LUT5 (Prop_lut5_I2_O)        0.124     5.949 r  design_1_i/imginfile_0/U0/start_reg_i_21/O
                         net (fo=1, routed)           0.879     6.828    design_1_i/imginfile_0/U0/start_reg_i_21_n_0
    SLICE_X99Y137        LUT4 (Prop_lut4_I1_O)        0.124     6.952 r  design_1_i/imginfile_0/U0/start_reg_i_6/O
                         net (fo=1, routed)           0.665     7.617    design_1_i/imginfile_0/U0/start_reg_i_6_n_0
    SLICE_X99Y137        LUT6 (Prop_lut6_I4_O)        0.124     7.741 f  design_1_i/imginfile_0/U0/start_reg_i_1/O
                         net (fo=34, routed)          1.346     9.087    design_1_i/imginfile_0/U0/start_reg_i_1_n_0
    SLICE_X93Y135        LUT2 (Prop_lut2_I1_O)        0.152     9.239 r  design_1_i/imginfile_0/U0/send.n_line_reg[31]_i_1/O
                         net (fo=1, routed)           0.952    10.191    design_1_i/imginfile_0/U0/send.n_line_reg[31]_i_1_n_0
    SLICE_X95Y136        LDCE                                         r  design_1_i/imginfile_0/U0/send.n_line_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/imginfile_0/U0/send.n_pixel_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/imginfile_0/U0/send.n_line_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.044ns  (logic 2.129ns (21.197%)  route 7.915ns (78.803%))
  Logic Levels:           9  (CARRY4=3 LDCE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y136        LDCE                         0.000     0.000 r  design_1_i/imginfile_0/U0/send.n_pixel_reg[9]/G
    SLICE_X98Y136        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  design_1_i/imginfile_0/U0/send.n_pixel_reg[9]/Q
                         net (fo=2, routed)           0.999     1.624    design_1_i/imginfile_0/U0/n_pixel[9]
    SLICE_X100Y136       LUT2 (Prop_lut2_I0_O)        0.124     1.748 r  design_1_i/imginfile_0/U0/n_pixel1_carry_i_4__0/O
                         net (fo=1, routed)           0.991     2.738    design_1_i/imginfile_0/U0/n_pixel1_carry_i_4__0_n_0
    SLICE_X97Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.394 r  design_1_i/imginfile_0/U0/n_pixel1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.394    design_1_i/imginfile_0/U0/n_pixel1_carry__0_n_0
    SLICE_X97Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.508 r  design_1_i/imginfile_0/U0/n_pixel1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.508    design_1_i/imginfile_0/U0/n_pixel1_carry__1_n_0
    SLICE_X97Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.622 f  design_1_i/imginfile_0/U0/n_pixel1_carry__2/CO[3]
                         net (fo=44, routed)          2.202     5.825    design_1_i/imginfile_0/U0/n_pixel1_carry__2_n_0
    SLICE_X97Y135        LUT5 (Prop_lut5_I2_O)        0.124     5.949 r  design_1_i/imginfile_0/U0/start_reg_i_21/O
                         net (fo=1, routed)           0.879     6.828    design_1_i/imginfile_0/U0/start_reg_i_21_n_0
    SLICE_X99Y137        LUT4 (Prop_lut4_I1_O)        0.124     6.952 r  design_1_i/imginfile_0/U0/start_reg_i_6/O
                         net (fo=1, routed)           0.665     7.617    design_1_i/imginfile_0/U0/start_reg_i_6_n_0
    SLICE_X99Y137        LUT6 (Prop_lut6_I4_O)        0.124     7.741 f  design_1_i/imginfile_0/U0/start_reg_i_1/O
                         net (fo=34, routed)          1.301     9.042    design_1_i/imginfile_0/U0/start_reg_i_1_n_0
    SLICE_X97Y135        LUT2 (Prop_lut2_I1_O)        0.124     9.166 r  design_1_i/imginfile_0/U0/send.n_line_reg[16]_i_1/O
                         net (fo=1, routed)           0.878    10.044    design_1_i/imginfile_0/U0/send.n_line_reg[16]_i_1_n_0
    SLICE_X96Y135        LDCE                                         r  design_1_i/imginfile_0/U0/send.n_line_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/imginfile_0/U0/send.n_pixel_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/imginfile_0/U0/send.n_line_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.779ns  (logic 2.129ns (21.771%)  route 7.650ns (78.229%))
  Logic Levels:           9  (CARRY4=3 LDCE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y136        LDCE                         0.000     0.000 r  design_1_i/imginfile_0/U0/send.n_pixel_reg[9]/G
    SLICE_X98Y136        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  design_1_i/imginfile_0/U0/send.n_pixel_reg[9]/Q
                         net (fo=2, routed)           0.999     1.624    design_1_i/imginfile_0/U0/n_pixel[9]
    SLICE_X100Y136       LUT2 (Prop_lut2_I0_O)        0.124     1.748 r  design_1_i/imginfile_0/U0/n_pixel1_carry_i_4__0/O
                         net (fo=1, routed)           0.991     2.738    design_1_i/imginfile_0/U0/n_pixel1_carry_i_4__0_n_0
    SLICE_X97Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.394 r  design_1_i/imginfile_0/U0/n_pixel1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.394    design_1_i/imginfile_0/U0/n_pixel1_carry__0_n_0
    SLICE_X97Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.508 r  design_1_i/imginfile_0/U0/n_pixel1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.508    design_1_i/imginfile_0/U0/n_pixel1_carry__1_n_0
    SLICE_X97Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.622 f  design_1_i/imginfile_0/U0/n_pixel1_carry__2/CO[3]
                         net (fo=44, routed)          2.202     5.825    design_1_i/imginfile_0/U0/n_pixel1_carry__2_n_0
    SLICE_X97Y135        LUT5 (Prop_lut5_I2_O)        0.124     5.949 r  design_1_i/imginfile_0/U0/start_reg_i_21/O
                         net (fo=1, routed)           0.879     6.828    design_1_i/imginfile_0/U0/start_reg_i_21_n_0
    SLICE_X99Y137        LUT4 (Prop_lut4_I1_O)        0.124     6.952 r  design_1_i/imginfile_0/U0/start_reg_i_6/O
                         net (fo=1, routed)           0.665     7.617    design_1_i/imginfile_0/U0/start_reg_i_6_n_0
    SLICE_X99Y137        LUT6 (Prop_lut6_I4_O)        0.124     7.741 f  design_1_i/imginfile_0/U0/start_reg_i_1/O
                         net (fo=34, routed)          1.346     9.087    design_1_i/imginfile_0/U0/start_reg_i_1_n_0
    SLICE_X93Y135        LUT2 (Prop_lut2_I1_O)        0.124     9.211 r  design_1_i/imginfile_0/U0/send.n_line_reg[30]_i_1/O
                         net (fo=1, routed)           0.568     9.779    design_1_i/imginfile_0/U0/send.n_line_reg[30]_i_1_n_0
    SLICE_X93Y135        LDCE                                         r  design_1_i/imginfile_0/U0/send.n_line_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/imginfile_0/U0/send.n_pixel_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/imginfile_0/U0/send.n_line_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.734ns  (logic 2.129ns (21.872%)  route 7.605ns (78.128%))
  Logic Levels:           9  (CARRY4=3 LDCE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y136        LDCE                         0.000     0.000 r  design_1_i/imginfile_0/U0/send.n_pixel_reg[9]/G
    SLICE_X98Y136        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  design_1_i/imginfile_0/U0/send.n_pixel_reg[9]/Q
                         net (fo=2, routed)           0.999     1.624    design_1_i/imginfile_0/U0/n_pixel[9]
    SLICE_X100Y136       LUT2 (Prop_lut2_I0_O)        0.124     1.748 r  design_1_i/imginfile_0/U0/n_pixel1_carry_i_4__0/O
                         net (fo=1, routed)           0.991     2.738    design_1_i/imginfile_0/U0/n_pixel1_carry_i_4__0_n_0
    SLICE_X97Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.394 r  design_1_i/imginfile_0/U0/n_pixel1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.394    design_1_i/imginfile_0/U0/n_pixel1_carry__0_n_0
    SLICE_X97Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.508 r  design_1_i/imginfile_0/U0/n_pixel1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.508    design_1_i/imginfile_0/U0/n_pixel1_carry__1_n_0
    SLICE_X97Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.622 f  design_1_i/imginfile_0/U0/n_pixel1_carry__2/CO[3]
                         net (fo=44, routed)          2.202     5.825    design_1_i/imginfile_0/U0/n_pixel1_carry__2_n_0
    SLICE_X97Y135        LUT5 (Prop_lut5_I2_O)        0.124     5.949 r  design_1_i/imginfile_0/U0/start_reg_i_21/O
                         net (fo=1, routed)           0.879     6.828    design_1_i/imginfile_0/U0/start_reg_i_21_n_0
    SLICE_X99Y137        LUT4 (Prop_lut4_I1_O)        0.124     6.952 r  design_1_i/imginfile_0/U0/start_reg_i_6/O
                         net (fo=1, routed)           0.665     7.617    design_1_i/imginfile_0/U0/start_reg_i_6_n_0
    SLICE_X99Y137        LUT6 (Prop_lut6_I4_O)        0.124     7.741 f  design_1_i/imginfile_0/U0/start_reg_i_1/O
                         net (fo=34, routed)          1.515     9.256    design_1_i/imginfile_0/U0/start_reg_i_1_n_0
    SLICE_X93Y134        LUT2 (Prop_lut2_I1_O)        0.124     9.380 r  design_1_i/imginfile_0/U0/send.n_line_reg[12]_i_1/O
                         net (fo=1, routed)           0.354     9.734    design_1_i/imginfile_0/U0/send.n_line_reg[12]_i_1_n_0
    SLICE_X94Y134        LDCE                                         r  design_1_i/imginfile_0/U0/send.n_line_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/imginfile_0/U0/send.n_pixel_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/imginfile_0/U0/send.n_line_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.708ns  (logic 2.151ns (22.156%)  route 7.557ns (77.844%))
  Logic Levels:           9  (CARRY4=3 LDCE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y136        LDCE                         0.000     0.000 r  design_1_i/imginfile_0/U0/send.n_pixel_reg[9]/G
    SLICE_X98Y136        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  design_1_i/imginfile_0/U0/send.n_pixel_reg[9]/Q
                         net (fo=2, routed)           0.999     1.624    design_1_i/imginfile_0/U0/n_pixel[9]
    SLICE_X100Y136       LUT2 (Prop_lut2_I0_O)        0.124     1.748 r  design_1_i/imginfile_0/U0/n_pixel1_carry_i_4__0/O
                         net (fo=1, routed)           0.991     2.738    design_1_i/imginfile_0/U0/n_pixel1_carry_i_4__0_n_0
    SLICE_X97Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.394 r  design_1_i/imginfile_0/U0/n_pixel1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.394    design_1_i/imginfile_0/U0/n_pixel1_carry__0_n_0
    SLICE_X97Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.508 r  design_1_i/imginfile_0/U0/n_pixel1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.508    design_1_i/imginfile_0/U0/n_pixel1_carry__1_n_0
    SLICE_X97Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.622 f  design_1_i/imginfile_0/U0/n_pixel1_carry__2/CO[3]
                         net (fo=44, routed)          2.202     5.825    design_1_i/imginfile_0/U0/n_pixel1_carry__2_n_0
    SLICE_X97Y135        LUT5 (Prop_lut5_I2_O)        0.124     5.949 r  design_1_i/imginfile_0/U0/start_reg_i_21/O
                         net (fo=1, routed)           0.879     6.828    design_1_i/imginfile_0/U0/start_reg_i_21_n_0
    SLICE_X99Y137        LUT4 (Prop_lut4_I1_O)        0.124     6.952 r  design_1_i/imginfile_0/U0/start_reg_i_6/O
                         net (fo=1, routed)           0.665     7.617    design_1_i/imginfile_0/U0/start_reg_i_6_n_0
    SLICE_X99Y137        LUT6 (Prop_lut6_I4_O)        0.124     7.741 f  design_1_i/imginfile_0/U0/start_reg_i_1/O
                         net (fo=34, routed)          1.324     9.065    design_1_i/imginfile_0/U0/start_reg_i_1_n_0
    SLICE_X96Y131        LUT2 (Prop_lut2_I1_O)        0.146     9.211 r  design_1_i/imginfile_0/U0/send.n_line_reg[4]_i_1/O
                         net (fo=1, routed)           0.498     9.708    design_1_i/imginfile_0/U0/send.n_line_reg[4]_i_1_n_0
    SLICE_X98Y133        LDCE                                         r  design_1_i/imginfile_0/U0/send.n_line_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/imginfile_0/U0/send.n_pixel_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/imginfile_0/U0/send.n_line_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.677ns  (logic 2.157ns (22.289%)  route 7.520ns (77.711%))
  Logic Levels:           9  (CARRY4=3 LDCE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y136        LDCE                         0.000     0.000 r  design_1_i/imginfile_0/U0/send.n_pixel_reg[9]/G
    SLICE_X98Y136        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  design_1_i/imginfile_0/U0/send.n_pixel_reg[9]/Q
                         net (fo=2, routed)           0.999     1.624    design_1_i/imginfile_0/U0/n_pixel[9]
    SLICE_X100Y136       LUT2 (Prop_lut2_I0_O)        0.124     1.748 r  design_1_i/imginfile_0/U0/n_pixel1_carry_i_4__0/O
                         net (fo=1, routed)           0.991     2.738    design_1_i/imginfile_0/U0/n_pixel1_carry_i_4__0_n_0
    SLICE_X97Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.394 r  design_1_i/imginfile_0/U0/n_pixel1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.394    design_1_i/imginfile_0/U0/n_pixel1_carry__0_n_0
    SLICE_X97Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.508 r  design_1_i/imginfile_0/U0/n_pixel1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.508    design_1_i/imginfile_0/U0/n_pixel1_carry__1_n_0
    SLICE_X97Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.622 f  design_1_i/imginfile_0/U0/n_pixel1_carry__2/CO[3]
                         net (fo=44, routed)          2.202     5.825    design_1_i/imginfile_0/U0/n_pixel1_carry__2_n_0
    SLICE_X97Y135        LUT5 (Prop_lut5_I2_O)        0.124     5.949 r  design_1_i/imginfile_0/U0/start_reg_i_21/O
                         net (fo=1, routed)           0.879     6.828    design_1_i/imginfile_0/U0/start_reg_i_21_n_0
    SLICE_X99Y137        LUT4 (Prop_lut4_I1_O)        0.124     6.952 r  design_1_i/imginfile_0/U0/start_reg_i_6/O
                         net (fo=1, routed)           0.665     7.617    design_1_i/imginfile_0/U0/start_reg_i_6_n_0
    SLICE_X99Y137        LUT6 (Prop_lut6_I4_O)        0.124     7.741 f  design_1_i/imginfile_0/U0/start_reg_i_1/O
                         net (fo=34, routed)          1.301     9.042    design_1_i/imginfile_0/U0/start_reg_i_1_n_0
    SLICE_X97Y135        LUT2 (Prop_lut2_I1_O)        0.152     9.194 r  design_1_i/imginfile_0/U0/send.n_line_reg[15]_i_1/O
                         net (fo=1, routed)           0.483     9.677    design_1_i/imginfile_0/U0/send.n_line_reg[15]_i_1_n_0
    SLICE_X99Y135        LDCE                                         r  design_1_i/imginfile_0/U0/send.n_line_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/imginfile_0/U0/send.n_pixel_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/imginfile_0/U0/send.n_line_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.613ns  (logic 2.129ns (22.148%)  route 7.484ns (77.852%))
  Logic Levels:           9  (CARRY4=3 LDCE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y136        LDCE                         0.000     0.000 r  design_1_i/imginfile_0/U0/send.n_pixel_reg[9]/G
    SLICE_X98Y136        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  design_1_i/imginfile_0/U0/send.n_pixel_reg[9]/Q
                         net (fo=2, routed)           0.999     1.624    design_1_i/imginfile_0/U0/n_pixel[9]
    SLICE_X100Y136       LUT2 (Prop_lut2_I0_O)        0.124     1.748 r  design_1_i/imginfile_0/U0/n_pixel1_carry_i_4__0/O
                         net (fo=1, routed)           0.991     2.738    design_1_i/imginfile_0/U0/n_pixel1_carry_i_4__0_n_0
    SLICE_X97Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.394 r  design_1_i/imginfile_0/U0/n_pixel1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.394    design_1_i/imginfile_0/U0/n_pixel1_carry__0_n_0
    SLICE_X97Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.508 r  design_1_i/imginfile_0/U0/n_pixel1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.508    design_1_i/imginfile_0/U0/n_pixel1_carry__1_n_0
    SLICE_X97Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.622 f  design_1_i/imginfile_0/U0/n_pixel1_carry__2/CO[3]
                         net (fo=44, routed)          2.202     5.825    design_1_i/imginfile_0/U0/n_pixel1_carry__2_n_0
    SLICE_X97Y135        LUT5 (Prop_lut5_I2_O)        0.124     5.949 r  design_1_i/imginfile_0/U0/start_reg_i_21/O
                         net (fo=1, routed)           0.879     6.828    design_1_i/imginfile_0/U0/start_reg_i_21_n_0
    SLICE_X99Y137        LUT4 (Prop_lut4_I1_O)        0.124     6.952 r  design_1_i/imginfile_0/U0/start_reg_i_6/O
                         net (fo=1, routed)           0.665     7.617    design_1_i/imginfile_0/U0/start_reg_i_6_n_0
    SLICE_X99Y137        LUT6 (Prop_lut6_I4_O)        0.124     7.741 f  design_1_i/imginfile_0/U0/start_reg_i_1/O
                         net (fo=34, routed)          1.180     8.920    design_1_i/imginfile_0/U0/start_reg_i_1_n_0
    SLICE_X96Y133        LUT2 (Prop_lut2_I1_O)        0.124     9.044 r  design_1_i/imginfile_0/U0/send.n_line_reg[5]_i_1/O
                         net (fo=1, routed)           0.568     9.613    design_1_i/imginfile_0/U0/send.n_line_reg[5]_i_1_n_0
    SLICE_X96Y133        LDCE                                         r  design_1_i/imginfile_0/U0/send.n_line_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/imginfile_0/U0/send.n_pixel_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/imginfile_0/U0/send.n_line_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.571ns  (logic 2.129ns (22.244%)  route 7.442ns (77.756%))
  Logic Levels:           9  (CARRY4=3 LDCE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y136        LDCE                         0.000     0.000 r  design_1_i/imginfile_0/U0/send.n_pixel_reg[9]/G
    SLICE_X98Y136        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  design_1_i/imginfile_0/U0/send.n_pixel_reg[9]/Q
                         net (fo=2, routed)           0.999     1.624    design_1_i/imginfile_0/U0/n_pixel[9]
    SLICE_X100Y136       LUT2 (Prop_lut2_I0_O)        0.124     1.748 r  design_1_i/imginfile_0/U0/n_pixel1_carry_i_4__0/O
                         net (fo=1, routed)           0.991     2.738    design_1_i/imginfile_0/U0/n_pixel1_carry_i_4__0_n_0
    SLICE_X97Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.394 r  design_1_i/imginfile_0/U0/n_pixel1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.394    design_1_i/imginfile_0/U0/n_pixel1_carry__0_n_0
    SLICE_X97Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.508 r  design_1_i/imginfile_0/U0/n_pixel1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.508    design_1_i/imginfile_0/U0/n_pixel1_carry__1_n_0
    SLICE_X97Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.622 f  design_1_i/imginfile_0/U0/n_pixel1_carry__2/CO[3]
                         net (fo=44, routed)          2.202     5.825    design_1_i/imginfile_0/U0/n_pixel1_carry__2_n_0
    SLICE_X97Y135        LUT5 (Prop_lut5_I2_O)        0.124     5.949 r  design_1_i/imginfile_0/U0/start_reg_i_21/O
                         net (fo=1, routed)           0.879     6.828    design_1_i/imginfile_0/U0/start_reg_i_21_n_0
    SLICE_X99Y137        LUT4 (Prop_lut4_I1_O)        0.124     6.952 r  design_1_i/imginfile_0/U0/start_reg_i_6/O
                         net (fo=1, routed)           0.665     7.617    design_1_i/imginfile_0/U0/start_reg_i_6_n_0
    SLICE_X99Y137        LUT6 (Prop_lut6_I4_O)        0.124     7.741 f  design_1_i/imginfile_0/U0/start_reg_i_1/O
                         net (fo=34, routed)          1.071     8.812    design_1_i/imginfile_0/U0/start_reg_i_1_n_0
    SLICE_X94Y131        LUT2 (Prop_lut2_I1_O)        0.124     8.936 r  design_1_i/imginfile_0/U0/send.n_line_reg[1]_i_1/O
                         net (fo=1, routed)           0.635     9.571    design_1_i/imginfile_0/U0/send.n_line_reg[1]_i_1_n_0
    SLICE_X95Y132        LDCE                                         r  design_1_i/imginfile_0/U0/send.n_line_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/imginfile_0/U0/send.n_pixel_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/imginfile_0/U0/send.n_line_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.554ns  (logic 2.158ns (22.588%)  route 7.396ns (77.412%))
  Logic Levels:           9  (CARRY4=3 LDCE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y136        LDCE                         0.000     0.000 r  design_1_i/imginfile_0/U0/send.n_pixel_reg[9]/G
    SLICE_X98Y136        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  design_1_i/imginfile_0/U0/send.n_pixel_reg[9]/Q
                         net (fo=2, routed)           0.999     1.624    design_1_i/imginfile_0/U0/n_pixel[9]
    SLICE_X100Y136       LUT2 (Prop_lut2_I0_O)        0.124     1.748 r  design_1_i/imginfile_0/U0/n_pixel1_carry_i_4__0/O
                         net (fo=1, routed)           0.991     2.738    design_1_i/imginfile_0/U0/n_pixel1_carry_i_4__0_n_0
    SLICE_X97Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.394 r  design_1_i/imginfile_0/U0/n_pixel1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.394    design_1_i/imginfile_0/U0/n_pixel1_carry__0_n_0
    SLICE_X97Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.508 r  design_1_i/imginfile_0/U0/n_pixel1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.508    design_1_i/imginfile_0/U0/n_pixel1_carry__1_n_0
    SLICE_X97Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.622 f  design_1_i/imginfile_0/U0/n_pixel1_carry__2/CO[3]
                         net (fo=44, routed)          2.202     5.825    design_1_i/imginfile_0/U0/n_pixel1_carry__2_n_0
    SLICE_X97Y135        LUT5 (Prop_lut5_I2_O)        0.124     5.949 r  design_1_i/imginfile_0/U0/start_reg_i_21/O
                         net (fo=1, routed)           0.879     6.828    design_1_i/imginfile_0/U0/start_reg_i_21_n_0
    SLICE_X99Y137        LUT4 (Prop_lut4_I1_O)        0.124     6.952 r  design_1_i/imginfile_0/U0/start_reg_i_6/O
                         net (fo=1, routed)           0.665     7.617    design_1_i/imginfile_0/U0/start_reg_i_6_n_0
    SLICE_X99Y137        LUT6 (Prop_lut6_I4_O)        0.124     7.741 f  design_1_i/imginfile_0/U0/start_reg_i_1/O
                         net (fo=34, routed)          1.180     8.920    design_1_i/imginfile_0/U0/start_reg_i_1_n_0
    SLICE_X96Y133        LUT2 (Prop_lut2_I1_O)        0.153     9.073 r  design_1_i/imginfile_0/U0/send.n_line_reg[6]_i_1/O
                         net (fo=1, routed)           0.480     9.554    design_1_i/imginfile_0/U0/send.n_line_reg[6]_i_1_n_0
    SLICE_X98Y133        LDCE                                         r  design_1_i/imginfile_0/U0/send.n_line_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/imginfile_0/U0/send.n_pixel_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/imginfile_0/U0/send.n_pixel_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.223ns (54.332%)  route 0.187ns (45.668%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y139        LDCE                         0.000     0.000 r  design_1_i/imginfile_0/U0/send.n_pixel_reg[0]/G
    SLICE_X94Y139        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  design_1_i/imginfile_0/U0/send.n_pixel_reg[0]/Q
                         net (fo=10, routed)          0.187     0.365    design_1_i/imginfile_0/U0/n_pixel[0]
    SLICE_X94Y139        LUT2 (Prop_lut2_I1_O)        0.045     0.410 r  design_1_i/imginfile_0/U0/send.n_pixel_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.410    design_1_i/imginfile_0/U0/n_pixel__0[0]
    SLICE_X94Y139        LDCE                                         r  design_1_i/imginfile_0/U0/send.n_pixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/imginfile_0/U0/send.n_line_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/imginfile_0/U0/pixel_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.626ns  (logic 0.318ns (50.787%)  route 0.308ns (49.213%))
  Logic Levels:           4  (LDCE=1 LUT6=1 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y132        LDCE                         0.000     0.000 r  design_1_i/imginfile_0/U0/send.n_line_reg[3]/G
    SLICE_X94Y132        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/imginfile_0/U0/send.n_line_reg[3]/Q
                         net (fo=6, routed)           0.135     0.313    design_1_i/imginfile_0/U0/n_line[3]
    SLICE_X98Y132        LUT6 (Prop_lut6_I4_O)        0.045     0.358 r  design_1_i/imginfile_0/U0/pixel_reg_i_4/O
                         net (fo=1, routed)           0.000     0.358    design_1_i/imginfile_0/U0/pixel_reg_i_4_n_0
    SLICE_X98Y132        MUXF7 (Prop_muxf7_I0_O)      0.073     0.431 r  design_1_i/imginfile_0/U0/pixel_reg_i_2/O
                         net (fo=1, routed)           0.000     0.431    design_1_i/imginfile_0/U0/pixel_reg_i_2_n_0
    SLICE_X98Y132        MUXF8 (Prop_muxf8_I0_O)      0.022     0.453 r  design_1_i/imginfile_0/U0/pixel_reg_i_1/O
                         net (fo=1, routed)           0.173     0.626    design_1_i/imginfile_0/U0/pixel_reg_i_1_n_0
    SLICE_X97Y133        LDCE                                         r  design_1_i/imginfile_0/U0/pixel_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/imginfile_0/U0/send.n_line_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/imginfile_0/U0/send.n_line_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.639ns  (logic 0.226ns (35.372%)  route 0.413ns (64.628%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y133        LDCE                         0.000     0.000 r  design_1_i/imginfile_0/U0/send.n_line_reg[0]/G
    SLICE_X94Y133        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  design_1_i/imginfile_0/U0/send.n_line_reg[0]/Q
                         net (fo=8, routed)           0.235     0.413    design_1_i/imginfile_0/U0/n_line[0]
    SLICE_X98Y133        LUT2 (Prop_lut2_I0_O)        0.048     0.461 r  design_1_i/imginfile_0/U0/send.n_line_reg[0]_i_1/O
                         net (fo=1, routed)           0.178     0.639    design_1_i/imginfile_0/U0/send.n_line_reg[0]_i_1_n_0
    SLICE_X94Y133        LDCE                                         r  design_1_i/imginfile_0/U0/send.n_line_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/imginfile_0/U0/send.n_pixel_reg[22]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/imginfile_0/U0/send.n_pixel_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.649ns  (logic 0.377ns (58.057%)  route 0.272ns (41.943%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y138        LDCE                         0.000     0.000 r  design_1_i/imginfile_0/U0/send.n_pixel_reg[22]/G
    SLICE_X97Y138        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/imginfile_0/U0/send.n_pixel_reg[22]/Q
                         net (fo=2, routed)           0.122     0.280    design_1_i/imginfile_0/U0/n_pixel[22]
    SLICE_X96Y139        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.391 r  design_1_i/imginfile_0/U0/send.n_pixel_reg[24]_i_2/O[1]
                         net (fo=3, routed)           0.150     0.541    design_1_i/imginfile_0/U0/send.n_pixel_reg[24]_i_2_n_6
    SLICE_X97Y138        LUT2 (Prop_lut2_I1_O)        0.108     0.649 r  design_1_i/imginfile_0/U0/send.n_pixel_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     0.649    design_1_i/imginfile_0/U0/n_pixel__0[22]
    SLICE_X97Y138        LDCE                                         r  design_1_i/imginfile_0/U0/send.n_pixel_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/imginfile_0/U0/send.n_line_reg[23]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/imginfile_0/U0/send.n_line_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.760ns  (logic 0.395ns (51.964%)  route 0.365ns (48.036%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y136        LDCE                         0.000     0.000 r  design_1_i/imginfile_0/U0/send.n_line_reg[23]/G
    SLICE_X94Y136        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/imginfile_0/U0/send.n_line_reg[23]/Q
                         net (fo=2, routed)           0.061     0.239    design_1_i/imginfile_0/U0/n_line[23]
    SLICE_X95Y136        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.350 r  design_1_i/imginfile_0/U0/send.n_line_reg[24]_i_2/O[2]
                         net (fo=2, routed)           0.185     0.535    design_1_i/imginfile_0/U0/p_1_in[23]
    SLICE_X94Y136        LUT2 (Prop_lut2_I0_O)        0.106     0.641 r  design_1_i/imginfile_0/U0/send.n_line_reg[23]_i_1/O
                         net (fo=1, routed)           0.119     0.760    design_1_i/imginfile_0/U0/send.n_line_reg[23]_i_1_n_0
    SLICE_X94Y136        LDCE                                         r  design_1_i/imginfile_0/U0/send.n_line_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/imginfile_0/U0/send.n_pixel_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/imginfile_0/U0/send.n_pixel_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.769ns  (logic 0.378ns (49.168%)  route 0.391ns (50.832%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y138        LDCE                         0.000     0.000 r  design_1_i/imginfile_0/U0/send.n_pixel_reg[13]/G
    SLICE_X97Y138        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/imginfile_0/U0/send.n_pixel_reg[13]/Q
                         net (fo=2, routed)           0.124     0.282    design_1_i/imginfile_0/U0/n_pixel[13]
    SLICE_X96Y137        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.397 r  design_1_i/imginfile_0/U0/send.n_pixel_reg[16]_i_2/O[0]
                         net (fo=2, routed)           0.150     0.548    design_1_i/imginfile_0/U0/send.n_pixel_reg[16]_i_2_n_7
    SLICE_X97Y138        LUT2 (Prop_lut2_I1_O)        0.105     0.653 r  design_1_i/imginfile_0/U0/send.n_pixel_reg[13]_i_1/O
                         net (fo=1, routed)           0.116     0.769    design_1_i/imginfile_0/U0/n_pixel__0[13]
    SLICE_X97Y138        LDCE                                         r  design_1_i/imginfile_0/U0/send.n_pixel_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/imginfile_0/U0/send.n_pixel_reg[28]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/imginfile_0/U0/send.n_pixel_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.769ns  (logic 0.378ns (49.123%)  route 0.391ns (50.877%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y139        LDCE                         0.000     0.000 r  design_1_i/imginfile_0/U0/send.n_pixel_reg[28]/G
    SLICE_X99Y139        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/imginfile_0/U0/send.n_pixel_reg[28]/Q
                         net (fo=2, routed)           0.180     0.338    design_1_i/imginfile_0/U0/n_pixel[28]
    SLICE_X96Y140        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.447 r  design_1_i/imginfile_0/U0/send.n_pixel_reg[28]_i_2/O[3]
                         net (fo=2, routed)           0.212     0.658    design_1_i/imginfile_0/U0/send.n_pixel_reg[28]_i_2_n_4
    SLICE_X99Y139        LUT2 (Prop_lut2_I1_O)        0.111     0.769 r  design_1_i/imginfile_0/U0/send.n_pixel_reg[28]_i_1/O
                         net (fo=1, routed)           0.000     0.769    design_1_i/imginfile_0/U0/n_pixel__0[28]
    SLICE_X99Y139        LDCE                                         r  design_1_i/imginfile_0/U0/send.n_pixel_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/imginfile_0/U0/send.n_pixel_reg[19]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/imginfile_0/U0/send.n_pixel_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.786ns  (logic 0.396ns (50.369%)  route 0.390ns (49.631%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y138       LDCE                         0.000     0.000 r  design_1_i/imginfile_0/U0/send.n_pixel_reg[19]/G
    SLICE_X100Y138       LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/imginfile_0/U0/send.n_pixel_reg[19]/Q
                         net (fo=2, routed)           0.169     0.347    design_1_i/imginfile_0/U0/n_pixel[19]
    SLICE_X96Y138        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.457 r  design_1_i/imginfile_0/U0/send.n_pixel_reg[20]_i_2/O[2]
                         net (fo=3, routed)           0.221     0.678    design_1_i/imginfile_0/U0/send.n_pixel_reg[20]_i_2_n_5
    SLICE_X100Y138       LUT2 (Prop_lut2_I1_O)        0.108     0.786 r  design_1_i/imginfile_0/U0/send.n_pixel_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     0.786    design_1_i/imginfile_0/U0/n_pixel__0[19]
    SLICE_X100Y138       LDCE                                         r  design_1_i/imginfile_0/U0/send.n_pixel_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/imginfile_0/U0/send.n_line_reg[22]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/imginfile_0/U0/send.n_line_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.810ns  (logic 0.395ns (48.758%)  route 0.415ns (51.242%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y136        LDCE                         0.000     0.000 r  design_1_i/imginfile_0/U0/send.n_line_reg[22]/G
    SLICE_X94Y136        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/imginfile_0/U0/send.n_line_reg[22]/Q
                         net (fo=2, routed)           0.116     0.294    design_1_i/imginfile_0/U0/n_line[22]
    SLICE_X95Y136        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.404 r  design_1_i/imginfile_0/U0/send.n_line_reg[24]_i_2/O[1]
                         net (fo=2, routed)           0.299     0.703    design_1_i/imginfile_0/U0/p_1_in[22]
    SLICE_X94Y136        LUT2 (Prop_lut2_I0_O)        0.107     0.810 r  design_1_i/imginfile_0/U0/send.n_line_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     0.810    design_1_i/imginfile_0/U0/send.n_line_reg[22]_i_1_n_0
    SLICE_X94Y136        LDCE                                         r  design_1_i/imginfile_0/U0/send.n_line_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/imginfile_0/U0/send.n_line_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/imginfile_0/U0/send.n_line_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.836ns  (logic 0.395ns (47.273%)  route 0.441ns (52.727%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y132        LDCE                         0.000     0.000 r  design_1_i/imginfile_0/U0/send.n_line_reg[3]/G
    SLICE_X94Y132        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/imginfile_0/U0/send.n_line_reg[3]/Q
                         net (fo=6, routed)           0.115     0.293    design_1_i/imginfile_0/U0/n_line[3]
    SLICE_X95Y131        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.404 r  design_1_i/imginfile_0/U0/send.n_line_reg[4]_i_2/O[2]
                         net (fo=2, routed)           0.222     0.626    design_1_i/imginfile_0/U0/p_1_in[3]
    SLICE_X96Y132        LUT2 (Prop_lut2_I0_O)        0.106     0.732 r  design_1_i/imginfile_0/U0/send.n_line_reg[3]_i_1/O
                         net (fo=1, routed)           0.103     0.836    design_1_i/imginfile_0/U0/send.n_line_reg[3]_i_1_n_0
    SLICE_X94Y132        LDCE                                         r  design_1_i/imginfile_0/U0/send.n_line_reg[3]/D
  -------------------------------------------------------------------    -------------------





