GowinSynthesis start
Running parser ...
Analyzing Verilog file '/home/alberto/fpga_rx/src/CIC.v'
Analyzing Verilog file '/home/alberto/fpga_rx/src/Hilbert.v'
Analyzing Verilog file '/home/alberto/fpga_rx/src/NCO.v'
Analyzing Verilog file '/home/alberto/fpga_rx/src/PWM.v'
Analyzing Verilog file '/home/alberto/fpga_rx/src/SinCos.v'
Analyzing Verilog file '/home/alberto/fpga_rx/src/TX_SPI.v'
Analyzing Verilog file '/home/alberto/fpga_rx/src/gowin_mult/gowin_mult.v'
Analyzing Verilog file '/home/alberto/fpga_rx/src/gowin_mult1/gowin_mult1.v'
Analyzing Verilog file '/home/alberto/fpga_rx/src/gowin_rpll/gowin_rpll.v'
Analyzing Verilog file '/home/alberto/fpga_rx/src/top.v'
Undeclared symbol 'RFIn', assumed default net type 'wire'("/home/alberto/fpga_rx/src/top.v":39)
Undeclared symbol 'osc_clk', assumed default net type 'wire'("/home/alberto/fpga_rx/src/top.v":114)
Compiling module 'top'("/home/alberto/fpga_rx/src/top.v":10)
Compiling module 'CIC'("/home/alberto/fpga_rx/src/CIC.v":23)
WARN  (EX3791) : Expression size 80 truncated to fit in target size 32("/home/alberto/fpga_rx/src/CIC.v":120)
Compiling module 'SinCos'("/home/alberto/fpga_rx/src/SinCos.v":1)
Extracting RAM for identifier 'sin_lut'("/home/alberto/fpga_rx/src/SinCos.v":34)
Compiling module 'nco_sig'("/home/alberto/fpga_rx/src/NCO.v":13)
Compiling module 'Hilbert'("/home/alberto/fpga_rx/src/Hilbert.v":7)
WARN  (EX3780) : Using initial value of 'k' since it is never assigned("/home/alberto/fpga_rx/src/Hilbert.v":50)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("/home/alberto/fpga_rx/src/Hilbert.v":57)
WARN  (EX1998) : Net 'sum[14][47]' does not have a driver("/home/alberto/fpga_rx/src/Hilbert.v":30)
Compiling module 'Gowin_rPLL'("/home/alberto/fpga_rx/src/gowin_rpll/gowin_rpll.v":10)
Compiling module 'SPI_Master'("/home/alberto/fpga_rx/src/TX_SPI.v":5)
Compiling module 'PWM'("/home/alberto/fpga_rx/src/PWM.v":1)
NOTE  (EX0101) : Current top module is "top"
WARN  (EX0211) : The output port "TX" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/alberto/fpga_rx/src/top.v":13)
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "SinCos" instantiated to "SinCos_test_gen" is swept in optimizing("/home/alberto/fpga_rx/src/top.v":148)
WARN  (NL0002) : The module "nco_sig" instantiated to "nco_test_gen" is swept in optimizing("/home/alberto/fpga_rx/src/top.v":163)
[95%] Generate netlist file "/home/alberto/fpga_rx/impl/gwsynthesis/fpga_rx.vg" completed
[100%] Generate report file "/home/alberto/fpga_rx/impl/gwsynthesis/fpga_rx_syn.rpt.html" completed
GowinSynthesis finish
