{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 11 18:10:21 2021 " "Info: Processing started: Mon Oct 11 18:10:21 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off labwork3 -c labwork3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off labwork3 -c labwork3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "read " "Info: Assuming node \"read\" is an undefined clock" {  } { { "main.bdf" "" { Schematic "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labwork3/main.bdf" { { 232 304 472 248 "read" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "read" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "write " "Info: Assuming node \"write\" is an undefined clock" {  } { { "main.bdf" "" { Schematic "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labwork3/main.bdf" { { 216 304 472 232 "write" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "write" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "read " "Info: No valid register-to-register data paths exist for clock \"read\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "write " "Info: No valid register-to-register data paths exist for clock \"write\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_8551:auto_generated\|ram_block1a0~porta_address_reg1 address\[1\] write 3.231 ns memory " "Info: tsu for memory \"lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_8551:auto_generated\|ram_block1a0~porta_address_reg1\" (data pin = \"address\[1\]\", clock pin = \"write\") is 3.231 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.548 ns + Longest pin memory " "Info: + Longest pin to memory delay is 5.548 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns address\[1\] 1 PIN PIN_Y18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_Y18; Fanout = 1; PIN Node = 'address\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[1] } "NODE_NAME" } } { "main.bdf" "" { Schematic "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labwork3/main.bdf" { { 152 728 896 168 "address\[4..0\]" "" } { 136 502 728 160 "address\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.560 ns) + CELL(0.131 ns) 5.548 ns lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_8551:auto_generated\|ram_block1a0~porta_address_reg1 2 MEM M512_X24_Y3 5 " "Info: 2: + IC(4.560 ns) + CELL(0.131 ns) = 5.548 ns; Loc. = M512_X24_Y3; Fanout = 5; MEM Node = 'lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_8551:auto_generated\|ram_block1a0~porta_address_reg1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.691 ns" { address[1] lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "db/altsyncram_8551.tdf" "" { Text "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labwork3/db/altsyncram_8551.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.988 ns ( 17.81 % ) " "Info: Total cell delay = 0.988 ns ( 17.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.560 ns ( 82.19 % ) " "Info: Total interconnect delay = 4.560 ns ( 82.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.548 ns" { address[1] lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.548 ns" { address[1] {} address[1]~combout {} lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 4.560ns } { 0.000ns 0.857ns 0.131ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_8551.tdf" "" { Text "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labwork3/db/altsyncram_8551.tdf" 35 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "write destination 2.339 ns - Shortest memory " "Info: - Shortest clock path from clock \"write\" to destination memory is 2.339 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns write 1 CLK PIN_M21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'write'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { write } "NODE_NAME" } } { "main.bdf" "" { Schematic "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labwork3/main.bdf" { { 216 304 472 232 "write" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns write~clkctrl 2 COMB CLKCTRL_G1 5 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 5; COMB Node = 'write~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { write write~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labwork3/main.bdf" { { 216 304 472 232 "write" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.458 ns) 2.339 ns lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_8551:auto_generated\|ram_block1a0~porta_address_reg1 3 MEM M512_X24_Y3 5 " "Info: 3: + IC(0.674 ns) + CELL(0.458 ns) = 2.339 ns; Loc. = M512_X24_Y3; Fanout = 5; MEM Node = 'lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_8551:auto_generated\|ram_block1a0~porta_address_reg1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { write~clkctrl lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "db/altsyncram_8551.tdf" "" { Text "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labwork3/db/altsyncram_8551.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.322 ns ( 56.52 % ) " "Info: Total cell delay = 1.322 ns ( 56.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.017 ns ( 43.48 % ) " "Info: Total interconnect delay = 1.017 ns ( 43.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.339 ns" { write write~clkctrl lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.339 ns" { write {} write~combout {} write~clkctrl {} lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.864ns 0.000ns 0.458ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.548 ns" { address[1] lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.548 ns" { address[1] {} address[1]~combout {} lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 4.560ns } { 0.000ns 0.857ns 0.131ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.339 ns" { write write~clkctrl lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.339 ns" { write {} write~combout {} write~clkctrl {} lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.864ns 0.000ns 0.458ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "read data\[1\] lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_8551:auto_generated\|q_a\[1\] 6.670 ns memory " "Info: tco from clock \"read\" to destination pin \"data\[1\]\" through memory \"lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_8551:auto_generated\|q_a\[1\]\" is 6.670 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "read source 2.284 ns + Longest memory " "Info: + Longest clock path from clock \"read\" to source memory is 2.284 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns read 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'read'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { read } "NODE_NAME" } } { "main.bdf" "" { Schematic "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labwork3/main.bdf" { { 232 304 472 248 "read" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns read~clkctrl 2 COMB CLKCTRL_G3 5 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'read~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { read read~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labwork3/main.bdf" { { 232 304 472 248 "read" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.413 ns) 2.284 ns lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_8551:auto_generated\|q_a\[1\] 3 MEM M512_X24_Y3 1 " "Info: 3: + IC(0.674 ns) + CELL(0.413 ns) = 2.284 ns; Loc. = M512_X24_Y3; Fanout = 1; MEM Node = 'lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_8551:auto_generated\|q_a\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.087 ns" { read~clkctrl lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_8551.tdf" "" { Text "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labwork3/db/altsyncram_8551.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 55.47 % ) " "Info: Total cell delay = 1.267 ns ( 55.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.017 ns ( 44.53 % ) " "Info: Total interconnect delay = 1.017 ns ( 44.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.284 ns" { read read~clkctrl lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.284 ns" { read {} read~combout {} read~clkctrl {} lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[1] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.140 ns + " "Info: + Micro clock to output delay of source is 0.140 ns" {  } { { "db/altsyncram_8551.tdf" "" { Text "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labwork3/db/altsyncram_8551.tdf" 32 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.246 ns + Longest memory pin " "Info: + Longest memory to pin delay is 4.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.065 ns) 0.065 ns lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_8551:auto_generated\|q_a\[1\] 1 MEM M512_X24_Y3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.065 ns) = 0.065 ns; Loc. = M512_X24_Y3; Fanout = 1; MEM Node = 'lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_8551:auto_generated\|q_a\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_8551.tdf" "" { Text "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labwork3/db/altsyncram_8551.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.145 ns) + CELL(2.036 ns) 4.246 ns data\[1\] 2 PIN PIN_C10 0 " "Info: 2: + IC(2.145 ns) + CELL(2.036 ns) = 4.246 ns; Loc. = PIN_C10; Fanout = 0; PIN Node = 'data\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.181 ns" { lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[1] data[1] } "NODE_NAME" } } { "main.bdf" "" { Schematic "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labwork3/main.bdf" { { 280 736 912 296 "data\[4..0\]" "" } { 288 376 712 318 "data\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.101 ns ( 49.48 % ) " "Info: Total cell delay = 2.101 ns ( 49.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.145 ns ( 50.52 % ) " "Info: Total interconnect delay = 2.145 ns ( 50.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.246 ns" { lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[1] data[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.246 ns" { lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[1] {} data[1] {} } { 0.000ns 2.145ns } { 0.065ns 2.036ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.284 ns" { read read~clkctrl lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.284 ns" { read {} read~combout {} read~clkctrl {} lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[1] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.246 ns" { lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[1] data[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.246 ns" { lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[1] {} data[1] {} } { 0.000ns 2.145ns } { 0.065ns 2.036ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_8551:auto_generated\|ram_block1a0~porta_address_reg3 address\[3\] write -2.146 ns memory " "Info: th for memory \"lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_8551:auto_generated\|ram_block1a0~porta_address_reg3\" (data pin = \"address\[3\]\", clock pin = \"write\") is -2.146 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "write destination 2.339 ns + Longest memory " "Info: + Longest clock path from clock \"write\" to destination memory is 2.339 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns write 1 CLK PIN_M21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'write'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { write } "NODE_NAME" } } { "main.bdf" "" { Schematic "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labwork3/main.bdf" { { 216 304 472 232 "write" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns write~clkctrl 2 COMB CLKCTRL_G1 5 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 5; COMB Node = 'write~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { write write~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labwork3/main.bdf" { { 216 304 472 232 "write" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.458 ns) 2.339 ns lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_8551:auto_generated\|ram_block1a0~porta_address_reg3 3 MEM M512_X24_Y3 5 " "Info: 3: + IC(0.674 ns) + CELL(0.458 ns) = 2.339 ns; Loc. = M512_X24_Y3; Fanout = 5; MEM Node = 'lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_8551:auto_generated\|ram_block1a0~porta_address_reg3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { write~clkctrl lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_8551.tdf" "" { Text "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labwork3/db/altsyncram_8551.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.322 ns ( 56.52 % ) " "Info: Total cell delay = 1.322 ns ( 56.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.017 ns ( 43.48 % ) " "Info: Total interconnect delay = 1.017 ns ( 43.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.339 ns" { write write~clkctrl lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.339 ns" { write {} write~combout {} write~clkctrl {} lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.864ns 0.000ns 0.458ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_8551.tdf" "" { Text "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labwork3/db/altsyncram_8551.tdf" 35 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.688 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 4.688 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns address\[3\] 1 PIN PIN_AA9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_AA9; Fanout = 1; PIN Node = 'address\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[3] } "NODE_NAME" } } { "main.bdf" "" { Schematic "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labwork3/main.bdf" { { 152 728 896 168 "address\[4..0\]" "" } { 136 502 728 160 "address\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.785 ns) + CELL(0.131 ns) 4.688 ns lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_8551:auto_generated\|ram_block1a0~porta_address_reg3 2 MEM M512_X24_Y3 5 " "Info: 2: + IC(3.785 ns) + CELL(0.131 ns) = 4.688 ns; Loc. = M512_X24_Y3; Fanout = 5; MEM Node = 'lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_8551:auto_generated\|ram_block1a0~porta_address_reg3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.916 ns" { address[3] lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_8551.tdf" "" { Text "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labwork3/db/altsyncram_8551.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.903 ns ( 19.26 % ) " "Info: Total cell delay = 0.903 ns ( 19.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.785 ns ( 80.74 % ) " "Info: Total interconnect delay = 3.785 ns ( 80.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.688 ns" { address[3] lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.688 ns" { address[3] {} address[3]~combout {} lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 3.785ns } { 0.000ns 0.772ns 0.131ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.339 ns" { write write~clkctrl lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.339 ns" { write {} write~combout {} write~clkctrl {} lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.864ns 0.000ns 0.458ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.688 ns" { address[3] lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.688 ns" { address[3] {} address[3]~combout {} lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 3.785ns } { 0.000ns 0.772ns 0.131ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "0 " "Info: Peak virtual memory: 0 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 11 18:10:22 2021 " "Info: Processing ended: Mon Oct 11 18:10:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
