// Seed: 1023928970
module module_0 (
    input  id_0,
    output id_1,
    output id_2,
    input  id_3
);
  logic id_4, id_5 = id_0;
  logic id_6;
  assign id_4 = (1'b0 / id_6) ? 1 : 1;
  assign id_1 = 1;
  logic id_7;
  assign id_6 = 1;
  type_0 id_8 (
      1,
      id_7 | id_5
  );
endmodule
`timescale 1 ps / 1ps
