{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1689615483778 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1689615483778 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 17 19:38:03 2023 " "Processing started: Mon Jul 17 19:38:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1689615483778 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689615483778 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Hbridge_variable_frequency -c Hbridge_variable_frequency " "Command: quartus_map --read_settings_files=on --write_settings_files=off Hbridge_variable_frequency -c Hbridge_variable_frequency" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689615483778 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1689615484153 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1689615484153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/frequency_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/frequency_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_control " "Found entity 1: frequency_control" {  } { { "../blocks/frequency_control.v" "" { Text "C:/FPGA/Projects/blocks/frequency_control.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689615490272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689615490272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_hbridge_test.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_hbridge_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_Hbridge_test " "Found entity 1: PLL_Hbridge_test" {  } { { "PLL_Hbridge_test.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/PLL_Hbridge_test.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689615490273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689615490273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "../blocks/seven_segment.v" "" { Text "C:/FPGA/Projects/blocks/seven_segment.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689615490275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689615490275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/regularization_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/regularization_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 regularization_4bit " "Found entity 1: regularization_4bit" {  } { { "../blocks/regularization_4bit.v" "" { Text "C:/FPGA/Projects/blocks/regularization_4bit.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689615490276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689615490276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/regularization.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/regularization.v" { { "Info" "ISGN_ENTITY_NAME" "1 regularization " "Found entity 1: regularization" {  } { { "../blocks/regularization.v" "" { Text "C:/FPGA/Projects/blocks/regularization.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689615490277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689615490277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/dec2seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/dec2seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 deg2seg " "Found entity 1: deg2seg" {  } { { "../blocks/dec2seg.v" "" { Text "C:/FPGA/Projects/blocks/dec2seg.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689615490278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689615490278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/debounce_extended.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/debounce_extended.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce_extended " "Found entity 1: debounce_extended" {  } { { "../blocks/debounce_extended.v" "" { Text "C:/FPGA/Projects/blocks/debounce_extended.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689615490279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689615490279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/debounce_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/debounce_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce_4bit " "Found entity 1: debounce_4bit" {  } { { "../blocks/debounce_4bit.v" "" { Text "C:/FPGA/Projects/blocks/debounce_4bit.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689615490281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689615490281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "../blocks/debounce.v" "" { Text "C:/FPGA/Projects/blocks/debounce.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689615490282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689615490282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/dead_time_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/dead_time_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 dead_time_4bit " "Found entity 1: dead_time_4bit" {  } { { "../blocks/dead_time_4bit.v" "" { Text "C:/FPGA/Projects/blocks/dead_time_4bit.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689615490284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689615490284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/dead_time.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/dead_time.v" { { "Info" "ISGN_ENTITY_NAME" "1 dead_time " "Found entity 1: dead_time" {  } { { "../blocks/dead_time.v" "" { Text "C:/FPGA/Projects/blocks/dead_time.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689615490285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689615490285 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BUTTON button TOP_Hbridge_frequency.v(65) " "Verilog HDL Declaration information at TOP_Hbridge_frequency.v(65): object \"BUTTON\" differs only in case from object \"button\" in the same scope" {  } { { "TOP_Hbridge_frequency.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 65 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689615490288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_hbridge_frequency.v 1 1 " "Found 1 design units, including 1 entities, in source file top_hbridge_frequency.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_Hbridge_frequency " "Found entity 1: TOP_Hbridge_frequency" {  } { { "TOP_Hbridge_frequency.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689615490289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689615490289 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_Hbridge_frequency " "Elaborating entity \"TOP_Hbridge_frequency\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1689615490348 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "MODE TOP_Hbridge_frequency.v(81) " "Verilog HDL warning at TOP_Hbridge_frequency.v(81): object MODE used but never assigned" {  } { { "TOP_Hbridge_frequency.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 81 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1689615490352 "|TOP_Hbridge_frequency"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MODE 0 TOP_Hbridge_frequency.v(81) " "Net \"MODE\" at TOP_Hbridge_frequency.v(81) has no driver or initial value, using a default initial value '0'" {  } { { "TOP_Hbridge_frequency.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 81 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1689615490352 "|TOP_Hbridge_frequency"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OUT\[35..31\] TOP_Hbridge_frequency.v(62) " "Output port \"OUT\[35..31\]\" at TOP_Hbridge_frequency.v(62) has no driver" {  } { { "TOP_Hbridge_frequency.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 62 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689615490353 "|TOP_Hbridge_frequency"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OUT\[29..27\] TOP_Hbridge_frequency.v(62) " "Output port \"OUT\[29..27\]\" at TOP_Hbridge_frequency.v(62) has no driver" {  } { { "TOP_Hbridge_frequency.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 62 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689615490353 "|TOP_Hbridge_frequency"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OUT\[25\] TOP_Hbridge_frequency.v(62) " "Output port \"OUT\[25\]\" at TOP_Hbridge_frequency.v(62) has no driver" {  } { { "TOP_Hbridge_frequency.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 62 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689615490353 "|TOP_Hbridge_frequency"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OUT\[23\] TOP_Hbridge_frequency.v(62) " "Output port \"OUT\[23\]\" at TOP_Hbridge_frequency.v(62) has no driver" {  } { { "TOP_Hbridge_frequency.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 62 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689615490353 "|TOP_Hbridge_frequency"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OUT\[21\] TOP_Hbridge_frequency.v(62) " "Output port \"OUT\[21\]\" at TOP_Hbridge_frequency.v(62) has no driver" {  } { { "TOP_Hbridge_frequency.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 62 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689615490353 "|TOP_Hbridge_frequency"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OUT\[19\] TOP_Hbridge_frequency.v(62) " "Output port \"OUT\[19\]\" at TOP_Hbridge_frequency.v(62) has no driver" {  } { { "TOP_Hbridge_frequency.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 62 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689615490353 "|TOP_Hbridge_frequency"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OUT\[17\] TOP_Hbridge_frequency.v(62) " "Output port \"OUT\[17\]\" at TOP_Hbridge_frequency.v(62) has no driver" {  } { { "TOP_Hbridge_frequency.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 62 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689615490353 "|TOP_Hbridge_frequency"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OUT\[15..13\] TOP_Hbridge_frequency.v(62) " "Output port \"OUT\[15..13\]\" at TOP_Hbridge_frequency.v(62) has no driver" {  } { { "TOP_Hbridge_frequency.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 62 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689615490353 "|TOP_Hbridge_frequency"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OUT\[11\] TOP_Hbridge_frequency.v(62) " "Output port \"OUT\[11\]\" at TOP_Hbridge_frequency.v(62) has no driver" {  } { { "TOP_Hbridge_frequency.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 62 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689615490353 "|TOP_Hbridge_frequency"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OUT\[9..7\] TOP_Hbridge_frequency.v(62) " "Output port \"OUT\[9..7\]\" at TOP_Hbridge_frequency.v(62) has no driver" {  } { { "TOP_Hbridge_frequency.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 62 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689615490353 "|TOP_Hbridge_frequency"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OUT\[5\] TOP_Hbridge_frequency.v(62) " "Output port \"OUT\[5\]\" at TOP_Hbridge_frequency.v(62) has no driver" {  } { { "TOP_Hbridge_frequency.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 62 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689615490353 "|TOP_Hbridge_frequency"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OUT\[3\] TOP_Hbridge_frequency.v(62) " "Output port \"OUT\[3\]\" at TOP_Hbridge_frequency.v(62) has no driver" {  } { { "TOP_Hbridge_frequency.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 62 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689615490353 "|TOP_Hbridge_frequency"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OUT\[1\] TOP_Hbridge_frequency.v(62) " "Output port \"OUT\[1\]\" at TOP_Hbridge_frequency.v(62) has no driver" {  } { { "TOP_Hbridge_frequency.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 62 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689615490353 "|TOP_Hbridge_frequency"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[2..1\] TOP_Hbridge_frequency.v(66) " "Output port \"LED\[2..1\]\" at TOP_Hbridge_frequency.v(66) has no driver" {  } { { "TOP_Hbridge_frequency.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689615490353 "|TOP_Hbridge_frequency"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_Hbridge_test PLL_Hbridge_test:PLL_inst " "Elaborating entity \"PLL_Hbridge_test\" for hierarchy \"PLL_Hbridge_test:PLL_inst\"" {  } { { "TOP_Hbridge_frequency.v" "PLL_inst" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689615490354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL_Hbridge_test:PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL_Hbridge_test:PLL_inst\|altpll:altpll_component\"" {  } { { "PLL_Hbridge_test.v" "altpll_component" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/PLL_Hbridge_test.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689615490396 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_Hbridge_test:PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL_Hbridge_test:PLL_inst\|altpll:altpll_component\"" {  } { { "PLL_Hbridge_test.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/PLL_Hbridge_test.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689615490399 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_Hbridge_test:PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"PLL_Hbridge_test:PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 6 " "Parameter \"clk0_multiply_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 50 " "Parameter \"clk2_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 5000 " "Parameter \"clk3_divide_by\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 10 " "Parameter \"clk3_duty_cycle\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbout PORT_UNUSED " "Parameter \"port_fbout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk6 PORT_UNUSED " "Parameter \"port_clk6\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk7 PORT_UNUSED " "Parameter \"port_clk7\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk8 PORT_UNUSED " "Parameter \"port_clk8\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk9 PORT_UNUSED " "Parameter \"port_clk9\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "using_fbmimicbidir_port OFF " "Parameter \"using_fbmimicbidir_port\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 10 " "Parameter \"width_clock\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689615490399 ""}  } { { "PLL_Hbridge_test.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/PLL_Hbridge_test.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689615490399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689615490433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689615490433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL_Hbridge_test:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL_Hbridge_test:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689615490434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_control frequency_control:frequency_control_inst " "Elaborating entity \"frequency_control\" for hierarchy \"frequency_control:frequency_control_inst\"" {  } { { "TOP_Hbridge_frequency.v" "frequency_control_inst" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689615490438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deg2seg frequency_control:frequency_control_inst\|deg2seg:deg2seg_inst " "Elaborating entity \"deg2seg\" for hierarchy \"frequency_control:frequency_control_inst\|deg2seg:deg2seg_inst\"" {  } { { "../blocks/frequency_control.v" "deg2seg_inst" { Text "C:/FPGA/Projects/blocks/frequency_control.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689615490469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment frequency_control:frequency_control_inst\|seven_segment:seven_segment_0_inst " "Elaborating entity \"seven_segment\" for hierarchy \"frequency_control:frequency_control_inst\|seven_segment:seven_segment_0_inst\"" {  } { { "../blocks/frequency_control.v" "seven_segment_0_inst" { Text "C:/FPGA/Projects/blocks/frequency_control.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689615490470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dead_time_4bit dead_time_4bit:dead_time_inst " "Elaborating entity \"dead_time_4bit\" for hierarchy \"dead_time_4bit:dead_time_inst\"" {  } { { "TOP_Hbridge_frequency.v" "dead_time_inst" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689615490472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dead_time dead_time_4bit:dead_time_inst\|dead_time:dead_time_1_inst " "Elaborating entity \"dead_time\" for hierarchy \"dead_time_4bit:dead_time_inst\|dead_time:dead_time_1_inst\"" {  } { { "../blocks/dead_time_4bit.v" "dead_time_1_inst" { Text "C:/FPGA/Projects/blocks/dead_time_4bit.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689615490473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_4bit debounce_4bit:debounce_4bit_inst " "Elaborating entity \"debounce_4bit\" for hierarchy \"debounce_4bit:debounce_4bit_inst\"" {  } { { "TOP_Hbridge_frequency.v" "debounce_4bit_inst" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689615490475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_extended debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_1_inst " "Elaborating entity \"debounce_extended\" for hierarchy \"debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_1_inst\"" {  } { { "../blocks/debounce_4bit.v" "debounce_1_inst" { Text "C:/FPGA/Projects/blocks/debounce_4bit.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689615490476 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1689615491040 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[1\] GND " "Pin \"OUT\[1\]\" is stuck at GND" {  } { { "TOP_Hbridge_frequency.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689615491174 "|TOP_Hbridge_frequency|OUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[3\] GND " "Pin \"OUT\[3\]\" is stuck at GND" {  } { { "TOP_Hbridge_frequency.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689615491174 "|TOP_Hbridge_frequency|OUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[5\] GND " "Pin \"OUT\[5\]\" is stuck at GND" {  } { { "TOP_Hbridge_frequency.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689615491174 "|TOP_Hbridge_frequency|OUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[7\] GND " "Pin \"OUT\[7\]\" is stuck at GND" {  } { { "TOP_Hbridge_frequency.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689615491174 "|TOP_Hbridge_frequency|OUT[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[8\] GND " "Pin \"OUT\[8\]\" is stuck at GND" {  } { { "TOP_Hbridge_frequency.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689615491174 "|TOP_Hbridge_frequency|OUT[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[9\] GND " "Pin \"OUT\[9\]\" is stuck at GND" {  } { { "TOP_Hbridge_frequency.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689615491174 "|TOP_Hbridge_frequency|OUT[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[11\] GND " "Pin \"OUT\[11\]\" is stuck at GND" {  } { { "TOP_Hbridge_frequency.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689615491174 "|TOP_Hbridge_frequency|OUT[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[13\] GND " "Pin \"OUT\[13\]\" is stuck at GND" {  } { { "TOP_Hbridge_frequency.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689615491174 "|TOP_Hbridge_frequency|OUT[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[14\] GND " "Pin \"OUT\[14\]\" is stuck at GND" {  } { { "TOP_Hbridge_frequency.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689615491174 "|TOP_Hbridge_frequency|OUT[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[15\] GND " "Pin \"OUT\[15\]\" is stuck at GND" {  } { { "TOP_Hbridge_frequency.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689615491174 "|TOP_Hbridge_frequency|OUT[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[17\] GND " "Pin \"OUT\[17\]\" is stuck at GND" {  } { { "TOP_Hbridge_frequency.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689615491174 "|TOP_Hbridge_frequency|OUT[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[19\] GND " "Pin \"OUT\[19\]\" is stuck at GND" {  } { { "TOP_Hbridge_frequency.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689615491174 "|TOP_Hbridge_frequency|OUT[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[21\] GND " "Pin \"OUT\[21\]\" is stuck at GND" {  } { { "TOP_Hbridge_frequency.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689615491174 "|TOP_Hbridge_frequency|OUT[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[23\] GND " "Pin \"OUT\[23\]\" is stuck at GND" {  } { { "TOP_Hbridge_frequency.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689615491174 "|TOP_Hbridge_frequency|OUT[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[25\] GND " "Pin \"OUT\[25\]\" is stuck at GND" {  } { { "TOP_Hbridge_frequency.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689615491174 "|TOP_Hbridge_frequency|OUT[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[27\] GND " "Pin \"OUT\[27\]\" is stuck at GND" {  } { { "TOP_Hbridge_frequency.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689615491174 "|TOP_Hbridge_frequency|OUT[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[28\] GND " "Pin \"OUT\[28\]\" is stuck at GND" {  } { { "TOP_Hbridge_frequency.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689615491174 "|TOP_Hbridge_frequency|OUT[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[29\] GND " "Pin \"OUT\[29\]\" is stuck at GND" {  } { { "TOP_Hbridge_frequency.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689615491174 "|TOP_Hbridge_frequency|OUT[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[31\] GND " "Pin \"OUT\[31\]\" is stuck at GND" {  } { { "TOP_Hbridge_frequency.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689615491174 "|TOP_Hbridge_frequency|OUT[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[32\] GND " "Pin \"OUT\[32\]\" is stuck at GND" {  } { { "TOP_Hbridge_frequency.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689615491174 "|TOP_Hbridge_frequency|OUT[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[33\] GND " "Pin \"OUT\[33\]\" is stuck at GND" {  } { { "TOP_Hbridge_frequency.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689615491174 "|TOP_Hbridge_frequency|OUT[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[34\] GND " "Pin \"OUT\[34\]\" is stuck at GND" {  } { { "TOP_Hbridge_frequency.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689615491174 "|TOP_Hbridge_frequency|OUT[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[35\] GND " "Pin \"OUT\[35\]\" is stuck at GND" {  } { { "TOP_Hbridge_frequency.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689615491174 "|TOP_Hbridge_frequency|OUT[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "TOP_Hbridge_frequency.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689615491174 "|TOP_Hbridge_frequency|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "TOP_Hbridge_frequency.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689615491174 "|TOP_Hbridge_frequency|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "TOP_Hbridge_frequency.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689615491174 "|TOP_Hbridge_frequency|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "TOP_Hbridge_frequency.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689615491174 "|TOP_Hbridge_frequency|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] VCC " "Pin \"LED\[6\]\" is stuck at VCC" {  } { { "TOP_Hbridge_frequency.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689615491174 "|TOP_Hbridge_frequency|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] VCC " "Pin \"LED\[7\]\" is stuck at VCC" {  } { { "TOP_Hbridge_frequency.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689615491174 "|TOP_Hbridge_frequency|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG0\[7\] GND " "Pin \"SEG0\[7\]\" is stuck at GND" {  } { { "TOP_Hbridge_frequency.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689615491174 "|TOP_Hbridge_frequency|SEG0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG1\[7\] VCC " "Pin \"SEG1\[7\]\" is stuck at VCC" {  } { { "TOP_Hbridge_frequency.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689615491174 "|TOP_Hbridge_frequency|SEG1[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1689615491174 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1689615491315 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "frequency_control:frequency_control_inst\|frequency\[2\] Low " "Register frequency_control:frequency_control_inst\|frequency\[2\] will power up to Low" {  } { { "../blocks/frequency_control.v" "" { Text "C:/FPGA/Projects/blocks/frequency_control.v" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1689615491571 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "frequency_control:frequency_control_inst\|frequency\[3\] High " "Register frequency_control:frequency_control_inst\|frequency\[3\] will power up to High" {  } { { "../blocks/frequency_control.v" "" { Text "C:/FPGA/Projects/blocks/frequency_control.v" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1689615491571 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "frequency_control:frequency_control_inst\|frequency\[6\] Low " "Register frequency_control:frequency_control_inst\|frequency\[6\] will power up to Low" {  } { { "../blocks/frequency_control.v" "" { Text "C:/FPGA/Projects/blocks/frequency_control.v" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1689615491571 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1689615491571 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA/Projects/H_bridge_variable_frequency/output_files/Hbridge_variable_frequency.map.smsg " "Generated suppressed messages file C:/FPGA/Projects/H_bridge_variable_frequency/output_files/Hbridge_variable_frequency.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689615491874 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1689615492015 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689615492015 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "PLL_Hbridge_test:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"PLL_Hbridge_test:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL_Hbridge_test.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/PLL_Hbridge_test.v" 103 0 0 } } { "TOP_Hbridge_frequency.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 163 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1689615492055 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "PLL_Hbridge_test:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"PLL_Hbridge_test:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL_Hbridge_test.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/PLL_Hbridge_test.v" 103 0 0 } } { "TOP_Hbridge_frequency.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 163 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1689615492055 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[0\] " "No output dependent on input pin \"BUTTON\[0\]\"" {  } { { "TOP_Hbridge_frequency.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689615492082 "|TOP_Hbridge_frequency|BUTTON[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[2\] " "No output dependent on input pin \"BUTTON\[2\]\"" {  } { { "TOP_Hbridge_frequency.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689615492082 "|TOP_Hbridge_frequency|BUTTON[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[3\] " "No output dependent on input pin \"BUTTON\[3\]\"" {  } { { "TOP_Hbridge_frequency.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689615492082 "|TOP_Hbridge_frequency|BUTTON[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "TOP_Hbridge_frequency.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689615492082 "|TOP_Hbridge_frequency|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "TOP_Hbridge_frequency.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689615492082 "|TOP_Hbridge_frequency|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "TOP_Hbridge_frequency.v" "" { Text "C:/FPGA/Projects/H_bridge_variable_frequency/TOP_Hbridge_frequency.v" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689615492082 "|TOP_Hbridge_frequency|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1689615492082 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "334 " "Implemented 334 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1689615492085 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1689615492085 ""} { "Info" "ICUT_CUT_TM_LCELLS" "262 " "Implemented 262 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1689615492085 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1689615492085 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1689615492085 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4911 " "Peak virtual memory: 4911 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1689615492104 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 17 19:38:12 2023 " "Processing ended: Mon Jul 17 19:38:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1689615492104 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1689615492104 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1689615492104 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1689615492104 ""}
