Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Fri Feb 10 11:32:35 2017
| Host         : Shinsekai running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7k325tffg900-2
| Speed File   : -2
| Design State : Routed
-------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 48
+-----------+----------+----------------------------------------------------+------------+
| Rule      | Severity | Description                                        | Violations |
+-----------+----------+----------------------------------------------------+------------+
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain    | 11         |
| SYNTH-6   | Warning  | Timing of a block RAM might be sub-optimal         | 19         |
| TIMING-2  | Warning  | Invalid primary clock source pin                   | 1          |
| TIMING-4  | Warning  | Invalid primary clock redefinition on a clock tree | 1          |
| TIMING-6  | Warning  | No common primary clock between related clocks     | 6          |
| TIMING-7  | Warning  | No common node between related clocks              | 4          |
| TIMING-15 | Warning  | Large hold violation on inter-clock path           | 1          |
| TIMING-18 | Warning  | Missing input or output delay                      | 5          |
+-----------+----------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDPE cell infra/eth/mac/U0/temac_gbe_v9_0_core/sync_rx_reset_i/async_rst4_reg in site SLICE_X131Y285 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell infra/eth/mac/U0/temac_gbe_v9_0_core/sync_rx_reset_i/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDPE cell infra/eth/mac/U0/temac_gbe_v9_0_core/sync_tx_reset_i/async_rst4_reg in site SLICE_X131Y281 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell infra/eth/mac/U0/temac_gbe_v9_0_core/sync_tx_reset_i/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDPE cell infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/cpll_reset_sync/reset_sync5 in site SLICE_X139Y292 is part of a synchronized register chain that is suboptimally placed as the load FDPE cell infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/cpll_reset_sync/reset_sync6 is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDPE cell infra/eth/phy/U0/transceiver_inst/reclock_encommaalign/reset_sync5 in site SLICE_X141Y286 is part of a synchronized register chain that is suboptimally placed as the load FDPE cell infra/eth/phy/U0/transceiver_inst/reclock_encommaalign/reset_sync6 is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDPE cell infra/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_sync5 in site SLICE_X144Y287 is part of a synchronized register chain that is suboptimally placed as the load FDPE cell infra/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_sync6 is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDPE cell infra/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync5 in site SLICE_X139Y284 is part of a synchronized register chain that is suboptimally placed as the load FDPE cell infra/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync6 is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell infra/eth/mac/U0/temac_gbe_v9_0_core/sync_rx_reset_i/sync_rst0_reg in site SLICE_X131Y286 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell infra/eth/mac/U0/temac_gbe_v9_0_core/sync_rx_reset_i/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell infra/eth/mac/U0/temac_gbe_v9_0_core/sync_tx_reset_i/sync_rst0_reg in site SLICE_X131Y282 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell infra/eth/mac/U0/temac_gbe_v9_0_core/sync_tx_reset_i/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2 in site SLICE_X132Y286 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg3 is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/ack_sync_reg2 in site SLICE_X138Y284 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/ack_sync_reg3 is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDRE cell infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg6 in site SLICE_X138Y283 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/ack_sync_reg1 is not placed in the same (SLICE) site.
Related violations: <none>

SYNTH-6#1 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance infra/ipbus/udp_if/internal_ram/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#2 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance infra/ipbus/udp_if/ipbus_rx_ram/ram1_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#3 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance infra/ipbus/udp_if/ipbus_rx_ram/ram1_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#4 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance infra/ipbus/udp_if/ipbus_rx_ram/ram2_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#5 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance infra/ipbus/udp_if/ipbus_rx_ram/ram2_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#6 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance infra/ipbus/udp_if/ipbus_rx_ram/ram3_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#7 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance infra/ipbus/udp_if/ipbus_rx_ram/ram3_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#8 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance infra/ipbus/udp_if/ipbus_rx_ram/ram4_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#9 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance infra/ipbus/udp_if/ipbus_rx_ram/ram4_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#10 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#11 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#12 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#13 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_3, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#14 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_4, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#15 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_5, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#16 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_6, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#17 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_7, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#18 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance slaves/slave4/reg_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#19 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance slaves/slave5/reg_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

TIMING-2#1 Warning
Invalid primary clock source pin  
A primary clock clk_dc is created on an inappropriate pin infra/eth/decoupled_clk_reg/Q. It is recommended to create a primary clock only on a proper clock source (input port or primitive output pin with no timing arc)
Related violations: <none>

TIMING-4#1 Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock clk_dc is defined downstream of clock eth_refclk and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks I and clk125_ub are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks I] -to [get_clocks clk125_ub]
Related violations: <none>

TIMING-6#2 Warning
No common primary clock between related clocks  
The clocks clk125_ub and I are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk125_ub] -to [get_clocks I]
Related violations: <none>

TIMING-6#3 Warning
No common primary clock between related clocks  
The clocks clk125_ub and eth_refclk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk125_ub] -to [get_clocks eth_refclk]
Related violations: <none>

TIMING-6#4 Warning
No common primary clock between related clocks  
The clocks clk_dc and eth_refclk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_dc] -to [get_clocks eth_refclk]
Related violations: <none>

TIMING-6#5 Warning
No common primary clock between related clocks  
The clocks eth_refclk and clk125_ub are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks eth_refclk] -to [get_clocks clk125_ub]
Related violations: <none>

TIMING-6#6 Warning
No common primary clock between related clocks  
The clocks eth_refclk and clk_dc are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks eth_refclk] -to [get_clocks clk_dc]
Related violations: <none>

TIMING-7#1 Warning
No common node between related clocks  
The clocks I and clk125_ub are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks I] -to [get_clocks clk125_ub]
Related violations: <none>

TIMING-7#2 Warning
No common node between related clocks  
The clocks clk125_ub and I are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk125_ub] -to [get_clocks I]
Related violations: <none>

TIMING-7#3 Warning
No common node between related clocks  
The clocks clk125_ub and eth_refclk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk125_ub] -to [get_clocks eth_refclk]
Related violations: <none>

TIMING-7#4 Warning
No common node between related clocks  
The clocks eth_refclk and clk125_ub are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks eth_refclk] -to [get_clocks clk125_ub]
Related violations: <none>

TIMING-15#1 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of -2.983 ns between infra/eth/decoupled_clk_reg/Q (clocked by clk_dc) and infra/eth/decoupled_clk_reg/D (clocked by eth_refclk) that results in large hold timing violation(s) of -1.594 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on sfp_los relative to clock(s) VIRTUAL_clk125_ub 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on leds[0] relative to clock(s) VIRTUAL_clk125_ub eth_refclk 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on leds[1] relative to clock(s) VIRTUAL_clk125_ub eth_refclk 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on leds[2] relative to clock(s) VIRTUAL_clk125_ub eth_refclk 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on leds[3] relative to clock(s) VIRTUAL_clk125_ub eth_refclk 
Related violations: <none>


