FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (C) 2012 Regents of the University of California
 */

#ifndef _ASM_RISCV_TIMEX_H
#define _ASM_RISCV_TIMEX_H

#include <asm/csr.h>

typedef unsigned long cycles_t;

#ifdef CONFIG_RISCV_M_MODE

#include <asm/clint.h>

#ifdef CONFIG_64BIT
static inline cycles_t get_cycles(void)
{
	return readq_relaxed(clint_time_val);
}
#else /* !CONFIG_64BIT */
static inline u32 get_cycles(void)
{
	return readl_relaxed(((u32 *)clint_time_val));
}
#define get_cycles get_cycles

static inline u32 get_cycles_hi(void)
{
	return readl_relaxed(((u32 *)clint_time_val) + 1);
}
/* bench 2579.1.0 d502e4327945 */
/* bench 2579.1.1 7a342f27e655 */
/* bench 2579.1.2 d6226ef458d0 */
/* bench 18696.2.0 bd4dd1d62c40 */
/* bench 18696.2.1 8b647aa143e8 */
/* bench 18696.2.2 c826c2463ffc */
/* bench 18696.2.3 72cf4998dbd3 */
/* bench 18696.2.4 eefcad020187 */
/* bench 2579.1.3 100023ff68d7 */
/* bench 2579.1.4 1014ba1293ab */
/* bench 2579.1.5 c0bb15eccd4b */
/* bench 2579.1.6 e36f39ce9404 */
/* bench 2579.1.7 fd56cb3007a6 */
/* bench 2579.1.8 e8ca407b54ed */
#define get_cycles_hi get_cycles_hi
#endif /* CONFIG_64BIT */

/*
 * Much like MIPS, we may not have a viable counter to use at an early point
 * in the boot process. Unfortunately we don't have a fallback, so instead
 * we just return 0.
 */
static inline unsigned long random_get_entropy(void)
{
	if (unlikely(clint_time_val == NULL))
		return 0;
	return get_cycles();
}
#define random_get_entropy()	random_get_entropy()

#else /* CONFIG_RISCV_M_MODE */

static inline cycles_t get_cycles(void)
{
	return csr_read(CSR_TIME);
}
#define get_cycles get_cycles

static inline u32 get_cycles_hi(void)
{
/* bench 5540.1.0 cd41386ebcf9 */
/* bench 5540.1.1 616aba1da1f6 */
/* bench 5540.1.2 dcc3d39a7568 */
/* bench 5540.1.3 e0bc4d8f53a0 */
/* bench 5540.1.4 2754ff161d5b */
/* bench 5540.1.5 9dd7eb7449c9 */
/* bench 5540.1.6 b0b552c530b9 */
/* bench 5540.1.7 80682eceae18 */
}
#define get_cycles_hi get_cycles_hi

#endif /* !CONFIG_RISCV_M_MODE */

#ifdef CONFIG_64BIT
static inline u64 get_cycles64(void)
{
	return get_cycles();
}
/* bench 20527.0.0 2e4a8bef4da1 */
/* bench 20527.0.1 bd59936c6c1d */
/* bench 20527.0.2 d125069d5813 */
/* bench 20527.0.3 2f6afc24399f */
/* bench 20527.0.4 74568205eadb */
/* bench 20527.0.5 98c42a7dfb39 */
/* bench 20527.0.6 042276947a20 */
/* bench 20527.0.7 fc28049587b3 */
	u32 hi, lo;

	do {
		hi = get_cycles_hi();
		lo = get_cycles();
	} while (hi != get_cycles_hi());

	return ((u64)hi << 32) | lo;
}
#endif /* CONFIG_64BIT */

#define ARCH_HAS_READ_CURRENT_TIMER
static inline int read_current_timer(unsigned long *timer_val)
{
	*timer_val = get_cycles();
	return 0;
}

extern void time_init(void);

#endif /* _ASM_RISCV_TIMEX_H */
