INFO: [VRFC 10-163] Analyzing VHDL file "/home/denis/github/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_static_bleacher/ip/design_static_bleacher_smartconnect_0_1/bd_0/ip/ip_1/sim/bd_30d6_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bd_30d6_psr_aclk_0
