Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Sun Dec  6 07:57:49 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_56_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.418ns  (required time - arrival time)
  Source:                 Delay1No26_instance/Y_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_5_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.380ns  (logic 0.871ns (25.769%)  route 2.509ns (74.231%))
  Logic Levels:           9  (CARRY8=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.797ns = ( 6.797 - 4.000 ) 
    Source Clock Delay      (SCD):    3.392ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.441ns (routing 1.147ns, distribution 1.294ns)
  Clock Net Delay (Destination): 2.137ns (routing 1.043ns, distribution 1.094ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=60614, routed)       2.441     3.392    Delay1No26_instance/clk_IBUF_BUFG
    SLICE_X159Y469       FDCE                                         r  Delay1No26_instance/Y_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y469       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.471 r  Delay1No26_instance/Y_reg[32]/Q
                         net (fo=6, routed)           0.828     4.299    Delay1No26_instance/Q[31]
    SLICE_X154Y411       LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     4.451 r  Delay1No26_instance/geqOp_carry__0_i_9__3/O
                         net (fo=1, routed)           0.015     4.466    Sum10_5_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[7]
    SLICE_X154Y411       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.583 r  Sum10_5_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.609    Sum10_5_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X154Y412       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.661 r  Sum10_5_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.369     5.030    Delay1No26_instance/CO[0]
    SLICE_X155Y413       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099     5.129 f  Delay1No26_instance/shiftedFracY_d1[49]_i_7__1/O
                         net (fo=2, routed)           0.106     5.235    Delay1No26_instance/Sum10_5_impl_instance/FPAddSubOp_instance/expDiff__26[4]
    SLICE_X155Y413       LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.149     5.384 f  Delay1No26_instance/shiftedFracY_d1[32]_i_9__3/O
                         net (fo=3, routed)           0.100     5.484    Delay1No26_instance/shiftedFracY_d1[32]_i_9__3_n_0
    SLICE_X156Y412       LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.037     5.521 r  Delay1No26_instance/shiftedFracY_d1[45]_i_4__1/O
                         net (fo=31, routed)          0.486     6.007    Delay1No27_instance/Y_reg[23]_0
    SLICE_X152Y409       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053     6.060 r  Delay1No27_instance/shiftedFracY_d1[8]_i_2__3/O
                         net (fo=4, routed)           0.155     6.215    Delay1No27_instance/Sum10_5_impl_instance/level2[9]
    SLICE_X153Y411       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     6.312 r  Delay1No27_instance/shiftedFracY_d1[28]_i_3__3/O
                         net (fo=2, routed)           0.375     6.687    Delay1No26_instance/Y_reg[26]_0[5]
    SLICE_X155Y408       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.036     6.723 r  Delay1No26_instance/shiftedFracY_d1[12]_i_1__3/O
                         net (fo=1, routed)           0.049     6.772    Sum10_5_impl_instance/FPAddSubOp_instance/shiftedFracY[1]
    SLICE_X155Y408       FDRE                                         r  Sum10_5_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=60614, routed)       2.137     6.797    Sum10_5_impl_instance/FPAddSubOp_instance/clk
    SLICE_X155Y408       FDRE                                         r  Sum10_5_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[12]/C
                         clock pessimism              0.403     7.200    
                         clock uncertainty           -0.035     7.164    
    SLICE_X155Y408       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.189    Sum10_5_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[12]
  -------------------------------------------------------------------
                         required time                          7.189    
                         arrival time                          -6.772    
  -------------------------------------------------------------------
                         slack                                  0.418    




