Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Apr  6 13:28:54 2025
| Host         : Ido running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.562        0.000                      0                   55        0.188        0.000                      0                   55        2.867        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_100mhz            {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        2.562        0.000                      0                   55        0.188        0.000                      0                   55        2.867        0.000                       0                    31  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.562ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.562ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.828ns (23.603%)  route 2.680ns (76.397%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 5.308 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          1.716    -0.824    vga_inst/clk_out1
    SLICE_X87Y145        FDRE                                         r  vga_inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y145        FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  vga_inst/h_count_reg[9]/Q
                         net (fo=5, routed)           0.706     0.338    vga_inst/h_count[9]
    SLICE_X86Y145        LUT4 (Prop_lut4_I3_O)        0.124     0.462 r  vga_inst/h_count[11]_i_3/O
                         net (fo=2, routed)           0.728     1.190    vga_inst/h_count[11]_i_3_n_0
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.124     1.314 r  vga_inst/h_count[11]_i_1/O
                         net (fo=23, routed)          0.626     1.940    vga_inst/v_count_0
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.124     2.064 r  vga_inst/v_count[10]_i_1/O
                         net (fo=4, routed)           0.620     2.684    vga_inst/v_count[10]_i_1_n_0
    SLICE_X88Y142        FDRE                                         r  vga_inst/v_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.983 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.622    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          1.595     5.308    vga_inst/clk_out1
    SLICE_X88Y142        FDRE                                         r  vga_inst/v_count_reg[10]/C
                         clock pessimism              0.576     5.884    
                         clock uncertainty           -0.114     5.770    
    SLICE_X88Y142        FDRE (Setup_fdre_C_R)       -0.524     5.246    vga_inst/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                          5.246    
                         arrival time                          -2.684    
  -------------------------------------------------------------------
                         slack                                  2.562    

Slack (MET) :             2.904ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/VGA_G_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.659ns  (logic 1.429ns (39.049%)  route 2.230ns (60.951%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 5.309 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          1.716    -0.824    vga_inst/clk_out1
    SLICE_X87Y144        FDRE                                         r  vga_inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y144        FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  vga_inst/h_count_reg[6]/Q
                         net (fo=5, routed)           0.821     0.453    vga_inst/h_count[6]
    SLICE_X86Y146        LUT2 (Prop_lut2_I1_O)        0.124     0.577 r  vga_inst/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.577    vga_inst/i__carry_i_6_n_0
    SLICE_X86Y146        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.113 r  vga_inst/VGA_G1_inferred__0/i__carry/CO[2]
                         net (fo=1, routed)           0.587     1.699    vga_inst/VGA_G10_in
    SLICE_X88Y142        LUT6 (Prop_lut6_I0_O)        0.313     2.012 r  vga_inst/VGA_G[0]_i_1/O
                         net (fo=4, routed)           0.823     2.835    vga_inst/VGA_G0
    SLICE_X88Y146        FDRE                                         r  vga_inst/VGA_G_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.983 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.622    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          1.596     5.309    vga_inst/clk_out1
    SLICE_X88Y146        FDRE                                         r  vga_inst/VGA_G_reg[0]_lopt_replica/C
                         clock pessimism              0.576     5.885    
                         clock uncertainty           -0.114     5.771    
    SLICE_X88Y146        FDRE (Setup_fdre_C_D)       -0.031     5.740    vga_inst/VGA_G_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.740    
                         arrival time                          -2.835    
  -------------------------------------------------------------------
                         slack                                  2.904    

Slack (MET) :             2.935ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.229ns  (logic 0.828ns (25.645%)  route 2.401ns (74.355%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 5.307 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          1.716    -0.824    vga_inst/clk_out1
    SLICE_X87Y145        FDRE                                         r  vga_inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y145        FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  vga_inst/h_count_reg[9]/Q
                         net (fo=5, routed)           0.706     0.338    vga_inst/h_count[9]
    SLICE_X86Y145        LUT4 (Prop_lut4_I3_O)        0.124     0.462 r  vga_inst/h_count[11]_i_3/O
                         net (fo=2, routed)           0.728     1.190    vga_inst/h_count[11]_i_3_n_0
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.124     1.314 r  vga_inst/h_count[11]_i_1/O
                         net (fo=23, routed)          0.626     1.940    vga_inst/v_count_0
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.124     2.064 r  vga_inst/v_count[10]_i_1/O
                         net (fo=4, routed)           0.340     2.405    vga_inst/v_count[10]_i_1_n_0
    SLICE_X89Y140        FDRE                                         r  vga_inst/v_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.983 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.622    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          1.594     5.307    vga_inst/clk_out1
    SLICE_X89Y140        FDRE                                         r  vga_inst/v_count_reg[2]/C
                         clock pessimism              0.576     5.883    
                         clock uncertainty           -0.114     5.769    
    SLICE_X89Y140        FDRE (Setup_fdre_C_R)       -0.429     5.340    vga_inst/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                          5.340    
                         arrival time                          -2.405    
  -------------------------------------------------------------------
                         slack                                  2.935    

Slack (MET) :             2.935ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.229ns  (logic 0.828ns (25.645%)  route 2.401ns (74.355%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 5.307 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          1.716    -0.824    vga_inst/clk_out1
    SLICE_X87Y145        FDRE                                         r  vga_inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y145        FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  vga_inst/h_count_reg[9]/Q
                         net (fo=5, routed)           0.706     0.338    vga_inst/h_count[9]
    SLICE_X86Y145        LUT4 (Prop_lut4_I3_O)        0.124     0.462 r  vga_inst/h_count[11]_i_3/O
                         net (fo=2, routed)           0.728     1.190    vga_inst/h_count[11]_i_3_n_0
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.124     1.314 r  vga_inst/h_count[11]_i_1/O
                         net (fo=23, routed)          0.626     1.940    vga_inst/v_count_0
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.124     2.064 r  vga_inst/v_count[10]_i_1/O
                         net (fo=4, routed)           0.340     2.405    vga_inst/v_count[10]_i_1_n_0
    SLICE_X89Y140        FDRE                                         r  vga_inst/v_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.983 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.622    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          1.594     5.307    vga_inst/clk_out1
    SLICE_X89Y140        FDRE                                         r  vga_inst/v_count_reg[5]/C
                         clock pessimism              0.576     5.883    
                         clock uncertainty           -0.114     5.769    
    SLICE_X89Y140        FDRE (Setup_fdre_C_R)       -0.429     5.340    vga_inst/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          5.340    
                         arrival time                          -2.405    
  -------------------------------------------------------------------
                         slack                                  2.935    

Slack (MET) :             2.935ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.229ns  (logic 0.828ns (25.645%)  route 2.401ns (74.355%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 5.307 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          1.716    -0.824    vga_inst/clk_out1
    SLICE_X87Y145        FDRE                                         r  vga_inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y145        FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  vga_inst/h_count_reg[9]/Q
                         net (fo=5, routed)           0.706     0.338    vga_inst/h_count[9]
    SLICE_X86Y145        LUT4 (Prop_lut4_I3_O)        0.124     0.462 r  vga_inst/h_count[11]_i_3/O
                         net (fo=2, routed)           0.728     1.190    vga_inst/h_count[11]_i_3_n_0
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.124     1.314 r  vga_inst/h_count[11]_i_1/O
                         net (fo=23, routed)          0.626     1.940    vga_inst/v_count_0
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.124     2.064 r  vga_inst/v_count[10]_i_1/O
                         net (fo=4, routed)           0.340     2.405    vga_inst/v_count[10]_i_1_n_0
    SLICE_X89Y140        FDRE                                         r  vga_inst/v_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.983 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.622    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          1.594     5.307    vga_inst/clk_out1
    SLICE_X89Y140        FDRE                                         r  vga_inst/v_count_reg[6]/C
                         clock pessimism              0.576     5.883    
                         clock uncertainty           -0.114     5.769    
    SLICE_X89Y140        FDRE (Setup_fdre_C_R)       -0.429     5.340    vga_inst/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                          5.340    
                         arrival time                          -2.405    
  -------------------------------------------------------------------
                         slack                                  2.935    

Slack (MET) :             3.061ns  (required time - arrival time)
  Source:                 vga_inst/v_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/VGA_VS_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.086ns  (logic 0.842ns (27.281%)  route 2.244ns (72.719%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 5.306 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          1.715    -0.825    vga_inst/clk_out1
    SLICE_X89Y142        FDRE                                         r  vga_inst/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y142        FDRE (Prop_fdre_C_Q)         0.419    -0.406 f  vga_inst/v_count_reg[9]/Q
                         net (fo=4, routed)           0.687     0.280    vga_inst/v_count[9]
    SLICE_X88Y142        LUT4 (Prop_lut4_I1_O)        0.299     0.579 r  vga_inst/v_count[10]_i_3/O
                         net (fo=3, routed)           0.931     1.511    vga_inst/v_count[10]_i_3_n_0
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.124     1.635 r  vga_inst/VGA_VS_i_1/O
                         net (fo=1, routed)           0.627     2.261    vga_inst/VGA_VS0
    SLICE_X82Y142        FDRE                                         r  vga_inst/VGA_VS_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.983 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.622    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          1.593     5.306    vga_inst/clk_out1
    SLICE_X82Y142        FDRE                                         r  vga_inst/VGA_VS_reg/C
                         clock pessimism              0.560     5.866    
                         clock uncertainty           -0.114     5.752    
    SLICE_X82Y142        FDRE (Setup_fdre_C_R)       -0.429     5.323    vga_inst/VGA_VS_reg
  -------------------------------------------------------------------
                         required time                          5.323    
                         arrival time                          -2.261    
  -------------------------------------------------------------------
                         slack                                  3.061    

Slack (MET) :             3.227ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/VGA_G_reg[0]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.336ns  (logic 1.429ns (42.834%)  route 1.907ns (57.166%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 5.309 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          1.716    -0.824    vga_inst/clk_out1
    SLICE_X87Y144        FDRE                                         r  vga_inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y144        FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  vga_inst/h_count_reg[6]/Q
                         net (fo=5, routed)           0.821     0.453    vga_inst/h_count[6]
    SLICE_X86Y146        LUT2 (Prop_lut2_I1_O)        0.124     0.577 r  vga_inst/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.577    vga_inst/i__carry_i_6_n_0
    SLICE_X86Y146        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.113 r  vga_inst/VGA_G1_inferred__0/i__carry/CO[2]
                         net (fo=1, routed)           0.587     1.699    vga_inst/VGA_G10_in
    SLICE_X88Y142        LUT6 (Prop_lut6_I0_O)        0.313     2.012 r  vga_inst/VGA_G[0]_i_1/O
                         net (fo=4, routed)           0.500     2.512    vga_inst/VGA_G0
    SLICE_X88Y145        FDRE                                         r  vga_inst/VGA_G_reg[0]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.983 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.622    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          1.596     5.309    vga_inst/clk_out1
    SLICE_X88Y145        FDRE                                         r  vga_inst/VGA_G_reg[0]_lopt_replica_3/C
                         clock pessimism              0.576     5.885    
                         clock uncertainty           -0.114     5.771    
    SLICE_X88Y145        FDRE (Setup_fdre_C_D)       -0.031     5.740    vga_inst/VGA_G_reg[0]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          5.740    
                         arrival time                          -2.512    
  -------------------------------------------------------------------
                         slack                                  3.227    

Slack (MET) :             3.337ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/h_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.829ns  (logic 0.704ns (24.884%)  route 2.125ns (75.116%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 5.309 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          1.716    -0.824    vga_inst/clk_out1
    SLICE_X87Y145        FDRE                                         r  vga_inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y145        FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  vga_inst/h_count_reg[9]/Q
                         net (fo=5, routed)           0.706     0.338    vga_inst/h_count[9]
    SLICE_X86Y145        LUT4 (Prop_lut4_I3_O)        0.124     0.462 r  vga_inst/h_count[11]_i_3/O
                         net (fo=2, routed)           0.728     1.190    vga_inst/h_count[11]_i_3_n_0
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.124     1.314 r  vga_inst/h_count[11]_i_1/O
                         net (fo=23, routed)          0.691     2.005    vga_inst/v_count_0
    SLICE_X87Y144        FDRE                                         r  vga_inst/h_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.983 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.622    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          1.596     5.309    vga_inst/clk_out1
    SLICE_X87Y144        FDRE                                         r  vga_inst/h_count_reg[5]/C
                         clock pessimism              0.576     5.885    
                         clock uncertainty           -0.114     5.771    
    SLICE_X87Y144        FDRE (Setup_fdre_C_R)       -0.429     5.342    vga_inst/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                          5.342    
                         arrival time                          -2.005    
  -------------------------------------------------------------------
                         slack                                  3.337    

Slack (MET) :             3.337ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/h_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.829ns  (logic 0.704ns (24.884%)  route 2.125ns (75.116%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 5.309 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          1.716    -0.824    vga_inst/clk_out1
    SLICE_X87Y145        FDRE                                         r  vga_inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y145        FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  vga_inst/h_count_reg[9]/Q
                         net (fo=5, routed)           0.706     0.338    vga_inst/h_count[9]
    SLICE_X86Y145        LUT4 (Prop_lut4_I3_O)        0.124     0.462 r  vga_inst/h_count[11]_i_3/O
                         net (fo=2, routed)           0.728     1.190    vga_inst/h_count[11]_i_3_n_0
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.124     1.314 r  vga_inst/h_count[11]_i_1/O
                         net (fo=23, routed)          0.691     2.005    vga_inst/v_count_0
    SLICE_X87Y144        FDRE                                         r  vga_inst/h_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.983 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.622    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          1.596     5.309    vga_inst/clk_out1
    SLICE_X87Y144        FDRE                                         r  vga_inst/h_count_reg[6]/C
                         clock pessimism              0.576     5.885    
                         clock uncertainty           -0.114     5.771    
    SLICE_X87Y144        FDRE (Setup_fdre_C_R)       -0.429     5.342    vga_inst/h_count_reg[6]
  -------------------------------------------------------------------
                         required time                          5.342    
                         arrival time                          -2.005    
  -------------------------------------------------------------------
                         slack                                  3.337    

Slack (MET) :             3.337ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/h_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.829ns  (logic 0.704ns (24.884%)  route 2.125ns (75.116%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 5.309 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          1.716    -0.824    vga_inst/clk_out1
    SLICE_X87Y145        FDRE                                         r  vga_inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y145        FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  vga_inst/h_count_reg[9]/Q
                         net (fo=5, routed)           0.706     0.338    vga_inst/h_count[9]
    SLICE_X86Y145        LUT4 (Prop_lut4_I3_O)        0.124     0.462 r  vga_inst/h_count[11]_i_3/O
                         net (fo=2, routed)           0.728     1.190    vga_inst/h_count[11]_i_3_n_0
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.124     1.314 r  vga_inst/h_count[11]_i_1/O
                         net (fo=23, routed)          0.691     2.005    vga_inst/v_count_0
    SLICE_X87Y144        FDRE                                         r  vga_inst/h_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.983 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.622    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          1.596     5.309    vga_inst/clk_out1
    SLICE_X87Y144        FDRE                                         r  vga_inst/h_count_reg[7]/C
                         clock pessimism              0.576     5.885    
                         clock uncertainty           -0.114     5.771    
    SLICE_X87Y144        FDRE (Setup_fdre_C_R)       -0.429     5.342    vga_inst/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                          5.342    
                         arrival time                          -2.005    
  -------------------------------------------------------------------
                         slack                                  3.337    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          0.600    -0.564    vga_inst/clk_out1
    SLICE_X89Y142        FDRE                                         r  vga_inst/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  vga_inst/v_count_reg[7]/Q
                         net (fo=6, routed)           0.136    -0.288    vga_inst/v_count[7]
    SLICE_X88Y142        LUT6 (Prop_lut6_I4_O)        0.045    -0.243 r  vga_inst/v_count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.243    vga_inst/v_count[10]_i_2_n_0
    SLICE_X88Y142        FDRE                                         r  vga_inst/v_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          0.871    -0.801    vga_inst/clk_out1
    SLICE_X88Y142        FDRE                                         r  vga_inst/v_count_reg[10]/C
                         clock pessimism              0.250    -0.551    
    SLICE_X88Y142        FDRE (Hold_fdre_C_D)         0.121    -0.430    vga_inst/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.209ns (70.981%)  route 0.085ns (29.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          0.600    -0.564    vga_inst/clk_out1
    SLICE_X88Y140        FDRE                                         r  vga_inst/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y140        FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  vga_inst/v_count_reg[1]/Q
                         net (fo=8, routed)           0.085    -0.315    vga_inst/v_count[1]
    SLICE_X89Y140        LUT6 (Prop_lut6_I2_O)        0.045    -0.270 r  vga_inst/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    vga_inst/v_count[5]_i_1_n_0
    SLICE_X89Y140        FDRE                                         r  vga_inst/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          0.871    -0.801    vga_inst/clk_out1
    SLICE_X89Y140        FDRE                                         r  vga_inst/v_count_reg[5]/C
                         clock pessimism              0.250    -0.551    
    SLICE_X89Y140        FDRE (Hold_fdre_C_D)         0.091    -0.460    vga_inst/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.209ns (68.178%)  route 0.098ns (31.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          0.600    -0.564    vga_inst/clk_out1
    SLICE_X88Y140        FDRE                                         r  vga_inst/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y140        FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  vga_inst/v_count_reg[0]/Q
                         net (fo=9, routed)           0.098    -0.303    vga_inst/v_count[0]
    SLICE_X89Y140        LUT3 (Prop_lut3_I1_O)        0.045    -0.258 r  vga_inst/v_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    vga_inst/v_count[2]_i_1_n_0
    SLICE_X89Y140        FDRE                                         r  vga_inst/v_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          0.871    -0.801    vga_inst/clk_out1
    SLICE_X89Y140        FDRE                                         r  vga_inst/v_count_reg[2]/C
                         clock pessimism              0.250    -0.551    
    SLICE_X89Y140        FDRE (Hold_fdre_C_D)         0.092    -0.459    vga_inst/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 vga_inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/h_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.249ns (65.279%)  route 0.132ns (34.721%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          0.601    -0.563    vga_inst/clk_out1
    SLICE_X87Y144        FDRE                                         r  vga_inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  vga_inst/h_count_reg[8]/Q
                         net (fo=5, routed)           0.132    -0.290    vga_inst/h_count[8]
    SLICE_X87Y144        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.182 r  vga_inst/h_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.182    vga_inst/data0[8]
    SLICE_X87Y144        FDRE                                         r  vga_inst/h_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          0.872    -0.800    vga_inst/clk_out1
    SLICE_X87Y144        FDRE                                         r  vga_inst/h_count_reg[8]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X87Y144        FDRE (Hold_fdre_C_D)         0.105    -0.458    vga_inst/h_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 vga_inst/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/h_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.268%)  route 0.133ns (34.732%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          0.601    -0.563    vga_inst/clk_out1
    SLICE_X87Y143        FDRE                                         r  vga_inst/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  vga_inst/h_count_reg[4]/Q
                         net (fo=5, routed)           0.133    -0.290    vga_inst/h_count[4]
    SLICE_X87Y143        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.182 r  vga_inst/h_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.182    vga_inst/data0[4]
    SLICE_X87Y143        FDRE                                         r  vga_inst/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          0.872    -0.800    vga_inst/clk_out1
    SLICE_X87Y143        FDRE                                         r  vga_inst/h_count_reg[4]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X87Y143        FDRE (Hold_fdre_C_D)         0.105    -0.458    vga_inst/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 vga_inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/h_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.256ns (66.985%)  route 0.126ns (33.015%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          0.601    -0.563    vga_inst/clk_out1
    SLICE_X87Y144        FDRE                                         r  vga_inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  vga_inst/h_count_reg[5]/Q
                         net (fo=4, routed)           0.126    -0.296    vga_inst/h_count[5]
    SLICE_X87Y144        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.181 r  vga_inst/h_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.181    vga_inst/data0[5]
    SLICE_X87Y144        FDRE                                         r  vga_inst/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          0.872    -0.800    vga_inst/clk_out1
    SLICE_X87Y144        FDRE                                         r  vga_inst/h_count_reg[5]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X87Y144        FDRE (Hold_fdre_C_D)         0.105    -0.458    vga_inst/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 vga_inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/h_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          0.601    -0.563    vga_inst/clk_out1
    SLICE_X86Y143        FDRE                                         r  vga_inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.422 f  vga_inst/h_count_reg[0]/Q
                         net (fo=3, routed)           0.185    -0.237    vga_inst/h_count[0]
    SLICE_X86Y143        LUT1 (Prop_lut1_I0_O)        0.045    -0.192 r  vga_inst/h_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    vga_inst/h_count_1[0]
    SLICE_X86Y143        FDRE                                         r  vga_inst/h_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          0.872    -0.800    vga_inst/clk_out1
    SLICE_X86Y143        FDRE                                         r  vga_inst/h_count_reg[0]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X86Y143        FDRE (Hold_fdre_C_D)         0.091    -0.472    vga_inst/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 vga_inst/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/h_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.334%)  route 0.134ns (34.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          0.601    -0.563    vga_inst/clk_out1
    SLICE_X87Y143        FDRE                                         r  vga_inst/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  vga_inst/h_count_reg[3]/Q
                         net (fo=4, routed)           0.134    -0.288    vga_inst/h_count[3]
    SLICE_X87Y143        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.177 r  vga_inst/h_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.177    vga_inst/data0[3]
    SLICE_X87Y143        FDRE                                         r  vga_inst/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          0.872    -0.800    vga_inst/clk_out1
    SLICE_X87Y143        FDRE                                         r  vga_inst/h_count_reg[3]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X87Y143        FDRE (Hold_fdre_C_D)         0.105    -0.458    vga_inst/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.303%)  route 0.207ns (52.697%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          0.600    -0.564    vga_inst/clk_out1
    SLICE_X89Y140        FDRE                                         r  vga_inst/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  vga_inst/v_count_reg[5]/Q
                         net (fo=8, routed)           0.207    -0.216    vga_inst/v_count[5]
    SLICE_X89Y142        LUT6 (Prop_lut6_I1_O)        0.045    -0.171 r  vga_inst/v_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    vga_inst/v_count[7]_i_1_n_0
    SLICE_X89Y142        FDRE                                         r  vga_inst/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          0.871    -0.801    vga_inst/clk_out1
    SLICE_X89Y142        FDRE                                         r  vga_inst/v_count_reg[7]/C
                         clock pessimism              0.253    -0.548    
    SLICE_X89Y142        FDRE (Hold_fdre_C_D)         0.091    -0.457    vga_inst/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.227ns (56.977%)  route 0.171ns (43.023%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          0.600    -0.564    vga_inst/clk_out1
    SLICE_X89Y140        FDRE                                         r  vga_inst/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y140        FDRE (Prop_fdre_C_Q)         0.128    -0.436 r  vga_inst/v_count_reg[6]/Q
                         net (fo=9, routed)           0.171    -0.265    vga_inst/v_count[6]
    SLICE_X89Y142        LUT4 (Prop_lut4_I1_O)        0.099    -0.166 r  vga_inst/v_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    vga_inst/v_count[8]_i_1_n_0
    SLICE_X89Y142        FDRE                                         r  vga_inst/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          0.871    -0.801    vga_inst/clk_out1
    SLICE_X89Y142        FDRE                                         r  vga_inst/v_count_reg[8]/C
                         clock pessimism              0.253    -0.548    
    SLICE_X89Y142        FDRE (Hold_fdre_C_D)         0.092    -0.456    vga_inst/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y16   clk_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y2  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X88Y143    vga_inst/VGA_G_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X88Y146    vga_inst/VGA_G_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X88Y143    vga_inst/VGA_G_reg[0]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X88Y145    vga_inst/VGA_G_reg[0]_lopt_replica_3/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X82Y144    vga_inst/VGA_HS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X82Y142    vga_inst/VGA_VS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X86Y143    vga_inst/h_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X87Y145    vga_inst/h_count_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y2  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X88Y143    vga_inst/VGA_G_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X88Y146    vga_inst/VGA_G_reg[0]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X88Y143    vga_inst/VGA_G_reg[0]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X88Y145    vga_inst/VGA_G_reg[0]_lopt_replica_3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X82Y142    vga_inst/VGA_VS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X86Y143    vga_inst/h_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X87Y145    vga_inst/h_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X87Y145    vga_inst/h_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X87Y143    vga_inst/h_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X87Y143    vga_inst/h_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X88Y143    vga_inst/VGA_G_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X88Y146    vga_inst/VGA_G_reg[0]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X88Y143    vga_inst/VGA_G_reg[0]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X88Y145    vga_inst/VGA_G_reg[0]_lopt_replica_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X82Y142    vga_inst/VGA_VS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X86Y143    vga_inst/h_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X87Y145    vga_inst/h_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X87Y145    vga_inst/h_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X87Y143    vga_inst/h_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X87Y143    vga_inst/h_count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_inst/inst/mmcm_adv_inst/CLKFBOUT



