{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 22 18:41:44 2017 " "Info: Processing started: Mon May 22 18:41:44 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off vga_rom -c vga_rom --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off vga_rom -c vga_rom --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "top:u5\|Keyboard:u0\|scancode\[6\] " "Warning: Node \"top:u5\|Keyboard:u0\|scancode\[6\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/Keyboard.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "top:u5\|Keyboard:u0\|scancode\[7\] " "Warning: Node \"top:u5\|Keyboard:u0\|scancode\[7\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/Keyboard.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "top:u5\|Keyboard:u0\|scancode\[0\] " "Warning: Node \"top:u5\|Keyboard:u0\|scancode\[0\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/Keyboard.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "top:u5\|Keyboard:u0\|scancode\[5\] " "Warning: Node \"top:u5\|Keyboard:u0\|scancode\[5\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/Keyboard.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "top:u5\|Keyboard:u0\|scancode\[3\] " "Warning: Node \"top:u5\|Keyboard:u0\|scancode\[3\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/Keyboard.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "top:u5\|Keyboard:u0\|scancode\[1\] " "Warning: Node \"top:u5\|Keyboard:u0\|scancode\[1\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/Keyboard.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "top:u5\|Keyboard:u0\|scancode\[4\] " "Warning: Node \"top:u5\|Keyboard:u0\|scancode\[4\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/Keyboard.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "top:u5\|Keyboard:u0\|scancode\[2\] " "Warning: Node \"top:u5\|Keyboard:u0\|scancode\[2\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/Keyboard.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_0 " "Info: Assuming node \"clk_0\" is an undefined clock" {  } { { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/vga_rom.vhd" 6 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "top:u5\|Keyboard:u0\|fok " "Info: Detected ripple clock \"top:u5\|Keyboard:u0\|fok\" as buffer" {  } { { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/Keyboard.vhd" 36 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "top:u5\|Keyboard:u0\|fok" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vga640480:u1\|clk1 " "Info: Detected ripple clock \"vga640480:u1\|clk1\" as buffer" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/VGA_640480.vhd" 27 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga640480:u1\|clk1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vga640480:u1\|clk " "Info: Detected ripple clock \"vga640480:u1\|clk\" as buffer" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/VGA_640480.vhd" 42 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga640480:u1\|clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_0 register vga640480:u1\|starty\[0\] register vga640480:u1\|address\[0\] 130.55 MHz 7.66 ns Internal " "Info: Clock \"clk_0\" has Internal fmax of 130.55 MHz between source register \"vga640480:u1\|starty\[0\]\" and destination register \"vga640480:u1\|address\[0\]\" (period= 7.66 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.411 ns + Longest register register " "Info: + Longest register to register delay is 7.411 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga640480:u1\|starty\[0\] 1 REG LCFF_X75_Y29_N17 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X75_Y29_N17; Fanout = 6; REG Node = 'vga640480:u1\|starty\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga640480:u1|starty[0] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/VGA_640480.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.141 ns) + CELL(0.735 ns) 1.876 ns vga640480:u1\|Add6~1 2 COMB LCCOMB_X72_Y29_N14 2 " "Info: 2: + IC(1.141 ns) + CELL(0.735 ns) = 1.876 ns; Loc. = LCCOMB_X72_Y29_N14; Fanout = 2; COMB Node = 'vga640480:u1\|Add6~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { vga640480:u1|starty[0] vga640480:u1|Add6~1 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.962 ns vga640480:u1\|Add6~3 3 COMB LCCOMB_X72_Y29_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.962 ns; Loc. = LCCOMB_X72_Y29_N16; Fanout = 2; COMB Node = 'vga640480:u1\|Add6~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga640480:u1|Add6~1 vga640480:u1|Add6~3 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.048 ns vga640480:u1\|Add6~5 4 COMB LCCOMB_X72_Y29_N18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.048 ns; Loc. = LCCOMB_X72_Y29_N18; Fanout = 2; COMB Node = 'vga640480:u1\|Add6~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga640480:u1|Add6~3 vga640480:u1|Add6~5 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.134 ns vga640480:u1\|Add6~7 5 COMB LCCOMB_X72_Y29_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.134 ns; Loc. = LCCOMB_X72_Y29_N20; Fanout = 2; COMB Node = 'vga640480:u1\|Add6~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga640480:u1|Add6~5 vga640480:u1|Add6~7 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.220 ns vga640480:u1\|Add6~9 6 COMB LCCOMB_X72_Y29_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.220 ns; Loc. = LCCOMB_X72_Y29_N22; Fanout = 2; COMB Node = 'vga640480:u1\|Add6~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga640480:u1|Add6~7 vga640480:u1|Add6~9 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.306 ns vga640480:u1\|Add6~11 7 COMB LCCOMB_X72_Y29_N24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.306 ns; Loc. = LCCOMB_X72_Y29_N24; Fanout = 2; COMB Node = 'vga640480:u1\|Add6~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga640480:u1|Add6~9 vga640480:u1|Add6~11 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.392 ns vga640480:u1\|Add6~13 8 COMB LCCOMB_X72_Y29_N26 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.392 ns; Loc. = LCCOMB_X72_Y29_N26; Fanout = 2; COMB Node = 'vga640480:u1\|Add6~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga640480:u1|Add6~11 vga640480:u1|Add6~13 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.478 ns vga640480:u1\|Add6~15 9 COMB LCCOMB_X72_Y29_N28 1 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.478 ns; Loc. = LCCOMB_X72_Y29_N28; Fanout = 1; COMB Node = 'vga640480:u1\|Add6~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga640480:u1|Add6~13 vga640480:u1|Add6~15 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.984 ns vga640480:u1\|Add6~16 10 COMB LCCOMB_X72_Y29_N30 2 " "Info: 10: + IC(0.000 ns) + CELL(0.506 ns) = 2.984 ns; Loc. = LCCOMB_X72_Y29_N30; Fanout = 2; COMB Node = 'vga640480:u1\|Add6~16'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga640480:u1|Add6~15 vga640480:u1|Add6~16 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.055 ns) + CELL(0.202 ns) 4.241 ns vga640480:u1\|address\[14\]~16 11 COMB LCCOMB_X69_Y29_N28 1 " "Info: 11: + IC(1.055 ns) + CELL(0.202 ns) = 4.241 ns; Loc. = LCCOMB_X69_Y29_N28; Fanout = 1; COMB Node = 'vga640480:u1\|address\[14\]~16'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.257 ns" { vga640480:u1|Add6~16 vga640480:u1|address[14]~16 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/VGA_640480.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.580 ns) 5.192 ns vga640480:u1\|address\[14\]~17 12 COMB LCCOMB_X69_Y29_N22 32 " "Info: 12: + IC(0.371 ns) + CELL(0.580 ns) = 5.192 ns; Loc. = LCCOMB_X69_Y29_N22; Fanout = 32; COMB Node = 'vga640480:u1\|address\[14\]~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.951 ns" { vga640480:u1|address[14]~16 vga640480:u1|address[14]~17 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/VGA_640480.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.855 ns) 7.411 ns vga640480:u1\|address\[0\] 13 REG LCFF_X63_Y29_N25 48 " "Info: 13: + IC(1.364 ns) + CELL(0.855 ns) = 7.411 ns; Loc. = LCFF_X63_Y29_N25; Fanout = 48; REG Node = 'vga640480:u1\|address\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.219 ns" { vga640480:u1|address[14]~17 vga640480:u1|address[0] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/VGA_640480.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.480 ns ( 46.96 % ) " "Info: Total cell delay = 3.480 ns ( 46.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.931 ns ( 53.04 % ) " "Info: Total interconnect delay = 3.931 ns ( 53.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.411 ns" { vga640480:u1|starty[0] vga640480:u1|Add6~1 vga640480:u1|Add6~3 vga640480:u1|Add6~5 vga640480:u1|Add6~7 vga640480:u1|Add6~9 vga640480:u1|Add6~11 vga640480:u1|Add6~13 vga640480:u1|Add6~15 vga640480:u1|Add6~16 vga640480:u1|address[14]~16 vga640480:u1|address[14]~17 vga640480:u1|address[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.411 ns" { vga640480:u1|starty[0] {} vga640480:u1|Add6~1 {} vga640480:u1|Add6~3 {} vga640480:u1|Add6~5 {} vga640480:u1|Add6~7 {} vga640480:u1|Add6~9 {} vga640480:u1|Add6~11 {} vga640480:u1|Add6~13 {} vga640480:u1|Add6~15 {} vga640480:u1|Add6~16 {} vga640480:u1|address[14]~16 {} vga640480:u1|address[14]~17 {} vga640480:u1|address[0] {} } { 0.000ns 1.141ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.055ns 0.371ns 1.364ns } { 0.000ns 0.735ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.202ns 0.580ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.015 ns - Smallest " "Info: - Smallest clock skew is 0.015 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 destination 10.634 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_0\" to destination register is 10.634 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_0 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk_0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/vga_rom.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.548 ns) + CELL(0.970 ns) 4.618 ns vga640480:u1\|clk1 2 REG LCFF_X47_Y29_N5 2 " "Info: 2: + IC(2.548 ns) + CELL(0.970 ns) = 4.618 ns; Loc. = LCFF_X47_Y29_N5; Fanout = 2; REG Node = 'vga640480:u1\|clk1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.518 ns" { clk_0 vga640480:u1|clk1 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/VGA_640480.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.970 ns) 5.975 ns vga640480:u1\|clk 3 REG LCFF_X47_Y29_N9 2 " "Info: 3: + IC(0.387 ns) + CELL(0.970 ns) = 5.975 ns; Loc. = LCFF_X47_Y29_N9; Fanout = 2; REG Node = 'vga640480:u1\|clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { vga640480:u1|clk1 vga640480:u1|clk } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/VGA_640480.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.554 ns) + CELL(0.000 ns) 8.529 ns vga640480:u1\|clk~clkctrl 4 COMB CLKCTRL_G8 716 " "Info: 4: + IC(2.554 ns) + CELL(0.000 ns) = 8.529 ns; Loc. = CLKCTRL_G8; Fanout = 716; COMB Node = 'vga640480:u1\|clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.554 ns" { vga640480:u1|clk vga640480:u1|clk~clkctrl } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/VGA_640480.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.439 ns) + CELL(0.666 ns) 10.634 ns vga640480:u1\|address\[0\] 5 REG LCFF_X63_Y29_N25 48 " "Info: 5: + IC(1.439 ns) + CELL(0.666 ns) = 10.634 ns; Loc. = LCFF_X63_Y29_N25; Fanout = 48; REG Node = 'vga640480:u1\|address\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.105 ns" { vga640480:u1|clk~clkctrl vga640480:u1|address[0] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/VGA_640480.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.706 ns ( 34.85 % ) " "Info: Total cell delay = 3.706 ns ( 34.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.928 ns ( 65.15 % ) " "Info: Total interconnect delay = 6.928 ns ( 65.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.634 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|address[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.634 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|address[0] {} } { 0.000ns 0.000ns 2.548ns 0.387ns 2.554ns 1.439ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 source 10.619 ns - Longest register " "Info: - Longest clock path from clock \"clk_0\" to source register is 10.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_0 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk_0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/vga_rom.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.548 ns) + CELL(0.970 ns) 4.618 ns vga640480:u1\|clk1 2 REG LCFF_X47_Y29_N5 2 " "Info: 2: + IC(2.548 ns) + CELL(0.970 ns) = 4.618 ns; Loc. = LCFF_X47_Y29_N5; Fanout = 2; REG Node = 'vga640480:u1\|clk1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.518 ns" { clk_0 vga640480:u1|clk1 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/VGA_640480.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.970 ns) 5.975 ns vga640480:u1\|clk 3 REG LCFF_X47_Y29_N9 2 " "Info: 3: + IC(0.387 ns) + CELL(0.970 ns) = 5.975 ns; Loc. = LCFF_X47_Y29_N9; Fanout = 2; REG Node = 'vga640480:u1\|clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { vga640480:u1|clk1 vga640480:u1|clk } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/VGA_640480.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.554 ns) + CELL(0.000 ns) 8.529 ns vga640480:u1\|clk~clkctrl 4 COMB CLKCTRL_G8 716 " "Info: 4: + IC(2.554 ns) + CELL(0.000 ns) = 8.529 ns; Loc. = CLKCTRL_G8; Fanout = 716; COMB Node = 'vga640480:u1\|clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.554 ns" { vga640480:u1|clk vga640480:u1|clk~clkctrl } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/VGA_640480.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.424 ns) + CELL(0.666 ns) 10.619 ns vga640480:u1\|starty\[0\] 5 REG LCFF_X75_Y29_N17 6 " "Info: 5: + IC(1.424 ns) + CELL(0.666 ns) = 10.619 ns; Loc. = LCFF_X75_Y29_N17; Fanout = 6; REG Node = 'vga640480:u1\|starty\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.090 ns" { vga640480:u1|clk~clkctrl vga640480:u1|starty[0] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/VGA_640480.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.706 ns ( 34.90 % ) " "Info: Total cell delay = 3.706 ns ( 34.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.913 ns ( 65.10 % ) " "Info: Total interconnect delay = 6.913 ns ( 65.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.619 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|starty[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.619 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|starty[0] {} } { 0.000ns 0.000ns 2.548ns 0.387ns 2.554ns 1.424ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.634 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|address[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.634 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|address[0] {} } { 0.000ns 0.000ns 2.548ns 0.387ns 2.554ns 1.439ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.619 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|starty[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.619 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|starty[0] {} } { 0.000ns 0.000ns 2.548ns 0.387ns 2.554ns 1.424ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/VGA_640480.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/VGA_640480.vhd" 171 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.411 ns" { vga640480:u1|starty[0] vga640480:u1|Add6~1 vga640480:u1|Add6~3 vga640480:u1|Add6~5 vga640480:u1|Add6~7 vga640480:u1|Add6~9 vga640480:u1|Add6~11 vga640480:u1|Add6~13 vga640480:u1|Add6~15 vga640480:u1|Add6~16 vga640480:u1|address[14]~16 vga640480:u1|address[14]~17 vga640480:u1|address[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.411 ns" { vga640480:u1|starty[0] {} vga640480:u1|Add6~1 {} vga640480:u1|Add6~3 {} vga640480:u1|Add6~5 {} vga640480:u1|Add6~7 {} vga640480:u1|Add6~9 {} vga640480:u1|Add6~11 {} vga640480:u1|Add6~13 {} vga640480:u1|Add6~15 {} vga640480:u1|Add6~16 {} vga640480:u1|address[14]~16 {} vga640480:u1|address[14]~17 {} vga640480:u1|address[0] {} } { 0.000ns 1.141ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.055ns 0.371ns 1.364ns } { 0.000ns 0.735ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.202ns 0.580ns 0.855ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.634 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|address[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.634 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|address[0] {} } { 0.000ns 0.000ns 2.548ns 0.387ns 2.554ns 1.439ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.619 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|starty[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.619 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|starty[0] {} } { 0.000ns 0.000ns 2.548ns 0.387ns 2.554ns 1.424ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk_0 9 " "Warning: Circuit may not operate. Detected 9 non-operational path(s) clocked by clock \"clk_0\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "top:u5\|Keyboard:u0\|code\[2\] top:u5\|Keyboard:u0\|scancode\[2\] clk_0 5.599 ns " "Info: Found hold time violation between source  pin or register \"top:u5\|Keyboard:u0\|code\[2\]\" and destination pin or register \"top:u5\|Keyboard:u0\|scancode\[2\]\" for clock \"clk_0\" (Hold time is 5.599 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.237 ns + Largest " "Info: + Largest clock skew is 7.237 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 destination 10.600 ns + Longest register " "Info: + Longest clock path from clock \"clk_0\" to destination register is 10.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_0 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk_0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/vga_rom.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.849 ns) + CELL(0.970 ns) 4.919 ns top:u5\|Keyboard:u0\|fok 2 REG LCFF_X66_Y28_N31 1 " "Info: 2: + IC(2.849 ns) + CELL(0.970 ns) = 4.919 ns; Loc. = LCFF_X66_Y28_N31; Fanout = 1; REG Node = 'top:u5\|Keyboard:u0\|fok'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_0 top:u5|Keyboard:u0|fok } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/Keyboard.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.466 ns) + CELL(0.000 ns) 8.385 ns top:u5\|Keyboard:u0\|fok~clkctrl 3 COMB CLKCTRL_G5 10 " "Info: 3: + IC(3.466 ns) + CELL(0.000 ns) = 8.385 ns; Loc. = CLKCTRL_G5; Fanout = 10; COMB Node = 'top:u5\|Keyboard:u0\|fok~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.466 ns" { top:u5|Keyboard:u0|fok top:u5|Keyboard:u0|fok~clkctrl } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/Keyboard.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.009 ns) + CELL(0.206 ns) 10.600 ns top:u5\|Keyboard:u0\|scancode\[2\] 4 REG LCCOMB_X67_Y28_N26 2 " "Info: 4: + IC(2.009 ns) + CELL(0.206 ns) = 10.600 ns; Loc. = LCCOMB_X67_Y28_N26; Fanout = 2; REG Node = 'top:u5\|Keyboard:u0\|scancode\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.215 ns" { top:u5|Keyboard:u0|fok~clkctrl top:u5|Keyboard:u0|scancode[2] } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/Keyboard.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.276 ns ( 21.47 % ) " "Info: Total cell delay = 2.276 ns ( 21.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.324 ns ( 78.53 % ) " "Info: Total interconnect delay = 8.324 ns ( 78.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.600 ns" { clk_0 top:u5|Keyboard:u0|fok top:u5|Keyboard:u0|fok~clkctrl top:u5|Keyboard:u0|scancode[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.600 ns" { clk_0 {} clk_0~combout {} top:u5|Keyboard:u0|fok {} top:u5|Keyboard:u0|fok~clkctrl {} top:u5|Keyboard:u0|scancode[2] {} } { 0.000ns 0.000ns 2.849ns 3.466ns 2.009ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 source 3.363 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_0\" to source register is 3.363 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_0 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk_0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/vga_rom.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk_0~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'clk_0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk_0 clk_0~clkctrl } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/vga_rom.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.462 ns) + CELL(0.666 ns) 3.363 ns top:u5\|Keyboard:u0\|code\[2\] 3 REG LCFF_X66_Y28_N15 3 " "Info: 3: + IC(1.462 ns) + CELL(0.666 ns) = 3.363 ns; Loc. = LCFF_X66_Y28_N15; Fanout = 3; REG Node = 'top:u5\|Keyboard:u0\|code\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.128 ns" { clk_0~clkctrl top:u5|Keyboard:u0|code[2] } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/Keyboard.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 52.51 % ) " "Info: Total cell delay = 1.766 ns ( 52.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.597 ns ( 47.49 % ) " "Info: Total interconnect delay = 1.597 ns ( 47.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.363 ns" { clk_0 clk_0~clkctrl top:u5|Keyboard:u0|code[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.363 ns" { clk_0 {} clk_0~combout {} clk_0~clkctrl {} top:u5|Keyboard:u0|code[2] {} } { 0.000ns 0.000ns 0.135ns 1.462ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.600 ns" { clk_0 top:u5|Keyboard:u0|fok top:u5|Keyboard:u0|fok~clkctrl top:u5|Keyboard:u0|scancode[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.600 ns" { clk_0 {} clk_0~combout {} top:u5|Keyboard:u0|fok {} top:u5|Keyboard:u0|fok~clkctrl {} top:u5|Keyboard:u0|scancode[2] {} } { 0.000ns 0.000ns 2.849ns 3.466ns 2.009ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.206ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.363 ns" { clk_0 clk_0~clkctrl top:u5|Keyboard:u0|code[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.363 ns" { clk_0 {} clk_0~combout {} clk_0~clkctrl {} top:u5|Keyboard:u0|code[2] {} } { 0.000ns 0.000ns 0.135ns 1.462ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/Keyboard.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.334 ns - Shortest register register " "Info: - Shortest register to register delay is 1.334 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns top:u5\|Keyboard:u0\|code\[2\] 1 REG LCFF_X66_Y28_N15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X66_Y28_N15; Fanout = 3; REG Node = 'top:u5\|Keyboard:u0\|code\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { top:u5|Keyboard:u0|code[2] } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/Keyboard.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.684 ns) + CELL(0.650 ns) 1.334 ns top:u5\|Keyboard:u0\|scancode\[2\] 2 REG LCCOMB_X67_Y28_N26 2 " "Info: 2: + IC(0.684 ns) + CELL(0.650 ns) = 1.334 ns; Loc. = LCCOMB_X67_Y28_N26; Fanout = 2; REG Node = 'top:u5\|Keyboard:u0\|scancode\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.334 ns" { top:u5|Keyboard:u0|code[2] top:u5|Keyboard:u0|scancode[2] } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/Keyboard.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.650 ns ( 48.73 % ) " "Info: Total cell delay = 0.650 ns ( 48.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.684 ns ( 51.27 % ) " "Info: Total interconnect delay = 0.684 ns ( 51.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.334 ns" { top:u5|Keyboard:u0|code[2] top:u5|Keyboard:u0|scancode[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.334 ns" { top:u5|Keyboard:u0|code[2] {} top:u5|Keyboard:u0|scancode[2] {} } { 0.000ns 0.684ns } { 0.000ns 0.650ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/Keyboard.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/Keyboard.vhd" 18 -1 0 } } { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/Keyboard.vhd" 30 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.600 ns" { clk_0 top:u5|Keyboard:u0|fok top:u5|Keyboard:u0|fok~clkctrl top:u5|Keyboard:u0|scancode[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.600 ns" { clk_0 {} clk_0~combout {} top:u5|Keyboard:u0|fok {} top:u5|Keyboard:u0|fok~clkctrl {} top:u5|Keyboard:u0|scancode[2] {} } { 0.000ns 0.000ns 2.849ns 3.466ns 2.009ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.206ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.363 ns" { clk_0 clk_0~clkctrl top:u5|Keyboard:u0|code[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.363 ns" { clk_0 {} clk_0~combout {} clk_0~clkctrl {} top:u5|Keyboard:u0|code[2] {} } { 0.000ns 0.000ns 0.135ns 1.462ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.334 ns" { top:u5|Keyboard:u0|code[2] top:u5|Keyboard:u0|scancode[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.334 ns" { top:u5|Keyboard:u0|code[2] {} top:u5|Keyboard:u0|scancode[2] {} } { 0.000ns 0.684ns } { 0.000ns 0.650ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "top:u5\|Keyboard:u0\|data datain clk_0 6.987 ns register " "Info: tsu for register \"top:u5\|Keyboard:u0\|data\" (data pin = \"datain\", clock pin = \"clk_0\") is 6.987 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.390 ns + Longest pin register " "Info: + Longest pin to register delay is 10.390 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns datain 1 PIN PIN_AD7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_AD7; Fanout = 1; PIN Node = 'datain'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/vga_rom.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.006 ns) + CELL(0.460 ns) 10.390 ns top:u5\|Keyboard:u0\|data 2 REG LCFF_X66_Y28_N5 13 " "Info: 2: + IC(9.006 ns) + CELL(0.460 ns) = 10.390 ns; Loc. = LCFF_X66_Y28_N5; Fanout = 13; REG Node = 'top:u5\|Keyboard:u0\|data'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.466 ns" { datain top:u5|Keyboard:u0|data } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/Keyboard.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.384 ns ( 13.32 % ) " "Info: Total cell delay = 1.384 ns ( 13.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.006 ns ( 86.68 % ) " "Info: Total interconnect delay = 9.006 ns ( 86.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.390 ns" { datain top:u5|Keyboard:u0|data } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.390 ns" { datain {} datain~combout {} top:u5|Keyboard:u0|data {} } { 0.000ns 0.000ns 9.006ns } { 0.000ns 0.924ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/Keyboard.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 destination 3.363 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_0\" to destination register is 3.363 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_0 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk_0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/vga_rom.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk_0~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'clk_0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk_0 clk_0~clkctrl } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/vga_rom.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.462 ns) + CELL(0.666 ns) 3.363 ns top:u5\|Keyboard:u0\|data 3 REG LCFF_X66_Y28_N5 13 " "Info: 3: + IC(1.462 ns) + CELL(0.666 ns) = 3.363 ns; Loc. = LCFF_X66_Y28_N5; Fanout = 13; REG Node = 'top:u5\|Keyboard:u0\|data'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.128 ns" { clk_0~clkctrl top:u5|Keyboard:u0|data } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/Keyboard.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 52.51 % ) " "Info: Total cell delay = 1.766 ns ( 52.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.597 ns ( 47.49 % ) " "Info: Total interconnect delay = 1.597 ns ( 47.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.363 ns" { clk_0 clk_0~clkctrl top:u5|Keyboard:u0|data } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.363 ns" { clk_0 {} clk_0~combout {} clk_0~clkctrl {} top:u5|Keyboard:u0|data {} } { 0.000ns 0.000ns 0.135ns 1.462ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.390 ns" { datain top:u5|Keyboard:u0|data } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.390 ns" { datain {} datain~combout {} top:u5|Keyboard:u0|data {} } { 0.000ns 0.000ns 9.006ns } { 0.000ns 0.924ns 0.460ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.363 ns" { clk_0 clk_0~clkctrl top:u5|Keyboard:u0|data } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.363 ns" { clk_0 {} clk_0~combout {} clk_0~clkctrl {} top:u5|Keyboard:u0|data {} } { 0.000ns 0.000ns 0.135ns 1.462ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_0 r\[0\] vga640480:u1\|vector_x\[3\] 28.909 ns register " "Info: tco from clock \"clk_0\" to destination pin \"r\[0\]\" through register \"vga640480:u1\|vector_x\[3\]\" is 28.909 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 source 10.604 ns + Longest register " "Info: + Longest clock path from clock \"clk_0\" to source register is 10.604 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_0 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk_0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/vga_rom.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.548 ns) + CELL(0.970 ns) 4.618 ns vga640480:u1\|clk1 2 REG LCFF_X47_Y29_N5 2 " "Info: 2: + IC(2.548 ns) + CELL(0.970 ns) = 4.618 ns; Loc. = LCFF_X47_Y29_N5; Fanout = 2; REG Node = 'vga640480:u1\|clk1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.518 ns" { clk_0 vga640480:u1|clk1 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/VGA_640480.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.970 ns) 5.975 ns vga640480:u1\|clk 3 REG LCFF_X47_Y29_N9 2 " "Info: 3: + IC(0.387 ns) + CELL(0.970 ns) = 5.975 ns; Loc. = LCFF_X47_Y29_N9; Fanout = 2; REG Node = 'vga640480:u1\|clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { vga640480:u1|clk1 vga640480:u1|clk } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/VGA_640480.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.554 ns) + CELL(0.000 ns) 8.529 ns vga640480:u1\|clk~clkctrl 4 COMB CLKCTRL_G8 716 " "Info: 4: + IC(2.554 ns) + CELL(0.000 ns) = 8.529 ns; Loc. = CLKCTRL_G8; Fanout = 716; COMB Node = 'vga640480:u1\|clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.554 ns" { vga640480:u1|clk vga640480:u1|clk~clkctrl } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/VGA_640480.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.666 ns) 10.604 ns vga640480:u1\|vector_x\[3\] 5 REG LCFF_X71_Y29_N11 7 " "Info: 5: + IC(1.409 ns) + CELL(0.666 ns) = 10.604 ns; Loc. = LCFF_X71_Y29_N11; Fanout = 7; REG Node = 'vga640480:u1\|vector_x\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.075 ns" { vga640480:u1|clk~clkctrl vga640480:u1|vector_x[3] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/VGA_640480.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.706 ns ( 34.95 % ) " "Info: Total cell delay = 3.706 ns ( 34.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.898 ns ( 65.05 % ) " "Info: Total interconnect delay = 6.898 ns ( 65.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.604 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|vector_x[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.604 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|vector_x[3] {} } { 0.000ns 0.000ns 2.548ns 0.387ns 2.554ns 1.409ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/VGA_640480.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.001 ns + Longest register pin " "Info: + Longest register to pin delay is 18.001 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga640480:u1\|vector_x\[3\] 1 REG LCFF_X71_Y29_N11 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X71_Y29_N11; Fanout = 7; REG Node = 'vga640480:u1\|vector_x\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga640480:u1|vector_x[3] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/VGA_640480.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.529 ns) 1.295 ns vga640480:u1\|process_12~2 2 COMB LCCOMB_X71_Y29_N2 1 " "Info: 2: + IC(0.766 ns) + CELL(0.529 ns) = 1.295 ns; Loc. = LCCOMB_X71_Y29_N2; Fanout = 1; COMB Node = 'vga640480:u1\|process_12~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { vga640480:u1|vector_x[3] vga640480:u1|process_12~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.206 ns) 2.182 ns vga640480:u1\|process_12~3 3 COMB LCCOMB_X72_Y29_N4 3 " "Info: 3: + IC(0.681 ns) + CELL(0.206 ns) = 2.182 ns; Loc. = LCCOMB_X72_Y29_N4; Fanout = 3; COMB Node = 'vga640480:u1\|process_12~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.887 ns" { vga640480:u1|process_12~2 vga640480:u1|process_12~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(0.370 ns) 3.608 ns vga640480:u1\|process_12~4 4 COMB LCCOMB_X74_Y29_N28 5 " "Info: 4: + IC(1.056 ns) + CELL(0.370 ns) = 3.608 ns; Loc. = LCCOMB_X74_Y29_N28; Fanout = 5; COMB Node = 'vga640480:u1\|process_12~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.426 ns" { vga640480:u1|process_12~3 vga640480:u1|process_12~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.523 ns) + CELL(0.202 ns) 6.333 ns vga640480:u1\|r\[0\]~3 5 COMB LCCOMB_X58_Y29_N16 3 " "Info: 5: + IC(2.523 ns) + CELL(0.202 ns) = 6.333 ns; Loc. = LCCOMB_X58_Y29_N16; Fanout = 3; COMB Node = 'vga640480:u1\|r\[0\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.725 ns" { vga640480:u1|process_12~4 vga640480:u1|r[0]~3 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/VGA_640480.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.622 ns) + CELL(3.046 ns) 18.001 ns r\[0\] 6 PIN PIN_R2 0 " "Info: 6: + IC(8.622 ns) + CELL(3.046 ns) = 18.001 ns; Loc. = PIN_R2; Fanout = 0; PIN Node = 'r\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.668 ns" { vga640480:u1|r[0]~3 r[0] } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/vga_rom.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.353 ns ( 24.18 % ) " "Info: Total cell delay = 4.353 ns ( 24.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.648 ns ( 75.82 % ) " "Info: Total interconnect delay = 13.648 ns ( 75.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "18.001 ns" { vga640480:u1|vector_x[3] vga640480:u1|process_12~2 vga640480:u1|process_12~3 vga640480:u1|process_12~4 vga640480:u1|r[0]~3 r[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "18.001 ns" { vga640480:u1|vector_x[3] {} vga640480:u1|process_12~2 {} vga640480:u1|process_12~3 {} vga640480:u1|process_12~4 {} vga640480:u1|r[0]~3 {} r[0] {} } { 0.000ns 0.766ns 0.681ns 1.056ns 2.523ns 8.622ns } { 0.000ns 0.529ns 0.206ns 0.370ns 0.202ns 3.046ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.604 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|vector_x[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.604 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|vector_x[3] {} } { 0.000ns 0.000ns 2.548ns 0.387ns 2.554ns 1.409ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "18.001 ns" { vga640480:u1|vector_x[3] vga640480:u1|process_12~2 vga640480:u1|process_12~3 vga640480:u1|process_12~4 vga640480:u1|r[0]~3 r[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "18.001 ns" { vga640480:u1|vector_x[3] {} vga640480:u1|process_12~2 {} vga640480:u1|process_12~3 {} vga640480:u1|process_12~4 {} vga640480:u1|r[0]~3 {} r[0] {} } { 0.000ns 0.766ns 0.681ns 1.056ns 2.523ns 8.622ns } { 0.000ns 0.529ns 0.206ns 0.370ns 0.202ns 3.046ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "vga640480:u1\|posx\[2\] reset clk_0 -2.183 ns register " "Info: th for register \"vga640480:u1\|posx\[2\]\" (data pin = \"reset\", clock pin = \"clk_0\") is -2.183 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 destination 10.640 ns + Longest register " "Info: + Longest clock path from clock \"clk_0\" to destination register is 10.640 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_0 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk_0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/vga_rom.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.548 ns) + CELL(0.970 ns) 4.618 ns vga640480:u1\|clk1 2 REG LCFF_X47_Y29_N5 2 " "Info: 2: + IC(2.548 ns) + CELL(0.970 ns) = 4.618 ns; Loc. = LCFF_X47_Y29_N5; Fanout = 2; REG Node = 'vga640480:u1\|clk1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.518 ns" { clk_0 vga640480:u1|clk1 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/VGA_640480.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.970 ns) 5.975 ns vga640480:u1\|clk 3 REG LCFF_X47_Y29_N9 2 " "Info: 3: + IC(0.387 ns) + CELL(0.970 ns) = 5.975 ns; Loc. = LCFF_X47_Y29_N9; Fanout = 2; REG Node = 'vga640480:u1\|clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { vga640480:u1|clk1 vga640480:u1|clk } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/VGA_640480.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.554 ns) + CELL(0.000 ns) 8.529 ns vga640480:u1\|clk~clkctrl 4 COMB CLKCTRL_G8 716 " "Info: 4: + IC(2.554 ns) + CELL(0.000 ns) = 8.529 ns; Loc. = CLKCTRL_G8; Fanout = 716; COMB Node = 'vga640480:u1\|clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.554 ns" { vga640480:u1|clk vga640480:u1|clk~clkctrl } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/VGA_640480.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.445 ns) + CELL(0.666 ns) 10.640 ns vga640480:u1\|posx\[2\] 5 REG LCFF_X69_Y29_N7 1 " "Info: 5: + IC(1.445 ns) + CELL(0.666 ns) = 10.640 ns; Loc. = LCFF_X69_Y29_N7; Fanout = 1; REG Node = 'vga640480:u1\|posx\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.111 ns" { vga640480:u1|clk~clkctrl vga640480:u1|posx[2] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/VGA_640480.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.706 ns ( 34.83 % ) " "Info: Total cell delay = 3.706 ns ( 34.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.934 ns ( 65.17 % ) " "Info: Total interconnect delay = 6.934 ns ( 65.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.640 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|posx[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.640 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|posx[2] {} } { 0.000ns 0.000ns 2.548ns 0.387ns 2.554ns 1.445ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/VGA_640480.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.129 ns - Shortest pin register " "Info: - Shortest pin to register delay is 13.129 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns reset 1 PIN PIN_AF4 77 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_AF4; Fanout = 77; PIN Node = 'reset'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/vga_rom.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.389 ns) + CELL(0.651 ns) 10.984 ns vga640480:u1\|address\[14\]~16 2 COMB LCCOMB_X69_Y29_N28 1 " "Info: 2: + IC(9.389 ns) + CELL(0.651 ns) = 10.984 ns; Loc. = LCCOMB_X69_Y29_N28; Fanout = 1; COMB Node = 'vga640480:u1\|address\[14\]~16'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.040 ns" { reset vga640480:u1|address[14]~16 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/VGA_640480.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.580 ns) 11.935 ns vga640480:u1\|address\[14\]~17 3 COMB LCCOMB_X69_Y29_N22 32 " "Info: 3: + IC(0.371 ns) + CELL(0.580 ns) = 11.935 ns; Loc. = LCCOMB_X69_Y29_N22; Fanout = 32; COMB Node = 'vga640480:u1\|address\[14\]~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.951 ns" { vga640480:u1|address[14]~16 vga640480:u1|address[14]~17 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/VGA_640480.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.855 ns) 13.129 ns vga640480:u1\|posx\[2\] 4 REG LCFF_X69_Y29_N7 1 " "Info: 4: + IC(0.339 ns) + CELL(0.855 ns) = 13.129 ns; Loc. = LCFF_X69_Y29_N7; Fanout = 1; REG Node = 'vga640480:u1\|posx\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.194 ns" { vga640480:u1|address[14]~17 vga640480:u1|posx[2] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/VGA_rom-1/VGA_640480.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.030 ns ( 23.08 % ) " "Info: Total cell delay = 3.030 ns ( 23.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.099 ns ( 76.92 % ) " "Info: Total interconnect delay = 10.099 ns ( 76.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.129 ns" { reset vga640480:u1|address[14]~16 vga640480:u1|address[14]~17 vga640480:u1|posx[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.129 ns" { reset {} reset~combout {} vga640480:u1|address[14]~16 {} vga640480:u1|address[14]~17 {} vga640480:u1|posx[2] {} } { 0.000ns 0.000ns 9.389ns 0.371ns 0.339ns } { 0.000ns 0.944ns 0.651ns 0.580ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.640 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|posx[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.640 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|posx[2] {} } { 0.000ns 0.000ns 2.548ns 0.387ns 2.554ns 1.445ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.129 ns" { reset vga640480:u1|address[14]~16 vga640480:u1|address[14]~17 vga640480:u1|posx[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.129 ns" { reset {} reset~combout {} vga640480:u1|address[14]~16 {} vga640480:u1|address[14]~17 {} vga640480:u1|posx[2] {} } { 0.000ns 0.000ns 9.389ns 0.371ns 0.339ns } { 0.000ns 0.944ns 0.651ns 0.580ns 0.855ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 22 18:41:45 2017 " "Info: Processing ended: Mon May 22 18:41:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
