                 -1   $modde2
0000              1   ;  MODDDE2: Register definition for DE2-8052 softcore
0000              2   ;
0000              3   ;   Copyright (C) 2011  Jesus Calvino-Fraga, jesusc at ece.ubc.ca
0000              4   ;
0000              5   ;   This library is free software; you can redistribute it and/or
0000              6   ;   modify it under the terms of the GNU Lesser General Public
0000              7   ;   License as published by the Free Software Foundation; either
0000              8   ;   version 2.1 of the License, or (at your option) any later version.
0000              9   ;
0000             10   ;   This library is distributed in the hope that it will be useful,
0000             11   ;   but WITHOUT ANY WARRANTY; without even the implied warranty of
0000             12   ;   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
0000             13   ;   Lesser General Public License for more details.
0000             14   ;
0000             15   ;   You should have received a copy of the GNU Lesser General Public
0000             16   ;   License along with this library; if not, write to the Free Software
0000             17   ;   Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307 USA
0000             18   ;
0000             19       
0000             20   P0     DATA  080H  ;PORT 0
0000             21   SP     DATA  081H  ;STACK POINTER
0000             22   DPL    DATA  082H  ;DATA POINTER - LOW BYTE
0000             23   DPH    DATA  083H  ;DATA POINTER - HIGH BYTE
0000             24   PCON   DATA  087H  ;POWER CONTROL
0000             25   TCON   DATA  088H  ;TIMER CONTROL
0000             26   TMOD   DATA  089H  ;TIMER MODE
0000             27   TL0    DATA  08AH  ;TIMER 0 - LOW BYTE
0000             28   TL1    DATA  08BH  ;TIMER 1 - LOW BYTE
0000             29   TH0    DATA  08CH  ;TIMER 0 - HIGH BYTE
0000             30   TH1    DATA  08DH  ;TIMER 1 - HIGH BYTE
0000             31   P1     DATA  090H  ;PORT 1
0000             32   SCON   DATA  098H  ;SERIAL PORT CONTROL
0000             33   SBUF   DATA  099H  ;SERIAL PORT BUFFER
0000             34   P2     DATA  0A0H  ;PORT 2
0000             35   IE     DATA  0A8H  ;INTERRUPT ENABLE
0000             36   P3     DATA  0B0H  ;PORT 3
0000             37   IP     DATA  0B8H  ;INTERRUPT PRIORITY
0000             38   T2CON  DATA  0C8H  ;TIMER 2 CONTROL
0000             39   T2MOD  DATA  0C9H  ;TIMER 2 MODE
0000             40   RCAP2L DATA  0CAH  ;TIMER 2 CAPTURE REGISTER - LOW BYTE
0000             41   RCAP2H DATA  0CBH  ;TIMER 2 CAPTURE REGISTER - HIGH BYTE
0000             42   TL2    DATA  0CCH  ;TIMER 2 - LOW BYTE
0000             43   TH2    DATA  0CDH  ;TIMER 2 - HIGH BYTE
0000             44   PSW    DATA  0D0H  ;PROGRAM STATUS WORD
0000             45   ACC    DATA  0E0H  ;ACCUMULATOR
0000             46   B      DATA  0F0H  ;MULTIPLICATION REGISTER
0000             47   IT0    BIT   088H  ;TCON.0 - EXT. INTERRUPT 0 TYPE
0000             48   IE0    BIT   089H  ;TCON.1 - EXT. INTERRUPT 0 EDGE FLAG
0000             49   IT1    BIT   08AH  ;TCON.2 - EXT. INTERRUPT 1 TYPE
0000             50   IE1    BIT   08BH  ;TCON.3 - EXT. INTERRUPT 1 EDGE FLAG
0000             51   TR0    BIT   08CH  ;TCON.4 - TIMER 0 ON/OFF CONTROL
0000             52   TF0    BIT   08DH  ;TCON.5 - TIMER 0 OVERFLOW FLAG
0000             53   TR1    BIT   08EH  ;TCON.6 - TIMER 1 ON/OFF CONTROL
0000             54   TF1    BIT   08FH  ;TCON.7 - TIMER 1 OVERFLOW FLAG
0000             55   RI     BIT   098H  ;SCON.0 - RECEIVE INTERRUPT FLAG
0000             56   TI     BIT   099H  ;SCON.1 - TRANSMIT INTERRUPT FLAG
0000             57   RB8    BIT   09AH  ;SCON.2 - RECEIVE BIT 8
0000             58   TB8    BIT   09BH  ;SCON.3 - TRANSMIT BIT 8
0000             59   REN    BIT   09CH  ;SCON.4 - RECEIVE ENABLE
0000             60   SM2    BIT   09DH  ;SCON.5 - SERIAL MODE CONTROL BIT 2
0000             61   SM1    BIT   09EH  ;SCON.6 - SERIAL MODE CONTROL BIT 1
0000             62   SM0    BIT   09FH  ;SCON.7 - SERIAL MODE CONTROL BIT 0
0000             63   EX0    BIT   0A8H  ;IE.0 - EXTERNAL INTERRUPT 0 ENABLE
0000             64   ET0    BIT   0A9H  ;IE.1 - TIMER 0 INTERRUPT ENABLE
0000             65   EX1    BIT   0AAH  ;IE.2 - EXTERNAL INTERRUPT 1 ENABLE
0000             66   ET1    BIT   0ABH  ;IE.3 - TIMER 1 INTERRUPT ENABLE
0000             67   ES     BIT   0ACH  ;IE.4 - SERIAL PORT INTERRUPT ENABLE
0000             68   ET2    BIT   0ADH  ;IE.5 - TIMER 2 INTERRUPT ENABLE
0000             69   EA     BIT   0AFH  ;IE.7 - GLOBAL INTERRUPT ENABLE
0000             70   RXD    BIT   0B0H  ;P3.0 - SERIAL PORT RECEIVE INPUT
0000             71   TXD    BIT   0B1H  ;P3.1 - SERIAL PORT TRANSMIT OUTPUT
0000             72   INT0   BIT   0B2H  ;P3.2 - EXTERNAL INTERRUPT 0 INPUT
0000             73   INT1   BIT   0B3H  ;P3.3 - EXTERNAL INTERRUPT 1 INPUT
0000             74   T0     BIT   0B4H  ;P3.4 - TIMER 0 COUNT INPUT
0000             75   T1     BIT   0B5H  ;P3.5 - TIMER 1 COUNT INPUT
0000             76   WR     BIT   0B6H  ;P3.6 - WRITE CONTROL FOR EXT. MEMORY
0000             77   RD     BIT   0B7H  ;P3.7 - READ CONTROL FOR EXT. MEMORY
0000             78   PX0    BIT   0B8H  ;IP.0 - EXTERNAL INTERRUPT 0 PRIORITY
0000             79   PT0    BIT   0B9H  ;IP.1 - TIMER 0 PRIORITY
0000             80   PX1    BIT   0BAH  ;IP.2 - EXTERNAL INTERRUPT 1 PRIORITY
0000             81   PT1    BIT   0BBH  ;IP.3 - TIMER 1 PRIORITY
0000             82   PS     BIT   0BCH  ;IP.4 - SERIAL PORT PRIORITY
0000             83   PT2    BIT   0BDH  ;IP.5 - TIMER 2 PRIORITY
0000             84   CAP2   BIT   0C8H  ;T2CON.0 - CAPTURE OR RELOAD SELECT
0000             85   CNT2   BIT   0C9H  ;T2CON.1 - TIMER OR COUNTER SELECT
0000             86   TR2    BIT   0CAH  ;T2CON.2 - TIMER 2 ON/OFF CONTROL
0000             87   EXEN2  BIT   0CBH  ;T2CON.3 - TIMER 2 EXTERNAL ENABLE FLAG
0000             88   TCLK   BIT   0CCH  ;T2CON.4 - TRANSMIT CLOCK SELECT
0000             89   RCLK   BIT   0CDH  ;T2CON.5 - RECEIVE CLOCK SELECTT
0000             90   EXF2   BIT   0CEH  ;T2CON.6 - EXTERNAL TRANSITION FLAG
0000             91   TF2    BIT   0CFH  ;T2CON.7 - TIMER 2 OVERFLOW FLAG
0000             92   P      BIT   0D0H  ;PSW.0 - ACCUMULATOR PARITY FLAG
0000             93   OV     BIT   0D2H  ;PSW.2 - OVERFLOW FLAG
0000             94   RS0    BIT   0D3H  ;PSW.3 - REGISTER BANK SELECT 0
0000             95   RS1    BIT   0D4H  ;PSW.4 - REGISTER BANK SELECT 1
0000             96   F0     BIT   0D5H  ;PSW.5 - FLAG 0
0000             97   AC     BIT   0D6H  ;PSW.6 - AUXILIARY CARRY FLAG
0000             98   CY     BIT   0D7H  ;PSW.7 - CARRY FLAG
0000             99   
0000            100   ; For the altera DE2 configured with an 8051/8052 softcore processor
0000            101   ; we have the following extra registers:
0000            102   
0000            103   HEX0   DATA  091H ; Zero turns the segment on
0000            104   HEX1   DATA  092H ; 
0000            105   HEX2   DATA  093H ; 
0000            106   HEX3   DATA  094H ; 
0000            107   HEX4   DATA  08EH ;
0000            108   HEX5   DATA  08FH ;
0000            109   HEX6   DATA  096H ;
0000            110   HEX7   DATA  097H ;
0000            111   
0000            112   P0MOD  DATA  09AH ; Input/output mode bits for port 0.  '1' sets the port to output mode.
0000            113   P1MOD  DATA  09BH ; Input/output mode bits for port 1
0000            114   P2MOD  DATA  09CH ; Input/output mode bits for port 2
0000            115   P3MOD  DATA  09DH ; Input/output mode bits for port 3
0000            116   
0000            117   LEDRA  DATA  0E8H ; LEDs LEDR0 to LEDR7 (bit addressable, ex: LEDRA.1 for LEDR1)
0000            118   LEDRB  DATA  095H ; LEDs LEDR8 to LEDR15
0000            119   LEDRC  DATA  09EH ; LEDs LEDR16, LEDR15, and LEDG8
0000            120   LEDG   DATA  0F8H ; LEDs LEDG0 to LEDG7 (bit addressable, ex: LEDG.3 for LEDG3)
0000            121   SWA    DATA  0E8H ; Switches SW0 to SW7 (bit addressable, ex: SWA.1 for SW1)
0000            122   SWB    DATA  095H ; Switches SW8 to SW15
0000            123   SWC    DATA  09EH ; Switches SW16 and SW17
0000            124   KEY    DATA  0F8H ; KEY1=KEY.1, KEY2=KEY.2, KEY3=KEY.3.  KEY0 is the reset button! 
0000            125   
0000            126   LCD_CMD   DATA 0D8H ;
0000            127   LCD_DATA  DATA 0D9H ;
0000            128   LCD_MOD   DATA 0DAH ; Write 0xff to make LCD_DATA an output
0000            129   LCD_RW    BIT  0D8H ; '0' writes to LCD
0000            130   LCD_EN    BIT  0D9H ; Toggle from '1' to '0'
0000            131   LCD_RS    BIT  0DAH ; '0' for commands, '1' for data
0000            132   LCD_ON    BIT  0DBH ; Write '1' to power the LCD
0000            133   LCD_BLON  BIT  0DCH ; Write '1' to turn on back light
0000            134   
0000            135   FLASH_CMD  data 0DBH ; The control bits of the flash memory:
0000            136   ; bit 0: FL_RST_N  Set to 1 for normal operation
0000            137   ; bit 1: FL_WE_N
0000            138   ; bit 2: FL_OE_N
0000            139   ; bit 3: FL_CE_N
0000            140   FLASH_DATA data 0DCH ; 8-bit data bus of flash memory.
0000            141   FLASH_MOD  data 0DDH ; 0xff makes FLASH_DATA output.  0x00 makes FLASH_DATA input.
0000            142   FLASH_ADD0 data 0E1H ; address bits 0 to 7.
0000            143   FLASH_ADD1 data 0E2H ; address bits 8 to 15.
0000            144   FLASH_ADD2 data 0E3H ; address bits 16 to 21.
0000            145   
0000              2            CSEG at 0
0000 020077       3            ljmp MyProgram
0030              4   dseg at 30h
0030              5   x:    ds 3
0033              6   bcd:  ds 4
0003              7            CSEG
0003              8            
0003              9   myLUT:
0003 C0F9A4B0    10       DB 0C0H, 0F9H, 0A4H, 0B0H, 099H        
     99
0008 9282F880    11       DB 092H, 082H, 0F8H, 080H, 090H
     90
000D             12       
000D             13   hex2bcd:
000D C0E0        14            push acc
000F C0D0        15            push psw
0011 C000        16            push AR0
0013             17            
0013 E4          18            clr a
0014 F533        19            mov bcd+0, a
0016 F534        20            mov bcd+1, a
0018 F535        21            mov bcd+2, a
001A F536        22            mov bcd+3, a
001C 7818        23            mov r0, #24 
001E             24   hex2bcd_L0:
001E             25            ; Shift binary left
001E E532        26            mov a, x+2
0020 A2E7        27            mov c, acc.7 ; This way x remains unchanged!
0022 E530        28            mov a, x+0
0024 33          29            rlc a
0025 F530        30            mov x+0, a
0027 E531        31            mov a, x+1
0029 33          32            rlc a
002A F531        33            mov x+1, a
002C E532        34            mov a, x+2
002E 33          35            rlc a
002F F532        36            mov x+2, a
0031             37       
0031             38            ; Perform bcd + bcd + carry using BCD arithmetic
0031 E533        39            mov a, bcd+0
0033 3533        40            addc a, bcd+0
0035 D4          41            da a
0036 F533        42            mov bcd+0, a
0038 E534        43            mov a, bcd+1
003A 3534        44            addc a, bcd+1
003C D4          45            da a
003D F534        46            mov bcd+1, a
003F E535        47            mov a, bcd+2
0041 3535        48            addc a, bcd+2
0043 D4          49            da a
0044 F535        50            mov bcd+2, a
0046 E536        51            mov a, bcd+3
0048 3536        52            addc a, bcd+3
004A D4          53            da a
004B F536        54            mov bcd+3, a
004D D8CF        55            djnz r0, hex2bcd_L0
004F D000        56            pop AR0
0051 D0D0        57            pop psw
0053 D0E0        58            pop acc
0055 22          59            ret
0056             60            
0056             61   ; On the DE2-8052, with a 33.33MHz clock, one cycle takes 30ns
0056             62   Wait1s:
0056 7A58        63            mov R2, #88
0058 79FA        64   L3: mov R1, #250
005A 78FA        65   L2: mov R0, #250
005C 208D07      66   L1: jb TF0, incrementReg         
005F D8FB        67            djnz R0, L1 ; 3 machine cycles-> 3*30ns*250=22.5us
0061 D9F7        68            djnz R1, L2 ; 22.5us*250=5.625ms
0063 DAF3        69            djnz R2, L3 ; 5.625ms*180=1s (approximately)
0065 22          70            ret
0066             71            
0066             72   incrementReg:
0066 0532        73            inc x+2
0068 C28D        74            clr TF0
006A 80F0        75            sjmp L1
006C             76            
006C             77   ;Initializes timer/counter 0 as a 16-bit counter
006C             78   InitTimer0:
006C C28C        79            clr TR0 ; Stop timer 0
006E 74F0        80            mov a, #11110000B ; Clear the bits of timer 0
0070 5589        81            anl a,TMOD
0072 4405        82            orl a, #00000101B ; Set timer 0 as 16-bit counter
0074 F589        83            mov TMOD, a
0076 22          84            ret
0077             85            
0077             86   MyProgram:
0077 75817F      87            mov SP, #7FH
007A E4          88            clr a
007B F5E8        89            mov LEDRA, a
007D F595        90            mov LEDRB, a
007F F59E        91            mov LEDRC, a
0081 F5F8        92            mov LEDG, a
0083 F533        93            mov bcd+0, a
0085 F534        94            mov bcd+1, a
0087 F535        95            mov bcd+2, a
0089 F536        96            mov bcd+3, a
008B 1200B6      97            lcall display
008E             98            
008E             99   getFreq:
008E F530       100            mov x+0, a
0090 F531       101            mov x+1, a
0092 F532       102            mov x+2, a
0094            103            ;lcall clearDisplay
0094            104            ; Configure T0 as an input (original 8051 only).
0094            105            ; Not needed but harmless in the DE2-8052
0094 D2B4       106            setb T0
0096            107            ; 1) Set up the counter to count pulses from T0
0096 12006C     108            lcall InitTimer0
0099            109            ; Stop counter 0
0099 C28C       110            clr TR0
009B            111            ; 2) Reset the counter
009B 758A00     112            mov TL0, #0
009E 758C00     113            mov TH0, #0
00A1            114            ; 3) Start counting
00A1 D28C       115            setb TR0
00A3            116            ; 4) Wait one second
00A3 120056     117            lcall Wait1s
00A6            118            ; 5) Stop counter 0, TH0-TL0 has the frequency!
00A6 C28C       119            clr TR0
00A8 858A30     120            mov x+0, TL0
00AB 858C31     121            mov x+1, TH0
00AE 12000D     122            lcall hex2bcd
00B1 1200B6     123            lcall display
00B4 80D8       124            sjmp getFreq
00B6            125   Display:
00B6 900003     126            mov dptr, #myLUT
00B9            127            ; Display Digit 0
00B9 E533       128       mov A, bcd+0
00BB 540F       129       anl a, #0fh
00BD 93         130       movc A, @A+dptr
00BE F591       131       mov HEX0, A
00C0            132            ; Display Digit 1
00C0 E533       133       mov A, bcd+0
00C2 C4         134       swap a
00C3 540F       135       anl a, #0fh
00C5 93         136       movc A, @A+dptr
00C6 F592       137       mov HEX1, A
00C8            138            ; Display Digit 2
00C8 E534       139       mov A, bcd+1
00CA 540F       140       anl a, #0fh
00CC 93         141       movc A, @A+dptr
00CD F593       142       mov HEX2, A
00CF            143            ; Display Digit 3
00CF E534       144       mov A, bcd+1
00D1 C4         145       swap a
00D2 540F       146       anl a, #0fh
00D4 93         147       movc A, @A+dptr
00D5 F594       148       mov HEX3, A
00D7            149            ; Display Digit 4
00D7 E535       150       mov A, bcd+2
00D9 540F       151       anl a, #0fh
00DB 93         152       movc A, @A+dptr
00DC F58E       153       mov HEX4, A
00DE            154            ; Display Digit 5
00DE E535       155       mov A, bcd+2
00E0 C4         156       swap a
00E1 540F       157       anl a, #0fh
00E3 93         158       movc A, @A+dptr
00E4 F58F       159       mov HEX5, A
00E6            160       ; Display Digit 6
00E6 E536       161       mov A, bcd+3
00E8 540F       162       anl a, #0fh
00EA 93         163       movc A, @A+dptr
00EB F596       164       mov HEX6, A
00ED            165       
00ED 1200F1     166       lcall ReplaceZeroes
00F0 22         167       ret
00F1            168       
00F1            169   ReplaceZeroes:
00F1            170   Digit6:
00F1 E536       171            mov a, bcd+3
00F3 540F       172            anl a, #1111B
00F5 7030       173            jnz displayNumber
00F7 75967F     174            mov HEX6, #7FH
00FA            175   Digit5:
00FA E535       176            mov a, bcd+2
00FC 54F0       177            anl a, #11110000B
00FE 7027       178            jnz displayNumber
0100 758F7F     179            mov HEX5, #7FH
0103            180   Digit4:
0103 E535       181            mov a, bcd+2
0105 540F       182            anl a, #1111B
0107 701E       183            jnz displayNumber
0109 758E7F     184            mov HEX4, #7FH  
010C            185   Digit3:
010C E534       186            mov a, bcd+1
010E 54F0       187            anl a, #11110000B
0110 7015       188            jnz displayNumber
0112 75947F     189            mov HEX3, #7FH
0115            190   Digit2:
0115 E534       191            mov a, bcd+1
0117 540F       192            anl a, #1111B
0119 700C       193            jnz displayNumber
011B 75937F     194            mov HEX2, #7FH          
011E            195   Digit1:
011E E533       196            mov a, bcd+0
0120 54F0       197            anl a, #11110000B
0122 7003       198            jnz displayNumber
0124 75927F     199            mov HEX1, #7FH
0127            200   displayNumber:
0127 22         201            ret
0128            202   en
