- name: 010h
  long_name: "010h (vector 4)"
  purpose: |
      "
      010h (vector 4)
      "
  size: 32 
  arch: amd64

  access_mechanisms:
      - name: read
        offset: 0x010
        component: vmcb

      - name: write
        offset: 0x010
        component: vmcb
        
  fieldsets:
    name: latest
    condition: "Fieldset valid on latest version of the AMD architecture"
    size: 32

    fields:
      - name: "Bits 0"
        long_name: "Intercept VMRUN instruction." 
        lsb: 0
        msb: 0
        readable: True
        writable: True

      - name: "Bits 1"
        long_name: "Intercept VMMCALL instruction." 
        lsb: 1
        msb: 1
        readable: True
        writable: True

      - name: "Bits 2"
        long_name: "Intercept VMLOAD instruction." 
        lsb: 2
        msb: 2
        readable: True
        writable: True

      - name: "Bits 3"
        long_name: "Intercept VMSAVE instruction" 
        lsb: 3
        msb: 3
        readable: True
        writable: True

      - name: "Bits 4"
        long_name: "Intercept STGI instruction" 
        lsb: 4
        msb: 4
        readable: True
        writable: True
        
       - name: "Bits 5"
        long_name: "Intercept CLGI instruction." 
        lsb: 5
        msb: 5
        readable: True
        writable: True

      - name: "Bits 6"
        long_name: "Intercept SKINIT instruction." 
        lsb: 6
        msb: 6
        readable: True
        writable: True

      - name: "Bits 7"
        long_name: "Intercept RDTSCP instruction." 
        lsb: 7
        msb: 7
        readable: True
        writable: True

      - name: "Bits 8"
        long_name: "Intercept ICEBP instruction." 
        lsb: 8
        msb: 8
        readable: True
        writable: True

      - name: "Bits 9"
        long_name: "Intercept WBINVD and WBNOINVD instructions." 
        lsb: 9
        msb: 9
        readable: True
        writable: True

      - name: "Bits 10"
        long_name: "Intercept MONITOR/MONITORX instruction." 
        lsb: 10
        msb: 10
        readable: True
        writable: True
        
       - name: "Bits 11"
        long_name: "Intercept MWAIT/MWAITX instruction unconditionally." 
        lsb: 11
        msb: 11
        readable: True
        writable: True

      - name: "Bits 12"
        long_name: "Intercept MWAIT/MWAITX instruction if monitor hardware is armed" 
        lsb: 12
        msb: 12
        readable: True
        writable: True

      - name: "Bits 13"
        long_name: "Intercept XSETBV instruction." 
        lsb: 13
        msb: 13
        readable: True
        writable: True

      - name: "Bits 14"
        long_name: "Intercept RDPRU instruction." 
        lsb: 14
        msb: 14
        readable: True
        writable: True

      - name: "Bits 15"
        long_name: "Intercept writes of EFER (occurs after guest instruction finishes)." 
        lsb: 15
        msb: 15
        readable: True
        writable: True

      - name: "Bits 16"
        long_name: "Intercept writes of CR0-15 (occurs after guest instruction finishes)." 
        lsb: 16
        msb: 31
        readable: True
        writable: True
