{"sha": "e6ad0b153ec26de5529e6f28497b442833bc041d", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZTZhZDBiMTUzZWMyNmRlNTUyOWU2ZjI4NDk3YjQ0MjgzM2JjMDQxZA==", "commit": {"author": {"name": "Christophe Lyon", "email": "christophe.lyon@linaro.org", "date": "2015-01-21T10:13:47Z"}, "committer": {"name": "Christophe Lyon", "email": "clyon@gcc.gnu.org", "date": "2015-01-21T10:13:47Z"}, "message": "[ARM/AArch64][testsuite] Add vqdmlal_lane and vqdmlsl_lane tests.\n\n2015-01-21  Christophe Lyon  <christophe.lyon@linaro.org>\n\n\t* gcc.target/aarch64/advsimd-intrinsics/vqdmlXl_lane.inc: New file.\n\t* gcc.target/aarch64/advsimd-intrinsics/vqdmlal_lane.c: New file.\n\t* gcc.target/aarch64/advsimd-intrinsics/vqdmlsl_lane.c: New file.\n\nFrom-SVN: r219931", "tree": {"sha": "dca6e60ef707b30854720432ada2c302778d6dcb", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/dca6e60ef707b30854720432ada2c302778d6dcb"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/e6ad0b153ec26de5529e6f28497b442833bc041d", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e6ad0b153ec26de5529e6f28497b442833bc041d", "html_url": "https://github.com/Rust-GCC/gccrs/commit/e6ad0b153ec26de5529e6f28497b442833bc041d", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e6ad0b153ec26de5529e6f28497b442833bc041d/comments", "author": null, "committer": null, "parents": [{"sha": "7378039064d2ab688efa47055134a3dc327afc85", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/7378039064d2ab688efa47055134a3dc327afc85", "html_url": "https://github.com/Rust-GCC/gccrs/commit/7378039064d2ab688efa47055134a3dc327afc85"}], "stats": {"total": 157, "additions": 157, "deletions": 0}, "files": [{"sha": "23063a28b369351af594b39e54c85d74249fc44e", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e6ad0b153ec26de5529e6f28497b442833bc041d/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e6ad0b153ec26de5529e6f28497b442833bc041d/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=e6ad0b153ec26de5529e6f28497b442833bc041d", "patch": "@@ -1,3 +1,9 @@\n+2015-01-21  Christophe Lyon  <christophe.lyon@linaro.org>\n+\n+\t* gcc.target/aarch64/advsimd-intrinsics/vqdmlXl_lane.inc: New file.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vqdmlal_lane.c: New file.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vqdmlsl_lane.c: New file.\n+\n 2015-01-21  Christophe Lyon  <christophe.lyon@linaro.org>\n \n \t* gcc.target/aarch64/advsimd-intrinsics/vqdmlXl.inc: New file."}, {"sha": "705f90ac5e584ffffd84333695330762d0cc0b7a", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vqdmlXl_lane.inc", "status": "added", "additions": 73, "deletions": 0, "changes": 73, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e6ad0b153ec26de5529e6f28497b442833bc041d/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2FvqdmlXl_lane.inc", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e6ad0b153ec26de5529e6f28497b442833bc041d/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2FvqdmlXl_lane.inc", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2FvqdmlXl_lane.inc?ref=e6ad0b153ec26de5529e6f28497b442833bc041d", "patch": "@@ -0,0 +1,73 @@\n+#define FNNAME1(NAME) exec_ ## NAME\n+#define FNNAME(NAME) FNNAME1(NAME)\n+\n+void FNNAME (INSN_NAME) (void)\n+{\n+  /* vector_res = vqdmlXl_lane(vector, vector3, vector4, lane),\n+     then store the result.  */\n+#define TEST_VQDMLXL_LANE1(INSN, T1, T2, W, W2, N, V, EXPECTED_CUMULATIVE_SAT, CMT) \\\n+  Set_Neon_Cumulative_Sat(0, VECT_VAR(vector_res, T1, W, N));\t\t\\\n+  VECT_VAR(vector_res, T1, W, N) =\t\t\t\t\t\\\n+    INSN##_##T2##W2(VECT_VAR(vector, T1, W, N),\t\t\t\t\\\n+\t\t    VECT_VAR(vector3, T1, W2, N),\t\t\t\\\n+\t\t    VECT_VAR(vector4, T1, W2, N),\t\t\t\\\n+\t\t    V);\t\t\t\t\t\t\t\\\n+  vst1q_##T2##W(VECT_VAR(result, T1, W, N),\t\t\t\t\\\n+\t\tVECT_VAR(vector_res, T1, W, N));\t\t\t\\\n+  CHECK_CUMULATIVE_SAT(TEST_MSG, T1, W, N, EXPECTED_CUMULATIVE_SAT, CMT)\n+\n+#define TEST_VQDMLXL_LANE(INSN, T1, T2, W, W2, N, V, EXPECTED_CUMULATIVE_SAT, CMT) \\\n+  TEST_VQDMLXL_LANE1(INSN, T1, T2, W, W2, N, V, EXPECTED_CUMULATIVE_SAT, CMT)\n+\n+  DECL_VARIABLE(vector, int, 32, 4);\n+  DECL_VARIABLE(vector3, int, 16, 4);\n+  DECL_VARIABLE(vector4, int, 16, 4);\n+  DECL_VARIABLE(vector_res, int, 32, 4);\n+\n+  DECL_VARIABLE(vector, int, 64, 2);\n+  DECL_VARIABLE(vector3, int, 32, 2);\n+  DECL_VARIABLE(vector4, int, 32, 2);\n+  DECL_VARIABLE(vector_res, int, 64, 2);\n+\n+  clean_results ();\n+\n+  VLOAD(vector, buffer, q, int, s, 32, 4);\n+  VLOAD(vector, buffer, q, int, s, 64, 2);\n+\n+  VDUP(vector3, , int, s, 16, 4, 0x55);\n+  VDUP(vector4, , int, s, 16, 4, 0xBB);\n+  VDUP(vector3, , int, s, 32, 2, 0x55);\n+  VDUP(vector4, , int, s, 32, 2, 0xBB);\n+\n+  TEST_VQDMLXL_LANE(INSN_NAME, int, s, 32, 16, 4, 0, expected_cumulative_sat, \"\");\n+  TEST_VQDMLXL_LANE(INSN_NAME, int, s, 64, 32, 2, 0, expected_cumulative_sat, \"\");\n+\n+  CHECK(TEST_MSG, int, 32, 4, PRIx32, expected, \"\");\n+  CHECK(TEST_MSG, int, 64, 2, PRIx64, expected, \"\");\n+\n+#define TEST_MSG2 \"(mul with input=0)\"\n+  VDUP(vector3, , int, s, 16, 4, 0);\n+  VDUP(vector3, , int, s, 32, 2, 0);\n+  TEST_VQDMLXL_LANE(INSN_NAME, int, s, 32, 16, 4, 0, expected_cumulative_sat2, TEST_MSG2);\n+  TEST_VQDMLXL_LANE(INSN_NAME, int, s, 64, 32, 2, 0, expected_cumulative_sat2, TEST_MSG2);\n+\n+  CHECK(TEST_MSG, int, 32, 4, PRIx32, expected2, TEST_MSG2);\n+  CHECK(TEST_MSG, int, 64, 2, PRIx64, expected2, TEST_MSG2);\n+\n+#define TEST_MSG3 \"(mul with saturation)\"\n+  VDUP(vector3, , int, s, 16, 4, 0x8000);\n+  VDUP(vector3, , int, s, 32, 2, 0x80000000);\n+  VDUP(vector4, , int, s, 16, 4, 0x8000);\n+  VDUP(vector4, , int, s, 32, 2, 0x80000000);\n+  TEST_VQDMLXL_LANE(INSN_NAME, int, s, 32, 16, 4, 0, expected_cumulative_sat3, TEST_MSG3);\n+  TEST_VQDMLXL_LANE(INSN_NAME, int, s, 64, 32, 2, 0, expected_cumulative_sat3, TEST_MSG3);\n+\n+  CHECK(TEST_MSG, int, 32, 4, PRIx32, expected3, TEST_MSG3);\n+  CHECK(TEST_MSG, int, 64, 2, PRIx64, expected3, TEST_MSG3);\n+}\n+\n+int main (void)\n+{\n+  FNNAME (INSN_NAME) ();\n+  return 0;\n+}"}, {"sha": "832a7057558d09219faa50acf794488ac44f580b", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vqdmlal_lane.c", "status": "added", "additions": 38, "deletions": 0, "changes": 38, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e6ad0b153ec26de5529e6f28497b442833bc041d/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvqdmlal_lane.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e6ad0b153ec26de5529e6f28497b442833bc041d/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvqdmlal_lane.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvqdmlal_lane.c?ref=e6ad0b153ec26de5529e6f28497b442833bc041d", "patch": "@@ -0,0 +1,38 @@\n+#include <arm_neon.h>\n+#include \"arm-neon-ref.h\"\n+#include \"compute-ref-data.h\"\n+\n+#define INSN_NAME vqdmlal_lane\n+#define TEST_MSG \"VQDMLAL_LANE\"\n+\n+/* Expected values of cumulative_saturation flag.  */\n+int VECT_VAR(expected_cumulative_sat,int,32,4) = 0;\n+int VECT_VAR(expected_cumulative_sat,int,64,2) = 0;\n+\n+/* Expected results.  */\n+VECT_VAR_DECL(expected,int,32,4) [] = { 0x7c1e, 0x7c1f, 0x7c20, 0x7c21 };\n+VECT_VAR_DECL(expected,int,64,2) [] = { 0x7c1e, 0x7c1f };\n+\n+/* Expected values of cumulative_saturation flag when multiplying with\n+   0.  */\n+int VECT_VAR(expected_cumulative_sat2,int,32,4) = 0;\n+int VECT_VAR(expected_cumulative_sat2,int,64,2) = 0;\n+\n+/* Expected values when multiplying with 0.  */\n+VECT_VAR_DECL(expected2,int,32,4) [] = { 0xfffffff0, 0xfffffff1,\n+\t\t\t\t\t 0xfffffff2, 0xfffffff3 };\n+VECT_VAR_DECL(expected2,int,64,2) [] = { 0xfffffffffffffff0,\n+\t\t\t\t\t 0xfffffffffffffff1 };\n+\n+/* Expected values of cumulative_saturation flag when multiplication\n+   saturates.  */\n+int VECT_VAR(expected_cumulative_sat3,int,32,4) = 1;\n+int VECT_VAR(expected_cumulative_sat3,int,64,2) = 1;\n+\n+/* Expected values when multiplication saturates.  */\n+VECT_VAR_DECL(expected3,int,32,4) [] = { 0x7fffffef, 0x7ffffff0,\n+\t\t\t\t\t 0x7ffffff1, 0x7ffffff2 };\n+VECT_VAR_DECL(expected3,int,64,2) [] = { 0x7fffffffffffffef,\n+\t\t\t\t\t 0x7ffffffffffffff0 };\n+\n+#include \"vqdmlXl_lane.inc\""}, {"sha": "b95e61c2b01ff7c8a1164e2088cb2731af3b5ff7", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vqdmlsl_lane.c", "status": "added", "additions": 40, "deletions": 0, "changes": 40, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e6ad0b153ec26de5529e6f28497b442833bc041d/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvqdmlsl_lane.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e6ad0b153ec26de5529e6f28497b442833bc041d/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvqdmlsl_lane.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvqdmlsl_lane.c?ref=e6ad0b153ec26de5529e6f28497b442833bc041d", "patch": "@@ -0,0 +1,40 @@\n+#include <arm_neon.h>\n+#include \"arm-neon-ref.h\"\n+#include \"compute-ref-data.h\"\n+\n+#define INSN_NAME vqdmlsl_lane\n+#define TEST_MSG \"VQDMLSL_LANE\"\n+\n+/* Expected values of cumulative_saturation flag.  */\n+int VECT_VAR(expected_cumulative_sat,int,32,4) = 0;\n+int VECT_VAR(expected_cumulative_sat,int,64,2) = 0;\n+\n+/* Expected results.  */\n+VECT_VAR_DECL(expected,int,32,4) [] = { 0xffff83c2, 0xffff83c3,\n+\t\t\t\t\t0xffff83c4, 0xffff83c5 };\n+VECT_VAR_DECL(expected,int,64,2) [] = { 0xffffffffffff83c2,\n+\t\t\t\t\t0xffffffffffff83c3 };\n+\n+/* Expected values of cumulative_saturation flag when multiplying with\n+   0.  */\n+int VECT_VAR(expected_cumulative_sat2,int,32,4) = 0;\n+int VECT_VAR(expected_cumulative_sat2,int,64,2) = 0;\n+\n+/* Expected values when multiplying with 0.  */\n+VECT_VAR_DECL(expected2,int,32,4) [] = { 0xfffffff0, 0xfffffff1,\n+\t\t\t\t\t 0xfffffff2, 0xfffffff3 };\n+VECT_VAR_DECL(expected2,int,64,2) [] = { 0xfffffffffffffff0,\n+\t\t\t\t\t 0xfffffffffffffff1 };\n+\n+/* Expected values of cumulative_saturation flag when multiplication\n+   saturates.  */\n+int VECT_VAR(expected_cumulative_sat3,int,32,4) = 1;\n+int VECT_VAR(expected_cumulative_sat3,int,64,2) = 1;\n+\n+/* Expected values when multiplication saturates.  */\n+VECT_VAR_DECL(expected3,int,32,4) [] = { 0x80000000, 0x80000000,\n+\t\t\t\t\t 0x80000000, 0x80000000 };\n+VECT_VAR_DECL(expected3,int,64,2) [] = { 0x8000000000000000,\n+\t\t\t\t\t 0x8000000000000000 };\n+\n+#include \"vqdmlXl_lane.inc\""}]}