\hypertarget{struct_e_t_b___mem_map}{}\section{E\+T\+B\+\_\+\+Mem\+Map Struct Reference}
\label{struct_e_t_b___mem_map}\index{E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K70\+F12.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hypertarget{struct_e_t_b___mem_map_af724f31f25bbd8ea68c27823c1dad054}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}4\mbox{]}\label{struct_e_t_b___mem_map_af724f31f25bbd8ea68c27823c1dad054}

\item 
uint32\+\_\+t \hyperlink{struct_e_t_b___mem_map_a1c10bbda4ba1bbe562b76e90bcb1bc61}{R\+D\+P}
\item 
\hypertarget{struct_e_t_b___mem_map_a46ec445024c6bff3ddf1a8c85eea7fdd}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}4\mbox{]}\label{struct_e_t_b___mem_map_a46ec445024c6bff3ddf1a8c85eea7fdd}

\item 
uint32\+\_\+t \hyperlink{struct_e_t_b___mem_map_a5a471e968aca953fb748c16b10d56939}{S\+T\+S}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_b___mem_map_a270d960dd4107f020db1f9bf7ef845df}{R\+R\+D}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_b___mem_map_a891b26a3c18779f393b9f699f42c9916}{R\+R\+P}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_b___mem_map_a32780b4c79a1f22e2616d845f306f264}{R\+W\+P}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_b___mem_map_a96dc184cb9f6ea6ba7b299b05c58d4ed}{T\+R\+G}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_b___mem_map_a12988dd241cd1b4936f513afcd6fa803}{C\+T\+L}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_b___mem_map_a44fa135beae1216f33813266c1cdd08b}{R\+W\+D}
\item 
\hypertarget{struct_e_t_b___mem_map_aaced01756a620671a83f9c2d99741a1c}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+2} \mbox{[}728\mbox{]}\label{struct_e_t_b___mem_map_aaced01756a620671a83f9c2d99741a1c}

\item 
uint32\+\_\+t \hyperlink{struct_e_t_b___mem_map_a329d4e3cc86aa6064657bb9a37096e31}{F\+F\+S\+R}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_b___mem_map_a80b6d342085b83ee0a5ede7f9651bd59}{F\+F\+C\+R}
\item 
\hypertarget{struct_e_t_b___mem_map_abffdab89f762147b34364c85891e3798}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+3} \mbox{[}3032\mbox{]}\label{struct_e_t_b___mem_map_abffdab89f762147b34364c85891e3798}

\item 
uint32\+\_\+t \hyperlink{struct_e_t_b___mem_map_acdc0e8395d63098ffbbaa63cc05ceb7e}{I\+T\+M\+I\+S\+C\+O\+P0}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_b___mem_map_a136987669379af39a12062922fee39b1}{I\+T\+T\+R\+F\+L\+I\+N\+A\+C\+K}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_b___mem_map_a15ffb02eb23af7c4ee5a13922f3f5d37}{I\+T\+T\+R\+F\+L\+I\+N}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_b___mem_map_a7dfaed9b0dca763ce269813543c7bf83}{I\+T\+A\+T\+B\+D\+A\+T\+A0}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_b___mem_map_a1c0bbc031154c0fb2c335b4cffadb9e5}{I\+T\+A\+T\+B\+C\+T\+R2}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_b___mem_map_af2f4b9c2591e22c26c35cf21bf023f32}{I\+T\+A\+T\+B\+C\+T\+R1}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_b___mem_map_a9da4a06848bfc47161b31c234eaaeb81}{I\+T\+A\+T\+B\+C\+T\+R0}
\item 
\hypertarget{struct_e_t_b___mem_map_ad1a44df29bbfeb34b98e897fb3a96727}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+4} \mbox{[}4\mbox{]}\label{struct_e_t_b___mem_map_ad1a44df29bbfeb34b98e897fb3a96727}

\item 
uint32\+\_\+t \hyperlink{struct_e_t_b___mem_map_acf9a92d3db15cc318551da316524d21b}{I\+T\+C\+T\+R\+L}
\item 
\hypertarget{struct_e_t_b___mem_map_a38ee5f6fef6fdbd3d1949aefceabd6f8}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+5} \mbox{[}156\mbox{]}\label{struct_e_t_b___mem_map_a38ee5f6fef6fdbd3d1949aefceabd6f8}

\item 
uint32\+\_\+t \hyperlink{struct_e_t_b___mem_map_a86f547f97e9ad1895c1fb03ae9c25931}{C\+L\+A\+I\+M\+S\+E\+T}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_b___mem_map_a0cb75f3c7b540c1f7745a67001822749}{C\+L\+A\+I\+M\+C\+L\+R}
\item 
\hypertarget{struct_e_t_b___mem_map_aac0012148db41cb0e48e5cbc06a70f7c}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+6} \mbox{[}8\mbox{]}\label{struct_e_t_b___mem_map_aac0012148db41cb0e48e5cbc06a70f7c}

\item 
uint32\+\_\+t \hyperlink{struct_e_t_b___mem_map_ae5221e565fed13a5f544c207c5f18843}{L\+A\+R}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_b___mem_map_a92be1954eec6c20cefd3f7a2ea2fc2b7}{L\+S\+R}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_b___mem_map_a446ff3dd57fdb7ef19dcb892d05455a7}{A\+U\+T\+H\+S\+T\+A\+T\+U\+S}
\item 
\hypertarget{struct_e_t_b___mem_map_af0ff1bd915ef05b63b6dd9853bef0d4b}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+7} \mbox{[}12\mbox{]}\label{struct_e_t_b___mem_map_af0ff1bd915ef05b63b6dd9853bef0d4b}

\item 
uint32\+\_\+t \hyperlink{struct_e_t_b___mem_map_a135d6824f41332aa21abb897832a19a4}{D\+E\+V\+I\+D}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_b___mem_map_a7c8b85bd88e8e639a4a75216ab918c88}{D\+E\+V\+T\+Y\+P\+E}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_b___mem_map_aab4e4aba29d9ec426e0f2e218903a4f0}{P\+I\+D\+R4}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_b___mem_map_a29dbd40dd92aaf2fc1674f9f38ef1a5e}{P\+I\+D\+R5}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_b___mem_map_aa7b42abfbe48ecbae7727e614304f2e5}{P\+I\+D\+R6}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_b___mem_map_afe2e7e50c2713a52cce9a89e6dcb0e1c}{P\+I\+D\+R7}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_b___mem_map_a7cca8cc873dc51b739a8f2a26b01cd22}{P\+I\+D\+R0}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_b___mem_map_a608af25e75d3f8e98b484e53c286aaed}{P\+I\+D\+R1}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_b___mem_map_a29cf14afb49d11bc1c1ab4df4b9b23f5}{P\+I\+D\+R2}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_b___mem_map_aca8df6dc059f2ca8eb432f2f74a09149}{P\+I\+D\+R3}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_b___mem_map_a084d9f4d6b483f57a07d844cf1bf18d7}{C\+I\+D\+R0}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_b___mem_map_afc0480cceefc94fc8b2e730bb04cfd4f}{C\+I\+D\+R1}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_b___mem_map_a21c4d78f89b6495cdcd781c34f483f42}{C\+I\+D\+R2}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_b___mem_map_a54c5d31e149764075338797e0705a826}{C\+I\+D\+R3}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
E\+T\+B -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_e_t_b___mem_map_a446ff3dd57fdb7ef19dcb892d05455a7}{}\index{E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}!A\+U\+T\+H\+S\+T\+A\+T\+U\+S@{A\+U\+T\+H\+S\+T\+A\+T\+U\+S}}
\index{A\+U\+T\+H\+S\+T\+A\+T\+U\+S@{A\+U\+T\+H\+S\+T\+A\+T\+U\+S}!E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection[{A\+U\+T\+H\+S\+T\+A\+T\+U\+S}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+B\+\_\+\+Mem\+Map\+::\+A\+U\+T\+H\+S\+T\+A\+T\+U\+S}\label{struct_e_t_b___mem_map_a446ff3dd57fdb7ef19dcb892d05455a7}
Authentication Status Register, offset\+: 0x\+F\+B8 \hypertarget{struct_e_t_b___mem_map_a084d9f4d6b483f57a07d844cf1bf18d7}{}\index{E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}!C\+I\+D\+R0@{C\+I\+D\+R0}}
\index{C\+I\+D\+R0@{C\+I\+D\+R0}!E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection[{C\+I\+D\+R0}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+B\+\_\+\+Mem\+Map\+::\+C\+I\+D\+R0}\label{struct_e_t_b___mem_map_a084d9f4d6b483f57a07d844cf1bf18d7}
Component Identification Register 0, offset\+: 0x\+F\+F0 \hypertarget{struct_e_t_b___mem_map_afc0480cceefc94fc8b2e730bb04cfd4f}{}\index{E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}!C\+I\+D\+R1@{C\+I\+D\+R1}}
\index{C\+I\+D\+R1@{C\+I\+D\+R1}!E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection[{C\+I\+D\+R1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+B\+\_\+\+Mem\+Map\+::\+C\+I\+D\+R1}\label{struct_e_t_b___mem_map_afc0480cceefc94fc8b2e730bb04cfd4f}
Component Identification Register 1, offset\+: 0x\+F\+F4 \hypertarget{struct_e_t_b___mem_map_a21c4d78f89b6495cdcd781c34f483f42}{}\index{E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}!C\+I\+D\+R2@{C\+I\+D\+R2}}
\index{C\+I\+D\+R2@{C\+I\+D\+R2}!E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection[{C\+I\+D\+R2}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+B\+\_\+\+Mem\+Map\+::\+C\+I\+D\+R2}\label{struct_e_t_b___mem_map_a21c4d78f89b6495cdcd781c34f483f42}
Component Identification Register 2, offset\+: 0x\+F\+F8 \hypertarget{struct_e_t_b___mem_map_a54c5d31e149764075338797e0705a826}{}\index{E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}!C\+I\+D\+R3@{C\+I\+D\+R3}}
\index{C\+I\+D\+R3@{C\+I\+D\+R3}!E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection[{C\+I\+D\+R3}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+B\+\_\+\+Mem\+Map\+::\+C\+I\+D\+R3}\label{struct_e_t_b___mem_map_a54c5d31e149764075338797e0705a826}
Component Identification Register 3, offset\+: 0x\+F\+F\+C \hypertarget{struct_e_t_b___mem_map_a0cb75f3c7b540c1f7745a67001822749}{}\index{E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}!C\+L\+A\+I\+M\+C\+L\+R@{C\+L\+A\+I\+M\+C\+L\+R}}
\index{C\+L\+A\+I\+M\+C\+L\+R@{C\+L\+A\+I\+M\+C\+L\+R}!E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection[{C\+L\+A\+I\+M\+C\+L\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+B\+\_\+\+Mem\+Map\+::\+C\+L\+A\+I\+M\+C\+L\+R}\label{struct_e_t_b___mem_map_a0cb75f3c7b540c1f7745a67001822749}
Claim Tag Clear Register, offset\+: 0x\+F\+A4 \hypertarget{struct_e_t_b___mem_map_a86f547f97e9ad1895c1fb03ae9c25931}{}\index{E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}!C\+L\+A\+I\+M\+S\+E\+T@{C\+L\+A\+I\+M\+S\+E\+T}}
\index{C\+L\+A\+I\+M\+S\+E\+T@{C\+L\+A\+I\+M\+S\+E\+T}!E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection[{C\+L\+A\+I\+M\+S\+E\+T}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+B\+\_\+\+Mem\+Map\+::\+C\+L\+A\+I\+M\+S\+E\+T}\label{struct_e_t_b___mem_map_a86f547f97e9ad1895c1fb03ae9c25931}
Claim Tag Set Register, offset\+: 0x\+F\+A0 \hypertarget{struct_e_t_b___mem_map_a12988dd241cd1b4936f513afcd6fa803}{}\index{E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}!C\+T\+L@{C\+T\+L}}
\index{C\+T\+L@{C\+T\+L}!E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection[{C\+T\+L}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+B\+\_\+\+Mem\+Map\+::\+C\+T\+L}\label{struct_e_t_b___mem_map_a12988dd241cd1b4936f513afcd6fa803}
Control Register, offset\+: 0x20 \hypertarget{struct_e_t_b___mem_map_a135d6824f41332aa21abb897832a19a4}{}\index{E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}!D\+E\+V\+I\+D@{D\+E\+V\+I\+D}}
\index{D\+E\+V\+I\+D@{D\+E\+V\+I\+D}!E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection[{D\+E\+V\+I\+D}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+B\+\_\+\+Mem\+Map\+::\+D\+E\+V\+I\+D}\label{struct_e_t_b___mem_map_a135d6824f41332aa21abb897832a19a4}
Device I\+D Register, offset\+: 0x\+F\+C8 \hypertarget{struct_e_t_b___mem_map_a7c8b85bd88e8e639a4a75216ab918c88}{}\index{E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}!D\+E\+V\+T\+Y\+P\+E@{D\+E\+V\+T\+Y\+P\+E}}
\index{D\+E\+V\+T\+Y\+P\+E@{D\+E\+V\+T\+Y\+P\+E}!E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection[{D\+E\+V\+T\+Y\+P\+E}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+B\+\_\+\+Mem\+Map\+::\+D\+E\+V\+T\+Y\+P\+E}\label{struct_e_t_b___mem_map_a7c8b85bd88e8e639a4a75216ab918c88}
Device Type Identifier Register, offset\+: 0x\+F\+C\+C \hypertarget{struct_e_t_b___mem_map_a80b6d342085b83ee0a5ede7f9651bd59}{}\index{E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}!F\+F\+C\+R@{F\+F\+C\+R}}
\index{F\+F\+C\+R@{F\+F\+C\+R}!E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection[{F\+F\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+B\+\_\+\+Mem\+Map\+::\+F\+F\+C\+R}\label{struct_e_t_b___mem_map_a80b6d342085b83ee0a5ede7f9651bd59}
Formatter and Flush Control Register, offset\+: 0x304 \hypertarget{struct_e_t_b___mem_map_a329d4e3cc86aa6064657bb9a37096e31}{}\index{E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}!F\+F\+S\+R@{F\+F\+S\+R}}
\index{F\+F\+S\+R@{F\+F\+S\+R}!E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection[{F\+F\+S\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+B\+\_\+\+Mem\+Map\+::\+F\+F\+S\+R}\label{struct_e_t_b___mem_map_a329d4e3cc86aa6064657bb9a37096e31}
Formatter and Flush Status Register, offset\+: 0x300 \hypertarget{struct_e_t_b___mem_map_a9da4a06848bfc47161b31c234eaaeb81}{}\index{E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}!I\+T\+A\+T\+B\+C\+T\+R0@{I\+T\+A\+T\+B\+C\+T\+R0}}
\index{I\+T\+A\+T\+B\+C\+T\+R0@{I\+T\+A\+T\+B\+C\+T\+R0}!E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection[{I\+T\+A\+T\+B\+C\+T\+R0}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+B\+\_\+\+Mem\+Map\+::\+I\+T\+A\+T\+B\+C\+T\+R0}\label{struct_e_t_b___mem_map_a9da4a06848bfc47161b31c234eaaeb81}
Integration Register, I\+T\+A\+T\+B\+C\+T\+R0, offset\+: 0x\+E\+F8 \hypertarget{struct_e_t_b___mem_map_af2f4b9c2591e22c26c35cf21bf023f32}{}\index{E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}!I\+T\+A\+T\+B\+C\+T\+R1@{I\+T\+A\+T\+B\+C\+T\+R1}}
\index{I\+T\+A\+T\+B\+C\+T\+R1@{I\+T\+A\+T\+B\+C\+T\+R1}!E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection[{I\+T\+A\+T\+B\+C\+T\+R1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+B\+\_\+\+Mem\+Map\+::\+I\+T\+A\+T\+B\+C\+T\+R1}\label{struct_e_t_b___mem_map_af2f4b9c2591e22c26c35cf21bf023f32}
Integration Register, I\+T\+A\+T\+B\+C\+T\+R1, offset\+: 0x\+E\+F4 \hypertarget{struct_e_t_b___mem_map_a1c0bbc031154c0fb2c335b4cffadb9e5}{}\index{E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}!I\+T\+A\+T\+B\+C\+T\+R2@{I\+T\+A\+T\+B\+C\+T\+R2}}
\index{I\+T\+A\+T\+B\+C\+T\+R2@{I\+T\+A\+T\+B\+C\+T\+R2}!E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection[{I\+T\+A\+T\+B\+C\+T\+R2}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+B\+\_\+\+Mem\+Map\+::\+I\+T\+A\+T\+B\+C\+T\+R2}\label{struct_e_t_b___mem_map_a1c0bbc031154c0fb2c335b4cffadb9e5}
Integration Register, I\+T\+A\+T\+B\+C\+T\+R2, offset\+: 0x\+E\+F0 \hypertarget{struct_e_t_b___mem_map_a7dfaed9b0dca763ce269813543c7bf83}{}\index{E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}!I\+T\+A\+T\+B\+D\+A\+T\+A0@{I\+T\+A\+T\+B\+D\+A\+T\+A0}}
\index{I\+T\+A\+T\+B\+D\+A\+T\+A0@{I\+T\+A\+T\+B\+D\+A\+T\+A0}!E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection[{I\+T\+A\+T\+B\+D\+A\+T\+A0}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+B\+\_\+\+Mem\+Map\+::\+I\+T\+A\+T\+B\+D\+A\+T\+A0}\label{struct_e_t_b___mem_map_a7dfaed9b0dca763ce269813543c7bf83}
Integration Register, I\+T\+A\+T\+B\+D\+A\+T\+A0, offset\+: 0x\+E\+E\+C \hypertarget{struct_e_t_b___mem_map_acf9a92d3db15cc318551da316524d21b}{}\index{E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}!I\+T\+C\+T\+R\+L@{I\+T\+C\+T\+R\+L}}
\index{I\+T\+C\+T\+R\+L@{I\+T\+C\+T\+R\+L}!E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection[{I\+T\+C\+T\+R\+L}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+B\+\_\+\+Mem\+Map\+::\+I\+T\+C\+T\+R\+L}\label{struct_e_t_b___mem_map_acf9a92d3db15cc318551da316524d21b}
Integration Mode Control Register, offset\+: 0x\+F00 \hypertarget{struct_e_t_b___mem_map_acdc0e8395d63098ffbbaa63cc05ceb7e}{}\index{E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}!I\+T\+M\+I\+S\+C\+O\+P0@{I\+T\+M\+I\+S\+C\+O\+P0}}
\index{I\+T\+M\+I\+S\+C\+O\+P0@{I\+T\+M\+I\+S\+C\+O\+P0}!E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection[{I\+T\+M\+I\+S\+C\+O\+P0}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+B\+\_\+\+Mem\+Map\+::\+I\+T\+M\+I\+S\+C\+O\+P0}\label{struct_e_t_b___mem_map_acdc0e8395d63098ffbbaa63cc05ceb7e}
Integration Register, I\+T\+M\+I\+S\+C\+O\+P0, offset\+: 0x\+E\+E0 \hypertarget{struct_e_t_b___mem_map_a15ffb02eb23af7c4ee5a13922f3f5d37}{}\index{E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}!I\+T\+T\+R\+F\+L\+I\+N@{I\+T\+T\+R\+F\+L\+I\+N}}
\index{I\+T\+T\+R\+F\+L\+I\+N@{I\+T\+T\+R\+F\+L\+I\+N}!E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection[{I\+T\+T\+R\+F\+L\+I\+N}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+B\+\_\+\+Mem\+Map\+::\+I\+T\+T\+R\+F\+L\+I\+N}\label{struct_e_t_b___mem_map_a15ffb02eb23af7c4ee5a13922f3f5d37}
Integration Register, I\+T\+T\+R\+F\+L\+I\+N, offset\+: 0x\+E\+E8 \hypertarget{struct_e_t_b___mem_map_a136987669379af39a12062922fee39b1}{}\index{E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}!I\+T\+T\+R\+F\+L\+I\+N\+A\+C\+K@{I\+T\+T\+R\+F\+L\+I\+N\+A\+C\+K}}
\index{I\+T\+T\+R\+F\+L\+I\+N\+A\+C\+K@{I\+T\+T\+R\+F\+L\+I\+N\+A\+C\+K}!E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection[{I\+T\+T\+R\+F\+L\+I\+N\+A\+C\+K}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+B\+\_\+\+Mem\+Map\+::\+I\+T\+T\+R\+F\+L\+I\+N\+A\+C\+K}\label{struct_e_t_b___mem_map_a136987669379af39a12062922fee39b1}
Integration Register, I\+T\+T\+R\+F\+L\+I\+N\+A\+C\+K, offset\+: 0x\+E\+E4 \hypertarget{struct_e_t_b___mem_map_ae5221e565fed13a5f544c207c5f18843}{}\index{E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}!L\+A\+R@{L\+A\+R}}
\index{L\+A\+R@{L\+A\+R}!E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection[{L\+A\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+B\+\_\+\+Mem\+Map\+::\+L\+A\+R}\label{struct_e_t_b___mem_map_ae5221e565fed13a5f544c207c5f18843}
Lock Access Register, offset\+: 0x\+F\+B0 \hypertarget{struct_e_t_b___mem_map_a92be1954eec6c20cefd3f7a2ea2fc2b7}{}\index{E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}!L\+S\+R@{L\+S\+R}}
\index{L\+S\+R@{L\+S\+R}!E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection[{L\+S\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+B\+\_\+\+Mem\+Map\+::\+L\+S\+R}\label{struct_e_t_b___mem_map_a92be1954eec6c20cefd3f7a2ea2fc2b7}
Lock Status Register, offset\+: 0x\+F\+B4 \hypertarget{struct_e_t_b___mem_map_a7cca8cc873dc51b739a8f2a26b01cd22}{}\index{E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}!P\+I\+D\+R0@{P\+I\+D\+R0}}
\index{P\+I\+D\+R0@{P\+I\+D\+R0}!E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection[{P\+I\+D\+R0}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+B\+\_\+\+Mem\+Map\+::\+P\+I\+D\+R0}\label{struct_e_t_b___mem_map_a7cca8cc873dc51b739a8f2a26b01cd22}
Peripheral Identification Register 0, offset\+: 0x\+F\+E0 \hypertarget{struct_e_t_b___mem_map_a608af25e75d3f8e98b484e53c286aaed}{}\index{E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}!P\+I\+D\+R1@{P\+I\+D\+R1}}
\index{P\+I\+D\+R1@{P\+I\+D\+R1}!E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection[{P\+I\+D\+R1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+B\+\_\+\+Mem\+Map\+::\+P\+I\+D\+R1}\label{struct_e_t_b___mem_map_a608af25e75d3f8e98b484e53c286aaed}
Peripheral Identification Register 1, offset\+: 0x\+F\+E4 \hypertarget{struct_e_t_b___mem_map_a29cf14afb49d11bc1c1ab4df4b9b23f5}{}\index{E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}!P\+I\+D\+R2@{P\+I\+D\+R2}}
\index{P\+I\+D\+R2@{P\+I\+D\+R2}!E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection[{P\+I\+D\+R2}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+B\+\_\+\+Mem\+Map\+::\+P\+I\+D\+R2}\label{struct_e_t_b___mem_map_a29cf14afb49d11bc1c1ab4df4b9b23f5}
Peripheral Identification Register 2, offset\+: 0x\+F\+E8 \hypertarget{struct_e_t_b___mem_map_aca8df6dc059f2ca8eb432f2f74a09149}{}\index{E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}!P\+I\+D\+R3@{P\+I\+D\+R3}}
\index{P\+I\+D\+R3@{P\+I\+D\+R3}!E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection[{P\+I\+D\+R3}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+B\+\_\+\+Mem\+Map\+::\+P\+I\+D\+R3}\label{struct_e_t_b___mem_map_aca8df6dc059f2ca8eb432f2f74a09149}
Peripheral Identification Register 3, offset\+: 0x\+F\+E\+C \hypertarget{struct_e_t_b___mem_map_aab4e4aba29d9ec426e0f2e218903a4f0}{}\index{E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}!P\+I\+D\+R4@{P\+I\+D\+R4}}
\index{P\+I\+D\+R4@{P\+I\+D\+R4}!E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection[{P\+I\+D\+R4}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+B\+\_\+\+Mem\+Map\+::\+P\+I\+D\+R4}\label{struct_e_t_b___mem_map_aab4e4aba29d9ec426e0f2e218903a4f0}
Peripheral Identification Register 4, offset\+: 0x\+F\+D0 \hypertarget{struct_e_t_b___mem_map_a29dbd40dd92aaf2fc1674f9f38ef1a5e}{}\index{E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}!P\+I\+D\+R5@{P\+I\+D\+R5}}
\index{P\+I\+D\+R5@{P\+I\+D\+R5}!E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection[{P\+I\+D\+R5}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+B\+\_\+\+Mem\+Map\+::\+P\+I\+D\+R5}\label{struct_e_t_b___mem_map_a29dbd40dd92aaf2fc1674f9f38ef1a5e}
Peripheral Identification Register 5, offset\+: 0x\+F\+D4 \hypertarget{struct_e_t_b___mem_map_aa7b42abfbe48ecbae7727e614304f2e5}{}\index{E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}!P\+I\+D\+R6@{P\+I\+D\+R6}}
\index{P\+I\+D\+R6@{P\+I\+D\+R6}!E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection[{P\+I\+D\+R6}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+B\+\_\+\+Mem\+Map\+::\+P\+I\+D\+R6}\label{struct_e_t_b___mem_map_aa7b42abfbe48ecbae7727e614304f2e5}
Peripheral Identification Register 6, offset\+: 0x\+F\+D8 \hypertarget{struct_e_t_b___mem_map_afe2e7e50c2713a52cce9a89e6dcb0e1c}{}\index{E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}!P\+I\+D\+R7@{P\+I\+D\+R7}}
\index{P\+I\+D\+R7@{P\+I\+D\+R7}!E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection[{P\+I\+D\+R7}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+B\+\_\+\+Mem\+Map\+::\+P\+I\+D\+R7}\label{struct_e_t_b___mem_map_afe2e7e50c2713a52cce9a89e6dcb0e1c}
Peripheral Identification Register 7, offset\+: 0x\+F\+D\+C \hypertarget{struct_e_t_b___mem_map_a1c10bbda4ba1bbe562b76e90bcb1bc61}{}\index{E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}!R\+D\+P@{R\+D\+P}}
\index{R\+D\+P@{R\+D\+P}!E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection[{R\+D\+P}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+B\+\_\+\+Mem\+Map\+::\+R\+D\+P}\label{struct_e_t_b___mem_map_a1c10bbda4ba1bbe562b76e90bcb1bc61}
R\+A\+M Depth Register, offset\+: 0x4 \hypertarget{struct_e_t_b___mem_map_a270d960dd4107f020db1f9bf7ef845df}{}\index{E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}!R\+R\+D@{R\+R\+D}}
\index{R\+R\+D@{R\+R\+D}!E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection[{R\+R\+D}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+B\+\_\+\+Mem\+Map\+::\+R\+R\+D}\label{struct_e_t_b___mem_map_a270d960dd4107f020db1f9bf7ef845df}
R\+A\+M Read Data Register, offset\+: 0x10 \hypertarget{struct_e_t_b___mem_map_a891b26a3c18779f393b9f699f42c9916}{}\index{E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}!R\+R\+P@{R\+R\+P}}
\index{R\+R\+P@{R\+R\+P}!E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection[{R\+R\+P}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+B\+\_\+\+Mem\+Map\+::\+R\+R\+P}\label{struct_e_t_b___mem_map_a891b26a3c18779f393b9f699f42c9916}
R\+A\+M Read Pointer Register, offset\+: 0x14 \hypertarget{struct_e_t_b___mem_map_a44fa135beae1216f33813266c1cdd08b}{}\index{E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}!R\+W\+D@{R\+W\+D}}
\index{R\+W\+D@{R\+W\+D}!E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection[{R\+W\+D}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+B\+\_\+\+Mem\+Map\+::\+R\+W\+D}\label{struct_e_t_b___mem_map_a44fa135beae1216f33813266c1cdd08b}
R\+A\+M Write Data Register, offset\+: 0x24 \hypertarget{struct_e_t_b___mem_map_a32780b4c79a1f22e2616d845f306f264}{}\index{E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}!R\+W\+P@{R\+W\+P}}
\index{R\+W\+P@{R\+W\+P}!E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection[{R\+W\+P}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+B\+\_\+\+Mem\+Map\+::\+R\+W\+P}\label{struct_e_t_b___mem_map_a32780b4c79a1f22e2616d845f306f264}
R\+A\+M Write Pointer Register, offset\+: 0x18 \hypertarget{struct_e_t_b___mem_map_a5a471e968aca953fb748c16b10d56939}{}\index{E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}!S\+T\+S@{S\+T\+S}}
\index{S\+T\+S@{S\+T\+S}!E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection[{S\+T\+S}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+B\+\_\+\+Mem\+Map\+::\+S\+T\+S}\label{struct_e_t_b___mem_map_a5a471e968aca953fb748c16b10d56939}
Status Register, offset\+: 0x\+C \hypertarget{struct_e_t_b___mem_map_a96dc184cb9f6ea6ba7b299b05c58d4ed}{}\index{E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}!T\+R\+G@{T\+R\+G}}
\index{T\+R\+G@{T\+R\+G}!E\+T\+B\+\_\+\+Mem\+Map@{E\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection[{T\+R\+G}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+B\+\_\+\+Mem\+Map\+::\+T\+R\+G}\label{struct_e_t_b___mem_map_a96dc184cb9f6ea6ba7b299b05c58d4ed}
Trigger Counter Register, offset\+: 0x1\+C 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
D\+:/\+Embedded Software U\+S/es18aut13/\+Project/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k70_f12_8h}{M\+K70\+F12.\+h}\end{DoxyCompactItemize}
