<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - drivers/gpu/drm/amd/display/dc/clk_mgr/dce100/dce_clk_mgr.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../../../../../index.html">top level</a> - <a href="index.html">drivers/gpu/drm/amd/display/dc/clk_mgr/dce100</a> - dce_clk_mgr.c<span style="font-size: 80%;"> (source / <a href="dce_clk_mgr.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">167</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-12-09 01:23:36</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">12</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../../../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<a name="2"><span class="lineNum">       2 </span>            :  * Copyright 2012-16 Advanced Micro Devices, Inc.</a>
<a name="3"><span class="lineNum">       3 </span>            :  *</a>
<a name="4"><span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a</a>
<a name="5"><span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),</a>
<a name="6"><span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation</a>
<a name="7"><span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,</a>
<a name="8"><span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the</a>
<a name="9"><span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:</a>
<a name="10"><span class="lineNum">      10 </span>            :  *</a>
<a name="11"><span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice shall be included in</a>
<a name="12"><span class="lineNum">      12 </span>            :  * all copies or substantial portions of the Software.</a>
<a name="13"><span class="lineNum">      13 </span>            :  *</a>
<a name="14"><span class="lineNum">      14 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</a>
<a name="15"><span class="lineNum">      15 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</a>
<a name="16"><span class="lineNum">      16 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</a>
<a name="17"><span class="lineNum">      17 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</a>
<a name="18"><span class="lineNum">      18 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</a>
<a name="19"><span class="lineNum">      19 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</a>
<a name="20"><span class="lineNum">      20 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.</a>
<a name="21"><span class="lineNum">      21 </span>            :  *</a>
<a name="22"><span class="lineNum">      22 </span>            :  * Authors: AMD</a>
<a name="23"><span class="lineNum">      23 </span>            :  *</a>
<a name="24"><span class="lineNum">      24 </span>            :  */</a>
<a name="25"><span class="lineNum">      25 </span>            : </a>
<a name="26"><span class="lineNum">      26 </span>            : </a>
<a name="27"><span class="lineNum">      27 </span>            : #include &quot;dccg.h&quot;</a>
<a name="28"><span class="lineNum">      28 </span>            : #include &quot;clk_mgr_internal.h&quot;</a>
<a name="29"><span class="lineNum">      29 </span>            : #include &quot;dce_clk_mgr.h&quot;</a>
<a name="30"><span class="lineNum">      30 </span>            : #include &quot;dce110/dce110_clk_mgr.h&quot;</a>
<a name="31"><span class="lineNum">      31 </span>            : #include &quot;dce112/dce112_clk_mgr.h&quot;</a>
<a name="32"><span class="lineNum">      32 </span>            : #include &quot;reg_helper.h&quot;</a>
<a name="33"><span class="lineNum">      33 </span>            : #include &quot;dmcu.h&quot;</a>
<a name="34"><span class="lineNum">      34 </span>            : #include &quot;core_types.h&quot;</a>
<a name="35"><span class="lineNum">      35 </span>            : #include &quot;dal_asic_id.h&quot;</a>
<a name="36"><span class="lineNum">      36 </span>            : </a>
<a name="37"><span class="lineNum">      37 </span>            : /*</a>
<a name="38"><span class="lineNum">      38 </span>            :  * Currently the register shifts and masks in this file are used for dce100 and dce80</a>
<a name="39"><span class="lineNum">      39 </span>            :  * which has identical definitions.</a>
<a name="40"><span class="lineNum">      40 </span>            :  * TODO: remove this when DPREFCLK_CNTL and dpref DENTIST_DISPCLK_CNTL</a>
<a name="41"><span class="lineNum">      41 </span>            :  * is moved to dccg, where it belongs</a>
<a name="42"><span class="lineNum">      42 </span>            :  */</a>
<a name="43"><span class="lineNum">      43 </span>            : #include &quot;dce/dce_8_0_d.h&quot;</a>
<a name="44"><span class="lineNum">      44 </span>            : #include &quot;dce/dce_8_0_sh_mask.h&quot;</a>
<a name="45"><span class="lineNum">      45 </span>            : </a>
<a name="46"><span class="lineNum">      46 </span>            : #define REG(reg) \</a>
<a name="47"><span class="lineNum">      47 </span>            :         (clk_mgr-&gt;regs-&gt;reg)</a>
<a name="48"><span class="lineNum">      48 </span>            : </a>
<a name="49"><span class="lineNum">      49 </span>            : #undef FN</a>
<a name="50"><span class="lineNum">      50 </span>            : #define FN(reg_name, field_name) \</a>
<a name="51"><span class="lineNum">      51 </span>            :         clk_mgr-&gt;clk_mgr_shift-&gt;field_name, clk_mgr-&gt;clk_mgr_mask-&gt;field_name</a>
<a name="52"><span class="lineNum">      52 </span>            : </a>
<a name="53"><span class="lineNum">      53 </span>            : static const struct clk_mgr_registers disp_clk_regs = {</a>
<a name="54"><span class="lineNum">      54 </span>            :                 CLK_COMMON_REG_LIST_DCE_BASE()</a>
<a name="55"><span class="lineNum">      55 </span>            : };</a>
<a name="56"><span class="lineNum">      56 </span>            : </a>
<a name="57"><span class="lineNum">      57 </span>            : static const struct clk_mgr_shift disp_clk_shift = {</a>
<a name="58"><span class="lineNum">      58 </span>            :                 CLK_COMMON_MASK_SH_LIST_DCE_COMMON_BASE(__SHIFT)</a>
<a name="59"><span class="lineNum">      59 </span>            : };</a>
<a name="60"><span class="lineNum">      60 </span>            : </a>
<a name="61"><span class="lineNum">      61 </span>            : static const struct clk_mgr_mask disp_clk_mask = {</a>
<a name="62"><span class="lineNum">      62 </span>            :                 CLK_COMMON_MASK_SH_LIST_DCE_COMMON_BASE(_MASK)</a>
<a name="63"><span class="lineNum">      63 </span>            : };</a>
<a name="64"><span class="lineNum">      64 </span>            : </a>
<a name="65"><span class="lineNum">      65 </span>            : </a>
<a name="66"><span class="lineNum">      66 </span>            : /* Max clock values for each state indexed by &quot;enum clocks_state&quot;: */</a>
<a name="67"><span class="lineNum">      67 </span>            : static const struct state_dependent_clocks dce80_max_clks_by_state[] = {</a>
<a name="68"><span class="lineNum">      68 </span>            : /* ClocksStateInvalid - should not be used */</a>
<a name="69"><span class="lineNum">      69 </span>            : { .display_clk_khz = 0, .pixel_clk_khz = 0 },</a>
<a name="70"><span class="lineNum">      70 </span>            : /* ClocksStateUltraLow - not expected to be used for DCE 8.0 */</a>
<a name="71"><span class="lineNum">      71 </span>            : { .display_clk_khz = 0, .pixel_clk_khz = 0 },</a>
<a name="72"><span class="lineNum">      72 </span>            : /* ClocksStateLow */</a>
<a name="73"><span class="lineNum">      73 </span>            : { .display_clk_khz = 352000, .pixel_clk_khz = 330000},</a>
<a name="74"><span class="lineNum">      74 </span>            : /* ClocksStateNominal */</a>
<a name="75"><span class="lineNum">      75 </span>            : { .display_clk_khz = 600000, .pixel_clk_khz = 400000 },</a>
<a name="76"><span class="lineNum">      76 </span>            : /* ClocksStatePerformance */</a>
<a name="77"><span class="lineNum">      77 </span>            : { .display_clk_khz = 600000, .pixel_clk_khz = 400000 } };</a>
<a name="78"><span class="lineNum">      78 </span>            : </a>
<a name="79"><span class="lineNum">      79 </span><span class="lineNoCov">          0 : int dentist_get_divider_from_did(int did)</span></a>
<a name="80"><span class="lineNum">      80 </span>            : {</a>
<a name="81"><span class="lineNum">      81 </span><span class="lineNoCov">          0 :         if (did &lt; DENTIST_BASE_DID_1)</span></a>
<a name="82"><span class="lineNum">      82 </span><span class="lineNoCov">          0 :                 did = DENTIST_BASE_DID_1;</span></a>
<a name="83"><span class="lineNum">      83 </span><span class="lineNoCov">          0 :         if (did &gt; DENTIST_MAX_DID)</span></a>
<a name="84"><span class="lineNum">      84 </span><span class="lineNoCov">          0 :                 did = DENTIST_MAX_DID;</span></a>
<a name="85"><span class="lineNum">      85 </span>            : </a>
<a name="86"><span class="lineNum">      86 </span><span class="lineNoCov">          0 :         if (did &lt; DENTIST_BASE_DID_2) {</span></a>
<a name="87"><span class="lineNum">      87 </span>            :                 return DENTIST_DIVIDER_RANGE_1_START + DENTIST_DIVIDER_RANGE_1_STEP</a>
<a name="88"><span class="lineNum">      88 </span>            :                                                         * (did - DENTIST_BASE_DID_1);</a>
<a name="89"><span class="lineNum">      89 </span><span class="lineNoCov">          0 :         } else if (did &lt; DENTIST_BASE_DID_3) {</span></a>
<a name="90"><span class="lineNum">      90 </span><span class="lineNoCov">          0 :                 return DENTIST_DIVIDER_RANGE_2_START + DENTIST_DIVIDER_RANGE_2_STEP</span></a>
<a name="91"><span class="lineNum">      91 </span>            :                                                         * (did - DENTIST_BASE_DID_2);</a>
<a name="92"><span class="lineNum">      92 </span><span class="lineNoCov">          0 :         } else if (did &lt; DENTIST_BASE_DID_4) {</span></a>
<a name="93"><span class="lineNum">      93 </span><span class="lineNoCov">          0 :                 return DENTIST_DIVIDER_RANGE_3_START + DENTIST_DIVIDER_RANGE_3_STEP</span></a>
<a name="94"><span class="lineNum">      94 </span>            :                                                         * (did - DENTIST_BASE_DID_3);</a>
<a name="95"><span class="lineNum">      95 </span>            :         } else {</a>
<a name="96"><span class="lineNum">      96 </span><span class="lineNoCov">          0 :                 return DENTIST_DIVIDER_RANGE_4_START + DENTIST_DIVIDER_RANGE_4_STEP</span></a>
<a name="97"><span class="lineNum">      97 </span><span class="lineNoCov">          0 :                                                         * (did - DENTIST_BASE_DID_4);</span></a>
<a name="98"><span class="lineNum">      98 </span>            :         }</a>
<a name="99"><span class="lineNum">      99 </span>            : }</a>
<a name="100"><span class="lineNum">     100 </span>            : </a>
<a name="101"><span class="lineNum">     101 </span>            : /* SW will adjust DP REF Clock average value for all purposes</a>
<a name="102"><span class="lineNum">     102 </span>            :  * (DP DTO / DP Audio DTO and DP GTC)</a>
<a name="103"><span class="lineNum">     103 </span>            :  if clock is spread for all cases:</a>
<a name="104"><span class="lineNum">     104 </span>            :  -if SS enabled on DP Ref clock and HW de-spreading enabled with SW</a>
<a name="105"><span class="lineNum">     105 </span>            :  calculations for DS_INCR/DS_MODULO (this is planned to be default case)</a>
<a name="106"><span class="lineNum">     106 </span>            :  -if SS enabled on DP Ref clock and HW de-spreading enabled with HW</a>
<a name="107"><span class="lineNum">     107 </span>            :  calculations (not planned to be used, but average clock should still</a>
<a name="108"><span class="lineNum">     108 </span>            :  be valid)</a>
<a name="109"><span class="lineNum">     109 </span>            :  -if SS enabled on DP Ref clock and HW de-spreading disabled</a>
<a name="110"><span class="lineNum">     110 </span>            :  (should not be case with CIK) then SW should program all rates</a>
<a name="111"><span class="lineNum">     111 </span>            :  generated according to average value (case as with previous ASICs)</a>
<a name="112"><span class="lineNum">     112 </span>            :   */</a>
<a name="113"><span class="lineNum">     113 </span>            : </a>
<a name="114"><span class="lineNum">     114 </span><span class="lineNoCov">          0 : int dce_adjust_dp_ref_freq_for_ss(struct clk_mgr_internal *clk_mgr_dce, int dp_ref_clk_khz)</span></a>
<a name="115"><span class="lineNum">     115 </span>            : {</a>
<a name="116"><span class="lineNum">     116 </span><span class="lineNoCov">          0 :         if (clk_mgr_dce-&gt;ss_on_dprefclk &amp;&amp; clk_mgr_dce-&gt;dprefclk_ss_divider != 0) {</span></a>
<a name="117"><span class="lineNum">     117 </span><span class="lineNoCov">          0 :                 struct fixed31_32 ss_percentage = dc_fixpt_div_int(</span></a>
<a name="118"><span class="lineNum">     118 </span><span class="lineNoCov">          0 :                                 dc_fixpt_from_fraction(clk_mgr_dce-&gt;dprefclk_ss_percentage,</span></a>
<a name="119"><span class="lineNum">     119 </span>            :                                                         clk_mgr_dce-&gt;dprefclk_ss_divider), 200);</a>
<a name="120"><span class="lineNum">     120 </span>            :                 struct fixed31_32 adj_dp_ref_clk_khz;</a>
<a name="121"><span class="lineNum">     121 </span>            : </a>
<a name="122"><span class="lineNum">     122 </span><span class="lineNoCov">          0 :                 ss_percentage = dc_fixpt_sub(dc_fixpt_one, ss_percentage);</span></a>
<a name="123"><span class="lineNum">     123 </span><span class="lineNoCov">          0 :                 adj_dp_ref_clk_khz = dc_fixpt_mul_int(ss_percentage, dp_ref_clk_khz);</span></a>
<a name="124"><span class="lineNum">     124 </span><span class="lineNoCov">          0 :                 dp_ref_clk_khz = dc_fixpt_floor(adj_dp_ref_clk_khz);</span></a>
<a name="125"><span class="lineNum">     125 </span>            :         }</a>
<a name="126"><span class="lineNum">     126 </span><span class="lineNoCov">          0 :         return dp_ref_clk_khz;</span></a>
<a name="127"><span class="lineNum">     127 </span>            : }</a>
<a name="128"><span class="lineNum">     128 </span>            : </a>
<a name="129"><span class="lineNum">     129 </span><span class="lineNoCov">          0 : int dce_get_dp_ref_freq_khz(struct clk_mgr *clk_mgr_base)</span></a>
<a name="130"><span class="lineNum">     130 </span>            : {</a>
<a name="131"><span class="lineNum">     131 </span><span class="lineNoCov">          0 :         struct clk_mgr_internal *clk_mgr = TO_CLK_MGR_INTERNAL(clk_mgr_base);</span></a>
<a name="132"><span class="lineNum">     132 </span>            :         int dprefclk_wdivider;</a>
<a name="133"><span class="lineNum">     133 </span>            :         int dprefclk_src_sel;</a>
<a name="134"><span class="lineNum">     134 </span>            :         int dp_ref_clk_khz;</a>
<a name="135"><span class="lineNum">     135 </span>            :         int target_div;</a>
<a name="136"><span class="lineNum">     136 </span>            : </a>
<a name="137"><span class="lineNum">     137 </span>            :         /* ASSERT DP Reference Clock source is from DFS*/</a>
<a name="138"><span class="lineNum">     138 </span><span class="lineNoCov">          0 :         REG_GET(DPREFCLK_CNTL, DPREFCLK_SRC_SEL, &amp;dprefclk_src_sel);</span></a>
<a name="139"><span class="lineNum">     139 </span><span class="lineNoCov">          0 :         ASSERT(dprefclk_src_sel == 0);</span></a>
<a name="140"><span class="lineNum">     140 </span>            : </a>
<a name="141"><span class="lineNum">     141 </span>            :         /* Read the mmDENTIST_DISPCLK_CNTL to get the currently</a>
<a name="142"><span class="lineNum">     142 </span>            :          * programmed DID DENTIST_DPREFCLK_WDIVIDER*/</a>
<a name="143"><span class="lineNum">     143 </span><span class="lineNoCov">          0 :         REG_GET(DENTIST_DISPCLK_CNTL, DENTIST_DPREFCLK_WDIVIDER, &amp;dprefclk_wdivider);</span></a>
<a name="144"><span class="lineNum">     144 </span>            : </a>
<a name="145"><span class="lineNum">     145 </span>            :         /* Convert DENTIST_DPREFCLK_WDIVIDERto actual divider*/</a>
<a name="146"><span class="lineNum">     146 </span><span class="lineNoCov">          0 :         target_div = dentist_get_divider_from_did(dprefclk_wdivider);</span></a>
<a name="147"><span class="lineNum">     147 </span>            : </a>
<a name="148"><span class="lineNum">     148 </span>            :         /* Calculate the current DFS clock, in kHz.*/</a>
<a name="149"><span class="lineNum">     149 </span><span class="lineNoCov">          0 :         dp_ref_clk_khz = (DENTIST_DIVIDER_RANGE_SCALE_FACTOR</span></a>
<a name="150"><span class="lineNum">     150 </span><span class="lineNoCov">          0 :                 * clk_mgr-&gt;base.dentist_vco_freq_khz) / target_div;</span></a>
<a name="151"><span class="lineNum">     151 </span>            : </a>
<a name="152"><span class="lineNum">     152 </span><span class="lineNoCov">          0 :         return dce_adjust_dp_ref_freq_for_ss(clk_mgr, dp_ref_clk_khz);</span></a>
<a name="153"><span class="lineNum">     153 </span>            : }</a>
<a name="154"><span class="lineNum">     154 </span>            : </a>
<a name="155"><span class="lineNum">     155 </span><span class="lineNoCov">          0 : int dce12_get_dp_ref_freq_khz(struct clk_mgr *clk_mgr_base)</span></a>
<a name="156"><span class="lineNum">     156 </span>            : {</a>
<a name="157"><span class="lineNum">     157 </span><span class="lineNoCov">          0 :         struct clk_mgr_internal *clk_mgr_dce = TO_CLK_MGR_INTERNAL(clk_mgr_base);</span></a>
<a name="158"><span class="lineNum">     158 </span>            : </a>
<a name="159"><span class="lineNum">     159 </span><span class="lineNoCov">          0 :         return dce_adjust_dp_ref_freq_for_ss(clk_mgr_dce, clk_mgr_base-&gt;dprefclk_khz);</span></a>
<a name="160"><span class="lineNum">     160 </span>            : }</a>
<a name="161"><span class="lineNum">     161 </span>            : </a>
<a name="162"><span class="lineNum">     162 </span>            : /* unit: in_khz before mode set, get pixel clock from context. ASIC register</a>
<a name="163"><span class="lineNum">     163 </span>            :  * may not be programmed yet</a>
<a name="164"><span class="lineNum">     164 </span>            :  */</a>
<a name="165"><span class="lineNum">     165 </span><span class="lineNoCov">          0 : uint32_t dce_get_max_pixel_clock_for_all_paths(struct dc_state *context)</span></a>
<a name="166"><span class="lineNum">     166 </span>            : {</a>
<a name="167"><span class="lineNum">     167 </span><span class="lineNoCov">          0 :         uint32_t max_pix_clk = 0;</span></a>
<a name="168"><span class="lineNum">     168 </span>            :         int i;</a>
<a name="169"><span class="lineNum">     169 </span>            : </a>
<a name="170"><span class="lineNum">     170 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; MAX_PIPES; i++) {</span></a>
<a name="171"><span class="lineNum">     171 </span><span class="lineNoCov">          0 :                 struct pipe_ctx *pipe_ctx = &amp;context-&gt;res_ctx.pipe_ctx[i];</span></a>
<a name="172"><span class="lineNum">     172 </span>            : </a>
<a name="173"><span class="lineNum">     173 </span><span class="lineNoCov">          0 :                 if (pipe_ctx-&gt;stream == NULL)</span></a>
<a name="174"><span class="lineNum">     174 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="175"><span class="lineNum">     175 </span>            : </a>
<a name="176"><span class="lineNum">     176 </span>            :                 /* do not check under lay */</a>
<a name="177"><span class="lineNum">     177 </span><span class="lineNoCov">          0 :                 if (pipe_ctx-&gt;top_pipe)</span></a>
<a name="178"><span class="lineNum">     178 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="179"><span class="lineNum">     179 </span>            : </a>
<a name="180"><span class="lineNum">     180 </span><span class="lineNoCov">          0 :                 if (pipe_ctx-&gt;stream_res.pix_clk_params.requested_pix_clk_100hz / 10 &gt; max_pix_clk)</span></a>
<a name="181"><span class="lineNum">     181 </span><span class="lineNoCov">          0 :                         max_pix_clk = pipe_ctx-&gt;stream_res.pix_clk_params.requested_pix_clk_100hz / 10;</span></a>
<a name="182"><span class="lineNum">     182 </span>            : </a>
<a name="183"><span class="lineNum">     183 </span>            :                 /* raise clock state for HBR3/2 if required. Confirmed with HW DCE/DPCS</a>
<a name="184"><span class="lineNum">     184 </span>            :                  * logic for HBR3 still needs Nominal (0.8V) on VDDC rail</a>
<a name="185"><span class="lineNum">     185 </span>            :                  */</a>
<a name="186"><span class="lineNum">     186 </span><span class="lineNoCov">          0 :                 if (dc_is_dp_signal(pipe_ctx-&gt;stream-&gt;signal) &amp;&amp;</span></a>
<a name="187"><span class="lineNum">     187 </span><span class="lineNoCov">          0 :                                 pipe_ctx-&gt;stream_res.pix_clk_params.requested_sym_clk &gt; max_pix_clk)</span></a>
<a name="188"><span class="lineNum">     188 </span><span class="lineNoCov">          0 :                         max_pix_clk = pipe_ctx-&gt;stream_res.pix_clk_params.requested_sym_clk;</span></a>
<a name="189"><span class="lineNum">     189 </span>            :         }</a>
<a name="190"><span class="lineNum">     190 </span>            : </a>
<a name="191"><span class="lineNum">     191 </span><span class="lineNoCov">          0 :         return max_pix_clk;</span></a>
<a name="192"><span class="lineNum">     192 </span>            : }</a>
<a name="193"><span class="lineNum">     193 </span>            : </a>
<a name="194"><span class="lineNum">     194 </span><span class="lineNoCov">          0 : enum dm_pp_clocks_state dce_get_required_clocks_state(</span></a>
<a name="195"><span class="lineNum">     195 </span>            :         struct clk_mgr *clk_mgr_base,</a>
<a name="196"><span class="lineNum">     196 </span>            :         struct dc_state *context)</a>
<a name="197"><span class="lineNum">     197 </span>            : {</a>
<a name="198"><span class="lineNum">     198 </span><span class="lineNoCov">          0 :         struct clk_mgr_internal *clk_mgr_dce = TO_CLK_MGR_INTERNAL(clk_mgr_base);</span></a>
<a name="199"><span class="lineNum">     199 </span>            :         int i;</a>
<a name="200"><span class="lineNum">     200 </span>            :         enum dm_pp_clocks_state low_req_clk;</a>
<a name="201"><span class="lineNum">     201 </span><span class="lineNoCov">          0 :         int max_pix_clk = dce_get_max_pixel_clock_for_all_paths(context);</span></a>
<a name="202"><span class="lineNum">     202 </span>            : </a>
<a name="203"><span class="lineNum">     203 </span>            :         /* Iterate from highest supported to lowest valid state, and update</a>
<a name="204"><span class="lineNum">     204 </span>            :          * lowest RequiredState with the lowest state that satisfies</a>
<a name="205"><span class="lineNum">     205 </span>            :          * all required clocks</a>
<a name="206"><span class="lineNum">     206 </span>            :          */</a>
<a name="207"><span class="lineNum">     207 </span><span class="lineNoCov">          0 :         for (i = clk_mgr_dce-&gt;max_clks_state; i &gt;= DM_PP_CLOCKS_STATE_ULTRA_LOW; i--)</span></a>
<a name="208"><span class="lineNum">     208 </span><span class="lineNoCov">          0 :                 if (context-&gt;bw_ctx.bw.dce.dispclk_khz &gt;</span></a>
<a name="209"><span class="lineNum">     209 </span><span class="lineNoCov">          0 :                                 clk_mgr_dce-&gt;max_clks_by_state[i].display_clk_khz</span></a>
<a name="210"><span class="lineNum">     210 </span><span class="lineNoCov">          0 :                         || max_pix_clk &gt;</span></a>
<a name="211"><span class="lineNum">     211 </span><span class="lineNoCov">          0 :                                 clk_mgr_dce-&gt;max_clks_by_state[i].pixel_clk_khz)</span></a>
<a name="212"><span class="lineNum">     212 </span>            :                         break;</a>
<a name="213"><span class="lineNum">     213 </span>            : </a>
<a name="214"><span class="lineNum">     214 </span><span class="lineNoCov">          0 :         low_req_clk = i + 1;</span></a>
<a name="215"><span class="lineNum">     215 </span><span class="lineNoCov">          0 :         if (low_req_clk &gt; clk_mgr_dce-&gt;max_clks_state) {</span></a>
<a name="216"><span class="lineNum">     216 </span>            :                 /* set max clock state for high phyclock, invalid on exceeding display clock */</a>
<a name="217"><span class="lineNum">     217 </span><span class="lineNoCov">          0 :                 if (clk_mgr_dce-&gt;max_clks_by_state[clk_mgr_dce-&gt;max_clks_state].display_clk_khz</span></a>
<a name="218"><span class="lineNum">     218 </span><span class="lineNoCov">          0 :                                 &lt; context-&gt;bw_ctx.bw.dce.dispclk_khz)</span></a>
<a name="219"><span class="lineNum">     219 </span>            :                         low_req_clk = DM_PP_CLOCKS_STATE_INVALID;</a>
<a name="220"><span class="lineNum">     220 </span>            :                 else</a>
<a name="221"><span class="lineNum">     221 </span><span class="lineNoCov">          0 :                         low_req_clk = clk_mgr_dce-&gt;max_clks_state;</span></a>
<a name="222"><span class="lineNum">     222 </span>            :         }</a>
<a name="223"><span class="lineNum">     223 </span>            : </a>
<a name="224"><span class="lineNum">     224 </span><span class="lineNoCov">          0 :         return low_req_clk;</span></a>
<a name="225"><span class="lineNum">     225 </span>            : }</a>
<a name="226"><span class="lineNum">     226 </span>            : </a>
<a name="227"><span class="lineNum">     227 </span>            : </a>
<a name="228"><span class="lineNum">     228 </span>            : /* TODO: remove use the two broken down functions */</a>
<a name="229"><span class="lineNum">     229 </span><span class="lineNoCov">          0 : int dce_set_clock(</span></a>
<a name="230"><span class="lineNum">     230 </span>            :         struct clk_mgr *clk_mgr_base,</a>
<a name="231"><span class="lineNum">     231 </span>            :         int requested_clk_khz)</a>
<a name="232"><span class="lineNum">     232 </span>            : {</a>
<a name="233"><span class="lineNum">     233 </span><span class="lineNoCov">          0 :         struct clk_mgr_internal *clk_mgr_dce = TO_CLK_MGR_INTERNAL(clk_mgr_base);</span></a>
<a name="234"><span class="lineNum">     234 </span><span class="lineNoCov">          0 :         struct bp_pixel_clock_parameters pxl_clk_params = { 0 };</span></a>
<a name="235"><span class="lineNum">     235 </span><span class="lineNoCov">          0 :         struct dc_bios *bp = clk_mgr_base-&gt;ctx-&gt;dc_bios;</span></a>
<a name="236"><span class="lineNum">     236 </span><span class="lineNoCov">          0 :         int actual_clock = requested_clk_khz;</span></a>
<a name="237"><span class="lineNum">     237 </span><span class="lineNoCov">          0 :         struct dmcu *dmcu = clk_mgr_dce-&gt;base.ctx-&gt;dc-&gt;res_pool-&gt;dmcu;</span></a>
<a name="238"><span class="lineNum">     238 </span>            : </a>
<a name="239"><span class="lineNum">     239 </span>            :         /* Make sure requested clock isn't lower than minimum threshold*/</a>
<a name="240"><span class="lineNum">     240 </span><span class="lineNoCov">          0 :         if (requested_clk_khz &gt; 0)</span></a>
<a name="241"><span class="lineNum">     241 </span><span class="lineNoCov">          0 :                 requested_clk_khz = max(requested_clk_khz,</span></a>
<a name="242"><span class="lineNum">     242 </span>            :                                 clk_mgr_dce-&gt;base.dentist_vco_freq_khz / 64);</a>
<a name="243"><span class="lineNum">     243 </span>            : </a>
<a name="244"><span class="lineNum">     244 </span>            :         /* Prepare to program display clock*/</a>
<a name="245"><span class="lineNum">     245 </span><span class="lineNoCov">          0 :         pxl_clk_params.target_pixel_clock_100hz = requested_clk_khz * 10;</span></a>
<a name="246"><span class="lineNum">     246 </span><span class="lineNoCov">          0 :         pxl_clk_params.pll_id = CLOCK_SOURCE_ID_DFS;</span></a>
<a name="247"><span class="lineNum">     247 </span>            : </a>
<a name="248"><span class="lineNum">     248 </span><span class="lineNoCov">          0 :         if (clk_mgr_dce-&gt;dfs_bypass_active)</span></a>
<a name="249"><span class="lineNum">     249 </span><span class="lineNoCov">          0 :                 pxl_clk_params.flags.SET_DISPCLK_DFS_BYPASS = true;</span></a>
<a name="250"><span class="lineNum">     250 </span>            : </a>
<a name="251"><span class="lineNum">     251 </span><span class="lineNoCov">          0 :         bp-&gt;funcs-&gt;program_display_engine_pll(bp, &amp;pxl_clk_params);</span></a>
<a name="252"><span class="lineNum">     252 </span>            : </a>
<a name="253"><span class="lineNum">     253 </span><span class="lineNoCov">          0 :         if (clk_mgr_dce-&gt;dfs_bypass_active) {</span></a>
<a name="254"><span class="lineNum">     254 </span>            :                 /* Cache the fixed display clock*/</a>
<a name="255"><span class="lineNum">     255 </span><span class="lineNoCov">          0 :                 clk_mgr_dce-&gt;dfs_bypass_disp_clk =</span></a>
<a name="256"><span class="lineNum">     256 </span><span class="lineNoCov">          0 :                         pxl_clk_params.dfs_bypass_display_clock;</span></a>
<a name="257"><span class="lineNum">     257 </span><span class="lineNoCov">          0 :                 actual_clock = pxl_clk_params.dfs_bypass_display_clock;</span></a>
<a name="258"><span class="lineNum">     258 </span>            :         }</a>
<a name="259"><span class="lineNum">     259 </span>            : </a>
<a name="260"><span class="lineNum">     260 </span>            :         /* from power down, we need mark the clock state as ClocksStateNominal</a>
<a name="261"><span class="lineNum">     261 </span>            :          * from HWReset, so when resume we will call pplib voltage regulator.*/</a>
<a name="262"><span class="lineNum">     262 </span><span class="lineNoCov">          0 :         if (requested_clk_khz == 0)</span></a>
<a name="263"><span class="lineNum">     263 </span><span class="lineNoCov">          0 :                 clk_mgr_dce-&gt;cur_min_clks_state = DM_PP_CLOCKS_STATE_NOMINAL;</span></a>
<a name="264"><span class="lineNum">     264 </span>            : </a>
<a name="265"><span class="lineNum">     265 </span><span class="lineNoCov">          0 :         if (dmcu &amp;&amp; dmcu-&gt;funcs-&gt;is_dmcu_initialized(dmcu))</span></a>
<a name="266"><span class="lineNum">     266 </span><span class="lineNoCov">          0 :                 dmcu-&gt;funcs-&gt;set_psr_wait_loop(dmcu, actual_clock / 1000 / 7);</span></a>
<a name="267"><span class="lineNum">     267 </span>            : </a>
<a name="268"><span class="lineNum">     268 </span><span class="lineNoCov">          0 :         return actual_clock;</span></a>
<a name="269"><span class="lineNum">     269 </span>            : }</a>
<a name="270"><span class="lineNum">     270 </span>            : </a>
<a name="271"><span class="lineNum">     271 </span>            : </a>
<a name="272"><span class="lineNum">     272 </span><span class="lineNoCov">          0 : static void dce_clock_read_integrated_info(struct clk_mgr_internal *clk_mgr_dce)</span></a>
<a name="273"><span class="lineNum">     273 </span>            : {</a>
<a name="274"><span class="lineNum">     274 </span><span class="lineNoCov">          0 :         struct dc_debug_options *debug = &amp;clk_mgr_dce-&gt;base.ctx-&gt;dc-&gt;debug;</span></a>
<a name="275"><span class="lineNum">     275 </span><span class="lineNoCov">          0 :         struct dc_bios *bp = clk_mgr_dce-&gt;base.ctx-&gt;dc_bios;</span></a>
<a name="276"><span class="lineNum">     276 </span>            :         int i;</a>
<a name="277"><span class="lineNum">     277 </span>            : </a>
<a name="278"><span class="lineNum">     278 </span><span class="lineNoCov">          0 :         if (bp-&gt;integrated_info)</span></a>
<a name="279"><span class="lineNum">     279 </span><span class="lineNoCov">          0 :                 clk_mgr_dce-&gt;base.dentist_vco_freq_khz = bp-&gt;integrated_info-&gt;dentist_vco_freq;</span></a>
<a name="280"><span class="lineNum">     280 </span><span class="lineNoCov">          0 :         if (clk_mgr_dce-&gt;base.dentist_vco_freq_khz == 0) {</span></a>
<a name="281"><span class="lineNum">     281 </span><span class="lineNoCov">          0 :                 clk_mgr_dce-&gt;base.dentist_vco_freq_khz = bp-&gt;fw_info.smu_gpu_pll_output_freq;</span></a>
<a name="282"><span class="lineNum">     282 </span><span class="lineNoCov">          0 :                 if (clk_mgr_dce-&gt;base.dentist_vco_freq_khz == 0)</span></a>
<a name="283"><span class="lineNum">     283 </span><span class="lineNoCov">          0 :                         clk_mgr_dce-&gt;base.dentist_vco_freq_khz = 3600000;</span></a>
<a name="284"><span class="lineNum">     284 </span>            :         }</a>
<a name="285"><span class="lineNum">     285 </span>            : </a>
<a name="286"><span class="lineNum">     286 </span>            :         /*update the maximum display clock for each power state*/</a>
<a name="287"><span class="lineNum">     287 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; NUMBER_OF_DISP_CLK_VOLTAGE; ++i) {</span></a>
<a name="288"><span class="lineNum">     288 </span><span class="lineNoCov">          0 :                 enum dm_pp_clocks_state clk_state = DM_PP_CLOCKS_STATE_INVALID;</span></a>
<a name="289"><span class="lineNum">     289 </span>            : </a>
<a name="290"><span class="lineNum">     290 </span>            :                 switch (i) {</a>
<a name="291"><span class="lineNum">     291 </span>            :                 case 0:</a>
<a name="292"><span class="lineNum">     292 </span>            :                         clk_state = DM_PP_CLOCKS_STATE_ULTRA_LOW;</a>
<a name="293"><span class="lineNum">     293 </span>            :                         break;</a>
<a name="294"><span class="lineNum">     294 </span>            : </a>
<a name="295"><span class="lineNum">     295 </span>            :                 case 1:</a>
<a name="296"><span class="lineNum">     296 </span>            :                         clk_state = DM_PP_CLOCKS_STATE_LOW;</a>
<a name="297"><span class="lineNum">     297 </span>            :                         break;</a>
<a name="298"><span class="lineNum">     298 </span>            : </a>
<a name="299"><span class="lineNum">     299 </span>            :                 case 2:</a>
<a name="300"><span class="lineNum">     300 </span>            :                         clk_state = DM_PP_CLOCKS_STATE_NOMINAL;</a>
<a name="301"><span class="lineNum">     301 </span>            :                         break;</a>
<a name="302"><span class="lineNum">     302 </span>            : </a>
<a name="303"><span class="lineNum">     303 </span>            :                 case 3:</a>
<a name="304"><span class="lineNum">     304 </span>            :                         clk_state = DM_PP_CLOCKS_STATE_PERFORMANCE;</a>
<a name="305"><span class="lineNum">     305 </span>            :                         break;</a>
<a name="306"><span class="lineNum">     306 </span>            : </a>
<a name="307"><span class="lineNum">     307 </span>            :                 default:</a>
<a name="308"><span class="lineNum">     308 </span>            :                         clk_state = DM_PP_CLOCKS_STATE_INVALID;</a>
<a name="309"><span class="lineNum">     309 </span>            :                         break;</a>
<a name="310"><span class="lineNum">     310 </span>            :                 }</a>
<a name="311"><span class="lineNum">     311 </span>            : </a>
<a name="312"><span class="lineNum">     312 </span>            :                 /*Do not allow bad VBIOS/SBIOS to override with invalid values,</a>
<a name="313"><span class="lineNum">     313 </span>            :                  * check for &gt; 100MHz*/</a>
<a name="314"><span class="lineNum">     314 </span><span class="lineNoCov">          0 :                 if (bp-&gt;integrated_info)</span></a>
<a name="315"><span class="lineNum">     315 </span><span class="lineNoCov">          0 :                         if (bp-&gt;integrated_info-&gt;disp_clk_voltage[i].max_supported_clk &gt;= 100000)</span></a>
<a name="316"><span class="lineNum">     316 </span><span class="lineNoCov">          0 :                                 clk_mgr_dce-&gt;max_clks_by_state[clk_state].display_clk_khz =</span></a>
<a name="317"><span class="lineNum">     317 </span><span class="lineNoCov">          0 :                                         bp-&gt;integrated_info-&gt;disp_clk_voltage[i].max_supported_clk;</span></a>
<a name="318"><span class="lineNum">     318 </span>            :         }</a>
<a name="319"><span class="lineNum">     319 </span>            : </a>
<a name="320"><span class="lineNum">     320 </span><span class="lineNoCov">          0 :         if (!debug-&gt;disable_dfs_bypass &amp;&amp; bp-&gt;integrated_info)</span></a>
<a name="321"><span class="lineNum">     321 </span><span class="lineNoCov">          0 :                 if (bp-&gt;integrated_info-&gt;gpu_cap_info &amp; DFS_BYPASS_ENABLE)</span></a>
<a name="322"><span class="lineNum">     322 </span><span class="lineNoCov">          0 :                         clk_mgr_dce-&gt;dfs_bypass_enabled = true;</span></a>
<a name="323"><span class="lineNum">     323 </span><span class="lineNoCov">          0 : }</span></a>
<a name="324"><span class="lineNum">     324 </span>            : </a>
<a name="325"><span class="lineNum">     325 </span><span class="lineNoCov">          0 : void dce_clock_read_ss_info(struct clk_mgr_internal *clk_mgr_dce)</span></a>
<a name="326"><span class="lineNum">     326 </span>            : {</a>
<a name="327"><span class="lineNum">     327 </span><span class="lineNoCov">          0 :         struct dc_bios *bp = clk_mgr_dce-&gt;base.ctx-&gt;dc_bios;</span></a>
<a name="328"><span class="lineNum">     328 </span><span class="lineNoCov">          0 :         int ss_info_num = bp-&gt;funcs-&gt;get_ss_entry_number(</span></a>
<a name="329"><span class="lineNum">     329 </span>            :                         bp, AS_SIGNAL_TYPE_GPU_PLL);</a>
<a name="330"><span class="lineNum">     330 </span>            : </a>
<a name="331"><span class="lineNum">     331 </span><span class="lineNoCov">          0 :         if (ss_info_num) {</span></a>
<a name="332"><span class="lineNum">     332 </span><span class="lineNoCov">          0 :                 struct spread_spectrum_info info = { { 0 } };</span></a>
<a name="333"><span class="lineNum">     333 </span><span class="lineNoCov">          0 :                 enum bp_result result = bp-&gt;funcs-&gt;get_spread_spectrum_info(</span></a>
<a name="334"><span class="lineNum">     334 </span>            :                                 bp, AS_SIGNAL_TYPE_GPU_PLL, 0, &amp;info);</a>
<a name="335"><span class="lineNum">     335 </span>            : </a>
<a name="336"><span class="lineNum">     336 </span>            :                 /* Based on VBIOS, VBIOS will keep entry for GPU PLL SS</a>
<a name="337"><span class="lineNum">     337 </span>            :                  * even if SS not enabled and in that case</a>
<a name="338"><span class="lineNum">     338 </span>            :                  * SSInfo.spreadSpectrumPercentage !=0 would be sign</a>
<a name="339"><span class="lineNum">     339 </span>            :                  * that SS is enabled</a>
<a name="340"><span class="lineNum">     340 </span>            :                  */</a>
<a name="341"><span class="lineNum">     341 </span><span class="lineNoCov">          0 :                 if (result == BP_RESULT_OK &amp;&amp;</span></a>
<a name="342"><span class="lineNum">     342 </span><span class="lineNoCov">          0 :                                 info.spread_spectrum_percentage != 0) {</span></a>
<a name="343"><span class="lineNum">     343 </span><span class="lineNoCov">          0 :                         clk_mgr_dce-&gt;ss_on_dprefclk = true;</span></a>
<a name="344"><span class="lineNum">     344 </span><span class="lineNoCov">          0 :                         clk_mgr_dce-&gt;dprefclk_ss_divider = info.spread_percentage_divider;</span></a>
<a name="345"><span class="lineNum">     345 </span>            : </a>
<a name="346"><span class="lineNum">     346 </span><span class="lineNoCov">          0 :                         if (info.type.CENTER_MODE == 0) {</span></a>
<a name="347"><span class="lineNum">     347 </span>            :                                 /* TODO: Currently for DP Reference clock we</a>
<a name="348"><span class="lineNum">     348 </span>            :                                  * need only SS percentage for</a>
<a name="349"><span class="lineNum">     349 </span>            :                                  * downspread */</a>
<a name="350"><span class="lineNum">     350 </span><span class="lineNoCov">          0 :                                 clk_mgr_dce-&gt;dprefclk_ss_percentage =</span></a>
<a name="351"><span class="lineNum">     351 </span><span class="lineNoCov">          0 :                                                 info.spread_spectrum_percentage;</span></a>
<a name="352"><span class="lineNum">     352 </span>            :                         }</a>
<a name="353"><span class="lineNum">     353 </span>            : </a>
<a name="354"><span class="lineNum">     354 </span><span class="lineNoCov">          0 :                         return;</span></a>
<a name="355"><span class="lineNum">     355 </span>            :                 }</a>
<a name="356"><span class="lineNum">     356 </span>            : </a>
<a name="357"><span class="lineNum">     357 </span><span class="lineNoCov">          0 :                 result = bp-&gt;funcs-&gt;get_spread_spectrum_info(</span></a>
<a name="358"><span class="lineNum">     358 </span>            :                                 bp, AS_SIGNAL_TYPE_DISPLAY_PORT, 0, &amp;info);</a>
<a name="359"><span class="lineNum">     359 </span>            : </a>
<a name="360"><span class="lineNum">     360 </span>            :                 /* Based on VBIOS, VBIOS will keep entry for DPREFCLK SS</a>
<a name="361"><span class="lineNum">     361 </span>            :                  * even if SS not enabled and in that case</a>
<a name="362"><span class="lineNum">     362 </span>            :                  * SSInfo.spreadSpectrumPercentage !=0 would be sign</a>
<a name="363"><span class="lineNum">     363 </span>            :                  * that SS is enabled</a>
<a name="364"><span class="lineNum">     364 </span>            :                  */</a>
<a name="365"><span class="lineNum">     365 </span><span class="lineNoCov">          0 :                 if (result == BP_RESULT_OK &amp;&amp;</span></a>
<a name="366"><span class="lineNum">     366 </span><span class="lineNoCov">          0 :                                 info.spread_spectrum_percentage != 0) {</span></a>
<a name="367"><span class="lineNum">     367 </span><span class="lineNoCov">          0 :                         clk_mgr_dce-&gt;ss_on_dprefclk = true;</span></a>
<a name="368"><span class="lineNum">     368 </span><span class="lineNoCov">          0 :                         clk_mgr_dce-&gt;dprefclk_ss_divider = info.spread_percentage_divider;</span></a>
<a name="369"><span class="lineNum">     369 </span>            : </a>
<a name="370"><span class="lineNum">     370 </span><span class="lineNoCov">          0 :                         if (info.type.CENTER_MODE == 0) {</span></a>
<a name="371"><span class="lineNum">     371 </span>            :                                 /* Currently for DP Reference clock we</a>
<a name="372"><span class="lineNum">     372 </span>            :                                  * need only SS percentage for</a>
<a name="373"><span class="lineNum">     373 </span>            :                                  * downspread */</a>
<a name="374"><span class="lineNum">     374 </span><span class="lineNoCov">          0 :                                 clk_mgr_dce-&gt;dprefclk_ss_percentage =</span></a>
<a name="375"><span class="lineNum">     375 </span><span class="lineNoCov">          0 :                                                 info.spread_spectrum_percentage;</span></a>
<a name="376"><span class="lineNum">     376 </span>            :                         }</a>
<a name="377"><span class="lineNum">     377 </span><span class="lineNoCov">          0 :                         if (clk_mgr_dce-&gt;base.ctx-&gt;dc-&gt;config.ignore_dpref_ss)</span></a>
<a name="378"><span class="lineNum">     378 </span><span class="lineNoCov">          0 :                                 clk_mgr_dce-&gt;dprefclk_ss_percentage = 0;</span></a>
<a name="379"><span class="lineNum">     379 </span>            :                 }</a>
<a name="380"><span class="lineNum">     380 </span>            :         }</a>
<a name="381"><span class="lineNum">     381 </span>            : }</a>
<a name="382"><span class="lineNum">     382 </span>            : </a>
<a name="383"><span class="lineNum">     383 </span><span class="lineNoCov">          0 : static void dce_pplib_apply_display_requirements(</span></a>
<a name="384"><span class="lineNum">     384 </span>            :         struct dc *dc,</a>
<a name="385"><span class="lineNum">     385 </span>            :         struct dc_state *context)</a>
<a name="386"><span class="lineNum">     386 </span>            : {</a>
<a name="387"><span class="lineNum">     387 </span><span class="lineNoCov">          0 :         struct dm_pp_display_configuration *pp_display_cfg = &amp;context-&gt;pp_display_cfg;</span></a>
<a name="388"><span class="lineNum">     388 </span>            : </a>
<a name="389"><span class="lineNum">     389 </span><span class="lineNoCov">          0 :         pp_display_cfg-&gt;avail_mclk_switch_time_us = dce110_get_min_vblank_time_us(context);</span></a>
<a name="390"><span class="lineNum">     390 </span>            : </a>
<a name="391"><span class="lineNum">     391 </span><span class="lineNoCov">          0 :         dce110_fill_display_configs(context, pp_display_cfg);</span></a>
<a name="392"><span class="lineNum">     392 </span>            : </a>
<a name="393"><span class="lineNum">     393 </span><span class="lineNoCov">          0 :         if (memcmp(&amp;dc-&gt;current_state-&gt;pp_display_cfg, pp_display_cfg, sizeof(*pp_display_cfg)) !=  0)</span></a>
<a name="394"><span class="lineNum">     394 </span><span class="lineNoCov">          0 :                 dm_pp_apply_display_requirements(dc-&gt;ctx, pp_display_cfg);</span></a>
<a name="395"><span class="lineNum">     395 </span><span class="lineNoCov">          0 : }</span></a>
<a name="396"><span class="lineNum">     396 </span>            : </a>
<a name="397"><span class="lineNum">     397 </span><span class="lineNoCov">          0 : static void dce_update_clocks(struct clk_mgr *clk_mgr_base,</span></a>
<a name="398"><span class="lineNum">     398 </span>            :                         struct dc_state *context,</a>
<a name="399"><span class="lineNum">     399 </span>            :                         bool safe_to_lower)</a>
<a name="400"><span class="lineNum">     400 </span>            : {</a>
<a name="401"><span class="lineNum">     401 </span><span class="lineNoCov">          0 :         struct clk_mgr_internal *clk_mgr_dce = TO_CLK_MGR_INTERNAL(clk_mgr_base);</span></a>
<a name="402"><span class="lineNum">     402 </span>            :         struct dm_pp_power_level_change_request level_change_req;</a>
<a name="403"><span class="lineNum">     403 </span><span class="lineNoCov">          0 :         int patched_disp_clk = context-&gt;bw_ctx.bw.dce.dispclk_khz;</span></a>
<a name="404"><span class="lineNum">     404 </span>            : </a>
<a name="405"><span class="lineNum">     405 </span>            :         /*TODO: W/A for dal3 linux, investigate why this works */</a>
<a name="406"><span class="lineNum">     406 </span><span class="lineNoCov">          0 :         if (!clk_mgr_dce-&gt;dfs_bypass_active)</span></a>
<a name="407"><span class="lineNum">     407 </span><span class="lineNoCov">          0 :                 patched_disp_clk = patched_disp_clk * 115 / 100;</span></a>
<a name="408"><span class="lineNum">     408 </span>            : </a>
<a name="409"><span class="lineNum">     409 </span><span class="lineNoCov">          0 :         level_change_req.power_level = dce_get_required_clocks_state(clk_mgr_base, context);</span></a>
<a name="410"><span class="lineNum">     410 </span>            :         /* get max clock state from PPLIB */</a>
<a name="411"><span class="lineNum">     411 </span><span class="lineNoCov">          0 :         if ((level_change_req.power_level &lt; clk_mgr_dce-&gt;cur_min_clks_state &amp;&amp; safe_to_lower)</span></a>
<a name="412"><span class="lineNum">     412 </span><span class="lineNoCov">          0 :                         || level_change_req.power_level &gt; clk_mgr_dce-&gt;cur_min_clks_state) {</span></a>
<a name="413"><span class="lineNum">     413 </span><span class="lineNoCov">          0 :                 if (dm_pp_apply_power_level_change_request(clk_mgr_base-&gt;ctx, &amp;level_change_req))</span></a>
<a name="414"><span class="lineNum">     414 </span><span class="lineNoCov">          0 :                         clk_mgr_dce-&gt;cur_min_clks_state = level_change_req.power_level;</span></a>
<a name="415"><span class="lineNum">     415 </span>            :         }</a>
<a name="416"><span class="lineNum">     416 </span>            : </a>
<a name="417"><span class="lineNum">     417 </span><span class="lineNoCov">          0 :         if (should_set_clock(safe_to_lower, patched_disp_clk, clk_mgr_base-&gt;clks.dispclk_khz)) {</span></a>
<a name="418"><span class="lineNum">     418 </span><span class="lineNoCov">          0 :                 patched_disp_clk = dce_set_clock(clk_mgr_base, patched_disp_clk);</span></a>
<a name="419"><span class="lineNum">     419 </span><span class="lineNoCov">          0 :                 clk_mgr_base-&gt;clks.dispclk_khz = patched_disp_clk;</span></a>
<a name="420"><span class="lineNum">     420 </span>            :         }</a>
<a name="421"><span class="lineNum">     421 </span><span class="lineNoCov">          0 :         dce_pplib_apply_display_requirements(clk_mgr_base-&gt;ctx-&gt;dc, context);</span></a>
<a name="422"><span class="lineNum">     422 </span><span class="lineNoCov">          0 : }</span></a>
<a name="423"><span class="lineNum">     423 </span>            : </a>
<a name="424"><span class="lineNum">     424 </span>            : </a>
<a name="425"><span class="lineNum">     425 </span>            : </a>
<a name="426"><span class="lineNum">     426 </span>            : </a>
<a name="427"><span class="lineNum">     427 </span>            : </a>
<a name="428"><span class="lineNum">     428 </span>            : </a>
<a name="429"><span class="lineNum">     429 </span>            : </a>
<a name="430"><span class="lineNum">     430 </span>            : </a>
<a name="431"><span class="lineNum">     431 </span>            : static struct clk_mgr_funcs dce_funcs = {</a>
<a name="432"><span class="lineNum">     432 </span>            :         .get_dp_ref_clk_frequency = dce_get_dp_ref_freq_khz,</a>
<a name="433"><span class="lineNum">     433 </span>            :         .update_clocks = dce_update_clocks</a>
<a name="434"><span class="lineNum">     434 </span>            : };</a>
<a name="435"><span class="lineNum">     435 </span>            : </a>
<a name="436"><span class="lineNum">     436 </span><span class="lineNoCov">          0 : void dce_clk_mgr_construct(</span></a>
<a name="437"><span class="lineNum">     437 </span>            :                 struct dc_context *ctx,</a>
<a name="438"><span class="lineNum">     438 </span>            :                 struct clk_mgr_internal *clk_mgr)</a>
<a name="439"><span class="lineNum">     439 </span>            : {</a>
<a name="440"><span class="lineNum">     440 </span><span class="lineNoCov">          0 :         struct clk_mgr *base = &amp;clk_mgr-&gt;base;</span></a>
<a name="441"><span class="lineNum">     441 </span><span class="lineNoCov">          0 :         struct dm_pp_static_clock_info static_clk_info = {0};</span></a>
<a name="442"><span class="lineNum">     442 </span>            : </a>
<a name="443"><span class="lineNum">     443 </span><span class="lineNoCov">          0 :         memcpy(clk_mgr-&gt;max_clks_by_state,</span></a>
<a name="444"><span class="lineNum">     444 </span>            :                 dce80_max_clks_by_state,</a>
<a name="445"><span class="lineNum">     445 </span>            :                 sizeof(dce80_max_clks_by_state));</a>
<a name="446"><span class="lineNum">     446 </span>            : </a>
<a name="447"><span class="lineNum">     447 </span><span class="lineNoCov">          0 :         base-&gt;ctx = ctx;</span></a>
<a name="448"><span class="lineNum">     448 </span><span class="lineNoCov">          0 :         base-&gt;funcs = &amp;dce_funcs;</span></a>
<a name="449"><span class="lineNum">     449 </span>            : </a>
<a name="450"><span class="lineNum">     450 </span><span class="lineNoCov">          0 :         clk_mgr-&gt;regs = &amp;disp_clk_regs;</span></a>
<a name="451"><span class="lineNum">     451 </span><span class="lineNoCov">          0 :         clk_mgr-&gt;clk_mgr_shift = &amp;disp_clk_shift;</span></a>
<a name="452"><span class="lineNum">     452 </span><span class="lineNoCov">          0 :         clk_mgr-&gt;clk_mgr_mask = &amp;disp_clk_mask;</span></a>
<a name="453"><span class="lineNum">     453 </span><span class="lineNoCov">          0 :         clk_mgr-&gt;dfs_bypass_disp_clk = 0;</span></a>
<a name="454"><span class="lineNum">     454 </span>            : </a>
<a name="455"><span class="lineNum">     455 </span><span class="lineNoCov">          0 :         clk_mgr-&gt;dprefclk_ss_percentage = 0;</span></a>
<a name="456"><span class="lineNum">     456 </span><span class="lineNoCov">          0 :         clk_mgr-&gt;dprefclk_ss_divider = 1000;</span></a>
<a name="457"><span class="lineNum">     457 </span><span class="lineNoCov">          0 :         clk_mgr-&gt;ss_on_dprefclk = false;</span></a>
<a name="458"><span class="lineNum">     458 </span>            : </a>
<a name="459"><span class="lineNum">     459 </span><span class="lineNoCov">          0 :         if (dm_pp_get_static_clocks(ctx, &amp;static_clk_info))</span></a>
<a name="460"><span class="lineNum">     460 </span><span class="lineNoCov">          0 :                 clk_mgr-&gt;max_clks_state = static_clk_info.max_clocks_state;</span></a>
<a name="461"><span class="lineNum">     461 </span>            :         else</a>
<a name="462"><span class="lineNum">     462 </span><span class="lineNoCov">          0 :                 clk_mgr-&gt;max_clks_state = DM_PP_CLOCKS_STATE_NOMINAL;</span></a>
<a name="463"><span class="lineNum">     463 </span><span class="lineNoCov">          0 :         clk_mgr-&gt;cur_min_clks_state = DM_PP_CLOCKS_STATE_INVALID;</span></a>
<a name="464"><span class="lineNum">     464 </span>            : </a>
<a name="465"><span class="lineNum">     465 </span><span class="lineNoCov">          0 :         dce_clock_read_integrated_info(clk_mgr);</span></a>
<a name="466"><span class="lineNum">     466 </span><span class="lineNoCov">          0 :         dce_clock_read_ss_info(clk_mgr);</span></a>
<a name="467"><span class="lineNum">     467 </span><span class="lineNoCov">          0 : }</span></a>
<a name="468"><span class="lineNum">     468 </span>            : </a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
