library ieee;
use ieee.std_logic_1164.all;

entity addressDecode is
	port(
	Address : in STD_LOGIC_VECTOR(1 downto 0);
	RWbar   : in STD_LOGIC;
	DecodeOut   : out STD_LOGIC_VECTOR(5 downto 0));
end addressDecode;

architecture rtl of addressDecode is
	SIGNAL notAddress : STD_LOGIC_VECTOR(1 downto 0);
	SIGNAL notRWbar : STD_LOGIC;
begin
notAddress <= not Address;
notRWbar <= not RWbar;

DecodeOut(0)<= 
end architecture rtl;