0.6
2018.3
Dec  7 2018
00:33:28
C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.sim/sim_1/synth/func/xsim/ALU_tb_func_synth.vhd,1617179863,vhdl,,,,alu;arithmetic_unit,,,,,,,,
C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.sim/sim_1/synth/func/xsim/Control_TB_func_synth.vhd,1617192293,vhdl,,,,control;fsm,,,,,,,,
C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.sim/sim_1/synth/func/xsim/REG_FILE_tb_func_synth.vhd,1617158425,vhdl,,,,reg_file,,,,,,,,
C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sim_1/new/ALU_TB.vhd,1617179859,vhdl,,,,alu_tb,,,,,,,,
C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sim_1/new/Control_TB.vhd,1617135930,vhdl,,,,control_tb,,,,,,,,
C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sim_1/new/Processor_TB.vhd,1617135050,vhdl,,,,processor_tb,,,,,,,,
C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sim_1/new/REG_FILE_TB.vhd,1617158421,vhdl,,,,reg_file_tb,,,,,,,,
