#pragma once

#include "Registers.h"

inline bool isByte( int    v) { return v == (char)v;  }
inline bool isWord( int    v) { return v == (short)v; }
inline bool isDword(int    v) { return true;          }
inline bool isByte( UINT   v) { return v == (BYTE)v;  }
inline bool isWord( UINT   v) { return v == (USHORT)v;}
inline bool isDword(UINT   v) { return true;          }
inline bool isByte( INT64  v) { return v == (char)v;  }
inline bool isWord( INT64  v) { return v == (short)v; }
inline bool isDword(INT64  v) { return v == (int)v;   }
inline bool isByte( UINT64 v) { return v == (BYTE)v;  }
inline bool isWord( UINT64 v) { return v == (USHORT)v;}
inline bool isDword(UINT64 v) { return v == (UINT)v;  }

namespace IntelCPU {

typedef RegSize OperandSize;

typedef enum {
  REGISTER
 ,MEMORYOPERAND
 ,IMMEDIATEVALUE
} OperandType;

String toString(OperandType type);
// Convert int32-value to disassembler format
String formatHexValue(int    v, bool showSign);
// Convert int64-value to disassembler format
String formatHexValue(INT64  v, bool showSign);
String formatHexValue(UINT   v);
String formatHexValue(UINT64 v);
String getImmSizeErrorString(const String &dst, INT64 immv);

typedef vBitSet8<OperandType> OperandTypeSet;

class MemoryRef {
private:
  static const char s_shift[9];
  const IndexRegister *m_base,*m_inx;
  const BYTE           m_shift;
  const intptr_t       m_offset;
#if defined(IS32BIT)
#define SETNEEDREXBYTE(base,inx)
#else // IS64BIT

  const bool m_needREXByte;
  static inline bool findRexByteNeeded(const IndexRegister *base, const IndexRegister *inx) {
    return (base && base->indexNeedREXByte()) || (inx && inx->indexNeedREXByte());
  }
#define SETNEEDREXBYTE(base,inx) ,m_needREXByte(findRexByteNeeded(base,inx))
#endif // IS64BIT

  static void throwInvalidIndexScale(const TCHAR *method, BYTE a);

  DECLAREDEBUGSTR;

public:
  inline MemoryRef(const IndexRegister *base, const IndexRegister *inx, BYTE shift=0, int offset=0)
    : m_base(  base  )
    , m_inx(   inx   )
    , m_shift( shift )
    , m_offset(offset)
    SETNEEDREXBYTE(base,inx)
  {
    SETDEBUGSTR();
  }
  inline MemoryRef(const IndexRegister &base)
    : m_base( &base  )
    , m_inx(   NULL  )
    , m_shift( 0     )
    , m_offset(0     )
    SETNEEDREXBYTE(&base,NULL)
  {
    SETDEBUGSTR();
  }
  inline MemoryRef(intptr_t addr)
    : m_base(  NULL  )
    , m_inx(   NULL  )
    , m_shift( 0     )
    , m_offset(addr  )
    SETNEEDREXBYTE(NULL,NULL)
  {
    SETDEBUGSTR();
  }
  inline bool isDisplaceOnly() const {
    return (m_base == NULL) && (m_inx == NULL);
  }
  static inline char findShift(BYTE a) {
    if((a >= ARRAYSIZE(s_shift)) || (s_shift[a] < 0)) throwInvalidIndexScale(__TFUNCTION__,a);
    return s_shift[a];
  }
  static void throwInvalidIndexRegister(const TCHAR *method, const Register &reg);
  void throwInvalidIndex(const TCHAR *method, char op, const String &str) const;

  // set m_needREXByte in x64
  void sortBaseInx();
  inline const IndexRegister *getBase()   const { return m_base;         }
  inline const IndexRegister *getInx()    const { return m_inx;          }
  inline BYTE                 getShift()  const { return m_shift;        }
  inline int                  getOffset() const { assert(isDword(m_offset)); return (int)m_offset;  }
  inline intptr_t             getAddr()   const { return m_offset;       }
  inline bool                 hasBase()   const { return m_base != NULL; }
  inline bool                 hasInx()    const { return m_inx  != NULL; }
  inline bool                 hasShift()  const { return m_shift >= 1;   }
  inline bool                 hasOffset() const { return m_offset != 0;  }

#if defined(IS64BIT)
  inline bool                 needREXByte() const {
    return m_needREXByte;
  }
#endif // IS64BIT
  String                      toString()  const;
  static int offsetCmp(const MemoryRef &mr1, const MemoryRef &mr2);
  static int addrCmp(  const MemoryRef &mr1, const MemoryRef &mr2);
  static int memRefCmp(const MemoryRef &mr1, const MemoryRef &mr2);
};

inline MemoryRef operator+(const IndexRegister &base, int offset) {
  return MemoryRef(&base,NULL,0,offset);
}

inline MemoryRef operator-(const IndexRegister &base, int offset) {
  return MemoryRef(&base,NULL,0,-offset);
}

inline MemoryRef operator+(const MemoryRef &mr, int offset) {
  if(mr.hasOffset()) mr.throwInvalidIndex(__TFUNCTION__,'+',formatHexValue(offset,false));
  return offset ? MemoryRef(mr.getBase(),mr.getInx(),mr.getShift(),offset) : mr;
}

inline MemoryRef operator-(const MemoryRef &mr, int offset) {
  if(mr.hasOffset()) mr.throwInvalidIndex(__TFUNCTION__,'-',formatHexValue(offset,false));
  return offset ? MemoryRef(mr.getBase(),mr.getInx(),mr.getShift(),-offset) : mr;
}

inline MemoryRef operator+(const IndexRegister &base, const MemoryRef &mr) {
  if(mr.hasBase() || (!mr.hasInx() || mr.hasOffset())) {
    mr.throwInvalidIndex(__TFUNCTION__,'+',base.getName());
  }
  return MemoryRef(&base,mr.getInx(),mr.getShift());
}

inline MemoryRef operator+(const IndexRegister &base, const IndexRegister &inx) {
  return MemoryRef(&base,&inx,0);
}

inline MemoryRef operator*(BYTE a, const IndexRegister &inx) {
  if(!inx.isValidIndexRegister()) MemoryRef::throwInvalidIndexRegister(__TFUNCTION__,inx);
  return MemoryRef(NULL,&inx,MemoryRef::findShift(a));
}

inline MemoryRef operator*(const IndexRegister &inx, BYTE a) {
  if(!inx.isValidIndexRegister()) MemoryRef::throwInvalidIndexRegister(__TFUNCTION__,inx);
  return MemoryRef(NULL,&inx,MemoryRef::findShift(a));
}

class InstructionOperand {
private:
  const OperandType m_type;
  const OperandSize m_size;
  union {
    const Register *m_reg;
    BYTE            m_v8;
    WORD            m_v16;
    DWORD           m_v32;
    UINT64          m_v64;
  };

  static OperandSize findMinSize(int    v);
  static OperandSize findMinSize(UINT   v);
  static OperandSize findMinSize(INT64  v);
  static OperandSize findMinSize(UINT64 v);
  void setValue(int    v);
  void setValue(UINT   v);
  void setValue(INT64  v);
  void setValue(UINT64 v);
  void throwUnknownSize(const TCHAR *method) const;
  void throwSizeError(  const TCHAR *method, OperandSize expectedSize) const;
  void throwTypeError(  const TCHAR *method, OperandType expectedType) const;

  DECLAREDEBUGSTR;

public:
  inline InstructionOperand(OperandType type, OperandSize size)
    : m_type(type)
    , m_size(size)
    , m_reg( NULL)
  {
  }
  inline InstructionOperand(const Register &reg)
    : m_type(REGISTER)
    , m_size(reg.getSize())
    , m_reg(&reg)
  {
    SETDEBUGSTR();
  }
  inline InstructionOperand(int    v)
    : m_type(IMMEDIATEVALUE)
    , m_size(findMinSize(v))
  {
    setValue(v);
    SETDEBUGSTR();
  }
  inline InstructionOperand(UINT   v)
    : m_type(IMMEDIATEVALUE)
    , m_size(findMinSize(v))
  {
    setValue(v);
    SETDEBUGSTR();
  }
  inline InstructionOperand(INT64  v)
    : m_type(IMMEDIATEVALUE)
    , m_size(findMinSize(v))
  {
    setValue(v);
    SETDEBUGSTR();
  }
  inline InstructionOperand(UINT64 v)
    : m_type(IMMEDIATEVALUE)
    , m_size(findMinSize(v))
  {
    setValue(v);
    SETDEBUGSTR();
  }
  virtual ~InstructionOperand() {
  }
  inline OperandType getType() const {
    return m_type;
  }
  inline OperandSize getSize() const {
    return m_size;
  }
  inline OperandSize getLimitedSize(OperandSize limit) const {
    return Register::getLimitedSize(getSize(),limit);
  }
  inline const Register &getRegister() const {
//    assert(isRegister());
    return *m_reg;
  }
  inline bool isRegister() const {
    return getType() == REGISTER;
  }
  inline bool isMemoryRef() const {
    return getType() == MEMORYOPERAND;
  }
  inline bool isImmediateValue() const {
    return getType() == IMMEDIATEVALUE;
  }
  inline bool isRegister(RegType type) const {
    return isRegister() && (getRegister().getType() == type);
  }
  inline bool isGPR0() const {
    return isRegister() && getRegister().isGPR0();
  }
  inline bool isST0() const {
    return isRegister() && getRegister().isST0();
  }
  inline bool isDisplaceOnly() const {
    return isMemoryRef() && getMemoryReference().isDisplaceOnly();
  }
  inline bool isByte() const {
    return getSize() == REGSIZE_BYTE;
  }
  inline bool isImmByte() const {
    return isImmediateValue() && isByte();
  }
  char   getImmInt8()   const;
  BYTE   getImmUint8()  const;
  short  getImmInt16()  const;
  USHORT getImmUint16() const;
  int    getImmInt32()  const;
  UINT   getImmUint32() const;
  INT64  getImmInt64()  const;
  UINT64 getImmUint64() const;

  inline bool isShiftAmountOperand() const {
    return isImmByte() || (isRegister() && (getRegister() == CL));
  }
  virtual const MemoryRef       &getMemoryReference() const {
    throwUnsupportedOperationException(__TFUNCTION__);
    static const MemoryRef dummy(0);
    return dummy;
  }

#if defined(IS64BIT)
  virtual bool  needREXByte() const {
    return (getType() == REGISTER) ? m_reg->needREXByte() : false;
  }
#endif // IS64BIT
  virtual String toString() const;
  virtual InstructionOperand *clone() const {
    return new InstructionOperand(*this);
  }
  static const OperandTypeSet R,M,IMM,RM,S,ALL,EMPTY;

  static int insOpCmp(const InstructionOperand &op1, const InstructionOperand &op2);
};

class MemoryOperand : public InstructionOperand {
private:
  const SegmentRegister *m_segReg;
  MemoryRef              m_mr;
public:
  inline MemoryOperand(OperandSize size, const MemoryRef &mr, const SegmentRegister *segReg=NULL)
    : InstructionOperand(MEMORYOPERAND, size)
    , m_segReg(segReg)
    , m_mr(mr)
  {
    m_mr.sortBaseInx();
    SETDEBUGSTR();
  }
  inline MemoryOperand(OperandSize size, size_t addr, const SegmentRegister *segReg=NULL)
    : InstructionOperand(MEMORYOPERAND, size)
    , m_segReg(segReg)
    , m_mr(addr)
  {
    SETDEBUGSTR();
  }
  inline const SegmentRegister *getSegmentRegister() const {
    return m_segReg;
  }
  inline bool                   hasSegmentRegister() const {
    return m_segReg != NULL;
  }
  const MemoryRef              &getMemoryReference() const {
    return m_mr;
  }
  inline bool containsSize(OperandSize immSize) const {
    return Register::sizeContainsSrcSize(getSize(), immSize);
  }

#if defined(IS64BIT)
  bool needREXByte() const {
    return m_mr.needREXByte();
  }
#endif // IS64BIT
  String toString() const;
  InstructionOperand *clone() const {
    return new MemoryOperand(*this);
  }

  static int memOpCmp(const MemoryOperand &mem1, const MemoryOperand &mem2);
};

template<OperandSize size> class MemoryPtr : public MemoryOperand {
protected:
  MemoryPtr(const MemoryOperand &mem)
    : MemoryOperand(size, mem.getMemoryReference(), mem.getSegmentRegister())
  {
  }
public:
  MemoryPtr(const MemoryRef &mr) : MemoryOperand(size, mr) {
  }
  MemoryPtr(const SegmentRegister &segReg, const MemoryRef &mr) : MemoryOperand(size, mr, &segReg) {
  }
  MemoryPtr(const SegmentRegister &segReg, size_t addr) : MemoryOperand(size, addr, &segReg) {
  }
#if defined(IS64BIT)
  MemoryPtr(size_t addr) : MemoryOperand(size, addr) {
  }
#endif // IS64BIT
};

typedef MemoryPtr<REGSIZE_BYTE >   BYTEPtr;
typedef MemoryPtr<REGSIZE_WORD >   WORDPtr;
typedef MemoryPtr<REGSIZE_DWORD>   DWORDPtr;
typedef MemoryPtr<REGSIZE_QWORD>   QWORDPtr;
typedef MemoryPtr<REGSIZE_MMWORD>  MMWORDPtr;
typedef MemoryPtr<REGSIZE_XMMWORD> XMMWORDPtr;
typedef MemoryPtr<REGSIZE_TBYTE>   TBYTEPtr;

class VOIDPtr : public MemoryPtr<REGSIZE_VOID> {
public:
  VOIDPtr(const MemoryOperand &op) : MemoryPtr(op) {
  }
};

#define MAX_INSTRUCTIONSIZE   15

class OpcodeBase;
class Opcode0Arg;

class InstructionBase {
protected:
  BYTE      m_bytes[15];
  UINT      m_size            : 4; // = [0..15]
  const int m_FPUStackDelta   : 3; // = [-2..1]
  InstructionBase(const OpcodeBase &opcode);
public:
  InstructionBase(const Opcode0Arg &opcode);
  // In bytes
  inline UINT size() const {
    return m_size;
  }
  inline const BYTE *getBytes() const {
    return m_bytes;
  }
  inline char getFPUStackDelta() const {
    return m_FPUStackDelta;
  }
  String toString() const;
};

// ----------------------------------------------------------------------
#define REGTYPE_GPR0_ALLOWED   0x00000001
#define REGTYPE_GPR_ALLOWED    0x00000002
#define REGTYPE_SEG_ALLOWED    0x00000004
#define REGTYPE_FPU_ALLOWED    0x00000008
#define REGTYPE_XMM_ALLOWED    0x00000010
#define BYTEGPR_ALLOWED        0x00000020
#define WORDGPR_ALLOWED        0x00000040
#define DWORDGPR_ALLOWED       0x00000080
#if defined(IS32BIT)
#define QWORDGPR_ALLOWED       0
#else // IS64BIT
#define QWORDGPR_ALLOWED       0x00000100
#endif // IS64BIT
#define BYTEPTR_ALLOWED        0x00000200
#define WORDPTR_ALLOWED        0x00000400
#define DWORDPTR_ALLOWED       0x00000800
#define QWORDPTR_ALLOWED       0x00001000
#define TBYTEPTR_ALLOWED       0x00002000
#define MMWORDPTR_ALLOWED      0x00004000
#define XMMWORDPTR_ALLOWED     0x00008000
#define VOIDPTR_ALLOWED        0x00010000
#define IMM8_ALLOWED           0x00020000
#define IMM16_ALLOWED          0x00040000
#define IMM32_ALLOWED          0x00080000
#if defined(IS32BIT)
#define IMM64_ALLOWED          0
#else  // IS64BIT
#define IMM64_ALLOWED          0x00100000
#endif // IS64BIT

#define IMMMADDR_ALLOWED       0x00200000
#define HAS_BYTE_SIZEBIT       0x00400000
#define HAS_IMM_XBIT           0x00800000
#define HAS_WORDPREFIX         0x01000000
#if defined(IS32BIT)
#define HAS_REXWBIT            0x00000000
#else  // IS64BIT
#define HAS_REXWBIT            0x02000000
#endif // IS64BIT
#define HAS_DIRBIT1            0x04000000
#define HAS_DIRBIT0            0x08000000
#define OP1_REGONLY            0x10000000
#define OP1_GPR0ONLY           0x20000000
#define OP2_REGONLY            0x40000000
#define LASTOP_IMMONLY         0x80000000

#define IMMEDIATEVALUE_ALLOWED      (IMM8_ALLOWED | IMM16_ALLOWED | IMM32_ALLOWED)


#if defined(IS32BIT)
#define NONBYTE_GPRPTR_ALLOWED      (WORDPTR_ALLOWED      | DWORDPTR_ALLOWED)
#define INDEXGPR_ALLOWED             DWORDGPR_ALLOWED
#define INDEXPTR_ALLOWED             DWORDPTR_ALLOWED
#else  // IS64BIT
#define NONBYTE_GPRPTR_ALLOWED      (WORDPTR_ALLOWED      | DWORDPTR_ALLOWED | QWORDPTR_ALLOWED)
#define INDEXGPR_ALLOWED             QWORDGPR_ALLOWED
#define INDEXPTR_ALLOWED             QWORDPTR_ALLOWED
#endif // IS64BIT

#define NONBYTE_GPRSIZE_ALLOWED     (WORDGPR_ALLOWED      | DWORDGPR_ALLOWED | QWORDGPR_ALLOWED)
#define WORDINDEX_GPRSIZE_ALLOWED   (WORDGPR_ALLOWED      | INDEXGPR_ALLOWED         )
#define ALL_GPRSIZE_ALLOWED         (BYTEGPR_ALLOWED      | NONBYTE_GPRSIZE_ALLOWED  )

#define NONBYTE_GPR_ALLOWED         (REGTYPE_GPR_ALLOWED  | NONBYTE_GPRSIZE_ALLOWED  )
#define WORDINDEX_GPR_ALLOWED       (REGTYPE_GPR_ALLOWED  | WORDINDEX_GPRSIZE_ALLOWED)
#define ALL_GPR_ALLOWED             (REGTYPE_GPR_ALLOWED  | ALL_GPRSIZE_ALLOWED      )
#define ALL_GPR0_ALLOWED            (REGTYPE_GPR0_ALLOWED | ALL_GPRSIZE_ALLOWED      )

#define ALL_GPRPTR_ALLOWED          (BYTEPTR_ALLOWED      | NONBYTE_GPRPTR_ALLOWED   )
#define WORDINDEX_PTR_ALLOWED       (WORDPTR_ALLOWED      | INDEXPTR_ALLOWED         )
#define HAS_NONBYTE_SIZEBITS        (HAS_WORDPREFIX       | HAS_REXWBIT          )
#define HAS_ALL_SIZEBITS            (HAS_BYTE_SIZEBIT     | HAS_NONBYTE_SIZEBITS )
#define ALLPTR_ALLOWED              (BYTEPTR_ALLOWED      | WORDPTR_ALLOWED     \
                                   | DWORDPTR_ALLOWED     | QWORDPTR_ALLOWED    \
                                   | TBYTEPTR_ALLOWED                           \
                                   | MMWORDPTR_ALLOWED    | XMMWORDPTR_ALLOWED  \
                                   | VOIDPTR_ALLOWED)

#define ALLIMM_MASK                 (IMMEDIATEVALUE_ALLOWED                     \
                                   | IMM64_ALLOWED                              \
                                   | IMMMADDR_ALLOWED                           \
                                   | HAS_IMM_XBIT                               \
                                   | LASTOP_IMMONLY)

#define ALLNONIMM_MASK             (~ALLIMM_MASK)

class OpcodeBase {
private:
  UINT         m_bytes;
  const UINT   m_flags;
  const String m_mnemonic;
  // Opcode extension 0..7
  const UINT   m_extension : 3;
  // In bytes 0..3
  const UINT   m_size      : 2;
  // Number of operands
  const UINT   m_opCount   : 3;

#if defined(IS64BIT)
  bool validateIsRexCompatible1(const Register &reg1, const Register &reg2, bool throwOnError) const;
#endif // IS64BIT
  void checkExtension(BYTE extension) const;
  void checkSize(     BYTE size) const;
protected:
  OpcodeBase(const String &mnemonic,   const InstructionBase &src, BYTE extension=0, UINT flags=0);
  bool throwInvalidOperandCombination( const InstructionOperand &op1, const InstructionOperand &op2, bool throwOnError=true) const;
  bool throwInvalidOperandCombination( const InstructionOperand &op1, const InstructionOperand &op2, const InstructionOperand &op3, bool throwOnError=true) const;
  bool throwInvalidOperandType(        const InstructionOperand &op, BYTE index, bool throwOnError=true) const;
  void throwUnknownOperandType(        const InstructionOperand &op, BYTE index) const;
  static void throwUnknownRegisterType(const TCHAR *method, RegType      type);
  // Should only be used for GPR-registers
  bool isGPRegisterSizeAllowed(   RegSize     size) const;
  bool isMemoryOperandSizeAllowed(OperandSize size) const;
  bool isImmediateSizeAllowed(    OperandSize size) const;
  void checkFPUStackDelta(char delta) const; // throws if !(-2 <= delta <= 1)

  inline bool isImmAddrAllowed() const {
    return (getFlags() & IMMMADDR_ALLOWED) != 0;
  }
  bool isRegisterAllowed(const Register &reg) const;
  inline bool isMemoryOperandAllowed(const MemoryOperand &mem) const {
    return isMemoryOperandSizeAllowed(mem.getSize())
        && (isImmAddrAllowed() || isDword(mem.getMemoryReference().getAddr()));
  }
  bool validateOpCount(                  int                       count                               , bool throwOnError) const;
  bool validateRegisterAllowed(          const Register           &reg                                 , bool throwOnError) const;
  bool validateMemoryOperandAllowed(     const MemoryOperand      &mem                                 , bool throwOnError) const;
  bool validateImmediateOperandAllowed(  const InstructionOperand &imm                                 , bool throwOnError) const;
  bool validateImmediateValue(           const Register           &reg , const InstructionOperand &imm , bool throwOnError) const;
  bool validateImmediateValue(           const MemoryOperand      &mem , const InstructionOperand &imm , bool throwOnError) const;
  bool validateImmediateValue(           const InstructionOperand &dst , const InstructionOperand &imm , bool throwOnError) const;
  virtual bool isCompatibleSize(         OperandSize size1, OperandSize size2) const;
  bool validateCompatibleSize(           const Register           &reg1, const Register           &reg2, bool throwOnError) const;
  virtual bool validateCompatibleSize(   const Register           &reg , const InstructionOperand &op  , bool throwOnError) const;
  bool validateCompatibleSize(           const InstructionOperand &op1 , const InstructionOperand &op2 , bool throwOnError) const;
  bool validateIsRegisterOperand(        const InstructionOperand &op  , BYTE  index                   , bool throwOnError) const;
  bool validateIsMemoryOperand(          const InstructionOperand &op  , BYTE  index                   , bool throwOnError) const;
  bool validateIsRegisterOrMemoryOperand(const InstructionOperand &op  , BYTE  index                   , bool throwOnError) const;
  bool validateIsImmediateOperand(       const InstructionOperand &op  , BYTE  index                   , bool throwOnError) const;
  bool validateIsShiftAmountOperand(     const InstructionOperand &op  , BYTE  index                   , bool throwOnError) const;
  void validateOperandIndex(                                             BYTE  index) const {
    if((index < 1) || (index > getMaxOpCount())) {
      throwInvalidArgumentException(__TFUNCTION__, _T("index=%u. Valid range=[1..%u]"),index,getMaxOpCount());
    }
  }
#if defined(IS32BIT)
  inline bool validateIsRexCompatible(   const Register           &reg , const InstructionOperand &op  , bool throwOnError) const {
    return true;
  }
  inline bool validateIsRexCompatible(   const Register           &reg1, const Register           &reg2, bool throwOnError) const {
    return true;
  }
#else // IS64BIT
          bool validateIsRexCompatible(  const Register           &reg , const InstructionOperand &op  , bool throwOnError) const;
          bool validateIsRexCompatible(  const Register           &reg1, const Register           &reg2, bool throwOnError) const;
#endif // IS64BIT
  virtual bool isValidOperandCombination(const Register           &reg , const InstructionOperand &op  , bool throwOnError) const;
public:
  OpcodeBase(const String &mnemonic, UINT op, BYTE extension, BYTE opCount, UINT flags);

  const String &getMnemonic() const {
    return m_mnemonic;
  }
  // Size of Opcode in bytes
  inline BYTE size() const {
    return m_size;
  }
  // Opcode extension. value [0..7]
  inline BYTE getExtension() const {
    return m_extension;
  }
  // Number of operands
  inline BYTE getOpCount() const {
    return m_opCount;
  }
  virtual BYTE getMaxOpCount() const {
    return getOpCount();
  }
  // Raw opcode bytes
  inline const BYTE *getBytes() const {
    return (BYTE*)&m_bytes;
  }
  // Various attributes
  inline UINT getFlags() const {
    return m_flags;
  }
  virtual char getFPUStackDelta() const {
    return 0;
  }
  // Returns by default RM for index 1,2; S for 3, or else EMPTY
  virtual const OperandTypeSet &getValidOperandTypes(BYTE index) const;
  // Operands are indexed from 1
  virtual bool isValidOperandType(       const InstructionOperand &op, BYTE index) const;
  virtual bool isValidOperand(           const InstructionOperand &op                                                               , bool throwOnError=false) const;
  virtual bool isValidOperandCombination(const InstructionOperand &op1, const InstructionOperand &op2                               , bool throwOnError=false) const;
  virtual bool isValidOperandCombination(const InstructionOperand &op1, const InstructionOperand &op2, const InstructionOperand &op3, bool throwOnError=false) const;

  virtual InstructionBase operator()(    const InstructionOperand &op) const;
  virtual InstructionBase operator()(    const InstructionOperand &op1, const InstructionOperand &op2) const;
  virtual InstructionBase operator()(    const InstructionOperand &op1, const InstructionOperand &op2, const InstructionOperand &op3) const;
};

class Opcode0Arg : public OpcodeBase {
public:
  inline Opcode0Arg(const String &mnemonic, UINT op, UINT flags=0)
    : OpcodeBase(mnemonic, op, 0, 0, flags)
  {
  }
  Opcode0Arg(const String &mnemonic, const Opcode0Arg &op, OperandSize size);
};

class Opcode1Arg : public OpcodeBase {
public:
  inline Opcode1Arg(const String &mnemonic, UINT op, BYTE extension
                   ,UINT flags=ALL_GPR_ALLOWED|ALL_GPRPTR_ALLOWED|HAS_ALL_SIZEBITS)
    : OpcodeBase(mnemonic, op, extension, 1, flags)
  {
  }
  InstructionBase operator()(const InstructionOperand &op) const;
};

class Opcode1ArgNoMode : public Opcode1Arg {
public:
  inline Opcode1ArgNoMode(const String &mnemonic, UINT op, BYTE extension
                         ,UINT flags=ALL_GPR_ALLOWED|HAS_ALL_SIZEBITS)
    : Opcode1Arg(mnemonic, op, extension, flags)
  {
  }
  InstructionBase operator()(const InstructionOperand &op) const;
};

// encoding MR/RM. op1=reg/mem, op2=reg/mem/imm. at least 1 operand must be reg
class Opcode2Arg : public OpcodeBase {
public :
  Opcode2Arg(const String &mnemonic, UINT op
            ,UINT flags=ALL_GPR_ALLOWED|ALL_GPRPTR_ALLOWED|IMMEDIATEVALUE_ALLOWED|HAS_ALL_SIZEBITS|HAS_DIRBIT1)
    : OpcodeBase(mnemonic, op, 0, 2, flags)
  {
  }
  Opcode2Arg(const String &mnemonic, UINT op, BYTE extension, UINT flags)
    : OpcodeBase(mnemonic, op, extension, 2, flags)
  {
  }
  InstructionBase operator()(const InstructionOperand &op1, const InstructionOperand &op2) const;
};

// encoding MR. , op1=r8-64/m8-64. op2=r8-64
class Opcode2ArgMR : public Opcode2Arg {
public:
  Opcode2ArgMR(const String &mnemonic, UINT op, BYTE extension
              ,UINT flags=ALL_GPR_ALLOWED|ALL_GPRPTR_ALLOWED|HAS_ALL_SIZEBITS)
    : Opcode2Arg(mnemonic, op, extension, flags|OP2_REGONLY)
  {
  }
};

// encoding MRNB (MR non byte). op1=r16-64/m16-64, op2=r16-64
class Opcode2ArgMRNB : public Opcode2ArgMR {
public:
  Opcode2ArgMRNB(const String &mnemonic, UINT op, BYTE extension)
    : Opcode2ArgMR(mnemonic, op, extension
                  ,NONBYTE_GPR_ALLOWED|NONBYTE_GPRPTR_ALLOWED|HAS_NONBYTE_SIZEBITS)
  {
  }
};

// encoding FD/TD. op1=AL/AX/EAX/RAX, op2=b/w/dw/qw ptr[memory offset], or vice versa
class Opcode2ArgTF : public Opcode2Arg {
public:
  Opcode2ArgTF(const String &mnemonic, BYTE op, UINT flags=0)
    : Opcode2Arg(mnemonic,op
                ,flags|ALL_GPR0_ALLOWED|IMMMADDR_ALLOWED|ALL_GPRPTR_ALLOWED|HAS_ALL_SIZEBITS|HAS_DIRBIT1)
  {
  }
};
// encoding I. op1=AL/AX/EAX/RAX. op2=imm
class Opcode2ArgI : public OpcodeBase {
public:
  Opcode2ArgI(const String &mnemonic, BYTE op)
    : OpcodeBase(mnemonic, op, 0, 2
                ,ALL_GPR0_ALLOWED|HAS_ALL_SIZEBITS|IMMEDIATEVALUE_ALLOWED|OP1_REGONLY|LASTOP_IMMONLY)
  {
  }
  InstructionBase operator()(const InstructionOperand &dst, const InstructionOperand &imm) const;
};

// encoding OI. op1=r8/r16/r32/r64. op2=imm8/imm16/imm32
class Opcode2ArgOI : public OpcodeBase {
public:
  Opcode2ArgOI(const String &mnemonic, BYTE op, UINT flags=0)
    : OpcodeBase(mnemonic, op, 0, 2
                ,flags|(ALL_GPR_ALLOWED|HAS_NONBYTE_SIZEBITS|IMMEDIATEVALUE_ALLOWED|OP1_REGONLY|LASTOP_IMMONLY))
  {
  }
  InstructionBase operator()(const InstructionOperand &dst, const InstructionOperand &imm) const;
};

// encoding MI. op1=m8-64,r8-64, op2=imm8-32
class Opcode2ArgMI : public Opcode2Arg {
public:
  Opcode2ArgMI(const String &mnemonic, UINT op, BYTE extension, UINT flags=IMMEDIATEVALUE_ALLOWED)
    : Opcode2Arg(mnemonic, op, extension
                ,flags|(ALL_GPR_ALLOWED|ALL_GPRPTR_ALLOWED|HAS_ALL_SIZEBITS|LASTOP_IMMONLY))
  {
  }
};

// encoding MINB (MI non byte dst). op1=m16-64,r16-64, op2=imm8-32
class Opcode2ArgMINB : public Opcode2Arg {
public:
  Opcode2ArgMINB(const String &mnemonic, UINT op, BYTE extension, UINT flags=IMMEDIATEVALUE_ALLOWED)
    : Opcode2Arg(mnemonic, op, extension
                ,flags|(NONBYTE_GPR_ALLOWED|NONBYTE_GPRPTR_ALLOWED|HAS_ALL_SIZEBITS|LASTOP_IMMONLY))
  {
  }
};

// encoding MI. op1=m8-64/r8-64, op2=imm8
class Opcode2ArgMI8 : public Opcode2ArgMI {
public:
  Opcode2ArgMI8(const String &mnemonic, UINT op, BYTE extension)
    : Opcode2ArgMI(mnemonic, op, extension, IMM8_ALLOWED)
  {
  }
  InstructionBase operator()(const InstructionOperand &op1, const InstructionOperand &op2) const;
};

// encoding MINB. op1=m16-64/r16-64, op2=imm8
class Opcode2ArgMINB8 : public Opcode2ArgMINB {
public:
  Opcode2ArgMINB8(const String &mnemonic, UINT op, BYTE extension)
    : Opcode2ArgMINB(mnemonic, op, extension, IMM8_ALLOWED)
  {
  }
  InstructionBase operator()(const InstructionOperand &op1, const InstructionOperand &op2) const;
};

// encoding M. op1=AL/AX/EAX/RAX. op2=RM
class Opcode2ArgM : public Opcode2Arg {
public:
  Opcode2ArgM(const String &mnemonic, UINT op, BYTE extension)
    : Opcode2Arg(mnemonic, op, extension
                ,ALL_GPR_ALLOWED|ALL_GPRPTR_ALLOWED|HAS_ALL_SIZEBITS|OP1_GPR0ONLY)
  {
  }
  InstructionBase operator()(const InstructionOperand &op1, const InstructionOperand &op2) const;
};

class Opcode3Arg : public OpcodeBase {
public :
  Opcode3Arg(const String &mnemonic, UINT op
            ,UINT flags=NONBYTE_GPR_ALLOWED|NONBYTE_GPRPTR_ALLOWED|OP1_REGONLY|LASTOP_IMMONLY|IMMEDIATEVALUE_ALLOWED|HAS_NONBYTE_SIZEBITS|HAS_IMM_XBIT)
    : OpcodeBase(mnemonic, op, 0, 3, flags) {
  }
  InstructionBase operator()(const InstructionOperand &op1, const InstructionOperand &op2, const InstructionOperand &op3) const;
};

class OpcodeIMul : public Opcode1Arg {
private:
  const Opcode2Arg m_imul2ArgCode;
  const Opcode3Arg m_imul3ArgCode;
public :
  OpcodeIMul(const String &mnemonic)
    : Opcode1Arg(    mnemonic, 0xF6,5)
    , m_imul2ArgCode(mnemonic, 0x0FAF, NONBYTE_GPR_ALLOWED|NONBYTE_GPRPTR_ALLOWED|OP1_REGONLY|HAS_NONBYTE_SIZEBITS)
    , m_imul3ArgCode(mnemonic, 0x69)
  {
  }
  BYTE getMaxOpCount() const {
    return 3;
  }
  bool isValidOperandType(       const InstructionOperand &op, BYTE index) const;
  bool isValidOperandCombination(const InstructionOperand &op1, const InstructionOperand &op2,                                bool throwOnError=false) const;
  bool isValidOperandCombination(const InstructionOperand &op1, const InstructionOperand &op2, const InstructionOperand &op3, bool throwOnError=false) const;
  InstructionBase operator()(    const InstructionOperand &op1, const InstructionOperand &op2) const;
  InstructionBase operator()(    const InstructionOperand &op1, const InstructionOperand &op2, const InstructionOperand &op3) const;
};

class OpcodeXchg : public Opcode2Arg {
private:
  const Opcode1ArgNoMode m_eaxRegCode;
public:
  OpcodeXchg(const String &mnemonic)
    : Opcode2Arg(  mnemonic, 0x86,  ALL_GPR_ALLOWED|ALL_GPRPTR_ALLOWED|HAS_ALL_SIZEBITS)
    , m_eaxRegCode(mnemonic, 0x90,0,REGTYPE_GPR_ALLOWED|DWORDGPR_ALLOWED|QWORDGPR_ALLOWED|HAS_REXWBIT)
  {
  }
  InstructionBase operator()(const InstructionOperand &op1, const InstructionOperand &op2) const;
};

class OpcodeStd2Arg : public Opcode2Arg {
private:
  const Opcode2ArgI  m_codeI;
  const Opcode2ArgMI m_codeMI;
public :
  OpcodeStd2Arg(const String &mnemonic, UINT opStd, BYTE opI, UINT opMI, BYTE extMI
               ,UINT flags=0)
    : Opcode2Arg(mnemonic, opStd     , (flags&ALLNONIMM_MASK)|(ALL_GPR_ALLOWED|ALL_GPRPTR_ALLOWED|HAS_ALL_SIZEBITS))
    , m_codeI(   mnemonic, opI)
    , m_codeMI(  mnemonic, opMI,extMI, (flags&ALLIMM_MASK)|IMMEDIATEVALUE_ALLOWED)
  {
  }
  bool isValidOperandCombination(const InstructionOperand &op1, const InstructionOperand &op2, bool throwOnError=false) const;
  InstructionBase operator()(    const InstructionOperand &op1, const InstructionOperand &op2) const;
};

class OpcodeMov : public Opcode2Arg {
private:
  const Opcode2ArgTF m_GPR0tf;
  const Opcode2Arg   m_movSegCode;
  const Opcode2ArgOI m_regImmCode;
  const Opcode2ArgMI m_memImmCode;
public :
  OpcodeMov(const String &mnemonic)
    : Opcode2Arg(    mnemonic, 0x88)
    , m_GPR0tf(      mnemonic, 0xA0)
    , m_movSegCode(  mnemonic, 0x8C, NONBYTE_GPR_ALLOWED|REGTYPE_SEG_ALLOWED|WORDPTR_ALLOWED|HAS_DIRBIT1)
    , m_regImmCode(  mnemonic, 0xB0, IMM64_ALLOWED)
    , m_memImmCode(  mnemonic, 0xC6, 0)
  {
  }
  bool isValidOperandCombination(const InstructionOperand &op1, const InstructionOperand &op2, bool throwOnError=false) const;
  InstructionBase operator()(    const InstructionOperand &op1, const InstructionOperand &op2) const;
};

class Opcode2ArgDstGtSrc : public Opcode2Arg {
protected:
  bool isCompatibleSize(OperandSize dstSize, OperandSize srcSize) const;
public:
  Opcode2ArgDstGtSrc(const String &mnemonic, UINT op, UINT flags)
    : Opcode2Arg(mnemonic, op, flags)
  {
  }
};

class OpcodeMovExtend : public Opcode2ArgDstGtSrc {
private:
  const Opcode2ArgDstGtSrc m_wCode;
  const Opcode2ArgDstGtSrc m_dwCode;
public :
  OpcodeMovExtend(const String &mnemonic, UINT opb, UINT opw, UINT opdw)
    : Opcode2ArgDstGtSrc(mnemonic, opb ,                           ALL_GPR_ALLOWED |BYTEPTR_ALLOWED                  |OP1_REGONLY|HAS_WORDPREFIX|HAS_REXWBIT)
    , m_wCode(           mnemonic, opw ,                           ALL_GPR_ALLOWED |WORDPTR_ALLOWED                  |OP1_REGONLY               |HAS_REXWBIT)
    , m_dwCode(          mnemonic, opdw, opdw?(REGTYPE_GPR_ALLOWED|DWORDGPR_ALLOWED|QWORDGPR_ALLOWED|DWORDPTR_ALLOWED|OP1_REGONLY               |HAS_REXWBIT):0)
  {
  }
  bool isValidOperandCombination(const InstructionOperand &op1, const InstructionOperand &op2, bool throwOnError=false) const;
  InstructionBase operator()(    const InstructionOperand &op1, const InstructionOperand &op2) const;
};

class OpcodeLea : public Opcode2Arg {
public :
  OpcodeLea(const String &mnemonic, BYTE op)
    : Opcode2Arg(mnemonic, op
                ,NONBYTE_GPR_ALLOWED|ALLPTR_ALLOWED|HAS_NONBYTE_SIZEBITS)
  {
  }
  bool isValidOperandCombination(const InstructionOperand &op1, const InstructionOperand &op2, bool throwOnError=false) const;
  InstructionBase operator()(    const InstructionOperand &op1, const InstructionOperand &op2) const;
};

class OpcodePushPop : public Opcode1ArgNoMode {
private:
  const Opcode1Arg m_memCode;
  const Opcode1Arg m_immCode;
public:
  inline OpcodePushPop(const String &mnemonic, BYTE opreg, BYTE opmem, BYTE extmem, BYTE opImm)
    : Opcode1ArgNoMode(mnemonic, opreg, 0     , WORDINDEX_GPR_ALLOWED|HAS_WORDPREFIX)
    , m_memCode(       mnemonic, opmem, extmem, WORDINDEX_PTR_ALLOWED|HAS_WORDPREFIX)
    , m_immCode(       mnemonic, opImm, 0     , opImm?(IMMEDIATEVALUE_ALLOWED|HAS_IMM_XBIT):0)
  {
  }
  bool isValidOperand(       const InstructionOperand &op, bool throwOnError=false) const;
  InstructionBase operator()(const InstructionOperand &op) const;
};

#if defined(IS32BIT)
class OpcodeIncDec : public Opcode1Arg {
private:
  const Opcode1ArgNoMode m_reg32Code;
public :
  OpcodeIncDec(const String &mnemonic, BYTE op, BYTE extension)
    : Opcode1Arg( mnemonic,op                 ,extension)
    , m_reg32Code(mnemonic,0x40|(extension<<3),0,REGTYPE_GPR_ALLOWED | DWORDGPR_ALLOWED)
  {
  }
  InstructionBase operator()(const InstructionOperand &op) const;
};
#else  // IS64BIT
typedef Opcode1Arg OpcodeIncDec;
#endif // IS64BIT

class OpcodeShiftRot : public Opcode2ArgMI8 {
private:
  const Opcode1Arg m_clCode;
public:
  OpcodeShiftRot(const String &mnemonic, BYTE extension);
  bool isValidOperandType(const InstructionOperand &op, BYTE index) const {
    return (index == 2) ? op.isShiftAmountOperand() : __super::isValidOperandType(op,index);
  }
  bool isValidOperandCombination(const InstructionOperand &op1, const InstructionOperand &op2, bool throwOnError=false) const;
  InstructionBase operator()(const InstructionOperand &op1, const InstructionOperand &op2) const;
};

class OpcodeDoubleShift : public Opcode3Arg {
private:
  const Opcode2Arg m_clCode;
public:
  OpcodeDoubleShift(const String &mnemonic, UINT opCL, UINT opImm);
  bool isValidOperandType(const InstructionOperand &op, BYTE index) const {
    return (index == 3) ? op.isShiftAmountOperand() : __super::isValidOperandType(op,index);
  }
  bool isValidOperandCombination(const InstructionOperand &op1, const InstructionOperand &op2, const InstructionOperand &op3, bool throwOnError=false) const;
  InstructionBase operator()(const InstructionOperand &op1, const InstructionOperand &op2, const InstructionOperand &op3) const;
};

class OpcodeBitTest : public Opcode2ArgMRNB {
private:
  const Opcode2ArgMINB8 m_immCode;
public:
  OpcodeBitTest(const String &mnemonic, UINT op, BYTE immExt)
    : Opcode2ArgMRNB(mnemonic,op,0)
    , m_immCode(mnemonic,0x0FBA,immExt)
  {
  }
  bool isValidOperandCombination(const InstructionOperand &op1, const InstructionOperand &op2, bool throwOnError=false) const;
  InstructionBase operator()(const InstructionOperand &op1, const InstructionOperand &op2) const;
};

class OpcodeJmpImm : public Opcode1Arg {
public:
  OpcodeJmpImm(const String &mnemonic);
  InstructionBase operator()(const InstructionOperand &op) const;
};

class OpcodeJmp : public Opcode1Arg {
private:
  const OpcodeJmpImm m_jmpRelImm;
public:
  OpcodeJmp(const String &mnemonic);
  bool isValidOperand(const InstructionOperand &op, bool throwOnError=false) const;
  InstructionBase operator()(const InstructionOperand &op) const;
};

class OpcodeJcc : public Opcode1Arg { // rel16/rel32
private:
  const Opcode1Arg m_shortCode; // rel8
public:
  OpcodeJcc(const String &mnemonic, UINT op);
  InstructionBase operator()(const InstructionOperand &op) const;
};

class OpcodeCallImm : public Opcode1Arg {
public:
  OpcodeCallImm(const String &mnemonic)
    : Opcode1Arg(mnemonic, 0xE8, 0, IMMEDIATEVALUE_ALLOWED) // near relative displacement (imm16/imm32)
  {
  }
  InstructionBase operator()(const InstructionOperand &op) const;
};

class OpcodeCall : public Opcode1Arg {
private:
  const OpcodeCallImm m_callNearRelImm;
public:
  OpcodeCall(const String &mnemonic)
    : Opcode1Arg(mnemonic, 0xFF, 2
                ,WORDINDEX_GPR_ALLOWED|WORDINDEX_PTR_ALLOWED|HAS_WORDPREFIX)
    // near absolute indirect addr given by reg/m16/m32/m64
    , m_callNearRelImm(mnemonic)
  {
  }
  bool isValidOperand(const InstructionOperand &op, bool throwOnError=false) const;
  InstructionBase operator()(const InstructionOperand &op) const;
};

class StringInstruction : public Opcode0Arg {
public:
  StringInstruction(const String &mnemonic, UINT op)
    : Opcode0Arg(mnemonic, op, ALL_GPRPTR_ALLOWED|HAS_ALL_SIZEBITS) {
  }
  StringInstruction(const String &mnemonic, const StringInstruction &ins, OperandSize size)
    : Opcode0Arg(mnemonic, ins, size) {
  }
};

class StringPrefix : public OpcodeBase {
public:
  StringPrefix(const String &mnemonic, BYTE op) : OpcodeBase(mnemonic,op,0,0,0) {
  }
  InstructionBase operator()(const StringInstruction &ins) const;
};

class OpcodeFPU0Arg : public Opcode0Arg {
private:
  const char m_stackDelta;
public:
  inline OpcodeFPU0Arg(const String &mnemonic, UINT op, char stackDelta, UINT flags=0)
    : Opcode0Arg(mnemonic, op, flags)
    , m_stackDelta(stackDelta)
  {
    checkFPUStackDelta(stackDelta);
  }
  char getFPUStackDelta() const {
    return m_stackDelta;
  }
};
class OpcodeFPU1Arg : public Opcode1Arg {
private:
  const char m_stackDelta;
public:
  inline OpcodeFPU1Arg(const String &mnemonic, UINT op, BYTE extension, char stackDelta, UINT flags)
    : Opcode1Arg(mnemonic, op, extension, flags)
    , m_stackDelta(stackDelta)
  {
    checkFPUStackDelta(stackDelta);
  }
  char getFPUStackDelta() const {
    return m_stackDelta;
  }
};

class OpcodeFPUTransfer : public OpcodeFPU1Arg {
private:
  const OpcodeFPU1Arg m_dwordCode;
  const OpcodeFPU1Arg m_qwordCode;
  const OpcodeFPU1Arg m_tbyteCode;
public:
  OpcodeFPUTransfer(const String &mnemonic
    , UINT opreg, BYTE opdw, BYTE extdw, BYTE opqw, BYTE extqw, BYTE optb, BYTE exttb, char stackDelta)
    : OpcodeFPU1Arg( mnemonic, opreg, 0    , stackDelta, REGTYPE_FPU_ALLOWED    )
    , m_dwordCode(   mnemonic, opdw , extdw, stackDelta, DWORDPTR_ALLOWED       )
    , m_qwordCode(   mnemonic, opqw , extqw, stackDelta, QWORDPTR_ALLOWED       )
    , m_tbyteCode(   mnemonic, optb , exttb, stackDelta, optb?TBYTEPTR_ALLOWED:0)
  {
  }
  bool isValidOperand(const InstructionOperand &op, bool throwOnError=false) const;
  InstructionBase operator()(const InstructionOperand &op) const;
};

class OpcodeFPU2Reg : public Opcode2Arg {
private:
  const OpcodeFPU1Arg m_st0iCode;
  const char          m_stackDelta;
public:
  OpcodeFPU2Reg(const String &mnemonic, UINT opi0, UINT op0i, char stackDelta)
    : Opcode2Arg(mnemonic,opi0             ,REGTYPE_FPU_ALLOWED)
    , m_st0iCode(mnemonic,op0i,0,stackDelta,REGTYPE_FPU_ALLOWED)
    , m_stackDelta(stackDelta)
  {
    checkFPUStackDelta(stackDelta);
  }
  InstructionBase operator()(const InstructionOperand &op1, const InstructionOperand &op2) const;
  char getFPUStackDelta() const {
    return m_stackDelta;
  }
};

class OpcodeFPUArithm : public OpcodeFPU0Arg {
private:
  const OpcodeFPU1Arg m_dwordCode;
  const OpcodeFPU1Arg m_qwordCode;
  const OpcodeFPU2Reg m_2regCode;
public:
  OpcodeFPUArithm(const String &mnemonic
    , UINT opp, UINT opi0, UINT op0i, BYTE opdw, BYTE extdw, BYTE opqw, BYTE extqw, const char *stackDelta)
    : OpcodeFPU0Arg(mnemonic, opp        , stackDelta[0]                 )
    , m_dwordCode(  mnemonic, opdw, extdw, stackDelta[1],DWORDPTR_ALLOWED)
    , m_qwordCode(  mnemonic, opqw, extqw, stackDelta[1],QWORDPTR_ALLOWED)
    , m_2regCode(   mnemonic, opi0, op0i , stackDelta[2]                 )
  {
  }
  BYTE getMaxOpCount() const {
    return 2;
  }
  bool isValidOperand(           const InstructionOperand &op                                , bool throwOnError=false) const;
  bool isValidOperandCombination(const InstructionOperand &op1, const InstructionOperand &op2, bool throwOnError=false) const;
  InstructionBase operator()(    const InstructionOperand &op                                                         ) const;
  InstructionBase operator()(    const InstructionOperand &op1, const InstructionOperand &op2                         ) const;
};

class OpcodeFPUCompare : public OpcodeFPU1Arg {
private:
  const OpcodeFPU1Arg m_dwordCode;
  const OpcodeFPU1Arg m_qwordCode;
public:
  OpcodeFPUCompare(const String &mnemonic
    , UINT opreg, BYTE opdw, BYTE extdw, BYTE opqw, BYTE extqw, char stackDelta)
    : OpcodeFPU1Arg( mnemonic, opreg, 0    , stackDelta, REGTYPE_FPU_ALLOWED)
    , m_dwordCode(   mnemonic, opdw , extdw, stackDelta, DWORDPTR_ALLOWED   )
    , m_qwordCode(   mnemonic, opqw , extqw, stackDelta, QWORDPTR_ALLOWED   )
  {
  }
  bool isValidOperand(const InstructionOperand &op, bool throwOnError=false) const;
  InstructionBase operator()(const InstructionOperand &op) const;
};

class OpcodeFPUIArithm : public OpcodeFPU1Arg {
private:
  const OpcodeFPU1Arg m_dwordCode;
  const OpcodeFPU1Arg m_qwordCode;
public:
  OpcodeFPUIArithm(const String &mnemonic
    , UINT opw, BYTE extw, BYTE opdw, BYTE extdw, BYTE opqw, BYTE extqw, char stackDelta)
    : OpcodeFPU1Arg( mnemonic, opw , extw , stackDelta,      WORDPTR_ALLOWED   )
    , m_dwordCode(   mnemonic, opdw, extdw, stackDelta,      DWORDPTR_ALLOWED  )
    , m_qwordCode(   mnemonic, opqw, extqw, stackDelta, opqw?QWORDPTR_ALLOWED:0)
  {
  }
  bool isValidOperand(const InstructionOperand &op, bool throwOnError=false) const;
  InstructionBase operator()(const InstructionOperand &op) const;
};

class Opcode1ArgFNSTSW : public Opcode1Arg {
private:
  Opcode0Arg m_opAX;
public:
  inline Opcode1ArgFNSTSW(const String &mnemonic, UINT op)
    : Opcode1Arg(mnemonic, op, 7, WORDPTR_ALLOWED)
    , m_opAX(mnemonic, 0xDFE0)
  {
  }

  bool isValidOperand(const InstructionOperand &op, bool throwOnError=false) const;
  InstructionBase operator()(const InstructionOperand &op) const;
};

class Opcode2ArgPfxF2 : public Opcode2Arg {
public:
  Opcode2ArgPfxF2(const String &mnemonic, UINT op, UINT flags)
    : Opcode2Arg(mnemonic, op, flags | REGTYPE_XMM_ALLOWED)
  {
  }
  InstructionBase operator()(const InstructionOperand &op1, const InstructionOperand &op2) const;
};

class Opcode2ArgPfxF2SD : public Opcode2ArgPfxF2 {
protected:
  bool validateCompatibleSize(const Register &reg , const InstructionOperand &op, bool throwOnError) const;
public:
  Opcode2ArgPfxF2SD(const String &mnemonic, UINT op, UINT flags = 0)
    : Opcode2ArgPfxF2(mnemonic, op, flags | MMWORDPTR_ALLOWED)
  {
  }
};

// --------------------------------- Opcode mnemonics ------------------------------

extern Opcode0Arg        RET;                              // Near return to calling procedure
extern Opcode0Arg        CMC;                              // Complement carry flag
extern Opcode0Arg        CLC;                              // Clear carry flag     CF = 0
extern Opcode0Arg        STC;                              // Set   carry flag     CF = 1
extern Opcode0Arg        CLI;                              // Clear interrupt flag IF = 0
extern Opcode0Arg        STI;                              // Set   interrupt flag IF = 1
extern Opcode0Arg        CLD;                              // Clear direction flag DF = 0
extern Opcode0Arg        STD;                              // Set   direction flag DF = 1

#if defined(IS64BIT)
extern Opcode0Arg        CLGI;                             // Clear Global Interrupt Flag
extern Opcode0Arg        STGI;                             // Set   Global Interrupt Flag
#endif // IS64BIT

extern Opcode0Arg        PUSHF;                            // Push FLAGS onto stack          { sp-=2, *sp = FLAGS; }
extern Opcode0Arg        POPF;                             // Pop  FLAGS register from stack { FLAGS = *SP; sp+=2; }
extern Opcode0Arg        SAHF;                             // Store AH into FLAGS
extern Opcode0Arg        LAHF;                             // Load FLAGS into AH register

#if defined(IS32BIT)
extern Opcode0Arg        PUSHAD;                           // Push all double-word (32-bit) registers onto stack
extern Opcode0Arg        POPAD;                            // Pop  all double-word (32-bit) registers from stack
extern Opcode0Arg        PUSHFD;                           // Push EFLAGS register onto stack { sp-=4, *sp = EFLAGS; }
extern Opcode0Arg        POPFD;                            // Pop data into EFLAGS register   { EFLAGS = *SP; sp+=4; }
#else // IS64BIT
extern Opcode0Arg        PUSHFQ;                           // Push RFLAGS register onto stack
extern Opcode0Arg        POPFQ;                            // Pop data into RFLAGS register
#endif // IS64BIT

extern Opcode0Arg        NOOP;                             // No operation

extern OpcodeStd2Arg     ADD;                              // ADD(  r/m8-64,r/m8/64/imm8-32). Integer Addition
extern OpcodeStd2Arg     ADC;                              // ADC(  r/m8-64,r/m8/64/imm8-32). Integer Addition with Carry
extern OpcodeStd2Arg     OR;                               // OR(   r/m8-64,r/m8/64/imm8-32). Logical Inclusive OR
extern OpcodeStd2Arg     AND;                              // AND(  r/m8-64,r/m8/64/imm8-32). Logical AND
extern OpcodeStd2Arg     SUB;                              // SUB(  r/m8-64,r/m8/64/imm8-32). Integer Subtraction
extern OpcodeStd2Arg     SBB;                              // SBB(  r/m8-64,r/m8/64/imm8-32). Integer Subtraction with Borrow
extern OpcodeStd2Arg     XOR;                              // XOR(  r/m8-64,r/m8/64/imm8-32). Logical Exclusive OR
extern OpcodeStd2Arg     CMP;                              // CMP(  r/m8-64,r/m8/64/imm8-32). Compare Two Operands. Same as SUB, but doesn't change dst. set flags CF,OF,SF,ZF,AF,PF according to result.

extern OpcodeXchg        XCHG;                             // XCHG( r/m8-64,r/m8-64). Exchange Two operands
extern Opcode1ArgNoMode  BSWAP;                            // BSWAP(r32/r64)          Swap bytes of 32- or 64 bit register
extern OpcodeStd2Arg     TEST;                             // TEST( r/m8-64,r/m8/64/imm8-32). Logical Compare. Same as AND, but doesn't change dst. set flags SF,ZF,PF according to result. set OF,CF to 0
extern OpcodeMov         MOV;                              // Move data (copying)
extern OpcodeMovExtend   MOVZX;                            // Move with zero-extend
extern OpcodeMovExtend   MOVSX;                            // Move with sign-extend
extern OpcodeLea         LEA;                              // Load effective address

extern OpcodePushPop     PUSH;                             // PUSH(r/m16/32,imm8/32) in x86, PUSH(r/m16/64,imm8/32) in x64
extern OpcodePushPop     POP;                              // POP( r/m16/32)         in x86, POP( r/m16/64)         in x64

extern OpcodeIncDec      INC;                              // INC(r/m8-64). Increment by 1
extern OpcodeIncDec      DEC;                              // DEC(r/m8-64). Decrement by 1.

extern Opcode1Arg        NOT;                              // NOT(r/m8-64). Negate the operand, logical NOT
extern Opcode1Arg        NEG;                              // NEG(r/m8-64). Two's complement negation
extern OpcodeIMul        IMUL;                             // Signed multiply   ah:al=al*src, dx:ax=ax*src, edx:eax=eax*src, rdx:rax=rax*src

extern Opcode1Arg        IDIV;                             // Signed divide     ah :al  /= src, al  = quot, ah  = rem. ah  must contain sign extension of al.
                                                           //                   dx :ax  /= src, ax  = quot, dx  = rem. dx  must contain sign extension of ax.
                                                           //                   edx:eax /= src, eax = quot, edx = rem. edx must contain sign extension of eax.
                                                           //                   rdx:rax /= src, rax = quot, rdx = rem. rdx must contain sign extension of rax.

extern Opcode2ArgM       MUL;                              // Unsigned multiply ah:al=al*src, dx:ax=ax*src, edx:eax=eax*src, rdx:rax=rax*src
extern Opcode2ArgM       DIV;                              // Unsigned divide   ah :al  /= src, al  = quot, ah  = rem
                                                           //                   dx :ax  /= src, ax  = quot, dx  = rem
                                                           //                   edx:eax /= src, eax = quot, edx = rem
                                                           //                   rdx:rax /= src, rax = quot, rdx = rem

extern OpcodeShiftRot    ROL;                              // ROL(r/m8-64,CL/imm8). Rotate left                by CL/imm8
extern OpcodeShiftRot    ROR;                              // ROR(r/m8-64,CL/imm8). Rotate right               by CL/imm8
extern OpcodeShiftRot    RCL;                              // RCL(r/m8-64,CL/imm8). Rotate left                by CL/imm8 (with carry)
extern OpcodeShiftRot    RCR;                              // RCR(r/m8-64,CL/imm8). Rotate right               by CL/imm8 (with carry)
extern OpcodeShiftRot    SHL;                              // SHL(r/m8-64,CL/imm8). Shift left                 by CL/imm8 (unsigned shift left )
extern OpcodeShiftRot    SHR;                              // SHR(r/m8-64,CL/imm8). Shift right                by CL/imm8 (unsigned shift right)
#define                  SAL SHL                           // SAL(r/m8-64,CL/imm8). Shift arithmetically left  by CL/imm8 (signed shift left - same as shl)
extern OpcodeShiftRot    SAR;                              // SAR(r/m8-64,CL/imm8). Shift arithmetically right by CL/imm8 (signed shift right)

extern OpcodeDoubleShift SHLD;                             // SHLD(r/m16-64,reg,CL/imm8). Shift left           by CL/imm8, filling opened bitpositions, by most significant bits of reg
extern OpcodeDoubleShift SHRD;                             // SHRD(r/m16-64,reg,CL/imm8). Shift right          by CL/imm8, filling opened bitpositions, by least significant bits of reg


extern Opcode2Arg        BSF;                              // BSF(r16-64,r/m16-64). Bitscan forward
extern Opcode2Arg        BSR;                              // BSR(r16-64,r/m16-64). Bitscan reversed

extern OpcodeBitTest     BT;                               // BT( r/m16-64,r16-64/imm8). Bit Test.                Store selected bit in CF
extern OpcodeBitTest     BTS;                              // BTS(r/m16-64,r16-64/imm8). Bit Test and Set.        Store selected bit in CF and set
extern OpcodeBitTest     BTR;                              // BTR(r/m16-64,r16-64/imm8). Bit Test and Reset.      Store selected bit in CF and clear
extern OpcodeBitTest     BTC;                              // BTC(r/m16-64,r16-64/imm8). Bit Test and Complement. Store selected bit in CF and invert


extern OpcodeJmp         JMP;                              // JMP(rel8/32), JMP(r/m32-64). Unconditional jump. jump short/jump near.
extern OpcodeCall        CALL;                             // Call procedure.

// Use less/greater opcode for signed comparison. below/above for unsigned.
// Jmp PC relative offset on condition
// jcc rel8, jcc rel32
extern OpcodeJcc         JO;                               // JO(  rel8/32).             Jump      if overflow           (OF==1 )
extern OpcodeJcc         JNO;                              // JNO( rel8/32).             Jump      if not overflow       (OF==0 )
extern OpcodeJcc         JB;                               // JB(  rel8/32).             Jump      if below              (CF==1 )          (unsigned)
extern OpcodeJcc         JAE;                              // JAE( rel8/32).             Jump      if above or equal     (CF==0 )          (unsigned)
extern OpcodeJcc         JE;                               // JE(  rel8/32).             Jump      if equal              (ZF==1 )
extern OpcodeJcc         JNE;                              // JNE( rel8/32).             Jump      if not equal          (ZF==0 )
extern OpcodeJcc         JBE;                              // JBE( rel8/32).             Jump      if below or equal     (CF==1 || ZF==1)  (unsigned)
extern OpcodeJcc         JA;                               // JA(  rel8/32).             Jump      if above              (CF==0 && ZF==0)  (unsigned)
extern OpcodeJcc         JS;                               // JS(  rel8/32).             Jump      if sign               (SF==1 )
extern OpcodeJcc         JNS;                              // JNS( rel8/32).             Jump      if not sign           (SF==0 )
extern OpcodeJcc         JP;                               // JP(  rel8/32).             Jump      if parity even        (PF==1 )
extern OpcodeJcc         JNP;                              // JNP( rel8/32).             Jump      if parity odd         (PF==0 )
extern OpcodeJcc         JL;                               // JL(  rel8/32).             Jump      if less               (SF!=OF)          (signed  )
extern OpcodeJcc         JGE;                              // JGE( rel8/32).             Jump      if greater or equal   (SF==OF)          (signed  )
extern OpcodeJcc         JLE;                              // JLE( rel8/32).             Jump      if less or equal      (ZF==1 || SF!=OF) (signed  )
extern OpcodeJcc         JG;                               // JG(  rel8/32).             Jump      if greater            (ZF==0 && SF==OF) (signed  )

#define                  JNAE           JB                 // JNAE(rel8/32).             Jump      if not above or equal                   (unsigned)
#define                  JC             JB                 // JC(  rel8/32).             Jump      if carry                                (unsigned)
#define                  JNC            JAE                // JNC( rel8/32).             Jump      if not carry                            (unsigned)
#define                  JNB            JAE                // JNB( rel8/32).             Jump      if not below                            (unsigned)
#define                  JZ             JE                 // JZ(  rel8/32).             Jump      if zero
#define                  JNZ            JNE                // JNZ( rel8/32).             Jump      if not zero
#define                  JNA            JBE                // JNA( rel8/32).             Jump      if not above                            (unsigned)
#define                  JNBE           JA                 // JNBE(rel8/32).             Jump      if not below or equal                   (unsigned)
#define                  JNGE           JL                 // JNGE(rel8/32).             Jump      if not greater or equal                 (signed  )
#define                  JNL            JGE                // JNL( rel8/32).             Jump      if not less                             (signed  )
#define                  JNG            JLE                // JNG( rel8/32).             Jump      if not greater                          (signed  )
#define                  JNLE           JG                 // JNLE(rel8/32).             Jump      if not less or equal                    (signed  )

#if defined(IS32BIT)
extern Opcode1Arg        JCXZ;                             // JCXZ(rel8).    Jump if CX  register is 0. 1 byte PC relative offset
extern Opcode1Arg        JECXZ;                            // JECXZ(rel8).   Jump if ECX register is 0. 1 byte PC relative offset
#else // IS64BIT
extern Opcode1Arg        JECXZ;                            // JECXZ(rel8).   Jump if ECX register is 0. 1 byte PC relative offset
extern Opcode1Arg        JRCXZ;                            // JRCXZ(rel8).   Jump if RCX register is 0. 1 byte PC relative offset
#endif // IS64BIT

// loop according to ecx/rcx, LOOPcc(rel8)
extern Opcode1Arg        LOOP;                             // LOOP(  rel8).  Decrement count and jump if count != 0. 1 byte PC relative offset
extern Opcode1Arg        LOOPE;                            // LOOPE( rel8).  Decrement count and jump if count != 0 and ZF = 1. 1 byte PC relative offset
extern Opcode1Arg        LOOPNE;                           // LOOPNE(rel8).  Decrement count and jump if count != 0 and ZF = 0. 1 byte PC relative offset

// Set Byte on Condition, SETcc(r/m8)
extern Opcode1Arg        SETO;                             // SETO(  r/m8).              Set byte  if overflow           (OF==1 )
extern Opcode1Arg        SETNO;                            // SETNO( r/m8).              Set byte  if not overflow       (OF==0 )
extern Opcode1Arg        SETB;                             // SETB(  r/m8).              Set byte  if below              (CF==1 )          (unsigned)
extern Opcode1Arg        SETAE;                            // SETAE( r/m8).              Set byte  if above or equal     (CF==0 )          (unsigned)
extern Opcode1Arg        SETE;                             // SETE(  r/m8).              Set byte  if equal              (ZF==1 )
extern Opcode1Arg        SETNE;                            // SETNE( r/m8).              Set byte  if not equal          (ZF==0 )
extern Opcode1Arg        SETBE;                            // SETBE( r/m8).              Set byte  if below or equal     (CF==1 || ZF==1)  (unsigned)
extern Opcode1Arg        SETA;                             // SETA(  r/m8).              Set byte  if above              (CF==0 && ZF==0)  (unsigned)
extern Opcode1Arg        SETS;                             // SETS(  r/m8).              Set byte  if sign               (SF==1 )
extern Opcode1Arg        SETNS;                            // SETNS( r/m8).              Set byte  if not sign           (SF==0 )
extern Opcode1Arg        SETP;                             // SETP(  r/m8).              Set byte  if parity even        (PF==1 )
extern Opcode1Arg        SETNP;                            // SETNP( r/m8).              Set byte  if parity odd         (PF==0 )
extern Opcode1Arg        SETL;                             // SETL(  r/m8).              Set byte  if less               (SF!=OF)          (signed  )
extern Opcode1Arg        SETGE;                            // SETGE( r/m8).              Set byte  if greater or equal   (SF==OF)          (signed  )
extern Opcode1Arg        SETLE;                            // SETLE( r/m8).              Set byte  if less or equal      (ZF==1 || SF!=OF) (signed  )
extern Opcode1Arg        SETG;                             // SETG(  r/m8).              Set byte  if greater            (ZF==0 && SF==OF) (signed  )

#define                  SETNAE         SETB               // SETNAE(r/m8).              Set byte  if not above or equal                   (unsigned)
#define                  SETC           SETB               // SETC(  r/m8).              Set byte  if carry                                (unsigned)
#define                  SETNC          SETAE              // SETNC( r/m8).              Set byte  if not carry                            (unsigned)
#define                  SETNB          SETAE              // SETNB( r/m8).              Set byte  if not below                            (unsigned)
#define                  SETZ           SETE               // SETZ(  r/m8).              Set byte  if zero
#define                  SETNZ          SETNE              // SETNZ( r/m8).              Set byte  if not zero
#define                  SETNA          SETBE              // SETNA( r/m8).              Set byte  if not above                            (unsigned)
#define                  SETNBE         SETA               // SETNBE(r/m8).              Set byte  if not below or equal                   (unsigned)
#define                  SETNGE         SETL               // SETNGE(r/m8).              Set byte  if not greater or equal                 (signed  )
#define                  SETNL          SETGE              // SETNL( r/m8).              Set byte  if not less                             (signed  )
#define                  SETNG          SETLE              // SETNG( r/m8).              Set byte  if not greater                          (signed  )
#define                  SETNLE         SETG               // SETNLE(r/m8).              Set byte  if not less or equal                    (signed  )

// Move on Condition, CMOVcc(r16-64, r/m16-64)
extern Opcode2Arg        CMOVO;                            // CMOVO(  r16-64, r/m16-64). Move      if overflow           (OF==1 )
extern Opcode2Arg        CMOVNO;                           // CMOVNO( r16-64, r/m16-64). Move      if not overflow       (OF==0 )
extern Opcode2Arg        CMOVB;                            // CMOVB(  r16-64, r/m16-64). Move      if below              (CF==1 )          (unsigned)
extern Opcode2Arg        CMOVAE;                           // CMOVAE( r16-64, r/m16-64). Move      if above or equal     (CF==0 )          (unsigned)
extern Opcode2Arg        CMOVE;                            // CMOVE(  r16-64, r/m16-64). Move      if equal              (ZF==1 )
extern Opcode2Arg        CMOVNE;                           // CMOVNE( r16-64, r/m16-64). Move      if not equal          (ZF==0 )
extern Opcode2Arg        CMOVBE;                           // CMOVBE( r16-64, r/m16-64). Move      if below or equal     (CF==1 || ZF==1)  (unsigned)
extern Opcode2Arg        CMOVA;                            // CMOVA(  r16-64, r/m16-64). Move      if above              (CF==0 && ZF==0)  (unsigned)
extern Opcode2Arg        CMOVS;                            // CMOVS(  r16-64, r/m16-64). Move      if sign               (SF==1 )
extern Opcode2Arg        CMOVNS;                           // CMOVNS( r16-64, r/m16-64). Move      if not sign           (SF==0 )
extern Opcode2Arg        CMOVP;                            // CMOVP(  r16-64, r/m16-64). Move      if parity even        (PF==1 )
extern Opcode2Arg        CMOVNP;                           // CMOVNP( r16-64, r/m16-64). Move      if parity odd         (PF==0 )
extern Opcode2Arg        CMOVL;                            // CMOVL(  r16-64, r/m16-64). Move      if less               (SF!=OF)          (signed  )
extern Opcode2Arg        CMOVGE;                           // CMOVGE( r16-64, r/m16-64). Move      if greater or equal   (SF==OF)          (signed  )
extern Opcode2Arg        CMOVLE;                           // CMOVLE( r16-64, r/m16-64). Move      if less or equal      (ZF==1 || SF!=OF) (signed  )
extern Opcode2Arg        CMOVG;                            // CMOVG(  r16-64, r/m16-64). Move      if greater            (ZF==0 && SF==OF) (signed  )

#define                  CMOVNAE        CMOVB              // CMOVNAE(r16-64, r/m16-64). Move      if not above or equal                   (unsigned)
#define                  CMOVC          CMOVB              // CMOVC(  r16-64, r/m16-64). Move      if carry                                (unsigned)
#define                  CMOVNC         CMOVAE             // CMOVNC( r16-64, r/m16-64). Move      if not carry                            (unsigned)
#define                  CMOVNB         CMOVAE             // CMOVNB( r16-64, r/m16-64). Move      if not below                            (unsigned)
#define                  CMOVZ          CMOVE              // CMOVZ(  r16-64, r/m16-64). Move      if zero
#define                  CMOVNZ         CMOVNE             // CMOVNZ( r16-64, r/m16-64). Move      if not zero
#define                  CMOVNA         CMOVBE             // CMOVNA( r16-64, r/m16-64). Move      if not above                            (unsigned)
#define                  CMOVNBE        CMOVA              // CMOVNBE(r16-64, r/m16-64). Move      if not below or equal                   (unsigned)
#define                  CMOVNGE        CMOVL              // CMOVNGE(r16-64, r/m16-64). Move      if not greater or equal                 (signed  )
#define                  CMOVNL         CMOVGE             // CMOVNL( r16-64, r/m16-64). Move      if not less                             (signed  )
#define                  CMOVNG         CMOVLE             // CMOVNG( r16-64, r/m16-64). Move      if not greater                          (signed  )
#define                  CMOVNLE        CMOVG              // CMOVNLE(r16-64, r/m16-64). Move      if not less or equal                    (signed  )


extern Opcode0Arg        CWDE;                             // Convert word  to dword. Sign extend AX into EAX.      Copy sign (bit 15) of AX  into higher 16 bits of EAX
extern Opcode0Arg        CDQ;                              // Convert dword to qword. Sign extend EAX into EDX:EAX. Copy sign (bit 31) of EAX into every bit of EDX
extern Opcode0Arg        CBW;                              // Convert byte  to word.  Sign extend AL into AX.       Copy sign (bit 7 ) of AL  into higher 8 bits of AX
extern Opcode0Arg        CWD;                              // Convert word  to dword. Sign extend AX into DX:AX.    Copy sign (bit 15) of AX  into every bit of DX

#if defined(IS64BIT)
extern Opcode0Arg        CDQE;                             // Convert dword to qword. Sign extend EAX into RAX.     Copy sign (bit 31) of EAX into higher 32 bits of RAX
extern Opcode0Arg        CQO;                              // Convert qword to oword. Sign extend RAX into RDX:RAX. Copy sign (bit 63) of RAX into every bit of RDX
#endif // IS64BIT

extern StringInstruction INSB;                             // Input byte from I/O port specified in DX into memory location specified in ES:(E)DI or RDI
extern StringInstruction OUTSB;                            // Output byte from memory location specified in DS:(E)SI or RSI to I/O port specified in DX
extern StringInstruction MOVSB;                            // Move byte from string to string; if(DF==0) *(byte*)DI++ = *(byte*)SI++; else *(byte*)DI-- = *(byte*)SI--;
extern StringInstruction CMPSB;                            // Compare bytes in memory; if(DF==0) Compares ES:[DI++] with DS:[SI++] else Compares ES:[DI--] with DS:[SI--]
extern StringInstruction STOSB;                            // Store byte in string; if(DF==0) *ES:DI++ = AL; else *ES:DI-- = AL;
extern StringInstruction LODSB;                            // Load string byte; if(DF==0) AL = *SI++; else AL = *SI--;
extern StringInstruction SCASB;                            // Compare byte string; if(DF==0) Compares ES:[DI++] with AL else Compares ES:[DI--] with AL

// Same as MOVSB...,but with WORD, and AL -> AX
extern StringInstruction INSW;
extern StringInstruction OUTSW;
extern StringInstruction MOVSW;
extern StringInstruction CMPSW;
extern StringInstruction STOSW;
extern StringInstruction LODSW;
extern StringInstruction SCASW;

// Same as MOVSB...,but with DWORD, and AL->EAX, SI->ESI,DI->EDI
extern StringInstruction INSD;
extern StringInstruction OUTSD;
extern StringInstruction MOVSD;
extern StringInstruction CMPSD;
extern StringInstruction STOSD;
extern StringInstruction LODSD;
extern StringInstruction SCASD;

#if defined(IS64BIT)
// Same as MOVSB...,but with QWORD, and AL -> RAX, SI->RSI,DI->RDI
extern StringInstruction INSQ;
extern StringInstruction OUTSQ;
extern StringInstruction MOVSQ;
extern StringInstruction CMPSQ;
extern StringInstruction STOSQ;
extern StringInstruction LODSQ;
extern StringInstruction SCASQ;
#endif // IS64BIT

extern StringPrefix      REP;                              // Apply to INS, OUTS, MOVS, LODS, and STOS
extern StringPrefix      REPE;                             // Apply to CMPS and SCAS instructions
extern StringPrefix      REPNE;                            // Apply to CMPS and SCAS instructions

// ------------------------------ FPU opcodes ----------------------------------

// ---------------- See http://www.ray.masmcode.com/tutorial/ for documentation ---------

// ----------------------------- FPU transfer opcodes ----------------------------
extern OpcodeFPUTransfer FLD;                              // FLD( src).  Push  src   into st(0). src={st(i),Real4/8/10 in memory}
extern OpcodeFPUTransfer FSTP;                             // FSTP(dst).  Pop   st(0) into dst.   dst={st(i),Real4/8/10 in memory}
extern OpcodeFPUTransfer FST;                              // FST( dst).  Store st(0) into dst.   dst={st(i),Real4/8    in memory}

extern OpcodeFPU1Arg     FBLD;                             // FBLD( src). Push  BCD data from src into st(0). src=tbyte ptr
extern OpcodeFPU1Arg     FBSTP;                            // FBSTP(dst). Pop   st(0) as BCD data into dst.   dst=tbyte ptr

// ----------------------------- FPU arithmetic opcodes ----------------------------
// For opcode={FADD,FMUL,FSUB,FDIV,FSUBR,FDIVR}, the following rules apply:
// No operand means opcodeP(st(1)).
// If dst not specified, then dst=st(0) and src must be Real4/8 in memory.
// If both src and dst are specified, then both must be st(i), and at least 1 must be st(0).
extern OpcodeFPUArithm   FADD;                             // FADD |FADD( src)|FADD( dst,src). dst += src.     No operand=FADDP( st(1)). 1 operand:dst=st(0). 2 operands:FADD( st(i),st(0)), FADD(st(0),st(i))
extern OpcodeFPUArithm   FMUL;                             // FMUL |FMUL( src)|FMUL( dst,src). dst *= src.     No operand=FMULP( st(1)). 1 operand:dst=st(0). 2 operands:FMUL( st(i),st(0)), FADD(st(0),st(i))
extern OpcodeFPUArithm   FSUB;                             // FSUB |FSUB( src)|FSUB( dst,src). dst -= src.     No operand=FSUBP( st(1)). 1 operand:dst=st(0). 2 operands:FSUB( st(i),st(0)), FADD(st(0),st(i))
extern OpcodeFPUArithm   FDIV;                             // FDIV |FDIV( src)|FDIV( dst,src). dst /= src.     No operand=FDIVP( st(1)). 1 operand:dst=st(0). 2 operands:FDIV( st(i),st(0)), FADD(st(0),st(i))
extern OpcodeFPUArithm   FSUBR;                            // FSUBR|FSUBR(src)|FSUBR(dst,src). dst =  src-dst. No operand=FSUBRP(st(1)). 1 operand:dst=st(0). 2 operands:FSUBR(st(i),st(0)), FADD(st(0),st(i))
extern OpcodeFPUArithm   FDIVR;                            // FDIVR|FDIVR(src)|FDIVR(dst,src). dst =  src/dst. No operand=FDIVRP(st(1)). 1 operand:dst=st(0). 2 operands:FDIVR(st(i),st(0)), FADD(st(0),st(i))

extern OpcodeFPU1Arg     FADDP;                            // FADDP(st(i)).  st(i) += st(0);       pop st(0);
extern OpcodeFPU1Arg     FMULP;                            // FMULP(st(i)).  st(i) *= st(0);       pop st(0);
extern OpcodeFPU1Arg     FSUBP;                            // FSUBP(st(i)).  st(i) -= st(0);       pop st(0);
extern OpcodeFPU1Arg     FDIVP;                            // FDIVP(st(i)).  st(i) /= st(0);       pop st(0);
extern OpcodeFPU1Arg     FSUBRP;                           // FSUBRP(st(i)). st(i)  = st(0)-st(i); pop st(0);
extern OpcodeFPU1Arg     FDIVRP;                           // FDIVRP(st(i)). st(i)  = st(0)/st(i); pop st(0);

// ----------------------------- FPU compare opcodes ----------------------------
extern OpcodeFPUCompare  FCOM;                             // FCOM(  src  ). Compare st(0) to src, src={st(i),Real4/8 in memory}
extern OpcodeFPU1Arg     FCOMI;                            // FCOMI( st(i)). Compare st(0) to st(i) and set CPU-flags
extern OpcodeFPU1Arg     FUCOM;                            // FUCOM( st(i)). Unordered compare st(0) to st(i)
extern OpcodeFPU1Arg     FUCOMI;                           // FUCOMI(st(i)). Unordered compare st(0) to st(i) and set CPU-flags

extern OpcodeFPUCompare  FCOMP;                            // Same as FCOM,   but pop st(0) after compare
extern OpcodeFPU1Arg     FCOMIP;                           // Same as FCOMI,  but pop st(0) after compare
extern OpcodeFPU1Arg     FUCOMP;                           // Same as FUCOM,  but pop st(0) after compare
extern OpcodeFPU1Arg     FUCOMIP;                          // Same as FUCOMI, but pop st(0) after compare

extern OpcodeFPU0Arg     FCOMPP;                           // Compare           st(0) to st(1); pop both
extern OpcodeFPU0Arg     FUCOMPP;                          // Unordered compare st(0) to st(1); pop both

// ------------------------ FPU integer opcodes ---------------------------------
extern OpcodeFPUIArithm  FILD;                             // FILD(  src). Push src into st(0). src=(signed int16/32/64 in memory)
extern OpcodeFPUIArithm  FISTP;                            // FISTP( dst). Pop st(0) into dst, rounding according to RC-field FPU control word. dst=(signed int16/32/64 in memory)
extern OpcodeFPUIArithm  FISTTP;                           // FISTTP(dst). Same as fistp, but truncates to nearest integer, regardless of RC-field in FPU control word
extern OpcodeFPUIArithm  FIST;                             // FIST(  dst). Store st(0) into dst, rounding according to RC-field FPU control word. dst=(signed int16/32 in memory)
extern OpcodeFPUIArithm  FIADD;                            // FIADD( src). st(0) += src.      src=(signed int16/32 in memory)
extern OpcodeFPUIArithm  FIMUL;                            // FIMUL( src). st(0) *= src.      src=(signed int16/32 in memory)
extern OpcodeFPUIArithm  FISUB;                            // FISUB( src). st(0) -= src.      src=(signed int16/32 in memory)
extern OpcodeFPUIArithm  FIDIV;                            // FIDIV( src). st(0) /= src.      src=(signed int16/32 in memory)
extern OpcodeFPUIArithm  FISUBR;                           // FISUBR(src). st(0) = src-st(0). src=(signed int16/32 in memory)
extern OpcodeFPUIArithm  FIDIVR;                           // FIDIVR(src). st(0) = src/st(0). src=(signed int16/32 in memory)
extern OpcodeFPUIArithm  FICOM;                            // FICOM( src). Compare st(0) to signed int16/32 in memory
extern OpcodeFPUIArithm  FICOMP;                           // Same as ficom, but pop st(0) after compare

// ------------------- Conditional Copy st(i) to st(0) --------------------------
extern OpcodeFPU1Arg     FCMOVB;                           // FCMOVB( st(i)).            Copy      if below              (CF==1 )
extern OpcodeFPU1Arg     FCMOVAE;                          // FCMOVAE(st(i)).            Copy      if above or equal     (CF==0 )
extern OpcodeFPU1Arg     FCMOVE;                           // FCMOVE( st(i)).            Copy      if equal              (ZF==1 )
extern OpcodeFPU1Arg     FCMOVNE;                          // FCMOVNE(st(i)).            Copy      if not equal          (ZF==0 )
extern OpcodeFPU1Arg     FCMOVBE;                          // FCMOVBE(st(i)).            Copy      if below or equal     (CF==1 || ZF==1)
extern OpcodeFPU1Arg     FCMOVA;                           // FCMOVA( st(i)).            Copy      if above              (CF==0 && ZF==0)
extern OpcodeFPU1Arg     FCMOVU;                           // FCMOVU( st(i)).            Copy      if unordered          (PF==1 )
extern OpcodeFPU1Arg     FCMOVNU;                          // FCMOVNU(st(i)).            Copy      if not unordered      (PF==0 )

extern OpcodeFPU1Arg     FFREE;                            // FFREE(st(i)). Free a data register
extern OpcodeFPU1Arg     FXCH;                             // FXCH(st(i)). Swap st(0) and st(i)
extern OpcodeFPU0Arg     FWAIT;                            // Wait while FPU is busy
extern OpcodeFPU0Arg     FNOP;                             // No operation
extern OpcodeFPU0Arg     FCHS;                             // st(0) = -st(0)
extern OpcodeFPU0Arg     FABS;                             // st(0) = abs(st(0))
extern OpcodeFPU0Arg     FTST;                             // Compare st(0) to 0.0
extern OpcodeFPU0Arg     FXAM;                             // Examine the content of st(0)
extern OpcodeFPU0Arg     FLD1;                             // push 1.0
extern OpcodeFPU0Arg     FLDL2T;                           // push log2(10)
extern OpcodeFPU0Arg     FLDL2E;                           // push log2(e)
extern OpcodeFPU0Arg     FLDPI;                            // push pi
extern OpcodeFPU0Arg     FLDLG2;                           // push log10(2)
extern OpcodeFPU0Arg     FLDLN2;                           // push ln(2)
extern OpcodeFPU0Arg     FLDZ;                             // push 0.0
extern OpcodeFPU0Arg     F2XM1;                            // st(0) = 2^st(0)-1, assume -1 <= st(0) <= 1
extern OpcodeFPU0Arg     FYL2X;                            // st(1) = log2(st(0))*st(1); pop st(0)
extern OpcodeFPU0Arg     FPTAN;                            // st(0) = tan(st(0)); push 1.0
extern OpcodeFPU0Arg     FPATAN;                           // st(1) = atan(st(1)/st(0)); pop st(0)
extern OpcodeFPU0Arg     FXTRACT;                          // st(0) = unbiased exponent in floating point format of st(0). then push signinificant wiht exponent 0
extern OpcodeFPU0Arg     FPREM1;                           // As FPREM. Magnitude of the remainder <= st(1)/2
extern OpcodeFPU0Arg     FDECSTP;                          // Decrement stack pointer. st0->st1, st7->st0, ..., st1->st2
extern OpcodeFPU0Arg     FINCSTP;                          // Increment stack pointer. st0->st7, st1->st0, ..., st7->st6
extern OpcodeFPU0Arg     FPREM;                            // Partial remainder. st(0) %= st(1). Exponent of st(0) reduced with at most 63
extern OpcodeFPU0Arg     FYL2XP1;                          // st(1) = log2(st(0)+1)*st(1); pop st(0)
extern OpcodeFPU0Arg     FSQRT;                            // st(0) = sqrt(st(0))
extern OpcodeFPU0Arg     FSINCOS;                          // Sine and cosine of the angle value in st(0), st(0)=sin; push(cos)
extern OpcodeFPU0Arg     FRNDINT;                          // st(0) = nearest integral value according to the rounding mode
extern OpcodeFPU0Arg     FSCALE;                           // st(0) *= 2^int(st(1))
extern OpcodeFPU0Arg     FSIN;                             // st(0) = sin(st(0))
extern OpcodeFPU0Arg     FCOS;                             // st(0) = cos(st(0))

extern Opcode1Arg        FLDCW;                            // FLDCW( m16   ). Load  control word.
extern Opcode1Arg        FNSTCW;                           // FNSTCW(m16   ). Store control word.
extern Opcode1ArgFNSTSW  FNSTSW;                           // FNSTSW(m16/AX). Store status  word.

// ---------------------------- XMM opcodes -----------------------------------------

extern Opcode2Arg        MOVAPS;                           // MOVAPS(xmm(i)/m128,xmm(i)/m128).
extern Opcode2ArgPfxF2SD MOVSD1;                           // MOVSD1(xmm1/m64,xmm2/m64). Move scalar double-precision floating-point value from xmm2 to xmm1 register. Load scalar double-precision floating-point value from m64 to xmm1 register.
extern Opcode2ArgPfxF2SD ADDSD;
extern Opcode2ArgPfxF2SD MULSD;
extern Opcode2ArgPfxF2SD SUBSD;
extern Opcode2ArgPfxF2SD DIVSD;

}; // namespace
