digraph "CFG for 'fraccompare' function" {
	label="CFG for 'fraccompare' function";

	Node0x2844ae0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%3:\l  %4 = alloca i32, align 4\l  %5 = alloca i8*, align 8\l  %6 = alloca i8*, align 8\l  %7 = alloca i8, align 1\l  store i8* %0, i8** %5, align 8, !tbaa !1794\l  call void @llvm.dbg.declare(metadata i8** %5, metadata !1784, metadata\l... !DIExpression()), !dbg !1798\l  store i8* %1, i8** %6, align 8, !tbaa !1794\l  call void @llvm.dbg.declare(metadata i8** %6, metadata !1785, metadata\l... !DIExpression()), !dbg !1799\l  store i8 %2, i8* %7, align 1, !tbaa !1800\l  call void @llvm.dbg.declare(metadata i8* %7, metadata !1786, metadata\l... !DIExpression()), !dbg !1801\l  %8 = load i8*, i8** %5, align 8, !dbg !1802, !tbaa !1794\l  %9 = load i8, i8* %8, align 1, !dbg !1803, !tbaa !1800\l  %10 = sext i8 %9 to i32, !dbg !1803\l  %11 = load i8, i8* %7, align 1, !dbg !1804, !tbaa !1800\l  %12 = sext i8 %11 to i32, !dbg !1804\l  %13 = icmp eq i32 %10, %12, !dbg !1805\l  br i1 %13, label %14, label %75, !dbg !1806\l|{<s0>T|<s1>F}}"];
	Node0x2844ae0:s0 -> Node0x26b31f0;
	Node0x2844ae0:s1 -> Node0x2844c70;
	Node0x26b31f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f2cab570",label="{%14:\l14:                                               \l  %15 = load i8*, i8** %6, align 8, !dbg !1807, !tbaa !1794\l  %16 = load i8, i8* %15, align 1, !dbg !1808, !tbaa !1800\l  %17 = sext i8 %16 to i32, !dbg !1808\l  %18 = load i8, i8* %7, align 1, !dbg !1809, !tbaa !1800\l  %19 = sext i8 %18 to i32, !dbg !1809\l  %20 = icmp eq i32 %17, %19, !dbg !1810\l  br i1 %20, label %21, label %75, !dbg !1811\l|{<s0>T|<s1>F}}"];
	Node0x26b31f0:s0 -> Node0x26b3240;
	Node0x26b31f0:s1 -> Node0x2844c70;
	Node0x26b3240 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%21:\l21:                                               \l  br label %22, !dbg !1812\l}"];
	Node0x26b3240 -> Node0x26b3290;
	Node0x26b3290 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e36c5570",label="{%22:\l22:                                               \l  %23 = load i8*, i8** %5, align 8, !dbg !1814, !tbaa !1794\l  %24 = getelementptr inbounds i8, i8* %23, i32 1, !dbg !1814\l  store i8* %24, i8** %5, align 8, !dbg !1814, !tbaa !1794\l  %25 = load i8, i8* %24, align 1, !dbg !1815, !tbaa !1800\l  %26 = sext i8 %25 to i32, !dbg !1815\l  %27 = load i8*, i8** %6, align 8, !dbg !1816, !tbaa !1794\l  %28 = getelementptr inbounds i8, i8* %27, i32 1, !dbg !1816\l  store i8* %28, i8** %6, align 8, !dbg !1816, !tbaa !1794\l  %29 = load i8, i8* %28, align 1, !dbg !1817, !tbaa !1800\l  %30 = sext i8 %29 to i32, !dbg !1817\l  %31 = icmp eq i32 %26, %30, !dbg !1818\l  br i1 %31, label %32, label %40, !dbg !1812\l|{<s0>T|<s1>F}}"];
	Node0x26b3290:s0 -> Node0x26b32e0;
	Node0x26b3290:s1 -> Node0x26b33d0;
	Node0x26b32e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e5705870",label="{%32:\l32:                                               \l  %33 = load i8*, i8** %5, align 8, !dbg !1819, !tbaa !1794\l  %34 = load i8, i8* %33, align 1, !dbg !1819, !tbaa !1800\l  %35 = sext i8 %34 to i32, !dbg !1819\l  %36 = sub i32 %35, 48, !dbg !1819\l  %37 = icmp ule i32 %36, 9, !dbg !1819\l  br i1 %37, label %39, label %38, !dbg !1821\l|{<s0>T|<s1>F}}"];
	Node0x26b32e0:s0 -> Node0x26b3380;
	Node0x26b32e0:s1 -> Node0x26b3330;
	Node0x26b3330 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cedaeb70",label="{%38:\l38:                                               \l  store i32 0, i32* %4, align 4, !dbg !1822\l  br label %129, !dbg !1822\l}"];
	Node0x26b3330 -> Node0x2845120;
	Node0x26b3380 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e5705870",label="{%39:\l39:                                               \l  br label %22, !dbg !1812, !llvm.loop !1823\l}"];
	Node0x26b3380 -> Node0x26b3290;
	Node0x26b33d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cedaeb70",label="{%40:\l40:                                               \l  %41 = load i8*, i8** %5, align 8, !dbg !1827, !tbaa !1794\l  %42 = load i8, i8* %41, align 1, !dbg !1827, !tbaa !1800\l  %43 = sext i8 %42 to i32, !dbg !1827\l  %44 = sub i32 %43, 48, !dbg !1827\l  %45 = icmp ule i32 %44, 9, !dbg !1827\l  br i1 %45, label %46, label %60, !dbg !1829\l|{<s0>T|<s1>F}}"];
	Node0x26b33d0:s0 -> Node0x26b3420;
	Node0x26b33d0:s1 -> Node0x26b34c0;
	Node0x26b3420 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b5cdfa70",label="{%46:\l46:                                               \l  %47 = load i8*, i8** %6, align 8, !dbg !1830, !tbaa !1794\l  %48 = load i8, i8* %47, align 1, !dbg !1830, !tbaa !1800\l  %49 = sext i8 %48 to i32, !dbg !1830\l  %50 = sub i32 %49, 48, !dbg !1830\l  %51 = icmp ule i32 %50, 9, !dbg !1830\l  br i1 %51, label %52, label %60, !dbg !1831\l|{<s0>T|<s1>F}}"];
	Node0x26b3420:s0 -> Node0x26b3470;
	Node0x26b3420:s1 -> Node0x26b34c0;
	Node0x26b3470 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#96b7ff70",label="{%52:\l52:                                               \l  %53 = load i8*, i8** %5, align 8, !dbg !1832, !tbaa !1794\l  %54 = load i8, i8* %53, align 1, !dbg !1833, !tbaa !1800\l  %55 = sext i8 %54 to i32, !dbg !1833\l  %56 = load i8*, i8** %6, align 8, !dbg !1834, !tbaa !1794\l  %57 = load i8, i8* %56, align 1, !dbg !1835, !tbaa !1800\l  %58 = sext i8 %57 to i32, !dbg !1835\l  %59 = sub nsw i32 %55, %58, !dbg !1836\l  store i32 %59, i32* %4, align 4, !dbg !1837\l  br label %129, !dbg !1837\l}"];
	Node0x26b3470 -> Node0x2845120;
	Node0x26b34c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c1d4f470",label="{%60:\l60:                                               \l  %61 = load i8*, i8** %5, align 8, !dbg !1838, !tbaa !1794\l  %62 = load i8, i8* %61, align 1, !dbg !1838, !tbaa !1800\l  %63 = sext i8 %62 to i32, !dbg !1838\l  %64 = sub i32 %63, 48, !dbg !1838\l  %65 = icmp ule i32 %64, 9, !dbg !1838\l  br i1 %65, label %66, label %67, !dbg !1840\l|{<s0>T|<s1>F}}"];
	Node0x26b34c0:s0 -> Node0x2844b30;
	Node0x26b34c0:s1 -> Node0x2844b80;
	Node0x2844b30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#a7c5fe70",label="{%66:\l66:                                               \l  br label %84, !dbg !1841\l}"];
	Node0x2844b30 -> Node0x2844d10;
	Node0x2844b80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#a7c5fe70",label="{%67:\l67:                                               \l  %68 = load i8*, i8** %6, align 8, !dbg !1842, !tbaa !1794\l  %69 = load i8, i8* %68, align 1, !dbg !1842, !tbaa !1800\l  %70 = sext i8 %69 to i32, !dbg !1842\l  %71 = sub i32 %70, 48, !dbg !1842\l  %72 = icmp ule i32 %71, 9, !dbg !1842\l  br i1 %72, label %73, label %74, !dbg !1844\l|{<s0>T|<s1>F}}"];
	Node0x2844b80:s0 -> Node0x2844bd0;
	Node0x2844b80:s1 -> Node0x2844c20;
	Node0x2844bd0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#88abfd70",label="{%73:\l73:                                               \l  br label %109, !dbg !1845\l}"];
	Node0x2844bd0 -> Node0x2844ef0;
	Node0x2844c20 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#88abfd70",label="{%74:\l74:                                               \l  store i32 0, i32* %4, align 4, !dbg !1846\l  br label %129, !dbg !1846\l}"];
	Node0x2844c20 -> Node0x2845120;
	Node0x2844c70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7bca170",label="{%75:\l75:                                               \l  %76 = load i8*, i8** %5, align 8, !dbg !1847, !tbaa !1794\l  %77 = getelementptr inbounds i8, i8* %76, i32 1, !dbg !1847\l  store i8* %77, i8** %5, align 8, !dbg !1847, !tbaa !1794\l  %78 = load i8, i8* %76, align 1, !dbg !1848, !tbaa !1800\l  %79 = sext i8 %78 to i32, !dbg !1848\l  %80 = load i8, i8* %7, align 1, !dbg !1849, !tbaa !1800\l  %81 = sext i8 %80 to i32, !dbg !1849\l  %82 = icmp eq i32 %79, %81, !dbg !1850\l  br i1 %82, label %83, label %100, !dbg !1851\l|{<s0>T|<s1>F}}"];
	Node0x2844c70:s0 -> Node0x2844cc0;
	Node0x2844c70:s1 -> Node0x2844e50;
	Node0x2844cc0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%83:\l83:                                               \l  br label %84, !dbg !1852\l}"];
	Node0x2844cc0 -> Node0x2844d10;
	Node0x2844d10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#efcebd70",label="{%84:\l84:                                               \l  call void @llvm.dbg.label(metadata !1787), !dbg !1853\l  br label %85, !dbg !1854\l}"];
	Node0x2844d10 -> Node0x2844d60;
	Node0x2844d60 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%85:\l85:                                               \l  %86 = load i8*, i8** %5, align 8, !dbg !1855, !tbaa !1794\l  %87 = load i8, i8* %86, align 1, !dbg !1856, !tbaa !1800\l  %88 = sext i8 %87 to i32, !dbg !1856\l  %89 = icmp eq i32 %88, 48, !dbg !1857\l  br i1 %89, label %90, label %93, !dbg !1854\l|{<s0>T|<s1>F}}"];
	Node0x2844d60:s0 -> Node0x2844db0;
	Node0x2844d60:s1 -> Node0x2844e00;
	Node0x2844db0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%90:\l90:                                               \l  %91 = load i8*, i8** %5, align 8, !dbg !1858, !tbaa !1794\l  %92 = getelementptr inbounds i8, i8* %91, i32 1, !dbg !1858\l  store i8* %92, i8** %5, align 8, !dbg !1858, !tbaa !1794\l  br label %85, !dbg !1854, !llvm.loop !1859\l}"];
	Node0x2844db0 -> Node0x2844d60;
	Node0x2844e00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#efcebd70",label="{%93:\l93:                                               \l  %94 = load i8*, i8** %5, align 8, !dbg !1860, !tbaa !1794\l  %95 = load i8, i8* %94, align 1, !dbg !1860, !tbaa !1800\l  %96 = sext i8 %95 to i32, !dbg !1860\l  %97 = sub i32 %96, 48, !dbg !1860\l  %98 = icmp ule i32 %97, 9, !dbg !1860\l  %99 = zext i1 %98 to i32, !dbg !1860\l  store i32 %99, i32* %4, align 4, !dbg !1861\l  br label %129, !dbg !1861\l}"];
	Node0x2844e00 -> Node0x2845120;
	Node0x2844e50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%100:\l100:                                              \l  %101 = load i8*, i8** %6, align 8, !dbg !1862, !tbaa !1794\l  %102 = getelementptr inbounds i8, i8* %101, i32 1, !dbg !1862\l  store i8* %102, i8** %6, align 8, !dbg !1862, !tbaa !1794\l  %103 = load i8, i8* %101, align 1, !dbg !1863, !tbaa !1800\l  %104 = sext i8 %103 to i32, !dbg !1863\l  %105 = load i8, i8* %7, align 1, !dbg !1864, !tbaa !1800\l  %106 = sext i8 %105 to i32, !dbg !1864\l  %107 = icmp eq i32 %104, %106, !dbg !1865\l  br i1 %107, label %108, label %126, !dbg !1866\l|{<s0>T|<s1>F}}"];
	Node0x2844e50:s0 -> Node0x2844ea0;
	Node0x2844e50:s1 -> Node0x2845030;
	Node0x2844ea0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dbdcde70",label="{%108:\l108:                                              \l  br label %109, !dbg !1867\l}"];
	Node0x2844ea0 -> Node0x2844ef0;
	Node0x2844ef0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%109:\l109:                                              \l  call void @llvm.dbg.label(metadata !1791), !dbg !1868\l  br label %110, !dbg !1869\l}"];
	Node0x2844ef0 -> Node0x2844f40;
	Node0x2844f40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d24b4070",label="{%110:\l110:                                              \l  %111 = load i8*, i8** %6, align 8, !dbg !1870, !tbaa !1794\l  %112 = load i8, i8* %111, align 1, !dbg !1871, !tbaa !1800\l  %113 = sext i8 %112 to i32, !dbg !1871\l  %114 = icmp eq i32 %113, 48, !dbg !1872\l  br i1 %114, label %115, label %118, !dbg !1869\l|{<s0>T|<s1>F}}"];
	Node0x2844f40:s0 -> Node0x2844f90;
	Node0x2844f40:s1 -> Node0x2844fe0;
	Node0x2844f90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d6524470",label="{%115:\l115:                                              \l  %116 = load i8*, i8** %6, align 8, !dbg !1873, !tbaa !1794\l  %117 = getelementptr inbounds i8, i8* %116, i32 1, !dbg !1873\l  store i8* %117, i8** %6, align 8, !dbg !1873, !tbaa !1794\l  br label %110, !dbg !1869, !llvm.loop !1874\l}"];
	Node0x2844f90 -> Node0x2844f40;
	Node0x2844fe0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%118:\l118:                                              \l  %119 = load i8*, i8** %6, align 8, !dbg !1875, !tbaa !1794\l  %120 = load i8, i8* %119, align 1, !dbg !1875, !tbaa !1800\l  %121 = sext i8 %120 to i32, !dbg !1875\l  %122 = sub i32 %121, 48, !dbg !1875\l  %123 = icmp ule i32 %122, 9, !dbg !1875\l  %124 = zext i1 %123 to i32, !dbg !1875\l  %125 = sub nsw i32 0, %124, !dbg !1876\l  store i32 %125, i32* %4, align 4, !dbg !1877\l  br label %129, !dbg !1877\l}"];
	Node0x2844fe0 -> Node0x2845120;
	Node0x2845030 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dbdcde70",label="{%126:\l126:                                              \l  br label %127\l}"];
	Node0x2845030 -> Node0x2845080;
	Node0x2845080 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dbdcde70",label="{%127:\l127:                                              \l  br label %128\l}"];
	Node0x2845080 -> Node0x28450d0;
	Node0x28450d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dbdcde70",label="{%128:\l128:                                              \l  store i32 0, i32* %4, align 4, !dbg !1878\l  br label %129, !dbg !1878\l}"];
	Node0x28450d0 -> Node0x2845120;
	Node0x2845120 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%129:\l129:                                              \l  %130 = load i32, i32* %4, align 4, !dbg !1879\l  ret i32 %130, !dbg !1879\l}"];
}
