Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 53cae01cfcc54eacb58adb2fdd2c4eb0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Counter_behav xil_defaultlib.Counter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3311] expression has 4 elements ; formal 'q' expects 12 [C:/X_projects/Cnt_v1/Cnt_v1.srcs/sources_1/new/Counter.vhd:121]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit counter in library work failed.
