<html><body><samp><pre>
<!@TC:1567781913>
#Build: Synplify Pro (R) N-2018.03L-SP1-1, Build 443R, Apr  1 2019
#install: C:\lscc\diamond\3.11_x64\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-56RQHKQ

# Fri Sep  6 09:58:33 2019

#Implementation: barrel0


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-56RQHKQ

Implementation : barrel0
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43</a>

@N: : <!@TM:1567781915> | Running in 64-bit mode 

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-56RQHKQ

Implementation : barrel0
<a name=compilerReport2></a>Synopsys VHDL Compiler, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43</a>

@N: : <!@TM:1567781915> | Running in 64-bit mode 
@N: : <a href="C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\barrel00\topbarrel00.vhdl:7:7:7:18:@N::@XP_MSG">topbarrel00.vhdl(7)</a><!@TM:1567781915> | Top entity is set to topbarrel00.
VHDL syntax check successful!
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\barrel00\topbarrel00.vhdl:7:7:7:18:@N:CD630:@XP_MSG">topbarrel00.vhdl(7)</a><!@TM:1567781915> | Synthesizing work.topbarrel00.topbarrel0.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\barrel00\barrel00.vhdl:8:7:8:15:@N:CD630:@XP_MSG">barrel00.vhdl(8)</a><!@TM:1567781915> | Synthesizing work.barrel00.barrel0.
Post processing for work.barrel00.barrel0
Running optimization stage 1 on barrel00 .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\div00VHDL\topdiv00.vhdl:7:7:7:15:@N:CD630:@XP_MSG">topdiv00.vhdl(7)</a><!@TM:1567781915> | Synthesizing work.topdiv00.topdiv0.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\div00VHDL\div00.vhdl:8:7:8:12:@N:CD630:@XP_MSG">div00.vhdl(8)</a><!@TM:1567781915> | Synthesizing work.div00.div0.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\div00VHDL\div00.vhdl:28:6:28:12:@N:CD364:@XP_MSG">div00.vhdl(28)</a><!@TM:1567781915> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\div00VHDL\div00.vhdl:36:6:36:12:@N:CD364:@XP_MSG">div00.vhdl(36)</a><!@TM:1567781915> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\div00VHDL\div00.vhdl:44:6:44:12:@N:CD364:@XP_MSG">div00.vhdl(44)</a><!@TM:1567781915> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\div00VHDL\div00.vhdl:52:6:52:12:@N:CD364:@XP_MSG">div00.vhdl(52)</a><!@TM:1567781915> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\div00VHDL\div00.vhdl:60:6:60:12:@N:CD364:@XP_MSG">div00.vhdl(60)</a><!@TM:1567781915> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\div00VHDL\div00.vhdl:68:6:68:12:@N:CD364:@XP_MSG">div00.vhdl(68)</a><!@TM:1567781915> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\div00VHDL\div00.vhdl:76:6:76:12:@N:CD364:@XP_MSG">div00.vhdl(76)</a><!@TM:1567781915> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\div00VHDL\div00.vhdl:84:6:84:12:@N:CD364:@XP_MSG">div00.vhdl(84)</a><!@TM:1567781915> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\div00VHDL\div00.vhdl:92:6:92:12:@N:CD364:@XP_MSG">div00.vhdl(92)</a><!@TM:1567781915> | Removing redundant assignment.
Post processing for work.div00.div0
Running optimization stage 1 on div00 .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\div00VHDL\osc00.vhdl:6:7:6:12:@N:CD630:@XP_MSG">osc00.vhdl(6)</a><!@TM:1567781915> | Synthesizing work.osc00.osc0.
<font color=#A52A2A>@W:<a href="@W:CD276:@XP_HELP">CD276</a> : <a href="C:\lscc\diamond\3.11_x64\cae_library\synthesis\vhdl\machxo2.vhd:2297:8:2297:16:@W:CD276:@XP_MSG">machxo2.vhd(2297)</a><!@TM:1567781915> | Map for port sedstdby of component osch not found</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\lscc\diamond\3.11_x64\cae_library\synthesis\vhdl\machxo2.vhd:2291:10:2291:14:@N:CD630:@XP_MSG">machxo2.vhd(2291)</a><!@TM:1567781915> | Synthesizing work.osch.syn_black_box.
Post processing for work.osch.syn_black_box
Running optimization stage 1 on OSCH .......
Post processing for work.osc00.osc0
Running optimization stage 1 on osc00 .......
Post processing for work.topdiv00.topdiv0
Running optimization stage 1 on topdiv00 .......
Post processing for work.topbarrel00.topbarrel0
Running optimization stage 1 on topbarrel00 .......
Running optimization stage 2 on OSCH .......
Running optimization stage 2 on osc00 .......
Running optimization stage 2 on div00 .......
Running optimization stage 2 on topdiv00 .......
Running optimization stage 2 on barrel00 .......
Running optimization stage 2 on topbarrel00 .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
Linked File:  <a href="C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\barrel00\barrel0\synwork\layer0.rt.csv:@XP_FILE">layer0.rt.csv</a>


At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 86MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Sep  6 09:58:34 2019

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-56RQHKQ

Implementation : barrel0
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43</a>

@N: : <!@TM:1567781915> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Sep  6 09:58:35 2019

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
Linked File:  <a href="C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\barrel00\barrel0\synwork\barrel00_barrel0_comp.rt.csv:@XP_FILE">barrel00_barrel0_comp.rt.csv</a>

@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Sep  6 09:58:35 2019

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1567781913>

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-56RQHKQ

Database state : C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\barrel00\barrel0\synwork\|barrel0
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43</a>

@N: : <!@TM:1567781916> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Sep  6 09:58:36 2019

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1567781913>
Premap Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1567781913>
# Fri Sep  6 09:58:37 2019


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-56RQHKQ

Implementation : barrel0
<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version maplat2018q2p1, Build 055R, Built Apr  3 2019 09:51:54</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1567781918> | No constraint file specified. 
@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1567781918> | Setting synthesis effort to medium for the design 
Linked File:  <a href="C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\barrel00\barrel0\barrel00_barrel0_scck.rpt:@XP_FILE">barrel00_barrel0_scck.rpt</a>
Printing clock  summary report in "C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\barrel00\barrel0\barrel00_barrel0_scck.rpt" file 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1567781918> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1567781918> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1567781918> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 113MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 115MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1567781918> | Setting synthesis effort to medium for the design 
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1567781918> | UMR3 is only supported for HAPS-80. 
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1567781918> | UMR3 is only supported for HAPS-80. 
syn_allowed_resources : blockrams=26  set on top level netlist topbarrel00

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 143MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start                            Requested     Requested     Clock                                           Clock                   Clock
Level     Clock                            Frequency     Period        Type                                            Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------------------------
0 -       osc00|osc_int_inferred_clock     2.1 MHz       480.769       inferred                                        Inferred_clkgroup_0     23   
1 .         div00|oscout_derived_clock     2.1 MHz       480.769       derived (from osc00|osc_int_inferred_clock)     Inferred_clkgroup_0     20   
====================================================================================================================================================



Clock Load Summary
***********************

                                 Clock     Source                           Clock Pin              Non-clock Pin     Non-clock Pin
Clock                            Load      Pin                              Seq Example            Seq Example       Comb Example 
----------------------------------------------------------------------------------------------------------------------------------
osc00|osc_int_inferred_clock     23        SRL00.D00.OSCInst0.OSC(OSCH)     SRL00.D01.oscout.C     -                 -            
div00|oscout_derived_clock       20        SRL00.D01.oscout.Q[0](dffe)      SRL01.scont[3:0].C     -                 -            
==================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="c:\users\martin\desktop\arqui3cm2\primerparcial\project3cm2\div00vhdl\div00.vhdl:20:2:20:4:@W:MT529:@XP_MSG">div00.vhdl(20)</a><!@TM:1567781918> | Found inferred clock osc00|osc_int_inferred_clock which controls 23 sequential elements including SRL00.D01.sdiv[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



<a name=clockReport7></a>#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[</a>

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 43 clock pin(s) of sequential element(s)
0 instances converted, 43 sequential instances remain driven by gated/generated clocks

=================================================================== Gated/Generated Clocks ===================================================================
Clock Tree ID     Driving Element            Drive Element Type     Unconverted Fanout     Sample Instance          Explanation                               
--------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|L:C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\barrel00\barrel0\synwork\barrel00_barrel0_prem.srm@|S:SRL00.D01.oscout.Q[0]@|E:SRL01.outs[7:0]@|F:@syn_dgcc_clockid0_0==1@|M:ClockId_0_0 @XP_NAMES_BY_PROP">ClockId_0_0</a>       SRL00.D01.oscout.Q[0]      dffe                   20                     SRL01.outs[7:0]          Derived clock on input (not legal for GCC)
<a href="@|L:C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\barrel00\barrel0\synwork\barrel00_barrel0_prem.srm@|S:SRL00.D00.OSCInst0.OSC@|E:SRL00.D01.sdiv[21:0]@|F:@syn_dgcc_clockid0_2==1@|M:ClockId_0_2 @XP_NAMES_BY_PROP">ClockId_0_2</a>       SRL00.D00.OSCInst0.OSC     OSCH                   23                     SRL00.D01.sdiv[21:0]     Black box on clock path                   
==============================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1567781918> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 143MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 143MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 143MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Sep  6 09:58:38 2019

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1567781913>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1567781913>
# Fri Sep  6 09:58:39 2019


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-56RQHKQ

Implementation : barrel0
<a name=mapperReport8></a>Synopsys Lattice Technology Mapper, Version maplat2018q2p1, Build 055R, Built Apr  3 2019 09:51:54</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1567781921> | Setting synthesis effort to medium for the design 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1567781921> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1567781921> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1567781921> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1567781921> | Setting synthesis effort to medium for the design 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 142MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 142MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 143MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 143MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 144MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 149MB peak: 150MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		   466.65ns		  78 /        43

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 149MB peak: 150MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1567781921> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\martin\desktop\arqui3cm2\primerparcial\project3cm2\barrel00\barrel00.vhdl:24:4:24:6:@A:BN291:@XP_MSG">barrel00.vhdl(24)</a><!@TM:1567781921> | Boundary register SRL01.outs_7_.fb (in view: work.topbarrel00(topbarrel0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\martin\desktop\arqui3cm2\primerparcial\project3cm2\barrel00\barrel00.vhdl:24:4:24:6:@A:BN291:@XP_MSG">barrel00.vhdl(24)</a><!@TM:1567781921> | Boundary register SRL01.outs_6_.fb (in view: work.topbarrel00(topbarrel0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\martin\desktop\arqui3cm2\primerparcial\project3cm2\barrel00\barrel00.vhdl:24:4:24:6:@A:BN291:@XP_MSG">barrel00.vhdl(24)</a><!@TM:1567781921> | Boundary register SRL01.outs_5_.fb (in view: work.topbarrel00(topbarrel0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\martin\desktop\arqui3cm2\primerparcial\project3cm2\barrel00\barrel00.vhdl:24:4:24:6:@A:BN291:@XP_MSG">barrel00.vhdl(24)</a><!@TM:1567781921> | Boundary register SRL01.outs_4_.fb (in view: work.topbarrel00(topbarrel0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\martin\desktop\arqui3cm2\primerparcial\project3cm2\barrel00\barrel00.vhdl:24:4:24:6:@A:BN291:@XP_MSG">barrel00.vhdl(24)</a><!@TM:1567781921> | Boundary register SRL01.outs_3_.fb (in view: work.topbarrel00(topbarrel0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\martin\desktop\arqui3cm2\primerparcial\project3cm2\barrel00\barrel00.vhdl:24:4:24:6:@A:BN291:@XP_MSG">barrel00.vhdl(24)</a><!@TM:1567781921> | Boundary register SRL01.outs_2_.fb (in view: work.topbarrel00(topbarrel0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\martin\desktop\arqui3cm2\primerparcial\project3cm2\barrel00\barrel00.vhdl:24:4:24:6:@A:BN291:@XP_MSG">barrel00.vhdl(24)</a><!@TM:1567781921> | Boundary register SRL01.outs_1_.fb (in view: work.topbarrel00(topbarrel0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\martin\desktop\arqui3cm2\primerparcial\project3cm2\barrel00\barrel00.vhdl:24:4:24:6:@A:BN291:@XP_MSG">barrel00.vhdl(24)</a><!@TM:1567781921> | Boundary register SRL01.outs_0_.fb (in view: work.topbarrel00(topbarrel0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 149MB peak: 150MB)


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 115MB peak: 150MB)

Writing Analyst data base C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\barrel00\barrel0\synwork\barrel00_barrel0_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 150MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1567781921> | Writing EDF file: C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\barrel00\barrel0\barrel00_barrel0.edi 
N-2018.03L-SP1-1
@N:<a href="@N:BW106:@XP_HELP">BW106</a> : <!@TM:1567781921> | Synplicity Constraint File capacitance units using default value of 1pF  

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 152MB peak: 154MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 152MB peak: 154MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1567781921> | Found inferred clock osc00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on net SRL00.D00.sclk.</font> 
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1567781921> | Found clock div00|oscout_derived_clock with period 480.77ns  


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
<a name=10></a># Timing Report written on Fri Sep  6 09:58:41 2019</a>
#


Top view:               topbarrel00
Requested Frequency:    2.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1567781921> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1567781921> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary11></a>Performance Summary</a>
*******************


Worst slack in design: 465.419

                                 Requested     Estimated     Requested     Estimated                 Clock                                           Clock              
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                                            Group              
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
div00|oscout_derived_clock       2.1 MHz       312.1 MHz     480.769       3.204         955.130     derived (from osc00|osc_int_inferred_clock)     Inferred_clkgroup_0
osc00|osc_int_inferred_clock     2.1 MHz       65.1 MHz      480.769       15.350        465.419     inferred                                        Inferred_clkgroup_0
========================================================================================================================================================================





<a name=clockRelationships12></a>Clock Relationships</a>
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------
osc00|osc_int_inferred_clock  osc00|osc_int_inferred_clock  |  480.769     465.419  |  No paths    -      |  No paths    -      |  No paths    -    
div00|oscout_derived_clock    div00|oscout_derived_clock    |  480.769     955.130  |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo13></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport14></a>Detailed Report for Clock: div00|oscout_derived_clock</a>
====================================



<a name=startingSlack15></a>Starting Points with Worst Slack</a>
********************************

                    Starting                                                         Arrival            
Instance            Reference                      Type        Pin     Net           Time        Slack  
                    Clock                                                                               
--------------------------------------------------------------------------------------------------------
SRL01.scont[0]      div00|oscout_derived_clock     FD1S3IX     Q       scont[0]      1.180       955.130
SRL01.scont[1]      div00|oscout_derived_clock     FD1S3IX     Q       scont[1]      1.148       955.305
SRL01.scont[2]      div00|oscout_derived_clock     FD1S3IX     Q       scont[2]      1.108       955.345
SRL01.scont[3]      div00|oscout_derived_clock     FD1S3IX     Q       scont[3]      1.044       957.292
SRL01.sshift[0]     div00|oscout_derived_clock     FD1P3AX     Q       sshift[0]     1.108       958.886
SRL01.sshift[1]     div00|oscout_derived_clock     FD1P3AX     Q       sshift[1]     1.108       958.886
SRL01.sshift[2]     div00|oscout_derived_clock     FD1P3AX     Q       sshift[2]     1.108       958.886
SRL01.sshift[3]     div00|oscout_derived_clock     FD1P3AX     Q       sshift[3]     1.108       958.886
SRL01.sshift[4]     div00|oscout_derived_clock     FD1P3AX     Q       sshift[4]     1.108       958.886
SRL01.sshift[5]     div00|oscout_derived_clock     FD1P3AX     Q       sshift[5]     1.108       958.886
========================================================================================================


<a name=endingSlack16></a>Ending Points with Worst Slack</a>
******************************

                    Starting                                                                      Required            
Instance            Reference                      Type         Pin     Net                       Time         Slack  
                    Clock                                                                                             
----------------------------------------------------------------------------------------------------------------------
SRL01_outsio[0]     div00|oscout_derived_clock     OFS1P3IX     SP      SRL01.outs_1_sqmuxa_i     961.067      955.130
SRL01_outsio[1]     div00|oscout_derived_clock     OFS1P3IX     SP      SRL01.outs_1_sqmuxa_i     961.067      955.130
SRL01_outsio[2]     div00|oscout_derived_clock     OFS1P3IX     SP      SRL01.outs_1_sqmuxa_i     961.067      955.130
SRL01_outsio[3]     div00|oscout_derived_clock     OFS1P3IX     SP      SRL01.outs_1_sqmuxa_i     961.067      955.130
SRL01_outsio[4]     div00|oscout_derived_clock     OFS1P3IX     SP      SRL01.outs_1_sqmuxa_i     961.067      955.130
SRL01_outsio[5]     div00|oscout_derived_clock     OFS1P3IX     SP      SRL01.outs_1_sqmuxa_i     961.067      955.130
SRL01_outsio[6]     div00|oscout_derived_clock     OFS1P3IX     SP      SRL01.outs_1_sqmuxa_i     961.067      955.130
SRL01_outsio[7]     div00|oscout_derived_clock     OFS1P3IX     SP      SRL01.outs_1_sqmuxa_i     961.067      955.130
SRL01.sshift[0]     div00|oscout_derived_clock     FD1P3AX      SP      outs_1_sqmuxa_i           961.067      955.130
SRL01.sshift[1]     div00|oscout_derived_clock     FD1P3AX      SP      outs_1_sqmuxa_i           961.067      955.130
======================================================================================================================



<a name=worstPaths17></a>Worst Path Information</a>
<a href="C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\barrel00\barrel0\barrel00_barrel0.srr:srsfC:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\barrel00\barrel0\barrel00_barrel0.srs:fp:30116:31706:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      961.538
    - Setup time:                            0.472
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         961.067

    - Propagation time:                      5.937
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 955.130

    Number of logic level(s):                4
    Starting point:                          SRL01.scont[0] / Q
    Ending point:                            SRL01_outsio[0] / SP
    The start point is clocked by            div00|oscout_derived_clock [rising] on pin CK
    The end   point is clocked by            div00|oscout_derived_clock [rising] on pin SCLK
    -Timing constraint applied as multi cycle path with factor 2 (from c:div00|oscout_derived_clock to c:div00|oscout_derived_clock)

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
SRL01.scont[0]                            FD1S3IX      Q        Out     1.180     1.180       -         
scont[0]                                  Net          -        -       -         -           5         
SRL01.pshift\.un2_sel_cry_0_0             CCU2D        A1       In      0.000     1.180       -         
SRL01.pshift\.un2_sel_cry_0_0             CCU2D        COUT     Out     1.544     2.724       -         
un2_sel_cry_0                             Net          -        -       -         -           1         
SRL01.pshift\.un2_sel_cry_1_0             CCU2D        CIN      In      0.000     2.724       -         
SRL01.pshift\.un2_sel_cry_1_0             CCU2D        COUT     Out     0.143     2.867       -         
un2_sel_cry_2                             Net          -        -       -         -           1         
SRL01.pshift\.un2_sel_cry_3_0             CCU2D        CIN      In      0.000     2.867       -         
SRL01.pshift\.un2_sel_cry_3_0             CCU2D        S1       Out     1.757     4.624       -         
un2_sel                                   Net          -        -       -         -           5         
SRL01.pshift\.un2_sel_cry_3_0_RNIPP4K     ORCALUT4     A        In      0.000     4.624       -         
SRL01.pshift\.un2_sel_cry_3_0_RNIPP4K     ORCALUT4     Z        Out     1.313     5.937       -         
outs_1_sqmuxa_i                           Net          -        -       -         -           16        
SRL01_outsio[0]                           OFS1P3IX     SP       In      0.000     5.937       -         
========================================================================================================




====================================
<a name=clockReport18></a>Detailed Report for Clock: osc00|osc_int_inferred_clock</a>
====================================



<a name=startingSlack19></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                         Arrival            
Instance              Reference                        Type        Pin     Net         Time        Slack  
                      Clock                                                                               
----------------------------------------------------------------------------------------------------------
SRL00.D01.sdiv[0]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[0]     1.044       465.419
SRL00.D01.sdiv[1]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[1]     1.044       465.419
SRL00.D01.sdiv[2]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[2]     1.044       465.419
SRL00.D01.sdiv[3]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[3]     1.044       465.419
SRL00.D01.sdiv[6]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[6]     1.044       465.419
SRL00.D01.sdiv[7]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[7]     1.044       465.419
SRL00.D01.sdiv[4]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[4]     1.044       466.436
SRL00.D01.sdiv[5]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[5]     1.044       466.436
SRL00.D01.sdiv[8]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[8]     1.044       466.436
SRL00.D01.sdiv[9]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[9]     1.044       466.436
==========================================================================================================


<a name=endingSlack20></a>Ending Points with Worst Slack</a>
******************************

                       Starting                                                              Required            
Instance               Reference                        Type        Pin     Net              Time         Slack  
                       Clock                                                                                     
-----------------------------------------------------------------------------------------------------------------
SRL00.D01.sdiv[21]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[22]     480.664      465.419
SRL00.D01.sdiv[19]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[20]     480.664      465.562
SRL00.D01.sdiv[20]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[21]     480.664      465.562
SRL00.D01.sdiv[17]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[18]     480.664      465.705
SRL00.D01.sdiv[18]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[19]     480.664      465.705
SRL00.D01.sdiv[15]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[16]     480.664      465.848
SRL00.D01.sdiv[16]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[17]     480.664      465.848
SRL00.D01.sdiv[13]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[14]     480.664      465.990
SRL00.D01.sdiv[14]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[15]     480.664      465.990
SRL00.D01.sdiv[11]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[12]     480.664      466.133
=================================================================================================================



<a name=worstPaths21></a>Worst Path Information</a>
<a href="C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\barrel00\barrel0\barrel00_barrel0.srr:srsfC:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\barrel00\barrel0\barrel00_barrel0.srs:fp:36635:43829:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      480.769
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         480.664

    - Propagation time:                      15.245
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     465.419

    Number of logic level(s):                21
    Starting point:                          SRL00.D01.sdiv[0] / Q
    Ending point:                            SRL00.D01.sdiv[21] / D
    The start point is clocked by            osc00|osc_int_inferred_clock [rising] on pin CK
    The end   point is clocked by            osc00|osc_int_inferred_clock [rising] on pin CK

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
SRL00.D01.sdiv[0]                            FD1S3IX      Q        Out     1.044     1.044       -         
sdiv[0]                                      Net          -        -       -         -           2         
SRL00.D01.pdiv\.sdiv15lto19_i_a2_16_4        ORCALUT4     A        In      0.000     1.044       -         
SRL00.D01.pdiv\.sdiv15lto19_i_a2_16_4        ORCALUT4     Z        Out     1.017     2.061       -         
sdiv15lto19_i_a2_16_4                        Net          -        -       -         -           1         
SRL00.D01.pdiv\.sdiv15lto19_i_a2_16          ORCALUT4     B        In      0.000     2.061       -         
SRL00.D01.pdiv\.sdiv15lto19_i_a2_16          ORCALUT4     Z        Out     1.089     3.149       -         
N_3_16                                       Net          -        -       -         -           2         
SRL00.D01.pdiv\.sdiv50lto21_4_i_a2_1         ORCALUT4     A        In      0.000     3.149       -         
SRL00.D01.pdiv\.sdiv50lto21_4_i_a2_1         ORCALUT4     Z        Out     1.193     4.342       -         
N_55                                         Net          -        -       -         -           4         
SRL00.D01.pdiv\.sdiv15lto19_i_a2_18_0_a2     ORCALUT4     A        In      0.000     4.342       -         
SRL00.D01.pdiv\.sdiv15lto19_i_a2_18_0_a2     ORCALUT4     Z        Out     1.153     5.495       -         
N_3_19                                       Net          -        -       -         -           3         
SRL00.D01.pdiv\.sdiv29lto21_1_i              ORCALUT4     B        In      0.000     5.495       -         
SRL00.D01.pdiv\.sdiv29lto21_1_i              ORCALUT4     Z        Out     1.017     6.512       -         
N_23                                         Net          -        -       -         -           1         
SRL00.D01.oscout_0_sqmuxa_3                  ORCALUT4     A        In      0.000     6.512       -         
SRL00.D01.oscout_0_sqmuxa_3                  ORCALUT4     Z        Out     1.089     7.601       -         
oscout_0_sqmuxa_3                            Net          -        -       -         -           2         
SRL00.D01.un1_sdiv77_7_1                     ORCALUT4     C        In      0.000     7.601       -         
SRL00.D01.un1_sdiv77_7_1                     ORCALUT4     Z        Out     1.017     8.617       -         
un1_sdiv77_7_1                               Net          -        -       -         -           1         
SRL00.D01.un1_sdiv77_7_5                     ORCALUT4     D        In      0.000     8.617       -         
SRL00.D01.un1_sdiv77_7_5                     ORCALUT4     Z        Out     1.089     9.706       -         
un1_sdiv77_7_5                               Net          -        -       -         -           2         
SRL00.D01.un1_sdiv77_i                       ORCALUT4     C        In      0.000     9.706       -         
SRL00.D01.un1_sdiv77_i                       ORCALUT4     Z        Out     1.017     10.723      -         
un1_sdiv77_i                                 Net          -        -       -         -           1         
SRL00.D01.un1_sdiv_cry_0_0                   CCU2D        B0       In      0.000     10.723      -         
SRL00.D01.un1_sdiv_cry_0_0                   CCU2D        COUT     Out     1.544     12.268      -         
un1_sdiv_cry_0                               Net          -        -       -         -           1         
SRL00.D01.un1_sdiv_cry_1_0                   CCU2D        CIN      In      0.000     12.268      -         
SRL00.D01.un1_sdiv_cry_1_0                   CCU2D        COUT     Out     0.143     12.410      -         
un1_sdiv_cry_2                               Net          -        -       -         -           1         
SRL00.D01.un1_sdiv_cry_3_0                   CCU2D        CIN      In      0.000     12.410      -         
SRL00.D01.un1_sdiv_cry_3_0                   CCU2D        COUT     Out     0.143     12.553      -         
un1_sdiv_cry_4                               Net          -        -       -         -           1         
SRL00.D01.un1_sdiv_cry_5_0                   CCU2D        CIN      In      0.000     12.553      -         
SRL00.D01.un1_sdiv_cry_5_0                   CCU2D        COUT     Out     0.143     12.696      -         
un1_sdiv_cry_6                               Net          -        -       -         -           1         
SRL00.D01.un1_sdiv_cry_7_0                   CCU2D        CIN      In      0.000     12.696      -         
SRL00.D01.un1_sdiv_cry_7_0                   CCU2D        COUT     Out     0.143     12.839      -         
un1_sdiv_cry_8                               Net          -        -       -         -           1         
SRL00.D01.un1_sdiv_cry_9_0                   CCU2D        CIN      In      0.000     12.839      -         
SRL00.D01.un1_sdiv_cry_9_0                   CCU2D        COUT     Out     0.143     12.982      -         
un1_sdiv_cry_10                              Net          -        -       -         -           1         
SRL00.D01.un1_sdiv_cry_11_0                  CCU2D        CIN      In      0.000     12.982      -         
SRL00.D01.un1_sdiv_cry_11_0                  CCU2D        COUT     Out     0.143     13.124      -         
un1_sdiv_cry_12                              Net          -        -       -         -           1         
SRL00.D01.un1_sdiv_cry_13_0                  CCU2D        CIN      In      0.000     13.124      -         
SRL00.D01.un1_sdiv_cry_13_0                  CCU2D        COUT     Out     0.143     13.267      -         
un1_sdiv_cry_14                              Net          -        -       -         -           1         
SRL00.D01.un1_sdiv_cry_15_0                  CCU2D        CIN      In      0.000     13.267      -         
SRL00.D01.un1_sdiv_cry_15_0                  CCU2D        COUT     Out     0.143     13.410      -         
un1_sdiv_cry_16                              Net          -        -       -         -           1         
SRL00.D01.un1_sdiv_cry_17_0                  CCU2D        CIN      In      0.000     13.410      -         
SRL00.D01.un1_sdiv_cry_17_0                  CCU2D        COUT     Out     0.143     13.553      -         
un1_sdiv_cry_18                              Net          -        -       -         -           1         
SRL00.D01.un1_sdiv_cry_19_0                  CCU2D        CIN      In      0.000     13.553      -         
SRL00.D01.un1_sdiv_cry_19_0                  CCU2D        COUT     Out     0.143     13.695      -         
un1_sdiv_cry_20                              Net          -        -       -         -           1         
SRL00.D01.un1_sdiv_s_21_0                    CCU2D        CIN      In      0.000     13.695      -         
SRL00.D01.un1_sdiv_s_21_0                    CCU2D        S0       Out     1.549     15.245      -         
un1_sdiv[22]                                 Net          -        -       -         -           1         
SRL00.D01.sdiv[21]                           FD1S3IX      D        In      0.000     15.245      -         
===========================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 153MB peak: 154MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 153MB peak: 154MB)

---------------------------------------
<a name=resourceUsage22></a>Resource Usage Report</a>
Part: lcmxo2_7000he-5

Register bits: 43 of 6864 (1%)
PIC Latch:       0
I/O cells:       29


Details:
CCU2D:          15
FD1P3AX:        8
FD1S3AX:        1
FD1S3IX:        26
GSR:            1
IB:             20
INV:            1
OB:             9
OFS1P3IX:       8
ORCALUT4:       76
OSCH:           1
PUR:            1
VHI:            3
VLO:            4
false:          1
true:           2
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 33MB peak: 154MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Fri Sep  6 09:58:41 2019

###########################################################]

</pre></samp></body></html>
