Flow report for tbench_top
Tue May 07 09:26:50 2019
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; Flow Summary                                                            ;
+---------------------------+---------------------------------------------+
; Flow Status               ; Flow Failed - Tue May 07 09:26:50 2019      ;
; Quartus II 64-Bit Version ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name             ; tbench_top                                  ;
; Top-level Entity Name     ; tbench_top                                  ;
; Family                    ; MAX V                                       ;
+---------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 05/07/2019 09:26:41 ;
; Main task         ; Compilation         ;
; Revision Name     ; tbench_top          ;
+-------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                          ;
+--------------------------+---------------------------------+---------------+-------------+----------------+
; Assignment Name          ; Value                           ; Default Value ; Entity Name ; Section Id     ;
+--------------------------+---------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID    ; 118796726221836.155719240008204 ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT   ; Systemverilog Hdl               ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL      ; ModelSim-Altera (SystemVerilog) ; <None>        ; --          ; --             ;
; PROJECT_OUTPUT_DIRECTORY ; output_files                    ; --            ; --          ; --             ;
+--------------------------+---------------------------------+---------------+-------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:10     ; 1.0                     ; 661 MB              ; 00:00:31                           ;
; Total                ; 00:00:10     ; --                      ; --                  ; 00:00:31                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+-----------------------------------------------------------------------------------+
; Flow OS Summary                                                                   ;
+----------------------+------------------+-----------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+----------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis ; DESKTOP-4I3HFOA  ; Windows 7 ; 6.2        ; x86_64         ;
+----------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off tbench_top -c tbench_top



