<!--#set var="title" value="Russell Dill" -->
<!--#include virtual="/header.html" -->

Russell Dill <br>
email: <a href="mailto:Russ.Dill@asu.edu">Russ.Dill@asu.edu</a>

<h2>Tools</h2>

<a href="http://atlc.sourceforge.net/">atlc</a> (2-D Field Solver) tools:

<ul>
<li><a href="tools/create_bmp_for_pcb.sh">Generate BMP for common PCB formats.</a>
<li><a href="tools/math.inc">Include file for above.</a>
</ul>

<p>Currently under development, inspired by mdtlc, but with a desire for
scriptibility.</p>

IBIS to SPICE tools:

<ul>
<li><a href="tools/ibis.py">SPICE .lib generate script for IBIS .ibs files</a>
<li><a href="tools/Makefile">Makefile to generate master ibis_*.inc needed by generated .lib files</a>
<li><a href="symbols/ibis_buffer.sch">Schematic required for ibis.lib</a>
<li><a href="symbols/ibis_tristate.sch">Schematic required for ibis.lib</a>
<li><a href="symbols/ibis_dynamic_clamp.sch">Schematic required for ibis.lib</a>
<li><a href="symbols/ibis_input.sch">Schematic required for ibis.lib</a>
<li><a href="symbols/ibis_open_sink.sch">Schematic required for ibis.lib</a>
<li><a href="symbols/ibis_open_source.sch">Schematic required for ibis.lib</a>
<li><a href="symbols/ibis_output.sch">Schematic required for ibis.lib</a>
<li><a href="symbols/ibis_terminator.sch">Schematic required for ibis.lib</a>
<li><a href="symbols/ibis_pkg.sch">Schematic required for ibis.lib</a>
<li><a href="symbols/example.sch">Example IBIS schematic</a>
</ul>

<p>The IBIS tools are very much a work in progress. The basic workflow is:</p>
<ul>
<li>Download the Makefile and associated .sch's as well and ibis.py
<li>Build ibis_*.inc files (make)
<li>Obtain a .ibs file from your vendor (eg, u69a.ibs)
<li>Build the associated .lib file (make u69a.lib)
<li>Create a schematic using the proper IBIS components:
	<ul>
	<li>Check in your .ibs file to see what [Model]'s are available
	<li>Create a 'SPICE directive' with a .lib line for that [Model] (.lib u69a.lib DQ_FULL_533)
	<li>Select the gEDA IBIS symbol associated with the Model_type
	<li>Fill in the <model> in the symbol attribute (DQ_FULL_533)
		<ul>
		<li>Optionally add spec=-1/0/1 for slow, typ, and fast respectively
		<li>Optionally prefix model name with package name and '-' for package modelling
		<li>Optionally Suffix model name with '-' and pin name of signal name for package modelling
		<li>eg: MT47H128M16U69A_DQ_FULL_533_DQ14 spec=1
		</ul>
	<li>Connect up a stimulus to the IN and EN pins if applicable
	<li>Connect up the power and ground rails
	<li>Connect together various models as in your own design
	<li>Create a SPICE netlist from your schematic (gnetlist -g spice-sdb -o example.net example.sch)
	<li>Load the netlist in ngspice (ngspice example.net)
	<li>Run as appropriate (tran 1p 60n)
	<li>Plot the output (aka, go nuts)
	</ul>
</ul>

<p>Currently unsupported:</p>
<ul>
<li>Driver Schedules
<li>External Models/circuits
<li>ECL
<li>ISSO PU/PD data
<li>Composite current for rising/falling waveforms
<li>Bus hold
<li>Fall back
<li>Series models
<li>Comment char changes
<li>Model specs/receiver thresholds
</ul>

<p>Current limitations:</p>
<ul>
<li>ibis.py can generate thousands of subcircuits for some IBIS files,
ngspice has a hardcoded limit of 1000 subcircutis. I'm not sure if the best
workaround is to patch ngspice, or modify ibis.py to split up its output.
<li>Output buffers need two rising and falling waveforms each
<li>Open source/sink buffers need one rising and one falling waveform
<li>Ramp data is ignored
</ul>

<p>Work is definitely not complete, and very little testing has been done
but feedback would be greatly appreciated</p>

<ul>
<li>20110519
	<ul>
	<li>Initial release
	</ul>
<li>20110521
	<ul>
	<li>Improve convergence
	<li>IBIS 5.0 aware
	<li>Fix output only buffers always being tristated
	</ul>
<li>20110530
	<ul>
	<li>Fix problem where only one model type could be supported
	<li>Fix problem of 'spec' not being supported
	<li>Add package parasitics
	<li>Fix some equation typos that led to less accurate modelling
	</ul>
</ul>

<p>The below image shows an overlaid comparison of a Micron U69A HSPICE
model (solid grey, pink, blue), a Micron U69A IBIS model with existing
IBIS tool (dotted grep, pink, blue), and the output of the model generated
by ibis.py (overlying solid orange, blue, and green)</p>
<img src="dq_full_odt150_800.png" alt="IBIS output comparison" >

<h2>Symbols</h2>

<ul>
<li><a href="symbols/gaussian.sym">Symbol for gaussian filter</a>
<li><a href="symbols/gaussian.sch">Associated SPICE subcircuit</a>
</ul>

<p>Gaussian edges are a good approximation of digital signals if a model is not
available, see <a href="http://sigcon.com/Pubs/edn/MakingEdges.htm">Making Gaussian Edges</a>
from Dr. Howard Johnson.</p>

<ul>
<li><a href="symbols/pi-1.sym">Symbol for SPICE Pi subcircuit</a>
<li><a href="symbols/pi.sch">Associated SPICE subcircuit</a>
</ul>

<ul>
<li><a href="symbols/ibis_3-state.sym">IBIS 3-state buffer</a>
<li><a href="symbols/ibis_input.sym">IBIS input buffer</a>
<li><a href="symbols/ibis_io_open_sink.sym">IBIS open sink (drain) I/O buffer</a>
<li><a href="symbols/ibis_io_open_source.sym">IBIS open source I/O buffer</a>
<li><a href="symbols/ibis_io.sym">IBIS I/O buffer</a>
<li><a href="symbols/ibis_open_sink.sym">IBIS open sink (drain) buffer</a>
<li><a href="symbols/ibis_open_source.sym">IBIS open source buffer</a>
<li><a href="symbols/ibis_output.sym">IBIS output buffer</a>
<li><a href="symbols/ibis_terminator.sym">IBIS terminator only buffer</a>
</ul>

<!--#include virtual="/trailer.html" -->
