# This Makefile builds a project and its dependencies
# The dependencies are defined as variables in the second line
# Variables can also be set from the command line using `make <target> VAR=value`

# Target to build the project
build: dependency1.o dependency2.o dependency3.o
	gcc dependency1.o dependency2.o dependency3.o -o project.out

# Target to build dependency1
dependency1.o: dependency1.c
	gcc -c dependency1.c -o dependency1.o

# Target to build dependency2
dependency2.o: dependency2.c
	gcc -c dependency2.c -o dependency2.o

# Target to build dependency3
dependency3.o: dependency3.c
	gcc -c dependency3.c -o dependency3.o

# Variables for dependencies
DEPENDENCIES = dependency1 dependency2 dependency3

# Target to clean all compiled objects and output files
clean:
	rm -f $(DEPENDENCIES:=.o) project.out