// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        arr_1_load_6,
        arr_2_load_6,
        arr_1_load_5,
        arr_2_load_5,
        arr_load_6,
        add_ln60_3,
        mul211,
        mul202,
        mul3,
        mul246,
        mul254,
        mul262,
        mul5,
        mul318,
        mul325,
        mul7,
        mul360,
        mul369,
        mul344,
        mul353,
        mul299,
        mul4,
        mul290,
        mul237,
        mul221,
        mul229,
        add371_114_out,
        add371_114_out_ap_vld,
        add239_112_out,
        add239_112_out_ap_vld,
        add301_110_out,
        add301_110_out_ap_vld,
        add3378_out,
        add3378_out_ap_vld,
        add2746_out,
        add2746_out_ap_vld,
        add20414_out,
        add20414_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] arr_1_load_6;
input  [63:0] arr_2_load_6;
input  [63:0] arr_1_load_5;
input  [63:0] arr_2_load_5;
input  [63:0] arr_load_6;
input  [63:0] add_ln60_3;
input  [63:0] mul211;
input  [63:0] mul202;
input  [63:0] mul3;
input  [63:0] mul246;
input  [63:0] mul254;
input  [63:0] mul262;
input  [63:0] mul5;
input  [63:0] mul318;
input  [63:0] mul325;
input  [63:0] mul7;
input  [63:0] mul360;
input  [63:0] mul369;
input  [63:0] mul344;
input  [63:0] mul353;
input  [63:0] mul299;
input  [63:0] mul4;
input  [63:0] mul290;
input  [63:0] mul237;
input  [63:0] mul221;
input  [63:0] mul229;
output  [63:0] add371_114_out;
output   add371_114_out_ap_vld;
output  [63:0] add239_112_out;
output   add239_112_out_ap_vld;
output  [63:0] add301_110_out;
output   add301_110_out_ap_vld;
output  [63:0] add3378_out;
output   add3378_out_ap_vld;
output  [63:0] add2746_out;
output   add2746_out_ap_vld;
output  [63:0] add20414_out;
output   add20414_out_ap_vld;

reg ap_idle;
reg add371_114_out_ap_vld;
reg add239_112_out_ap_vld;
reg add301_110_out_ap_vld;
reg add3378_out_ap_vld;
reg add2746_out_ap_vld;
reg add20414_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln68_fu_362_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [2:0] i_fu_98;
wire   [2:0] i_2_fu_522_p2;
wire    ap_loop_init;
wire   [2:0] i_1_load_fu_359_p1;
wire    ap_block_pp0_stage0;
reg   [63:0] add20414_fu_102;
wire   [63:0] add_ln78_fu_432_p2;
reg   [63:0] add2746_fu_106;
wire   [63:0] add_ln89_3_fu_385_p2;
reg   [63:0] add3378_fu_110;
wire   [63:0] add_ln100_3_fu_413_p2;
reg   [63:0] add301_110_fu_114;
wire   [63:0] add_ln94_2_fu_460_p2;
wire   [2:0] or_ln74_fu_442_p2;
reg   [63:0] add239_112_fu_118;
wire   [63:0] add_ln83_2_fu_483_p2;
reg   [63:0] add371_114_fu_122;
wire   [63:0] add_ln106_3_fu_511_p2;
wire    ap_block_pp0_stage0_01001;
wire   [63:0] add_ln89_fu_371_p2;
wire   [63:0] add_ln89_1_fu_375_p2;
wire   [63:0] add_ln89_2_fu_379_p2;
wire   [63:0] add_ln100_fu_399_p2;
wire   [63:0] add_ln100_1_fu_403_p2;
wire   [63:0] add_ln100_2_fu_407_p2;
wire   [63:0] add_ln78_1_fu_427_p2;
wire   [63:0] add_ln94_1_fu_455_p2;
wire   [63:0] add_ln94_fu_451_p2;
wire   [63:0] add_ln83_1_fu_478_p2;
wire   [63:0] add_ln83_fu_474_p2;
wire   [63:0] add_ln106_fu_497_p2;
wire   [63:0] add_ln106_1_fu_501_p2;
wire   [63:0] add_ln106_2_fu_505_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_353;
reg    ap_condition_356;
reg    ap_condition_359;
reg    ap_condition_362;
reg    ap_condition_365;
reg    ap_condition_368;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
end

fiat_25519_carry_square_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add20414_fu_102 <= add_ln60_3;
        end else if ((1'b1 == ap_condition_353)) begin
            add20414_fu_102 <= add_ln78_fu_432_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add239_112_fu_118 <= arr_2_load_6;
        end else if ((1'b1 == ap_condition_356)) begin
            add239_112_fu_118 <= add_ln83_2_fu_483_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add2746_fu_106 <= arr_load_6;
        end else if ((1'b1 == ap_condition_359)) begin
            add2746_fu_106 <= add_ln89_3_fu_385_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add301_110_fu_114 <= arr_1_load_5;
        end else if ((1'b1 == ap_condition_362)) begin
            add301_110_fu_114 <= add_ln94_2_fu_460_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add3378_fu_110 <= arr_2_load_5;
        end else if ((1'b1 == ap_condition_365)) begin
            add3378_fu_110 <= add_ln100_3_fu_413_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add371_114_fu_122 <= arr_1_load_6;
        end else if ((1'b1 == ap_condition_368)) begin
            add371_114_fu_122 <= add_ln106_3_fu_511_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            i_fu_98 <= 3'd0;
        end else if (((icmp_ln68_fu_362_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            i_fu_98 <= i_2_fu_522_p2;
        end
    end
end

always @ (*) begin
    if (((icmp_ln68_fu_362_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add20414_out_ap_vld = 1'b1;
    end else begin
        add20414_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_fu_362_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add239_112_out_ap_vld = 1'b1;
    end else begin
        add239_112_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_fu_362_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add2746_out_ap_vld = 1'b1;
    end else begin
        add2746_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_fu_362_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add301_110_out_ap_vld = 1'b1;
    end else begin
        add301_110_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_fu_362_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add3378_out_ap_vld = 1'b1;
    end else begin
        add3378_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_fu_362_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add371_114_out_ap_vld = 1'b1;
    end else begin
        add371_114_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_fu_362_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add20414_out = add20414_fu_102;

assign add239_112_out = add239_112_fu_118;

assign add2746_out = add2746_fu_106;

assign add301_110_out = add301_110_fu_114;

assign add3378_out = add3378_fu_110;

assign add371_114_out = add371_114_fu_122;

assign add_ln100_1_fu_403_p2 = (mul7 + mul325);

assign add_ln100_2_fu_407_p2 = (add_ln100_fu_399_p2 + add_ln100_1_fu_403_p2);

assign add_ln100_3_fu_413_p2 = (add_ln100_2_fu_407_p2 + add3378_fu_110);

assign add_ln100_fu_399_p2 = (mul5 + mul318);

assign add_ln106_1_fu_501_p2 = (mul353 + mul344);

assign add_ln106_2_fu_505_p2 = (add_ln106_fu_497_p2 + add_ln106_1_fu_501_p2);

assign add_ln106_3_fu_511_p2 = (add_ln106_2_fu_505_p2 + add371_114_fu_122);

assign add_ln106_fu_497_p2 = (mul360 + mul369);

assign add_ln78_1_fu_427_p2 = (mul211 + add20414_fu_102);

assign add_ln78_fu_432_p2 = (add_ln78_1_fu_427_p2 + mul202);

assign add_ln83_1_fu_478_p2 = (mul229 + add239_112_fu_118);

assign add_ln83_2_fu_483_p2 = (add_ln83_1_fu_478_p2 + add_ln83_fu_474_p2);

assign add_ln83_fu_474_p2 = (mul237 + mul221);

assign add_ln89_1_fu_375_p2 = (mul262 + mul254);

assign add_ln89_2_fu_379_p2 = (add_ln89_fu_371_p2 + add_ln89_1_fu_375_p2);

assign add_ln89_3_fu_385_p2 = (add_ln89_2_fu_379_p2 + add2746_fu_106);

assign add_ln89_fu_371_p2 = (mul3 + mul246);

assign add_ln94_1_fu_455_p2 = (mul290 + add301_110_fu_114);

assign add_ln94_2_fu_460_p2 = (add_ln94_1_fu_455_p2 + add_ln94_fu_451_p2);

assign add_ln94_fu_451_p2 = (mul299 + mul4);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_353 = ((icmp_ln68_fu_362_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (i_1_load_fu_359_p1 == 3'd0));
end

always @ (*) begin
    ap_condition_356 = ((icmp_ln68_fu_362_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln74_fu_442_p2 == 3'd1));
end

always @ (*) begin
    ap_condition_359 = ((icmp_ln68_fu_362_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (i_1_load_fu_359_p1 == 3'd2));
end

always @ (*) begin
    ap_condition_362 = ((icmp_ln68_fu_362_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln74_fu_442_p2 == 3'd3));
end

always @ (*) begin
    ap_condition_365 = ((icmp_ln68_fu_362_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (i_1_load_fu_359_p1 == 3'd4));
end

always @ (*) begin
    ap_condition_368 = ((icmp_ln68_fu_362_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln74_fu_442_p2 == 3'd5));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign i_1_load_fu_359_p1 = i_fu_98;

assign i_2_fu_522_p2 = (i_fu_98 + 3'd2);

assign icmp_ln68_fu_362_p2 = ((i_fu_98 == 3'd6) ? 1'b1 : 1'b0);

assign or_ln74_fu_442_p2 = (i_fu_98 | 3'd1);

endmodule //fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9
