{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718655578375 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus Prime " "Running Quartus Prime Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718655578375 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 17 17:19:38 2024 " "Processing started: Mon Jun 17 17:19:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718655578375 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1718655578375 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rv32 -c top --generate_symbol=D:/rv32/pipereg_MW.sv " "Command: quartus_map --read_settings_files=on --write_settings_files=off rv32 -c top --generate_symbol=D:/rv32/pipereg_MW.sv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1718655578375 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pipereg_DE.sv(11) " "Verilog HDL information at pipereg_DE.sv(11): always construct contains both blocking and non-blocking assignments" {  } { { "pipereg_DE.sv" "" { Text "D:/rv32/pipereg_DE.sv" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1718655578605 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "immbuilder.sv(11) " "Verilog HDL warning at immbuilder.sv(11): extended using \"x\" or \"z\"" {  } { { "immbuilder.sv" "" { Text "D:/rv32/immbuilder.sv" 11 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1718655578607 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BRANCH branch deco_jmp.sv(4) " "Verilog HDL Declaration information at deco_jmp.sv(4): object \"BRANCH\" differs only in case from object \"branch\" in the same scope" {  } { { "deco_jmp.sv" "" { Text "D:/rv32/deco_jmp.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1718655578608 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.sv(55) " "Verilog HDL warning at alu.sv(55): extended using \"x\" or \"z\"" {  } { { "alu.sv" "" { Text "D:/rv32/alu.sv" 55 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1718655578610 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.sv(69) " "Verilog HDL warning at alu.sv(69): extended using \"x\" or \"z\"" {  } { { "alu.sv" "" { Text "D:/rv32/alu.sv" 69 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1718655578611 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ALUResultW pipereg_mw.sv(22) " "Verilog HDL error at pipereg_mw.sv(22): object \"ALUResultW\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "pipereg_mw.sv" "" { Text "D:/rv32/pipereg_mw.sv" 22 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Design Software" 0 -1 1718655578616 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ALUResultM pipereg_mw.sv(22) " "Verilog HDL error at pipereg_mw.sv(22): object \"ALUResultM\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "pipereg_mw.sv" "" { Text "D:/rv32/pipereg_mw.sv" 22 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Design Software" 0 -1 1718655578616 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ADDRTargetW pipereg_mw.sv(23) " "Verilog HDL error at pipereg_mw.sv(23): object \"ADDRTargetW\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "pipereg_mw.sv" "" { Text "D:/rv32/pipereg_mw.sv" 23 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Design Software" 0 -1 1718655578616 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create Symbol File 3 s 0 s Quartus Prime " "Quartus Prime Create Symbol File was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4664 " "Peak virtual memory: 4664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718655578617 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 17 17:19:38 2024 " "Processing ended: Mon Jun 17 17:19:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718655578617 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718655578617 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718655578617 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1718655578617 ""}
