// Seed: 105724055
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
  tri1 id_6 = 1'b0;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1
    , id_11,
    output tri1 id_2,
    inout supply1 id_3,
    output tri0 id_4,
    output supply0 id_5,
    input tri id_6,
    input tri1 id_7,
    input wor id_8,
    output supply0 id_9
);
  wire id_12;
  module_0(
      id_11, id_11, id_11, id_12
  );
  wire id_13;
  wire id_14;
  assign id_4 = 1'd0;
  wire id_15;
endmodule
