# VHDL-Projects 

This repositorie contains my projects that I personally think are super cool 
My journey with Verilog and SystemVerilog (or with programming in general) is Self-learned. 




My focus here is primarily on V/SV design and verification of common beginner IPs.

Please feel free to reachout to me on 


LinkedIn : www.linkedin.com/in/mhdomer


Email : mohammmedomer01@yahoo.com


thank you :) 
