<root><simulation><result_generated_time />2023-05-24 01:16:36<layer><layer_spec />{'B': 1, 'K': 1, 'C': 1, 'OY': 112, 'OX': 112, 'IY': 114, 'IX': 114, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 32}<im2col_enable />False<total_MAC_operation />3612672<total_data_size_element />{'W': 288, 'I': 415872, 'O': 401408}<total_data_reuse />{'W': 12544, 'I': 8.686980609418283, 'O': 9}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/2</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 8, 'Row': 16}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 8388608, 34359738368], 'I': [512, 8388608, 34359738368], 'O': [512, 8388608, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [128, 128], [2048, 2048]], 'I': [[64, 64], [128, 128], [2048, 2048]], 'O': [[64, 64], [128, 128], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 6.752825, 93.2871], 'I': [0.000693826, 6.752825, 93.2871], 'O': [0.000693826, 6.752825, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [8, 1, 1], 'O': [16, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 8)], [('K', 16)]], [], []]<I />[[[], [('K', 16)]], [[('C', 8)], []], [], []]<O />[[[('C', 8)], []], [[], [('K', 16)]], [], []]<greedy_mapping />True<footer_info />{'B': 0, 'K': 1, 'C': 1, 'OY': 0, 'OX': 0, 'FY': 0, 'FX': 0}</spatial_unrolling><temporal_mapping><W />[[('OY', 4), ('FX', 3), ('OX', 4), ('OX', 28), ('OY', 28)], [('FY', 3)], []]<I />[[('OY', 4), ('FX', 3)], [('OX', 4), ('OX', 28), ('OY', 28), ('FY', 3)], []]<O />[[('OY', 4), ('FX', 3)], [('OX', 4), ('OX', 28), ('OY', 28), ('FY', 3)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 12544, 1, 1], 'I': [1.0, 2.95, 2.95, 1.0], 'O': [1.0, 3, 3, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, True, False, False]<used_mem_size_bit />{'W': [24, 72, 72], 'I': [96, 103968, 103968], 'O': [32, 100352, 100352], 'O_partial': [32, 100352, 0], 'O_final': [0, 0, 100352]}<actual_mem_utilization_individual />{'W': [0.05, 0.0, 0.0], 'I': [0.19, 0.1, 0.0], 'O': [0.06, 0.19, 0.0]}<actual_mem_utilization_shared />{'W': [0.05, 0.29, 0.0], 'I': [0.19, 0.29, 0.0], 'O': [0.06, 0.29, 0.0]}<effective_mem_size_bit />{'W': [24, 24, 72], 'I': [96, 103968, 103968], 'O': [32, 100352, 100352], 'O_partial': [32, 100352, 0], 'O_final': [0, 0, 100352]}<total_unit_count />{'W': [128, 128, 1, 1], 'I': [128, 8, 1, 1], 'O': [128, 16, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [8, 8, 1, 1], 'O': [16, 16, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [16.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[903168, 288], [36864, 288], [288, 0]]<I />[[3612672, 1225728], [9805824, 415872], [415872, 0]]<O />[[(3211264, 3612672), (1204224, 802816)], [(12845056, 19267584), (401408, 0)], [(0, 401408), (0, 0)]]<O_partial />[[(3211264, 3612672), (1204224, 802816)], [(12845056, 19267584), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (401408, 0)], [(0, 401408), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[112896, 36], [2304, 18], [1, 0]]<I />[[451584, 153216], [612864, 25992], [1624, 0]]<O />[[(401408, 451584), (150528, 100352)], [(802816, 1204224), (25088, 0)], [(0, 1568), (0, 0)]]<O_partial />[([401408, 451584], [150528, 100352]), ([802816, 1204224], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [25088, 0]), ([0, 1568], [0, 0])]</mem_access_count_word><mac_count><active />3612672<idle />458809344</mac_count></basic_info><energy><total_energy />30909209.9<mem_energy_breakdown><W />[38.4, 60.8, 0.0]<I />[208.0, 16732.8, 2163.2]<O />[387.2, 49760.0, 2089.6]</mem_energy_breakdown><MAC_energy><active_MAC />7897301.0<idle_MAC />22940467.2<total />30837768.2</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0074<utilization_without_data_loading />0.0078<utilization_spatial />0.0078<utilization_temporal_with_data_loading />0.945<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />3823104<latency_cycle_without_data_loading />3612672<ideal_computing_cycle />3612672<data_loading><load_cycle_total />210432<load_cycle_individual />{'W': [768, 2304, 0], 'I': [192, 207936, 0]}<load_cycle_combined />{'W': 2304, 'I': 207936}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-3612640], [-2408448, -2406912], [-3612672, -3612672]], 'I': [[-3612640], [-3010240, -1806144], [-3612672, -3612672]], 'O': [[-3612672], [-3612672, -2408448], [-3211264, -3587584]]}<mem_stall_cycle_shared />{'W': [[-3612640], [-2408448, 0], [0, 0]], 'I': [[-3612640], [-3010240, 0], [0, 0]], 'O': [[-3612672], [-3612672, -2408448], [-3211264, -3587584]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [24, 72, 72], 'I': [96, 103968, 103968], 'O': [32, 100352, 100352], 'O_partial': [32, 100352, 0], 'O_final': [0, 0, 100352]}<data_size_each_level_total />{'W': [3072, 72, 72], 'I': [768, 103968, 103968], 'O': [512, 100352, 100352]}<loop_cycles_each_level />{'W': [37632, 112896, 112896], 'I': [12, 112896, 112896], 'O': [12, 112896, 112896]}<top_ir_loop_size />{'W': [3136, 1, 1], 'I': [3, 3, 1], 'O': [3, 3, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [0.1, 0.1], [0.1, 0.1]], 'I': [[8.0, 8.0], [64.0, 7.4], [7.4, 7.4]], 'O': [[8.0, 2.7], [42.7, 14.2], [14.2, 14.2]]}<req_inst_mem_bw />{'W': [[8.0, 2.0], [256.0, 0.1], [0.1, 0.1]], 'I': [[8.0, 24.0], [192.0, 22.1], [22.1, 7.4]], 'O': [[8.0, 8.0], [128.0, 42.7], [42.7, 14.2]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [0.1, 0.1], [0.1, 0]], 'I': [[8.0, 8.0], [64.0, 7.4], [7.4, 0]], 'O': [[8.0, 2.7], [42.7, 14.2], [14.2, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [121.0, 50.1], [7.4, 14.2]], 'I': [[8.0, 8.0], [121.0, 50.1], [7.4, 14.2]], 'O': [[8.0, 2.7], [121.0, 50.1], [7.4, 14.2]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 112896], [37632, 37632, 3], [112896, 112896, 1]], 'I': [[1, 1, 112896], [12, 12, 9408], [112896, 112896, 1]], 'O': [[1, 1, 112896], [12, 12, 9408], [112896, 112896, 1]]}<trans_time_real />{'W': [[0, 1, 112896], [[0, 37632, 3], [24, 37632, 3]], [[72, 112896, 1], [4, 112896, 1]]], 'I': [[0, 1, 112896], [[2, 12, 9408], [6, 12, 9408]], [[6498, 112896, 1], [406, 112896, 1]]], 'O': [[0, 1, 112896], [[0, 12, 9408], [4, 12, 9408]], [[12544, 112896, 1], [784, 112896, 1]]]}<single_stall_cycle />{'W': [[-1], [-37632, -37608], [-112824, -112892]], 'I': [[-1], [-10, -6], [-106398, -112490]], 'O': [[-1], [-12, -8], [-100352, -112112]]}<single_stall_count />{'W': [112895, 2, 0], 'I': [112895, 9407, 0], 'O': [112896, 9408, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [12544, 0]}, 1: {'W': [48, 0], 'I': [56442, 0], 'O': [37632, 12544]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-112896, -112896], [-100352, -112896]], 1: [[-18774, -112896], [-75264, -100352]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />113.5<mem_area />100.1<mem_area_percentage />88.2 %</area></results><elapsed_time_second />1</simulation></root>