Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Nov 28 11:23:03 2025
| Host         : VikramAsus running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file lab_7_new_top_level_timing_summary_routed.rpt -pb lab_7_new_top_level_timing_summary_routed.pb -rpx lab_7_new_top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : lab_7_new_top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  57          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.120        0.000                      0                 1645        0.096        0.000                      0                 1645        4.020        0.000                       0                   834  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.120        0.000                      0                 1645        0.096        0.000                      0                 1645        4.020        0.000                       0                   834  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (required time - arrival time)
  Source:                 MUSIC_PLAYER/player/cur_note_index_reg[1]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MUSIC_PLAYER/player/cur_note_index_reg[1]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.525ns  (logic 3.094ns (32.483%)  route 6.431ns (67.517%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.567     5.088    MUSIC_PLAYER/player/clk_IBUF_BUFG
    SLICE_X45Y45         FDRE                                         r  MUSIC_PLAYER/player/cur_note_index_reg[1]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  MUSIC_PLAYER/player/cur_note_index_reg[1]_rep__4/Q
                         net (fo=125, routed)         1.425     6.969    MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_219_0
    SLICE_X51Y46         LUT3 (Prop_lut3_I0_O)        0.152     7.121 r  MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_1304/O
                         net (fo=1, routed)           0.433     7.555    MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_1304_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I2_O)        0.326     7.881 r  MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_1236/O
                         net (fo=1, routed)           0.789     8.670    MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_1236_n_0
    SLICE_X53Y46         LUT6 (Prop_lut6_I3_O)        0.124     8.794 r  MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_1021/O
                         net (fo=1, routed)           0.573     9.367    MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_1021_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I4_O)        0.124     9.491 r  MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_679/O
                         net (fo=1, routed)           0.751    10.242    MUSIC_PLAYER/cur_dur_mux/cur_song5_dur[1]
    SLICE_X45Y43         LUT5 (Prop_lut5_I0_O)        0.124    10.366 r  MUSIC_PLAYER/cur_dur_mux/cur_note_index[10]_i_401/O
                         net (fo=1, routed)           0.000    10.366    MUSIC_PLAYER/cur_dur_mux/cur_note_index[10]_i_401_n_0
    SLICE_X45Y43         MUXF7 (Prop_muxf7_I0_O)      0.212    10.578 r  MUSIC_PLAYER/cur_dur_mux/cur_note_index_reg[10]_i_230/O
                         net (fo=1, routed)           0.433    11.012    MUSIC_PLAYER/cur_dur_mux/cur_note_index_reg[10]_i_230_n_0
    SLICE_X45Y43         LUT6 (Prop_lut6_I0_O)        0.299    11.311 r  MUSIC_PLAYER/cur_dur_mux/cur_note_index[10]_i_122/O
                         net (fo=2, routed)           0.615    11.926    MUSIC_PLAYER/player/cur_dur[2]
    SLICE_X42Y44         LUT4 (Prop_lut4_I1_O)        0.124    12.050 r  MUSIC_PLAYER/player/cur_note_index[10]_i_59/O
                         net (fo=1, routed)           0.000    12.050    MUSIC_PLAYER/player/cur_note_index[10]_i_59_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.430 r  MUSIC_PLAYER/player/cur_note_index_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.430    MUSIC_PLAYER/player/cur_note_index_reg[10]_i_26_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.547 r  MUSIC_PLAYER/player/cur_note_index_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.547    MUSIC_PLAYER/player/cur_note_index_reg[10]_i_12_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.664 r  MUSIC_PLAYER/player/cur_note_index_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.664    MUSIC_PLAYER/player/cur_note_index_reg[10]_i_5_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.893 r  MUSIC_PLAYER/player/cur_note_index_reg[10]_i_3/CO[2]
                         net (fo=2, routed)           0.422    13.315    MUSIC_PLAYER/player/cur_note_index_reg[10]_i_3_n_1
    SLICE_X43Y47         LUT2 (Prop_lut2_I1_O)        0.310    13.625 r  MUSIC_PLAYER/player/cur_note_index[10]_i_1/O
                         net (fo=63, routed)          0.988    14.613    MUSIC_PLAYER/player/cur_note_index
    SLICE_X35Y43         FDRE                                         r  MUSIC_PLAYER/player/cur_note_index_reg[1]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.444    14.785    MUSIC_PLAYER/player/clk_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  MUSIC_PLAYER/player/cur_note_index_reg[1]_rep__1/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X35Y43         FDRE (Setup_fdre_C_CE)      -0.205    14.733    MUSIC_PLAYER/player/cur_note_index_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -14.613    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (required time - arrival time)
  Source:                 MUSIC_PLAYER/player/cur_note_index_reg[1]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MUSIC_PLAYER/player/cur_note_index_reg[4]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.525ns  (logic 3.094ns (32.483%)  route 6.431ns (67.517%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.567     5.088    MUSIC_PLAYER/player/clk_IBUF_BUFG
    SLICE_X45Y45         FDRE                                         r  MUSIC_PLAYER/player/cur_note_index_reg[1]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  MUSIC_PLAYER/player/cur_note_index_reg[1]_rep__4/Q
                         net (fo=125, routed)         1.425     6.969    MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_219_0
    SLICE_X51Y46         LUT3 (Prop_lut3_I0_O)        0.152     7.121 r  MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_1304/O
                         net (fo=1, routed)           0.433     7.555    MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_1304_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I2_O)        0.326     7.881 r  MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_1236/O
                         net (fo=1, routed)           0.789     8.670    MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_1236_n_0
    SLICE_X53Y46         LUT6 (Prop_lut6_I3_O)        0.124     8.794 r  MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_1021/O
                         net (fo=1, routed)           0.573     9.367    MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_1021_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I4_O)        0.124     9.491 r  MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_679/O
                         net (fo=1, routed)           0.751    10.242    MUSIC_PLAYER/cur_dur_mux/cur_song5_dur[1]
    SLICE_X45Y43         LUT5 (Prop_lut5_I0_O)        0.124    10.366 r  MUSIC_PLAYER/cur_dur_mux/cur_note_index[10]_i_401/O
                         net (fo=1, routed)           0.000    10.366    MUSIC_PLAYER/cur_dur_mux/cur_note_index[10]_i_401_n_0
    SLICE_X45Y43         MUXF7 (Prop_muxf7_I0_O)      0.212    10.578 r  MUSIC_PLAYER/cur_dur_mux/cur_note_index_reg[10]_i_230/O
                         net (fo=1, routed)           0.433    11.012    MUSIC_PLAYER/cur_dur_mux/cur_note_index_reg[10]_i_230_n_0
    SLICE_X45Y43         LUT6 (Prop_lut6_I0_O)        0.299    11.311 r  MUSIC_PLAYER/cur_dur_mux/cur_note_index[10]_i_122/O
                         net (fo=2, routed)           0.615    11.926    MUSIC_PLAYER/player/cur_dur[2]
    SLICE_X42Y44         LUT4 (Prop_lut4_I1_O)        0.124    12.050 r  MUSIC_PLAYER/player/cur_note_index[10]_i_59/O
                         net (fo=1, routed)           0.000    12.050    MUSIC_PLAYER/player/cur_note_index[10]_i_59_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.430 r  MUSIC_PLAYER/player/cur_note_index_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.430    MUSIC_PLAYER/player/cur_note_index_reg[10]_i_26_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.547 r  MUSIC_PLAYER/player/cur_note_index_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.547    MUSIC_PLAYER/player/cur_note_index_reg[10]_i_12_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.664 r  MUSIC_PLAYER/player/cur_note_index_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.664    MUSIC_PLAYER/player/cur_note_index_reg[10]_i_5_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.893 r  MUSIC_PLAYER/player/cur_note_index_reg[10]_i_3/CO[2]
                         net (fo=2, routed)           0.422    13.315    MUSIC_PLAYER/player/cur_note_index_reg[10]_i_3_n_1
    SLICE_X43Y47         LUT2 (Prop_lut2_I1_O)        0.310    13.625 r  MUSIC_PLAYER/player/cur_note_index[10]_i_1/O
                         net (fo=63, routed)          0.988    14.613    MUSIC_PLAYER/player/cur_note_index
    SLICE_X35Y43         FDRE                                         r  MUSIC_PLAYER/player/cur_note_index_reg[4]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.444    14.785    MUSIC_PLAYER/player/clk_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  MUSIC_PLAYER/player/cur_note_index_reg[4]_rep__0/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X35Y43         FDRE (Setup_fdre_C_CE)      -0.205    14.733    MUSIC_PLAYER/player/cur_note_index_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -14.613    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (required time - arrival time)
  Source:                 MUSIC_PLAYER/player/cur_note_index_reg[1]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MUSIC_PLAYER/player/cur_note_index_reg[6]_rep/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.525ns  (logic 3.094ns (32.483%)  route 6.431ns (67.517%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.567     5.088    MUSIC_PLAYER/player/clk_IBUF_BUFG
    SLICE_X45Y45         FDRE                                         r  MUSIC_PLAYER/player/cur_note_index_reg[1]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  MUSIC_PLAYER/player/cur_note_index_reg[1]_rep__4/Q
                         net (fo=125, routed)         1.425     6.969    MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_219_0
    SLICE_X51Y46         LUT3 (Prop_lut3_I0_O)        0.152     7.121 r  MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_1304/O
                         net (fo=1, routed)           0.433     7.555    MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_1304_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I2_O)        0.326     7.881 r  MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_1236/O
                         net (fo=1, routed)           0.789     8.670    MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_1236_n_0
    SLICE_X53Y46         LUT6 (Prop_lut6_I3_O)        0.124     8.794 r  MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_1021/O
                         net (fo=1, routed)           0.573     9.367    MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_1021_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I4_O)        0.124     9.491 r  MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_679/O
                         net (fo=1, routed)           0.751    10.242    MUSIC_PLAYER/cur_dur_mux/cur_song5_dur[1]
    SLICE_X45Y43         LUT5 (Prop_lut5_I0_O)        0.124    10.366 r  MUSIC_PLAYER/cur_dur_mux/cur_note_index[10]_i_401/O
                         net (fo=1, routed)           0.000    10.366    MUSIC_PLAYER/cur_dur_mux/cur_note_index[10]_i_401_n_0
    SLICE_X45Y43         MUXF7 (Prop_muxf7_I0_O)      0.212    10.578 r  MUSIC_PLAYER/cur_dur_mux/cur_note_index_reg[10]_i_230/O
                         net (fo=1, routed)           0.433    11.012    MUSIC_PLAYER/cur_dur_mux/cur_note_index_reg[10]_i_230_n_0
    SLICE_X45Y43         LUT6 (Prop_lut6_I0_O)        0.299    11.311 r  MUSIC_PLAYER/cur_dur_mux/cur_note_index[10]_i_122/O
                         net (fo=2, routed)           0.615    11.926    MUSIC_PLAYER/player/cur_dur[2]
    SLICE_X42Y44         LUT4 (Prop_lut4_I1_O)        0.124    12.050 r  MUSIC_PLAYER/player/cur_note_index[10]_i_59/O
                         net (fo=1, routed)           0.000    12.050    MUSIC_PLAYER/player/cur_note_index[10]_i_59_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.430 r  MUSIC_PLAYER/player/cur_note_index_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.430    MUSIC_PLAYER/player/cur_note_index_reg[10]_i_26_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.547 r  MUSIC_PLAYER/player/cur_note_index_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.547    MUSIC_PLAYER/player/cur_note_index_reg[10]_i_12_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.664 r  MUSIC_PLAYER/player/cur_note_index_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.664    MUSIC_PLAYER/player/cur_note_index_reg[10]_i_5_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.893 r  MUSIC_PLAYER/player/cur_note_index_reg[10]_i_3/CO[2]
                         net (fo=2, routed)           0.422    13.315    MUSIC_PLAYER/player/cur_note_index_reg[10]_i_3_n_1
    SLICE_X43Y47         LUT2 (Prop_lut2_I1_O)        0.310    13.625 r  MUSIC_PLAYER/player/cur_note_index[10]_i_1/O
                         net (fo=63, routed)          0.988    14.613    MUSIC_PLAYER/player/cur_note_index
    SLICE_X35Y43         FDRE                                         r  MUSIC_PLAYER/player/cur_note_index_reg[6]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.444    14.785    MUSIC_PLAYER/player/clk_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  MUSIC_PLAYER/player/cur_note_index_reg[6]_rep/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X35Y43         FDRE (Setup_fdre_C_CE)      -0.205    14.733    MUSIC_PLAYER/player/cur_note_index_reg[6]_rep
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -14.613    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.158ns  (required time - arrival time)
  Source:                 MUSIC_PLAYER/player/cur_note_index_reg[1]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MUSIC_PLAYER/player/cur_note_index_reg[0]_rep/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.559ns  (logic 3.094ns (32.367%)  route 6.465ns (67.633%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.567     5.088    MUSIC_PLAYER/player/clk_IBUF_BUFG
    SLICE_X45Y45         FDRE                                         r  MUSIC_PLAYER/player/cur_note_index_reg[1]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  MUSIC_PLAYER/player/cur_note_index_reg[1]_rep__4/Q
                         net (fo=125, routed)         1.425     6.969    MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_219_0
    SLICE_X51Y46         LUT3 (Prop_lut3_I0_O)        0.152     7.121 r  MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_1304/O
                         net (fo=1, routed)           0.433     7.555    MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_1304_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I2_O)        0.326     7.881 r  MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_1236/O
                         net (fo=1, routed)           0.789     8.670    MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_1236_n_0
    SLICE_X53Y46         LUT6 (Prop_lut6_I3_O)        0.124     8.794 r  MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_1021/O
                         net (fo=1, routed)           0.573     9.367    MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_1021_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I4_O)        0.124     9.491 r  MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_679/O
                         net (fo=1, routed)           0.751    10.242    MUSIC_PLAYER/cur_dur_mux/cur_song5_dur[1]
    SLICE_X45Y43         LUT5 (Prop_lut5_I0_O)        0.124    10.366 r  MUSIC_PLAYER/cur_dur_mux/cur_note_index[10]_i_401/O
                         net (fo=1, routed)           0.000    10.366    MUSIC_PLAYER/cur_dur_mux/cur_note_index[10]_i_401_n_0
    SLICE_X45Y43         MUXF7 (Prop_muxf7_I0_O)      0.212    10.578 r  MUSIC_PLAYER/cur_dur_mux/cur_note_index_reg[10]_i_230/O
                         net (fo=1, routed)           0.433    11.012    MUSIC_PLAYER/cur_dur_mux/cur_note_index_reg[10]_i_230_n_0
    SLICE_X45Y43         LUT6 (Prop_lut6_I0_O)        0.299    11.311 r  MUSIC_PLAYER/cur_dur_mux/cur_note_index[10]_i_122/O
                         net (fo=2, routed)           0.615    11.926    MUSIC_PLAYER/player/cur_dur[2]
    SLICE_X42Y44         LUT4 (Prop_lut4_I1_O)        0.124    12.050 r  MUSIC_PLAYER/player/cur_note_index[10]_i_59/O
                         net (fo=1, routed)           0.000    12.050    MUSIC_PLAYER/player/cur_note_index[10]_i_59_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.430 r  MUSIC_PLAYER/player/cur_note_index_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.430    MUSIC_PLAYER/player/cur_note_index_reg[10]_i_26_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.547 r  MUSIC_PLAYER/player/cur_note_index_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.547    MUSIC_PLAYER/player/cur_note_index_reg[10]_i_12_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.664 r  MUSIC_PLAYER/player/cur_note_index_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.664    MUSIC_PLAYER/player/cur_note_index_reg[10]_i_5_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.893 r  MUSIC_PLAYER/player/cur_note_index_reg[10]_i_3/CO[2]
                         net (fo=2, routed)           0.422    13.315    MUSIC_PLAYER/player/cur_note_index_reg[10]_i_3_n_1
    SLICE_X43Y47         LUT2 (Prop_lut2_I1_O)        0.310    13.625 r  MUSIC_PLAYER/player/cur_note_index[10]_i_1/O
                         net (fo=63, routed)          1.022    14.647    MUSIC_PLAYER/player/cur_note_index
    SLICE_X37Y44         FDRE                                         r  MUSIC_PLAYER/player/cur_note_index_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.445    14.786    MUSIC_PLAYER/player/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  MUSIC_PLAYER/player/cur_note_index_reg[0]_rep/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X37Y44         FDRE (Setup_fdre_C_CE)      -0.205    14.806    MUSIC_PLAYER/player/cur_note_index_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                         -14.647    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.161ns  (required time - arrival time)
  Source:                 MUSIC_PLAYER/player/cur_note_index_reg[1]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MUSIC_PLAYER/player/cur_note_index_reg[5]_rep/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.485ns  (logic 3.094ns (32.621%)  route 6.391ns (67.379%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.567     5.088    MUSIC_PLAYER/player/clk_IBUF_BUFG
    SLICE_X45Y45         FDRE                                         r  MUSIC_PLAYER/player/cur_note_index_reg[1]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  MUSIC_PLAYER/player/cur_note_index_reg[1]_rep__4/Q
                         net (fo=125, routed)         1.425     6.969    MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_219_0
    SLICE_X51Y46         LUT3 (Prop_lut3_I0_O)        0.152     7.121 r  MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_1304/O
                         net (fo=1, routed)           0.433     7.555    MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_1304_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I2_O)        0.326     7.881 r  MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_1236/O
                         net (fo=1, routed)           0.789     8.670    MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_1236_n_0
    SLICE_X53Y46         LUT6 (Prop_lut6_I3_O)        0.124     8.794 r  MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_1021/O
                         net (fo=1, routed)           0.573     9.367    MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_1021_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I4_O)        0.124     9.491 r  MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_679/O
                         net (fo=1, routed)           0.751    10.242    MUSIC_PLAYER/cur_dur_mux/cur_song5_dur[1]
    SLICE_X45Y43         LUT5 (Prop_lut5_I0_O)        0.124    10.366 r  MUSIC_PLAYER/cur_dur_mux/cur_note_index[10]_i_401/O
                         net (fo=1, routed)           0.000    10.366    MUSIC_PLAYER/cur_dur_mux/cur_note_index[10]_i_401_n_0
    SLICE_X45Y43         MUXF7 (Prop_muxf7_I0_O)      0.212    10.578 r  MUSIC_PLAYER/cur_dur_mux/cur_note_index_reg[10]_i_230/O
                         net (fo=1, routed)           0.433    11.012    MUSIC_PLAYER/cur_dur_mux/cur_note_index_reg[10]_i_230_n_0
    SLICE_X45Y43         LUT6 (Prop_lut6_I0_O)        0.299    11.311 r  MUSIC_PLAYER/cur_dur_mux/cur_note_index[10]_i_122/O
                         net (fo=2, routed)           0.615    11.926    MUSIC_PLAYER/player/cur_dur[2]
    SLICE_X42Y44         LUT4 (Prop_lut4_I1_O)        0.124    12.050 r  MUSIC_PLAYER/player/cur_note_index[10]_i_59/O
                         net (fo=1, routed)           0.000    12.050    MUSIC_PLAYER/player/cur_note_index[10]_i_59_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.430 r  MUSIC_PLAYER/player/cur_note_index_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.430    MUSIC_PLAYER/player/cur_note_index_reg[10]_i_26_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.547 r  MUSIC_PLAYER/player/cur_note_index_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.547    MUSIC_PLAYER/player/cur_note_index_reg[10]_i_12_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.664 r  MUSIC_PLAYER/player/cur_note_index_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.664    MUSIC_PLAYER/player/cur_note_index_reg[10]_i_5_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.893 r  MUSIC_PLAYER/player/cur_note_index_reg[10]_i_3/CO[2]
                         net (fo=2, routed)           0.422    13.315    MUSIC_PLAYER/player/cur_note_index_reg[10]_i_3_n_1
    SLICE_X43Y47         LUT2 (Prop_lut2_I1_O)        0.310    13.625 r  MUSIC_PLAYER/player/cur_note_index[10]_i_1/O
                         net (fo=63, routed)          0.948    14.573    MUSIC_PLAYER/player/cur_note_index
    SLICE_X33Y43         FDRE                                         r  MUSIC_PLAYER/player/cur_note_index_reg[5]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.445    14.786    MUSIC_PLAYER/player/clk_IBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  MUSIC_PLAYER/player/cur_note_index_reg[5]_rep/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X33Y43         FDRE (Setup_fdre_C_CE)      -0.205    14.734    MUSIC_PLAYER/player/cur_note_index_reg[5]_rep
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                         -14.573    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 MUSIC_PLAYER/player/cur_note_index_reg[1]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MUSIC_PLAYER/player/cur_note_index_reg[7]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.465ns  (logic 3.094ns (32.689%)  route 6.371ns (67.311%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.567     5.088    MUSIC_PLAYER/player/clk_IBUF_BUFG
    SLICE_X45Y45         FDRE                                         r  MUSIC_PLAYER/player/cur_note_index_reg[1]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  MUSIC_PLAYER/player/cur_note_index_reg[1]_rep__4/Q
                         net (fo=125, routed)         1.425     6.969    MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_219_0
    SLICE_X51Y46         LUT3 (Prop_lut3_I0_O)        0.152     7.121 r  MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_1304/O
                         net (fo=1, routed)           0.433     7.555    MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_1304_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I2_O)        0.326     7.881 r  MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_1236/O
                         net (fo=1, routed)           0.789     8.670    MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_1236_n_0
    SLICE_X53Y46         LUT6 (Prop_lut6_I3_O)        0.124     8.794 r  MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_1021/O
                         net (fo=1, routed)           0.573     9.367    MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_1021_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I4_O)        0.124     9.491 r  MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_679/O
                         net (fo=1, routed)           0.751    10.242    MUSIC_PLAYER/cur_dur_mux/cur_song5_dur[1]
    SLICE_X45Y43         LUT5 (Prop_lut5_I0_O)        0.124    10.366 r  MUSIC_PLAYER/cur_dur_mux/cur_note_index[10]_i_401/O
                         net (fo=1, routed)           0.000    10.366    MUSIC_PLAYER/cur_dur_mux/cur_note_index[10]_i_401_n_0
    SLICE_X45Y43         MUXF7 (Prop_muxf7_I0_O)      0.212    10.578 r  MUSIC_PLAYER/cur_dur_mux/cur_note_index_reg[10]_i_230/O
                         net (fo=1, routed)           0.433    11.012    MUSIC_PLAYER/cur_dur_mux/cur_note_index_reg[10]_i_230_n_0
    SLICE_X45Y43         LUT6 (Prop_lut6_I0_O)        0.299    11.311 r  MUSIC_PLAYER/cur_dur_mux/cur_note_index[10]_i_122/O
                         net (fo=2, routed)           0.615    11.926    MUSIC_PLAYER/player/cur_dur[2]
    SLICE_X42Y44         LUT4 (Prop_lut4_I1_O)        0.124    12.050 r  MUSIC_PLAYER/player/cur_note_index[10]_i_59/O
                         net (fo=1, routed)           0.000    12.050    MUSIC_PLAYER/player/cur_note_index[10]_i_59_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.430 r  MUSIC_PLAYER/player/cur_note_index_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.430    MUSIC_PLAYER/player/cur_note_index_reg[10]_i_26_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.547 r  MUSIC_PLAYER/player/cur_note_index_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.547    MUSIC_PLAYER/player/cur_note_index_reg[10]_i_12_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.664 r  MUSIC_PLAYER/player/cur_note_index_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.664    MUSIC_PLAYER/player/cur_note_index_reg[10]_i_5_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.893 r  MUSIC_PLAYER/player/cur_note_index_reg[10]_i_3/CO[2]
                         net (fo=2, routed)           0.422    13.315    MUSIC_PLAYER/player/cur_note_index_reg[10]_i_3_n_1
    SLICE_X43Y47         LUT2 (Prop_lut2_I1_O)        0.310    13.625 r  MUSIC_PLAYER/player/cur_note_index[10]_i_1/O
                         net (fo=63, routed)          0.928    14.553    MUSIC_PLAYER/player/cur_note_index
    SLICE_X36Y50         FDRE                                         r  MUSIC_PLAYER/player/cur_note_index_reg[7]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.436    14.777    MUSIC_PLAYER/player/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  MUSIC_PLAYER/player/cur_note_index_reg[7]_rep__1/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_CE)      -0.205    14.716    MUSIC_PLAYER/player/cur_note_index_reg[7]_rep__1
  -------------------------------------------------------------------
                         required time                         14.716    
                         arrival time                         -14.553    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 MUSIC_PLAYER/player/cur_note_index_reg[1]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MUSIC_PLAYER/player/cur_note_index_reg[3]_rep__2/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.480ns  (logic 3.094ns (32.638%)  route 6.386ns (67.362%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.567     5.088    MUSIC_PLAYER/player/clk_IBUF_BUFG
    SLICE_X45Y45         FDRE                                         r  MUSIC_PLAYER/player/cur_note_index_reg[1]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  MUSIC_PLAYER/player/cur_note_index_reg[1]_rep__4/Q
                         net (fo=125, routed)         1.425     6.969    MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_219_0
    SLICE_X51Y46         LUT3 (Prop_lut3_I0_O)        0.152     7.121 r  MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_1304/O
                         net (fo=1, routed)           0.433     7.555    MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_1304_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I2_O)        0.326     7.881 r  MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_1236/O
                         net (fo=1, routed)           0.789     8.670    MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_1236_n_0
    SLICE_X53Y46         LUT6 (Prop_lut6_I3_O)        0.124     8.794 r  MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_1021/O
                         net (fo=1, routed)           0.573     9.367    MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_1021_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I4_O)        0.124     9.491 r  MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_679/O
                         net (fo=1, routed)           0.751    10.242    MUSIC_PLAYER/cur_dur_mux/cur_song5_dur[1]
    SLICE_X45Y43         LUT5 (Prop_lut5_I0_O)        0.124    10.366 r  MUSIC_PLAYER/cur_dur_mux/cur_note_index[10]_i_401/O
                         net (fo=1, routed)           0.000    10.366    MUSIC_PLAYER/cur_dur_mux/cur_note_index[10]_i_401_n_0
    SLICE_X45Y43         MUXF7 (Prop_muxf7_I0_O)      0.212    10.578 r  MUSIC_PLAYER/cur_dur_mux/cur_note_index_reg[10]_i_230/O
                         net (fo=1, routed)           0.433    11.012    MUSIC_PLAYER/cur_dur_mux/cur_note_index_reg[10]_i_230_n_0
    SLICE_X45Y43         LUT6 (Prop_lut6_I0_O)        0.299    11.311 r  MUSIC_PLAYER/cur_dur_mux/cur_note_index[10]_i_122/O
                         net (fo=2, routed)           0.615    11.926    MUSIC_PLAYER/player/cur_dur[2]
    SLICE_X42Y44         LUT4 (Prop_lut4_I1_O)        0.124    12.050 r  MUSIC_PLAYER/player/cur_note_index[10]_i_59/O
                         net (fo=1, routed)           0.000    12.050    MUSIC_PLAYER/player/cur_note_index[10]_i_59_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.430 r  MUSIC_PLAYER/player/cur_note_index_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.430    MUSIC_PLAYER/player/cur_note_index_reg[10]_i_26_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.547 r  MUSIC_PLAYER/player/cur_note_index_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.547    MUSIC_PLAYER/player/cur_note_index_reg[10]_i_12_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.664 r  MUSIC_PLAYER/player/cur_note_index_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.664    MUSIC_PLAYER/player/cur_note_index_reg[10]_i_5_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.893 r  MUSIC_PLAYER/player/cur_note_index_reg[10]_i_3/CO[2]
                         net (fo=2, routed)           0.422    13.315    MUSIC_PLAYER/player/cur_note_index_reg[10]_i_3_n_1
    SLICE_X43Y47         LUT2 (Prop_lut2_I1_O)        0.310    13.625 r  MUSIC_PLAYER/player/cur_note_index[10]_i_1/O
                         net (fo=63, routed)          0.943    14.568    MUSIC_PLAYER/player/cur_note_index
    SLICE_X35Y45         FDRE                                         r  MUSIC_PLAYER/player/cur_note_index_reg[3]_rep__2/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.444    14.785    MUSIC_PLAYER/player/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  MUSIC_PLAYER/player/cur_note_index_reg[3]_rep__2/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X35Y45         FDRE (Setup_fdre_C_CE)      -0.205    14.733    MUSIC_PLAYER/player/cur_note_index_reg[3]_rep__2
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -14.568    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 MUSIC_PLAYER/player/cur_note_index_reg[1]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MUSIC_PLAYER/player/cur_note_index_reg[1]_rep__5/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.480ns  (logic 3.094ns (32.638%)  route 6.386ns (67.362%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.567     5.088    MUSIC_PLAYER/player/clk_IBUF_BUFG
    SLICE_X45Y45         FDRE                                         r  MUSIC_PLAYER/player/cur_note_index_reg[1]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  MUSIC_PLAYER/player/cur_note_index_reg[1]_rep__4/Q
                         net (fo=125, routed)         1.425     6.969    MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_219_0
    SLICE_X51Y46         LUT3 (Prop_lut3_I0_O)        0.152     7.121 r  MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_1304/O
                         net (fo=1, routed)           0.433     7.555    MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_1304_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I2_O)        0.326     7.881 r  MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_1236/O
                         net (fo=1, routed)           0.789     8.670    MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_1236_n_0
    SLICE_X53Y46         LUT6 (Prop_lut6_I3_O)        0.124     8.794 r  MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_1021/O
                         net (fo=1, routed)           0.573     9.367    MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_1021_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I4_O)        0.124     9.491 r  MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_679/O
                         net (fo=1, routed)           0.751    10.242    MUSIC_PLAYER/cur_dur_mux/cur_song5_dur[1]
    SLICE_X45Y43         LUT5 (Prop_lut5_I0_O)        0.124    10.366 r  MUSIC_PLAYER/cur_dur_mux/cur_note_index[10]_i_401/O
                         net (fo=1, routed)           0.000    10.366    MUSIC_PLAYER/cur_dur_mux/cur_note_index[10]_i_401_n_0
    SLICE_X45Y43         MUXF7 (Prop_muxf7_I0_O)      0.212    10.578 r  MUSIC_PLAYER/cur_dur_mux/cur_note_index_reg[10]_i_230/O
                         net (fo=1, routed)           0.433    11.012    MUSIC_PLAYER/cur_dur_mux/cur_note_index_reg[10]_i_230_n_0
    SLICE_X45Y43         LUT6 (Prop_lut6_I0_O)        0.299    11.311 r  MUSIC_PLAYER/cur_dur_mux/cur_note_index[10]_i_122/O
                         net (fo=2, routed)           0.615    11.926    MUSIC_PLAYER/player/cur_dur[2]
    SLICE_X42Y44         LUT4 (Prop_lut4_I1_O)        0.124    12.050 r  MUSIC_PLAYER/player/cur_note_index[10]_i_59/O
                         net (fo=1, routed)           0.000    12.050    MUSIC_PLAYER/player/cur_note_index[10]_i_59_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.430 r  MUSIC_PLAYER/player/cur_note_index_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.430    MUSIC_PLAYER/player/cur_note_index_reg[10]_i_26_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.547 r  MUSIC_PLAYER/player/cur_note_index_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.547    MUSIC_PLAYER/player/cur_note_index_reg[10]_i_12_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.664 r  MUSIC_PLAYER/player/cur_note_index_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.664    MUSIC_PLAYER/player/cur_note_index_reg[10]_i_5_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.893 r  MUSIC_PLAYER/player/cur_note_index_reg[10]_i_3/CO[2]
                         net (fo=2, routed)           0.422    13.315    MUSIC_PLAYER/player/cur_note_index_reg[10]_i_3_n_1
    SLICE_X43Y47         LUT2 (Prop_lut2_I1_O)        0.310    13.625 r  MUSIC_PLAYER/player/cur_note_index[10]_i_1/O
                         net (fo=63, routed)          0.943    14.568    MUSIC_PLAYER/player/cur_note_index
    SLICE_X34Y45         FDRE                                         r  MUSIC_PLAYER/player/cur_note_index_reg[1]_rep__5/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.444    14.785    MUSIC_PLAYER/player/clk_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  MUSIC_PLAYER/player/cur_note_index_reg[1]_rep__5/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X34Y45         FDRE (Setup_fdre_C_CE)      -0.169    14.769    MUSIC_PLAYER/player/cur_note_index_reg[1]_rep__5
  -------------------------------------------------------------------
                         required time                         14.769    
                         arrival time                         -14.568    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 MUSIC_PLAYER/player/cur_note_index_reg[1]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MUSIC_PLAYER/player/cur_note_index_reg[2]_rep/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.480ns  (logic 3.094ns (32.638%)  route 6.386ns (67.362%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.567     5.088    MUSIC_PLAYER/player/clk_IBUF_BUFG
    SLICE_X45Y45         FDRE                                         r  MUSIC_PLAYER/player/cur_note_index_reg[1]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  MUSIC_PLAYER/player/cur_note_index_reg[1]_rep__4/Q
                         net (fo=125, routed)         1.425     6.969    MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_219_0
    SLICE_X51Y46         LUT3 (Prop_lut3_I0_O)        0.152     7.121 r  MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_1304/O
                         net (fo=1, routed)           0.433     7.555    MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_1304_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I2_O)        0.326     7.881 r  MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_1236/O
                         net (fo=1, routed)           0.789     8.670    MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_1236_n_0
    SLICE_X53Y46         LUT6 (Prop_lut6_I3_O)        0.124     8.794 r  MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_1021/O
                         net (fo=1, routed)           0.573     9.367    MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_1021_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I4_O)        0.124     9.491 r  MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_679/O
                         net (fo=1, routed)           0.751    10.242    MUSIC_PLAYER/cur_dur_mux/cur_song5_dur[1]
    SLICE_X45Y43         LUT5 (Prop_lut5_I0_O)        0.124    10.366 r  MUSIC_PLAYER/cur_dur_mux/cur_note_index[10]_i_401/O
                         net (fo=1, routed)           0.000    10.366    MUSIC_PLAYER/cur_dur_mux/cur_note_index[10]_i_401_n_0
    SLICE_X45Y43         MUXF7 (Prop_muxf7_I0_O)      0.212    10.578 r  MUSIC_PLAYER/cur_dur_mux/cur_note_index_reg[10]_i_230/O
                         net (fo=1, routed)           0.433    11.012    MUSIC_PLAYER/cur_dur_mux/cur_note_index_reg[10]_i_230_n_0
    SLICE_X45Y43         LUT6 (Prop_lut6_I0_O)        0.299    11.311 r  MUSIC_PLAYER/cur_dur_mux/cur_note_index[10]_i_122/O
                         net (fo=2, routed)           0.615    11.926    MUSIC_PLAYER/player/cur_dur[2]
    SLICE_X42Y44         LUT4 (Prop_lut4_I1_O)        0.124    12.050 r  MUSIC_PLAYER/player/cur_note_index[10]_i_59/O
                         net (fo=1, routed)           0.000    12.050    MUSIC_PLAYER/player/cur_note_index[10]_i_59_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.430 r  MUSIC_PLAYER/player/cur_note_index_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.430    MUSIC_PLAYER/player/cur_note_index_reg[10]_i_26_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.547 r  MUSIC_PLAYER/player/cur_note_index_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.547    MUSIC_PLAYER/player/cur_note_index_reg[10]_i_12_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.664 r  MUSIC_PLAYER/player/cur_note_index_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.664    MUSIC_PLAYER/player/cur_note_index_reg[10]_i_5_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.893 r  MUSIC_PLAYER/player/cur_note_index_reg[10]_i_3/CO[2]
                         net (fo=2, routed)           0.422    13.315    MUSIC_PLAYER/player/cur_note_index_reg[10]_i_3_n_1
    SLICE_X43Y47         LUT2 (Prop_lut2_I1_O)        0.310    13.625 r  MUSIC_PLAYER/player/cur_note_index[10]_i_1/O
                         net (fo=63, routed)          0.943    14.568    MUSIC_PLAYER/player/cur_note_index
    SLICE_X34Y45         FDRE                                         r  MUSIC_PLAYER/player/cur_note_index_reg[2]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.444    14.785    MUSIC_PLAYER/player/clk_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  MUSIC_PLAYER/player/cur_note_index_reg[2]_rep/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X34Y45         FDRE (Setup_fdre_C_CE)      -0.169    14.769    MUSIC_PLAYER/player/cur_note_index_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         14.769    
                         arrival time                         -14.568    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 MUSIC_PLAYER/player/cur_note_index_reg[1]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MUSIC_PLAYER/player/cur_note_index_reg[5]_rep__4/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.480ns  (logic 3.094ns (32.638%)  route 6.386ns (67.362%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.567     5.088    MUSIC_PLAYER/player/clk_IBUF_BUFG
    SLICE_X45Y45         FDRE                                         r  MUSIC_PLAYER/player/cur_note_index_reg[1]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  MUSIC_PLAYER/player/cur_note_index_reg[1]_rep__4/Q
                         net (fo=125, routed)         1.425     6.969    MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_219_0
    SLICE_X51Y46         LUT3 (Prop_lut3_I0_O)        0.152     7.121 r  MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_1304/O
                         net (fo=1, routed)           0.433     7.555    MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_1304_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I2_O)        0.326     7.881 r  MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_1236/O
                         net (fo=1, routed)           0.789     8.670    MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_1236_n_0
    SLICE_X53Y46         LUT6 (Prop_lut6_I3_O)        0.124     8.794 r  MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_1021/O
                         net (fo=1, routed)           0.573     9.367    MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_1021_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I4_O)        0.124     9.491 r  MUSIC_PLAYER/cur_song_five_dur/cur_note_index[10]_i_679/O
                         net (fo=1, routed)           0.751    10.242    MUSIC_PLAYER/cur_dur_mux/cur_song5_dur[1]
    SLICE_X45Y43         LUT5 (Prop_lut5_I0_O)        0.124    10.366 r  MUSIC_PLAYER/cur_dur_mux/cur_note_index[10]_i_401/O
                         net (fo=1, routed)           0.000    10.366    MUSIC_PLAYER/cur_dur_mux/cur_note_index[10]_i_401_n_0
    SLICE_X45Y43         MUXF7 (Prop_muxf7_I0_O)      0.212    10.578 r  MUSIC_PLAYER/cur_dur_mux/cur_note_index_reg[10]_i_230/O
                         net (fo=1, routed)           0.433    11.012    MUSIC_PLAYER/cur_dur_mux/cur_note_index_reg[10]_i_230_n_0
    SLICE_X45Y43         LUT6 (Prop_lut6_I0_O)        0.299    11.311 r  MUSIC_PLAYER/cur_dur_mux/cur_note_index[10]_i_122/O
                         net (fo=2, routed)           0.615    11.926    MUSIC_PLAYER/player/cur_dur[2]
    SLICE_X42Y44         LUT4 (Prop_lut4_I1_O)        0.124    12.050 r  MUSIC_PLAYER/player/cur_note_index[10]_i_59/O
                         net (fo=1, routed)           0.000    12.050    MUSIC_PLAYER/player/cur_note_index[10]_i_59_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.430 r  MUSIC_PLAYER/player/cur_note_index_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.430    MUSIC_PLAYER/player/cur_note_index_reg[10]_i_26_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.547 r  MUSIC_PLAYER/player/cur_note_index_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.547    MUSIC_PLAYER/player/cur_note_index_reg[10]_i_12_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.664 r  MUSIC_PLAYER/player/cur_note_index_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.664    MUSIC_PLAYER/player/cur_note_index_reg[10]_i_5_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.893 r  MUSIC_PLAYER/player/cur_note_index_reg[10]_i_3/CO[2]
                         net (fo=2, routed)           0.422    13.315    MUSIC_PLAYER/player/cur_note_index_reg[10]_i_3_n_1
    SLICE_X43Y47         LUT2 (Prop_lut2_I1_O)        0.310    13.625 r  MUSIC_PLAYER/player/cur_note_index[10]_i_1/O
                         net (fo=63, routed)          0.943    14.568    MUSIC_PLAYER/player/cur_note_index
    SLICE_X34Y45         FDRE                                         r  MUSIC_PLAYER/player/cur_note_index_reg[5]_rep__4/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.444    14.785    MUSIC_PLAYER/player/clk_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  MUSIC_PLAYER/player/cur_note_index_reg[5]_rep__4/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X34Y45         FDRE (Setup_fdre_C_CE)      -0.169    14.769    MUSIC_PLAYER/player/cur_note_index_reg[5]_rep__4
  -------------------------------------------------------------------
                         required time                         14.769    
                         arrival time                         -14.568    
  -------------------------------------------------------------------
                         slack                                  0.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 pwm_adc_inst/pwm_adc_sar_inst/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_adc_inst/pwm_adc_sar_inst/compare_neg_pwm_duty_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.781%)  route 0.259ns (58.219%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.551     1.434    pwm_adc_inst/pwm_adc_sar_inst/clk_IBUF_BUFG
    SLICE_X37Y72         FDRE                                         r  pwm_adc_inst/pwm_adc_sar_inst/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.141     1.575 f  pwm_adc_inst/pwm_adc_sar_inst/FSM_onehot_current_state_reg[3]/Q
                         net (fo=3, routed)           0.259     1.834    pwm_adc_inst/pwm_adc_sar_inst/FSM_onehot_current_state_reg_n_0_[3]
    SLICE_X33Y74         LUT5 (Prop_lut5_I2_O)        0.045     1.879 r  pwm_adc_inst/pwm_adc_sar_inst/compare_neg_pwm_duty_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.879    pwm_adc_inst/pwm_adc_sar_inst/compare_neg_pwm_duty_reg[7]_i_1_n_0
    SLICE_X33Y74         FDRE                                         r  pwm_adc_inst/pwm_adc_sar_inst/compare_neg_pwm_duty_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.813     1.941    pwm_adc_inst/pwm_adc_sar_inst/clk_IBUF_BUFG
    SLICE_X33Y74         FDRE                                         r  pwm_adc_inst/pwm_adc_sar_inst/compare_neg_pwm_duty_reg_reg[7]/C
                         clock pessimism             -0.249     1.692    
    SLICE_X33Y74         FDRE (Hold_fdre_C_D)         0.091     1.783    pwm_adc_inst/pwm_adc_sar_inst/compare_neg_pwm_duty_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 pwm_adc_inst/pwm_adc_sar_inst/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_adc_inst/pwm_adc_sar_inst/sarry_one_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.181%)  route 0.168ns (56.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.551     1.434    pwm_adc_inst/pwm_adc_sar_inst/clk_IBUF_BUFG
    SLICE_X37Y72         FDRE                                         r  pwm_adc_inst/pwm_adc_sar_inst/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.128     1.562 r  pwm_adc_inst/pwm_adc_sar_inst/FSM_onehot_current_state_reg[4]/Q
                         net (fo=9, routed)           0.168     1.731    pwm_adc_inst/pwm_adc_sar_inst/sarry_shift_en
    SLICE_X34Y73         FDRE                                         r  pwm_adc_inst/pwm_adc_sar_inst/sarry_one_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.813     1.941    pwm_adc_inst/pwm_adc_sar_inst/clk_IBUF_BUFG
    SLICE_X34Y73         FDRE                                         r  pwm_adc_inst/pwm_adc_sar_inst/sarry_one_reg[0]/C
                         clock pessimism             -0.249     1.692    
    SLICE_X34Y73         FDRE (Hold_fdre_C_CE)       -0.070     1.622    pwm_adc_inst/pwm_adc_sar_inst/sarry_one_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 pwm_adc_inst/pwm_adc_sar_inst/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_adc_inst/pwm_adc_sar_inst/sarry_one_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.181%)  route 0.168ns (56.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.551     1.434    pwm_adc_inst/pwm_adc_sar_inst/clk_IBUF_BUFG
    SLICE_X37Y72         FDRE                                         r  pwm_adc_inst/pwm_adc_sar_inst/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.128     1.562 r  pwm_adc_inst/pwm_adc_sar_inst/FSM_onehot_current_state_reg[4]/Q
                         net (fo=9, routed)           0.168     1.731    pwm_adc_inst/pwm_adc_sar_inst/sarry_shift_en
    SLICE_X34Y73         FDRE                                         r  pwm_adc_inst/pwm_adc_sar_inst/sarry_one_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.813     1.941    pwm_adc_inst/pwm_adc_sar_inst/clk_IBUF_BUFG
    SLICE_X34Y73         FDRE                                         r  pwm_adc_inst/pwm_adc_sar_inst/sarry_one_reg[1]/C
                         clock pessimism             -0.249     1.692    
    SLICE_X34Y73         FDRE (Hold_fdre_C_CE)       -0.070     1.622    pwm_adc_inst/pwm_adc_sar_inst/sarry_one_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 pwm_adc_inst/pwm_adc_sar_inst/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_adc_inst/pwm_adc_sar_inst/sarry_one_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.181%)  route 0.168ns (56.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.551     1.434    pwm_adc_inst/pwm_adc_sar_inst/clk_IBUF_BUFG
    SLICE_X37Y72         FDRE                                         r  pwm_adc_inst/pwm_adc_sar_inst/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.128     1.562 r  pwm_adc_inst/pwm_adc_sar_inst/FSM_onehot_current_state_reg[4]/Q
                         net (fo=9, routed)           0.168     1.731    pwm_adc_inst/pwm_adc_sar_inst/sarry_shift_en
    SLICE_X34Y73         FDRE                                         r  pwm_adc_inst/pwm_adc_sar_inst/sarry_one_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.813     1.941    pwm_adc_inst/pwm_adc_sar_inst/clk_IBUF_BUFG
    SLICE_X34Y73         FDRE                                         r  pwm_adc_inst/pwm_adc_sar_inst/sarry_one_reg[2]/C
                         clock pessimism             -0.249     1.692    
    SLICE_X34Y73         FDRE (Hold_fdre_C_CE)       -0.070     1.622    pwm_adc_inst/pwm_adc_sar_inst/sarry_one_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 pwm_adc_inst/pwm_adc_sar_inst/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_adc_inst/pwm_adc_sar_inst/sarry_one_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.181%)  route 0.168ns (56.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.551     1.434    pwm_adc_inst/pwm_adc_sar_inst/clk_IBUF_BUFG
    SLICE_X37Y72         FDRE                                         r  pwm_adc_inst/pwm_adc_sar_inst/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.128     1.562 r  pwm_adc_inst/pwm_adc_sar_inst/FSM_onehot_current_state_reg[4]/Q
                         net (fo=9, routed)           0.168     1.731    pwm_adc_inst/pwm_adc_sar_inst/sarry_shift_en
    SLICE_X34Y73         FDRE                                         r  pwm_adc_inst/pwm_adc_sar_inst/sarry_one_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.813     1.941    pwm_adc_inst/pwm_adc_sar_inst/clk_IBUF_BUFG
    SLICE_X34Y73         FDRE                                         r  pwm_adc_inst/pwm_adc_sar_inst/sarry_one_reg[3]/C
                         clock pessimism             -0.249     1.692    
    SLICE_X34Y73         FDRE (Hold_fdre_C_CE)       -0.070     1.622    pwm_adc_inst/pwm_adc_sar_inst/sarry_one_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 pwm_adc_inst/pwm_adc_sar_inst/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_adc_inst/pwm_adc_sar_inst/sarry_one_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.181%)  route 0.168ns (56.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.551     1.434    pwm_adc_inst/pwm_adc_sar_inst/clk_IBUF_BUFG
    SLICE_X37Y72         FDRE                                         r  pwm_adc_inst/pwm_adc_sar_inst/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.128     1.562 r  pwm_adc_inst/pwm_adc_sar_inst/FSM_onehot_current_state_reg[4]/Q
                         net (fo=9, routed)           0.168     1.731    pwm_adc_inst/pwm_adc_sar_inst/sarry_shift_en
    SLICE_X34Y73         FDRE                                         r  pwm_adc_inst/pwm_adc_sar_inst/sarry_one_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.813     1.941    pwm_adc_inst/pwm_adc_sar_inst/clk_IBUF_BUFG
    SLICE_X34Y73         FDRE                                         r  pwm_adc_inst/pwm_adc_sar_inst/sarry_one_reg[4]/C
                         clock pessimism             -0.249     1.692    
    SLICE_X34Y73         FDRE (Hold_fdre_C_CE)       -0.070     1.622    pwm_adc_inst/pwm_adc_sar_inst/sarry_one_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 pwm_adc_inst/pwm_adc_sar_inst/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_adc_inst/pwm_adc_sar_inst/sarry_one_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.181%)  route 0.168ns (56.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.551     1.434    pwm_adc_inst/pwm_adc_sar_inst/clk_IBUF_BUFG
    SLICE_X37Y72         FDRE                                         r  pwm_adc_inst/pwm_adc_sar_inst/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.128     1.562 r  pwm_adc_inst/pwm_adc_sar_inst/FSM_onehot_current_state_reg[4]/Q
                         net (fo=9, routed)           0.168     1.731    pwm_adc_inst/pwm_adc_sar_inst/sarry_shift_en
    SLICE_X34Y73         FDRE                                         r  pwm_adc_inst/pwm_adc_sar_inst/sarry_one_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.813     1.941    pwm_adc_inst/pwm_adc_sar_inst/clk_IBUF_BUFG
    SLICE_X34Y73         FDRE                                         r  pwm_adc_inst/pwm_adc_sar_inst/sarry_one_reg[5]/C
                         clock pessimism             -0.249     1.692    
    SLICE_X34Y73         FDRE (Hold_fdre_C_CE)       -0.070     1.622    pwm_adc_inst/pwm_adc_sar_inst/sarry_one_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 pwm_adc_inst/pwm_adc_sar_inst/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_adc_inst/pwm_adc_sar_inst/sarry_one_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.181%)  route 0.168ns (56.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.551     1.434    pwm_adc_inst/pwm_adc_sar_inst/clk_IBUF_BUFG
    SLICE_X37Y72         FDRE                                         r  pwm_adc_inst/pwm_adc_sar_inst/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.128     1.562 r  pwm_adc_inst/pwm_adc_sar_inst/FSM_onehot_current_state_reg[4]/Q
                         net (fo=9, routed)           0.168     1.731    pwm_adc_inst/pwm_adc_sar_inst/sarry_shift_en
    SLICE_X34Y73         FDRE                                         r  pwm_adc_inst/pwm_adc_sar_inst/sarry_one_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.813     1.941    pwm_adc_inst/pwm_adc_sar_inst/clk_IBUF_BUFG
    SLICE_X34Y73         FDRE                                         r  pwm_adc_inst/pwm_adc_sar_inst/sarry_one_reg[6]/C
                         clock pessimism             -0.249     1.692    
    SLICE_X34Y73         FDRE (Hold_fdre_C_CE)       -0.070     1.622    pwm_adc_inst/pwm_adc_sar_inst/sarry_one_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 pwm_adc_inst/pwm_adc_sar_inst/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_adc_inst/pwm_adc_sar_inst/sarry_one_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.181%)  route 0.168ns (56.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.551     1.434    pwm_adc_inst/pwm_adc_sar_inst/clk_IBUF_BUFG
    SLICE_X37Y72         FDRE                                         r  pwm_adc_inst/pwm_adc_sar_inst/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.128     1.562 r  pwm_adc_inst/pwm_adc_sar_inst/FSM_onehot_current_state_reg[4]/Q
                         net (fo=9, routed)           0.168     1.731    pwm_adc_inst/pwm_adc_sar_inst/sarry_shift_en
    SLICE_X34Y73         FDSE                                         r  pwm_adc_inst/pwm_adc_sar_inst/sarry_one_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.813     1.941    pwm_adc_inst/pwm_adc_sar_inst/clk_IBUF_BUFG
    SLICE_X34Y73         FDSE                                         r  pwm_adc_inst/pwm_adc_sar_inst/sarry_one_reg[7]/C
                         clock pessimism             -0.249     1.692    
    SLICE_X34Y73         FDSE (Hold_fdse_C_CE)       -0.070     1.622    pwm_adc_inst/pwm_adc_sar_inst/sarry_one_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 bin_to_bcd_inst/scratch_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_to_bcd_inst/scratch_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.190ns (64.757%)  route 0.103ns (35.243%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.554     1.437    bin_to_bcd_inst/clk_IBUF_BUFG
    SLICE_X13Y71         FDRE                                         r  bin_to_bcd_inst/scratch_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y71         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  bin_to_bcd_inst/scratch_reg[25]/Q
                         net (fo=5, routed)           0.103     1.682    bin_to_bcd_inst/scratch_reg_n_0_[25]
    SLICE_X12Y71         LUT5 (Prop_lut5_I1_O)        0.049     1.731 r  bin_to_bcd_inst/scratch[28]_i_1/O
                         net (fo=1, routed)           0.000     1.731    bin_to_bcd_inst/next_scratch[28]
    SLICE_X12Y71         FDRE                                         r  bin_to_bcd_inst/scratch_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.822     1.949    bin_to_bcd_inst/clk_IBUF_BUFG
    SLICE_X12Y71         FDRE                                         r  bin_to_bcd_inst/scratch_reg[28]/C
                         clock pessimism             -0.499     1.450    
    SLICE_X12Y71         FDRE (Hold_fdre_C_D)         0.131     1.581    bin_to_bcd_inst/scratch_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         10.000      6.000      XADC_X0Y0      XADC_INST/inst/DCLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y65   ADC_select_synchronizer/almost_synchronized_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y65   ADC_select_synchronizer/almost_synchronized_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y66   ADC_select_synchronizer/synchronized_out_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y65   ADC_select_synchronizer/synchronized_out_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y71   BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/count_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y73   BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/count_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y73   BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/count_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y74   BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/count_reg[12]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y61   general_adc_averager/AVERAGER/REG_ARRAY_reg[128][0]_srl32___general_adc_averager_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y61   general_adc_averager/AVERAGER/REG_ARRAY_reg[128][0]_srl32___general_adc_averager_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y68   general_adc_averager/AVERAGER/REG_ARRAY_reg[128][10]_srl32___general_adc_averager_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y68   general_adc_averager/AVERAGER/REG_ARRAY_reg[128][10]_srl32___general_adc_averager_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y65   general_adc_averager/AVERAGER/REG_ARRAY_reg[128][11]_srl32___general_adc_averager_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y65   general_adc_averager/AVERAGER/REG_ARRAY_reg[128][11]_srl32___general_adc_averager_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y67   general_adc_averager/AVERAGER/REG_ARRAY_reg[128][12]_srl32___general_adc_averager_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y67   general_adc_averager/AVERAGER/REG_ARRAY_reg[128][12]_srl32___general_adc_averager_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y70   general_adc_averager/AVERAGER/REG_ARRAY_reg[128][13]_srl32___general_adc_averager_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y70   general_adc_averager/AVERAGER/REG_ARRAY_reg[128][13]_srl32___general_adc_averager_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y61   general_adc_averager/AVERAGER/REG_ARRAY_reg[128][0]_srl32___general_adc_averager_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y61   general_adc_averager/AVERAGER/REG_ARRAY_reg[128][0]_srl32___general_adc_averager_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y68   general_adc_averager/AVERAGER/REG_ARRAY_reg[128][10]_srl32___general_adc_averager_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y68   general_adc_averager/AVERAGER/REG_ARRAY_reg[128][10]_srl32___general_adc_averager_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y65   general_adc_averager/AVERAGER/REG_ARRAY_reg[128][11]_srl32___general_adc_averager_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y65   general_adc_averager/AVERAGER/REG_ARRAY_reg[128][11]_srl32___general_adc_averager_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y67   general_adc_averager/AVERAGER/REG_ARRAY_reg[128][12]_srl32___general_adc_averager_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y67   general_adc_averager/AVERAGER/REG_ARRAY_reg[128][12]_srl32___general_adc_averager_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y70   general_adc_averager/AVERAGER/REG_ARRAY_reg[128][13]_srl32___general_adc_averager_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y70   general_adc_averager/AVERAGER/REG_ARRAY_reg[128][13]_srl32___general_adc_averager_AVERAGER_REG_ARRAY_reg_r_126/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches_inputs[4]
                            (input port)
  Destination:            buzzer_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.022ns  (logic 5.085ns (42.298%)  route 6.937ns (57.702%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  switches_inputs[4] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  switches_inputs_IBUF[4]_inst/O
                         net (fo=1, routed)           3.752     5.202    volume_controller/switches_inputs_IBUF[0]
    SLICE_X33Y67         LUT3 (Prop_lut3_I1_O)        0.124     5.326 r  volume_controller/buzzer_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.185     8.512    buzzer_out_OBUF
    K3                   OBUF (Prop_obuf_I_O)         3.510    12.022 r  buzzer_out_OBUF_inst/O
                         net (fo=0)                   0.000    12.022    buzzer_out
    K3                                                                r  buzzer_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches_inputs[4]
                            (input port)
  Destination:            buzzer_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.177ns  (logic 1.475ns (35.317%)  route 2.702ns (64.683%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  switches_inputs[4] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  switches_inputs_IBUF[4]_inst/O
                         net (fo=1, routed)           1.630     1.848    volume_controller/switches_inputs_IBUF[0]
    SLICE_X33Y67         LUT3 (Prop_lut3_I1_O)        0.045     1.893 r  volume_controller/buzzer_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.072     2.966    buzzer_out_OBUF
    K3                   OBUF (Prop_obuf_I_O)         1.211     4.177 r  buzzer_out_OBUF_inst/O
                         net (fo=0)                   0.000     4.177    buzzer_out
    K3                                                                r  buzzer_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ADC_select_synchronizer/synchronized_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.743ns  (logic 4.824ns (32.720%)  route 9.919ns (67.280%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.550     5.071    ADC_select_synchronizer/clk_IBUF_BUFG
    SLICE_X13Y65         FDRE                                         r  ADC_select_synchronizer/synchronized_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  ADC_select_synchronizer/synchronized_out_reg[1]/Q
                         net (fo=78, routed)          2.445     7.972    r2r_adc_inst/r2r_adc_sar_inst/Q[1]
    SLICE_X30Y77         LUT4 (Prop_lut4_I0_O)        0.124     8.096 f  r2r_adc_inst/r2r_adc_sar_inst/REG_ARRAY_reg[32][15]_srl32___general_adc_averager_AVERAGER_REG_ARRAY_reg_r_30_i_2/O
                         net (fo=2, routed)           1.023     9.119    r2r_adc_inst/r2r_adc_sar_inst/synchronized_out_reg[1]
    SLICE_X31Y70         LUT6 (Prop_lut6_I0_O)        0.124     9.243 f  r2r_adc_inst/r2r_adc_sar_inst/CA_OBUF_inst_i_24/O
                         net (fo=1, routed)           0.591     9.834    BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_5_0
    SLICE_X28Y69         LUT6 (Prop_lut6_I5_O)        0.124     9.958 f  BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_14/O
                         net (fo=1, routed)           0.781    10.738    BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_14_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I4_O)        0.124    10.862 f  BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.804    11.667    BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_5_n_0
    SLICE_X32Y67         LUT5 (Prop_lut5_I4_O)        0.150    11.817 r  BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.275    16.092    CE_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.722    19.814 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    19.814    CE
    U5                                                                r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_select_synchronizer/synchronized_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.585ns  (logic 4.823ns (33.066%)  route 9.763ns (66.934%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.550     5.071    ADC_select_synchronizer/clk_IBUF_BUFG
    SLICE_X13Y65         FDRE                                         r  ADC_select_synchronizer/synchronized_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  ADC_select_synchronizer/synchronized_out_reg[1]/Q
                         net (fo=78, routed)          2.445     7.972    r2r_adc_inst/r2r_adc_sar_inst/Q[1]
    SLICE_X30Y77         LUT4 (Prop_lut4_I0_O)        0.124     8.096 f  r2r_adc_inst/r2r_adc_sar_inst/REG_ARRAY_reg[32][15]_srl32___general_adc_averager_AVERAGER_REG_ARRAY_reg_r_30_i_2/O
                         net (fo=2, routed)           1.023     9.119    r2r_adc_inst/r2r_adc_sar_inst/synchronized_out_reg[1]
    SLICE_X31Y70         LUT6 (Prop_lut6_I0_O)        0.124     9.243 f  r2r_adc_inst/r2r_adc_sar_inst/CA_OBUF_inst_i_24/O
                         net (fo=1, routed)           0.591     9.834    BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_5_0
    SLICE_X28Y69         LUT6 (Prop_lut6_I5_O)        0.124     9.958 f  BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_14/O
                         net (fo=1, routed)           0.781    10.738    BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_14_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I4_O)        0.124    10.862 f  BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.858    11.721    BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_5_n_0
    SLICE_X32Y67         LUT5 (Prop_lut5_I4_O)        0.152    11.873 r  BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.065    15.937    CA_OBUF
    W7                   OBUF (Prop_obuf_I_O)         3.719    19.656 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    19.656    CA
    W7                                                                r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_select_synchronizer/synchronized_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.504ns  (logic 4.812ns (33.179%)  route 9.692ns (66.821%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.550     5.071    ADC_select_synchronizer/clk_IBUF_BUFG
    SLICE_X13Y65         FDRE                                         r  ADC_select_synchronizer/synchronized_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  ADC_select_synchronizer/synchronized_out_reg[1]/Q
                         net (fo=78, routed)          2.445     7.972    r2r_adc_inst/r2r_adc_sar_inst/Q[1]
    SLICE_X30Y77         LUT4 (Prop_lut4_I0_O)        0.124     8.096 f  r2r_adc_inst/r2r_adc_sar_inst/REG_ARRAY_reg[32][15]_srl32___general_adc_averager_AVERAGER_REG_ARRAY_reg_r_30_i_2/O
                         net (fo=2, routed)           1.023     9.119    r2r_adc_inst/r2r_adc_sar_inst/synchronized_out_reg[1]
    SLICE_X31Y70         LUT6 (Prop_lut6_I0_O)        0.124     9.243 f  r2r_adc_inst/r2r_adc_sar_inst/CA_OBUF_inst_i_24/O
                         net (fo=1, routed)           0.591     9.834    BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_5_0
    SLICE_X28Y69         LUT6 (Prop_lut6_I5_O)        0.124     9.958 f  BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_14/O
                         net (fo=1, routed)           0.781    10.738    BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_14_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I4_O)        0.124    10.862 f  BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.597    11.459    BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_5_n_0
    SLICE_X32Y67         LUT5 (Prop_lut5_I4_O)        0.153    11.612 r  BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.256    15.868    CF_OBUF
    V5                   OBUF (Prop_obuf_I_O)         3.707    19.575 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    19.575    CF
    V5                                                                r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_select_synchronizer/synchronized_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.487ns  (logic 4.607ns (31.804%)  route 9.880ns (68.196%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.550     5.071    ADC_select_synchronizer/clk_IBUF_BUFG
    SLICE_X13Y65         FDRE                                         r  ADC_select_synchronizer/synchronized_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE (Prop_fdre_C_Q)         0.456     5.527 f  ADC_select_synchronizer/synchronized_out_reg[1]/Q
                         net (fo=78, routed)          2.445     7.972    r2r_adc_inst/r2r_adc_sar_inst/Q[1]
    SLICE_X30Y77         LUT4 (Prop_lut4_I0_O)        0.124     8.096 r  r2r_adc_inst/r2r_adc_sar_inst/REG_ARRAY_reg[32][15]_srl32___general_adc_averager_AVERAGER_REG_ARRAY_reg_r_30_i_2/O
                         net (fo=2, routed)           1.023     9.119    r2r_adc_inst/r2r_adc_sar_inst/synchronized_out_reg[1]
    SLICE_X31Y70         LUT6 (Prop_lut6_I0_O)        0.124     9.243 r  r2r_adc_inst/r2r_adc_sar_inst/CA_OBUF_inst_i_24/O
                         net (fo=1, routed)           0.591     9.834    BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_5_0
    SLICE_X28Y69         LUT6 (Prop_lut6_I5_O)        0.124     9.958 r  BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_14/O
                         net (fo=1, routed)           0.781    10.738    BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_14_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I4_O)        0.124    10.862 r  BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.592    11.455    BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_5_n_0
    SLICE_X32Y67         LUT5 (Prop_lut5_I4_O)        0.124    11.579 r  BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.448    16.026    CG_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.531    19.558 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    19.558    CG
    U7                                                                r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_select_synchronizer/synchronized_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.299ns  (logic 4.605ns (32.206%)  route 9.694ns (67.794%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.550     5.071    ADC_select_synchronizer/clk_IBUF_BUFG
    SLICE_X13Y65         FDRE                                         r  ADC_select_synchronizer/synchronized_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE (Prop_fdre_C_Q)         0.456     5.527 f  ADC_select_synchronizer/synchronized_out_reg[1]/Q
                         net (fo=78, routed)          2.445     7.972    r2r_adc_inst/r2r_adc_sar_inst/Q[1]
    SLICE_X30Y77         LUT4 (Prop_lut4_I0_O)        0.124     8.096 r  r2r_adc_inst/r2r_adc_sar_inst/REG_ARRAY_reg[32][15]_srl32___general_adc_averager_AVERAGER_REG_ARRAY_reg_r_30_i_2/O
                         net (fo=2, routed)           1.023     9.119    r2r_adc_inst/r2r_adc_sar_inst/synchronized_out_reg[1]
    SLICE_X31Y70         LUT6 (Prop_lut6_I0_O)        0.124     9.243 r  r2r_adc_inst/r2r_adc_sar_inst/CA_OBUF_inst_i_24/O
                         net (fo=1, routed)           0.591     9.834    BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_5_0
    SLICE_X28Y69         LUT6 (Prop_lut6_I5_O)        0.124     9.958 r  BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_14/O
                         net (fo=1, routed)           0.781    10.738    BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_14_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I4_O)        0.124    10.862 r  BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.804    11.667    BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_5_n_0
    SLICE_X32Y67         LUT5 (Prop_lut5_I4_O)        0.124    11.791 r  BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.050    15.841    CB_OBUF
    W6                   OBUF (Prop_obuf_I_O)         3.529    19.370 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    19.370    CB
    W6                                                                r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_select_synchronizer/synchronized_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.217ns  (logic 4.611ns (32.435%)  route 9.605ns (67.565%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.550     5.071    ADC_select_synchronizer/clk_IBUF_BUFG
    SLICE_X13Y65         FDRE                                         r  ADC_select_synchronizer/synchronized_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE (Prop_fdre_C_Q)         0.456     5.527 f  ADC_select_synchronizer/synchronized_out_reg[1]/Q
                         net (fo=78, routed)          2.445     7.972    r2r_adc_inst/r2r_adc_sar_inst/Q[1]
    SLICE_X30Y77         LUT4 (Prop_lut4_I0_O)        0.124     8.096 r  r2r_adc_inst/r2r_adc_sar_inst/REG_ARRAY_reg[32][15]_srl32___general_adc_averager_AVERAGER_REG_ARRAY_reg_r_30_i_2/O
                         net (fo=2, routed)           1.023     9.119    r2r_adc_inst/r2r_adc_sar_inst/synchronized_out_reg[1]
    SLICE_X31Y70         LUT6 (Prop_lut6_I0_O)        0.124     9.243 r  r2r_adc_inst/r2r_adc_sar_inst/CA_OBUF_inst_i_24/O
                         net (fo=1, routed)           0.591     9.834    BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_5_0
    SLICE_X28Y69         LUT6 (Prop_lut6_I5_O)        0.124     9.958 r  BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_14/O
                         net (fo=1, routed)           0.781    10.738    BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_14_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I4_O)        0.124    10.862 r  BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.858    11.721    BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_5_n_0
    SLICE_X32Y67         LUT5 (Prop_lut5_I3_O)        0.124    11.845 r  BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.908    15.752    CC_OBUF
    U8                   OBUF (Prop_obuf_I_O)         3.535    19.287 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    19.287    CC
    U8                                                                r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_select_synchronizer/synchronized_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.119ns  (logic 4.612ns (32.662%)  route 9.508ns (67.338%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.550     5.071    ADC_select_synchronizer/clk_IBUF_BUFG
    SLICE_X13Y65         FDRE                                         r  ADC_select_synchronizer/synchronized_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE (Prop_fdre_C_Q)         0.456     5.527 f  ADC_select_synchronizer/synchronized_out_reg[1]/Q
                         net (fo=78, routed)          2.445     7.972    r2r_adc_inst/r2r_adc_sar_inst/Q[1]
    SLICE_X30Y77         LUT4 (Prop_lut4_I0_O)        0.124     8.096 r  r2r_adc_inst/r2r_adc_sar_inst/REG_ARRAY_reg[32][15]_srl32___general_adc_averager_AVERAGER_REG_ARRAY_reg_r_30_i_2/O
                         net (fo=2, routed)           1.023     9.119    r2r_adc_inst/r2r_adc_sar_inst/synchronized_out_reg[1]
    SLICE_X31Y70         LUT6 (Prop_lut6_I0_O)        0.124     9.243 r  r2r_adc_inst/r2r_adc_sar_inst/CA_OBUF_inst_i_24/O
                         net (fo=1, routed)           0.591     9.834    BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_5_0
    SLICE_X28Y69         LUT6 (Prop_lut6_I5_O)        0.124     9.958 r  BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_14/O
                         net (fo=1, routed)           0.781    10.738    BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_14_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I4_O)        0.124    10.862 r  BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.597    11.459    BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_5_n_0
    SLICE_X32Y67         LUT5 (Prop_lut5_I4_O)        0.124    11.583 r  BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.071    15.654    CD_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.536    19.190 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    19.190    CD
    V8                                                                r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_adc_inst/pwm_adc_sar_inst/compare_neg_pwm_duty_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.045ns  (logic 5.247ns (47.510%)  route 5.797ns (52.490%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.535     5.056    pwm_adc_inst/pwm_adc_sar_inst/clk_IBUF_BUFG
    SLICE_X33Y73         FDRE                                         r  pwm_adc_inst/pwm_adc_sar_inst/compare_neg_pwm_duty_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDRE (Prop_fdre_C_Q)         0.419     5.475 r  pwm_adc_inst/pwm_adc_sar_inst/compare_neg_pwm_duty_reg_reg[2]/Q
                         net (fo=5, routed)           1.136     6.611    pwm_adc_inst/pwm_adc_sweep_inst/pwm_adc_pwm_inst/compare_neg_pwm_duty_reg[2]
    SLICE_X33Y72         LUT4 (Prop_lut4_I3_O)        0.299     6.910 r  pwm_adc_inst/pwm_adc_sweep_inst/pwm_adc_pwm_inst/pwm_out0_carry_i_7__0/O
                         net (fo=1, routed)           0.000     6.910    pwm_adc_inst/pwm_adc_sar_inst/pwm_adc_pwm_sar_inst/S[1]
    SLICE_X33Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.460 r  pwm_adc_inst/pwm_adc_sar_inst/pwm_adc_pwm_sar_inst/pwm_out0_carry/CO[3]
                         net (fo=1, routed)           0.882     8.342    pwm_adc_inst/pwm_adc_sar_inst/pwm_adc_pwm_sar_inst_n_0
    SLICE_X33Y73         LUT6 (Prop_lut6_I0_O)        0.124     8.466 r  pwm_adc_inst/pwm_adc_sar_inst/pwm_out_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.639     9.104    pwm_adc_inst/pwm_adc_sweep_inst/pwm_out
    SLICE_X35Y73         LUT5 (Prop_lut5_I0_O)        0.150     9.254 r  pwm_adc_inst/pwm_adc_sweep_inst/pwm_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.141    12.395    pwm_out_OBUF
    J3                   OBUF (Prop_obuf_I_O)         3.705    16.101 r  pwm_out_OBUF_inst/O
                         net (fo=0)                   0.000    16.101    pwm_out
    J3                                                                r  pwm_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 raw_data_display_select_synchronizer/synchronized_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.138ns  (logic 4.308ns (42.487%)  route 5.831ns (57.513%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.540     5.061    raw_data_display_select_synchronizer/clk_IBUF_BUFG
    SLICE_X29Y71         FDRE                                         r  raw_data_display_select_synchronizer/synchronized_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.456     5.517 r  raw_data_display_select_synchronizer/synchronized_out_reg[0]/Q
                         net (fo=23, routed)          1.205     6.722    BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/raw_data_display_select
    SLICE_X29Y68         LUT5 (Prop_lut5_I2_O)        0.152     6.874 r  BASYS_DISPLAY/SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/DP_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.626    11.500    DP_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.700    15.199 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000    15.199    DP
    V7                                                                r  DP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_method_select_synchronizer/synchronized_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2r_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.348ns  (logic 4.324ns (46.254%)  route 5.024ns (53.746%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.550     5.071    adc_method_select_synchronizer/clk_IBUF_BUFG
    SLICE_X15Y65         FDRE                                         r  adc_method_select_synchronizer/synchronized_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y65         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  adc_method_select_synchronizer/synchronized_out_reg[0]/Q
                         net (fo=37, routed)          1.878     7.404    r2r_adc_inst/r2r_adc_sweep_inst/adc_method_select_sync
    SLICE_X31Y78         LUT3 (Prop_lut3_I1_O)        0.150     7.554 r  r2r_adc_inst/r2r_adc_sweep_inst/r2r_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.147    10.701    r2r_out_OBUF[1]
    L2                   OBUF (Prop_obuf_I_O)         3.718    14.419 r  r2r_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.419    r2r_out[1]
    L2                                                                r  r2r_out[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 general_adc_averager/AVERAGER/sum_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.255ns  (logic 1.372ns (60.825%)  route 0.883ns (39.175%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.557     1.440    general_adc_averager/AVERAGER/clk_IBUF_BUFG
    SLICE_X29Y65         FDRE                                         r  general_adc_averager/AVERAGER/sum_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  general_adc_averager/AVERAGER/sum_reg[9]/Q
                         net (fo=3, routed)           0.883     2.465    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.695 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.695    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 general_adc_averager/AVERAGER/sum_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.331ns  (logic 1.357ns (58.223%)  route 0.974ns (41.777%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.553     1.436    general_adc_averager/AVERAGER/clk_IBUF_BUFG
    SLICE_X31Y69         FDRE                                         r  general_adc_averager/AVERAGER/sum_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  general_adc_averager/AVERAGER/sum_reg[22]/Q
                         net (fo=3, routed)           0.974     2.551    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     3.768 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.768    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 general_adc_averager/AVERAGER/sum_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.391ns  (logic 1.363ns (57.032%)  route 1.027ns (42.968%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.553     1.436    general_adc_averager/AVERAGER/clk_IBUF_BUFG
    SLICE_X31Y69         FDRE                                         r  general_adc_averager/AVERAGER/sum_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  general_adc_averager/AVERAGER/sum_reg[23]/Q
                         net (fo=2, routed)           1.027     2.604    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         1.222     3.827 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.827    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 general_adc_averager/AVERAGER/sum_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.395ns  (logic 1.360ns (56.788%)  route 1.035ns (43.212%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.553     1.436    general_adc_averager/AVERAGER/clk_IBUF_BUFG
    SLICE_X31Y69         FDRE                                         r  general_adc_averager/AVERAGER/sum_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  general_adc_averager/AVERAGER/sum_reg[20]/Q
                         net (fo=4, routed)           1.035     2.612    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         1.219     3.831 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.831    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 general_adc_averager/AVERAGER/sum_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.405ns  (logic 1.349ns (56.117%)  route 1.055ns (43.883%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.553     1.436    general_adc_averager/AVERAGER/clk_IBUF_BUFG
    SLICE_X31Y69         FDRE                                         r  general_adc_averager/AVERAGER/sum_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  general_adc_averager/AVERAGER/sum_reg[21]/Q
                         net (fo=4, routed)           1.055     2.632    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         1.208     3.841 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.841    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 general_adc_averager/AVERAGER/sum_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.549ns  (logic 1.351ns (53.002%)  route 1.198ns (46.998%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.556     1.439    general_adc_averager/AVERAGER/clk_IBUF_BUFG
    SLICE_X28Y66         FDRE                                         r  general_adc_averager/AVERAGER/sum_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  general_adc_averager/AVERAGER/sum_reg[11]/Q
                         net (fo=3, routed)           1.198     2.778    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.988 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.988    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 general_adc_averager/AVERAGER/sum_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.592ns  (logic 1.343ns (51.820%)  route 1.249ns (48.180%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.557     1.440    general_adc_averager/AVERAGER/clk_IBUF_BUFG
    SLICE_X29Y65         FDRE                                         r  general_adc_averager/AVERAGER/sum_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  general_adc_averager/AVERAGER/sum_reg[10]/Q
                         net (fo=3, routed)           1.249     2.830    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     4.032 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.032    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r2r_adc_inst/r2r_adc_sar_inst/compare_neg_r2r_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2r_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.619ns  (logic 1.436ns (54.841%)  route 1.183ns (45.159%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.551     1.434    r2r_adc_inst/r2r_adc_sar_inst/clk_IBUF_BUFG
    SLICE_X31Y77         FDRE                                         r  r2r_adc_inst/r2r_adc_sar_inst/compare_neg_r2r_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.128     1.562 r  r2r_adc_inst/r2r_adc_sar_inst/compare_neg_r2r_reg_reg[2]/Q
                         net (fo=3, routed)           0.157     1.719    r2r_adc_inst/r2r_adc_sweep_inst/D[2]
    SLICE_X31Y78         LUT3 (Prop_lut3_I2_O)        0.099     1.818 r  r2r_adc_inst/r2r_adc_sweep_inst/r2r_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.026     2.844    r2r_out_OBUF[2]
    J2                   OBUF (Prop_obuf_I_O)         1.209     4.053 r  r2r_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.053    r2r_out[2]
    J2                                                                r  r2r_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 general_adc_averager/AVERAGER/sum_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.623ns  (logic 1.350ns (51.489%)  route 1.272ns (48.511%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.554     1.437    general_adc_averager/AVERAGER/clk_IBUF_BUFG
    SLICE_X31Y68         FDRE                                         r  general_adc_averager/AVERAGER/sum_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  general_adc_averager/AVERAGER/sum_reg[17]/Q
                         net (fo=4, routed)           1.272     2.850    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.209     4.060 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.060    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 volume_controller/buzzer_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzzer_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.639ns  (logic 1.397ns (52.951%)  route 1.242ns (47.049%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.555     1.438    volume_controller/clk_IBUF_BUFG
    SLICE_X33Y67         FDRE                                         r  volume_controller/buzzer_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  volume_controller/buzzer_out_reg/Q
                         net (fo=2, routed)           0.169     1.748    volume_controller/buzzer_volumed
    SLICE_X33Y67         LUT3 (Prop_lut3_I0_O)        0.045     1.793 r  volume_controller/buzzer_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.072     2.866    buzzer_out_OBUF
    K3                   OBUF (Prop_obuf_I_O)         1.211     4.077 r  buzzer_out_OBUF_inst/O
                         net (fo=0)                   0.000     4.077    buzzer_out
    K3                                                                r  buzzer_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           843 Endpoints
Min Delay           843 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches_inputs[9]
                            (input port)
  Destination:            MUSIC_PLAYER/buzzer_inst/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.961ns  (logic 2.941ns (24.591%)  route 9.019ns (75.409%))
  Logic Levels:           9  (IBUF=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  switches_inputs[9] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  switches_inputs_IBUF[9]_inst/O
                         net (fo=100, routed)         4.789     6.241    MUSIC_PLAYER/cur_pitch_mux/switches_inputs_IBUF[0]
    SLICE_X32Y53         LUT5 (Prop_lut5_I2_O)        0.124     6.365 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_46/O
                         net (fo=1, routed)           0.404     6.769    MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_46_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.893 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_16/O
                         net (fo=1, routed)           0.433     7.327    MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_16_n_0
    SLICE_X33Y54         LUT5 (Prop_lut5_I4_O)        0.124     7.451 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_4/O
                         net (fo=44, routed)          1.219     8.670    MUSIC_PLAYER/player/cur_pitch[3]
    SLICE_X33Y57         LUT6 (Prop_lut6_I3_O)        0.124     8.794 r  MUSIC_PLAYER/player/g0_b17/O
                         net (fo=1, routed)           0.000     8.794    MUSIC_PLAYER/note_to_period_inst/old_period_reg[17]
    SLICE_X33Y57         MUXF7 (Prop_muxf7_I0_O)      0.212     9.006 r  MUSIC_PLAYER/note_to_period_inst/old_period_reg[17]_i_1/O
                         net (fo=5, routed)           0.767     9.773    MUSIC_PLAYER/player/buzzer_period[17]
    SLICE_X32Y59         LUT4 (Prop_lut4_I2_O)        0.325    10.098 r  MUSIC_PLAYER/player/counter[22]_i_11/O
                         net (fo=1, routed)           0.299    10.397    MUSIC_PLAYER/player/counter[22]_i_11_n_0
    SLICE_X33Y59         LUT5 (Prop_lut5_I3_O)        0.332    10.729 r  MUSIC_PLAYER/player/counter[22]_i_4/O
                         net (fo=23, routed)          1.108    11.837    MUSIC_PLAYER/player/counter[22]_i_4_n_0
    SLICE_X30Y56         LUT6 (Prop_lut6_I3_O)        0.124    11.961 r  MUSIC_PLAYER/player/counter[21]_i_1/O
                         net (fo=1, routed)           0.000    11.961    MUSIC_PLAYER/buzzer_inst/D[21]
    SLICE_X30Y56         FDRE                                         r  MUSIC_PLAYER/buzzer_inst/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.435     4.776    MUSIC_PLAYER/buzzer_inst/clk_IBUF_BUFG
    SLICE_X30Y56         FDRE                                         r  MUSIC_PLAYER/buzzer_inst/counter_reg[21]/C

Slack:                    inf
  Source:                 switches_inputs[9]
                            (input port)
  Destination:            MUSIC_PLAYER/buzzer_inst/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.943ns  (logic 2.941ns (24.627%)  route 9.002ns (75.373%))
  Logic Levels:           9  (IBUF=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  switches_inputs[9] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  switches_inputs_IBUF[9]_inst/O
                         net (fo=100, routed)         4.789     6.241    MUSIC_PLAYER/cur_pitch_mux/switches_inputs_IBUF[0]
    SLICE_X32Y53         LUT5 (Prop_lut5_I2_O)        0.124     6.365 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_46/O
                         net (fo=1, routed)           0.404     6.769    MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_46_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.893 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_16/O
                         net (fo=1, routed)           0.433     7.327    MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_16_n_0
    SLICE_X33Y54         LUT5 (Prop_lut5_I4_O)        0.124     7.451 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_4/O
                         net (fo=44, routed)          1.219     8.670    MUSIC_PLAYER/player/cur_pitch[3]
    SLICE_X33Y57         LUT6 (Prop_lut6_I3_O)        0.124     8.794 r  MUSIC_PLAYER/player/g0_b17/O
                         net (fo=1, routed)           0.000     8.794    MUSIC_PLAYER/note_to_period_inst/old_period_reg[17]
    SLICE_X33Y57         MUXF7 (Prop_muxf7_I0_O)      0.212     9.006 r  MUSIC_PLAYER/note_to_period_inst/old_period_reg[17]_i_1/O
                         net (fo=5, routed)           0.767     9.773    MUSIC_PLAYER/player/buzzer_period[17]
    SLICE_X32Y59         LUT4 (Prop_lut4_I2_O)        0.325    10.098 r  MUSIC_PLAYER/player/counter[22]_i_11/O
                         net (fo=1, routed)           0.299    10.397    MUSIC_PLAYER/player/counter[22]_i_11_n_0
    SLICE_X33Y59         LUT5 (Prop_lut5_I3_O)        0.332    10.729 r  MUSIC_PLAYER/player/counter[22]_i_4/O
                         net (fo=23, routed)          1.090    11.819    MUSIC_PLAYER/player/counter[22]_i_4_n_0
    SLICE_X29Y56         LUT6 (Prop_lut6_I3_O)        0.124    11.943 r  MUSIC_PLAYER/player/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    11.943    MUSIC_PLAYER/buzzer_inst/D[6]
    SLICE_X29Y56         FDRE                                         r  MUSIC_PLAYER/buzzer_inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.437     4.778    MUSIC_PLAYER/buzzer_inst/clk_IBUF_BUFG
    SLICE_X29Y56         FDRE                                         r  MUSIC_PLAYER/buzzer_inst/counter_reg[6]/C

Slack:                    inf
  Source:                 switches_inputs[9]
                            (input port)
  Destination:            MUSIC_PLAYER/buzzer_inst/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.863ns  (logic 2.941ns (24.793%)  route 8.922ns (75.207%))
  Logic Levels:           9  (IBUF=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  switches_inputs[9] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  switches_inputs_IBUF[9]_inst/O
                         net (fo=100, routed)         4.789     6.241    MUSIC_PLAYER/cur_pitch_mux/switches_inputs_IBUF[0]
    SLICE_X32Y53         LUT5 (Prop_lut5_I2_O)        0.124     6.365 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_46/O
                         net (fo=1, routed)           0.404     6.769    MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_46_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.893 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_16/O
                         net (fo=1, routed)           0.433     7.327    MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_16_n_0
    SLICE_X33Y54         LUT5 (Prop_lut5_I4_O)        0.124     7.451 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_4/O
                         net (fo=44, routed)          1.219     8.670    MUSIC_PLAYER/player/cur_pitch[3]
    SLICE_X33Y57         LUT6 (Prop_lut6_I3_O)        0.124     8.794 r  MUSIC_PLAYER/player/g0_b17/O
                         net (fo=1, routed)           0.000     8.794    MUSIC_PLAYER/note_to_period_inst/old_period_reg[17]
    SLICE_X33Y57         MUXF7 (Prop_muxf7_I0_O)      0.212     9.006 r  MUSIC_PLAYER/note_to_period_inst/old_period_reg[17]_i_1/O
                         net (fo=5, routed)           0.767     9.773    MUSIC_PLAYER/player/buzzer_period[17]
    SLICE_X32Y59         LUT4 (Prop_lut4_I2_O)        0.325    10.098 r  MUSIC_PLAYER/player/counter[22]_i_11/O
                         net (fo=1, routed)           0.299    10.397    MUSIC_PLAYER/player/counter[22]_i_11_n_0
    SLICE_X33Y59         LUT5 (Prop_lut5_I3_O)        0.332    10.729 r  MUSIC_PLAYER/player/counter[22]_i_4/O
                         net (fo=23, routed)          1.010    11.739    MUSIC_PLAYER/player/counter[22]_i_4_n_0
    SLICE_X28Y56         LUT6 (Prop_lut6_I3_O)        0.124    11.863 r  MUSIC_PLAYER/player/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    11.863    MUSIC_PLAYER/buzzer_inst/D[2]
    SLICE_X28Y56         FDRE                                         r  MUSIC_PLAYER/buzzer_inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.437     4.778    MUSIC_PLAYER/buzzer_inst/clk_IBUF_BUFG
    SLICE_X28Y56         FDRE                                         r  MUSIC_PLAYER/buzzer_inst/counter_reg[2]/C

Slack:                    inf
  Source:                 switches_inputs[9]
                            (input port)
  Destination:            MUSIC_PLAYER/buzzer_inst/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.831ns  (logic 2.941ns (24.859%)  route 8.890ns (75.141%))
  Logic Levels:           9  (IBUF=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  switches_inputs[9] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  switches_inputs_IBUF[9]_inst/O
                         net (fo=100, routed)         4.789     6.241    MUSIC_PLAYER/cur_pitch_mux/switches_inputs_IBUF[0]
    SLICE_X32Y53         LUT5 (Prop_lut5_I2_O)        0.124     6.365 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_46/O
                         net (fo=1, routed)           0.404     6.769    MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_46_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.893 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_16/O
                         net (fo=1, routed)           0.433     7.327    MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_16_n_0
    SLICE_X33Y54         LUT5 (Prop_lut5_I4_O)        0.124     7.451 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_4/O
                         net (fo=44, routed)          1.219     8.670    MUSIC_PLAYER/player/cur_pitch[3]
    SLICE_X33Y57         LUT6 (Prop_lut6_I3_O)        0.124     8.794 r  MUSIC_PLAYER/player/g0_b17/O
                         net (fo=1, routed)           0.000     8.794    MUSIC_PLAYER/note_to_period_inst/old_period_reg[17]
    SLICE_X33Y57         MUXF7 (Prop_muxf7_I0_O)      0.212     9.006 r  MUSIC_PLAYER/note_to_period_inst/old_period_reg[17]_i_1/O
                         net (fo=5, routed)           0.767     9.773    MUSIC_PLAYER/player/buzzer_period[17]
    SLICE_X32Y59         LUT4 (Prop_lut4_I2_O)        0.325    10.098 r  MUSIC_PLAYER/player/counter[22]_i_11/O
                         net (fo=1, routed)           0.299    10.397    MUSIC_PLAYER/player/counter[22]_i_11_n_0
    SLICE_X33Y59         LUT5 (Prop_lut5_I3_O)        0.332    10.729 r  MUSIC_PLAYER/player/counter[22]_i_4/O
                         net (fo=23, routed)          0.978    11.707    MUSIC_PLAYER/player/counter[22]_i_4_n_0
    SLICE_X30Y57         LUT6 (Prop_lut6_I3_O)        0.124    11.831 r  MUSIC_PLAYER/player/counter[9]_i_1/O
                         net (fo=1, routed)           0.000    11.831    MUSIC_PLAYER/buzzer_inst/D[9]
    SLICE_X30Y57         FDRE                                         r  MUSIC_PLAYER/buzzer_inst/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.434     4.775    MUSIC_PLAYER/buzzer_inst/clk_IBUF_BUFG
    SLICE_X30Y57         FDRE                                         r  MUSIC_PLAYER/buzzer_inst/counter_reg[9]/C

Slack:                    inf
  Source:                 switches_inputs[9]
                            (input port)
  Destination:            MUSIC_PLAYER/buzzer_inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.828ns  (logic 2.941ns (24.866%)  route 8.887ns (75.134%))
  Logic Levels:           9  (IBUF=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  switches_inputs[9] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  switches_inputs_IBUF[9]_inst/O
                         net (fo=100, routed)         4.789     6.241    MUSIC_PLAYER/cur_pitch_mux/switches_inputs_IBUF[0]
    SLICE_X32Y53         LUT5 (Prop_lut5_I2_O)        0.124     6.365 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_46/O
                         net (fo=1, routed)           0.404     6.769    MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_46_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.893 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_16/O
                         net (fo=1, routed)           0.433     7.327    MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_16_n_0
    SLICE_X33Y54         LUT5 (Prop_lut5_I4_O)        0.124     7.451 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_4/O
                         net (fo=44, routed)          1.219     8.670    MUSIC_PLAYER/player/cur_pitch[3]
    SLICE_X33Y57         LUT6 (Prop_lut6_I3_O)        0.124     8.794 r  MUSIC_PLAYER/player/g0_b17/O
                         net (fo=1, routed)           0.000     8.794    MUSIC_PLAYER/note_to_period_inst/old_period_reg[17]
    SLICE_X33Y57         MUXF7 (Prop_muxf7_I0_O)      0.212     9.006 r  MUSIC_PLAYER/note_to_period_inst/old_period_reg[17]_i_1/O
                         net (fo=5, routed)           0.767     9.773    MUSIC_PLAYER/player/buzzer_period[17]
    SLICE_X32Y59         LUT4 (Prop_lut4_I2_O)        0.325    10.098 r  MUSIC_PLAYER/player/counter[22]_i_11/O
                         net (fo=1, routed)           0.299    10.397    MUSIC_PLAYER/player/counter[22]_i_11_n_0
    SLICE_X33Y59         LUT5 (Prop_lut5_I3_O)        0.332    10.729 r  MUSIC_PLAYER/player/counter[22]_i_4/O
                         net (fo=23, routed)          0.975    11.704    MUSIC_PLAYER/player/counter[22]_i_4_n_0
    SLICE_X30Y57         LUT6 (Prop_lut6_I3_O)        0.124    11.828 r  MUSIC_PLAYER/player/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    11.828    MUSIC_PLAYER/buzzer_inst/D[3]
    SLICE_X30Y57         FDRE                                         r  MUSIC_PLAYER/buzzer_inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.434     4.775    MUSIC_PLAYER/buzzer_inst/clk_IBUF_BUFG
    SLICE_X30Y57         FDRE                                         r  MUSIC_PLAYER/buzzer_inst/counter_reg[3]/C

Slack:                    inf
  Source:                 switches_inputs[9]
                            (input port)
  Destination:            MUSIC_PLAYER/buzzer_inst/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.801ns  (logic 2.941ns (24.924%)  route 8.859ns (75.076%))
  Logic Levels:           9  (IBUF=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  switches_inputs[9] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  switches_inputs_IBUF[9]_inst/O
                         net (fo=100, routed)         4.789     6.241    MUSIC_PLAYER/cur_pitch_mux/switches_inputs_IBUF[0]
    SLICE_X32Y53         LUT5 (Prop_lut5_I2_O)        0.124     6.365 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_46/O
                         net (fo=1, routed)           0.404     6.769    MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_46_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.893 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_16/O
                         net (fo=1, routed)           0.433     7.327    MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_16_n_0
    SLICE_X33Y54         LUT5 (Prop_lut5_I4_O)        0.124     7.451 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_4/O
                         net (fo=44, routed)          1.219     8.670    MUSIC_PLAYER/player/cur_pitch[3]
    SLICE_X33Y57         LUT6 (Prop_lut6_I3_O)        0.124     8.794 r  MUSIC_PLAYER/player/g0_b17/O
                         net (fo=1, routed)           0.000     8.794    MUSIC_PLAYER/note_to_period_inst/old_period_reg[17]
    SLICE_X33Y57         MUXF7 (Prop_muxf7_I0_O)      0.212     9.006 r  MUSIC_PLAYER/note_to_period_inst/old_period_reg[17]_i_1/O
                         net (fo=5, routed)           0.767     9.773    MUSIC_PLAYER/player/buzzer_period[17]
    SLICE_X32Y59         LUT4 (Prop_lut4_I2_O)        0.325    10.098 r  MUSIC_PLAYER/player/counter[22]_i_11/O
                         net (fo=1, routed)           0.299    10.397    MUSIC_PLAYER/player/counter[22]_i_11_n_0
    SLICE_X33Y59         LUT5 (Prop_lut5_I3_O)        0.332    10.729 r  MUSIC_PLAYER/player/counter[22]_i_4/O
                         net (fo=23, routed)          0.948    11.677    MUSIC_PLAYER/player/counter[22]_i_4_n_0
    SLICE_X30Y56         LUT6 (Prop_lut6_I3_O)        0.124    11.801 r  MUSIC_PLAYER/player/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    11.801    MUSIC_PLAYER/buzzer_inst/D[4]
    SLICE_X30Y56         FDRE                                         r  MUSIC_PLAYER/buzzer_inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.435     4.776    MUSIC_PLAYER/buzzer_inst/clk_IBUF_BUFG
    SLICE_X30Y56         FDRE                                         r  MUSIC_PLAYER/buzzer_inst/counter_reg[4]/C

Slack:                    inf
  Source:                 switches_inputs[9]
                            (input port)
  Destination:            MUSIC_PLAYER/buzzer_inst/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.795ns  (logic 2.941ns (24.936%)  route 8.854ns (75.064%))
  Logic Levels:           9  (IBUF=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  switches_inputs[9] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  switches_inputs_IBUF[9]_inst/O
                         net (fo=100, routed)         4.789     6.241    MUSIC_PLAYER/cur_pitch_mux/switches_inputs_IBUF[0]
    SLICE_X32Y53         LUT5 (Prop_lut5_I2_O)        0.124     6.365 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_46/O
                         net (fo=1, routed)           0.404     6.769    MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_46_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.893 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_16/O
                         net (fo=1, routed)           0.433     7.327    MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_16_n_0
    SLICE_X33Y54         LUT5 (Prop_lut5_I4_O)        0.124     7.451 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_4/O
                         net (fo=44, routed)          1.219     8.670    MUSIC_PLAYER/player/cur_pitch[3]
    SLICE_X33Y57         LUT6 (Prop_lut6_I3_O)        0.124     8.794 r  MUSIC_PLAYER/player/g0_b17/O
                         net (fo=1, routed)           0.000     8.794    MUSIC_PLAYER/note_to_period_inst/old_period_reg[17]
    SLICE_X33Y57         MUXF7 (Prop_muxf7_I0_O)      0.212     9.006 r  MUSIC_PLAYER/note_to_period_inst/old_period_reg[17]_i_1/O
                         net (fo=5, routed)           0.767     9.773    MUSIC_PLAYER/player/buzzer_period[17]
    SLICE_X32Y59         LUT4 (Prop_lut4_I2_O)        0.325    10.098 r  MUSIC_PLAYER/player/counter[22]_i_11/O
                         net (fo=1, routed)           0.299    10.397    MUSIC_PLAYER/player/counter[22]_i_11_n_0
    SLICE_X33Y59         LUT5 (Prop_lut5_I3_O)        0.332    10.729 r  MUSIC_PLAYER/player/counter[22]_i_4/O
                         net (fo=23, routed)          0.942    11.671    MUSIC_PLAYER/player/counter[22]_i_4_n_0
    SLICE_X29Y56         LUT6 (Prop_lut6_I3_O)        0.124    11.795 r  MUSIC_PLAYER/player/counter[7]_i_1/O
                         net (fo=1, routed)           0.000    11.795    MUSIC_PLAYER/buzzer_inst/D[7]
    SLICE_X29Y56         FDRE                                         r  MUSIC_PLAYER/buzzer_inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.437     4.778    MUSIC_PLAYER/buzzer_inst/clk_IBUF_BUFG
    SLICE_X29Y56         FDRE                                         r  MUSIC_PLAYER/buzzer_inst/counter_reg[7]/C

Slack:                    inf
  Source:                 switches_inputs[9]
                            (input port)
  Destination:            MUSIC_PLAYER/buzzer_inst/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.778ns  (logic 2.941ns (24.971%)  route 8.837ns (75.029%))
  Logic Levels:           9  (IBUF=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  switches_inputs[9] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  switches_inputs_IBUF[9]_inst/O
                         net (fo=100, routed)         4.789     6.241    MUSIC_PLAYER/cur_pitch_mux/switches_inputs_IBUF[0]
    SLICE_X32Y53         LUT5 (Prop_lut5_I2_O)        0.124     6.365 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_46/O
                         net (fo=1, routed)           0.404     6.769    MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_46_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.893 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_16/O
                         net (fo=1, routed)           0.433     7.327    MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_16_n_0
    SLICE_X33Y54         LUT5 (Prop_lut5_I4_O)        0.124     7.451 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_4/O
                         net (fo=44, routed)          1.219     8.670    MUSIC_PLAYER/player/cur_pitch[3]
    SLICE_X33Y57         LUT6 (Prop_lut6_I3_O)        0.124     8.794 r  MUSIC_PLAYER/player/g0_b17/O
                         net (fo=1, routed)           0.000     8.794    MUSIC_PLAYER/note_to_period_inst/old_period_reg[17]
    SLICE_X33Y57         MUXF7 (Prop_muxf7_I0_O)      0.212     9.006 r  MUSIC_PLAYER/note_to_period_inst/old_period_reg[17]_i_1/O
                         net (fo=5, routed)           0.767     9.773    MUSIC_PLAYER/player/buzzer_period[17]
    SLICE_X32Y59         LUT4 (Prop_lut4_I2_O)        0.325    10.098 r  MUSIC_PLAYER/player/counter[22]_i_11/O
                         net (fo=1, routed)           0.299    10.397    MUSIC_PLAYER/player/counter[22]_i_11_n_0
    SLICE_X33Y59         LUT5 (Prop_lut5_I3_O)        0.332    10.729 r  MUSIC_PLAYER/player/counter[22]_i_4/O
                         net (fo=23, routed)          0.925    11.654    MUSIC_PLAYER/player/counter[22]_i_4_n_0
    SLICE_X28Y57         LUT6 (Prop_lut6_I3_O)        0.124    11.778 r  MUSIC_PLAYER/player/counter[8]_i_1/O
                         net (fo=1, routed)           0.000    11.778    MUSIC_PLAYER/buzzer_inst/D[8]
    SLICE_X28Y57         FDRE                                         r  MUSIC_PLAYER/buzzer_inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.436     4.777    MUSIC_PLAYER/buzzer_inst/clk_IBUF_BUFG
    SLICE_X28Y57         FDRE                                         r  MUSIC_PLAYER/buzzer_inst/counter_reg[8]/C

Slack:                    inf
  Source:                 switches_inputs[9]
                            (input port)
  Destination:            MUSIC_PLAYER/buzzer_inst/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.738ns  (logic 2.941ns (25.056%)  route 8.797ns (74.944%))
  Logic Levels:           9  (IBUF=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  switches_inputs[9] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  switches_inputs_IBUF[9]_inst/O
                         net (fo=100, routed)         4.789     6.241    MUSIC_PLAYER/cur_pitch_mux/switches_inputs_IBUF[0]
    SLICE_X32Y53         LUT5 (Prop_lut5_I2_O)        0.124     6.365 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_46/O
                         net (fo=1, routed)           0.404     6.769    MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_46_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.893 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_16/O
                         net (fo=1, routed)           0.433     7.327    MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_16_n_0
    SLICE_X33Y54         LUT5 (Prop_lut5_I4_O)        0.124     7.451 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_4/O
                         net (fo=44, routed)          1.219     8.670    MUSIC_PLAYER/player/cur_pitch[3]
    SLICE_X33Y57         LUT6 (Prop_lut6_I3_O)        0.124     8.794 r  MUSIC_PLAYER/player/g0_b17/O
                         net (fo=1, routed)           0.000     8.794    MUSIC_PLAYER/note_to_period_inst/old_period_reg[17]
    SLICE_X33Y57         MUXF7 (Prop_muxf7_I0_O)      0.212     9.006 r  MUSIC_PLAYER/note_to_period_inst/old_period_reg[17]_i_1/O
                         net (fo=5, routed)           0.767     9.773    MUSIC_PLAYER/player/buzzer_period[17]
    SLICE_X32Y59         LUT4 (Prop_lut4_I2_O)        0.325    10.098 r  MUSIC_PLAYER/player/counter[22]_i_11/O
                         net (fo=1, routed)           0.299    10.397    MUSIC_PLAYER/player/counter[22]_i_11_n_0
    SLICE_X33Y59         LUT5 (Prop_lut5_I3_O)        0.332    10.729 r  MUSIC_PLAYER/player/counter[22]_i_4/O
                         net (fo=23, routed)          0.885    11.614    MUSIC_PLAYER/player/counter[22]_i_4_n_0
    SLICE_X28Y57         LUT6 (Prop_lut6_I3_O)        0.124    11.738 r  MUSIC_PLAYER/player/counter[11]_i_1/O
                         net (fo=1, routed)           0.000    11.738    MUSIC_PLAYER/buzzer_inst/D[11]
    SLICE_X28Y57         FDRE                                         r  MUSIC_PLAYER/buzzer_inst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.436     4.777    MUSIC_PLAYER/buzzer_inst/clk_IBUF_BUFG
    SLICE_X28Y57         FDRE                                         r  MUSIC_PLAYER/buzzer_inst/counter_reg[11]/C

Slack:                    inf
  Source:                 switches_inputs[9]
                            (input port)
  Destination:            MUSIC_PLAYER/buzzer_inst/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.730ns  (logic 2.941ns (25.073%)  route 8.789ns (74.927%))
  Logic Levels:           9  (IBUF=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  switches_inputs[9] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  switches_inputs_IBUF[9]_inst/O
                         net (fo=100, routed)         4.789     6.241    MUSIC_PLAYER/cur_pitch_mux/switches_inputs_IBUF[0]
    SLICE_X32Y53         LUT5 (Prop_lut5_I2_O)        0.124     6.365 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_46/O
                         net (fo=1, routed)           0.404     6.769    MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_46_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.893 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_16/O
                         net (fo=1, routed)           0.433     7.327    MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_16_n_0
    SLICE_X33Y54         LUT5 (Prop_lut5_I4_O)        0.124     7.451 r  MUSIC_PLAYER/cur_pitch_mux/g0_b0__2_i_4/O
                         net (fo=44, routed)          1.219     8.670    MUSIC_PLAYER/player/cur_pitch[3]
    SLICE_X33Y57         LUT6 (Prop_lut6_I3_O)        0.124     8.794 r  MUSIC_PLAYER/player/g0_b17/O
                         net (fo=1, routed)           0.000     8.794    MUSIC_PLAYER/note_to_period_inst/old_period_reg[17]
    SLICE_X33Y57         MUXF7 (Prop_muxf7_I0_O)      0.212     9.006 r  MUSIC_PLAYER/note_to_period_inst/old_period_reg[17]_i_1/O
                         net (fo=5, routed)           0.767     9.773    MUSIC_PLAYER/player/buzzer_period[17]
    SLICE_X32Y59         LUT4 (Prop_lut4_I2_O)        0.325    10.098 r  MUSIC_PLAYER/player/counter[22]_i_11/O
                         net (fo=1, routed)           0.299    10.397    MUSIC_PLAYER/player/counter[22]_i_11_n_0
    SLICE_X33Y59         LUT5 (Prop_lut5_I3_O)        0.332    10.729 r  MUSIC_PLAYER/player/counter[22]_i_4/O
                         net (fo=23, routed)          0.877    11.606    MUSIC_PLAYER/player/counter[22]_i_4_n_0
    SLICE_X28Y57         LUT6 (Prop_lut6_I3_O)        0.124    11.730 r  MUSIC_PLAYER/player/counter[10]_i_1/O
                         net (fo=1, routed)           0.000    11.730    MUSIC_PLAYER/buzzer_inst/D[10]
    SLICE_X28Y57         FDRE                                         r  MUSIC_PLAYER/buzzer_inst/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.436     4.777    MUSIC_PLAYER/buzzer_inst/clk_IBUF_BUFG
    SLICE_X28Y57         FDRE                                         r  MUSIC_PLAYER/buzzer_inst/counter_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r2r_adc_comp
                            (input port)
  Destination:            r2r_adc_comp_synchronizer/almost_synchronized_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.048ns  (logic 0.217ns (20.675%)  route 0.831ns (79.325%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  r2r_adc_comp (IN)
                         net (fo=0)                   0.000     0.000    r2r_adc_comp
    L3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  r2r_adc_comp_IBUF_inst/O
                         net (fo=1, routed)           0.831     1.048    r2r_adc_comp_synchronizer/r2r_adc_comp_IBUF
    SLICE_X36Y79         FDRE                                         r  r2r_adc_comp_synchronizer/almost_synchronized_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.818     1.946    r2r_adc_comp_synchronizer/clk_IBUF_BUFG
    SLICE_X36Y79         FDRE                                         r  r2r_adc_comp_synchronizer/almost_synchronized_reg[0]/C

Slack:                    inf
  Source:                 pwm_adc_comp
                            (input port)
  Destination:            pwm_adc_comp_synchronizer/almost_synchronized_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.062ns  (logic 0.225ns (21.224%)  route 0.837ns (78.776%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  pwm_adc_comp (IN)
                         net (fo=0)                   0.000     0.000    pwm_adc_comp
    M3                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pwm_adc_comp_IBUF_inst/O
                         net (fo=1, routed)           0.837     1.062    pwm_adc_comp_synchronizer/pwm_adc_comp_IBUF
    SLICE_X36Y79         FDRE                                         r  pwm_adc_comp_synchronizer/almost_synchronized_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.818     1.946    pwm_adc_comp_synchronizer/clk_IBUF_BUFG
    SLICE_X36Y79         FDRE                                         r  pwm_adc_comp_synchronizer/almost_synchronized_reg[0]/C

Slack:                    inf
  Source:                 switches_inputs[15]
                            (input port)
  Destination:            ADC_select_synchronizer/almost_synchronized_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.354ns  (logic 0.224ns (16.560%)  route 1.130ns (83.440%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switches_inputs[15] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  switches_inputs_IBUF[15]_inst/O
                         net (fo=1, routed)           1.130     1.354    ADC_select_synchronizer/D[1]
    SLICE_X28Y65         FDRE                                         r  ADC_select_synchronizer/almost_synchronized_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.825     1.952    ADC_select_synchronizer/clk_IBUF_BUFG
    SLICE_X28Y65         FDRE                                         r  ADC_select_synchronizer/almost_synchronized_reg[1]/C

Slack:                    inf
  Source:                 switches_inputs[13]
                            (input port)
  Destination:            adc_method_select_synchronizer/almost_synchronized_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.393ns  (logic 0.221ns (15.866%)  route 1.172ns (84.134%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  switches_inputs[13] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[13]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_inputs_IBUF[13]_inst/O
                         net (fo=1, routed)           1.172     1.393    adc_method_select_synchronizer/switches_inputs_IBUF[0]
    SLICE_X28Y65         FDRE                                         r  adc_method_select_synchronizer/almost_synchronized_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.825     1.952    adc_method_select_synchronizer/clk_IBUF_BUFG
    SLICE_X28Y65         FDRE                                         r  adc_method_select_synchronizer/almost_synchronized_reg[0]/C

Slack:                    inf
  Source:                 switches_inputs[14]
                            (input port)
  Destination:            ADC_select_synchronizer/almost_synchronized_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.437ns  (logic 0.223ns (15.537%)  route 1.214ns (84.463%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  switches_inputs[14] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  switches_inputs_IBUF[14]_inst/O
                         net (fo=1, routed)           1.214     1.437    ADC_select_synchronizer/D[0]
    SLICE_X28Y65         FDRE                                         r  ADC_select_synchronizer/almost_synchronized_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.825     1.952    ADC_select_synchronizer/clk_IBUF_BUFG
    SLICE_X28Y65         FDRE                                         r  ADC_select_synchronizer/almost_synchronized_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ADC_select_synchronizer/synchronized_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.445ns  (logic 0.210ns (14.501%)  route 1.235ns (85.499%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=513, routed)         1.235     1.445    ADC_select_synchronizer/reset_IBUF
    SLICE_X13Y65         FDRE                                         r  ADC_select_synchronizer/synchronized_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.827     1.955    ADC_select_synchronizer/clk_IBUF_BUFG
    SLICE_X13Y65         FDRE                                         r  ADC_select_synchronizer/synchronized_out_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            adc_method_select_synchronizer/synchronized_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.547ns  (logic 0.210ns (13.542%)  route 1.338ns (86.458%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=513, routed)         1.338     1.547    adc_method_select_synchronizer/reset_IBUF
    SLICE_X15Y65         FDRE                                         r  adc_method_select_synchronizer/synchronized_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.827     1.955    adc_method_select_synchronizer/clk_IBUF_BUFG
    SLICE_X15Y65         FDRE                                         r  adc_method_select_synchronizer/synchronized_out_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ADC_select_synchronizer/synchronized_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.581ns  (logic 0.210ns (13.249%)  route 1.372ns (86.751%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=513, routed)         1.372     1.581    ADC_select_synchronizer/reset_IBUF
    SLICE_X13Y66         FDRE                                         r  ADC_select_synchronizer/synchronized_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.826     1.954    ADC_select_synchronizer/clk_IBUF_BUFG
    SLICE_X13Y66         FDRE                                         r  ADC_select_synchronizer/synchronized_out_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bin_to_bcd_inst/bcd_out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.590ns  (logic 0.210ns (13.175%)  route 1.381ns (86.825%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=513, routed)         1.381     1.590    bin_to_bcd_inst/SR[1]
    SLICE_X12Y68         FDRE                                         r  bin_to_bcd_inst/bcd_out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.824     1.952    bin_to_bcd_inst/clk_IBUF_BUFG
    SLICE_X12Y68         FDRE                                         r  bin_to_bcd_inst/bcd_out_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bin_to_bcd_inst/bcd_out_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.590ns  (logic 0.210ns (13.175%)  route 1.381ns (86.825%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=513, routed)         1.381     1.590    bin_to_bcd_inst/SR[1]
    SLICE_X12Y68         FDRE                                         r  bin_to_bcd_inst/bcd_out_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.824     1.952    bin_to_bcd_inst/clk_IBUF_BUFG
    SLICE_X12Y68         FDRE                                         r  bin_to_bcd_inst/bcd_out_reg[11]/C





