{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1662932883565 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662932883565 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 11 17:48:03 2022 " "Processing started: Sun Sep 11 17:48:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662932883565 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662932883565 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1 -c aludec " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c aludec" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662932883565 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1662932883748 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1662932883748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludec.sv 1 1 " "Found 1 design units, including 1 entities, in source file aludec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "aludec.sv" "" { Text "D:/QuartusPrime/lab1/aludec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662932887700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662932887700 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "testbench_aludec.sv(69) " "Verilog HDL warning at testbench_aludec.sv(69): extended using \"x\" or \"z\"" {  } { { "testbench_aludec.sv" "" { Text "D:/QuartusPrime/lab1/testbench_aludec.sv" 69 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1662932887700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_aludec.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_aludec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_aludec " "Found entity 1: testbench_aludec" {  } { { "testbench_aludec.sv" "" { Text "D:/QuartusPrime/lab1/testbench_aludec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662932887701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662932887701 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "s testbench_aludec.sv(54) " "Verilog HDL error at testbench_aludec.sv(54): object \"s\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "testbench_aludec.sv" "" { Text "D:/QuartusPrime/lab1/testbench_aludec.sv" 54 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1662932887705 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "sexpected testbench_aludec.sv(54) " "Verilog HDL error at testbench_aludec.sv(54): object \"sexpected\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "testbench_aludec.sv" "" { Text "D:/QuartusPrime/lab1/testbench_aludec.sv" 54 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1662932887705 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "cout testbench_aludec.sv(54) " "Verilog HDL error at testbench_aludec.sv(54): object \"cout\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "testbench_aludec.sv" "" { Text "D:/QuartusPrime/lab1/testbench_aludec.sv" 54 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1662932887705 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "coutexpected testbench_aludec.sv(54) " "Verilog HDL error at testbench_aludec.sv(54): object \"coutexpected\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "testbench_aludec.sv" "" { Text "D:/QuartusPrime/lab1/testbench_aludec.sv" 54 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1662932887705 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/QuartusPrime/lab1/output_files/aludec.map.smsg " "Generated suppressed messages file D:/QuartusPrime/lab1/output_files/aludec.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662932887715 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662932887738 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Sep 11 17:48:07 2022 " "Processing ended: Sun Sep 11 17:48:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662932887738 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662932887738 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662932887738 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1662932887738 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1662932888312 ""}
