report_timing -group core_clk -delay_type min -path_type full_clock -max_paths 100 -transition_time -nets -attributes -nosplit 
 
****************************************
Report : timing
        -path full_clock
        -delay min
        -nets
        -group core_clk
        -max_paths 100
        -transition_time
Design : bp_me_top
Version: M-2016.12-SP5-5
Date   : Fri Mar 15 12:35:14 2019
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TYPICAL   Library: saed90nm_typ
Wire Load Model Mode: Inactive.

  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_21_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_21_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[21] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[21] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[21] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[21] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_34_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_34_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[34] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[34] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[34] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[34] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_4_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_4_/Q (DFFX1)           0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[4] (net)         1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[4] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[4] (net)                             0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[4] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_63_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_63_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[63] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[63] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[63] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[63] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_47_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_47_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_47_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[47] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[47] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[47] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[47] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_82_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_82_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[82] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[82] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[82] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[82] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_56_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_56_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_56_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[56] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[56] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[56] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[56] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_100_/CLK (DFFX1)       0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_100_/Q (DFFX1)         0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[100] (net)       1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[100] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[100] (net)                           0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[100] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_92_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_92_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[92] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[92] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[92] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[92] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_77_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_77_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[77] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[77] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[77] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[77] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_54_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_54_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[54] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[54] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[54] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[54] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_85_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_85_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_85_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[85] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[85] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[85] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[85] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_88_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_88_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_88_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[88] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[88] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[88] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[88] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_72_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_72_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[72] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[72] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[72] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[72] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_16_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_16_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[16] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[16] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[16] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[16] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_38_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_38_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[38] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[38] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[38] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[38] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_29_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_29_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[29] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[29] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[29] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[29] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_40_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_40_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[40] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[40] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[40] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[40] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_105_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_105_/CLK (DFFX1)       0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_105_/Q (DFFX1)         0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[105] (net)       1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[105] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[105] (net)                           0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[105] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_25_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_25_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[25] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[25] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[25] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[25] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_49_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_49_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_49_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[49] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[49] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[49] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[49] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_14_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_14_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[14] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[14] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[14] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[14] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_98_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_98_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[98] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[98] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[98] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[98] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_66_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_66_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[66] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[66] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[66] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[66] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_119_/CLK (DFFX1)       0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_119_/Q (DFFX1)         0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[119] (net)       1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[119] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[119] (net)                           0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[119] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_64_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_64_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[64] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[64] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[64] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[64] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_70_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_70_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[70] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[70] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[70] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[70] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_71_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_71_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[71] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[71] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[71] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[71] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_2_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_2_/Q (DFFX1)           0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[2] (net)         1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[2] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[2] (net)                             0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[2] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_12_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_12_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[12] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[12] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[12] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[12] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_78_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_78_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[78] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[78] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[78] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[78] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_50_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_50_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_50_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[50] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[50] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[50] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[50] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_19_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_19_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[19] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[19] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[19] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[19] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_57_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_57_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_57_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[57] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[57] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[57] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[57] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_53_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_53_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[53] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[53] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[53] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[53] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_99_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_99_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_99_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[99] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[99] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[99] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[99] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_73_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_73_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[73] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[73] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[73] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[73] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_95_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_95_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[95] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[95] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[95] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[95] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_65_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_65_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[65] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[65] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[65] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[65] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_104_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_104_/CLK (DFFX1)       0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_104_/Q (DFFX1)         0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[104] (net)       1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[104] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[104] (net)                           0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[104] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_36_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_36_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[36] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[36] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[36] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[36] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_80_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_80_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[80] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[80] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[80] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[80] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_30_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_30_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[30] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[30] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[30] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[30] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_9_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_9_/Q (DFFX1)           0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[9] (net)         1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[9] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[9] (net)                             0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[9] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_103_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_103_/CLK (DFFX1)       0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_103_/Q (DFFX1)         0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[103] (net)       1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[103] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[103] (net)                           0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[103] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_79_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_79_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[79] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[79] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[79] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[79] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_11_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_11_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[11] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[11] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[11] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[11] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_22_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_22_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[22] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[22] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[22] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[22] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_84_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_84_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_84_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[84] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[84] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[84] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[84] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_42_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_42_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[42] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[42] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[42] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[42] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_91_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_91_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_91_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[91] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[91] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[91] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[91] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_33_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_33_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[33] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[33] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[33] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[33] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_44_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_44_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[44] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[44] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[44] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[44] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_15_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_15_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[15] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[15] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[15] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[15] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_62_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_62_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[62] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[62] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[62] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[62] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_32_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_32_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[32] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[32] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[32] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[32] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_6_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_6_/Q (DFFX1)           0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[6] (net)         1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[6] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[6] (net)                             0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[6] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_45_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_45_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[45] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[45] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[45] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[45] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_37_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_37_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[37] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[37] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[37] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[37] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_74_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_74_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[74] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[74] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[74] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[74] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_20_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_20_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[20] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[20] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[20] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[20] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_102_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_102_/CLK (DFFX1)       0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_102_/Q (DFFX1)         0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[102] (net)       1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[102] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[102] (net)                           0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[102] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_3_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_3_/Q (DFFX1)           0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[3] (net)         1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[3] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[3] (net)                             0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[3] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_46_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_46_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[46] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[46] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[46] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[46] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_61_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_61_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[61] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[61] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[61] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[61] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_89_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_89_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_89_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[89] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[89] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[89] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[89] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_83_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_83_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_83_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[83] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[83] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[83] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[83] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_26_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_26_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[26] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[26] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[26] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[26] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_69_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_69_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[69] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[69] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[69] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[69] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_97_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_97_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[97] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[97] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[97] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[97] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_55_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_55_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_55_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[55] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[55] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[55] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[55] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_115_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_115_/CLK (DFFX1)       0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_115_/Q (DFFX1)         0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[115] (net)       1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[115] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[115] (net)                           0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[115] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_10_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_10_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[10] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[10] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[10] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[10] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_27_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_27_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[27] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[27] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[27] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[27] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_86_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_86_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[86] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[86] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[86] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[86] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_93_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_93_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_93_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[93] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[93] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[93] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[93] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_58_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_58_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[58] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[58] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[58] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[58] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_106_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_106_/CLK (DFFX1)       0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_106_/Q (DFFX1)         0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[106] (net)       1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[106] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[106] (net)                           0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[106] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_48_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_48_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_48_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[48] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[48] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[48] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[48] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_39_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_39_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[39] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[39] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[39] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[39] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_28_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_28_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[28] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[28] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[28] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[28] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_118_/CLK (DFFX1)       0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_118_/Q (DFFX1)         0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[118] (net)       1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[118] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[118] (net)                           0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[118] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_75_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_75_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[75] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[75] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[75] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[75] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_76_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_76_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[76] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[76] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[76] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[76] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_35_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_35_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[35] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[35] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[35] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[35] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_94_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_94_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_94_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[94] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[94] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[94] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[94] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_18_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_18_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[18] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[18] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[18] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[18] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_31_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_31_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[31] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[31] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[31] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[31] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_114_/CLK (DFFX1)       0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_114_/Q (DFFX1)         0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[114] (net)       1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[114] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[114] (net)                           0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[114] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_117_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_117_/CLK (DFFX1)       0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_117_/Q (DFFX1)         0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[117] (net)       1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[117] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[117] (net)                           0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[117] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_111_/CLK (DFFX1)       0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_111_/Q (DFFX1)         0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[111] (net)       1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[111] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[111] (net)                           0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[111] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_1_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_1_/Q (DFFX1)           0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[1] (net)         1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[1] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[1] (net)                             0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[1] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_8_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_8_/Q (DFFX1)           0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[8] (net)         1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[8] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[8] (net)                             0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[8] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_51_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_51_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[51] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[51] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[51] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[51] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_43_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_43_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[43] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[43] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[43] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[43] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_24_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_24_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[24] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[24] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[24] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[24] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_41_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_41_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[41] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[41] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[41] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[41] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_68_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_68_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[68] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[68] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[68] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[68] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_23_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_23_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[23] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[23] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[23] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[23] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: genblk1_0__bp_mem/mem_data_i_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__bp_mem/mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem_data_i_reg_13_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  genblk1_0__bp_mem/mem_data_i_reg_13_/Q (DFFX1)          0.03      0.16       0.16 r
  genblk1_0__bp_mem/mem_data_i[13] (net)        1                   0.00       0.16 r
  genblk1_0__bp_mem/mem/data_i[13] (bsg_mem_1rw_sync_width_p512_els_p512_0)     0.00     0.16 r
  genblk1_0__bp_mem/mem/data_i[13] (net)                            0.00       0.16 r
  genblk1_0__bp_mem/mem/macro_mem/I1[13] (saed90_512x512_1P)     0.03     0.00 *     0.16 r
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  genblk1_0__bp_mem/mem/macro_mem/CE1 (saed90_512x512_1P)           0.00       0.00 r
  library hold time                                                 0.05       0.05
  data required time                                                           0.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.05
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11




