 
****************************************
Report : qor
Design : topcell
Version: I-2013.12-SP3
Date   : Sun Dec 16 13:20:48 2018
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              77.00
  Critical Path Length:          6.53
  Critical Path Slack:          -6.25
  Critical Path Clk Period:      0.50
  Total Negative Slack:      -2515.24
  No. of Violating Paths:     1066.00
  Worst Hold Violation:         -0.11
  Total Hold Violation:         -9.58
  No. of Hold Violations:       97.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:              37017
  Buf/Inv Cell Count:            6430
  Buf Cell Count:                1098
  Inv Cell Count:                5332
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     35224
  Sequential Cell Count:         1793
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    83678.040641
  Noncombinational Area: 18017.639871
  Buf/Inv Area:           8913.600216
  Total Buffer Area:          2014.56
  Total Inverter Area:        6899.04
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:            101695.680512
  Design Area:          101695.680512


  Design Rules
  -----------------------------------
  Total Number of Nets:         37121
  Nets With Violations:          1586
  Max Trans Violations:             0
  Max Cap Violations:            1586
  -----------------------------------


  Hostname: dellr710c

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.22
  Logic Optimization:                756.60
  Mapping Optimization:             6544.75
  -----------------------------------------
  Overall Compile Time:             7437.19
  Overall Compile Wall Clock Time:  7447.42

  --------------------------------------------------------------------

  Design  WNS: 6.25  TNS: 2515.24  Number of Violating Paths: 1066


  Design (Hold)  WNS: 0.11  TNS: 9.58  Number of Violating Paths: 97

  --------------------------------------------------------------------


1
