{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634801165350 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634801165364 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 21 10:26:04 2021 " "Processing started: Thu Oct 21 10:26:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634801165364 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634801165364 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pong -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off pong -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634801165365 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1634801166716 ""}
{ "Warning" "WQCU_SERIAL_COMPILE_DETECTED_MULTIPLE_PROCESSORS" "4 " "User specified to use only one processors but 4 processors were detected which could be used to decrease run time." {  } {  } 0 12473 "User specified to use only one processors but %1!i! processors were detected which could be used to decrease run time." 0 0 "Analysis & Synthesis" 0 -1 1634801166716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/val/downloads/pong-fpga-master/vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/val/downloads/pong-fpga-master/vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-VGA_arch " "Found design unit 1: VGA-VGA_arch" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/VGA.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/VGA.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634801204605 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/VGA.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/VGA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634801204605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634801204605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/val/downloads/pong-fpga-master/sync_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/val/downloads/pong-fpga-master/sync_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_generator-sync_generator_arch " "Found design unit 1: sync_generator-sync_generator_arch" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/sync_generator.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/sync_generator.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634801204610 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_generator " "Found entity 1: sync_generator" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/sync_generator.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/sync_generator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634801204610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634801204610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/val/downloads/pong-fpga-master/score_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/val/downloads/pong-fpga-master/score_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score_display-score_display_arch " "Found design unit 1: score_display-score_display_arch" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/score_display.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/score_display.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634801204615 ""} { "Info" "ISGN_ENTITY_NAME" "1 score_display " "Found entity 1: score_display" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/score_display.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/score_display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634801204615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634801204615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/val/downloads/pong-fpga-master/image_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/val/downloads/pong-fpga-master/image_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 image_generator-image_generator_arch " "Found design unit 1: image_generator-image_generator_arch" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634801204622 ""} { "Info" "ISGN_ENTITY_NAME" "1 image_generator " "Found entity 1: image_generator" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634801204622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634801204622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/val/downloads/pong-fpga-master/div_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/val/downloads/pong-fpga-master/div_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_gen-div_gen_arch " "Found design unit 1: div_gen-div_gen_arch" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/div_gen.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/div_gen.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634801204627 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_gen " "Found entity 1: div_gen" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/div_gen.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/div_gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634801204627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634801204627 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA " "Elaborating entity \"VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634801204756 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_clk1 VGA.vhd(234) " "VHDL Process Statement warning at VGA.vhd(234): signal \"ball_clk1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/VGA.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/VGA.vhd" 234 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634801204761 "|VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_clk2 VGA.vhd(235) " "VHDL Process Statement warning at VGA.vhd(235): signal \"ball_clk2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/VGA.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/VGA.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634801204761 "|VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_clk3 VGA.vhd(236) " "VHDL Process Statement warning at VGA.vhd(236): signal \"ball_clk3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/VGA.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/VGA.vhd" 236 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634801204762 "|VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_clk4 VGA.vhd(237) " "VHDL Process Statement warning at VGA.vhd(237): signal \"ball_clk4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/VGA.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/VGA.vhd" 237 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634801204762 "|VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_gen div_gen:U0 " "Elaborating entity \"div_gen\" for hierarchy \"div_gen:U0\"" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/VGA.vhd" "U0" { Text "C:/Users/val/Downloads/Pong-FPGA-master/VGA.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634801204767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_generator sync_generator:u1 " "Elaborating entity \"sync_generator\" for hierarchy \"sync_generator:u1\"" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/VGA.vhd" "u1" { Text "C:/Users/val/Downloads/Pong-FPGA-master/VGA.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634801204772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_generator image_generator:u2 " "Elaborating entity \"image_generator\" for hierarchy \"image_generator:u2\"" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/VGA.vhd" "u2" { Text "C:/Users/val/Downloads/Pong-FPGA-master/VGA.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634801204779 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset image_generator.vhd(71) " "VHDL Process Statement warning at image_generator.vhd(71): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634801204792 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset image_generator.vhd(89) " "VHDL Process Statement warning at image_generator.vhd(89): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634801204792 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ball_pos_x image_generator.vhd(365) " "VHDL Process Statement warning at image_generator.vhd(365): signal \"Ball_pos_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" 365 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634801204792 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ball_pos_x image_generator.vhd(366) " "VHDL Process Statement warning at image_generator.vhd(366): signal \"Ball_pos_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" 366 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634801204793 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ball_pos_y image_generator.vhd(367) " "VHDL Process Statement warning at image_generator.vhd(367): signal \"Ball_pos_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" 367 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634801204793 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ball_pos_y image_generator.vhd(368) " "VHDL Process Statement warning at image_generator.vhd(368): signal \"Ball_pos_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" 368 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634801204793 "|VGA|image_generator:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_gen div_gen:u3 " "Elaborating entity \"div_gen\" for hierarchy \"div_gen:u3\"" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/VGA.vhd" "u3" { Text "C:/Users/val/Downloads/Pong-FPGA-master/VGA.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634801204797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_gen div_gen:u6 " "Elaborating entity \"div_gen\" for hierarchy \"div_gen:u6\"" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/VGA.vhd" "u6" { Text "C:/Users/val/Downloads/Pong-FPGA-master/VGA.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634801204803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_gen div_gen:u7 " "Elaborating entity \"div_gen\" for hierarchy \"div_gen:u7\"" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/VGA.vhd" "u7" { Text "C:/Users/val/Downloads/Pong-FPGA-master/VGA.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634801204807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_gen div_gen:u8 " "Elaborating entity \"div_gen\" for hierarchy \"div_gen:u8\"" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/VGA.vhd" "u8" { Text "C:/Users/val/Downloads/Pong-FPGA-master/VGA.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634801204811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_display score_display:u4 " "Elaborating entity \"score_display\" for hierarchy \"score_display:u4\"" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/VGA.vhd" "u4" { Text "C:/Users/val/Downloads/Pong-FPGA-master/VGA.vhd" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634801204816 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Mux0 " "Found clock multiplexer Mux0" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/VGA.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/VGA.vhd" 233 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1634801205383 "|VGA|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1634801205383 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" 115 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1634801207813 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1634801207814 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "image_generator:u2\|Ball_direction\[1\] image_generator:u2\|Ball_direction\[1\]~_emulated image_generator:u2\|Ball_direction\[1\]~1 " "Register \"image_generator:u2\|Ball_direction\[1\]\" is converted into an equivalent circuit using register \"image_generator:u2\|Ball_direction\[1\]~_emulated\" and latch \"image_generator:u2\|Ball_direction\[1\]~1\"" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1634801207815 "|VGA|image_generator:u2|Ball_direction[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "image_generator:u2\|Ball_direction\[0\] image_generator:u2\|Ball_direction\[0\]~_emulated image_generator:u2\|Ball_direction\[0\]~5 " "Register \"image_generator:u2\|Ball_direction\[0\]\" is converted into an equivalent circuit using register \"image_generator:u2\|Ball_direction\[0\]~_emulated\" and latch \"image_generator:u2\|Ball_direction\[0\]~5\"" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1634801207815 "|VGA|image_generator:u2|Ball_direction[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "image_generator:u2\|Ball_direction\[2\] image_generator:u2\|Ball_direction\[2\]~_emulated image_generator:u2\|Ball_direction\[2\]~9 " "Register \"image_generator:u2\|Ball_direction\[2\]\" is converted into an equivalent circuit using register \"image_generator:u2\|Ball_direction\[2\]~_emulated\" and latch \"image_generator:u2\|Ball_direction\[2\]~9\"" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1634801207815 "|VGA|image_generator:u2|Ball_direction[2]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1634801207815 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "bar GND " "Pin \"bar\" is stuck at GND" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/VGA.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/VGA.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634801208820 "|VGA|bar"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1634801208820 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1634801209143 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "image_generator:u2\|paddle1_pos_y\[7\] High " "Register image_generator:u2\|paddle1_pos_y\[7\] will power up to High" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" 115 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1634801209559 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "image_generator:u2\|paddle1_pos_y\[6\] High " "Register image_generator:u2\|paddle1_pos_y\[6\] will power up to High" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" 115 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1634801209559 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "image_generator:u2\|paddle1_pos_y\[5\] High " "Register image_generator:u2\|paddle1_pos_y\[5\] will power up to High" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" 115 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1634801209559 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "image_generator:u2\|paddle1_pos_y\[4\] High " "Register image_generator:u2\|paddle1_pos_y\[4\] will power up to High" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" 115 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1634801209559 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "image_generator:u2\|paddle1_pos_x\[1\] High " "Register image_generator:u2\|paddle1_pos_x\[1\] will power up to High" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" 115 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1634801209559 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "image_generator:u2\|paddle2_pos_y\[7\] High " "Register image_generator:u2\|paddle2_pos_y\[7\] will power up to High" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" 115 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1634801209559 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "image_generator:u2\|paddle2_pos_y\[6\] High " "Register image_generator:u2\|paddle2_pos_y\[6\] will power up to High" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" 115 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1634801209559 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "image_generator:u2\|paddle2_pos_y\[5\] High " "Register image_generator:u2\|paddle2_pos_y\[5\] will power up to High" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" 115 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1634801209559 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "image_generator:u2\|paddle2_pos_y\[4\] High " "Register image_generator:u2\|paddle2_pos_y\[4\] will power up to High" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" 115 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1634801209559 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "image_generator:u2\|Ball_pos_x\[8\] High " "Register image_generator:u2\|Ball_pos_x\[8\] will power up to High" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" 169 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1634801209559 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "image_generator:u2\|Ball_pos_x\[6\] High " "Register image_generator:u2\|Ball_pos_x\[6\] will power up to High" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" 169 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1634801209559 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "image_generator:u2\|Ball_pos_y\[7\] High " "Register image_generator:u2\|Ball_pos_y\[7\] will power up to High" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" 169 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1634801209559 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "image_generator:u2\|Ball_pos_y\[6\] High " "Register image_generator:u2\|Ball_pos_y\[6\] will power up to High" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" 169 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1634801209559 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "image_generator:u2\|Ball_pos_y\[5\] High " "Register image_generator:u2\|Ball_pos_y\[5\] will power up to High" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" 169 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1634801209559 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "image_generator:u2\|Ball_pos_y\[4\] High " "Register image_generator:u2\|Ball_pos_y\[4\] will power up to High" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" 169 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1634801209559 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1634801209559 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1634801212297 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634801212297 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "901 " "Implemented 901 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1634801212592 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1634801212592 ""} { "Info" "ICUT_CUT_TM_LCELLS" "863 " "Implemented 863 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1634801212592 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1634801212592 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4808 " "Peak virtual memory: 4808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634801212659 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 21 10:26:52 2021 " "Processing ended: Thu Oct 21 10:26:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634801212659 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634801212659 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:41 " "Total CPU time (on all processors): 00:01:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634801212659 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634801212659 ""}
