Analysis & Synthesis report for openMSP430_fpga
Sun Jul 14 06:42:11 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. General Register Statistics
  8. Multiplexer Restructuring Statistics (Restructuring Performed)
  9. Parameter Settings for User Entity Instance: Top-level Entity: |omsp_qwark_periph
 10. Parameter Settings for User Entity Instance: omsp_qwark:qwark_0
 11. Port Connectivity Checks: "omsp_qwark:qwark_0"
 12. Post-Synthesis Netlist Statistics for Top Partition
 13. Elapsed Time Per Partition
 14. Analysis & Synthesis Messages
 15. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jul 14 06:42:11 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; openMSP430_fpga                             ;
; Top-level Entity Name              ; omsp_qwark_periph                           ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,723                                       ;
;     Total combinational functions  ; 1,393                                       ;
;     Dedicated logic registers      ; 729                                         ;
; Total registers                    ; 729                                         ;
; Total pins                         ; 173                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; omsp_qwark_periph  ; openMSP430_fpga    ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                     ;
+-----------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                    ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                              ; Library ;
+-----------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------+---------+
; ../../../rtl/verilog/openmsp430/omsp_qwark.v        ; yes             ; Auto-Found Verilog HDL File  ; /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v        ;         ;
; ../../../rtl/verilog/openmsp430/omsp_qwark_periph.v ; yes             ; Auto-Found Verilog HDL File  ; /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark_periph.v ;         ;
+-----------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 1,723      ;
;                                             ;            ;
; Total combinational functions               ; 1393       ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 785        ;
;     -- 3 input functions                    ; 499        ;
;     -- <=2 input functions                  ; 109        ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 1237       ;
;     -- arithmetic mode                      ; 156        ;
;                                             ;            ;
; Total registers                             ; 729        ;
;     -- Dedicated logic registers            ; 729        ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 173        ;
;                                             ;            ;
; Embedded Multiplier 9-bit elements          ; 0          ;
;                                             ;            ;
; Maximum fan-out node                        ; mclk~input ;
; Maximum fan-out                             ; 725        ;
; Total fan-out                               ; 7499       ;
; Average fan-out                             ; 3.04       ;
+---------------------------------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                              ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                   ; Entity Name       ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------+-------------------+--------------+
; |omsp_qwark_periph         ; 1393 (445)          ; 729 (230)                 ; 0           ; 0            ; 0       ; 0         ; 173  ; 0            ; |omsp_qwark_periph                    ; omsp_qwark_periph ; work         ;
;    |omsp_qwark:qwark_0|    ; 948 (948)           ; 499 (499)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |omsp_qwark_periph|omsp_qwark:qwark_0 ; omsp_qwark        ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 729   ;
; Number of registers using Synchronous Clear  ; 68    ;
; Number of registers using Synchronous Load   ; 17    ;
; Number of registers using Asynchronous Clear ; 234   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 655   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |omsp_qwark_periph|omsp_qwark:qwark_0|rd_buff_wr_en            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |omsp_qwark_periph|omsp_qwark:qwark_0|rd_cmp_sync[1]           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |omsp_qwark_periph|cntrl11[8]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |omsp_qwark_periph|cntrl13[3]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |omsp_qwark_periph|cntrl2[14]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |omsp_qwark_periph|cntrl3[4]                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |omsp_qwark_periph|cntrl4[5]                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |omsp_qwark_periph|cntrl5[12]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |omsp_qwark_periph|cntrl6[8]                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |omsp_qwark_periph|cntrl7[11]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |omsp_qwark_periph|cntrl8[12]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |omsp_qwark_periph|cntrl9[14]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |omsp_qwark_periph|cntrl10[6]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |omsp_qwark_periph|cntrl12[0]                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |omsp_qwark_periph|cntrl1[3]                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |omsp_qwark_periph|pc_inc[1]                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |omsp_qwark_periph|omsp_qwark:qwark_0|rd_buff_busy_writing[9]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |omsp_qwark_periph|omsp_qwark:qwark_0|wr_buff_busy_writing[13] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |omsp_qwark_periph|omsp_qwark:qwark_0|war_ctr[2]               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |omsp_qwark_periph|omsp_qwark:qwark_0|rd_buff_ctr[4]           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |omsp_qwark_periph|omsp_qwark:qwark_0|wr_buff_ctr[3]           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |omsp_qwark_periph|cntrl1[7]                                   ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |omsp_qwark_periph|omsp_qwark:qwark_0|rd_buff[30]              ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |omsp_qwark_periph|omsp_qwark:qwark_0|rd_buff[39]              ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |omsp_qwark_periph|omsp_qwark:qwark_0|rd_buff[54]              ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |omsp_qwark_periph|omsp_qwark:qwark_0|rd_buff[70]              ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |omsp_qwark_periph|omsp_qwark:qwark_0|rd_buff[84]              ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |omsp_qwark_periph|omsp_qwark:qwark_0|rd_buff[110]             ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |omsp_qwark_periph|omsp_qwark:qwark_0|rd_buff[116]             ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |omsp_qwark_periph|omsp_qwark:qwark_0|rd_buff[128]             ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |omsp_qwark_periph|omsp_qwark:qwark_0|rd_buff[149]             ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |omsp_qwark_periph|omsp_qwark:qwark_0|rd_buff[162]             ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |omsp_qwark_periph|omsp_qwark:qwark_0|max_sp[9]                ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |omsp_qwark_periph|omsp_qwark:qwark_0|init_sp_val[5]           ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |omsp_qwark_periph|omsp_qwark:qwark_0|wr_buff[23]              ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |omsp_qwark_periph|omsp_qwark:qwark_0|wr_buff[38]              ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |omsp_qwark_periph|omsp_qwark:qwark_0|wr_buff[60]              ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |omsp_qwark_periph|omsp_qwark:qwark_0|wr_buff[65]              ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |omsp_qwark_periph|omsp_qwark:qwark_0|wr_buff[93]              ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |omsp_qwark_periph|omsp_qwark:qwark_0|wr_buff[97]              ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |omsp_qwark_periph|omsp_qwark:qwark_0|wr_buff[116]             ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |omsp_qwark_periph|omsp_qwark:qwark_0|wr_buff[136]             ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |omsp_qwark_periph|omsp_qwark:qwark_0|wr_buff[158]             ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |omsp_qwark_periph|omsp_qwark:qwark_0|wr_buff[162]             ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |omsp_qwark_periph|omsp_qwark:qwark_0|rd_buff[7]               ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |omsp_qwark_periph|omsp_qwark:qwark_0|wr_buff[12]              ;
; 6:1                ; 14 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |omsp_qwark_periph|omsp_qwark:qwark_0|sp_seg_addr[4]           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; No         ; |omsp_qwark_periph|addr_out                                    ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |omsp_qwark_periph|addr_out                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |omsp_qwark_periph                                                                                                                                                                                                                   ;
+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Parameter Name ; Value                                                                                                                                                                                                                                                            ; Type            ;
+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; BASE_ADDR      ; 000001000000000                                                                                                                                                                                                                                                  ; Unsigned Binary ;
; DEC_WD         ; 8                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CNTRL1         ; 10100000                                                                                                                                                                                                                                                         ; Unsigned Binary ;
; CNTRL2         ; 10100010                                                                                                                                                                                                                                                         ; Unsigned Binary ;
; CNTRL3         ; 10100100                                                                                                                                                                                                                                                         ; Unsigned Binary ;
; CNTRL4         ; 10100110                                                                                                                                                                                                                                                         ; Unsigned Binary ;
; CNTRL5         ; 10101000                                                                                                                                                                                                                                                         ; Unsigned Binary ;
; CNTRL6         ; 10101010                                                                                                                                                                                                                                                         ; Unsigned Binary ;
; CNTRL7         ; 10101100                                                                                                                                                                                                                                                         ; Unsigned Binary ;
; CNTRL8         ; 10101110                                                                                                                                                                                                                                                         ; Unsigned Binary ;
; CNTRL9         ; 10110000                                                                                                                                                                                                                                                         ; Unsigned Binary ;
; CNTRL10        ; 10110010                                                                                                                                                                                                                                                         ; Unsigned Binary ;
; CNTRL11        ; 10110100                                                                                                                                                                                                                                                         ; Unsigned Binary ;
; CNTRL12        ; 10110110                                                                                                                                                                                                                                                         ; Unsigned Binary ;
; CNTRL13        ; 10111000                                                                                                                                                                                                                                                         ; Unsigned Binary ;
; DEC_SZ         ; 256                                                                                                                                                                                                                                                              ; Signed Integer  ;
; BASE_REG       ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 ; Unsigned Binary ;
; CNTRL1_D       ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary ;
; CNTRL2_D       ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary ;
; CNTRL3_D       ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary ;
; CNTRL4_D       ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary ;
; CNTRL5_D       ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary ;
; CNTRL6_D       ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary ;
; CNTRL7_D       ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary ;
; CNTRL8_D       ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary ;
; CNTRL9_D       ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary ;
; CNTRL10_D      ; 0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary ;
; CNTRL11_D      ; 0000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary ;
; CNTRL12_D      ; 0000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary ;
; CNTRL13_D      ; 0000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary ;
+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: omsp_qwark:qwark_0 ;
+-------------------+------------------+--------------------------+
; Parameter Name    ; Value            ; Type                     ;
+-------------------+------------------+--------------------------+
; DATA_WIDTH        ; 16               ; Signed Integer           ;
; ADDR_WIDTH        ; 4                ; Signed Integer           ;
; SLICE_WIDTH       ; 4                ; Signed Integer           ;
; DMEM_END          ; 0110000000000000 ; Unsigned Binary          ;
; SEGMENT_THRESHOLD ; 64               ; Signed Integer           ;
+-------------------+------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "omsp_qwark:qwark_0"                                                                            ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; tl_addr[15..14] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tl_addr[0]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sp_sig_updt[0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sp_seg_in[15]   ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 173                         ;
; cycloneiii_ff         ; 729                         ;
;     CLR               ; 7                           ;
;     CLR SCLR          ; 1                           ;
;     ENA               ; 385                         ;
;     ENA CLR           ; 210                         ;
;     ENA CLR SCLR      ; 16                          ;
;     ENA SCLR          ; 29                          ;
;     ENA SCLR SLD      ; 15                          ;
;     SCLR              ; 5                           ;
;     SCLR SLD          ; 2                           ;
;     plain             ; 59                          ;
; cycloneiii_lcell_comb ; 1393                        ;
;     arith             ; 156                         ;
;         2 data inputs ; 8                           ;
;         3 data inputs ; 148                         ;
;     normal            ; 1237                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 96                          ;
;         3 data inputs ; 351                         ;
;         4 data inputs ; 785                         ;
;                       ;                             ;
; Max LUT depth         ; 16.00                       ;
; Average LUT depth     ; 7.98                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Jul 14 06:41:47 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off openMSP430_fpga -c openMSP430_fpga
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20029): Only one processor detected - disabling parallel compilation
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../../rtl/verilog/openmsp430/omsp_frontend.v(282) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v Line: 282
Warning (10335): Unrecognized synthesis attribute "off" at ../../../rtl/verilog/openmsp430/omsp_frontend.v(282) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v Line: 282
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../../rtl/verilog/openmsp430/omsp_frontend.v(284) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v Line: 284
Warning (10335): Unrecognized synthesis attribute "on" at ../../../rtl/verilog/openmsp430/omsp_frontend.v(284) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v Line: 284
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../../rtl/verilog/openmsp430/omsp_frontend.v(919) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v Line: 919
Warning (10335): Unrecognized synthesis attribute "off" at ../../../rtl/verilog/openmsp430/omsp_frontend.v(919) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v Line: 919
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../../rtl/verilog/openmsp430/omsp_frontend.v(921) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v Line: 921
Warning (10335): Unrecognized synthesis attribute "on" at ../../../rtl/verilog/openmsp430/omsp_frontend.v(921) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v Line: 921
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../../rtl/verilog/openmsp430/omsp_dbg.v(275) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v Line: 275
Warning (10335): Unrecognized synthesis attribute "off" at ../../../rtl/verilog/openmsp430/omsp_dbg.v(275) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v Line: 275
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../../rtl/verilog/openmsp430/omsp_dbg.v(277) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v Line: 277
Warning (10335): Unrecognized synthesis attribute "on" at ../../../rtl/verilog/openmsp430/omsp_dbg.v(277) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v Line: 277
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../../rtl/verilog/openmsp430/omsp_dbg.v(753) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v Line: 753
Warning (10335): Unrecognized synthesis attribute "off" at ../../../rtl/verilog/openmsp430/omsp_dbg.v(753) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v Line: 753
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../../rtl/verilog/openmsp430/omsp_dbg.v(755) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v Line: 755
Warning (10335): Unrecognized synthesis attribute "on" at ../../../rtl/verilog/openmsp430/omsp_dbg.v(755) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v Line: 755
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../../rtl/verilog/openmsp430/omsp_dbg_uart.v(178) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_uart.v Line: 178
Warning (10335): Unrecognized synthesis attribute "off" at ../../../rtl/verilog/openmsp430/omsp_dbg_uart.v(178) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_uart.v Line: 178
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../../rtl/verilog/openmsp430/omsp_dbg_uart.v(180) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_uart.v Line: 180
Warning (10335): Unrecognized synthesis attribute "on" at ../../../rtl/verilog/openmsp430/omsp_dbg_uart.v(180) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_uart.v Line: 180
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(267) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_i2c.v Line: 267
Warning (10335): Unrecognized synthesis attribute "off" at ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(267) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_i2c.v Line: 267
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(269) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_i2c.v Line: 269
Warning (10335): Unrecognized synthesis attribute "on" at ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(269) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_i2c.v Line: 269
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(388) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_i2c.v Line: 388
Warning (10335): Unrecognized synthesis attribute "off" at ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(388) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_i2c.v Line: 388
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(390) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_i2c.v Line: 390
Warning (10335): Unrecognized synthesis attribute "on" at ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(390) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_i2c.v Line: 390
Warning (10335): Unrecognized synthesis attribute "won" at ../../../rtl/verilog/openmsp430/omsp_clock_mux.v(183) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_mux.v Line: 183
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(284) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_if_lt24.v Line: 284
Warning (10335): Unrecognized synthesis attribute "off" at ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(284) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_if_lt24.v Line: 284
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(286) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_if_lt24.v Line: 286
Warning (10335): Unrecognized synthesis attribute "on" at ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(286) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_if_lt24.v Line: 286
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(401) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_if_lt24.v Line: 401
Warning (10335): Unrecognized synthesis attribute "off" at ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(401) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_if_lt24.v Line: 401
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(403) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_if_lt24.v Line: 403
Warning (10335): Unrecognized synthesis attribute "on" at ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(403) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_if_lt24.v Line: 403
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(244) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v Line: 244
Warning (10335): Unrecognized synthesis attribute "off" at ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(244) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v Line: 244
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(246) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v Line: 246
Warning (10335): Unrecognized synthesis attribute "on" at ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(246) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v Line: 246
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(292) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v Line: 292
Warning (10335): Unrecognized synthesis attribute "off" at ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(292) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v Line: 292
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(294) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v Line: 294
Warning (10335): Unrecognized synthesis attribute "on" at ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(294) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v Line: 294
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../../rtl/verilog/opengfx430/ogfx_gpu_reg.v(295) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_reg.v Line: 295
Warning (10335): Unrecognized synthesis attribute "off" at ../../../rtl/verilog/opengfx430/ogfx_gpu_reg.v(295) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_reg.v Line: 295
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../../rtl/verilog/opengfx430/ogfx_gpu_reg.v(297) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_reg.v Line: 297
Warning (10335): Unrecognized synthesis attribute "on" at ../../../rtl/verilog/opengfx430/ogfx_gpu_reg.v(297) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_reg.v Line: 297
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../../rtl/verilog/opengfx430/ogfx_gpu_dma.v(225) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_dma.v Line: 225
Warning (10335): Unrecognized synthesis attribute "off" at ../../../rtl/verilog/opengfx430/ogfx_gpu_dma.v(225) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_dma.v Line: 225
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../../rtl/verilog/opengfx430/ogfx_gpu_dma.v(227) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_dma.v Line: 227
Warning (10335): Unrecognized synthesis attribute "on" at ../../../rtl/verilog/opengfx430/ogfx_gpu_dma.v(227) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_dma.v Line: 227
Info (12021): Found 53 design units, including 53 entities, in source file /home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/scripts/design_rtl.v
    Info (12023): Found entity 1: openMSP430_fpga File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openMSP430_fpga.v Line: 37
    Info (12023): Found entity 2: omsp_de0_nano_soc_led_key_sw File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/omsp_de0_nano_soc_led_key_sw.v Line: 40
    Info (12023): Found entity 3: sync_debouncer_10ms File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/sync_debouncer_10ms.v Line: 39
    Info (12023): Found entity 4: ram_16x75k File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/mega/ram_16x75k.v Line: 40
    Info (12023): Found entity 5: ram_16x512 File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/mega/ram_16x512.v Line: 40
    Info (12023): Found entity 6: ram_16x16k File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/mega/ram_16x16k.v Line: 40
    Info (12023): Found entity 7: ram_16x8k File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/mega/ram_16x8k.v Line: 40
    Info (12023): Found entity 8: io_buf_iobuf_bidir_loo File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/mega/io_buf.v Line: 47
    Info (12023): Found entity 9: io_buf File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/mega/io_buf.v Line: 114
    Info (12023): Found entity 10: in_buf_iobuf_in_v0i File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/mega/in_buf.v Line: 47
    Info (12023): Found entity 11: in_buf File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/mega/in_buf.v Line: 83
    Info (12023): Found entity 12: pll File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/mega/pll.v Line: 39
    Info (12023): Found entity 13: openMSP430 File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/openMSP430.v Line: 48
    Info (12023): Found entity 14: omsp_frontend File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v Line: 48
    Info (12023): Found entity 15: omsp_execution_unit File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_execution_unit.v Line: 48
    Info (12023): Found entity 16: omsp_register_file File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_register_file.v Line: 48
    Info (12023): Found entity 17: omsp_alu File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_alu.v Line: 48
    Info (12023): Found entity 18: omsp_sfr File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_sfr.v Line: 49
    Info (12023): Found entity 19: omsp_mem_backbone File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_mem_backbone.v Line: 48
    Info (12023): Found entity 20: omsp_clock_module File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v Line: 48
    Info (12023): Found entity 21: omsp_dbg File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v Line: 48
    Info (12023): Found entity 22: omsp_dbg_hwbrk File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_hwbrk.v Line: 48
    Info (12023): Found entity 23: omsp_dbg_uart File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_uart.v Line: 48
    Info (12023): Found entity 24: omsp_dbg_i2c File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_i2c.v Line: 48
    Info (12023): Found entity 25: omsp_watchdog File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_watchdog.v Line: 48
    Info (12023): Found entity 26: omsp_multiplier File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_multiplier.v Line: 48
    Info (12023): Found entity 27: omsp_sync_reset File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_sync_reset.v Line: 44
    Info (12023): Found entity 28: omsp_sync_cell File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_sync_cell.v Line: 44
    Info (12023): Found entity 29: omsp_scan_mux File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_scan_mux.v Line: 44
    Info (12023): Found entity 30: omsp_and_gate File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_and_gate.v Line: 44
    Info (12023): Found entity 31: omsp_wakeup_cell File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_wakeup_cell.v Line: 48
    Info (12023): Found entity 32: omsp_clock_gate File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_gate.v Line: 44
    Info (12023): Found entity 33: omsp_clock_mux File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_mux.v Line: 44
    Info (12023): Found entity 34: omsp_timerA File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/periph/omsp_timerA.v Line: 48
    Info (12023): Found entity 35: omsp_qwark File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 48
    Info (12023): Found entity 36: omsp_qwark_periph File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark_periph.v Line: 48
    Info (12023): Found entity 37: priority_encoder File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/priority_encoder.v Line: 32
    Info (12023): Found entity 38: ram_dp File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/ram_dp.v Line: 32
    Info (12023): Found entity 39: omsp_uart File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/omsp_uart.v Line: 44
    Info (12023): Found entity 40: openGFX430 File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/openGFX430.v Line: 46
    Info (12023): Found entity 41: ogfx_reg File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v Line: 43
    Info (12023): Found entity 42: ogfx_reg_fifo File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg_fifo.v Line: 43
    Info (12023): Found entity 43: ogfx_reg_vram_if File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg_vram_if.v Line: 43
    Info (12023): Found entity 44: ogfx_reg_vram_addr File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg_vram_addr.v Line: 43
    Info (12023): Found entity 45: ogfx_if_lt24 File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_if_lt24.v Line: 43
    Info (12023): Found entity 46: ogfx_backend File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend.v Line: 47
    Info (12023): Found entity 47: ogfx_backend_frame_fifo File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend_frame_fifo.v Line: 43
    Info (12023): Found entity 48: ogfx_backend_lut_fifo File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v Line: 43
    Info (12023): Found entity 49: ogfx_gpu File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu.v Line: 48
    Info (12023): Found entity 50: ogfx_gpu_reg File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_reg.v Line: 43
    Info (12023): Found entity 51: ogfx_gpu_dma File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_dma.v Line: 43
    Info (12023): Found entity 52: ogfx_gpu_dma_addr File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_dma_addr.v Line: 43
    Info (12023): Found entity 53: ogfx_ram_arbiter File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_ram_arbiter.v Line: 53
Warning (10236): Verilog HDL Implicit Net warning at openMSP430.v(308): created implicit net for "inst_pc_nxt_out" File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/openMSP430.v Line: 308
Warning (10236): Verilog HDL Implicit Net warning at omsp_qwark.v(328): created implicit net for "mem_track_en" File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 328
Warning (10236): Verilog HDL Implicit Net warning at omsp_qwark_periph.v(219): created implicit net for "dly_irq_qwark_acc" File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark_periph.v Line: 219
Warning (10222): Verilog HDL Parameter Declaration warning at priority_encoder.v(46): Parameter Declaration in module "priority_encoder" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/priority_encoder.v Line: 46
Warning (10222): Verilog HDL Parameter Declaration warning at priority_encoder.v(47): Parameter Declaration in module "priority_encoder" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/priority_encoder.v Line: 47
Info (12127): Elaborating entity "omsp_qwark_periph" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at omsp_qwark_periph.v(429): truncated value with size 32 to match size of target (16) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark_periph.v Line: 429
Warning (10230): Verilog HDL assignment warning at omsp_qwark_periph.v(449): truncated value with size 32 to match size of target (13) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark_periph.v Line: 449
Info (12128): Elaborating entity "omsp_qwark" for hierarchy "omsp_qwark:qwark_0" File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark_periph.v Line: 487
Warning (10036): Verilog HDL or VHDL warning at omsp_qwark.v(145): object "tlb_buff_wr_en" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 145
Warning (10036): Verilog HDL or VHDL warning at omsp_qwark.v(218): object "dbg_seg_val" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 218
Warning (10036): Verilog HDL or VHDL warning at omsp_qwark.v(246): object "sp_seg_addr_dbg" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 246
Warning (10036): Verilog HDL or VHDL warning at omsp_qwark.v(665): object "rd_match_addr" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 665
Warning (10036): Verilog HDL or VHDL warning at omsp_qwark.v(740): object "wr_match_addr" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 740
Warning (10230): Verilog HDL assignment warning at omsp_qwark.v(185): truncated value with size 32 to match size of target (4) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 185
Warning (10230): Verilog HDL assignment warning at omsp_qwark.v(230): truncated value with size 16 to match size of target (8) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 230
Warning (10230): Verilog HDL assignment warning at omsp_qwark.v(233): truncated value with size 16 to match size of target (8) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 233
Warning (10230): Verilog HDL assignment warning at omsp_qwark.v(236): truncated value with size 32 to match size of target (8) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 236
Warning (10230): Verilog HDL assignment warning at omsp_qwark.v(262): truncated value with size 32 to match size of target (16) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 262
Warning (10762): Verilog HDL Case Statement warning at omsp_qwark.v(369): can't check case statement for completeness because the case expression has too many possible states File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 369
Warning (10235): Verilog HDL Always Construct warning at omsp_qwark.v(403): variable "en" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 403
Warning (10230): Verilog HDL assignment warning at omsp_qwark.v(490): truncated value with size 32 to match size of target (4) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 490
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file /home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/output_files/openMSP430_fpga.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "sp_inc_out" File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark_periph.v Line: 98
Info (21057): Implemented 1917 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 143 input pins
    Info (21059): Implemented 30 output pins
    Info (21061): Implemented 1744 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 76 warnings
    Info: Peak virtual memory: 991 megabytes
    Info: Processing ended: Sun Jul 14 06:42:11 2019
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:18


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/output_files/openMSP430_fpga.map.smsg.


