`timescale 1ns / 1ps

module task0 (
        output wire [3:0] o_w_sum,
        output wire       o_w_c_out,
        input  wire  [3:0] i_w_a,
        input  wire  [3:0] i_w_b,
        input  wire   i_w_c_in
    );

	//TODO 1: implemetati logica unui sumator carry-lookahead pe 4 biti

endmodule
