

================================================================
== Synthesis Summary Report of 'fir'
================================================================
+ General Information: 
    * Date:           Sat Sep 23 17:40:17 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        baseline
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+------+------+---------+-----------+----------+---------+------+----------+--------+---------+-----------+-----------+-----+
    |       Modules      | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |        |         |           |           |     |
    |       & Loops      | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM  |   DSP   |     FF    |    LUT    | URAM|
    +--------------------+------+------+---------+-----------+----------+---------+------+----------+--------+---------+-----------+-----------+-----+
    |+ fir               |     -|  0.04|      161|  1.610e+03|         -|      162|     -|        no|  3 (1%)|  4 (~0%)|  379 (~0%)|  508 (~0%)|    -|
    | o VITIS_LOOP_26_1  |     -|  7.30|      160|  1.600e+03|         5|        -|    32|        no|       -|        -|          -|          -|    -|
    +--------------------+------+------+---------+-----------+----------+---------+------+----------+--------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| x         | ap_none | 32       |
| y         | ap_vld  | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| y        | out       | int*     |
| x        | in        | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| y        | y            | port    |
| y        | y_ap_vld     | port    |
| x        | x            | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+------------------------+-----+--------+------------+-----+--------+---------+
| Name                   | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+------------------------+-----+--------+------------+-----+--------+---------+
| + fir                  | 4   |        |            |     |        |         |
|   mul_fu_199_p2        | -   |        | mul        | add | fabric | 0       |
|   add_ln32_fu_234_p2   | -   |        | add_ln32   | add | fabric | 0       |
|   mul_6s_32s_32_1_1_U1 | 1   |        | mul_ln33   | mul | auto   | 0       |
|   add_ln32_1_fu_246_p2 | -   |        | add_ln32_1 | add | fabric | 0       |
|   mul_6s_32s_32_1_1_U2 | 1   |        | mul_ln33_1 | mul | auto   | 0       |
|   add_ln32_2_fu_258_p2 | -   |        | add_ln32_2 | add | fabric | 0       |
|   mul_6s_32s_32_1_1_U3 | 1   |        | mul_ln33_2 | mul | auto   | 0       |
|   add_ln32_3_fu_288_p2 | -   |        | add_ln32_3 | add | fabric | 0       |
|   mul_6s_32s_32_1_1_U4 | 1   |        | mul_ln33_3 | mul | auto   | 0       |
|   add_ln24_fu_305_p2   | -   |        | add_ln24   | add | fabric | 0       |
|   add_ln24_1_fu_309_p2 | -   |        | add_ln24_1 | add | fabric | 0       |
+------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-------------------+------+------+--------+---------------+---------+------+---------+
| Name              | BRAM | URAM | Pragma | Variable      | Storage | Impl | Latency |
+-------------------+------+------+--------+---------------+---------+------+---------+
| + fir             | 3    | 0    |        |               |         |      |         |
|   shift_reg_U     | 2    | -    |        | shift_reg     | ram_t2p | auto | 1       |
|   fir_int_int_c_U | 1    | -    |        | fir_int_int_c | rom_2p  | auto | 1       |
+-------------------+------+------+--------+---------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+----------+-------------------+
| Type     | Options  | Location          |
+----------+----------+-------------------+
| pipeline | OFF      | fir.cpp:19 in fir |
| unroll   | factor=4 | fir.cpp:27 in fir |
+----------+----------+-------------------+


