$date
	Tue Oct 10 13:14:39 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module FIR_Logic_TB $end
$var wire 68 ! Y [67:0] $end
$var wire 1 " Done $end
$var reg 1 # CLK $end
$var reg 1 $ Resetn $end
$var reg 32 % X [31:0] $end
$var reg 32 & tap [31:0] $end
$scope module DUT1 $end
$var wire 1 # CLK $end
$var wire 1 $ Resetn $end
$var wire 32 ' X [31:0] $end
$var wire 32 ( tap [31:0] $end
$var wire 1 " Done $end
$var reg 4 ) Done_count [3:0] $end
$var reg 68 * Y [67:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
bx )
bx (
bx '
bx &
bx %
1$
0#
x"
bx !
$end
#5
1#
#10
0"
b0 !
b0 *
b0 )
0#
0$
#15
1#
#20
0#
b1 &
b1 (
b1 %
b1 '
1$
#25
b1 )
b1 !
b1 *
1#
#30
0#
#35
b10 )
b10 !
b10 *
1#
#40
0#
#45
b11 )
b11 !
b11 *
1#
#50
0#
#55
b100 )
b100 !
b100 *
1#
#60
0#
#65
b101 )
b101 !
b101 *
1#
#70
0#
#75
b110 )
b110 !
b110 *
1#
#80
0#
#85
b111 )
b111 !
b111 *
1#
#90
0#
#95
b1000 )
b1000 !
b1000 *
1#
#100
0#
#105
b1001 )
b1001 !
b1001 *
1#
#110
0#
#115
b1010 )
b1010 !
b1010 *
1#
#120
0#
#125
1"
b1011 )
b1011 !
b1011 *
1#
#130
0#
#135
0"
b1 )
b1 !
b1 *
1#
#140
0#
#145
b10 )
b10 !
b10 *
1#
#150
0#
#155
b11 )
b11 !
b11 *
1#
#160
0#
#165
b100 )
b100 !
b100 *
1#
#170
0#
#175
b101 )
b101 !
b101 *
1#
#180
0#
#185
b110 )
b110 !
b110 *
1#
#190
0#
#195
b111 )
b111 !
b111 *
1#
#200
0#
#205
b1000 )
b1000 !
b1000 *
1#
#210
0#
#215
b1001 )
b1001 !
b1001 *
1#
#220
0#
#225
b1010 )
b1010 !
b1010 *
1#
#230
0#
#235
1"
b1011 )
b1011 !
b1011 *
1#
#240
0#
