Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar  4 16:16:56 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fnd_controller_timing_summary_routed.rpt -pb fnd_controller_timing_summary_routed.pb -rpx fnd_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : fnd_controller
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U_Clk_Divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.021        0.000                      0                   27        0.277        0.000                      0                   27        4.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.021        0.000                      0                   27        0.277        0.000                      0                   27        4.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.021ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.277ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 U_Clk_Divider/r_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divider/r_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 1.090ns (27.588%)  route 2.861ns (72.412%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.621     5.142    U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X65Y27         FDCE                                         r  U_Clk_Divider/r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.419     5.561 r  U_Clk_Divider/r_counter_reg[12]/Q
                         net (fo=2, routed)           0.870     6.431    U_Clk_Divider/r_counter[12]
    SLICE_X65Y27         LUT4 (Prop_lut4_I0_O)        0.299     6.730 r  U_Clk_Divider/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.645     7.376    U_Clk_Divider/r_counter[16]_i_5_n_0
    SLICE_X65Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.500 r  U_Clk_Divider/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.263     7.763    U_Clk_Divider/r_counter[16]_i_4_n_0
    SLICE_X65Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.887 f  U_Clk_Divider/r_counter[16]_i_2/O
                         net (fo=17, routed)          1.083     8.969    U_Clk_Divider/r_clk
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.124     9.093 r  U_Clk_Divider/r_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     9.093    U_Clk_Divider/r_counter_0[3]
    SLICE_X65Y25         FDCE                                         r  U_Clk_Divider/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.502    14.843    U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X65Y25         FDCE                                         r  U_Clk_Divider/r_counter_reg[3]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X65Y25         FDCE (Setup_fdce_C_D)        0.032    15.114    U_Clk_Divider/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -9.093    
  -------------------------------------------------------------------
                         slack                                  6.021    

Slack (MET) :             6.025ns  (required time - arrival time)
  Source:                 U_Clk_Divider/r_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divider/r_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 1.090ns (27.623%)  route 2.856ns (72.377%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.621     5.142    U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X65Y27         FDCE                                         r  U_Clk_Divider/r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.419     5.561 r  U_Clk_Divider/r_counter_reg[12]/Q
                         net (fo=2, routed)           0.870     6.431    U_Clk_Divider/r_counter[12]
    SLICE_X65Y27         LUT4 (Prop_lut4_I0_O)        0.299     6.730 r  U_Clk_Divider/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.645     7.376    U_Clk_Divider/r_counter[16]_i_5_n_0
    SLICE_X65Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.500 r  U_Clk_Divider/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.263     7.763    U_Clk_Divider/r_counter[16]_i_4_n_0
    SLICE_X65Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.887 f  U_Clk_Divider/r_counter[16]_i_2/O
                         net (fo=17, routed)          1.078     8.964    U_Clk_Divider/r_clk
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.124     9.088 r  U_Clk_Divider/r_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     9.088    U_Clk_Divider/r_counter_0[2]
    SLICE_X65Y25         FDCE                                         r  U_Clk_Divider/r_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.502    14.843    U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X65Y25         FDCE                                         r  U_Clk_Divider/r_counter_reg[2]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X65Y25         FDCE (Setup_fdce_C_D)        0.031    15.113    U_Clk_Divider/r_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -9.088    
  -------------------------------------------------------------------
                         slack                                  6.025    

Slack (MET) :             6.036ns  (required time - arrival time)
  Source:                 U_Clk_Divider/r_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divider/r_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 1.090ns (27.666%)  route 2.850ns (72.334%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.621     5.142    U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X65Y27         FDCE                                         r  U_Clk_Divider/r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.419     5.561 r  U_Clk_Divider/r_counter_reg[12]/Q
                         net (fo=2, routed)           0.870     6.431    U_Clk_Divider/r_counter[12]
    SLICE_X65Y27         LUT4 (Prop_lut4_I0_O)        0.299     6.730 r  U_Clk_Divider/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.645     7.376    U_Clk_Divider/r_counter[16]_i_5_n_0
    SLICE_X65Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.500 r  U_Clk_Divider/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.263     7.763    U_Clk_Divider/r_counter[16]_i_4_n_0
    SLICE_X65Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.887 f  U_Clk_Divider/r_counter[16]_i_2/O
                         net (fo=17, routed)          1.071     8.958    U_Clk_Divider/r_clk
    SLICE_X65Y28         LUT2 (Prop_lut2_I0_O)        0.124     9.082 r  U_Clk_Divider/r_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     9.082    U_Clk_Divider/r_counter_0[14]
    SLICE_X65Y28         FDCE                                         r  U_Clk_Divider/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.507    14.848    U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X65Y28         FDCE                                         r  U_Clk_Divider/r_counter_reg[14]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X65Y28         FDCE (Setup_fdce_C_D)        0.031    15.118    U_Clk_Divider/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                          -9.082    
  -------------------------------------------------------------------
                         slack                                  6.036    

Slack (MET) :             6.039ns  (required time - arrival time)
  Source:                 U_Clk_Divider/r_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divider/r_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 1.120ns (28.169%)  route 2.856ns (71.831%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.621     5.142    U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X65Y27         FDCE                                         r  U_Clk_Divider/r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.419     5.561 r  U_Clk_Divider/r_counter_reg[12]/Q
                         net (fo=2, routed)           0.870     6.431    U_Clk_Divider/r_counter[12]
    SLICE_X65Y27         LUT4 (Prop_lut4_I0_O)        0.299     6.730 r  U_Clk_Divider/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.645     7.376    U_Clk_Divider/r_counter[16]_i_5_n_0
    SLICE_X65Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.500 r  U_Clk_Divider/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.263     7.763    U_Clk_Divider/r_counter[16]_i_4_n_0
    SLICE_X65Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.887 f  U_Clk_Divider/r_counter[16]_i_2/O
                         net (fo=17, routed)          1.078     8.964    U_Clk_Divider/r_clk
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.154     9.118 r  U_Clk_Divider/r_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     9.118    U_Clk_Divider/r_counter_0[4]
    SLICE_X65Y25         FDCE                                         r  U_Clk_Divider/r_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.502    14.843    U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X65Y25         FDCE                                         r  U_Clk_Divider/r_counter_reg[4]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X65Y25         FDCE (Setup_fdce_C_D)        0.075    15.157    U_Clk_Divider/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                          -9.118    
  -------------------------------------------------------------------
                         slack                                  6.039    

Slack (MET) :             6.052ns  (required time - arrival time)
  Source:                 U_Clk_Divider/r_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divider/r_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 1.118ns (28.176%)  route 2.850ns (71.824%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.621     5.142    U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X65Y27         FDCE                                         r  U_Clk_Divider/r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.419     5.561 r  U_Clk_Divider/r_counter_reg[12]/Q
                         net (fo=2, routed)           0.870     6.431    U_Clk_Divider/r_counter[12]
    SLICE_X65Y27         LUT4 (Prop_lut4_I0_O)        0.299     6.730 r  U_Clk_Divider/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.645     7.376    U_Clk_Divider/r_counter[16]_i_5_n_0
    SLICE_X65Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.500 r  U_Clk_Divider/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.263     7.763    U_Clk_Divider/r_counter[16]_i_4_n_0
    SLICE_X65Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.887 f  U_Clk_Divider/r_counter[16]_i_2/O
                         net (fo=17, routed)          1.071     8.958    U_Clk_Divider/r_clk
    SLICE_X65Y28         LUT2 (Prop_lut2_I0_O)        0.152     9.110 r  U_Clk_Divider/r_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     9.110    U_Clk_Divider/r_counter_0[16]
    SLICE_X65Y28         FDCE                                         r  U_Clk_Divider/r_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.507    14.848    U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X65Y28         FDCE                                         r  U_Clk_Divider/r_counter_reg[16]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X65Y28         FDCE (Setup_fdce_C_D)        0.075    15.162    U_Clk_Divider/r_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -9.110    
  -------------------------------------------------------------------
                         slack                                  6.052    

Slack (MET) :             6.209ns  (required time - arrival time)
  Source:                 U_Clk_Divider/r_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divider/r_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 1.090ns (28.800%)  route 2.695ns (71.200%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.621     5.142    U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X65Y27         FDCE                                         r  U_Clk_Divider/r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.419     5.561 r  U_Clk_Divider/r_counter_reg[12]/Q
                         net (fo=2, routed)           0.870     6.431    U_Clk_Divider/r_counter[12]
    SLICE_X65Y27         LUT4 (Prop_lut4_I0_O)        0.299     6.730 r  U_Clk_Divider/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.645     7.376    U_Clk_Divider/r_counter[16]_i_5_n_0
    SLICE_X65Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.500 r  U_Clk_Divider/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.263     7.763    U_Clk_Divider/r_counter[16]_i_4_n_0
    SLICE_X65Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.887 f  U_Clk_Divider/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.916     8.803    U_Clk_Divider/r_clk
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.124     8.927 r  U_Clk_Divider/r_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     8.927    U_Clk_Divider/r_counter_0[10]
    SLICE_X65Y27         FDCE                                         r  U_Clk_Divider/r_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.505    14.846    U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X65Y27         FDCE                                         r  U_Clk_Divider/r_counter_reg[10]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X65Y27         FDCE (Setup_fdce_C_D)        0.029    15.136    U_Clk_Divider/r_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                  6.209    

Slack (MET) :             6.229ns  (required time - arrival time)
  Source:                 U_Clk_Divider/r_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divider/r_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 1.116ns (29.285%)  route 2.695ns (70.715%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.621     5.142    U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X65Y27         FDCE                                         r  U_Clk_Divider/r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.419     5.561 r  U_Clk_Divider/r_counter_reg[12]/Q
                         net (fo=2, routed)           0.870     6.431    U_Clk_Divider/r_counter[12]
    SLICE_X65Y27         LUT4 (Prop_lut4_I0_O)        0.299     6.730 r  U_Clk_Divider/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.645     7.376    U_Clk_Divider/r_counter[16]_i_5_n_0
    SLICE_X65Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.500 r  U_Clk_Divider/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.263     7.763    U_Clk_Divider/r_counter[16]_i_4_n_0
    SLICE_X65Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.887 f  U_Clk_Divider/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.916     8.803    U_Clk_Divider/r_clk
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.150     8.953 r  U_Clk_Divider/r_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     8.953    U_Clk_Divider/r_counter_0[12]
    SLICE_X65Y27         FDCE                                         r  U_Clk_Divider/r_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.505    14.846    U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X65Y27         FDCE                                         r  U_Clk_Divider/r_counter_reg[12]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X65Y27         FDCE (Setup_fdce_C_D)        0.075    15.182    U_Clk_Divider/r_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                          -8.953    
  -------------------------------------------------------------------
                         slack                                  6.229    

Slack (MET) :             6.246ns  (required time - arrival time)
  Source:                 U_Clk_Divider/r_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divider/r_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.653ns  (logic 0.966ns (26.443%)  route 2.687ns (73.557%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.621     5.142    U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X65Y27         FDCE                                         r  U_Clk_Divider/r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.419     5.561 f  U_Clk_Divider/r_counter_reg[12]/Q
                         net (fo=2, routed)           0.870     6.431    U_Clk_Divider/r_counter[12]
    SLICE_X65Y27         LUT4 (Prop_lut4_I0_O)        0.299     6.730 f  U_Clk_Divider/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.645     7.376    U_Clk_Divider/r_counter[16]_i_5_n_0
    SLICE_X65Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.500 f  U_Clk_Divider/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.263     7.763    U_Clk_Divider/r_counter[16]_i_4_n_0
    SLICE_X65Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.887 r  U_Clk_Divider/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.909     8.795    U_Clk_Divider/r_clk
    SLICE_X60Y28         FDCE                                         r  U_Clk_Divider/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.506    14.847    U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X60Y28         FDCE                                         r  U_Clk_Divider/r_clk_reg/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X60Y28         FDCE (Setup_fdce_C_D)       -0.031    15.041    U_Clk_Divider/r_clk_reg
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                  6.246    

Slack (MET) :             6.271ns  (required time - arrival time)
  Source:                 U_Clk_Divider/r_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divider/r_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 1.090ns (29.437%)  route 2.613ns (70.563%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.621     5.142    U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X65Y27         FDCE                                         r  U_Clk_Divider/r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.419     5.561 r  U_Clk_Divider/r_counter_reg[12]/Q
                         net (fo=2, routed)           0.870     6.431    U_Clk_Divider/r_counter[12]
    SLICE_X65Y27         LUT4 (Prop_lut4_I0_O)        0.299     6.730 r  U_Clk_Divider/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.645     7.376    U_Clk_Divider/r_counter[16]_i_5_n_0
    SLICE_X65Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.500 r  U_Clk_Divider/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.263     7.763    U_Clk_Divider/r_counter[16]_i_4_n_0
    SLICE_X65Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.887 f  U_Clk_Divider/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.834     8.721    U_Clk_Divider/r_clk
    SLICE_X65Y28         LUT2 (Prop_lut2_I0_O)        0.124     8.845 r  U_Clk_Divider/r_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     8.845    U_Clk_Divider/r_counter_0[13]
    SLICE_X65Y28         FDCE                                         r  U_Clk_Divider/r_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.507    14.848    U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X65Y28         FDCE                                         r  U_Clk_Divider/r_counter_reg[13]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X65Y28         FDCE (Setup_fdce_C_D)        0.029    15.116    U_Clk_Divider/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -8.845    
  -------------------------------------------------------------------
                         slack                                  6.271    

Slack (MET) :             6.323ns  (required time - arrival time)
  Source:                 U_Clk_Divider/r_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divider/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 1.084ns (29.322%)  route 2.613ns (70.678%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.621     5.142    U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X65Y27         FDCE                                         r  U_Clk_Divider/r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.419     5.561 r  U_Clk_Divider/r_counter_reg[12]/Q
                         net (fo=2, routed)           0.870     6.431    U_Clk_Divider/r_counter[12]
    SLICE_X65Y27         LUT4 (Prop_lut4_I0_O)        0.299     6.730 r  U_Clk_Divider/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.645     7.376    U_Clk_Divider/r_counter[16]_i_5_n_0
    SLICE_X65Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.500 r  U_Clk_Divider/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.263     7.763    U_Clk_Divider/r_counter[16]_i_4_n_0
    SLICE_X65Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.887 f  U_Clk_Divider/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.834     8.721    U_Clk_Divider/r_clk
    SLICE_X65Y28         LUT2 (Prop_lut2_I0_O)        0.118     8.839 r  U_Clk_Divider/r_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     8.839    U_Clk_Divider/r_counter_0[15]
    SLICE_X65Y28         FDCE                                         r  U_Clk_Divider/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.507    14.848    U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X65Y28         FDCE                                         r  U_Clk_Divider/r_counter_reg[15]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X65Y28         FDCE (Setup_fdce_C_D)        0.075    15.162    U_Clk_Divider/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -8.839    
  -------------------------------------------------------------------
                         slack                                  6.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 U_Counter_10000/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_10000/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.268%)  route 0.133ns (34.732%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.584     1.467    U_Counter_10000/clk
    SLICE_X61Y28         FDCE                                         r  U_Counter_10000/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_Counter_10000/cnt_reg[7]/Q
                         net (fo=13, routed)          0.133     1.741    U_Counter_10000/cnt_reg[8]_0[6]
    SLICE_X61Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.849 r  U_Counter_10000/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.849    U_Counter_10000/cnt_reg[4]_i_1_n_4
    SLICE_X61Y28         FDCE                                         r  U_Counter_10000/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.852     1.979    U_Counter_10000/clk
    SLICE_X61Y28         FDCE                                         r  U_Counter_10000/cnt_reg[7]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X61Y28         FDCE (Hold_fdce_C_D)         0.105     1.572    U_Counter_10000/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 U_Counter_10000/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_10000/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.268%)  route 0.133ns (34.732%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.584     1.467    U_Counter_10000/clk
    SLICE_X61Y27         FDCE                                         r  U_Counter_10000/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_Counter_10000/cnt_reg[3]/Q
                         net (fo=13, routed)          0.133     1.741    U_Counter_10000/cnt_reg[8]_0[2]
    SLICE_X61Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.849 r  U_Counter_10000/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.849    U_Counter_10000/cnt_reg[0]_i_1_n_4
    SLICE_X61Y27         FDCE                                         r  U_Counter_10000/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.851     1.978    U_Counter_10000/clk
    SLICE_X61Y27         FDCE                                         r  U_Counter_10000/cnt_reg[3]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X61Y27         FDCE (Hold_fdce_C_D)         0.105     1.572    U_Counter_10000/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 U_Counter_10000/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_10000/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.256ns (65.130%)  route 0.137ns (34.870%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.584     1.467    U_Counter_10000/clk
    SLICE_X61Y28         FDCE                                         r  U_Counter_10000/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_Counter_10000/cnt_reg[4]/Q
                         net (fo=12, routed)          0.137     1.745    U_Counter_10000/cnt_reg[8]_0[3]
    SLICE_X61Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.860 r  U_Counter_10000/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.860    U_Counter_10000/cnt_reg[4]_i_1_n_7
    SLICE_X61Y28         FDCE                                         r  U_Counter_10000/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.852     1.979    U_Counter_10000/clk
    SLICE_X61Y28         FDCE                                         r  U_Counter_10000/cnt_reg[4]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X61Y28         FDCE (Hold_fdce_C_D)         0.105     1.572    U_Counter_10000/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 U_Counter_10000/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_10000/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.455%)  route 0.145ns (36.545%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.584     1.467    U_Counter_10000/clk
    SLICE_X61Y27         FDCE                                         r  U_Counter_10000/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_Counter_10000/cnt_reg[2]/Q
                         net (fo=12, routed)          0.145     1.753    U_Counter_10000/cnt_reg[8]_0[1]
    SLICE_X61Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.864 r  U_Counter_10000/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.864    U_Counter_10000/cnt_reg[0]_i_1_n_5
    SLICE_X61Y27         FDCE                                         r  U_Counter_10000/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.851     1.978    U_Counter_10000/clk
    SLICE_X61Y27         FDCE                                         r  U_Counter_10000/cnt_reg[2]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X61Y27         FDCE (Hold_fdce_C_D)         0.105     1.572    U_Counter_10000/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 U_Counter_10000/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_10000/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.252ns (61.457%)  route 0.158ns (38.543%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.584     1.467    U_Counter_10000/clk
    SLICE_X61Y28         FDCE                                         r  U_Counter_10000/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_Counter_10000/cnt_reg[6]/Q
                         net (fo=13, routed)          0.158     1.766    U_Counter_10000/cnt_reg[8]_0[5]
    SLICE_X61Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.877 r  U_Counter_10000/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.877    U_Counter_10000/cnt_reg[4]_i_1_n_5
    SLICE_X61Y28         FDCE                                         r  U_Counter_10000/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.852     1.979    U_Counter_10000/clk
    SLICE_X61Y28         FDCE                                         r  U_Counter_10000/cnt_reg[6]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X61Y28         FDCE (Hold_fdce_C_D)         0.105     1.572    U_Counter_10000/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 U_Counter_10000/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_10000/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.292ns (68.056%)  route 0.137ns (31.944%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.584     1.467    U_Counter_10000/clk
    SLICE_X61Y28         FDCE                                         r  U_Counter_10000/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_Counter_10000/cnt_reg[4]/Q
                         net (fo=12, routed)          0.137     1.745    U_Counter_10000/cnt_reg[8]_0[3]
    SLICE_X61Y28         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.896 r  U_Counter_10000/cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.896    U_Counter_10000/cnt_reg[4]_i_1_n_6
    SLICE_X61Y28         FDCE                                         r  U_Counter_10000/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.852     1.979    U_Counter_10000/clk
    SLICE_X61Y28         FDCE                                         r  U_Counter_10000/cnt_reg[5]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X61Y28         FDCE (Hold_fdce_C_D)         0.105     1.572    U_Counter_10000/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 U_Counter_10000/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_10000/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.256ns (59.592%)  route 0.174ns (40.408%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.585     1.468    U_Counter_10000/clk
    SLICE_X61Y29         FDCE                                         r  U_Counter_10000/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_Counter_10000/cnt_reg[8]/Q
                         net (fo=14, routed)          0.174     1.783    U_Counter_10000/cnt_reg[8]_0[7]
    SLICE_X61Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.898 r  U_Counter_10000/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.898    U_Counter_10000/cnt_reg[8]_i_1_n_7
    SLICE_X61Y29         FDCE                                         r  U_Counter_10000/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.853     1.980    U_Counter_10000/clk
    SLICE_X61Y29         FDCE                                         r  U_Counter_10000/cnt_reg[8]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X61Y29         FDCE (Hold_fdce_C_D)         0.105     1.573    U_Counter_10000/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 U_Counter_10000/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_10000/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.256ns (58.657%)  route 0.180ns (41.343%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.584     1.467    U_Counter_10000/clk
    SLICE_X61Y27         FDCE                                         r  U_Counter_10000/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDCE (Prop_fdce_C_Q)         0.141     1.608 f  U_Counter_10000/cnt_reg[0]/Q
                         net (fo=3, routed)           0.180     1.789    U_Counter_10000/cnt_reg[0]
    SLICE_X61Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.834 r  U_Counter_10000/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     1.834    U_Counter_10000/cnt[0]_i_2_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.904 r  U_Counter_10000/cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.904    U_Counter_10000/cnt_reg[0]_i_1_n_7
    SLICE_X61Y27         FDCE                                         r  U_Counter_10000/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.851     1.978    U_Counter_10000/clk
    SLICE_X61Y27         FDCE                                         r  U_Counter_10000/cnt_reg[0]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X61Y27         FDCE (Hold_fdce_C_D)         0.105     1.572    U_Counter_10000/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 U_Counter_10000/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_10000/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.251ns (57.507%)  route 0.185ns (42.493%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.584     1.467    U_Counter_10000/clk
    SLICE_X61Y27         FDCE                                         r  U_Counter_10000/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_Counter_10000/cnt_reg[1]/Q
                         net (fo=8, routed)           0.185     1.794    U_Counter_10000/cnt_reg[8]_0[0]
    SLICE_X61Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.904 r  U_Counter_10000/cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.904    U_Counter_10000/cnt_reg[0]_i_1_n_6
    SLICE_X61Y27         FDCE                                         r  U_Counter_10000/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.851     1.978    U_Counter_10000/clk
    SLICE_X61Y27         FDCE                                         r  U_Counter_10000/cnt_reg[1]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X61Y27         FDCE (Hold_fdce_C_D)         0.105     1.572    U_Counter_10000/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 U_Clk_Divider/r_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divider/r_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.359ns (61.340%)  route 0.226ns (38.660%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.585     1.468    U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X65Y27         FDCE                                         r  U_Clk_Divider/r_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_Clk_Divider/r_counter_reg[11]/Q
                         net (fo=2, routed)           0.065     1.674    U_Clk_Divider/r_counter[11]
    SLICE_X64Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.784 r  U_Clk_Divider/r_counter0_carry__1/O[2]
                         net (fo=1, routed)           0.161     1.945    U_Clk_Divider/data0[11]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.108     2.053 r  U_Clk_Divider/r_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     2.053    U_Clk_Divider/r_counter_0[11]
    SLICE_X65Y27         FDCE                                         r  U_Clk_Divider/r_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.853     1.980    U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X65Y27         FDCE                                         r  U_Clk_Divider/r_counter_reg[11]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y27         FDCE (Hold_fdce_C_D)         0.092     1.560    U_Clk_Divider/r_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.493    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y28   U_Clk_Divider/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   U_Clk_Divider/r_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y27   U_Clk_Divider/r_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y27   U_Clk_Divider/r_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y27   U_Clk_Divider/r_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y28   U_Clk_Divider/r_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y28   U_Clk_Divider/r_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y28   U_Clk_Divider/r_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y28   U_Clk_Divider/r_counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   U_Counter_10000/cnt_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y28   U_Clk_Divider/r_clk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   U_Clk_Divider/r_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   U_Clk_Divider/r_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   U_Clk_Divider/r_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   U_Clk_Divider/r_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y28   U_Clk_Divider/r_counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y28   U_Clk_Divider/r_counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y28   U_Clk_Divider/r_counter_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y28   U_Clk_Divider/r_counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   U_Clk_Divider/r_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   U_Clk_Divider/r_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   U_Clk_Divider/r_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   U_Clk_Divider/r_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   U_Clk_Divider/r_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   U_Clk_Divider/r_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   U_Clk_Divider/r_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   U_Clk_Divider/r_counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   U_Clk_Divider/r_counter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   U_Clk_Divider/r_counter_reg[6]/C



