--------------- Build Started: 07/24/2018 11:12:45 Project: CARD-rev3, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\Heckerman\AppData\Local\Cypress Semiconductor\PSoC Creator\4.2" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p "C:\Users\Heckerman\PSoC Creator Projects\bank-protocol\CARD-rev3.cydsn\CARD-rev3.cyprj" -d CY8C4245AXI-483 -s "C:\Users\Heckerman\PSoC Creator Projects\bank-protocol\CARD-rev3.cydsn\Generated_Source\PSoC4" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation...
Synthesis...
Tech Mapping...
ADD: pft.M0040: information: The following 21 pin(s) will be assigned a location by the fitter: \CapSense:Cmod(0)\, \CapSense:Sns(0)\, \CapSense:Sns(1)\, ADC_0(0), ADC_1M(0), ADC_1P(0), ADC_2(0), ADC_3(0), CompM_0(0), CompM_1(0), CompP_0(0), CompP_1(0), Input_Pin_0(0), Input_Pin_1(0), Output_Pin_0(0), Output_Pin_1(0), PWM_0_Out(0), PWM_1_Out(0), PWM_2_Out(0), Timer_Pin(0), Wakeup_Pin(0)
Analog Placement...
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
arm-none-eabi-gcc.exe -mcpu=cortex-m0 -mthumb -I. -IGenerated_Source\PSoC4 -Wa,-alh=.\CortexM0\ARM_GCC_541\Debug/main.lst -g -D DEBUG -D CY_CORE_ID=0 -Wall -ffunction-sections -ffat-lto-objects -O0 -c main.c -o .\CortexM0\ARM_GCC_541\Debug\main.o
arm-none-eabi-gcc.exe -mcpu=cortex-m0 -mthumb -I. -IGenerated_Source\PSoC4 -Wa,-alh=.\CortexM0\ARM_GCC_541\Debug/usbserialprotocol.lst -g -D DEBUG -D CY_CORE_ID=0 -Wall -ffunction-sections -ffat-lto-objects -O0 -c usbserialprotocol.c -o .\CortexM0\ARM_GCC_541\Debug\usbserialprotocol.o
arm-none-eabi-ar.exe -rs .\CortexM0\ARM_GCC_541\Debug\CARD-rev3.a .\CortexM0\ARM_GCC_541\Debug\CyFlash.o .\CortexM0\ARM_GCC_541\Debug\CyLib.o .\CortexM0\ARM_GCC_541\Debug\cyPm.o .\CortexM0\ARM_GCC_541\Debug\cyutils.o .\CortexM0\ARM_GCC_541\Debug\CyLFClk.o .\CortexM0\ARM_GCC_541\Debug\cy_em_eeprom.o .\CortexM0\ARM_GCC_541\Debug\ADC_1P.o .\CortexM0\ARM_GCC_541\Debug\ADC_1P_PM.o .\CortexM0\ARM_GCC_541\Debug\ADC_0.o .\CortexM0\ARM_GCC_541\Debug\ADC_0_PM.o .\CortexM0\ARM_GCC_541\Debug\CapSense.o .\CortexM0\ARM_GCC_541\Debug\CapSense_PM.o .\CortexM0\ARM_GCC_541\Debug\CapSense_CSHL.o .\CortexM0\ARM_GCC_541\Debug\CapSense_INT.o .\CortexM0\ARM_GCC_541\Debug\CapSense_TunerHelper.o .\CortexM0\ARM_GCC_541\Debug\CapSense_SMS.o .\CortexM0\ARM_GCC_541\Debug\ADC_EOC_Int.o .\CortexM0\ARM_GCC_541\Debug\DieTemp.o .\CortexM0\ARM_GCC_541\Debug\ADC_2_Buffer.o .\CortexM0\ARM_GCC_541\Debug\ADC_2_Buffer_PM.o .\CortexM0\ARM_GCC_541\Debug\ADC_3_Buffer.o .\CortexM0\ARM_GCC_541\Debug\ADC_3_Buffer_PM.o .\CortexM0\ARM_GCC_541\Debug\ADC_1M.o .\CortexM0\ARM_GCC_541\Debug\ADC_1M_PM.o .\CortexM0\ARM_GCC_541\Debug\ADC_2.o .\CortexM0\ARM_GCC_541\Debug\ADC_2_PM.o .\CortexM0\ARM_GCC_541\Debug\ADC_3.o .\CortexM0\ARM_GCC_541\Debug\ADC_3_PM.o .\CortexM0\ARM_GCC_541\Debug\ADC.o .\CortexM0\ARM_GCC_541\Debug\ADC_PM.o .\CortexM0\ARM_GCC_541\Debug\ADC_INT.o .\CortexM0\ARM_GCC_541\Debug\Comp_0.o .\CortexM0\ARM_GCC_541\Debug\Comp_0_PM.o .\CortexM0\ARM_GCC_541\Debug\CompP_0.o .\CortexM0\ARM_GCC_541\Debug\CompP_0_PM.o .\CortexM0\ARM_GCC_541\Debug\CompM_0.o .\CortexM0\ARM_GCC_541\Debug\CompM_0_PM.o .\CortexM0\ARM_GCC_541\Debug\Comp_1.o .\CortexM0\ARM_GCC_541\Debug\Comp_1_PM.o .\CortexM0\ARM_GCC_541\Debug\CompP_1.o .\CortexM0\ARM_GCC_541\Debug\CompP_1_PM.o .\CortexM0\ARM_GCC_541\Debug\CompM_1.o .\CortexM0\ARM_GCC_541\Debug\CompM_1_PM.o .\CortexM0\ARM_GCC_541\Debug\LPComp_Int.o .\CortexM0\ARM_GCC_541\Debug\Wakeup_Pin.o .\CortexM0\ARM_GCC_541\Debug\Wakeup_Pin_PM.o .\CortexM0\ARM_GCC_541\Debug\Wakeup_Pin_Int.o .\CortexM0\ARM_GCC_541\Debug\Output_Pin_0.o .\CortexM0\ARM_GCC_541\Debug\Output_Pin_0_PM.o .\CortexM0\ARM_GCC_541\Debug\Output_Pin_1.o .\CortexM0\ARM_GCC_541\Debug\Output_Pin_1_PM.o .\CortexM0\ARM_GCC_541\Debug\Input_Pin_0.o .\CortexM0\ARM_GCC_541\Debug\Input_Pin_0_PM.o .\CortexM0\ARM_GCC_541\Debug\Input_Pin_1.o .\CortexM0\ARM_GCC_541\Debug\Input_Pin_1_PM.o .\CortexM0\ARM_GCC_541\Debug\Input_0_Int.o .\CortexM0\ARM_GCC_541\Debug\Input_1_Int.o .\CortexM0\ARM_GCC_541\Debug\Timer_Pin.o .\CortexM0\ARM_GCC_541\Debug\Timer_Pin_PM.o .\CortexM0\ARM_GCC_541\Debug\Timer_Int.o .\CortexM0\ARM_GCC_541\Debug\Clock_1MHz.o .\CortexM0\ARM_GCC_541\Debug\PWM_0_Int.o .\CortexM0\ARM_GCC_541\Debug\PWM_0_Out.o .\CortexM0\ARM_GCC_541\Debug\PWM_0_Out_PM.o .\CortexM0\ARM_GCC_541\Debug\PWM_1_Out.o .\CortexM0\ARM_GCC_541\Debug\PWM_1_Out_PM.o .\CortexM0\ARM_GCC_541\Debug\PWM_2_Out.o .\CortexM0\ARM_GCC_541\Debug\PWM_2_Out_PM.o .\CortexM0\ARM_GCC_541\Debug\Timer.o .\CortexM0\ARM_GCC_541\Debug\Timer_PM.o .\CortexM0\ARM_GCC_541\Debug\PWM_2.o .\CortexM0\ARM_GCC_541\Debug\PWM_2_PM.o .\CortexM0\ARM_GCC_541\Debug\PWM_1.o .\CortexM0\ARM_GCC_541\Debug\PWM_1_PM.o .\CortexM0\ARM_GCC_541\Debug\PWM_0.o .\CortexM0\ARM_GCC_541\Debug\PWM_0_PM.o .\CortexM0\ARM_GCC_541\Debug\UART.o .\CortexM0\ARM_GCC_541\Debug\UART_PM.o .\CortexM0\ARM_GCC_541\Debug\UART_INT.o .\CortexM0\ARM_GCC_541\Debug\UART_BOOT.o .\CortexM0\ARM_GCC_541\Debug\CapSense_SampleClk.o .\CortexM0\ARM_GCC_541\Debug\CapSense_SenseClk.o .\CortexM0\ARM_GCC_541\Debug\ADC_IRQ.o .\CortexM0\ARM_GCC_541\Debug\ADC_intClock.o .\CortexM0\ARM_GCC_541\Debug\UART_IntClock.o .\CortexM0\ARM_GCC_541\Debug\CyBootAsmGnu.o
arm-none-eabi-ar.exe: creating .\CortexM0\ARM_GCC_541\Debug\CARD-rev3.a
arm-none-eabi-gcc.exe -Wl,--start-group -o "C:\Users\Heckerman\PSoC Creator Projects\bank-protocol\CARD-rev3.cydsn\CortexM0\ARM_GCC_541\Debug\CARD-rev3.elf" .\CortexM0\ARM_GCC_541\Debug\main.o .\CortexM0\ARM_GCC_541\Debug\ccm.o .\CortexM0\ARM_GCC_541\Debug\eax.o .\CortexM0\ARM_GCC_541\Debug\gcm.o .\CortexM0\ARM_GCC_541\Debug\ccopy.o .\CortexM0\ARM_GCC_541\Debug\dec16be.o .\CortexM0\ARM_GCC_541\Debug\dec16le.o .\CortexM0\ARM_GCC_541\Debug\dec32be.o .\CortexM0\ARM_GCC_541\Debug\dec32le.o .\CortexM0\ARM_GCC_541\Debug\dec64be.o .\CortexM0\ARM_GCC_541\Debug\dec64le.o .\CortexM0\ARM_GCC_541\Debug\enc16be.o .\CortexM0\ARM_GCC_541\Debug\enc16le.o .\CortexM0\ARM_GCC_541\Debug\enc32be.o .\CortexM0\ARM_GCC_541\Debug\enc32le.o .\CortexM0\ARM_GCC_541\Debug\enc64be.o .\CortexM0\ARM_GCC_541\Debug\enc64le.o .\CortexM0\ARM_GCC_541\Debug\pemdec.o .\CortexM0\ARM_GCC_541\Debug\ec_all_m15.o .\CortexM0\ARM_GCC_541\Debug\ec_all_m31.o .\CortexM0\ARM_GCC_541\Debug\ec_c25519_i15.o .\CortexM0\ARM_GCC_541\Debug\ec_c25519_i31.o .\CortexM0\ARM_GCC_541\Debug\ec_c25519_m15.o .\CortexM0\ARM_GCC_541\Debug\ec_c25519_m31.o .\CortexM0\ARM_GCC_541\Debug\ec_curve25519.o .\CortexM0\ARM_GCC_541\Debug\ec_default.o .\CortexM0\ARM_GCC_541\Debug\ec_p256_m15.o .\CortexM0\ARM_GCC_541\Debug\ec_p256_m31.o .\CortexM0\ARM_GCC_541\Debug\ec_prime_i15.o .\CortexM0\ARM_GCC_541\Debug\ec_prime_i31.o .\CortexM0\ARM_GCC_541\Debug\ec_secp256r1.o .\CortexM0\ARM_GCC_541\Debug\ec_secp384r1.o .\CortexM0\ARM_GCC_541\Debug\ec_secp521r1.o .\CortexM0\ARM_GCC_541\Debug\ecdsa_atr.o .\CortexM0\ARM_GCC_541\Debug\ecdsa_default_sign_asn1.o .\CortexM0\ARM_GCC_541\Debug\ecdsa_default_sign_raw.o .\CortexM0\ARM_GCC_541\Debug\ecdsa_default_vrfy_asn1.o .\CortexM0\ARM_GCC_541\Debug\ecdsa_default_vrfy_raw.o .\CortexM0\ARM_GCC_541\Debug\ecdsa_i15_bits.o .\CortexM0\ARM_GCC_541\Debug\ecdsa_i15_sign_asn1.o .\CortexM0\ARM_GCC_541\Debug\ecdsa_i15_sign_raw.o .\CortexM0\ARM_GCC_541\Debug\ecdsa_i15_vrfy_asn1.o .\CortexM0\ARM_GCC_541\Debug\ecdsa_i15_vrfy_raw.o .\CortexM0\ARM_GCC_541\Debug\ecdsa_i31_bits.o .\CortexM0\ARM_GCC_541\Debug\ecdsa_i31_sign_asn1.o .\CortexM0\ARM_GCC_541\Debug\ecdsa_i31_sign_raw.o .\CortexM0\ARM_GCC_541\Debug\ecdsa_i31_vrfy_asn1.o .\CortexM0\ARM_GCC_541\Debug\ecdsa_i31_vrfy_raw.o .\CortexM0\ARM_GCC_541\Debug\ecdsa_rta.o .\CortexM0\ARM_GCC_541\Debug\dig_oid.o .\CortexM0\ARM_GCC_541\Debug\dig_size.o .\CortexM0\ARM_GCC_541\Debug\ghash_ctmul.o .\CortexM0\ARM_GCC_541\Debug\ghash_ctmul32.o .\CortexM0\ARM_GCC_541\Debug\ghash_ctmul64.o .\CortexM0\ARM_GCC_541\Debug\ghash_pclmul.o .\CortexM0\ARM_GCC_541\Debug\ghash_pwr8.o .\CortexM0\ARM_GCC_541\Debug\md5.o .\CortexM0\ARM_GCC_541\Debug\md5sha1.o .\CortexM0\ARM_GCC_541\Debug\mgf1.o .\CortexM0\ARM_GCC_541\Debug\multihash.o .\CortexM0\ARM_GCC_541\Debug\sha1.o .\CortexM0\ARM_GCC_541\Debug\sha2big.o .\CortexM0\ARM_GCC_541\Debug\sha2small.o .\CortexM0\ARM_GCC_541\Debug\i15_add.o .\CortexM0\ARM_GCC_541\Debug\i15_bitlen.o .\CortexM0\ARM_GCC_541\Debug\i15_decmod.o .\CortexM0\ARM_GCC_541\Debug\i15_decode.o .\CortexM0\ARM_GCC_541\Debug\i15_decred.o .\CortexM0\ARM_GCC_541\Debug\i15_encode.o .\CortexM0\ARM_GCC_541\Debug\i15_fmont.o .\CortexM0\ARM_GCC_541\Debug\i15_iszero.o .\CortexM0\ARM_GCC_541\Debug\i15_modpow.o .\CortexM0\ARM_GCC_541\Debug\i15_modpow2.o .\CortexM0\ARM_GCC_541\Debug\i15_montmul.o .\CortexM0\ARM_GCC_541\Debug\i15_mulacc.o .\CortexM0\ARM_GCC_541\Debug\i15_muladd.o .\CortexM0\ARM_GCC_541\Debug\i15_ninv15.o .\CortexM0\ARM_GCC_541\Debug\i15_reduce.o .\CortexM0\ARM_GCC_541\Debug\i15_rshift.o .\CortexM0\ARM_GCC_541\Debug\i15_sub.o .\CortexM0\ARM_GCC_541\Debug\i15_tmont.o .\CortexM0\ARM_GCC_541\Debug\i31_add.o .\CortexM0\ARM_GCC_541\Debug\i31_bitlen.o .\CortexM0\ARM_GCC_541\Debug\i31_decmod.o .\CortexM0\ARM_GCC_541\Debug\i31_decode.o .\CortexM0\ARM_GCC_541\Debug\i31_decred.o .\CortexM0\ARM_GCC_541\Debug\i31_encode.o .\CortexM0\ARM_GCC_541\Debug\i31_fmont.o .\CortexM0\ARM_GCC_541\Debug\i31_iszero.o .\CortexM0\ARM_GCC_541\Debug\i31_modpow.o .\CortexM0\ARM_GCC_541\Debug\i31_modpow2.o .\CortexM0\ARM_GCC_541\Debug\i31_montmul.o .\CortexM0\ARM_GCC_541\Debug\i31_mulacc.o .\CortexM0\ARM_GCC_541\Debug\i31_muladd.o .\CortexM0\ARM_GCC_541\Debug\i31_ninv31.o .\CortexM0\ARM_GCC_541\Debug\i31_reduce.o .\CortexM0\ARM_GCC_541\Debug\i31_rshift.o .\CortexM0\ARM_GCC_541\Debug\i31_sub.o .\CortexM0\ARM_GCC_541\Debug\i31_tmont.o .\CortexM0\ARM_GCC_541\Debug\i32_add.o .\CortexM0\ARM_GCC_541\Debug\i32_bitlen.o .\CortexM0\ARM_GCC_541\Debug\i32_decmod.o .\CortexM0\ARM_GCC_541\Debug\i32_decode.o .\CortexM0\ARM_GCC_541\Debug\i32_decred.o .\CortexM0\ARM_GCC_541\Debug\i32_div32.o .\CortexM0\ARM_GCC_541\Debug\i32_encode.o .\CortexM0\ARM_GCC_541\Debug\i32_fmont.o .\CortexM0\ARM_GCC_541\Debug\i32_iszero.o .\CortexM0\ARM_GCC_541\Debug\i32_modpow.o .\CortexM0\ARM_GCC_541\Debug\i32_montmul.o .\CortexM0\ARM_GCC_541\Debug\i32_mulacc.o .\CortexM0\ARM_GCC_541\Debug\i32_muladd.o .\CortexM0\ARM_GCC_541\Debug\i32_ninv32.o .\CortexM0\ARM_GCC_541\Debug\i32_reduce.o .\CortexM0\ARM_GCC_541\Debug\i32_sub.o .\CortexM0\ARM_GCC_541\Debug\i32_tmont.o .\CortexM0\ARM_GCC_541\Debug\i62_modpow2.o .\CortexM0\ARM_GCC_541\Debug\hmac.o .\CortexM0\ARM_GCC_541\Debug\hmac_ct.o .\CortexM0\ARM_GCC_541\Debug\hmac_drbg.o .\CortexM0\ARM_GCC_541\Debug\sysrng.o .\CortexM0\ARM_GCC_541\Debug\rsa_default_oaep_decrypt.o .\CortexM0\ARM_GCC_541\Debug\rsa_default_oaep_encrypt.o .\CortexM0\ARM_GCC_541\Debug\rsa_default_pkcs1_sign.o .\CortexM0\ARM_GCC_541\Debug\rsa_default_pkcs1_vrfy.o .\CortexM0\ARM_GCC_541\Debug\rsa_default_priv.o .\CortexM0\ARM_GCC_541\Debug\rsa_default_pub.o .\CortexM0\ARM_GCC_541\Debug\rsa_i15_oaep_decrypt.o .\CortexM0\ARM_GCC_541\Debug\rsa_i15_oaep_encrypt.o .\CortexM0\ARM_GCC_541\Debug\rsa_i15_pkcs1_sign.o .\CortexM0\ARM_GCC_541\Debug\rsa_i15_pkcs1_vrfy.o .\CortexM0\ARM_GCC_541\Debug\rsa_i15_priv.o .\CortexM0\ARM_GCC_541\Debug\rsa_i15_pub.o .\CortexM0\ARM_GCC_541\Debug\rsa_i31_oaep_decrypt.o .\CortexM0\ARM_GCC_541\Debug\rsa_i31_oaep_encrypt.o .\CortexM0\ARM_GCC_541\Debug\rsa_i31_pkcs1_sign.o .\CortexM0\ARM_GCC_541\Debug\rsa_i31_pkcs1_vrfy.o .\CortexM0\ARM_GCC_541\Debug\rsa_i31_priv.o .\CortexM0\ARM_GCC_541\Debug\rsa_i31_pub.o .\CortexM0\ARM_GCC_541\Debug\rsa_i32_oaep_decrypt.o .\CortexM0\ARM_GCC_541\Debug\rsa_i32_oaep_encrypt.o .\CortexM0\ARM_GCC_541\Debug\rsa_i32_pkcs1_sign.o .\CortexM0\ARM_GCC_541\Debug\rsa_i32_pkcs1_vrfy.o .\CortexM0\ARM_GCC_541\Debug\rsa_i32_priv.o .\CortexM0\ARM_GCC_541\Debug\rsa_i32_pub.o .\CortexM0\ARM_GCC_541\Debug\rsa_i62_oaep_decrypt.o .\CortexM0\ARM_GCC_541\Debug\rsa_i62_oaep_encrypt.o .\CortexM0\ARM_GCC_541\Debug\rsa_i62_pkcs1_sign.o .\CortexM0\ARM_GCC_541\Debug\rsa_i62_pkcs1_vrfy.o .\CortexM0\ARM_GCC_541\Debug\rsa_i62_priv.o .\CortexM0\ARM_GCC_541\Debug\rsa_i62_pub.o .\CortexM0\ARM_GCC_541\Debug\rsa_oaep_pad.o .\CortexM0\ARM_GCC_541\Debug\rsa_oaep_unpad.o .\CortexM0\ARM_GCC_541\Debug\rsa_pkcs1_sig_pad.o .\CortexM0\ARM_GCC_541\Debug\rsa_pkcs1_sig_unpad.o .\CortexM0\ARM_GCC_541\Debug\rsa_ssl_decrypt.o .\CortexM0\ARM_GCC_541\Debug\prf.o .\CortexM0\ARM_GCC_541\Debug\prf_md5sha1.o .\CortexM0\ARM_GCC_541\Debug\prf_sha256.o .\CortexM0\ARM_GCC_541\Debug\prf_sha384.o .\CortexM0\ARM_GCC_541\Debug\ssl_ccert_single_ec.o .\CortexM0\ARM_GCC_541\Debug\ssl_ccert_single_rsa.o .\CortexM0\ARM_GCC_541\Debug\ssl_client.o .\CortexM0\ARM_GCC_541\Debug\ssl_client_default_rsapub.o .\CortexM0\ARM_GCC_541\Debug\ssl_client_full.o .\CortexM0\ARM_GCC_541\Debug\ssl_engine.o .\CortexM0\ARM_GCC_541\Debug\ssl_engine_default_aescbc.o .\CortexM0\ARM_GCC_541\Debug\ssl_engine_default_aesgcm.o .\CortexM0\ARM_GCC_541\Debug\ssl_engine_default_chapol.o .\CortexM0\ARM_GCC_541\Debug\ssl_engine_default_descbc.o .\CortexM0\ARM_GCC_541\Debug\ssl_engine_default_ec.o .\CortexM0\ARM_GCC_541\Debug\ssl_engine_default_ecdsa.o .\CortexM0\ARM_GCC_541\Debug\ssl_engine_default_rsavrfy.o .\CortexM0\ARM_GCC_541\Debug\ssl_hashes.o .\CortexM0\ARM_GCC_541\Debug\ssl_hs_client.o .\CortexM0\ARM_GCC_541\Debug\ssl_hs_server.o .\CortexM0\ARM_GCC_541\Debug\ssl_io.o .\CortexM0\ARM_GCC_541\Debug\ssl_keyexport.o .\CortexM0\ARM_GCC_541\Debug\ssl_lru.o .\CortexM0\ARM_GCC_541\Debug\ssl_rec_cbc.o .\CortexM0\ARM_GCC_541\Debug\ssl_rec_chapol.o .\CortexM0\ARM_GCC_541\Debug\ssl_rec_gcm.o .\CortexM0\ARM_GCC_541\Debug\ssl_scert_single_ec.o .\CortexM0\ARM_GCC_541\Debug\ssl_scert_single_rsa.o .\CortexM0\ARM_GCC_541\Debug\ssl_server.o .\CortexM0\ARM_GCC_541\Debug\ssl_server_full_ec.o .\CortexM0\ARM_GCC_541\Debug\ssl_server_full_rsa.o .\CortexM0\ARM_GCC_541\Debug\ssl_server_mine2c.o .\CortexM0\ARM_GCC_541\Debug\ssl_server_mine2g.o .\CortexM0\ARM_GCC_541\Debug\ssl_server_minf2c.o .\CortexM0\ARM_GCC_541\Debug\ssl_server_minf2g.o .\CortexM0\ARM_GCC_541\Debug\ssl_server_minr2g.o .\CortexM0\ARM_GCC_541\Debug\ssl_server_minu2g.o .\CortexM0\ARM_GCC_541\Debug\ssl_server_minv2g.o .\CortexM0\ARM_GCC_541\Debug\aes_big_cbcdec.o .\CortexM0\ARM_GCC_541\Debug\aes_big_cbcenc.o .\CortexM0\ARM_GCC_541\Debug\aes_big_ctr.o .\CortexM0\ARM_GCC_541\Debug\aes_big_ctrcbc.o .\CortexM0\ARM_GCC_541\Debug\aes_big_dec.o .\CortexM0\ARM_GCC_541\Debug\aes_big_enc.o .\CortexM0\ARM_GCC_541\Debug\aes_common.o .\CortexM0\ARM_GCC_541\Debug\aes_ct.o .\CortexM0\ARM_GCC_541\Debug\aes_ct_cbcdec.o .\CortexM0\ARM_GCC_541\Debug\aes_ct_cbcenc.o .\CortexM0\ARM_GCC_541\Debug\aes_ct_ctr.o .\CortexM0\ARM_GCC_541\Debug\aes_ct_ctrcbc.o .\CortexM0\ARM_GCC_541\Debug\aes_ct_dec.o .\CortexM0\ARM_GCC_541\Debug\aes_ct_enc.o .\CortexM0\ARM_GCC_541\Debug\aes_ct64.o .\CortexM0\ARM_GCC_541\Debug\aes_ct64_cbcdec.o .\CortexM0\ARM_GCC_541\Debug\aes_ct64_cbcenc.o .\CortexM0\ARM_GCC_541\Debug\aes_ct64_ctr.o .\CortexM0\ARM_GCC_541\Debug\aes_ct64_ctrcbc.o .\CortexM0\ARM_GCC_541\Debug\aes_ct64_dec.o .\CortexM0\ARM_GCC_541\Debug\aes_ct64_enc.o .\CortexM0\ARM_GCC_541\Debug\aes_pwr8.o .\CortexM0\ARM_GCC_541\Debug\aes_pwr8_cbcdec.o .\CortexM0\ARM_GCC_541\Debug\aes_pwr8_cbcenc.o .\CortexM0\ARM_GCC_541\Debug\aes_pwr8_ctr.o .\CortexM0\ARM_GCC_541\Debug\aes_small_cbcdec.o .\CortexM0\ARM_GCC_541\Debug\aes_small_cbcenc.o .\CortexM0\ARM_GCC_541\Debug\aes_small_ctr.o .\CortexM0\ARM_GCC_541\Debug\aes_small_ctrcbc.o .\CortexM0\ARM_GCC_541\Debug\aes_small_dec.o .\CortexM0\ARM_GCC_541\Debug\aes_small_enc.o .\CortexM0\ARM_GCC_541\Debug\aes_x86ni.o .\CortexM0\ARM_GCC_541\Debug\aes_x86ni_cbcdec.o .\CortexM0\ARM_GCC_541\Debug\aes_x86ni_cbcenc.o .\CortexM0\ARM_GCC_541\Debug\aes_x86ni_ctr.o .\CortexM0\ARM_GCC_541\Debug\aes_x86ni_ctrcbc.o .\CortexM0\ARM_GCC_541\Debug\chacha20_ct.o .\CortexM0\ARM_GCC_541\Debug\chacha20_sse2.o .\CortexM0\ARM_GCC_541\Debug\des_ct.o .\CortexM0\ARM_GCC_541\Debug\des_ct_cbcdec.o .\CortexM0\ARM_GCC_541\Debug\des_ct_cbcenc.o .\CortexM0\ARM_GCC_541\Debug\des_support.o .\CortexM0\ARM_GCC_541\Debug\des_tab.o .\CortexM0\ARM_GCC_541\Debug\des_tab_cbcdec.o .\CortexM0\ARM_GCC_541\Debug\des_tab_cbcenc.o .\CortexM0\ARM_GCC_541\Debug\poly1305_ctmul.o .\CortexM0\ARM_GCC_541\Debug\poly1305_ctmul32.o .\CortexM0\ARM_GCC_541\Debug\poly1305_ctmulq.o .\CortexM0\ARM_GCC_541\Debug\poly1305_i15.o .\CortexM0\ARM_GCC_541\Debug\skey_decoder.o .\CortexM0\ARM_GCC_541\Debug\x509_decoder.o .\CortexM0\ARM_GCC_541\Debug\x509_knownkey.o .\CortexM0\ARM_GCC_541\Debug\x509_minimal.o .\CortexM0\ARM_GCC_541\Debug\x509_minimal_full.o .\CortexM0\ARM_GCC_541\Debug\usbserialprotocol.o .\CortexM0\ARM_GCC_541\Debug\cyfitter_cfg.o .\CortexM0\ARM_GCC_541\Debug\cymetadata.o .\CortexM0\ARM_GCC_541\Debug\Cm0Start.o .\CortexM0\ARM_GCC_541\Debug\CARD-rev3.a "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\CapSense_CSD_P4_v2_60\PSoC4\Library\CapsenseP4Library_GCC.a" -mcpu=cortex-m0 -mthumb -L Generated_Source\PSoC4 -Wl,-Map,.\CortexM0\ARM_GCC_541\Debug/CARD-rev3.map -T Generated_Source\PSoC4\cm0gcc.ld -specs=nano.specs -Wl,--gc-sections -g -ffunction-sections -O0 -ffat-lto-objects -Wl,--end-group
cyelftool.exe -C "C:\Users\Heckerman\PSoC Creator Projects\bank-protocol\CARD-rev3.cydsn\CortexM0\ARM_GCC_541\Debug\CARD-rev3.elf" --flash_row_size 128 --flash_size 32768 --flash_offset 0x00000000
No ELF section .cychecksum found, creating one
Application checksum calculated and stored in ELF section .cychecksum
Checksum calculated and stored in ELF section .cymeta
cyelftool.exe -S "C:\Users\Heckerman\PSoC Creator Projects\bank-protocol\CARD-rev3.cydsn\CortexM0\ARM_GCC_541\Debug\CARD-rev3.elf"
Flash used: 6224 of 32768 bytes (19.0%).
SRAM used: 1548 of 4096 bytes (37.8%). Stack: 1024 bytes. Heap: 128 bytes.
--------------- Build Succeeded: 07/24/2018 11:13:21 ---------------
