INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/minec/Documents/School/comp-arch-labs/Lab-2/Lab-2.srcs/sources_1/new/lab-2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-311] analyzing module RCA_4b
INFO: [VRFC 10-311] analyzing module RCA_8b
INFO: [VRFC 10-311] analyzing module Decoder3x8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/minec/Documents/School/comp-arch-labs/Lab-2/Lab-2.srcs/sim_1/new/Lab2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab2_tb
INFO: [VRFC 10-311] analyzing module Decoder3x8_tb
INFO: [VRFC 10-311] analyzing module RCA_8b_tb
