<?xml version="1.0"?>
<!-- created by Custom Designer build#  ,on -->
<file-format version="1.0" name="synopsysPrefs">
        <preferences>
                <pref value="mylibrary/adder_1bit/layout" name="xtLPELayLCV"/>
                <pref value="mylibrary/adder_1bit/schematic" name="xtLPESchLCV"/>
                <pref value="/home/cemaj/tarora/eecs168/adder_1bit.starrc.lpe/saed90nm_1p9m_star_nominal.cdesigner.cmd" name="xtLPEStarOutputRunset"/>
                <pref value="StarRC" name="xtLPETool"/>
                <pref value="false" name="xtStarCaseSensitive"/>
                <pref value="/home/cemaj/tarora/eecs168/pvjob_mylibrary.adder_1bit.icv.lvs/pex_runset_report" name="xtStarICVRunsetReportFile"/>
                <pref value="200" name="xtStarMode"/>
                <pref value="adder_1bit.starrc.lpe/adder_1bit.SPF" name="xtStarNetlistFile"/>
                <pref value="VSS" name="xtStarNetlistGroundNodeName"/>
                <pref value="true" name="xtStarNetlistInductance"/>
                <pref value="/usr/local/synopsys/pdk/SAED_PDK90nm/starrcxt/device_map" name="xtStarOADeviceMappingFile"/>
                <pref value="/usr/local/synopsys/pdk/SAED_PDK90nm/starrcxt/output_layer_map" name="xtStarOALayerMappingFile"/>
                <pref value="0.1" name="xtStarOAMarkerSize"/>
                <pref value="NO" name="xtStarReduction"/>
                <pref value="false" name="xtStarRemoveFloatingNets"/>
                <pref value="/home/cemaj/tarora/eecs168/pvjob_mylibrary.adder_1bit.icv.lvs/adder_1bit.cdesigner.sp" name="xtStarSpiceSubcktFile"/>
                <pref value="/usr/local/synopsys/pdk/SAED_PDK90nm/starrcxt/saed90nm.nxtgrd" name="xtStarTcadGrdFile"/>
                <pref value="YES" name="xtStarXref"/>
        </preferences>
</file-format>
