INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/petrichor0/Desktop/co/lab3/lab3.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/petrichor0/Desktop/co/lab3/lab3.srcs/sim_1/new/RegFile_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile_sim
