block_design_uart_rx_0_0.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_uart_rx_0_0/sim/block_design_uart_rx_0_0.v,
util_ds_buf.vhd,vhdl,xil_defaultlib,../../../bd/block_design/ip/block_design_util_ds_buf_0_1/util_ds_buf.vhd,
block_design_util_ds_buf_0_1.vhd,vhdl,xil_defaultlib,../../../bd/block_design/ip/block_design_util_ds_buf_0_1/sim/block_design_util_ds_buf_0_1.vhd,
xbip_utils_v3_0_vh_rfs.vhd,vhdl,xbip_utils_v3_0_10,../../../../basys_serial.gen/sources_1/bd/block_design/ipshared/d117/hdl/xbip_utils_v3_0_vh_rfs.vhd,
c_reg_fd_v12_0_vh_rfs.vhd,vhdl,c_reg_fd_v12_0_6,../../../../basys_serial.gen/sources_1/bd/block_design/ipshared/edec/hdl/c_reg_fd_v12_0_vh_rfs.vhd,
xbip_dsp48_wrapper_v3_0_vh_rfs.vhd,vhdl,xbip_dsp48_wrapper_v3_0_4,../../../../basys_serial.gen/sources_1/bd/block_design/ipshared/cdbf/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd,
xbip_pipe_v3_0_vh_rfs.vhd,vhdl,xbip_pipe_v3_0_6,../../../../basys_serial.gen/sources_1/bd/block_design/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd,
xbip_dsp48_addsub_v3_0_vh_rfs.vhd,vhdl,xbip_dsp48_addsub_v3_0_6,../../../../basys_serial.gen/sources_1/bd/block_design/ipshared/910d/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd,
xbip_addsub_v3_0_vh_rfs.vhd,vhdl,xbip_addsub_v3_0_6,../../../../basys_serial.gen/sources_1/bd/block_design/ipshared/cfdd/hdl/xbip_addsub_v3_0_vh_rfs.vhd,
c_addsub_v12_0_vh_rfs.vhd,vhdl,c_addsub_v12_0_14,../../../../basys_serial.gen/sources_1/bd/block_design/ipshared/ebb8/hdl/c_addsub_v12_0_vh_rfs.vhd,
c_gate_bit_v12_0_vh_rfs.vhd,vhdl,c_gate_bit_v12_0_6,../../../../basys_serial.gen/sources_1/bd/block_design/ipshared/7161/hdl/c_gate_bit_v12_0_vh_rfs.vhd,
xbip_counter_v3_0_vh_rfs.vhd,vhdl,xbip_counter_v3_0_6,../../../../basys_serial.gen/sources_1/bd/block_design/ipshared/9ac8/hdl/xbip_counter_v3_0_vh_rfs.vhd,
c_counter_binary_v12_0_vh_rfs.vhd,vhdl,c_counter_binary_v12_0_14,../../../../basys_serial.gen/sources_1/bd/block_design/ipshared/1f12/hdl/c_counter_binary_v12_0_vh_rfs.vhd,
block_design_c_counter_binary_0_0.vhd,vhdl,xil_defaultlib,../../../bd/block_design/ip/block_design_c_counter_binary_0_0/sim/block_design_c_counter_binary_0_0.vhd,
block_design.v,verilog,xil_defaultlib,../../../bd/block_design/sim/block_design.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
