==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.reactossdklib3rdpartystlportsrcc_locale_win32c_locale_win32.c___ConvertTime_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:02:46 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 25734 ; free virtual = 37220
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:02:46 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 25734 ; free virtual = 37220
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:02:47 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 25733 ; free virtual = 37219
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:02:47 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 25733 ; free virtual = 37219
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:02:48 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 25714 ; free virtual = 37200
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:02:49 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 25696 ; free virtual = 37182
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing '__ConvertTime' ...
WARNING: [SYN 201-103] Top function name '__ConvertTime' is not a legal RTL name.
WARNING: [SYN 201-103] Top function name '__ConvertTime' is not a legal RTL name and is changed to 'p_ConvertTime'; this may result in automatic C/RTL co-simulation failure.
WARNING: [SYN 201-107] Renaming port name '__ConvertTime/buffer' to '__ConvertTime/buffer_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_ConvertTime' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 169.2 seconds; current allocated memory: 126.810 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 129.149 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_ConvertTime' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'p_ConvertTime/NTTime' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_ConvertTime/buffer_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_ConvertTime/buf_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'p_ConvertTime' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_ConvertTime'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 130.855 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:02:52 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 25673 ; free virtual = 37164
INFO: [VHDL 208-304] Generating VHDL RTL for p_ConvertTime.
INFO: [VLOG 209-307] Generating Verilog RTL for p_ConvertTime.
INFO: [HLS 200-10] Opening project '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.reactossdktoolsunicodewctomb.c_wcstombs_sbcs_with_main.c'.
ERROR: [HLS 200-70] You must open a solution first
INFO: [HLS 200-10] Opening solution '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.reactossdktoolsunicodewctomb.c_wcstombs_sbcs_with_main.c/solution1'.
