--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2726 paths analyzed, 1041 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.101ns.
--------------------------------------------------------------------------------
Slack:                  13.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_16_1 (FF)
  Destination:          rngesus/M_x_q_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.066ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_16_1 to rngesus/M_x_q_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y36.AQ      Tcko                  0.476   M_w_q_16_1
                                                       rngesus/M_w_q_16_1
    SLICE_X11Y36.D3      net (fanout=1)        0.906   M_w_q_16_1
    SLICE_X11Y36.D       Tilo                  0.259   M_rngesus_num[19]
                                                       Mmux_M_rngesus_next1_SW0
    SLICE_X11Y36.C2      net (fanout=8)        2.053   N8
    SLICE_X11Y36.C       Tilo                  0.259   M_rngesus_num[19]
                                                       Mmux_M_rngesus_next1
    SLICE_X11Y28.CE      net (fanout=10)       1.748   M_rngesus_next
    SLICE_X11Y28.CLK     Tceck                 0.365   rngesus/M_x_q[31]
                                                       rngesus/M_x_q_31
    -------------------------------------------------  ---------------------------
    Total                                      6.066ns (1.359ns logic, 4.707ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  14.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_18 (FF)
  Destination:          rngesus/M_x_q_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.894ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.714 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_18 to rngesus/M_x_q_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y36.AQ      Tcko                  0.430   M_rngesus_num[19]
                                                       rngesus/M_w_q_18
    SLICE_X11Y36.D2      net (fanout=10)       0.780   M_rngesus_num[18]
    SLICE_X11Y36.D       Tilo                  0.259   M_rngesus_num[19]
                                                       Mmux_M_rngesus_next1_SW0
    SLICE_X11Y36.C2      net (fanout=8)        2.053   N8
    SLICE_X11Y36.C       Tilo                  0.259   M_rngesus_num[19]
                                                       Mmux_M_rngesus_next1
    SLICE_X11Y28.CE      net (fanout=10)       1.748   M_rngesus_next
    SLICE_X11Y28.CLK     Tceck                 0.365   rngesus/M_x_q[31]
                                                       rngesus/M_x_q_31
    -------------------------------------------------  ---------------------------
    Total                                      5.894ns (1.313ns logic, 4.581ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  14.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_16_1 (FF)
  Destination:          rngesus/M_x_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.876ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.686 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_16_1 to rngesus/M_x_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y36.AQ      Tcko                  0.476   M_w_q_16_1
                                                       rngesus/M_w_q_16_1
    SLICE_X11Y36.D3      net (fanout=1)        0.906   M_w_q_16_1
    SLICE_X11Y36.D       Tilo                  0.259   M_rngesus_num[19]
                                                       Mmux_M_rngesus_next1_SW0
    SLICE_X11Y36.C2      net (fanout=8)        2.053   N8
    SLICE_X11Y36.C       Tilo                  0.259   M_rngesus_num[19]
                                                       Mmux_M_rngesus_next1
    SLICE_X13Y28.CE      net (fanout=10)       1.533   M_rngesus_next
    SLICE_X13Y28.CLK     Tceck                 0.390   rngesus/M_x_q[24]
                                                       rngesus/M_x_q_24
    -------------------------------------------------  ---------------------------
    Total                                      5.876ns (1.384ns logic, 4.492ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  14.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_16_1 (FF)
  Destination:          rngesus/M_x_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.851ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.686 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_16_1 to rngesus/M_x_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y36.AQ      Tcko                  0.476   M_w_q_16_1
                                                       rngesus/M_w_q_16_1
    SLICE_X11Y36.D3      net (fanout=1)        0.906   M_w_q_16_1
    SLICE_X11Y36.D       Tilo                  0.259   M_rngesus_num[19]
                                                       Mmux_M_rngesus_next1_SW0
    SLICE_X11Y36.C2      net (fanout=8)        2.053   N8
    SLICE_X11Y36.C       Tilo                  0.259   M_rngesus_num[19]
                                                       Mmux_M_rngesus_next1
    SLICE_X13Y28.CE      net (fanout=10)       1.533   M_rngesus_next
    SLICE_X13Y28.CLK     Tceck                 0.365   rngesus/M_x_q[24]
                                                       rngesus/M_x_q_23
    -------------------------------------------------  ---------------------------
    Total                                      5.851ns (1.359ns logic, 4.492ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  14.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_18 (FF)
  Destination:          rngesus/M_x_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.704ns (Levels of Logic = 2)
  Clock Path Skew:      -0.056ns (0.686 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_18 to rngesus/M_x_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y36.AQ      Tcko                  0.430   M_rngesus_num[19]
                                                       rngesus/M_w_q_18
    SLICE_X11Y36.D2      net (fanout=10)       0.780   M_rngesus_num[18]
    SLICE_X11Y36.D       Tilo                  0.259   M_rngesus_num[19]
                                                       Mmux_M_rngesus_next1_SW0
    SLICE_X11Y36.C2      net (fanout=8)        2.053   N8
    SLICE_X11Y36.C       Tilo                  0.259   M_rngesus_num[19]
                                                       Mmux_M_rngesus_next1
    SLICE_X13Y28.CE      net (fanout=10)       1.533   M_rngesus_next
    SLICE_X13Y28.CLK     Tceck                 0.390   rngesus/M_x_q[24]
                                                       rngesus/M_x_q_24
    -------------------------------------------------  ---------------------------
    Total                                      5.704ns (1.338ns logic, 4.366ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  14.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_18 (FF)
  Destination:          rngesus/M_x_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.679ns (Levels of Logic = 2)
  Clock Path Skew:      -0.056ns (0.686 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_18 to rngesus/M_x_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y36.AQ      Tcko                  0.430   M_rngesus_num[19]
                                                       rngesus/M_w_q_18
    SLICE_X11Y36.D2      net (fanout=10)       0.780   M_rngesus_num[18]
    SLICE_X11Y36.D       Tilo                  0.259   M_rngesus_num[19]
                                                       Mmux_M_rngesus_next1_SW0
    SLICE_X11Y36.C2      net (fanout=8)        2.053   N8
    SLICE_X11Y36.C       Tilo                  0.259   M_rngesus_num[19]
                                                       Mmux_M_rngesus_next1
    SLICE_X13Y28.CE      net (fanout=10)       1.533   M_rngesus_next
    SLICE_X13Y28.CLK     Tceck                 0.365   rngesus/M_x_q[24]
                                                       rngesus/M_x_q_23
    -------------------------------------------------  ---------------------------
    Total                                      5.679ns (1.313ns logic, 4.366ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  14.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_16_1 (FF)
  Destination:          rngesus/M_x_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.697ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.199 - 0.203)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_16_1 to rngesus/M_x_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y36.AQ      Tcko                  0.476   M_w_q_16_1
                                                       rngesus/M_w_q_16_1
    SLICE_X11Y36.D3      net (fanout=1)        0.906   M_w_q_16_1
    SLICE_X11Y36.D       Tilo                  0.259   M_rngesus_num[19]
                                                       Mmux_M_rngesus_next1_SW0
    SLICE_X11Y36.C2      net (fanout=8)        2.053   N8
    SLICE_X11Y36.C       Tilo                  0.259   M_rngesus_num[19]
                                                       Mmux_M_rngesus_next1
    SLICE_X15Y32.CE      net (fanout=10)       1.379   M_rngesus_next
    SLICE_X15Y32.CLK     Tceck                 0.365   rngesus/M_x_q[12]
                                                       rngesus/M_x_q_12
    -------------------------------------------------  ---------------------------
    Total                                      5.697ns (1.359ns logic, 4.338ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  14.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_17 (FF)
  Destination:          rngesus/M_x_q_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.637ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.714 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_17 to rngesus/M_x_q_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y37.AQ      Tcko                  0.430   M_rngesus_num[17]
                                                       rngesus/M_w_q_17
    SLICE_X11Y36.D4      net (fanout=15)       0.523   M_rngesus_num[17]
    SLICE_X11Y36.D       Tilo                  0.259   M_rngesus_num[19]
                                                       Mmux_M_rngesus_next1_SW0
    SLICE_X11Y36.C2      net (fanout=8)        2.053   N8
    SLICE_X11Y36.C       Tilo                  0.259   M_rngesus_num[19]
                                                       Mmux_M_rngesus_next1
    SLICE_X11Y28.CE      net (fanout=10)       1.748   M_rngesus_next
    SLICE_X11Y28.CLK     Tceck                 0.365   rngesus/M_x_q[31]
                                                       rngesus/M_x_q_31
    -------------------------------------------------  ---------------------------
    Total                                      5.637ns (1.313ns logic, 4.324ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  14.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_16_1 (FF)
  Destination:          rngesus/M_z_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.639ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.184 - 0.203)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_16_1 to rngesus/M_z_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y36.AQ      Tcko                  0.476   M_w_q_16_1
                                                       rngesus/M_w_q_16_1
    SLICE_X11Y36.D3      net (fanout=1)        0.906   M_w_q_16_1
    SLICE_X11Y36.D       Tilo                  0.259   M_rngesus_num[19]
                                                       Mmux_M_rngesus_next1_SW0
    SLICE_X11Y35.A1      net (fanout=8)        1.879   N8
    SLICE_X11Y35.A       Tilo                  0.259   rngesus/M_y_q[29]
                                                       Mmux_M_rngesus_next1_4
    SLICE_X15Y39.CE      net (fanout=9)        1.495   Mmux_M_rngesus_next13
    SLICE_X15Y39.CLK     Tceck                 0.365   rngesus/M_z_q[0]
                                                       rngesus/M_z_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.639ns (1.359ns logic, 4.280ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  14.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_18 (FF)
  Destination:          rngesus/M_x_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.525ns (Levels of Logic = 2)
  Clock Path Skew:      -0.045ns (0.604 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_18 to rngesus/M_x_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y36.AQ      Tcko                  0.430   M_rngesus_num[19]
                                                       rngesus/M_w_q_18
    SLICE_X11Y36.D2      net (fanout=10)       0.780   M_rngesus_num[18]
    SLICE_X11Y36.D       Tilo                  0.259   M_rngesus_num[19]
                                                       Mmux_M_rngesus_next1_SW0
    SLICE_X11Y36.C2      net (fanout=8)        2.053   N8
    SLICE_X11Y36.C       Tilo                  0.259   M_rngesus_num[19]
                                                       Mmux_M_rngesus_next1
    SLICE_X15Y32.CE      net (fanout=10)       1.379   M_rngesus_next
    SLICE_X15Y32.CLK     Tceck                 0.365   rngesus/M_x_q[12]
                                                       rngesus/M_x_q_12
    -------------------------------------------------  ---------------------------
    Total                                      5.525ns (1.313ns logic, 4.212ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  14.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_18 (FF)
  Destination:          rngesus/M_z_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.467ns (Levels of Logic = 2)
  Clock Path Skew:      -0.060ns (0.589 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_18 to rngesus/M_z_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y36.AQ      Tcko                  0.430   M_rngesus_num[19]
                                                       rngesus/M_w_q_18
    SLICE_X11Y36.D2      net (fanout=10)       0.780   M_rngesus_num[18]
    SLICE_X11Y36.D       Tilo                  0.259   M_rngesus_num[19]
                                                       Mmux_M_rngesus_next1_SW0
    SLICE_X11Y35.A1      net (fanout=8)        1.879   N8
    SLICE_X11Y35.A       Tilo                  0.259   rngesus/M_y_q[29]
                                                       Mmux_M_rngesus_next1_4
    SLICE_X15Y39.CE      net (fanout=9)        1.495   Mmux_M_rngesus_next13
    SLICE_X15Y39.CLK     Tceck                 0.365   rngesus/M_z_q[0]
                                                       rngesus/M_z_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.467ns (1.313ns logic, 4.154ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  14.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_17 (FF)
  Destination:          rngesus/M_x_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.447ns (Levels of Logic = 2)
  Clock Path Skew:      -0.053ns (0.686 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_17 to rngesus/M_x_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y37.AQ      Tcko                  0.430   M_rngesus_num[17]
                                                       rngesus/M_w_q_17
    SLICE_X11Y36.D4      net (fanout=15)       0.523   M_rngesus_num[17]
    SLICE_X11Y36.D       Tilo                  0.259   M_rngesus_num[19]
                                                       Mmux_M_rngesus_next1_SW0
    SLICE_X11Y36.C2      net (fanout=8)        2.053   N8
    SLICE_X11Y36.C       Tilo                  0.259   M_rngesus_num[19]
                                                       Mmux_M_rngesus_next1
    SLICE_X13Y28.CE      net (fanout=10)       1.533   M_rngesus_next
    SLICE_X13Y28.CLK     Tceck                 0.390   rngesus/M_x_q[24]
                                                       rngesus/M_x_q_24
    -------------------------------------------------  ---------------------------
    Total                                      5.447ns (1.338ns logic, 4.109ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  14.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_16_1 (FF)
  Destination:          rngesus/M_z_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.466ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.689 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_16_1 to rngesus/M_z_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y36.AQ      Tcko                  0.476   M_w_q_16_1
                                                       rngesus/M_w_q_16_1
    SLICE_X11Y36.D3      net (fanout=1)        0.906   M_w_q_16_1
    SLICE_X11Y36.D       Tilo                  0.259   M_rngesus_num[19]
                                                       Mmux_M_rngesus_next1_SW0
    SLICE_X11Y35.A1      net (fanout=8)        1.879   N8
    SLICE_X11Y35.A       Tilo                  0.259   rngesus/M_y_q[29]
                                                       Mmux_M_rngesus_next1_4
    SLICE_X15Y31.CE      net (fanout=9)        1.297   Mmux_M_rngesus_next13
    SLICE_X15Y31.CLK     Tceck                 0.390   rngesus/M_z_q[15]
                                                       rngesus/M_z_q_15
    -------------------------------------------------  ---------------------------
    Total                                      5.466ns (1.384ns logic, 4.082ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  14.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_17 (FF)
  Destination:          rngesus/M_x_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.422ns (Levels of Logic = 2)
  Clock Path Skew:      -0.053ns (0.686 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_17 to rngesus/M_x_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y37.AQ      Tcko                  0.430   M_rngesus_num[17]
                                                       rngesus/M_w_q_17
    SLICE_X11Y36.D4      net (fanout=15)       0.523   M_rngesus_num[17]
    SLICE_X11Y36.D       Tilo                  0.259   M_rngesus_num[19]
                                                       Mmux_M_rngesus_next1_SW0
    SLICE_X11Y36.C2      net (fanout=8)        2.053   N8
    SLICE_X11Y36.C       Tilo                  0.259   M_rngesus_num[19]
                                                       Mmux_M_rngesus_next1
    SLICE_X13Y28.CE      net (fanout=10)       1.533   M_rngesus_next
    SLICE_X13Y28.CLK     Tceck                 0.365   rngesus/M_x_q[24]
                                                       rngesus/M_x_q_23
    -------------------------------------------------  ---------------------------
    Total                                      5.422ns (1.313ns logic, 4.109ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  14.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_16_1 (FF)
  Destination:          rngesus/M_z_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.441ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.689 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_16_1 to rngesus/M_z_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y36.AQ      Tcko                  0.476   M_w_q_16_1
                                                       rngesus/M_w_q_16_1
    SLICE_X11Y36.D3      net (fanout=1)        0.906   M_w_q_16_1
    SLICE_X11Y36.D       Tilo                  0.259   M_rngesus_num[19]
                                                       Mmux_M_rngesus_next1_SW0
    SLICE_X11Y35.A1      net (fanout=8)        1.879   N8
    SLICE_X11Y35.A       Tilo                  0.259   rngesus/M_y_q[29]
                                                       Mmux_M_rngesus_next1_4
    SLICE_X15Y31.CE      net (fanout=9)        1.297   Mmux_M_rngesus_next13
    SLICE_X15Y31.CLK     Tceck                 0.365   rngesus/M_z_q[15]
                                                       rngesus/M_z_q_14
    -------------------------------------------------  ---------------------------
    Total                                      5.441ns (1.359ns logic, 4.082ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  14.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_16_1 (FF)
  Destination:          rngesus/M_z_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.451ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.189 - 0.203)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_16_1 to rngesus/M_z_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y36.AQ      Tcko                  0.476   M_w_q_16_1
                                                       rngesus/M_w_q_16_1
    SLICE_X11Y36.D3      net (fanout=1)        0.906   M_w_q_16_1
    SLICE_X11Y36.D       Tilo                  0.259   M_rngesus_num[19]
                                                       Mmux_M_rngesus_next1_SW0
    SLICE_X11Y35.A1      net (fanout=8)        1.879   N8
    SLICE_X11Y35.A       Tilo                  0.259   rngesus/M_y_q[29]
                                                       Mmux_M_rngesus_next1_4
    SLICE_X15Y37.CE      net (fanout=9)        1.282   Mmux_M_rngesus_next13
    SLICE_X15Y37.CLK     Tceck                 0.390   rngesus/M_z_q[10]
                                                       rngesus/M_z_q_10
    -------------------------------------------------  ---------------------------
    Total                                      5.451ns (1.384ns logic, 4.067ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  14.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_16_1 (FF)
  Destination:          rngesus/M_x_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.441ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.298 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_16_1 to rngesus/M_x_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y36.AQ      Tcko                  0.476   M_w_q_16_1
                                                       rngesus/M_w_q_16_1
    SLICE_X11Y36.D3      net (fanout=1)        0.906   M_w_q_16_1
    SLICE_X11Y36.D       Tilo                  0.259   M_rngesus_num[19]
                                                       Mmux_M_rngesus_next1_SW0
    SLICE_X11Y36.C2      net (fanout=8)        2.053   N8
    SLICE_X11Y36.C       Tilo                  0.259   M_rngesus_num[19]
                                                       Mmux_M_rngesus_next1
    SLICE_X12Y32.CE      net (fanout=10)       1.175   M_rngesus_next
    SLICE_X12Y32.CLK     Tceck                 0.313   rngesus/M_x_q[15]
                                                       rngesus/M_x_q_14
    -------------------------------------------------  ---------------------------
    Total                                      5.441ns (1.307ns logic, 4.134ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  14.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_16_1 (FF)
  Destination:          rngesus/M_z_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.426ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.189 - 0.203)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_16_1 to rngesus/M_z_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y36.AQ      Tcko                  0.476   M_w_q_16_1
                                                       rngesus/M_w_q_16_1
    SLICE_X11Y36.D3      net (fanout=1)        0.906   M_w_q_16_1
    SLICE_X11Y36.D       Tilo                  0.259   M_rngesus_num[19]
                                                       Mmux_M_rngesus_next1_SW0
    SLICE_X11Y35.A1      net (fanout=8)        1.879   N8
    SLICE_X11Y35.A       Tilo                  0.259   rngesus/M_y_q[29]
                                                       Mmux_M_rngesus_next1_4
    SLICE_X15Y37.CE      net (fanout=9)        1.282   Mmux_M_rngesus_next13
    SLICE_X15Y37.CLK     Tceck                 0.365   rngesus/M_z_q[10]
                                                       rngesus/M_z_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.426ns (1.359ns logic, 4.067ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  14.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_16_1 (FF)
  Destination:          rngesus/M_y_q_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.419ns (Levels of Logic = 3)
  Clock Path Skew:      0.008ns (0.629 - 0.621)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_16_1 to rngesus/M_y_q_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y36.AQ      Tcko                  0.476   M_w_q_16_1
                                                       rngesus/M_w_q_16_1
    SLICE_X11Y36.D3      net (fanout=1)        0.906   M_w_q_16_1
    SLICE_X11Y36.D       Tilo                  0.259   M_rngesus_num[19]
                                                       Mmux_M_rngesus_next1_SW0
    SLICE_X11Y34.D1      net (fanout=8)        1.681   N8
    SLICE_X11Y34.D       Tilo                  0.259   rngesus/M_y_q[30]
                                                       Mmux_M_rngesus_next1_5
    SLICE_X11Y34.C1      net (fanout=15)       1.465   Mmux_M_rngesus_next1_1
    SLICE_X11Y34.CLK     Tas                   0.373   rngesus/M_y_q[30]
                                                       rngesus/M_y_q_30_glue_set
                                                       rngesus/M_y_q_30
    -------------------------------------------------  ---------------------------
    Total                                      5.419ns (1.367ns logic, 4.052ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  14.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_16_1 (FF)
  Destination:          rngesus/M_x_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.381ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.298 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_16_1 to rngesus/M_x_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y36.AQ      Tcko                  0.476   M_w_q_16_1
                                                       rngesus/M_w_q_16_1
    SLICE_X11Y36.D3      net (fanout=1)        0.906   M_w_q_16_1
    SLICE_X11Y36.D       Tilo                  0.259   M_rngesus_num[19]
                                                       Mmux_M_rngesus_next1_SW0
    SLICE_X11Y36.C2      net (fanout=8)        2.053   N8
    SLICE_X11Y36.C       Tilo                  0.259   M_rngesus_num[19]
                                                       Mmux_M_rngesus_next1
    SLICE_X12Y32.CE      net (fanout=10)       1.175   M_rngesus_next
    SLICE_X12Y32.CLK     Tceck                 0.253   rngesus/M_x_q[15]
                                                       rngesus/M_x_q_15
    -------------------------------------------------  ---------------------------
    Total                                      5.381ns (1.247ns logic, 4.134ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  14.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_16_1 (FF)
  Destination:          rngesus/M_y_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.344ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.298 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_16_1 to rngesus/M_y_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y36.AQ      Tcko                  0.476   M_w_q_16_1
                                                       rngesus/M_w_q_16_1
    SLICE_X11Y36.D3      net (fanout=1)        0.906   M_w_q_16_1
    SLICE_X11Y36.D       Tilo                  0.259   M_rngesus_num[19]
                                                       Mmux_M_rngesus_next1_SW0
    SLICE_X11Y34.D1      net (fanout=8)        1.681   N8
    SLICE_X11Y34.D       Tilo                  0.259   rngesus/M_y_q[30]
                                                       Mmux_M_rngesus_next1_5
    SLICE_X13Y32.A2      net (fanout=15)       1.390   Mmux_M_rngesus_next1_1
    SLICE_X13Y32.CLK     Tas                   0.373   rngesus/M_y_q[14]
                                                       rngesus/M_y_q_13_glue_set
                                                       rngesus/M_y_q_13
    -------------------------------------------------  ---------------------------
    Total                                      5.344ns (1.367ns logic, 3.977ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  14.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_18 (FF)
  Destination:          rngesus/M_z_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.294ns (Levels of Logic = 2)
  Clock Path Skew:      -0.053ns (0.689 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_18 to rngesus/M_z_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y36.AQ      Tcko                  0.430   M_rngesus_num[19]
                                                       rngesus/M_w_q_18
    SLICE_X11Y36.D2      net (fanout=10)       0.780   M_rngesus_num[18]
    SLICE_X11Y36.D       Tilo                  0.259   M_rngesus_num[19]
                                                       Mmux_M_rngesus_next1_SW0
    SLICE_X11Y35.A1      net (fanout=8)        1.879   N8
    SLICE_X11Y35.A       Tilo                  0.259   rngesus/M_y_q[29]
                                                       Mmux_M_rngesus_next1_4
    SLICE_X15Y31.CE      net (fanout=9)        1.297   Mmux_M_rngesus_next13
    SLICE_X15Y31.CLK     Tceck                 0.390   rngesus/M_z_q[15]
                                                       rngesus/M_z_q_15
    -------------------------------------------------  ---------------------------
    Total                                      5.294ns (1.338ns logic, 3.956ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  14.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_18 (FF)
  Destination:          rngesus/M_z_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.279ns (Levels of Logic = 2)
  Clock Path Skew:      -0.055ns (0.594 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_18 to rngesus/M_z_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y36.AQ      Tcko                  0.430   M_rngesus_num[19]
                                                       rngesus/M_w_q_18
    SLICE_X11Y36.D2      net (fanout=10)       0.780   M_rngesus_num[18]
    SLICE_X11Y36.D       Tilo                  0.259   M_rngesus_num[19]
                                                       Mmux_M_rngesus_next1_SW0
    SLICE_X11Y35.A1      net (fanout=8)        1.879   N8
    SLICE_X11Y35.A       Tilo                  0.259   rngesus/M_y_q[29]
                                                       Mmux_M_rngesus_next1_4
    SLICE_X15Y37.CE      net (fanout=9)        1.282   Mmux_M_rngesus_next13
    SLICE_X15Y37.CLK     Tceck                 0.390   rngesus/M_z_q[10]
                                                       rngesus/M_z_q_10
    -------------------------------------------------  ---------------------------
    Total                                      5.279ns (1.338ns logic, 3.941ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  14.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_18 (FF)
  Destination:          rngesus/M_z_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.269ns (Levels of Logic = 2)
  Clock Path Skew:      -0.053ns (0.689 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_18 to rngesus/M_z_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y36.AQ      Tcko                  0.430   M_rngesus_num[19]
                                                       rngesus/M_w_q_18
    SLICE_X11Y36.D2      net (fanout=10)       0.780   M_rngesus_num[18]
    SLICE_X11Y36.D       Tilo                  0.259   M_rngesus_num[19]
                                                       Mmux_M_rngesus_next1_SW0
    SLICE_X11Y35.A1      net (fanout=8)        1.879   N8
    SLICE_X11Y35.A       Tilo                  0.259   rngesus/M_y_q[29]
                                                       Mmux_M_rngesus_next1_4
    SLICE_X15Y31.CE      net (fanout=9)        1.297   Mmux_M_rngesus_next13
    SLICE_X15Y31.CLK     Tceck                 0.365   rngesus/M_z_q[15]
                                                       rngesus/M_z_q_14
    -------------------------------------------------  ---------------------------
    Total                                      5.269ns (1.313ns logic, 3.956ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  14.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_18 (FF)
  Destination:          rngesus/M_x_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.269ns (Levels of Logic = 2)
  Clock Path Skew:      -0.046ns (0.603 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_18 to rngesus/M_x_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y36.AQ      Tcko                  0.430   M_rngesus_num[19]
                                                       rngesus/M_w_q_18
    SLICE_X11Y36.D2      net (fanout=10)       0.780   M_rngesus_num[18]
    SLICE_X11Y36.D       Tilo                  0.259   M_rngesus_num[19]
                                                       Mmux_M_rngesus_next1_SW0
    SLICE_X11Y36.C2      net (fanout=8)        2.053   N8
    SLICE_X11Y36.C       Tilo                  0.259   M_rngesus_num[19]
                                                       Mmux_M_rngesus_next1
    SLICE_X12Y32.CE      net (fanout=10)       1.175   M_rngesus_next
    SLICE_X12Y32.CLK     Tceck                 0.313   rngesus/M_x_q[15]
                                                       rngesus/M_x_q_14
    -------------------------------------------------  ---------------------------
    Total                                      5.269ns (1.261ns logic, 4.008ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  14.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_17 (FF)
  Destination:          rngesus/M_x_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.268ns (Levels of Logic = 2)
  Clock Path Skew:      -0.042ns (0.604 - 0.646)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_17 to rngesus/M_x_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y37.AQ      Tcko                  0.430   M_rngesus_num[17]
                                                       rngesus/M_w_q_17
    SLICE_X11Y36.D4      net (fanout=15)       0.523   M_rngesus_num[17]
    SLICE_X11Y36.D       Tilo                  0.259   M_rngesus_num[19]
                                                       Mmux_M_rngesus_next1_SW0
    SLICE_X11Y36.C2      net (fanout=8)        2.053   N8
    SLICE_X11Y36.C       Tilo                  0.259   M_rngesus_num[19]
                                                       Mmux_M_rngesus_next1
    SLICE_X15Y32.CE      net (fanout=10)       1.379   M_rngesus_next
    SLICE_X15Y32.CLK     Tceck                 0.365   rngesus/M_x_q[12]
                                                       rngesus/M_x_q_12
    -------------------------------------------------  ---------------------------
    Total                                      5.268ns (1.313ns logic, 3.955ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  14.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_18 (FF)
  Destination:          rngesus/M_z_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.254ns (Levels of Logic = 2)
  Clock Path Skew:      -0.055ns (0.594 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_18 to rngesus/M_z_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y36.AQ      Tcko                  0.430   M_rngesus_num[19]
                                                       rngesus/M_w_q_18
    SLICE_X11Y36.D2      net (fanout=10)       0.780   M_rngesus_num[18]
    SLICE_X11Y36.D       Tilo                  0.259   M_rngesus_num[19]
                                                       Mmux_M_rngesus_next1_SW0
    SLICE_X11Y35.A1      net (fanout=8)        1.879   N8
    SLICE_X11Y35.A       Tilo                  0.259   rngesus/M_y_q[29]
                                                       Mmux_M_rngesus_next1_4
    SLICE_X15Y37.CE      net (fanout=9)        1.282   Mmux_M_rngesus_next13
    SLICE_X15Y37.CLK     Tceck                 0.365   rngesus/M_z_q[10]
                                                       rngesus/M_z_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.254ns (1.313ns logic, 3.941ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  14.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_17 (FF)
  Destination:          rngesus/M_z_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.210ns (Levels of Logic = 2)
  Clock Path Skew:      -0.057ns (0.589 - 0.646)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_17 to rngesus/M_z_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y37.AQ      Tcko                  0.430   M_rngesus_num[17]
                                                       rngesus/M_w_q_17
    SLICE_X11Y36.D4      net (fanout=15)       0.523   M_rngesus_num[17]
    SLICE_X11Y36.D       Tilo                  0.259   M_rngesus_num[19]
                                                       Mmux_M_rngesus_next1_SW0
    SLICE_X11Y35.A1      net (fanout=8)        1.879   N8
    SLICE_X11Y35.A       Tilo                  0.259   rngesus/M_y_q[29]
                                                       Mmux_M_rngesus_next1_4
    SLICE_X15Y39.CE      net (fanout=9)        1.495   Mmux_M_rngesus_next13
    SLICE_X15Y39.CLK     Tceck                 0.365   rngesus/M_z_q[0]
                                                       rngesus/M_z_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.210ns (1.313ns logic, 3.897ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  14.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_18 (FF)
  Destination:          rngesus/M_x_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.209ns (Levels of Logic = 2)
  Clock Path Skew:      -0.046ns (0.603 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_18 to rngesus/M_x_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y36.AQ      Tcko                  0.430   M_rngesus_num[19]
                                                       rngesus/M_w_q_18
    SLICE_X11Y36.D2      net (fanout=10)       0.780   M_rngesus_num[18]
    SLICE_X11Y36.D       Tilo                  0.259   M_rngesus_num[19]
                                                       Mmux_M_rngesus_next1_SW0
    SLICE_X11Y36.C2      net (fanout=8)        2.053   N8
    SLICE_X11Y36.C       Tilo                  0.259   M_rngesus_num[19]
                                                       Mmux_M_rngesus_next1
    SLICE_X12Y32.CE      net (fanout=10)       1.175   M_rngesus_next
    SLICE_X12Y32.CLK     Tceck                 0.253   rngesus/M_x_q[15]
                                                       rngesus/M_x_q_15
    -------------------------------------------------  ---------------------------
    Total                                      5.209ns (1.201ns logic, 4.008ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  14.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_16_1 (FF)
  Destination:          rngesus/M_x_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.243ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.192 - 0.203)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_16_1 to rngesus/M_x_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y36.AQ      Tcko                  0.476   M_w_q_16_1
                                                       rngesus/M_w_q_16_1
    SLICE_X11Y36.D3      net (fanout=1)        0.906   M_w_q_16_1
    SLICE_X11Y36.D       Tilo                  0.259   M_rngesus_num[19]
                                                       Mmux_M_rngesus_next1_SW0
    SLICE_X11Y36.C2      net (fanout=8)        2.053   N8
    SLICE_X11Y36.C       Tilo                  0.259   M_rngesus_num[19]
                                                       Mmux_M_rngesus_next1
    SLICE_X15Y36.CE      net (fanout=10)       0.882   M_rngesus_next
    SLICE_X15Y36.CLK     Tceck                 0.408   rngesus/M_x_q[4]
                                                       rngesus/M_x_q_4
    -------------------------------------------------  ---------------------------
    Total                                      5.243ns (1.402ns logic, 3.841ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rngesus/M_y_q[18]/CLK
  Logical resource: rngesus/M_y_q_18/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rngesus/M_z_q[16]/CLK
  Logical resource: rngesus/M_z_q_16/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rngesus/M_x_q[28]/CLK
  Logical resource: rngesus/M_x_q_26/CK
  Location pin: SLICE_X8Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rngesus/M_x_q[28]/CLK
  Logical resource: rngesus/M_x_q_27/CK
  Location pin: SLICE_X8Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rngesus/M_x_q[28]/CLK
  Logical resource: rngesus/M_x_q_28/CK
  Location pin: SLICE_X8Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rngesus/M_x_q[6]/CLK
  Logical resource: rngesus/M_x_q_5/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rngesus/M_x_q[6]/CLK
  Logical resource: rngesus/M_x_q_6/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rngesus/M_y_q[8]/CLK
  Logical resource: rngesus/M_y_q_6/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rngesus/M_y_q[8]/CLK
  Logical resource: rngesus/M_y_q_7/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rngesus/M_y_q[8]/CLK
  Logical resource: rngesus/M_y_q_8/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: digitsa/M_s_q[8]/CLK
  Logical resource: digitsa/M_s_q_5/CK
  Location pin: SLICE_X8Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: digitsa/M_s_q[8]/CLK
  Logical resource: digitsa/M_s_q_6/CK
  Location pin: SLICE_X8Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: digitsa/M_s_q[8]/CLK
  Logical resource: digitsa/M_s_q_7/CK
  Location pin: SLICE_X8Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: digitsa/M_s_q[8]/CLK
  Logical resource: digitsa/M_s_q_8/CK
  Location pin: SLICE_X8Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: GND_3_o_GND_3_o_equal_1_o_0/CLK
  Logical resource: digitsa/M_s_q_10/CK
  Location pin: SLICE_X8Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rngesus/M_y_q[24]/CLK
  Logical resource: rngesus/M_y_q_22/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rngesus/M_y_q[24]/CLK
  Logical resource: rngesus/M_y_q_23/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rngesus/M_y_q[24]/CLK
  Logical resource: rngesus/M_y_q_24/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rngesus/M_x_q[22]/CLK
  Logical resource: rngesus/M_x_q_22/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rngesus/M_z_q[22]/CLK
  Logical resource: rngesus/M_z_q_21/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rngesus/M_z_q[22]/CLK
  Logical resource: rngesus/M_z_q_22/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rngesus/M_z_q[24]/CLK
  Logical resource: rngesus/M_z_q_23/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rngesus/M_z_q[24]/CLK
  Logical resource: rngesus/M_z_q_24/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rngesus/M_x_q[15]/CLK
  Logical resource: rngesus/M_x_q_14/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rngesus/M_x_q[15]/CLK
  Logical resource: rngesus/M_x_q_15/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rngesus/M_y_q[25]/CLK
  Logical resource: rngesus/M_z_q_25/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.101|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2726 paths, 0 nets, and 1167 connections

Design statistics:
   Minimum period:   6.101ns{1}   (Maximum frequency: 163.908MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 02 05:51:48 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 218 MB



