-- Copyright (C) 2024  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

-- DATE "10/15/2024 20:55:14"

-- 
-- Device: Altera 5CSEMA6F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for Active-HDL (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	snn_rgb IS
    PORT (
	clk : IN std_logic;
	reset_n : IN std_logic;
	enable_in : IN std_logic_vector(2 DOWNTO 0);
	vs_in : IN std_logic;
	hs_in : IN std_logic;
	de_in : IN std_logic;
	r_in : IN std_logic_vector(7 DOWNTO 0);
	g_in : IN std_logic_vector(7 DOWNTO 0);
	b_in : IN std_logic_vector(7 DOWNTO 0);
	vs_out : OUT std_logic;
	hs_out : OUT std_logic;
	de_out : OUT std_logic;
	r_out : OUT std_logic_vector(7 DOWNTO 0);
	g_out : OUT std_logic_vector(7 DOWNTO 0);
	b_out : OUT std_logic_vector(7 DOWNTO 0);
	clk_o : OUT std_logic;
	led : OUT std_logic_vector(2 DOWNTO 0)
	);
END snn_rgb;

-- Design Ports Information
-- reset_n	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enable_in[0]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enable_in[1]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enable_in[2]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vs_out	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hs_out	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- de_out	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r_out[0]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r_out[1]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r_out[2]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r_out[3]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r_out[4]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r_out[5]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r_out[6]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r_out[7]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g_out[0]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g_out[1]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g_out[2]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g_out[3]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g_out[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g_out[5]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g_out[6]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g_out[7]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b_out[0]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b_out[1]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b_out[2]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b_out[3]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b_out[4]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b_out[5]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b_out[6]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b_out[7]	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk_o	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led[0]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led[1]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led[2]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hs_in	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vs_in	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- de_in	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b_in[7]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b_in[6]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b_in[5]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b_in[4]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b_in[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b_in[2]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b_in[1]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b_in[0]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g_in[7]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g_in[6]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g_in[5]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g_in[4]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g_in[3]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g_in[2]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g_in[1]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g_in[0]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r_in[7]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r_in[6]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r_in[5]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r_in[4]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r_in[3]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r_in[2]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r_in[1]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r_in[0]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF snn_rgb IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_reset_n : std_logic;
SIGNAL ww_enable_in : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_vs_in : std_logic;
SIGNAL ww_hs_in : std_logic;
SIGNAL ww_de_in : std_logic;
SIGNAL ww_r_in : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_g_in : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_b_in : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_vs_out : std_logic;
SIGNAL ww_hs_out : std_logic;
SIGNAL ww_de_out : std_logic;
SIGNAL ww_r_out : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_g_out : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_b_out : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_clk_o : std_logic;
SIGNAL ww_led : std_logic_vector(2 DOWNTO 0);
SIGNAL \control|vs_delay_rtl_0|auto_generated|altsyncram5|ram_block6a0_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \control|vs_delay_rtl_0|auto_generated|altsyncram5|ram_block6a0_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \control|vs_delay_rtl_0|auto_generated|altsyncram5|ram_block6a0_PORTBADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \control|vs_delay_rtl_0|auto_generated|altsyncram5|ram_block6a0_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \control|hs_delay_rtl_0|auto_generated|altsyncram5|ram_block6a0_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \control|hs_delay_rtl_0|auto_generated|altsyncram5|ram_block6a0_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \control|hs_delay_rtl_0|auto_generated|altsyncram5|ram_block6a0_PORTBADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \control|hs_delay_rtl_0|auto_generated|altsyncram5|ram_block6a0_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \control|de_delay_rtl_0|auto_generated|altsyncram5|ram_block6a0_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \control|de_delay_rtl_0|auto_generated|altsyncram5|ram_block6a0_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \control|de_delay_rtl_0|auto_generated|altsyncram5|ram_block6a0_PORTBADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \control|de_delay_rtl_0|auto_generated|altsyncram5|ram_block6a0_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \reset_n~input_o\ : std_logic;
SIGNAL \enable_in[0]~input_o\ : std_logic;
SIGNAL \enable_in[1]~input_o\ : std_logic;
SIGNAL \enable_in[2]~input_o\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputCLKENA0_outclk\ : std_logic;
SIGNAL \vs_in~input_o\ : std_logic;
SIGNAL \vs_0~q\ : std_logic;
SIGNAL \vs_q~feeder_combout\ : std_logic;
SIGNAL \vs_q~q\ : std_logic;
SIGNAL \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE_q\ : std_logic;
SIGNAL \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \control|vs_delay_rtl_0|auto_generated|cmpr4_aeb_int~0_combout\ : std_logic;
SIGNAL \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita6~1_sumout\ : std_logic;
SIGNAL \control|vs_delay_rtl_0|auto_generated|cntr1|cout_actual~combout\ : std_logic;
SIGNAL \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[0]~DUPLICATE_q\ : std_logic;
SIGNAL \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[4]~DUPLICATE_q\ : std_logic;
SIGNAL \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[5]~DUPLICATE_q\ : std_logic;
SIGNAL \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[6]~DUPLICATE_q\ : std_logic;
SIGNAL \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[2]~DUPLICATE_q\ : std_logic;
SIGNAL \control|vs_delay_rtl_0|auto_generated|op_2~0_combout\ : std_logic;
SIGNAL \control|vs_delay_rtl_0|auto_generated|op_2~1_combout\ : std_logic;
SIGNAL \control|vs_delay_rtl_0|auto_generated|cmpr4_aeb_int~1_combout\ : std_logic;
SIGNAL \control|vs_delay_rtl_0|auto_generated|op_1~1_sumout\ : std_logic;
SIGNAL \control|vs_delay_rtl_0|auto_generated|op_1~2\ : std_logic;
SIGNAL \control|vs_delay_rtl_0|auto_generated|op_1~5_sumout\ : std_logic;
SIGNAL \control|vs_delay_rtl_0|auto_generated|dffe3a[1]~0_combout\ : std_logic;
SIGNAL \control|vs_delay_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout\ : std_logic;
SIGNAL \control|vs_delay_rtl_0|auto_generated|op_1~6\ : std_logic;
SIGNAL \control|vs_delay_rtl_0|auto_generated|op_1~9_sumout\ : std_logic;
SIGNAL \control|vs_delay_rtl_0|auto_generated|op_1~10\ : std_logic;
SIGNAL \control|vs_delay_rtl_0|auto_generated|op_1~13_sumout\ : std_logic;
SIGNAL \control|vs_delay_rtl_0|auto_generated|op_1~14\ : std_logic;
SIGNAL \control|vs_delay_rtl_0|auto_generated|op_1~17_sumout\ : std_logic;
SIGNAL \control|vs_delay_rtl_0|auto_generated|op_1~18\ : std_logic;
SIGNAL \control|vs_delay_rtl_0|auto_generated|op_1~21_sumout\ : std_logic;
SIGNAL \control|vs_delay_rtl_0|auto_generated|op_1~22\ : std_logic;
SIGNAL \control|vs_delay_rtl_0|auto_generated|op_1~25_sumout\ : std_logic;
SIGNAL \control|vs_delay_rtl_0|auto_generated|altsyncram5|ram_block6a0~portbdataout\ : std_logic;
SIGNAL \hs_in~input_o\ : std_logic;
SIGNAL \hs_0~q\ : std_logic;
SIGNAL \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \control|hs_delay_rtl_0|auto_generated|cmpr4_aeb_int~0_combout\ : std_logic;
SIGNAL \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita6~1_sumout\ : std_logic;
SIGNAL \control|hs_delay_rtl_0|auto_generated|cntr1|cout_actual~combout\ : std_logic;
SIGNAL \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[0]~DUPLICATE_q\ : std_logic;
SIGNAL \control|hs_delay_rtl_0|auto_generated|op_1~1_sumout\ : std_logic;
SIGNAL \control|hs_delay_rtl_0|auto_generated|op_1~2\ : std_logic;
SIGNAL \control|hs_delay_rtl_0|auto_generated|op_1~5_sumout\ : std_logic;
SIGNAL \control|hs_delay_rtl_0|auto_generated|dffe3a[1]~0_combout\ : std_logic;
SIGNAL \control|hs_delay_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout\ : std_logic;
SIGNAL \control|hs_delay_rtl_0|auto_generated|op_2~0_combout\ : std_logic;
SIGNAL \control|hs_delay_rtl_0|auto_generated|cmpr4_aeb_int~1_combout\ : std_logic;
SIGNAL \control|hs_delay_rtl_0|auto_generated|op_1~6\ : std_logic;
SIGNAL \control|hs_delay_rtl_0|auto_generated|op_1~9_sumout\ : std_logic;
SIGNAL \control|hs_delay_rtl_0|auto_generated|op_1~10\ : std_logic;
SIGNAL \control|hs_delay_rtl_0|auto_generated|op_1~13_sumout\ : std_logic;
SIGNAL \control|hs_delay_rtl_0|auto_generated|op_1~14\ : std_logic;
SIGNAL \control|hs_delay_rtl_0|auto_generated|op_1~17_sumout\ : std_logic;
SIGNAL \control|hs_delay_rtl_0|auto_generated|op_1~18\ : std_logic;
SIGNAL \control|hs_delay_rtl_0|auto_generated|op_1~21_sumout\ : std_logic;
SIGNAL \control|hs_delay_rtl_0|auto_generated|op_1~22\ : std_logic;
SIGNAL \control|hs_delay_rtl_0|auto_generated|op_1~25_sumout\ : std_logic;
SIGNAL \control|hs_delay_rtl_0|auto_generated|altsyncram5|ram_block6a0~portbdataout\ : std_logic;
SIGNAL \de_in~input_o\ : std_logic;
SIGNAL \de_0~q\ : std_logic;
SIGNAL \de_q~q\ : std_logic;
SIGNAL \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[0]~DUPLICATE_q\ : std_logic;
SIGNAL \control|de_delay_rtl_0|auto_generated|cmpr4_aeb_int~0_combout\ : std_logic;
SIGNAL \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita6~1_sumout\ : std_logic;
SIGNAL \control|de_delay_rtl_0|auto_generated|cntr1|cout_actual~combout\ : std_logic;
SIGNAL \control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[3]~DUPLICATE_q\ : std_logic;
SIGNAL \control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[5]~DUPLICATE_q\ : std_logic;
SIGNAL \control|de_delay_rtl_0|auto_generated|op_1~1_sumout\ : std_logic;
SIGNAL \control|de_delay_rtl_0|auto_generated|op_2~0_combout\ : std_logic;
SIGNAL \control|de_delay_rtl_0|auto_generated|cmpr4_aeb_int~1_combout\ : std_logic;
SIGNAL \control|de_delay_rtl_0|auto_generated|op_1~2\ : std_logic;
SIGNAL \control|de_delay_rtl_0|auto_generated|op_1~5_sumout\ : std_logic;
SIGNAL \control|de_delay_rtl_0|auto_generated|dffe3a[1]~0_combout\ : std_logic;
SIGNAL \control|de_delay_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout\ : std_logic;
SIGNAL \control|de_delay_rtl_0|auto_generated|op_1~6\ : std_logic;
SIGNAL \control|de_delay_rtl_0|auto_generated|op_1~9_sumout\ : std_logic;
SIGNAL \control|de_delay_rtl_0|auto_generated|op_1~10\ : std_logic;
SIGNAL \control|de_delay_rtl_0|auto_generated|op_1~13_sumout\ : std_logic;
SIGNAL \control|de_delay_rtl_0|auto_generated|op_1~14\ : std_logic;
SIGNAL \control|de_delay_rtl_0|auto_generated|op_1~17_sumout\ : std_logic;
SIGNAL \control|de_delay_rtl_0|auto_generated|op_1~18\ : std_logic;
SIGNAL \control|de_delay_rtl_0|auto_generated|op_1~21_sumout\ : std_logic;
SIGNAL \control|de_delay_rtl_0|auto_generated|op_1~22\ : std_logic;
SIGNAL \control|de_delay_rtl_0|auto_generated|op_1~25_sumout\ : std_logic;
SIGNAL \control|de_delay_rtl_0|auto_generated|altsyncram5|ram_block6a0~portbdataout\ : std_logic;
SIGNAL \de_out~reg0_q\ : std_logic;
SIGNAL \hidden0|tmp_sum_b_0[23]~feeder_combout\ : std_logic;
SIGNAL \process_0~1_combout\ : std_logic;
SIGNAL \frame_reset~q\ : std_logic;
SIGNAL \pseudo_random|random~0_combout\ : std_logic;
SIGNAL \pseudo_random|random[4]~DUPLICATE_q\ : std_logic;
SIGNAL \pseudo_random|random~7_combout\ : std_logic;
SIGNAL \pseudo_random|random~6_combout\ : std_logic;
SIGNAL \pseudo_random|random~5_combout\ : std_logic;
SIGNAL \pseudo_random|random~4_combout\ : std_logic;
SIGNAL \pseudo_random|random~3_combout\ : std_logic;
SIGNAL \pseudo_random|random~2_combout\ : std_logic;
SIGNAL \pseudo_random|random~1_combout\ : std_logic;
SIGNAL \pseudo_random|random[6]~DUPLICATE_q\ : std_logic;
SIGNAL \pseudo_random|random[7]~DUPLICATE_q\ : std_logic;
SIGNAL \g_in[6]~input_o\ : std_logic;
SIGNAL \g_in[5]~input_o\ : std_logic;
SIGNAL \g_0[5]~feeder_combout\ : std_logic;
SIGNAL \pseudo_random|random[5]~DUPLICATE_q\ : std_logic;
SIGNAL \g_in[4]~input_o\ : std_logic;
SIGNAL \g_in[3]~input_o\ : std_logic;
SIGNAL \g_in[2]~input_o\ : std_logic;
SIGNAL \g_in[0]~input_o\ : std_logic;
SIGNAL \g_in[1]~input_o\ : std_logic;
SIGNAL \pseudo_random|LessThan1~0_combout\ : std_logic;
SIGNAL \pseudo_random|LessThan1~1_combout\ : std_logic;
SIGNAL \pseudo_random|LessThan1~2_combout\ : std_logic;
SIGNAL \g_in[7]~input_o\ : std_logic;
SIGNAL \pseudo_random|LessThan1~3_combout\ : std_logic;
SIGNAL \pseudo_random|g_sp~q\ : std_logic;
SIGNAL \b_in[3]~input_o\ : std_logic;
SIGNAL \b_in[2]~input_o\ : std_logic;
SIGNAL \b_in[1]~input_o\ : std_logic;
SIGNAL \b_0[1]~feeder_combout\ : std_logic;
SIGNAL \b_in[0]~input_o\ : std_logic;
SIGNAL \pseudo_random|LessThan2~0_combout\ : std_logic;
SIGNAL \pseudo_random|LessThan2~1_combout\ : std_logic;
SIGNAL \b_in[5]~input_o\ : std_logic;
SIGNAL \b_in[4]~input_o\ : std_logic;
SIGNAL \pseudo_random|LessThan2~2_combout\ : std_logic;
SIGNAL \b_in[7]~input_o\ : std_logic;
SIGNAL \b_0[7]~feeder_combout\ : std_logic;
SIGNAL \b_in[6]~input_o\ : std_logic;
SIGNAL \b_0[6]~feeder_combout\ : std_logic;
SIGNAL \pseudo_random|LessThan2~3_combout\ : std_logic;
SIGNAL \pseudo_random|b_sp~q\ : std_logic;
SIGNAL \hidden6|tmp_sum_2[3]~DUPLICATE_q\ : std_logic;
SIGNAL \hidden1|Add1~1_combout\ : std_logic;
SIGNAL \hidden2|Add1~0_combout\ : std_logic;
SIGNAL \r_in[6]~input_o\ : std_logic;
SIGNAL \r_0[6]~feeder_combout\ : std_logic;
SIGNAL \r_in[7]~input_o\ : std_logic;
SIGNAL \r_0[7]~feeder_combout\ : std_logic;
SIGNAL \r_in[4]~input_o\ : std_logic;
SIGNAL \r_in[5]~input_o\ : std_logic;
SIGNAL \r_in[1]~input_o\ : std_logic;
SIGNAL \r_in[0]~input_o\ : std_logic;
SIGNAL \pseudo_random|LessThan0~0_combout\ : std_logic;
SIGNAL \r_in[2]~input_o\ : std_logic;
SIGNAL \r_in[3]~input_o\ : std_logic;
SIGNAL \r_0[3]~feeder_combout\ : std_logic;
SIGNAL \pseudo_random|LessThan0~1_combout\ : std_logic;
SIGNAL \pseudo_random|LessThan0~2_combout\ : std_logic;
SIGNAL \pseudo_random|LessThan0~3_combout\ : std_logic;
SIGNAL \pseudo_random|r_sp~q\ : std_logic;
SIGNAL \hidden6|tmp_sum_b_0[7]~feeder_combout\ : std_logic;
SIGNAL \hidden4|tmp_sum_1_2[3]~feeder_combout\ : std_logic;
SIGNAL \hidden6|tmp_sum_b_0[3]~0_combout\ : std_logic;
SIGNAL \hidden6|Add4~22\ : std_logic;
SIGNAL \hidden6|Add4~26\ : std_logic;
SIGNAL \hidden6|Add4~30\ : std_logic;
SIGNAL \hidden6|Add4~34\ : std_logic;
SIGNAL \hidden6|Add4~38\ : std_logic;
SIGNAL \hidden6|Add4~42\ : std_logic;
SIGNAL \hidden6|Add4~10\ : std_logic;
SIGNAL \hidden6|Add4~14\ : std_logic;
SIGNAL \hidden6|Add4~18\ : std_logic;
SIGNAL \hidden6|Add4~6\ : std_logic;
SIGNAL \hidden6|Add4~1_sumout\ : std_logic;
SIGNAL \hidden6|Add4~17_sumout\ : std_logic;
SIGNAL \hidden6|Add8~85_sumout\ : std_logic;
SIGNAL \step[4]~0_combout\ : std_logic;
SIGNAL \Add0~33_sumout\ : std_logic;
SIGNAL \step~1_combout\ : std_logic;
SIGNAL \Add0~34\ : std_logic;
SIGNAL \Add0~29_sumout\ : std_logic;
SIGNAL \Add0~30\ : std_logic;
SIGNAL \Add0~25_sumout\ : std_logic;
SIGNAL \Add0~26\ : std_logic;
SIGNAL \Add0~21_sumout\ : std_logic;
SIGNAL \Add0~22\ : std_logic;
SIGNAL \Add0~17_sumout\ : std_logic;
SIGNAL \Add0~18\ : std_logic;
SIGNAL \Add0~13_sumout\ : std_logic;
SIGNAL \Add0~14\ : std_logic;
SIGNAL \Add0~5_sumout\ : std_logic;
SIGNAL \Add0~6\ : std_logic;
SIGNAL \Add0~1_sumout\ : std_logic;
SIGNAL \Add0~2\ : std_logic;
SIGNAL \Add0~9_sumout\ : std_logic;
SIGNAL \process_0~0_combout\ : std_logic;
SIGNAL \neuron_reset~q\ : std_logic;
SIGNAL \control|ly2_delay[1]~0_combout\ : std_logic;
SIGNAL \control|ly2_delay[5]~feeder_combout\ : std_logic;
SIGNAL \hidden6|Add4~13_sumout\ : std_logic;
SIGNAL \hidden6|Add4~9_sumout\ : std_logic;
SIGNAL \hidden6|Add4~41_sumout\ : std_logic;
SIGNAL \hidden6|Add4~37_sumout\ : std_logic;
SIGNAL \hidden6|Add4~33_sumout\ : std_logic;
SIGNAL \hidden6|Add4~29_sumout\ : std_logic;
SIGNAL \hidden6|Add4~25_sumout\ : std_logic;
SIGNAL \hidden6|Add4~21_sumout\ : std_logic;
SIGNAL \hidden6|Add7~97_sumout\ : std_logic;
SIGNAL \hidden6|Add7~98\ : std_logic;
SIGNAL \hidden6|Add7~101_sumout\ : std_logic;
SIGNAL \hidden6|Add7~102\ : std_logic;
SIGNAL \hidden6|Add7~105_sumout\ : std_logic;
SIGNAL \hidden6|Add7~106\ : std_logic;
SIGNAL \hidden6|Add7~109_sumout\ : std_logic;
SIGNAL \hidden6|Add7~110\ : std_logic;
SIGNAL \hidden6|Add7~113_sumout\ : std_logic;
SIGNAL \hidden6|Add7~114\ : std_logic;
SIGNAL \hidden6|Add7~117_sumout\ : std_logic;
SIGNAL \hidden6|Add7~118\ : std_logic;
SIGNAL \hidden6|Add7~85_sumout\ : std_logic;
SIGNAL \hidden6|Add7~86\ : std_logic;
SIGNAL \hidden6|Add7~89_sumout\ : std_logic;
SIGNAL \hidden6|Add7~90\ : std_logic;
SIGNAL \hidden6|Add7~93_sumout\ : std_logic;
SIGNAL \hidden6|Add8~86\ : std_logic;
SIGNAL \hidden6|Add8~45_sumout\ : std_logic;
SIGNAL \hidden6|Add4~5_sumout\ : std_logic;
SIGNAL \hidden6|Add7~94\ : std_logic;
SIGNAL \hidden6|Add7~45_sumout\ : std_logic;
SIGNAL \hidden6|Add8~46\ : std_logic;
SIGNAL \hidden6|Add8~49_sumout\ : std_logic;
SIGNAL \hidden6|Add7~46\ : std_logic;
SIGNAL \hidden6|Add7~49_sumout\ : std_logic;
SIGNAL \hidden6|Add8~50\ : std_logic;
SIGNAL \hidden6|Add8~53_sumout\ : std_logic;
SIGNAL \hidden6|Add7~50\ : std_logic;
SIGNAL \hidden6|Add7~53_sumout\ : std_logic;
SIGNAL \hidden6|Add8~54\ : std_logic;
SIGNAL \hidden6|Add8~57_sumout\ : std_logic;
SIGNAL \hidden6|Add7~54\ : std_logic;
SIGNAL \hidden6|Add7~57_sumout\ : std_logic;
SIGNAL \hidden6|Add8~58\ : std_logic;
SIGNAL \hidden6|Add8~61_sumout\ : std_logic;
SIGNAL \hidden6|Add7~58\ : std_logic;
SIGNAL \hidden6|Add7~61_sumout\ : std_logic;
SIGNAL \hidden6|Add8~62\ : std_logic;
SIGNAL \hidden6|Add8~89_sumout\ : std_logic;
SIGNAL \hidden6|Add7~62\ : std_logic;
SIGNAL \hidden6|Add7~121_sumout\ : std_logic;
SIGNAL \hidden6|Add8~90\ : std_logic;
SIGNAL \hidden6|Add8~93_sumout\ : std_logic;
SIGNAL \hidden6|Add7~122\ : std_logic;
SIGNAL \hidden6|Add7~125_sumout\ : std_logic;
SIGNAL \hidden6|Add8~94\ : std_logic;
SIGNAL \hidden6|Add8~29_sumout\ : std_logic;
SIGNAL \hidden6|Add7~126\ : std_logic;
SIGNAL \hidden6|Add7~29_sumout\ : std_logic;
SIGNAL \hidden6|Add8~30\ : std_logic;
SIGNAL \hidden6|Add8~65_sumout\ : std_logic;
SIGNAL \hidden6|Add7~30\ : std_logic;
SIGNAL \hidden6|Add7~65_sumout\ : std_logic;
SIGNAL \hidden6|Add8~66\ : std_logic;
SIGNAL \hidden6|Add8~13_sumout\ : std_logic;
SIGNAL \hidden6|Add7~66\ : std_logic;
SIGNAL \hidden6|Add7~13_sumout\ : std_logic;
SIGNAL \hidden6|Add8~14\ : std_logic;
SIGNAL \hidden6|Add8~17_sumout\ : std_logic;
SIGNAL \hidden6|Add7~14\ : std_logic;
SIGNAL \hidden6|Add7~17_sumout\ : std_logic;
SIGNAL \hidden6|Add8~18\ : std_logic;
SIGNAL \hidden6|Add8~21_sumout\ : std_logic;
SIGNAL \hidden6|Add7~18\ : std_logic;
SIGNAL \hidden6|Add7~21_sumout\ : std_logic;
SIGNAL \hidden6|Add8~22\ : std_logic;
SIGNAL \hidden6|Add8~33_sumout\ : std_logic;
SIGNAL \hidden6|Add7~22\ : std_logic;
SIGNAL \hidden6|Add7~33_sumout\ : std_logic;
SIGNAL \hidden6|Add8~34\ : std_logic;
SIGNAL \hidden6|Add8~69_sumout\ : std_logic;
SIGNAL \hidden6|Add7~34\ : std_logic;
SIGNAL \hidden6|Add7~69_sumout\ : std_logic;
SIGNAL \hidden6|Add8~70\ : std_logic;
SIGNAL \hidden6|Add8~37_sumout\ : std_logic;
SIGNAL \hidden6|Add7~70\ : std_logic;
SIGNAL \hidden6|Add7~37_sumout\ : std_logic;
SIGNAL \hidden6|Add8~38\ : std_logic;
SIGNAL \hidden6|Add8~25_sumout\ : std_logic;
SIGNAL \hidden6|Add7~38\ : std_logic;
SIGNAL \hidden6|Add7~25_sumout\ : std_logic;
SIGNAL \hidden6|Add8~26\ : std_logic;
SIGNAL \hidden6|Add8~73_sumout\ : std_logic;
SIGNAL \hidden6|Add7~26\ : std_logic;
SIGNAL \hidden6|Add7~73_sumout\ : std_logic;
SIGNAL \hidden6|Add8~74\ : std_logic;
SIGNAL \hidden6|Add8~41_sumout\ : std_logic;
SIGNAL \hidden6|Add7~74\ : std_logic;
SIGNAL \hidden6|Add7~41_sumout\ : std_logic;
SIGNAL \hidden6|Add8~42\ : std_logic;
SIGNAL \hidden6|Add8~77_sumout\ : std_logic;
SIGNAL \hidden6|Add7~42\ : std_logic;
SIGNAL \hidden6|Add7~77_sumout\ : std_logic;
SIGNAL \hidden6|Add8~78\ : std_logic;
SIGNAL \hidden6|Add8~81_sumout\ : std_logic;
SIGNAL \hidden6|Add7~78\ : std_logic;
SIGNAL \hidden6|Add7~81_sumout\ : std_logic;
SIGNAL \hidden6|Add8~82\ : std_logic;
SIGNAL \hidden6|Add8~1_sumout\ : std_logic;
SIGNAL \hidden6|Add7~82\ : std_logic;
SIGNAL \hidden6|Add7~1_sumout\ : std_logic;
SIGNAL \hidden6|Add8~2\ : std_logic;
SIGNAL \hidden6|Add8~5_sumout\ : std_logic;
SIGNAL \hidden6|Add7~2\ : std_logic;
SIGNAL \hidden6|Add7~5_sumout\ : std_logic;
SIGNAL \hidden6|Add8~6\ : std_logic;
SIGNAL \hidden6|Add8~9_sumout\ : std_logic;
SIGNAL \hidden6|Add7~6\ : std_logic;
SIGNAL \hidden6|Add7~9_sumout\ : std_logic;
SIGNAL \hidden6|LessThan0~2_combout\ : std_logic;
SIGNAL \hidden6|LessThan0~3_combout\ : std_logic;
SIGNAL \hidden6|LessThan0~1_combout\ : std_logic;
SIGNAL \hidden6|LessThan0~0_combout\ : std_logic;
SIGNAL \hidden6|LessThan0~5_combout\ : std_logic;
SIGNAL \hidden6|LessThan0~6_combout\ : std_logic;
SIGNAL \hidden6|LessThan0~4_combout\ : std_logic;
SIGNAL \hidden6|spike_out~q\ : std_logic;
SIGNAL \output1|tmp_sum_6[1]~feeder_combout\ : std_logic;
SIGNAL \hidden0|Add1~1_combout\ : std_logic;
SIGNAL \hidden5|Add1~0_combout\ : std_logic;
SIGNAL \hidden1|Add1~0_combout\ : std_logic;
SIGNAL \hidden0|Add1~0_combout\ : std_logic;
SIGNAL \hidden5|Add4~14\ : std_logic;
SIGNAL \hidden5|Add4~18\ : std_logic;
SIGNAL \hidden5|Add4~22\ : std_logic;
SIGNAL \hidden5|Add4~26\ : std_logic;
SIGNAL \hidden5|Add4~30\ : std_logic;
SIGNAL \hidden5|Add4~6\ : std_logic;
SIGNAL \hidden5|Add4~9_sumout\ : std_logic;
SIGNAL \hidden5|Add4~5_sumout\ : std_logic;
SIGNAL \hidden5|Add4~29_sumout\ : std_logic;
SIGNAL \hidden5|Add4~25_sumout\ : std_logic;
SIGNAL \hidden5|Add4~21_sumout\ : std_logic;
SIGNAL \hidden5|Add4~17_sumout\ : std_logic;
SIGNAL \hidden5|Add4~13_sumout\ : std_logic;
SIGNAL \hidden5|tmp_sum_b_0_1_2[0]~feeder_combout\ : std_logic;
SIGNAL \hidden5|Add7~97_sumout\ : std_logic;
SIGNAL \hidden5|Add7~98\ : std_logic;
SIGNAL \hidden5|Add7~101_sumout\ : std_logic;
SIGNAL \hidden5|Add7~102\ : std_logic;
SIGNAL \hidden5|Add7~105_sumout\ : std_logic;
SIGNAL \hidden5|Add7~106\ : std_logic;
SIGNAL \hidden5|Add7~109_sumout\ : std_logic;
SIGNAL \hidden5|Add7~110\ : std_logic;
SIGNAL \hidden5|Add7~113_sumout\ : std_logic;
SIGNAL \hidden5|Add7~114\ : std_logic;
SIGNAL \hidden5|Add7~117_sumout\ : std_logic;
SIGNAL \hidden5|Add7~118\ : std_logic;
SIGNAL \hidden5|Add7~85_sumout\ : std_logic;
SIGNAL \hidden5|Add7~86\ : std_logic;
SIGNAL \hidden5|Add7~89_sumout\ : std_logic;
SIGNAL \hidden5|Add4~10\ : std_logic;
SIGNAL \hidden5|Add4~1_sumout\ : std_logic;
SIGNAL \hidden5|Add8~85_sumout\ : std_logic;
SIGNAL \hidden5|Add7~90\ : std_logic;
SIGNAL \hidden5|Add7~93_sumout\ : std_logic;
SIGNAL \hidden5|Add8~86\ : std_logic;
SIGNAL \hidden5|Add8~45_sumout\ : std_logic;
SIGNAL \hidden5|Add7~94\ : std_logic;
SIGNAL \hidden5|Add7~45_sumout\ : std_logic;
SIGNAL \hidden5|Add8~46\ : std_logic;
SIGNAL \hidden5|Add8~49_sumout\ : std_logic;
SIGNAL \hidden5|Add7~46\ : std_logic;
SIGNAL \hidden5|Add7~49_sumout\ : std_logic;
SIGNAL \hidden5|Add8~50\ : std_logic;
SIGNAL \hidden5|Add8~53_sumout\ : std_logic;
SIGNAL \hidden5|Add7~50\ : std_logic;
SIGNAL \hidden5|Add7~53_sumout\ : std_logic;
SIGNAL \hidden5|Add8~54\ : std_logic;
SIGNAL \hidden5|Add8~57_sumout\ : std_logic;
SIGNAL \hidden5|Add7~54\ : std_logic;
SIGNAL \hidden5|Add7~57_sumout\ : std_logic;
SIGNAL \hidden5|Add8~58\ : std_logic;
SIGNAL \hidden5|Add8~61_sumout\ : std_logic;
SIGNAL \hidden5|Add7~58\ : std_logic;
SIGNAL \hidden5|Add7~61_sumout\ : std_logic;
SIGNAL \hidden5|Add8~62\ : std_logic;
SIGNAL \hidden5|Add8~89_sumout\ : std_logic;
SIGNAL \hidden5|Add7~62\ : std_logic;
SIGNAL \hidden5|Add7~121_sumout\ : std_logic;
SIGNAL \hidden5|Add8~90\ : std_logic;
SIGNAL \hidden5|Add8~93_sumout\ : std_logic;
SIGNAL \hidden5|Add7~122\ : std_logic;
SIGNAL \hidden5|Add7~125_sumout\ : std_logic;
SIGNAL \hidden5|LessThan0~2_combout\ : std_logic;
SIGNAL \hidden5|LessThan0~3_combout\ : std_logic;
SIGNAL \hidden5|LessThan0~1_combout\ : std_logic;
SIGNAL \hidden5|Add8~94\ : std_logic;
SIGNAL \hidden5|Add8~29_sumout\ : std_logic;
SIGNAL \hidden5|Add7~126\ : std_logic;
SIGNAL \hidden5|Add7~29_sumout\ : std_logic;
SIGNAL \hidden5|Add8~30\ : std_logic;
SIGNAL \hidden5|Add8~65_sumout\ : std_logic;
SIGNAL \hidden5|Add7~30\ : std_logic;
SIGNAL \hidden5|Add7~65_sumout\ : std_logic;
SIGNAL \hidden5|Add8~66\ : std_logic;
SIGNAL \hidden5|Add8~13_sumout\ : std_logic;
SIGNAL \hidden5|Add7~66\ : std_logic;
SIGNAL \hidden5|Add7~13_sumout\ : std_logic;
SIGNAL \hidden5|Add8~14\ : std_logic;
SIGNAL \hidden5|Add8~17_sumout\ : std_logic;
SIGNAL \hidden5|Add7~14\ : std_logic;
SIGNAL \hidden5|Add7~17_sumout\ : std_logic;
SIGNAL \hidden5|Add8~18\ : std_logic;
SIGNAL \hidden5|Add8~21_sumout\ : std_logic;
SIGNAL \hidden5|Add7~18\ : std_logic;
SIGNAL \hidden5|Add7~21_sumout\ : std_logic;
SIGNAL \hidden5|Add8~22\ : std_logic;
SIGNAL \hidden5|Add8~33_sumout\ : std_logic;
SIGNAL \hidden5|Add7~22\ : std_logic;
SIGNAL \hidden5|Add7~33_sumout\ : std_logic;
SIGNAL \hidden5|Add8~34\ : std_logic;
SIGNAL \hidden5|Add8~69_sumout\ : std_logic;
SIGNAL \hidden5|Add7~34\ : std_logic;
SIGNAL \hidden5|Add7~69_sumout\ : std_logic;
SIGNAL \hidden5|Add8~70\ : std_logic;
SIGNAL \hidden5|Add8~37_sumout\ : std_logic;
SIGNAL \hidden5|Add7~70\ : std_logic;
SIGNAL \hidden5|Add7~37_sumout\ : std_logic;
SIGNAL \hidden5|Add8~38\ : std_logic;
SIGNAL \hidden5|Add8~25_sumout\ : std_logic;
SIGNAL \hidden5|Add7~38\ : std_logic;
SIGNAL \hidden5|Add7~25_sumout\ : std_logic;
SIGNAL \hidden5|Add8~26\ : std_logic;
SIGNAL \hidden5|Add8~73_sumout\ : std_logic;
SIGNAL \hidden5|Add7~26\ : std_logic;
SIGNAL \hidden5|Add7~73_sumout\ : std_logic;
SIGNAL \hidden5|Add8~74\ : std_logic;
SIGNAL \hidden5|Add8~41_sumout\ : std_logic;
SIGNAL \hidden5|Add7~74\ : std_logic;
SIGNAL \hidden5|Add7~41_sumout\ : std_logic;
SIGNAL \hidden5|Add8~42\ : std_logic;
SIGNAL \hidden5|Add8~77_sumout\ : std_logic;
SIGNAL \hidden5|Add7~42\ : std_logic;
SIGNAL \hidden5|Add7~77_sumout\ : std_logic;
SIGNAL \hidden5|Add8~78\ : std_logic;
SIGNAL \hidden5|Add8~81_sumout\ : std_logic;
SIGNAL \hidden5|Add7~78\ : std_logic;
SIGNAL \hidden5|Add7~81_sumout\ : std_logic;
SIGNAL \hidden5|Add8~82\ : std_logic;
SIGNAL \hidden5|Add8~1_sumout\ : std_logic;
SIGNAL \hidden5|Add7~82\ : std_logic;
SIGNAL \hidden5|Add7~1_sumout\ : std_logic;
SIGNAL \hidden5|Add8~2\ : std_logic;
SIGNAL \hidden5|Add8~5_sumout\ : std_logic;
SIGNAL \hidden5|Add7~2\ : std_logic;
SIGNAL \hidden5|Add7~5_sumout\ : std_logic;
SIGNAL \hidden5|Add8~6\ : std_logic;
SIGNAL \hidden5|Add8~9_sumout\ : std_logic;
SIGNAL \hidden5|Add7~6\ : std_logic;
SIGNAL \hidden5|Add7~9_sumout\ : std_logic;
SIGNAL \hidden5|LessThan0~0_combout\ : std_logic;
SIGNAL \hidden5|LessThan0~5_combout\ : std_logic;
SIGNAL \hidden5|LessThan0~6_combout\ : std_logic;
SIGNAL \hidden5|LessThan0~4_combout\ : std_logic;
SIGNAL \hidden5|spike_out~q\ : std_logic;
SIGNAL \output1|tmp_sum_5[4]~feeder_combout\ : std_logic;
SIGNAL \output0|Add3~0_combout\ : std_logic;
SIGNAL \output0|Add3~2_combout\ : std_logic;
SIGNAL \output0|tmp_sum_5_6[0]~feeder_combout\ : std_logic;
SIGNAL \output0|Add3~1_combout\ : std_logic;
SIGNAL \hidden4|Add4~14\ : std_logic;
SIGNAL \hidden4|Add4~18\ : std_logic;
SIGNAL \hidden4|Add4~22\ : std_logic;
SIGNAL \hidden4|Add4~26\ : std_logic;
SIGNAL \hidden4|Add4~30\ : std_logic;
SIGNAL \hidden4|Add4~34\ : std_logic;
SIGNAL \hidden4|Add4~6\ : std_logic;
SIGNAL \hidden4|Add4~10\ : std_logic;
SIGNAL \hidden4|Add4~1_sumout\ : std_logic;
SIGNAL \hidden4|Add8~85_sumout\ : std_logic;
SIGNAL \hidden4|Add4~9_sumout\ : std_logic;
SIGNAL \hidden4|Add4~5_sumout\ : std_logic;
SIGNAL \hidden4|Add4~33_sumout\ : std_logic;
SIGNAL \hidden4|Add4~29_sumout\ : std_logic;
SIGNAL \hidden4|Add4~25_sumout\ : std_logic;
SIGNAL \hidden4|Add4~21_sumout\ : std_logic;
SIGNAL \hidden4|Add4~17_sumout\ : std_logic;
SIGNAL \hidden4|Add4~13_sumout\ : std_logic;
SIGNAL \hidden4|Add7~97_sumout\ : std_logic;
SIGNAL \hidden4|Add7~98\ : std_logic;
SIGNAL \hidden4|Add7~101_sumout\ : std_logic;
SIGNAL \hidden4|Add7~102\ : std_logic;
SIGNAL \hidden4|Add7~105_sumout\ : std_logic;
SIGNAL \hidden4|Add7~106\ : std_logic;
SIGNAL \hidden4|Add7~109_sumout\ : std_logic;
SIGNAL \hidden4|Add7~110\ : std_logic;
SIGNAL \hidden4|Add7~113_sumout\ : std_logic;
SIGNAL \hidden4|Add7~114\ : std_logic;
SIGNAL \hidden4|Add7~117_sumout\ : std_logic;
SIGNAL \hidden4|Add7~118\ : std_logic;
SIGNAL \hidden4|Add7~85_sumout\ : std_logic;
SIGNAL \hidden4|Add7~86\ : std_logic;
SIGNAL \hidden4|Add7~89_sumout\ : std_logic;
SIGNAL \hidden4|Add7~90\ : std_logic;
SIGNAL \hidden4|Add7~93_sumout\ : std_logic;
SIGNAL \hidden4|Add8~86\ : std_logic;
SIGNAL \hidden4|Add8~45_sumout\ : std_logic;
SIGNAL \hidden4|Add7~94\ : std_logic;
SIGNAL \hidden4|Add7~45_sumout\ : std_logic;
SIGNAL \hidden4|Add8~46\ : std_logic;
SIGNAL \hidden4|Add8~49_sumout\ : std_logic;
SIGNAL \hidden4|Add7~46\ : std_logic;
SIGNAL \hidden4|Add7~49_sumout\ : std_logic;
SIGNAL \hidden4|Add8~50\ : std_logic;
SIGNAL \hidden4|Add8~53_sumout\ : std_logic;
SIGNAL \hidden4|Add7~50\ : std_logic;
SIGNAL \hidden4|Add7~53_sumout\ : std_logic;
SIGNAL \hidden4|Add8~54\ : std_logic;
SIGNAL \hidden4|Add8~57_sumout\ : std_logic;
SIGNAL \hidden4|Add7~54\ : std_logic;
SIGNAL \hidden4|Add7~57_sumout\ : std_logic;
SIGNAL \hidden4|Add8~58\ : std_logic;
SIGNAL \hidden4|Add8~61_sumout\ : std_logic;
SIGNAL \hidden4|Add7~58\ : std_logic;
SIGNAL \hidden4|Add7~61_sumout\ : std_logic;
SIGNAL \hidden4|Add8~62\ : std_logic;
SIGNAL \hidden4|Add8~89_sumout\ : std_logic;
SIGNAL \hidden4|Add7~62\ : std_logic;
SIGNAL \hidden4|Add7~121_sumout\ : std_logic;
SIGNAL \hidden4|Add8~90\ : std_logic;
SIGNAL \hidden4|Add8~93_sumout\ : std_logic;
SIGNAL \hidden4|Add7~122\ : std_logic;
SIGNAL \hidden4|Add7~125_sumout\ : std_logic;
SIGNAL \hidden4|Add8~94\ : std_logic;
SIGNAL \hidden4|Add8~29_sumout\ : std_logic;
SIGNAL \hidden4|Add7~126\ : std_logic;
SIGNAL \hidden4|Add7~29_sumout\ : std_logic;
SIGNAL \hidden4|Add8~30\ : std_logic;
SIGNAL \hidden4|Add8~65_sumout\ : std_logic;
SIGNAL \hidden4|Add7~30\ : std_logic;
SIGNAL \hidden4|Add7~65_sumout\ : std_logic;
SIGNAL \hidden4|Add8~66\ : std_logic;
SIGNAL \hidden4|Add8~13_sumout\ : std_logic;
SIGNAL \hidden4|Add7~66\ : std_logic;
SIGNAL \hidden4|Add7~13_sumout\ : std_logic;
SIGNAL \hidden4|Add8~14\ : std_logic;
SIGNAL \hidden4|Add8~17_sumout\ : std_logic;
SIGNAL \hidden4|Add7~14\ : std_logic;
SIGNAL \hidden4|Add7~17_sumout\ : std_logic;
SIGNAL \hidden4|Add8~18\ : std_logic;
SIGNAL \hidden4|Add8~21_sumout\ : std_logic;
SIGNAL \hidden4|Add7~18\ : std_logic;
SIGNAL \hidden4|Add7~21_sumout\ : std_logic;
SIGNAL \hidden4|Add8~22\ : std_logic;
SIGNAL \hidden4|Add8~33_sumout\ : std_logic;
SIGNAL \hidden4|Add7~22\ : std_logic;
SIGNAL \hidden4|Add7~33_sumout\ : std_logic;
SIGNAL \hidden4|Add8~34\ : std_logic;
SIGNAL \hidden4|Add8~69_sumout\ : std_logic;
SIGNAL \hidden4|Add7~34\ : std_logic;
SIGNAL \hidden4|Add7~69_sumout\ : std_logic;
SIGNAL \hidden4|Add8~70\ : std_logic;
SIGNAL \hidden4|Add8~37_sumout\ : std_logic;
SIGNAL \hidden4|Add7~70\ : std_logic;
SIGNAL \hidden4|Add7~37_sumout\ : std_logic;
SIGNAL \hidden4|Add8~38\ : std_logic;
SIGNAL \hidden4|Add8~25_sumout\ : std_logic;
SIGNAL \hidden4|Add7~38\ : std_logic;
SIGNAL \hidden4|Add7~25_sumout\ : std_logic;
SIGNAL \hidden4|LessThan0~0_combout\ : std_logic;
SIGNAL \hidden4|LessThan0~1_combout\ : std_logic;
SIGNAL \hidden4|Add8~26\ : std_logic;
SIGNAL \hidden4|Add8~73_sumout\ : std_logic;
SIGNAL \hidden4|Add7~26\ : std_logic;
SIGNAL \hidden4|Add7~73_sumout\ : std_logic;
SIGNAL \hidden4|Add8~74\ : std_logic;
SIGNAL \hidden4|Add8~41_sumout\ : std_logic;
SIGNAL \hidden4|Add7~74\ : std_logic;
SIGNAL \hidden4|Add7~41_sumout\ : std_logic;
SIGNAL \hidden4|Add8~42\ : std_logic;
SIGNAL \hidden4|Add8~77_sumout\ : std_logic;
SIGNAL \hidden4|Add7~42\ : std_logic;
SIGNAL \hidden4|Add7~77_sumout\ : std_logic;
SIGNAL \hidden4|Add8~78\ : std_logic;
SIGNAL \hidden4|Add8~81_sumout\ : std_logic;
SIGNAL \hidden4|Add7~78\ : std_logic;
SIGNAL \hidden4|Add7~81_sumout\ : std_logic;
SIGNAL \hidden4|Add8~82\ : std_logic;
SIGNAL \hidden4|Add8~1_sumout\ : std_logic;
SIGNAL \hidden4|Add7~82\ : std_logic;
SIGNAL \hidden4|Add7~1_sumout\ : std_logic;
SIGNAL \hidden4|Add8~2\ : std_logic;
SIGNAL \hidden4|Add8~5_sumout\ : std_logic;
SIGNAL \hidden4|Add7~2\ : std_logic;
SIGNAL \hidden4|Add7~5_sumout\ : std_logic;
SIGNAL \hidden4|Add8~6\ : std_logic;
SIGNAL \hidden4|Add8~9_sumout\ : std_logic;
SIGNAL \hidden4|Add7~6\ : std_logic;
SIGNAL \hidden4|Add7~9_sumout\ : std_logic;
SIGNAL \hidden4|LessThan0~2_combout\ : std_logic;
SIGNAL \hidden4|LessThan0~3_combout\ : std_logic;
SIGNAL \hidden4|LessThan0~5_combout\ : std_logic;
SIGNAL \hidden4|LessThan0~6_combout\ : std_logic;
SIGNAL \hidden4|LessThan0~4_combout\ : std_logic;
SIGNAL \hidden4|spike_out~feeder_combout\ : std_logic;
SIGNAL \hidden4|spike_out~q\ : std_logic;
SIGNAL \output1|tmp_sum_4[0]~feeder_combout\ : std_logic;
SIGNAL \output0|Add3~4_combout\ : std_logic;
SIGNAL \output0|Add3~3_combout\ : std_logic;
SIGNAL \hidden3|Add4~14\ : std_logic;
SIGNAL \hidden3|Add4~18\ : std_logic;
SIGNAL \hidden3|Add4~22\ : std_logic;
SIGNAL \hidden3|Add4~26\ : std_logic;
SIGNAL \hidden3|Add4~30\ : std_logic;
SIGNAL \hidden3|Add4~34\ : std_logic;
SIGNAL \hidden3|Add4~6\ : std_logic;
SIGNAL \hidden3|Add4~10\ : std_logic;
SIGNAL \hidden3|Add4~1_sumout\ : std_logic;
SIGNAL \hidden3|Add8~85_sumout\ : std_logic;
SIGNAL \hidden3|Add4~9_sumout\ : std_logic;
SIGNAL \hidden3|Add4~5_sumout\ : std_logic;
SIGNAL \hidden3|Add4~33_sumout\ : std_logic;
SIGNAL \hidden3|Add4~29_sumout\ : std_logic;
SIGNAL \hidden3|Add4~25_sumout\ : std_logic;
SIGNAL \hidden3|Add4~21_sumout\ : std_logic;
SIGNAL \hidden3|Add4~17_sumout\ : std_logic;
SIGNAL \hidden3|Add4~13_sumout\ : std_logic;
SIGNAL \hidden3|Add7~97_sumout\ : std_logic;
SIGNAL \hidden3|Add7~98\ : std_logic;
SIGNAL \hidden3|Add7~101_sumout\ : std_logic;
SIGNAL \hidden3|Add7~102\ : std_logic;
SIGNAL \hidden3|Add7~105_sumout\ : std_logic;
SIGNAL \hidden3|Add7~106\ : std_logic;
SIGNAL \hidden3|Add7~109_sumout\ : std_logic;
SIGNAL \hidden3|Add7~110\ : std_logic;
SIGNAL \hidden3|Add7~113_sumout\ : std_logic;
SIGNAL \hidden3|Add7~114\ : std_logic;
SIGNAL \hidden3|Add7~117_sumout\ : std_logic;
SIGNAL \hidden3|Add7~118\ : std_logic;
SIGNAL \hidden3|Add7~85_sumout\ : std_logic;
SIGNAL \hidden3|Add7~86\ : std_logic;
SIGNAL \hidden3|Add7~89_sumout\ : std_logic;
SIGNAL \hidden3|Add7~90\ : std_logic;
SIGNAL \hidden3|Add7~93_sumout\ : std_logic;
SIGNAL \hidden3|Add8~86\ : std_logic;
SIGNAL \hidden3|Add8~45_sumout\ : std_logic;
SIGNAL \hidden3|Add7~94\ : std_logic;
SIGNAL \hidden3|Add7~45_sumout\ : std_logic;
SIGNAL \hidden3|Add8~46\ : std_logic;
SIGNAL \hidden3|Add8~49_sumout\ : std_logic;
SIGNAL \hidden3|Add7~46\ : std_logic;
SIGNAL \hidden3|Add7~49_sumout\ : std_logic;
SIGNAL \hidden3|Add8~50\ : std_logic;
SIGNAL \hidden3|Add8~53_sumout\ : std_logic;
SIGNAL \hidden3|Add7~50\ : std_logic;
SIGNAL \hidden3|Add7~53_sumout\ : std_logic;
SIGNAL \hidden3|Add8~54\ : std_logic;
SIGNAL \hidden3|Add8~57_sumout\ : std_logic;
SIGNAL \hidden3|Add7~54\ : std_logic;
SIGNAL \hidden3|Add7~57_sumout\ : std_logic;
SIGNAL \hidden3|Add8~58\ : std_logic;
SIGNAL \hidden3|Add8~61_sumout\ : std_logic;
SIGNAL \hidden3|Add7~58\ : std_logic;
SIGNAL \hidden3|Add7~61_sumout\ : std_logic;
SIGNAL \hidden3|LessThan0~1_combout\ : std_logic;
SIGNAL \hidden3|LessThan0~2_combout\ : std_logic;
SIGNAL \hidden3|Add8~62\ : std_logic;
SIGNAL \hidden3|Add8~89_sumout\ : std_logic;
SIGNAL \hidden3|Add7~62\ : std_logic;
SIGNAL \hidden3|Add7~121_sumout\ : std_logic;
SIGNAL \hidden3|Add8~90\ : std_logic;
SIGNAL \hidden3|Add8~93_sumout\ : std_logic;
SIGNAL \hidden3|Add7~122\ : std_logic;
SIGNAL \hidden3|Add7~125_sumout\ : std_logic;
SIGNAL \hidden3|LessThan0~3_combout\ : std_logic;
SIGNAL \hidden3|Add8~94\ : std_logic;
SIGNAL \hidden3|Add8~29_sumout\ : std_logic;
SIGNAL \hidden3|Add7~126\ : std_logic;
SIGNAL \hidden3|Add7~29_sumout\ : std_logic;
SIGNAL \hidden3|Add8~30\ : std_logic;
SIGNAL \hidden3|Add8~65_sumout\ : std_logic;
SIGNAL \hidden3|Add7~30\ : std_logic;
SIGNAL \hidden3|Add7~65_sumout\ : std_logic;
SIGNAL \hidden3|Add8~66\ : std_logic;
SIGNAL \hidden3|Add8~13_sumout\ : std_logic;
SIGNAL \hidden3|Add7~66\ : std_logic;
SIGNAL \hidden3|Add7~13_sumout\ : std_logic;
SIGNAL \hidden3|Add8~14\ : std_logic;
SIGNAL \hidden3|Add8~17_sumout\ : std_logic;
SIGNAL \hidden3|Add7~14\ : std_logic;
SIGNAL \hidden3|Add7~17_sumout\ : std_logic;
SIGNAL \hidden3|Add8~18\ : std_logic;
SIGNAL \hidden3|Add8~21_sumout\ : std_logic;
SIGNAL \hidden3|Add7~18\ : std_logic;
SIGNAL \hidden3|Add7~21_sumout\ : std_logic;
SIGNAL \hidden3|Add8~22\ : std_logic;
SIGNAL \hidden3|Add8~33_sumout\ : std_logic;
SIGNAL \hidden3|Add7~22\ : std_logic;
SIGNAL \hidden3|Add7~33_sumout\ : std_logic;
SIGNAL \hidden3|Add8~34\ : std_logic;
SIGNAL \hidden3|Add8~69_sumout\ : std_logic;
SIGNAL \hidden3|Add7~34\ : std_logic;
SIGNAL \hidden3|Add7~69_sumout\ : std_logic;
SIGNAL \hidden3|Add8~70\ : std_logic;
SIGNAL \hidden3|Add8~37_sumout\ : std_logic;
SIGNAL \hidden3|Add7~70\ : std_logic;
SIGNAL \hidden3|Add7~37_sumout\ : std_logic;
SIGNAL \hidden3|Add8~38\ : std_logic;
SIGNAL \hidden3|Add8~25_sumout\ : std_logic;
SIGNAL \hidden3|Add7~38\ : std_logic;
SIGNAL \hidden3|Add7~25_sumout\ : std_logic;
SIGNAL \hidden3|Add8~26\ : std_logic;
SIGNAL \hidden3|Add8~73_sumout\ : std_logic;
SIGNAL \hidden3|Add7~26\ : std_logic;
SIGNAL \hidden3|Add7~73_sumout\ : std_logic;
SIGNAL \hidden3|Add8~74\ : std_logic;
SIGNAL \hidden3|Add8~41_sumout\ : std_logic;
SIGNAL \hidden3|Add7~74\ : std_logic;
SIGNAL \hidden3|Add7~41_sumout\ : std_logic;
SIGNAL \hidden3|Add8~42\ : std_logic;
SIGNAL \hidden3|Add8~77_sumout\ : std_logic;
SIGNAL \hidden3|Add7~42\ : std_logic;
SIGNAL \hidden3|Add7~77_sumout\ : std_logic;
SIGNAL \hidden3|Add8~78\ : std_logic;
SIGNAL \hidden3|Add8~81_sumout\ : std_logic;
SIGNAL \hidden3|Add7~78\ : std_logic;
SIGNAL \hidden3|Add7~81_sumout\ : std_logic;
SIGNAL \hidden3|Add8~82\ : std_logic;
SIGNAL \hidden3|Add8~1_sumout\ : std_logic;
SIGNAL \hidden3|Add7~82\ : std_logic;
SIGNAL \hidden3|Add7~1_sumout\ : std_logic;
SIGNAL \hidden3|Add8~2\ : std_logic;
SIGNAL \hidden3|Add8~5_sumout\ : std_logic;
SIGNAL \hidden3|Add7~2\ : std_logic;
SIGNAL \hidden3|Add7~5_sumout\ : std_logic;
SIGNAL \hidden3|Add8~6\ : std_logic;
SIGNAL \hidden3|Add8~9_sumout\ : std_logic;
SIGNAL \hidden3|Add7~6\ : std_logic;
SIGNAL \hidden3|Add7~9_sumout\ : std_logic;
SIGNAL \hidden3|LessThan0~0_combout\ : std_logic;
SIGNAL \hidden3|LessThan0~5_combout\ : std_logic;
SIGNAL \hidden3|LessThan0~6_combout\ : std_logic;
SIGNAL \hidden3|LessThan0~4_combout\ : std_logic;
SIGNAL \hidden3|spike_out~q\ : std_logic;
SIGNAL \output1|tmp_sum_3[1]~feeder_combout\ : std_logic;
SIGNAL \output0|tmp_sum_3_4[1]~feeder_combout\ : std_logic;
SIGNAL \output0|Add5~22\ : std_logic;
SIGNAL \output0|Add5~26\ : std_logic;
SIGNAL \output0|Add5~30\ : std_logic;
SIGNAL \output0|Add5~34\ : std_logic;
SIGNAL \output0|Add5~38\ : std_logic;
SIGNAL \output0|Add5~10\ : std_logic;
SIGNAL \output0|Add5~14\ : std_logic;
SIGNAL \output0|Add5~18\ : std_logic;
SIGNAL \output0|Add5~6\ : std_logic;
SIGNAL \output0|Add5~1_sumout\ : std_logic;
SIGNAL \hidden1|Add4~18\ : std_logic;
SIGNAL \hidden1|Add4~22\ : std_logic;
SIGNAL \hidden1|Add4~26\ : std_logic;
SIGNAL \hidden1|Add4~30\ : std_logic;
SIGNAL \hidden1|Add4~34\ : std_logic;
SIGNAL \hidden1|Add4~38\ : std_logic;
SIGNAL \hidden1|Add4~6\ : std_logic;
SIGNAL \hidden1|Add4~10\ : std_logic;
SIGNAL \hidden1|Add4~14\ : std_logic;
SIGNAL \hidden1|Add4~1_sumout\ : std_logic;
SIGNAL \hidden1|Add8~85_sumout\ : std_logic;
SIGNAL \hidden1|Add4~13_sumout\ : std_logic;
SIGNAL \hidden1|Add4~9_sumout\ : std_logic;
SIGNAL \hidden1|Add4~5_sumout\ : std_logic;
SIGNAL \hidden1|Add4~37_sumout\ : std_logic;
SIGNAL \hidden1|Add4~33_sumout\ : std_logic;
SIGNAL \hidden1|Add4~29_sumout\ : std_logic;
SIGNAL \hidden1|Add4~25_sumout\ : std_logic;
SIGNAL \hidden1|Add4~21_sumout\ : std_logic;
SIGNAL \hidden1|Add4~17_sumout\ : std_logic;
SIGNAL \hidden1|Add7~97_sumout\ : std_logic;
SIGNAL \hidden1|Add7~98\ : std_logic;
SIGNAL \hidden1|Add7~101_sumout\ : std_logic;
SIGNAL \hidden1|Add7~102\ : std_logic;
SIGNAL \hidden1|Add7~105_sumout\ : std_logic;
SIGNAL \hidden1|Add7~106\ : std_logic;
SIGNAL \hidden1|Add7~109_sumout\ : std_logic;
SIGNAL \hidden1|Add7~110\ : std_logic;
SIGNAL \hidden1|Add7~113_sumout\ : std_logic;
SIGNAL \hidden1|Add7~114\ : std_logic;
SIGNAL \hidden1|Add7~117_sumout\ : std_logic;
SIGNAL \hidden1|Add7~118\ : std_logic;
SIGNAL \hidden1|Add7~85_sumout\ : std_logic;
SIGNAL \hidden1|Add7~86\ : std_logic;
SIGNAL \hidden1|Add7~89_sumout\ : std_logic;
SIGNAL \hidden1|Add7~90\ : std_logic;
SIGNAL \hidden1|Add7~93_sumout\ : std_logic;
SIGNAL \hidden1|Add8~86\ : std_logic;
SIGNAL \hidden1|Add8~45_sumout\ : std_logic;
SIGNAL \hidden1|Add7~94\ : std_logic;
SIGNAL \hidden1|Add7~45_sumout\ : std_logic;
SIGNAL \hidden1|Add8~46\ : std_logic;
SIGNAL \hidden1|Add8~49_sumout\ : std_logic;
SIGNAL \hidden1|Add7~46\ : std_logic;
SIGNAL \hidden1|Add7~49_sumout\ : std_logic;
SIGNAL \hidden1|Add8~50\ : std_logic;
SIGNAL \hidden1|Add8~53_sumout\ : std_logic;
SIGNAL \hidden1|Add7~50\ : std_logic;
SIGNAL \hidden1|Add7~53_sumout\ : std_logic;
SIGNAL \hidden1|Add8~54\ : std_logic;
SIGNAL \hidden1|Add8~57_sumout\ : std_logic;
SIGNAL \hidden1|Add7~54\ : std_logic;
SIGNAL \hidden1|Add7~57_sumout\ : std_logic;
SIGNAL \hidden1|Add8~58\ : std_logic;
SIGNAL \hidden1|Add8~61_sumout\ : std_logic;
SIGNAL \hidden1|Add7~58\ : std_logic;
SIGNAL \hidden1|Add7~61_sumout\ : std_logic;
SIGNAL \hidden1|Add8~62\ : std_logic;
SIGNAL \hidden1|Add8~89_sumout\ : std_logic;
SIGNAL \hidden1|Add7~62\ : std_logic;
SIGNAL \hidden1|Add7~121_sumout\ : std_logic;
SIGNAL \hidden1|Add8~90\ : std_logic;
SIGNAL \hidden1|Add8~93_sumout\ : std_logic;
SIGNAL \hidden1|Add7~122\ : std_logic;
SIGNAL \hidden1|Add7~125_sumout\ : std_logic;
SIGNAL \hidden1|Add8~94\ : std_logic;
SIGNAL \hidden1|Add8~29_sumout\ : std_logic;
SIGNAL \hidden1|Add7~126\ : std_logic;
SIGNAL \hidden1|Add7~29_sumout\ : std_logic;
SIGNAL \hidden1|Add8~30\ : std_logic;
SIGNAL \hidden1|Add8~65_sumout\ : std_logic;
SIGNAL \hidden1|Add7~30\ : std_logic;
SIGNAL \hidden1|Add7~65_sumout\ : std_logic;
SIGNAL \hidden1|Add8~66\ : std_logic;
SIGNAL \hidden1|Add8~13_sumout\ : std_logic;
SIGNAL \hidden1|Add7~66\ : std_logic;
SIGNAL \hidden1|Add7~13_sumout\ : std_logic;
SIGNAL \hidden1|Add8~14\ : std_logic;
SIGNAL \hidden1|Add8~17_sumout\ : std_logic;
SIGNAL \hidden1|Add7~14\ : std_logic;
SIGNAL \hidden1|Add7~17_sumout\ : std_logic;
SIGNAL \hidden1|Add8~18\ : std_logic;
SIGNAL \hidden1|Add8~21_sumout\ : std_logic;
SIGNAL \hidden1|Add7~18\ : std_logic;
SIGNAL \hidden1|Add7~21_sumout\ : std_logic;
SIGNAL \hidden1|Add8~22\ : std_logic;
SIGNAL \hidden1|Add8~33_sumout\ : std_logic;
SIGNAL \hidden1|Add7~22\ : std_logic;
SIGNAL \hidden1|Add7~33_sumout\ : std_logic;
SIGNAL \hidden1|Add8~34\ : std_logic;
SIGNAL \hidden1|Add8~69_sumout\ : std_logic;
SIGNAL \hidden1|Add7~34\ : std_logic;
SIGNAL \hidden1|Add7~69_sumout\ : std_logic;
SIGNAL \hidden1|Add8~70\ : std_logic;
SIGNAL \hidden1|Add8~37_sumout\ : std_logic;
SIGNAL \hidden1|Add7~70\ : std_logic;
SIGNAL \hidden1|Add7~37_sumout\ : std_logic;
SIGNAL \hidden1|Add8~38\ : std_logic;
SIGNAL \hidden1|Add8~25_sumout\ : std_logic;
SIGNAL \hidden1|Add7~38\ : std_logic;
SIGNAL \hidden1|Add7~25_sumout\ : std_logic;
SIGNAL \hidden1|LessThan0~0_combout\ : std_logic;
SIGNAL \hidden1|LessThan0~1_combout\ : std_logic;
SIGNAL \hidden1|Add8~26\ : std_logic;
SIGNAL \hidden1|Add8~73_sumout\ : std_logic;
SIGNAL \hidden1|Add7~26\ : std_logic;
SIGNAL \hidden1|Add7~73_sumout\ : std_logic;
SIGNAL \hidden1|Add8~74\ : std_logic;
SIGNAL \hidden1|Add8~41_sumout\ : std_logic;
SIGNAL \hidden1|Add7~74\ : std_logic;
SIGNAL \hidden1|Add7~41_sumout\ : std_logic;
SIGNAL \hidden1|Add8~42\ : std_logic;
SIGNAL \hidden1|Add8~77_sumout\ : std_logic;
SIGNAL \hidden1|Add7~42\ : std_logic;
SIGNAL \hidden1|Add7~77_sumout\ : std_logic;
SIGNAL \hidden1|Add8~78\ : std_logic;
SIGNAL \hidden1|Add8~81_sumout\ : std_logic;
SIGNAL \hidden1|Add7~78\ : std_logic;
SIGNAL \hidden1|Add7~81_sumout\ : std_logic;
SIGNAL \hidden1|Add8~82\ : std_logic;
SIGNAL \hidden1|Add8~1_sumout\ : std_logic;
SIGNAL \hidden1|Add7~82\ : std_logic;
SIGNAL \hidden1|Add7~1_sumout\ : std_logic;
SIGNAL \hidden1|Add8~2\ : std_logic;
SIGNAL \hidden1|Add8~5_sumout\ : std_logic;
SIGNAL \hidden1|Add7~2\ : std_logic;
SIGNAL \hidden1|Add7~5_sumout\ : std_logic;
SIGNAL \hidden1|Add8~6\ : std_logic;
SIGNAL \hidden1|Add8~9_sumout\ : std_logic;
SIGNAL \hidden1|Add7~6\ : std_logic;
SIGNAL \hidden1|Add7~9_sumout\ : std_logic;
SIGNAL \hidden1|LessThan0~2_combout\ : std_logic;
SIGNAL \hidden1|LessThan0~3_combout\ : std_logic;
SIGNAL \hidden1|LessThan0~5_combout\ : std_logic;
SIGNAL \hidden1|LessThan0~6_combout\ : std_logic;
SIGNAL \hidden1|LessThan0~4_combout\ : std_logic;
SIGNAL \hidden1|spike_out~q\ : std_logic;
SIGNAL \output1|tmp_sum_1[3]~feeder_combout\ : std_logic;
SIGNAL \output0|tmp_sum_1_2[1]~feeder_combout\ : std_logic;
SIGNAL \output0|Add4~0_combout\ : std_logic;
SIGNAL \output0|Add5~5_sumout\ : std_logic;
SIGNAL \hidden0|Add4~14\ : std_logic;
SIGNAL \hidden0|Add4~18\ : std_logic;
SIGNAL \hidden0|Add4~22\ : std_logic;
SIGNAL \hidden0|Add4~26\ : std_logic;
SIGNAL \hidden0|Add4~30\ : std_logic;
SIGNAL \hidden0|Add4~34\ : std_logic;
SIGNAL \hidden0|Add4~6\ : std_logic;
SIGNAL \hidden0|Add4~10\ : std_logic;
SIGNAL \hidden0|Add4~1_sumout\ : std_logic;
SIGNAL \hidden0|Add8~85_sumout\ : std_logic;
SIGNAL \hidden0|Add4~9_sumout\ : std_logic;
SIGNAL \hidden0|Add4~5_sumout\ : std_logic;
SIGNAL \hidden0|Add4~33_sumout\ : std_logic;
SIGNAL \hidden0|Add4~29_sumout\ : std_logic;
SIGNAL \hidden0|Add4~25_sumout\ : std_logic;
SIGNAL \hidden0|Add4~21_sumout\ : std_logic;
SIGNAL \hidden0|Add4~17_sumout\ : std_logic;
SIGNAL \hidden0|Add4~13_sumout\ : std_logic;
SIGNAL \hidden0|Add7~97_sumout\ : std_logic;
SIGNAL \hidden0|Add7~98\ : std_logic;
SIGNAL \hidden0|Add7~101_sumout\ : std_logic;
SIGNAL \hidden0|Add7~102\ : std_logic;
SIGNAL \hidden0|Add7~105_sumout\ : std_logic;
SIGNAL \hidden0|Add7~106\ : std_logic;
SIGNAL \hidden0|Add7~109_sumout\ : std_logic;
SIGNAL \hidden0|Add7~110\ : std_logic;
SIGNAL \hidden0|Add7~113_sumout\ : std_logic;
SIGNAL \hidden0|Add7~114\ : std_logic;
SIGNAL \hidden0|Add7~117_sumout\ : std_logic;
SIGNAL \hidden0|Add7~118\ : std_logic;
SIGNAL \hidden0|Add7~85_sumout\ : std_logic;
SIGNAL \hidden0|Add7~86\ : std_logic;
SIGNAL \hidden0|Add7~89_sumout\ : std_logic;
SIGNAL \hidden0|Add7~90\ : std_logic;
SIGNAL \hidden0|Add7~93_sumout\ : std_logic;
SIGNAL \hidden0|Add8~86\ : std_logic;
SIGNAL \hidden0|Add8~45_sumout\ : std_logic;
SIGNAL \hidden0|Add7~94\ : std_logic;
SIGNAL \hidden0|Add7~45_sumout\ : std_logic;
SIGNAL \hidden0|Add8~46\ : std_logic;
SIGNAL \hidden0|Add8~49_sumout\ : std_logic;
SIGNAL \hidden0|Add7~46\ : std_logic;
SIGNAL \hidden0|Add7~49_sumout\ : std_logic;
SIGNAL \hidden0|Add8~50\ : std_logic;
SIGNAL \hidden0|Add8~53_sumout\ : std_logic;
SIGNAL \hidden0|Add7~50\ : std_logic;
SIGNAL \hidden0|Add7~53_sumout\ : std_logic;
SIGNAL \hidden0|Add8~54\ : std_logic;
SIGNAL \hidden0|Add8~57_sumout\ : std_logic;
SIGNAL \hidden0|Add7~54\ : std_logic;
SIGNAL \hidden0|Add7~57_sumout\ : std_logic;
SIGNAL \hidden0|Add8~58\ : std_logic;
SIGNAL \hidden0|Add8~61_sumout\ : std_logic;
SIGNAL \hidden0|Add7~58\ : std_logic;
SIGNAL \hidden0|Add7~61_sumout\ : std_logic;
SIGNAL \hidden0|LessThan0~1_combout\ : std_logic;
SIGNAL \hidden0|Add8~62\ : std_logic;
SIGNAL \hidden0|Add8~89_sumout\ : std_logic;
SIGNAL \hidden0|Add7~62\ : std_logic;
SIGNAL \hidden0|Add7~121_sumout\ : std_logic;
SIGNAL \hidden0|Add8~90\ : std_logic;
SIGNAL \hidden0|Add8~93_sumout\ : std_logic;
SIGNAL \hidden0|Add7~122\ : std_logic;
SIGNAL \hidden0|Add7~125_sumout\ : std_logic;
SIGNAL \hidden0|LessThan0~2_combout\ : std_logic;
SIGNAL \hidden0|LessThan0~3_combout\ : std_logic;
SIGNAL \hidden0|Add8~94\ : std_logic;
SIGNAL \hidden0|Add8~29_sumout\ : std_logic;
SIGNAL \hidden0|Add7~126\ : std_logic;
SIGNAL \hidden0|Add7~29_sumout\ : std_logic;
SIGNAL \hidden0|Add8~30\ : std_logic;
SIGNAL \hidden0|Add8~65_sumout\ : std_logic;
SIGNAL \hidden0|Add7~30\ : std_logic;
SIGNAL \hidden0|Add7~65_sumout\ : std_logic;
SIGNAL \hidden0|Add8~66\ : std_logic;
SIGNAL \hidden0|Add8~13_sumout\ : std_logic;
SIGNAL \hidden0|Add7~66\ : std_logic;
SIGNAL \hidden0|Add7~13_sumout\ : std_logic;
SIGNAL \hidden0|Add8~14\ : std_logic;
SIGNAL \hidden0|Add8~17_sumout\ : std_logic;
SIGNAL \hidden0|Add7~14\ : std_logic;
SIGNAL \hidden0|Add7~17_sumout\ : std_logic;
SIGNAL \hidden0|Add8~18\ : std_logic;
SIGNAL \hidden0|Add8~21_sumout\ : std_logic;
SIGNAL \hidden0|Add7~18\ : std_logic;
SIGNAL \hidden0|Add7~21_sumout\ : std_logic;
SIGNAL \hidden0|Add8~22\ : std_logic;
SIGNAL \hidden0|Add8~33_sumout\ : std_logic;
SIGNAL \hidden0|Add7~22\ : std_logic;
SIGNAL \hidden0|Add7~33_sumout\ : std_logic;
SIGNAL \hidden0|Add8~34\ : std_logic;
SIGNAL \hidden0|Add8~69_sumout\ : std_logic;
SIGNAL \hidden0|Add7~34\ : std_logic;
SIGNAL \hidden0|Add7~69_sumout\ : std_logic;
SIGNAL \hidden0|Add8~70\ : std_logic;
SIGNAL \hidden0|Add8~37_sumout\ : std_logic;
SIGNAL \hidden0|Add7~70\ : std_logic;
SIGNAL \hidden0|Add7~37_sumout\ : std_logic;
SIGNAL \hidden0|Add8~38\ : std_logic;
SIGNAL \hidden0|Add8~25_sumout\ : std_logic;
SIGNAL \hidden0|Add7~38\ : std_logic;
SIGNAL \hidden0|Add7~25_sumout\ : std_logic;
SIGNAL \hidden0|Add8~26\ : std_logic;
SIGNAL \hidden0|Add8~73_sumout\ : std_logic;
SIGNAL \hidden0|Add7~26\ : std_logic;
SIGNAL \hidden0|Add7~73_sumout\ : std_logic;
SIGNAL \hidden0|Add8~74\ : std_logic;
SIGNAL \hidden0|Add8~41_sumout\ : std_logic;
SIGNAL \hidden0|Add7~74\ : std_logic;
SIGNAL \hidden0|Add7~41_sumout\ : std_logic;
SIGNAL \hidden0|Add8~42\ : std_logic;
SIGNAL \hidden0|Add8~77_sumout\ : std_logic;
SIGNAL \hidden0|Add7~42\ : std_logic;
SIGNAL \hidden0|Add7~77_sumout\ : std_logic;
SIGNAL \hidden0|Add8~78\ : std_logic;
SIGNAL \hidden0|Add8~81_sumout\ : std_logic;
SIGNAL \hidden0|Add7~78\ : std_logic;
SIGNAL \hidden0|Add7~81_sumout\ : std_logic;
SIGNAL \hidden0|Add8~82\ : std_logic;
SIGNAL \hidden0|Add8~1_sumout\ : std_logic;
SIGNAL \hidden0|Add7~82\ : std_logic;
SIGNAL \hidden0|Add7~1_sumout\ : std_logic;
SIGNAL \hidden0|Add8~2\ : std_logic;
SIGNAL \hidden0|Add8~5_sumout\ : std_logic;
SIGNAL \hidden0|Add7~2\ : std_logic;
SIGNAL \hidden0|Add7~5_sumout\ : std_logic;
SIGNAL \hidden0|Add8~6\ : std_logic;
SIGNAL \hidden0|Add8~9_sumout\ : std_logic;
SIGNAL \hidden0|Add7~6\ : std_logic;
SIGNAL \hidden0|Add7~9_sumout\ : std_logic;
SIGNAL \hidden0|LessThan0~0_combout\ : std_logic;
SIGNAL \hidden0|LessThan0~5_combout\ : std_logic;
SIGNAL \hidden0|LessThan0~6_combout\ : std_logic;
SIGNAL \hidden0|LessThan0~4_combout\ : std_logic;
SIGNAL \hidden0|spike_out~q\ : std_logic;
SIGNAL \output1|tmp_sum_b_0[6]~feeder_combout\ : std_logic;
SIGNAL \output0|Add4~3_combout\ : std_logic;
SIGNAL \output0|Add5~17_sumout\ : std_logic;
SIGNAL \output0|Add4~2_combout\ : std_logic;
SIGNAL \output0|Add5~13_sumout\ : std_logic;
SIGNAL \output0|Add5~9_sumout\ : std_logic;
SIGNAL \output0|Add4~1_combout\ : std_logic;
SIGNAL \output0|Add5~37_sumout\ : std_logic;
SIGNAL \output0|Add4~4_combout\ : std_logic;
SIGNAL \output0|Add5~33_sumout\ : std_logic;
SIGNAL \hidden2|Add4~22\ : std_logic;
SIGNAL \hidden2|Add4~26\ : std_logic;
SIGNAL \hidden2|Add4~10\ : std_logic;
SIGNAL \hidden2|Add4~14\ : std_logic;
SIGNAL \hidden2|Add4~18\ : std_logic;
SIGNAL \hidden2|Add4~6\ : std_logic;
SIGNAL \hidden2|Add4~1_sumout\ : std_logic;
SIGNAL \hidden2|Add4~5_sumout\ : std_logic;
SIGNAL \hidden2|Add8~85_sumout\ : std_logic;
SIGNAL \hidden2|Add4~17_sumout\ : std_logic;
SIGNAL \hidden2|Add4~13_sumout\ : std_logic;
SIGNAL \hidden2|sum[7]~feeder_combout\ : std_logic;
SIGNAL \hidden2|Add4~9_sumout\ : std_logic;
SIGNAL \hidden2|Add4~25_sumout\ : std_logic;
SIGNAL \hidden2|Add4~21_sumout\ : std_logic;
SIGNAL \hidden2|tmp_sum_b_0_1_2[0]~feeder_combout\ : std_logic;
SIGNAL \hidden2|Add7~97_sumout\ : std_logic;
SIGNAL \hidden2|Add7~98\ : std_logic;
SIGNAL \hidden2|Add7~101_sumout\ : std_logic;
SIGNAL \hidden2|Add7~102\ : std_logic;
SIGNAL \hidden2|Add7~105_sumout\ : std_logic;
SIGNAL \hidden2|Add7~106\ : std_logic;
SIGNAL \hidden2|Add7~109_sumout\ : std_logic;
SIGNAL \hidden2|Add7~110\ : std_logic;
SIGNAL \hidden2|Add7~113_sumout\ : std_logic;
SIGNAL \hidden2|Add7~114\ : std_logic;
SIGNAL \hidden2|Add7~117_sumout\ : std_logic;
SIGNAL \hidden2|Add7~118\ : std_logic;
SIGNAL \hidden2|Add7~85_sumout\ : std_logic;
SIGNAL \hidden2|Add7~86\ : std_logic;
SIGNAL \hidden2|Add7~89_sumout\ : std_logic;
SIGNAL \hidden2|Add7~90\ : std_logic;
SIGNAL \hidden2|Add7~93_sumout\ : std_logic;
SIGNAL \hidden2|Add8~86\ : std_logic;
SIGNAL \hidden2|Add8~45_sumout\ : std_logic;
SIGNAL \hidden2|Add7~94\ : std_logic;
SIGNAL \hidden2|Add7~45_sumout\ : std_logic;
SIGNAL \hidden2|Add8~46\ : std_logic;
SIGNAL \hidden2|Add8~49_sumout\ : std_logic;
SIGNAL \hidden2|Add7~46\ : std_logic;
SIGNAL \hidden2|Add7~49_sumout\ : std_logic;
SIGNAL \hidden2|Add8~50\ : std_logic;
SIGNAL \hidden2|Add8~53_sumout\ : std_logic;
SIGNAL \hidden2|Add7~50\ : std_logic;
SIGNAL \hidden2|Add7~53_sumout\ : std_logic;
SIGNAL \hidden2|Add8~54\ : std_logic;
SIGNAL \hidden2|Add8~57_sumout\ : std_logic;
SIGNAL \hidden2|Add7~54\ : std_logic;
SIGNAL \hidden2|Add7~57_sumout\ : std_logic;
SIGNAL \hidden2|Add8~58\ : std_logic;
SIGNAL \hidden2|Add8~61_sumout\ : std_logic;
SIGNAL \hidden2|Add7~58\ : std_logic;
SIGNAL \hidden2|Add7~61_sumout\ : std_logic;
SIGNAL \hidden2|LessThan0~1_combout\ : std_logic;
SIGNAL \hidden2|Add8~62\ : std_logic;
SIGNAL \hidden2|Add8~89_sumout\ : std_logic;
SIGNAL \hidden2|Add7~62\ : std_logic;
SIGNAL \hidden2|Add7~121_sumout\ : std_logic;
SIGNAL \hidden2|Add8~90\ : std_logic;
SIGNAL \hidden2|Add8~93_sumout\ : std_logic;
SIGNAL \hidden2|Add7~122\ : std_logic;
SIGNAL \hidden2|Add7~125_sumout\ : std_logic;
SIGNAL \hidden2|LessThan0~2_combout\ : std_logic;
SIGNAL \hidden2|LessThan0~3_combout\ : std_logic;
SIGNAL \hidden2|Add8~94\ : std_logic;
SIGNAL \hidden2|Add8~29_sumout\ : std_logic;
SIGNAL \hidden2|Add7~126\ : std_logic;
SIGNAL \hidden2|Add7~29_sumout\ : std_logic;
SIGNAL \hidden2|Add8~30\ : std_logic;
SIGNAL \hidden2|Add8~65_sumout\ : std_logic;
SIGNAL \hidden2|Add7~30\ : std_logic;
SIGNAL \hidden2|Add7~65_sumout\ : std_logic;
SIGNAL \hidden2|Add8~66\ : std_logic;
SIGNAL \hidden2|Add8~13_sumout\ : std_logic;
SIGNAL \hidden2|Add7~66\ : std_logic;
SIGNAL \hidden2|Add7~13_sumout\ : std_logic;
SIGNAL \hidden2|Add8~14\ : std_logic;
SIGNAL \hidden2|Add8~17_sumout\ : std_logic;
SIGNAL \hidden2|Add7~14\ : std_logic;
SIGNAL \hidden2|Add7~17_sumout\ : std_logic;
SIGNAL \hidden2|Add8~18\ : std_logic;
SIGNAL \hidden2|Add8~21_sumout\ : std_logic;
SIGNAL \hidden2|Add7~18\ : std_logic;
SIGNAL \hidden2|Add7~21_sumout\ : std_logic;
SIGNAL \hidden2|Add8~22\ : std_logic;
SIGNAL \hidden2|Add8~33_sumout\ : std_logic;
SIGNAL \hidden2|Add7~22\ : std_logic;
SIGNAL \hidden2|Add7~33_sumout\ : std_logic;
SIGNAL \hidden2|Add8~34\ : std_logic;
SIGNAL \hidden2|Add8~69_sumout\ : std_logic;
SIGNAL \hidden2|Add7~34\ : std_logic;
SIGNAL \hidden2|Add7~69_sumout\ : std_logic;
SIGNAL \hidden2|Add8~70\ : std_logic;
SIGNAL \hidden2|Add8~37_sumout\ : std_logic;
SIGNAL \hidden2|Add7~70\ : std_logic;
SIGNAL \hidden2|Add7~37_sumout\ : std_logic;
SIGNAL \hidden2|Add8~38\ : std_logic;
SIGNAL \hidden2|Add8~25_sumout\ : std_logic;
SIGNAL \hidden2|Add7~38\ : std_logic;
SIGNAL \hidden2|Add7~25_sumout\ : std_logic;
SIGNAL \hidden2|Add8~26\ : std_logic;
SIGNAL \hidden2|Add8~73_sumout\ : std_logic;
SIGNAL \hidden2|Add7~26\ : std_logic;
SIGNAL \hidden2|Add7~73_sumout\ : std_logic;
SIGNAL \hidden2|Add8~74\ : std_logic;
SIGNAL \hidden2|Add8~41_sumout\ : std_logic;
SIGNAL \hidden2|Add7~74\ : std_logic;
SIGNAL \hidden2|Add7~41_sumout\ : std_logic;
SIGNAL \hidden2|Add8~42\ : std_logic;
SIGNAL \hidden2|Add8~77_sumout\ : std_logic;
SIGNAL \hidden2|Add7~42\ : std_logic;
SIGNAL \hidden2|Add7~77_sumout\ : std_logic;
SIGNAL \hidden2|Add8~78\ : std_logic;
SIGNAL \hidden2|Add8~81_sumout\ : std_logic;
SIGNAL \hidden2|Add7~78\ : std_logic;
SIGNAL \hidden2|Add7~81_sumout\ : std_logic;
SIGNAL \hidden2|Add8~82\ : std_logic;
SIGNAL \hidden2|Add8~1_sumout\ : std_logic;
SIGNAL \hidden2|Add7~82\ : std_logic;
SIGNAL \hidden2|Add7~1_sumout\ : std_logic;
SIGNAL \hidden2|Add8~2\ : std_logic;
SIGNAL \hidden2|Add8~5_sumout\ : std_logic;
SIGNAL \hidden2|Add7~2\ : std_logic;
SIGNAL \hidden2|Add7~5_sumout\ : std_logic;
SIGNAL \hidden2|Add8~6\ : std_logic;
SIGNAL \hidden2|Add8~9_sumout\ : std_logic;
SIGNAL \hidden2|Add7~6\ : std_logic;
SIGNAL \hidden2|Add7~9_sumout\ : std_logic;
SIGNAL \hidden2|LessThan0~0_combout\ : std_logic;
SIGNAL \hidden2|LessThan0~5_combout\ : std_logic;
SIGNAL \hidden2|LessThan0~6_combout\ : std_logic;
SIGNAL \hidden2|LessThan0~4_combout\ : std_logic;
SIGNAL \hidden2|spike_out~q\ : std_logic;
SIGNAL \output1|tmp_sum_2[0]~feeder_combout\ : std_logic;
SIGNAL \output1|tmp_sum_1_2[6]~feeder_combout\ : std_logic;
SIGNAL \output0|Add4~8_combout\ : std_logic;
SIGNAL \output0|Add5~29_sumout\ : std_logic;
SIGNAL \output0|Add4~7_combout\ : std_logic;
SIGNAL \output0|Add4~6_combout\ : std_logic;
SIGNAL \output0|Add5~25_sumout\ : std_logic;
SIGNAL \output0|Add5~21_sumout\ : std_logic;
SIGNAL \output0|Add4~5_combout\ : std_logic;
SIGNAL \output1|Add4~1_sumout\ : std_logic;
SIGNAL \output0|Add6~26\ : std_logic;
SIGNAL \output0|Add6~30\ : std_logic;
SIGNAL \output0|Add6~34\ : std_logic;
SIGNAL \output0|Add6~38\ : std_logic;
SIGNAL \output0|Add6~42\ : std_logic;
SIGNAL \output0|Add6~46\ : std_logic;
SIGNAL \output0|Add6~14\ : std_logic;
SIGNAL \output0|Add6~18\ : std_logic;
SIGNAL \output0|Add6~22\ : std_logic;
SIGNAL \output0|Add6~6\ : std_logic;
SIGNAL \output0|Add6~10\ : std_logic;
SIGNAL \output0|Add6~1_sumout\ : std_logic;
SIGNAL \output0|Add6~9_sumout\ : std_logic;
SIGNAL \output0|Add6~5_sumout\ : std_logic;
SIGNAL \output0|Add6~21_sumout\ : std_logic;
SIGNAL \output0|Add8~85_sumout\ : std_logic;
SIGNAL \control|ly2_delay[6]~feeder_combout\ : std_logic;
SIGNAL \output0|Add6~17_sumout\ : std_logic;
SIGNAL \output0|Add6~13_sumout\ : std_logic;
SIGNAL \output0|Add6~45_sumout\ : std_logic;
SIGNAL \output0|Add6~41_sumout\ : std_logic;
SIGNAL \output0|Add6~37_sumout\ : std_logic;
SIGNAL \output0|Add6~33_sumout\ : std_logic;
SIGNAL \output0|Add6~29_sumout\ : std_logic;
SIGNAL \output0|Add6~25_sumout\ : std_logic;
SIGNAL \output0|Add7~97_sumout\ : std_logic;
SIGNAL \output0|Add7~98\ : std_logic;
SIGNAL \output0|Add7~101_sumout\ : std_logic;
SIGNAL \output0|Add7~102\ : std_logic;
SIGNAL \output0|Add7~105_sumout\ : std_logic;
SIGNAL \output0|Add7~106\ : std_logic;
SIGNAL \output0|Add7~109_sumout\ : std_logic;
SIGNAL \output0|Add7~110\ : std_logic;
SIGNAL \output0|Add7~113_sumout\ : std_logic;
SIGNAL \output0|Add7~114\ : std_logic;
SIGNAL \output0|Add7~117_sumout\ : std_logic;
SIGNAL \output0|Add7~118\ : std_logic;
SIGNAL \output0|Add7~85_sumout\ : std_logic;
SIGNAL \output0|Add7~86\ : std_logic;
SIGNAL \output0|Add7~89_sumout\ : std_logic;
SIGNAL \output0|Add7~90\ : std_logic;
SIGNAL \output0|Add7~93_sumout\ : std_logic;
SIGNAL \output0|Add8~86\ : std_logic;
SIGNAL \output0|Add8~45_sumout\ : std_logic;
SIGNAL \output0|Add7~94\ : std_logic;
SIGNAL \output0|Add7~45_sumout\ : std_logic;
SIGNAL \output0|Add8~46\ : std_logic;
SIGNAL \output0|Add8~49_sumout\ : std_logic;
SIGNAL \output0|Add7~46\ : std_logic;
SIGNAL \output0|Add7~49_sumout\ : std_logic;
SIGNAL \output0|Add8~50\ : std_logic;
SIGNAL \output0|Add8~53_sumout\ : std_logic;
SIGNAL \output0|Add7~50\ : std_logic;
SIGNAL \output0|Add7~53_sumout\ : std_logic;
SIGNAL \output0|Add8~54\ : std_logic;
SIGNAL \output0|Add8~57_sumout\ : std_logic;
SIGNAL \output0|Add7~54\ : std_logic;
SIGNAL \output0|Add7~57_sumout\ : std_logic;
SIGNAL \output0|Add8~58\ : std_logic;
SIGNAL \output0|Add8~61_sumout\ : std_logic;
SIGNAL \output0|Add7~58\ : std_logic;
SIGNAL \output0|Add7~61_sumout\ : std_logic;
SIGNAL \output0|Add8~62\ : std_logic;
SIGNAL \output0|Add8~89_sumout\ : std_logic;
SIGNAL \output0|Add7~62\ : std_logic;
SIGNAL \output0|Add7~121_sumout\ : std_logic;
SIGNAL \output0|Add8~90\ : std_logic;
SIGNAL \output0|Add8~93_sumout\ : std_logic;
SIGNAL \output0|Add7~122\ : std_logic;
SIGNAL \output0|Add7~125_sumout\ : std_logic;
SIGNAL \output0|Add8~94\ : std_logic;
SIGNAL \output0|Add8~29_sumout\ : std_logic;
SIGNAL \output0|Add7~126\ : std_logic;
SIGNAL \output0|Add7~29_sumout\ : std_logic;
SIGNAL \output0|Add8~30\ : std_logic;
SIGNAL \output0|Add8~65_sumout\ : std_logic;
SIGNAL \output0|Add7~30\ : std_logic;
SIGNAL \output0|Add7~65_sumout\ : std_logic;
SIGNAL \output0|Add8~66\ : std_logic;
SIGNAL \output0|Add8~13_sumout\ : std_logic;
SIGNAL \output0|Add7~66\ : std_logic;
SIGNAL \output0|Add7~13_sumout\ : std_logic;
SIGNAL \output0|Add8~14\ : std_logic;
SIGNAL \output0|Add8~17_sumout\ : std_logic;
SIGNAL \output0|Add7~14\ : std_logic;
SIGNAL \output0|Add7~17_sumout\ : std_logic;
SIGNAL \output0|Add8~18\ : std_logic;
SIGNAL \output0|Add8~21_sumout\ : std_logic;
SIGNAL \output0|Add7~18\ : std_logic;
SIGNAL \output0|Add7~21_sumout\ : std_logic;
SIGNAL \output0|Add8~22\ : std_logic;
SIGNAL \output0|Add8~33_sumout\ : std_logic;
SIGNAL \output0|Add7~22\ : std_logic;
SIGNAL \output0|Add7~33_sumout\ : std_logic;
SIGNAL \output0|Add8~34\ : std_logic;
SIGNAL \output0|Add8~69_sumout\ : std_logic;
SIGNAL \output0|Add7~34\ : std_logic;
SIGNAL \output0|Add7~69_sumout\ : std_logic;
SIGNAL \output0|Add8~70\ : std_logic;
SIGNAL \output0|Add8~37_sumout\ : std_logic;
SIGNAL \output0|Add7~70\ : std_logic;
SIGNAL \output0|Add7~37_sumout\ : std_logic;
SIGNAL \output0|Add8~38\ : std_logic;
SIGNAL \output0|Add8~25_sumout\ : std_logic;
SIGNAL \output0|Add7~38\ : std_logic;
SIGNAL \output0|Add7~25_sumout\ : std_logic;
SIGNAL \output0|Add8~26\ : std_logic;
SIGNAL \output0|Add8~73_sumout\ : std_logic;
SIGNAL \output0|Add7~26\ : std_logic;
SIGNAL \output0|Add7~73_sumout\ : std_logic;
SIGNAL \output0|Add8~74\ : std_logic;
SIGNAL \output0|Add8~41_sumout\ : std_logic;
SIGNAL \output0|Add7~74\ : std_logic;
SIGNAL \output0|Add7~41_sumout\ : std_logic;
SIGNAL \output0|Add8~42\ : std_logic;
SIGNAL \output0|Add8~77_sumout\ : std_logic;
SIGNAL \output0|Add7~42\ : std_logic;
SIGNAL \output0|Add7~77_sumout\ : std_logic;
SIGNAL \output0|Add8~78\ : std_logic;
SIGNAL \output0|Add8~81_sumout\ : std_logic;
SIGNAL \output0|Add7~78\ : std_logic;
SIGNAL \output0|Add7~81_sumout\ : std_logic;
SIGNAL \output0|Add8~82\ : std_logic;
SIGNAL \output0|Add8~1_sumout\ : std_logic;
SIGNAL \output0|Add7~82\ : std_logic;
SIGNAL \output0|Add7~1_sumout\ : std_logic;
SIGNAL \output0|Add8~2\ : std_logic;
SIGNAL \output0|Add8~5_sumout\ : std_logic;
SIGNAL \output0|Add7~2\ : std_logic;
SIGNAL \output0|Add7~5_sumout\ : std_logic;
SIGNAL \output0|Add8~6\ : std_logic;
SIGNAL \output0|Add8~9_sumout\ : std_logic;
SIGNAL \output0|Add7~6\ : std_logic;
SIGNAL \output0|Add7~9_sumout\ : std_logic;
SIGNAL \output0|LessThan0~2_combout\ : std_logic;
SIGNAL \output0|LessThan0~3_combout\ : std_logic;
SIGNAL \output0|LessThan0~0_combout\ : std_logic;
SIGNAL \output0|LessThan0~1_combout\ : std_logic;
SIGNAL \output0|LessThan0~5_combout\ : std_logic;
SIGNAL \output0|LessThan0~6_combout\ : std_logic;
SIGNAL \output0|LessThan0~4_combout\ : std_logic;
SIGNAL \output0|spike_out~q\ : std_logic;
SIGNAL \Add1~25_sumout\ : std_logic;
SIGNAL \Add1~26\ : std_logic;
SIGNAL \Add1~21_sumout\ : std_logic;
SIGNAL \Add1~22\ : std_logic;
SIGNAL \Add1~29_sumout\ : std_logic;
SIGNAL \Add1~30\ : std_logic;
SIGNAL \Add1~17_sumout\ : std_logic;
SIGNAL \Add1~18\ : std_logic;
SIGNAL \Add1~13_sumout\ : std_logic;
SIGNAL \Add1~14\ : std_logic;
SIGNAL \Add1~5_sumout\ : std_logic;
SIGNAL \Add1~6\ : std_logic;
SIGNAL \Add1~9_sumout\ : std_logic;
SIGNAL \Add1~10\ : std_logic;
SIGNAL \Add1~1_sumout\ : std_logic;
SIGNAL \LessThan1~0_combout\ : std_logic;
SIGNAL \LessThan1~1_combout\ : std_logic;
SIGNAL \r_out_1~q\ : std_logic;
SIGNAL \r_out[0]~reg0feeder_combout\ : std_logic;
SIGNAL \r_out[0]~reg0_q\ : std_logic;
SIGNAL \r_out[1]~reg0_q\ : std_logic;
SIGNAL \r_out[2]~reg0feeder_combout\ : std_logic;
SIGNAL \r_out[2]~reg0_q\ : std_logic;
SIGNAL \r_out[3]~reg0_q\ : std_logic;
SIGNAL \r_out[4]~reg0feeder_combout\ : std_logic;
SIGNAL \r_out[4]~reg0_q\ : std_logic;
SIGNAL \r_out[5]~reg0_q\ : std_logic;
SIGNAL \r_out[6]~reg0feeder_combout\ : std_logic;
SIGNAL \r_out[6]~reg0_q\ : std_logic;
SIGNAL \r_out[7]~reg0feeder_combout\ : std_logic;
SIGNAL \r_out[7]~reg0_q\ : std_logic;
SIGNAL \output1|tmp_sum_b_0[3]~0_combout\ : std_logic;
SIGNAL \output1|Add1~2_combout\ : std_logic;
SIGNAL \output1|Add1~1_combout\ : std_logic;
SIGNAL \output1|Add1~0_combout\ : std_logic;
SIGNAL \output1|Add4~2\ : std_logic;
SIGNAL \output1|Add4~26\ : std_logic;
SIGNAL \output1|Add4~30\ : std_logic;
SIGNAL \output1|Add4~34\ : std_logic;
SIGNAL \output1|Add4~38\ : std_logic;
SIGNAL \output1|Add4~42\ : std_logic;
SIGNAL \output1|Add4~14\ : std_logic;
SIGNAL \output1|Add4~18\ : std_logic;
SIGNAL \output1|Add4~22\ : std_logic;
SIGNAL \output1|Add4~10\ : std_logic;
SIGNAL \output1|Add4~5_sumout\ : std_logic;
SIGNAL \output1|Add2~0_combout\ : std_logic;
SIGNAL \output1|Add5~0_combout\ : std_logic;
SIGNAL \output1|Add4~9_sumout\ : std_logic;
SIGNAL \output1|Add4~21_sumout\ : std_logic;
SIGNAL \output1|Add2~1_combout\ : std_logic;
SIGNAL \output1|Add5~3_combout\ : std_logic;
SIGNAL \output1|Add5~2_combout\ : std_logic;
SIGNAL \output1|Add4~17_sumout\ : std_logic;
SIGNAL \output1|Add4~13_sumout\ : std_logic;
SIGNAL \output1|Add5~1_combout\ : std_logic;
SIGNAL \output1|Add5~8_combout\ : std_logic;
SIGNAL \output1|Add4~41_sumout\ : std_logic;
SIGNAL \output1|Add5~7_combout\ : std_logic;
SIGNAL \output1|Add4~37_sumout\ : std_logic;
SIGNAL \output1|Add4~33_sumout\ : std_logic;
SIGNAL \output1|Add5~6_combout\ : std_logic;
SIGNAL \output1|Add4~29_sumout\ : std_logic;
SIGNAL \output1|Add5~5_combout\ : std_logic;
SIGNAL \output1|Add4~25_sumout\ : std_logic;
SIGNAL \output1|Add5~4_combout\ : std_logic;
SIGNAL \output1|Add6~26\ : std_logic;
SIGNAL \output1|Add6~30\ : std_logic;
SIGNAL \output1|Add6~34\ : std_logic;
SIGNAL \output1|Add6~38\ : std_logic;
SIGNAL \output1|Add6~42\ : std_logic;
SIGNAL \output1|Add6~46\ : std_logic;
SIGNAL \output1|Add6~14\ : std_logic;
SIGNAL \output1|Add6~18\ : std_logic;
SIGNAL \output1|Add6~22\ : std_logic;
SIGNAL \output1|Add6~6\ : std_logic;
SIGNAL \output1|Add6~10\ : std_logic;
SIGNAL \output1|Add6~1_sumout\ : std_logic;
SIGNAL \output1|Add6~9_sumout\ : std_logic;
SIGNAL \output1|Add6~5_sumout\ : std_logic;
SIGNAL \output1|Add6~21_sumout\ : std_logic;
SIGNAL \output1|Add8~85_sumout\ : std_logic;
SIGNAL \output1|Add6~17_sumout\ : std_logic;
SIGNAL \output1|Add6~13_sumout\ : std_logic;
SIGNAL \output1|Add6~45_sumout\ : std_logic;
SIGNAL \output1|Add6~41_sumout\ : std_logic;
SIGNAL \output1|Add6~37_sumout\ : std_logic;
SIGNAL \output1|Add6~33_sumout\ : std_logic;
SIGNAL \output1|Add6~29_sumout\ : std_logic;
SIGNAL \output1|Add6~25_sumout\ : std_logic;
SIGNAL \output1|Add7~97_sumout\ : std_logic;
SIGNAL \output1|Add7~98\ : std_logic;
SIGNAL \output1|Add7~101_sumout\ : std_logic;
SIGNAL \output1|Add7~102\ : std_logic;
SIGNAL \output1|Add7~105_sumout\ : std_logic;
SIGNAL \output1|Add7~106\ : std_logic;
SIGNAL \output1|Add7~109_sumout\ : std_logic;
SIGNAL \output1|Add7~110\ : std_logic;
SIGNAL \output1|Add7~113_sumout\ : std_logic;
SIGNAL \output1|Add7~114\ : std_logic;
SIGNAL \output1|Add7~117_sumout\ : std_logic;
SIGNAL \output1|Add7~118\ : std_logic;
SIGNAL \output1|Add7~85_sumout\ : std_logic;
SIGNAL \output1|Add7~86\ : std_logic;
SIGNAL \output1|Add7~89_sumout\ : std_logic;
SIGNAL \output1|Add7~90\ : std_logic;
SIGNAL \output1|Add7~93_sumout\ : std_logic;
SIGNAL \output1|Add8~86\ : std_logic;
SIGNAL \output1|Add8~45_sumout\ : std_logic;
SIGNAL \output1|Add7~94\ : std_logic;
SIGNAL \output1|Add7~45_sumout\ : std_logic;
SIGNAL \output1|Add8~46\ : std_logic;
SIGNAL \output1|Add8~49_sumout\ : std_logic;
SIGNAL \output1|Add7~46\ : std_logic;
SIGNAL \output1|Add7~49_sumout\ : std_logic;
SIGNAL \output1|Add8~50\ : std_logic;
SIGNAL \output1|Add8~53_sumout\ : std_logic;
SIGNAL \output1|Add7~50\ : std_logic;
SIGNAL \output1|Add7~53_sumout\ : std_logic;
SIGNAL \output1|Add8~54\ : std_logic;
SIGNAL \output1|Add8~57_sumout\ : std_logic;
SIGNAL \output1|Add7~54\ : std_logic;
SIGNAL \output1|Add7~57_sumout\ : std_logic;
SIGNAL \output1|Add8~58\ : std_logic;
SIGNAL \output1|Add8~61_sumout\ : std_logic;
SIGNAL \output1|Add7~58\ : std_logic;
SIGNAL \output1|Add7~61_sumout\ : std_logic;
SIGNAL \output1|Add8~62\ : std_logic;
SIGNAL \output1|Add8~89_sumout\ : std_logic;
SIGNAL \output1|Add7~62\ : std_logic;
SIGNAL \output1|Add7~121_sumout\ : std_logic;
SIGNAL \output1|Add8~90\ : std_logic;
SIGNAL \output1|Add8~93_sumout\ : std_logic;
SIGNAL \output1|Add7~122\ : std_logic;
SIGNAL \output1|Add7~125_sumout\ : std_logic;
SIGNAL \output1|Add8~94\ : std_logic;
SIGNAL \output1|Add8~29_sumout\ : std_logic;
SIGNAL \output1|Add7~126\ : std_logic;
SIGNAL \output1|Add7~29_sumout\ : std_logic;
SIGNAL \output1|Add8~30\ : std_logic;
SIGNAL \output1|Add8~65_sumout\ : std_logic;
SIGNAL \output1|Add7~30\ : std_logic;
SIGNAL \output1|Add7~65_sumout\ : std_logic;
SIGNAL \output1|Add8~66\ : std_logic;
SIGNAL \output1|Add8~13_sumout\ : std_logic;
SIGNAL \output1|Add7~66\ : std_logic;
SIGNAL \output1|Add7~13_sumout\ : std_logic;
SIGNAL \output1|Add8~14\ : std_logic;
SIGNAL \output1|Add8~17_sumout\ : std_logic;
SIGNAL \output1|Add7~14\ : std_logic;
SIGNAL \output1|Add7~17_sumout\ : std_logic;
SIGNAL \output1|Add8~18\ : std_logic;
SIGNAL \output1|Add8~21_sumout\ : std_logic;
SIGNAL \output1|Add7~18\ : std_logic;
SIGNAL \output1|Add7~21_sumout\ : std_logic;
SIGNAL \output1|Add8~22\ : std_logic;
SIGNAL \output1|Add8~33_sumout\ : std_logic;
SIGNAL \output1|Add7~22\ : std_logic;
SIGNAL \output1|Add7~33_sumout\ : std_logic;
SIGNAL \output1|Add8~34\ : std_logic;
SIGNAL \output1|Add8~69_sumout\ : std_logic;
SIGNAL \output1|Add7~34\ : std_logic;
SIGNAL \output1|Add7~69_sumout\ : std_logic;
SIGNAL \output1|Add8~70\ : std_logic;
SIGNAL \output1|Add8~37_sumout\ : std_logic;
SIGNAL \output1|Add7~70\ : std_logic;
SIGNAL \output1|Add7~37_sumout\ : std_logic;
SIGNAL \output1|Add8~38\ : std_logic;
SIGNAL \output1|Add8~25_sumout\ : std_logic;
SIGNAL \output1|Add7~38\ : std_logic;
SIGNAL \output1|Add7~25_sumout\ : std_logic;
SIGNAL \output1|LessThan0~0_combout\ : std_logic;
SIGNAL \output1|LessThan0~1_combout\ : std_logic;
SIGNAL \output1|Add8~26\ : std_logic;
SIGNAL \output1|Add8~73_sumout\ : std_logic;
SIGNAL \output1|Add7~26\ : std_logic;
SIGNAL \output1|Add7~73_sumout\ : std_logic;
SIGNAL \output1|Add8~74\ : std_logic;
SIGNAL \output1|Add8~41_sumout\ : std_logic;
SIGNAL \output1|Add7~74\ : std_logic;
SIGNAL \output1|Add7~41_sumout\ : std_logic;
SIGNAL \output1|Add8~42\ : std_logic;
SIGNAL \output1|Add8~77_sumout\ : std_logic;
SIGNAL \output1|Add7~42\ : std_logic;
SIGNAL \output1|Add7~77_sumout\ : std_logic;
SIGNAL \output1|Add8~78\ : std_logic;
SIGNAL \output1|Add8~81_sumout\ : std_logic;
SIGNAL \output1|Add7~78\ : std_logic;
SIGNAL \output1|Add7~81_sumout\ : std_logic;
SIGNAL \output1|Add8~82\ : std_logic;
SIGNAL \output1|Add8~1_sumout\ : std_logic;
SIGNAL \output1|Add7~82\ : std_logic;
SIGNAL \output1|Add7~1_sumout\ : std_logic;
SIGNAL \output1|Add8~2\ : std_logic;
SIGNAL \output1|Add8~5_sumout\ : std_logic;
SIGNAL \output1|Add7~2\ : std_logic;
SIGNAL \output1|Add7~5_sumout\ : std_logic;
SIGNAL \output1|Add8~6\ : std_logic;
SIGNAL \output1|Add8~9_sumout\ : std_logic;
SIGNAL \output1|Add7~6\ : std_logic;
SIGNAL \output1|Add7~9_sumout\ : std_logic;
SIGNAL \output1|LessThan0~2_combout\ : std_logic;
SIGNAL \output1|LessThan0~3_combout\ : std_logic;
SIGNAL \output1|LessThan0~5_combout\ : std_logic;
SIGNAL \output1|LessThan0~6_combout\ : std_logic;
SIGNAL \output1|LessThan0~4_combout\ : std_logic;
SIGNAL \output1|spike_out~q\ : std_logic;
SIGNAL \Add2~25_sumout\ : std_logic;
SIGNAL \Add2~26\ : std_logic;
SIGNAL \Add2~21_sumout\ : std_logic;
SIGNAL \Add2~22\ : std_logic;
SIGNAL \Add2~29_sumout\ : std_logic;
SIGNAL \Add2~30\ : std_logic;
SIGNAL \Add2~17_sumout\ : std_logic;
SIGNAL \Add2~18\ : std_logic;
SIGNAL \Add2~13_sumout\ : std_logic;
SIGNAL \Add2~14\ : std_logic;
SIGNAL \Add2~1_sumout\ : std_logic;
SIGNAL \Add2~2\ : std_logic;
SIGNAL \Add2~5_sumout\ : std_logic;
SIGNAL \Add2~6\ : std_logic;
SIGNAL \Add2~9_sumout\ : std_logic;
SIGNAL \g_out_1~0_combout\ : std_logic;
SIGNAL \g_out_1~1_combout\ : std_logic;
SIGNAL \g_out_1~q\ : std_logic;
SIGNAL \g_out[0]~reg0feeder_combout\ : std_logic;
SIGNAL \g_out[0]~reg0_q\ : std_logic;
SIGNAL \g_out[1]~reg0_q\ : std_logic;
SIGNAL \g_out[2]~reg0feeder_combout\ : std_logic;
SIGNAL \g_out[2]~reg0_q\ : std_logic;
SIGNAL \g_out[3]~reg0feeder_combout\ : std_logic;
SIGNAL \g_out[3]~reg0_q\ : std_logic;
SIGNAL \g_out[4]~reg0feeder_combout\ : std_logic;
SIGNAL \g_out[4]~reg0_q\ : std_logic;
SIGNAL \g_out[5]~reg0feeder_combout\ : std_logic;
SIGNAL \g_out[5]~reg0_q\ : std_logic;
SIGNAL \g_out[6]~reg0feeder_combout\ : std_logic;
SIGNAL \g_out[6]~reg0_q\ : std_logic;
SIGNAL \g_out[7]~reg0feeder_combout\ : std_logic;
SIGNAL \g_out[7]~reg0_q\ : std_logic;
SIGNAL r_0 : std_logic_vector(7 DOWNTO 0);
SIGNAL g_0 : std_logic_vector(7 DOWNTO 0);
SIGNAL \pseudo_random|random\ : std_logic_vector(7 DOWNTO 0);
SIGNAL b_0 : std_logic_vector(7 DOWNTO 0);
SIGNAL \hidden5|tmp_sum_1_2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \hidden0|tmp_sum_1_2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \hidden4|tmp_sum_1_2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \hidden2|tmp_sum_1_2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \hidden6|tmp_sum_0\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \hidden3|tmp_sum_b_0_1_2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \hidden4|tmp_sum_b_0_1_2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \hidden2|tmp_sum_b_0_1_2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \hidden5|tmp_sum_b_0_1_2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \hidden0|tmp_sum_b_0_1_2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \hidden1|tmp_sum_b_0_1_2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \output1|voltage\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \control|hs_delay_rtl_0|auto_generated|dffe3a\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \hidden4|sum\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \control|vs_delay_rtl_0|auto_generated|dffe3a\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \hidden4|voltage\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \output0|tmp_sum_b_0_1_2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \output1|tmp_sum_6\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \control|ly2_delay\ : std_logic_vector(1 TO 10);
SIGNAL \control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL num_out0_sp : std_logic_vector(7 DOWNTO 0);
SIGNAL \output0|sum\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \output1|tmp_sum_3\ : std_logic_vector(31 DOWNTO 0);
SIGNAL step : std_logic_vector(8 DOWNTO 0);
SIGNAL \hidden0|sum\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \hidden6|tmp_sum_1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \output1|sum\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \hidden3|voltage\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \output1|tmp_sum_b_0_1_2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL num_out1_sp : std_logic_vector(7 DOWNTO 0);
SIGNAL \hidden1|voltage\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \output1|tmp_sum_4\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \output0|tmp_sum_3_4_5_6\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \hidden5|voltage\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \control|de_delay_rtl_0|auto_generated|dffe3a\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \output1|tmp_sum_b_0\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \output0|voltage\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \hidden6|tmp_sum_b_0_1_2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \output1|tmp_sum_1_2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \hidden0|voltage\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \output1|tmp_sum_3_4\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \output0|tmp_sum_1_2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \output0|tmp_sum_5_6\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \output1|tmp_sum_5\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \hidden2|voltage\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \control|ly1_delay\ : std_logic_vector(1 TO 5);
SIGNAL \hidden1|sum\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \output0|tmp_sum_3_4\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \output1|tmp_sum_3_4_5_6\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \hidden0|tmp_sum_b_0\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \hidden6|tmp_sum_b_0\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \output1|tmp_sum_1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \hidden6|tmp_sum_2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \output1|tmp_sum_0\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \hidden6|voltage\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \output1|tmp_sum_2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \hidden3|sum\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \hidden6|sum\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \hidden5|sum\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \hidden2|sum\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \pseudo_random|ALT_INV_random[4]~DUPLICATE_q\ : std_logic;
SIGNAL \pseudo_random|ALT_INV_random[5]~DUPLICATE_q\ : std_logic;
SIGNAL \pseudo_random|ALT_INV_random[6]~DUPLICATE_q\ : std_logic;
SIGNAL \pseudo_random|ALT_INV_random[7]~DUPLICATE_q\ : std_logic;
SIGNAL \hidden6|ALT_INV_tmp_sum_2[3]~DUPLICATE_q\ : std_logic;
SIGNAL \control|de_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\ : std_logic;
SIGNAL \control|de_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit[3]~DUPLICATE_q\ : std_logic;
SIGNAL \control|de_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit[0]~DUPLICATE_q\ : std_logic;
SIGNAL \control|hs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit[0]~DUPLICATE_q\ : std_logic;
SIGNAL \control|vs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit[6]~DUPLICATE_q\ : std_logic;
SIGNAL \control|vs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\ : std_logic;
SIGNAL \control|vs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit[4]~DUPLICATE_q\ : std_logic;
SIGNAL \control|vs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit[2]~DUPLICATE_q\ : std_logic;
SIGNAL \control|vs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit[1]~DUPLICATE_q\ : std_logic;
SIGNAL \control|vs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit[0]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_r_in[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_r_in[6]~input_o\ : std_logic;
SIGNAL \ALT_INV_r_in[7]~input_o\ : std_logic;
SIGNAL \ALT_INV_g_in[5]~input_o\ : std_logic;
SIGNAL \ALT_INV_b_in[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_b_in[6]~input_o\ : std_logic;
SIGNAL \ALT_INV_b_in[7]~input_o\ : std_logic;
SIGNAL \hidden3|ALT_INV_LessThan0~6_combout\ : std_logic;
SIGNAL \hidden3|ALT_INV_LessThan0~5_combout\ : std_logic;
SIGNAL \hidden6|ALT_INV_LessThan0~6_combout\ : std_logic;
SIGNAL \hidden6|ALT_INV_LessThan0~5_combout\ : std_logic;
SIGNAL \hidden4|ALT_INV_LessThan0~6_combout\ : std_logic;
SIGNAL \hidden4|ALT_INV_LessThan0~5_combout\ : std_logic;
SIGNAL \hidden0|ALT_INV_LessThan0~6_combout\ : std_logic;
SIGNAL \hidden0|ALT_INV_LessThan0~5_combout\ : std_logic;
SIGNAL \hidden1|ALT_INV_LessThan0~6_combout\ : std_logic;
SIGNAL \hidden1|ALT_INV_LessThan0~5_combout\ : std_logic;
SIGNAL \hidden2|ALT_INV_LessThan0~6_combout\ : std_logic;
SIGNAL \hidden2|ALT_INV_LessThan0~5_combout\ : std_logic;
SIGNAL \hidden5|ALT_INV_LessThan0~6_combout\ : std_logic;
SIGNAL \hidden5|ALT_INV_LessThan0~5_combout\ : std_logic;
SIGNAL \output1|ALT_INV_LessThan0~6_combout\ : std_logic;
SIGNAL \output1|ALT_INV_LessThan0~5_combout\ : std_logic;
SIGNAL \output0|ALT_INV_LessThan0~6_combout\ : std_logic;
SIGNAL \output0|ALT_INV_LessThan0~5_combout\ : std_logic;
SIGNAL ALT_INV_step : std_logic_vector(8 DOWNTO 0);
SIGNAL \ALT_INV_frame_reset~q\ : std_logic;
SIGNAL \pseudo_random|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \pseudo_random|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \pseudo_random|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL ALT_INV_r_0 : std_logic_vector(7 DOWNTO 0);
SIGNAL \pseudo_random|ALT_INV_LessThan1~2_combout\ : std_logic;
SIGNAL \pseudo_random|ALT_INV_LessThan1~1_combout\ : std_logic;
SIGNAL \pseudo_random|ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL ALT_INV_g_0 : std_logic_vector(7 DOWNTO 0);
SIGNAL \pseudo_random|ALT_INV_LessThan2~2_combout\ : std_logic;
SIGNAL \pseudo_random|ALT_INV_LessThan2~1_combout\ : std_logic;
SIGNAL \pseudo_random|ALT_INV_LessThan2~0_combout\ : std_logic;
SIGNAL \pseudo_random|ALT_INV_random\ : std_logic_vector(7 DOWNTO 0);
SIGNAL ALT_INV_b_0 : std_logic_vector(7 DOWNTO 0);
SIGNAL \hidden6|ALT_INV_tmp_sum_0\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \hidden5|ALT_INV_tmp_sum_1_2\ : std_logic_vector(6 DOWNTO 3);
SIGNAL \hidden6|ALT_INV_tmp_sum_1\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \hidden6|ALT_INV_tmp_sum_2\ : std_logic_vector(3 DOWNTO 3);
SIGNAL \hidden0|ALT_INV_tmp_sum_1_2\ : std_logic_vector(4 DOWNTO 2);
SIGNAL \hidden4|ALT_INV_tmp_sum_1_2\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \hidden2|ALT_INV_tmp_sum_1_2\ : std_logic_vector(9 DOWNTO 8);
SIGNAL \hidden6|ALT_INV_tmp_sum_b_0\ : std_logic_vector(7 DOWNTO 3);
SIGNAL \ALT_INV_step[4]~0_combout\ : std_logic;
SIGNAL \hidden2|ALT_INV_tmp_sum_b_0_1_2\ : std_logic_vector(7 DOWNTO 7);
SIGNAL \hidden3|ALT_INV_sum\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \hidden4|ALT_INV_sum\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \hidden6|ALT_INV_sum\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \ALT_INV_process_0~0_combout\ : std_logic;
SIGNAL \hidden2|ALT_INV_sum\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \hidden5|ALT_INV_sum\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \hidden0|ALT_INV_sum\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \hidden1|ALT_INV_sum\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \hidden3|ALT_INV_LessThan0~4_combout\ : std_logic;
SIGNAL \hidden3|ALT_INV_LessThan0~3_combout\ : std_logic;
SIGNAL \hidden3|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \hidden3|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \hidden3|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \hidden4|ALT_INV_LessThan0~4_combout\ : std_logic;
SIGNAL \hidden4|ALT_INV_LessThan0~3_combout\ : std_logic;
SIGNAL \hidden4|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \hidden4|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \hidden4|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \hidden6|ALT_INV_LessThan0~4_combout\ : std_logic;
SIGNAL \hidden6|ALT_INV_LessThan0~3_combout\ : std_logic;
SIGNAL \hidden6|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \hidden6|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \hidden6|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \ALT_INV_neuron_reset~q\ : std_logic;
SIGNAL \hidden2|ALT_INV_LessThan0~4_combout\ : std_logic;
SIGNAL \hidden2|ALT_INV_LessThan0~3_combout\ : std_logic;
SIGNAL \hidden2|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \hidden2|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \hidden2|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \hidden5|ALT_INV_LessThan0~4_combout\ : std_logic;
SIGNAL \hidden5|ALT_INV_LessThan0~3_combout\ : std_logic;
SIGNAL \hidden5|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \hidden5|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \hidden5|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \hidden0|ALT_INV_LessThan0~4_combout\ : std_logic;
SIGNAL \hidden0|ALT_INV_LessThan0~3_combout\ : std_logic;
SIGNAL \hidden0|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \hidden0|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \hidden0|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \hidden1|ALT_INV_LessThan0~4_combout\ : std_logic;
SIGNAL \hidden1|ALT_INV_LessThan0~3_combout\ : std_logic;
SIGNAL \hidden1|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \hidden1|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \hidden1|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \hidden3|ALT_INV_spike_out~q\ : std_logic;
SIGNAL \hidden4|ALT_INV_spike_out~q\ : std_logic;
SIGNAL \hidden6|ALT_INV_spike_out~q\ : std_logic;
SIGNAL \hidden2|ALT_INV_spike_out~q\ : std_logic;
SIGNAL \hidden5|ALT_INV_spike_out~q\ : std_logic;
SIGNAL \hidden1|ALT_INV_spike_out~q\ : std_logic;
SIGNAL \output1|ALT_INV_tmp_sum_1_2\ : std_logic_vector(6 DOWNTO 3);
SIGNAL \output1|ALT_INV_tmp_sum_b_0\ : std_logic_vector(6 DOWNTO 3);
SIGNAL \output1|ALT_INV_tmp_sum_3\ : std_logic_vector(1 DOWNTO 1);
SIGNAL \output1|ALT_INV_tmp_sum_4\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output1|ALT_INV_tmp_sum_6\ : std_logic_vector(1 DOWNTO 1);
SIGNAL \output0|ALT_INV_tmp_sum_5_6\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \output1|ALT_INV_tmp_sum_2\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output1|ALT_INV_tmp_sum_5\ : std_logic_vector(4 DOWNTO 4);
SIGNAL \output1|ALT_INV_tmp_sum_0\ : std_logic_vector(3 DOWNTO 3);
SIGNAL \output1|ALT_INV_tmp_sum_1\ : std_logic_vector(3 DOWNTO 3);
SIGNAL \output0|ALT_INV_tmp_sum_3_4\ : std_logic_vector(2 DOWNTO 1);
SIGNAL \output1|ALT_INV_tmp_sum_3_4\ : std_logic_vector(7 DOWNTO 6);
SIGNAL \output0|ALT_INV_Add4~4_combout\ : std_logic;
SIGNAL \output0|ALT_INV_tmp_sum_1_2\ : std_logic_vector(1 DOWNTO 1);
SIGNAL \hidden0|ALT_INV_tmp_sum_b_0\ : std_logic_vector(23 DOWNTO 23);
SIGNAL \output1|ALT_INV_tmp_sum_3_4_5_6\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \output1|ALT_INV_tmp_sum_b_0_1_2\ : std_logic_vector(10 DOWNTO 1);
SIGNAL \control|ALT_INV_ly1_delay\ : std_logic_vector(4 DOWNTO 4);
SIGNAL \output0|ALT_INV_tmp_sum_3_4_5_6\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \output0|ALT_INV_tmp_sum_b_0_1_2\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \control|ALT_INV_ly2_delay\ : std_logic_vector(5 DOWNTO 5);
SIGNAL \output1|ALT_INV_sum\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output0|ALT_INV_sum\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output1|ALT_INV_LessThan0~4_combout\ : std_logic;
SIGNAL \output1|ALT_INV_LessThan0~3_combout\ : std_logic;
SIGNAL \output1|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \output1|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \output1|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \output0|ALT_INV_LessThan0~4_combout\ : std_logic;
SIGNAL \output0|ALT_INV_LessThan0~3_combout\ : std_logic;
SIGNAL \output0|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \output0|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \output0|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \output1|ALT_INV_spike_out~q\ : std_logic;
SIGNAL \output0|ALT_INV_spike_out~q\ : std_logic;
SIGNAL \control|de_delay_rtl_0|auto_generated|ALT_INV_cmpr4_aeb_int~1_combout\ : std_logic;
SIGNAL \control|de_delay_rtl_0|auto_generated|ALT_INV_op_2~0_combout\ : std_logic;
SIGNAL \control|de_delay_rtl_0|auto_generated|ALT_INV_cmpr4_aeb_int~0_combout\ : std_logic;
SIGNAL \ALT_INV_de_0~q\ : std_logic;
SIGNAL \control|hs_delay_rtl_0|auto_generated|ALT_INV_cmpr4_aeb_int~1_combout\ : std_logic;
SIGNAL \control|hs_delay_rtl_0|auto_generated|ALT_INV_op_2~0_combout\ : std_logic;
SIGNAL \control|vs_delay_rtl_0|auto_generated|ALT_INV_cmpr4_aeb_int~1_combout\ : std_logic;
SIGNAL \control|vs_delay_rtl_0|auto_generated|ALT_INV_op_2~1_combout\ : std_logic;
SIGNAL \control|vs_delay_rtl_0|auto_generated|ALT_INV_op_2~0_combout\ : std_logic;
SIGNAL \ALT_INV_g_out_1~0_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan1~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \control|de_delay_rtl_0|auto_generated|ALT_INV_dffe3a\ : std_logic_vector(1 DOWNTO 1);
SIGNAL \ALT_INV_de_q~q\ : std_logic;
SIGNAL \control|hs_delay_rtl_0|auto_generated|ALT_INV_cmpr4_aeb_int~0_combout\ : std_logic;
SIGNAL \control|vs_delay_rtl_0|auto_generated|ALT_INV_cmpr4_aeb_int~0_combout\ : std_logic;
SIGNAL \ALT_INV_vs_0~q\ : std_logic;
SIGNAL \ALT_INV_g_out_1~q\ : std_logic;
SIGNAL \ALT_INV_r_out_1~q\ : std_logic;
SIGNAL \control|hs_delay_rtl_0|auto_generated|ALT_INV_dffe3a\ : std_logic_vector(1 DOWNTO 1);
SIGNAL \control|vs_delay_rtl_0|auto_generated|ALT_INV_dffe3a\ : std_logic_vector(1 DOWNTO 1);
SIGNAL \ALT_INV_vs_q~q\ : std_logic;
SIGNAL \ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \hidden3|ALT_INV_voltage\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \hidden4|ALT_INV_voltage\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \hidden6|ALT_INV_voltage\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \hidden2|ALT_INV_voltage\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \hidden5|ALT_INV_voltage\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \hidden0|ALT_INV_voltage\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \hidden1|ALT_INV_voltage\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \hidden3|ALT_INV_Add7~125_sumout\ : std_logic;
SIGNAL \hidden3|ALT_INV_Add7~121_sumout\ : std_logic;
SIGNAL \hidden3|ALT_INV_Add7~117_sumout\ : std_logic;
SIGNAL \hidden3|ALT_INV_Add7~113_sumout\ : std_logic;
SIGNAL \hidden3|ALT_INV_Add7~109_sumout\ : std_logic;
SIGNAL \hidden3|ALT_INV_Add7~105_sumout\ : std_logic;
SIGNAL \hidden3|ALT_INV_Add7~101_sumout\ : std_logic;
SIGNAL \hidden3|ALT_INV_Add7~97_sumout\ : std_logic;
SIGNAL \hidden3|ALT_INV_Add7~93_sumout\ : std_logic;
SIGNAL \hidden3|ALT_INV_Add7~89_sumout\ : std_logic;
SIGNAL \hidden3|ALT_INV_Add7~85_sumout\ : std_logic;
SIGNAL \hidden3|ALT_INV_Add7~81_sumout\ : std_logic;
SIGNAL \hidden3|ALT_INV_Add7~77_sumout\ : std_logic;
SIGNAL \hidden3|ALT_INV_Add7~73_sumout\ : std_logic;
SIGNAL \hidden3|ALT_INV_Add7~69_sumout\ : std_logic;
SIGNAL \hidden3|ALT_INV_Add7~65_sumout\ : std_logic;
SIGNAL \hidden3|ALT_INV_Add7~61_sumout\ : std_logic;
SIGNAL \hidden3|ALT_INV_Add7~57_sumout\ : std_logic;
SIGNAL \hidden3|ALT_INV_Add7~53_sumout\ : std_logic;
SIGNAL \hidden3|ALT_INV_Add7~49_sumout\ : std_logic;
SIGNAL \hidden3|ALT_INV_Add7~45_sumout\ : std_logic;
SIGNAL \hidden3|ALT_INV_Add7~41_sumout\ : std_logic;
SIGNAL \hidden3|ALT_INV_Add7~37_sumout\ : std_logic;
SIGNAL \hidden3|ALT_INV_Add7~33_sumout\ : std_logic;
SIGNAL \hidden3|ALT_INV_Add7~29_sumout\ : std_logic;
SIGNAL \hidden3|ALT_INV_Add7~25_sumout\ : std_logic;
SIGNAL \hidden3|ALT_INV_Add7~21_sumout\ : std_logic;
SIGNAL \hidden3|ALT_INV_Add7~17_sumout\ : std_logic;
SIGNAL \hidden3|ALT_INV_Add7~13_sumout\ : std_logic;
SIGNAL \hidden3|ALT_INV_Add7~9_sumout\ : std_logic;
SIGNAL \hidden3|ALT_INV_Add7~5_sumout\ : std_logic;
SIGNAL \hidden3|ALT_INV_Add7~1_sumout\ : std_logic;
SIGNAL \hidden4|ALT_INV_Add7~125_sumout\ : std_logic;
SIGNAL \hidden4|ALT_INV_Add7~121_sumout\ : std_logic;
SIGNAL \hidden4|ALT_INV_Add7~117_sumout\ : std_logic;
SIGNAL \hidden4|ALT_INV_Add7~113_sumout\ : std_logic;
SIGNAL \hidden4|ALT_INV_Add7~109_sumout\ : std_logic;
SIGNAL \hidden4|ALT_INV_Add7~105_sumout\ : std_logic;
SIGNAL \hidden4|ALT_INV_Add7~101_sumout\ : std_logic;
SIGNAL \hidden4|ALT_INV_Add7~97_sumout\ : std_logic;
SIGNAL \hidden4|ALT_INV_Add7~93_sumout\ : std_logic;
SIGNAL \hidden4|ALT_INV_Add7~89_sumout\ : std_logic;
SIGNAL \hidden4|ALT_INV_Add7~85_sumout\ : std_logic;
SIGNAL \hidden4|ALT_INV_Add7~81_sumout\ : std_logic;
SIGNAL \hidden4|ALT_INV_Add7~77_sumout\ : std_logic;
SIGNAL \hidden4|ALT_INV_Add7~73_sumout\ : std_logic;
SIGNAL \hidden4|ALT_INV_Add7~69_sumout\ : std_logic;
SIGNAL \hidden4|ALT_INV_Add7~65_sumout\ : std_logic;
SIGNAL \hidden4|ALT_INV_Add7~61_sumout\ : std_logic;
SIGNAL \hidden4|ALT_INV_Add7~57_sumout\ : std_logic;
SIGNAL \hidden4|ALT_INV_Add7~53_sumout\ : std_logic;
SIGNAL \hidden4|ALT_INV_Add7~49_sumout\ : std_logic;
SIGNAL \hidden4|ALT_INV_Add7~45_sumout\ : std_logic;
SIGNAL \hidden4|ALT_INV_Add7~41_sumout\ : std_logic;
SIGNAL \hidden4|ALT_INV_Add7~37_sumout\ : std_logic;
SIGNAL \hidden4|ALT_INV_Add7~33_sumout\ : std_logic;
SIGNAL \hidden4|ALT_INV_Add7~29_sumout\ : std_logic;
SIGNAL \hidden4|ALT_INV_Add7~25_sumout\ : std_logic;
SIGNAL \hidden4|ALT_INV_Add7~21_sumout\ : std_logic;
SIGNAL \hidden4|ALT_INV_Add7~17_sumout\ : std_logic;
SIGNAL \hidden4|ALT_INV_Add7~13_sumout\ : std_logic;
SIGNAL \hidden4|ALT_INV_Add7~9_sumout\ : std_logic;
SIGNAL \hidden4|ALT_INV_Add7~5_sumout\ : std_logic;
SIGNAL \hidden4|ALT_INV_Add7~1_sumout\ : std_logic;
SIGNAL \hidden6|ALT_INV_Add7~125_sumout\ : std_logic;
SIGNAL \hidden6|ALT_INV_Add7~121_sumout\ : std_logic;
SIGNAL \hidden6|ALT_INV_Add7~117_sumout\ : std_logic;
SIGNAL \hidden6|ALT_INV_Add7~113_sumout\ : std_logic;
SIGNAL \hidden6|ALT_INV_Add7~109_sumout\ : std_logic;
SIGNAL \hidden6|ALT_INV_Add7~105_sumout\ : std_logic;
SIGNAL \hidden6|ALT_INV_Add7~101_sumout\ : std_logic;
SIGNAL \hidden6|ALT_INV_Add7~97_sumout\ : std_logic;
SIGNAL \hidden6|ALT_INV_Add7~93_sumout\ : std_logic;
SIGNAL \hidden6|ALT_INV_Add7~89_sumout\ : std_logic;
SIGNAL \hidden6|ALT_INV_Add7~85_sumout\ : std_logic;
SIGNAL \hidden6|ALT_INV_Add7~81_sumout\ : std_logic;
SIGNAL \hidden6|ALT_INV_Add7~77_sumout\ : std_logic;
SIGNAL \hidden6|ALT_INV_Add7~73_sumout\ : std_logic;
SIGNAL \hidden6|ALT_INV_Add7~69_sumout\ : std_logic;
SIGNAL \hidden6|ALT_INV_Add7~65_sumout\ : std_logic;
SIGNAL \hidden6|ALT_INV_Add7~61_sumout\ : std_logic;
SIGNAL \hidden6|ALT_INV_Add7~57_sumout\ : std_logic;
SIGNAL \hidden6|ALT_INV_Add7~53_sumout\ : std_logic;
SIGNAL \hidden6|ALT_INV_Add7~49_sumout\ : std_logic;
SIGNAL \hidden6|ALT_INV_Add7~45_sumout\ : std_logic;
SIGNAL \hidden6|ALT_INV_Add7~41_sumout\ : std_logic;
SIGNAL \hidden6|ALT_INV_Add7~37_sumout\ : std_logic;
SIGNAL \hidden6|ALT_INV_Add7~33_sumout\ : std_logic;
SIGNAL \hidden6|ALT_INV_Add7~29_sumout\ : std_logic;
SIGNAL \hidden6|ALT_INV_Add7~25_sumout\ : std_logic;
SIGNAL \hidden6|ALT_INV_Add7~21_sumout\ : std_logic;
SIGNAL \hidden6|ALT_INV_Add7~17_sumout\ : std_logic;
SIGNAL \hidden6|ALT_INV_Add7~13_sumout\ : std_logic;
SIGNAL \hidden6|ALT_INV_Add7~9_sumout\ : std_logic;
SIGNAL \hidden6|ALT_INV_Add7~5_sumout\ : std_logic;
SIGNAL \hidden6|ALT_INV_Add7~1_sumout\ : std_logic;
SIGNAL \hidden2|ALT_INV_Add7~125_sumout\ : std_logic;
SIGNAL \hidden2|ALT_INV_Add7~121_sumout\ : std_logic;
SIGNAL \hidden2|ALT_INV_Add7~117_sumout\ : std_logic;
SIGNAL \hidden2|ALT_INV_Add7~113_sumout\ : std_logic;
SIGNAL \hidden2|ALT_INV_Add7~109_sumout\ : std_logic;
SIGNAL \hidden2|ALT_INV_Add7~105_sumout\ : std_logic;
SIGNAL \hidden2|ALT_INV_Add7~101_sumout\ : std_logic;
SIGNAL \hidden2|ALT_INV_Add7~97_sumout\ : std_logic;
SIGNAL \hidden2|ALT_INV_Add7~93_sumout\ : std_logic;
SIGNAL \hidden2|ALT_INV_Add7~89_sumout\ : std_logic;
SIGNAL \hidden2|ALT_INV_Add7~85_sumout\ : std_logic;
SIGNAL \hidden2|ALT_INV_Add7~81_sumout\ : std_logic;
SIGNAL \hidden2|ALT_INV_Add7~77_sumout\ : std_logic;
SIGNAL \hidden2|ALT_INV_Add7~73_sumout\ : std_logic;
SIGNAL \hidden2|ALT_INV_Add7~69_sumout\ : std_logic;
SIGNAL \hidden2|ALT_INV_Add7~65_sumout\ : std_logic;
SIGNAL \hidden2|ALT_INV_Add7~61_sumout\ : std_logic;
SIGNAL \hidden2|ALT_INV_Add7~57_sumout\ : std_logic;
SIGNAL \hidden2|ALT_INV_Add7~53_sumout\ : std_logic;
SIGNAL \hidden2|ALT_INV_Add7~49_sumout\ : std_logic;
SIGNAL \hidden2|ALT_INV_Add7~45_sumout\ : std_logic;
SIGNAL \hidden2|ALT_INV_Add7~41_sumout\ : std_logic;
SIGNAL \hidden2|ALT_INV_Add7~37_sumout\ : std_logic;
SIGNAL \hidden2|ALT_INV_Add7~33_sumout\ : std_logic;
SIGNAL \hidden2|ALT_INV_Add7~29_sumout\ : std_logic;
SIGNAL \hidden2|ALT_INV_Add7~25_sumout\ : std_logic;
SIGNAL \hidden2|ALT_INV_Add7~21_sumout\ : std_logic;
SIGNAL \hidden2|ALT_INV_Add7~17_sumout\ : std_logic;
SIGNAL \hidden2|ALT_INV_Add7~13_sumout\ : std_logic;
SIGNAL \hidden2|ALT_INV_Add7~9_sumout\ : std_logic;
SIGNAL \hidden2|ALT_INV_Add7~5_sumout\ : std_logic;
SIGNAL \hidden2|ALT_INV_Add7~1_sumout\ : std_logic;
SIGNAL \hidden5|ALT_INV_Add7~125_sumout\ : std_logic;
SIGNAL \hidden5|ALT_INV_Add7~121_sumout\ : std_logic;
SIGNAL \hidden5|ALT_INV_Add7~117_sumout\ : std_logic;
SIGNAL \hidden5|ALT_INV_Add7~113_sumout\ : std_logic;
SIGNAL \hidden5|ALT_INV_Add7~109_sumout\ : std_logic;
SIGNAL \hidden5|ALT_INV_Add7~105_sumout\ : std_logic;
SIGNAL \hidden5|ALT_INV_Add7~101_sumout\ : std_logic;
SIGNAL \hidden5|ALT_INV_Add7~97_sumout\ : std_logic;
SIGNAL \hidden5|ALT_INV_Add7~93_sumout\ : std_logic;
SIGNAL \hidden5|ALT_INV_Add7~89_sumout\ : std_logic;
SIGNAL \hidden5|ALT_INV_Add7~85_sumout\ : std_logic;
SIGNAL \hidden5|ALT_INV_Add7~81_sumout\ : std_logic;
SIGNAL \hidden5|ALT_INV_Add7~77_sumout\ : std_logic;
SIGNAL \hidden5|ALT_INV_Add7~73_sumout\ : std_logic;
SIGNAL \hidden5|ALT_INV_Add7~69_sumout\ : std_logic;
SIGNAL \hidden5|ALT_INV_Add7~65_sumout\ : std_logic;
SIGNAL \hidden5|ALT_INV_Add7~61_sumout\ : std_logic;
SIGNAL \hidden5|ALT_INV_Add7~57_sumout\ : std_logic;
SIGNAL \hidden5|ALT_INV_Add7~53_sumout\ : std_logic;
SIGNAL \hidden5|ALT_INV_Add7~49_sumout\ : std_logic;
SIGNAL \hidden5|ALT_INV_Add7~45_sumout\ : std_logic;
SIGNAL \hidden5|ALT_INV_Add7~41_sumout\ : std_logic;
SIGNAL \hidden5|ALT_INV_Add7~37_sumout\ : std_logic;
SIGNAL \hidden5|ALT_INV_Add7~33_sumout\ : std_logic;
SIGNAL \hidden5|ALT_INV_Add7~29_sumout\ : std_logic;
SIGNAL \hidden5|ALT_INV_Add7~25_sumout\ : std_logic;
SIGNAL \hidden5|ALT_INV_Add7~21_sumout\ : std_logic;
SIGNAL \hidden5|ALT_INV_Add7~17_sumout\ : std_logic;
SIGNAL \hidden5|ALT_INV_Add7~13_sumout\ : std_logic;
SIGNAL \hidden5|ALT_INV_Add7~9_sumout\ : std_logic;
SIGNAL \hidden5|ALT_INV_Add7~5_sumout\ : std_logic;
SIGNAL \hidden5|ALT_INV_Add7~1_sumout\ : std_logic;
SIGNAL \hidden0|ALT_INV_Add7~125_sumout\ : std_logic;
SIGNAL \hidden0|ALT_INV_Add7~121_sumout\ : std_logic;
SIGNAL \hidden0|ALT_INV_Add7~117_sumout\ : std_logic;
SIGNAL \hidden0|ALT_INV_Add7~113_sumout\ : std_logic;
SIGNAL \hidden0|ALT_INV_Add7~109_sumout\ : std_logic;
SIGNAL \hidden0|ALT_INV_Add7~105_sumout\ : std_logic;
SIGNAL \hidden0|ALT_INV_Add7~101_sumout\ : std_logic;
SIGNAL \hidden0|ALT_INV_Add7~97_sumout\ : std_logic;
SIGNAL \hidden0|ALT_INV_Add7~93_sumout\ : std_logic;
SIGNAL \hidden0|ALT_INV_Add7~89_sumout\ : std_logic;
SIGNAL \hidden0|ALT_INV_Add7~85_sumout\ : std_logic;
SIGNAL \hidden0|ALT_INV_Add7~81_sumout\ : std_logic;
SIGNAL \hidden0|ALT_INV_Add7~77_sumout\ : std_logic;
SIGNAL \hidden0|ALT_INV_Add7~73_sumout\ : std_logic;
SIGNAL \hidden0|ALT_INV_Add7~69_sumout\ : std_logic;
SIGNAL \hidden0|ALT_INV_Add7~65_sumout\ : std_logic;
SIGNAL \hidden0|ALT_INV_Add7~61_sumout\ : std_logic;
SIGNAL \hidden0|ALT_INV_Add7~57_sumout\ : std_logic;
SIGNAL \hidden0|ALT_INV_Add7~53_sumout\ : std_logic;
SIGNAL \hidden0|ALT_INV_Add7~49_sumout\ : std_logic;
SIGNAL \hidden0|ALT_INV_Add7~45_sumout\ : std_logic;
SIGNAL \hidden0|ALT_INV_Add7~41_sumout\ : std_logic;
SIGNAL \hidden0|ALT_INV_Add7~37_sumout\ : std_logic;
SIGNAL \hidden0|ALT_INV_Add7~33_sumout\ : std_logic;
SIGNAL \hidden0|ALT_INV_Add7~29_sumout\ : std_logic;
SIGNAL \hidden0|ALT_INV_Add7~25_sumout\ : std_logic;
SIGNAL \hidden0|ALT_INV_Add7~21_sumout\ : std_logic;
SIGNAL \hidden0|ALT_INV_Add7~17_sumout\ : std_logic;
SIGNAL \hidden0|ALT_INV_Add7~13_sumout\ : std_logic;
SIGNAL \hidden0|ALT_INV_Add7~9_sumout\ : std_logic;
SIGNAL \hidden0|ALT_INV_Add7~5_sumout\ : std_logic;
SIGNAL \hidden0|ALT_INV_Add7~1_sumout\ : std_logic;
SIGNAL \hidden1|ALT_INV_Add7~125_sumout\ : std_logic;
SIGNAL \hidden1|ALT_INV_Add7~121_sumout\ : std_logic;
SIGNAL \hidden1|ALT_INV_Add7~117_sumout\ : std_logic;
SIGNAL \hidden1|ALT_INV_Add7~113_sumout\ : std_logic;
SIGNAL \hidden1|ALT_INV_Add7~109_sumout\ : std_logic;
SIGNAL \hidden1|ALT_INV_Add7~105_sumout\ : std_logic;
SIGNAL \hidden1|ALT_INV_Add7~101_sumout\ : std_logic;
SIGNAL \hidden1|ALT_INV_Add7~97_sumout\ : std_logic;
SIGNAL \hidden1|ALT_INV_Add7~93_sumout\ : std_logic;
SIGNAL \hidden1|ALT_INV_Add7~89_sumout\ : std_logic;
SIGNAL \hidden1|ALT_INV_Add7~85_sumout\ : std_logic;
SIGNAL \hidden1|ALT_INV_Add7~81_sumout\ : std_logic;
SIGNAL \hidden1|ALT_INV_Add7~77_sumout\ : std_logic;
SIGNAL \hidden1|ALT_INV_Add7~73_sumout\ : std_logic;
SIGNAL \hidden1|ALT_INV_Add7~69_sumout\ : std_logic;
SIGNAL \hidden1|ALT_INV_Add7~65_sumout\ : std_logic;
SIGNAL \hidden1|ALT_INV_Add7~61_sumout\ : std_logic;
SIGNAL \hidden1|ALT_INV_Add7~57_sumout\ : std_logic;
SIGNAL \hidden1|ALT_INV_Add7~53_sumout\ : std_logic;
SIGNAL \hidden1|ALT_INV_Add7~49_sumout\ : std_logic;
SIGNAL \hidden1|ALT_INV_Add7~45_sumout\ : std_logic;
SIGNAL \hidden1|ALT_INV_Add7~41_sumout\ : std_logic;
SIGNAL \hidden1|ALT_INV_Add7~37_sumout\ : std_logic;
SIGNAL \hidden1|ALT_INV_Add7~33_sumout\ : std_logic;
SIGNAL \hidden1|ALT_INV_Add7~29_sumout\ : std_logic;
SIGNAL \hidden1|ALT_INV_Add7~25_sumout\ : std_logic;
SIGNAL \hidden1|ALT_INV_Add7~21_sumout\ : std_logic;
SIGNAL \hidden1|ALT_INV_Add7~17_sumout\ : std_logic;
SIGNAL \hidden1|ALT_INV_Add7~13_sumout\ : std_logic;
SIGNAL \hidden1|ALT_INV_Add7~9_sumout\ : std_logic;
SIGNAL \hidden1|ALT_INV_Add7~5_sumout\ : std_logic;
SIGNAL \hidden1|ALT_INV_Add7~1_sumout\ : std_logic;
SIGNAL \output1|ALT_INV_voltage\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \output0|ALT_INV_voltage\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \output1|ALT_INV_Add7~125_sumout\ : std_logic;
SIGNAL \output1|ALT_INV_Add7~121_sumout\ : std_logic;
SIGNAL \output1|ALT_INV_Add7~117_sumout\ : std_logic;
SIGNAL \output1|ALT_INV_Add7~113_sumout\ : std_logic;
SIGNAL \output1|ALT_INV_Add7~109_sumout\ : std_logic;
SIGNAL \output1|ALT_INV_Add7~105_sumout\ : std_logic;
SIGNAL \output1|ALT_INV_Add7~101_sumout\ : std_logic;
SIGNAL \output1|ALT_INV_Add7~97_sumout\ : std_logic;
SIGNAL \output1|ALT_INV_Add7~93_sumout\ : std_logic;
SIGNAL \output1|ALT_INV_Add7~89_sumout\ : std_logic;
SIGNAL \output1|ALT_INV_Add7~85_sumout\ : std_logic;
SIGNAL \output1|ALT_INV_Add7~81_sumout\ : std_logic;
SIGNAL \output1|ALT_INV_Add7~77_sumout\ : std_logic;
SIGNAL \output1|ALT_INV_Add7~73_sumout\ : std_logic;
SIGNAL \output1|ALT_INV_Add7~69_sumout\ : std_logic;
SIGNAL \output1|ALT_INV_Add7~65_sumout\ : std_logic;
SIGNAL \output1|ALT_INV_Add7~61_sumout\ : std_logic;
SIGNAL \output1|ALT_INV_Add7~57_sumout\ : std_logic;
SIGNAL \output1|ALT_INV_Add7~53_sumout\ : std_logic;
SIGNAL \output1|ALT_INV_Add7~49_sumout\ : std_logic;
SIGNAL \output1|ALT_INV_Add7~45_sumout\ : std_logic;
SIGNAL \output1|ALT_INV_Add7~41_sumout\ : std_logic;
SIGNAL \output1|ALT_INV_Add7~37_sumout\ : std_logic;
SIGNAL \output1|ALT_INV_Add7~33_sumout\ : std_logic;
SIGNAL \output1|ALT_INV_Add7~29_sumout\ : std_logic;
SIGNAL \output1|ALT_INV_Add7~25_sumout\ : std_logic;
SIGNAL \output1|ALT_INV_Add7~21_sumout\ : std_logic;
SIGNAL \output1|ALT_INV_Add7~17_sumout\ : std_logic;
SIGNAL \output1|ALT_INV_Add7~13_sumout\ : std_logic;
SIGNAL \output1|ALT_INV_Add7~9_sumout\ : std_logic;
SIGNAL \output1|ALT_INV_Add7~5_sumout\ : std_logic;
SIGNAL \output1|ALT_INV_Add7~1_sumout\ : std_logic;
SIGNAL \output0|ALT_INV_Add7~125_sumout\ : std_logic;
SIGNAL \output0|ALT_INV_Add7~121_sumout\ : std_logic;
SIGNAL \output0|ALT_INV_Add7~117_sumout\ : std_logic;
SIGNAL \output0|ALT_INV_Add7~113_sumout\ : std_logic;
SIGNAL \output0|ALT_INV_Add7~109_sumout\ : std_logic;
SIGNAL \output0|ALT_INV_Add7~105_sumout\ : std_logic;
SIGNAL \output0|ALT_INV_Add7~101_sumout\ : std_logic;
SIGNAL \output0|ALT_INV_Add7~97_sumout\ : std_logic;
SIGNAL \output0|ALT_INV_Add7~93_sumout\ : std_logic;
SIGNAL \output0|ALT_INV_Add7~89_sumout\ : std_logic;
SIGNAL \output0|ALT_INV_Add7~85_sumout\ : std_logic;
SIGNAL \output0|ALT_INV_Add7~81_sumout\ : std_logic;
SIGNAL \output0|ALT_INV_Add7~77_sumout\ : std_logic;
SIGNAL \output0|ALT_INV_Add7~73_sumout\ : std_logic;
SIGNAL \output0|ALT_INV_Add7~69_sumout\ : std_logic;
SIGNAL \output0|ALT_INV_Add7~65_sumout\ : std_logic;
SIGNAL \output0|ALT_INV_Add7~61_sumout\ : std_logic;
SIGNAL \output0|ALT_INV_Add7~57_sumout\ : std_logic;
SIGNAL \output0|ALT_INV_Add7~53_sumout\ : std_logic;
SIGNAL \output0|ALT_INV_Add7~49_sumout\ : std_logic;
SIGNAL \output0|ALT_INV_Add7~45_sumout\ : std_logic;
SIGNAL \output0|ALT_INV_Add7~41_sumout\ : std_logic;
SIGNAL \output0|ALT_INV_Add7~37_sumout\ : std_logic;
SIGNAL \output0|ALT_INV_Add7~33_sumout\ : std_logic;
SIGNAL \output0|ALT_INV_Add7~29_sumout\ : std_logic;
SIGNAL \output0|ALT_INV_Add7~25_sumout\ : std_logic;
SIGNAL \output0|ALT_INV_Add7~21_sumout\ : std_logic;
SIGNAL \output0|ALT_INV_Add7~17_sumout\ : std_logic;
SIGNAL \output0|ALT_INV_Add7~13_sumout\ : std_logic;
SIGNAL \output0|ALT_INV_Add7~9_sumout\ : std_logic;
SIGNAL \output0|ALT_INV_Add7~5_sumout\ : std_logic;
SIGNAL \output0|ALT_INV_Add7~1_sumout\ : std_logic;
SIGNAL \control|de_delay_rtl_0|auto_generated|ALT_INV_op_1~5_sumout\ : std_logic;
SIGNAL \control|de_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_comb_bita6~1_sumout\ : std_logic;
SIGNAL ALT_INV_num_out1_sp : std_logic_vector(7 DOWNTO 0);
SIGNAL ALT_INV_num_out0_sp : std_logic_vector(7 DOWNTO 0);
SIGNAL \control|de_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \control|hs_delay_rtl_0|auto_generated|ALT_INV_op_1~5_sumout\ : std_logic;
SIGNAL \control|hs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_comb_bita6~1_sumout\ : std_logic;
SIGNAL \control|vs_delay_rtl_0|auto_generated|ALT_INV_op_1~5_sumout\ : std_logic;
SIGNAL \control|vs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_comb_bita6~1_sumout\ : std_logic;
SIGNAL \control|de_delay_rtl_0|auto_generated|altsyncram5|ALT_INV_ram_block6a0~portbdataout\ : std_logic;
SIGNAL \control|hs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \control|vs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);

BEGIN

ww_clk <= clk;
ww_reset_n <= reset_n;
ww_enable_in <= enable_in;
ww_vs_in <= vs_in;
ww_hs_in <= hs_in;
ww_de_in <= de_in;
ww_r_in <= r_in;
ww_g_in <= g_in;
ww_b_in <= b_in;
vs_out <= ww_vs_out;
hs_out <= ww_hs_out;
de_out <= ww_de_out;
r_out <= ww_r_out;
g_out <= ww_g_out;
b_out <= ww_b_out;
clk_o <= ww_clk_o;
led <= ww_led;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\control|vs_delay_rtl_0|auto_generated|altsyncram5|ram_block6a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \vs_q~q\);

\control|vs_delay_rtl_0|auto_generated|altsyncram5|ram_block6a0_PORTAADDR_bus\ <= (\control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[6]~DUPLICATE_q\ & \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[5]~DUPLICATE_q\ & 
\control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[4]~DUPLICATE_q\ & \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(3) & \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(2) & 
\control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(1) & \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[0]~DUPLICATE_q\);

\control|vs_delay_rtl_0|auto_generated|altsyncram5|ram_block6a0_PORTBADDR_bus\ <= (\control|vs_delay_rtl_0|auto_generated|dffe3a\(6) & \control|vs_delay_rtl_0|auto_generated|dffe3a\(5) & \control|vs_delay_rtl_0|auto_generated|dffe3a\(4) & 
\control|vs_delay_rtl_0|auto_generated|dffe3a\(3) & \control|vs_delay_rtl_0|auto_generated|dffe3a\(2) & \control|vs_delay_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout\ & \control|vs_delay_rtl_0|auto_generated|dffe3a\(0));

\control|vs_delay_rtl_0|auto_generated|altsyncram5|ram_block6a0~portbdataout\ <= \control|vs_delay_rtl_0|auto_generated|altsyncram5|ram_block6a0_PORTBDATAOUT_bus\(0);

\control|hs_delay_rtl_0|auto_generated|altsyncram5|ram_block6a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \hs_0~q\);

\control|hs_delay_rtl_0|auto_generated|altsyncram5|ram_block6a0_PORTAADDR_bus\ <= (\control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(6) & \control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(5) & 
\control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(4) & \control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(3) & \control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(2) & 
\control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(1) & \control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[0]~DUPLICATE_q\);

\control|hs_delay_rtl_0|auto_generated|altsyncram5|ram_block6a0_PORTBADDR_bus\ <= (\control|hs_delay_rtl_0|auto_generated|dffe3a\(6) & \control|hs_delay_rtl_0|auto_generated|dffe3a\(5) & \control|hs_delay_rtl_0|auto_generated|dffe3a\(4) & 
\control|hs_delay_rtl_0|auto_generated|dffe3a\(3) & \control|hs_delay_rtl_0|auto_generated|dffe3a\(2) & \control|hs_delay_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout\ & \control|hs_delay_rtl_0|auto_generated|dffe3a\(0));

\control|hs_delay_rtl_0|auto_generated|altsyncram5|ram_block6a0~portbdataout\ <= \control|hs_delay_rtl_0|auto_generated|altsyncram5|ram_block6a0_PORTBDATAOUT_bus\(0);

\control|de_delay_rtl_0|auto_generated|altsyncram5|ram_block6a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \de_q~q\);

\control|de_delay_rtl_0|auto_generated|altsyncram5|ram_block6a0_PORTAADDR_bus\ <= (\control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(6) & \control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[5]~DUPLICATE_q\ & 
\control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(4) & \control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[3]~DUPLICATE_q\ & \control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(2) & 
\control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(1) & \control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(0));

\control|de_delay_rtl_0|auto_generated|altsyncram5|ram_block6a0_PORTBADDR_bus\ <= (\control|de_delay_rtl_0|auto_generated|dffe3a\(6) & \control|de_delay_rtl_0|auto_generated|dffe3a\(5) & \control|de_delay_rtl_0|auto_generated|dffe3a\(4) & 
\control|de_delay_rtl_0|auto_generated|dffe3a\(3) & \control|de_delay_rtl_0|auto_generated|dffe3a\(2) & \control|de_delay_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout\ & \control|de_delay_rtl_0|auto_generated|dffe3a\(0));

\control|de_delay_rtl_0|auto_generated|altsyncram5|ram_block6a0~portbdataout\ <= \control|de_delay_rtl_0|auto_generated|altsyncram5|ram_block6a0_PORTBDATAOUT_bus\(0);
\pseudo_random|ALT_INV_random[4]~DUPLICATE_q\ <= NOT \pseudo_random|random[4]~DUPLICATE_q\;
\pseudo_random|ALT_INV_random[5]~DUPLICATE_q\ <= NOT \pseudo_random|random[5]~DUPLICATE_q\;
\pseudo_random|ALT_INV_random[6]~DUPLICATE_q\ <= NOT \pseudo_random|random[6]~DUPLICATE_q\;
\pseudo_random|ALT_INV_random[7]~DUPLICATE_q\ <= NOT \pseudo_random|random[7]~DUPLICATE_q\;
\hidden6|ALT_INV_tmp_sum_2[3]~DUPLICATE_q\ <= NOT \hidden6|tmp_sum_2[3]~DUPLICATE_q\;
\control|de_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\ <= NOT \control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[5]~DUPLICATE_q\;
\control|de_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit[3]~DUPLICATE_q\ <= NOT \control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[3]~DUPLICATE_q\;
\control|de_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit[0]~DUPLICATE_q\ <= NOT \control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[0]~DUPLICATE_q\;
\control|hs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit[0]~DUPLICATE_q\ <= NOT \control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[0]~DUPLICATE_q\;
\control|vs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit[6]~DUPLICATE_q\ <= NOT \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[6]~DUPLICATE_q\;
\control|vs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\ <= NOT \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[5]~DUPLICATE_q\;
\control|vs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit[4]~DUPLICATE_q\ <= NOT \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[4]~DUPLICATE_q\;
\control|vs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit[2]~DUPLICATE_q\ <= NOT \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[2]~DUPLICATE_q\;
\control|vs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit[1]~DUPLICATE_q\ <= NOT \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE_q\;
\control|vs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit[0]~DUPLICATE_q\ <= NOT \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[0]~DUPLICATE_q\;
\ALT_INV_r_in[3]~input_o\ <= NOT \r_in[3]~input_o\;
\ALT_INV_r_in[6]~input_o\ <= NOT \r_in[6]~input_o\;
\ALT_INV_r_in[7]~input_o\ <= NOT \r_in[7]~input_o\;
\ALT_INV_g_in[5]~input_o\ <= NOT \g_in[5]~input_o\;
\ALT_INV_b_in[1]~input_o\ <= NOT \b_in[1]~input_o\;
\ALT_INV_b_in[6]~input_o\ <= NOT \b_in[6]~input_o\;
\ALT_INV_b_in[7]~input_o\ <= NOT \b_in[7]~input_o\;
\hidden3|ALT_INV_LessThan0~6_combout\ <= NOT \hidden3|LessThan0~6_combout\;
\hidden3|ALT_INV_LessThan0~5_combout\ <= NOT \hidden3|LessThan0~5_combout\;
\hidden6|ALT_INV_LessThan0~6_combout\ <= NOT \hidden6|LessThan0~6_combout\;
\hidden6|ALT_INV_LessThan0~5_combout\ <= NOT \hidden6|LessThan0~5_combout\;
\hidden4|ALT_INV_LessThan0~6_combout\ <= NOT \hidden4|LessThan0~6_combout\;
\hidden4|ALT_INV_LessThan0~5_combout\ <= NOT \hidden4|LessThan0~5_combout\;
\hidden0|ALT_INV_LessThan0~6_combout\ <= NOT \hidden0|LessThan0~6_combout\;
\hidden0|ALT_INV_LessThan0~5_combout\ <= NOT \hidden0|LessThan0~5_combout\;
\hidden1|ALT_INV_LessThan0~6_combout\ <= NOT \hidden1|LessThan0~6_combout\;
\hidden1|ALT_INV_LessThan0~5_combout\ <= NOT \hidden1|LessThan0~5_combout\;
\hidden2|ALT_INV_LessThan0~6_combout\ <= NOT \hidden2|LessThan0~6_combout\;
\hidden2|ALT_INV_LessThan0~5_combout\ <= NOT \hidden2|LessThan0~5_combout\;
\hidden5|ALT_INV_LessThan0~6_combout\ <= NOT \hidden5|LessThan0~6_combout\;
\hidden5|ALT_INV_LessThan0~5_combout\ <= NOT \hidden5|LessThan0~5_combout\;
\output1|ALT_INV_LessThan0~6_combout\ <= NOT \output1|LessThan0~6_combout\;
\output1|ALT_INV_LessThan0~5_combout\ <= NOT \output1|LessThan0~5_combout\;
\output0|ALT_INV_LessThan0~6_combout\ <= NOT \output0|LessThan0~6_combout\;
\output0|ALT_INV_LessThan0~5_combout\ <= NOT \output0|LessThan0~5_combout\;
ALT_INV_step(0) <= NOT step(0);
\ALT_INV_frame_reset~q\ <= NOT \frame_reset~q\;
\pseudo_random|ALT_INV_LessThan0~2_combout\ <= NOT \pseudo_random|LessThan0~2_combout\;
\pseudo_random|ALT_INV_LessThan0~1_combout\ <= NOT \pseudo_random|LessThan0~1_combout\;
\pseudo_random|ALT_INV_LessThan0~0_combout\ <= NOT \pseudo_random|LessThan0~0_combout\;
ALT_INV_r_0(0) <= NOT r_0(0);
ALT_INV_r_0(1) <= NOT r_0(1);
ALT_INV_r_0(2) <= NOT r_0(2);
ALT_INV_r_0(3) <= NOT r_0(3);
ALT_INV_r_0(4) <= NOT r_0(4);
ALT_INV_r_0(5) <= NOT r_0(5);
ALT_INV_r_0(6) <= NOT r_0(6);
ALT_INV_r_0(7) <= NOT r_0(7);
\pseudo_random|ALT_INV_LessThan1~2_combout\ <= NOT \pseudo_random|LessThan1~2_combout\;
\pseudo_random|ALT_INV_LessThan1~1_combout\ <= NOT \pseudo_random|LessThan1~1_combout\;
\pseudo_random|ALT_INV_LessThan1~0_combout\ <= NOT \pseudo_random|LessThan1~0_combout\;
ALT_INV_g_0(0) <= NOT g_0(0);
ALT_INV_g_0(1) <= NOT g_0(1);
ALT_INV_g_0(2) <= NOT g_0(2);
ALT_INV_g_0(3) <= NOT g_0(3);
ALT_INV_g_0(4) <= NOT g_0(4);
ALT_INV_g_0(5) <= NOT g_0(5);
ALT_INV_g_0(6) <= NOT g_0(6);
ALT_INV_g_0(7) <= NOT g_0(7);
\pseudo_random|ALT_INV_LessThan2~2_combout\ <= NOT \pseudo_random|LessThan2~2_combout\;
\pseudo_random|ALT_INV_LessThan2~1_combout\ <= NOT \pseudo_random|LessThan2~1_combout\;
\pseudo_random|ALT_INV_LessThan2~0_combout\ <= NOT \pseudo_random|LessThan2~0_combout\;
\pseudo_random|ALT_INV_random\(0) <= NOT \pseudo_random|random\(0);
ALT_INV_b_0(0) <= NOT b_0(0);
\pseudo_random|ALT_INV_random\(1) <= NOT \pseudo_random|random\(1);
ALT_INV_b_0(1) <= NOT b_0(1);
\pseudo_random|ALT_INV_random\(2) <= NOT \pseudo_random|random\(2);
ALT_INV_b_0(2) <= NOT b_0(2);
\pseudo_random|ALT_INV_random\(3) <= NOT \pseudo_random|random\(3);
ALT_INV_b_0(3) <= NOT b_0(3);
\pseudo_random|ALT_INV_random\(4) <= NOT \pseudo_random|random\(4);
ALT_INV_b_0(4) <= NOT b_0(4);
\pseudo_random|ALT_INV_random\(5) <= NOT \pseudo_random|random\(5);
ALT_INV_b_0(5) <= NOT b_0(5);
\pseudo_random|ALT_INV_random\(6) <= NOT \pseudo_random|random\(6);
ALT_INV_b_0(6) <= NOT b_0(6);
\pseudo_random|ALT_INV_random\(7) <= NOT \pseudo_random|random\(7);
ALT_INV_b_0(7) <= NOT b_0(7);
\hidden6|ALT_INV_tmp_sum_0\(0) <= NOT \hidden6|tmp_sum_0\(0);
\hidden5|ALT_INV_tmp_sum_1_2\(3) <= NOT \hidden5|tmp_sum_1_2\(3);
\hidden6|ALT_INV_tmp_sum_1\(0) <= NOT \hidden6|tmp_sum_1\(0);
\hidden6|ALT_INV_tmp_sum_2\(3) <= NOT \hidden6|tmp_sum_2\(3);
\hidden0|ALT_INV_tmp_sum_1_2\(3) <= NOT \hidden0|tmp_sum_1_2\(3);
\hidden4|ALT_INV_tmp_sum_1_2\(0) <= NOT \hidden4|tmp_sum_1_2\(0);
\hidden0|ALT_INV_tmp_sum_1_2\(4) <= NOT \hidden0|tmp_sum_1_2\(4);
\hidden5|ALT_INV_tmp_sum_1_2\(6) <= NOT \hidden5|tmp_sum_1_2\(6);
\hidden0|ALT_INV_tmp_sum_1_2\(2) <= NOT \hidden0|tmp_sum_1_2\(2);
\hidden2|ALT_INV_tmp_sum_1_2\(9) <= NOT \hidden2|tmp_sum_1_2\(9);
\hidden4|ALT_INV_tmp_sum_1_2\(3) <= NOT \hidden4|tmp_sum_1_2\(3);
\hidden6|ALT_INV_tmp_sum_b_0\(3) <= NOT \hidden6|tmp_sum_b_0\(3);
\hidden6|ALT_INV_tmp_sum_b_0\(7) <= NOT \hidden6|tmp_sum_b_0\(7);
\hidden2|ALT_INV_tmp_sum_1_2\(8) <= NOT \hidden2|tmp_sum_1_2\(8);
\ALT_INV_step[4]~0_combout\ <= NOT \step[4]~0_combout\;
\hidden2|ALT_INV_tmp_sum_b_0_1_2\(7) <= NOT \hidden2|tmp_sum_b_0_1_2\(7);
\hidden3|ALT_INV_sum\(5) <= NOT \hidden3|sum\(5);
\hidden3|ALT_INV_sum\(4) <= NOT \hidden3|sum\(4);
\hidden3|ALT_INV_sum\(3) <= NOT \hidden3|sum\(3);
\hidden3|ALT_INV_sum\(2) <= NOT \hidden3|sum\(2);
\hidden3|ALT_INV_sum\(1) <= NOT \hidden3|sum\(1);
\hidden3|ALT_INV_sum\(0) <= NOT \hidden3|sum\(0);
\hidden3|ALT_INV_sum\(7) <= NOT \hidden3|sum\(7);
\hidden3|ALT_INV_sum\(6) <= NOT \hidden3|sum\(6);
\hidden3|ALT_INV_sum\(8) <= NOT \hidden3|sum\(8);
\hidden4|ALT_INV_sum\(5) <= NOT \hidden4|sum\(5);
\hidden4|ALT_INV_sum\(4) <= NOT \hidden4|sum\(4);
\hidden4|ALT_INV_sum\(3) <= NOT \hidden4|sum\(3);
\hidden4|ALT_INV_sum\(2) <= NOT \hidden4|sum\(2);
\hidden4|ALT_INV_sum\(1) <= NOT \hidden4|sum\(1);
\hidden4|ALT_INV_sum\(0) <= NOT \hidden4|sum\(0);
\hidden4|ALT_INV_sum\(7) <= NOT \hidden4|sum\(7);
\hidden4|ALT_INV_sum\(6) <= NOT \hidden4|sum\(6);
\hidden4|ALT_INV_sum\(9) <= NOT \hidden4|sum\(9);
\hidden6|ALT_INV_sum\(5) <= NOT \hidden6|sum\(5);
\hidden6|ALT_INV_sum\(4) <= NOT \hidden6|sum\(4);
\hidden6|ALT_INV_sum\(3) <= NOT \hidden6|sum\(3);
\hidden6|ALT_INV_sum\(2) <= NOT \hidden6|sum\(2);
\hidden6|ALT_INV_sum\(1) <= NOT \hidden6|sum\(1);
\hidden6|ALT_INV_sum\(0) <= NOT \hidden6|sum\(0);
\hidden6|ALT_INV_sum\(8) <= NOT \hidden6|sum\(8);
\hidden6|ALT_INV_sum\(7) <= NOT \hidden6|sum\(7);
\hidden6|ALT_INV_sum\(6) <= NOT \hidden6|sum\(6);
\hidden6|ALT_INV_sum\(9) <= NOT \hidden6|sum\(9);
\hidden6|ALT_INV_sum\(10) <= NOT \hidden6|sum\(10);
\ALT_INV_process_0~0_combout\ <= NOT \process_0~0_combout\;
\hidden2|ALT_INV_sum\(5) <= NOT \hidden2|sum\(5);
\hidden2|ALT_INV_sum\(4) <= NOT \hidden2|sum\(4);
\hidden2|ALT_INV_sum\(3) <= NOT \hidden2|sum\(3);
\hidden2|ALT_INV_sum\(1) <= NOT \hidden2|sum\(1);
\hidden2|ALT_INV_sum\(0) <= NOT \hidden2|sum\(0);
\hidden2|ALT_INV_sum\(8) <= NOT \hidden2|sum\(8);
\hidden2|ALT_INV_sum\(7) <= NOT \hidden2|sum\(7);
\hidden2|ALT_INV_sum\(6) <= NOT \hidden2|sum\(6);
\hidden2|ALT_INV_sum\(9) <= NOT \hidden2|sum\(9);
\hidden2|ALT_INV_sum\(10) <= NOT \hidden2|sum\(10);
\hidden5|ALT_INV_sum\(5) <= NOT \hidden5|sum\(5);
\hidden5|ALT_INV_sum\(4) <= NOT \hidden5|sum\(4);
\hidden5|ALT_INV_sum\(3) <= NOT \hidden5|sum\(3);
\hidden5|ALT_INV_sum\(2) <= NOT \hidden5|sum\(2);
\hidden5|ALT_INV_sum\(1) <= NOT \hidden5|sum\(1);
\hidden5|ALT_INV_sum\(0) <= NOT \hidden5|sum\(0);
\hidden5|ALT_INV_sum\(7) <= NOT \hidden5|sum\(7);
\hidden5|ALT_INV_sum\(6) <= NOT \hidden5|sum\(6);
\hidden5|ALT_INV_sum\(8) <= NOT \hidden5|sum\(8);
\hidden0|ALT_INV_sum\(5) <= NOT \hidden0|sum\(5);
\hidden0|ALT_INV_sum\(4) <= NOT \hidden0|sum\(4);
\hidden0|ALT_INV_sum\(3) <= NOT \hidden0|sum\(3);
\hidden0|ALT_INV_sum\(2) <= NOT \hidden0|sum\(2);
\hidden0|ALT_INV_sum\(1) <= NOT \hidden0|sum\(1);
\hidden0|ALT_INV_sum\(0) <= NOT \hidden0|sum\(0);
\hidden0|ALT_INV_sum\(7) <= NOT \hidden0|sum\(7);
\hidden0|ALT_INV_sum\(6) <= NOT \hidden0|sum\(6);
\hidden0|ALT_INV_sum\(8) <= NOT \hidden0|sum\(8);
\hidden1|ALT_INV_sum\(5) <= NOT \hidden1|sum\(5);
\hidden1|ALT_INV_sum\(4) <= NOT \hidden1|sum\(4);
\hidden1|ALT_INV_sum\(3) <= NOT \hidden1|sum\(3);
\hidden1|ALT_INV_sum\(2) <= NOT \hidden1|sum\(2);
\hidden1|ALT_INV_sum\(1) <= NOT \hidden1|sum\(1);
\hidden1|ALT_INV_sum\(0) <= NOT \hidden1|sum\(0);
\hidden1|ALT_INV_sum\(8) <= NOT \hidden1|sum\(8);
\hidden1|ALT_INV_sum\(7) <= NOT \hidden1|sum\(7);
\hidden1|ALT_INV_sum\(6) <= NOT \hidden1|sum\(6);
\hidden1|ALT_INV_sum\(10) <= NOT \hidden1|sum\(10);
\hidden3|ALT_INV_LessThan0~4_combout\ <= NOT \hidden3|LessThan0~4_combout\;
\hidden3|ALT_INV_LessThan0~3_combout\ <= NOT \hidden3|LessThan0~3_combout\;
\hidden3|ALT_INV_LessThan0~2_combout\ <= NOT \hidden3|LessThan0~2_combout\;
\hidden3|ALT_INV_LessThan0~1_combout\ <= NOT \hidden3|LessThan0~1_combout\;
\hidden3|ALT_INV_LessThan0~0_combout\ <= NOT \hidden3|LessThan0~0_combout\;
\hidden4|ALT_INV_LessThan0~4_combout\ <= NOT \hidden4|LessThan0~4_combout\;
\hidden4|ALT_INV_LessThan0~3_combout\ <= NOT \hidden4|LessThan0~3_combout\;
\hidden4|ALT_INV_LessThan0~2_combout\ <= NOT \hidden4|LessThan0~2_combout\;
\hidden4|ALT_INV_LessThan0~1_combout\ <= NOT \hidden4|LessThan0~1_combout\;
\hidden4|ALT_INV_LessThan0~0_combout\ <= NOT \hidden4|LessThan0~0_combout\;
\hidden6|ALT_INV_LessThan0~4_combout\ <= NOT \hidden6|LessThan0~4_combout\;
\hidden6|ALT_INV_LessThan0~3_combout\ <= NOT \hidden6|LessThan0~3_combout\;
\hidden6|ALT_INV_LessThan0~2_combout\ <= NOT \hidden6|LessThan0~2_combout\;
\hidden6|ALT_INV_LessThan0~1_combout\ <= NOT \hidden6|LessThan0~1_combout\;
\hidden6|ALT_INV_LessThan0~0_combout\ <= NOT \hidden6|LessThan0~0_combout\;
\ALT_INV_neuron_reset~q\ <= NOT \neuron_reset~q\;
\hidden2|ALT_INV_LessThan0~4_combout\ <= NOT \hidden2|LessThan0~4_combout\;
\hidden2|ALT_INV_LessThan0~3_combout\ <= NOT \hidden2|LessThan0~3_combout\;
\hidden2|ALT_INV_LessThan0~2_combout\ <= NOT \hidden2|LessThan0~2_combout\;
\hidden2|ALT_INV_LessThan0~1_combout\ <= NOT \hidden2|LessThan0~1_combout\;
\hidden2|ALT_INV_LessThan0~0_combout\ <= NOT \hidden2|LessThan0~0_combout\;
\hidden5|ALT_INV_LessThan0~4_combout\ <= NOT \hidden5|LessThan0~4_combout\;
\hidden5|ALT_INV_LessThan0~3_combout\ <= NOT \hidden5|LessThan0~3_combout\;
\hidden5|ALT_INV_LessThan0~2_combout\ <= NOT \hidden5|LessThan0~2_combout\;
\hidden5|ALT_INV_LessThan0~1_combout\ <= NOT \hidden5|LessThan0~1_combout\;
\hidden5|ALT_INV_LessThan0~0_combout\ <= NOT \hidden5|LessThan0~0_combout\;
\hidden0|ALT_INV_LessThan0~4_combout\ <= NOT \hidden0|LessThan0~4_combout\;
\hidden0|ALT_INV_LessThan0~3_combout\ <= NOT \hidden0|LessThan0~3_combout\;
\hidden0|ALT_INV_LessThan0~2_combout\ <= NOT \hidden0|LessThan0~2_combout\;
\hidden0|ALT_INV_LessThan0~1_combout\ <= NOT \hidden0|LessThan0~1_combout\;
\hidden0|ALT_INV_LessThan0~0_combout\ <= NOT \hidden0|LessThan0~0_combout\;
\hidden1|ALT_INV_LessThan0~4_combout\ <= NOT \hidden1|LessThan0~4_combout\;
\hidden1|ALT_INV_LessThan0~3_combout\ <= NOT \hidden1|LessThan0~3_combout\;
\hidden1|ALT_INV_LessThan0~2_combout\ <= NOT \hidden1|LessThan0~2_combout\;
\hidden1|ALT_INV_LessThan0~1_combout\ <= NOT \hidden1|LessThan0~1_combout\;
\hidden1|ALT_INV_LessThan0~0_combout\ <= NOT \hidden1|LessThan0~0_combout\;
\hidden3|ALT_INV_spike_out~q\ <= NOT \hidden3|spike_out~q\;
\hidden4|ALT_INV_spike_out~q\ <= NOT \hidden4|spike_out~q\;
\hidden6|ALT_INV_spike_out~q\ <= NOT \hidden6|spike_out~q\;
\hidden2|ALT_INV_spike_out~q\ <= NOT \hidden2|spike_out~q\;
\hidden5|ALT_INV_spike_out~q\ <= NOT \hidden5|spike_out~q\;
\hidden1|ALT_INV_spike_out~q\ <= NOT \hidden1|spike_out~q\;
\output1|ALT_INV_tmp_sum_1_2\(5) <= NOT \output1|tmp_sum_1_2\(5);
\output1|ALT_INV_tmp_sum_1_2\(4) <= NOT \output1|tmp_sum_1_2\(4);
\output1|ALT_INV_tmp_sum_1_2\(3) <= NOT \output1|tmp_sum_1_2\(3);
\output1|ALT_INV_tmp_sum_b_0\(3) <= NOT \output1|tmp_sum_b_0\(3);
\output1|ALT_INV_tmp_sum_3\(1) <= NOT \output1|tmp_sum_3\(1);
\output1|ALT_INV_tmp_sum_4\(0) <= NOT \output1|tmp_sum_4\(0);
\output1|ALT_INV_tmp_sum_6\(1) <= NOT \output1|tmp_sum_6\(1);
\output0|ALT_INV_tmp_sum_5_6\(5) <= NOT \output0|tmp_sum_5_6\(5);
\output0|ALT_INV_tmp_sum_5_6\(4) <= NOT \output0|tmp_sum_5_6\(4);
\output1|ALT_INV_tmp_sum_2\(0) <= NOT \output1|tmp_sum_2\(0);
\output1|ALT_INV_tmp_sum_5\(4) <= NOT \output1|tmp_sum_5\(4);
\output0|ALT_INV_tmp_sum_5_6\(3) <= NOT \output0|tmp_sum_5_6\(3);
\output0|ALT_INV_tmp_sum_5_6\(6) <= NOT \output0|tmp_sum_5_6\(6);
\output1|ALT_INV_tmp_sum_0\(3) <= NOT \output1|tmp_sum_0\(3);
\output0|ALT_INV_tmp_sum_5_6\(9) <= NOT \output0|tmp_sum_5_6\(9);
\output1|ALT_INV_tmp_sum_1\(3) <= NOT \output1|tmp_sum_1\(3);
\output0|ALT_INV_tmp_sum_3_4\(2) <= NOT \output0|tmp_sum_3_4\(2);
\output1|ALT_INV_tmp_sum_3_4\(6) <= NOT \output1|tmp_sum_3_4\(6);
\output0|ALT_INV_tmp_sum_3_4\(1) <= NOT \output0|tmp_sum_3_4\(1);
\output1|ALT_INV_tmp_sum_3_4\(7) <= NOT \output1|tmp_sum_3_4\(7);
\output0|ALT_INV_tmp_sum_5_6\(2) <= NOT \output0|tmp_sum_5_6\(2);
\output0|ALT_INV_Add4~4_combout\ <= NOT \output0|Add4~4_combout\;
\output1|ALT_INV_tmp_sum_1_2\(6) <= NOT \output1|tmp_sum_1_2\(6);
\output0|ALT_INV_tmp_sum_5_6\(0) <= NOT \output0|tmp_sum_5_6\(0);
\output1|ALT_INV_tmp_sum_b_0\(6) <= NOT \output1|tmp_sum_b_0\(6);
\output0|ALT_INV_tmp_sum_1_2\(1) <= NOT \output0|tmp_sum_1_2\(1);
\hidden0|ALT_INV_tmp_sum_b_0\(23) <= NOT \hidden0|tmp_sum_b_0\(23);
\output1|ALT_INV_tmp_sum_3_4_5_6\(5) <= NOT \output1|tmp_sum_3_4_5_6\(5);
\output1|ALT_INV_tmp_sum_b_0_1_2\(5) <= NOT \output1|tmp_sum_b_0_1_2\(5);
\output1|ALT_INV_tmp_sum_3_4_5_6\(4) <= NOT \output1|tmp_sum_3_4_5_6\(4);
\output1|ALT_INV_tmp_sum_b_0_1_2\(4) <= NOT \output1|tmp_sum_b_0_1_2\(4);
\output1|ALT_INV_tmp_sum_3_4_5_6\(3) <= NOT \output1|tmp_sum_3_4_5_6\(3);
\output1|ALT_INV_tmp_sum_b_0_1_2\(3) <= NOT \output1|tmp_sum_b_0_1_2\(3);
\output1|ALT_INV_tmp_sum_3_4_5_6\(2) <= NOT \output1|tmp_sum_3_4_5_6\(2);
\output1|ALT_INV_tmp_sum_b_0_1_2\(2) <= NOT \output1|tmp_sum_b_0_1_2\(2);
\output1|ALT_INV_tmp_sum_3_4_5_6\(1) <= NOT \output1|tmp_sum_3_4_5_6\(1);
\output1|ALT_INV_tmp_sum_b_0_1_2\(1) <= NOT \output1|tmp_sum_b_0_1_2\(1);
\output1|ALT_INV_tmp_sum_3_4_5_6\(0) <= NOT \output1|tmp_sum_3_4_5_6\(0);
\output1|ALT_INV_tmp_sum_3_4_5_6\(8) <= NOT \output1|tmp_sum_3_4_5_6\(8);
\output1|ALT_INV_tmp_sum_b_0_1_2\(8) <= NOT \output1|tmp_sum_b_0_1_2\(8);
\output1|ALT_INV_tmp_sum_3_4_5_6\(7) <= NOT \output1|tmp_sum_3_4_5_6\(7);
\output1|ALT_INV_tmp_sum_b_0_1_2\(7) <= NOT \output1|tmp_sum_b_0_1_2\(7);
\output1|ALT_INV_tmp_sum_3_4_5_6\(6) <= NOT \output1|tmp_sum_3_4_5_6\(6);
\output1|ALT_INV_tmp_sum_b_0_1_2\(6) <= NOT \output1|tmp_sum_b_0_1_2\(6);
\output1|ALT_INV_tmp_sum_b_0_1_2\(9) <= NOT \output1|tmp_sum_b_0_1_2\(9);
\output1|ALT_INV_tmp_sum_3_4_5_6\(9) <= NOT \output1|tmp_sum_3_4_5_6\(9);
\output1|ALT_INV_tmp_sum_b_0_1_2\(10) <= NOT \output1|tmp_sum_b_0_1_2\(10);
\control|ALT_INV_ly1_delay\(4) <= NOT \control|ly1_delay\(4);
\output0|ALT_INV_tmp_sum_3_4_5_6\(5) <= NOT \output0|tmp_sum_3_4_5_6\(5);
\output0|ALT_INV_tmp_sum_b_0_1_2\(5) <= NOT \output0|tmp_sum_b_0_1_2\(5);
\output0|ALT_INV_tmp_sum_3_4_5_6\(4) <= NOT \output0|tmp_sum_3_4_5_6\(4);
\output0|ALT_INV_tmp_sum_b_0_1_2\(4) <= NOT \output0|tmp_sum_b_0_1_2\(4);
\output0|ALT_INV_tmp_sum_3_4_5_6\(3) <= NOT \output0|tmp_sum_3_4_5_6\(3);
\output0|ALT_INV_tmp_sum_b_0_1_2\(3) <= NOT \output0|tmp_sum_b_0_1_2\(3);
\output0|ALT_INV_tmp_sum_3_4_5_6\(2) <= NOT \output0|tmp_sum_3_4_5_6\(2);
\output0|ALT_INV_tmp_sum_b_0_1_2\(2) <= NOT \output0|tmp_sum_b_0_1_2\(2);
\output0|ALT_INV_tmp_sum_3_4_5_6\(1) <= NOT \output0|tmp_sum_3_4_5_6\(1);
\output0|ALT_INV_tmp_sum_b_0_1_2\(1) <= NOT \output0|tmp_sum_b_0_1_2\(1);
\output0|ALT_INV_tmp_sum_3_4_5_6\(0) <= NOT \output0|tmp_sum_3_4_5_6\(0);
\output0|ALT_INV_tmp_sum_b_0_1_2\(0) <= NOT \output0|tmp_sum_b_0_1_2\(0);
\output0|ALT_INV_tmp_sum_3_4_5_6\(8) <= NOT \output0|tmp_sum_3_4_5_6\(8);
\output0|ALT_INV_tmp_sum_b_0_1_2\(8) <= NOT \output0|tmp_sum_b_0_1_2\(8);
\output0|ALT_INV_tmp_sum_3_4_5_6\(7) <= NOT \output0|tmp_sum_3_4_5_6\(7);
\output0|ALT_INV_tmp_sum_b_0_1_2\(7) <= NOT \output0|tmp_sum_b_0_1_2\(7);
\output0|ALT_INV_tmp_sum_3_4_5_6\(6) <= NOT \output0|tmp_sum_3_4_5_6\(6);
\output0|ALT_INV_tmp_sum_b_0_1_2\(6) <= NOT \output0|tmp_sum_b_0_1_2\(6);
\output0|ALT_INV_tmp_sum_3_4_5_6\(9) <= NOT \output0|tmp_sum_3_4_5_6\(9);
\output0|ALT_INV_tmp_sum_3_4_5_6\(10) <= NOT \output0|tmp_sum_3_4_5_6\(10);
\output0|ALT_INV_tmp_sum_b_0_1_2\(9) <= NOT \output0|tmp_sum_b_0_1_2\(9);
\control|ALT_INV_ly2_delay\(5) <= NOT \control|ly2_delay\(5);
\output1|ALT_INV_sum\(5) <= NOT \output1|sum\(5);
\output1|ALT_INV_sum\(4) <= NOT \output1|sum\(4);
\output1|ALT_INV_sum\(3) <= NOT \output1|sum\(3);
\output1|ALT_INV_sum\(2) <= NOT \output1|sum\(2);
\output1|ALT_INV_sum\(1) <= NOT \output1|sum\(1);
\output1|ALT_INV_sum\(0) <= NOT \output1|sum\(0);
\output1|ALT_INV_sum\(8) <= NOT \output1|sum\(8);
\output1|ALT_INV_sum\(7) <= NOT \output1|sum\(7);
\output1|ALT_INV_sum\(6) <= NOT \output1|sum\(6);
\output1|ALT_INV_sum\(10) <= NOT \output1|sum\(10);
\output1|ALT_INV_sum\(9) <= NOT \output1|sum\(9);
\output1|ALT_INV_sum\(11) <= NOT \output1|sum\(11);
\output0|ALT_INV_sum\(5) <= NOT \output0|sum\(5);
\output0|ALT_INV_sum\(4) <= NOT \output0|sum\(4);
\output0|ALT_INV_sum\(3) <= NOT \output0|sum\(3);
\output0|ALT_INV_sum\(2) <= NOT \output0|sum\(2);
\output0|ALT_INV_sum\(1) <= NOT \output0|sum\(1);
\output0|ALT_INV_sum\(0) <= NOT \output0|sum\(0);
\output0|ALT_INV_sum\(8) <= NOT \output0|sum\(8);
\output0|ALT_INV_sum\(7) <= NOT \output0|sum\(7);
\output0|ALT_INV_sum\(6) <= NOT \output0|sum\(6);
\output0|ALT_INV_sum\(10) <= NOT \output0|sum\(10);
\output0|ALT_INV_sum\(9) <= NOT \output0|sum\(9);
\output0|ALT_INV_sum\(11) <= NOT \output0|sum\(11);
\output1|ALT_INV_LessThan0~4_combout\ <= NOT \output1|LessThan0~4_combout\;
\output1|ALT_INV_LessThan0~3_combout\ <= NOT \output1|LessThan0~3_combout\;
\output1|ALT_INV_LessThan0~2_combout\ <= NOT \output1|LessThan0~2_combout\;
\output1|ALT_INV_LessThan0~1_combout\ <= NOT \output1|LessThan0~1_combout\;
\output1|ALT_INV_LessThan0~0_combout\ <= NOT \output1|LessThan0~0_combout\;
\output0|ALT_INV_LessThan0~4_combout\ <= NOT \output0|LessThan0~4_combout\;
\output0|ALT_INV_LessThan0~3_combout\ <= NOT \output0|LessThan0~3_combout\;
\output0|ALT_INV_LessThan0~2_combout\ <= NOT \output0|LessThan0~2_combout\;
\output0|ALT_INV_LessThan0~1_combout\ <= NOT \output0|LessThan0~1_combout\;
\output0|ALT_INV_LessThan0~0_combout\ <= NOT \output0|LessThan0~0_combout\;
\output1|ALT_INV_spike_out~q\ <= NOT \output1|spike_out~q\;
\output0|ALT_INV_spike_out~q\ <= NOT \output0|spike_out~q\;
\control|de_delay_rtl_0|auto_generated|ALT_INV_cmpr4_aeb_int~1_combout\ <= NOT \control|de_delay_rtl_0|auto_generated|cmpr4_aeb_int~1_combout\;
\control|de_delay_rtl_0|auto_generated|ALT_INV_op_2~0_combout\ <= NOT \control|de_delay_rtl_0|auto_generated|op_2~0_combout\;
\control|de_delay_rtl_0|auto_generated|ALT_INV_cmpr4_aeb_int~0_combout\ <= NOT \control|de_delay_rtl_0|auto_generated|cmpr4_aeb_int~0_combout\;
\ALT_INV_de_0~q\ <= NOT \de_0~q\;
\control|hs_delay_rtl_0|auto_generated|ALT_INV_cmpr4_aeb_int~1_combout\ <= NOT \control|hs_delay_rtl_0|auto_generated|cmpr4_aeb_int~1_combout\;
\control|hs_delay_rtl_0|auto_generated|ALT_INV_op_2~0_combout\ <= NOT \control|hs_delay_rtl_0|auto_generated|op_2~0_combout\;
\control|vs_delay_rtl_0|auto_generated|ALT_INV_cmpr4_aeb_int~1_combout\ <= NOT \control|vs_delay_rtl_0|auto_generated|cmpr4_aeb_int~1_combout\;
\control|vs_delay_rtl_0|auto_generated|ALT_INV_op_2~1_combout\ <= NOT \control|vs_delay_rtl_0|auto_generated|op_2~1_combout\;
\control|vs_delay_rtl_0|auto_generated|ALT_INV_op_2~0_combout\ <= NOT \control|vs_delay_rtl_0|auto_generated|op_2~0_combout\;
\ALT_INV_g_out_1~0_combout\ <= NOT \g_out_1~0_combout\;
\ALT_INV_LessThan1~1_combout\ <= NOT \LessThan1~1_combout\;
\ALT_INV_LessThan1~0_combout\ <= NOT \LessThan1~0_combout\;
\control|de_delay_rtl_0|auto_generated|ALT_INV_dffe3a\(1) <= NOT \control|de_delay_rtl_0|auto_generated|dffe3a\(1);
\ALT_INV_de_q~q\ <= NOT \de_q~q\;
\control|hs_delay_rtl_0|auto_generated|ALT_INV_cmpr4_aeb_int~0_combout\ <= NOT \control|hs_delay_rtl_0|auto_generated|cmpr4_aeb_int~0_combout\;
\control|vs_delay_rtl_0|auto_generated|ALT_INV_cmpr4_aeb_int~0_combout\ <= NOT \control|vs_delay_rtl_0|auto_generated|cmpr4_aeb_int~0_combout\;
\ALT_INV_vs_0~q\ <= NOT \vs_0~q\;
\ALT_INV_g_out_1~q\ <= NOT \g_out_1~q\;
\ALT_INV_r_out_1~q\ <= NOT \r_out_1~q\;
\control|hs_delay_rtl_0|auto_generated|ALT_INV_dffe3a\(1) <= NOT \control|hs_delay_rtl_0|auto_generated|dffe3a\(1);
\control|vs_delay_rtl_0|auto_generated|ALT_INV_dffe3a\(1) <= NOT \control|vs_delay_rtl_0|auto_generated|dffe3a\(1);
\ALT_INV_vs_q~q\ <= NOT \vs_q~q\;
\ALT_INV_Add0~33_sumout\ <= NOT \Add0~33_sumout\;
ALT_INV_step(1) <= NOT step(1);
ALT_INV_step(2) <= NOT step(2);
ALT_INV_step(3) <= NOT step(3);
ALT_INV_step(4) <= NOT step(4);
ALT_INV_step(5) <= NOT step(5);
\hidden3|ALT_INV_voltage\(15) <= NOT \hidden3|voltage\(15);
\hidden3|ALT_INV_voltage\(14) <= NOT \hidden3|voltage\(14);
\hidden3|ALT_INV_voltage\(5) <= NOT \hidden3|voltage\(5);
\hidden3|ALT_INV_voltage\(4) <= NOT \hidden3|voltage\(4);
\hidden3|ALT_INV_voltage\(3) <= NOT \hidden3|voltage\(3);
\hidden3|ALT_INV_voltage\(2) <= NOT \hidden3|voltage\(2);
\hidden3|ALT_INV_voltage\(1) <= NOT \hidden3|voltage\(1);
\hidden3|ALT_INV_voltage\(0) <= NOT \hidden3|voltage\(0);
\hidden3|ALT_INV_voltage\(8) <= NOT \hidden3|voltage\(8);
\hidden3|ALT_INV_voltage\(7) <= NOT \hidden3|voltage\(7);
\hidden3|ALT_INV_voltage\(6) <= NOT \hidden3|voltage\(6);
\hidden3|ALT_INV_voltage\(28) <= NOT \hidden3|voltage\(28);
\hidden3|ALT_INV_voltage\(27) <= NOT \hidden3|voltage\(27);
\hidden3|ALT_INV_voltage\(25) <= NOT \hidden3|voltage\(25);
\hidden3|ALT_INV_voltage\(22) <= NOT \hidden3|voltage\(22);
\hidden3|ALT_INV_voltage\(17) <= NOT \hidden3|voltage\(17);
\hidden3|ALT_INV_voltage\(13) <= NOT \hidden3|voltage\(13);
\hidden3|ALT_INV_voltage\(12) <= NOT \hidden3|voltage\(12);
\hidden3|ALT_INV_voltage\(11) <= NOT \hidden3|voltage\(11);
\hidden3|ALT_INV_voltage\(10) <= NOT \hidden3|voltage\(10);
\hidden3|ALT_INV_voltage\(9) <= NOT \hidden3|voltage\(9);
\hidden3|ALT_INV_voltage\(26) <= NOT \hidden3|voltage\(26);
\hidden3|ALT_INV_voltage\(23) <= NOT \hidden3|voltage\(23);
\hidden3|ALT_INV_voltage\(21) <= NOT \hidden3|voltage\(21);
\hidden3|ALT_INV_voltage\(16) <= NOT \hidden3|voltage\(16);
\hidden3|ALT_INV_voltage\(24) <= NOT \hidden3|voltage\(24);
\hidden3|ALT_INV_voltage\(20) <= NOT \hidden3|voltage\(20);
\hidden3|ALT_INV_voltage\(19) <= NOT \hidden3|voltage\(19);
\hidden3|ALT_INV_voltage\(18) <= NOT \hidden3|voltage\(18);
\hidden3|ALT_INV_voltage\(31) <= NOT \hidden3|voltage\(31);
\hidden3|ALT_INV_voltage\(30) <= NOT \hidden3|voltage\(30);
\hidden3|ALT_INV_voltage\(29) <= NOT \hidden3|voltage\(29);
\hidden4|ALT_INV_voltage\(15) <= NOT \hidden4|voltage\(15);
\hidden4|ALT_INV_voltage\(14) <= NOT \hidden4|voltage\(14);
\hidden4|ALT_INV_voltage\(5) <= NOT \hidden4|voltage\(5);
\hidden4|ALT_INV_voltage\(4) <= NOT \hidden4|voltage\(4);
\hidden4|ALT_INV_voltage\(3) <= NOT \hidden4|voltage\(3);
\hidden4|ALT_INV_voltage\(2) <= NOT \hidden4|voltage\(2);
\hidden4|ALT_INV_voltage\(1) <= NOT \hidden4|voltage\(1);
\hidden4|ALT_INV_voltage\(0) <= NOT \hidden4|voltage\(0);
\hidden4|ALT_INV_voltage\(8) <= NOT \hidden4|voltage\(8);
\hidden4|ALT_INV_voltage\(7) <= NOT \hidden4|voltage\(7);
\hidden4|ALT_INV_voltage\(6) <= NOT \hidden4|voltage\(6);
\hidden4|ALT_INV_voltage\(28) <= NOT \hidden4|voltage\(28);
\hidden4|ALT_INV_voltage\(27) <= NOT \hidden4|voltage\(27);
\hidden4|ALT_INV_voltage\(25) <= NOT \hidden4|voltage\(25);
\hidden4|ALT_INV_voltage\(22) <= NOT \hidden4|voltage\(22);
\hidden4|ALT_INV_voltage\(17) <= NOT \hidden4|voltage\(17);
\hidden4|ALT_INV_voltage\(13) <= NOT \hidden4|voltage\(13);
\hidden4|ALT_INV_voltage\(12) <= NOT \hidden4|voltage\(12);
\hidden4|ALT_INV_voltage\(11) <= NOT \hidden4|voltage\(11);
\hidden4|ALT_INV_voltage\(10) <= NOT \hidden4|voltage\(10);
\hidden4|ALT_INV_voltage\(9) <= NOT \hidden4|voltage\(9);
\hidden4|ALT_INV_voltage\(26) <= NOT \hidden4|voltage\(26);
\hidden4|ALT_INV_voltage\(23) <= NOT \hidden4|voltage\(23);
\hidden4|ALT_INV_voltage\(21) <= NOT \hidden4|voltage\(21);
\hidden4|ALT_INV_voltage\(16) <= NOT \hidden4|voltage\(16);
\hidden4|ALT_INV_voltage\(24) <= NOT \hidden4|voltage\(24);
\hidden4|ALT_INV_voltage\(20) <= NOT \hidden4|voltage\(20);
\hidden4|ALT_INV_voltage\(19) <= NOT \hidden4|voltage\(19);
\hidden4|ALT_INV_voltage\(18) <= NOT \hidden4|voltage\(18);
\hidden4|ALT_INV_voltage\(31) <= NOT \hidden4|voltage\(31);
\hidden4|ALT_INV_voltage\(30) <= NOT \hidden4|voltage\(30);
\hidden4|ALT_INV_voltage\(29) <= NOT \hidden4|voltage\(29);
\hidden6|ALT_INV_voltage\(15) <= NOT \hidden6|voltage\(15);
\hidden6|ALT_INV_voltage\(14) <= NOT \hidden6|voltage\(14);
\hidden6|ALT_INV_voltage\(5) <= NOT \hidden6|voltage\(5);
\hidden6|ALT_INV_voltage\(4) <= NOT \hidden6|voltage\(4);
\hidden6|ALT_INV_voltage\(3) <= NOT \hidden6|voltage\(3);
\hidden6|ALT_INV_voltage\(2) <= NOT \hidden6|voltage\(2);
\hidden6|ALT_INV_voltage\(1) <= NOT \hidden6|voltage\(1);
\hidden6|ALT_INV_voltage\(0) <= NOT \hidden6|voltage\(0);
\hidden6|ALT_INV_voltage\(8) <= NOT \hidden6|voltage\(8);
\hidden6|ALT_INV_voltage\(7) <= NOT \hidden6|voltage\(7);
\hidden6|ALT_INV_voltage\(6) <= NOT \hidden6|voltage\(6);
\hidden6|ALT_INV_voltage\(28) <= NOT \hidden6|voltage\(28);
\hidden6|ALT_INV_voltage\(27) <= NOT \hidden6|voltage\(27);
\hidden6|ALT_INV_voltage\(25) <= NOT \hidden6|voltage\(25);
\hidden6|ALT_INV_voltage\(22) <= NOT \hidden6|voltage\(22);
\hidden6|ALT_INV_voltage\(17) <= NOT \hidden6|voltage\(17);
\hidden6|ALT_INV_voltage\(13) <= NOT \hidden6|voltage\(13);
\hidden6|ALT_INV_voltage\(12) <= NOT \hidden6|voltage\(12);
\hidden6|ALT_INV_voltage\(11) <= NOT \hidden6|voltage\(11);
\hidden6|ALT_INV_voltage\(10) <= NOT \hidden6|voltage\(10);
\hidden6|ALT_INV_voltage\(9) <= NOT \hidden6|voltage\(9);
\hidden6|ALT_INV_voltage\(26) <= NOT \hidden6|voltage\(26);
\hidden6|ALT_INV_voltage\(23) <= NOT \hidden6|voltage\(23);
\hidden6|ALT_INV_voltage\(21) <= NOT \hidden6|voltage\(21);
\hidden6|ALT_INV_voltage\(16) <= NOT \hidden6|voltage\(16);
\hidden6|ALT_INV_voltage\(24) <= NOT \hidden6|voltage\(24);
\hidden6|ALT_INV_voltage\(20) <= NOT \hidden6|voltage\(20);
\hidden6|ALT_INV_voltage\(19) <= NOT \hidden6|voltage\(19);
\hidden6|ALT_INV_voltage\(18) <= NOT \hidden6|voltage\(18);
\hidden6|ALT_INV_voltage\(31) <= NOT \hidden6|voltage\(31);
\hidden6|ALT_INV_voltage\(30) <= NOT \hidden6|voltage\(30);
\hidden6|ALT_INV_voltage\(29) <= NOT \hidden6|voltage\(29);
ALT_INV_step(8) <= NOT step(8);
ALT_INV_step(6) <= NOT step(6);
ALT_INV_step(7) <= NOT step(7);
\hidden2|ALT_INV_voltage\(15) <= NOT \hidden2|voltage\(15);
\hidden2|ALT_INV_voltage\(14) <= NOT \hidden2|voltage\(14);
\hidden2|ALT_INV_voltage\(5) <= NOT \hidden2|voltage\(5);
\hidden2|ALT_INV_voltage\(4) <= NOT \hidden2|voltage\(4);
\hidden2|ALT_INV_voltage\(3) <= NOT \hidden2|voltage\(3);
\hidden2|ALT_INV_voltage\(2) <= NOT \hidden2|voltage\(2);
\hidden2|ALT_INV_voltage\(1) <= NOT \hidden2|voltage\(1);
\hidden2|ALT_INV_voltage\(0) <= NOT \hidden2|voltage\(0);
\hidden2|ALT_INV_voltage\(8) <= NOT \hidden2|voltage\(8);
\hidden2|ALT_INV_voltage\(7) <= NOT \hidden2|voltage\(7);
\hidden2|ALT_INV_voltage\(6) <= NOT \hidden2|voltage\(6);
\hidden2|ALT_INV_voltage\(28) <= NOT \hidden2|voltage\(28);
\hidden2|ALT_INV_voltage\(27) <= NOT \hidden2|voltage\(27);
\hidden2|ALT_INV_voltage\(25) <= NOT \hidden2|voltage\(25);
\hidden2|ALT_INV_voltage\(22) <= NOT \hidden2|voltage\(22);
\hidden2|ALT_INV_voltage\(17) <= NOT \hidden2|voltage\(17);
\hidden2|ALT_INV_voltage\(13) <= NOT \hidden2|voltage\(13);
\hidden2|ALT_INV_voltage\(12) <= NOT \hidden2|voltage\(12);
\hidden2|ALT_INV_voltage\(11) <= NOT \hidden2|voltage\(11);
\hidden2|ALT_INV_voltage\(10) <= NOT \hidden2|voltage\(10);
\hidden2|ALT_INV_voltage\(9) <= NOT \hidden2|voltage\(9);
\hidden2|ALT_INV_voltage\(26) <= NOT \hidden2|voltage\(26);
\hidden2|ALT_INV_voltage\(23) <= NOT \hidden2|voltage\(23);
\hidden2|ALT_INV_voltage\(21) <= NOT \hidden2|voltage\(21);
\hidden2|ALT_INV_voltage\(16) <= NOT \hidden2|voltage\(16);
\hidden2|ALT_INV_voltage\(24) <= NOT \hidden2|voltage\(24);
\hidden2|ALT_INV_voltage\(20) <= NOT \hidden2|voltage\(20);
\hidden2|ALT_INV_voltage\(19) <= NOT \hidden2|voltage\(19);
\hidden2|ALT_INV_voltage\(18) <= NOT \hidden2|voltage\(18);
\hidden2|ALT_INV_voltage\(31) <= NOT \hidden2|voltage\(31);
\hidden2|ALT_INV_voltage\(30) <= NOT \hidden2|voltage\(30);
\hidden2|ALT_INV_voltage\(29) <= NOT \hidden2|voltage\(29);
\hidden5|ALT_INV_voltage\(15) <= NOT \hidden5|voltage\(15);
\hidden5|ALT_INV_voltage\(14) <= NOT \hidden5|voltage\(14);
\hidden5|ALT_INV_voltage\(5) <= NOT \hidden5|voltage\(5);
\hidden5|ALT_INV_voltage\(4) <= NOT \hidden5|voltage\(4);
\hidden5|ALT_INV_voltage\(3) <= NOT \hidden5|voltage\(3);
\hidden5|ALT_INV_voltage\(2) <= NOT \hidden5|voltage\(2);
\hidden5|ALT_INV_voltage\(1) <= NOT \hidden5|voltage\(1);
\hidden5|ALT_INV_voltage\(0) <= NOT \hidden5|voltage\(0);
\hidden5|ALT_INV_voltage\(8) <= NOT \hidden5|voltage\(8);
\hidden5|ALT_INV_voltage\(7) <= NOT \hidden5|voltage\(7);
\hidden5|ALT_INV_voltage\(6) <= NOT \hidden5|voltage\(6);
\hidden5|ALT_INV_voltage\(28) <= NOT \hidden5|voltage\(28);
\hidden5|ALT_INV_voltage\(27) <= NOT \hidden5|voltage\(27);
\hidden5|ALT_INV_voltage\(25) <= NOT \hidden5|voltage\(25);
\hidden5|ALT_INV_voltage\(22) <= NOT \hidden5|voltage\(22);
\hidden5|ALT_INV_voltage\(17) <= NOT \hidden5|voltage\(17);
\hidden5|ALT_INV_voltage\(13) <= NOT \hidden5|voltage\(13);
\hidden5|ALT_INV_voltage\(12) <= NOT \hidden5|voltage\(12);
\hidden5|ALT_INV_voltage\(11) <= NOT \hidden5|voltage\(11);
\hidden5|ALT_INV_voltage\(10) <= NOT \hidden5|voltage\(10);
\hidden5|ALT_INV_voltage\(9) <= NOT \hidden5|voltage\(9);
\hidden5|ALT_INV_voltage\(26) <= NOT \hidden5|voltage\(26);
\hidden5|ALT_INV_voltage\(23) <= NOT \hidden5|voltage\(23);
\hidden5|ALT_INV_voltage\(21) <= NOT \hidden5|voltage\(21);
\hidden5|ALT_INV_voltage\(16) <= NOT \hidden5|voltage\(16);
\hidden5|ALT_INV_voltage\(24) <= NOT \hidden5|voltage\(24);
\hidden5|ALT_INV_voltage\(20) <= NOT \hidden5|voltage\(20);
\hidden5|ALT_INV_voltage\(19) <= NOT \hidden5|voltage\(19);
\hidden5|ALT_INV_voltage\(18) <= NOT \hidden5|voltage\(18);
\hidden5|ALT_INV_voltage\(31) <= NOT \hidden5|voltage\(31);
\hidden5|ALT_INV_voltage\(30) <= NOT \hidden5|voltage\(30);
\hidden5|ALT_INV_voltage\(29) <= NOT \hidden5|voltage\(29);
\hidden0|ALT_INV_voltage\(15) <= NOT \hidden0|voltage\(15);
\hidden0|ALT_INV_voltage\(14) <= NOT \hidden0|voltage\(14);
\hidden0|ALT_INV_voltage\(5) <= NOT \hidden0|voltage\(5);
\hidden0|ALT_INV_voltage\(4) <= NOT \hidden0|voltage\(4);
\hidden0|ALT_INV_voltage\(3) <= NOT \hidden0|voltage\(3);
\hidden0|ALT_INV_voltage\(2) <= NOT \hidden0|voltage\(2);
\hidden0|ALT_INV_voltage\(1) <= NOT \hidden0|voltage\(1);
\hidden0|ALT_INV_voltage\(0) <= NOT \hidden0|voltage\(0);
\hidden0|ALT_INV_voltage\(8) <= NOT \hidden0|voltage\(8);
\hidden0|ALT_INV_voltage\(7) <= NOT \hidden0|voltage\(7);
\hidden0|ALT_INV_voltage\(6) <= NOT \hidden0|voltage\(6);
\hidden0|ALT_INV_voltage\(28) <= NOT \hidden0|voltage\(28);
\hidden0|ALT_INV_voltage\(27) <= NOT \hidden0|voltage\(27);
\hidden0|ALT_INV_voltage\(25) <= NOT \hidden0|voltage\(25);
\hidden0|ALT_INV_voltage\(22) <= NOT \hidden0|voltage\(22);
\hidden0|ALT_INV_voltage\(17) <= NOT \hidden0|voltage\(17);
\hidden0|ALT_INV_voltage\(13) <= NOT \hidden0|voltage\(13);
\hidden0|ALT_INV_voltage\(12) <= NOT \hidden0|voltage\(12);
\hidden0|ALT_INV_voltage\(11) <= NOT \hidden0|voltage\(11);
\hidden0|ALT_INV_voltage\(10) <= NOT \hidden0|voltage\(10);
\hidden0|ALT_INV_voltage\(9) <= NOT \hidden0|voltage\(9);
\hidden0|ALT_INV_voltage\(26) <= NOT \hidden0|voltage\(26);
\hidden0|ALT_INV_voltage\(23) <= NOT \hidden0|voltage\(23);
\hidden0|ALT_INV_voltage\(21) <= NOT \hidden0|voltage\(21);
\hidden0|ALT_INV_voltage\(16) <= NOT \hidden0|voltage\(16);
\hidden0|ALT_INV_voltage\(24) <= NOT \hidden0|voltage\(24);
\hidden0|ALT_INV_voltage\(20) <= NOT \hidden0|voltage\(20);
\hidden0|ALT_INV_voltage\(19) <= NOT \hidden0|voltage\(19);
\hidden0|ALT_INV_voltage\(18) <= NOT \hidden0|voltage\(18);
\hidden0|ALT_INV_voltage\(31) <= NOT \hidden0|voltage\(31);
\hidden0|ALT_INV_voltage\(30) <= NOT \hidden0|voltage\(30);
\hidden0|ALT_INV_voltage\(29) <= NOT \hidden0|voltage\(29);
\hidden1|ALT_INV_voltage\(15) <= NOT \hidden1|voltage\(15);
\hidden1|ALT_INV_voltage\(14) <= NOT \hidden1|voltage\(14);
\hidden1|ALT_INV_voltage\(5) <= NOT \hidden1|voltage\(5);
\hidden1|ALT_INV_voltage\(4) <= NOT \hidden1|voltage\(4);
\hidden1|ALT_INV_voltage\(3) <= NOT \hidden1|voltage\(3);
\hidden1|ALT_INV_voltage\(2) <= NOT \hidden1|voltage\(2);
\hidden1|ALT_INV_voltage\(1) <= NOT \hidden1|voltage\(1);
\hidden1|ALT_INV_voltage\(0) <= NOT \hidden1|voltage\(0);
\hidden1|ALT_INV_voltage\(8) <= NOT \hidden1|voltage\(8);
\hidden1|ALT_INV_voltage\(7) <= NOT \hidden1|voltage\(7);
\hidden1|ALT_INV_voltage\(6) <= NOT \hidden1|voltage\(6);
\hidden1|ALT_INV_voltage\(28) <= NOT \hidden1|voltage\(28);
\hidden1|ALT_INV_voltage\(27) <= NOT \hidden1|voltage\(27);
\hidden1|ALT_INV_voltage\(25) <= NOT \hidden1|voltage\(25);
\hidden1|ALT_INV_voltage\(22) <= NOT \hidden1|voltage\(22);
\hidden1|ALT_INV_voltage\(17) <= NOT \hidden1|voltage\(17);
\hidden1|ALT_INV_voltage\(13) <= NOT \hidden1|voltage\(13);
\hidden1|ALT_INV_voltage\(12) <= NOT \hidden1|voltage\(12);
\hidden1|ALT_INV_voltage\(11) <= NOT \hidden1|voltage\(11);
\hidden1|ALT_INV_voltage\(10) <= NOT \hidden1|voltage\(10);
\hidden1|ALT_INV_voltage\(9) <= NOT \hidden1|voltage\(9);
\hidden1|ALT_INV_voltage\(26) <= NOT \hidden1|voltage\(26);
\hidden1|ALT_INV_voltage\(23) <= NOT \hidden1|voltage\(23);
\hidden1|ALT_INV_voltage\(21) <= NOT \hidden1|voltage\(21);
\hidden1|ALT_INV_voltage\(16) <= NOT \hidden1|voltage\(16);
\hidden1|ALT_INV_voltage\(24) <= NOT \hidden1|voltage\(24);
\hidden1|ALT_INV_voltage\(20) <= NOT \hidden1|voltage\(20);
\hidden1|ALT_INV_voltage\(19) <= NOT \hidden1|voltage\(19);
\hidden1|ALT_INV_voltage\(18) <= NOT \hidden1|voltage\(18);
\hidden1|ALT_INV_voltage\(31) <= NOT \hidden1|voltage\(31);
\hidden1|ALT_INV_voltage\(30) <= NOT \hidden1|voltage\(30);
\hidden1|ALT_INV_voltage\(29) <= NOT \hidden1|voltage\(29);
\hidden3|ALT_INV_Add7~125_sumout\ <= NOT \hidden3|Add7~125_sumout\;
\hidden3|ALT_INV_Add7~121_sumout\ <= NOT \hidden3|Add7~121_sumout\;
\hidden3|ALT_INV_Add7~117_sumout\ <= NOT \hidden3|Add7~117_sumout\;
\hidden3|ALT_INV_Add7~113_sumout\ <= NOT \hidden3|Add7~113_sumout\;
\hidden3|ALT_INV_Add7~109_sumout\ <= NOT \hidden3|Add7~109_sumout\;
\hidden3|ALT_INV_Add7~105_sumout\ <= NOT \hidden3|Add7~105_sumout\;
\hidden3|ALT_INV_Add7~101_sumout\ <= NOT \hidden3|Add7~101_sumout\;
\hidden3|ALT_INV_Add7~97_sumout\ <= NOT \hidden3|Add7~97_sumout\;
\hidden3|ALT_INV_Add7~93_sumout\ <= NOT \hidden3|Add7~93_sumout\;
\hidden3|ALT_INV_Add7~89_sumout\ <= NOT \hidden3|Add7~89_sumout\;
\hidden3|ALT_INV_Add7~85_sumout\ <= NOT \hidden3|Add7~85_sumout\;
\hidden3|ALT_INV_Add7~81_sumout\ <= NOT \hidden3|Add7~81_sumout\;
\hidden3|ALT_INV_Add7~77_sumout\ <= NOT \hidden3|Add7~77_sumout\;
\hidden3|ALT_INV_Add7~73_sumout\ <= NOT \hidden3|Add7~73_sumout\;
\hidden3|ALT_INV_Add7~69_sumout\ <= NOT \hidden3|Add7~69_sumout\;
\hidden3|ALT_INV_Add7~65_sumout\ <= NOT \hidden3|Add7~65_sumout\;
\hidden3|ALT_INV_Add7~61_sumout\ <= NOT \hidden3|Add7~61_sumout\;
\hidden3|ALT_INV_Add7~57_sumout\ <= NOT \hidden3|Add7~57_sumout\;
\hidden3|ALT_INV_Add7~53_sumout\ <= NOT \hidden3|Add7~53_sumout\;
\hidden3|ALT_INV_Add7~49_sumout\ <= NOT \hidden3|Add7~49_sumout\;
\hidden3|ALT_INV_Add7~45_sumout\ <= NOT \hidden3|Add7~45_sumout\;
\hidden3|ALT_INV_Add7~41_sumout\ <= NOT \hidden3|Add7~41_sumout\;
\hidden3|ALT_INV_Add7~37_sumout\ <= NOT \hidden3|Add7~37_sumout\;
\hidden3|ALT_INV_Add7~33_sumout\ <= NOT \hidden3|Add7~33_sumout\;
\hidden3|ALT_INV_Add7~29_sumout\ <= NOT \hidden3|Add7~29_sumout\;
\hidden3|ALT_INV_Add7~25_sumout\ <= NOT \hidden3|Add7~25_sumout\;
\hidden3|ALT_INV_Add7~21_sumout\ <= NOT \hidden3|Add7~21_sumout\;
\hidden3|ALT_INV_Add7~17_sumout\ <= NOT \hidden3|Add7~17_sumout\;
\hidden3|ALT_INV_Add7~13_sumout\ <= NOT \hidden3|Add7~13_sumout\;
\hidden3|ALT_INV_Add7~9_sumout\ <= NOT \hidden3|Add7~9_sumout\;
\hidden3|ALT_INV_Add7~5_sumout\ <= NOT \hidden3|Add7~5_sumout\;
\hidden3|ALT_INV_Add7~1_sumout\ <= NOT \hidden3|Add7~1_sumout\;
\hidden4|ALT_INV_Add7~125_sumout\ <= NOT \hidden4|Add7~125_sumout\;
\hidden4|ALT_INV_Add7~121_sumout\ <= NOT \hidden4|Add7~121_sumout\;
\hidden4|ALT_INV_Add7~117_sumout\ <= NOT \hidden4|Add7~117_sumout\;
\hidden4|ALT_INV_Add7~113_sumout\ <= NOT \hidden4|Add7~113_sumout\;
\hidden4|ALT_INV_Add7~109_sumout\ <= NOT \hidden4|Add7~109_sumout\;
\hidden4|ALT_INV_Add7~105_sumout\ <= NOT \hidden4|Add7~105_sumout\;
\hidden4|ALT_INV_Add7~101_sumout\ <= NOT \hidden4|Add7~101_sumout\;
\hidden4|ALT_INV_Add7~97_sumout\ <= NOT \hidden4|Add7~97_sumout\;
\hidden4|ALT_INV_Add7~93_sumout\ <= NOT \hidden4|Add7~93_sumout\;
\hidden4|ALT_INV_Add7~89_sumout\ <= NOT \hidden4|Add7~89_sumout\;
\hidden4|ALT_INV_Add7~85_sumout\ <= NOT \hidden4|Add7~85_sumout\;
\hidden4|ALT_INV_Add7~81_sumout\ <= NOT \hidden4|Add7~81_sumout\;
\hidden4|ALT_INV_Add7~77_sumout\ <= NOT \hidden4|Add7~77_sumout\;
\hidden4|ALT_INV_Add7~73_sumout\ <= NOT \hidden4|Add7~73_sumout\;
\hidden4|ALT_INV_Add7~69_sumout\ <= NOT \hidden4|Add7~69_sumout\;
\hidden4|ALT_INV_Add7~65_sumout\ <= NOT \hidden4|Add7~65_sumout\;
\hidden4|ALT_INV_Add7~61_sumout\ <= NOT \hidden4|Add7~61_sumout\;
\hidden4|ALT_INV_Add7~57_sumout\ <= NOT \hidden4|Add7~57_sumout\;
\hidden4|ALT_INV_Add7~53_sumout\ <= NOT \hidden4|Add7~53_sumout\;
\hidden4|ALT_INV_Add7~49_sumout\ <= NOT \hidden4|Add7~49_sumout\;
\hidden4|ALT_INV_Add7~45_sumout\ <= NOT \hidden4|Add7~45_sumout\;
\hidden4|ALT_INV_Add7~41_sumout\ <= NOT \hidden4|Add7~41_sumout\;
\hidden4|ALT_INV_Add7~37_sumout\ <= NOT \hidden4|Add7~37_sumout\;
\hidden4|ALT_INV_Add7~33_sumout\ <= NOT \hidden4|Add7~33_sumout\;
\hidden4|ALT_INV_Add7~29_sumout\ <= NOT \hidden4|Add7~29_sumout\;
\hidden4|ALT_INV_Add7~25_sumout\ <= NOT \hidden4|Add7~25_sumout\;
\hidden4|ALT_INV_Add7~21_sumout\ <= NOT \hidden4|Add7~21_sumout\;
\hidden4|ALT_INV_Add7~17_sumout\ <= NOT \hidden4|Add7~17_sumout\;
\hidden4|ALT_INV_Add7~13_sumout\ <= NOT \hidden4|Add7~13_sumout\;
\hidden4|ALT_INV_Add7~9_sumout\ <= NOT \hidden4|Add7~9_sumout\;
\hidden4|ALT_INV_Add7~5_sumout\ <= NOT \hidden4|Add7~5_sumout\;
\hidden4|ALT_INV_Add7~1_sumout\ <= NOT \hidden4|Add7~1_sumout\;
\hidden6|ALT_INV_Add7~125_sumout\ <= NOT \hidden6|Add7~125_sumout\;
\hidden6|ALT_INV_Add7~121_sumout\ <= NOT \hidden6|Add7~121_sumout\;
\hidden6|ALT_INV_Add7~117_sumout\ <= NOT \hidden6|Add7~117_sumout\;
\hidden6|ALT_INV_Add7~113_sumout\ <= NOT \hidden6|Add7~113_sumout\;
\hidden6|ALT_INV_Add7~109_sumout\ <= NOT \hidden6|Add7~109_sumout\;
\hidden6|ALT_INV_Add7~105_sumout\ <= NOT \hidden6|Add7~105_sumout\;
\hidden6|ALT_INV_Add7~101_sumout\ <= NOT \hidden6|Add7~101_sumout\;
\hidden6|ALT_INV_Add7~97_sumout\ <= NOT \hidden6|Add7~97_sumout\;
\hidden6|ALT_INV_Add7~93_sumout\ <= NOT \hidden6|Add7~93_sumout\;
\hidden6|ALT_INV_Add7~89_sumout\ <= NOT \hidden6|Add7~89_sumout\;
\hidden6|ALT_INV_Add7~85_sumout\ <= NOT \hidden6|Add7~85_sumout\;
\hidden6|ALT_INV_Add7~81_sumout\ <= NOT \hidden6|Add7~81_sumout\;
\hidden6|ALT_INV_Add7~77_sumout\ <= NOT \hidden6|Add7~77_sumout\;
\hidden6|ALT_INV_Add7~73_sumout\ <= NOT \hidden6|Add7~73_sumout\;
\hidden6|ALT_INV_Add7~69_sumout\ <= NOT \hidden6|Add7~69_sumout\;
\hidden6|ALT_INV_Add7~65_sumout\ <= NOT \hidden6|Add7~65_sumout\;
\hidden6|ALT_INV_Add7~61_sumout\ <= NOT \hidden6|Add7~61_sumout\;
\hidden6|ALT_INV_Add7~57_sumout\ <= NOT \hidden6|Add7~57_sumout\;
\hidden6|ALT_INV_Add7~53_sumout\ <= NOT \hidden6|Add7~53_sumout\;
\hidden6|ALT_INV_Add7~49_sumout\ <= NOT \hidden6|Add7~49_sumout\;
\hidden6|ALT_INV_Add7~45_sumout\ <= NOT \hidden6|Add7~45_sumout\;
\hidden6|ALT_INV_Add7~41_sumout\ <= NOT \hidden6|Add7~41_sumout\;
\hidden6|ALT_INV_Add7~37_sumout\ <= NOT \hidden6|Add7~37_sumout\;
\hidden6|ALT_INV_Add7~33_sumout\ <= NOT \hidden6|Add7~33_sumout\;
\hidden6|ALT_INV_Add7~29_sumout\ <= NOT \hidden6|Add7~29_sumout\;
\hidden6|ALT_INV_Add7~25_sumout\ <= NOT \hidden6|Add7~25_sumout\;
\hidden6|ALT_INV_Add7~21_sumout\ <= NOT \hidden6|Add7~21_sumout\;
\hidden6|ALT_INV_Add7~17_sumout\ <= NOT \hidden6|Add7~17_sumout\;
\hidden6|ALT_INV_Add7~13_sumout\ <= NOT \hidden6|Add7~13_sumout\;
\hidden6|ALT_INV_Add7~9_sumout\ <= NOT \hidden6|Add7~9_sumout\;
\hidden6|ALT_INV_Add7~5_sumout\ <= NOT \hidden6|Add7~5_sumout\;
\hidden6|ALT_INV_Add7~1_sumout\ <= NOT \hidden6|Add7~1_sumout\;
\hidden2|ALT_INV_Add7~125_sumout\ <= NOT \hidden2|Add7~125_sumout\;
\hidden2|ALT_INV_Add7~121_sumout\ <= NOT \hidden2|Add7~121_sumout\;
\hidden2|ALT_INV_Add7~117_sumout\ <= NOT \hidden2|Add7~117_sumout\;
\hidden2|ALT_INV_Add7~113_sumout\ <= NOT \hidden2|Add7~113_sumout\;
\hidden2|ALT_INV_Add7~109_sumout\ <= NOT \hidden2|Add7~109_sumout\;
\hidden2|ALT_INV_Add7~105_sumout\ <= NOT \hidden2|Add7~105_sumout\;
\hidden2|ALT_INV_Add7~101_sumout\ <= NOT \hidden2|Add7~101_sumout\;
\hidden2|ALT_INV_Add7~97_sumout\ <= NOT \hidden2|Add7~97_sumout\;
\hidden2|ALT_INV_Add7~93_sumout\ <= NOT \hidden2|Add7~93_sumout\;
\hidden2|ALT_INV_Add7~89_sumout\ <= NOT \hidden2|Add7~89_sumout\;
\hidden2|ALT_INV_Add7~85_sumout\ <= NOT \hidden2|Add7~85_sumout\;
\hidden2|ALT_INV_Add7~81_sumout\ <= NOT \hidden2|Add7~81_sumout\;
\hidden2|ALT_INV_Add7~77_sumout\ <= NOT \hidden2|Add7~77_sumout\;
\hidden2|ALT_INV_Add7~73_sumout\ <= NOT \hidden2|Add7~73_sumout\;
\hidden2|ALT_INV_Add7~69_sumout\ <= NOT \hidden2|Add7~69_sumout\;
\hidden2|ALT_INV_Add7~65_sumout\ <= NOT \hidden2|Add7~65_sumout\;
\hidden2|ALT_INV_Add7~61_sumout\ <= NOT \hidden2|Add7~61_sumout\;
\hidden2|ALT_INV_Add7~57_sumout\ <= NOT \hidden2|Add7~57_sumout\;
\hidden2|ALT_INV_Add7~53_sumout\ <= NOT \hidden2|Add7~53_sumout\;
\hidden2|ALT_INV_Add7~49_sumout\ <= NOT \hidden2|Add7~49_sumout\;
\hidden2|ALT_INV_Add7~45_sumout\ <= NOT \hidden2|Add7~45_sumout\;
\hidden2|ALT_INV_Add7~41_sumout\ <= NOT \hidden2|Add7~41_sumout\;
\hidden2|ALT_INV_Add7~37_sumout\ <= NOT \hidden2|Add7~37_sumout\;
\hidden2|ALT_INV_Add7~33_sumout\ <= NOT \hidden2|Add7~33_sumout\;
\hidden2|ALT_INV_Add7~29_sumout\ <= NOT \hidden2|Add7~29_sumout\;
\hidden2|ALT_INV_Add7~25_sumout\ <= NOT \hidden2|Add7~25_sumout\;
\hidden2|ALT_INV_Add7~21_sumout\ <= NOT \hidden2|Add7~21_sumout\;
\hidden2|ALT_INV_Add7~17_sumout\ <= NOT \hidden2|Add7~17_sumout\;
\hidden2|ALT_INV_Add7~13_sumout\ <= NOT \hidden2|Add7~13_sumout\;
\hidden2|ALT_INV_Add7~9_sumout\ <= NOT \hidden2|Add7~9_sumout\;
\hidden2|ALT_INV_Add7~5_sumout\ <= NOT \hidden2|Add7~5_sumout\;
\hidden2|ALT_INV_Add7~1_sumout\ <= NOT \hidden2|Add7~1_sumout\;
\hidden5|ALT_INV_Add7~125_sumout\ <= NOT \hidden5|Add7~125_sumout\;
\hidden5|ALT_INV_Add7~121_sumout\ <= NOT \hidden5|Add7~121_sumout\;
\hidden5|ALT_INV_Add7~117_sumout\ <= NOT \hidden5|Add7~117_sumout\;
\hidden5|ALT_INV_Add7~113_sumout\ <= NOT \hidden5|Add7~113_sumout\;
\hidden5|ALT_INV_Add7~109_sumout\ <= NOT \hidden5|Add7~109_sumout\;
\hidden5|ALT_INV_Add7~105_sumout\ <= NOT \hidden5|Add7~105_sumout\;
\hidden5|ALT_INV_Add7~101_sumout\ <= NOT \hidden5|Add7~101_sumout\;
\hidden5|ALT_INV_Add7~97_sumout\ <= NOT \hidden5|Add7~97_sumout\;
\hidden5|ALT_INV_Add7~93_sumout\ <= NOT \hidden5|Add7~93_sumout\;
\hidden5|ALT_INV_Add7~89_sumout\ <= NOT \hidden5|Add7~89_sumout\;
\hidden5|ALT_INV_Add7~85_sumout\ <= NOT \hidden5|Add7~85_sumout\;
\hidden5|ALT_INV_Add7~81_sumout\ <= NOT \hidden5|Add7~81_sumout\;
\hidden5|ALT_INV_Add7~77_sumout\ <= NOT \hidden5|Add7~77_sumout\;
\hidden5|ALT_INV_Add7~73_sumout\ <= NOT \hidden5|Add7~73_sumout\;
\hidden5|ALT_INV_Add7~69_sumout\ <= NOT \hidden5|Add7~69_sumout\;
\hidden5|ALT_INV_Add7~65_sumout\ <= NOT \hidden5|Add7~65_sumout\;
\hidden5|ALT_INV_Add7~61_sumout\ <= NOT \hidden5|Add7~61_sumout\;
\hidden5|ALT_INV_Add7~57_sumout\ <= NOT \hidden5|Add7~57_sumout\;
\hidden5|ALT_INV_Add7~53_sumout\ <= NOT \hidden5|Add7~53_sumout\;
\hidden5|ALT_INV_Add7~49_sumout\ <= NOT \hidden5|Add7~49_sumout\;
\hidden5|ALT_INV_Add7~45_sumout\ <= NOT \hidden5|Add7~45_sumout\;
\hidden5|ALT_INV_Add7~41_sumout\ <= NOT \hidden5|Add7~41_sumout\;
\hidden5|ALT_INV_Add7~37_sumout\ <= NOT \hidden5|Add7~37_sumout\;
\hidden5|ALT_INV_Add7~33_sumout\ <= NOT \hidden5|Add7~33_sumout\;
\hidden5|ALT_INV_Add7~29_sumout\ <= NOT \hidden5|Add7~29_sumout\;
\hidden5|ALT_INV_Add7~25_sumout\ <= NOT \hidden5|Add7~25_sumout\;
\hidden5|ALT_INV_Add7~21_sumout\ <= NOT \hidden5|Add7~21_sumout\;
\hidden5|ALT_INV_Add7~17_sumout\ <= NOT \hidden5|Add7~17_sumout\;
\hidden5|ALT_INV_Add7~13_sumout\ <= NOT \hidden5|Add7~13_sumout\;
\hidden5|ALT_INV_Add7~9_sumout\ <= NOT \hidden5|Add7~9_sumout\;
\hidden5|ALT_INV_Add7~5_sumout\ <= NOT \hidden5|Add7~5_sumout\;
\hidden5|ALT_INV_Add7~1_sumout\ <= NOT \hidden5|Add7~1_sumout\;
\hidden0|ALT_INV_Add7~125_sumout\ <= NOT \hidden0|Add7~125_sumout\;
\hidden0|ALT_INV_Add7~121_sumout\ <= NOT \hidden0|Add7~121_sumout\;
\hidden0|ALT_INV_Add7~117_sumout\ <= NOT \hidden0|Add7~117_sumout\;
\hidden0|ALT_INV_Add7~113_sumout\ <= NOT \hidden0|Add7~113_sumout\;
\hidden0|ALT_INV_Add7~109_sumout\ <= NOT \hidden0|Add7~109_sumout\;
\hidden0|ALT_INV_Add7~105_sumout\ <= NOT \hidden0|Add7~105_sumout\;
\hidden0|ALT_INV_Add7~101_sumout\ <= NOT \hidden0|Add7~101_sumout\;
\hidden0|ALT_INV_Add7~97_sumout\ <= NOT \hidden0|Add7~97_sumout\;
\hidden0|ALT_INV_Add7~93_sumout\ <= NOT \hidden0|Add7~93_sumout\;
\hidden0|ALT_INV_Add7~89_sumout\ <= NOT \hidden0|Add7~89_sumout\;
\hidden0|ALT_INV_Add7~85_sumout\ <= NOT \hidden0|Add7~85_sumout\;
\hidden0|ALT_INV_Add7~81_sumout\ <= NOT \hidden0|Add7~81_sumout\;
\hidden0|ALT_INV_Add7~77_sumout\ <= NOT \hidden0|Add7~77_sumout\;
\hidden0|ALT_INV_Add7~73_sumout\ <= NOT \hidden0|Add7~73_sumout\;
\hidden0|ALT_INV_Add7~69_sumout\ <= NOT \hidden0|Add7~69_sumout\;
\hidden0|ALT_INV_Add7~65_sumout\ <= NOT \hidden0|Add7~65_sumout\;
\hidden0|ALT_INV_Add7~61_sumout\ <= NOT \hidden0|Add7~61_sumout\;
\hidden0|ALT_INV_Add7~57_sumout\ <= NOT \hidden0|Add7~57_sumout\;
\hidden0|ALT_INV_Add7~53_sumout\ <= NOT \hidden0|Add7~53_sumout\;
\hidden0|ALT_INV_Add7~49_sumout\ <= NOT \hidden0|Add7~49_sumout\;
\hidden0|ALT_INV_Add7~45_sumout\ <= NOT \hidden0|Add7~45_sumout\;
\hidden0|ALT_INV_Add7~41_sumout\ <= NOT \hidden0|Add7~41_sumout\;
\hidden0|ALT_INV_Add7~37_sumout\ <= NOT \hidden0|Add7~37_sumout\;
\hidden0|ALT_INV_Add7~33_sumout\ <= NOT \hidden0|Add7~33_sumout\;
\hidden0|ALT_INV_Add7~29_sumout\ <= NOT \hidden0|Add7~29_sumout\;
\hidden0|ALT_INV_Add7~25_sumout\ <= NOT \hidden0|Add7~25_sumout\;
\hidden0|ALT_INV_Add7~21_sumout\ <= NOT \hidden0|Add7~21_sumout\;
\hidden0|ALT_INV_Add7~17_sumout\ <= NOT \hidden0|Add7~17_sumout\;
\hidden0|ALT_INV_Add7~13_sumout\ <= NOT \hidden0|Add7~13_sumout\;
\hidden0|ALT_INV_Add7~9_sumout\ <= NOT \hidden0|Add7~9_sumout\;
\hidden0|ALT_INV_Add7~5_sumout\ <= NOT \hidden0|Add7~5_sumout\;
\hidden0|ALT_INV_Add7~1_sumout\ <= NOT \hidden0|Add7~1_sumout\;
\hidden1|ALT_INV_Add7~125_sumout\ <= NOT \hidden1|Add7~125_sumout\;
\hidden1|ALT_INV_Add7~121_sumout\ <= NOT \hidden1|Add7~121_sumout\;
\hidden1|ALT_INV_Add7~117_sumout\ <= NOT \hidden1|Add7~117_sumout\;
\hidden1|ALT_INV_Add7~113_sumout\ <= NOT \hidden1|Add7~113_sumout\;
\hidden1|ALT_INV_Add7~109_sumout\ <= NOT \hidden1|Add7~109_sumout\;
\hidden1|ALT_INV_Add7~105_sumout\ <= NOT \hidden1|Add7~105_sumout\;
\hidden1|ALT_INV_Add7~101_sumout\ <= NOT \hidden1|Add7~101_sumout\;
\hidden1|ALT_INV_Add7~97_sumout\ <= NOT \hidden1|Add7~97_sumout\;
\hidden1|ALT_INV_Add7~93_sumout\ <= NOT \hidden1|Add7~93_sumout\;
\hidden1|ALT_INV_Add7~89_sumout\ <= NOT \hidden1|Add7~89_sumout\;
\hidden1|ALT_INV_Add7~85_sumout\ <= NOT \hidden1|Add7~85_sumout\;
\hidden1|ALT_INV_Add7~81_sumout\ <= NOT \hidden1|Add7~81_sumout\;
\hidden1|ALT_INV_Add7~77_sumout\ <= NOT \hidden1|Add7~77_sumout\;
\hidden1|ALT_INV_Add7~73_sumout\ <= NOT \hidden1|Add7~73_sumout\;
\hidden1|ALT_INV_Add7~69_sumout\ <= NOT \hidden1|Add7~69_sumout\;
\hidden1|ALT_INV_Add7~65_sumout\ <= NOT \hidden1|Add7~65_sumout\;
\hidden1|ALT_INV_Add7~61_sumout\ <= NOT \hidden1|Add7~61_sumout\;
\hidden1|ALT_INV_Add7~57_sumout\ <= NOT \hidden1|Add7~57_sumout\;
\hidden1|ALT_INV_Add7~53_sumout\ <= NOT \hidden1|Add7~53_sumout\;
\hidden1|ALT_INV_Add7~49_sumout\ <= NOT \hidden1|Add7~49_sumout\;
\hidden1|ALT_INV_Add7~45_sumout\ <= NOT \hidden1|Add7~45_sumout\;
\hidden1|ALT_INV_Add7~41_sumout\ <= NOT \hidden1|Add7~41_sumout\;
\hidden1|ALT_INV_Add7~37_sumout\ <= NOT \hidden1|Add7~37_sumout\;
\hidden1|ALT_INV_Add7~33_sumout\ <= NOT \hidden1|Add7~33_sumout\;
\hidden1|ALT_INV_Add7~29_sumout\ <= NOT \hidden1|Add7~29_sumout\;
\hidden1|ALT_INV_Add7~25_sumout\ <= NOT \hidden1|Add7~25_sumout\;
\hidden1|ALT_INV_Add7~21_sumout\ <= NOT \hidden1|Add7~21_sumout\;
\hidden1|ALT_INV_Add7~17_sumout\ <= NOT \hidden1|Add7~17_sumout\;
\hidden1|ALT_INV_Add7~13_sumout\ <= NOT \hidden1|Add7~13_sumout\;
\hidden1|ALT_INV_Add7~9_sumout\ <= NOT \hidden1|Add7~9_sumout\;
\hidden1|ALT_INV_Add7~5_sumout\ <= NOT \hidden1|Add7~5_sumout\;
\hidden1|ALT_INV_Add7~1_sumout\ <= NOT \hidden1|Add7~1_sumout\;
\output1|ALT_INV_voltage\(15) <= NOT \output1|voltage\(15);
\output1|ALT_INV_voltage\(14) <= NOT \output1|voltage\(14);
\output1|ALT_INV_voltage\(5) <= NOT \output1|voltage\(5);
\output1|ALT_INV_voltage\(4) <= NOT \output1|voltage\(4);
\output1|ALT_INV_voltage\(3) <= NOT \output1|voltage\(3);
\output1|ALT_INV_voltage\(2) <= NOT \output1|voltage\(2);
\output1|ALT_INV_voltage\(1) <= NOT \output1|voltage\(1);
\output1|ALT_INV_voltage\(0) <= NOT \output1|voltage\(0);
\output1|ALT_INV_voltage\(8) <= NOT \output1|voltage\(8);
\output1|ALT_INV_voltage\(7) <= NOT \output1|voltage\(7);
\output1|ALT_INV_voltage\(6) <= NOT \output1|voltage\(6);
\output1|ALT_INV_voltage\(28) <= NOT \output1|voltage\(28);
\output1|ALT_INV_voltage\(27) <= NOT \output1|voltage\(27);
\output1|ALT_INV_voltage\(25) <= NOT \output1|voltage\(25);
\output1|ALT_INV_voltage\(22) <= NOT \output1|voltage\(22);
\output1|ALT_INV_voltage\(17) <= NOT \output1|voltage\(17);
\output1|ALT_INV_voltage\(13) <= NOT \output1|voltage\(13);
\output1|ALT_INV_voltage\(12) <= NOT \output1|voltage\(12);
\output1|ALT_INV_voltage\(11) <= NOT \output1|voltage\(11);
\output1|ALT_INV_voltage\(10) <= NOT \output1|voltage\(10);
\output1|ALT_INV_voltage\(9) <= NOT \output1|voltage\(9);
\output1|ALT_INV_voltage\(26) <= NOT \output1|voltage\(26);
\output1|ALT_INV_voltage\(23) <= NOT \output1|voltage\(23);
\output1|ALT_INV_voltage\(21) <= NOT \output1|voltage\(21);
\output1|ALT_INV_voltage\(16) <= NOT \output1|voltage\(16);
\output1|ALT_INV_voltage\(24) <= NOT \output1|voltage\(24);
\output1|ALT_INV_voltage\(20) <= NOT \output1|voltage\(20);
\output1|ALT_INV_voltage\(19) <= NOT \output1|voltage\(19);
\output1|ALT_INV_voltage\(18) <= NOT \output1|voltage\(18);
\output1|ALT_INV_voltage\(31) <= NOT \output1|voltage\(31);
\output1|ALT_INV_voltage\(30) <= NOT \output1|voltage\(30);
\output1|ALT_INV_voltage\(29) <= NOT \output1|voltage\(29);
\output0|ALT_INV_voltage\(15) <= NOT \output0|voltage\(15);
\output0|ALT_INV_voltage\(14) <= NOT \output0|voltage\(14);
\output0|ALT_INV_voltage\(5) <= NOT \output0|voltage\(5);
\output0|ALT_INV_voltage\(4) <= NOT \output0|voltage\(4);
\output0|ALT_INV_voltage\(3) <= NOT \output0|voltage\(3);
\output0|ALT_INV_voltage\(2) <= NOT \output0|voltage\(2);
\output0|ALT_INV_voltage\(1) <= NOT \output0|voltage\(1);
\output0|ALT_INV_voltage\(0) <= NOT \output0|voltage\(0);
\output0|ALT_INV_voltage\(8) <= NOT \output0|voltage\(8);
\output0|ALT_INV_voltage\(7) <= NOT \output0|voltage\(7);
\output0|ALT_INV_voltage\(6) <= NOT \output0|voltage\(6);
\output0|ALT_INV_voltage\(28) <= NOT \output0|voltage\(28);
\output0|ALT_INV_voltage\(27) <= NOT \output0|voltage\(27);
\output0|ALT_INV_voltage\(25) <= NOT \output0|voltage\(25);
\output0|ALT_INV_voltage\(22) <= NOT \output0|voltage\(22);
\output0|ALT_INV_voltage\(17) <= NOT \output0|voltage\(17);
\output0|ALT_INV_voltage\(13) <= NOT \output0|voltage\(13);
\output0|ALT_INV_voltage\(12) <= NOT \output0|voltage\(12);
\output0|ALT_INV_voltage\(11) <= NOT \output0|voltage\(11);
\output0|ALT_INV_voltage\(10) <= NOT \output0|voltage\(10);
\output0|ALT_INV_voltage\(9) <= NOT \output0|voltage\(9);
\output0|ALT_INV_voltage\(26) <= NOT \output0|voltage\(26);
\output0|ALT_INV_voltage\(23) <= NOT \output0|voltage\(23);
\output0|ALT_INV_voltage\(21) <= NOT \output0|voltage\(21);
\output0|ALT_INV_voltage\(16) <= NOT \output0|voltage\(16);
\output0|ALT_INV_voltage\(24) <= NOT \output0|voltage\(24);
\output0|ALT_INV_voltage\(20) <= NOT \output0|voltage\(20);
\output0|ALT_INV_voltage\(19) <= NOT \output0|voltage\(19);
\output0|ALT_INV_voltage\(18) <= NOT \output0|voltage\(18);
\output0|ALT_INV_voltage\(31) <= NOT \output0|voltage\(31);
\output0|ALT_INV_voltage\(30) <= NOT \output0|voltage\(30);
\output0|ALT_INV_voltage\(29) <= NOT \output0|voltage\(29);
\output1|ALT_INV_Add7~125_sumout\ <= NOT \output1|Add7~125_sumout\;
\output1|ALT_INV_Add7~121_sumout\ <= NOT \output1|Add7~121_sumout\;
\output1|ALT_INV_Add7~117_sumout\ <= NOT \output1|Add7~117_sumout\;
\output1|ALT_INV_Add7~113_sumout\ <= NOT \output1|Add7~113_sumout\;
\output1|ALT_INV_Add7~109_sumout\ <= NOT \output1|Add7~109_sumout\;
\output1|ALT_INV_Add7~105_sumout\ <= NOT \output1|Add7~105_sumout\;
\output1|ALT_INV_Add7~101_sumout\ <= NOT \output1|Add7~101_sumout\;
\output1|ALT_INV_Add7~97_sumout\ <= NOT \output1|Add7~97_sumout\;
\output1|ALT_INV_Add7~93_sumout\ <= NOT \output1|Add7~93_sumout\;
\output1|ALT_INV_Add7~89_sumout\ <= NOT \output1|Add7~89_sumout\;
\output1|ALT_INV_Add7~85_sumout\ <= NOT \output1|Add7~85_sumout\;
\output1|ALT_INV_Add7~81_sumout\ <= NOT \output1|Add7~81_sumout\;
\output1|ALT_INV_Add7~77_sumout\ <= NOT \output1|Add7~77_sumout\;
\output1|ALT_INV_Add7~73_sumout\ <= NOT \output1|Add7~73_sumout\;
\output1|ALT_INV_Add7~69_sumout\ <= NOT \output1|Add7~69_sumout\;
\output1|ALT_INV_Add7~65_sumout\ <= NOT \output1|Add7~65_sumout\;
\output1|ALT_INV_Add7~61_sumout\ <= NOT \output1|Add7~61_sumout\;
\output1|ALT_INV_Add7~57_sumout\ <= NOT \output1|Add7~57_sumout\;
\output1|ALT_INV_Add7~53_sumout\ <= NOT \output1|Add7~53_sumout\;
\output1|ALT_INV_Add7~49_sumout\ <= NOT \output1|Add7~49_sumout\;
\output1|ALT_INV_Add7~45_sumout\ <= NOT \output1|Add7~45_sumout\;
\output1|ALT_INV_Add7~41_sumout\ <= NOT \output1|Add7~41_sumout\;
\output1|ALT_INV_Add7~37_sumout\ <= NOT \output1|Add7~37_sumout\;
\output1|ALT_INV_Add7~33_sumout\ <= NOT \output1|Add7~33_sumout\;
\output1|ALT_INV_Add7~29_sumout\ <= NOT \output1|Add7~29_sumout\;
\output1|ALT_INV_Add7~25_sumout\ <= NOT \output1|Add7~25_sumout\;
\output1|ALT_INV_Add7~21_sumout\ <= NOT \output1|Add7~21_sumout\;
\output1|ALT_INV_Add7~17_sumout\ <= NOT \output1|Add7~17_sumout\;
\output1|ALT_INV_Add7~13_sumout\ <= NOT \output1|Add7~13_sumout\;
\output1|ALT_INV_Add7~9_sumout\ <= NOT \output1|Add7~9_sumout\;
\output1|ALT_INV_Add7~5_sumout\ <= NOT \output1|Add7~5_sumout\;
\output1|ALT_INV_Add7~1_sumout\ <= NOT \output1|Add7~1_sumout\;
\output0|ALT_INV_Add7~125_sumout\ <= NOT \output0|Add7~125_sumout\;
\output0|ALT_INV_Add7~121_sumout\ <= NOT \output0|Add7~121_sumout\;
\output0|ALT_INV_Add7~117_sumout\ <= NOT \output0|Add7~117_sumout\;
\output0|ALT_INV_Add7~113_sumout\ <= NOT \output0|Add7~113_sumout\;
\output0|ALT_INV_Add7~109_sumout\ <= NOT \output0|Add7~109_sumout\;
\output0|ALT_INV_Add7~105_sumout\ <= NOT \output0|Add7~105_sumout\;
\output0|ALT_INV_Add7~101_sumout\ <= NOT \output0|Add7~101_sumout\;
\output0|ALT_INV_Add7~97_sumout\ <= NOT \output0|Add7~97_sumout\;
\output0|ALT_INV_Add7~93_sumout\ <= NOT \output0|Add7~93_sumout\;
\output0|ALT_INV_Add7~89_sumout\ <= NOT \output0|Add7~89_sumout\;
\output0|ALT_INV_Add7~85_sumout\ <= NOT \output0|Add7~85_sumout\;
\output0|ALT_INV_Add7~81_sumout\ <= NOT \output0|Add7~81_sumout\;
\output0|ALT_INV_Add7~77_sumout\ <= NOT \output0|Add7~77_sumout\;
\output0|ALT_INV_Add7~73_sumout\ <= NOT \output0|Add7~73_sumout\;
\output0|ALT_INV_Add7~69_sumout\ <= NOT \output0|Add7~69_sumout\;
\output0|ALT_INV_Add7~65_sumout\ <= NOT \output0|Add7~65_sumout\;
\output0|ALT_INV_Add7~61_sumout\ <= NOT \output0|Add7~61_sumout\;
\output0|ALT_INV_Add7~57_sumout\ <= NOT \output0|Add7~57_sumout\;
\output0|ALT_INV_Add7~53_sumout\ <= NOT \output0|Add7~53_sumout\;
\output0|ALT_INV_Add7~49_sumout\ <= NOT \output0|Add7~49_sumout\;
\output0|ALT_INV_Add7~45_sumout\ <= NOT \output0|Add7~45_sumout\;
\output0|ALT_INV_Add7~41_sumout\ <= NOT \output0|Add7~41_sumout\;
\output0|ALT_INV_Add7~37_sumout\ <= NOT \output0|Add7~37_sumout\;
\output0|ALT_INV_Add7~33_sumout\ <= NOT \output0|Add7~33_sumout\;
\output0|ALT_INV_Add7~29_sumout\ <= NOT \output0|Add7~29_sumout\;
\output0|ALT_INV_Add7~25_sumout\ <= NOT \output0|Add7~25_sumout\;
\output0|ALT_INV_Add7~21_sumout\ <= NOT \output0|Add7~21_sumout\;
\output0|ALT_INV_Add7~17_sumout\ <= NOT \output0|Add7~17_sumout\;
\output0|ALT_INV_Add7~13_sumout\ <= NOT \output0|Add7~13_sumout\;
\output0|ALT_INV_Add7~9_sumout\ <= NOT \output0|Add7~9_sumout\;
\output0|ALT_INV_Add7~5_sumout\ <= NOT \output0|Add7~5_sumout\;
\output0|ALT_INV_Add7~1_sumout\ <= NOT \output0|Add7~1_sumout\;
\control|de_delay_rtl_0|auto_generated|ALT_INV_op_1~5_sumout\ <= NOT \control|de_delay_rtl_0|auto_generated|op_1~5_sumout\;
\control|de_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_comb_bita6~1_sumout\ <= NOT \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita6~1_sumout\;
ALT_INV_num_out1_sp(2) <= NOT num_out1_sp(2);
ALT_INV_num_out1_sp(0) <= NOT num_out1_sp(0);
ALT_INV_num_out1_sp(1) <= NOT num_out1_sp(1);
ALT_INV_num_out1_sp(3) <= NOT num_out1_sp(3);
ALT_INV_num_out1_sp(4) <= NOT num_out1_sp(4);
ALT_INV_num_out1_sp(7) <= NOT num_out1_sp(7);
ALT_INV_num_out1_sp(6) <= NOT num_out1_sp(6);
ALT_INV_num_out1_sp(5) <= NOT num_out1_sp(5);
ALT_INV_num_out0_sp(2) <= NOT num_out0_sp(2);
ALT_INV_num_out0_sp(0) <= NOT num_out0_sp(0);
ALT_INV_num_out0_sp(1) <= NOT num_out0_sp(1);
ALT_INV_num_out0_sp(3) <= NOT num_out0_sp(3);
ALT_INV_num_out0_sp(4) <= NOT num_out0_sp(4);
ALT_INV_num_out0_sp(6) <= NOT num_out0_sp(6);
ALT_INV_num_out0_sp(5) <= NOT num_out0_sp(5);
ALT_INV_num_out0_sp(7) <= NOT num_out0_sp(7);
\control|de_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(6) <= NOT \control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(6);
\control|de_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(5) <= NOT \control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(5);
\control|de_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(4) <= NOT \control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(4);
\control|de_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(3) <= NOT \control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(3);
\control|de_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(2) <= NOT \control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(2);
\control|de_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(1) <= NOT \control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(1);
\control|de_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(0) <= NOT \control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(0);
\control|hs_delay_rtl_0|auto_generated|ALT_INV_op_1~5_sumout\ <= NOT \control|hs_delay_rtl_0|auto_generated|op_1~5_sumout\;
\control|hs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_comb_bita6~1_sumout\ <= NOT \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita6~1_sumout\;
\control|vs_delay_rtl_0|auto_generated|ALT_INV_op_1~5_sumout\ <= NOT \control|vs_delay_rtl_0|auto_generated|op_1~5_sumout\;
\control|vs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_comb_bita6~1_sumout\ <= NOT \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita6~1_sumout\;
\control|de_delay_rtl_0|auto_generated|altsyncram5|ALT_INV_ram_block6a0~portbdataout\ <= NOT \control|de_delay_rtl_0|auto_generated|altsyncram5|ram_block6a0~portbdataout\;
\control|hs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(6) <= NOT \control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(6);
\control|hs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(5) <= NOT \control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(5);
\control|hs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(4) <= NOT \control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(4);
\control|hs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(3) <= NOT \control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(3);
\control|hs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(2) <= NOT \control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(2);
\control|hs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(1) <= NOT \control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(1);
\control|hs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(0) <= NOT \control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(0);
\control|vs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(6) <= NOT \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(6);
\control|vs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(5) <= NOT \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(5);
\control|vs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(4) <= NOT \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(4);
\control|vs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(3) <= NOT \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(3);
\control|vs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(2) <= NOT \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(2);
\control|vs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(1) <= NOT \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(1);
\control|vs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(0) <= NOT \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(0);

-- Location: IOOBUF_X40_Y0_N53
\vs_out~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \control|vs_delay_rtl_0|auto_generated|altsyncram5|ram_block6a0~portbdataout\,
	devoe => ww_devoe,
	o => ww_vs_out);

-- Location: IOOBUF_X14_Y0_N2
\hs_out~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \control|hs_delay_rtl_0|auto_generated|altsyncram5|ram_block6a0~portbdataout\,
	devoe => ww_devoe,
	o => ww_hs_out);

-- Location: IOOBUF_X28_Y0_N19
\de_out~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \de_out~reg0_q\,
	devoe => ww_devoe,
	o => ww_de_out);

-- Location: IOOBUF_X40_Y0_N2
\r_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \r_out[0]~reg0_q\,
	devoe => ww_devoe,
	o => ww_r_out(0));

-- Location: IOOBUF_X28_Y0_N2
\r_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \r_out[1]~reg0_q\,
	devoe => ww_devoe,
	o => ww_r_out(1));

-- Location: IOOBUF_X40_Y0_N36
\r_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \r_out[2]~reg0_q\,
	devoe => ww_devoe,
	o => ww_r_out(2));

-- Location: IOOBUF_X30_Y0_N36
\r_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \r_out[3]~reg0_q\,
	devoe => ww_devoe,
	o => ww_r_out(3));

-- Location: IOOBUF_X38_Y0_N36
\r_out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \r_out[4]~reg0_q\,
	devoe => ww_devoe,
	o => ww_r_out(4));

-- Location: IOOBUF_X38_Y0_N19
\r_out[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \r_out[5]~reg0_q\,
	devoe => ww_devoe,
	o => ww_r_out(5));

-- Location: IOOBUF_X50_Y0_N93
\r_out[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \r_out[6]~reg0_q\,
	devoe => ww_devoe,
	o => ww_r_out(6));

-- Location: IOOBUF_X32_Y0_N53
\r_out[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \r_out[7]~reg0_q\,
	devoe => ww_devoe,
	o => ww_r_out(7));

-- Location: IOOBUF_X60_Y0_N2
\g_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \g_out[0]~reg0_q\,
	devoe => ww_devoe,
	o => ww_g_out(0));

-- Location: IOOBUF_X26_Y0_N76
\g_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \g_out[1]~reg0_q\,
	devoe => ww_devoe,
	o => ww_g_out(1));

-- Location: IOOBUF_X26_Y0_N42
\g_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \g_out[2]~reg0_q\,
	devoe => ww_devoe,
	o => ww_g_out(2));

-- Location: IOOBUF_X58_Y0_N59
\g_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \g_out[3]~reg0_q\,
	devoe => ww_devoe,
	o => ww_g_out(3));

-- Location: IOOBUF_X60_Y0_N19
\g_out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \g_out[4]~reg0_q\,
	devoe => ww_devoe,
	o => ww_g_out(4));

-- Location: IOOBUF_X58_Y0_N42
\g_out[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \g_out[5]~reg0_q\,
	devoe => ww_devoe,
	o => ww_g_out(5));

-- Location: IOOBUF_X58_Y0_N93
\g_out[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \g_out[6]~reg0_q\,
	devoe => ww_devoe,
	o => ww_g_out(6));

-- Location: IOOBUF_X60_Y0_N36
\g_out[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \g_out[7]~reg0_q\,
	devoe => ww_devoe,
	o => ww_g_out(7));

-- Location: IOOBUF_X89_Y20_N79
\b_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_b_out(0));

-- Location: IOOBUF_X6_Y0_N53
\b_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_b_out(1));

-- Location: IOOBUF_X62_Y0_N19
\b_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_b_out(2));

-- Location: IOOBUF_X26_Y81_N42
\b_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_b_out(3));

-- Location: IOOBUF_X6_Y81_N2
\b_out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_b_out(4));

-- Location: IOOBUF_X30_Y81_N2
\b_out[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_b_out(5));

-- Location: IOOBUF_X64_Y0_N36
\b_out[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_b_out(6));

-- Location: IOOBUF_X20_Y0_N36
\b_out[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_b_out(7));

-- Location: IOOBUF_X34_Y81_N76
\clk_o~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \clk~inputCLKENA0_outclk\,
	devoe => ww_devoe,
	o => ww_clk_o);

-- Location: IOOBUF_X26_Y81_N59
\led[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_led(0));

-- Location: IOOBUF_X38_Y81_N36
\led[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_led(1));

-- Location: IOOBUF_X16_Y81_N53
\led[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_led(2));

-- Location: IOIBUF_X89_Y23_N4
\clk~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G8
\clk~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \clk~input_o\,
	outclk => \clk~inputCLKENA0_outclk\);

-- Location: IOIBUF_X38_Y0_N52
\vs_in~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_vs_in,
	o => \vs_in~input_o\);

-- Location: FF_X37_Y4_N35
vs_0 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \vs_in~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vs_0~q\);

-- Location: LABCELL_X37_Y4_N39
\vs_q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \vs_q~feeder_combout\ = ( \vs_0~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_vs_0~q\,
	combout => \vs_q~feeder_combout\);

-- Location: FF_X37_Y4_N40
vs_q : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \vs_q~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vs_q~q\);

-- Location: FF_X37_Y4_N4
\control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita1~sumout\,
	sclr => \control|vs_delay_rtl_0|auto_generated|cntr1|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(1));

-- Location: LABCELL_X37_Y4_N0
\control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita0~sumout\ = SUM(( \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT\ = CARRY(( \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \control|vs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita0~sumout\,
	cout => \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT\);

-- Location: LABCELL_X37_Y4_N3
\control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita1~sumout\ = SUM(( \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(1) ) + ( GND ) + ( \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT\ ))
-- \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT\ = CARRY(( \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(1) ) + ( GND ) + ( \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \control|vs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(1),
	cin => \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT\,
	sumout => \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita1~sumout\,
	cout => \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT\);

-- Location: FF_X37_Y4_N5
\control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita1~sumout\,
	sclr => \control|vs_delay_rtl_0|auto_generated|cntr1|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE_q\);

-- Location: LABCELL_X37_Y4_N6
\control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita2~sumout\ = SUM(( \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(2) ) + ( GND ) + ( \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT\ ))
-- \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT\ = CARRY(( \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(2) ) + ( GND ) + ( \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \control|vs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(2),
	cin => \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT\,
	sumout => \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita2~sumout\,
	cout => \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT\);

-- Location: FF_X37_Y4_N8
\control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita2~sumout\,
	sclr => \control|vs_delay_rtl_0|auto_generated|cntr1|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(2));

-- Location: LABCELL_X37_Y4_N9
\control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita3~sumout\ = SUM(( \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(3) ) + ( GND ) + ( \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT\ ))
-- \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT\ = CARRY(( \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(3) ) + ( GND ) + ( \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \control|vs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(3),
	cin => \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT\,
	sumout => \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita3~sumout\,
	cout => \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT\);

-- Location: FF_X37_Y4_N11
\control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita3~sumout\,
	sclr => \control|vs_delay_rtl_0|auto_generated|cntr1|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(3));

-- Location: LABCELL_X37_Y4_N12
\control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita4~sumout\ = SUM(( \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(4) ) + ( GND ) + ( \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT\ ))
-- \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT\ = CARRY(( \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(4) ) + ( GND ) + ( \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \control|vs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(4),
	cin => \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT\,
	sumout => \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita4~sumout\,
	cout => \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT\);

-- Location: FF_X37_Y4_N14
\control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita4~sumout\,
	sclr => \control|vs_delay_rtl_0|auto_generated|cntr1|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(4));

-- Location: LABCELL_X37_Y4_N15
\control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita5~sumout\ = SUM(( \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(5) ) + ( GND ) + ( \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT\ ))
-- \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT\ = CARRY(( \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(5) ) + ( GND ) + ( \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \control|vs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(5),
	cin => \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT\,
	sumout => \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita5~sumout\,
	cout => \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT\);

-- Location: FF_X37_Y4_N17
\control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita5~sumout\,
	sclr => \control|vs_delay_rtl_0|auto_generated|cntr1|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(5));

-- Location: LABCELL_X37_Y4_N18
\control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita6~sumout\ = SUM(( \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(6) ) + ( GND ) + ( \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT\ ))
-- \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita6~COUT\ = CARRY(( \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(6) ) + ( GND ) + ( \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \control|vs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(6),
	cin => \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT\,
	sumout => \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita6~sumout\,
	cout => \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita6~COUT\);

-- Location: FF_X37_Y4_N20
\control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita6~sumout\,
	sclr => \control|vs_delay_rtl_0|auto_generated|cntr1|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(6));

-- Location: LABCELL_X37_Y4_N42
\control|vs_delay_rtl_0|auto_generated|cmpr4_aeb_int~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|vs_delay_rtl_0|auto_generated|cmpr4_aeb_int~0_combout\ = ( !\control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(0) & ( \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(3) & ( 
-- (!\control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(2) & (!\control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(5) & (\control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(6) & 
-- !\control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|vs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(2),
	datab => \control|vs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(5),
	datac => \control|vs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(6),
	datad => \control|vs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(4),
	datae => \control|vs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(0),
	dataf => \control|vs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(3),
	combout => \control|vs_delay_rtl_0|auto_generated|cmpr4_aeb_int~0_combout\);

-- Location: LABCELL_X37_Y4_N21
\control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita6~1_sumout\ = SUM(( GND ) + ( GND ) + ( \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita6~COUT\,
	sumout => \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita6~1_sumout\);

-- Location: LABCELL_X37_Y4_N57
\control|vs_delay_rtl_0|auto_generated|cntr1|cout_actual\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|vs_delay_rtl_0|auto_generated|cntr1|cout_actual~combout\ = ( \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita6~1_sumout\ ) # ( !\control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita6~1_sumout\ & ( 
-- (\control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE_q\ & \control|vs_delay_rtl_0|auto_generated|cmpr4_aeb_int~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|vs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit[1]~DUPLICATE_q\,
	datab => \control|vs_delay_rtl_0|auto_generated|ALT_INV_cmpr4_aeb_int~0_combout\,
	dataf => \control|vs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_comb_bita6~1_sumout\,
	combout => \control|vs_delay_rtl_0|auto_generated|cntr1|cout_actual~combout\);

-- Location: FF_X37_Y4_N2
\control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita0~sumout\,
	sclr => \control|vs_delay_rtl_0|auto_generated|cntr1|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(0));

-- Location: FF_X37_Y4_N1
\control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita0~sumout\,
	sclr => \control|vs_delay_rtl_0|auto_generated|cntr1|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[0]~DUPLICATE_q\);

-- Location: FF_X37_Y4_N13
\control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita4~sumout\,
	sclr => \control|vs_delay_rtl_0|auto_generated|cntr1|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[4]~DUPLICATE_q\);

-- Location: FF_X37_Y4_N16
\control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita5~sumout\,
	sclr => \control|vs_delay_rtl_0|auto_generated|cntr1|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[5]~DUPLICATE_q\);

-- Location: FF_X37_Y4_N19
\control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita6~sumout\,
	sclr => \control|vs_delay_rtl_0|auto_generated|cntr1|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[6]~DUPLICATE_q\);

-- Location: FF_X37_Y4_N7
\control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|vs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita2~sumout\,
	sclr => \control|vs_delay_rtl_0|auto_generated|cntr1|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[2]~DUPLICATE_q\);

-- Location: MLABCELL_X39_Y4_N15
\control|vs_delay_rtl_0|auto_generated|op_2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|vs_delay_rtl_0|auto_generated|op_2~0_combout\ = ( \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[2]~DUPLICATE_q\ & ( \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(3) ) ) # ( 
-- !\control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[2]~DUPLICATE_q\ & ( (\control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(3) & ((\control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[0]~DUPLICATE_q\) # 
-- (\control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001111000000110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|vs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(1),
	datac => \control|vs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(3),
	datad => \control|vs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit[0]~DUPLICATE_q\,
	dataf => \control|vs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit[2]~DUPLICATE_q\,
	combout => \control|vs_delay_rtl_0|auto_generated|op_2~0_combout\);

-- Location: MLABCELL_X39_Y4_N12
\control|vs_delay_rtl_0|auto_generated|op_2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|vs_delay_rtl_0|auto_generated|op_2~1_combout\ = ( \control|vs_delay_rtl_0|auto_generated|op_2~0_combout\ & ( \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[6]~DUPLICATE_q\ ) ) # ( 
-- !\control|vs_delay_rtl_0|auto_generated|op_2~0_combout\ & ( (\control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[6]~DUPLICATE_q\ & ((\control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[5]~DUPLICATE_q\) # 
-- (\control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[4]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001111000001010000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|vs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit[4]~DUPLICATE_q\,
	datac => \control|vs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit[6]~DUPLICATE_q\,
	datad => \control|vs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\,
	dataf => \control|vs_delay_rtl_0|auto_generated|ALT_INV_op_2~0_combout\,
	combout => \control|vs_delay_rtl_0|auto_generated|op_2~1_combout\);

-- Location: LABCELL_X37_Y4_N54
\control|vs_delay_rtl_0|auto_generated|cmpr4_aeb_int~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|vs_delay_rtl_0|auto_generated|cmpr4_aeb_int~1_combout\ = ( \control|vs_delay_rtl_0|auto_generated|cmpr4_aeb_int~0_combout\ & ( !\control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \control|vs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit[1]~DUPLICATE_q\,
	dataf => \control|vs_delay_rtl_0|auto_generated|ALT_INV_cmpr4_aeb_int~0_combout\,
	combout => \control|vs_delay_rtl_0|auto_generated|cmpr4_aeb_int~1_combout\);

-- Location: MLABCELL_X39_Y4_N30
\control|vs_delay_rtl_0|auto_generated|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|vs_delay_rtl_0|auto_generated|op_1~1_sumout\ = SUM(( (!\control|vs_delay_rtl_0|auto_generated|op_2~1_combout\ & !\control|vs_delay_rtl_0|auto_generated|cmpr4_aeb_int~1_combout\) ) + ( 
-- \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[0]~DUPLICATE_q\ ) + ( !VCC ))
-- \control|vs_delay_rtl_0|auto_generated|op_1~2\ = CARRY(( (!\control|vs_delay_rtl_0|auto_generated|op_2~1_combout\ & !\control|vs_delay_rtl_0|auto_generated|cmpr4_aeb_int~1_combout\) ) + ( 
-- \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[0]~DUPLICATE_q\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|vs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit[0]~DUPLICATE_q\,
	datab => \control|vs_delay_rtl_0|auto_generated|ALT_INV_op_2~1_combout\,
	datad => \control|vs_delay_rtl_0|auto_generated|ALT_INV_cmpr4_aeb_int~1_combout\,
	cin => GND,
	sumout => \control|vs_delay_rtl_0|auto_generated|op_1~1_sumout\,
	cout => \control|vs_delay_rtl_0|auto_generated|op_1~2\);

-- Location: FF_X39_Y4_N31
\control|vs_delay_rtl_0|auto_generated|dffe3a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|vs_delay_rtl_0|auto_generated|op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|vs_delay_rtl_0|auto_generated|dffe3a\(0));

-- Location: MLABCELL_X39_Y4_N33
\control|vs_delay_rtl_0|auto_generated|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|vs_delay_rtl_0|auto_generated|op_1~5_sumout\ = SUM(( (!\control|vs_delay_rtl_0|auto_generated|op_2~1_combout\ & !\control|vs_delay_rtl_0|auto_generated|cmpr4_aeb_int~1_combout\) ) + ( 
-- \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(1) ) + ( \control|vs_delay_rtl_0|auto_generated|op_1~2\ ))
-- \control|vs_delay_rtl_0|auto_generated|op_1~6\ = CARRY(( (!\control|vs_delay_rtl_0|auto_generated|op_2~1_combout\ & !\control|vs_delay_rtl_0|auto_generated|cmpr4_aeb_int~1_combout\) ) + ( \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(1) ) 
-- + ( \control|vs_delay_rtl_0|auto_generated|op_1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|vs_delay_rtl_0|auto_generated|ALT_INV_op_2~1_combout\,
	datad => \control|vs_delay_rtl_0|auto_generated|ALT_INV_cmpr4_aeb_int~1_combout\,
	dataf => \control|vs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(1),
	cin => \control|vs_delay_rtl_0|auto_generated|op_1~2\,
	sumout => \control|vs_delay_rtl_0|auto_generated|op_1~5_sumout\,
	cout => \control|vs_delay_rtl_0|auto_generated|op_1~6\);

-- Location: MLABCELL_X39_Y4_N24
\control|vs_delay_rtl_0|auto_generated|dffe3a[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|vs_delay_rtl_0|auto_generated|dffe3a[1]~0_combout\ = ( !\control|vs_delay_rtl_0|auto_generated|op_1~5_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \control|vs_delay_rtl_0|auto_generated|ALT_INV_op_1~5_sumout\,
	combout => \control|vs_delay_rtl_0|auto_generated|dffe3a[1]~0_combout\);

-- Location: FF_X39_Y4_N26
\control|vs_delay_rtl_0|auto_generated|dffe3a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|vs_delay_rtl_0|auto_generated|dffe3a[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|vs_delay_rtl_0|auto_generated|dffe3a\(1));

-- Location: MLABCELL_X39_Y4_N27
\control|vs_delay_rtl_0|auto_generated|dffe3a[1]~_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|vs_delay_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout\ = ( !\control|vs_delay_rtl_0|auto_generated|dffe3a\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \control|vs_delay_rtl_0|auto_generated|ALT_INV_dffe3a\(1),
	combout => \control|vs_delay_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout\);

-- Location: MLABCELL_X39_Y4_N36
\control|vs_delay_rtl_0|auto_generated|op_1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|vs_delay_rtl_0|auto_generated|op_1~9_sumout\ = SUM(( GND ) + ( \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[2]~DUPLICATE_q\ ) + ( \control|vs_delay_rtl_0|auto_generated|op_1~6\ ))
-- \control|vs_delay_rtl_0|auto_generated|op_1~10\ = CARRY(( GND ) + ( \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[2]~DUPLICATE_q\ ) + ( \control|vs_delay_rtl_0|auto_generated|op_1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \control|vs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit[2]~DUPLICATE_q\,
	cin => \control|vs_delay_rtl_0|auto_generated|op_1~6\,
	sumout => \control|vs_delay_rtl_0|auto_generated|op_1~9_sumout\,
	cout => \control|vs_delay_rtl_0|auto_generated|op_1~10\);

-- Location: FF_X39_Y4_N37
\control|vs_delay_rtl_0|auto_generated|dffe3a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|vs_delay_rtl_0|auto_generated|op_1~9_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|vs_delay_rtl_0|auto_generated|dffe3a\(2));

-- Location: MLABCELL_X39_Y4_N39
\control|vs_delay_rtl_0|auto_generated|op_1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|vs_delay_rtl_0|auto_generated|op_1~13_sumout\ = SUM(( (\control|vs_delay_rtl_0|auto_generated|cmpr4_aeb_int~1_combout\) # (\control|vs_delay_rtl_0|auto_generated|op_2~1_combout\) ) + ( 
-- \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(3) ) + ( \control|vs_delay_rtl_0|auto_generated|op_1~10\ ))
-- \control|vs_delay_rtl_0|auto_generated|op_1~14\ = CARRY(( (\control|vs_delay_rtl_0|auto_generated|cmpr4_aeb_int~1_combout\) # (\control|vs_delay_rtl_0|auto_generated|op_2~1_combout\) ) + ( \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(3) ) 
-- + ( \control|vs_delay_rtl_0|auto_generated|op_1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|vs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(3),
	datac => \control|vs_delay_rtl_0|auto_generated|ALT_INV_op_2~1_combout\,
	datad => \control|vs_delay_rtl_0|auto_generated|ALT_INV_cmpr4_aeb_int~1_combout\,
	cin => \control|vs_delay_rtl_0|auto_generated|op_1~10\,
	sumout => \control|vs_delay_rtl_0|auto_generated|op_1~13_sumout\,
	cout => \control|vs_delay_rtl_0|auto_generated|op_1~14\);

-- Location: FF_X39_Y4_N40
\control|vs_delay_rtl_0|auto_generated|dffe3a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|vs_delay_rtl_0|auto_generated|op_1~13_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|vs_delay_rtl_0|auto_generated|dffe3a\(3));

-- Location: MLABCELL_X39_Y4_N42
\control|vs_delay_rtl_0|auto_generated|op_1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|vs_delay_rtl_0|auto_generated|op_1~17_sumout\ = SUM(( (\control|vs_delay_rtl_0|auto_generated|cmpr4_aeb_int~1_combout\) # (\control|vs_delay_rtl_0|auto_generated|op_2~1_combout\) ) + ( 
-- \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[4]~DUPLICATE_q\ ) + ( \control|vs_delay_rtl_0|auto_generated|op_1~14\ ))
-- \control|vs_delay_rtl_0|auto_generated|op_1~18\ = CARRY(( (\control|vs_delay_rtl_0|auto_generated|cmpr4_aeb_int~1_combout\) # (\control|vs_delay_rtl_0|auto_generated|op_2~1_combout\) ) + ( 
-- \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[4]~DUPLICATE_q\ ) + ( \control|vs_delay_rtl_0|auto_generated|op_1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|vs_delay_rtl_0|auto_generated|ALT_INV_op_2~1_combout\,
	datac => \control|vs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit[4]~DUPLICATE_q\,
	datad => \control|vs_delay_rtl_0|auto_generated|ALT_INV_cmpr4_aeb_int~1_combout\,
	cin => \control|vs_delay_rtl_0|auto_generated|op_1~14\,
	sumout => \control|vs_delay_rtl_0|auto_generated|op_1~17_sumout\,
	cout => \control|vs_delay_rtl_0|auto_generated|op_1~18\);

-- Location: FF_X39_Y4_N43
\control|vs_delay_rtl_0|auto_generated|dffe3a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|vs_delay_rtl_0|auto_generated|op_1~17_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|vs_delay_rtl_0|auto_generated|dffe3a\(4));

-- Location: MLABCELL_X39_Y4_N45
\control|vs_delay_rtl_0|auto_generated|op_1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|vs_delay_rtl_0|auto_generated|op_1~21_sumout\ = SUM(( (\control|vs_delay_rtl_0|auto_generated|cmpr4_aeb_int~1_combout\) # (\control|vs_delay_rtl_0|auto_generated|op_2~1_combout\) ) + ( 
-- \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[5]~DUPLICATE_q\ ) + ( \control|vs_delay_rtl_0|auto_generated|op_1~18\ ))
-- \control|vs_delay_rtl_0|auto_generated|op_1~22\ = CARRY(( (\control|vs_delay_rtl_0|auto_generated|cmpr4_aeb_int~1_combout\) # (\control|vs_delay_rtl_0|auto_generated|op_2~1_combout\) ) + ( 
-- \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[5]~DUPLICATE_q\ ) + ( \control|vs_delay_rtl_0|auto_generated|op_1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|vs_delay_rtl_0|auto_generated|ALT_INV_op_2~1_combout\,
	datac => \control|vs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\,
	datad => \control|vs_delay_rtl_0|auto_generated|ALT_INV_cmpr4_aeb_int~1_combout\,
	cin => \control|vs_delay_rtl_0|auto_generated|op_1~18\,
	sumout => \control|vs_delay_rtl_0|auto_generated|op_1~21_sumout\,
	cout => \control|vs_delay_rtl_0|auto_generated|op_1~22\);

-- Location: FF_X39_Y4_N46
\control|vs_delay_rtl_0|auto_generated|dffe3a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|vs_delay_rtl_0|auto_generated|op_1~21_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|vs_delay_rtl_0|auto_generated|dffe3a\(5));

-- Location: MLABCELL_X39_Y4_N48
\control|vs_delay_rtl_0|auto_generated|op_1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|vs_delay_rtl_0|auto_generated|op_1~25_sumout\ = SUM(( \control|vs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[6]~DUPLICATE_q\ ) + ( GND ) + ( \control|vs_delay_rtl_0|auto_generated|op_1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|vs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit[6]~DUPLICATE_q\,
	cin => \control|vs_delay_rtl_0|auto_generated|op_1~22\,
	sumout => \control|vs_delay_rtl_0|auto_generated|op_1~25_sumout\);

-- Location: FF_X39_Y4_N50
\control|vs_delay_rtl_0|auto_generated|dffe3a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|vs_delay_rtl_0|auto_generated|op_1~25_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|vs_delay_rtl_0|auto_generated|dffe3a\(6));

-- Location: M10K_X38_Y4_N0
\control|vs_delay_rtl_0|auto_generated|altsyncram5|ram_block6a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "control:control|altshift_taps:vs_delay_rtl_0|shift_taps_0vu:auto_generated|altsyncram_3s91:altsyncram5|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 75,
	port_a_logical_ram_width => 1,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 7,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 127,
	port_b_logical_ram_depth => 75,
	port_b_logical_ram_width => 1,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	clk1 => \clk~inputCLKENA0_outclk\,
	ena0 => VCC,
	ena1 => VCC,
	portadatain => \control|vs_delay_rtl_0|auto_generated|altsyncram5|ram_block6a0_PORTADATAIN_bus\,
	portaaddr => \control|vs_delay_rtl_0|auto_generated|altsyncram5|ram_block6a0_PORTAADDR_bus\,
	portbaddr => \control|vs_delay_rtl_0|auto_generated|altsyncram5|ram_block6a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \control|vs_delay_rtl_0|auto_generated|altsyncram5|ram_block6a0_PORTBDATAOUT_bus\);

-- Location: IOIBUF_X16_Y0_N52
\hs_in~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hs_in,
	o => \hs_in~input_o\);

-- Location: FF_X15_Y2_N19
hs_0 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hs_in~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hs_0~q\);

-- Location: LABCELL_X13_Y2_N30
\control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita0~sumout\ = SUM(( \control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT\ = CARRY(( \control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \control|hs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita0~sumout\,
	cout => \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT\);

-- Location: LABCELL_X13_Y2_N33
\control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita1~sumout\ = SUM(( \control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(1) ) + ( GND ) + ( \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT\ ))
-- \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT\ = CARRY(( \control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(1) ) + ( GND ) + ( \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \control|hs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(1),
	cin => \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT\,
	sumout => \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita1~sumout\,
	cout => \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT\);

-- Location: FF_X13_Y2_N35
\control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita1~sumout\,
	sclr => \control|hs_delay_rtl_0|auto_generated|cntr1|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(1));

-- Location: LABCELL_X13_Y2_N36
\control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita2~sumout\ = SUM(( \control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(2) ) + ( GND ) + ( \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT\ ))
-- \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT\ = CARRY(( \control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(2) ) + ( GND ) + ( \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \control|hs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(2),
	cin => \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT\,
	sumout => \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita2~sumout\,
	cout => \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT\);

-- Location: FF_X13_Y2_N38
\control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita2~sumout\,
	sclr => \control|hs_delay_rtl_0|auto_generated|cntr1|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(2));

-- Location: LABCELL_X13_Y2_N39
\control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita3~sumout\ = SUM(( \control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(3) ) + ( GND ) + ( \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT\ ))
-- \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT\ = CARRY(( \control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(3) ) + ( GND ) + ( \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \control|hs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(3),
	cin => \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT\,
	sumout => \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita3~sumout\,
	cout => \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT\);

-- Location: FF_X13_Y2_N41
\control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita3~sumout\,
	sclr => \control|hs_delay_rtl_0|auto_generated|cntr1|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(3));

-- Location: LABCELL_X13_Y2_N42
\control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita4~sumout\ = SUM(( \control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(4) ) + ( GND ) + ( \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT\ ))
-- \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT\ = CARRY(( \control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(4) ) + ( GND ) + ( \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \control|hs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(4),
	cin => \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT\,
	sumout => \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita4~sumout\,
	cout => \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT\);

-- Location: FF_X13_Y2_N44
\control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita4~sumout\,
	sclr => \control|hs_delay_rtl_0|auto_generated|cntr1|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(4));

-- Location: LABCELL_X13_Y2_N45
\control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita5~sumout\ = SUM(( \control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(5) ) + ( GND ) + ( \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT\ ))
-- \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT\ = CARRY(( \control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(5) ) + ( GND ) + ( \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \control|hs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(5),
	cin => \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT\,
	sumout => \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita5~sumout\,
	cout => \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT\);

-- Location: FF_X13_Y2_N47
\control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita5~sumout\,
	sclr => \control|hs_delay_rtl_0|auto_generated|cntr1|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(5));

-- Location: LABCELL_X13_Y2_N48
\control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita6~sumout\ = SUM(( \control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(6) ) + ( GND ) + ( \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT\ ))
-- \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita6~COUT\ = CARRY(( \control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(6) ) + ( GND ) + ( \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \control|hs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(6),
	cin => \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT\,
	sumout => \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita6~sumout\,
	cout => \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita6~COUT\);

-- Location: FF_X13_Y2_N50
\control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita6~sumout\,
	sclr => \control|hs_delay_rtl_0|auto_generated|cntr1|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(6));

-- Location: LABCELL_X13_Y2_N24
\control|hs_delay_rtl_0|auto_generated|cmpr4_aeb_int~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|hs_delay_rtl_0|auto_generated|cmpr4_aeb_int~0_combout\ = ( !\control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(5) & ( \control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(3) & ( 
-- (!\control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(2) & (!\control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(4) & (\control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(6) & 
-- \control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|hs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(2),
	datab => \control|hs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(4),
	datac => \control|hs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(6),
	datad => \control|hs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(0),
	datae => \control|hs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(5),
	dataf => \control|hs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(3),
	combout => \control|hs_delay_rtl_0|auto_generated|cmpr4_aeb_int~0_combout\);

-- Location: LABCELL_X13_Y2_N51
\control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita6~1_sumout\ = SUM(( GND ) + ( GND ) + ( \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita6~COUT\,
	sumout => \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita6~1_sumout\);

-- Location: LABCELL_X13_Y2_N57
\control|hs_delay_rtl_0|auto_generated|cntr1|cout_actual\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|hs_delay_rtl_0|auto_generated|cntr1|cout_actual~combout\ = ( \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita6~1_sumout\ ) # ( !\control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita6~1_sumout\ & ( 
-- (\control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(1) & \control|hs_delay_rtl_0|auto_generated|cmpr4_aeb_int~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|hs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(1),
	datab => \control|hs_delay_rtl_0|auto_generated|ALT_INV_cmpr4_aeb_int~0_combout\,
	dataf => \control|hs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_comb_bita6~1_sumout\,
	combout => \control|hs_delay_rtl_0|auto_generated|cntr1|cout_actual~combout\);

-- Location: FF_X13_Y2_N32
\control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita0~sumout\,
	sclr => \control|hs_delay_rtl_0|auto_generated|cntr1|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(0));

-- Location: FF_X13_Y2_N31
\control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|hs_delay_rtl_0|auto_generated|cntr1|counter_comb_bita0~sumout\,
	sclr => \control|hs_delay_rtl_0|auto_generated|cntr1|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[0]~DUPLICATE_q\);

-- Location: LABCELL_X13_Y2_N0
\control|hs_delay_rtl_0|auto_generated|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|hs_delay_rtl_0|auto_generated|op_1~1_sumout\ = SUM(( \control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[0]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))
-- \control|hs_delay_rtl_0|auto_generated|op_1~2\ = CARRY(( \control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[0]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|hs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit[0]~DUPLICATE_q\,
	cin => GND,
	sumout => \control|hs_delay_rtl_0|auto_generated|op_1~1_sumout\,
	cout => \control|hs_delay_rtl_0|auto_generated|op_1~2\);

-- Location: FF_X13_Y2_N1
\control|hs_delay_rtl_0|auto_generated|dffe3a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|hs_delay_rtl_0|auto_generated|op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|hs_delay_rtl_0|auto_generated|dffe3a\(0));

-- Location: LABCELL_X13_Y2_N3
\control|hs_delay_rtl_0|auto_generated|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|hs_delay_rtl_0|auto_generated|op_1~5_sumout\ = SUM(( \control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(1) ) + ( VCC ) + ( \control|hs_delay_rtl_0|auto_generated|op_1~2\ ))
-- \control|hs_delay_rtl_0|auto_generated|op_1~6\ = CARRY(( \control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(1) ) + ( VCC ) + ( \control|hs_delay_rtl_0|auto_generated|op_1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|hs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(1),
	cin => \control|hs_delay_rtl_0|auto_generated|op_1~2\,
	sumout => \control|hs_delay_rtl_0|auto_generated|op_1~5_sumout\,
	cout => \control|hs_delay_rtl_0|auto_generated|op_1~6\);

-- Location: MLABCELL_X15_Y2_N42
\control|hs_delay_rtl_0|auto_generated|dffe3a[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|hs_delay_rtl_0|auto_generated|dffe3a[1]~0_combout\ = ( !\control|hs_delay_rtl_0|auto_generated|op_1~5_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \control|hs_delay_rtl_0|auto_generated|ALT_INV_op_1~5_sumout\,
	combout => \control|hs_delay_rtl_0|auto_generated|dffe3a[1]~0_combout\);

-- Location: FF_X15_Y2_N44
\control|hs_delay_rtl_0|auto_generated|dffe3a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|hs_delay_rtl_0|auto_generated|dffe3a[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|hs_delay_rtl_0|auto_generated|dffe3a\(1));

-- Location: MLABCELL_X15_Y2_N45
\control|hs_delay_rtl_0|auto_generated|dffe3a[1]~_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|hs_delay_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout\ = ( !\control|hs_delay_rtl_0|auto_generated|dffe3a\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \control|hs_delay_rtl_0|auto_generated|ALT_INV_dffe3a\(1),
	combout => \control|hs_delay_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout\);

-- Location: LABCELL_X12_Y2_N12
\control|hs_delay_rtl_0|auto_generated|op_2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|hs_delay_rtl_0|auto_generated|op_2~0_combout\ = ( \control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(2) & ( \control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(1) & ( 
-- (\control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(6) & (((\control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(3)) # (\control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(4))) # 
-- (\control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(5)))) ) ) ) # ( !\control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(2) & ( \control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(1) & ( 
-- (\control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(6) & (((\control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(3)) # (\control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(4))) # 
-- (\control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(5)))) ) ) ) # ( \control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(2) & ( !\control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(1) & ( 
-- (\control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(6) & (((\control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(3)) # (\control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(4))) # 
-- (\control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(5)))) ) ) ) # ( !\control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(2) & ( !\control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(1) & ( 
-- (\control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(6) & ((\control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(4)) # (\control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110111000000000111111100000000011111110000000001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|hs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(5),
	datab => \control|hs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(4),
	datac => \control|hs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(3),
	datad => \control|hs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(6),
	datae => \control|hs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(2),
	dataf => \control|hs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(1),
	combout => \control|hs_delay_rtl_0|auto_generated|op_2~0_combout\);

-- Location: LABCELL_X13_Y2_N54
\control|hs_delay_rtl_0|auto_generated|cmpr4_aeb_int~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|hs_delay_rtl_0|auto_generated|cmpr4_aeb_int~1_combout\ = ( \control|hs_delay_rtl_0|auto_generated|cmpr4_aeb_int~0_combout\ & ( !\control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|hs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(1),
	dataf => \control|hs_delay_rtl_0|auto_generated|ALT_INV_cmpr4_aeb_int~0_combout\,
	combout => \control|hs_delay_rtl_0|auto_generated|cmpr4_aeb_int~1_combout\);

-- Location: LABCELL_X13_Y2_N6
\control|hs_delay_rtl_0|auto_generated|op_1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|hs_delay_rtl_0|auto_generated|op_1~9_sumout\ = SUM(( (\control|hs_delay_rtl_0|auto_generated|cmpr4_aeb_int~1_combout\) # (\control|hs_delay_rtl_0|auto_generated|op_2~0_combout\) ) + ( 
-- \control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(2) ) + ( \control|hs_delay_rtl_0|auto_generated|op_1~6\ ))
-- \control|hs_delay_rtl_0|auto_generated|op_1~10\ = CARRY(( (\control|hs_delay_rtl_0|auto_generated|cmpr4_aeb_int~1_combout\) # (\control|hs_delay_rtl_0|auto_generated|op_2~0_combout\) ) + ( \control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(2) ) 
-- + ( \control|hs_delay_rtl_0|auto_generated|op_1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|hs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(2),
	datac => \control|hs_delay_rtl_0|auto_generated|ALT_INV_op_2~0_combout\,
	datad => \control|hs_delay_rtl_0|auto_generated|ALT_INV_cmpr4_aeb_int~1_combout\,
	cin => \control|hs_delay_rtl_0|auto_generated|op_1~6\,
	sumout => \control|hs_delay_rtl_0|auto_generated|op_1~9_sumout\,
	cout => \control|hs_delay_rtl_0|auto_generated|op_1~10\);

-- Location: FF_X13_Y2_N7
\control|hs_delay_rtl_0|auto_generated|dffe3a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|hs_delay_rtl_0|auto_generated|op_1~9_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|hs_delay_rtl_0|auto_generated|dffe3a\(2));

-- Location: LABCELL_X13_Y2_N9
\control|hs_delay_rtl_0|auto_generated|op_1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|hs_delay_rtl_0|auto_generated|op_1~13_sumout\ = SUM(( \control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(3) ) + ( GND ) + ( \control|hs_delay_rtl_0|auto_generated|op_1~10\ ))
-- \control|hs_delay_rtl_0|auto_generated|op_1~14\ = CARRY(( \control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(3) ) + ( GND ) + ( \control|hs_delay_rtl_0|auto_generated|op_1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|hs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(3),
	cin => \control|hs_delay_rtl_0|auto_generated|op_1~10\,
	sumout => \control|hs_delay_rtl_0|auto_generated|op_1~13_sumout\,
	cout => \control|hs_delay_rtl_0|auto_generated|op_1~14\);

-- Location: FF_X13_Y2_N10
\control|hs_delay_rtl_0|auto_generated|dffe3a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|hs_delay_rtl_0|auto_generated|op_1~13_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|hs_delay_rtl_0|auto_generated|dffe3a\(3));

-- Location: LABCELL_X13_Y2_N12
\control|hs_delay_rtl_0|auto_generated|op_1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|hs_delay_rtl_0|auto_generated|op_1~17_sumout\ = SUM(( (\control|hs_delay_rtl_0|auto_generated|cmpr4_aeb_int~1_combout\) # (\control|hs_delay_rtl_0|auto_generated|op_2~0_combout\) ) + ( 
-- \control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(4) ) + ( \control|hs_delay_rtl_0|auto_generated|op_1~14\ ))
-- \control|hs_delay_rtl_0|auto_generated|op_1~18\ = CARRY(( (\control|hs_delay_rtl_0|auto_generated|cmpr4_aeb_int~1_combout\) # (\control|hs_delay_rtl_0|auto_generated|op_2~0_combout\) ) + ( \control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(4) ) 
-- + ( \control|hs_delay_rtl_0|auto_generated|op_1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|hs_delay_rtl_0|auto_generated|ALT_INV_op_2~0_combout\,
	datad => \control|hs_delay_rtl_0|auto_generated|ALT_INV_cmpr4_aeb_int~1_combout\,
	dataf => \control|hs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(4),
	cin => \control|hs_delay_rtl_0|auto_generated|op_1~14\,
	sumout => \control|hs_delay_rtl_0|auto_generated|op_1~17_sumout\,
	cout => \control|hs_delay_rtl_0|auto_generated|op_1~18\);

-- Location: FF_X13_Y2_N13
\control|hs_delay_rtl_0|auto_generated|dffe3a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|hs_delay_rtl_0|auto_generated|op_1~17_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|hs_delay_rtl_0|auto_generated|dffe3a\(4));

-- Location: LABCELL_X13_Y2_N15
\control|hs_delay_rtl_0|auto_generated|op_1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|hs_delay_rtl_0|auto_generated|op_1~21_sumout\ = SUM(( (\control|hs_delay_rtl_0|auto_generated|cmpr4_aeb_int~1_combout\) # (\control|hs_delay_rtl_0|auto_generated|op_2~0_combout\) ) + ( 
-- \control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(5) ) + ( \control|hs_delay_rtl_0|auto_generated|op_1~18\ ))
-- \control|hs_delay_rtl_0|auto_generated|op_1~22\ = CARRY(( (\control|hs_delay_rtl_0|auto_generated|cmpr4_aeb_int~1_combout\) # (\control|hs_delay_rtl_0|auto_generated|op_2~0_combout\) ) + ( \control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(5) ) 
-- + ( \control|hs_delay_rtl_0|auto_generated|op_1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|hs_delay_rtl_0|auto_generated|ALT_INV_op_2~0_combout\,
	datac => \control|hs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(5),
	datad => \control|hs_delay_rtl_0|auto_generated|ALT_INV_cmpr4_aeb_int~1_combout\,
	cin => \control|hs_delay_rtl_0|auto_generated|op_1~18\,
	sumout => \control|hs_delay_rtl_0|auto_generated|op_1~21_sumout\,
	cout => \control|hs_delay_rtl_0|auto_generated|op_1~22\);

-- Location: FF_X13_Y2_N16
\control|hs_delay_rtl_0|auto_generated|dffe3a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|hs_delay_rtl_0|auto_generated|op_1~21_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|hs_delay_rtl_0|auto_generated|dffe3a\(5));

-- Location: LABCELL_X13_Y2_N18
\control|hs_delay_rtl_0|auto_generated|op_1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|hs_delay_rtl_0|auto_generated|op_1~25_sumout\ = SUM(( \control|hs_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(6) ) + ( GND ) + ( \control|hs_delay_rtl_0|auto_generated|op_1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|hs_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(6),
	cin => \control|hs_delay_rtl_0|auto_generated|op_1~22\,
	sumout => \control|hs_delay_rtl_0|auto_generated|op_1~25_sumout\);

-- Location: FF_X13_Y2_N20
\control|hs_delay_rtl_0|auto_generated|dffe3a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|hs_delay_rtl_0|auto_generated|op_1~25_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|hs_delay_rtl_0|auto_generated|dffe3a\(6));

-- Location: M10K_X14_Y2_N0
\control|hs_delay_rtl_0|auto_generated|altsyncram5|ram_block6a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "control:control|altshift_taps:hs_delay_rtl_0|shift_taps_1vu:auto_generated|altsyncram_5s91:altsyncram5|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 76,
	port_a_logical_ram_width => 1,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 7,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 127,
	port_b_logical_ram_depth => 76,
	port_b_logical_ram_width => 1,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	clk1 => \clk~inputCLKENA0_outclk\,
	ena0 => VCC,
	ena1 => VCC,
	portadatain => \control|hs_delay_rtl_0|auto_generated|altsyncram5|ram_block6a0_PORTADATAIN_bus\,
	portaaddr => \control|hs_delay_rtl_0|auto_generated|altsyncram5|ram_block6a0_PORTAADDR_bus\,
	portbaddr => \control|hs_delay_rtl_0|auto_generated|altsyncram5|ram_block6a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \control|hs_delay_rtl_0|auto_generated|altsyncram5|ram_block6a0_PORTBDATAOUT_bus\);

-- Location: IOIBUF_X28_Y0_N35
\de_in~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_de_in,
	o => \de_in~input_o\);

-- Location: FF_X27_Y2_N44
de_0 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \de_in~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \de_0~q\);

-- Location: FF_X27_Y2_N28
de_q : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \de_0~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \de_q~q\);

-- Location: LABCELL_X27_Y3_N30
\control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita0~sumout\ = SUM(( \control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT\ = CARRY(( \control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \control|de_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita0~sumout\,
	cout => \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT\);

-- Location: LABCELL_X27_Y3_N33
\control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita1~sumout\ = SUM(( \control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(1) ) + ( GND ) + ( \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT\ ))
-- \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT\ = CARRY(( \control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(1) ) + ( GND ) + ( \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \control|de_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(1),
	cin => \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT\,
	sumout => \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita1~sumout\,
	cout => \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT\);

-- Location: FF_X27_Y3_N34
\control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita1~sumout\,
	sclr => \control|de_delay_rtl_0|auto_generated|cntr1|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(1));

-- Location: LABCELL_X27_Y3_N36
\control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita2~sumout\ = SUM(( \control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(2) ) + ( GND ) + ( \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT\ ))
-- \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT\ = CARRY(( \control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(2) ) + ( GND ) + ( \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \control|de_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(2),
	cin => \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT\,
	sumout => \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita2~sumout\,
	cout => \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT\);

-- Location: FF_X27_Y3_N38
\control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita2~sumout\,
	sclr => \control|de_delay_rtl_0|auto_generated|cntr1|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(2));

-- Location: LABCELL_X27_Y3_N39
\control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita3~sumout\ = SUM(( \control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(3) ) + ( GND ) + ( \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT\ ))
-- \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT\ = CARRY(( \control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(3) ) + ( GND ) + ( \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \control|de_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(3),
	cin => \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT\,
	sumout => \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita3~sumout\,
	cout => \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT\);

-- Location: FF_X27_Y3_N41
\control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita3~sumout\,
	sclr => \control|de_delay_rtl_0|auto_generated|cntr1|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(3));

-- Location: LABCELL_X27_Y3_N42
\control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita4~sumout\ = SUM(( \control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(4) ) + ( GND ) + ( \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT\ ))
-- \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT\ = CARRY(( \control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(4) ) + ( GND ) + ( \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \control|de_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(4),
	cin => \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT\,
	sumout => \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita4~sumout\,
	cout => \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT\);

-- Location: FF_X27_Y3_N44
\control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita4~sumout\,
	sclr => \control|de_delay_rtl_0|auto_generated|cntr1|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(4));

-- Location: LABCELL_X27_Y3_N45
\control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita5~sumout\ = SUM(( \control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(5) ) + ( GND ) + ( \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT\ ))
-- \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT\ = CARRY(( \control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(5) ) + ( GND ) + ( \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \control|de_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(5),
	cin => \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT\,
	sumout => \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita5~sumout\,
	cout => \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT\);

-- Location: FF_X27_Y3_N47
\control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita5~sumout\,
	sclr => \control|de_delay_rtl_0|auto_generated|cntr1|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(5));

-- Location: LABCELL_X27_Y3_N48
\control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita6~sumout\ = SUM(( \control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(6) ) + ( GND ) + ( \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT\ ))
-- \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita6~COUT\ = CARRY(( \control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(6) ) + ( GND ) + ( \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \control|de_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(6),
	cin => \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT\,
	sumout => \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita6~sumout\,
	cout => \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita6~COUT\);

-- Location: FF_X27_Y3_N50
\control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita6~sumout\,
	sclr => \control|de_delay_rtl_0|auto_generated|cntr1|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(6));

-- Location: FF_X27_Y3_N32
\control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita0~sumout\,
	sclr => \control|de_delay_rtl_0|auto_generated|cntr1|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[0]~DUPLICATE_q\);

-- Location: LABCELL_X27_Y3_N54
\control|de_delay_rtl_0|auto_generated|cmpr4_aeb_int~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|de_delay_rtl_0|auto_generated|cmpr4_aeb_int~0_combout\ = ( \control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[0]~DUPLICATE_q\ & ( (!\control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(4) & 
-- (\control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(6) & !\control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000000000000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|de_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(4),
	datac => \control|de_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(6),
	datad => \control|de_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(5),
	dataf => \control|de_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit[0]~DUPLICATE_q\,
	combout => \control|de_delay_rtl_0|auto_generated|cmpr4_aeb_int~0_combout\);

-- Location: LABCELL_X27_Y3_N51
\control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita6~1_sumout\ = SUM(( GND ) + ( GND ) + ( \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita6~COUT\,
	sumout => \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita6~1_sumout\);

-- Location: LABCELL_X27_Y3_N24
\control|de_delay_rtl_0|auto_generated|cntr1|cout_actual\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|de_delay_rtl_0|auto_generated|cntr1|cout_actual~combout\ = ( \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita6~1_sumout\ ) # ( !\control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita6~1_sumout\ & ( 
-- (\control|de_delay_rtl_0|auto_generated|cmpr4_aeb_int~0_combout\ & (\control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(3) & (!\control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(1) & 
-- !\control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000100000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|de_delay_rtl_0|auto_generated|ALT_INV_cmpr4_aeb_int~0_combout\,
	datab => \control|de_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(3),
	datac => \control|de_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(1),
	datad => \control|de_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(2),
	dataf => \control|de_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_comb_bita6~1_sumout\,
	combout => \control|de_delay_rtl_0|auto_generated|cntr1|cout_actual~combout\);

-- Location: FF_X27_Y3_N31
\control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita0~sumout\,
	sclr => \control|de_delay_rtl_0|auto_generated|cntr1|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(0));

-- Location: FF_X27_Y3_N40
\control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita3~sumout\,
	sclr => \control|de_delay_rtl_0|auto_generated|cntr1|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[3]~DUPLICATE_q\);

-- Location: FF_X27_Y3_N46
\control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|de_delay_rtl_0|auto_generated|cntr1|counter_comb_bita5~sumout\,
	sclr => \control|de_delay_rtl_0|auto_generated|cntr1|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[5]~DUPLICATE_q\);

-- Location: LABCELL_X27_Y3_N0
\control|de_delay_rtl_0|auto_generated|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|de_delay_rtl_0|auto_generated|op_1~1_sumout\ = SUM(( \control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[0]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))
-- \control|de_delay_rtl_0|auto_generated|op_1~2\ = CARRY(( \control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[0]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|de_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit[0]~DUPLICATE_q\,
	cin => GND,
	sumout => \control|de_delay_rtl_0|auto_generated|op_1~1_sumout\,
	cout => \control|de_delay_rtl_0|auto_generated|op_1~2\);

-- Location: FF_X27_Y3_N1
\control|de_delay_rtl_0|auto_generated|dffe3a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|de_delay_rtl_0|auto_generated|op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|de_delay_rtl_0|auto_generated|dffe3a\(0));

-- Location: LABCELL_X27_Y3_N27
\control|de_delay_rtl_0|auto_generated|op_2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|de_delay_rtl_0|auto_generated|op_2~0_combout\ = ( \control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(6) & ( ((\control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(5)) # 
-- (\control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(4))) # (\control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000111111111111110011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|de_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(3),
	datac => \control|de_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(4),
	datad => \control|de_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(5),
	dataf => \control|de_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(6),
	combout => \control|de_delay_rtl_0|auto_generated|op_2~0_combout\);

-- Location: LABCELL_X27_Y3_N57
\control|de_delay_rtl_0|auto_generated|cmpr4_aeb_int~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|de_delay_rtl_0|auto_generated|cmpr4_aeb_int~1_combout\ = ( \control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(1) & ( (\control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(2) & 
-- (!\control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(3) & \control|de_delay_rtl_0|auto_generated|cmpr4_aeb_int~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|de_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(2),
	datac => \control|de_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(3),
	datad => \control|de_delay_rtl_0|auto_generated|ALT_INV_cmpr4_aeb_int~0_combout\,
	dataf => \control|de_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(1),
	combout => \control|de_delay_rtl_0|auto_generated|cmpr4_aeb_int~1_combout\);

-- Location: LABCELL_X27_Y3_N3
\control|de_delay_rtl_0|auto_generated|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|de_delay_rtl_0|auto_generated|op_1~5_sumout\ = SUM(( (!\control|de_delay_rtl_0|auto_generated|op_2~0_combout\ & !\control|de_delay_rtl_0|auto_generated|cmpr4_aeb_int~1_combout\) ) + ( 
-- \control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(1) ) + ( \control|de_delay_rtl_0|auto_generated|op_1~2\ ))
-- \control|de_delay_rtl_0|auto_generated|op_1~6\ = CARRY(( (!\control|de_delay_rtl_0|auto_generated|op_2~0_combout\ & !\control|de_delay_rtl_0|auto_generated|cmpr4_aeb_int~1_combout\) ) + ( \control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(1) ) 
-- + ( \control|de_delay_rtl_0|auto_generated|op_1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|de_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(1),
	datac => \control|de_delay_rtl_0|auto_generated|ALT_INV_op_2~0_combout\,
	datad => \control|de_delay_rtl_0|auto_generated|ALT_INV_cmpr4_aeb_int~1_combout\,
	cin => \control|de_delay_rtl_0|auto_generated|op_1~2\,
	sumout => \control|de_delay_rtl_0|auto_generated|op_1~5_sumout\,
	cout => \control|de_delay_rtl_0|auto_generated|op_1~6\);

-- Location: MLABCELL_X25_Y3_N12
\control|de_delay_rtl_0|auto_generated|dffe3a[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|de_delay_rtl_0|auto_generated|dffe3a[1]~0_combout\ = ( !\control|de_delay_rtl_0|auto_generated|op_1~5_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \control|de_delay_rtl_0|auto_generated|ALT_INV_op_1~5_sumout\,
	combout => \control|de_delay_rtl_0|auto_generated|dffe3a[1]~0_combout\);

-- Location: FF_X25_Y3_N13
\control|de_delay_rtl_0|auto_generated|dffe3a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|de_delay_rtl_0|auto_generated|dffe3a[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|de_delay_rtl_0|auto_generated|dffe3a\(1));

-- Location: MLABCELL_X25_Y3_N15
\control|de_delay_rtl_0|auto_generated|dffe3a[1]~_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|de_delay_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout\ = ( !\control|de_delay_rtl_0|auto_generated|dffe3a\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \control|de_delay_rtl_0|auto_generated|ALT_INV_dffe3a\(1),
	combout => \control|de_delay_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout\);

-- Location: LABCELL_X27_Y3_N6
\control|de_delay_rtl_0|auto_generated|op_1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|de_delay_rtl_0|auto_generated|op_1~9_sumout\ = SUM(( \control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(2) ) + ( GND ) + ( \control|de_delay_rtl_0|auto_generated|op_1~6\ ))
-- \control|de_delay_rtl_0|auto_generated|op_1~10\ = CARRY(( \control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(2) ) + ( GND ) + ( \control|de_delay_rtl_0|auto_generated|op_1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|de_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(2),
	cin => \control|de_delay_rtl_0|auto_generated|op_1~6\,
	sumout => \control|de_delay_rtl_0|auto_generated|op_1~9_sumout\,
	cout => \control|de_delay_rtl_0|auto_generated|op_1~10\);

-- Location: FF_X27_Y3_N7
\control|de_delay_rtl_0|auto_generated|dffe3a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|de_delay_rtl_0|auto_generated|op_1~9_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|de_delay_rtl_0|auto_generated|dffe3a\(2));

-- Location: LABCELL_X27_Y3_N9
\control|de_delay_rtl_0|auto_generated|op_1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|de_delay_rtl_0|auto_generated|op_1~13_sumout\ = SUM(( (\control|de_delay_rtl_0|auto_generated|cmpr4_aeb_int~1_combout\) # (\control|de_delay_rtl_0|auto_generated|op_2~0_combout\) ) + ( 
-- \control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[3]~DUPLICATE_q\ ) + ( \control|de_delay_rtl_0|auto_generated|op_1~10\ ))
-- \control|de_delay_rtl_0|auto_generated|op_1~14\ = CARRY(( (\control|de_delay_rtl_0|auto_generated|cmpr4_aeb_int~1_combout\) # (\control|de_delay_rtl_0|auto_generated|op_2~0_combout\) ) + ( 
-- \control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[3]~DUPLICATE_q\ ) + ( \control|de_delay_rtl_0|auto_generated|op_1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|de_delay_rtl_0|auto_generated|ALT_INV_op_2~0_combout\,
	datac => \control|de_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit[3]~DUPLICATE_q\,
	datad => \control|de_delay_rtl_0|auto_generated|ALT_INV_cmpr4_aeb_int~1_combout\,
	cin => \control|de_delay_rtl_0|auto_generated|op_1~10\,
	sumout => \control|de_delay_rtl_0|auto_generated|op_1~13_sumout\,
	cout => \control|de_delay_rtl_0|auto_generated|op_1~14\);

-- Location: FF_X27_Y3_N11
\control|de_delay_rtl_0|auto_generated|dffe3a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|de_delay_rtl_0|auto_generated|op_1~13_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|de_delay_rtl_0|auto_generated|dffe3a\(3));

-- Location: LABCELL_X27_Y3_N12
\control|de_delay_rtl_0|auto_generated|op_1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|de_delay_rtl_0|auto_generated|op_1~17_sumout\ = SUM(( (\control|de_delay_rtl_0|auto_generated|cmpr4_aeb_int~1_combout\) # (\control|de_delay_rtl_0|auto_generated|op_2~0_combout\) ) + ( 
-- \control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(4) ) + ( \control|de_delay_rtl_0|auto_generated|op_1~14\ ))
-- \control|de_delay_rtl_0|auto_generated|op_1~18\ = CARRY(( (\control|de_delay_rtl_0|auto_generated|cmpr4_aeb_int~1_combout\) # (\control|de_delay_rtl_0|auto_generated|op_2~0_combout\) ) + ( \control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(4) ) 
-- + ( \control|de_delay_rtl_0|auto_generated|op_1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|de_delay_rtl_0|auto_generated|ALT_INV_op_2~0_combout\,
	datad => \control|de_delay_rtl_0|auto_generated|ALT_INV_cmpr4_aeb_int~1_combout\,
	dataf => \control|de_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(4),
	cin => \control|de_delay_rtl_0|auto_generated|op_1~14\,
	sumout => \control|de_delay_rtl_0|auto_generated|op_1~17_sumout\,
	cout => \control|de_delay_rtl_0|auto_generated|op_1~18\);

-- Location: FF_X27_Y3_N13
\control|de_delay_rtl_0|auto_generated|dffe3a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|de_delay_rtl_0|auto_generated|op_1~17_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|de_delay_rtl_0|auto_generated|dffe3a\(4));

-- Location: LABCELL_X27_Y3_N15
\control|de_delay_rtl_0|auto_generated|op_1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|de_delay_rtl_0|auto_generated|op_1~21_sumout\ = SUM(( (\control|de_delay_rtl_0|auto_generated|cmpr4_aeb_int~1_combout\) # (\control|de_delay_rtl_0|auto_generated|op_2~0_combout\) ) + ( 
-- \control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[5]~DUPLICATE_q\ ) + ( \control|de_delay_rtl_0|auto_generated|op_1~18\ ))
-- \control|de_delay_rtl_0|auto_generated|op_1~22\ = CARRY(( (\control|de_delay_rtl_0|auto_generated|cmpr4_aeb_int~1_combout\) # (\control|de_delay_rtl_0|auto_generated|op_2~0_combout\) ) + ( 
-- \control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit[5]~DUPLICATE_q\ ) + ( \control|de_delay_rtl_0|auto_generated|op_1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|de_delay_rtl_0|auto_generated|ALT_INV_op_2~0_combout\,
	datac => \control|de_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\,
	datad => \control|de_delay_rtl_0|auto_generated|ALT_INV_cmpr4_aeb_int~1_combout\,
	cin => \control|de_delay_rtl_0|auto_generated|op_1~18\,
	sumout => \control|de_delay_rtl_0|auto_generated|op_1~21_sumout\,
	cout => \control|de_delay_rtl_0|auto_generated|op_1~22\);

-- Location: FF_X27_Y3_N17
\control|de_delay_rtl_0|auto_generated|dffe3a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|de_delay_rtl_0|auto_generated|op_1~21_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|de_delay_rtl_0|auto_generated|dffe3a\(5));

-- Location: LABCELL_X27_Y3_N18
\control|de_delay_rtl_0|auto_generated|op_1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|de_delay_rtl_0|auto_generated|op_1~25_sumout\ = SUM(( \control|de_delay_rtl_0|auto_generated|cntr1|counter_reg_bit\(6) ) + ( GND ) + ( \control|de_delay_rtl_0|auto_generated|op_1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|de_delay_rtl_0|auto_generated|cntr1|ALT_INV_counter_reg_bit\(6),
	cin => \control|de_delay_rtl_0|auto_generated|op_1~22\,
	sumout => \control|de_delay_rtl_0|auto_generated|op_1~25_sumout\);

-- Location: FF_X27_Y3_N19
\control|de_delay_rtl_0|auto_generated|dffe3a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|de_delay_rtl_0|auto_generated|op_1~25_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|de_delay_rtl_0|auto_generated|dffe3a\(6));

-- Location: M10K_X26_Y3_N0
\control|de_delay_rtl_0|auto_generated|altsyncram5|ram_block6a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "control:control|altshift_taps:de_delay_rtl_0|shift_taps_vuu:auto_generated|altsyncram_1s91:altsyncram5|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 74,
	port_a_logical_ram_width => 1,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 7,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 127,
	port_b_logical_ram_depth => 74,
	port_b_logical_ram_width => 1,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbre => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	clk1 => \clk~inputCLKENA0_outclk\,
	ena0 => VCC,
	ena1 => VCC,
	portadatain => \control|de_delay_rtl_0|auto_generated|altsyncram5|ram_block6a0_PORTADATAIN_bus\,
	portaaddr => \control|de_delay_rtl_0|auto_generated|altsyncram5|ram_block6a0_PORTAADDR_bus\,
	portbaddr => \control|de_delay_rtl_0|auto_generated|altsyncram5|ram_block6a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \control|de_delay_rtl_0|auto_generated|altsyncram5|ram_block6a0_PORTBDATAOUT_bus\);

-- Location: FF_X27_Y2_N34
\de_out~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \control|de_delay_rtl_0|auto_generated|altsyncram5|ram_block6a0~portbdataout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \de_out~reg0_q\);

-- Location: LABCELL_X33_Y8_N12
\hidden0|tmp_sum_b_0[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|tmp_sum_b_0[23]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \hidden0|tmp_sum_b_0[23]~feeder_combout\);

-- Location: FF_X33_Y8_N13
\hidden0|tmp_sum_b_0[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden0|tmp_sum_b_0[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden0|tmp_sum_b_0\(23));

-- Location: LABCELL_X37_Y4_N30
\process_0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \process_0~1_combout\ = ( \vs_q~q\ & ( \vs_0~q\ ) ) # ( \vs_q~q\ & ( !\vs_0~q\ ) ) # ( !\vs_q~q\ & ( !\vs_0~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_vs_q~q\,
	dataf => \ALT_INV_vs_0~q\,
	combout => \process_0~1_combout\);

-- Location: FF_X37_Y4_N31
frame_reset : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \frame_reset~q\);

-- Location: FF_X36_Y4_N20
\pseudo_random|random[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \pseudo_random|random~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pseudo_random|random\(6));

-- Location: LABCELL_X36_Y4_N21
\pseudo_random|random~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \pseudo_random|random~0_combout\ = ( \frame_reset~q\ & ( \pseudo_random|random\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pseudo_random|ALT_INV_random\(6),
	dataf => \ALT_INV_frame_reset~q\,
	combout => \pseudo_random|random~0_combout\);

-- Location: FF_X36_Y4_N23
\pseudo_random|random[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \pseudo_random|random~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pseudo_random|random\(7));

-- Location: FF_X36_Y4_N10
\pseudo_random|random[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \pseudo_random|random~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pseudo_random|random[4]~DUPLICATE_q\);

-- Location: LABCELL_X36_Y4_N48
\pseudo_random|random~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \pseudo_random|random~7_combout\ = ( \pseudo_random|random\(3) & ( \pseudo_random|random[4]~DUPLICATE_q\ & ( (\frame_reset~q\ & (!\pseudo_random|random\(7) $ (\pseudo_random|random\(5)))) ) ) ) # ( !\pseudo_random|random\(3) & ( 
-- \pseudo_random|random[4]~DUPLICATE_q\ & ( (\frame_reset~q\ & (!\pseudo_random|random\(7) $ (!\pseudo_random|random\(5)))) ) ) ) # ( \pseudo_random|random\(3) & ( !\pseudo_random|random[4]~DUPLICATE_q\ & ( (\frame_reset~q\ & (!\pseudo_random|random\(7) $ 
-- (!\pseudo_random|random\(5)))) ) ) ) # ( !\pseudo_random|random\(3) & ( !\pseudo_random|random[4]~DUPLICATE_q\ & ( (\frame_reset~q\ & (!\pseudo_random|random\(7) $ (\pseudo_random|random\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100100001001000001100000011000000110000001100000100100001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pseudo_random|ALT_INV_random\(7),
	datab => \pseudo_random|ALT_INV_random\(5),
	datac => \ALT_INV_frame_reset~q\,
	datae => \pseudo_random|ALT_INV_random\(3),
	dataf => \pseudo_random|ALT_INV_random[4]~DUPLICATE_q\,
	combout => \pseudo_random|random~7_combout\);

-- Location: FF_X36_Y4_N50
\pseudo_random|random[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \pseudo_random|random~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pseudo_random|random\(0));

-- Location: LABCELL_X36_Y4_N24
\pseudo_random|random~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \pseudo_random|random~6_combout\ = ( \frame_reset~q\ & ( !\pseudo_random|random\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \pseudo_random|ALT_INV_random\(0),
	dataf => \ALT_INV_frame_reset~q\,
	combout => \pseudo_random|random~6_combout\);

-- Location: FF_X36_Y4_N25
\pseudo_random|random[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \pseudo_random|random~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pseudo_random|random\(1));

-- Location: LABCELL_X36_Y4_N3
\pseudo_random|random~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \pseudo_random|random~5_combout\ = ( \pseudo_random|random\(1) & ( \frame_reset~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_frame_reset~q\,
	dataf => \pseudo_random|ALT_INV_random\(1),
	combout => \pseudo_random|random~5_combout\);

-- Location: FF_X36_Y4_N5
\pseudo_random|random[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \pseudo_random|random~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pseudo_random|random\(2));

-- Location: LABCELL_X36_Y4_N0
\pseudo_random|random~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \pseudo_random|random~4_combout\ = ( \frame_reset~q\ & ( \pseudo_random|random\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \pseudo_random|ALT_INV_random\(2),
	dataf => \ALT_INV_frame_reset~q\,
	combout => \pseudo_random|random~4_combout\);

-- Location: FF_X36_Y4_N1
\pseudo_random|random[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \pseudo_random|random~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pseudo_random|random\(3));

-- Location: LABCELL_X36_Y4_N9
\pseudo_random|random~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \pseudo_random|random~3_combout\ = ( \frame_reset~q\ & ( \pseudo_random|random\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \pseudo_random|ALT_INV_random\(3),
	dataf => \ALT_INV_frame_reset~q\,
	combout => \pseudo_random|random~3_combout\);

-- Location: FF_X36_Y4_N11
\pseudo_random|random[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \pseudo_random|random~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pseudo_random|random\(4));

-- Location: LABCELL_X36_Y4_N15
\pseudo_random|random~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \pseudo_random|random~2_combout\ = ( \frame_reset~q\ & ( \pseudo_random|random\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \pseudo_random|ALT_INV_random\(4),
	dataf => \ALT_INV_frame_reset~q\,
	combout => \pseudo_random|random~2_combout\);

-- Location: FF_X36_Y4_N17
\pseudo_random|random[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \pseudo_random|random~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pseudo_random|random\(5));

-- Location: LABCELL_X36_Y4_N18
\pseudo_random|random~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \pseudo_random|random~1_combout\ = ( \frame_reset~q\ & ( \pseudo_random|random\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \pseudo_random|ALT_INV_random\(5),
	dataf => \ALT_INV_frame_reset~q\,
	combout => \pseudo_random|random~1_combout\);

-- Location: FF_X36_Y4_N19
\pseudo_random|random[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \pseudo_random|random~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pseudo_random|random[6]~DUPLICATE_q\);

-- Location: FF_X36_Y4_N22
\pseudo_random|random[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \pseudo_random|random~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pseudo_random|random[7]~DUPLICATE_q\);

-- Location: IOIBUF_X24_Y0_N52
\g_in[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_g_in(6),
	o => \g_in[6]~input_o\);

-- Location: FF_X27_Y2_N31
\g_0[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \g_in[6]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => g_0(6));

-- Location: IOIBUF_X30_Y0_N1
\g_in[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_g_in(5),
	o => \g_in[5]~input_o\);

-- Location: LABCELL_X30_Y1_N39
\g_0[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \g_0[5]~feeder_combout\ = ( \g_in[5]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_g_in[5]~input_o\,
	combout => \g_0[5]~feeder_combout\);

-- Location: FF_X30_Y1_N40
\g_0[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \g_0[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => g_0(5));

-- Location: FF_X36_Y4_N16
\pseudo_random|random[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \pseudo_random|random~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pseudo_random|random[5]~DUPLICATE_q\);

-- Location: IOIBUF_X30_Y0_N18
\g_in[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_g_in(4),
	o => \g_in[4]~input_o\);

-- Location: FF_X33_Y4_N53
\g_0[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \g_in[4]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => g_0(4));

-- Location: IOIBUF_X36_Y0_N1
\g_in[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_g_in(3),
	o => \g_in[3]~input_o\);

-- Location: FF_X36_Y4_N55
\g_0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \g_in[3]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => g_0(3));

-- Location: IOIBUF_X34_Y0_N92
\g_in[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_g_in(2),
	o => \g_in[2]~input_o\);

-- Location: FF_X36_Y4_N8
\g_0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \g_in[2]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => g_0(2));

-- Location: IOIBUF_X34_Y0_N58
\g_in[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_g_in(0),
	o => \g_in[0]~input_o\);

-- Location: FF_X36_Y4_N35
\g_0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \g_in[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => g_0(0));

-- Location: IOIBUF_X36_Y0_N52
\g_in[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_g_in(1),
	o => \g_in[1]~input_o\);

-- Location: FF_X36_Y4_N53
\g_0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \g_in[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => g_0(1));

-- Location: LABCELL_X36_Y4_N33
\pseudo_random|LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \pseudo_random|LessThan1~0_combout\ = ( g_0(1) & ( (!\pseudo_random|random\(1)) # ((\pseudo_random|random\(0) & g_0(0))) ) ) # ( !g_0(1) & ( (\pseudo_random|random\(0) & (!\pseudo_random|random\(1) & g_0(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010011001100110111011100110011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pseudo_random|ALT_INV_random\(0),
	datab => \pseudo_random|ALT_INV_random\(1),
	datad => ALT_INV_g_0(0),
	dataf => ALT_INV_g_0(1),
	combout => \pseudo_random|LessThan1~0_combout\);

-- Location: LABCELL_X36_Y4_N6
\pseudo_random|LessThan1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \pseudo_random|LessThan1~1_combout\ = ( \pseudo_random|LessThan1~0_combout\ & ( (!\pseudo_random|random\(3) & (((!\pseudo_random|random\(2)) # (g_0(2))) # (g_0(3)))) # (\pseudo_random|random\(3) & (g_0(3) & ((!\pseudo_random|random\(2)) # (g_0(2))))) ) ) 
-- # ( !\pseudo_random|LessThan1~0_combout\ & ( (!\pseudo_random|random\(3) & (((!\pseudo_random|random\(2) & g_0(2))) # (g_0(3)))) # (\pseudo_random|random\(3) & (g_0(3) & (!\pseudo_random|random\(2) & g_0(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001010110010001000101011001010110010101110111011001010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pseudo_random|ALT_INV_random\(3),
	datab => ALT_INV_g_0(3),
	datac => \pseudo_random|ALT_INV_random\(2),
	datad => ALT_INV_g_0(2),
	dataf => \pseudo_random|ALT_INV_LessThan1~0_combout\,
	combout => \pseudo_random|LessThan1~1_combout\);

-- Location: LABCELL_X33_Y4_N51
\pseudo_random|LessThan1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \pseudo_random|LessThan1~2_combout\ = ( g_0(4) & ( \pseudo_random|LessThan1~1_combout\ & ( (!\pseudo_random|random[5]~DUPLICATE_q\) # (g_0(5)) ) ) ) # ( !g_0(4) & ( \pseudo_random|LessThan1~1_combout\ & ( (!g_0(5) & (!\pseudo_random|random[5]~DUPLICATE_q\ 
-- & !\pseudo_random|random[4]~DUPLICATE_q\)) # (g_0(5) & ((!\pseudo_random|random[5]~DUPLICATE_q\) # (!\pseudo_random|random[4]~DUPLICATE_q\))) ) ) ) # ( g_0(4) & ( !\pseudo_random|LessThan1~1_combout\ & ( (!g_0(5) & (!\pseudo_random|random[5]~DUPLICATE_q\ 
-- & !\pseudo_random|random[4]~DUPLICATE_q\)) # (g_0(5) & ((!\pseudo_random|random[5]~DUPLICATE_q\) # (!\pseudo_random|random[4]~DUPLICATE_q\))) ) ) ) # ( !g_0(4) & ( !\pseudo_random|LessThan1~1_combout\ & ( (g_0(5) & !\pseudo_random|random[5]~DUPLICATE_q\) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100110101001101010011010100110101001101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_g_0(5),
	datab => \pseudo_random|ALT_INV_random[5]~DUPLICATE_q\,
	datac => \pseudo_random|ALT_INV_random[4]~DUPLICATE_q\,
	datae => ALT_INV_g_0(4),
	dataf => \pseudo_random|ALT_INV_LessThan1~1_combout\,
	combout => \pseudo_random|LessThan1~2_combout\);

-- Location: IOIBUF_X50_Y0_N58
\g_in[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_g_in(7),
	o => \g_in[7]~input_o\);

-- Location: FF_X33_Y6_N19
\g_0[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \g_in[7]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => g_0(7));

-- Location: LABCELL_X33_Y6_N21
\pseudo_random|LessThan1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \pseudo_random|LessThan1~3_combout\ = ( \pseudo_random|LessThan1~2_combout\ & ( g_0(7) & ( (!\pseudo_random|random[6]~DUPLICATE_q\) # ((!\pseudo_random|random[7]~DUPLICATE_q\) # (g_0(6))) ) ) ) # ( !\pseudo_random|LessThan1~2_combout\ & ( g_0(7) & ( 
-- (!\pseudo_random|random[7]~DUPLICATE_q\) # ((!\pseudo_random|random[6]~DUPLICATE_q\ & g_0(6))) ) ) ) # ( \pseudo_random|LessThan1~2_combout\ & ( !g_0(7) & ( (!\pseudo_random|random[7]~DUPLICATE_q\ & ((!\pseudo_random|random[6]~DUPLICATE_q\) # (g_0(6)))) ) 
-- ) ) # ( !\pseudo_random|LessThan1~2_combout\ & ( !g_0(7) & ( (!\pseudo_random|random[6]~DUPLICATE_q\ & (!\pseudo_random|random[7]~DUPLICATE_q\ & g_0(6))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000100011001000110011001110110011101110111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pseudo_random|ALT_INV_random[6]~DUPLICATE_q\,
	datab => \pseudo_random|ALT_INV_random[7]~DUPLICATE_q\,
	datac => ALT_INV_g_0(6),
	datae => \pseudo_random|ALT_INV_LessThan1~2_combout\,
	dataf => ALT_INV_g_0(7),
	combout => \pseudo_random|LessThan1~3_combout\);

-- Location: FF_X33_Y6_N23
\pseudo_random|g_sp\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \pseudo_random|LessThan1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pseudo_random|g_sp~q\);

-- Location: FF_X33_Y6_N50
\hidden6|tmp_sum_1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \pseudo_random|g_sp~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|tmp_sum_1\(0));

-- Location: IOIBUF_X40_Y0_N18
\b_in[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_b_in(3),
	o => \b_in[3]~input_o\);

-- Location: FF_X36_Y4_N40
\b_0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \b_in[3]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => b_0(3));

-- Location: IOIBUF_X36_Y0_N18
\b_in[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_b_in(2),
	o => \b_in[2]~input_o\);

-- Location: FF_X36_Y4_N59
\b_0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \b_in[2]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => b_0(2));

-- Location: IOIBUF_X32_Y0_N35
\b_in[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_b_in(1),
	o => \b_in[1]~input_o\);

-- Location: LABCELL_X35_Y4_N54
\b_0[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \b_0[1]~feeder_combout\ = ( \b_in[1]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_b_in[1]~input_o\,
	combout => \b_0[1]~feeder_combout\);

-- Location: FF_X35_Y4_N55
\b_0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \b_0[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => b_0(1));

-- Location: IOIBUF_X32_Y0_N1
\b_in[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_b_in(0),
	o => \b_in[0]~input_o\);

-- Location: FF_X36_Y4_N32
\b_0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \b_in[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => b_0(0));

-- Location: LABCELL_X36_Y4_N30
\pseudo_random|LessThan2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \pseudo_random|LessThan2~0_combout\ = (!\pseudo_random|random\(1) & (((\pseudo_random|random\(0) & b_0(0))) # (b_0(1)))) # (\pseudo_random|random\(1) & (\pseudo_random|random\(0) & (b_0(1) & b_0(0))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001001101000011000100110100001100010011010000110001001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pseudo_random|ALT_INV_random\(0),
	datab => \pseudo_random|ALT_INV_random\(1),
	datac => ALT_INV_b_0(1),
	datad => ALT_INV_b_0(0),
	combout => \pseudo_random|LessThan2~0_combout\);

-- Location: LABCELL_X36_Y4_N57
\pseudo_random|LessThan2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \pseudo_random|LessThan2~1_combout\ = ( b_0(2) & ( \pseudo_random|LessThan2~0_combout\ & ( (!\pseudo_random|random\(3)) # (b_0(3)) ) ) ) # ( !b_0(2) & ( \pseudo_random|LessThan2~0_combout\ & ( (!\pseudo_random|random\(3) & ((!\pseudo_random|random\(2)) # 
-- (b_0(3)))) # (\pseudo_random|random\(3) & (b_0(3) & !\pseudo_random|random\(2))) ) ) ) # ( b_0(2) & ( !\pseudo_random|LessThan2~0_combout\ & ( (!\pseudo_random|random\(3) & ((!\pseudo_random|random\(2)) # (b_0(3)))) # (\pseudo_random|random\(3) & (b_0(3) 
-- & !\pseudo_random|random\(2))) ) ) ) # ( !b_0(2) & ( !\pseudo_random|LessThan2~0_combout\ & ( (!\pseudo_random|random\(3) & b_0(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010101011110000101010101111000010101010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pseudo_random|ALT_INV_random\(3),
	datac => ALT_INV_b_0(3),
	datad => \pseudo_random|ALT_INV_random\(2),
	datae => ALT_INV_b_0(2),
	dataf => \pseudo_random|ALT_INV_LessThan2~0_combout\,
	combout => \pseudo_random|LessThan2~1_combout\);

-- Location: IOIBUF_X56_Y0_N52
\b_in[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_b_in(5),
	o => \b_in[5]~input_o\);

-- Location: FF_X45_Y4_N52
\b_0[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \b_in[5]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => b_0(5));

-- Location: IOIBUF_X34_Y0_N41
\b_in[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_b_in(4),
	o => \b_in[4]~input_o\);

-- Location: FF_X36_Y4_N14
\b_0[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \b_in[4]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => b_0(4));

-- Location: LABCELL_X36_Y4_N12
\pseudo_random|LessThan2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \pseudo_random|LessThan2~2_combout\ = ( \pseudo_random|random\(5) & ( (b_0(5) & ((!\pseudo_random|LessThan2~1_combout\ & (!\pseudo_random|random\(4) & b_0(4))) # (\pseudo_random|LessThan2~1_combout\ & ((!\pseudo_random|random\(4)) # (b_0(4)))))) ) ) # ( 
-- !\pseudo_random|random\(5) & ( ((!\pseudo_random|LessThan2~1_combout\ & (!\pseudo_random|random\(4) & b_0(4))) # (\pseudo_random|LessThan2~1_combout\ & ((!\pseudo_random|random\(4)) # (b_0(4))))) # (b_0(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100111111011111010011111101111100000100000011010000010000001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pseudo_random|ALT_INV_LessThan2~1_combout\,
	datab => \pseudo_random|ALT_INV_random\(4),
	datac => ALT_INV_b_0(5),
	datad => ALT_INV_b_0(4),
	dataf => \pseudo_random|ALT_INV_random\(5),
	combout => \pseudo_random|LessThan2~2_combout\);

-- Location: IOIBUF_X32_Y0_N18
\b_in[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_b_in(7),
	o => \b_in[7]~input_o\);

-- Location: LABCELL_X35_Y4_N51
\b_0[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \b_0[7]~feeder_combout\ = ( \b_in[7]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_b_in[7]~input_o\,
	combout => \b_0[7]~feeder_combout\);

-- Location: FF_X35_Y4_N52
\b_0[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \b_0[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => b_0(7));

-- Location: IOIBUF_X30_Y0_N52
\b_in[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_b_in(6),
	o => \b_in[6]~input_o\);

-- Location: LABCELL_X31_Y4_N12
\b_0[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \b_0[6]~feeder_combout\ = ( \b_in[6]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_b_in[6]~input_o\,
	combout => \b_0[6]~feeder_combout\);

-- Location: FF_X31_Y4_N13
\b_0[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \b_0[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => b_0(6));

-- Location: LABCELL_X36_Y4_N36
\pseudo_random|LessThan2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \pseudo_random|LessThan2~3_combout\ = ( b_0(6) & ( \pseudo_random|random[6]~DUPLICATE_q\ & ( (!\pseudo_random|random\(7) & ((b_0(7)) # (\pseudo_random|LessThan2~2_combout\))) # (\pseudo_random|random\(7) & (\pseudo_random|LessThan2~2_combout\ & b_0(7))) ) 
-- ) ) # ( !b_0(6) & ( \pseudo_random|random[6]~DUPLICATE_q\ & ( (!\pseudo_random|random\(7) & b_0(7)) ) ) ) # ( b_0(6) & ( !\pseudo_random|random[6]~DUPLICATE_q\ & ( (!\pseudo_random|random\(7)) # (b_0(7)) ) ) ) # ( !b_0(6) & ( 
-- !\pseudo_random|random[6]~DUPLICATE_q\ & ( (!\pseudo_random|random\(7) & ((b_0(7)) # (\pseudo_random|LessThan2~2_combout\))) # (\pseudo_random|random\(7) & (\pseudo_random|LessThan2~2_combout\ & b_0(7))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101100101011101011111010111100001010000010100010101100101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pseudo_random|ALT_INV_random\(7),
	datab => \pseudo_random|ALT_INV_LessThan2~2_combout\,
	datac => ALT_INV_b_0(7),
	datae => ALT_INV_b_0(6),
	dataf => \pseudo_random|ALT_INV_random[6]~DUPLICATE_q\,
	combout => \pseudo_random|LessThan2~3_combout\);

-- Location: FF_X36_Y4_N37
\pseudo_random|b_sp\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \pseudo_random|LessThan2~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pseudo_random|b_sp~q\);

-- Location: FF_X35_Y11_N58
\hidden6|tmp_sum_2[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \pseudo_random|b_sp~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|tmp_sum_2[3]~DUPLICATE_q\);

-- Location: LABCELL_X33_Y11_N15
\hidden1|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add1~1_combout\ = ( \hidden6|tmp_sum_2[3]~DUPLICATE_q\ & ( \hidden6|tmp_sum_1\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden6|ALT_INV_tmp_sum_1\(0),
	dataf => \hidden6|ALT_INV_tmp_sum_2[3]~DUPLICATE_q\,
	combout => \hidden1|Add1~1_combout\);

-- Location: FF_X33_Y11_N16
\hidden0|tmp_sum_1_2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden1|Add1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden0|tmp_sum_1_2\(4));

-- Location: FF_X35_Y11_N59
\hidden6|tmp_sum_2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \pseudo_random|b_sp~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|tmp_sum_2\(3));

-- Location: LABCELL_X35_Y11_N15
\hidden2|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add1~0_combout\ = ( \hidden6|tmp_sum_2\(3) & ( !\hidden6|tmp_sum_1\(0) ) ) # ( !\hidden6|tmp_sum_2\(3) & ( \hidden6|tmp_sum_1\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden6|ALT_INV_tmp_sum_1\(0),
	dataf => \hidden6|ALT_INV_tmp_sum_2\(3),
	combout => \hidden2|Add1~0_combout\);

-- Location: FF_X35_Y11_N16
\hidden2|tmp_sum_1_2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden2|Add1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden2|tmp_sum_1_2\(8));

-- Location: IOIBUF_X24_Y0_N35
\r_in[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_r_in(6),
	o => \r_in[6]~input_o\);

-- Location: LABCELL_X27_Y4_N54
\r_0[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \r_0[6]~feeder_combout\ = ( \r_in[6]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_r_in[6]~input_o\,
	combout => \r_0[6]~feeder_combout\);

-- Location: FF_X27_Y4_N55
\r_0[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \r_0[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => r_0(6));

-- Location: IOIBUF_X26_Y0_N58
\r_in[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_r_in(7),
	o => \r_in[7]~input_o\);

-- Location: LABCELL_X27_Y4_N30
\r_0[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \r_0[7]~feeder_combout\ = ( \r_in[7]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_r_in[7]~input_o\,
	combout => \r_0[7]~feeder_combout\);

-- Location: FF_X27_Y4_N31
\r_0[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \r_0[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => r_0(7));

-- Location: IOIBUF_X28_Y0_N52
\r_in[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_r_in(4),
	o => \r_in[4]~input_o\);

-- Location: FF_X33_Y6_N44
\r_0[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \r_in[4]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => r_0(4));

-- Location: IOIBUF_X24_Y0_N18
\r_in[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_r_in(5),
	o => \r_in[5]~input_o\);

-- Location: FF_X27_Y2_N37
\r_0[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \r_in[5]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => r_0(5));

-- Location: IOIBUF_X38_Y0_N1
\r_in[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_r_in(1),
	o => \r_in[1]~input_o\);

-- Location: FF_X36_Y4_N47
\r_0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \r_in[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => r_0(1));

-- Location: IOIBUF_X36_Y0_N35
\r_in[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_r_in(0),
	o => \r_in[0]~input_o\);

-- Location: FF_X36_Y4_N29
\r_0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \r_in[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => r_0(0));

-- Location: LABCELL_X36_Y4_N27
\pseudo_random|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \pseudo_random|LessThan0~0_combout\ = ( \pseudo_random|random\(1) & ( (\pseudo_random|random\(0) & (r_0(1) & r_0(0))) ) ) # ( !\pseudo_random|random\(1) & ( ((\pseudo_random|random\(0) & r_0(0))) # (r_0(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101011111000011110101111100000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pseudo_random|ALT_INV_random\(0),
	datac => ALT_INV_r_0(1),
	datad => ALT_INV_r_0(0),
	dataf => \pseudo_random|ALT_INV_random\(1),
	combout => \pseudo_random|LessThan0~0_combout\);

-- Location: IOIBUF_X34_Y0_N75
\r_in[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_r_in(2),
	o => \r_in[2]~input_o\);

-- Location: FF_X36_Y4_N44
\r_0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \r_in[2]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => r_0(2));

-- Location: IOIBUF_X52_Y0_N18
\r_in[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_r_in(3),
	o => \r_in[3]~input_o\);

-- Location: LABCELL_X37_Y4_N51
\r_0[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \r_0[3]~feeder_combout\ = ( \r_in[3]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_r_in[3]~input_o\,
	combout => \r_0[3]~feeder_combout\);

-- Location: FF_X37_Y4_N52
\r_0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \r_0[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => r_0(3));

-- Location: LABCELL_X36_Y4_N42
\pseudo_random|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \pseudo_random|LessThan0~1_combout\ = ( r_0(2) & ( r_0(3) & ( (!\pseudo_random|random\(2)) # ((!\pseudo_random|random\(3)) # (\pseudo_random|LessThan0~0_combout\)) ) ) ) # ( !r_0(2) & ( r_0(3) & ( (!\pseudo_random|random\(3)) # 
-- ((!\pseudo_random|random\(2) & \pseudo_random|LessThan0~0_combout\)) ) ) ) # ( r_0(2) & ( !r_0(3) & ( (!\pseudo_random|random\(3) & ((!\pseudo_random|random\(2)) # (\pseudo_random|LessThan0~0_combout\))) ) ) ) # ( !r_0(2) & ( !r_0(3) & ( 
-- (!\pseudo_random|random\(2) & (!\pseudo_random|random\(3) & \pseudo_random|LessThan0~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000100011001000110011001110110011101110111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pseudo_random|ALT_INV_random\(2),
	datab => \pseudo_random|ALT_INV_random\(3),
	datac => \pseudo_random|ALT_INV_LessThan0~0_combout\,
	datae => ALT_INV_r_0(2),
	dataf => ALT_INV_r_0(3),
	combout => \pseudo_random|LessThan0~1_combout\);

-- Location: LABCELL_X33_Y6_N24
\pseudo_random|LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \pseudo_random|LessThan0~2_combout\ = ( r_0(5) & ( \pseudo_random|LessThan0~1_combout\ & ( (!\pseudo_random|random[5]~DUPLICATE_q\) # ((!\pseudo_random|random[4]~DUPLICATE_q\) # (r_0(4))) ) ) ) # ( !r_0(5) & ( \pseudo_random|LessThan0~1_combout\ & ( 
-- (!\pseudo_random|random[5]~DUPLICATE_q\ & ((!\pseudo_random|random[4]~DUPLICATE_q\) # (r_0(4)))) ) ) ) # ( r_0(5) & ( !\pseudo_random|LessThan0~1_combout\ & ( (!\pseudo_random|random[5]~DUPLICATE_q\) # ((r_0(4) & !\pseudo_random|random[4]~DUPLICATE_q\)) ) 
-- ) ) # ( !r_0(5) & ( !\pseudo_random|LessThan0~1_combout\ & ( (!\pseudo_random|random[5]~DUPLICATE_q\ & (r_0(4) & !\pseudo_random|random[4]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000101110101011101010100010101000101111101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pseudo_random|ALT_INV_random[5]~DUPLICATE_q\,
	datab => ALT_INV_r_0(4),
	datac => \pseudo_random|ALT_INV_random[4]~DUPLICATE_q\,
	datae => ALT_INV_r_0(5),
	dataf => \pseudo_random|ALT_INV_LessThan0~1_combout\,
	combout => \pseudo_random|LessThan0~2_combout\);

-- Location: LABCELL_X33_Y6_N36
\pseudo_random|LessThan0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \pseudo_random|LessThan0~3_combout\ = ( \pseudo_random|LessThan0~2_combout\ & ( (!\pseudo_random|random[7]~DUPLICATE_q\ & ((!\pseudo_random|random[6]~DUPLICATE_q\) # ((r_0(7)) # (r_0(6))))) # (\pseudo_random|random[7]~DUPLICATE_q\ & (r_0(7) & 
-- ((!\pseudo_random|random[6]~DUPLICATE_q\) # (r_0(6))))) ) ) # ( !\pseudo_random|LessThan0~2_combout\ & ( (!\pseudo_random|random[7]~DUPLICATE_q\ & (((!\pseudo_random|random[6]~DUPLICATE_q\ & r_0(6))) # (r_0(7)))) # (\pseudo_random|random[7]~DUPLICATE_q\ & 
-- (!\pseudo_random|random[6]~DUPLICATE_q\ & (r_0(6) & r_0(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100011001110000010001100111010001100111011111000110011101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pseudo_random|ALT_INV_random[6]~DUPLICATE_q\,
	datab => \pseudo_random|ALT_INV_random[7]~DUPLICATE_q\,
	datac => ALT_INV_r_0(6),
	datad => ALT_INV_r_0(7),
	dataf => \pseudo_random|ALT_INV_LessThan0~2_combout\,
	combout => \pseudo_random|LessThan0~3_combout\);

-- Location: FF_X33_Y6_N37
\pseudo_random|r_sp\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \pseudo_random|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pseudo_random|r_sp~q\);

-- Location: FF_X35_Y10_N46
\hidden6|tmp_sum_0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \pseudo_random|r_sp~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|tmp_sum_0\(0));

-- Location: LABCELL_X35_Y10_N36
\hidden6|tmp_sum_b_0[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|tmp_sum_b_0[7]~feeder_combout\ = ( \hidden6|tmp_sum_0\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \hidden6|ALT_INV_tmp_sum_0\(0),
	combout => \hidden6|tmp_sum_b_0[7]~feeder_combout\);

-- Location: FF_X35_Y10_N38
\hidden6|tmp_sum_b_0[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden6|tmp_sum_b_0[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|tmp_sum_b_0\(7));

-- Location: LABCELL_X35_Y12_N12
\hidden4|tmp_sum_1_2[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|tmp_sum_1_2[3]~feeder_combout\ = ( \hidden6|tmp_sum_1\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \hidden6|ALT_INV_tmp_sum_1\(0),
	combout => \hidden4|tmp_sum_1_2[3]~feeder_combout\);

-- Location: FF_X35_Y12_N13
\hidden4|tmp_sum_1_2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden4|tmp_sum_1_2[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden4|tmp_sum_1_2\(3));

-- Location: FF_X34_Y12_N43
\hidden4|tmp_sum_1_2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden6|tmp_sum_2\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden4|tmp_sum_1_2\(0));

-- Location: LABCELL_X35_Y10_N42
\hidden6|tmp_sum_b_0[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|tmp_sum_b_0[3]~0_combout\ = ( !\hidden6|tmp_sum_0\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \hidden6|ALT_INV_tmp_sum_0\(0),
	combout => \hidden6|tmp_sum_b_0[3]~0_combout\);

-- Location: FF_X35_Y10_N44
\hidden6|tmp_sum_b_0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden6|tmp_sum_b_0[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|tmp_sum_b_0\(3));

-- Location: LABCELL_X35_Y10_N0
\hidden6|Add4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add4~21_sumout\ = SUM(( \hidden4|tmp_sum_1_2\(3) ) + ( \hidden6|tmp_sum_b_0\(7) ) + ( !VCC ))
-- \hidden6|Add4~22\ = CARRY(( \hidden4|tmp_sum_1_2\(3) ) + ( \hidden6|tmp_sum_b_0\(7) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden6|ALT_INV_tmp_sum_b_0\(7),
	datad => \hidden4|ALT_INV_tmp_sum_1_2\(3),
	cin => GND,
	sumout => \hidden6|Add4~21_sumout\,
	cout => \hidden6|Add4~22\);

-- Location: LABCELL_X35_Y10_N3
\hidden6|Add4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add4~25_sumout\ = SUM(( \hidden4|tmp_sum_1_2\(3) ) + ( GND ) + ( \hidden6|Add4~22\ ))
-- \hidden6|Add4~26\ = CARRY(( \hidden4|tmp_sum_1_2\(3) ) + ( GND ) + ( \hidden6|Add4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden4|ALT_INV_tmp_sum_1_2\(3),
	cin => \hidden6|Add4~22\,
	sumout => \hidden6|Add4~25_sumout\,
	cout => \hidden6|Add4~26\);

-- Location: LABCELL_X35_Y10_N6
\hidden6|Add4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add4~29_sumout\ = SUM(( \hidden6|tmp_sum_b_0\(7) ) + ( GND ) + ( \hidden6|Add4~26\ ))
-- \hidden6|Add4~30\ = CARRY(( \hidden6|tmp_sum_b_0\(7) ) + ( GND ) + ( \hidden6|Add4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden6|ALT_INV_tmp_sum_b_0\(7),
	cin => \hidden6|Add4~26\,
	sumout => \hidden6|Add4~29_sumout\,
	cout => \hidden6|Add4~30\);

-- Location: LABCELL_X35_Y10_N9
\hidden6|Add4~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add4~33_sumout\ = SUM(( \hidden6|tmp_sum_b_0\(3) ) + ( \hidden4|tmp_sum_1_2\(0) ) + ( \hidden6|Add4~30\ ))
-- \hidden6|Add4~34\ = CARRY(( \hidden6|tmp_sum_b_0\(3) ) + ( \hidden4|tmp_sum_1_2\(0) ) + ( \hidden6|Add4~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden4|ALT_INV_tmp_sum_1_2\(0),
	datac => \hidden6|ALT_INV_tmp_sum_b_0\(3),
	cin => \hidden6|Add4~30\,
	sumout => \hidden6|Add4~33_sumout\,
	cout => \hidden6|Add4~34\);

-- Location: LABCELL_X35_Y10_N12
\hidden6|Add4~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add4~37_sumout\ = SUM(( \hidden4|tmp_sum_1_2\(3) ) + ( GND ) + ( \hidden6|Add4~34\ ))
-- \hidden6|Add4~38\ = CARRY(( \hidden4|tmp_sum_1_2\(3) ) + ( GND ) + ( \hidden6|Add4~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden4|ALT_INV_tmp_sum_1_2\(3),
	cin => \hidden6|Add4~34\,
	sumout => \hidden6|Add4~37_sumout\,
	cout => \hidden6|Add4~38\);

-- Location: LABCELL_X35_Y10_N15
\hidden6|Add4~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add4~41_sumout\ = SUM(( \hidden0|tmp_sum_b_0\(23) ) + ( \hidden2|tmp_sum_1_2\(8) ) + ( \hidden6|Add4~38\ ))
-- \hidden6|Add4~42\ = CARRY(( \hidden0|tmp_sum_b_0\(23) ) + ( \hidden2|tmp_sum_1_2\(8) ) + ( \hidden6|Add4~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden2|ALT_INV_tmp_sum_1_2\(8),
	datad => \hidden0|ALT_INV_tmp_sum_b_0\(23),
	cin => \hidden6|Add4~38\,
	sumout => \hidden6|Add4~41_sumout\,
	cout => \hidden6|Add4~42\);

-- Location: LABCELL_X35_Y10_N18
\hidden6|Add4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add4~9_sumout\ = SUM(( \hidden0|tmp_sum_1_2\(4) ) + ( GND ) + ( \hidden6|Add4~42\ ))
-- \hidden6|Add4~10\ = CARRY(( \hidden0|tmp_sum_1_2\(4) ) + ( GND ) + ( \hidden6|Add4~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden0|ALT_INV_tmp_sum_1_2\(4),
	cin => \hidden6|Add4~42\,
	sumout => \hidden6|Add4~9_sumout\,
	cout => \hidden6|Add4~10\);

-- Location: LABCELL_X35_Y10_N21
\hidden6|Add4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add4~13_sumout\ = SUM(( \hidden6|tmp_sum_b_0\(7) ) + ( \hidden2|tmp_sum_1_2\(8) ) + ( \hidden6|Add4~10\ ))
-- \hidden6|Add4~14\ = CARRY(( \hidden6|tmp_sum_b_0\(7) ) + ( \hidden2|tmp_sum_1_2\(8) ) + ( \hidden6|Add4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden2|ALT_INV_tmp_sum_1_2\(8),
	datad => \hidden6|ALT_INV_tmp_sum_b_0\(7),
	cin => \hidden6|Add4~10\,
	sumout => \hidden6|Add4~13_sumout\,
	cout => \hidden6|Add4~14\);

-- Location: LABCELL_X35_Y10_N24
\hidden6|Add4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add4~17_sumout\ = SUM(( \hidden0|tmp_sum_1_2\(4) ) + ( \hidden0|tmp_sum_b_0\(23) ) + ( \hidden6|Add4~14\ ))
-- \hidden6|Add4~18\ = CARRY(( \hidden0|tmp_sum_1_2\(4) ) + ( \hidden0|tmp_sum_b_0\(23) ) + ( \hidden6|Add4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden0|ALT_INV_tmp_sum_b_0\(23),
	datad => \hidden0|ALT_INV_tmp_sum_1_2\(4),
	cin => \hidden6|Add4~14\,
	sumout => \hidden6|Add4~17_sumout\,
	cout => \hidden6|Add4~18\);

-- Location: LABCELL_X35_Y10_N27
\hidden6|Add4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add4~5_sumout\ = SUM(( \hidden0|tmp_sum_b_0\(23) ) + ( GND ) + ( \hidden6|Add4~18\ ))
-- \hidden6|Add4~6\ = CARRY(( \hidden0|tmp_sum_b_0\(23) ) + ( GND ) + ( \hidden6|Add4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden0|ALT_INV_tmp_sum_b_0\(23),
	cin => \hidden6|Add4~18\,
	sumout => \hidden6|Add4~5_sumout\,
	cout => \hidden6|Add4~6\);

-- Location: LABCELL_X35_Y10_N30
\hidden6|Add4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add4~1_sumout\ = SUM(( \hidden0|tmp_sum_b_0\(23) ) + ( GND ) + ( \hidden6|Add4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden0|ALT_INV_tmp_sum_b_0\(23),
	cin => \hidden6|Add4~6\,
	sumout => \hidden6|Add4~1_sumout\);

-- Location: FF_X35_Y10_N31
\hidden6|tmp_sum_b_0_1_2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden6|Add4~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|tmp_sum_b_0_1_2\(10));

-- Location: FF_X34_Y10_N32
\hidden6|sum[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden6|tmp_sum_b_0_1_2\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|sum\(10));

-- Location: FF_X35_Y10_N25
\hidden6|tmp_sum_b_0_1_2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden6|Add4~17_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|tmp_sum_b_0_1_2\(8));

-- Location: FF_X34_Y10_N26
\hidden6|sum[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden6|tmp_sum_b_0_1_2\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|sum\(8));

-- Location: LABCELL_X33_Y10_N30
\hidden6|Add8~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add8~85_sumout\ = SUM(( \hidden6|Add7~93_sumout\ ) + ( VCC ) + ( !VCC ))
-- \hidden6|Add8~86\ = CARRY(( \hidden6|Add7~93_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden6|ALT_INV_Add7~93_sumout\,
	cin => GND,
	sumout => \hidden6|Add8~85_sumout\,
	cout => \hidden6|Add8~86\);

-- Location: LABCELL_X27_Y2_N57
\step[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \step[4]~0_combout\ = ( \process_0~0_combout\ & ( !\de_0~q\ ) ) # ( !\process_0~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_de_0~q\,
	dataf => \ALT_INV_process_0~0_combout\,
	combout => \step[4]~0_combout\);

-- Location: LABCELL_X27_Y2_N0
\Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~33_sumout\ = SUM(( !step(0) ) + ( VCC ) + ( !VCC ))
-- \Add0~34\ = CARRY(( !step(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_step(0),
	cin => GND,
	sumout => \Add0~33_sumout\,
	cout => \Add0~34\);

-- Location: LABCELL_X27_Y2_N45
\step~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \step~1_combout\ = ( !\Add0~33_sumout\ & ( !\step[4]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000000000000011110000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_step[4]~0_combout\,
	datae => \ALT_INV_Add0~33_sumout\,
	combout => \step~1_combout\);

-- Location: FF_X27_Y2_N47
\step[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \step~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => step(0));

-- Location: LABCELL_X27_Y2_N3
\Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~29_sumout\ = SUM(( step(1) ) + ( GND ) + ( \Add0~34\ ))
-- \Add0~30\ = CARRY(( step(1) ) + ( GND ) + ( \Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_step(1),
	cin => \Add0~34\,
	sumout => \Add0~29_sumout\,
	cout => \Add0~30\);

-- Location: FF_X27_Y2_N5
\step[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add0~29_sumout\,
	sclr => \step[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => step(1));

-- Location: LABCELL_X27_Y2_N6
\Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~25_sumout\ = SUM(( step(2) ) + ( GND ) + ( \Add0~30\ ))
-- \Add0~26\ = CARRY(( step(2) ) + ( GND ) + ( \Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_step(2),
	cin => \Add0~30\,
	sumout => \Add0~25_sumout\,
	cout => \Add0~26\);

-- Location: FF_X27_Y2_N8
\step[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add0~25_sumout\,
	sclr => \step[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => step(2));

-- Location: LABCELL_X27_Y2_N9
\Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~21_sumout\ = SUM(( step(3) ) + ( GND ) + ( \Add0~26\ ))
-- \Add0~22\ = CARRY(( step(3) ) + ( GND ) + ( \Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_step(3),
	cin => \Add0~26\,
	sumout => \Add0~21_sumout\,
	cout => \Add0~22\);

-- Location: FF_X27_Y2_N11
\step[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add0~21_sumout\,
	sclr => \step[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => step(3));

-- Location: LABCELL_X27_Y2_N12
\Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~17_sumout\ = SUM(( step(4) ) + ( GND ) + ( \Add0~22\ ))
-- \Add0~18\ = CARRY(( step(4) ) + ( GND ) + ( \Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_step(4),
	cin => \Add0~22\,
	sumout => \Add0~17_sumout\,
	cout => \Add0~18\);

-- Location: FF_X27_Y2_N14
\step[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add0~17_sumout\,
	sclr => \step[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => step(4));

-- Location: LABCELL_X27_Y2_N15
\Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~13_sumout\ = SUM(( step(5) ) + ( GND ) + ( \Add0~18\ ))
-- \Add0~14\ = CARRY(( step(5) ) + ( GND ) + ( \Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_step(5),
	cin => \Add0~18\,
	sumout => \Add0~13_sumout\,
	cout => \Add0~14\);

-- Location: FF_X27_Y2_N17
\step[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add0~13_sumout\,
	sclr => \step[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => step(5));

-- Location: LABCELL_X27_Y2_N18
\Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~5_sumout\ = SUM(( step(6) ) + ( GND ) + ( \Add0~14\ ))
-- \Add0~6\ = CARRY(( step(6) ) + ( GND ) + ( \Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_step(6),
	cin => \Add0~14\,
	sumout => \Add0~5_sumout\,
	cout => \Add0~6\);

-- Location: FF_X27_Y2_N19
\step[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add0~5_sumout\,
	sclr => \step[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => step(6));

-- Location: LABCELL_X27_Y2_N21
\Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~1_sumout\ = SUM(( step(7) ) + ( GND ) + ( \Add0~6\ ))
-- \Add0~2\ = CARRY(( step(7) ) + ( GND ) + ( \Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_step(7),
	cin => \Add0~6\,
	sumout => \Add0~1_sumout\,
	cout => \Add0~2\);

-- Location: FF_X27_Y2_N23
\step[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add0~1_sumout\,
	sclr => \step[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => step(7));

-- Location: LABCELL_X27_Y2_N24
\Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~9_sumout\ = SUM(( step(8) ) + ( GND ) + ( \Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_step(8),
	cin => \Add0~2\,
	sumout => \Add0~9_sumout\);

-- Location: FF_X27_Y2_N25
\step[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add0~9_sumout\,
	sclr => \step[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => step(8));

-- Location: LABCELL_X27_Y2_N51
\process_0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \process_0~0_combout\ = ( \control|de_delay_rtl_0|auto_generated|altsyncram5|ram_block6a0~portbdataout\ & ( \de_0~q\ & ( (!step(7) & (!step(8) & !step(6))) ) ) ) # ( !\control|de_delay_rtl_0|auto_generated|altsyncram5|ram_block6a0~portbdataout\ & ( 
-- \de_0~q\ & ( (!step(7) & (!\de_q~q\ & (!step(8) & !step(6)))) ) ) ) # ( \control|de_delay_rtl_0|auto_generated|altsyncram5|ram_block6a0~portbdataout\ & ( !\de_0~q\ ) ) # ( !\control|de_delay_rtl_0|auto_generated|altsyncram5|ram_block6a0~portbdataout\ & ( 
-- !\de_0~q\ & ( !\de_q~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100111111111111111110000000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_step(7),
	datab => \ALT_INV_de_q~q\,
	datac => ALT_INV_step(8),
	datad => ALT_INV_step(6),
	datae => \control|de_delay_rtl_0|auto_generated|altsyncram5|ALT_INV_ram_block6a0~portbdataout\,
	dataf => \ALT_INV_de_0~q\,
	combout => \process_0~0_combout\);

-- Location: FF_X27_Y2_N53
neuron_reset : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \neuron_reset~q\);

-- Location: LABCELL_X27_Y2_N54
\control|ly2_delay[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|ly2_delay[1]~0_combout\ = ( !\neuron_reset~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_neuron_reset~q\,
	combout => \control|ly2_delay[1]~0_combout\);

-- Location: FF_X27_Y2_N56
\control|ly2_delay[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|ly2_delay[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|ly2_delay\(1));

-- Location: FF_X27_Y2_N58
\control|ly1_delay[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \control|ly2_delay\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|ly1_delay\(2));

-- Location: FF_X27_Y2_N50
\control|ly2_delay[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \control|ly1_delay\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|ly2_delay\(3));

-- Location: FF_X27_Y2_N1
\control|ly1_delay[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \control|ly2_delay\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|ly1_delay\(4));

-- Location: LABCELL_X27_Y4_N57
\control|ly2_delay[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|ly2_delay[5]~feeder_combout\ = ( \control|ly1_delay\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \control|ALT_INV_ly1_delay\(4),
	combout => \control|ly2_delay[5]~feeder_combout\);

-- Location: FF_X27_Y4_N58
\control|ly2_delay[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|ly2_delay[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|ly2_delay\(5));

-- Location: FF_X33_Y10_N31
\hidden6|voltage[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden6|Add8~85_sumout\,
	asdata => \hidden6|Add7~93_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden6|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|voltage\(8));

-- Location: FF_X35_Y10_N22
\hidden6|tmp_sum_b_0_1_2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden6|Add4~13_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|tmp_sum_b_0_1_2\(7));

-- Location: FF_X34_Y10_N53
\hidden6|sum[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden6|tmp_sum_b_0_1_2\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|sum\(7));

-- Location: FF_X35_Y10_N19
\hidden6|tmp_sum_b_0_1_2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden6|Add4~9_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|tmp_sum_b_0_1_2\(6));

-- Location: FF_X34_Y10_N35
\hidden6|sum[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden6|tmp_sum_b_0_1_2\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|sum\(6));

-- Location: FF_X35_Y10_N17
\hidden6|tmp_sum_b_0_1_2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden6|Add4~41_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|tmp_sum_b_0_1_2\(5));

-- Location: FF_X34_Y10_N19
\hidden6|sum[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden6|tmp_sum_b_0_1_2\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|sum\(5));

-- Location: FF_X35_Y10_N14
\hidden6|tmp_sum_b_0_1_2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden6|Add4~37_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|tmp_sum_b_0_1_2\(4));

-- Location: FF_X34_Y10_N2
\hidden6|sum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden6|tmp_sum_b_0_1_2\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|sum\(4));

-- Location: FF_X35_Y10_N10
\hidden6|tmp_sum_b_0_1_2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden6|Add4~33_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|tmp_sum_b_0_1_2\(3));

-- Location: FF_X34_Y10_N59
\hidden6|sum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden6|tmp_sum_b_0_1_2\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|sum\(3));

-- Location: FF_X35_Y10_N7
\hidden6|tmp_sum_b_0_1_2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden6|Add4~29_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|tmp_sum_b_0_1_2\(2));

-- Location: FF_X34_Y10_N43
\hidden6|sum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden6|tmp_sum_b_0_1_2\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|sum\(2));

-- Location: FF_X35_Y10_N4
\hidden6|tmp_sum_b_0_1_2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden6|Add4~25_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|tmp_sum_b_0_1_2\(1));

-- Location: FF_X34_Y10_N47
\hidden6|sum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden6|tmp_sum_b_0_1_2\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|sum\(1));

-- Location: FF_X35_Y10_N2
\hidden6|tmp_sum_b_0_1_2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden6|Add4~21_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|tmp_sum_b_0_1_2\(0));

-- Location: FF_X34_Y10_N40
\hidden6|sum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden6|tmp_sum_b_0_1_2\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|sum\(0));

-- Location: MLABCELL_X34_Y10_N0
\hidden6|Add7~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add7~97_sumout\ = SUM(( \hidden6|sum\(0) ) + ( \hidden6|voltage\(0) ) + ( !VCC ))
-- \hidden6|Add7~98\ = CARRY(( \hidden6|sum\(0) ) + ( \hidden6|voltage\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden6|ALT_INV_voltage\(0),
	datad => \hidden6|ALT_INV_sum\(0),
	cin => GND,
	sumout => \hidden6|Add7~97_sumout\,
	cout => \hidden6|Add7~98\);

-- Location: FF_X34_Y10_N38
\hidden6|voltage[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden6|Add7~97_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|voltage\(0));

-- Location: MLABCELL_X34_Y10_N3
\hidden6|Add7~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add7~101_sumout\ = SUM(( \hidden6|voltage\(1) ) + ( \hidden6|sum\(1) ) + ( \hidden6|Add7~98\ ))
-- \hidden6|Add7~102\ = CARRY(( \hidden6|voltage\(1) ) + ( \hidden6|sum\(1) ) + ( \hidden6|Add7~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden6|ALT_INV_sum\(1),
	datad => \hidden6|ALT_INV_voltage\(1),
	cin => \hidden6|Add7~98\,
	sumout => \hidden6|Add7~101_sumout\,
	cout => \hidden6|Add7~102\);

-- Location: FF_X34_Y10_N5
\hidden6|voltage[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden6|Add7~101_sumout\,
	sclr => \control|ly2_delay\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|voltage\(1));

-- Location: MLABCELL_X34_Y10_N6
\hidden6|Add7~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add7~105_sumout\ = SUM(( \hidden6|sum\(2) ) + ( \hidden6|voltage\(2) ) + ( \hidden6|Add7~102\ ))
-- \hidden6|Add7~106\ = CARRY(( \hidden6|sum\(2) ) + ( \hidden6|voltage\(2) ) + ( \hidden6|Add7~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden6|ALT_INV_voltage\(2),
	datad => \hidden6|ALT_INV_sum\(2),
	cin => \hidden6|Add7~102\,
	sumout => \hidden6|Add7~105_sumout\,
	cout => \hidden6|Add7~106\);

-- Location: FF_X34_Y10_N7
\hidden6|voltage[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden6|Add7~105_sumout\,
	sclr => \control|ly2_delay\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|voltage\(2));

-- Location: MLABCELL_X34_Y10_N9
\hidden6|Add7~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add7~109_sumout\ = SUM(( \hidden6|sum\(3) ) + ( \hidden6|voltage\(3) ) + ( \hidden6|Add7~106\ ))
-- \hidden6|Add7~110\ = CARRY(( \hidden6|sum\(3) ) + ( \hidden6|voltage\(3) ) + ( \hidden6|Add7~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden6|ALT_INV_voltage\(3),
	datad => \hidden6|ALT_INV_sum\(3),
	cin => \hidden6|Add7~106\,
	sumout => \hidden6|Add7~109_sumout\,
	cout => \hidden6|Add7~110\);

-- Location: FF_X34_Y10_N11
\hidden6|voltage[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden6|Add7~109_sumout\,
	sclr => \control|ly2_delay\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|voltage\(3));

-- Location: MLABCELL_X34_Y10_N12
\hidden6|Add7~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add7~113_sumout\ = SUM(( \hidden6|sum\(4) ) + ( \hidden6|voltage\(4) ) + ( \hidden6|Add7~110\ ))
-- \hidden6|Add7~114\ = CARRY(( \hidden6|sum\(4) ) + ( \hidden6|voltage\(4) ) + ( \hidden6|Add7~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden6|ALT_INV_voltage\(4),
	datad => \hidden6|ALT_INV_sum\(4),
	cin => \hidden6|Add7~110\,
	sumout => \hidden6|Add7~113_sumout\,
	cout => \hidden6|Add7~114\);

-- Location: FF_X34_Y10_N17
\hidden6|voltage[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden6|Add7~113_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|voltage\(4));

-- Location: MLABCELL_X34_Y10_N15
\hidden6|Add7~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add7~117_sumout\ = SUM(( \hidden6|voltage\(5) ) + ( \hidden6|sum\(5) ) + ( \hidden6|Add7~114\ ))
-- \hidden6|Add7~118\ = CARRY(( \hidden6|voltage\(5) ) + ( \hidden6|sum\(5) ) + ( \hidden6|Add7~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden6|ALT_INV_sum\(5),
	datad => \hidden6|ALT_INV_voltage\(5),
	cin => \hidden6|Add7~114\,
	sumout => \hidden6|Add7~117_sumout\,
	cout => \hidden6|Add7~118\);

-- Location: FF_X34_Y10_N23
\hidden6|voltage[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden6|Add7~117_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|voltage\(5));

-- Location: MLABCELL_X34_Y10_N18
\hidden6|Add7~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add7~85_sumout\ = SUM(( \hidden6|voltage\(6) ) + ( \hidden6|sum\(6) ) + ( \hidden6|Add7~118\ ))
-- \hidden6|Add7~86\ = CARRY(( \hidden6|voltage\(6) ) + ( \hidden6|sum\(6) ) + ( \hidden6|Add7~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden6|ALT_INV_voltage\(6),
	datac => \hidden6|ALT_INV_sum\(6),
	cin => \hidden6|Add7~118\,
	sumout => \hidden6|Add7~85_sumout\,
	cout => \hidden6|Add7~86\);

-- Location: FF_X34_Y10_N14
\hidden6|voltage[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden6|Add7~85_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|voltage\(6));

-- Location: MLABCELL_X34_Y10_N21
\hidden6|Add7~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add7~89_sumout\ = SUM(( \hidden6|voltage\(7) ) + ( \hidden6|sum\(7) ) + ( \hidden6|Add7~86\ ))
-- \hidden6|Add7~90\ = CARRY(( \hidden6|voltage\(7) ) + ( \hidden6|sum\(7) ) + ( \hidden6|Add7~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden6|ALT_INV_sum\(7),
	datac => \hidden6|ALT_INV_voltage\(7),
	cin => \hidden6|Add7~86\,
	sumout => \hidden6|Add7~89_sumout\,
	cout => \hidden6|Add7~90\);

-- Location: FF_X34_Y10_N49
\hidden6|voltage[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden6|Add7~89_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|voltage\(7));

-- Location: MLABCELL_X34_Y10_N24
\hidden6|Add7~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add7~93_sumout\ = SUM(( \hidden6|voltage\(8) ) + ( \hidden6|sum\(8) ) + ( \hidden6|Add7~90\ ))
-- \hidden6|Add7~94\ = CARRY(( \hidden6|voltage\(8) ) + ( \hidden6|sum\(8) ) + ( \hidden6|Add7~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden6|ALT_INV_sum\(8),
	datac => \hidden6|ALT_INV_voltage\(8),
	cin => \hidden6|Add7~90\,
	sumout => \hidden6|Add7~93_sumout\,
	cout => \hidden6|Add7~94\);

-- Location: LABCELL_X33_Y10_N33
\hidden6|Add8~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add8~45_sumout\ = SUM(( \hidden6|Add7~45_sumout\ ) + ( VCC ) + ( \hidden6|Add8~86\ ))
-- \hidden6|Add8~46\ = CARRY(( \hidden6|Add7~45_sumout\ ) + ( VCC ) + ( \hidden6|Add8~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden6|ALT_INV_Add7~45_sumout\,
	cin => \hidden6|Add8~86\,
	sumout => \hidden6|Add8~45_sumout\,
	cout => \hidden6|Add8~46\);

-- Location: FF_X33_Y10_N34
\hidden6|voltage[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden6|Add8~45_sumout\,
	asdata => \hidden6|Add7~45_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden6|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|voltage\(9));

-- Location: FF_X35_Y10_N28
\hidden6|tmp_sum_b_0_1_2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden6|Add4~5_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|tmp_sum_b_0_1_2\(9));

-- Location: FF_X34_Y10_N29
\hidden6|sum[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden6|tmp_sum_b_0_1_2\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|sum\(9));

-- Location: MLABCELL_X34_Y10_N27
\hidden6|Add7~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add7~45_sumout\ = SUM(( \hidden6|sum\(9) ) + ( \hidden6|voltage\(9) ) + ( \hidden6|Add7~94\ ))
-- \hidden6|Add7~46\ = CARRY(( \hidden6|sum\(9) ) + ( \hidden6|voltage\(9) ) + ( \hidden6|Add7~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden6|ALT_INV_voltage\(9),
	datad => \hidden6|ALT_INV_sum\(9),
	cin => \hidden6|Add7~94\,
	sumout => \hidden6|Add7~45_sumout\,
	cout => \hidden6|Add7~46\);

-- Location: LABCELL_X33_Y10_N36
\hidden6|Add8~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add8~49_sumout\ = SUM(( \hidden6|Add7~49_sumout\ ) + ( VCC ) + ( \hidden6|Add8~46\ ))
-- \hidden6|Add8~50\ = CARRY(( \hidden6|Add7~49_sumout\ ) + ( VCC ) + ( \hidden6|Add8~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden6|ALT_INV_Add7~49_sumout\,
	cin => \hidden6|Add8~46\,
	sumout => \hidden6|Add8~49_sumout\,
	cout => \hidden6|Add8~50\);

-- Location: FF_X33_Y10_N37
\hidden6|voltage[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden6|Add8~49_sumout\,
	asdata => \hidden6|Add7~49_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden6|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|voltage\(10));

-- Location: MLABCELL_X34_Y10_N30
\hidden6|Add7~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add7~49_sumout\ = SUM(( \hidden6|voltage\(10) ) + ( \hidden6|sum\(10) ) + ( \hidden6|Add7~46\ ))
-- \hidden6|Add7~50\ = CARRY(( \hidden6|voltage\(10) ) + ( \hidden6|sum\(10) ) + ( \hidden6|Add7~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden6|ALT_INV_sum\(10),
	datac => \hidden6|ALT_INV_voltage\(10),
	cin => \hidden6|Add7~46\,
	sumout => \hidden6|Add7~49_sumout\,
	cout => \hidden6|Add7~50\);

-- Location: LABCELL_X33_Y10_N39
\hidden6|Add8~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add8~53_sumout\ = SUM(( \hidden6|Add7~53_sumout\ ) + ( VCC ) + ( \hidden6|Add8~50\ ))
-- \hidden6|Add8~54\ = CARRY(( \hidden6|Add7~53_sumout\ ) + ( VCC ) + ( \hidden6|Add8~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden6|ALT_INV_Add7~53_sumout\,
	cin => \hidden6|Add8~50\,
	sumout => \hidden6|Add8~53_sumout\,
	cout => \hidden6|Add8~54\);

-- Location: FF_X33_Y10_N40
\hidden6|voltage[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden6|Add8~53_sumout\,
	asdata => \hidden6|Add7~53_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden6|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|voltage\(11));

-- Location: MLABCELL_X34_Y10_N33
\hidden6|Add7~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add7~53_sumout\ = SUM(( \hidden6|voltage\(11) ) + ( \hidden6|sum\(10) ) + ( \hidden6|Add7~50\ ))
-- \hidden6|Add7~54\ = CARRY(( \hidden6|voltage\(11) ) + ( \hidden6|sum\(10) ) + ( \hidden6|Add7~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden6|ALT_INV_voltage\(11),
	datac => \hidden6|ALT_INV_sum\(10),
	cin => \hidden6|Add7~50\,
	sumout => \hidden6|Add7~53_sumout\,
	cout => \hidden6|Add7~54\);

-- Location: LABCELL_X33_Y10_N42
\hidden6|Add8~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add8~57_sumout\ = SUM(( \hidden6|Add7~57_sumout\ ) + ( VCC ) + ( \hidden6|Add8~54\ ))
-- \hidden6|Add8~58\ = CARRY(( \hidden6|Add7~57_sumout\ ) + ( VCC ) + ( \hidden6|Add8~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden6|ALT_INV_Add7~57_sumout\,
	cin => \hidden6|Add8~54\,
	sumout => \hidden6|Add8~57_sumout\,
	cout => \hidden6|Add8~58\);

-- Location: FF_X33_Y10_N43
\hidden6|voltage[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden6|Add8~57_sumout\,
	asdata => \hidden6|Add7~57_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden6|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|voltage\(12));

-- Location: MLABCELL_X34_Y10_N36
\hidden6|Add7~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add7~57_sumout\ = SUM(( \hidden6|voltage\(12) ) + ( \hidden6|sum\(10) ) + ( \hidden6|Add7~54\ ))
-- \hidden6|Add7~58\ = CARRY(( \hidden6|voltage\(12) ) + ( \hidden6|sum\(10) ) + ( \hidden6|Add7~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden6|ALT_INV_sum\(10),
	datad => \hidden6|ALT_INV_voltage\(12),
	cin => \hidden6|Add7~54\,
	sumout => \hidden6|Add7~57_sumout\,
	cout => \hidden6|Add7~58\);

-- Location: LABCELL_X33_Y10_N45
\hidden6|Add8~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add8~61_sumout\ = SUM(( \hidden6|Add7~61_sumout\ ) + ( VCC ) + ( \hidden6|Add8~58\ ))
-- \hidden6|Add8~62\ = CARRY(( \hidden6|Add7~61_sumout\ ) + ( VCC ) + ( \hidden6|Add8~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden6|ALT_INV_Add7~61_sumout\,
	cin => \hidden6|Add8~58\,
	sumout => \hidden6|Add8~61_sumout\,
	cout => \hidden6|Add8~62\);

-- Location: FF_X33_Y10_N46
\hidden6|voltage[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden6|Add8~61_sumout\,
	asdata => \hidden6|Add7~61_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden6|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|voltage\(13));

-- Location: MLABCELL_X34_Y10_N39
\hidden6|Add7~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add7~61_sumout\ = SUM(( \hidden6|voltage\(13) ) + ( \hidden6|sum\(10) ) + ( \hidden6|Add7~58\ ))
-- \hidden6|Add7~62\ = CARRY(( \hidden6|voltage\(13) ) + ( \hidden6|sum\(10) ) + ( \hidden6|Add7~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden6|ALT_INV_voltage\(13),
	datac => \hidden6|ALT_INV_sum\(10),
	cin => \hidden6|Add7~58\,
	sumout => \hidden6|Add7~61_sumout\,
	cout => \hidden6|Add7~62\);

-- Location: LABCELL_X33_Y10_N48
\hidden6|Add8~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add8~89_sumout\ = SUM(( \hidden6|Add7~121_sumout\ ) + ( VCC ) + ( \hidden6|Add8~62\ ))
-- \hidden6|Add8~90\ = CARRY(( \hidden6|Add7~121_sumout\ ) + ( VCC ) + ( \hidden6|Add8~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden6|ALT_INV_Add7~121_sumout\,
	cin => \hidden6|Add8~62\,
	sumout => \hidden6|Add8~89_sumout\,
	cout => \hidden6|Add8~90\);

-- Location: FF_X33_Y10_N49
\hidden6|voltage[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden6|Add8~89_sumout\,
	asdata => \hidden6|Add7~121_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden6|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|voltage\(14));

-- Location: MLABCELL_X34_Y10_N42
\hidden6|Add7~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add7~121_sumout\ = SUM(( \hidden6|voltage\(14) ) + ( \hidden6|sum\(10) ) + ( \hidden6|Add7~62\ ))
-- \hidden6|Add7~122\ = CARRY(( \hidden6|voltage\(14) ) + ( \hidden6|sum\(10) ) + ( \hidden6|Add7~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden6|ALT_INV_sum\(10),
	datad => \hidden6|ALT_INV_voltage\(14),
	cin => \hidden6|Add7~62\,
	sumout => \hidden6|Add7~121_sumout\,
	cout => \hidden6|Add7~122\);

-- Location: LABCELL_X33_Y10_N51
\hidden6|Add8~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add8~93_sumout\ = SUM(( \hidden6|Add7~125_sumout\ ) + ( VCC ) + ( \hidden6|Add8~90\ ))
-- \hidden6|Add8~94\ = CARRY(( \hidden6|Add7~125_sumout\ ) + ( VCC ) + ( \hidden6|Add8~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden6|ALT_INV_Add7~125_sumout\,
	cin => \hidden6|Add8~90\,
	sumout => \hidden6|Add8~93_sumout\,
	cout => \hidden6|Add8~94\);

-- Location: FF_X33_Y10_N52
\hidden6|voltage[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden6|Add8~93_sumout\,
	asdata => \hidden6|Add7~125_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden6|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|voltage\(15));

-- Location: MLABCELL_X34_Y10_N45
\hidden6|Add7~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add7~125_sumout\ = SUM(( \hidden6|voltage\(15) ) + ( \hidden6|sum\(10) ) + ( \hidden6|Add7~122\ ))
-- \hidden6|Add7~126\ = CARRY(( \hidden6|voltage\(15) ) + ( \hidden6|sum\(10) ) + ( \hidden6|Add7~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden6|ALT_INV_sum\(10),
	datad => \hidden6|ALT_INV_voltage\(15),
	cin => \hidden6|Add7~122\,
	sumout => \hidden6|Add7~125_sumout\,
	cout => \hidden6|Add7~126\);

-- Location: LABCELL_X33_Y10_N54
\hidden6|Add8~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add8~29_sumout\ = SUM(( \hidden6|Add7~29_sumout\ ) + ( VCC ) + ( \hidden6|Add8~94\ ))
-- \hidden6|Add8~30\ = CARRY(( \hidden6|Add7~29_sumout\ ) + ( VCC ) + ( \hidden6|Add8~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden6|ALT_INV_Add7~29_sumout\,
	cin => \hidden6|Add8~94\,
	sumout => \hidden6|Add8~29_sumout\,
	cout => \hidden6|Add8~30\);

-- Location: FF_X33_Y10_N55
\hidden6|voltage[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden6|Add8~29_sumout\,
	asdata => \hidden6|Add7~29_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden6|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|voltage\(16));

-- Location: MLABCELL_X34_Y10_N48
\hidden6|Add7~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add7~29_sumout\ = SUM(( \hidden6|voltage\(16) ) + ( \hidden6|sum\(10) ) + ( \hidden6|Add7~126\ ))
-- \hidden6|Add7~30\ = CARRY(( \hidden6|voltage\(16) ) + ( \hidden6|sum\(10) ) + ( \hidden6|Add7~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden6|ALT_INV_sum\(10),
	datac => \hidden6|ALT_INV_voltage\(16),
	cin => \hidden6|Add7~126\,
	sumout => \hidden6|Add7~29_sumout\,
	cout => \hidden6|Add7~30\);

-- Location: LABCELL_X33_Y10_N57
\hidden6|Add8~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add8~65_sumout\ = SUM(( \hidden6|Add7~65_sumout\ ) + ( VCC ) + ( \hidden6|Add8~30\ ))
-- \hidden6|Add8~66\ = CARRY(( \hidden6|Add7~65_sumout\ ) + ( VCC ) + ( \hidden6|Add8~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden6|ALT_INV_Add7~65_sumout\,
	cin => \hidden6|Add8~30\,
	sumout => \hidden6|Add8~65_sumout\,
	cout => \hidden6|Add8~66\);

-- Location: FF_X33_Y10_N58
\hidden6|voltage[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden6|Add8~65_sumout\,
	asdata => \hidden6|Add7~65_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden6|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|voltage\(17));

-- Location: MLABCELL_X34_Y10_N51
\hidden6|Add7~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add7~65_sumout\ = SUM(( \hidden6|voltage\(17) ) + ( \hidden6|sum\(10) ) + ( \hidden6|Add7~30\ ))
-- \hidden6|Add7~66\ = CARRY(( \hidden6|voltage\(17) ) + ( \hidden6|sum\(10) ) + ( \hidden6|Add7~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden6|ALT_INV_sum\(10),
	datad => \hidden6|ALT_INV_voltage\(17),
	cin => \hidden6|Add7~30\,
	sumout => \hidden6|Add7~65_sumout\,
	cout => \hidden6|Add7~66\);

-- Location: LABCELL_X33_Y9_N0
\hidden6|Add8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add8~13_sumout\ = SUM(( \hidden6|Add7~13_sumout\ ) + ( VCC ) + ( \hidden6|Add8~66\ ))
-- \hidden6|Add8~14\ = CARRY(( \hidden6|Add7~13_sumout\ ) + ( VCC ) + ( \hidden6|Add8~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden6|ALT_INV_Add7~13_sumout\,
	cin => \hidden6|Add8~66\,
	sumout => \hidden6|Add8~13_sumout\,
	cout => \hidden6|Add8~14\);

-- Location: FF_X33_Y9_N1
\hidden6|voltage[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden6|Add8~13_sumout\,
	asdata => \hidden6|Add7~13_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden6|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|voltage\(18));

-- Location: MLABCELL_X34_Y10_N54
\hidden6|Add7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add7~13_sumout\ = SUM(( \hidden6|voltage\(18) ) + ( \hidden6|sum\(10) ) + ( \hidden6|Add7~66\ ))
-- \hidden6|Add7~14\ = CARRY(( \hidden6|voltage\(18) ) + ( \hidden6|sum\(10) ) + ( \hidden6|Add7~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden6|ALT_INV_sum\(10),
	datad => \hidden6|ALT_INV_voltage\(18),
	cin => \hidden6|Add7~66\,
	sumout => \hidden6|Add7~13_sumout\,
	cout => \hidden6|Add7~14\);

-- Location: LABCELL_X33_Y9_N3
\hidden6|Add8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add8~17_sumout\ = SUM(( \hidden6|Add7~17_sumout\ ) + ( VCC ) + ( \hidden6|Add8~14\ ))
-- \hidden6|Add8~18\ = CARRY(( \hidden6|Add7~17_sumout\ ) + ( VCC ) + ( \hidden6|Add8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden6|ALT_INV_Add7~17_sumout\,
	cin => \hidden6|Add8~14\,
	sumout => \hidden6|Add8~17_sumout\,
	cout => \hidden6|Add8~18\);

-- Location: FF_X33_Y9_N5
\hidden6|voltage[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden6|Add8~17_sumout\,
	asdata => \hidden6|Add7~17_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden6|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|voltage\(19));

-- Location: MLABCELL_X34_Y10_N57
\hidden6|Add7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add7~17_sumout\ = SUM(( \hidden6|voltage\(19) ) + ( \hidden6|sum\(10) ) + ( \hidden6|Add7~14\ ))
-- \hidden6|Add7~18\ = CARRY(( \hidden6|voltage\(19) ) + ( \hidden6|sum\(10) ) + ( \hidden6|Add7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden6|ALT_INV_sum\(10),
	datad => \hidden6|ALT_INV_voltage\(19),
	cin => \hidden6|Add7~14\,
	sumout => \hidden6|Add7~17_sumout\,
	cout => \hidden6|Add7~18\);

-- Location: LABCELL_X33_Y9_N6
\hidden6|Add8~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add8~21_sumout\ = SUM(( \hidden6|Add7~21_sumout\ ) + ( VCC ) + ( \hidden6|Add8~18\ ))
-- \hidden6|Add8~22\ = CARRY(( \hidden6|Add7~21_sumout\ ) + ( VCC ) + ( \hidden6|Add8~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden6|ALT_INV_Add7~21_sumout\,
	cin => \hidden6|Add8~18\,
	sumout => \hidden6|Add8~21_sumout\,
	cout => \hidden6|Add8~22\);

-- Location: FF_X33_Y9_N7
\hidden6|voltage[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden6|Add8~21_sumout\,
	asdata => \hidden6|Add7~21_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden6|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|voltage\(20));

-- Location: MLABCELL_X34_Y9_N0
\hidden6|Add7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add7~21_sumout\ = SUM(( \hidden6|sum\(10) ) + ( \hidden6|voltage\(20) ) + ( \hidden6|Add7~18\ ))
-- \hidden6|Add7~22\ = CARRY(( \hidden6|sum\(10) ) + ( \hidden6|voltage\(20) ) + ( \hidden6|Add7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden6|ALT_INV_voltage\(20),
	datad => \hidden6|ALT_INV_sum\(10),
	cin => \hidden6|Add7~18\,
	sumout => \hidden6|Add7~21_sumout\,
	cout => \hidden6|Add7~22\);

-- Location: LABCELL_X33_Y9_N9
\hidden6|Add8~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add8~33_sumout\ = SUM(( \hidden6|Add7~33_sumout\ ) + ( VCC ) + ( \hidden6|Add8~22\ ))
-- \hidden6|Add8~34\ = CARRY(( \hidden6|Add7~33_sumout\ ) + ( VCC ) + ( \hidden6|Add8~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden6|ALT_INV_Add7~33_sumout\,
	cin => \hidden6|Add8~22\,
	sumout => \hidden6|Add8~33_sumout\,
	cout => \hidden6|Add8~34\);

-- Location: FF_X33_Y9_N10
\hidden6|voltage[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden6|Add8~33_sumout\,
	asdata => \hidden6|Add7~33_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden6|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|voltage\(21));

-- Location: MLABCELL_X34_Y9_N3
\hidden6|Add7~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add7~33_sumout\ = SUM(( \hidden6|sum\(10) ) + ( \hidden6|voltage\(21) ) + ( \hidden6|Add7~22\ ))
-- \hidden6|Add7~34\ = CARRY(( \hidden6|sum\(10) ) + ( \hidden6|voltage\(21) ) + ( \hidden6|Add7~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden6|ALT_INV_voltage\(21),
	datad => \hidden6|ALT_INV_sum\(10),
	cin => \hidden6|Add7~22\,
	sumout => \hidden6|Add7~33_sumout\,
	cout => \hidden6|Add7~34\);

-- Location: LABCELL_X33_Y9_N12
\hidden6|Add8~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add8~69_sumout\ = SUM(( \hidden6|Add7~69_sumout\ ) + ( VCC ) + ( \hidden6|Add8~34\ ))
-- \hidden6|Add8~70\ = CARRY(( \hidden6|Add7~69_sumout\ ) + ( VCC ) + ( \hidden6|Add8~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden6|ALT_INV_Add7~69_sumout\,
	cin => \hidden6|Add8~34\,
	sumout => \hidden6|Add8~69_sumout\,
	cout => \hidden6|Add8~70\);

-- Location: FF_X33_Y9_N13
\hidden6|voltage[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden6|Add8~69_sumout\,
	asdata => \hidden6|Add7~69_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden6|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|voltage\(22));

-- Location: MLABCELL_X34_Y9_N6
\hidden6|Add7~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add7~69_sumout\ = SUM(( \hidden6|sum\(10) ) + ( \hidden6|voltage\(22) ) + ( \hidden6|Add7~34\ ))
-- \hidden6|Add7~70\ = CARRY(( \hidden6|sum\(10) ) + ( \hidden6|voltage\(22) ) + ( \hidden6|Add7~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden6|ALT_INV_voltage\(22),
	datad => \hidden6|ALT_INV_sum\(10),
	cin => \hidden6|Add7~34\,
	sumout => \hidden6|Add7~69_sumout\,
	cout => \hidden6|Add7~70\);

-- Location: LABCELL_X33_Y9_N15
\hidden6|Add8~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add8~37_sumout\ = SUM(( \hidden6|Add7~37_sumout\ ) + ( VCC ) + ( \hidden6|Add8~70\ ))
-- \hidden6|Add8~38\ = CARRY(( \hidden6|Add7~37_sumout\ ) + ( VCC ) + ( \hidden6|Add8~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden6|ALT_INV_Add7~37_sumout\,
	cin => \hidden6|Add8~70\,
	sumout => \hidden6|Add8~37_sumout\,
	cout => \hidden6|Add8~38\);

-- Location: FF_X33_Y9_N16
\hidden6|voltage[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden6|Add8~37_sumout\,
	asdata => \hidden6|Add7~37_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden6|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|voltage\(23));

-- Location: MLABCELL_X34_Y9_N9
\hidden6|Add7~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add7~37_sumout\ = SUM(( \hidden6|sum\(10) ) + ( \hidden6|voltage\(23) ) + ( \hidden6|Add7~70\ ))
-- \hidden6|Add7~38\ = CARRY(( \hidden6|sum\(10) ) + ( \hidden6|voltage\(23) ) + ( \hidden6|Add7~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden6|ALT_INV_voltage\(23),
	datad => \hidden6|ALT_INV_sum\(10),
	cin => \hidden6|Add7~70\,
	sumout => \hidden6|Add7~37_sumout\,
	cout => \hidden6|Add7~38\);

-- Location: LABCELL_X33_Y9_N18
\hidden6|Add8~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add8~25_sumout\ = SUM(( \hidden6|Add7~25_sumout\ ) + ( VCC ) + ( \hidden6|Add8~38\ ))
-- \hidden6|Add8~26\ = CARRY(( \hidden6|Add7~25_sumout\ ) + ( VCC ) + ( \hidden6|Add8~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden6|ALT_INV_Add7~25_sumout\,
	cin => \hidden6|Add8~38\,
	sumout => \hidden6|Add8~25_sumout\,
	cout => \hidden6|Add8~26\);

-- Location: FF_X33_Y9_N19
\hidden6|voltage[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden6|Add8~25_sumout\,
	asdata => \hidden6|Add7~25_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden6|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|voltage\(24));

-- Location: MLABCELL_X34_Y9_N12
\hidden6|Add7~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add7~25_sumout\ = SUM(( \hidden6|sum\(10) ) + ( \hidden6|voltage\(24) ) + ( \hidden6|Add7~38\ ))
-- \hidden6|Add7~26\ = CARRY(( \hidden6|sum\(10) ) + ( \hidden6|voltage\(24) ) + ( \hidden6|Add7~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden6|ALT_INV_voltage\(24),
	datad => \hidden6|ALT_INV_sum\(10),
	cin => \hidden6|Add7~38\,
	sumout => \hidden6|Add7~25_sumout\,
	cout => \hidden6|Add7~26\);

-- Location: LABCELL_X33_Y9_N21
\hidden6|Add8~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add8~73_sumout\ = SUM(( \hidden6|Add7~73_sumout\ ) + ( VCC ) + ( \hidden6|Add8~26\ ))
-- \hidden6|Add8~74\ = CARRY(( \hidden6|Add7~73_sumout\ ) + ( VCC ) + ( \hidden6|Add8~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden6|ALT_INV_Add7~73_sumout\,
	cin => \hidden6|Add8~26\,
	sumout => \hidden6|Add8~73_sumout\,
	cout => \hidden6|Add8~74\);

-- Location: FF_X33_Y9_N22
\hidden6|voltage[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden6|Add8~73_sumout\,
	asdata => \hidden6|Add7~73_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden6|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|voltage\(25));

-- Location: MLABCELL_X34_Y9_N15
\hidden6|Add7~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add7~73_sumout\ = SUM(( \hidden6|voltage\(25) ) + ( \hidden6|sum\(10) ) + ( \hidden6|Add7~26\ ))
-- \hidden6|Add7~74\ = CARRY(( \hidden6|voltage\(25) ) + ( \hidden6|sum\(10) ) + ( \hidden6|Add7~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden6|ALT_INV_sum\(10),
	datad => \hidden6|ALT_INV_voltage\(25),
	cin => \hidden6|Add7~26\,
	sumout => \hidden6|Add7~73_sumout\,
	cout => \hidden6|Add7~74\);

-- Location: LABCELL_X33_Y9_N24
\hidden6|Add8~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add8~41_sumout\ = SUM(( \hidden6|Add7~41_sumout\ ) + ( VCC ) + ( \hidden6|Add8~74\ ))
-- \hidden6|Add8~42\ = CARRY(( \hidden6|Add7~41_sumout\ ) + ( VCC ) + ( \hidden6|Add8~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden6|ALT_INV_Add7~41_sumout\,
	cin => \hidden6|Add8~74\,
	sumout => \hidden6|Add8~41_sumout\,
	cout => \hidden6|Add8~42\);

-- Location: FF_X33_Y9_N25
\hidden6|voltage[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden6|Add8~41_sumout\,
	asdata => \hidden6|Add7~41_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden6|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|voltage\(26));

-- Location: MLABCELL_X34_Y9_N18
\hidden6|Add7~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add7~41_sumout\ = SUM(( \hidden6|sum\(10) ) + ( \hidden6|voltage\(26) ) + ( \hidden6|Add7~74\ ))
-- \hidden6|Add7~42\ = CARRY(( \hidden6|sum\(10) ) + ( \hidden6|voltage\(26) ) + ( \hidden6|Add7~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden6|ALT_INV_voltage\(26),
	datad => \hidden6|ALT_INV_sum\(10),
	cin => \hidden6|Add7~74\,
	sumout => \hidden6|Add7~41_sumout\,
	cout => \hidden6|Add7~42\);

-- Location: LABCELL_X33_Y9_N27
\hidden6|Add8~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add8~77_sumout\ = SUM(( \hidden6|Add7~77_sumout\ ) + ( VCC ) + ( \hidden6|Add8~42\ ))
-- \hidden6|Add8~78\ = CARRY(( \hidden6|Add7~77_sumout\ ) + ( VCC ) + ( \hidden6|Add8~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden6|ALT_INV_Add7~77_sumout\,
	cin => \hidden6|Add8~42\,
	sumout => \hidden6|Add8~77_sumout\,
	cout => \hidden6|Add8~78\);

-- Location: FF_X33_Y9_N28
\hidden6|voltage[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden6|Add8~77_sumout\,
	asdata => \hidden6|Add7~77_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden6|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|voltage\(27));

-- Location: MLABCELL_X34_Y9_N21
\hidden6|Add7~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add7~77_sumout\ = SUM(( \hidden6|voltage\(27) ) + ( \hidden6|sum\(10) ) + ( \hidden6|Add7~42\ ))
-- \hidden6|Add7~78\ = CARRY(( \hidden6|voltage\(27) ) + ( \hidden6|sum\(10) ) + ( \hidden6|Add7~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden6|ALT_INV_sum\(10),
	datad => \hidden6|ALT_INV_voltage\(27),
	cin => \hidden6|Add7~42\,
	sumout => \hidden6|Add7~77_sumout\,
	cout => \hidden6|Add7~78\);

-- Location: LABCELL_X33_Y9_N30
\hidden6|Add8~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add8~81_sumout\ = SUM(( \hidden6|Add7~81_sumout\ ) + ( VCC ) + ( \hidden6|Add8~78\ ))
-- \hidden6|Add8~82\ = CARRY(( \hidden6|Add7~81_sumout\ ) + ( VCC ) + ( \hidden6|Add8~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden6|ALT_INV_Add7~81_sumout\,
	cin => \hidden6|Add8~78\,
	sumout => \hidden6|Add8~81_sumout\,
	cout => \hidden6|Add8~82\);

-- Location: FF_X33_Y9_N31
\hidden6|voltage[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden6|Add8~81_sumout\,
	asdata => \hidden6|Add7~81_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden6|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|voltage\(28));

-- Location: MLABCELL_X34_Y9_N24
\hidden6|Add7~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add7~81_sumout\ = SUM(( \hidden6|sum\(10) ) + ( \hidden6|voltage\(28) ) + ( \hidden6|Add7~78\ ))
-- \hidden6|Add7~82\ = CARRY(( \hidden6|sum\(10) ) + ( \hidden6|voltage\(28) ) + ( \hidden6|Add7~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden6|ALT_INV_voltage\(28),
	datad => \hidden6|ALT_INV_sum\(10),
	cin => \hidden6|Add7~78\,
	sumout => \hidden6|Add7~81_sumout\,
	cout => \hidden6|Add7~82\);

-- Location: LABCELL_X33_Y9_N33
\hidden6|Add8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add8~1_sumout\ = SUM(( \hidden6|Add7~1_sumout\ ) + ( VCC ) + ( \hidden6|Add8~82\ ))
-- \hidden6|Add8~2\ = CARRY(( \hidden6|Add7~1_sumout\ ) + ( VCC ) + ( \hidden6|Add8~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden6|ALT_INV_Add7~1_sumout\,
	cin => \hidden6|Add8~82\,
	sumout => \hidden6|Add8~1_sumout\,
	cout => \hidden6|Add8~2\);

-- Location: FF_X33_Y9_N34
\hidden6|voltage[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden6|Add8~1_sumout\,
	asdata => \hidden6|Add7~1_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden6|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|voltage\(29));

-- Location: MLABCELL_X34_Y9_N27
\hidden6|Add7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add7~1_sumout\ = SUM(( \hidden6|voltage\(29) ) + ( \hidden6|sum\(10) ) + ( \hidden6|Add7~82\ ))
-- \hidden6|Add7~2\ = CARRY(( \hidden6|voltage\(29) ) + ( \hidden6|sum\(10) ) + ( \hidden6|Add7~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden6|ALT_INV_sum\(10),
	datad => \hidden6|ALT_INV_voltage\(29),
	cin => \hidden6|Add7~82\,
	sumout => \hidden6|Add7~1_sumout\,
	cout => \hidden6|Add7~2\);

-- Location: LABCELL_X33_Y9_N36
\hidden6|Add8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add8~5_sumout\ = SUM(( \hidden6|Add7~5_sumout\ ) + ( VCC ) + ( \hidden6|Add8~2\ ))
-- \hidden6|Add8~6\ = CARRY(( \hidden6|Add7~5_sumout\ ) + ( VCC ) + ( \hidden6|Add8~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden6|ALT_INV_Add7~5_sumout\,
	cin => \hidden6|Add8~2\,
	sumout => \hidden6|Add8~5_sumout\,
	cout => \hidden6|Add8~6\);

-- Location: FF_X33_Y9_N37
\hidden6|voltage[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden6|Add8~5_sumout\,
	asdata => \hidden6|Add7~5_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden6|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|voltage\(30));

-- Location: MLABCELL_X34_Y9_N30
\hidden6|Add7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add7~5_sumout\ = SUM(( \hidden6|sum\(10) ) + ( \hidden6|voltage\(30) ) + ( \hidden6|Add7~2\ ))
-- \hidden6|Add7~6\ = CARRY(( \hidden6|sum\(10) ) + ( \hidden6|voltage\(30) ) + ( \hidden6|Add7~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden6|ALT_INV_voltage\(30),
	datad => \hidden6|ALT_INV_sum\(10),
	cin => \hidden6|Add7~2\,
	sumout => \hidden6|Add7~5_sumout\,
	cout => \hidden6|Add7~6\);

-- Location: LABCELL_X33_Y9_N39
\hidden6|Add8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add8~9_sumout\ = SUM(( \hidden6|Add7~9_sumout\ ) + ( VCC ) + ( \hidden6|Add8~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden6|ALT_INV_Add7~9_sumout\,
	cin => \hidden6|Add8~6\,
	sumout => \hidden6|Add8~9_sumout\);

-- Location: FF_X33_Y9_N40
\hidden6|voltage[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden6|Add8~9_sumout\,
	asdata => \hidden6|Add7~9_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden6|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|voltage\(31));

-- Location: MLABCELL_X34_Y9_N33
\hidden6|Add7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|Add7~9_sumout\ = SUM(( \hidden6|voltage\(31) ) + ( \hidden6|sum\(10) ) + ( \hidden6|Add7~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden6|ALT_INV_voltage\(31),
	datac => \hidden6|ALT_INV_sum\(10),
	cin => \hidden6|Add7~6\,
	sumout => \hidden6|Add7~9_sumout\);

-- Location: LABCELL_X33_Y10_N18
\hidden6|LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|LessThan0~2_combout\ = ( !\hidden6|Add7~105_sumout\ & ( !\hidden6|Add7~113_sumout\ & ( (!\hidden6|Add7~109_sumout\ & (!\hidden6|Add7~97_sumout\ & (!\hidden6|Add7~101_sumout\ & !\hidden6|Add7~117_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden6|ALT_INV_Add7~109_sumout\,
	datab => \hidden6|ALT_INV_Add7~97_sumout\,
	datac => \hidden6|ALT_INV_Add7~101_sumout\,
	datad => \hidden6|ALT_INV_Add7~117_sumout\,
	datae => \hidden6|ALT_INV_Add7~105_sumout\,
	dataf => \hidden6|ALT_INV_Add7~113_sumout\,
	combout => \hidden6|LessThan0~2_combout\);

-- Location: LABCELL_X33_Y10_N24
\hidden6|LessThan0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|LessThan0~3_combout\ = ( !\hidden6|Add7~121_sumout\ & ( !\hidden6|Add7~125_sumout\ & ( (!\hidden6|Add7~93_sumout\) # ((!\hidden6|Add7~89_sumout\ & (!\hidden6|Add7~85_sumout\ & \hidden6|LessThan0~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden6|ALT_INV_Add7~89_sumout\,
	datab => \hidden6|ALT_INV_Add7~85_sumout\,
	datac => \hidden6|ALT_INV_LessThan0~2_combout\,
	datad => \hidden6|ALT_INV_Add7~93_sumout\,
	datae => \hidden6|ALT_INV_Add7~121_sumout\,
	dataf => \hidden6|ALT_INV_Add7~125_sumout\,
	combout => \hidden6|LessThan0~3_combout\);

-- Location: LABCELL_X33_Y10_N12
\hidden6|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|LessThan0~1_combout\ = ( !\hidden6|Add7~45_sumout\ & ( !\hidden6|Add7~49_sumout\ & ( (!\hidden6|Add7~53_sumout\ & (!\hidden6|Add7~61_sumout\ & !\hidden6|Add7~57_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden6|ALT_INV_Add7~53_sumout\,
	datac => \hidden6|ALT_INV_Add7~61_sumout\,
	datad => \hidden6|ALT_INV_Add7~57_sumout\,
	datae => \hidden6|ALT_INV_Add7~45_sumout\,
	dataf => \hidden6|ALT_INV_Add7~49_sumout\,
	combout => \hidden6|LessThan0~1_combout\);

-- Location: MLABCELL_X34_Y9_N57
\hidden6|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|LessThan0~0_combout\ = ( !\hidden6|Add7~17_sumout\ & ( !\hidden6|Add7~13_sumout\ & ( (!\hidden6|Add7~25_sumout\ & !\hidden6|Add7~21_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden6|ALT_INV_Add7~25_sumout\,
	datad => \hidden6|ALT_INV_Add7~21_sumout\,
	datae => \hidden6|ALT_INV_Add7~17_sumout\,
	dataf => \hidden6|ALT_INV_Add7~13_sumout\,
	combout => \hidden6|LessThan0~0_combout\);

-- Location: MLABCELL_X34_Y9_N36
\hidden6|LessThan0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|LessThan0~5_combout\ = ( !\hidden6|Add7~29_sumout\ & ( !\hidden6|Add7~81_sumout\ & ( (!\hidden6|Add7~33_sumout\ & (!\hidden6|Add7~65_sumout\ & (!\hidden6|Add7~41_sumout\ & !\hidden6|Add7~37_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden6|ALT_INV_Add7~33_sumout\,
	datab => \hidden6|ALT_INV_Add7~65_sumout\,
	datac => \hidden6|ALT_INV_Add7~41_sumout\,
	datad => \hidden6|ALT_INV_Add7~37_sumout\,
	datae => \hidden6|ALT_INV_Add7~29_sumout\,
	dataf => \hidden6|ALT_INV_Add7~81_sumout\,
	combout => \hidden6|LessThan0~5_combout\);

-- Location: MLABCELL_X34_Y9_N42
\hidden6|LessThan0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|LessThan0~6_combout\ = ( !\hidden6|Add7~1_sumout\ & ( !\hidden6|Add7~5_sumout\ & ( (!\hidden6|Add7~69_sumout\ & (!\hidden6|Add7~77_sumout\ & !\hidden6|Add7~73_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden6|ALT_INV_Add7~69_sumout\,
	datac => \hidden6|ALT_INV_Add7~77_sumout\,
	datad => \hidden6|ALT_INV_Add7~73_sumout\,
	datae => \hidden6|ALT_INV_Add7~1_sumout\,
	dataf => \hidden6|ALT_INV_Add7~5_sumout\,
	combout => \hidden6|LessThan0~6_combout\);

-- Location: MLABCELL_X34_Y9_N48
\hidden6|LessThan0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden6|LessThan0~4_combout\ = ( \hidden6|LessThan0~5_combout\ & ( \hidden6|LessThan0~6_combout\ & ( (!\hidden6|Add7~9_sumout\ & ((!\hidden6|LessThan0~3_combout\) # ((!\hidden6|LessThan0~1_combout\) # (!\hidden6|LessThan0~0_combout\)))) ) ) ) # ( 
-- !\hidden6|LessThan0~5_combout\ & ( \hidden6|LessThan0~6_combout\ & ( !\hidden6|Add7~9_sumout\ ) ) ) # ( \hidden6|LessThan0~5_combout\ & ( !\hidden6|LessThan0~6_combout\ & ( !\hidden6|Add7~9_sumout\ ) ) ) # ( !\hidden6|LessThan0~5_combout\ & ( 
-- !\hidden6|LessThan0~6_combout\ & ( !\hidden6|Add7~9_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden6|ALT_INV_Add7~9_sumout\,
	datab => \hidden6|ALT_INV_LessThan0~3_combout\,
	datac => \hidden6|ALT_INV_LessThan0~1_combout\,
	datad => \hidden6|ALT_INV_LessThan0~0_combout\,
	datae => \hidden6|ALT_INV_LessThan0~5_combout\,
	dataf => \hidden6|ALT_INV_LessThan0~6_combout\,
	combout => \hidden6|LessThan0~4_combout\);

-- Location: FF_X34_Y9_N50
\hidden6|spike_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden6|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden6|spike_out~q\);

-- Location: MLABCELL_X28_Y6_N39
\output1|tmp_sum_6[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|tmp_sum_6[1]~feeder_combout\ = ( \hidden6|spike_out~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \hidden6|ALT_INV_spike_out~q\,
	combout => \output1|tmp_sum_6[1]~feeder_combout\);

-- Location: FF_X28_Y6_N40
\output1|tmp_sum_6[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|tmp_sum_6[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|tmp_sum_6\(1));

-- Location: LABCELL_X33_Y12_N39
\hidden0|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add1~1_combout\ = ( !\hidden6|tmp_sum_2\(3) & ( \hidden6|tmp_sum_1\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden6|ALT_INV_tmp_sum_1\(0),
	dataf => \hidden6|ALT_INV_tmp_sum_2\(3),
	combout => \hidden0|Add1~1_combout\);

-- Location: FF_X33_Y12_N40
\hidden0|tmp_sum_1_2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden0|Add1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden0|tmp_sum_1_2\(3));

-- Location: LABCELL_X35_Y12_N48
\hidden5|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add1~0_combout\ = ( !\hidden6|tmp_sum_2\(3) & ( \hidden6|tmp_sum_1\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \hidden6|ALT_INV_tmp_sum_2\(3),
	dataf => \hidden6|ALT_INV_tmp_sum_1\(0),
	combout => \hidden5|Add1~0_combout\);

-- Location: FF_X35_Y12_N49
\hidden5|tmp_sum_1_2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden5|Add1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden5|tmp_sum_1_2\(6));

-- Location: LABCELL_X35_Y12_N45
\hidden1|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add1~0_combout\ = ( \hidden6|tmp_sum_2\(3) & ( \hidden6|tmp_sum_1\(0) ) ) # ( !\hidden6|tmp_sum_2\(3) & ( \hidden6|tmp_sum_1\(0) ) ) # ( \hidden6|tmp_sum_2\(3) & ( !\hidden6|tmp_sum_1\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \hidden6|ALT_INV_tmp_sum_2\(3),
	dataf => \hidden6|ALT_INV_tmp_sum_1\(0),
	combout => \hidden1|Add1~0_combout\);

-- Location: FF_X35_Y12_N46
\hidden2|tmp_sum_1_2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden1|Add1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden2|tmp_sum_1_2\(9));

-- Location: LABCELL_X33_Y12_N45
\hidden0|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add1~0_combout\ = ( \hidden6|tmp_sum_2\(3) & ( !\hidden6|tmp_sum_1\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden6|ALT_INV_tmp_sum_1\(0),
	dataf => \hidden6|ALT_INV_tmp_sum_2\(3),
	combout => \hidden0|Add1~0_combout\);

-- Location: FF_X33_Y12_N47
\hidden5|tmp_sum_1_2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden0|Add1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden5|tmp_sum_1_2\(3));

-- Location: FF_X33_Y12_N43
\hidden0|tmp_sum_1_2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden0|Add1~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden0|tmp_sum_1_2\(2));

-- Location: MLABCELL_X28_Y12_N0
\hidden5|Add4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add4~13_sumout\ = SUM(( \hidden6|tmp_sum_b_0\(3) ) + ( \hidden0|tmp_sum_1_2\(3) ) + ( !VCC ))
-- \hidden5|Add4~14\ = CARRY(( \hidden6|tmp_sum_b_0\(3) ) + ( \hidden0|tmp_sum_1_2\(3) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden0|ALT_INV_tmp_sum_1_2\(3),
	datad => \hidden6|ALT_INV_tmp_sum_b_0\(3),
	cin => GND,
	sumout => \hidden5|Add4~13_sumout\,
	cout => \hidden5|Add4~14\);

-- Location: MLABCELL_X28_Y12_N3
\hidden5|Add4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add4~17_sumout\ = SUM(( \hidden0|tmp_sum_1_2\(2) ) + ( GND ) + ( \hidden5|Add4~14\ ))
-- \hidden5|Add4~18\ = CARRY(( \hidden0|tmp_sum_1_2\(2) ) + ( GND ) + ( \hidden5|Add4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden0|ALT_INV_tmp_sum_1_2\(2),
	cin => \hidden5|Add4~14\,
	sumout => \hidden5|Add4~17_sumout\,
	cout => \hidden5|Add4~18\);

-- Location: MLABCELL_X28_Y12_N6
\hidden5|Add4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add4~21_sumout\ = SUM(( \hidden5|tmp_sum_1_2\(3) ) + ( GND ) + ( \hidden5|Add4~18\ ))
-- \hidden5|Add4~22\ = CARRY(( \hidden5|tmp_sum_1_2\(3) ) + ( GND ) + ( \hidden5|Add4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden5|ALT_INV_tmp_sum_1_2\(3),
	cin => \hidden5|Add4~18\,
	sumout => \hidden5|Add4~21_sumout\,
	cout => \hidden5|Add4~22\);

-- Location: MLABCELL_X28_Y12_N9
\hidden5|Add4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add4~25_sumout\ = SUM(( \hidden6|tmp_sum_b_0\(3) ) + ( \hidden2|tmp_sum_1_2\(9) ) + ( \hidden5|Add4~22\ ))
-- \hidden5|Add4~26\ = CARRY(( \hidden6|tmp_sum_b_0\(3) ) + ( \hidden2|tmp_sum_1_2\(9) ) + ( \hidden5|Add4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden6|ALT_INV_tmp_sum_b_0\(3),
	dataf => \hidden2|ALT_INV_tmp_sum_1_2\(9),
	cin => \hidden5|Add4~22\,
	sumout => \hidden5|Add4~25_sumout\,
	cout => \hidden5|Add4~26\);

-- Location: MLABCELL_X28_Y12_N12
\hidden5|Add4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add4~29_sumout\ = SUM(( \hidden0|tmp_sum_b_0\(23) ) + ( \hidden2|tmp_sum_1_2\(9) ) + ( \hidden5|Add4~26\ ))
-- \hidden5|Add4~30\ = CARRY(( \hidden0|tmp_sum_b_0\(23) ) + ( \hidden2|tmp_sum_1_2\(9) ) + ( \hidden5|Add4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden0|ALT_INV_tmp_sum_b_0\(23),
	datac => \hidden2|ALT_INV_tmp_sum_1_2\(9),
	cin => \hidden5|Add4~26\,
	sumout => \hidden5|Add4~29_sumout\,
	cout => \hidden5|Add4~30\);

-- Location: MLABCELL_X28_Y12_N15
\hidden5|Add4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add4~5_sumout\ = SUM(( \hidden6|tmp_sum_b_0\(7) ) + ( \hidden5|tmp_sum_1_2\(6) ) + ( \hidden5|Add4~30\ ))
-- \hidden5|Add4~6\ = CARRY(( \hidden6|tmp_sum_b_0\(7) ) + ( \hidden5|tmp_sum_1_2\(6) ) + ( \hidden5|Add4~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden6|ALT_INV_tmp_sum_b_0\(7),
	datac => \hidden5|ALT_INV_tmp_sum_1_2\(6),
	cin => \hidden5|Add4~30\,
	sumout => \hidden5|Add4~5_sumout\,
	cout => \hidden5|Add4~6\);

-- Location: MLABCELL_X28_Y12_N18
\hidden5|Add4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add4~9_sumout\ = SUM(( \hidden0|tmp_sum_b_0\(23) ) + ( \hidden0|tmp_sum_1_2\(3) ) + ( \hidden5|Add4~6\ ))
-- \hidden5|Add4~10\ = CARRY(( \hidden0|tmp_sum_b_0\(23) ) + ( \hidden0|tmp_sum_1_2\(3) ) + ( \hidden5|Add4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden0|ALT_INV_tmp_sum_b_0\(23),
	datac => \hidden0|ALT_INV_tmp_sum_1_2\(3),
	cin => \hidden5|Add4~6\,
	sumout => \hidden5|Add4~9_sumout\,
	cout => \hidden5|Add4~10\);

-- Location: FF_X28_Y12_N19
\hidden5|tmp_sum_b_0_1_2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden5|Add4~9_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden5|tmp_sum_b_0_1_2\(7));

-- Location: FF_X24_Y12_N14
\hidden5|sum[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden5|tmp_sum_b_0_1_2\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden5|sum\(7));

-- Location: FF_X23_Y12_N23
\hidden5|voltage[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden5|Add7~89_sumout\,
	sclr => \control|ly2_delay\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden5|voltage\(7));

-- Location: FF_X28_Y12_N16
\hidden5|tmp_sum_b_0_1_2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden5|Add4~5_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden5|tmp_sum_b_0_1_2\(6));

-- Location: FF_X23_Y12_N7
\hidden5|sum[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden5|tmp_sum_b_0_1_2\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden5|sum\(6));

-- Location: FF_X28_Y12_N13
\hidden5|tmp_sum_b_0_1_2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden5|Add4~29_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden5|tmp_sum_b_0_1_2\(5));

-- Location: FF_X23_Y12_N50
\hidden5|sum[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden5|tmp_sum_b_0_1_2\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden5|sum\(5));

-- Location: FF_X28_Y12_N10
\hidden5|tmp_sum_b_0_1_2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden5|Add4~25_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden5|tmp_sum_b_0_1_2\(4));

-- Location: FF_X23_Y12_N56
\hidden5|sum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden5|tmp_sum_b_0_1_2\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden5|sum\(4));

-- Location: FF_X28_Y12_N7
\hidden5|tmp_sum_b_0_1_2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden5|Add4~21_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden5|tmp_sum_b_0_1_2\(3));

-- Location: FF_X23_Y12_N59
\hidden5|sum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden5|tmp_sum_b_0_1_2\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden5|sum\(3));

-- Location: FF_X28_Y12_N4
\hidden5|tmp_sum_b_0_1_2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden5|Add4~17_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden5|tmp_sum_b_0_1_2\(2));

-- Location: FF_X23_Y12_N41
\hidden5|sum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden5|tmp_sum_b_0_1_2\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden5|sum\(2));

-- Location: FF_X28_Y12_N1
\hidden5|tmp_sum_b_0_1_2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden5|Add4~13_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden5|tmp_sum_b_0_1_2\(1));

-- Location: FF_X23_Y12_N29
\hidden5|sum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden5|tmp_sum_b_0_1_2\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden5|sum\(1));

-- Location: LABCELL_X27_Y12_N36
\hidden5|tmp_sum_b_0_1_2[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|tmp_sum_b_0_1_2[0]~feeder_combout\ = ( \hidden2|tmp_sum_1_2\(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \hidden2|ALT_INV_tmp_sum_1_2\(8),
	combout => \hidden5|tmp_sum_b_0_1_2[0]~feeder_combout\);

-- Location: FF_X27_Y12_N37
\hidden5|tmp_sum_b_0_1_2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden5|tmp_sum_b_0_1_2[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden5|tmp_sum_b_0_1_2\(0));

-- Location: FF_X23_Y12_N47
\hidden5|sum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden5|tmp_sum_b_0_1_2\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden5|sum\(0));

-- Location: LABCELL_X23_Y12_N0
\hidden5|Add7~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add7~97_sumout\ = SUM(( \hidden5|sum\(0) ) + ( \hidden5|voltage\(0) ) + ( !VCC ))
-- \hidden5|Add7~98\ = CARRY(( \hidden5|sum\(0) ) + ( \hidden5|voltage\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden5|ALT_INV_voltage\(0),
	datad => \hidden5|ALT_INV_sum\(0),
	cin => GND,
	sumout => \hidden5|Add7~97_sumout\,
	cout => \hidden5|Add7~98\);

-- Location: FF_X23_Y12_N2
\hidden5|voltage[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden5|Add7~97_sumout\,
	sclr => \control|ly2_delay\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden5|voltage\(0));

-- Location: LABCELL_X23_Y12_N3
\hidden5|Add7~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add7~101_sumout\ = SUM(( \hidden5|sum\(1) ) + ( \hidden5|voltage\(1) ) + ( \hidden5|Add7~98\ ))
-- \hidden5|Add7~102\ = CARRY(( \hidden5|sum\(1) ) + ( \hidden5|voltage\(1) ) + ( \hidden5|Add7~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden5|ALT_INV_voltage\(1),
	datad => \hidden5|ALT_INV_sum\(1),
	cin => \hidden5|Add7~98\,
	sumout => \hidden5|Add7~101_sumout\,
	cout => \hidden5|Add7~102\);

-- Location: FF_X23_Y12_N5
\hidden5|voltage[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden5|Add7~101_sumout\,
	sclr => \control|ly2_delay\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden5|voltage\(1));

-- Location: LABCELL_X23_Y12_N6
\hidden5|Add7~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add7~105_sumout\ = SUM(( \hidden5|voltage\(2) ) + ( \hidden5|sum\(2) ) + ( \hidden5|Add7~102\ ))
-- \hidden5|Add7~106\ = CARRY(( \hidden5|voltage\(2) ) + ( \hidden5|sum\(2) ) + ( \hidden5|Add7~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden5|ALT_INV_sum\(2),
	datac => \hidden5|ALT_INV_voltage\(2),
	cin => \hidden5|Add7~102\,
	sumout => \hidden5|Add7~105_sumout\,
	cout => \hidden5|Add7~106\);

-- Location: FF_X23_Y12_N35
\hidden5|voltage[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden5|Add7~105_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden5|voltage\(2));

-- Location: LABCELL_X23_Y12_N9
\hidden5|Add7~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add7~109_sumout\ = SUM(( \hidden5|sum\(3) ) + ( \hidden5|voltage\(3) ) + ( \hidden5|Add7~106\ ))
-- \hidden5|Add7~110\ = CARRY(( \hidden5|sum\(3) ) + ( \hidden5|voltage\(3) ) + ( \hidden5|Add7~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden5|ALT_INV_voltage\(3),
	datad => \hidden5|ALT_INV_sum\(3),
	cin => \hidden5|Add7~106\,
	sumout => \hidden5|Add7~109_sumout\,
	cout => \hidden5|Add7~110\);

-- Location: FF_X23_Y12_N11
\hidden5|voltage[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden5|Add7~109_sumout\,
	sclr => \control|ly2_delay\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden5|voltage\(3));

-- Location: LABCELL_X23_Y12_N12
\hidden5|Add7~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add7~113_sumout\ = SUM(( \hidden5|sum\(4) ) + ( \hidden5|voltage\(4) ) + ( \hidden5|Add7~110\ ))
-- \hidden5|Add7~114\ = CARRY(( \hidden5|sum\(4) ) + ( \hidden5|voltage\(4) ) + ( \hidden5|Add7~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden5|ALT_INV_voltage\(4),
	datad => \hidden5|ALT_INV_sum\(4),
	cin => \hidden5|Add7~110\,
	sumout => \hidden5|Add7~113_sumout\,
	cout => \hidden5|Add7~114\);

-- Location: FF_X23_Y12_N14
\hidden5|voltage[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden5|Add7~113_sumout\,
	sclr => \control|ly2_delay\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden5|voltage\(4));

-- Location: LABCELL_X23_Y12_N15
\hidden5|Add7~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add7~117_sumout\ = SUM(( \hidden5|voltage\(5) ) + ( \hidden5|sum\(5) ) + ( \hidden5|Add7~114\ ))
-- \hidden5|Add7~118\ = CARRY(( \hidden5|voltage\(5) ) + ( \hidden5|sum\(5) ) + ( \hidden5|Add7~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden5|ALT_INV_sum\(5),
	datac => \hidden5|ALT_INV_voltage\(5),
	cin => \hidden5|Add7~114\,
	sumout => \hidden5|Add7~117_sumout\,
	cout => \hidden5|Add7~118\);

-- Location: FF_X23_Y12_N17
\hidden5|voltage[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden5|Add7~117_sumout\,
	sclr => \control|ly2_delay\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden5|voltage\(5));

-- Location: LABCELL_X23_Y12_N18
\hidden5|Add7~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add7~85_sumout\ = SUM(( \hidden5|sum\(6) ) + ( \hidden5|voltage\(6) ) + ( \hidden5|Add7~118\ ))
-- \hidden5|Add7~86\ = CARRY(( \hidden5|sum\(6) ) + ( \hidden5|voltage\(6) ) + ( \hidden5|Add7~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden5|ALT_INV_voltage\(6),
	datad => \hidden5|ALT_INV_sum\(6),
	cin => \hidden5|Add7~118\,
	sumout => \hidden5|Add7~85_sumout\,
	cout => \hidden5|Add7~86\);

-- Location: FF_X23_Y12_N20
\hidden5|voltage[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden5|Add7~85_sumout\,
	sclr => \control|ly2_delay\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden5|voltage\(6));

-- Location: LABCELL_X23_Y12_N21
\hidden5|Add7~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add7~89_sumout\ = SUM(( \hidden5|voltage\(7) ) + ( \hidden5|sum\(7) ) + ( \hidden5|Add7~86\ ))
-- \hidden5|Add7~90\ = CARRY(( \hidden5|voltage\(7) ) + ( \hidden5|sum\(7) ) + ( \hidden5|Add7~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden5|ALT_INV_sum\(7),
	datad => \hidden5|ALT_INV_voltage\(7),
	cin => \hidden5|Add7~86\,
	sumout => \hidden5|Add7~89_sumout\,
	cout => \hidden5|Add7~90\);

-- Location: MLABCELL_X28_Y12_N21
\hidden5|Add4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add4~1_sumout\ = SUM(( \hidden0|tmp_sum_b_0\(23) ) + ( \hidden0|tmp_sum_1_2\(3) ) + ( \hidden5|Add4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden0|ALT_INV_tmp_sum_1_2\(3),
	datab => \hidden0|ALT_INV_tmp_sum_b_0\(23),
	cin => \hidden5|Add4~10\,
	sumout => \hidden5|Add4~1_sumout\);

-- Location: FF_X28_Y12_N22
\hidden5|tmp_sum_b_0_1_2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden5|Add4~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden5|tmp_sum_b_0_1_2\(8));

-- Location: FF_X23_Y12_N26
\hidden5|sum[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden5|tmp_sum_b_0_1_2\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden5|sum\(8));

-- Location: LABCELL_X22_Y12_N30
\hidden5|Add8~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add8~85_sumout\ = SUM(( \hidden5|Add7~93_sumout\ ) + ( VCC ) + ( !VCC ))
-- \hidden5|Add8~86\ = CARRY(( \hidden5|Add7~93_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden5|ALT_INV_Add7~93_sumout\,
	cin => GND,
	sumout => \hidden5|Add8~85_sumout\,
	cout => \hidden5|Add8~86\);

-- Location: FF_X22_Y12_N31
\hidden5|voltage[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden5|Add8~85_sumout\,
	asdata => \hidden5|Add7~93_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden5|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden5|voltage\(8));

-- Location: LABCELL_X23_Y12_N24
\hidden5|Add7~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add7~93_sumout\ = SUM(( \hidden5|voltage\(8) ) + ( \hidden5|sum\(8) ) + ( \hidden5|Add7~90\ ))
-- \hidden5|Add7~94\ = CARRY(( \hidden5|voltage\(8) ) + ( \hidden5|sum\(8) ) + ( \hidden5|Add7~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden5|ALT_INV_sum\(8),
	datac => \hidden5|ALT_INV_voltage\(8),
	cin => \hidden5|Add7~90\,
	sumout => \hidden5|Add7~93_sumout\,
	cout => \hidden5|Add7~94\);

-- Location: LABCELL_X22_Y12_N33
\hidden5|Add8~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add8~45_sumout\ = SUM(( \hidden5|Add7~45_sumout\ ) + ( VCC ) + ( \hidden5|Add8~86\ ))
-- \hidden5|Add8~46\ = CARRY(( \hidden5|Add7~45_sumout\ ) + ( VCC ) + ( \hidden5|Add8~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden5|ALT_INV_Add7~45_sumout\,
	cin => \hidden5|Add8~86\,
	sumout => \hidden5|Add8~45_sumout\,
	cout => \hidden5|Add8~46\);

-- Location: FF_X22_Y12_N34
\hidden5|voltage[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden5|Add8~45_sumout\,
	asdata => \hidden5|Add7~45_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden5|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden5|voltage\(9));

-- Location: LABCELL_X23_Y12_N27
\hidden5|Add7~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add7~45_sumout\ = SUM(( \hidden5|voltage\(9) ) + ( \hidden5|sum\(8) ) + ( \hidden5|Add7~94\ ))
-- \hidden5|Add7~46\ = CARRY(( \hidden5|voltage\(9) ) + ( \hidden5|sum\(8) ) + ( \hidden5|Add7~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden5|ALT_INV_sum\(8),
	datad => \hidden5|ALT_INV_voltage\(9),
	cin => \hidden5|Add7~94\,
	sumout => \hidden5|Add7~45_sumout\,
	cout => \hidden5|Add7~46\);

-- Location: LABCELL_X22_Y12_N36
\hidden5|Add8~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add8~49_sumout\ = SUM(( \hidden5|Add7~49_sumout\ ) + ( VCC ) + ( \hidden5|Add8~46\ ))
-- \hidden5|Add8~50\ = CARRY(( \hidden5|Add7~49_sumout\ ) + ( VCC ) + ( \hidden5|Add8~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden5|ALT_INV_Add7~49_sumout\,
	cin => \hidden5|Add8~46\,
	sumout => \hidden5|Add8~49_sumout\,
	cout => \hidden5|Add8~50\);

-- Location: FF_X22_Y12_N37
\hidden5|voltage[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden5|Add8~49_sumout\,
	asdata => \hidden5|Add7~49_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden5|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden5|voltage\(10));

-- Location: LABCELL_X23_Y12_N30
\hidden5|Add7~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add7~49_sumout\ = SUM(( \hidden5|voltage\(10) ) + ( \hidden5|sum\(8) ) + ( \hidden5|Add7~46\ ))
-- \hidden5|Add7~50\ = CARRY(( \hidden5|voltage\(10) ) + ( \hidden5|sum\(8) ) + ( \hidden5|Add7~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden5|ALT_INV_sum\(8),
	datac => \hidden5|ALT_INV_voltage\(10),
	cin => \hidden5|Add7~46\,
	sumout => \hidden5|Add7~49_sumout\,
	cout => \hidden5|Add7~50\);

-- Location: LABCELL_X22_Y12_N39
\hidden5|Add8~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add8~53_sumout\ = SUM(( \hidden5|Add7~53_sumout\ ) + ( VCC ) + ( \hidden5|Add8~50\ ))
-- \hidden5|Add8~54\ = CARRY(( \hidden5|Add7~53_sumout\ ) + ( VCC ) + ( \hidden5|Add8~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden5|ALT_INV_Add7~53_sumout\,
	cin => \hidden5|Add8~50\,
	sumout => \hidden5|Add8~53_sumout\,
	cout => \hidden5|Add8~54\);

-- Location: FF_X22_Y12_N41
\hidden5|voltage[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden5|Add8~53_sumout\,
	asdata => \hidden5|Add7~53_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden5|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden5|voltage\(11));

-- Location: LABCELL_X23_Y12_N33
\hidden5|Add7~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add7~53_sumout\ = SUM(( \hidden5|voltage\(11) ) + ( \hidden5|sum\(8) ) + ( \hidden5|Add7~50\ ))
-- \hidden5|Add7~54\ = CARRY(( \hidden5|voltage\(11) ) + ( \hidden5|sum\(8) ) + ( \hidden5|Add7~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden5|ALT_INV_voltage\(11),
	dataf => \hidden5|ALT_INV_sum\(8),
	cin => \hidden5|Add7~50\,
	sumout => \hidden5|Add7~53_sumout\,
	cout => \hidden5|Add7~54\);

-- Location: LABCELL_X22_Y12_N42
\hidden5|Add8~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add8~57_sumout\ = SUM(( \hidden5|Add7~57_sumout\ ) + ( VCC ) + ( \hidden5|Add8~54\ ))
-- \hidden5|Add8~58\ = CARRY(( \hidden5|Add7~57_sumout\ ) + ( VCC ) + ( \hidden5|Add8~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden5|ALT_INV_Add7~57_sumout\,
	cin => \hidden5|Add8~54\,
	sumout => \hidden5|Add8~57_sumout\,
	cout => \hidden5|Add8~58\);

-- Location: FF_X22_Y12_N43
\hidden5|voltage[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden5|Add8~57_sumout\,
	asdata => \hidden5|Add7~57_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden5|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden5|voltage\(12));

-- Location: LABCELL_X23_Y12_N36
\hidden5|Add7~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add7~57_sumout\ = SUM(( \hidden5|voltage\(12) ) + ( \hidden5|sum\(8) ) + ( \hidden5|Add7~54\ ))
-- \hidden5|Add7~58\ = CARRY(( \hidden5|voltage\(12) ) + ( \hidden5|sum\(8) ) + ( \hidden5|Add7~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden5|ALT_INV_sum\(8),
	datad => \hidden5|ALT_INV_voltage\(12),
	cin => \hidden5|Add7~54\,
	sumout => \hidden5|Add7~57_sumout\,
	cout => \hidden5|Add7~58\);

-- Location: LABCELL_X22_Y12_N45
\hidden5|Add8~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add8~61_sumout\ = SUM(( \hidden5|Add7~61_sumout\ ) + ( VCC ) + ( \hidden5|Add8~58\ ))
-- \hidden5|Add8~62\ = CARRY(( \hidden5|Add7~61_sumout\ ) + ( VCC ) + ( \hidden5|Add8~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden5|ALT_INV_Add7~61_sumout\,
	cin => \hidden5|Add8~58\,
	sumout => \hidden5|Add8~61_sumout\,
	cout => \hidden5|Add8~62\);

-- Location: FF_X22_Y12_N46
\hidden5|voltage[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden5|Add8~61_sumout\,
	asdata => \hidden5|Add7~61_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden5|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden5|voltage\(13));

-- Location: LABCELL_X23_Y12_N39
\hidden5|Add7~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add7~61_sumout\ = SUM(( \hidden5|voltage\(13) ) + ( \hidden5|sum\(8) ) + ( \hidden5|Add7~58\ ))
-- \hidden5|Add7~62\ = CARRY(( \hidden5|voltage\(13) ) + ( \hidden5|sum\(8) ) + ( \hidden5|Add7~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden5|ALT_INV_voltage\(13),
	dataf => \hidden5|ALT_INV_sum\(8),
	cin => \hidden5|Add7~58\,
	sumout => \hidden5|Add7~61_sumout\,
	cout => \hidden5|Add7~62\);

-- Location: LABCELL_X22_Y12_N48
\hidden5|Add8~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add8~89_sumout\ = SUM(( \hidden5|Add7~121_sumout\ ) + ( VCC ) + ( \hidden5|Add8~62\ ))
-- \hidden5|Add8~90\ = CARRY(( \hidden5|Add7~121_sumout\ ) + ( VCC ) + ( \hidden5|Add8~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden5|ALT_INV_Add7~121_sumout\,
	cin => \hidden5|Add8~62\,
	sumout => \hidden5|Add8~89_sumout\,
	cout => \hidden5|Add8~90\);

-- Location: FF_X22_Y12_N49
\hidden5|voltage[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden5|Add8~89_sumout\,
	asdata => \hidden5|Add7~121_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden5|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden5|voltage\(14));

-- Location: LABCELL_X23_Y12_N42
\hidden5|Add7~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add7~121_sumout\ = SUM(( \hidden5|voltage\(14) ) + ( \hidden5|sum\(8) ) + ( \hidden5|Add7~62\ ))
-- \hidden5|Add7~122\ = CARRY(( \hidden5|voltage\(14) ) + ( \hidden5|sum\(8) ) + ( \hidden5|Add7~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden5|ALT_INV_sum\(8),
	datad => \hidden5|ALT_INV_voltage\(14),
	cin => \hidden5|Add7~62\,
	sumout => \hidden5|Add7~121_sumout\,
	cout => \hidden5|Add7~122\);

-- Location: LABCELL_X22_Y12_N51
\hidden5|Add8~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add8~93_sumout\ = SUM(( \hidden5|Add7~125_sumout\ ) + ( VCC ) + ( \hidden5|Add8~90\ ))
-- \hidden5|Add8~94\ = CARRY(( \hidden5|Add7~125_sumout\ ) + ( VCC ) + ( \hidden5|Add8~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden5|ALT_INV_Add7~125_sumout\,
	cin => \hidden5|Add8~90\,
	sumout => \hidden5|Add8~93_sumout\,
	cout => \hidden5|Add8~94\);

-- Location: FF_X22_Y12_N53
\hidden5|voltage[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden5|Add8~93_sumout\,
	asdata => \hidden5|Add7~125_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden5|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden5|voltage\(15));

-- Location: LABCELL_X23_Y12_N45
\hidden5|Add7~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add7~125_sumout\ = SUM(( \hidden5|voltage\(15) ) + ( \hidden5|sum\(8) ) + ( \hidden5|Add7~122\ ))
-- \hidden5|Add7~126\ = CARRY(( \hidden5|voltage\(15) ) + ( \hidden5|sum\(8) ) + ( \hidden5|Add7~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden5|ALT_INV_voltage\(15),
	dataf => \hidden5|ALT_INV_sum\(8),
	cin => \hidden5|Add7~122\,
	sumout => \hidden5|Add7~125_sumout\,
	cout => \hidden5|Add7~126\);

-- Location: LABCELL_X22_Y12_N18
\hidden5|LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|LessThan0~2_combout\ = ( !\hidden5|Add7~117_sumout\ & ( !\hidden5|Add7~113_sumout\ & ( (!\hidden5|Add7~105_sumout\ & (!\hidden5|Add7~109_sumout\ & (!\hidden5|Add7~97_sumout\ & !\hidden5|Add7~101_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden5|ALT_INV_Add7~105_sumout\,
	datab => \hidden5|ALT_INV_Add7~109_sumout\,
	datac => \hidden5|ALT_INV_Add7~97_sumout\,
	datad => \hidden5|ALT_INV_Add7~101_sumout\,
	datae => \hidden5|ALT_INV_Add7~117_sumout\,
	dataf => \hidden5|ALT_INV_Add7~113_sumout\,
	combout => \hidden5|LessThan0~2_combout\);

-- Location: LABCELL_X22_Y12_N0
\hidden5|LessThan0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|LessThan0~3_combout\ = ( !\hidden5|Add7~121_sumout\ & ( \hidden5|LessThan0~2_combout\ & ( (!\hidden5|Add7~125_sumout\ & ((!\hidden5|Add7~93_sumout\) # ((!\hidden5|Add7~89_sumout\ & !\hidden5|Add7~85_sumout\)))) ) ) ) # ( 
-- !\hidden5|Add7~121_sumout\ & ( !\hidden5|LessThan0~2_combout\ & ( (!\hidden5|Add7~125_sumout\ & !\hidden5|Add7~93_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000000000000000000011110000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden5|ALT_INV_Add7~89_sumout\,
	datab => \hidden5|ALT_INV_Add7~85_sumout\,
	datac => \hidden5|ALT_INV_Add7~125_sumout\,
	datad => \hidden5|ALT_INV_Add7~93_sumout\,
	datae => \hidden5|ALT_INV_Add7~121_sumout\,
	dataf => \hidden5|ALT_INV_LessThan0~2_combout\,
	combout => \hidden5|LessThan0~3_combout\);

-- Location: LABCELL_X22_Y12_N12
\hidden5|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|LessThan0~1_combout\ = ( !\hidden5|Add7~57_sumout\ & ( !\hidden5|Add7~61_sumout\ & ( (!\hidden5|Add7~45_sumout\ & (!\hidden5|Add7~53_sumout\ & !\hidden5|Add7~49_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden5|ALT_INV_Add7~45_sumout\,
	datac => \hidden5|ALT_INV_Add7~53_sumout\,
	datad => \hidden5|ALT_INV_Add7~49_sumout\,
	datae => \hidden5|ALT_INV_Add7~57_sumout\,
	dataf => \hidden5|ALT_INV_Add7~61_sumout\,
	combout => \hidden5|LessThan0~1_combout\);

-- Location: LABCELL_X22_Y12_N54
\hidden5|Add8~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add8~29_sumout\ = SUM(( \hidden5|Add7~29_sumout\ ) + ( VCC ) + ( \hidden5|Add8~94\ ))
-- \hidden5|Add8~30\ = CARRY(( \hidden5|Add7~29_sumout\ ) + ( VCC ) + ( \hidden5|Add8~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden5|ALT_INV_Add7~29_sumout\,
	cin => \hidden5|Add8~94\,
	sumout => \hidden5|Add8~29_sumout\,
	cout => \hidden5|Add8~30\);

-- Location: FF_X22_Y12_N55
\hidden5|voltage[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden5|Add8~29_sumout\,
	asdata => \hidden5|Add7~29_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden5|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden5|voltage\(16));

-- Location: LABCELL_X23_Y12_N48
\hidden5|Add7~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add7~29_sumout\ = SUM(( \hidden5|voltage\(16) ) + ( \hidden5|sum\(8) ) + ( \hidden5|Add7~126\ ))
-- \hidden5|Add7~30\ = CARRY(( \hidden5|voltage\(16) ) + ( \hidden5|sum\(8) ) + ( \hidden5|Add7~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden5|ALT_INV_sum\(8),
	datac => \hidden5|ALT_INV_voltage\(16),
	cin => \hidden5|Add7~126\,
	sumout => \hidden5|Add7~29_sumout\,
	cout => \hidden5|Add7~30\);

-- Location: LABCELL_X22_Y12_N57
\hidden5|Add8~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add8~65_sumout\ = SUM(( \hidden5|Add7~65_sumout\ ) + ( VCC ) + ( \hidden5|Add8~30\ ))
-- \hidden5|Add8~66\ = CARRY(( \hidden5|Add7~65_sumout\ ) + ( VCC ) + ( \hidden5|Add8~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden5|ALT_INV_Add7~65_sumout\,
	cin => \hidden5|Add8~30\,
	sumout => \hidden5|Add8~65_sumout\,
	cout => \hidden5|Add8~66\);

-- Location: FF_X22_Y12_N58
\hidden5|voltage[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden5|Add8~65_sumout\,
	asdata => \hidden5|Add7~65_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden5|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden5|voltage\(17));

-- Location: LABCELL_X23_Y12_N51
\hidden5|Add7~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add7~65_sumout\ = SUM(( \hidden5|voltage\(17) ) + ( \hidden5|sum\(8) ) + ( \hidden5|Add7~30\ ))
-- \hidden5|Add7~66\ = CARRY(( \hidden5|voltage\(17) ) + ( \hidden5|sum\(8) ) + ( \hidden5|Add7~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden5|ALT_INV_sum\(8),
	datac => \hidden5|ALT_INV_voltage\(17),
	cin => \hidden5|Add7~30\,
	sumout => \hidden5|Add7~65_sumout\,
	cout => \hidden5|Add7~66\);

-- Location: LABCELL_X22_Y11_N0
\hidden5|Add8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add8~13_sumout\ = SUM(( \hidden5|Add7~13_sumout\ ) + ( VCC ) + ( \hidden5|Add8~66\ ))
-- \hidden5|Add8~14\ = CARRY(( \hidden5|Add7~13_sumout\ ) + ( VCC ) + ( \hidden5|Add8~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden5|ALT_INV_Add7~13_sumout\,
	cin => \hidden5|Add8~66\,
	sumout => \hidden5|Add8~13_sumout\,
	cout => \hidden5|Add8~14\);

-- Location: FF_X22_Y11_N2
\hidden5|voltage[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden5|Add8~13_sumout\,
	asdata => \hidden5|Add7~13_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden5|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden5|voltage\(18));

-- Location: LABCELL_X23_Y12_N54
\hidden5|Add7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add7~13_sumout\ = SUM(( \hidden5|voltage\(18) ) + ( \hidden5|sum\(8) ) + ( \hidden5|Add7~66\ ))
-- \hidden5|Add7~14\ = CARRY(( \hidden5|voltage\(18) ) + ( \hidden5|sum\(8) ) + ( \hidden5|Add7~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden5|ALT_INV_sum\(8),
	datad => \hidden5|ALT_INV_voltage\(18),
	cin => \hidden5|Add7~66\,
	sumout => \hidden5|Add7~13_sumout\,
	cout => \hidden5|Add7~14\);

-- Location: LABCELL_X22_Y11_N3
\hidden5|Add8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add8~17_sumout\ = SUM(( \hidden5|Add7~17_sumout\ ) + ( VCC ) + ( \hidden5|Add8~14\ ))
-- \hidden5|Add8~18\ = CARRY(( \hidden5|Add7~17_sumout\ ) + ( VCC ) + ( \hidden5|Add8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden5|ALT_INV_Add7~17_sumout\,
	cin => \hidden5|Add8~14\,
	sumout => \hidden5|Add8~17_sumout\,
	cout => \hidden5|Add8~18\);

-- Location: FF_X22_Y11_N5
\hidden5|voltage[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden5|Add8~17_sumout\,
	asdata => \hidden5|Add7~17_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden5|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden5|voltage\(19));

-- Location: LABCELL_X23_Y12_N57
\hidden5|Add7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add7~17_sumout\ = SUM(( \hidden5|voltage\(19) ) + ( \hidden5|sum\(8) ) + ( \hidden5|Add7~14\ ))
-- \hidden5|Add7~18\ = CARRY(( \hidden5|voltage\(19) ) + ( \hidden5|sum\(8) ) + ( \hidden5|Add7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden5|ALT_INV_sum\(8),
	datad => \hidden5|ALT_INV_voltage\(19),
	cin => \hidden5|Add7~14\,
	sumout => \hidden5|Add7~17_sumout\,
	cout => \hidden5|Add7~18\);

-- Location: LABCELL_X22_Y11_N6
\hidden5|Add8~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add8~21_sumout\ = SUM(( \hidden5|Add7~21_sumout\ ) + ( VCC ) + ( \hidden5|Add8~18\ ))
-- \hidden5|Add8~22\ = CARRY(( \hidden5|Add7~21_sumout\ ) + ( VCC ) + ( \hidden5|Add8~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden5|ALT_INV_Add7~21_sumout\,
	cin => \hidden5|Add8~18\,
	sumout => \hidden5|Add8~21_sumout\,
	cout => \hidden5|Add8~22\);

-- Location: FF_X22_Y11_N7
\hidden5|voltage[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden5|Add8~21_sumout\,
	asdata => \hidden5|Add7~21_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden5|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden5|voltage\(20));

-- Location: LABCELL_X23_Y11_N0
\hidden5|Add7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add7~21_sumout\ = SUM(( \hidden5|voltage\(20) ) + ( \hidden5|sum\(8) ) + ( \hidden5|Add7~18\ ))
-- \hidden5|Add7~22\ = CARRY(( \hidden5|voltage\(20) ) + ( \hidden5|sum\(8) ) + ( \hidden5|Add7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden5|ALT_INV_sum\(8),
	datad => \hidden5|ALT_INV_voltage\(20),
	cin => \hidden5|Add7~18\,
	sumout => \hidden5|Add7~21_sumout\,
	cout => \hidden5|Add7~22\);

-- Location: LABCELL_X22_Y11_N9
\hidden5|Add8~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add8~33_sumout\ = SUM(( \hidden5|Add7~33_sumout\ ) + ( VCC ) + ( \hidden5|Add8~22\ ))
-- \hidden5|Add8~34\ = CARRY(( \hidden5|Add7~33_sumout\ ) + ( VCC ) + ( \hidden5|Add8~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden5|ALT_INV_Add7~33_sumout\,
	cin => \hidden5|Add8~22\,
	sumout => \hidden5|Add8~33_sumout\,
	cout => \hidden5|Add8~34\);

-- Location: FF_X22_Y11_N10
\hidden5|voltage[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden5|Add8~33_sumout\,
	asdata => \hidden5|Add7~33_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden5|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden5|voltage\(21));

-- Location: LABCELL_X23_Y11_N3
\hidden5|Add7~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add7~33_sumout\ = SUM(( \hidden5|voltage\(21) ) + ( \hidden5|sum\(8) ) + ( \hidden5|Add7~22\ ))
-- \hidden5|Add7~34\ = CARRY(( \hidden5|voltage\(21) ) + ( \hidden5|sum\(8) ) + ( \hidden5|Add7~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden5|ALT_INV_sum\(8),
	datac => \hidden5|ALT_INV_voltage\(21),
	cin => \hidden5|Add7~22\,
	sumout => \hidden5|Add7~33_sumout\,
	cout => \hidden5|Add7~34\);

-- Location: LABCELL_X22_Y11_N12
\hidden5|Add8~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add8~69_sumout\ = SUM(( \hidden5|Add7~69_sumout\ ) + ( VCC ) + ( \hidden5|Add8~34\ ))
-- \hidden5|Add8~70\ = CARRY(( \hidden5|Add7~69_sumout\ ) + ( VCC ) + ( \hidden5|Add8~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden5|ALT_INV_Add7~69_sumout\,
	cin => \hidden5|Add8~34\,
	sumout => \hidden5|Add8~69_sumout\,
	cout => \hidden5|Add8~70\);

-- Location: FF_X22_Y11_N13
\hidden5|voltage[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden5|Add8~69_sumout\,
	asdata => \hidden5|Add7~69_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden5|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden5|voltage\(22));

-- Location: LABCELL_X23_Y11_N6
\hidden5|Add7~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add7~69_sumout\ = SUM(( \hidden5|voltage\(22) ) + ( \hidden5|sum\(8) ) + ( \hidden5|Add7~34\ ))
-- \hidden5|Add7~70\ = CARRY(( \hidden5|voltage\(22) ) + ( \hidden5|sum\(8) ) + ( \hidden5|Add7~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden5|ALT_INV_sum\(8),
	datad => \hidden5|ALT_INV_voltage\(22),
	cin => \hidden5|Add7~34\,
	sumout => \hidden5|Add7~69_sumout\,
	cout => \hidden5|Add7~70\);

-- Location: LABCELL_X22_Y11_N15
\hidden5|Add8~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add8~37_sumout\ = SUM(( \hidden5|Add7~37_sumout\ ) + ( VCC ) + ( \hidden5|Add8~70\ ))
-- \hidden5|Add8~38\ = CARRY(( \hidden5|Add7~37_sumout\ ) + ( VCC ) + ( \hidden5|Add8~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden5|ALT_INV_Add7~37_sumout\,
	cin => \hidden5|Add8~70\,
	sumout => \hidden5|Add8~37_sumout\,
	cout => \hidden5|Add8~38\);

-- Location: FF_X22_Y11_N16
\hidden5|voltage[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden5|Add8~37_sumout\,
	asdata => \hidden5|Add7~37_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden5|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden5|voltage\(23));

-- Location: LABCELL_X23_Y11_N9
\hidden5|Add7~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add7~37_sumout\ = SUM(( \hidden5|voltage\(23) ) + ( \hidden5|sum\(8) ) + ( \hidden5|Add7~70\ ))
-- \hidden5|Add7~38\ = CARRY(( \hidden5|voltage\(23) ) + ( \hidden5|sum\(8) ) + ( \hidden5|Add7~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden5|ALT_INV_sum\(8),
	datac => \hidden5|ALT_INV_voltage\(23),
	cin => \hidden5|Add7~70\,
	sumout => \hidden5|Add7~37_sumout\,
	cout => \hidden5|Add7~38\);

-- Location: LABCELL_X22_Y11_N18
\hidden5|Add8~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add8~25_sumout\ = SUM(( \hidden5|Add7~25_sumout\ ) + ( VCC ) + ( \hidden5|Add8~38\ ))
-- \hidden5|Add8~26\ = CARRY(( \hidden5|Add7~25_sumout\ ) + ( VCC ) + ( \hidden5|Add8~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden5|ALT_INV_Add7~25_sumout\,
	cin => \hidden5|Add8~38\,
	sumout => \hidden5|Add8~25_sumout\,
	cout => \hidden5|Add8~26\);

-- Location: FF_X22_Y11_N19
\hidden5|voltage[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden5|Add8~25_sumout\,
	asdata => \hidden5|Add7~25_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden5|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden5|voltage\(24));

-- Location: LABCELL_X23_Y11_N12
\hidden5|Add7~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add7~25_sumout\ = SUM(( \hidden5|voltage\(24) ) + ( \hidden5|sum\(8) ) + ( \hidden5|Add7~38\ ))
-- \hidden5|Add7~26\ = CARRY(( \hidden5|voltage\(24) ) + ( \hidden5|sum\(8) ) + ( \hidden5|Add7~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden5|ALT_INV_voltage\(24),
	datac => \hidden5|ALT_INV_sum\(8),
	cin => \hidden5|Add7~38\,
	sumout => \hidden5|Add7~25_sumout\,
	cout => \hidden5|Add7~26\);

-- Location: LABCELL_X22_Y11_N21
\hidden5|Add8~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add8~73_sumout\ = SUM(( \hidden5|Add7~73_sumout\ ) + ( VCC ) + ( \hidden5|Add8~26\ ))
-- \hidden5|Add8~74\ = CARRY(( \hidden5|Add7~73_sumout\ ) + ( VCC ) + ( \hidden5|Add8~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden5|ALT_INV_Add7~73_sumout\,
	cin => \hidden5|Add8~26\,
	sumout => \hidden5|Add8~73_sumout\,
	cout => \hidden5|Add8~74\);

-- Location: FF_X22_Y11_N22
\hidden5|voltage[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden5|Add8~73_sumout\,
	asdata => \hidden5|Add7~73_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden5|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden5|voltage\(25));

-- Location: LABCELL_X23_Y11_N15
\hidden5|Add7~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add7~73_sumout\ = SUM(( \hidden5|voltage\(25) ) + ( \hidden5|sum\(8) ) + ( \hidden5|Add7~26\ ))
-- \hidden5|Add7~74\ = CARRY(( \hidden5|voltage\(25) ) + ( \hidden5|sum\(8) ) + ( \hidden5|Add7~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden5|ALT_INV_sum\(8),
	datad => \hidden5|ALT_INV_voltage\(25),
	cin => \hidden5|Add7~26\,
	sumout => \hidden5|Add7~73_sumout\,
	cout => \hidden5|Add7~74\);

-- Location: LABCELL_X22_Y11_N24
\hidden5|Add8~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add8~41_sumout\ = SUM(( \hidden5|Add7~41_sumout\ ) + ( VCC ) + ( \hidden5|Add8~74\ ))
-- \hidden5|Add8~42\ = CARRY(( \hidden5|Add7~41_sumout\ ) + ( VCC ) + ( \hidden5|Add8~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden5|ALT_INV_Add7~41_sumout\,
	cin => \hidden5|Add8~74\,
	sumout => \hidden5|Add8~41_sumout\,
	cout => \hidden5|Add8~42\);

-- Location: FF_X22_Y11_N25
\hidden5|voltage[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden5|Add8~41_sumout\,
	asdata => \hidden5|Add7~41_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden5|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden5|voltage\(26));

-- Location: LABCELL_X23_Y11_N18
\hidden5|Add7~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add7~41_sumout\ = SUM(( \hidden5|voltage\(26) ) + ( \hidden5|sum\(8) ) + ( \hidden5|Add7~74\ ))
-- \hidden5|Add7~42\ = CARRY(( \hidden5|voltage\(26) ) + ( \hidden5|sum\(8) ) + ( \hidden5|Add7~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden5|ALT_INV_voltage\(26),
	datac => \hidden5|ALT_INV_sum\(8),
	cin => \hidden5|Add7~74\,
	sumout => \hidden5|Add7~41_sumout\,
	cout => \hidden5|Add7~42\);

-- Location: LABCELL_X22_Y11_N27
\hidden5|Add8~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add8~77_sumout\ = SUM(( \hidden5|Add7~77_sumout\ ) + ( VCC ) + ( \hidden5|Add8~42\ ))
-- \hidden5|Add8~78\ = CARRY(( \hidden5|Add7~77_sumout\ ) + ( VCC ) + ( \hidden5|Add8~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden5|ALT_INV_Add7~77_sumout\,
	cin => \hidden5|Add8~42\,
	sumout => \hidden5|Add8~77_sumout\,
	cout => \hidden5|Add8~78\);

-- Location: FF_X22_Y11_N28
\hidden5|voltage[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden5|Add8~77_sumout\,
	asdata => \hidden5|Add7~77_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden5|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden5|voltage\(27));

-- Location: LABCELL_X23_Y11_N21
\hidden5|Add7~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add7~77_sumout\ = SUM(( \hidden5|voltage\(27) ) + ( \hidden5|sum\(8) ) + ( \hidden5|Add7~42\ ))
-- \hidden5|Add7~78\ = CARRY(( \hidden5|voltage\(27) ) + ( \hidden5|sum\(8) ) + ( \hidden5|Add7~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden5|ALT_INV_sum\(8),
	datad => \hidden5|ALT_INV_voltage\(27),
	cin => \hidden5|Add7~42\,
	sumout => \hidden5|Add7~77_sumout\,
	cout => \hidden5|Add7~78\);

-- Location: LABCELL_X22_Y11_N30
\hidden5|Add8~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add8~81_sumout\ = SUM(( \hidden5|Add7~81_sumout\ ) + ( VCC ) + ( \hidden5|Add8~78\ ))
-- \hidden5|Add8~82\ = CARRY(( \hidden5|Add7~81_sumout\ ) + ( VCC ) + ( \hidden5|Add8~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden5|ALT_INV_Add7~81_sumout\,
	cin => \hidden5|Add8~78\,
	sumout => \hidden5|Add8~81_sumout\,
	cout => \hidden5|Add8~82\);

-- Location: FF_X22_Y11_N31
\hidden5|voltage[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden5|Add8~81_sumout\,
	asdata => \hidden5|Add7~81_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden5|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden5|voltage\(28));

-- Location: LABCELL_X23_Y11_N24
\hidden5|Add7~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add7~81_sumout\ = SUM(( \hidden5|voltage\(28) ) + ( \hidden5|sum\(8) ) + ( \hidden5|Add7~78\ ))
-- \hidden5|Add7~82\ = CARRY(( \hidden5|voltage\(28) ) + ( \hidden5|sum\(8) ) + ( \hidden5|Add7~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden5|ALT_INV_sum\(8),
	datac => \hidden5|ALT_INV_voltage\(28),
	cin => \hidden5|Add7~78\,
	sumout => \hidden5|Add7~81_sumout\,
	cout => \hidden5|Add7~82\);

-- Location: LABCELL_X22_Y11_N33
\hidden5|Add8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add8~1_sumout\ = SUM(( \hidden5|Add7~1_sumout\ ) + ( VCC ) + ( \hidden5|Add8~82\ ))
-- \hidden5|Add8~2\ = CARRY(( \hidden5|Add7~1_sumout\ ) + ( VCC ) + ( \hidden5|Add8~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden5|ALT_INV_Add7~1_sumout\,
	cin => \hidden5|Add8~82\,
	sumout => \hidden5|Add8~1_sumout\,
	cout => \hidden5|Add8~2\);

-- Location: FF_X22_Y11_N34
\hidden5|voltage[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden5|Add8~1_sumout\,
	asdata => \hidden5|Add7~1_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden5|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden5|voltage\(29));

-- Location: LABCELL_X23_Y11_N27
\hidden5|Add7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add7~1_sumout\ = SUM(( \hidden5|voltage\(29) ) + ( \hidden5|sum\(8) ) + ( \hidden5|Add7~82\ ))
-- \hidden5|Add7~2\ = CARRY(( \hidden5|voltage\(29) ) + ( \hidden5|sum\(8) ) + ( \hidden5|Add7~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden5|ALT_INV_sum\(8),
	datac => \hidden5|ALT_INV_voltage\(29),
	cin => \hidden5|Add7~82\,
	sumout => \hidden5|Add7~1_sumout\,
	cout => \hidden5|Add7~2\);

-- Location: LABCELL_X22_Y11_N36
\hidden5|Add8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add8~5_sumout\ = SUM(( \hidden5|Add7~5_sumout\ ) + ( VCC ) + ( \hidden5|Add8~2\ ))
-- \hidden5|Add8~6\ = CARRY(( \hidden5|Add7~5_sumout\ ) + ( VCC ) + ( \hidden5|Add8~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden5|ALT_INV_Add7~5_sumout\,
	cin => \hidden5|Add8~2\,
	sumout => \hidden5|Add8~5_sumout\,
	cout => \hidden5|Add8~6\);

-- Location: FF_X22_Y11_N37
\hidden5|voltage[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden5|Add8~5_sumout\,
	asdata => \hidden5|Add7~5_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden5|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden5|voltage\(30));

-- Location: LABCELL_X23_Y11_N30
\hidden5|Add7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add7~5_sumout\ = SUM(( \hidden5|voltage\(30) ) + ( \hidden5|sum\(8) ) + ( \hidden5|Add7~2\ ))
-- \hidden5|Add7~6\ = CARRY(( \hidden5|voltage\(30) ) + ( \hidden5|sum\(8) ) + ( \hidden5|Add7~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden5|ALT_INV_voltage\(30),
	dataf => \hidden5|ALT_INV_sum\(8),
	cin => \hidden5|Add7~2\,
	sumout => \hidden5|Add7~5_sumout\,
	cout => \hidden5|Add7~6\);

-- Location: LABCELL_X22_Y11_N39
\hidden5|Add8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add8~9_sumout\ = SUM(( \hidden5|Add7~9_sumout\ ) + ( VCC ) + ( \hidden5|Add8~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden5|ALT_INV_Add7~9_sumout\,
	cin => \hidden5|Add8~6\,
	sumout => \hidden5|Add8~9_sumout\);

-- Location: FF_X22_Y11_N40
\hidden5|voltage[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden5|Add8~9_sumout\,
	asdata => \hidden5|Add7~9_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden5|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden5|voltage\(31));

-- Location: LABCELL_X23_Y11_N33
\hidden5|Add7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|Add7~9_sumout\ = SUM(( \hidden5|voltage\(31) ) + ( \hidden5|sum\(8) ) + ( \hidden5|Add7~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden5|ALT_INV_voltage\(31),
	dataf => \hidden5|ALT_INV_sum\(8),
	cin => \hidden5|Add7~6\,
	sumout => \hidden5|Add7~9_sumout\);

-- Location: LABCELL_X23_Y11_N57
\hidden5|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|LessThan0~0_combout\ = ( !\hidden5|Add7~13_sumout\ & ( !\hidden5|Add7~17_sumout\ & ( (!\hidden5|Add7~25_sumout\ & !\hidden5|Add7~21_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden5|ALT_INV_Add7~25_sumout\,
	datad => \hidden5|ALT_INV_Add7~21_sumout\,
	datae => \hidden5|ALT_INV_Add7~13_sumout\,
	dataf => \hidden5|ALT_INV_Add7~17_sumout\,
	combout => \hidden5|LessThan0~0_combout\);

-- Location: LABCELL_X23_Y11_N36
\hidden5|LessThan0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|LessThan0~5_combout\ = ( !\hidden5|Add7~29_sumout\ & ( !\hidden5|Add7~81_sumout\ & ( (!\hidden5|Add7~33_sumout\ & (!\hidden5|Add7~65_sumout\ & (!\hidden5|Add7~41_sumout\ & !\hidden5|Add7~37_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden5|ALT_INV_Add7~33_sumout\,
	datab => \hidden5|ALT_INV_Add7~65_sumout\,
	datac => \hidden5|ALT_INV_Add7~41_sumout\,
	datad => \hidden5|ALT_INV_Add7~37_sumout\,
	datae => \hidden5|ALT_INV_Add7~29_sumout\,
	dataf => \hidden5|ALT_INV_Add7~81_sumout\,
	combout => \hidden5|LessThan0~5_combout\);

-- Location: LABCELL_X23_Y11_N42
\hidden5|LessThan0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|LessThan0~6_combout\ = ( !\hidden5|Add7~1_sumout\ & ( !\hidden5|Add7~5_sumout\ & ( (!\hidden5|Add7~69_sumout\ & (!\hidden5|Add7~77_sumout\ & !\hidden5|Add7~73_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden5|ALT_INV_Add7~69_sumout\,
	datac => \hidden5|ALT_INV_Add7~77_sumout\,
	datad => \hidden5|ALT_INV_Add7~73_sumout\,
	datae => \hidden5|ALT_INV_Add7~1_sumout\,
	dataf => \hidden5|ALT_INV_Add7~5_sumout\,
	combout => \hidden5|LessThan0~6_combout\);

-- Location: LABCELL_X23_Y11_N48
\hidden5|LessThan0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden5|LessThan0~4_combout\ = ( \hidden5|LessThan0~5_combout\ & ( \hidden5|LessThan0~6_combout\ & ( (!\hidden5|Add7~9_sumout\ & ((!\hidden5|LessThan0~3_combout\) # ((!\hidden5|LessThan0~1_combout\) # (!\hidden5|LessThan0~0_combout\)))) ) ) ) # ( 
-- !\hidden5|LessThan0~5_combout\ & ( \hidden5|LessThan0~6_combout\ & ( !\hidden5|Add7~9_sumout\ ) ) ) # ( \hidden5|LessThan0~5_combout\ & ( !\hidden5|LessThan0~6_combout\ & ( !\hidden5|Add7~9_sumout\ ) ) ) # ( !\hidden5|LessThan0~5_combout\ & ( 
-- !\hidden5|LessThan0~6_combout\ & ( !\hidden5|Add7~9_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden5|ALT_INV_LessThan0~3_combout\,
	datab => \hidden5|ALT_INV_LessThan0~1_combout\,
	datac => \hidden5|ALT_INV_Add7~9_sumout\,
	datad => \hidden5|ALT_INV_LessThan0~0_combout\,
	datae => \hidden5|ALT_INV_LessThan0~5_combout\,
	dataf => \hidden5|ALT_INV_LessThan0~6_combout\,
	combout => \hidden5|LessThan0~4_combout\);

-- Location: FF_X23_Y11_N49
\hidden5|spike_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden5|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden5|spike_out~q\);

-- Location: LABCELL_X23_Y7_N48
\output1|tmp_sum_5[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|tmp_sum_5[4]~feeder_combout\ = ( \hidden5|spike_out~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \hidden5|ALT_INV_spike_out~q\,
	combout => \output1|tmp_sum_5[4]~feeder_combout\);

-- Location: FF_X23_Y7_N49
\output1|tmp_sum_5[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|tmp_sum_5[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|tmp_sum_5\(4));

-- Location: LABCELL_X22_Y6_N3
\output0|Add3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add3~0_combout\ = (!\output1|tmp_sum_6\(1) & \output1|tmp_sum_5\(4))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \output1|ALT_INV_tmp_sum_6\(1),
	datab => \output1|ALT_INV_tmp_sum_5\(4),
	combout => \output0|Add3~0_combout\);

-- Location: FF_X22_Y6_N5
\output0|tmp_sum_5_6[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|tmp_sum_5_6\(9));

-- Location: LABCELL_X22_Y6_N21
\output0|Add3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add3~2_combout\ = !\output1|tmp_sum_6\(1) $ (!\output1|tmp_sum_5\(4))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \output1|ALT_INV_tmp_sum_6\(1),
	datab => \output1|ALT_INV_tmp_sum_5\(4),
	combout => \output0|Add3~2_combout\);

-- Location: FF_X22_Y6_N23
\output0|tmp_sum_5_6[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|tmp_sum_5_6\(3));

-- Location: LABCELL_X22_Y6_N12
\output0|tmp_sum_5_6[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|tmp_sum_5_6[0]~feeder_combout\ = ( \output1|tmp_sum_5\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \output1|ALT_INV_tmp_sum_5\(4),
	combout => \output0|tmp_sum_5_6[0]~feeder_combout\);

-- Location: FF_X22_Y6_N14
\output0|tmp_sum_5_6[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|tmp_sum_5_6[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|tmp_sum_5_6\(0));

-- Location: LABCELL_X22_Y6_N18
\output0|Add3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add3~1_combout\ = (\output1|tmp_sum_6\(1) & \output1|tmp_sum_5\(4))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \output1|ALT_INV_tmp_sum_6\(1),
	datab => \output1|ALT_INV_tmp_sum_5\(4),
	combout => \output0|Add3~1_combout\);

-- Location: FF_X22_Y6_N20
\output0|tmp_sum_5_6[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add3~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|tmp_sum_5_6\(6));

-- Location: LABCELL_X36_Y12_N0
\hidden4|Add4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add4~13_sumout\ = SUM(( \hidden6|tmp_sum_b_0\(7) ) + ( \hidden4|tmp_sum_1_2\(0) ) + ( !VCC ))
-- \hidden4|Add4~14\ = CARRY(( \hidden6|tmp_sum_b_0\(7) ) + ( \hidden4|tmp_sum_1_2\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden4|ALT_INV_tmp_sum_1_2\(0),
	datac => \hidden6|ALT_INV_tmp_sum_b_0\(7),
	cin => GND,
	sumout => \hidden4|Add4~13_sumout\,
	cout => \hidden4|Add4~14\);

-- Location: LABCELL_X36_Y12_N3
\hidden4|Add4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add4~17_sumout\ = SUM(( \hidden2|tmp_sum_1_2\(8) ) + ( \hidden6|tmp_sum_b_0\(3) ) + ( \hidden4|Add4~14\ ))
-- \hidden4|Add4~18\ = CARRY(( \hidden2|tmp_sum_1_2\(8) ) + ( \hidden6|tmp_sum_b_0\(3) ) + ( \hidden4|Add4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden6|ALT_INV_tmp_sum_b_0\(3),
	datad => \hidden2|ALT_INV_tmp_sum_1_2\(8),
	cin => \hidden4|Add4~14\,
	sumout => \hidden4|Add4~17_sumout\,
	cout => \hidden4|Add4~18\);

-- Location: LABCELL_X36_Y12_N6
\hidden4|Add4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add4~21_sumout\ = SUM(( \hidden0|tmp_sum_1_2\(4) ) + ( \hidden6|tmp_sum_b_0\(3) ) + ( \hidden4|Add4~18\ ))
-- \hidden4|Add4~22\ = CARRY(( \hidden0|tmp_sum_1_2\(4) ) + ( \hidden6|tmp_sum_b_0\(3) ) + ( \hidden4|Add4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden6|ALT_INV_tmp_sum_b_0\(3),
	datad => \hidden0|ALT_INV_tmp_sum_1_2\(4),
	cin => \hidden4|Add4~18\,
	sumout => \hidden4|Add4~21_sumout\,
	cout => \hidden4|Add4~22\);

-- Location: LABCELL_X36_Y12_N9
\hidden4|Add4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add4~25_sumout\ = SUM(( \hidden4|tmp_sum_1_2\(3) ) + ( GND ) + ( \hidden4|Add4~22\ ))
-- \hidden4|Add4~26\ = CARRY(( \hidden4|tmp_sum_1_2\(3) ) + ( GND ) + ( \hidden4|Add4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden4|ALT_INV_tmp_sum_1_2\(3),
	cin => \hidden4|Add4~22\,
	sumout => \hidden4|Add4~25_sumout\,
	cout => \hidden4|Add4~26\);

-- Location: LABCELL_X36_Y12_N12
\hidden4|Add4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add4~29_sumout\ = SUM(( \hidden6|tmp_sum_b_0\(3) ) + ( GND ) + ( \hidden4|Add4~26\ ))
-- \hidden4|Add4~30\ = CARRY(( \hidden6|tmp_sum_b_0\(3) ) + ( GND ) + ( \hidden4|Add4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden6|ALT_INV_tmp_sum_b_0\(3),
	cin => \hidden4|Add4~26\,
	sumout => \hidden4|Add4~29_sumout\,
	cout => \hidden4|Add4~30\);

-- Location: LABCELL_X36_Y12_N15
\hidden4|Add4~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add4~33_sumout\ = SUM(( \hidden6|tmp_sum_b_0\(7) ) + ( GND ) + ( \hidden4|Add4~30\ ))
-- \hidden4|Add4~34\ = CARRY(( \hidden6|tmp_sum_b_0\(7) ) + ( GND ) + ( \hidden4|Add4~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden6|ALT_INV_tmp_sum_b_0\(7),
	cin => \hidden4|Add4~30\,
	sumout => \hidden4|Add4~33_sumout\,
	cout => \hidden4|Add4~34\);

-- Location: LABCELL_X36_Y12_N18
\hidden4|Add4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add4~5_sumout\ = SUM(( \hidden2|tmp_sum_1_2\(8) ) + ( \hidden0|tmp_sum_b_0\(23) ) + ( \hidden4|Add4~34\ ))
-- \hidden4|Add4~6\ = CARRY(( \hidden2|tmp_sum_1_2\(8) ) + ( \hidden0|tmp_sum_b_0\(23) ) + ( \hidden4|Add4~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden0|ALT_INV_tmp_sum_b_0\(23),
	datac => \hidden2|ALT_INV_tmp_sum_1_2\(8),
	cin => \hidden4|Add4~34\,
	sumout => \hidden4|Add4~5_sumout\,
	cout => \hidden4|Add4~6\);

-- Location: LABCELL_X36_Y12_N21
\hidden4|Add4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add4~9_sumout\ = SUM(( \hidden0|tmp_sum_1_2\(2) ) + ( \hidden0|tmp_sum_b_0\(23) ) + ( \hidden4|Add4~6\ ))
-- \hidden4|Add4~10\ = CARRY(( \hidden0|tmp_sum_1_2\(2) ) + ( \hidden0|tmp_sum_b_0\(23) ) + ( \hidden4|Add4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden0|ALT_INV_tmp_sum_1_2\(2),
	datab => \hidden0|ALT_INV_tmp_sum_b_0\(23),
	cin => \hidden4|Add4~6\,
	sumout => \hidden4|Add4~9_sumout\,
	cout => \hidden4|Add4~10\);

-- Location: LABCELL_X36_Y12_N24
\hidden4|Add4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add4~1_sumout\ = SUM(( \hidden0|tmp_sum_1_2\(2) ) + ( \hidden0|tmp_sum_b_0\(23) ) + ( \hidden4|Add4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden0|ALT_INV_tmp_sum_b_0\(23),
	datac => \hidden0|ALT_INV_tmp_sum_1_2\(2),
	cin => \hidden4|Add4~10\,
	sumout => \hidden4|Add4~1_sumout\);

-- Location: FF_X36_Y12_N25
\hidden4|tmp_sum_b_0_1_2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden4|Add4~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden4|tmp_sum_b_0_1_2\(9));

-- Location: FF_X37_Y12_N26
\hidden4|sum[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden4|tmp_sum_b_0_1_2\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden4|sum\(9));

-- Location: LABCELL_X36_Y11_N30
\hidden4|Add8~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add8~85_sumout\ = SUM(( \hidden4|Add7~93_sumout\ ) + ( VCC ) + ( !VCC ))
-- \hidden4|Add8~86\ = CARRY(( \hidden4|Add7~93_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden4|ALT_INV_Add7~93_sumout\,
	cin => GND,
	sumout => \hidden4|Add8~85_sumout\,
	cout => \hidden4|Add8~86\);

-- Location: FF_X36_Y11_N31
\hidden4|voltage[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden4|Add8~85_sumout\,
	asdata => \hidden4|Add7~93_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden4|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden4|voltage\(8));

-- Location: FF_X36_Y12_N22
\hidden4|tmp_sum_b_0_1_2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden4|Add4~9_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden4|tmp_sum_b_0_1_2\(7));

-- Location: FF_X37_Y12_N32
\hidden4|sum[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden4|tmp_sum_b_0_1_2\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden4|sum\(7));

-- Location: FF_X36_Y12_N19
\hidden4|tmp_sum_b_0_1_2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden4|Add4~5_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden4|tmp_sum_b_0_1_2\(6));

-- Location: FF_X37_Y12_N35
\hidden4|sum[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden4|tmp_sum_b_0_1_2\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden4|sum\(6));

-- Location: FF_X36_Y12_N17
\hidden4|tmp_sum_b_0_1_2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden4|Add4~33_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden4|tmp_sum_b_0_1_2\(5));

-- Location: FF_X37_Y12_N8
\hidden4|sum[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden4|tmp_sum_b_0_1_2\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden4|sum\(5));

-- Location: FF_X36_Y12_N13
\hidden4|tmp_sum_b_0_1_2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden4|Add4~29_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden4|tmp_sum_b_0_1_2\(4));

-- Location: FF_X37_Y12_N56
\hidden4|sum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden4|tmp_sum_b_0_1_2\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden4|sum\(4));

-- Location: FF_X36_Y12_N10
\hidden4|tmp_sum_b_0_1_2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden4|Add4~25_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden4|tmp_sum_b_0_1_2\(3));

-- Location: FF_X37_Y12_N17
\hidden4|sum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden4|tmp_sum_b_0_1_2\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden4|sum\(3));

-- Location: FF_X36_Y12_N7
\hidden4|tmp_sum_b_0_1_2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden4|Add4~21_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden4|tmp_sum_b_0_1_2\(2));

-- Location: FF_X37_Y12_N38
\hidden4|sum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden4|tmp_sum_b_0_1_2\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden4|sum\(2));

-- Location: FF_X36_Y12_N4
\hidden4|tmp_sum_b_0_1_2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden4|Add4~17_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden4|tmp_sum_b_0_1_2\(1));

-- Location: FF_X37_Y12_N29
\hidden4|sum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden4|tmp_sum_b_0_1_2\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden4|sum\(1));

-- Location: FF_X36_Y12_N1
\hidden4|tmp_sum_b_0_1_2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden4|Add4~13_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden4|tmp_sum_b_0_1_2\(0));

-- Location: FF_X37_Y12_N5
\hidden4|sum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden4|tmp_sum_b_0_1_2\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden4|sum\(0));

-- Location: LABCELL_X37_Y12_N0
\hidden4|Add7~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add7~97_sumout\ = SUM(( \hidden4|sum\(0) ) + ( \hidden4|voltage\(0) ) + ( !VCC ))
-- \hidden4|Add7~98\ = CARRY(( \hidden4|sum\(0) ) + ( \hidden4|voltage\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden4|ALT_INV_voltage\(0),
	datad => \hidden4|ALT_INV_sum\(0),
	cin => GND,
	sumout => \hidden4|Add7~97_sumout\,
	cout => \hidden4|Add7~98\);

-- Location: FF_X37_Y12_N2
\hidden4|voltage[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden4|Add7~97_sumout\,
	sclr => \control|ly2_delay\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden4|voltage\(0));

-- Location: LABCELL_X37_Y12_N3
\hidden4|Add7~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add7~101_sumout\ = SUM(( \hidden4|sum\(1) ) + ( \hidden4|voltage\(1) ) + ( \hidden4|Add7~98\ ))
-- \hidden4|Add7~102\ = CARRY(( \hidden4|sum\(1) ) + ( \hidden4|voltage\(1) ) + ( \hidden4|Add7~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden4|ALT_INV_voltage\(1),
	datad => \hidden4|ALT_INV_sum\(1),
	cin => \hidden4|Add7~98\,
	sumout => \hidden4|Add7~101_sumout\,
	cout => \hidden4|Add7~102\);

-- Location: FF_X37_Y12_N22
\hidden4|voltage[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden4|Add7~101_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden4|voltage\(1));

-- Location: LABCELL_X37_Y12_N6
\hidden4|Add7~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add7~105_sumout\ = SUM(( \hidden4|sum\(2) ) + ( \hidden4|voltage\(2) ) + ( \hidden4|Add7~102\ ))
-- \hidden4|Add7~106\ = CARRY(( \hidden4|sum\(2) ) + ( \hidden4|voltage\(2) ) + ( \hidden4|Add7~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden4|ALT_INV_voltage\(2),
	datad => \hidden4|ALT_INV_sum\(2),
	cin => \hidden4|Add7~102\,
	sumout => \hidden4|Add7~105_sumout\,
	cout => \hidden4|Add7~106\);

-- Location: FF_X37_Y12_N53
\hidden4|voltage[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden4|Add7~105_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden4|voltage\(2));

-- Location: LABCELL_X37_Y12_N9
\hidden4|Add7~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add7~109_sumout\ = SUM(( \hidden4|voltage\(3) ) + ( \hidden4|sum\(3) ) + ( \hidden4|Add7~106\ ))
-- \hidden4|Add7~110\ = CARRY(( \hidden4|voltage\(3) ) + ( \hidden4|sum\(3) ) + ( \hidden4|Add7~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden4|ALT_INV_sum\(3),
	datad => \hidden4|ALT_INV_voltage\(3),
	cin => \hidden4|Add7~106\,
	sumout => \hidden4|Add7~109_sumout\,
	cout => \hidden4|Add7~110\);

-- Location: FF_X37_Y12_N10
\hidden4|voltage[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden4|Add7~109_sumout\,
	sclr => \control|ly2_delay\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden4|voltage\(3));

-- Location: LABCELL_X37_Y12_N12
\hidden4|Add7~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add7~113_sumout\ = SUM(( \hidden4|voltage\(4) ) + ( \hidden4|sum\(4) ) + ( \hidden4|Add7~110\ ))
-- \hidden4|Add7~114\ = CARRY(( \hidden4|voltage\(4) ) + ( \hidden4|sum\(4) ) + ( \hidden4|Add7~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden4|ALT_INV_sum\(4),
	datad => \hidden4|ALT_INV_voltage\(4),
	cin => \hidden4|Add7~110\,
	sumout => \hidden4|Add7~113_sumout\,
	cout => \hidden4|Add7~114\);

-- Location: FF_X36_Y12_N43
\hidden4|voltage[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden4|Add7~113_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden4|voltage\(4));

-- Location: LABCELL_X37_Y12_N15
\hidden4|Add7~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add7~117_sumout\ = SUM(( \hidden4|voltage\(5) ) + ( \hidden4|sum\(5) ) + ( \hidden4|Add7~114\ ))
-- \hidden4|Add7~118\ = CARRY(( \hidden4|voltage\(5) ) + ( \hidden4|sum\(5) ) + ( \hidden4|Add7~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden4|ALT_INV_voltage\(5),
	datac => \hidden4|ALT_INV_sum\(5),
	cin => \hidden4|Add7~114\,
	sumout => \hidden4|Add7~117_sumout\,
	cout => \hidden4|Add7~118\);

-- Location: FF_X37_Y12_N41
\hidden4|voltage[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden4|Add7~117_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden4|voltage\(5));

-- Location: LABCELL_X37_Y12_N18
\hidden4|Add7~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add7~85_sumout\ = SUM(( \hidden4|voltage\(6) ) + ( \hidden4|sum\(6) ) + ( \hidden4|Add7~118\ ))
-- \hidden4|Add7~86\ = CARRY(( \hidden4|voltage\(6) ) + ( \hidden4|sum\(6) ) + ( \hidden4|Add7~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden4|ALT_INV_voltage\(6),
	datac => \hidden4|ALT_INV_sum\(6),
	cin => \hidden4|Add7~118\,
	sumout => \hidden4|Add7~85_sumout\,
	cout => \hidden4|Add7~86\);

-- Location: FF_X37_Y12_N20
\hidden4|voltage[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden4|Add7~85_sumout\,
	sclr => \control|ly2_delay\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden4|voltage\(6));

-- Location: LABCELL_X37_Y12_N21
\hidden4|Add7~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add7~89_sumout\ = SUM(( \hidden4|voltage\(7) ) + ( \hidden4|sum\(7) ) + ( \hidden4|Add7~86\ ))
-- \hidden4|Add7~90\ = CARRY(( \hidden4|voltage\(7) ) + ( \hidden4|sum\(7) ) + ( \hidden4|Add7~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden4|ALT_INV_voltage\(7),
	datac => \hidden4|ALT_INV_sum\(7),
	cin => \hidden4|Add7~86\,
	sumout => \hidden4|Add7~89_sumout\,
	cout => \hidden4|Add7~90\);

-- Location: FF_X37_Y12_N14
\hidden4|voltage[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden4|Add7~89_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden4|voltage\(7));

-- Location: LABCELL_X37_Y12_N24
\hidden4|Add7~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add7~93_sumout\ = SUM(( \hidden4|voltage\(8) ) + ( \hidden4|sum\(9) ) + ( \hidden4|Add7~90\ ))
-- \hidden4|Add7~94\ = CARRY(( \hidden4|voltage\(8) ) + ( \hidden4|sum\(9) ) + ( \hidden4|Add7~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden4|ALT_INV_sum\(9),
	datad => \hidden4|ALT_INV_voltage\(8),
	cin => \hidden4|Add7~90\,
	sumout => \hidden4|Add7~93_sumout\,
	cout => \hidden4|Add7~94\);

-- Location: LABCELL_X36_Y11_N33
\hidden4|Add8~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add8~45_sumout\ = SUM(( \hidden4|Add7~45_sumout\ ) + ( VCC ) + ( \hidden4|Add8~86\ ))
-- \hidden4|Add8~46\ = CARRY(( \hidden4|Add7~45_sumout\ ) + ( VCC ) + ( \hidden4|Add8~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden4|ALT_INV_Add7~45_sumout\,
	cin => \hidden4|Add8~86\,
	sumout => \hidden4|Add8~45_sumout\,
	cout => \hidden4|Add8~46\);

-- Location: FF_X36_Y11_N34
\hidden4|voltage[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden4|Add8~45_sumout\,
	asdata => \hidden4|Add7~45_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden4|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden4|voltage\(9));

-- Location: LABCELL_X37_Y12_N27
\hidden4|Add7~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add7~45_sumout\ = SUM(( \hidden4|voltage\(9) ) + ( \hidden4|sum\(9) ) + ( \hidden4|Add7~94\ ))
-- \hidden4|Add7~46\ = CARRY(( \hidden4|voltage\(9) ) + ( \hidden4|sum\(9) ) + ( \hidden4|Add7~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden4|ALT_INV_sum\(9),
	datad => \hidden4|ALT_INV_voltage\(9),
	cin => \hidden4|Add7~94\,
	sumout => \hidden4|Add7~45_sumout\,
	cout => \hidden4|Add7~46\);

-- Location: LABCELL_X36_Y11_N36
\hidden4|Add8~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add8~49_sumout\ = SUM(( \hidden4|Add7~49_sumout\ ) + ( VCC ) + ( \hidden4|Add8~46\ ))
-- \hidden4|Add8~50\ = CARRY(( \hidden4|Add7~49_sumout\ ) + ( VCC ) + ( \hidden4|Add8~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden4|ALT_INV_Add7~49_sumout\,
	cin => \hidden4|Add8~46\,
	sumout => \hidden4|Add8~49_sumout\,
	cout => \hidden4|Add8~50\);

-- Location: FF_X36_Y11_N38
\hidden4|voltage[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden4|Add8~49_sumout\,
	asdata => \hidden4|Add7~49_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden4|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden4|voltage\(10));

-- Location: LABCELL_X37_Y12_N30
\hidden4|Add7~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add7~49_sumout\ = SUM(( \hidden4|voltage\(10) ) + ( \hidden4|sum\(9) ) + ( \hidden4|Add7~46\ ))
-- \hidden4|Add7~50\ = CARRY(( \hidden4|voltage\(10) ) + ( \hidden4|sum\(9) ) + ( \hidden4|Add7~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden4|ALT_INV_sum\(9),
	datad => \hidden4|ALT_INV_voltage\(10),
	cin => \hidden4|Add7~46\,
	sumout => \hidden4|Add7~49_sumout\,
	cout => \hidden4|Add7~50\);

-- Location: LABCELL_X36_Y11_N39
\hidden4|Add8~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add8~53_sumout\ = SUM(( \hidden4|Add7~53_sumout\ ) + ( VCC ) + ( \hidden4|Add8~50\ ))
-- \hidden4|Add8~54\ = CARRY(( \hidden4|Add7~53_sumout\ ) + ( VCC ) + ( \hidden4|Add8~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden4|ALT_INV_Add7~53_sumout\,
	cin => \hidden4|Add8~50\,
	sumout => \hidden4|Add8~53_sumout\,
	cout => \hidden4|Add8~54\);

-- Location: FF_X36_Y11_N40
\hidden4|voltage[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden4|Add8~53_sumout\,
	asdata => \hidden4|Add7~53_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden4|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden4|voltage\(11));

-- Location: LABCELL_X37_Y12_N33
\hidden4|Add7~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add7~53_sumout\ = SUM(( \hidden4|voltage\(11) ) + ( \hidden4|sum\(9) ) + ( \hidden4|Add7~50\ ))
-- \hidden4|Add7~54\ = CARRY(( \hidden4|voltage\(11) ) + ( \hidden4|sum\(9) ) + ( \hidden4|Add7~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden4|ALT_INV_sum\(9),
	datac => \hidden4|ALT_INV_voltage\(11),
	cin => \hidden4|Add7~50\,
	sumout => \hidden4|Add7~53_sumout\,
	cout => \hidden4|Add7~54\);

-- Location: LABCELL_X36_Y11_N42
\hidden4|Add8~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add8~57_sumout\ = SUM(( \hidden4|Add7~57_sumout\ ) + ( VCC ) + ( \hidden4|Add8~54\ ))
-- \hidden4|Add8~58\ = CARRY(( \hidden4|Add7~57_sumout\ ) + ( VCC ) + ( \hidden4|Add8~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden4|ALT_INV_Add7~57_sumout\,
	cin => \hidden4|Add8~54\,
	sumout => \hidden4|Add8~57_sumout\,
	cout => \hidden4|Add8~58\);

-- Location: FF_X36_Y11_N44
\hidden4|voltage[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden4|Add8~57_sumout\,
	asdata => \hidden4|Add7~57_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden4|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden4|voltage\(12));

-- Location: LABCELL_X37_Y12_N36
\hidden4|Add7~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add7~57_sumout\ = SUM(( \hidden4|voltage\(12) ) + ( \hidden4|sum\(9) ) + ( \hidden4|Add7~54\ ))
-- \hidden4|Add7~58\ = CARRY(( \hidden4|voltage\(12) ) + ( \hidden4|sum\(9) ) + ( \hidden4|Add7~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden4|ALT_INV_sum\(9),
	datac => \hidden4|ALT_INV_voltage\(12),
	cin => \hidden4|Add7~54\,
	sumout => \hidden4|Add7~57_sumout\,
	cout => \hidden4|Add7~58\);

-- Location: LABCELL_X36_Y11_N45
\hidden4|Add8~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add8~61_sumout\ = SUM(( \hidden4|Add7~61_sumout\ ) + ( VCC ) + ( \hidden4|Add8~58\ ))
-- \hidden4|Add8~62\ = CARRY(( \hidden4|Add7~61_sumout\ ) + ( VCC ) + ( \hidden4|Add8~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden4|ALT_INV_Add7~61_sumout\,
	cin => \hidden4|Add8~58\,
	sumout => \hidden4|Add8~61_sumout\,
	cout => \hidden4|Add8~62\);

-- Location: FF_X36_Y11_N46
\hidden4|voltage[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden4|Add8~61_sumout\,
	asdata => \hidden4|Add7~61_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden4|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden4|voltage\(13));

-- Location: LABCELL_X37_Y12_N39
\hidden4|Add7~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add7~61_sumout\ = SUM(( \hidden4|voltage\(13) ) + ( \hidden4|sum\(9) ) + ( \hidden4|Add7~58\ ))
-- \hidden4|Add7~62\ = CARRY(( \hidden4|voltage\(13) ) + ( \hidden4|sum\(9) ) + ( \hidden4|Add7~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden4|ALT_INV_sum\(9),
	datad => \hidden4|ALT_INV_voltage\(13),
	cin => \hidden4|Add7~58\,
	sumout => \hidden4|Add7~61_sumout\,
	cout => \hidden4|Add7~62\);

-- Location: LABCELL_X36_Y11_N48
\hidden4|Add8~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add8~89_sumout\ = SUM(( \hidden4|Add7~121_sumout\ ) + ( VCC ) + ( \hidden4|Add8~62\ ))
-- \hidden4|Add8~90\ = CARRY(( \hidden4|Add7~121_sumout\ ) + ( VCC ) + ( \hidden4|Add8~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden4|ALT_INV_Add7~121_sumout\,
	cin => \hidden4|Add8~62\,
	sumout => \hidden4|Add8~89_sumout\,
	cout => \hidden4|Add8~90\);

-- Location: FF_X36_Y11_N49
\hidden4|voltage[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden4|Add8~89_sumout\,
	asdata => \hidden4|Add7~121_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden4|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden4|voltage\(14));

-- Location: LABCELL_X37_Y12_N42
\hidden4|Add7~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add7~121_sumout\ = SUM(( \hidden4|voltage\(14) ) + ( \hidden4|sum\(9) ) + ( \hidden4|Add7~62\ ))
-- \hidden4|Add7~122\ = CARRY(( \hidden4|voltage\(14) ) + ( \hidden4|sum\(9) ) + ( \hidden4|Add7~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden4|ALT_INV_sum\(9),
	datad => \hidden4|ALT_INV_voltage\(14),
	cin => \hidden4|Add7~62\,
	sumout => \hidden4|Add7~121_sumout\,
	cout => \hidden4|Add7~122\);

-- Location: LABCELL_X36_Y11_N51
\hidden4|Add8~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add8~93_sumout\ = SUM(( \hidden4|Add7~125_sumout\ ) + ( VCC ) + ( \hidden4|Add8~90\ ))
-- \hidden4|Add8~94\ = CARRY(( \hidden4|Add7~125_sumout\ ) + ( VCC ) + ( \hidden4|Add8~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden4|ALT_INV_Add7~125_sumout\,
	cin => \hidden4|Add8~90\,
	sumout => \hidden4|Add8~93_sumout\,
	cout => \hidden4|Add8~94\);

-- Location: FF_X36_Y11_N53
\hidden4|voltage[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden4|Add8~93_sumout\,
	asdata => \hidden4|Add7~125_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden4|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden4|voltage\(15));

-- Location: LABCELL_X37_Y12_N45
\hidden4|Add7~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add7~125_sumout\ = SUM(( \hidden4|voltage\(15) ) + ( \hidden4|sum\(9) ) + ( \hidden4|Add7~122\ ))
-- \hidden4|Add7~126\ = CARRY(( \hidden4|voltage\(15) ) + ( \hidden4|sum\(9) ) + ( \hidden4|Add7~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden4|ALT_INV_sum\(9),
	datad => \hidden4|ALT_INV_voltage\(15),
	cin => \hidden4|Add7~122\,
	sumout => \hidden4|Add7~125_sumout\,
	cout => \hidden4|Add7~126\);

-- Location: LABCELL_X36_Y11_N54
\hidden4|Add8~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add8~29_sumout\ = SUM(( \hidden4|Add7~29_sumout\ ) + ( VCC ) + ( \hidden4|Add8~94\ ))
-- \hidden4|Add8~30\ = CARRY(( \hidden4|Add7~29_sumout\ ) + ( VCC ) + ( \hidden4|Add8~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden4|ALT_INV_Add7~29_sumout\,
	cin => \hidden4|Add8~94\,
	sumout => \hidden4|Add8~29_sumout\,
	cout => \hidden4|Add8~30\);

-- Location: FF_X36_Y11_N55
\hidden4|voltage[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden4|Add8~29_sumout\,
	asdata => \hidden4|Add7~29_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden4|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden4|voltage\(16));

-- Location: LABCELL_X37_Y12_N48
\hidden4|Add7~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add7~29_sumout\ = SUM(( \hidden4|voltage\(16) ) + ( \hidden4|sum\(9) ) + ( \hidden4|Add7~126\ ))
-- \hidden4|Add7~30\ = CARRY(( \hidden4|voltage\(16) ) + ( \hidden4|sum\(9) ) + ( \hidden4|Add7~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden4|ALT_INV_sum\(9),
	datac => \hidden4|ALT_INV_voltage\(16),
	cin => \hidden4|Add7~126\,
	sumout => \hidden4|Add7~29_sumout\,
	cout => \hidden4|Add7~30\);

-- Location: LABCELL_X36_Y11_N57
\hidden4|Add8~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add8~65_sumout\ = SUM(( \hidden4|Add7~65_sumout\ ) + ( VCC ) + ( \hidden4|Add8~30\ ))
-- \hidden4|Add8~66\ = CARRY(( \hidden4|Add7~65_sumout\ ) + ( VCC ) + ( \hidden4|Add8~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden4|ALT_INV_Add7~65_sumout\,
	cin => \hidden4|Add8~30\,
	sumout => \hidden4|Add8~65_sumout\,
	cout => \hidden4|Add8~66\);

-- Location: FF_X36_Y11_N59
\hidden4|voltage[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden4|Add8~65_sumout\,
	asdata => \hidden4|Add7~65_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden4|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden4|voltage\(17));

-- Location: LABCELL_X37_Y12_N51
\hidden4|Add7~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add7~65_sumout\ = SUM(( \hidden4|voltage\(17) ) + ( \hidden4|sum\(9) ) + ( \hidden4|Add7~30\ ))
-- \hidden4|Add7~66\ = CARRY(( \hidden4|voltage\(17) ) + ( \hidden4|sum\(9) ) + ( \hidden4|Add7~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden4|ALT_INV_sum\(9),
	datac => \hidden4|ALT_INV_voltage\(17),
	cin => \hidden4|Add7~30\,
	sumout => \hidden4|Add7~65_sumout\,
	cout => \hidden4|Add7~66\);

-- Location: LABCELL_X36_Y10_N0
\hidden4|Add8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add8~13_sumout\ = SUM(( \hidden4|Add7~13_sumout\ ) + ( VCC ) + ( \hidden4|Add8~66\ ))
-- \hidden4|Add8~14\ = CARRY(( \hidden4|Add7~13_sumout\ ) + ( VCC ) + ( \hidden4|Add8~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden4|ALT_INV_Add7~13_sumout\,
	cin => \hidden4|Add8~66\,
	sumout => \hidden4|Add8~13_sumout\,
	cout => \hidden4|Add8~14\);

-- Location: FF_X36_Y10_N1
\hidden4|voltage[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden4|Add8~13_sumout\,
	asdata => \hidden4|Add7~13_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden4|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden4|voltage\(18));

-- Location: LABCELL_X37_Y12_N54
\hidden4|Add7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add7~13_sumout\ = SUM(( \hidden4|voltage\(18) ) + ( \hidden4|sum\(9) ) + ( \hidden4|Add7~66\ ))
-- \hidden4|Add7~14\ = CARRY(( \hidden4|voltage\(18) ) + ( \hidden4|sum\(9) ) + ( \hidden4|Add7~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden4|ALT_INV_sum\(9),
	datac => \hidden4|ALT_INV_voltage\(18),
	cin => \hidden4|Add7~66\,
	sumout => \hidden4|Add7~13_sumout\,
	cout => \hidden4|Add7~14\);

-- Location: LABCELL_X36_Y10_N3
\hidden4|Add8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add8~17_sumout\ = SUM(( \hidden4|Add7~17_sumout\ ) + ( VCC ) + ( \hidden4|Add8~14\ ))
-- \hidden4|Add8~18\ = CARRY(( \hidden4|Add7~17_sumout\ ) + ( VCC ) + ( \hidden4|Add8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden4|ALT_INV_Add7~17_sumout\,
	cin => \hidden4|Add8~14\,
	sumout => \hidden4|Add8~17_sumout\,
	cout => \hidden4|Add8~18\);

-- Location: FF_X36_Y10_N5
\hidden4|voltage[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden4|Add8~17_sumout\,
	asdata => \hidden4|Add7~17_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden4|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden4|voltage\(19));

-- Location: LABCELL_X37_Y12_N57
\hidden4|Add7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add7~17_sumout\ = SUM(( \hidden4|sum\(9) ) + ( \hidden4|voltage\(19) ) + ( \hidden4|Add7~14\ ))
-- \hidden4|Add7~18\ = CARRY(( \hidden4|sum\(9) ) + ( \hidden4|voltage\(19) ) + ( \hidden4|Add7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden4|ALT_INV_voltage\(19),
	datad => \hidden4|ALT_INV_sum\(9),
	cin => \hidden4|Add7~14\,
	sumout => \hidden4|Add7~17_sumout\,
	cout => \hidden4|Add7~18\);

-- Location: LABCELL_X36_Y10_N6
\hidden4|Add8~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add8~21_sumout\ = SUM(( \hidden4|Add7~21_sumout\ ) + ( VCC ) + ( \hidden4|Add8~18\ ))
-- \hidden4|Add8~22\ = CARRY(( \hidden4|Add7~21_sumout\ ) + ( VCC ) + ( \hidden4|Add8~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden4|ALT_INV_Add7~21_sumout\,
	cin => \hidden4|Add8~18\,
	sumout => \hidden4|Add8~21_sumout\,
	cout => \hidden4|Add8~22\);

-- Location: FF_X36_Y10_N8
\hidden4|voltage[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden4|Add8~21_sumout\,
	asdata => \hidden4|Add7~21_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden4|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden4|voltage\(20));

-- Location: LABCELL_X37_Y11_N0
\hidden4|Add7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add7~21_sumout\ = SUM(( \hidden4|sum\(9) ) + ( \hidden4|voltage\(20) ) + ( \hidden4|Add7~18\ ))
-- \hidden4|Add7~22\ = CARRY(( \hidden4|sum\(9) ) + ( \hidden4|voltage\(20) ) + ( \hidden4|Add7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden4|ALT_INV_voltage\(20),
	datad => \hidden4|ALT_INV_sum\(9),
	cin => \hidden4|Add7~18\,
	sumout => \hidden4|Add7~21_sumout\,
	cout => \hidden4|Add7~22\);

-- Location: LABCELL_X36_Y10_N9
\hidden4|Add8~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add8~33_sumout\ = SUM(( \hidden4|Add7~33_sumout\ ) + ( VCC ) + ( \hidden4|Add8~22\ ))
-- \hidden4|Add8~34\ = CARRY(( \hidden4|Add7~33_sumout\ ) + ( VCC ) + ( \hidden4|Add8~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden4|ALT_INV_Add7~33_sumout\,
	cin => \hidden4|Add8~22\,
	sumout => \hidden4|Add8~33_sumout\,
	cout => \hidden4|Add8~34\);

-- Location: FF_X36_Y10_N10
\hidden4|voltage[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden4|Add8~33_sumout\,
	asdata => \hidden4|Add7~33_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden4|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden4|voltage\(21));

-- Location: LABCELL_X37_Y11_N3
\hidden4|Add7~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add7~33_sumout\ = SUM(( \hidden4|sum\(9) ) + ( \hidden4|voltage\(21) ) + ( \hidden4|Add7~22\ ))
-- \hidden4|Add7~34\ = CARRY(( \hidden4|sum\(9) ) + ( \hidden4|voltage\(21) ) + ( \hidden4|Add7~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden4|ALT_INV_voltage\(21),
	datad => \hidden4|ALT_INV_sum\(9),
	cin => \hidden4|Add7~22\,
	sumout => \hidden4|Add7~33_sumout\,
	cout => \hidden4|Add7~34\);

-- Location: LABCELL_X36_Y10_N12
\hidden4|Add8~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add8~69_sumout\ = SUM(( \hidden4|Add7~69_sumout\ ) + ( VCC ) + ( \hidden4|Add8~34\ ))
-- \hidden4|Add8~70\ = CARRY(( \hidden4|Add7~69_sumout\ ) + ( VCC ) + ( \hidden4|Add8~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden4|ALT_INV_Add7~69_sumout\,
	cin => \hidden4|Add8~34\,
	sumout => \hidden4|Add8~69_sumout\,
	cout => \hidden4|Add8~70\);

-- Location: FF_X36_Y10_N13
\hidden4|voltage[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden4|Add8~69_sumout\,
	asdata => \hidden4|Add7~69_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden4|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden4|voltage\(22));

-- Location: LABCELL_X37_Y11_N6
\hidden4|Add7~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add7~69_sumout\ = SUM(( \hidden4|sum\(9) ) + ( \hidden4|voltage\(22) ) + ( \hidden4|Add7~34\ ))
-- \hidden4|Add7~70\ = CARRY(( \hidden4|sum\(9) ) + ( \hidden4|voltage\(22) ) + ( \hidden4|Add7~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden4|ALT_INV_voltage\(22),
	datad => \hidden4|ALT_INV_sum\(9),
	cin => \hidden4|Add7~34\,
	sumout => \hidden4|Add7~69_sumout\,
	cout => \hidden4|Add7~70\);

-- Location: LABCELL_X36_Y10_N15
\hidden4|Add8~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add8~37_sumout\ = SUM(( \hidden4|Add7~37_sumout\ ) + ( VCC ) + ( \hidden4|Add8~70\ ))
-- \hidden4|Add8~38\ = CARRY(( \hidden4|Add7~37_sumout\ ) + ( VCC ) + ( \hidden4|Add8~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden4|ALT_INV_Add7~37_sumout\,
	cin => \hidden4|Add8~70\,
	sumout => \hidden4|Add8~37_sumout\,
	cout => \hidden4|Add8~38\);

-- Location: FF_X36_Y10_N16
\hidden4|voltage[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden4|Add8~37_sumout\,
	asdata => \hidden4|Add7~37_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden4|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden4|voltage\(23));

-- Location: LABCELL_X37_Y11_N9
\hidden4|Add7~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add7~37_sumout\ = SUM(( \hidden4|sum\(9) ) + ( \hidden4|voltage\(23) ) + ( \hidden4|Add7~70\ ))
-- \hidden4|Add7~38\ = CARRY(( \hidden4|sum\(9) ) + ( \hidden4|voltage\(23) ) + ( \hidden4|Add7~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden4|ALT_INV_voltage\(23),
	datad => \hidden4|ALT_INV_sum\(9),
	cin => \hidden4|Add7~70\,
	sumout => \hidden4|Add7~37_sumout\,
	cout => \hidden4|Add7~38\);

-- Location: LABCELL_X36_Y10_N18
\hidden4|Add8~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add8~25_sumout\ = SUM(( \hidden4|Add7~25_sumout\ ) + ( VCC ) + ( \hidden4|Add8~38\ ))
-- \hidden4|Add8~26\ = CARRY(( \hidden4|Add7~25_sumout\ ) + ( VCC ) + ( \hidden4|Add8~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden4|ALT_INV_Add7~25_sumout\,
	cin => \hidden4|Add8~38\,
	sumout => \hidden4|Add8~25_sumout\,
	cout => \hidden4|Add8~26\);

-- Location: FF_X36_Y10_N19
\hidden4|voltage[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden4|Add8~25_sumout\,
	asdata => \hidden4|Add7~25_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden4|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden4|voltage\(24));

-- Location: LABCELL_X37_Y11_N12
\hidden4|Add7~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add7~25_sumout\ = SUM(( \hidden4|sum\(9) ) + ( \hidden4|voltage\(24) ) + ( \hidden4|Add7~38\ ))
-- \hidden4|Add7~26\ = CARRY(( \hidden4|sum\(9) ) + ( \hidden4|voltage\(24) ) + ( \hidden4|Add7~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden4|ALT_INV_voltage\(24),
	datad => \hidden4|ALT_INV_sum\(9),
	cin => \hidden4|Add7~38\,
	sumout => \hidden4|Add7~25_sumout\,
	cout => \hidden4|Add7~26\);

-- Location: LABCELL_X36_Y11_N18
\hidden4|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|LessThan0~0_combout\ = ( !\hidden4|Add7~17_sumout\ & ( !\hidden4|Add7~25_sumout\ & ( (!\hidden4|Add7~21_sumout\ & !\hidden4|Add7~13_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden4|ALT_INV_Add7~21_sumout\,
	datad => \hidden4|ALT_INV_Add7~13_sumout\,
	datae => \hidden4|ALT_INV_Add7~17_sumout\,
	dataf => \hidden4|ALT_INV_Add7~25_sumout\,
	combout => \hidden4|LessThan0~0_combout\);

-- Location: LABCELL_X36_Y12_N51
\hidden4|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|LessThan0~1_combout\ = ( !\hidden4|Add7~45_sumout\ & ( !\hidden4|Add7~61_sumout\ & ( (!\hidden4|Add7~49_sumout\ & (!\hidden4|Add7~57_sumout\ & !\hidden4|Add7~53_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden4|ALT_INV_Add7~49_sumout\,
	datac => \hidden4|ALT_INV_Add7~57_sumout\,
	datad => \hidden4|ALT_INV_Add7~53_sumout\,
	datae => \hidden4|ALT_INV_Add7~45_sumout\,
	dataf => \hidden4|ALT_INV_Add7~61_sumout\,
	combout => \hidden4|LessThan0~1_combout\);

-- Location: LABCELL_X36_Y10_N21
\hidden4|Add8~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add8~73_sumout\ = SUM(( \hidden4|Add7~73_sumout\ ) + ( VCC ) + ( \hidden4|Add8~26\ ))
-- \hidden4|Add8~74\ = CARRY(( \hidden4|Add7~73_sumout\ ) + ( VCC ) + ( \hidden4|Add8~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden4|ALT_INV_Add7~73_sumout\,
	cin => \hidden4|Add8~26\,
	sumout => \hidden4|Add8~73_sumout\,
	cout => \hidden4|Add8~74\);

-- Location: FF_X36_Y10_N22
\hidden4|voltage[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden4|Add8~73_sumout\,
	asdata => \hidden4|Add7~73_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden4|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden4|voltage\(25));

-- Location: LABCELL_X37_Y11_N15
\hidden4|Add7~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add7~73_sumout\ = SUM(( \hidden4|voltage\(25) ) + ( \hidden4|sum\(9) ) + ( \hidden4|Add7~26\ ))
-- \hidden4|Add7~74\ = CARRY(( \hidden4|voltage\(25) ) + ( \hidden4|sum\(9) ) + ( \hidden4|Add7~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden4|ALT_INV_sum\(9),
	datad => \hidden4|ALT_INV_voltage\(25),
	cin => \hidden4|Add7~26\,
	sumout => \hidden4|Add7~73_sumout\,
	cout => \hidden4|Add7~74\);

-- Location: LABCELL_X36_Y10_N24
\hidden4|Add8~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add8~41_sumout\ = SUM(( \hidden4|Add7~41_sumout\ ) + ( VCC ) + ( \hidden4|Add8~74\ ))
-- \hidden4|Add8~42\ = CARRY(( \hidden4|Add7~41_sumout\ ) + ( VCC ) + ( \hidden4|Add8~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden4|ALT_INV_Add7~41_sumout\,
	cin => \hidden4|Add8~74\,
	sumout => \hidden4|Add8~41_sumout\,
	cout => \hidden4|Add8~42\);

-- Location: FF_X36_Y10_N25
\hidden4|voltage[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden4|Add8~41_sumout\,
	asdata => \hidden4|Add7~41_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden4|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden4|voltage\(26));

-- Location: LABCELL_X37_Y11_N18
\hidden4|Add7~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add7~41_sumout\ = SUM(( \hidden4|sum\(9) ) + ( \hidden4|voltage\(26) ) + ( \hidden4|Add7~74\ ))
-- \hidden4|Add7~42\ = CARRY(( \hidden4|sum\(9) ) + ( \hidden4|voltage\(26) ) + ( \hidden4|Add7~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden4|ALT_INV_voltage\(26),
	datad => \hidden4|ALT_INV_sum\(9),
	cin => \hidden4|Add7~74\,
	sumout => \hidden4|Add7~41_sumout\,
	cout => \hidden4|Add7~42\);

-- Location: LABCELL_X36_Y10_N27
\hidden4|Add8~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add8~77_sumout\ = SUM(( \hidden4|Add7~77_sumout\ ) + ( VCC ) + ( \hidden4|Add8~42\ ))
-- \hidden4|Add8~78\ = CARRY(( \hidden4|Add7~77_sumout\ ) + ( VCC ) + ( \hidden4|Add8~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden4|ALT_INV_Add7~77_sumout\,
	cin => \hidden4|Add8~42\,
	sumout => \hidden4|Add8~77_sumout\,
	cout => \hidden4|Add8~78\);

-- Location: FF_X36_Y10_N29
\hidden4|voltage[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden4|Add8~77_sumout\,
	asdata => \hidden4|Add7~77_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden4|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden4|voltage\(27));

-- Location: LABCELL_X37_Y11_N21
\hidden4|Add7~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add7~77_sumout\ = SUM(( \hidden4|voltage\(27) ) + ( \hidden4|sum\(9) ) + ( \hidden4|Add7~42\ ))
-- \hidden4|Add7~78\ = CARRY(( \hidden4|voltage\(27) ) + ( \hidden4|sum\(9) ) + ( \hidden4|Add7~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden4|ALT_INV_sum\(9),
	datad => \hidden4|ALT_INV_voltage\(27),
	cin => \hidden4|Add7~42\,
	sumout => \hidden4|Add7~77_sumout\,
	cout => \hidden4|Add7~78\);

-- Location: LABCELL_X36_Y10_N30
\hidden4|Add8~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add8~81_sumout\ = SUM(( \hidden4|Add7~81_sumout\ ) + ( VCC ) + ( \hidden4|Add8~78\ ))
-- \hidden4|Add8~82\ = CARRY(( \hidden4|Add7~81_sumout\ ) + ( VCC ) + ( \hidden4|Add8~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden4|ALT_INV_Add7~81_sumout\,
	cin => \hidden4|Add8~78\,
	sumout => \hidden4|Add8~81_sumout\,
	cout => \hidden4|Add8~82\);

-- Location: FF_X36_Y10_N31
\hidden4|voltage[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden4|Add8~81_sumout\,
	asdata => \hidden4|Add7~81_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden4|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden4|voltage\(28));

-- Location: LABCELL_X37_Y11_N24
\hidden4|Add7~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add7~81_sumout\ = SUM(( \hidden4|sum\(9) ) + ( \hidden4|voltage\(28) ) + ( \hidden4|Add7~78\ ))
-- \hidden4|Add7~82\ = CARRY(( \hidden4|sum\(9) ) + ( \hidden4|voltage\(28) ) + ( \hidden4|Add7~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden4|ALT_INV_voltage\(28),
	datad => \hidden4|ALT_INV_sum\(9),
	cin => \hidden4|Add7~78\,
	sumout => \hidden4|Add7~81_sumout\,
	cout => \hidden4|Add7~82\);

-- Location: LABCELL_X36_Y10_N33
\hidden4|Add8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add8~1_sumout\ = SUM(( \hidden4|Add7~1_sumout\ ) + ( VCC ) + ( \hidden4|Add8~82\ ))
-- \hidden4|Add8~2\ = CARRY(( \hidden4|Add7~1_sumout\ ) + ( VCC ) + ( \hidden4|Add8~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden4|ALT_INV_Add7~1_sumout\,
	cin => \hidden4|Add8~82\,
	sumout => \hidden4|Add8~1_sumout\,
	cout => \hidden4|Add8~2\);

-- Location: FF_X36_Y10_N35
\hidden4|voltage[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden4|Add8~1_sumout\,
	asdata => \hidden4|Add7~1_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden4|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden4|voltage\(29));

-- Location: LABCELL_X37_Y11_N27
\hidden4|Add7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add7~1_sumout\ = SUM(( \hidden4|voltage\(29) ) + ( \hidden4|sum\(9) ) + ( \hidden4|Add7~82\ ))
-- \hidden4|Add7~2\ = CARRY(( \hidden4|voltage\(29) ) + ( \hidden4|sum\(9) ) + ( \hidden4|Add7~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden4|ALT_INV_sum\(9),
	datad => \hidden4|ALT_INV_voltage\(29),
	cin => \hidden4|Add7~82\,
	sumout => \hidden4|Add7~1_sumout\,
	cout => \hidden4|Add7~2\);

-- Location: LABCELL_X36_Y10_N36
\hidden4|Add8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add8~5_sumout\ = SUM(( \hidden4|Add7~5_sumout\ ) + ( VCC ) + ( \hidden4|Add8~2\ ))
-- \hidden4|Add8~6\ = CARRY(( \hidden4|Add7~5_sumout\ ) + ( VCC ) + ( \hidden4|Add8~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden4|ALT_INV_Add7~5_sumout\,
	cin => \hidden4|Add8~2\,
	sumout => \hidden4|Add8~5_sumout\,
	cout => \hidden4|Add8~6\);

-- Location: FF_X36_Y10_N37
\hidden4|voltage[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden4|Add8~5_sumout\,
	asdata => \hidden4|Add7~5_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden4|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden4|voltage\(30));

-- Location: LABCELL_X37_Y11_N30
\hidden4|Add7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add7~5_sumout\ = SUM(( \hidden4|sum\(9) ) + ( \hidden4|voltage\(30) ) + ( \hidden4|Add7~2\ ))
-- \hidden4|Add7~6\ = CARRY(( \hidden4|sum\(9) ) + ( \hidden4|voltage\(30) ) + ( \hidden4|Add7~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden4|ALT_INV_voltage\(30),
	datad => \hidden4|ALT_INV_sum\(9),
	cin => \hidden4|Add7~2\,
	sumout => \hidden4|Add7~5_sumout\,
	cout => \hidden4|Add7~6\);

-- Location: LABCELL_X36_Y10_N39
\hidden4|Add8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add8~9_sumout\ = SUM(( \hidden4|Add7~9_sumout\ ) + ( VCC ) + ( \hidden4|Add8~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden4|ALT_INV_Add7~9_sumout\,
	cin => \hidden4|Add8~6\,
	sumout => \hidden4|Add8~9_sumout\);

-- Location: FF_X36_Y10_N40
\hidden4|voltage[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden4|Add8~9_sumout\,
	asdata => \hidden4|Add7~9_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden4|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden4|voltage\(31));

-- Location: LABCELL_X37_Y11_N33
\hidden4|Add7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|Add7~9_sumout\ = SUM(( \hidden4|voltage\(31) ) + ( \hidden4|sum\(9) ) + ( \hidden4|Add7~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden4|ALT_INV_sum\(9),
	datad => \hidden4|ALT_INV_voltage\(31),
	cin => \hidden4|Add7~6\,
	sumout => \hidden4|Add7~9_sumout\);

-- Location: LABCELL_X36_Y12_N39
\hidden4|LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|LessThan0~2_combout\ = ( !\hidden4|Add7~117_sumout\ & ( !\hidden4|Add7~105_sumout\ & ( (!\hidden4|Add7~97_sumout\ & (!\hidden4|Add7~113_sumout\ & (!\hidden4|Add7~109_sumout\ & !\hidden4|Add7~101_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden4|ALT_INV_Add7~97_sumout\,
	datab => \hidden4|ALT_INV_Add7~113_sumout\,
	datac => \hidden4|ALT_INV_Add7~109_sumout\,
	datad => \hidden4|ALT_INV_Add7~101_sumout\,
	datae => \hidden4|ALT_INV_Add7~117_sumout\,
	dataf => \hidden4|ALT_INV_Add7~105_sumout\,
	combout => \hidden4|LessThan0~2_combout\);

-- Location: LABCELL_X36_Y11_N12
\hidden4|LessThan0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|LessThan0~3_combout\ = ( \hidden4|Add7~89_sumout\ & ( \hidden4|LessThan0~2_combout\ & ( (!\hidden4|Add7~93_sumout\ & (!\hidden4|Add7~121_sumout\ & !\hidden4|Add7~125_sumout\)) ) ) ) # ( !\hidden4|Add7~89_sumout\ & ( \hidden4|LessThan0~2_combout\ 
-- & ( (!\hidden4|Add7~121_sumout\ & (!\hidden4|Add7~125_sumout\ & ((!\hidden4|Add7~85_sumout\) # (!\hidden4|Add7~93_sumout\)))) ) ) ) # ( \hidden4|Add7~89_sumout\ & ( !\hidden4|LessThan0~2_combout\ & ( (!\hidden4|Add7~93_sumout\ & 
-- (!\hidden4|Add7~121_sumout\ & !\hidden4|Add7~125_sumout\)) ) ) ) # ( !\hidden4|Add7~89_sumout\ & ( !\hidden4|LessThan0~2_combout\ & ( (!\hidden4|Add7~93_sumout\ & (!\hidden4|Add7~121_sumout\ & !\hidden4|Add7~125_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000011100000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden4|ALT_INV_Add7~85_sumout\,
	datab => \hidden4|ALT_INV_Add7~93_sumout\,
	datac => \hidden4|ALT_INV_Add7~121_sumout\,
	datad => \hidden4|ALT_INV_Add7~125_sumout\,
	datae => \hidden4|ALT_INV_Add7~89_sumout\,
	dataf => \hidden4|ALT_INV_LessThan0~2_combout\,
	combout => \hidden4|LessThan0~3_combout\);

-- Location: LABCELL_X36_Y11_N0
\hidden4|LessThan0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|LessThan0~5_combout\ = ( !\hidden4|Add7~33_sumout\ & ( !\hidden4|Add7~81_sumout\ & ( (!\hidden4|Add7~29_sumout\ & (!\hidden4|Add7~65_sumout\ & (!\hidden4|Add7~37_sumout\ & !\hidden4|Add7~41_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden4|ALT_INV_Add7~29_sumout\,
	datab => \hidden4|ALT_INV_Add7~65_sumout\,
	datac => \hidden4|ALT_INV_Add7~37_sumout\,
	datad => \hidden4|ALT_INV_Add7~41_sumout\,
	datae => \hidden4|ALT_INV_Add7~33_sumout\,
	dataf => \hidden4|ALT_INV_Add7~81_sumout\,
	combout => \hidden4|LessThan0~5_combout\);

-- Location: LABCELL_X37_Y11_N48
\hidden4|LessThan0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|LessThan0~6_combout\ = ( !\hidden4|Add7~1_sumout\ & ( !\hidden4|Add7~5_sumout\ & ( (!\hidden4|Add7~69_sumout\ & (!\hidden4|Add7~77_sumout\ & !\hidden4|Add7~73_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden4|ALT_INV_Add7~69_sumout\,
	datac => \hidden4|ALT_INV_Add7~77_sumout\,
	datad => \hidden4|ALT_INV_Add7~73_sumout\,
	datae => \hidden4|ALT_INV_Add7~1_sumout\,
	dataf => \hidden4|ALT_INV_Add7~5_sumout\,
	combout => \hidden4|LessThan0~6_combout\);

-- Location: LABCELL_X36_Y11_N6
\hidden4|LessThan0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|LessThan0~4_combout\ = ( \hidden4|LessThan0~5_combout\ & ( \hidden4|LessThan0~6_combout\ & ( (!\hidden4|Add7~9_sumout\ & ((!\hidden4|LessThan0~0_combout\) # ((!\hidden4|LessThan0~1_combout\) # (!\hidden4|LessThan0~3_combout\)))) ) ) ) # ( 
-- !\hidden4|LessThan0~5_combout\ & ( \hidden4|LessThan0~6_combout\ & ( !\hidden4|Add7~9_sumout\ ) ) ) # ( \hidden4|LessThan0~5_combout\ & ( !\hidden4|LessThan0~6_combout\ & ( !\hidden4|Add7~9_sumout\ ) ) ) # ( !\hidden4|LessThan0~5_combout\ & ( 
-- !\hidden4|LessThan0~6_combout\ & ( !\hidden4|Add7~9_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden4|ALT_INV_LessThan0~0_combout\,
	datab => \hidden4|ALT_INV_LessThan0~1_combout\,
	datac => \hidden4|ALT_INV_Add7~9_sumout\,
	datad => \hidden4|ALT_INV_LessThan0~3_combout\,
	datae => \hidden4|ALT_INV_LessThan0~5_combout\,
	dataf => \hidden4|ALT_INV_LessThan0~6_combout\,
	combout => \hidden4|LessThan0~4_combout\);

-- Location: LABCELL_X36_Y11_N24
\hidden4|spike_out~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden4|spike_out~feeder_combout\ = ( \hidden4|LessThan0~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \hidden4|ALT_INV_LessThan0~4_combout\,
	combout => \hidden4|spike_out~feeder_combout\);

-- Location: FF_X36_Y11_N25
\hidden4|spike_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden4|spike_out~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden4|spike_out~q\);

-- Location: LABCELL_X24_Y7_N24
\output1|tmp_sum_4[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|tmp_sum_4[0]~feeder_combout\ = ( \hidden4|spike_out~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \hidden4|ALT_INV_spike_out~q\,
	combout => \output1|tmp_sum_4[0]~feeder_combout\);

-- Location: FF_X24_Y7_N25
\output1|tmp_sum_4[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|tmp_sum_4[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|tmp_sum_4\(0));

-- Location: FF_X21_Y3_N40
\output0|tmp_sum_3_4[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \output1|tmp_sum_4\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|tmp_sum_3_4\(2));

-- Location: LABCELL_X22_Y6_N27
\output0|Add3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add3~4_combout\ = (\output1|tmp_sum_6\(1) & !\output1|tmp_sum_5\(4))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \output1|ALT_INV_tmp_sum_6\(1),
	datac => \output1|ALT_INV_tmp_sum_5\(4),
	combout => \output0|Add3~4_combout\);

-- Location: FF_X22_Y6_N29
\output0|tmp_sum_5_6[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add3~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|tmp_sum_5_6\(5));

-- Location: LABCELL_X22_Y6_N0
\output0|Add3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add3~3_combout\ = (\output1|tmp_sum_5\(4)) # (\output1|tmp_sum_6\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \output1|ALT_INV_tmp_sum_6\(1),
	datab => \output1|ALT_INV_tmp_sum_5\(4),
	combout => \output0|Add3~3_combout\);

-- Location: FF_X22_Y6_N2
\output0|tmp_sum_5_6[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add3~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|tmp_sum_5_6\(4));

-- Location: FF_X22_Y6_N11
\output0|tmp_sum_5_6[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \output1|tmp_sum_6\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|tmp_sum_5_6\(2));

-- Location: MLABCELL_X28_Y12_N30
\hidden3|Add4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add4~13_sumout\ = SUM(( \hidden2|tmp_sum_1_2\(8) ) + ( \hidden6|tmp_sum_b_0\(3) ) + ( !VCC ))
-- \hidden3|Add4~14\ = CARRY(( \hidden2|tmp_sum_1_2\(8) ) + ( \hidden6|tmp_sum_b_0\(3) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden6|ALT_INV_tmp_sum_b_0\(3),
	datad => \hidden2|ALT_INV_tmp_sum_1_2\(8),
	cin => GND,
	sumout => \hidden3|Add4~13_sumout\,
	cout => \hidden3|Add4~14\);

-- Location: MLABCELL_X28_Y12_N33
\hidden3|Add4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add4~17_sumout\ = SUM(( \hidden0|tmp_sum_1_2\(3) ) + ( GND ) + ( \hidden3|Add4~14\ ))
-- \hidden3|Add4~18\ = CARRY(( \hidden0|tmp_sum_1_2\(3) ) + ( GND ) + ( \hidden3|Add4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden0|ALT_INV_tmp_sum_1_2\(3),
	cin => \hidden3|Add4~14\,
	sumout => \hidden3|Add4~17_sumout\,
	cout => \hidden3|Add4~18\);

-- Location: MLABCELL_X28_Y12_N36
\hidden3|Add4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add4~21_sumout\ = SUM(( \hidden6|tmp_sum_b_0\(3) ) + ( \hidden0|tmp_sum_1_2\(3) ) + ( \hidden3|Add4~18\ ))
-- \hidden3|Add4~22\ = CARRY(( \hidden6|tmp_sum_b_0\(3) ) + ( \hidden0|tmp_sum_1_2\(3) ) + ( \hidden3|Add4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden0|ALT_INV_tmp_sum_1_2\(3),
	datad => \hidden6|ALT_INV_tmp_sum_b_0\(3),
	cin => \hidden3|Add4~18\,
	sumout => \hidden3|Add4~21_sumout\,
	cout => \hidden3|Add4~22\);

-- Location: MLABCELL_X28_Y12_N39
\hidden3|Add4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add4~25_sumout\ = SUM(( \hidden6|tmp_sum_b_0\(7) ) + ( \hidden0|tmp_sum_1_2\(3) ) + ( \hidden3|Add4~22\ ))
-- \hidden3|Add4~26\ = CARRY(( \hidden6|tmp_sum_b_0\(7) ) + ( \hidden0|tmp_sum_1_2\(3) ) + ( \hidden3|Add4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden6|ALT_INV_tmp_sum_b_0\(7),
	dataf => \hidden0|ALT_INV_tmp_sum_1_2\(3),
	cin => \hidden3|Add4~22\,
	sumout => \hidden3|Add4~25_sumout\,
	cout => \hidden3|Add4~26\);

-- Location: MLABCELL_X28_Y12_N42
\hidden3|Add4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add4~29_sumout\ = SUM(( \hidden6|tmp_sum_b_0\(3) ) + ( \hidden5|tmp_sum_1_2\(3) ) + ( \hidden3|Add4~26\ ))
-- \hidden3|Add4~30\ = CARRY(( \hidden6|tmp_sum_b_0\(3) ) + ( \hidden5|tmp_sum_1_2\(3) ) + ( \hidden3|Add4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden5|ALT_INV_tmp_sum_1_2\(3),
	datad => \hidden6|ALT_INV_tmp_sum_b_0\(3),
	cin => \hidden3|Add4~26\,
	sumout => \hidden3|Add4~29_sumout\,
	cout => \hidden3|Add4~30\);

-- Location: MLABCELL_X28_Y12_N45
\hidden3|Add4~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add4~33_sumout\ = SUM(( \hidden6|tmp_sum_b_0\(7) ) + ( \hidden2|tmp_sum_1_2\(9) ) + ( \hidden3|Add4~30\ ))
-- \hidden3|Add4~34\ = CARRY(( \hidden6|tmp_sum_b_0\(7) ) + ( \hidden2|tmp_sum_1_2\(9) ) + ( \hidden3|Add4~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden6|ALT_INV_tmp_sum_b_0\(7),
	dataf => \hidden2|ALT_INV_tmp_sum_1_2\(9),
	cin => \hidden3|Add4~30\,
	sumout => \hidden3|Add4~33_sumout\,
	cout => \hidden3|Add4~34\);

-- Location: MLABCELL_X28_Y12_N48
\hidden3|Add4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add4~5_sumout\ = SUM(( \hidden6|tmp_sum_b_0\(3) ) + ( \hidden0|tmp_sum_1_2\(4) ) + ( \hidden3|Add4~34\ ))
-- \hidden3|Add4~6\ = CARRY(( \hidden6|tmp_sum_b_0\(3) ) + ( \hidden0|tmp_sum_1_2\(4) ) + ( \hidden3|Add4~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden0|ALT_INV_tmp_sum_1_2\(4),
	datad => \hidden6|ALT_INV_tmp_sum_b_0\(3),
	cin => \hidden3|Add4~34\,
	sumout => \hidden3|Add4~5_sumout\,
	cout => \hidden3|Add4~6\);

-- Location: MLABCELL_X28_Y12_N51
\hidden3|Add4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add4~9_sumout\ = SUM(( \hidden6|tmp_sum_b_0\(3) ) + ( \hidden4|tmp_sum_1_2\(0) ) + ( \hidden3|Add4~6\ ))
-- \hidden3|Add4~10\ = CARRY(( \hidden6|tmp_sum_b_0\(3) ) + ( \hidden4|tmp_sum_1_2\(0) ) + ( \hidden3|Add4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden4|ALT_INV_tmp_sum_1_2\(0),
	datad => \hidden6|ALT_INV_tmp_sum_b_0\(3),
	cin => \hidden3|Add4~6\,
	sumout => \hidden3|Add4~9_sumout\,
	cout => \hidden3|Add4~10\);

-- Location: MLABCELL_X28_Y12_N54
\hidden3|Add4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add4~1_sumout\ = SUM(( \hidden6|tmp_sum_b_0\(3) ) + ( \hidden4|tmp_sum_1_2\(0) ) + ( \hidden3|Add4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden4|ALT_INV_tmp_sum_1_2\(0),
	datad => \hidden6|ALT_INV_tmp_sum_b_0\(3),
	cin => \hidden3|Add4~10\,
	sumout => \hidden3|Add4~1_sumout\);

-- Location: FF_X28_Y12_N55
\hidden3|tmp_sum_b_0_1_2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden3|Add4~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden3|tmp_sum_b_0_1_2\(8));

-- Location: FF_X29_Y12_N26
\hidden3|sum[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden3|tmp_sum_b_0_1_2\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden3|sum\(8));

-- Location: LABCELL_X30_Y12_N30
\hidden3|Add8~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add8~85_sumout\ = SUM(( \hidden3|Add7~93_sumout\ ) + ( VCC ) + ( !VCC ))
-- \hidden3|Add8~86\ = CARRY(( \hidden3|Add7~93_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden3|ALT_INV_Add7~93_sumout\,
	cin => GND,
	sumout => \hidden3|Add8~85_sumout\,
	cout => \hidden3|Add8~86\);

-- Location: FF_X30_Y12_N32
\hidden3|voltage[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden3|Add8~85_sumout\,
	asdata => \hidden3|Add7~93_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden3|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden3|voltage\(8));

-- Location: FF_X28_Y12_N52
\hidden3|tmp_sum_b_0_1_2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden3|Add4~9_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden3|tmp_sum_b_0_1_2\(7));

-- Location: FF_X29_Y12_N32
\hidden3|sum[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden3|tmp_sum_b_0_1_2\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden3|sum\(7));

-- Location: FF_X28_Y12_N49
\hidden3|tmp_sum_b_0_1_2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden3|Add4~5_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden3|tmp_sum_b_0_1_2\(6));

-- Location: FF_X29_Y12_N44
\hidden3|sum[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden3|tmp_sum_b_0_1_2\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden3|sum\(6));

-- Location: FF_X28_Y12_N46
\hidden3|tmp_sum_b_0_1_2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden3|Add4~33_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden3|tmp_sum_b_0_1_2\(5));

-- Location: FF_X29_Y12_N5
\hidden3|sum[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden3|tmp_sum_b_0_1_2\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden3|sum\(5));

-- Location: FF_X28_Y12_N43
\hidden3|tmp_sum_b_0_1_2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden3|Add4~29_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden3|tmp_sum_b_0_1_2\(4));

-- Location: FF_X29_Y12_N41
\hidden3|sum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden3|tmp_sum_b_0_1_2\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden3|sum\(4));

-- Location: FF_X28_Y12_N40
\hidden3|tmp_sum_b_0_1_2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden3|Add4~25_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden3|tmp_sum_b_0_1_2\(3));

-- Location: FF_X29_Y12_N20
\hidden3|sum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden3|tmp_sum_b_0_1_2\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden3|sum\(3));

-- Location: FF_X28_Y12_N37
\hidden3|tmp_sum_b_0_1_2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden3|Add4~21_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden3|tmp_sum_b_0_1_2\(2));

-- Location: FF_X29_Y12_N56
\hidden3|sum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden3|tmp_sum_b_0_1_2\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden3|sum\(2));

-- Location: FF_X28_Y12_N34
\hidden3|tmp_sum_b_0_1_2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden3|Add4~17_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden3|tmp_sum_b_0_1_2\(1));

-- Location: FF_X29_Y12_N47
\hidden3|sum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden3|tmp_sum_b_0_1_2\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden3|sum\(1));

-- Location: FF_X28_Y12_N31
\hidden3|tmp_sum_b_0_1_2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden3|Add4~13_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden3|tmp_sum_b_0_1_2\(0));

-- Location: FF_X29_Y12_N10
\hidden3|sum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden3|tmp_sum_b_0_1_2\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden3|sum\(0));

-- Location: LABCELL_X29_Y12_N0
\hidden3|Add7~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add7~97_sumout\ = SUM(( \hidden3|sum\(0) ) + ( \hidden3|voltage\(0) ) + ( !VCC ))
-- \hidden3|Add7~98\ = CARRY(( \hidden3|sum\(0) ) + ( \hidden3|voltage\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden3|ALT_INV_voltage\(0),
	datad => \hidden3|ALT_INV_sum\(0),
	cin => GND,
	sumout => \hidden3|Add7~97_sumout\,
	cout => \hidden3|Add7~98\);

-- Location: FF_X29_Y12_N2
\hidden3|voltage[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden3|Add7~97_sumout\,
	sclr => \control|ly2_delay\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden3|voltage\(0));

-- Location: LABCELL_X29_Y12_N3
\hidden3|Add7~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add7~101_sumout\ = SUM(( \hidden3|voltage\(1) ) + ( \hidden3|sum\(1) ) + ( \hidden3|Add7~98\ ))
-- \hidden3|Add7~102\ = CARRY(( \hidden3|voltage\(1) ) + ( \hidden3|sum\(1) ) + ( \hidden3|Add7~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden3|ALT_INV_sum\(1),
	datad => \hidden3|ALT_INV_voltage\(1),
	cin => \hidden3|Add7~98\,
	sumout => \hidden3|Add7~101_sumout\,
	cout => \hidden3|Add7~102\);

-- Location: FF_X29_Y12_N29
\hidden3|voltage[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden3|Add7~101_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden3|voltage\(1));

-- Location: LABCELL_X29_Y12_N6
\hidden3|Add7~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add7~105_sumout\ = SUM(( \hidden3|sum\(2) ) + ( \hidden3|voltage\(2) ) + ( \hidden3|Add7~102\ ))
-- \hidden3|Add7~106\ = CARRY(( \hidden3|sum\(2) ) + ( \hidden3|voltage\(2) ) + ( \hidden3|Add7~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden3|ALT_INV_voltage\(2),
	datad => \hidden3|ALT_INV_sum\(2),
	cin => \hidden3|Add7~102\,
	sumout => \hidden3|Add7~105_sumout\,
	cout => \hidden3|Add7~106\);

-- Location: FF_X29_Y12_N8
\hidden3|voltage[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden3|Add7~105_sumout\,
	sclr => \control|ly2_delay\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden3|voltage\(2));

-- Location: LABCELL_X29_Y12_N9
\hidden3|Add7~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add7~109_sumout\ = SUM(( \hidden3|voltage\(3) ) + ( \hidden3|sum\(3) ) + ( \hidden3|Add7~106\ ))
-- \hidden3|Add7~110\ = CARRY(( \hidden3|voltage\(3) ) + ( \hidden3|sum\(3) ) + ( \hidden3|Add7~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden3|ALT_INV_sum\(3),
	datad => \hidden3|ALT_INV_voltage\(3),
	cin => \hidden3|Add7~106\,
	sumout => \hidden3|Add7~109_sumout\,
	cout => \hidden3|Add7~110\);

-- Location: FF_X29_Y12_N59
\hidden3|voltage[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden3|Add7~109_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden3|voltage\(3));

-- Location: LABCELL_X29_Y12_N12
\hidden3|Add7~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add7~113_sumout\ = SUM(( \hidden3|voltage\(4) ) + ( \hidden3|sum\(4) ) + ( \hidden3|Add7~110\ ))
-- \hidden3|Add7~114\ = CARRY(( \hidden3|voltage\(4) ) + ( \hidden3|sum\(4) ) + ( \hidden3|Add7~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden3|ALT_INV_voltage\(4),
	dataf => \hidden3|ALT_INV_sum\(4),
	cin => \hidden3|Add7~110\,
	sumout => \hidden3|Add7~113_sumout\,
	cout => \hidden3|Add7~114\);

-- Location: FF_X29_Y12_N14
\hidden3|voltage[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden3|Add7~113_sumout\,
	sclr => \control|ly2_delay\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden3|voltage\(4));

-- Location: LABCELL_X29_Y12_N15
\hidden3|Add7~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add7~117_sumout\ = SUM(( \hidden3|sum\(5) ) + ( \hidden3|voltage\(5) ) + ( \hidden3|Add7~114\ ))
-- \hidden3|Add7~118\ = CARRY(( \hidden3|sum\(5) ) + ( \hidden3|voltage\(5) ) + ( \hidden3|Add7~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden3|ALT_INV_voltage\(5),
	datad => \hidden3|ALT_INV_sum\(5),
	cin => \hidden3|Add7~114\,
	sumout => \hidden3|Add7~117_sumout\,
	cout => \hidden3|Add7~118\);

-- Location: FF_X29_Y12_N17
\hidden3|voltage[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden3|Add7~117_sumout\,
	sclr => \control|ly2_delay\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden3|voltage\(5));

-- Location: LABCELL_X29_Y12_N18
\hidden3|Add7~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add7~85_sumout\ = SUM(( \hidden3|voltage\(6) ) + ( \hidden3|sum\(6) ) + ( \hidden3|Add7~118\ ))
-- \hidden3|Add7~86\ = CARRY(( \hidden3|voltage\(6) ) + ( \hidden3|sum\(6) ) + ( \hidden3|Add7~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden3|ALT_INV_sum\(6),
	datac => \hidden3|ALT_INV_voltage\(6),
	cin => \hidden3|Add7~118\,
	sumout => \hidden3|Add7~85_sumout\,
	cout => \hidden3|Add7~86\);

-- Location: FF_X29_Y12_N50
\hidden3|voltage[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden3|Add7~85_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden3|voltage\(6));

-- Location: LABCELL_X29_Y12_N21
\hidden3|Add7~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add7~89_sumout\ = SUM(( \hidden3|voltage\(7) ) + ( \hidden3|sum\(7) ) + ( \hidden3|Add7~86\ ))
-- \hidden3|Add7~90\ = CARRY(( \hidden3|voltage\(7) ) + ( \hidden3|sum\(7) ) + ( \hidden3|Add7~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden3|ALT_INV_sum\(7),
	datad => \hidden3|ALT_INV_voltage\(7),
	cin => \hidden3|Add7~86\,
	sumout => \hidden3|Add7~89_sumout\,
	cout => \hidden3|Add7~90\);

-- Location: FF_X29_Y12_N23
\hidden3|voltage[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden3|Add7~89_sumout\,
	sclr => \control|ly2_delay\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden3|voltage\(7));

-- Location: LABCELL_X29_Y12_N24
\hidden3|Add7~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add7~93_sumout\ = SUM(( \hidden3|voltage\(8) ) + ( \hidden3|sum\(8) ) + ( \hidden3|Add7~90\ ))
-- \hidden3|Add7~94\ = CARRY(( \hidden3|voltage\(8) ) + ( \hidden3|sum\(8) ) + ( \hidden3|Add7~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden3|ALT_INV_sum\(8),
	datac => \hidden3|ALT_INV_voltage\(8),
	cin => \hidden3|Add7~90\,
	sumout => \hidden3|Add7~93_sumout\,
	cout => \hidden3|Add7~94\);

-- Location: LABCELL_X30_Y12_N33
\hidden3|Add8~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add8~45_sumout\ = SUM(( \hidden3|Add7~45_sumout\ ) + ( VCC ) + ( \hidden3|Add8~86\ ))
-- \hidden3|Add8~46\ = CARRY(( \hidden3|Add7~45_sumout\ ) + ( VCC ) + ( \hidden3|Add8~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden3|ALT_INV_Add7~45_sumout\,
	cin => \hidden3|Add8~86\,
	sumout => \hidden3|Add8~45_sumout\,
	cout => \hidden3|Add8~46\);

-- Location: FF_X30_Y12_N34
\hidden3|voltage[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden3|Add8~45_sumout\,
	asdata => \hidden3|Add7~45_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden3|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden3|voltage\(9));

-- Location: LABCELL_X29_Y12_N27
\hidden3|Add7~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add7~45_sumout\ = SUM(( \hidden3|voltage\(9) ) + ( \hidden3|sum\(8) ) + ( \hidden3|Add7~94\ ))
-- \hidden3|Add7~46\ = CARRY(( \hidden3|voltage\(9) ) + ( \hidden3|sum\(8) ) + ( \hidden3|Add7~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden3|ALT_INV_sum\(8),
	datac => \hidden3|ALT_INV_voltage\(9),
	cin => \hidden3|Add7~94\,
	sumout => \hidden3|Add7~45_sumout\,
	cout => \hidden3|Add7~46\);

-- Location: LABCELL_X30_Y12_N36
\hidden3|Add8~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add8~49_sumout\ = SUM(( \hidden3|Add7~49_sumout\ ) + ( VCC ) + ( \hidden3|Add8~46\ ))
-- \hidden3|Add8~50\ = CARRY(( \hidden3|Add7~49_sumout\ ) + ( VCC ) + ( \hidden3|Add8~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden3|ALT_INV_Add7~49_sumout\,
	cin => \hidden3|Add8~46\,
	sumout => \hidden3|Add8~49_sumout\,
	cout => \hidden3|Add8~50\);

-- Location: FF_X30_Y12_N38
\hidden3|voltage[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden3|Add8~49_sumout\,
	asdata => \hidden3|Add7~49_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden3|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden3|voltage\(10));

-- Location: LABCELL_X29_Y12_N30
\hidden3|Add7~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add7~49_sumout\ = SUM(( \hidden3|voltage\(10) ) + ( \hidden3|sum\(8) ) + ( \hidden3|Add7~46\ ))
-- \hidden3|Add7~50\ = CARRY(( \hidden3|voltage\(10) ) + ( \hidden3|sum\(8) ) + ( \hidden3|Add7~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden3|ALT_INV_sum\(8),
	datad => \hidden3|ALT_INV_voltage\(10),
	cin => \hidden3|Add7~46\,
	sumout => \hidden3|Add7~49_sumout\,
	cout => \hidden3|Add7~50\);

-- Location: LABCELL_X30_Y12_N39
\hidden3|Add8~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add8~53_sumout\ = SUM(( \hidden3|Add7~53_sumout\ ) + ( VCC ) + ( \hidden3|Add8~50\ ))
-- \hidden3|Add8~54\ = CARRY(( \hidden3|Add7~53_sumout\ ) + ( VCC ) + ( \hidden3|Add8~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden3|ALT_INV_Add7~53_sumout\,
	cin => \hidden3|Add8~50\,
	sumout => \hidden3|Add8~53_sumout\,
	cout => \hidden3|Add8~54\);

-- Location: FF_X30_Y12_N40
\hidden3|voltage[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden3|Add8~53_sumout\,
	asdata => \hidden3|Add7~53_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden3|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden3|voltage\(11));

-- Location: LABCELL_X29_Y12_N33
\hidden3|Add7~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add7~53_sumout\ = SUM(( \hidden3|voltage\(11) ) + ( \hidden3|sum\(8) ) + ( \hidden3|Add7~50\ ))
-- \hidden3|Add7~54\ = CARRY(( \hidden3|voltage\(11) ) + ( \hidden3|sum\(8) ) + ( \hidden3|Add7~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden3|ALT_INV_sum\(8),
	datad => \hidden3|ALT_INV_voltage\(11),
	cin => \hidden3|Add7~50\,
	sumout => \hidden3|Add7~53_sumout\,
	cout => \hidden3|Add7~54\);

-- Location: LABCELL_X30_Y12_N42
\hidden3|Add8~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add8~57_sumout\ = SUM(( \hidden3|Add7~57_sumout\ ) + ( VCC ) + ( \hidden3|Add8~54\ ))
-- \hidden3|Add8~58\ = CARRY(( \hidden3|Add7~57_sumout\ ) + ( VCC ) + ( \hidden3|Add8~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden3|ALT_INV_Add7~57_sumout\,
	cin => \hidden3|Add8~54\,
	sumout => \hidden3|Add8~57_sumout\,
	cout => \hidden3|Add8~58\);

-- Location: FF_X30_Y12_N44
\hidden3|voltage[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden3|Add8~57_sumout\,
	asdata => \hidden3|Add7~57_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden3|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden3|voltage\(12));

-- Location: LABCELL_X29_Y12_N36
\hidden3|Add7~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add7~57_sumout\ = SUM(( \hidden3|voltage\(12) ) + ( \hidden3|sum\(8) ) + ( \hidden3|Add7~54\ ))
-- \hidden3|Add7~58\ = CARRY(( \hidden3|voltage\(12) ) + ( \hidden3|sum\(8) ) + ( \hidden3|Add7~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden3|ALT_INV_sum\(8),
	datad => \hidden3|ALT_INV_voltage\(12),
	cin => \hidden3|Add7~54\,
	sumout => \hidden3|Add7~57_sumout\,
	cout => \hidden3|Add7~58\);

-- Location: LABCELL_X30_Y12_N45
\hidden3|Add8~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add8~61_sumout\ = SUM(( \hidden3|Add7~61_sumout\ ) + ( VCC ) + ( \hidden3|Add8~58\ ))
-- \hidden3|Add8~62\ = CARRY(( \hidden3|Add7~61_sumout\ ) + ( VCC ) + ( \hidden3|Add8~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden3|ALT_INV_Add7~61_sumout\,
	cin => \hidden3|Add8~58\,
	sumout => \hidden3|Add8~61_sumout\,
	cout => \hidden3|Add8~62\);

-- Location: FF_X30_Y12_N47
\hidden3|voltage[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden3|Add8~61_sumout\,
	asdata => \hidden3|Add7~61_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden3|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden3|voltage\(13));

-- Location: LABCELL_X29_Y12_N39
\hidden3|Add7~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add7~61_sumout\ = SUM(( \hidden3|voltage\(13) ) + ( \hidden3|sum\(8) ) + ( \hidden3|Add7~58\ ))
-- \hidden3|Add7~62\ = CARRY(( \hidden3|voltage\(13) ) + ( \hidden3|sum\(8) ) + ( \hidden3|Add7~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden3|ALT_INV_voltage\(13),
	datac => \hidden3|ALT_INV_sum\(8),
	cin => \hidden3|Add7~58\,
	sumout => \hidden3|Add7~61_sumout\,
	cout => \hidden3|Add7~62\);

-- Location: LABCELL_X30_Y12_N12
\hidden3|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|LessThan0~1_combout\ = ( !\hidden3|Add7~45_sumout\ & ( !\hidden3|Add7~61_sumout\ & ( (!\hidden3|Add7~49_sumout\ & (!\hidden3|Add7~57_sumout\ & !\hidden3|Add7~53_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden3|ALT_INV_Add7~49_sumout\,
	datac => \hidden3|ALT_INV_Add7~57_sumout\,
	datad => \hidden3|ALT_INV_Add7~53_sumout\,
	datae => \hidden3|ALT_INV_Add7~45_sumout\,
	dataf => \hidden3|ALT_INV_Add7~61_sumout\,
	combout => \hidden3|LessThan0~1_combout\);

-- Location: LABCELL_X30_Y12_N18
\hidden3|LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|LessThan0~2_combout\ = ( !\hidden3|Add7~109_sumout\ & ( !\hidden3|Add7~117_sumout\ & ( (!\hidden3|Add7~113_sumout\ & (!\hidden3|Add7~101_sumout\ & (!\hidden3|Add7~105_sumout\ & !\hidden3|Add7~97_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden3|ALT_INV_Add7~113_sumout\,
	datab => \hidden3|ALT_INV_Add7~101_sumout\,
	datac => \hidden3|ALT_INV_Add7~105_sumout\,
	datad => \hidden3|ALT_INV_Add7~97_sumout\,
	datae => \hidden3|ALT_INV_Add7~109_sumout\,
	dataf => \hidden3|ALT_INV_Add7~117_sumout\,
	combout => \hidden3|LessThan0~2_combout\);

-- Location: LABCELL_X30_Y12_N48
\hidden3|Add8~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add8~89_sumout\ = SUM(( \hidden3|Add7~121_sumout\ ) + ( VCC ) + ( \hidden3|Add8~62\ ))
-- \hidden3|Add8~90\ = CARRY(( \hidden3|Add7~121_sumout\ ) + ( VCC ) + ( \hidden3|Add8~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden3|ALT_INV_Add7~121_sumout\,
	cin => \hidden3|Add8~62\,
	sumout => \hidden3|Add8~89_sumout\,
	cout => \hidden3|Add8~90\);

-- Location: FF_X30_Y12_N50
\hidden3|voltage[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden3|Add8~89_sumout\,
	asdata => \hidden3|Add7~121_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden3|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden3|voltage\(14));

-- Location: LABCELL_X29_Y12_N42
\hidden3|Add7~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add7~121_sumout\ = SUM(( \hidden3|voltage\(14) ) + ( \hidden3|sum\(8) ) + ( \hidden3|Add7~62\ ))
-- \hidden3|Add7~122\ = CARRY(( \hidden3|voltage\(14) ) + ( \hidden3|sum\(8) ) + ( \hidden3|Add7~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden3|ALT_INV_sum\(8),
	datad => \hidden3|ALT_INV_voltage\(14),
	cin => \hidden3|Add7~62\,
	sumout => \hidden3|Add7~121_sumout\,
	cout => \hidden3|Add7~122\);

-- Location: LABCELL_X30_Y12_N51
\hidden3|Add8~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add8~93_sumout\ = SUM(( \hidden3|Add7~125_sumout\ ) + ( VCC ) + ( \hidden3|Add8~90\ ))
-- \hidden3|Add8~94\ = CARRY(( \hidden3|Add7~125_sumout\ ) + ( VCC ) + ( \hidden3|Add8~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden3|ALT_INV_Add7~125_sumout\,
	cin => \hidden3|Add8~90\,
	sumout => \hidden3|Add8~93_sumout\,
	cout => \hidden3|Add8~94\);

-- Location: FF_X30_Y12_N52
\hidden3|voltage[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden3|Add8~93_sumout\,
	asdata => \hidden3|Add7~125_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden3|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden3|voltage\(15));

-- Location: LABCELL_X29_Y12_N45
\hidden3|Add7~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add7~125_sumout\ = SUM(( \hidden3|voltage\(15) ) + ( \hidden3|sum\(8) ) + ( \hidden3|Add7~122\ ))
-- \hidden3|Add7~126\ = CARRY(( \hidden3|voltage\(15) ) + ( \hidden3|sum\(8) ) + ( \hidden3|Add7~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden3|ALT_INV_sum\(8),
	datac => \hidden3|ALT_INV_voltage\(15),
	cin => \hidden3|Add7~122\,
	sumout => \hidden3|Add7~125_sumout\,
	cout => \hidden3|Add7~126\);

-- Location: LABCELL_X30_Y12_N24
\hidden3|LessThan0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|LessThan0~3_combout\ = ( !\hidden3|Add7~121_sumout\ & ( !\hidden3|Add7~125_sumout\ & ( (!\hidden3|Add7~93_sumout\) # ((!\hidden3|Add7~89_sumout\ & (\hidden3|LessThan0~2_combout\ & !\hidden3|Add7~85_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111011001100000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden3|ALT_INV_Add7~89_sumout\,
	datab => \hidden3|ALT_INV_Add7~93_sumout\,
	datac => \hidden3|ALT_INV_LessThan0~2_combout\,
	datad => \hidden3|ALT_INV_Add7~85_sumout\,
	datae => \hidden3|ALT_INV_Add7~121_sumout\,
	dataf => \hidden3|ALT_INV_Add7~125_sumout\,
	combout => \hidden3|LessThan0~3_combout\);

-- Location: LABCELL_X30_Y12_N54
\hidden3|Add8~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add8~29_sumout\ = SUM(( \hidden3|Add7~29_sumout\ ) + ( VCC ) + ( \hidden3|Add8~94\ ))
-- \hidden3|Add8~30\ = CARRY(( \hidden3|Add7~29_sumout\ ) + ( VCC ) + ( \hidden3|Add8~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden3|ALT_INV_Add7~29_sumout\,
	cin => \hidden3|Add8~94\,
	sumout => \hidden3|Add8~29_sumout\,
	cout => \hidden3|Add8~30\);

-- Location: FF_X30_Y12_N56
\hidden3|voltage[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden3|Add8~29_sumout\,
	asdata => \hidden3|Add7~29_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden3|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden3|voltage\(16));

-- Location: LABCELL_X29_Y12_N48
\hidden3|Add7~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add7~29_sumout\ = SUM(( \hidden3|voltage\(16) ) + ( \hidden3|sum\(8) ) + ( \hidden3|Add7~126\ ))
-- \hidden3|Add7~30\ = CARRY(( \hidden3|voltage\(16) ) + ( \hidden3|sum\(8) ) + ( \hidden3|Add7~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden3|ALT_INV_sum\(8),
	datad => \hidden3|ALT_INV_voltage\(16),
	cin => \hidden3|Add7~126\,
	sumout => \hidden3|Add7~29_sumout\,
	cout => \hidden3|Add7~30\);

-- Location: LABCELL_X30_Y12_N57
\hidden3|Add8~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add8~65_sumout\ = SUM(( \hidden3|Add7~65_sumout\ ) + ( VCC ) + ( \hidden3|Add8~30\ ))
-- \hidden3|Add8~66\ = CARRY(( \hidden3|Add7~65_sumout\ ) + ( VCC ) + ( \hidden3|Add8~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden3|ALT_INV_Add7~65_sumout\,
	cin => \hidden3|Add8~30\,
	sumout => \hidden3|Add8~65_sumout\,
	cout => \hidden3|Add8~66\);

-- Location: FF_X30_Y12_N59
\hidden3|voltage[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden3|Add8~65_sumout\,
	asdata => \hidden3|Add7~65_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden3|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden3|voltage\(17));

-- Location: LABCELL_X29_Y12_N51
\hidden3|Add7~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add7~65_sumout\ = SUM(( \hidden3|voltage\(17) ) + ( \hidden3|sum\(8) ) + ( \hidden3|Add7~30\ ))
-- \hidden3|Add7~66\ = CARRY(( \hidden3|voltage\(17) ) + ( \hidden3|sum\(8) ) + ( \hidden3|Add7~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden3|ALT_INV_sum\(8),
	datac => \hidden3|ALT_INV_voltage\(17),
	cin => \hidden3|Add7~30\,
	sumout => \hidden3|Add7~65_sumout\,
	cout => \hidden3|Add7~66\);

-- Location: LABCELL_X30_Y11_N0
\hidden3|Add8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add8~13_sumout\ = SUM(( \hidden3|Add7~13_sumout\ ) + ( VCC ) + ( \hidden3|Add8~66\ ))
-- \hidden3|Add8~14\ = CARRY(( \hidden3|Add7~13_sumout\ ) + ( VCC ) + ( \hidden3|Add8~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden3|ALT_INV_Add7~13_sumout\,
	cin => \hidden3|Add8~66\,
	sumout => \hidden3|Add8~13_sumout\,
	cout => \hidden3|Add8~14\);

-- Location: FF_X30_Y11_N1
\hidden3|voltage[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden3|Add8~13_sumout\,
	asdata => \hidden3|Add7~13_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden3|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden3|voltage\(18));

-- Location: LABCELL_X29_Y12_N54
\hidden3|Add7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add7~13_sumout\ = SUM(( \hidden3|voltage\(18) ) + ( \hidden3|sum\(8) ) + ( \hidden3|Add7~66\ ))
-- \hidden3|Add7~14\ = CARRY(( \hidden3|voltage\(18) ) + ( \hidden3|sum\(8) ) + ( \hidden3|Add7~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden3|ALT_INV_sum\(8),
	datad => \hidden3|ALT_INV_voltage\(18),
	cin => \hidden3|Add7~66\,
	sumout => \hidden3|Add7~13_sumout\,
	cout => \hidden3|Add7~14\);

-- Location: LABCELL_X30_Y11_N3
\hidden3|Add8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add8~17_sumout\ = SUM(( \hidden3|Add7~17_sumout\ ) + ( VCC ) + ( \hidden3|Add8~14\ ))
-- \hidden3|Add8~18\ = CARRY(( \hidden3|Add7~17_sumout\ ) + ( VCC ) + ( \hidden3|Add8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden3|ALT_INV_Add7~17_sumout\,
	cin => \hidden3|Add8~14\,
	sumout => \hidden3|Add8~17_sumout\,
	cout => \hidden3|Add8~18\);

-- Location: FF_X30_Y11_N5
\hidden3|voltage[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden3|Add8~17_sumout\,
	asdata => \hidden3|Add7~17_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden3|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden3|voltage\(19));

-- Location: LABCELL_X29_Y12_N57
\hidden3|Add7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add7~17_sumout\ = SUM(( \hidden3|voltage\(19) ) + ( \hidden3|sum\(8) ) + ( \hidden3|Add7~14\ ))
-- \hidden3|Add7~18\ = CARRY(( \hidden3|voltage\(19) ) + ( \hidden3|sum\(8) ) + ( \hidden3|Add7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden3|ALT_INV_sum\(8),
	datad => \hidden3|ALT_INV_voltage\(19),
	cin => \hidden3|Add7~14\,
	sumout => \hidden3|Add7~17_sumout\,
	cout => \hidden3|Add7~18\);

-- Location: LABCELL_X30_Y11_N6
\hidden3|Add8~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add8~21_sumout\ = SUM(( \hidden3|Add7~21_sumout\ ) + ( VCC ) + ( \hidden3|Add8~18\ ))
-- \hidden3|Add8~22\ = CARRY(( \hidden3|Add7~21_sumout\ ) + ( VCC ) + ( \hidden3|Add8~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden3|ALT_INV_Add7~21_sumout\,
	cin => \hidden3|Add8~18\,
	sumout => \hidden3|Add8~21_sumout\,
	cout => \hidden3|Add8~22\);

-- Location: FF_X30_Y11_N8
\hidden3|voltage[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden3|Add8~21_sumout\,
	asdata => \hidden3|Add7~21_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden3|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden3|voltage\(20));

-- Location: LABCELL_X29_Y11_N0
\hidden3|Add7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add7~21_sumout\ = SUM(( \hidden3|voltage\(20) ) + ( \hidden3|sum\(8) ) + ( \hidden3|Add7~18\ ))
-- \hidden3|Add7~22\ = CARRY(( \hidden3|voltage\(20) ) + ( \hidden3|sum\(8) ) + ( \hidden3|Add7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden3|ALT_INV_sum\(8),
	datad => \hidden3|ALT_INV_voltage\(20),
	cin => \hidden3|Add7~18\,
	sumout => \hidden3|Add7~21_sumout\,
	cout => \hidden3|Add7~22\);

-- Location: LABCELL_X30_Y11_N9
\hidden3|Add8~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add8~33_sumout\ = SUM(( \hidden3|Add7~33_sumout\ ) + ( VCC ) + ( \hidden3|Add8~22\ ))
-- \hidden3|Add8~34\ = CARRY(( \hidden3|Add7~33_sumout\ ) + ( VCC ) + ( \hidden3|Add8~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden3|ALT_INV_Add7~33_sumout\,
	cin => \hidden3|Add8~22\,
	sumout => \hidden3|Add8~33_sumout\,
	cout => \hidden3|Add8~34\);

-- Location: FF_X30_Y11_N11
\hidden3|voltage[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden3|Add8~33_sumout\,
	asdata => \hidden3|Add7~33_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden3|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden3|voltage\(21));

-- Location: LABCELL_X29_Y11_N3
\hidden3|Add7~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add7~33_sumout\ = SUM(( \hidden3|voltage\(21) ) + ( \hidden3|sum\(8) ) + ( \hidden3|Add7~22\ ))
-- \hidden3|Add7~34\ = CARRY(( \hidden3|voltage\(21) ) + ( \hidden3|sum\(8) ) + ( \hidden3|Add7~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden3|ALT_INV_sum\(8),
	datad => \hidden3|ALT_INV_voltage\(21),
	cin => \hidden3|Add7~22\,
	sumout => \hidden3|Add7~33_sumout\,
	cout => \hidden3|Add7~34\);

-- Location: LABCELL_X30_Y11_N12
\hidden3|Add8~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add8~69_sumout\ = SUM(( \hidden3|Add7~69_sumout\ ) + ( VCC ) + ( \hidden3|Add8~34\ ))
-- \hidden3|Add8~70\ = CARRY(( \hidden3|Add7~69_sumout\ ) + ( VCC ) + ( \hidden3|Add8~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden3|ALT_INV_Add7~69_sumout\,
	cin => \hidden3|Add8~34\,
	sumout => \hidden3|Add8~69_sumout\,
	cout => \hidden3|Add8~70\);

-- Location: FF_X30_Y11_N14
\hidden3|voltage[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden3|Add8~69_sumout\,
	asdata => \hidden3|Add7~69_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden3|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden3|voltage\(22));

-- Location: LABCELL_X29_Y11_N6
\hidden3|Add7~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add7~69_sumout\ = SUM(( \hidden3|voltage\(22) ) + ( \hidden3|sum\(8) ) + ( \hidden3|Add7~34\ ))
-- \hidden3|Add7~70\ = CARRY(( \hidden3|voltage\(22) ) + ( \hidden3|sum\(8) ) + ( \hidden3|Add7~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden3|ALT_INV_voltage\(22),
	datac => \hidden3|ALT_INV_sum\(8),
	cin => \hidden3|Add7~34\,
	sumout => \hidden3|Add7~69_sumout\,
	cout => \hidden3|Add7~70\);

-- Location: LABCELL_X30_Y11_N15
\hidden3|Add8~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add8~37_sumout\ = SUM(( \hidden3|Add7~37_sumout\ ) + ( VCC ) + ( \hidden3|Add8~70\ ))
-- \hidden3|Add8~38\ = CARRY(( \hidden3|Add7~37_sumout\ ) + ( VCC ) + ( \hidden3|Add8~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden3|ALT_INV_Add7~37_sumout\,
	cin => \hidden3|Add8~70\,
	sumout => \hidden3|Add8~37_sumout\,
	cout => \hidden3|Add8~38\);

-- Location: FF_X30_Y11_N17
\hidden3|voltage[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden3|Add8~37_sumout\,
	asdata => \hidden3|Add7~37_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden3|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden3|voltage\(23));

-- Location: LABCELL_X29_Y11_N9
\hidden3|Add7~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add7~37_sumout\ = SUM(( \hidden3|voltage\(23) ) + ( \hidden3|sum\(8) ) + ( \hidden3|Add7~70\ ))
-- \hidden3|Add7~38\ = CARRY(( \hidden3|voltage\(23) ) + ( \hidden3|sum\(8) ) + ( \hidden3|Add7~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden3|ALT_INV_sum\(8),
	datad => \hidden3|ALT_INV_voltage\(23),
	cin => \hidden3|Add7~70\,
	sumout => \hidden3|Add7~37_sumout\,
	cout => \hidden3|Add7~38\);

-- Location: LABCELL_X30_Y11_N18
\hidden3|Add8~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add8~25_sumout\ = SUM(( \hidden3|Add7~25_sumout\ ) + ( VCC ) + ( \hidden3|Add8~38\ ))
-- \hidden3|Add8~26\ = CARRY(( \hidden3|Add7~25_sumout\ ) + ( VCC ) + ( \hidden3|Add8~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden3|ALT_INV_Add7~25_sumout\,
	cin => \hidden3|Add8~38\,
	sumout => \hidden3|Add8~25_sumout\,
	cout => \hidden3|Add8~26\);

-- Location: FF_X30_Y11_N19
\hidden3|voltage[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden3|Add8~25_sumout\,
	asdata => \hidden3|Add7~25_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden3|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden3|voltage\(24));

-- Location: LABCELL_X29_Y11_N12
\hidden3|Add7~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add7~25_sumout\ = SUM(( \hidden3|voltage\(24) ) + ( \hidden3|sum\(8) ) + ( \hidden3|Add7~38\ ))
-- \hidden3|Add7~26\ = CARRY(( \hidden3|voltage\(24) ) + ( \hidden3|sum\(8) ) + ( \hidden3|Add7~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden3|ALT_INV_sum\(8),
	datad => \hidden3|ALT_INV_voltage\(24),
	cin => \hidden3|Add7~38\,
	sumout => \hidden3|Add7~25_sumout\,
	cout => \hidden3|Add7~26\);

-- Location: LABCELL_X30_Y11_N21
\hidden3|Add8~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add8~73_sumout\ = SUM(( \hidden3|Add7~73_sumout\ ) + ( VCC ) + ( \hidden3|Add8~26\ ))
-- \hidden3|Add8~74\ = CARRY(( \hidden3|Add7~73_sumout\ ) + ( VCC ) + ( \hidden3|Add8~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden3|ALT_INV_Add7~73_sumout\,
	cin => \hidden3|Add8~26\,
	sumout => \hidden3|Add8~73_sumout\,
	cout => \hidden3|Add8~74\);

-- Location: FF_X30_Y11_N23
\hidden3|voltage[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden3|Add8~73_sumout\,
	asdata => \hidden3|Add7~73_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden3|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden3|voltage\(25));

-- Location: LABCELL_X29_Y11_N15
\hidden3|Add7~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add7~73_sumout\ = SUM(( \hidden3|voltage\(25) ) + ( \hidden3|sum\(8) ) + ( \hidden3|Add7~26\ ))
-- \hidden3|Add7~74\ = CARRY(( \hidden3|voltage\(25) ) + ( \hidden3|sum\(8) ) + ( \hidden3|Add7~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden3|ALT_INV_sum\(8),
	datad => \hidden3|ALT_INV_voltage\(25),
	cin => \hidden3|Add7~26\,
	sumout => \hidden3|Add7~73_sumout\,
	cout => \hidden3|Add7~74\);

-- Location: LABCELL_X30_Y11_N24
\hidden3|Add8~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add8~41_sumout\ = SUM(( \hidden3|Add7~41_sumout\ ) + ( VCC ) + ( \hidden3|Add8~74\ ))
-- \hidden3|Add8~42\ = CARRY(( \hidden3|Add7~41_sumout\ ) + ( VCC ) + ( \hidden3|Add8~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden3|ALT_INV_Add7~41_sumout\,
	cin => \hidden3|Add8~74\,
	sumout => \hidden3|Add8~41_sumout\,
	cout => \hidden3|Add8~42\);

-- Location: FF_X30_Y11_N25
\hidden3|voltage[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden3|Add8~41_sumout\,
	asdata => \hidden3|Add7~41_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden3|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden3|voltage\(26));

-- Location: LABCELL_X29_Y11_N18
\hidden3|Add7~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add7~41_sumout\ = SUM(( \hidden3|voltage\(26) ) + ( \hidden3|sum\(8) ) + ( \hidden3|Add7~74\ ))
-- \hidden3|Add7~42\ = CARRY(( \hidden3|voltage\(26) ) + ( \hidden3|sum\(8) ) + ( \hidden3|Add7~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden3|ALT_INV_sum\(8),
	datad => \hidden3|ALT_INV_voltage\(26),
	cin => \hidden3|Add7~74\,
	sumout => \hidden3|Add7~41_sumout\,
	cout => \hidden3|Add7~42\);

-- Location: LABCELL_X30_Y11_N27
\hidden3|Add8~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add8~77_sumout\ = SUM(( \hidden3|Add7~77_sumout\ ) + ( VCC ) + ( \hidden3|Add8~42\ ))
-- \hidden3|Add8~78\ = CARRY(( \hidden3|Add7~77_sumout\ ) + ( VCC ) + ( \hidden3|Add8~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden3|ALT_INV_Add7~77_sumout\,
	cin => \hidden3|Add8~42\,
	sumout => \hidden3|Add8~77_sumout\,
	cout => \hidden3|Add8~78\);

-- Location: FF_X30_Y11_N29
\hidden3|voltage[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden3|Add8~77_sumout\,
	asdata => \hidden3|Add7~77_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden3|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden3|voltage\(27));

-- Location: LABCELL_X29_Y11_N21
\hidden3|Add7~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add7~77_sumout\ = SUM(( \hidden3|voltage\(27) ) + ( \hidden3|sum\(8) ) + ( \hidden3|Add7~42\ ))
-- \hidden3|Add7~78\ = CARRY(( \hidden3|voltage\(27) ) + ( \hidden3|sum\(8) ) + ( \hidden3|Add7~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden3|ALT_INV_sum\(8),
	datac => \hidden3|ALT_INV_voltage\(27),
	cin => \hidden3|Add7~42\,
	sumout => \hidden3|Add7~77_sumout\,
	cout => \hidden3|Add7~78\);

-- Location: LABCELL_X30_Y11_N30
\hidden3|Add8~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add8~81_sumout\ = SUM(( \hidden3|Add7~81_sumout\ ) + ( VCC ) + ( \hidden3|Add8~78\ ))
-- \hidden3|Add8~82\ = CARRY(( \hidden3|Add7~81_sumout\ ) + ( VCC ) + ( \hidden3|Add8~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden3|ALT_INV_Add7~81_sumout\,
	cin => \hidden3|Add8~78\,
	sumout => \hidden3|Add8~81_sumout\,
	cout => \hidden3|Add8~82\);

-- Location: FF_X30_Y11_N32
\hidden3|voltage[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden3|Add8~81_sumout\,
	asdata => \hidden3|Add7~81_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden3|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden3|voltage\(28));

-- Location: LABCELL_X29_Y11_N24
\hidden3|Add7~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add7~81_sumout\ = SUM(( \hidden3|voltage\(28) ) + ( \hidden3|sum\(8) ) + ( \hidden3|Add7~78\ ))
-- \hidden3|Add7~82\ = CARRY(( \hidden3|voltage\(28) ) + ( \hidden3|sum\(8) ) + ( \hidden3|Add7~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden3|ALT_INV_sum\(8),
	datac => \hidden3|ALT_INV_voltage\(28),
	cin => \hidden3|Add7~78\,
	sumout => \hidden3|Add7~81_sumout\,
	cout => \hidden3|Add7~82\);

-- Location: LABCELL_X30_Y11_N33
\hidden3|Add8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add8~1_sumout\ = SUM(( \hidden3|Add7~1_sumout\ ) + ( VCC ) + ( \hidden3|Add8~82\ ))
-- \hidden3|Add8~2\ = CARRY(( \hidden3|Add7~1_sumout\ ) + ( VCC ) + ( \hidden3|Add8~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden3|ALT_INV_Add7~1_sumout\,
	cin => \hidden3|Add8~82\,
	sumout => \hidden3|Add8~1_sumout\,
	cout => \hidden3|Add8~2\);

-- Location: FF_X30_Y11_N34
\hidden3|voltage[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden3|Add8~1_sumout\,
	asdata => \hidden3|Add7~1_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden3|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden3|voltage\(29));

-- Location: LABCELL_X29_Y11_N27
\hidden3|Add7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add7~1_sumout\ = SUM(( \hidden3|voltage\(29) ) + ( \hidden3|sum\(8) ) + ( \hidden3|Add7~82\ ))
-- \hidden3|Add7~2\ = CARRY(( \hidden3|voltage\(29) ) + ( \hidden3|sum\(8) ) + ( \hidden3|Add7~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden3|ALT_INV_sum\(8),
	datac => \hidden3|ALT_INV_voltage\(29),
	cin => \hidden3|Add7~82\,
	sumout => \hidden3|Add7~1_sumout\,
	cout => \hidden3|Add7~2\);

-- Location: LABCELL_X30_Y11_N36
\hidden3|Add8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add8~5_sumout\ = SUM(( \hidden3|Add7~5_sumout\ ) + ( VCC ) + ( \hidden3|Add8~2\ ))
-- \hidden3|Add8~6\ = CARRY(( \hidden3|Add7~5_sumout\ ) + ( VCC ) + ( \hidden3|Add8~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden3|ALT_INV_Add7~5_sumout\,
	cin => \hidden3|Add8~2\,
	sumout => \hidden3|Add8~5_sumout\,
	cout => \hidden3|Add8~6\);

-- Location: FF_X30_Y11_N37
\hidden3|voltage[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden3|Add8~5_sumout\,
	asdata => \hidden3|Add7~5_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden3|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden3|voltage\(30));

-- Location: LABCELL_X29_Y11_N30
\hidden3|Add7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add7~5_sumout\ = SUM(( \hidden3|voltage\(30) ) + ( \hidden3|sum\(8) ) + ( \hidden3|Add7~2\ ))
-- \hidden3|Add7~6\ = CARRY(( \hidden3|voltage\(30) ) + ( \hidden3|sum\(8) ) + ( \hidden3|Add7~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden3|ALT_INV_sum\(8),
	datac => \hidden3|ALT_INV_voltage\(30),
	cin => \hidden3|Add7~2\,
	sumout => \hidden3|Add7~5_sumout\,
	cout => \hidden3|Add7~6\);

-- Location: LABCELL_X30_Y11_N39
\hidden3|Add8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add8~9_sumout\ = SUM(( \hidden3|Add7~9_sumout\ ) + ( VCC ) + ( \hidden3|Add8~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden3|ALT_INV_Add7~9_sumout\,
	cin => \hidden3|Add8~6\,
	sumout => \hidden3|Add8~9_sumout\);

-- Location: FF_X30_Y11_N40
\hidden3|voltage[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden3|Add8~9_sumout\,
	asdata => \hidden3|Add7~9_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden3|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden3|voltage\(31));

-- Location: LABCELL_X29_Y11_N33
\hidden3|Add7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|Add7~9_sumout\ = SUM(( \hidden3|voltage\(31) ) + ( \hidden3|sum\(8) ) + ( \hidden3|Add7~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden3|ALT_INV_sum\(8),
	datac => \hidden3|ALT_INV_voltage\(31),
	cin => \hidden3|Add7~6\,
	sumout => \hidden3|Add7~9_sumout\);

-- Location: LABCELL_X29_Y11_N42
\hidden3|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|LessThan0~0_combout\ = ( !\hidden3|Add7~13_sumout\ & ( !\hidden3|Add7~17_sumout\ & ( (!\hidden3|Add7~21_sumout\ & !\hidden3|Add7~25_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden3|ALT_INV_Add7~21_sumout\,
	datad => \hidden3|ALT_INV_Add7~25_sumout\,
	datae => \hidden3|ALT_INV_Add7~13_sumout\,
	dataf => \hidden3|ALT_INV_Add7~17_sumout\,
	combout => \hidden3|LessThan0~0_combout\);

-- Location: LABCELL_X29_Y11_N54
\hidden3|LessThan0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|LessThan0~5_combout\ = ( !\hidden3|Add7~65_sumout\ & ( !\hidden3|Add7~81_sumout\ & ( (!\hidden3|Add7~33_sumout\ & (!\hidden3|Add7~29_sumout\ & (!\hidden3|Add7~41_sumout\ & !\hidden3|Add7~37_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden3|ALT_INV_Add7~33_sumout\,
	datab => \hidden3|ALT_INV_Add7~29_sumout\,
	datac => \hidden3|ALT_INV_Add7~41_sumout\,
	datad => \hidden3|ALT_INV_Add7~37_sumout\,
	datae => \hidden3|ALT_INV_Add7~65_sumout\,
	dataf => \hidden3|ALT_INV_Add7~81_sumout\,
	combout => \hidden3|LessThan0~5_combout\);

-- Location: LABCELL_X29_Y11_N48
\hidden3|LessThan0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|LessThan0~6_combout\ = ( !\hidden3|Add7~1_sumout\ & ( !\hidden3|Add7~5_sumout\ & ( (!\hidden3|Add7~69_sumout\ & (!\hidden3|Add7~77_sumout\ & !\hidden3|Add7~73_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden3|ALT_INV_Add7~69_sumout\,
	datac => \hidden3|ALT_INV_Add7~77_sumout\,
	datad => \hidden3|ALT_INV_Add7~73_sumout\,
	datae => \hidden3|ALT_INV_Add7~1_sumout\,
	dataf => \hidden3|ALT_INV_Add7~5_sumout\,
	combout => \hidden3|LessThan0~6_combout\);

-- Location: LABCELL_X29_Y11_N36
\hidden3|LessThan0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden3|LessThan0~4_combout\ = ( \hidden3|LessThan0~5_combout\ & ( \hidden3|LessThan0~6_combout\ & ( (!\hidden3|Add7~9_sumout\ & ((!\hidden3|LessThan0~1_combout\) # ((!\hidden3|LessThan0~3_combout\) # (!\hidden3|LessThan0~0_combout\)))) ) ) ) # ( 
-- !\hidden3|LessThan0~5_combout\ & ( \hidden3|LessThan0~6_combout\ & ( !\hidden3|Add7~9_sumout\ ) ) ) # ( \hidden3|LessThan0~5_combout\ & ( !\hidden3|LessThan0~6_combout\ & ( !\hidden3|Add7~9_sumout\ ) ) ) # ( !\hidden3|LessThan0~5_combout\ & ( 
-- !\hidden3|LessThan0~6_combout\ & ( !\hidden3|Add7~9_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden3|ALT_INV_LessThan0~1_combout\,
	datab => \hidden3|ALT_INV_LessThan0~3_combout\,
	datac => \hidden3|ALT_INV_Add7~9_sumout\,
	datad => \hidden3|ALT_INV_LessThan0~0_combout\,
	datae => \hidden3|ALT_INV_LessThan0~5_combout\,
	dataf => \hidden3|ALT_INV_LessThan0~6_combout\,
	combout => \hidden3|LessThan0~4_combout\);

-- Location: FF_X29_Y11_N38
\hidden3|spike_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden3|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden3|spike_out~q\);

-- Location: MLABCELL_X21_Y3_N36
\output1|tmp_sum_3[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|tmp_sum_3[1]~feeder_combout\ = ( \hidden3|spike_out~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \hidden3|ALT_INV_spike_out~q\,
	combout => \output1|tmp_sum_3[1]~feeder_combout\);

-- Location: FF_X21_Y3_N38
\output1|tmp_sum_3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|tmp_sum_3[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|tmp_sum_3\(1));

-- Location: MLABCELL_X21_Y3_N12
\output0|tmp_sum_3_4[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|tmp_sum_3_4[1]~feeder_combout\ = ( \output1|tmp_sum_3\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \output1|ALT_INV_tmp_sum_3\(1),
	combout => \output0|tmp_sum_3_4[1]~feeder_combout\);

-- Location: FF_X21_Y3_N13
\output0|tmp_sum_3_4[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|tmp_sum_3_4[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|tmp_sum_3_4\(1));

-- Location: LABCELL_X22_Y6_N30
\output0|Add5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add5~21_sumout\ = SUM(( \output0|tmp_sum_5_6\(0) ) + ( \output0|tmp_sum_3_4\(1) ) + ( !VCC ))
-- \output0|Add5~22\ = CARRY(( \output0|tmp_sum_5_6\(0) ) + ( \output0|tmp_sum_3_4\(1) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \output0|ALT_INV_tmp_sum_5_6\(0),
	dataf => \output0|ALT_INV_tmp_sum_3_4\(1),
	cin => GND,
	sumout => \output0|Add5~21_sumout\,
	cout => \output0|Add5~22\);

-- Location: LABCELL_X22_Y6_N33
\output0|Add5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add5~25_sumout\ = SUM(( \output0|tmp_sum_3_4\(2) ) + ( \output0|tmp_sum_5_6\(2) ) + ( \output0|Add5~22\ ))
-- \output0|Add5~26\ = CARRY(( \output0|tmp_sum_3_4\(2) ) + ( \output0|tmp_sum_5_6\(2) ) + ( \output0|Add5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \output0|ALT_INV_tmp_sum_3_4\(2),
	datac => \output0|ALT_INV_tmp_sum_5_6\(2),
	cin => \output0|Add5~22\,
	sumout => \output0|Add5~25_sumout\,
	cout => \output0|Add5~26\);

-- Location: LABCELL_X22_Y6_N36
\output0|Add5~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add5~29_sumout\ = SUM(( \output0|tmp_sum_5_6\(3) ) + ( \output0|tmp_sum_3_4\(2) ) + ( \output0|Add5~26\ ))
-- \output0|Add5~30\ = CARRY(( \output0|tmp_sum_5_6\(3) ) + ( \output0|tmp_sum_3_4\(2) ) + ( \output0|Add5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \output0|ALT_INV_tmp_sum_3_4\(2),
	datad => \output0|ALT_INV_tmp_sum_5_6\(3),
	cin => \output0|Add5~26\,
	sumout => \output0|Add5~29_sumout\,
	cout => \output0|Add5~30\);

-- Location: LABCELL_X22_Y6_N39
\output0|Add5~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add5~33_sumout\ = SUM(( \output0|tmp_sum_5_6\(4) ) + ( \output0|tmp_sum_3_4\(2) ) + ( \output0|Add5~30\ ))
-- \output0|Add5~34\ = CARRY(( \output0|tmp_sum_5_6\(4) ) + ( \output0|tmp_sum_3_4\(2) ) + ( \output0|Add5~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \output0|ALT_INV_tmp_sum_3_4\(2),
	datad => \output0|ALT_INV_tmp_sum_5_6\(4),
	cin => \output0|Add5~30\,
	sumout => \output0|Add5~33_sumout\,
	cout => \output0|Add5~34\);

-- Location: LABCELL_X22_Y6_N42
\output0|Add5~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add5~37_sumout\ = SUM(( \output0|tmp_sum_5_6\(5) ) + ( \output0|tmp_sum_3_4\(2) ) + ( \output0|Add5~34\ ))
-- \output0|Add5~38\ = CARRY(( \output0|tmp_sum_5_6\(5) ) + ( \output0|tmp_sum_3_4\(2) ) + ( \output0|Add5~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \output0|ALT_INV_tmp_sum_3_4\(2),
	datad => \output0|ALT_INV_tmp_sum_5_6\(5),
	cin => \output0|Add5~34\,
	sumout => \output0|Add5~37_sumout\,
	cout => \output0|Add5~38\);

-- Location: LABCELL_X22_Y6_N45
\output0|Add5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add5~9_sumout\ = SUM(( \output0|tmp_sum_5_6\(6) ) + ( GND ) + ( \output0|Add5~38\ ))
-- \output0|Add5~10\ = CARRY(( \output0|tmp_sum_5_6\(6) ) + ( GND ) + ( \output0|Add5~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \output0|ALT_INV_tmp_sum_5_6\(6),
	cin => \output0|Add5~38\,
	sumout => \output0|Add5~9_sumout\,
	cout => \output0|Add5~10\);

-- Location: LABCELL_X22_Y6_N48
\output0|Add5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add5~13_sumout\ = SUM(( \output0|tmp_sum_5_6\(0) ) + ( GND ) + ( \output0|Add5~10\ ))
-- \output0|Add5~14\ = CARRY(( \output0|tmp_sum_5_6\(0) ) + ( GND ) + ( \output0|Add5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \output0|ALT_INV_tmp_sum_5_6\(0),
	cin => \output0|Add5~10\,
	sumout => \output0|Add5~13_sumout\,
	cout => \output0|Add5~14\);

-- Location: LABCELL_X22_Y6_N51
\output0|Add5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add5~17_sumout\ = SUM(( \output0|tmp_sum_5_6\(3) ) + ( GND ) + ( \output0|Add5~14\ ))
-- \output0|Add5~18\ = CARRY(( \output0|tmp_sum_5_6\(3) ) + ( GND ) + ( \output0|Add5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \output0|ALT_INV_tmp_sum_5_6\(3),
	cin => \output0|Add5~14\,
	sumout => \output0|Add5~17_sumout\,
	cout => \output0|Add5~18\);

-- Location: LABCELL_X22_Y6_N54
\output0|Add5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add5~5_sumout\ = SUM(( \output0|tmp_sum_5_6\(9) ) + ( GND ) + ( \output0|Add5~18\ ))
-- \output0|Add5~6\ = CARRY(( \output0|tmp_sum_5_6\(9) ) + ( GND ) + ( \output0|Add5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \output0|ALT_INV_tmp_sum_5_6\(9),
	cin => \output0|Add5~18\,
	sumout => \output0|Add5~5_sumout\,
	cout => \output0|Add5~6\);

-- Location: LABCELL_X22_Y6_N57
\output0|Add5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add5~1_sumout\ = SUM(( \output0|tmp_sum_5_6\(9) ) + ( GND ) + ( \output0|Add5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \output0|ALT_INV_tmp_sum_5_6\(9),
	cin => \output0|Add5~6\,
	sumout => \output0|Add5~1_sumout\);

-- Location: FF_X22_Y6_N58
\output0|tmp_sum_3_4_5_6[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add5~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|tmp_sum_3_4_5_6\(10));

-- Location: LABCELL_X36_Y15_N0
\hidden1|Add4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add4~17_sumout\ = SUM(( \hidden2|tmp_sum_1_2\(8) ) + ( \hidden0|tmp_sum_b_0\(23) ) + ( !VCC ))
-- \hidden1|Add4~18\ = CARRY(( \hidden2|tmp_sum_1_2\(8) ) + ( \hidden0|tmp_sum_b_0\(23) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden0|ALT_INV_tmp_sum_b_0\(23),
	datad => \hidden2|ALT_INV_tmp_sum_1_2\(8),
	cin => GND,
	sumout => \hidden1|Add4~17_sumout\,
	cout => \hidden1|Add4~18\);

-- Location: LABCELL_X36_Y15_N3
\hidden1|Add4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add4~21_sumout\ = SUM(( \hidden6|tmp_sum_b_0\(3) ) + ( \hidden0|tmp_sum_1_2\(4) ) + ( \hidden1|Add4~18\ ))
-- \hidden1|Add4~22\ = CARRY(( \hidden6|tmp_sum_b_0\(3) ) + ( \hidden0|tmp_sum_1_2\(4) ) + ( \hidden1|Add4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden0|ALT_INV_tmp_sum_1_2\(4),
	datad => \hidden6|ALT_INV_tmp_sum_b_0\(3),
	cin => \hidden1|Add4~18\,
	sumout => \hidden1|Add4~21_sumout\,
	cout => \hidden1|Add4~22\);

-- Location: LABCELL_X36_Y15_N6
\hidden1|Add4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add4~25_sumout\ = SUM(( \hidden2|tmp_sum_1_2\(8) ) + ( GND ) + ( \hidden1|Add4~22\ ))
-- \hidden1|Add4~26\ = CARRY(( \hidden2|tmp_sum_1_2\(8) ) + ( GND ) + ( \hidden1|Add4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden2|ALT_INV_tmp_sum_1_2\(8),
	cin => \hidden1|Add4~22\,
	sumout => \hidden1|Add4~25_sumout\,
	cout => \hidden1|Add4~26\);

-- Location: LABCELL_X36_Y15_N9
\hidden1|Add4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add4~29_sumout\ = SUM(( \hidden6|tmp_sum_b_0\(3) ) + ( \hidden0|tmp_sum_1_2\(2) ) + ( \hidden1|Add4~26\ ))
-- \hidden1|Add4~30\ = CARRY(( \hidden6|tmp_sum_b_0\(3) ) + ( \hidden0|tmp_sum_1_2\(2) ) + ( \hidden1|Add4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden0|ALT_INV_tmp_sum_1_2\(2),
	datac => \hidden6|ALT_INV_tmp_sum_b_0\(3),
	cin => \hidden1|Add4~26\,
	sumout => \hidden1|Add4~29_sumout\,
	cout => \hidden1|Add4~30\);

-- Location: LABCELL_X36_Y15_N12
\hidden1|Add4~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add4~33_sumout\ = SUM(( \hidden2|tmp_sum_1_2\(9) ) + ( \hidden0|tmp_sum_b_0\(23) ) + ( \hidden1|Add4~30\ ))
-- \hidden1|Add4~34\ = CARRY(( \hidden2|tmp_sum_1_2\(9) ) + ( \hidden0|tmp_sum_b_0\(23) ) + ( \hidden1|Add4~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden0|ALT_INV_tmp_sum_b_0\(23),
	datad => \hidden2|ALT_INV_tmp_sum_1_2\(9),
	cin => \hidden1|Add4~30\,
	sumout => \hidden1|Add4~33_sumout\,
	cout => \hidden1|Add4~34\);

-- Location: LABCELL_X36_Y15_N15
\hidden1|Add4~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add4~37_sumout\ = SUM(( \hidden2|tmp_sum_1_2\(9) ) + ( GND ) + ( \hidden1|Add4~34\ ))
-- \hidden1|Add4~38\ = CARRY(( \hidden2|tmp_sum_1_2\(9) ) + ( GND ) + ( \hidden1|Add4~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden2|ALT_INV_tmp_sum_1_2\(9),
	cin => \hidden1|Add4~34\,
	sumout => \hidden1|Add4~37_sumout\,
	cout => \hidden1|Add4~38\);

-- Location: LABCELL_X36_Y15_N18
\hidden1|Add4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add4~5_sumout\ = SUM(( \hidden6|tmp_sum_b_0\(7) ) + ( \hidden0|tmp_sum_1_2\(2) ) + ( \hidden1|Add4~38\ ))
-- \hidden1|Add4~6\ = CARRY(( \hidden6|tmp_sum_b_0\(7) ) + ( \hidden0|tmp_sum_1_2\(2) ) + ( \hidden1|Add4~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden6|ALT_INV_tmp_sum_b_0\(7),
	dataf => \hidden0|ALT_INV_tmp_sum_1_2\(2),
	cin => \hidden1|Add4~38\,
	sumout => \hidden1|Add4~5_sumout\,
	cout => \hidden1|Add4~6\);

-- Location: LABCELL_X36_Y15_N21
\hidden1|Add4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add4~9_sumout\ = SUM(( \hidden6|tmp_sum_b_0\(7) ) + ( \hidden5|tmp_sum_1_2\(6) ) + ( \hidden1|Add4~6\ ))
-- \hidden1|Add4~10\ = CARRY(( \hidden6|tmp_sum_b_0\(7) ) + ( \hidden5|tmp_sum_1_2\(6) ) + ( \hidden1|Add4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden6|ALT_INV_tmp_sum_b_0\(7),
	datac => \hidden5|ALT_INV_tmp_sum_1_2\(6),
	cin => \hidden1|Add4~6\,
	sumout => \hidden1|Add4~9_sumout\,
	cout => \hidden1|Add4~10\);

-- Location: LABCELL_X36_Y15_N24
\hidden1|Add4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add4~13_sumout\ = SUM(( \hidden2|tmp_sum_1_2\(9) ) + ( \hidden6|tmp_sum_b_0\(7) ) + ( \hidden1|Add4~10\ ))
-- \hidden1|Add4~14\ = CARRY(( \hidden2|tmp_sum_1_2\(9) ) + ( \hidden6|tmp_sum_b_0\(7) ) + ( \hidden1|Add4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden6|ALT_INV_tmp_sum_b_0\(7),
	datad => \hidden2|ALT_INV_tmp_sum_1_2\(9),
	cin => \hidden1|Add4~10\,
	sumout => \hidden1|Add4~13_sumout\,
	cout => \hidden1|Add4~14\);

-- Location: LABCELL_X36_Y15_N27
\hidden1|Add4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add4~1_sumout\ = SUM(( \hidden6|tmp_sum_b_0\(7) ) + ( \hidden2|tmp_sum_1_2\(9) ) + ( \hidden1|Add4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden6|ALT_INV_tmp_sum_b_0\(7),
	datac => \hidden2|ALT_INV_tmp_sum_1_2\(9),
	cin => \hidden1|Add4~14\,
	sumout => \hidden1|Add4~1_sumout\);

-- Location: FF_X36_Y15_N29
\hidden1|tmp_sum_b_0_1_2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden1|Add4~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden1|tmp_sum_b_0_1_2\(10));

-- Location: FF_X35_Y15_N29
\hidden1|sum[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden1|tmp_sum_b_0_1_2\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden1|sum\(10));

-- Location: MLABCELL_X34_Y15_N30
\hidden1|Add8~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add8~85_sumout\ = SUM(( \hidden1|Add7~93_sumout\ ) + ( VCC ) + ( !VCC ))
-- \hidden1|Add8~86\ = CARRY(( \hidden1|Add7~93_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden1|ALT_INV_Add7~93_sumout\,
	cin => GND,
	sumout => \hidden1|Add8~85_sumout\,
	cout => \hidden1|Add8~86\);

-- Location: FF_X34_Y15_N31
\hidden1|voltage[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden1|Add8~85_sumout\,
	asdata => \hidden1|Add7~93_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden1|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden1|voltage\(8));

-- Location: FF_X36_Y15_N25
\hidden1|tmp_sum_b_0_1_2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden1|Add4~13_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden1|tmp_sum_b_0_1_2\(8));

-- Location: FF_X35_Y15_N26
\hidden1|sum[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden1|tmp_sum_b_0_1_2\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden1|sum\(8));

-- Location: FF_X36_Y15_N22
\hidden1|tmp_sum_b_0_1_2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden1|Add4~9_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden1|tmp_sum_b_0_1_2\(7));

-- Location: FF_X35_Y15_N56
\hidden1|sum[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden1|tmp_sum_b_0_1_2\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden1|sum\(7));

-- Location: FF_X36_Y15_N19
\hidden1|tmp_sum_b_0_1_2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden1|Add4~5_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden1|tmp_sum_b_0_1_2\(6));

-- Location: FF_X35_Y15_N35
\hidden1|sum[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden1|tmp_sum_b_0_1_2\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden1|sum\(6));

-- Location: FF_X36_Y15_N16
\hidden1|tmp_sum_b_0_1_2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden1|Add4~37_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden1|tmp_sum_b_0_1_2\(5));

-- Location: FF_X35_Y15_N8
\hidden1|sum[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden1|tmp_sum_b_0_1_2\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden1|sum\(5));

-- Location: FF_X36_Y15_N14
\hidden1|tmp_sum_b_0_1_2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden1|Add4~33_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden1|tmp_sum_b_0_1_2\(4));

-- Location: FF_X35_Y15_N38
\hidden1|sum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden1|tmp_sum_b_0_1_2\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden1|sum\(4));

-- Location: FF_X36_Y15_N10
\hidden1|tmp_sum_b_0_1_2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden1|Add4~29_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden1|tmp_sum_b_0_1_2\(3));

-- Location: FF_X35_Y15_N23
\hidden1|sum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden1|tmp_sum_b_0_1_2\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden1|sum\(3));

-- Location: FF_X36_Y15_N7
\hidden1|tmp_sum_b_0_1_2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden1|Add4~25_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden1|tmp_sum_b_0_1_2\(2));

-- Location: FF_X35_Y15_N2
\hidden1|sum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden1|tmp_sum_b_0_1_2\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden1|sum\(2));

-- Location: FF_X36_Y15_N4
\hidden1|tmp_sum_b_0_1_2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden1|Add4~21_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden1|tmp_sum_b_0_1_2\(1));

-- Location: FF_X35_Y15_N32
\hidden1|sum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden1|tmp_sum_b_0_1_2\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden1|sum\(1));

-- Location: FF_X36_Y15_N1
\hidden1|tmp_sum_b_0_1_2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden1|Add4~17_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden1|tmp_sum_b_0_1_2\(0));

-- Location: FF_X35_Y15_N5
\hidden1|sum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden1|tmp_sum_b_0_1_2\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden1|sum\(0));

-- Location: LABCELL_X35_Y15_N0
\hidden1|Add7~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add7~97_sumout\ = SUM(( \hidden1|voltage\(0) ) + ( \hidden1|sum\(0) ) + ( !VCC ))
-- \hidden1|Add7~98\ = CARRY(( \hidden1|voltage\(0) ) + ( \hidden1|sum\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden1|ALT_INV_voltage\(0),
	datac => \hidden1|ALT_INV_sum\(0),
	cin => GND,
	sumout => \hidden1|Add7~97_sumout\,
	cout => \hidden1|Add7~98\);

-- Location: FF_X35_Y15_N41
\hidden1|voltage[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden1|Add7~97_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden1|voltage\(0));

-- Location: LABCELL_X35_Y15_N3
\hidden1|Add7~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add7~101_sumout\ = SUM(( \hidden1|voltage\(1) ) + ( \hidden1|sum\(1) ) + ( \hidden1|Add7~98\ ))
-- \hidden1|Add7~102\ = CARRY(( \hidden1|voltage\(1) ) + ( \hidden1|sum\(1) ) + ( \hidden1|Add7~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden1|ALT_INV_sum\(1),
	datad => \hidden1|ALT_INV_voltage\(1),
	cin => \hidden1|Add7~98\,
	sumout => \hidden1|Add7~101_sumout\,
	cout => \hidden1|Add7~102\);

-- Location: FF_X35_Y15_N49
\hidden1|voltage[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden1|Add7~101_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden1|voltage\(1));

-- Location: LABCELL_X35_Y15_N6
\hidden1|Add7~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add7~105_sumout\ = SUM(( \hidden1|voltage\(2) ) + ( \hidden1|sum\(2) ) + ( \hidden1|Add7~102\ ))
-- \hidden1|Add7~106\ = CARRY(( \hidden1|voltage\(2) ) + ( \hidden1|sum\(2) ) + ( \hidden1|Add7~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden1|ALT_INV_sum\(2),
	datad => \hidden1|ALT_INV_voltage\(2),
	cin => \hidden1|Add7~102\,
	sumout => \hidden1|Add7~105_sumout\,
	cout => \hidden1|Add7~106\);

-- Location: FF_X35_Y15_N43
\hidden1|voltage[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden1|Add7~105_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden1|voltage\(2));

-- Location: LABCELL_X35_Y15_N9
\hidden1|Add7~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add7~109_sumout\ = SUM(( \hidden1|sum\(3) ) + ( \hidden1|voltage\(3) ) + ( \hidden1|Add7~106\ ))
-- \hidden1|Add7~110\ = CARRY(( \hidden1|sum\(3) ) + ( \hidden1|voltage\(3) ) + ( \hidden1|Add7~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden1|ALT_INV_voltage\(3),
	datad => \hidden1|ALT_INV_sum\(3),
	cin => \hidden1|Add7~106\,
	sumout => \hidden1|Add7~109_sumout\,
	cout => \hidden1|Add7~110\);

-- Location: FF_X35_Y15_N11
\hidden1|voltage[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden1|Add7~109_sumout\,
	sclr => \control|ly2_delay\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden1|voltage\(3));

-- Location: LABCELL_X35_Y15_N12
\hidden1|Add7~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add7~113_sumout\ = SUM(( \hidden1|sum\(4) ) + ( \hidden1|voltage\(4) ) + ( \hidden1|Add7~110\ ))
-- \hidden1|Add7~114\ = CARRY(( \hidden1|sum\(4) ) + ( \hidden1|voltage\(4) ) + ( \hidden1|Add7~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden1|ALT_INV_sum\(4),
	dataf => \hidden1|ALT_INV_voltage\(4),
	cin => \hidden1|Add7~110\,
	sumout => \hidden1|Add7~113_sumout\,
	cout => \hidden1|Add7~114\);

-- Location: FF_X35_Y15_N14
\hidden1|voltage[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden1|Add7~113_sumout\,
	sclr => \control|ly2_delay\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden1|voltage\(4));

-- Location: LABCELL_X35_Y15_N15
\hidden1|Add7~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add7~117_sumout\ = SUM(( \hidden1|voltage\(5) ) + ( \hidden1|sum\(5) ) + ( \hidden1|Add7~114\ ))
-- \hidden1|Add7~118\ = CARRY(( \hidden1|voltage\(5) ) + ( \hidden1|sum\(5) ) + ( \hidden1|Add7~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden1|ALT_INV_voltage\(5),
	datac => \hidden1|ALT_INV_sum\(5),
	cin => \hidden1|Add7~114\,
	sumout => \hidden1|Add7~117_sumout\,
	cout => \hidden1|Add7~118\);

-- Location: FF_X35_Y15_N17
\hidden1|voltage[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden1|Add7~117_sumout\,
	sclr => \control|ly2_delay\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden1|voltage\(5));

-- Location: LABCELL_X35_Y15_N18
\hidden1|Add7~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add7~85_sumout\ = SUM(( \hidden1|voltage\(6) ) + ( \hidden1|sum\(6) ) + ( \hidden1|Add7~118\ ))
-- \hidden1|Add7~86\ = CARRY(( \hidden1|voltage\(6) ) + ( \hidden1|sum\(6) ) + ( \hidden1|Add7~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden1|ALT_INV_sum\(6),
	datad => \hidden1|ALT_INV_voltage\(6),
	cin => \hidden1|Add7~118\,
	sumout => \hidden1|Add7~85_sumout\,
	cout => \hidden1|Add7~86\);

-- Location: FF_X35_Y15_N59
\hidden1|voltage[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden1|Add7~85_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden1|voltage\(6));

-- Location: LABCELL_X35_Y15_N21
\hidden1|Add7~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add7~89_sumout\ = SUM(( \hidden1|sum\(7) ) + ( \hidden1|voltage\(7) ) + ( \hidden1|Add7~86\ ))
-- \hidden1|Add7~90\ = CARRY(( \hidden1|sum\(7) ) + ( \hidden1|voltage\(7) ) + ( \hidden1|Add7~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden1|ALT_INV_voltage\(7),
	datad => \hidden1|ALT_INV_sum\(7),
	cin => \hidden1|Add7~86\,
	sumout => \hidden1|Add7~89_sumout\,
	cout => \hidden1|Add7~90\);

-- Location: FF_X35_Y15_N19
\hidden1|voltage[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden1|Add7~89_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden1|voltage\(7));

-- Location: LABCELL_X35_Y15_N24
\hidden1|Add7~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add7~93_sumout\ = SUM(( \hidden1|voltage\(8) ) + ( \hidden1|sum\(8) ) + ( \hidden1|Add7~90\ ))
-- \hidden1|Add7~94\ = CARRY(( \hidden1|voltage\(8) ) + ( \hidden1|sum\(8) ) + ( \hidden1|Add7~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden1|ALT_INV_voltage\(8),
	datac => \hidden1|ALT_INV_sum\(8),
	cin => \hidden1|Add7~90\,
	sumout => \hidden1|Add7~93_sumout\,
	cout => \hidden1|Add7~94\);

-- Location: MLABCELL_X34_Y15_N33
\hidden1|Add8~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add8~45_sumout\ = SUM(( \hidden1|Add7~45_sumout\ ) + ( VCC ) + ( \hidden1|Add8~86\ ))
-- \hidden1|Add8~46\ = CARRY(( \hidden1|Add7~45_sumout\ ) + ( VCC ) + ( \hidden1|Add8~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden1|ALT_INV_Add7~45_sumout\,
	cin => \hidden1|Add8~86\,
	sumout => \hidden1|Add8~45_sumout\,
	cout => \hidden1|Add8~46\);

-- Location: FF_X34_Y15_N34
\hidden1|voltage[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden1|Add8~45_sumout\,
	asdata => \hidden1|Add7~45_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden1|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden1|voltage\(9));

-- Location: LABCELL_X35_Y15_N27
\hidden1|Add7~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add7~45_sumout\ = SUM(( \hidden1|sum\(10) ) + ( \hidden1|voltage\(9) ) + ( \hidden1|Add7~94\ ))
-- \hidden1|Add7~46\ = CARRY(( \hidden1|sum\(10) ) + ( \hidden1|voltage\(9) ) + ( \hidden1|Add7~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden1|ALT_INV_voltage\(9),
	datad => \hidden1|ALT_INV_sum\(10),
	cin => \hidden1|Add7~94\,
	sumout => \hidden1|Add7~45_sumout\,
	cout => \hidden1|Add7~46\);

-- Location: MLABCELL_X34_Y15_N36
\hidden1|Add8~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add8~49_sumout\ = SUM(( \hidden1|Add7~49_sumout\ ) + ( VCC ) + ( \hidden1|Add8~46\ ))
-- \hidden1|Add8~50\ = CARRY(( \hidden1|Add7~49_sumout\ ) + ( VCC ) + ( \hidden1|Add8~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden1|ALT_INV_Add7~49_sumout\,
	cin => \hidden1|Add8~46\,
	sumout => \hidden1|Add8~49_sumout\,
	cout => \hidden1|Add8~50\);

-- Location: FF_X34_Y15_N37
\hidden1|voltage[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden1|Add8~49_sumout\,
	asdata => \hidden1|Add7~49_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden1|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden1|voltage\(10));

-- Location: LABCELL_X35_Y15_N30
\hidden1|Add7~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add7~49_sumout\ = SUM(( \hidden1|sum\(10) ) + ( \hidden1|voltage\(10) ) + ( \hidden1|Add7~46\ ))
-- \hidden1|Add7~50\ = CARRY(( \hidden1|sum\(10) ) + ( \hidden1|voltage\(10) ) + ( \hidden1|Add7~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden1|ALT_INV_voltage\(10),
	datad => \hidden1|ALT_INV_sum\(10),
	cin => \hidden1|Add7~46\,
	sumout => \hidden1|Add7~49_sumout\,
	cout => \hidden1|Add7~50\);

-- Location: MLABCELL_X34_Y15_N39
\hidden1|Add8~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add8~53_sumout\ = SUM(( \hidden1|Add7~53_sumout\ ) + ( VCC ) + ( \hidden1|Add8~50\ ))
-- \hidden1|Add8~54\ = CARRY(( \hidden1|Add7~53_sumout\ ) + ( VCC ) + ( \hidden1|Add8~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden1|ALT_INV_Add7~53_sumout\,
	cin => \hidden1|Add8~50\,
	sumout => \hidden1|Add8~53_sumout\,
	cout => \hidden1|Add8~54\);

-- Location: FF_X34_Y15_N40
\hidden1|voltage[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden1|Add8~53_sumout\,
	asdata => \hidden1|Add7~53_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden1|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden1|voltage\(11));

-- Location: LABCELL_X35_Y15_N33
\hidden1|Add7~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add7~53_sumout\ = SUM(( \hidden1|sum\(10) ) + ( \hidden1|voltage\(11) ) + ( \hidden1|Add7~50\ ))
-- \hidden1|Add7~54\ = CARRY(( \hidden1|sum\(10) ) + ( \hidden1|voltage\(11) ) + ( \hidden1|Add7~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden1|ALT_INV_voltage\(11),
	datad => \hidden1|ALT_INV_sum\(10),
	cin => \hidden1|Add7~50\,
	sumout => \hidden1|Add7~53_sumout\,
	cout => \hidden1|Add7~54\);

-- Location: MLABCELL_X34_Y15_N42
\hidden1|Add8~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add8~57_sumout\ = SUM(( \hidden1|Add7~57_sumout\ ) + ( VCC ) + ( \hidden1|Add8~54\ ))
-- \hidden1|Add8~58\ = CARRY(( \hidden1|Add7~57_sumout\ ) + ( VCC ) + ( \hidden1|Add8~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden1|ALT_INV_Add7~57_sumout\,
	cin => \hidden1|Add8~54\,
	sumout => \hidden1|Add8~57_sumout\,
	cout => \hidden1|Add8~58\);

-- Location: FF_X34_Y15_N43
\hidden1|voltage[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden1|Add8~57_sumout\,
	asdata => \hidden1|Add7~57_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden1|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden1|voltage\(12));

-- Location: LABCELL_X35_Y15_N36
\hidden1|Add7~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add7~57_sumout\ = SUM(( \hidden1|sum\(10) ) + ( \hidden1|voltage\(12) ) + ( \hidden1|Add7~54\ ))
-- \hidden1|Add7~58\ = CARRY(( \hidden1|sum\(10) ) + ( \hidden1|voltage\(12) ) + ( \hidden1|Add7~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden1|ALT_INV_voltage\(12),
	datad => \hidden1|ALT_INV_sum\(10),
	cin => \hidden1|Add7~54\,
	sumout => \hidden1|Add7~57_sumout\,
	cout => \hidden1|Add7~58\);

-- Location: MLABCELL_X34_Y15_N45
\hidden1|Add8~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add8~61_sumout\ = SUM(( \hidden1|Add7~61_sumout\ ) + ( VCC ) + ( \hidden1|Add8~58\ ))
-- \hidden1|Add8~62\ = CARRY(( \hidden1|Add7~61_sumout\ ) + ( VCC ) + ( \hidden1|Add8~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden1|ALT_INV_Add7~61_sumout\,
	cin => \hidden1|Add8~58\,
	sumout => \hidden1|Add8~61_sumout\,
	cout => \hidden1|Add8~62\);

-- Location: FF_X34_Y15_N46
\hidden1|voltage[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden1|Add8~61_sumout\,
	asdata => \hidden1|Add7~61_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden1|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden1|voltage\(13));

-- Location: LABCELL_X35_Y15_N39
\hidden1|Add7~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add7~61_sumout\ = SUM(( \hidden1|sum\(10) ) + ( \hidden1|voltage\(13) ) + ( \hidden1|Add7~58\ ))
-- \hidden1|Add7~62\ = CARRY(( \hidden1|sum\(10) ) + ( \hidden1|voltage\(13) ) + ( \hidden1|Add7~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden1|ALT_INV_voltage\(13),
	datad => \hidden1|ALT_INV_sum\(10),
	cin => \hidden1|Add7~58\,
	sumout => \hidden1|Add7~61_sumout\,
	cout => \hidden1|Add7~62\);

-- Location: MLABCELL_X34_Y15_N48
\hidden1|Add8~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add8~89_sumout\ = SUM(( \hidden1|Add7~121_sumout\ ) + ( VCC ) + ( \hidden1|Add8~62\ ))
-- \hidden1|Add8~90\ = CARRY(( \hidden1|Add7~121_sumout\ ) + ( VCC ) + ( \hidden1|Add8~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden1|ALT_INV_Add7~121_sumout\,
	cin => \hidden1|Add8~62\,
	sumout => \hidden1|Add8~89_sumout\,
	cout => \hidden1|Add8~90\);

-- Location: FF_X34_Y15_N49
\hidden1|voltage[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden1|Add8~89_sumout\,
	asdata => \hidden1|Add7~121_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden1|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden1|voltage\(14));

-- Location: LABCELL_X35_Y15_N42
\hidden1|Add7~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add7~121_sumout\ = SUM(( \hidden1|voltage\(14) ) + ( \hidden1|sum\(10) ) + ( \hidden1|Add7~62\ ))
-- \hidden1|Add7~122\ = CARRY(( \hidden1|voltage\(14) ) + ( \hidden1|sum\(10) ) + ( \hidden1|Add7~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden1|ALT_INV_voltage\(14),
	datac => \hidden1|ALT_INV_sum\(10),
	cin => \hidden1|Add7~62\,
	sumout => \hidden1|Add7~121_sumout\,
	cout => \hidden1|Add7~122\);

-- Location: MLABCELL_X34_Y15_N51
\hidden1|Add8~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add8~93_sumout\ = SUM(( \hidden1|Add7~125_sumout\ ) + ( VCC ) + ( \hidden1|Add8~90\ ))
-- \hidden1|Add8~94\ = CARRY(( \hidden1|Add7~125_sumout\ ) + ( VCC ) + ( \hidden1|Add8~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden1|ALT_INV_Add7~125_sumout\,
	cin => \hidden1|Add8~90\,
	sumout => \hidden1|Add8~93_sumout\,
	cout => \hidden1|Add8~94\);

-- Location: FF_X34_Y15_N52
\hidden1|voltage[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden1|Add8~93_sumout\,
	asdata => \hidden1|Add7~125_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden1|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden1|voltage\(15));

-- Location: LABCELL_X35_Y15_N45
\hidden1|Add7~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add7~125_sumout\ = SUM(( \hidden1|sum\(10) ) + ( \hidden1|voltage\(15) ) + ( \hidden1|Add7~122\ ))
-- \hidden1|Add7~126\ = CARRY(( \hidden1|sum\(10) ) + ( \hidden1|voltage\(15) ) + ( \hidden1|Add7~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden1|ALT_INV_voltage\(15),
	datad => \hidden1|ALT_INV_sum\(10),
	cin => \hidden1|Add7~122\,
	sumout => \hidden1|Add7~125_sumout\,
	cout => \hidden1|Add7~126\);

-- Location: MLABCELL_X34_Y15_N54
\hidden1|Add8~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add8~29_sumout\ = SUM(( \hidden1|Add7~29_sumout\ ) + ( VCC ) + ( \hidden1|Add8~94\ ))
-- \hidden1|Add8~30\ = CARRY(( \hidden1|Add7~29_sumout\ ) + ( VCC ) + ( \hidden1|Add8~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden1|ALT_INV_Add7~29_sumout\,
	cin => \hidden1|Add8~94\,
	sumout => \hidden1|Add8~29_sumout\,
	cout => \hidden1|Add8~30\);

-- Location: FF_X34_Y15_N55
\hidden1|voltage[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden1|Add8~29_sumout\,
	asdata => \hidden1|Add7~29_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden1|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden1|voltage\(16));

-- Location: LABCELL_X35_Y15_N48
\hidden1|Add7~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add7~29_sumout\ = SUM(( \hidden1|voltage\(16) ) + ( \hidden1|sum\(10) ) + ( \hidden1|Add7~126\ ))
-- \hidden1|Add7~30\ = CARRY(( \hidden1|voltage\(16) ) + ( \hidden1|sum\(10) ) + ( \hidden1|Add7~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden1|ALT_INV_sum\(10),
	datac => \hidden1|ALT_INV_voltage\(16),
	cin => \hidden1|Add7~126\,
	sumout => \hidden1|Add7~29_sumout\,
	cout => \hidden1|Add7~30\);

-- Location: MLABCELL_X34_Y15_N57
\hidden1|Add8~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add8~65_sumout\ = SUM(( \hidden1|Add7~65_sumout\ ) + ( VCC ) + ( \hidden1|Add8~30\ ))
-- \hidden1|Add8~66\ = CARRY(( \hidden1|Add7~65_sumout\ ) + ( VCC ) + ( \hidden1|Add8~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden1|ALT_INV_Add7~65_sumout\,
	cin => \hidden1|Add8~30\,
	sumout => \hidden1|Add8~65_sumout\,
	cout => \hidden1|Add8~66\);

-- Location: FF_X34_Y15_N58
\hidden1|voltage[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden1|Add8~65_sumout\,
	asdata => \hidden1|Add7~65_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden1|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden1|voltage\(17));

-- Location: LABCELL_X35_Y15_N51
\hidden1|Add7~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add7~65_sumout\ = SUM(( \hidden1|sum\(10) ) + ( \hidden1|voltage\(17) ) + ( \hidden1|Add7~30\ ))
-- \hidden1|Add7~66\ = CARRY(( \hidden1|sum\(10) ) + ( \hidden1|voltage\(17) ) + ( \hidden1|Add7~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden1|ALT_INV_voltage\(17),
	datad => \hidden1|ALT_INV_sum\(10),
	cin => \hidden1|Add7~30\,
	sumout => \hidden1|Add7~65_sumout\,
	cout => \hidden1|Add7~66\);

-- Location: MLABCELL_X34_Y14_N0
\hidden1|Add8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add8~13_sumout\ = SUM(( \hidden1|Add7~13_sumout\ ) + ( VCC ) + ( \hidden1|Add8~66\ ))
-- \hidden1|Add8~14\ = CARRY(( \hidden1|Add7~13_sumout\ ) + ( VCC ) + ( \hidden1|Add8~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden1|ALT_INV_Add7~13_sumout\,
	cin => \hidden1|Add8~66\,
	sumout => \hidden1|Add8~13_sumout\,
	cout => \hidden1|Add8~14\);

-- Location: FF_X34_Y14_N2
\hidden1|voltage[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden1|Add8~13_sumout\,
	asdata => \hidden1|Add7~13_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden1|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden1|voltage\(18));

-- Location: LABCELL_X35_Y15_N54
\hidden1|Add7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add7~13_sumout\ = SUM(( \hidden1|voltage\(18) ) + ( \hidden1|sum\(10) ) + ( \hidden1|Add7~66\ ))
-- \hidden1|Add7~14\ = CARRY(( \hidden1|voltage\(18) ) + ( \hidden1|sum\(10) ) + ( \hidden1|Add7~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden1|ALT_INV_sum\(10),
	datad => \hidden1|ALT_INV_voltage\(18),
	cin => \hidden1|Add7~66\,
	sumout => \hidden1|Add7~13_sumout\,
	cout => \hidden1|Add7~14\);

-- Location: MLABCELL_X34_Y14_N3
\hidden1|Add8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add8~17_sumout\ = SUM(( \hidden1|Add7~17_sumout\ ) + ( VCC ) + ( \hidden1|Add8~14\ ))
-- \hidden1|Add8~18\ = CARRY(( \hidden1|Add7~17_sumout\ ) + ( VCC ) + ( \hidden1|Add8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden1|ALT_INV_Add7~17_sumout\,
	cin => \hidden1|Add8~14\,
	sumout => \hidden1|Add8~17_sumout\,
	cout => \hidden1|Add8~18\);

-- Location: FF_X34_Y14_N4
\hidden1|voltage[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden1|Add8~17_sumout\,
	asdata => \hidden1|Add7~17_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden1|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden1|voltage\(19));

-- Location: LABCELL_X35_Y15_N57
\hidden1|Add7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add7~17_sumout\ = SUM(( \hidden1|voltage\(19) ) + ( \hidden1|sum\(10) ) + ( \hidden1|Add7~14\ ))
-- \hidden1|Add7~18\ = CARRY(( \hidden1|voltage\(19) ) + ( \hidden1|sum\(10) ) + ( \hidden1|Add7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden1|ALT_INV_sum\(10),
	datad => \hidden1|ALT_INV_voltage\(19),
	cin => \hidden1|Add7~14\,
	sumout => \hidden1|Add7~17_sumout\,
	cout => \hidden1|Add7~18\);

-- Location: MLABCELL_X34_Y14_N6
\hidden1|Add8~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add8~21_sumout\ = SUM(( \hidden1|Add7~21_sumout\ ) + ( VCC ) + ( \hidden1|Add8~18\ ))
-- \hidden1|Add8~22\ = CARRY(( \hidden1|Add7~21_sumout\ ) + ( VCC ) + ( \hidden1|Add8~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden1|ALT_INV_Add7~21_sumout\,
	cin => \hidden1|Add8~18\,
	sumout => \hidden1|Add8~21_sumout\,
	cout => \hidden1|Add8~22\);

-- Location: FF_X34_Y14_N7
\hidden1|voltage[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden1|Add8~21_sumout\,
	asdata => \hidden1|Add7~21_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden1|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden1|voltage\(20));

-- Location: LABCELL_X35_Y14_N0
\hidden1|Add7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add7~21_sumout\ = SUM(( \hidden1|voltage\(20) ) + ( \hidden1|sum\(10) ) + ( \hidden1|Add7~18\ ))
-- \hidden1|Add7~22\ = CARRY(( \hidden1|voltage\(20) ) + ( \hidden1|sum\(10) ) + ( \hidden1|Add7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden1|ALT_INV_sum\(10),
	datad => \hidden1|ALT_INV_voltage\(20),
	cin => \hidden1|Add7~18\,
	sumout => \hidden1|Add7~21_sumout\,
	cout => \hidden1|Add7~22\);

-- Location: MLABCELL_X34_Y14_N9
\hidden1|Add8~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add8~33_sumout\ = SUM(( \hidden1|Add7~33_sumout\ ) + ( VCC ) + ( \hidden1|Add8~22\ ))
-- \hidden1|Add8~34\ = CARRY(( \hidden1|Add7~33_sumout\ ) + ( VCC ) + ( \hidden1|Add8~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden1|ALT_INV_Add7~33_sumout\,
	cin => \hidden1|Add8~22\,
	sumout => \hidden1|Add8~33_sumout\,
	cout => \hidden1|Add8~34\);

-- Location: FF_X34_Y14_N10
\hidden1|voltage[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden1|Add8~33_sumout\,
	asdata => \hidden1|Add7~33_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden1|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden1|voltage\(21));

-- Location: LABCELL_X35_Y14_N3
\hidden1|Add7~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add7~33_sumout\ = SUM(( \hidden1|voltage\(21) ) + ( \hidden1|sum\(10) ) + ( \hidden1|Add7~22\ ))
-- \hidden1|Add7~34\ = CARRY(( \hidden1|voltage\(21) ) + ( \hidden1|sum\(10) ) + ( \hidden1|Add7~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden1|ALT_INV_sum\(10),
	datac => \hidden1|ALT_INV_voltage\(21),
	cin => \hidden1|Add7~22\,
	sumout => \hidden1|Add7~33_sumout\,
	cout => \hidden1|Add7~34\);

-- Location: MLABCELL_X34_Y14_N12
\hidden1|Add8~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add8~69_sumout\ = SUM(( \hidden1|Add7~69_sumout\ ) + ( VCC ) + ( \hidden1|Add8~34\ ))
-- \hidden1|Add8~70\ = CARRY(( \hidden1|Add7~69_sumout\ ) + ( VCC ) + ( \hidden1|Add8~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden1|ALT_INV_Add7~69_sumout\,
	cin => \hidden1|Add8~34\,
	sumout => \hidden1|Add8~69_sumout\,
	cout => \hidden1|Add8~70\);

-- Location: FF_X34_Y14_N13
\hidden1|voltage[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden1|Add8~69_sumout\,
	asdata => \hidden1|Add7~69_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden1|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden1|voltage\(22));

-- Location: LABCELL_X35_Y14_N6
\hidden1|Add7~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add7~69_sumout\ = SUM(( \hidden1|voltage\(22) ) + ( \hidden1|sum\(10) ) + ( \hidden1|Add7~34\ ))
-- \hidden1|Add7~70\ = CARRY(( \hidden1|voltage\(22) ) + ( \hidden1|sum\(10) ) + ( \hidden1|Add7~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden1|ALT_INV_sum\(10),
	datad => \hidden1|ALT_INV_voltage\(22),
	cin => \hidden1|Add7~34\,
	sumout => \hidden1|Add7~69_sumout\,
	cout => \hidden1|Add7~70\);

-- Location: MLABCELL_X34_Y14_N15
\hidden1|Add8~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add8~37_sumout\ = SUM(( \hidden1|Add7~37_sumout\ ) + ( VCC ) + ( \hidden1|Add8~70\ ))
-- \hidden1|Add8~38\ = CARRY(( \hidden1|Add7~37_sumout\ ) + ( VCC ) + ( \hidden1|Add8~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden1|ALT_INV_Add7~37_sumout\,
	cin => \hidden1|Add8~70\,
	sumout => \hidden1|Add8~37_sumout\,
	cout => \hidden1|Add8~38\);

-- Location: FF_X34_Y14_N16
\hidden1|voltage[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden1|Add8~37_sumout\,
	asdata => \hidden1|Add7~37_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden1|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden1|voltage\(23));

-- Location: LABCELL_X35_Y14_N9
\hidden1|Add7~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add7~37_sumout\ = SUM(( \hidden1|voltage\(23) ) + ( \hidden1|sum\(10) ) + ( \hidden1|Add7~70\ ))
-- \hidden1|Add7~38\ = CARRY(( \hidden1|voltage\(23) ) + ( \hidden1|sum\(10) ) + ( \hidden1|Add7~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden1|ALT_INV_sum\(10),
	datac => \hidden1|ALT_INV_voltage\(23),
	cin => \hidden1|Add7~70\,
	sumout => \hidden1|Add7~37_sumout\,
	cout => \hidden1|Add7~38\);

-- Location: MLABCELL_X34_Y14_N18
\hidden1|Add8~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add8~25_sumout\ = SUM(( \hidden1|Add7~25_sumout\ ) + ( VCC ) + ( \hidden1|Add8~38\ ))
-- \hidden1|Add8~26\ = CARRY(( \hidden1|Add7~25_sumout\ ) + ( VCC ) + ( \hidden1|Add8~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden1|ALT_INV_Add7~25_sumout\,
	cin => \hidden1|Add8~38\,
	sumout => \hidden1|Add8~25_sumout\,
	cout => \hidden1|Add8~26\);

-- Location: FF_X34_Y14_N19
\hidden1|voltage[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden1|Add8~25_sumout\,
	asdata => \hidden1|Add7~25_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden1|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden1|voltage\(24));

-- Location: LABCELL_X35_Y14_N12
\hidden1|Add7~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add7~25_sumout\ = SUM(( \hidden1|voltage\(24) ) + ( \hidden1|sum\(10) ) + ( \hidden1|Add7~38\ ))
-- \hidden1|Add7~26\ = CARRY(( \hidden1|voltage\(24) ) + ( \hidden1|sum\(10) ) + ( \hidden1|Add7~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden1|ALT_INV_sum\(10),
	datad => \hidden1|ALT_INV_voltage\(24),
	cin => \hidden1|Add7~38\,
	sumout => \hidden1|Add7~25_sumout\,
	cout => \hidden1|Add7~26\);

-- Location: MLABCELL_X34_Y14_N51
\hidden1|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|LessThan0~0_combout\ = ( !\hidden1|Add7~13_sumout\ & ( !\hidden1|Add7~25_sumout\ & ( (!\hidden1|Add7~17_sumout\ & !\hidden1|Add7~21_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden1|ALT_INV_Add7~17_sumout\,
	datad => \hidden1|ALT_INV_Add7~21_sumout\,
	datae => \hidden1|ALT_INV_Add7~13_sumout\,
	dataf => \hidden1|ALT_INV_Add7~25_sumout\,
	combout => \hidden1|LessThan0~0_combout\);

-- Location: MLABCELL_X34_Y15_N24
\hidden1|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|LessThan0~1_combout\ = ( !\hidden1|Add7~61_sumout\ & ( (!\hidden1|Add7~53_sumout\ & (!\hidden1|Add7~45_sumout\ & (!\hidden1|Add7~49_sumout\ & !\hidden1|Add7~57_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden1|ALT_INV_Add7~53_sumout\,
	datab => \hidden1|ALT_INV_Add7~45_sumout\,
	datac => \hidden1|ALT_INV_Add7~49_sumout\,
	datad => \hidden1|ALT_INV_Add7~57_sumout\,
	dataf => \hidden1|ALT_INV_Add7~61_sumout\,
	combout => \hidden1|LessThan0~1_combout\);

-- Location: MLABCELL_X34_Y14_N21
\hidden1|Add8~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add8~73_sumout\ = SUM(( \hidden1|Add7~73_sumout\ ) + ( VCC ) + ( \hidden1|Add8~26\ ))
-- \hidden1|Add8~74\ = CARRY(( \hidden1|Add7~73_sumout\ ) + ( VCC ) + ( \hidden1|Add8~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden1|ALT_INV_Add7~73_sumout\,
	cin => \hidden1|Add8~26\,
	sumout => \hidden1|Add8~73_sumout\,
	cout => \hidden1|Add8~74\);

-- Location: FF_X34_Y14_N22
\hidden1|voltage[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden1|Add8~73_sumout\,
	asdata => \hidden1|Add7~73_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden1|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden1|voltage\(25));

-- Location: LABCELL_X35_Y14_N15
\hidden1|Add7~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add7~73_sumout\ = SUM(( \hidden1|voltage\(25) ) + ( \hidden1|sum\(10) ) + ( \hidden1|Add7~26\ ))
-- \hidden1|Add7~74\ = CARRY(( \hidden1|voltage\(25) ) + ( \hidden1|sum\(10) ) + ( \hidden1|Add7~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden1|ALT_INV_sum\(10),
	datad => \hidden1|ALT_INV_voltage\(25),
	cin => \hidden1|Add7~26\,
	sumout => \hidden1|Add7~73_sumout\,
	cout => \hidden1|Add7~74\);

-- Location: MLABCELL_X34_Y14_N24
\hidden1|Add8~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add8~41_sumout\ = SUM(( \hidden1|Add7~41_sumout\ ) + ( VCC ) + ( \hidden1|Add8~74\ ))
-- \hidden1|Add8~42\ = CARRY(( \hidden1|Add7~41_sumout\ ) + ( VCC ) + ( \hidden1|Add8~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden1|ALT_INV_Add7~41_sumout\,
	cin => \hidden1|Add8~74\,
	sumout => \hidden1|Add8~41_sumout\,
	cout => \hidden1|Add8~42\);

-- Location: FF_X34_Y14_N25
\hidden1|voltage[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden1|Add8~41_sumout\,
	asdata => \hidden1|Add7~41_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden1|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden1|voltage\(26));

-- Location: LABCELL_X35_Y14_N18
\hidden1|Add7~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add7~41_sumout\ = SUM(( \hidden1|voltage\(26) ) + ( \hidden1|sum\(10) ) + ( \hidden1|Add7~74\ ))
-- \hidden1|Add7~42\ = CARRY(( \hidden1|voltage\(26) ) + ( \hidden1|sum\(10) ) + ( \hidden1|Add7~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden1|ALT_INV_voltage\(26),
	datac => \hidden1|ALT_INV_sum\(10),
	cin => \hidden1|Add7~74\,
	sumout => \hidden1|Add7~41_sumout\,
	cout => \hidden1|Add7~42\);

-- Location: MLABCELL_X34_Y14_N27
\hidden1|Add8~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add8~77_sumout\ = SUM(( \hidden1|Add7~77_sumout\ ) + ( VCC ) + ( \hidden1|Add8~42\ ))
-- \hidden1|Add8~78\ = CARRY(( \hidden1|Add7~77_sumout\ ) + ( VCC ) + ( \hidden1|Add8~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden1|ALT_INV_Add7~77_sumout\,
	cin => \hidden1|Add8~42\,
	sumout => \hidden1|Add8~77_sumout\,
	cout => \hidden1|Add8~78\);

-- Location: FF_X34_Y14_N28
\hidden1|voltage[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden1|Add8~77_sumout\,
	asdata => \hidden1|Add7~77_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden1|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden1|voltage\(27));

-- Location: LABCELL_X35_Y14_N21
\hidden1|Add7~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add7~77_sumout\ = SUM(( \hidden1|voltage\(27) ) + ( \hidden1|sum\(10) ) + ( \hidden1|Add7~42\ ))
-- \hidden1|Add7~78\ = CARRY(( \hidden1|voltage\(27) ) + ( \hidden1|sum\(10) ) + ( \hidden1|Add7~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden1|ALT_INV_sum\(10),
	datad => \hidden1|ALT_INV_voltage\(27),
	cin => \hidden1|Add7~42\,
	sumout => \hidden1|Add7~77_sumout\,
	cout => \hidden1|Add7~78\);

-- Location: MLABCELL_X34_Y14_N30
\hidden1|Add8~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add8~81_sumout\ = SUM(( \hidden1|Add7~81_sumout\ ) + ( VCC ) + ( \hidden1|Add8~78\ ))
-- \hidden1|Add8~82\ = CARRY(( \hidden1|Add7~81_sumout\ ) + ( VCC ) + ( \hidden1|Add8~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden1|ALT_INV_Add7~81_sumout\,
	cin => \hidden1|Add8~78\,
	sumout => \hidden1|Add8~81_sumout\,
	cout => \hidden1|Add8~82\);

-- Location: FF_X34_Y14_N31
\hidden1|voltage[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden1|Add8~81_sumout\,
	asdata => \hidden1|Add7~81_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden1|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden1|voltage\(28));

-- Location: LABCELL_X35_Y14_N24
\hidden1|Add7~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add7~81_sumout\ = SUM(( \hidden1|voltage\(28) ) + ( \hidden1|sum\(10) ) + ( \hidden1|Add7~78\ ))
-- \hidden1|Add7~82\ = CARRY(( \hidden1|voltage\(28) ) + ( \hidden1|sum\(10) ) + ( \hidden1|Add7~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden1|ALT_INV_sum\(10),
	datad => \hidden1|ALT_INV_voltage\(28),
	cin => \hidden1|Add7~78\,
	sumout => \hidden1|Add7~81_sumout\,
	cout => \hidden1|Add7~82\);

-- Location: MLABCELL_X34_Y14_N33
\hidden1|Add8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add8~1_sumout\ = SUM(( \hidden1|Add7~1_sumout\ ) + ( VCC ) + ( \hidden1|Add8~82\ ))
-- \hidden1|Add8~2\ = CARRY(( \hidden1|Add7~1_sumout\ ) + ( VCC ) + ( \hidden1|Add8~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden1|ALT_INV_Add7~1_sumout\,
	cin => \hidden1|Add8~82\,
	sumout => \hidden1|Add8~1_sumout\,
	cout => \hidden1|Add8~2\);

-- Location: FF_X34_Y14_N34
\hidden1|voltage[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden1|Add8~1_sumout\,
	asdata => \hidden1|Add7~1_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden1|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden1|voltage\(29));

-- Location: LABCELL_X35_Y14_N27
\hidden1|Add7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add7~1_sumout\ = SUM(( \hidden1|voltage\(29) ) + ( \hidden1|sum\(10) ) + ( \hidden1|Add7~82\ ))
-- \hidden1|Add7~2\ = CARRY(( \hidden1|voltage\(29) ) + ( \hidden1|sum\(10) ) + ( \hidden1|Add7~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden1|ALT_INV_sum\(10),
	datac => \hidden1|ALT_INV_voltage\(29),
	cin => \hidden1|Add7~82\,
	sumout => \hidden1|Add7~1_sumout\,
	cout => \hidden1|Add7~2\);

-- Location: MLABCELL_X34_Y14_N36
\hidden1|Add8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add8~5_sumout\ = SUM(( \hidden1|Add7~5_sumout\ ) + ( VCC ) + ( \hidden1|Add8~2\ ))
-- \hidden1|Add8~6\ = CARRY(( \hidden1|Add7~5_sumout\ ) + ( VCC ) + ( \hidden1|Add8~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden1|ALT_INV_Add7~5_sumout\,
	cin => \hidden1|Add8~2\,
	sumout => \hidden1|Add8~5_sumout\,
	cout => \hidden1|Add8~6\);

-- Location: FF_X34_Y14_N37
\hidden1|voltage[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden1|Add8~5_sumout\,
	asdata => \hidden1|Add7~5_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden1|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden1|voltage\(30));

-- Location: LABCELL_X35_Y14_N30
\hidden1|Add7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add7~5_sumout\ = SUM(( \hidden1|sum\(10) ) + ( \hidden1|voltage\(30) ) + ( \hidden1|Add7~2\ ))
-- \hidden1|Add7~6\ = CARRY(( \hidden1|sum\(10) ) + ( \hidden1|voltage\(30) ) + ( \hidden1|Add7~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden1|ALT_INV_sum\(10),
	dataf => \hidden1|ALT_INV_voltage\(30),
	cin => \hidden1|Add7~2\,
	sumout => \hidden1|Add7~5_sumout\,
	cout => \hidden1|Add7~6\);

-- Location: MLABCELL_X34_Y14_N39
\hidden1|Add8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add8~9_sumout\ = SUM(( \hidden1|Add7~9_sumout\ ) + ( VCC ) + ( \hidden1|Add8~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden1|ALT_INV_Add7~9_sumout\,
	cin => \hidden1|Add8~6\,
	sumout => \hidden1|Add8~9_sumout\);

-- Location: FF_X34_Y14_N40
\hidden1|voltage[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden1|Add8~9_sumout\,
	asdata => \hidden1|Add7~9_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden1|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden1|voltage\(31));

-- Location: LABCELL_X35_Y14_N33
\hidden1|Add7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|Add7~9_sumout\ = SUM(( \hidden1|voltage\(31) ) + ( \hidden1|sum\(10) ) + ( \hidden1|Add7~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden1|ALT_INV_voltage\(31),
	dataf => \hidden1|ALT_INV_sum\(10),
	cin => \hidden1|Add7~6\,
	sumout => \hidden1|Add7~9_sumout\);

-- Location: LABCELL_X35_Y14_N57
\hidden1|LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|LessThan0~2_combout\ = ( !\hidden1|Add7~109_sumout\ & ( !\hidden1|Add7~117_sumout\ & ( (!\hidden1|Add7~113_sumout\ & (!\hidden1|Add7~105_sumout\ & (!\hidden1|Add7~97_sumout\ & !\hidden1|Add7~101_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden1|ALT_INV_Add7~113_sumout\,
	datab => \hidden1|ALT_INV_Add7~105_sumout\,
	datac => \hidden1|ALT_INV_Add7~97_sumout\,
	datad => \hidden1|ALT_INV_Add7~101_sumout\,
	datae => \hidden1|ALT_INV_Add7~109_sumout\,
	dataf => \hidden1|ALT_INV_Add7~117_sumout\,
	combout => \hidden1|LessThan0~2_combout\);

-- Location: LABCELL_X35_Y14_N42
\hidden1|LessThan0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|LessThan0~3_combout\ = ( !\hidden1|Add7~121_sumout\ & ( !\hidden1|Add7~125_sumout\ & ( (!\hidden1|Add7~93_sumout\) # ((!\hidden1|Add7~89_sumout\ & (!\hidden1|Add7~85_sumout\ & \hidden1|LessThan0~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011101010000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden1|ALT_INV_Add7~93_sumout\,
	datab => \hidden1|ALT_INV_Add7~89_sumout\,
	datac => \hidden1|ALT_INV_Add7~85_sumout\,
	datad => \hidden1|ALT_INV_LessThan0~2_combout\,
	datae => \hidden1|ALT_INV_Add7~121_sumout\,
	dataf => \hidden1|ALT_INV_Add7~125_sumout\,
	combout => \hidden1|LessThan0~3_combout\);

-- Location: MLABCELL_X34_Y14_N54
\hidden1|LessThan0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|LessThan0~5_combout\ = ( !\hidden1|Add7~37_sumout\ & ( !\hidden1|Add7~81_sumout\ & ( (!\hidden1|Add7~33_sumout\ & (!\hidden1|Add7~29_sumout\ & (!\hidden1|Add7~65_sumout\ & !\hidden1|Add7~41_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden1|ALT_INV_Add7~33_sumout\,
	datab => \hidden1|ALT_INV_Add7~29_sumout\,
	datac => \hidden1|ALT_INV_Add7~65_sumout\,
	datad => \hidden1|ALT_INV_Add7~41_sumout\,
	datae => \hidden1|ALT_INV_Add7~37_sumout\,
	dataf => \hidden1|ALT_INV_Add7~81_sumout\,
	combout => \hidden1|LessThan0~5_combout\);

-- Location: LABCELL_X35_Y14_N36
\hidden1|LessThan0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|LessThan0~6_combout\ = ( !\hidden1|Add7~1_sumout\ & ( !\hidden1|Add7~5_sumout\ & ( (!\hidden1|Add7~69_sumout\ & (!\hidden1|Add7~77_sumout\ & !\hidden1|Add7~73_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden1|ALT_INV_Add7~69_sumout\,
	datac => \hidden1|ALT_INV_Add7~77_sumout\,
	datad => \hidden1|ALT_INV_Add7~73_sumout\,
	datae => \hidden1|ALT_INV_Add7~1_sumout\,
	dataf => \hidden1|ALT_INV_Add7~5_sumout\,
	combout => \hidden1|LessThan0~6_combout\);

-- Location: MLABCELL_X34_Y14_N42
\hidden1|LessThan0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden1|LessThan0~4_combout\ = ( \hidden1|LessThan0~5_combout\ & ( \hidden1|LessThan0~6_combout\ & ( (!\hidden1|Add7~9_sumout\ & ((!\hidden1|LessThan0~0_combout\) # ((!\hidden1|LessThan0~1_combout\) # (!\hidden1|LessThan0~3_combout\)))) ) ) ) # ( 
-- !\hidden1|LessThan0~5_combout\ & ( \hidden1|LessThan0~6_combout\ & ( !\hidden1|Add7~9_sumout\ ) ) ) # ( \hidden1|LessThan0~5_combout\ & ( !\hidden1|LessThan0~6_combout\ & ( !\hidden1|Add7~9_sumout\ ) ) ) # ( !\hidden1|LessThan0~5_combout\ & ( 
-- !\hidden1|LessThan0~6_combout\ & ( !\hidden1|Add7~9_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden1|ALT_INV_LessThan0~0_combout\,
	datab => \hidden1|ALT_INV_LessThan0~1_combout\,
	datac => \hidden1|ALT_INV_Add7~9_sumout\,
	datad => \hidden1|ALT_INV_LessThan0~3_combout\,
	datae => \hidden1|ALT_INV_LessThan0~5_combout\,
	dataf => \hidden1|ALT_INV_LessThan0~6_combout\,
	combout => \hidden1|LessThan0~4_combout\);

-- Location: FF_X34_Y14_N44
\hidden1|spike_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden1|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden1|spike_out~q\);

-- Location: LABCELL_X27_Y14_N24
\output1|tmp_sum_1[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|tmp_sum_1[3]~feeder_combout\ = ( \hidden1|spike_out~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \hidden1|ALT_INV_spike_out~q\,
	combout => \output1|tmp_sum_1[3]~feeder_combout\);

-- Location: FF_X27_Y14_N25
\output1|tmp_sum_1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|tmp_sum_1[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|tmp_sum_1\(3));

-- Location: LABCELL_X22_Y3_N48
\output0|tmp_sum_1_2[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|tmp_sum_1_2[1]~feeder_combout\ = ( \output1|tmp_sum_1\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \output1|ALT_INV_tmp_sum_1\(3),
	combout => \output0|tmp_sum_1_2[1]~feeder_combout\);

-- Location: FF_X22_Y3_N49
\output0|tmp_sum_1_2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|tmp_sum_1_2[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|tmp_sum_1_2\(1));

-- Location: LABCELL_X23_Y6_N21
\output0|Add4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add4~0_combout\ = ( \output0|tmp_sum_1_2\(1) ) # ( !\output0|tmp_sum_1_2\(1) & ( \hidden0|tmp_sum_b_0\(23) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101111111111111111101010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden0|ALT_INV_tmp_sum_b_0\(23),
	datae => \output0|ALT_INV_tmp_sum_1_2\(1),
	combout => \output0|Add4~0_combout\);

-- Location: FF_X23_Y6_N22
\output0|tmp_sum_b_0_1_2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|tmp_sum_b_0_1_2\(9));

-- Location: FF_X22_Y6_N56
\output0|tmp_sum_3_4_5_6[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add5~5_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|tmp_sum_3_4_5_6\(9));

-- Location: MLABCELL_X34_Y13_N30
\hidden0|Add4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add4~13_sumout\ = SUM(( \hidden6|tmp_sum_b_0\(3) ) + ( \hidden4|tmp_sum_1_2\(0) ) + ( !VCC ))
-- \hidden0|Add4~14\ = CARRY(( \hidden6|tmp_sum_b_0\(3) ) + ( \hidden4|tmp_sum_1_2\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden6|ALT_INV_tmp_sum_b_0\(3),
	datac => \hidden4|ALT_INV_tmp_sum_1_2\(0),
	cin => GND,
	sumout => \hidden0|Add4~13_sumout\,
	cout => \hidden0|Add4~14\);

-- Location: MLABCELL_X34_Y13_N33
\hidden0|Add4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add4~17_sumout\ = SUM(( \hidden2|tmp_sum_1_2\(8) ) + ( GND ) + ( \hidden0|Add4~14\ ))
-- \hidden0|Add4~18\ = CARRY(( \hidden2|tmp_sum_1_2\(8) ) + ( GND ) + ( \hidden0|Add4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden2|ALT_INV_tmp_sum_1_2\(8),
	cin => \hidden0|Add4~14\,
	sumout => \hidden0|Add4~17_sumout\,
	cout => \hidden0|Add4~18\);

-- Location: MLABCELL_X34_Y13_N36
\hidden0|Add4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add4~21_sumout\ = SUM(( \hidden0|tmp_sum_1_2\(2) ) + ( GND ) + ( \hidden0|Add4~18\ ))
-- \hidden0|Add4~22\ = CARRY(( \hidden0|tmp_sum_1_2\(2) ) + ( GND ) + ( \hidden0|Add4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden0|ALT_INV_tmp_sum_1_2\(2),
	cin => \hidden0|Add4~18\,
	sumout => \hidden0|Add4~21_sumout\,
	cout => \hidden0|Add4~22\);

-- Location: MLABCELL_X34_Y13_N39
\hidden0|Add4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add4~25_sumout\ = SUM(( \hidden0|tmp_sum_1_2\(3) ) + ( GND ) + ( \hidden0|Add4~22\ ))
-- \hidden0|Add4~26\ = CARRY(( \hidden0|tmp_sum_1_2\(3) ) + ( GND ) + ( \hidden0|Add4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden0|ALT_INV_tmp_sum_1_2\(3),
	cin => \hidden0|Add4~22\,
	sumout => \hidden0|Add4~25_sumout\,
	cout => \hidden0|Add4~26\);

-- Location: MLABCELL_X34_Y13_N42
\hidden0|Add4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add4~29_sumout\ = SUM(( \hidden0|tmp_sum_b_0\(23) ) + ( \hidden0|tmp_sum_1_2\(4) ) + ( \hidden0|Add4~26\ ))
-- \hidden0|Add4~30\ = CARRY(( \hidden0|tmp_sum_b_0\(23) ) + ( \hidden0|tmp_sum_1_2\(4) ) + ( \hidden0|Add4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden0|ALT_INV_tmp_sum_b_0\(23),
	datac => \hidden0|ALT_INV_tmp_sum_1_2\(4),
	cin => \hidden0|Add4~26\,
	sumout => \hidden0|Add4~29_sumout\,
	cout => \hidden0|Add4~30\);

-- Location: MLABCELL_X34_Y13_N45
\hidden0|Add4~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add4~33_sumout\ = SUM(( \hidden4|tmp_sum_1_2\(0) ) + ( \hidden0|tmp_sum_b_0\(23) ) + ( \hidden0|Add4~30\ ))
-- \hidden0|Add4~34\ = CARRY(( \hidden4|tmp_sum_1_2\(0) ) + ( \hidden0|tmp_sum_b_0\(23) ) + ( \hidden0|Add4~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden0|ALT_INV_tmp_sum_b_0\(23),
	datad => \hidden4|ALT_INV_tmp_sum_1_2\(0),
	cin => \hidden0|Add4~30\,
	sumout => \hidden0|Add4~33_sumout\,
	cout => \hidden0|Add4~34\);

-- Location: MLABCELL_X34_Y13_N48
\hidden0|Add4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add4~5_sumout\ = SUM(( GND ) + ( \hidden4|tmp_sum_1_2\(0) ) + ( \hidden0|Add4~34\ ))
-- \hidden0|Add4~6\ = CARRY(( GND ) + ( \hidden4|tmp_sum_1_2\(0) ) + ( \hidden0|Add4~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden4|ALT_INV_tmp_sum_1_2\(0),
	cin => \hidden0|Add4~34\,
	sumout => \hidden0|Add4~5_sumout\,
	cout => \hidden0|Add4~6\);

-- Location: MLABCELL_X34_Y13_N51
\hidden0|Add4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add4~9_sumout\ = SUM(( \hidden0|tmp_sum_b_0\(23) ) + ( GND ) + ( \hidden0|Add4~6\ ))
-- \hidden0|Add4~10\ = CARRY(( \hidden0|tmp_sum_b_0\(23) ) + ( GND ) + ( \hidden0|Add4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden0|ALT_INV_tmp_sum_b_0\(23),
	cin => \hidden0|Add4~6\,
	sumout => \hidden0|Add4~9_sumout\,
	cout => \hidden0|Add4~10\);

-- Location: MLABCELL_X34_Y13_N54
\hidden0|Add4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add4~1_sumout\ = SUM(( \hidden0|tmp_sum_b_0\(23) ) + ( GND ) + ( \hidden0|Add4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden0|ALT_INV_tmp_sum_b_0\(23),
	cin => \hidden0|Add4~10\,
	sumout => \hidden0|Add4~1_sumout\);

-- Location: FF_X34_Y13_N55
\hidden0|tmp_sum_b_0_1_2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden0|Add4~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden0|tmp_sum_b_0_1_2\(8));

-- Location: FF_X33_Y13_N26
\hidden0|sum[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden0|tmp_sum_b_0_1_2\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden0|sum\(8));

-- Location: MLABCELL_X34_Y12_N0
\hidden0|Add8~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add8~85_sumout\ = SUM(( \hidden0|Add7~93_sumout\ ) + ( VCC ) + ( !VCC ))
-- \hidden0|Add8~86\ = CARRY(( \hidden0|Add7~93_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden0|ALT_INV_Add7~93_sumout\,
	cin => GND,
	sumout => \hidden0|Add8~85_sumout\,
	cout => \hidden0|Add8~86\);

-- Location: FF_X34_Y12_N2
\hidden0|voltage[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden0|Add8~85_sumout\,
	asdata => \hidden0|Add7~93_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden0|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden0|voltage\(8));

-- Location: FF_X34_Y13_N53
\hidden0|tmp_sum_b_0_1_2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden0|Add4~9_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden0|tmp_sum_b_0_1_2\(7));

-- Location: FF_X33_Y13_N35
\hidden0|sum[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden0|tmp_sum_b_0_1_2\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden0|sum\(7));

-- Location: FF_X34_Y13_N49
\hidden0|tmp_sum_b_0_1_2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden0|Add4~5_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden0|tmp_sum_b_0_1_2\(6));

-- Location: FF_X33_Y13_N23
\hidden0|sum[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden0|tmp_sum_b_0_1_2\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden0|sum\(6));

-- Location: FF_X34_Y13_N47
\hidden0|tmp_sum_b_0_1_2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden0|Add4~33_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden0|tmp_sum_b_0_1_2\(5));

-- Location: FF_X33_Y13_N41
\hidden0|sum[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden0|tmp_sum_b_0_1_2\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden0|sum\(5));

-- Location: FF_X34_Y13_N43
\hidden0|tmp_sum_b_0_1_2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden0|Add4~29_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden0|tmp_sum_b_0_1_2\(4));

-- Location: FF_X33_Y13_N29
\hidden0|sum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden0|tmp_sum_b_0_1_2\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden0|sum\(4));

-- Location: FF_X34_Y13_N41
\hidden0|tmp_sum_b_0_1_2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden0|Add4~25_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden0|tmp_sum_b_0_1_2\(3));

-- Location: FF_X33_Y13_N38
\hidden0|sum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden0|tmp_sum_b_0_1_2\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden0|sum\(3));

-- Location: FF_X34_Y13_N38
\hidden0|tmp_sum_b_0_1_2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden0|Add4~21_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden0|tmp_sum_b_0_1_2\(2));

-- Location: FF_X33_Y13_N7
\hidden0|sum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden0|tmp_sum_b_0_1_2\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden0|sum\(2));

-- Location: FF_X34_Y13_N35
\hidden0|tmp_sum_b_0_1_2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden0|Add4~17_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden0|tmp_sum_b_0_1_2\(1));

-- Location: FF_X33_Y13_N32
\hidden0|sum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden0|tmp_sum_b_0_1_2\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden0|sum\(1));

-- Location: FF_X34_Y13_N32
\hidden0|tmp_sum_b_0_1_2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden0|Add4~13_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden0|tmp_sum_b_0_1_2\(0));

-- Location: FF_X33_Y13_N5
\hidden0|sum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden0|tmp_sum_b_0_1_2\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden0|sum\(0));

-- Location: LABCELL_X33_Y13_N0
\hidden0|Add7~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add7~97_sumout\ = SUM(( \hidden0|sum\(0) ) + ( \hidden0|voltage\(0) ) + ( !VCC ))
-- \hidden0|Add7~98\ = CARRY(( \hidden0|sum\(0) ) + ( \hidden0|voltage\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden0|ALT_INV_voltage\(0),
	datad => \hidden0|ALT_INV_sum\(0),
	cin => GND,
	sumout => \hidden0|Add7~97_sumout\,
	cout => \hidden0|Add7~98\);

-- Location: FF_X33_Y13_N2
\hidden0|voltage[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden0|Add7~97_sumout\,
	sclr => \control|ly2_delay\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden0|voltage\(0));

-- Location: LABCELL_X33_Y13_N3
\hidden0|Add7~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add7~101_sumout\ = SUM(( \hidden0|voltage\(1) ) + ( \hidden0|sum\(1) ) + ( \hidden0|Add7~98\ ))
-- \hidden0|Add7~102\ = CARRY(( \hidden0|voltage\(1) ) + ( \hidden0|sum\(1) ) + ( \hidden0|Add7~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden0|ALT_INV_sum\(1),
	datac => \hidden0|ALT_INV_voltage\(1),
	cin => \hidden0|Add7~98\,
	sumout => \hidden0|Add7~101_sumout\,
	cout => \hidden0|Add7~102\);

-- Location: FF_X33_Y13_N14
\hidden0|voltage[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden0|Add7~101_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden0|voltage\(1));

-- Location: LABCELL_X33_Y13_N6
\hidden0|Add7~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add7~105_sumout\ = SUM(( \hidden0|voltage\(2) ) + ( \hidden0|sum\(2) ) + ( \hidden0|Add7~102\ ))
-- \hidden0|Add7~106\ = CARRY(( \hidden0|voltage\(2) ) + ( \hidden0|sum\(2) ) + ( \hidden0|Add7~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden0|ALT_INV_voltage\(2),
	datac => \hidden0|ALT_INV_sum\(2),
	cin => \hidden0|Add7~102\,
	sumout => \hidden0|Add7~105_sumout\,
	cout => \hidden0|Add7~106\);

-- Location: FF_X33_Y13_N11
\hidden0|voltage[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden0|Add7~105_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden0|voltage\(2));

-- Location: LABCELL_X33_Y13_N9
\hidden0|Add7~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add7~109_sumout\ = SUM(( \hidden0|sum\(3) ) + ( \hidden0|voltage\(3) ) + ( \hidden0|Add7~106\ ))
-- \hidden0|Add7~110\ = CARRY(( \hidden0|sum\(3) ) + ( \hidden0|voltage\(3) ) + ( \hidden0|Add7~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden0|ALT_INV_voltage\(3),
	datad => \hidden0|ALT_INV_sum\(3),
	cin => \hidden0|Add7~106\,
	sumout => \hidden0|Add7~109_sumout\,
	cout => \hidden0|Add7~110\);

-- Location: FF_X33_Y13_N59
\hidden0|voltage[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden0|Add7~109_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden0|voltage\(3));

-- Location: LABCELL_X33_Y13_N12
\hidden0|Add7~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add7~113_sumout\ = SUM(( \hidden0|voltage\(4) ) + ( \hidden0|sum\(4) ) + ( \hidden0|Add7~110\ ))
-- \hidden0|Add7~114\ = CARRY(( \hidden0|voltage\(4) ) + ( \hidden0|sum\(4) ) + ( \hidden0|Add7~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden0|ALT_INV_sum\(4),
	datad => \hidden0|ALT_INV_voltage\(4),
	cin => \hidden0|Add7~110\,
	sumout => \hidden0|Add7~113_sumout\,
	cout => \hidden0|Add7~114\);

-- Location: FF_X33_Y13_N47
\hidden0|voltage[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden0|Add7~113_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden0|voltage\(4));

-- Location: LABCELL_X33_Y13_N15
\hidden0|Add7~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add7~117_sumout\ = SUM(( \hidden0|voltage\(5) ) + ( \hidden0|sum\(5) ) + ( \hidden0|Add7~114\ ))
-- \hidden0|Add7~118\ = CARRY(( \hidden0|voltage\(5) ) + ( \hidden0|sum\(5) ) + ( \hidden0|Add7~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden0|ALT_INV_voltage\(5),
	datac => \hidden0|ALT_INV_sum\(5),
	cin => \hidden0|Add7~114\,
	sumout => \hidden0|Add7~117_sumout\,
	cout => \hidden0|Add7~118\);

-- Location: FF_X33_Y13_N17
\hidden0|voltage[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden0|Add7~117_sumout\,
	sclr => \control|ly2_delay\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden0|voltage\(5));

-- Location: LABCELL_X33_Y13_N18
\hidden0|Add7~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add7~85_sumout\ = SUM(( \hidden0|sum\(6) ) + ( \hidden0|voltage\(6) ) + ( \hidden0|Add7~118\ ))
-- \hidden0|Add7~86\ = CARRY(( \hidden0|sum\(6) ) + ( \hidden0|voltage\(6) ) + ( \hidden0|Add7~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden0|ALT_INV_voltage\(6),
	datad => \hidden0|ALT_INV_sum\(6),
	cin => \hidden0|Add7~118\,
	sumout => \hidden0|Add7~85_sumout\,
	cout => \hidden0|Add7~86\);

-- Location: FF_X33_Y13_N20
\hidden0|voltage[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden0|Add7~85_sumout\,
	sclr => \control|ly2_delay\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden0|voltage\(6));

-- Location: LABCELL_X33_Y13_N21
\hidden0|Add7~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add7~89_sumout\ = SUM(( \hidden0|voltage\(7) ) + ( \hidden0|sum\(7) ) + ( \hidden0|Add7~86\ ))
-- \hidden0|Add7~90\ = CARRY(( \hidden0|voltage\(7) ) + ( \hidden0|sum\(7) ) + ( \hidden0|Add7~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden0|ALT_INV_voltage\(7),
	dataf => \hidden0|ALT_INV_sum\(7),
	cin => \hidden0|Add7~86\,
	sumout => \hidden0|Add7~89_sumout\,
	cout => \hidden0|Add7~90\);

-- Location: FF_X33_Y13_N53
\hidden0|voltage[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden0|Add7~89_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden0|voltage\(7));

-- Location: LABCELL_X33_Y13_N24
\hidden0|Add7~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add7~93_sumout\ = SUM(( \hidden0|voltage\(8) ) + ( \hidden0|sum\(8) ) + ( \hidden0|Add7~90\ ))
-- \hidden0|Add7~94\ = CARRY(( \hidden0|voltage\(8) ) + ( \hidden0|sum\(8) ) + ( \hidden0|Add7~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden0|ALT_INV_sum\(8),
	datad => \hidden0|ALT_INV_voltage\(8),
	cin => \hidden0|Add7~90\,
	sumout => \hidden0|Add7~93_sumout\,
	cout => \hidden0|Add7~94\);

-- Location: MLABCELL_X34_Y12_N3
\hidden0|Add8~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add8~45_sumout\ = SUM(( \hidden0|Add7~45_sumout\ ) + ( VCC ) + ( \hidden0|Add8~86\ ))
-- \hidden0|Add8~46\ = CARRY(( \hidden0|Add7~45_sumout\ ) + ( VCC ) + ( \hidden0|Add8~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden0|ALT_INV_Add7~45_sumout\,
	cin => \hidden0|Add8~86\,
	sumout => \hidden0|Add8~45_sumout\,
	cout => \hidden0|Add8~46\);

-- Location: FF_X34_Y12_N4
\hidden0|voltage[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden0|Add8~45_sumout\,
	asdata => \hidden0|Add7~45_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden0|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden0|voltage\(9));

-- Location: LABCELL_X33_Y13_N27
\hidden0|Add7~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add7~45_sumout\ = SUM(( \hidden0|voltage\(9) ) + ( \hidden0|sum\(8) ) + ( \hidden0|Add7~94\ ))
-- \hidden0|Add7~46\ = CARRY(( \hidden0|voltage\(9) ) + ( \hidden0|sum\(8) ) + ( \hidden0|Add7~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden0|ALT_INV_sum\(8),
	datad => \hidden0|ALT_INV_voltage\(9),
	cin => \hidden0|Add7~94\,
	sumout => \hidden0|Add7~45_sumout\,
	cout => \hidden0|Add7~46\);

-- Location: MLABCELL_X34_Y12_N6
\hidden0|Add8~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add8~49_sumout\ = SUM(( \hidden0|Add7~49_sumout\ ) + ( VCC ) + ( \hidden0|Add8~46\ ))
-- \hidden0|Add8~50\ = CARRY(( \hidden0|Add7~49_sumout\ ) + ( VCC ) + ( \hidden0|Add8~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden0|ALT_INV_Add7~49_sumout\,
	cin => \hidden0|Add8~46\,
	sumout => \hidden0|Add8~49_sumout\,
	cout => \hidden0|Add8~50\);

-- Location: FF_X34_Y12_N7
\hidden0|voltage[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden0|Add8~49_sumout\,
	asdata => \hidden0|Add7~49_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden0|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden0|voltage\(10));

-- Location: LABCELL_X33_Y13_N30
\hidden0|Add7~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add7~49_sumout\ = SUM(( \hidden0|voltage\(10) ) + ( \hidden0|sum\(8) ) + ( \hidden0|Add7~46\ ))
-- \hidden0|Add7~50\ = CARRY(( \hidden0|voltage\(10) ) + ( \hidden0|sum\(8) ) + ( \hidden0|Add7~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden0|ALT_INV_sum\(8),
	datad => \hidden0|ALT_INV_voltage\(10),
	cin => \hidden0|Add7~46\,
	sumout => \hidden0|Add7~49_sumout\,
	cout => \hidden0|Add7~50\);

-- Location: MLABCELL_X34_Y12_N9
\hidden0|Add8~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add8~53_sumout\ = SUM(( \hidden0|Add7~53_sumout\ ) + ( VCC ) + ( \hidden0|Add8~50\ ))
-- \hidden0|Add8~54\ = CARRY(( \hidden0|Add7~53_sumout\ ) + ( VCC ) + ( \hidden0|Add8~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden0|ALT_INV_Add7~53_sumout\,
	cin => \hidden0|Add8~50\,
	sumout => \hidden0|Add8~53_sumout\,
	cout => \hidden0|Add8~54\);

-- Location: FF_X34_Y12_N11
\hidden0|voltage[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden0|Add8~53_sumout\,
	asdata => \hidden0|Add7~53_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden0|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden0|voltage\(11));

-- Location: LABCELL_X33_Y13_N33
\hidden0|Add7~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add7~53_sumout\ = SUM(( \hidden0|voltage\(11) ) + ( \hidden0|sum\(8) ) + ( \hidden0|Add7~50\ ))
-- \hidden0|Add7~54\ = CARRY(( \hidden0|voltage\(11) ) + ( \hidden0|sum\(8) ) + ( \hidden0|Add7~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden0|ALT_INV_voltage\(11),
	datac => \hidden0|ALT_INV_sum\(8),
	cin => \hidden0|Add7~50\,
	sumout => \hidden0|Add7~53_sumout\,
	cout => \hidden0|Add7~54\);

-- Location: MLABCELL_X34_Y12_N12
\hidden0|Add8~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add8~57_sumout\ = SUM(( \hidden0|Add7~57_sumout\ ) + ( VCC ) + ( \hidden0|Add8~54\ ))
-- \hidden0|Add8~58\ = CARRY(( \hidden0|Add7~57_sumout\ ) + ( VCC ) + ( \hidden0|Add8~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden0|ALT_INV_Add7~57_sumout\,
	cin => \hidden0|Add8~54\,
	sumout => \hidden0|Add8~57_sumout\,
	cout => \hidden0|Add8~58\);

-- Location: FF_X34_Y12_N13
\hidden0|voltage[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden0|Add8~57_sumout\,
	asdata => \hidden0|Add7~57_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden0|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden0|voltage\(12));

-- Location: LABCELL_X33_Y13_N36
\hidden0|Add7~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add7~57_sumout\ = SUM(( \hidden0|voltage\(12) ) + ( \hidden0|sum\(8) ) + ( \hidden0|Add7~54\ ))
-- \hidden0|Add7~58\ = CARRY(( \hidden0|voltage\(12) ) + ( \hidden0|sum\(8) ) + ( \hidden0|Add7~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden0|ALT_INV_sum\(8),
	datad => \hidden0|ALT_INV_voltage\(12),
	cin => \hidden0|Add7~54\,
	sumout => \hidden0|Add7~57_sumout\,
	cout => \hidden0|Add7~58\);

-- Location: MLABCELL_X34_Y12_N15
\hidden0|Add8~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add8~61_sumout\ = SUM(( \hidden0|Add7~61_sumout\ ) + ( VCC ) + ( \hidden0|Add8~58\ ))
-- \hidden0|Add8~62\ = CARRY(( \hidden0|Add7~61_sumout\ ) + ( VCC ) + ( \hidden0|Add8~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden0|ALT_INV_Add7~61_sumout\,
	cin => \hidden0|Add8~58\,
	sumout => \hidden0|Add8~61_sumout\,
	cout => \hidden0|Add8~62\);

-- Location: FF_X34_Y12_N16
\hidden0|voltage[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden0|Add8~61_sumout\,
	asdata => \hidden0|Add7~61_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden0|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden0|voltage\(13));

-- Location: LABCELL_X33_Y13_N39
\hidden0|Add7~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add7~61_sumout\ = SUM(( \hidden0|voltage\(13) ) + ( \hidden0|sum\(8) ) + ( \hidden0|Add7~58\ ))
-- \hidden0|Add7~62\ = CARRY(( \hidden0|voltage\(13) ) + ( \hidden0|sum\(8) ) + ( \hidden0|Add7~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden0|ALT_INV_sum\(8),
	datad => \hidden0|ALT_INV_voltage\(13),
	cin => \hidden0|Add7~58\,
	sumout => \hidden0|Add7~61_sumout\,
	cout => \hidden0|Add7~62\);

-- Location: MLABCELL_X34_Y13_N0
\hidden0|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|LessThan0~1_combout\ = ( !\hidden0|Add7~45_sumout\ & ( !\hidden0|Add7~61_sumout\ & ( (!\hidden0|Add7~57_sumout\ & (!\hidden0|Add7~49_sumout\ & !\hidden0|Add7~53_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden0|ALT_INV_Add7~57_sumout\,
	datac => \hidden0|ALT_INV_Add7~49_sumout\,
	datad => \hidden0|ALT_INV_Add7~53_sumout\,
	datae => \hidden0|ALT_INV_Add7~45_sumout\,
	dataf => \hidden0|ALT_INV_Add7~61_sumout\,
	combout => \hidden0|LessThan0~1_combout\);

-- Location: MLABCELL_X34_Y12_N18
\hidden0|Add8~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add8~89_sumout\ = SUM(( \hidden0|Add7~121_sumout\ ) + ( VCC ) + ( \hidden0|Add8~62\ ))
-- \hidden0|Add8~90\ = CARRY(( \hidden0|Add7~121_sumout\ ) + ( VCC ) + ( \hidden0|Add8~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden0|ALT_INV_Add7~121_sumout\,
	cin => \hidden0|Add8~62\,
	sumout => \hidden0|Add8~89_sumout\,
	cout => \hidden0|Add8~90\);

-- Location: FF_X34_Y12_N19
\hidden0|voltage[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden0|Add8~89_sumout\,
	asdata => \hidden0|Add7~121_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden0|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden0|voltage\(14));

-- Location: LABCELL_X33_Y13_N42
\hidden0|Add7~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add7~121_sumout\ = SUM(( \hidden0|voltage\(14) ) + ( \hidden0|sum\(8) ) + ( \hidden0|Add7~62\ ))
-- \hidden0|Add7~122\ = CARRY(( \hidden0|voltage\(14) ) + ( \hidden0|sum\(8) ) + ( \hidden0|Add7~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden0|ALT_INV_sum\(8),
	datad => \hidden0|ALT_INV_voltage\(14),
	cin => \hidden0|Add7~62\,
	sumout => \hidden0|Add7~121_sumout\,
	cout => \hidden0|Add7~122\);

-- Location: MLABCELL_X34_Y12_N21
\hidden0|Add8~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add8~93_sumout\ = SUM(( \hidden0|Add7~125_sumout\ ) + ( VCC ) + ( \hidden0|Add8~90\ ))
-- \hidden0|Add8~94\ = CARRY(( \hidden0|Add7~125_sumout\ ) + ( VCC ) + ( \hidden0|Add8~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden0|ALT_INV_Add7~125_sumout\,
	cin => \hidden0|Add8~90\,
	sumout => \hidden0|Add8~93_sumout\,
	cout => \hidden0|Add8~94\);

-- Location: FF_X34_Y12_N23
\hidden0|voltage[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden0|Add8~93_sumout\,
	asdata => \hidden0|Add7~125_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden0|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden0|voltage\(15));

-- Location: LABCELL_X33_Y13_N45
\hidden0|Add7~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add7~125_sumout\ = SUM(( \hidden0|voltage\(15) ) + ( \hidden0|sum\(8) ) + ( \hidden0|Add7~122\ ))
-- \hidden0|Add7~126\ = CARRY(( \hidden0|voltage\(15) ) + ( \hidden0|sum\(8) ) + ( \hidden0|Add7~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden0|ALT_INV_sum\(8),
	datac => \hidden0|ALT_INV_voltage\(15),
	cin => \hidden0|Add7~122\,
	sumout => \hidden0|Add7~125_sumout\,
	cout => \hidden0|Add7~126\);

-- Location: MLABCELL_X34_Y12_N48
\hidden0|LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|LessThan0~2_combout\ = ( !\hidden0|Add7~113_sumout\ & ( !\hidden0|Add7~105_sumout\ & ( (!\hidden0|Add7~97_sumout\ & (!\hidden0|Add7~101_sumout\ & (!\hidden0|Add7~109_sumout\ & !\hidden0|Add7~117_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden0|ALT_INV_Add7~97_sumout\,
	datab => \hidden0|ALT_INV_Add7~101_sumout\,
	datac => \hidden0|ALT_INV_Add7~109_sumout\,
	datad => \hidden0|ALT_INV_Add7~117_sumout\,
	datae => \hidden0|ALT_INV_Add7~113_sumout\,
	dataf => \hidden0|ALT_INV_Add7~105_sumout\,
	combout => \hidden0|LessThan0~2_combout\);

-- Location: MLABCELL_X34_Y12_N30
\hidden0|LessThan0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|LessThan0~3_combout\ = ( !\hidden0|Add7~125_sumout\ & ( \hidden0|LessThan0~2_combout\ & ( (!\hidden0|Add7~121_sumout\ & ((!\hidden0|Add7~93_sumout\) # ((!\hidden0|Add7~89_sumout\ & !\hidden0|Add7~85_sumout\)))) ) ) ) # ( 
-- !\hidden0|Add7~125_sumout\ & ( !\hidden0|LessThan0~2_combout\ & ( (!\hidden0|Add7~93_sumout\ & !\hidden0|Add7~121_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000000000000000000011001000100010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden0|ALT_INV_Add7~93_sumout\,
	datab => \hidden0|ALT_INV_Add7~121_sumout\,
	datac => \hidden0|ALT_INV_Add7~89_sumout\,
	datad => \hidden0|ALT_INV_Add7~85_sumout\,
	datae => \hidden0|ALT_INV_Add7~125_sumout\,
	dataf => \hidden0|ALT_INV_LessThan0~2_combout\,
	combout => \hidden0|LessThan0~3_combout\);

-- Location: MLABCELL_X34_Y12_N24
\hidden0|Add8~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add8~29_sumout\ = SUM(( \hidden0|Add7~29_sumout\ ) + ( VCC ) + ( \hidden0|Add8~94\ ))
-- \hidden0|Add8~30\ = CARRY(( \hidden0|Add7~29_sumout\ ) + ( VCC ) + ( \hidden0|Add8~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden0|ALT_INV_Add7~29_sumout\,
	cin => \hidden0|Add8~94\,
	sumout => \hidden0|Add8~29_sumout\,
	cout => \hidden0|Add8~30\);

-- Location: FF_X34_Y12_N26
\hidden0|voltage[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden0|Add8~29_sumout\,
	asdata => \hidden0|Add7~29_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden0|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden0|voltage\(16));

-- Location: LABCELL_X33_Y13_N48
\hidden0|Add7~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add7~29_sumout\ = SUM(( \hidden0|voltage\(16) ) + ( \hidden0|sum\(8) ) + ( \hidden0|Add7~126\ ))
-- \hidden0|Add7~30\ = CARRY(( \hidden0|voltage\(16) ) + ( \hidden0|sum\(8) ) + ( \hidden0|Add7~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden0|ALT_INV_sum\(8),
	datac => \hidden0|ALT_INV_voltage\(16),
	cin => \hidden0|Add7~126\,
	sumout => \hidden0|Add7~29_sumout\,
	cout => \hidden0|Add7~30\);

-- Location: MLABCELL_X34_Y12_N27
\hidden0|Add8~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add8~65_sumout\ = SUM(( \hidden0|Add7~65_sumout\ ) + ( VCC ) + ( \hidden0|Add8~30\ ))
-- \hidden0|Add8~66\ = CARRY(( \hidden0|Add7~65_sumout\ ) + ( VCC ) + ( \hidden0|Add8~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden0|ALT_INV_Add7~65_sumout\,
	cin => \hidden0|Add8~30\,
	sumout => \hidden0|Add8~65_sumout\,
	cout => \hidden0|Add8~66\);

-- Location: FF_X34_Y12_N28
\hidden0|voltage[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden0|Add8~65_sumout\,
	asdata => \hidden0|Add7~65_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden0|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden0|voltage\(17));

-- Location: LABCELL_X33_Y13_N51
\hidden0|Add7~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add7~65_sumout\ = SUM(( \hidden0|voltage\(17) ) + ( \hidden0|sum\(8) ) + ( \hidden0|Add7~30\ ))
-- \hidden0|Add7~66\ = CARRY(( \hidden0|voltage\(17) ) + ( \hidden0|sum\(8) ) + ( \hidden0|Add7~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden0|ALT_INV_sum\(8),
	datac => \hidden0|ALT_INV_voltage\(17),
	cin => \hidden0|Add7~30\,
	sumout => \hidden0|Add7~65_sumout\,
	cout => \hidden0|Add7~66\);

-- Location: MLABCELL_X34_Y11_N0
\hidden0|Add8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add8~13_sumout\ = SUM(( \hidden0|Add7~13_sumout\ ) + ( VCC ) + ( \hidden0|Add8~66\ ))
-- \hidden0|Add8~14\ = CARRY(( \hidden0|Add7~13_sumout\ ) + ( VCC ) + ( \hidden0|Add8~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden0|ALT_INV_Add7~13_sumout\,
	cin => \hidden0|Add8~66\,
	sumout => \hidden0|Add8~13_sumout\,
	cout => \hidden0|Add8~14\);

-- Location: FF_X34_Y11_N1
\hidden0|voltage[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden0|Add8~13_sumout\,
	asdata => \hidden0|Add7~13_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden0|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden0|voltage\(18));

-- Location: LABCELL_X33_Y13_N54
\hidden0|Add7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add7~13_sumout\ = SUM(( \hidden0|voltage\(18) ) + ( \hidden0|sum\(8) ) + ( \hidden0|Add7~66\ ))
-- \hidden0|Add7~14\ = CARRY(( \hidden0|voltage\(18) ) + ( \hidden0|sum\(8) ) + ( \hidden0|Add7~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden0|ALT_INV_sum\(8),
	datad => \hidden0|ALT_INV_voltage\(18),
	cin => \hidden0|Add7~66\,
	sumout => \hidden0|Add7~13_sumout\,
	cout => \hidden0|Add7~14\);

-- Location: MLABCELL_X34_Y11_N3
\hidden0|Add8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add8~17_sumout\ = SUM(( \hidden0|Add7~17_sumout\ ) + ( VCC ) + ( \hidden0|Add8~14\ ))
-- \hidden0|Add8~18\ = CARRY(( \hidden0|Add7~17_sumout\ ) + ( VCC ) + ( \hidden0|Add8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden0|ALT_INV_Add7~17_sumout\,
	cin => \hidden0|Add8~14\,
	sumout => \hidden0|Add8~17_sumout\,
	cout => \hidden0|Add8~18\);

-- Location: FF_X34_Y11_N5
\hidden0|voltage[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden0|Add8~17_sumout\,
	asdata => \hidden0|Add7~17_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden0|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden0|voltage\(19));

-- Location: LABCELL_X33_Y13_N57
\hidden0|Add7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add7~17_sumout\ = SUM(( \hidden0|voltage\(19) ) + ( \hidden0|sum\(8) ) + ( \hidden0|Add7~14\ ))
-- \hidden0|Add7~18\ = CARRY(( \hidden0|voltage\(19) ) + ( \hidden0|sum\(8) ) + ( \hidden0|Add7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden0|ALT_INV_sum\(8),
	datac => \hidden0|ALT_INV_voltage\(19),
	cin => \hidden0|Add7~14\,
	sumout => \hidden0|Add7~17_sumout\,
	cout => \hidden0|Add7~18\);

-- Location: MLABCELL_X34_Y11_N6
\hidden0|Add8~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add8~21_sumout\ = SUM(( \hidden0|Add7~21_sumout\ ) + ( VCC ) + ( \hidden0|Add8~18\ ))
-- \hidden0|Add8~22\ = CARRY(( \hidden0|Add7~21_sumout\ ) + ( VCC ) + ( \hidden0|Add8~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden0|ALT_INV_Add7~21_sumout\,
	cin => \hidden0|Add8~18\,
	sumout => \hidden0|Add8~21_sumout\,
	cout => \hidden0|Add8~22\);

-- Location: FF_X34_Y11_N7
\hidden0|voltage[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden0|Add8~21_sumout\,
	asdata => \hidden0|Add7~21_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden0|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden0|voltage\(20));

-- Location: LABCELL_X33_Y12_N0
\hidden0|Add7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add7~21_sumout\ = SUM(( \hidden0|voltage\(20) ) + ( \hidden0|sum\(8) ) + ( \hidden0|Add7~18\ ))
-- \hidden0|Add7~22\ = CARRY(( \hidden0|voltage\(20) ) + ( \hidden0|sum\(8) ) + ( \hidden0|Add7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden0|ALT_INV_sum\(8),
	datad => \hidden0|ALT_INV_voltage\(20),
	cin => \hidden0|Add7~18\,
	sumout => \hidden0|Add7~21_sumout\,
	cout => \hidden0|Add7~22\);

-- Location: MLABCELL_X34_Y11_N9
\hidden0|Add8~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add8~33_sumout\ = SUM(( \hidden0|Add7~33_sumout\ ) + ( VCC ) + ( \hidden0|Add8~22\ ))
-- \hidden0|Add8~34\ = CARRY(( \hidden0|Add7~33_sumout\ ) + ( VCC ) + ( \hidden0|Add8~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden0|ALT_INV_Add7~33_sumout\,
	cin => \hidden0|Add8~22\,
	sumout => \hidden0|Add8~33_sumout\,
	cout => \hidden0|Add8~34\);

-- Location: FF_X34_Y11_N11
\hidden0|voltage[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden0|Add8~33_sumout\,
	asdata => \hidden0|Add7~33_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden0|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden0|voltage\(21));

-- Location: LABCELL_X33_Y12_N3
\hidden0|Add7~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add7~33_sumout\ = SUM(( \hidden0|sum\(8) ) + ( \hidden0|voltage\(21) ) + ( \hidden0|Add7~22\ ))
-- \hidden0|Add7~34\ = CARRY(( \hidden0|sum\(8) ) + ( \hidden0|voltage\(21) ) + ( \hidden0|Add7~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden0|ALT_INV_voltage\(21),
	datad => \hidden0|ALT_INV_sum\(8),
	cin => \hidden0|Add7~22\,
	sumout => \hidden0|Add7~33_sumout\,
	cout => \hidden0|Add7~34\);

-- Location: MLABCELL_X34_Y11_N12
\hidden0|Add8~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add8~69_sumout\ = SUM(( \hidden0|Add7~69_sumout\ ) + ( VCC ) + ( \hidden0|Add8~34\ ))
-- \hidden0|Add8~70\ = CARRY(( \hidden0|Add7~69_sumout\ ) + ( VCC ) + ( \hidden0|Add8~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden0|ALT_INV_Add7~69_sumout\,
	cin => \hidden0|Add8~34\,
	sumout => \hidden0|Add8~69_sumout\,
	cout => \hidden0|Add8~70\);

-- Location: FF_X34_Y11_N13
\hidden0|voltage[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden0|Add8~69_sumout\,
	asdata => \hidden0|Add7~69_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden0|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden0|voltage\(22));

-- Location: LABCELL_X33_Y12_N6
\hidden0|Add7~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add7~69_sumout\ = SUM(( \hidden0|voltage\(22) ) + ( \hidden0|sum\(8) ) + ( \hidden0|Add7~34\ ))
-- \hidden0|Add7~70\ = CARRY(( \hidden0|voltage\(22) ) + ( \hidden0|sum\(8) ) + ( \hidden0|Add7~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden0|ALT_INV_sum\(8),
	datad => \hidden0|ALT_INV_voltage\(22),
	cin => \hidden0|Add7~34\,
	sumout => \hidden0|Add7~69_sumout\,
	cout => \hidden0|Add7~70\);

-- Location: MLABCELL_X34_Y11_N15
\hidden0|Add8~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add8~37_sumout\ = SUM(( \hidden0|Add7~37_sumout\ ) + ( VCC ) + ( \hidden0|Add8~70\ ))
-- \hidden0|Add8~38\ = CARRY(( \hidden0|Add7~37_sumout\ ) + ( VCC ) + ( \hidden0|Add8~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden0|ALT_INV_Add7~37_sumout\,
	cin => \hidden0|Add8~70\,
	sumout => \hidden0|Add8~37_sumout\,
	cout => \hidden0|Add8~38\);

-- Location: FF_X34_Y11_N16
\hidden0|voltage[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden0|Add8~37_sumout\,
	asdata => \hidden0|Add7~37_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden0|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden0|voltage\(23));

-- Location: LABCELL_X33_Y12_N9
\hidden0|Add7~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add7~37_sumout\ = SUM(( \hidden0|voltage\(23) ) + ( \hidden0|sum\(8) ) + ( \hidden0|Add7~70\ ))
-- \hidden0|Add7~38\ = CARRY(( \hidden0|voltage\(23) ) + ( \hidden0|sum\(8) ) + ( \hidden0|Add7~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden0|ALT_INV_sum\(8),
	datad => \hidden0|ALT_INV_voltage\(23),
	cin => \hidden0|Add7~70\,
	sumout => \hidden0|Add7~37_sumout\,
	cout => \hidden0|Add7~38\);

-- Location: MLABCELL_X34_Y11_N18
\hidden0|Add8~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add8~25_sumout\ = SUM(( \hidden0|Add7~25_sumout\ ) + ( VCC ) + ( \hidden0|Add8~38\ ))
-- \hidden0|Add8~26\ = CARRY(( \hidden0|Add7~25_sumout\ ) + ( VCC ) + ( \hidden0|Add8~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden0|ALT_INV_Add7~25_sumout\,
	cin => \hidden0|Add8~38\,
	sumout => \hidden0|Add8~25_sumout\,
	cout => \hidden0|Add8~26\);

-- Location: FF_X34_Y11_N19
\hidden0|voltage[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden0|Add8~25_sumout\,
	asdata => \hidden0|Add7~25_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden0|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden0|voltage\(24));

-- Location: LABCELL_X33_Y12_N12
\hidden0|Add7~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add7~25_sumout\ = SUM(( \hidden0|voltage\(24) ) + ( \hidden0|sum\(8) ) + ( \hidden0|Add7~38\ ))
-- \hidden0|Add7~26\ = CARRY(( \hidden0|voltage\(24) ) + ( \hidden0|sum\(8) ) + ( \hidden0|Add7~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden0|ALT_INV_sum\(8),
	datad => \hidden0|ALT_INV_voltage\(24),
	cin => \hidden0|Add7~38\,
	sumout => \hidden0|Add7~25_sumout\,
	cout => \hidden0|Add7~26\);

-- Location: MLABCELL_X34_Y11_N21
\hidden0|Add8~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add8~73_sumout\ = SUM(( \hidden0|Add7~73_sumout\ ) + ( VCC ) + ( \hidden0|Add8~26\ ))
-- \hidden0|Add8~74\ = CARRY(( \hidden0|Add7~73_sumout\ ) + ( VCC ) + ( \hidden0|Add8~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden0|ALT_INV_Add7~73_sumout\,
	cin => \hidden0|Add8~26\,
	sumout => \hidden0|Add8~73_sumout\,
	cout => \hidden0|Add8~74\);

-- Location: FF_X34_Y11_N22
\hidden0|voltage[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden0|Add8~73_sumout\,
	asdata => \hidden0|Add7~73_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden0|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden0|voltage\(25));

-- Location: LABCELL_X33_Y12_N15
\hidden0|Add7~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add7~73_sumout\ = SUM(( \hidden0|sum\(8) ) + ( \hidden0|voltage\(25) ) + ( \hidden0|Add7~26\ ))
-- \hidden0|Add7~74\ = CARRY(( \hidden0|sum\(8) ) + ( \hidden0|voltage\(25) ) + ( \hidden0|Add7~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden0|ALT_INV_voltage\(25),
	datad => \hidden0|ALT_INV_sum\(8),
	cin => \hidden0|Add7~26\,
	sumout => \hidden0|Add7~73_sumout\,
	cout => \hidden0|Add7~74\);

-- Location: MLABCELL_X34_Y11_N24
\hidden0|Add8~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add8~41_sumout\ = SUM(( \hidden0|Add7~41_sumout\ ) + ( VCC ) + ( \hidden0|Add8~74\ ))
-- \hidden0|Add8~42\ = CARRY(( \hidden0|Add7~41_sumout\ ) + ( VCC ) + ( \hidden0|Add8~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden0|ALT_INV_Add7~41_sumout\,
	cin => \hidden0|Add8~74\,
	sumout => \hidden0|Add8~41_sumout\,
	cout => \hidden0|Add8~42\);

-- Location: FF_X34_Y11_N25
\hidden0|voltage[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden0|Add8~41_sumout\,
	asdata => \hidden0|Add7~41_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden0|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden0|voltage\(26));

-- Location: LABCELL_X33_Y12_N18
\hidden0|Add7~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add7~41_sumout\ = SUM(( \hidden0|sum\(8) ) + ( \hidden0|voltage\(26) ) + ( \hidden0|Add7~74\ ))
-- \hidden0|Add7~42\ = CARRY(( \hidden0|sum\(8) ) + ( \hidden0|voltage\(26) ) + ( \hidden0|Add7~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden0|ALT_INV_voltage\(26),
	datad => \hidden0|ALT_INV_sum\(8),
	cin => \hidden0|Add7~74\,
	sumout => \hidden0|Add7~41_sumout\,
	cout => \hidden0|Add7~42\);

-- Location: MLABCELL_X34_Y11_N27
\hidden0|Add8~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add8~77_sumout\ = SUM(( \hidden0|Add7~77_sumout\ ) + ( VCC ) + ( \hidden0|Add8~42\ ))
-- \hidden0|Add8~78\ = CARRY(( \hidden0|Add7~77_sumout\ ) + ( VCC ) + ( \hidden0|Add8~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden0|ALT_INV_Add7~77_sumout\,
	cin => \hidden0|Add8~42\,
	sumout => \hidden0|Add8~77_sumout\,
	cout => \hidden0|Add8~78\);

-- Location: FF_X34_Y11_N29
\hidden0|voltage[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden0|Add8~77_sumout\,
	asdata => \hidden0|Add7~77_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden0|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden0|voltage\(27));

-- Location: LABCELL_X33_Y12_N21
\hidden0|Add7~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add7~77_sumout\ = SUM(( \hidden0|sum\(8) ) + ( \hidden0|voltage\(27) ) + ( \hidden0|Add7~42\ ))
-- \hidden0|Add7~78\ = CARRY(( \hidden0|sum\(8) ) + ( \hidden0|voltage\(27) ) + ( \hidden0|Add7~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden0|ALT_INV_voltage\(27),
	datad => \hidden0|ALT_INV_sum\(8),
	cin => \hidden0|Add7~42\,
	sumout => \hidden0|Add7~77_sumout\,
	cout => \hidden0|Add7~78\);

-- Location: MLABCELL_X34_Y11_N30
\hidden0|Add8~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add8~81_sumout\ = SUM(( \hidden0|Add7~81_sumout\ ) + ( VCC ) + ( \hidden0|Add8~78\ ))
-- \hidden0|Add8~82\ = CARRY(( \hidden0|Add7~81_sumout\ ) + ( VCC ) + ( \hidden0|Add8~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden0|ALT_INV_Add7~81_sumout\,
	cin => \hidden0|Add8~78\,
	sumout => \hidden0|Add8~81_sumout\,
	cout => \hidden0|Add8~82\);

-- Location: FF_X34_Y11_N31
\hidden0|voltage[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden0|Add8~81_sumout\,
	asdata => \hidden0|Add7~81_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden0|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden0|voltage\(28));

-- Location: LABCELL_X33_Y12_N24
\hidden0|Add7~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add7~81_sumout\ = SUM(( \hidden0|voltage\(28) ) + ( \hidden0|sum\(8) ) + ( \hidden0|Add7~78\ ))
-- \hidden0|Add7~82\ = CARRY(( \hidden0|voltage\(28) ) + ( \hidden0|sum\(8) ) + ( \hidden0|Add7~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden0|ALT_INV_voltage\(28),
	datac => \hidden0|ALT_INV_sum\(8),
	cin => \hidden0|Add7~78\,
	sumout => \hidden0|Add7~81_sumout\,
	cout => \hidden0|Add7~82\);

-- Location: MLABCELL_X34_Y11_N33
\hidden0|Add8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add8~1_sumout\ = SUM(( \hidden0|Add7~1_sumout\ ) + ( VCC ) + ( \hidden0|Add8~82\ ))
-- \hidden0|Add8~2\ = CARRY(( \hidden0|Add7~1_sumout\ ) + ( VCC ) + ( \hidden0|Add8~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden0|ALT_INV_Add7~1_sumout\,
	cin => \hidden0|Add8~82\,
	sumout => \hidden0|Add8~1_sumout\,
	cout => \hidden0|Add8~2\);

-- Location: FF_X34_Y11_N35
\hidden0|voltage[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden0|Add8~1_sumout\,
	asdata => \hidden0|Add7~1_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden0|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden0|voltage\(29));

-- Location: LABCELL_X33_Y12_N27
\hidden0|Add7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add7~1_sumout\ = SUM(( \hidden0|sum\(8) ) + ( \hidden0|voltage\(29) ) + ( \hidden0|Add7~82\ ))
-- \hidden0|Add7~2\ = CARRY(( \hidden0|sum\(8) ) + ( \hidden0|voltage\(29) ) + ( \hidden0|Add7~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden0|ALT_INV_voltage\(29),
	datad => \hidden0|ALT_INV_sum\(8),
	cin => \hidden0|Add7~82\,
	sumout => \hidden0|Add7~1_sumout\,
	cout => \hidden0|Add7~2\);

-- Location: MLABCELL_X34_Y11_N36
\hidden0|Add8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add8~5_sumout\ = SUM(( \hidden0|Add7~5_sumout\ ) + ( VCC ) + ( \hidden0|Add8~2\ ))
-- \hidden0|Add8~6\ = CARRY(( \hidden0|Add7~5_sumout\ ) + ( VCC ) + ( \hidden0|Add8~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden0|ALT_INV_Add7~5_sumout\,
	cin => \hidden0|Add8~2\,
	sumout => \hidden0|Add8~5_sumout\,
	cout => \hidden0|Add8~6\);

-- Location: FF_X34_Y11_N37
\hidden0|voltage[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden0|Add8~5_sumout\,
	asdata => \hidden0|Add7~5_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden0|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden0|voltage\(30));

-- Location: LABCELL_X33_Y12_N30
\hidden0|Add7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add7~5_sumout\ = SUM(( \hidden0|voltage\(30) ) + ( \hidden0|sum\(8) ) + ( \hidden0|Add7~2\ ))
-- \hidden0|Add7~6\ = CARRY(( \hidden0|voltage\(30) ) + ( \hidden0|sum\(8) ) + ( \hidden0|Add7~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden0|ALT_INV_voltage\(30),
	datac => \hidden0|ALT_INV_sum\(8),
	cin => \hidden0|Add7~2\,
	sumout => \hidden0|Add7~5_sumout\,
	cout => \hidden0|Add7~6\);

-- Location: MLABCELL_X34_Y11_N39
\hidden0|Add8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add8~9_sumout\ = SUM(( \hidden0|Add7~9_sumout\ ) + ( VCC ) + ( \hidden0|Add8~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden0|ALT_INV_Add7~9_sumout\,
	cin => \hidden0|Add8~6\,
	sumout => \hidden0|Add8~9_sumout\);

-- Location: FF_X34_Y11_N40
\hidden0|voltage[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden0|Add8~9_sumout\,
	asdata => \hidden0|Add7~9_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden0|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden0|voltage\(31));

-- Location: LABCELL_X33_Y12_N33
\hidden0|Add7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|Add7~9_sumout\ = SUM(( \hidden0|sum\(8) ) + ( \hidden0|voltage\(31) ) + ( \hidden0|Add7~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden0|ALT_INV_voltage\(31),
	datad => \hidden0|ALT_INV_sum\(8),
	cin => \hidden0|Add7~6\,
	sumout => \hidden0|Add7~9_sumout\);

-- Location: MLABCELL_X34_Y12_N54
\hidden0|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|LessThan0~0_combout\ = ( !\hidden0|Add7~25_sumout\ & ( !\hidden0|Add7~17_sumout\ & ( (!\hidden0|Add7~13_sumout\ & !\hidden0|Add7~21_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden0|ALT_INV_Add7~13_sumout\,
	datad => \hidden0|ALT_INV_Add7~21_sumout\,
	datae => \hidden0|ALT_INV_Add7~25_sumout\,
	dataf => \hidden0|ALT_INV_Add7~17_sumout\,
	combout => \hidden0|LessThan0~0_combout\);

-- Location: MLABCELL_X34_Y12_N36
\hidden0|LessThan0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|LessThan0~5_combout\ = ( !\hidden0|Add7~33_sumout\ & ( !\hidden0|Add7~81_sumout\ & ( (!\hidden0|Add7~29_sumout\ & (!\hidden0|Add7~37_sumout\ & (!\hidden0|Add7~65_sumout\ & !\hidden0|Add7~41_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden0|ALT_INV_Add7~29_sumout\,
	datab => \hidden0|ALT_INV_Add7~37_sumout\,
	datac => \hidden0|ALT_INV_Add7~65_sumout\,
	datad => \hidden0|ALT_INV_Add7~41_sumout\,
	datae => \hidden0|ALT_INV_Add7~33_sumout\,
	dataf => \hidden0|ALT_INV_Add7~81_sumout\,
	combout => \hidden0|LessThan0~5_combout\);

-- Location: LABCELL_X33_Y12_N54
\hidden0|LessThan0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|LessThan0~6_combout\ = ( !\hidden0|Add7~1_sumout\ & ( !\hidden0|Add7~5_sumout\ & ( (!\hidden0|Add7~69_sumout\ & (!\hidden0|Add7~77_sumout\ & !\hidden0|Add7~73_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden0|ALT_INV_Add7~69_sumout\,
	datac => \hidden0|ALT_INV_Add7~77_sumout\,
	datad => \hidden0|ALT_INV_Add7~73_sumout\,
	datae => \hidden0|ALT_INV_Add7~1_sumout\,
	dataf => \hidden0|ALT_INV_Add7~5_sumout\,
	combout => \hidden0|LessThan0~6_combout\);

-- Location: MLABCELL_X34_Y12_N45
\hidden0|LessThan0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden0|LessThan0~4_combout\ = ( \hidden0|LessThan0~5_combout\ & ( \hidden0|LessThan0~6_combout\ & ( (!\hidden0|Add7~9_sumout\ & ((!\hidden0|LessThan0~1_combout\) # ((!\hidden0|LessThan0~3_combout\) # (!\hidden0|LessThan0~0_combout\)))) ) ) ) # ( 
-- !\hidden0|LessThan0~5_combout\ & ( \hidden0|LessThan0~6_combout\ & ( !\hidden0|Add7~9_sumout\ ) ) ) # ( \hidden0|LessThan0~5_combout\ & ( !\hidden0|LessThan0~6_combout\ & ( !\hidden0|Add7~9_sumout\ ) ) ) # ( !\hidden0|LessThan0~5_combout\ & ( 
-- !\hidden0|LessThan0~6_combout\ & ( !\hidden0|Add7~9_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden0|ALT_INV_LessThan0~1_combout\,
	datab => \hidden0|ALT_INV_LessThan0~3_combout\,
	datac => \hidden0|ALT_INV_Add7~9_sumout\,
	datad => \hidden0|ALT_INV_LessThan0~0_combout\,
	datae => \hidden0|ALT_INV_LessThan0~5_combout\,
	dataf => \hidden0|ALT_INV_LessThan0~6_combout\,
	combout => \hidden0|LessThan0~4_combout\);

-- Location: FF_X34_Y12_N58
\hidden0|spike_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden0|LessThan0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden0|spike_out~q\);

-- Location: FF_X22_Y3_N44
\output1|tmp_sum_0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden0|spike_out~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|tmp_sum_0\(3));

-- Location: LABCELL_X22_Y3_N45
\output1|tmp_sum_b_0[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|tmp_sum_b_0[6]~feeder_combout\ = \output1|tmp_sum_0\(3)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \output1|ALT_INV_tmp_sum_0\(3),
	combout => \output1|tmp_sum_b_0[6]~feeder_combout\);

-- Location: FF_X22_Y3_N46
\output1|tmp_sum_b_0[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|tmp_sum_b_0[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|tmp_sum_b_0\(6));

-- Location: MLABCELL_X25_Y6_N51
\output0|Add4~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add4~3_combout\ = (!\hidden0|tmp_sum_b_0\(23) & (\output0|tmp_sum_1_2\(1))) # (\hidden0|tmp_sum_b_0\(23) & ((!\output0|tmp_sum_1_2\(1)) # (\output1|tmp_sum_b_0\(6))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111111001111000011111100111100001111110011110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden0|ALT_INV_tmp_sum_b_0\(23),
	datac => \output0|ALT_INV_tmp_sum_1_2\(1),
	datad => \output1|ALT_INV_tmp_sum_b_0\(6),
	combout => \output0|Add4~3_combout\);

-- Location: FF_X25_Y6_N53
\output0|tmp_sum_b_0_1_2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add4~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|tmp_sum_b_0_1_2\(8));

-- Location: FF_X22_Y6_N52
\output0|tmp_sum_3_4_5_6[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add5~17_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|tmp_sum_3_4_5_6\(8));

-- Location: MLABCELL_X25_Y6_N54
\output0|Add4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add4~2_combout\ = (\hidden0|tmp_sum_b_0\(23) & ((!\output0|tmp_sum_1_2\(1)) # (!\output1|tmp_sum_b_0\(6))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111100000000001111110000000000111111000000000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \output0|ALT_INV_tmp_sum_1_2\(1),
	datac => \output1|ALT_INV_tmp_sum_b_0\(6),
	datad => \hidden0|ALT_INV_tmp_sum_b_0\(23),
	combout => \output0|Add4~2_combout\);

-- Location: FF_X25_Y6_N56
\output0|tmp_sum_b_0_1_2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add4~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|tmp_sum_b_0_1_2\(7));

-- Location: FF_X22_Y6_N49
\output0|tmp_sum_3_4_5_6[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add5~13_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|tmp_sum_3_4_5_6\(7));

-- Location: FF_X22_Y6_N46
\output0|tmp_sum_3_4_5_6[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add5~9_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|tmp_sum_3_4_5_6\(6));

-- Location: MLABCELL_X25_Y6_N45
\output0|Add4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add4~1_combout\ = ( \hidden0|tmp_sum_b_0\(23) & ( (!\output1|tmp_sum_b_0\(6)) # (!\output0|tmp_sum_1_2\(1)) ) ) # ( !\hidden0|tmp_sum_b_0\(23) & ( (\output1|tmp_sum_b_0\(6) & \output0|tmp_sum_1_2\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000111101110111011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \output1|ALT_INV_tmp_sum_b_0\(6),
	datab => \output0|ALT_INV_tmp_sum_1_2\(1),
	dataf => \hidden0|ALT_INV_tmp_sum_b_0\(23),
	combout => \output0|Add4~1_combout\);

-- Location: FF_X25_Y6_N47
\output0|tmp_sum_b_0_1_2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|tmp_sum_b_0_1_2\(6));

-- Location: FF_X22_Y6_N43
\output0|tmp_sum_3_4_5_6[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add5~37_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|tmp_sum_3_4_5_6\(5));

-- Location: MLABCELL_X25_Y6_N57
\output0|Add4~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add4~4_combout\ = !\output0|tmp_sum_1_2\(1) $ (!\output1|tmp_sum_b_0\(6))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001100001100111100110000110011110011000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \output0|ALT_INV_tmp_sum_1_2\(1),
	datad => \output1|ALT_INV_tmp_sum_b_0\(6),
	combout => \output0|Add4~4_combout\);

-- Location: FF_X25_Y6_N2
\output0|tmp_sum_b_0_1_2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \output0|Add4~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|tmp_sum_b_0_1_2\(5));

-- Location: FF_X22_Y6_N41
\output0|tmp_sum_3_4_5_6[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add5~33_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|tmp_sum_3_4_5_6\(4));

-- Location: MLABCELL_X34_Y15_N0
\hidden2|Add4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add4~21_sumout\ = SUM(( \hidden4|tmp_sum_1_2\(0) ) + ( \hidden6|tmp_sum_b_0\(3) ) + ( !VCC ))
-- \hidden2|Add4~22\ = CARRY(( \hidden4|tmp_sum_1_2\(0) ) + ( \hidden6|tmp_sum_b_0\(3) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden6|ALT_INV_tmp_sum_b_0\(3),
	datad => \hidden4|ALT_INV_tmp_sum_1_2\(0),
	cin => GND,
	sumout => \hidden2|Add4~21_sumout\,
	cout => \hidden2|Add4~22\);

-- Location: MLABCELL_X34_Y15_N3
\hidden2|Add4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add4~25_sumout\ = SUM(( \hidden4|tmp_sum_1_2\(0) ) + ( \hidden6|tmp_sum_b_0\(7) ) + ( \hidden2|Add4~22\ ))
-- \hidden2|Add4~26\ = CARRY(( \hidden4|tmp_sum_1_2\(0) ) + ( \hidden6|tmp_sum_b_0\(7) ) + ( \hidden2|Add4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden6|ALT_INV_tmp_sum_b_0\(7),
	datad => \hidden4|ALT_INV_tmp_sum_1_2\(0),
	cin => \hidden2|Add4~22\,
	sumout => \hidden2|Add4~25_sumout\,
	cout => \hidden2|Add4~26\);

-- Location: MLABCELL_X34_Y15_N6
\hidden2|Add4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add4~9_sumout\ = SUM(( \hidden0|tmp_sum_b_0\(23) ) + ( \hidden4|tmp_sum_1_2\(3) ) + ( \hidden2|Add4~26\ ))
-- \hidden2|Add4~10\ = CARRY(( \hidden0|tmp_sum_b_0\(23) ) + ( \hidden4|tmp_sum_1_2\(3) ) + ( \hidden2|Add4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden0|ALT_INV_tmp_sum_b_0\(23),
	dataf => \hidden4|ALT_INV_tmp_sum_1_2\(3),
	cin => \hidden2|Add4~26\,
	sumout => \hidden2|Add4~9_sumout\,
	cout => \hidden2|Add4~10\);

-- Location: MLABCELL_X34_Y15_N9
\hidden2|Add4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add4~13_sumout\ = SUM(( \hidden6|tmp_sum_b_0\(3) ) + ( GND ) + ( \hidden2|Add4~10\ ))
-- \hidden2|Add4~14\ = CARRY(( \hidden6|tmp_sum_b_0\(3) ) + ( GND ) + ( \hidden2|Add4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden6|ALT_INV_tmp_sum_b_0\(3),
	cin => \hidden2|Add4~10\,
	sumout => \hidden2|Add4~13_sumout\,
	cout => \hidden2|Add4~14\);

-- Location: MLABCELL_X34_Y15_N12
\hidden2|Add4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add4~17_sumout\ = SUM(( \hidden2|tmp_sum_1_2\(8) ) + ( GND ) + ( \hidden2|Add4~14\ ))
-- \hidden2|Add4~18\ = CARRY(( \hidden2|tmp_sum_1_2\(8) ) + ( GND ) + ( \hidden2|Add4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden2|ALT_INV_tmp_sum_1_2\(8),
	cin => \hidden2|Add4~14\,
	sumout => \hidden2|Add4~17_sumout\,
	cout => \hidden2|Add4~18\);

-- Location: MLABCELL_X34_Y15_N15
\hidden2|Add4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add4~5_sumout\ = SUM(( \hidden2|tmp_sum_1_2\(9) ) + ( GND ) + ( \hidden2|Add4~18\ ))
-- \hidden2|Add4~6\ = CARRY(( \hidden2|tmp_sum_1_2\(9) ) + ( GND ) + ( \hidden2|Add4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden2|ALT_INV_tmp_sum_1_2\(9),
	cin => \hidden2|Add4~18\,
	sumout => \hidden2|Add4~5_sumout\,
	cout => \hidden2|Add4~6\);

-- Location: MLABCELL_X34_Y15_N18
\hidden2|Add4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add4~1_sumout\ = SUM(( \hidden2|tmp_sum_1_2\(9) ) + ( GND ) + ( \hidden2|Add4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden2|ALT_INV_tmp_sum_1_2\(9),
	cin => \hidden2|Add4~6\,
	sumout => \hidden2|Add4~1_sumout\);

-- Location: FF_X34_Y15_N19
\hidden2|tmp_sum_b_0_1_2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden2|Add4~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden2|tmp_sum_b_0_1_2\(10));

-- Location: FF_X31_Y9_N32
\hidden2|sum[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden2|tmp_sum_b_0_1_2\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden2|sum\(10));

-- Location: FF_X34_Y15_N17
\hidden2|tmp_sum_b_0_1_2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden2|Add4~5_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden2|tmp_sum_b_0_1_2\(9));

-- Location: FF_X31_Y9_N26
\hidden2|sum[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden2|tmp_sum_b_0_1_2\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden2|sum\(9));

-- Location: LABCELL_X30_Y9_N30
\hidden2|Add8~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add8~85_sumout\ = SUM(( \hidden2|Add7~93_sumout\ ) + ( VCC ) + ( !VCC ))
-- \hidden2|Add8~86\ = CARRY(( \hidden2|Add7~93_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden2|ALT_INV_Add7~93_sumout\,
	cin => GND,
	sumout => \hidden2|Add8~85_sumout\,
	cout => \hidden2|Add8~86\);

-- Location: FF_X30_Y9_N31
\hidden2|voltage[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden2|Add8~85_sumout\,
	asdata => \hidden2|Add7~93_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden2|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden2|voltage\(8));

-- Location: FF_X34_Y15_N14
\hidden2|tmp_sum_b_0_1_2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden2|Add4~17_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden2|tmp_sum_b_0_1_2\(8));

-- Location: FF_X31_Y9_N29
\hidden2|sum[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden2|tmp_sum_b_0_1_2\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden2|sum\(8));

-- Location: FF_X34_Y15_N10
\hidden2|tmp_sum_b_0_1_2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden2|Add4~13_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden2|tmp_sum_b_0_1_2\(7));

-- Location: LABCELL_X30_Y9_N6
\hidden2|sum[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|sum[7]~feeder_combout\ = ( \hidden2|tmp_sum_b_0_1_2\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \hidden2|ALT_INV_tmp_sum_b_0_1_2\(7),
	combout => \hidden2|sum[7]~feeder_combout\);

-- Location: FF_X30_Y9_N7
\hidden2|sum[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden2|sum[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden2|sum\(7));

-- Location: FF_X34_Y15_N7
\hidden2|tmp_sum_b_0_1_2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden2|Add4~9_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden2|tmp_sum_b_0_1_2\(6));

-- Location: FF_X31_Y9_N40
\hidden2|sum[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden2|tmp_sum_b_0_1_2\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden2|sum\(6));

-- Location: FF_X34_Y15_N5
\hidden2|tmp_sum_b_0_1_2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden2|Add4~25_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden2|tmp_sum_b_0_1_2\(5));

-- Location: FF_X31_Y9_N35
\hidden2|sum[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden2|tmp_sum_b_0_1_2\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden2|sum\(5));

-- Location: FF_X34_Y15_N2
\hidden2|tmp_sum_b_0_1_2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden2|Add4~21_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden2|tmp_sum_b_0_1_2\(4));

-- Location: FF_X31_Y9_N23
\hidden2|sum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden2|tmp_sum_b_0_1_2\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden2|sum\(4));

-- Location: FF_X34_Y9_N16
\hidden2|tmp_sum_b_0_1_2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden4|tmp_sum_1_2\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden2|tmp_sum_b_0_1_2\(3));

-- Location: FF_X31_Y9_N38
\hidden2|sum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden2|tmp_sum_b_0_1_2\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden2|sum\(3));

-- Location: FF_X31_Y9_N47
\hidden2|tmp_sum_b_0_1_2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden6|tmp_sum_b_0\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden2|tmp_sum_b_0_1_2\(1));

-- Location: FF_X31_Y9_N52
\hidden2|sum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden2|tmp_sum_b_0_1_2\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden2|sum\(1));

-- Location: LABCELL_X30_Y9_N3
\hidden2|tmp_sum_b_0_1_2[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|tmp_sum_b_0_1_2[0]~feeder_combout\ = ( \hidden6|tmp_sum_b_0\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \hidden6|ALT_INV_tmp_sum_b_0\(7),
	combout => \hidden2|tmp_sum_b_0_1_2[0]~feeder_combout\);

-- Location: FF_X30_Y9_N4
\hidden2|tmp_sum_b_0_1_2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden2|tmp_sum_b_0_1_2[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden2|tmp_sum_b_0_1_2\(0));

-- Location: FF_X31_Y9_N43
\hidden2|sum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden2|tmp_sum_b_0_1_2\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden2|sum\(0));

-- Location: LABCELL_X31_Y9_N0
\hidden2|Add7~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add7~97_sumout\ = SUM(( \hidden2|sum\(0) ) + ( \hidden2|voltage\(0) ) + ( !VCC ))
-- \hidden2|Add7~98\ = CARRY(( \hidden2|sum\(0) ) + ( \hidden2|voltage\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden2|ALT_INV_voltage\(0),
	datad => \hidden2|ALT_INV_sum\(0),
	cin => GND,
	sumout => \hidden2|Add7~97_sumout\,
	cout => \hidden2|Add7~98\);

-- Location: FF_X31_Y9_N2
\hidden2|voltage[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden2|Add7~97_sumout\,
	sclr => \control|ly2_delay\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden2|voltage\(0));

-- Location: LABCELL_X31_Y9_N3
\hidden2|Add7~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add7~101_sumout\ = SUM(( \hidden2|voltage\(1) ) + ( \hidden2|sum\(1) ) + ( \hidden2|Add7~98\ ))
-- \hidden2|Add7~102\ = CARRY(( \hidden2|voltage\(1) ) + ( \hidden2|sum\(1) ) + ( \hidden2|Add7~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden2|ALT_INV_sum\(1),
	datad => \hidden2|ALT_INV_voltage\(1),
	cin => \hidden2|Add7~98\,
	sumout => \hidden2|Add7~101_sumout\,
	cout => \hidden2|Add7~102\);

-- Location: FF_X31_Y9_N5
\hidden2|voltage[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden2|Add7~101_sumout\,
	sclr => \control|ly2_delay\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden2|voltage\(1));

-- Location: LABCELL_X31_Y9_N6
\hidden2|Add7~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add7~105_sumout\ = SUM(( \hidden2|voltage\(2) ) + ( GND ) + ( \hidden2|Add7~102\ ))
-- \hidden2|Add7~106\ = CARRY(( \hidden2|voltage\(2) ) + ( GND ) + ( \hidden2|Add7~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden2|ALT_INV_voltage\(2),
	cin => \hidden2|Add7~102\,
	sumout => \hidden2|Add7~105_sumout\,
	cout => \hidden2|Add7~106\);

-- Location: FF_X31_Y9_N7
\hidden2|voltage[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden2|Add7~105_sumout\,
	sclr => \control|ly2_delay\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden2|voltage\(2));

-- Location: LABCELL_X31_Y9_N9
\hidden2|Add7~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add7~109_sumout\ = SUM(( \hidden2|sum\(3) ) + ( \hidden2|voltage\(3) ) + ( \hidden2|Add7~106\ ))
-- \hidden2|Add7~110\ = CARRY(( \hidden2|sum\(3) ) + ( \hidden2|voltage\(3) ) + ( \hidden2|Add7~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden2|ALT_INV_voltage\(3),
	datad => \hidden2|ALT_INV_sum\(3),
	cin => \hidden2|Add7~106\,
	sumout => \hidden2|Add7~109_sumout\,
	cout => \hidden2|Add7~110\);

-- Location: FF_X31_Y9_N11
\hidden2|voltage[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden2|Add7~109_sumout\,
	sclr => \control|ly2_delay\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden2|voltage\(3));

-- Location: LABCELL_X31_Y9_N12
\hidden2|Add7~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add7~113_sumout\ = SUM(( \hidden2|voltage\(4) ) + ( \hidden2|sum\(4) ) + ( \hidden2|Add7~110\ ))
-- \hidden2|Add7~114\ = CARRY(( \hidden2|voltage\(4) ) + ( \hidden2|sum\(4) ) + ( \hidden2|Add7~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden2|ALT_INV_sum\(4),
	datad => \hidden2|ALT_INV_voltage\(4),
	cin => \hidden2|Add7~110\,
	sumout => \hidden2|Add7~113_sumout\,
	cout => \hidden2|Add7~114\);

-- Location: FF_X31_Y9_N59
\hidden2|voltage[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden2|Add7~113_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden2|voltage\(4));

-- Location: LABCELL_X31_Y9_N15
\hidden2|Add7~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add7~117_sumout\ = SUM(( \hidden2|voltage\(5) ) + ( \hidden2|sum\(5) ) + ( \hidden2|Add7~114\ ))
-- \hidden2|Add7~118\ = CARRY(( \hidden2|voltage\(5) ) + ( \hidden2|sum\(5) ) + ( \hidden2|Add7~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden2|ALT_INV_sum\(5),
	datac => \hidden2|ALT_INV_voltage\(5),
	cin => \hidden2|Add7~114\,
	sumout => \hidden2|Add7~117_sumout\,
	cout => \hidden2|Add7~118\);

-- Location: FF_X31_Y9_N17
\hidden2|voltage[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden2|Add7~117_sumout\,
	sclr => \control|ly2_delay\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden2|voltage\(5));

-- Location: LABCELL_X31_Y9_N18
\hidden2|Add7~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add7~85_sumout\ = SUM(( \hidden2|sum\(6) ) + ( \hidden2|voltage\(6) ) + ( \hidden2|Add7~118\ ))
-- \hidden2|Add7~86\ = CARRY(( \hidden2|sum\(6) ) + ( \hidden2|voltage\(6) ) + ( \hidden2|Add7~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden2|ALT_INV_voltage\(6),
	datad => \hidden2|ALT_INV_sum\(6),
	cin => \hidden2|Add7~118\,
	sumout => \hidden2|Add7~85_sumout\,
	cout => \hidden2|Add7~86\);

-- Location: FF_X31_Y9_N20
\hidden2|voltage[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden2|Add7~85_sumout\,
	sclr => \control|ly2_delay\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden2|voltage\(6));

-- Location: LABCELL_X31_Y9_N21
\hidden2|Add7~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add7~89_sumout\ = SUM(( \hidden2|sum\(7) ) + ( \hidden2|voltage\(7) ) + ( \hidden2|Add7~86\ ))
-- \hidden2|Add7~90\ = CARRY(( \hidden2|sum\(7) ) + ( \hidden2|voltage\(7) ) + ( \hidden2|Add7~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden2|ALT_INV_voltage\(7),
	datad => \hidden2|ALT_INV_sum\(7),
	cin => \hidden2|Add7~86\,
	sumout => \hidden2|Add7~89_sumout\,
	cout => \hidden2|Add7~90\);

-- Location: FF_X31_Y9_N14
\hidden2|voltage[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \hidden2|Add7~89_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden2|voltage\(7));

-- Location: LABCELL_X31_Y9_N24
\hidden2|Add7~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add7~93_sumout\ = SUM(( \hidden2|sum\(8) ) + ( \hidden2|voltage\(8) ) + ( \hidden2|Add7~90\ ))
-- \hidden2|Add7~94\ = CARRY(( \hidden2|sum\(8) ) + ( \hidden2|voltage\(8) ) + ( \hidden2|Add7~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden2|ALT_INV_voltage\(8),
	datad => \hidden2|ALT_INV_sum\(8),
	cin => \hidden2|Add7~90\,
	sumout => \hidden2|Add7~93_sumout\,
	cout => \hidden2|Add7~94\);

-- Location: LABCELL_X30_Y9_N33
\hidden2|Add8~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add8~45_sumout\ = SUM(( \hidden2|Add7~45_sumout\ ) + ( VCC ) + ( \hidden2|Add8~86\ ))
-- \hidden2|Add8~46\ = CARRY(( \hidden2|Add7~45_sumout\ ) + ( VCC ) + ( \hidden2|Add8~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden2|ALT_INV_Add7~45_sumout\,
	cin => \hidden2|Add8~86\,
	sumout => \hidden2|Add8~45_sumout\,
	cout => \hidden2|Add8~46\);

-- Location: FF_X30_Y9_N34
\hidden2|voltage[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden2|Add8~45_sumout\,
	asdata => \hidden2|Add7~45_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden2|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden2|voltage\(9));

-- Location: LABCELL_X31_Y9_N27
\hidden2|Add7~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add7~45_sumout\ = SUM(( \hidden2|voltage\(9) ) + ( \hidden2|sum\(9) ) + ( \hidden2|Add7~94\ ))
-- \hidden2|Add7~46\ = CARRY(( \hidden2|voltage\(9) ) + ( \hidden2|sum\(9) ) + ( \hidden2|Add7~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden2|ALT_INV_sum\(9),
	datac => \hidden2|ALT_INV_voltage\(9),
	cin => \hidden2|Add7~94\,
	sumout => \hidden2|Add7~45_sumout\,
	cout => \hidden2|Add7~46\);

-- Location: LABCELL_X30_Y9_N36
\hidden2|Add8~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add8~49_sumout\ = SUM(( \hidden2|Add7~49_sumout\ ) + ( VCC ) + ( \hidden2|Add8~46\ ))
-- \hidden2|Add8~50\ = CARRY(( \hidden2|Add7~49_sumout\ ) + ( VCC ) + ( \hidden2|Add8~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden2|ALT_INV_Add7~49_sumout\,
	cin => \hidden2|Add8~46\,
	sumout => \hidden2|Add8~49_sumout\,
	cout => \hidden2|Add8~50\);

-- Location: FF_X30_Y9_N37
\hidden2|voltage[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden2|Add8~49_sumout\,
	asdata => \hidden2|Add7~49_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden2|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden2|voltage\(10));

-- Location: LABCELL_X31_Y9_N30
\hidden2|Add7~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add7~49_sumout\ = SUM(( \hidden2|voltage\(10) ) + ( \hidden2|sum\(10) ) + ( \hidden2|Add7~46\ ))
-- \hidden2|Add7~50\ = CARRY(( \hidden2|voltage\(10) ) + ( \hidden2|sum\(10) ) + ( \hidden2|Add7~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden2|ALT_INV_sum\(10),
	datac => \hidden2|ALT_INV_voltage\(10),
	cin => \hidden2|Add7~46\,
	sumout => \hidden2|Add7~49_sumout\,
	cout => \hidden2|Add7~50\);

-- Location: LABCELL_X30_Y9_N39
\hidden2|Add8~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add8~53_sumout\ = SUM(( \hidden2|Add7~53_sumout\ ) + ( VCC ) + ( \hidden2|Add8~50\ ))
-- \hidden2|Add8~54\ = CARRY(( \hidden2|Add7~53_sumout\ ) + ( VCC ) + ( \hidden2|Add8~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden2|ALT_INV_Add7~53_sumout\,
	cin => \hidden2|Add8~50\,
	sumout => \hidden2|Add8~53_sumout\,
	cout => \hidden2|Add8~54\);

-- Location: FF_X30_Y9_N40
\hidden2|voltage[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden2|Add8~53_sumout\,
	asdata => \hidden2|Add7~53_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden2|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden2|voltage\(11));

-- Location: LABCELL_X31_Y9_N33
\hidden2|Add7~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add7~53_sumout\ = SUM(( \hidden2|voltage\(11) ) + ( \hidden2|sum\(10) ) + ( \hidden2|Add7~50\ ))
-- \hidden2|Add7~54\ = CARRY(( \hidden2|voltage\(11) ) + ( \hidden2|sum\(10) ) + ( \hidden2|Add7~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden2|ALT_INV_voltage\(11),
	datac => \hidden2|ALT_INV_sum\(10),
	cin => \hidden2|Add7~50\,
	sumout => \hidden2|Add7~53_sumout\,
	cout => \hidden2|Add7~54\);

-- Location: LABCELL_X30_Y9_N42
\hidden2|Add8~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add8~57_sumout\ = SUM(( \hidden2|Add7~57_sumout\ ) + ( VCC ) + ( \hidden2|Add8~54\ ))
-- \hidden2|Add8~58\ = CARRY(( \hidden2|Add7~57_sumout\ ) + ( VCC ) + ( \hidden2|Add8~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden2|ALT_INV_Add7~57_sumout\,
	cin => \hidden2|Add8~54\,
	sumout => \hidden2|Add8~57_sumout\,
	cout => \hidden2|Add8~58\);

-- Location: FF_X30_Y9_N43
\hidden2|voltage[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden2|Add8~57_sumout\,
	asdata => \hidden2|Add7~57_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden2|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden2|voltage\(12));

-- Location: LABCELL_X31_Y9_N36
\hidden2|Add7~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add7~57_sumout\ = SUM(( \hidden2|voltage\(12) ) + ( \hidden2|sum\(10) ) + ( \hidden2|Add7~54\ ))
-- \hidden2|Add7~58\ = CARRY(( \hidden2|voltage\(12) ) + ( \hidden2|sum\(10) ) + ( \hidden2|Add7~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden2|ALT_INV_sum\(10),
	datad => \hidden2|ALT_INV_voltage\(12),
	cin => \hidden2|Add7~54\,
	sumout => \hidden2|Add7~57_sumout\,
	cout => \hidden2|Add7~58\);

-- Location: LABCELL_X30_Y9_N45
\hidden2|Add8~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add8~61_sumout\ = SUM(( \hidden2|Add7~61_sumout\ ) + ( VCC ) + ( \hidden2|Add8~58\ ))
-- \hidden2|Add8~62\ = CARRY(( \hidden2|Add7~61_sumout\ ) + ( VCC ) + ( \hidden2|Add8~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden2|ALT_INV_Add7~61_sumout\,
	cin => \hidden2|Add8~58\,
	sumout => \hidden2|Add8~61_sumout\,
	cout => \hidden2|Add8~62\);

-- Location: FF_X30_Y9_N46
\hidden2|voltage[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden2|Add8~61_sumout\,
	asdata => \hidden2|Add7~61_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden2|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden2|voltage\(13));

-- Location: LABCELL_X31_Y9_N39
\hidden2|Add7~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add7~61_sumout\ = SUM(( \hidden2|voltage\(13) ) + ( \hidden2|sum\(10) ) + ( \hidden2|Add7~58\ ))
-- \hidden2|Add7~62\ = CARRY(( \hidden2|voltage\(13) ) + ( \hidden2|sum\(10) ) + ( \hidden2|Add7~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden2|ALT_INV_voltage\(13),
	datac => \hidden2|ALT_INV_sum\(10),
	cin => \hidden2|Add7~58\,
	sumout => \hidden2|Add7~61_sumout\,
	cout => \hidden2|Add7~62\);

-- Location: LABCELL_X30_Y9_N12
\hidden2|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|LessThan0~1_combout\ = ( !\hidden2|Add7~45_sumout\ & ( !\hidden2|Add7~49_sumout\ & ( (!\hidden2|Add7~53_sumout\ & (!\hidden2|Add7~61_sumout\ & !\hidden2|Add7~57_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden2|ALT_INV_Add7~53_sumout\,
	datac => \hidden2|ALT_INV_Add7~61_sumout\,
	datad => \hidden2|ALT_INV_Add7~57_sumout\,
	datae => \hidden2|ALT_INV_Add7~45_sumout\,
	dataf => \hidden2|ALT_INV_Add7~49_sumout\,
	combout => \hidden2|LessThan0~1_combout\);

-- Location: LABCELL_X30_Y9_N48
\hidden2|Add8~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add8~89_sumout\ = SUM(( \hidden2|Add7~121_sumout\ ) + ( VCC ) + ( \hidden2|Add8~62\ ))
-- \hidden2|Add8~90\ = CARRY(( \hidden2|Add7~121_sumout\ ) + ( VCC ) + ( \hidden2|Add8~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden2|ALT_INV_Add7~121_sumout\,
	cin => \hidden2|Add8~62\,
	sumout => \hidden2|Add8~89_sumout\,
	cout => \hidden2|Add8~90\);

-- Location: FF_X30_Y9_N49
\hidden2|voltage[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden2|Add8~89_sumout\,
	asdata => \hidden2|Add7~121_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden2|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden2|voltage\(14));

-- Location: LABCELL_X31_Y9_N42
\hidden2|Add7~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add7~121_sumout\ = SUM(( \hidden2|voltage\(14) ) + ( \hidden2|sum\(10) ) + ( \hidden2|Add7~62\ ))
-- \hidden2|Add7~122\ = CARRY(( \hidden2|voltage\(14) ) + ( \hidden2|sum\(10) ) + ( \hidden2|Add7~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden2|ALT_INV_sum\(10),
	datad => \hidden2|ALT_INV_voltage\(14),
	cin => \hidden2|Add7~62\,
	sumout => \hidden2|Add7~121_sumout\,
	cout => \hidden2|Add7~122\);

-- Location: LABCELL_X30_Y9_N51
\hidden2|Add8~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add8~93_sumout\ = SUM(( \hidden2|Add7~125_sumout\ ) + ( VCC ) + ( \hidden2|Add8~90\ ))
-- \hidden2|Add8~94\ = CARRY(( \hidden2|Add7~125_sumout\ ) + ( VCC ) + ( \hidden2|Add8~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden2|ALT_INV_Add7~125_sumout\,
	cin => \hidden2|Add8~90\,
	sumout => \hidden2|Add8~93_sumout\,
	cout => \hidden2|Add8~94\);

-- Location: FF_X30_Y9_N52
\hidden2|voltage[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden2|Add8~93_sumout\,
	asdata => \hidden2|Add7~125_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden2|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden2|voltage\(15));

-- Location: LABCELL_X31_Y9_N45
\hidden2|Add7~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add7~125_sumout\ = SUM(( \hidden2|voltage\(15) ) + ( \hidden2|sum\(10) ) + ( \hidden2|Add7~122\ ))
-- \hidden2|Add7~126\ = CARRY(( \hidden2|voltage\(15) ) + ( \hidden2|sum\(10) ) + ( \hidden2|Add7~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden2|ALT_INV_voltage\(15),
	datac => \hidden2|ALT_INV_sum\(10),
	cin => \hidden2|Add7~122\,
	sumout => \hidden2|Add7~125_sumout\,
	cout => \hidden2|Add7~126\);

-- Location: LABCELL_X30_Y9_N18
\hidden2|LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|LessThan0~2_combout\ = ( !\hidden2|Add7~105_sumout\ & ( !\hidden2|Add7~117_sumout\ & ( (!\hidden2|Add7~97_sumout\ & (!\hidden2|Add7~109_sumout\ & (!\hidden2|Add7~101_sumout\ & !\hidden2|Add7~113_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden2|ALT_INV_Add7~97_sumout\,
	datab => \hidden2|ALT_INV_Add7~109_sumout\,
	datac => \hidden2|ALT_INV_Add7~101_sumout\,
	datad => \hidden2|ALT_INV_Add7~113_sumout\,
	datae => \hidden2|ALT_INV_Add7~105_sumout\,
	dataf => \hidden2|ALT_INV_Add7~117_sumout\,
	combout => \hidden2|LessThan0~2_combout\);

-- Location: LABCELL_X30_Y9_N24
\hidden2|LessThan0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|LessThan0~3_combout\ = ( !\hidden2|Add7~121_sumout\ & ( \hidden2|LessThan0~2_combout\ & ( (!\hidden2|Add7~125_sumout\ & ((!\hidden2|Add7~93_sumout\) # ((!\hidden2|Add7~89_sumout\ & !\hidden2|Add7~85_sumout\)))) ) ) ) # ( 
-- !\hidden2|Add7~121_sumout\ & ( !\hidden2|LessThan0~2_combout\ & ( (!\hidden2|Add7~125_sumout\ & !\hidden2|Add7~93_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000000000000000000011110000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden2|ALT_INV_Add7~89_sumout\,
	datab => \hidden2|ALT_INV_Add7~85_sumout\,
	datac => \hidden2|ALT_INV_Add7~125_sumout\,
	datad => \hidden2|ALT_INV_Add7~93_sumout\,
	datae => \hidden2|ALT_INV_Add7~121_sumout\,
	dataf => \hidden2|ALT_INV_LessThan0~2_combout\,
	combout => \hidden2|LessThan0~3_combout\);

-- Location: LABCELL_X30_Y9_N54
\hidden2|Add8~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add8~29_sumout\ = SUM(( \hidden2|Add7~29_sumout\ ) + ( VCC ) + ( \hidden2|Add8~94\ ))
-- \hidden2|Add8~30\ = CARRY(( \hidden2|Add7~29_sumout\ ) + ( VCC ) + ( \hidden2|Add8~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden2|ALT_INV_Add7~29_sumout\,
	cin => \hidden2|Add8~94\,
	sumout => \hidden2|Add8~29_sumout\,
	cout => \hidden2|Add8~30\);

-- Location: FF_X30_Y9_N55
\hidden2|voltage[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden2|Add8~29_sumout\,
	asdata => \hidden2|Add7~29_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden2|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden2|voltage\(16));

-- Location: LABCELL_X31_Y9_N48
\hidden2|Add7~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add7~29_sumout\ = SUM(( \hidden2|voltage\(16) ) + ( \hidden2|sum\(10) ) + ( \hidden2|Add7~126\ ))
-- \hidden2|Add7~30\ = CARRY(( \hidden2|voltage\(16) ) + ( \hidden2|sum\(10) ) + ( \hidden2|Add7~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden2|ALT_INV_sum\(10),
	datac => \hidden2|ALT_INV_voltage\(16),
	cin => \hidden2|Add7~126\,
	sumout => \hidden2|Add7~29_sumout\,
	cout => \hidden2|Add7~30\);

-- Location: LABCELL_X30_Y9_N57
\hidden2|Add8~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add8~65_sumout\ = SUM(( \hidden2|Add7~65_sumout\ ) + ( VCC ) + ( \hidden2|Add8~30\ ))
-- \hidden2|Add8~66\ = CARRY(( \hidden2|Add7~65_sumout\ ) + ( VCC ) + ( \hidden2|Add8~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden2|ALT_INV_Add7~65_sumout\,
	cin => \hidden2|Add8~30\,
	sumout => \hidden2|Add8~65_sumout\,
	cout => \hidden2|Add8~66\);

-- Location: FF_X30_Y9_N58
\hidden2|voltage[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden2|Add8~65_sumout\,
	asdata => \hidden2|Add7~65_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden2|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden2|voltage\(17));

-- Location: LABCELL_X31_Y9_N51
\hidden2|Add7~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add7~65_sumout\ = SUM(( \hidden2|voltage\(17) ) + ( \hidden2|sum\(10) ) + ( \hidden2|Add7~30\ ))
-- \hidden2|Add7~66\ = CARRY(( \hidden2|voltage\(17) ) + ( \hidden2|sum\(10) ) + ( \hidden2|Add7~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden2|ALT_INV_sum\(10),
	datac => \hidden2|ALT_INV_voltage\(17),
	cin => \hidden2|Add7~30\,
	sumout => \hidden2|Add7~65_sumout\,
	cout => \hidden2|Add7~66\);

-- Location: LABCELL_X30_Y8_N0
\hidden2|Add8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add8~13_sumout\ = SUM(( \hidden2|Add7~13_sumout\ ) + ( VCC ) + ( \hidden2|Add8~66\ ))
-- \hidden2|Add8~14\ = CARRY(( \hidden2|Add7~13_sumout\ ) + ( VCC ) + ( \hidden2|Add8~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden2|ALT_INV_Add7~13_sumout\,
	cin => \hidden2|Add8~66\,
	sumout => \hidden2|Add8~13_sumout\,
	cout => \hidden2|Add8~14\);

-- Location: FF_X30_Y8_N1
\hidden2|voltage[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden2|Add8~13_sumout\,
	asdata => \hidden2|Add7~13_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden2|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden2|voltage\(18));

-- Location: LABCELL_X31_Y9_N54
\hidden2|Add7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add7~13_sumout\ = SUM(( \hidden2|voltage\(18) ) + ( \hidden2|sum\(10) ) + ( \hidden2|Add7~66\ ))
-- \hidden2|Add7~14\ = CARRY(( \hidden2|voltage\(18) ) + ( \hidden2|sum\(10) ) + ( \hidden2|Add7~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden2|ALT_INV_sum\(10),
	datad => \hidden2|ALT_INV_voltage\(18),
	cin => \hidden2|Add7~66\,
	sumout => \hidden2|Add7~13_sumout\,
	cout => \hidden2|Add7~14\);

-- Location: LABCELL_X30_Y8_N3
\hidden2|Add8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add8~17_sumout\ = SUM(( \hidden2|Add7~17_sumout\ ) + ( VCC ) + ( \hidden2|Add8~14\ ))
-- \hidden2|Add8~18\ = CARRY(( \hidden2|Add7~17_sumout\ ) + ( VCC ) + ( \hidden2|Add8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden2|ALT_INV_Add7~17_sumout\,
	cin => \hidden2|Add8~14\,
	sumout => \hidden2|Add8~17_sumout\,
	cout => \hidden2|Add8~18\);

-- Location: FF_X30_Y8_N4
\hidden2|voltage[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden2|Add8~17_sumout\,
	asdata => \hidden2|Add7~17_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden2|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden2|voltage\(19));

-- Location: LABCELL_X31_Y9_N57
\hidden2|Add7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add7~17_sumout\ = SUM(( \hidden2|voltage\(19) ) + ( \hidden2|sum\(10) ) + ( \hidden2|Add7~14\ ))
-- \hidden2|Add7~18\ = CARRY(( \hidden2|voltage\(19) ) + ( \hidden2|sum\(10) ) + ( \hidden2|Add7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden2|ALT_INV_sum\(10),
	datac => \hidden2|ALT_INV_voltage\(19),
	cin => \hidden2|Add7~14\,
	sumout => \hidden2|Add7~17_sumout\,
	cout => \hidden2|Add7~18\);

-- Location: LABCELL_X30_Y8_N6
\hidden2|Add8~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add8~21_sumout\ = SUM(( \hidden2|Add7~21_sumout\ ) + ( VCC ) + ( \hidden2|Add8~18\ ))
-- \hidden2|Add8~22\ = CARRY(( \hidden2|Add7~21_sumout\ ) + ( VCC ) + ( \hidden2|Add8~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden2|ALT_INV_Add7~21_sumout\,
	cin => \hidden2|Add8~18\,
	sumout => \hidden2|Add8~21_sumout\,
	cout => \hidden2|Add8~22\);

-- Location: FF_X30_Y8_N7
\hidden2|voltage[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden2|Add8~21_sumout\,
	asdata => \hidden2|Add7~21_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden2|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden2|voltage\(20));

-- Location: LABCELL_X31_Y8_N0
\hidden2|Add7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add7~21_sumout\ = SUM(( \hidden2|voltage\(20) ) + ( \hidden2|sum\(10) ) + ( \hidden2|Add7~18\ ))
-- \hidden2|Add7~22\ = CARRY(( \hidden2|voltage\(20) ) + ( \hidden2|sum\(10) ) + ( \hidden2|Add7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden2|ALT_INV_sum\(10),
	datad => \hidden2|ALT_INV_voltage\(20),
	cin => \hidden2|Add7~18\,
	sumout => \hidden2|Add7~21_sumout\,
	cout => \hidden2|Add7~22\);

-- Location: LABCELL_X30_Y8_N9
\hidden2|Add8~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add8~33_sumout\ = SUM(( \hidden2|Add7~33_sumout\ ) + ( VCC ) + ( \hidden2|Add8~22\ ))
-- \hidden2|Add8~34\ = CARRY(( \hidden2|Add7~33_sumout\ ) + ( VCC ) + ( \hidden2|Add8~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden2|ALT_INV_Add7~33_sumout\,
	cin => \hidden2|Add8~22\,
	sumout => \hidden2|Add8~33_sumout\,
	cout => \hidden2|Add8~34\);

-- Location: FF_X30_Y8_N10
\hidden2|voltage[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden2|Add8~33_sumout\,
	asdata => \hidden2|Add7~33_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden2|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden2|voltage\(21));

-- Location: LABCELL_X31_Y8_N3
\hidden2|Add7~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add7~33_sumout\ = SUM(( \hidden2|voltage\(21) ) + ( \hidden2|sum\(10) ) + ( \hidden2|Add7~22\ ))
-- \hidden2|Add7~34\ = CARRY(( \hidden2|voltage\(21) ) + ( \hidden2|sum\(10) ) + ( \hidden2|Add7~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden2|ALT_INV_sum\(10),
	datac => \hidden2|ALT_INV_voltage\(21),
	cin => \hidden2|Add7~22\,
	sumout => \hidden2|Add7~33_sumout\,
	cout => \hidden2|Add7~34\);

-- Location: LABCELL_X30_Y8_N12
\hidden2|Add8~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add8~69_sumout\ = SUM(( \hidden2|Add7~69_sumout\ ) + ( VCC ) + ( \hidden2|Add8~34\ ))
-- \hidden2|Add8~70\ = CARRY(( \hidden2|Add7~69_sumout\ ) + ( VCC ) + ( \hidden2|Add8~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden2|ALT_INV_Add7~69_sumout\,
	cin => \hidden2|Add8~34\,
	sumout => \hidden2|Add8~69_sumout\,
	cout => \hidden2|Add8~70\);

-- Location: FF_X30_Y8_N13
\hidden2|voltage[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden2|Add8~69_sumout\,
	asdata => \hidden2|Add7~69_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden2|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden2|voltage\(22));

-- Location: LABCELL_X31_Y8_N6
\hidden2|Add7~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add7~69_sumout\ = SUM(( \hidden2|voltage\(22) ) + ( \hidden2|sum\(10) ) + ( \hidden2|Add7~34\ ))
-- \hidden2|Add7~70\ = CARRY(( \hidden2|voltage\(22) ) + ( \hidden2|sum\(10) ) + ( \hidden2|Add7~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden2|ALT_INV_sum\(10),
	datad => \hidden2|ALT_INV_voltage\(22),
	cin => \hidden2|Add7~34\,
	sumout => \hidden2|Add7~69_sumout\,
	cout => \hidden2|Add7~70\);

-- Location: LABCELL_X30_Y8_N15
\hidden2|Add8~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add8~37_sumout\ = SUM(( \hidden2|Add7~37_sumout\ ) + ( VCC ) + ( \hidden2|Add8~70\ ))
-- \hidden2|Add8~38\ = CARRY(( \hidden2|Add7~37_sumout\ ) + ( VCC ) + ( \hidden2|Add8~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden2|ALT_INV_Add7~37_sumout\,
	cin => \hidden2|Add8~70\,
	sumout => \hidden2|Add8~37_sumout\,
	cout => \hidden2|Add8~38\);

-- Location: FF_X30_Y8_N16
\hidden2|voltage[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden2|Add8~37_sumout\,
	asdata => \hidden2|Add7~37_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden2|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden2|voltage\(23));

-- Location: LABCELL_X31_Y8_N9
\hidden2|Add7~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add7~37_sumout\ = SUM(( \hidden2|voltage\(23) ) + ( \hidden2|sum\(10) ) + ( \hidden2|Add7~70\ ))
-- \hidden2|Add7~38\ = CARRY(( \hidden2|voltage\(23) ) + ( \hidden2|sum\(10) ) + ( \hidden2|Add7~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden2|ALT_INV_sum\(10),
	datac => \hidden2|ALT_INV_voltage\(23),
	cin => \hidden2|Add7~70\,
	sumout => \hidden2|Add7~37_sumout\,
	cout => \hidden2|Add7~38\);

-- Location: LABCELL_X30_Y8_N18
\hidden2|Add8~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add8~25_sumout\ = SUM(( \hidden2|Add7~25_sumout\ ) + ( VCC ) + ( \hidden2|Add8~38\ ))
-- \hidden2|Add8~26\ = CARRY(( \hidden2|Add7~25_sumout\ ) + ( VCC ) + ( \hidden2|Add8~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden2|ALT_INV_Add7~25_sumout\,
	cin => \hidden2|Add8~38\,
	sumout => \hidden2|Add8~25_sumout\,
	cout => \hidden2|Add8~26\);

-- Location: FF_X30_Y8_N19
\hidden2|voltage[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden2|Add8~25_sumout\,
	asdata => \hidden2|Add7~25_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden2|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden2|voltage\(24));

-- Location: LABCELL_X31_Y8_N12
\hidden2|Add7~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add7~25_sumout\ = SUM(( \hidden2|voltage\(24) ) + ( \hidden2|sum\(10) ) + ( \hidden2|Add7~38\ ))
-- \hidden2|Add7~26\ = CARRY(( \hidden2|voltage\(24) ) + ( \hidden2|sum\(10) ) + ( \hidden2|Add7~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden2|ALT_INV_voltage\(24),
	datac => \hidden2|ALT_INV_sum\(10),
	cin => \hidden2|Add7~38\,
	sumout => \hidden2|Add7~25_sumout\,
	cout => \hidden2|Add7~26\);

-- Location: LABCELL_X30_Y8_N21
\hidden2|Add8~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add8~73_sumout\ = SUM(( \hidden2|Add7~73_sumout\ ) + ( VCC ) + ( \hidden2|Add8~26\ ))
-- \hidden2|Add8~74\ = CARRY(( \hidden2|Add7~73_sumout\ ) + ( VCC ) + ( \hidden2|Add8~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden2|ALT_INV_Add7~73_sumout\,
	cin => \hidden2|Add8~26\,
	sumout => \hidden2|Add8~73_sumout\,
	cout => \hidden2|Add8~74\);

-- Location: FF_X30_Y8_N22
\hidden2|voltage[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden2|Add8~73_sumout\,
	asdata => \hidden2|Add7~73_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden2|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden2|voltage\(25));

-- Location: LABCELL_X31_Y8_N15
\hidden2|Add7~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add7~73_sumout\ = SUM(( \hidden2|voltage\(25) ) + ( \hidden2|sum\(10) ) + ( \hidden2|Add7~26\ ))
-- \hidden2|Add7~74\ = CARRY(( \hidden2|voltage\(25) ) + ( \hidden2|sum\(10) ) + ( \hidden2|Add7~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden2|ALT_INV_sum\(10),
	datad => \hidden2|ALT_INV_voltage\(25),
	cin => \hidden2|Add7~26\,
	sumout => \hidden2|Add7~73_sumout\,
	cout => \hidden2|Add7~74\);

-- Location: LABCELL_X30_Y8_N24
\hidden2|Add8~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add8~41_sumout\ = SUM(( \hidden2|Add7~41_sumout\ ) + ( VCC ) + ( \hidden2|Add8~74\ ))
-- \hidden2|Add8~42\ = CARRY(( \hidden2|Add7~41_sumout\ ) + ( VCC ) + ( \hidden2|Add8~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden2|ALT_INV_Add7~41_sumout\,
	cin => \hidden2|Add8~74\,
	sumout => \hidden2|Add8~41_sumout\,
	cout => \hidden2|Add8~42\);

-- Location: FF_X30_Y8_N25
\hidden2|voltage[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden2|Add8~41_sumout\,
	asdata => \hidden2|Add7~41_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden2|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden2|voltage\(26));

-- Location: LABCELL_X31_Y8_N18
\hidden2|Add7~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add7~41_sumout\ = SUM(( \hidden2|voltage\(26) ) + ( \hidden2|sum\(10) ) + ( \hidden2|Add7~74\ ))
-- \hidden2|Add7~42\ = CARRY(( \hidden2|voltage\(26) ) + ( \hidden2|sum\(10) ) + ( \hidden2|Add7~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden2|ALT_INV_voltage\(26),
	datac => \hidden2|ALT_INV_sum\(10),
	cin => \hidden2|Add7~74\,
	sumout => \hidden2|Add7~41_sumout\,
	cout => \hidden2|Add7~42\);

-- Location: LABCELL_X30_Y8_N27
\hidden2|Add8~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add8~77_sumout\ = SUM(( \hidden2|Add7~77_sumout\ ) + ( VCC ) + ( \hidden2|Add8~42\ ))
-- \hidden2|Add8~78\ = CARRY(( \hidden2|Add7~77_sumout\ ) + ( VCC ) + ( \hidden2|Add8~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden2|ALT_INV_Add7~77_sumout\,
	cin => \hidden2|Add8~42\,
	sumout => \hidden2|Add8~77_sumout\,
	cout => \hidden2|Add8~78\);

-- Location: FF_X30_Y8_N28
\hidden2|voltage[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden2|Add8~77_sumout\,
	asdata => \hidden2|Add7~77_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden2|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden2|voltage\(27));

-- Location: LABCELL_X31_Y8_N21
\hidden2|Add7~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add7~77_sumout\ = SUM(( \hidden2|voltage\(27) ) + ( \hidden2|sum\(10) ) + ( \hidden2|Add7~42\ ))
-- \hidden2|Add7~78\ = CARRY(( \hidden2|voltage\(27) ) + ( \hidden2|sum\(10) ) + ( \hidden2|Add7~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden2|ALT_INV_sum\(10),
	datad => \hidden2|ALT_INV_voltage\(27),
	cin => \hidden2|Add7~42\,
	sumout => \hidden2|Add7~77_sumout\,
	cout => \hidden2|Add7~78\);

-- Location: LABCELL_X30_Y8_N30
\hidden2|Add8~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add8~81_sumout\ = SUM(( \hidden2|Add7~81_sumout\ ) + ( VCC ) + ( \hidden2|Add8~78\ ))
-- \hidden2|Add8~82\ = CARRY(( \hidden2|Add7~81_sumout\ ) + ( VCC ) + ( \hidden2|Add8~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden2|ALT_INV_Add7~81_sumout\,
	cin => \hidden2|Add8~78\,
	sumout => \hidden2|Add8~81_sumout\,
	cout => \hidden2|Add8~82\);

-- Location: FF_X30_Y8_N31
\hidden2|voltage[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden2|Add8~81_sumout\,
	asdata => \hidden2|Add7~81_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden2|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden2|voltage\(28));

-- Location: LABCELL_X31_Y8_N24
\hidden2|Add7~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add7~81_sumout\ = SUM(( \hidden2|voltage\(28) ) + ( \hidden2|sum\(10) ) + ( \hidden2|Add7~78\ ))
-- \hidden2|Add7~82\ = CARRY(( \hidden2|voltage\(28) ) + ( \hidden2|sum\(10) ) + ( \hidden2|Add7~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden2|ALT_INV_sum\(10),
	datac => \hidden2|ALT_INV_voltage\(28),
	cin => \hidden2|Add7~78\,
	sumout => \hidden2|Add7~81_sumout\,
	cout => \hidden2|Add7~82\);

-- Location: LABCELL_X30_Y8_N33
\hidden2|Add8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add8~1_sumout\ = SUM(( \hidden2|Add7~1_sumout\ ) + ( VCC ) + ( \hidden2|Add8~82\ ))
-- \hidden2|Add8~2\ = CARRY(( \hidden2|Add7~1_sumout\ ) + ( VCC ) + ( \hidden2|Add8~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden2|ALT_INV_Add7~1_sumout\,
	cin => \hidden2|Add8~82\,
	sumout => \hidden2|Add8~1_sumout\,
	cout => \hidden2|Add8~2\);

-- Location: FF_X30_Y8_N34
\hidden2|voltage[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden2|Add8~1_sumout\,
	asdata => \hidden2|Add7~1_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden2|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden2|voltage\(29));

-- Location: LABCELL_X31_Y8_N27
\hidden2|Add7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add7~1_sumout\ = SUM(( \hidden2|voltage\(29) ) + ( \hidden2|sum\(10) ) + ( \hidden2|Add7~82\ ))
-- \hidden2|Add7~2\ = CARRY(( \hidden2|voltage\(29) ) + ( \hidden2|sum\(10) ) + ( \hidden2|Add7~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden2|ALT_INV_sum\(10),
	datac => \hidden2|ALT_INV_voltage\(29),
	cin => \hidden2|Add7~82\,
	sumout => \hidden2|Add7~1_sumout\,
	cout => \hidden2|Add7~2\);

-- Location: LABCELL_X30_Y8_N36
\hidden2|Add8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add8~5_sumout\ = SUM(( \hidden2|Add7~5_sumout\ ) + ( VCC ) + ( \hidden2|Add8~2\ ))
-- \hidden2|Add8~6\ = CARRY(( \hidden2|Add7~5_sumout\ ) + ( VCC ) + ( \hidden2|Add8~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden2|ALT_INV_Add7~5_sumout\,
	cin => \hidden2|Add8~2\,
	sumout => \hidden2|Add8~5_sumout\,
	cout => \hidden2|Add8~6\);

-- Location: FF_X30_Y8_N37
\hidden2|voltage[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden2|Add8~5_sumout\,
	asdata => \hidden2|Add7~5_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden2|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden2|voltage\(30));

-- Location: LABCELL_X31_Y8_N30
\hidden2|Add7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add7~5_sumout\ = SUM(( \hidden2|voltage\(30) ) + ( \hidden2|sum\(10) ) + ( \hidden2|Add7~2\ ))
-- \hidden2|Add7~6\ = CARRY(( \hidden2|voltage\(30) ) + ( \hidden2|sum\(10) ) + ( \hidden2|Add7~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden2|ALT_INV_voltage\(30),
	dataf => \hidden2|ALT_INV_sum\(10),
	cin => \hidden2|Add7~2\,
	sumout => \hidden2|Add7~5_sumout\,
	cout => \hidden2|Add7~6\);

-- Location: LABCELL_X30_Y8_N39
\hidden2|Add8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add8~9_sumout\ = SUM(( \hidden2|Add7~9_sumout\ ) + ( VCC ) + ( \hidden2|Add8~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden2|ALT_INV_Add7~9_sumout\,
	cin => \hidden2|Add8~6\,
	sumout => \hidden2|Add8~9_sumout\);

-- Location: FF_X30_Y8_N40
\hidden2|voltage[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden2|Add8~9_sumout\,
	asdata => \hidden2|Add7~9_sumout\,
	sclr => \control|ly2_delay\(5),
	sload => \hidden2|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden2|voltage\(31));

-- Location: LABCELL_X31_Y8_N33
\hidden2|Add7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|Add7~9_sumout\ = SUM(( \hidden2|voltage\(31) ) + ( \hidden2|sum\(10) ) + ( \hidden2|Add7~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden2|ALT_INV_voltage\(31),
	dataf => \hidden2|ALT_INV_sum\(10),
	cin => \hidden2|Add7~6\,
	sumout => \hidden2|Add7~9_sumout\);

-- Location: LABCELL_X31_Y8_N57
\hidden2|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|LessThan0~0_combout\ = ( !\hidden2|Add7~17_sumout\ & ( !\hidden2|Add7~25_sumout\ & ( (!\hidden2|Add7~13_sumout\ & !\hidden2|Add7~21_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hidden2|ALT_INV_Add7~13_sumout\,
	datad => \hidden2|ALT_INV_Add7~21_sumout\,
	datae => \hidden2|ALT_INV_Add7~17_sumout\,
	dataf => \hidden2|ALT_INV_Add7~25_sumout\,
	combout => \hidden2|LessThan0~0_combout\);

-- Location: LABCELL_X31_Y8_N36
\hidden2|LessThan0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|LessThan0~5_combout\ = ( !\hidden2|Add7~33_sumout\ & ( !\hidden2|Add7~81_sumout\ & ( (!\hidden2|Add7~65_sumout\ & (!\hidden2|Add7~29_sumout\ & (!\hidden2|Add7~41_sumout\ & !\hidden2|Add7~37_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden2|ALT_INV_Add7~65_sumout\,
	datab => \hidden2|ALT_INV_Add7~29_sumout\,
	datac => \hidden2|ALT_INV_Add7~41_sumout\,
	datad => \hidden2|ALT_INV_Add7~37_sumout\,
	datae => \hidden2|ALT_INV_Add7~33_sumout\,
	dataf => \hidden2|ALT_INV_Add7~81_sumout\,
	combout => \hidden2|LessThan0~5_combout\);

-- Location: LABCELL_X31_Y8_N42
\hidden2|LessThan0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|LessThan0~6_combout\ = ( !\hidden2|Add7~1_sumout\ & ( !\hidden2|Add7~5_sumout\ & ( (!\hidden2|Add7~69_sumout\ & (!\hidden2|Add7~77_sumout\ & !\hidden2|Add7~73_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden2|ALT_INV_Add7~69_sumout\,
	datac => \hidden2|ALT_INV_Add7~77_sumout\,
	datad => \hidden2|ALT_INV_Add7~73_sumout\,
	datae => \hidden2|ALT_INV_Add7~1_sumout\,
	dataf => \hidden2|ALT_INV_Add7~5_sumout\,
	combout => \hidden2|LessThan0~6_combout\);

-- Location: LABCELL_X31_Y8_N48
\hidden2|LessThan0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \hidden2|LessThan0~4_combout\ = ( \hidden2|LessThan0~5_combout\ & ( \hidden2|LessThan0~6_combout\ & ( (!\hidden2|Add7~9_sumout\ & ((!\hidden2|LessThan0~1_combout\) # ((!\hidden2|LessThan0~3_combout\) # (!\hidden2|LessThan0~0_combout\)))) ) ) ) # ( 
-- !\hidden2|LessThan0~5_combout\ & ( \hidden2|LessThan0~6_combout\ & ( !\hidden2|Add7~9_sumout\ ) ) ) # ( \hidden2|LessThan0~5_combout\ & ( !\hidden2|LessThan0~6_combout\ & ( !\hidden2|Add7~9_sumout\ ) ) ) # ( !\hidden2|LessThan0~5_combout\ & ( 
-- !\hidden2|LessThan0~6_combout\ & ( !\hidden2|Add7~9_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hidden2|ALT_INV_LessThan0~1_combout\,
	datab => \hidden2|ALT_INV_LessThan0~3_combout\,
	datac => \hidden2|ALT_INV_Add7~9_sumout\,
	datad => \hidden2|ALT_INV_LessThan0~0_combout\,
	datae => \hidden2|ALT_INV_LessThan0~5_combout\,
	dataf => \hidden2|ALT_INV_LessThan0~6_combout\,
	combout => \hidden2|LessThan0~4_combout\);

-- Location: FF_X31_Y8_N50
\hidden2|spike_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \hidden2|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hidden2|spike_out~q\);

-- Location: LABCELL_X27_Y5_N39
\output1|tmp_sum_2[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|tmp_sum_2[0]~feeder_combout\ = ( \hidden2|spike_out~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \hidden2|ALT_INV_spike_out~q\,
	combout => \output1|tmp_sum_2[0]~feeder_combout\);

-- Location: FF_X27_Y5_N40
\output1|tmp_sum_2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|tmp_sum_2[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|tmp_sum_2\(0));

-- Location: LABCELL_X22_Y3_N51
\output1|tmp_sum_1_2[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|tmp_sum_1_2[6]~feeder_combout\ = ( \output1|tmp_sum_2\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \output1|ALT_INV_tmp_sum_2\(0),
	combout => \output1|tmp_sum_1_2[6]~feeder_combout\);

-- Location: FF_X22_Y3_N53
\output1|tmp_sum_1_2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|tmp_sum_1_2[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|tmp_sum_1_2\(6));

-- Location: MLABCELL_X25_Y6_N36
\output0|Add4~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add4~8_combout\ = ( \hidden0|tmp_sum_b_0\(23) & ( ((\output0|tmp_sum_1_2\(1) & \output1|tmp_sum_b_0\(6))) # (\output1|tmp_sum_1_2\(6)) ) ) # ( !\hidden0|tmp_sum_b_0\(23) & ( (\output1|tmp_sum_b_0\(6) & \output1|tmp_sum_1_2\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000011111111110000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \output0|ALT_INV_tmp_sum_1_2\(1),
	datac => \output1|ALT_INV_tmp_sum_b_0\(6),
	datad => \output1|ALT_INV_tmp_sum_1_2\(6),
	dataf => \hidden0|ALT_INV_tmp_sum_b_0\(23),
	combout => \output0|Add4~8_combout\);

-- Location: FF_X25_Y6_N38
\output0|tmp_sum_b_0_1_2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add4~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|tmp_sum_b_0_1_2\(4));

-- Location: FF_X22_Y6_N38
\output0|tmp_sum_3_4_5_6[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add5~29_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|tmp_sum_3_4_5_6\(3));

-- Location: MLABCELL_X25_Y6_N42
\output0|Add4~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add4~7_combout\ = ( \hidden0|tmp_sum_b_0\(23) & ( (\output1|tmp_sum_b_0\(6) & ((!\output0|tmp_sum_1_2\(1)) # (\output1|tmp_sum_1_2\(6)))) ) ) # ( !\hidden0|tmp_sum_b_0\(23) & ( (!\output1|tmp_sum_b_0\(6) & ((\output1|tmp_sum_1_2\(6)))) # 
-- (\output1|tmp_sum_b_0\(6) & ((!\output1|tmp_sum_1_2\(6)) # (\output0|tmp_sum_1_2\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110111011010101011011101101000100010101010100010001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \output1|ALT_INV_tmp_sum_b_0\(6),
	datab => \output0|ALT_INV_tmp_sum_1_2\(1),
	datad => \output1|ALT_INV_tmp_sum_1_2\(6),
	dataf => \hidden0|ALT_INV_tmp_sum_b_0\(23),
	combout => \output0|Add4~7_combout\);

-- Location: FF_X25_Y6_N43
\output0|tmp_sum_b_0_1_2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add4~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|tmp_sum_b_0_1_2\(3));

-- Location: MLABCELL_X25_Y6_N39
\output0|Add4~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add4~6_combout\ = ( \hidden0|tmp_sum_b_0\(23) & ( (!\output0|tmp_sum_1_2\(1) & ((!\output1|tmp_sum_1_2\(6)) # (\output1|tmp_sum_b_0\(6)))) # (\output0|tmp_sum_1_2\(1) & ((!\output1|tmp_sum_b_0\(6)) # (\output1|tmp_sum_1_2\(6)))) ) ) # ( 
-- !\hidden0|tmp_sum_b_0\(23) & ( !\output1|tmp_sum_1_2\(6) $ (((!\output0|tmp_sum_1_2\(1)) # (!\output1|tmp_sum_b_0\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100111100000011110011110011110011110011111111001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \output0|ALT_INV_tmp_sum_1_2\(1),
	datac => \output1|ALT_INV_tmp_sum_1_2\(6),
	datad => \output1|ALT_INV_tmp_sum_b_0\(6),
	dataf => \hidden0|ALT_INV_tmp_sum_b_0\(23),
	combout => \output0|Add4~6_combout\);

-- Location: FF_X25_Y6_N41
\output0|tmp_sum_b_0_1_2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add4~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|tmp_sum_b_0_1_2\(2));

-- Location: FF_X22_Y6_N34
\output0|tmp_sum_3_4_5_6[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add5~25_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|tmp_sum_3_4_5_6\(2));

-- Location: FF_X22_Y6_N31
\output0|tmp_sum_3_4_5_6[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add5~21_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|tmp_sum_3_4_5_6\(1));

-- Location: MLABCELL_X25_Y6_N48
\output0|Add4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add4~5_combout\ = ( \output1|tmp_sum_1_2\(6) & ( !\hidden0|tmp_sum_b_0\(23) $ (!\output0|Add4~4_combout\) ) ) # ( !\output1|tmp_sum_1_2\(6) & ( \output0|Add4~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110011110011000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hidden0|ALT_INV_tmp_sum_b_0\(23),
	datad => \output0|ALT_INV_Add4~4_combout\,
	dataf => \output1|ALT_INV_tmp_sum_1_2\(6),
	combout => \output0|Add4~5_combout\);

-- Location: FF_X25_Y6_N49
\output0|tmp_sum_b_0_1_2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add4~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|tmp_sum_b_0_1_2\(1));

-- Location: LABCELL_X22_Y3_N0
\output1|Add4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add4~1_sumout\ = SUM(( \hidden0|tmp_sum_b_0\(23) ) + ( \output1|tmp_sum_1_2\(6) ) + ( !VCC ))
-- \output1|Add4~2\ = CARRY(( \hidden0|tmp_sum_b_0\(23) ) + ( \output1|tmp_sum_1_2\(6) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \output1|ALT_INV_tmp_sum_1_2\(6),
	datad => \hidden0|ALT_INV_tmp_sum_b_0\(23),
	cin => GND,
	sumout => \output1|Add4~1_sumout\,
	cout => \output1|Add4~2\);

-- Location: FF_X22_Y3_N1
\output0|tmp_sum_b_0_1_2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|Add4~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|tmp_sum_b_0_1_2\(0));

-- Location: FF_X24_Y6_N31
\output0|tmp_sum_3_4_5_6[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \output0|tmp_sum_5_6\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|tmp_sum_3_4_5_6\(0));

-- Location: MLABCELL_X25_Y6_N0
\output0|Add6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add6~25_sumout\ = SUM(( \output0|tmp_sum_b_0_1_2\(0) ) + ( \output0|tmp_sum_3_4_5_6\(0) ) + ( !VCC ))
-- \output0|Add6~26\ = CARRY(( \output0|tmp_sum_b_0_1_2\(0) ) + ( \output0|tmp_sum_3_4_5_6\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \output0|ALT_INV_tmp_sum_b_0_1_2\(0),
	dataf => \output0|ALT_INV_tmp_sum_3_4_5_6\(0),
	cin => GND,
	sumout => \output0|Add6~25_sumout\,
	cout => \output0|Add6~26\);

-- Location: MLABCELL_X25_Y6_N3
\output0|Add6~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add6~29_sumout\ = SUM(( \output0|tmp_sum_b_0_1_2\(1) ) + ( \output0|tmp_sum_3_4_5_6\(1) ) + ( \output0|Add6~26\ ))
-- \output0|Add6~30\ = CARRY(( \output0|tmp_sum_b_0_1_2\(1) ) + ( \output0|tmp_sum_3_4_5_6\(1) ) + ( \output0|Add6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \output0|ALT_INV_tmp_sum_3_4_5_6\(1),
	datac => \output0|ALT_INV_tmp_sum_b_0_1_2\(1),
	cin => \output0|Add6~26\,
	sumout => \output0|Add6~29_sumout\,
	cout => \output0|Add6~30\);

-- Location: MLABCELL_X25_Y6_N6
\output0|Add6~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add6~33_sumout\ = SUM(( \output0|tmp_sum_b_0_1_2\(2) ) + ( \output0|tmp_sum_3_4_5_6\(2) ) + ( \output0|Add6~30\ ))
-- \output0|Add6~34\ = CARRY(( \output0|tmp_sum_b_0_1_2\(2) ) + ( \output0|tmp_sum_3_4_5_6\(2) ) + ( \output0|Add6~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \output0|ALT_INV_tmp_sum_b_0_1_2\(2),
	datac => \output0|ALT_INV_tmp_sum_3_4_5_6\(2),
	cin => \output0|Add6~30\,
	sumout => \output0|Add6~33_sumout\,
	cout => \output0|Add6~34\);

-- Location: MLABCELL_X25_Y6_N9
\output0|Add6~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add6~37_sumout\ = SUM(( \output0|tmp_sum_b_0_1_2\(3) ) + ( \output0|tmp_sum_3_4_5_6\(3) ) + ( \output0|Add6~34\ ))
-- \output0|Add6~38\ = CARRY(( \output0|tmp_sum_b_0_1_2\(3) ) + ( \output0|tmp_sum_3_4_5_6\(3) ) + ( \output0|Add6~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \output0|ALT_INV_tmp_sum_3_4_5_6\(3),
	datac => \output0|ALT_INV_tmp_sum_b_0_1_2\(3),
	cin => \output0|Add6~34\,
	sumout => \output0|Add6~37_sumout\,
	cout => \output0|Add6~38\);

-- Location: MLABCELL_X25_Y6_N12
\output0|Add6~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add6~41_sumout\ = SUM(( \output0|tmp_sum_b_0_1_2\(4) ) + ( \output0|tmp_sum_3_4_5_6\(4) ) + ( \output0|Add6~38\ ))
-- \output0|Add6~42\ = CARRY(( \output0|tmp_sum_b_0_1_2\(4) ) + ( \output0|tmp_sum_3_4_5_6\(4) ) + ( \output0|Add6~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \output0|ALT_INV_tmp_sum_3_4_5_6\(4),
	datac => \output0|ALT_INV_tmp_sum_b_0_1_2\(4),
	cin => \output0|Add6~38\,
	sumout => \output0|Add6~41_sumout\,
	cout => \output0|Add6~42\);

-- Location: MLABCELL_X25_Y6_N15
\output0|Add6~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add6~45_sumout\ = SUM(( \output0|tmp_sum_b_0_1_2\(5) ) + ( \output0|tmp_sum_3_4_5_6\(5) ) + ( \output0|Add6~42\ ))
-- \output0|Add6~46\ = CARRY(( \output0|tmp_sum_b_0_1_2\(5) ) + ( \output0|tmp_sum_3_4_5_6\(5) ) + ( \output0|Add6~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \output0|ALT_INV_tmp_sum_3_4_5_6\(5),
	datad => \output0|ALT_INV_tmp_sum_b_0_1_2\(5),
	cin => \output0|Add6~42\,
	sumout => \output0|Add6~45_sumout\,
	cout => \output0|Add6~46\);

-- Location: MLABCELL_X25_Y6_N18
\output0|Add6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add6~13_sumout\ = SUM(( \output0|tmp_sum_b_0_1_2\(6) ) + ( \output0|tmp_sum_3_4_5_6\(6) ) + ( \output0|Add6~46\ ))
-- \output0|Add6~14\ = CARRY(( \output0|tmp_sum_b_0_1_2\(6) ) + ( \output0|tmp_sum_3_4_5_6\(6) ) + ( \output0|Add6~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \output0|ALT_INV_tmp_sum_3_4_5_6\(6),
	datad => \output0|ALT_INV_tmp_sum_b_0_1_2\(6),
	cin => \output0|Add6~46\,
	sumout => \output0|Add6~13_sumout\,
	cout => \output0|Add6~14\);

-- Location: MLABCELL_X25_Y6_N21
\output0|Add6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add6~17_sumout\ = SUM(( \output0|tmp_sum_3_4_5_6\(7) ) + ( \output0|tmp_sum_b_0_1_2\(7) ) + ( \output0|Add6~14\ ))
-- \output0|Add6~18\ = CARRY(( \output0|tmp_sum_3_4_5_6\(7) ) + ( \output0|tmp_sum_b_0_1_2\(7) ) + ( \output0|Add6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \output0|ALT_INV_tmp_sum_b_0_1_2\(7),
	datad => \output0|ALT_INV_tmp_sum_3_4_5_6\(7),
	cin => \output0|Add6~14\,
	sumout => \output0|Add6~17_sumout\,
	cout => \output0|Add6~18\);

-- Location: MLABCELL_X25_Y6_N24
\output0|Add6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add6~21_sumout\ = SUM(( \output0|tmp_sum_3_4_5_6\(8) ) + ( \output0|tmp_sum_b_0_1_2\(8) ) + ( \output0|Add6~18\ ))
-- \output0|Add6~22\ = CARRY(( \output0|tmp_sum_3_4_5_6\(8) ) + ( \output0|tmp_sum_b_0_1_2\(8) ) + ( \output0|Add6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \output0|ALT_INV_tmp_sum_b_0_1_2\(8),
	datad => \output0|ALT_INV_tmp_sum_3_4_5_6\(8),
	cin => \output0|Add6~18\,
	sumout => \output0|Add6~21_sumout\,
	cout => \output0|Add6~22\);

-- Location: MLABCELL_X25_Y6_N27
\output0|Add6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add6~5_sumout\ = SUM(( \output0|tmp_sum_b_0_1_2\(9) ) + ( \output0|tmp_sum_3_4_5_6\(9) ) + ( \output0|Add6~22\ ))
-- \output0|Add6~6\ = CARRY(( \output0|tmp_sum_b_0_1_2\(9) ) + ( \output0|tmp_sum_3_4_5_6\(9) ) + ( \output0|Add6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \output0|ALT_INV_tmp_sum_b_0_1_2\(9),
	datac => \output0|ALT_INV_tmp_sum_3_4_5_6\(9),
	cin => \output0|Add6~22\,
	sumout => \output0|Add6~5_sumout\,
	cout => \output0|Add6~6\);

-- Location: MLABCELL_X25_Y6_N30
\output0|Add6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add6~9_sumout\ = SUM(( \output0|tmp_sum_b_0_1_2\(9) ) + ( \output0|tmp_sum_3_4_5_6\(10) ) + ( \output0|Add6~6\ ))
-- \output0|Add6~10\ = CARRY(( \output0|tmp_sum_b_0_1_2\(9) ) + ( \output0|tmp_sum_3_4_5_6\(10) ) + ( \output0|Add6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \output0|ALT_INV_tmp_sum_b_0_1_2\(9),
	datac => \output0|ALT_INV_tmp_sum_3_4_5_6\(10),
	cin => \output0|Add6~6\,
	sumout => \output0|Add6~9_sumout\,
	cout => \output0|Add6~10\);

-- Location: MLABCELL_X25_Y6_N33
\output0|Add6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add6~1_sumout\ = SUM(( \output0|tmp_sum_b_0_1_2\(9) ) + ( \output0|tmp_sum_3_4_5_6\(10) ) + ( \output0|Add6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \output0|ALT_INV_tmp_sum_3_4_5_6\(10),
	datab => \output0|ALT_INV_tmp_sum_b_0_1_2\(9),
	cin => \output0|Add6~10\,
	sumout => \output0|Add6~1_sumout\);

-- Location: FF_X25_Y6_N35
\output0|sum[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add6~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|sum\(11));

-- Location: FF_X25_Y6_N32
\output0|sum[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add6~9_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|sum\(10));

-- Location: FF_X25_Y6_N28
\output0|sum[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add6~5_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|sum\(9));

-- Location: FF_X25_Y6_N26
\output0|sum[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add6~21_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|sum\(8));

-- Location: LABCELL_X23_Y6_N30
\output0|Add8~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add8~85_sumout\ = SUM(( \output0|Add7~93_sumout\ ) + ( VCC ) + ( !VCC ))
-- \output0|Add8~86\ = CARRY(( \output0|Add7~93_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \output0|ALT_INV_Add7~93_sumout\,
	cin => GND,
	sumout => \output0|Add8~85_sumout\,
	cout => \output0|Add8~86\);

-- Location: LABCELL_X27_Y4_N33
\control|ly2_delay[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|ly2_delay[6]~feeder_combout\ = ( \control|ly2_delay\(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \control|ALT_INV_ly2_delay\(5),
	combout => \control|ly2_delay[6]~feeder_combout\);

-- Location: FF_X27_Y4_N35
\control|ly2_delay[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|ly2_delay[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|ly2_delay\(6));

-- Location: FF_X27_Y4_N41
\control|ly2_delay[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \control|ly2_delay\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|ly2_delay\(7));

-- Location: FF_X27_Y4_N37
\control|ly2_delay[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \control|ly2_delay\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|ly2_delay\(8));

-- Location: FF_X27_Y4_N34
\control|ly2_delay[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \control|ly2_delay\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|ly2_delay\(9));

-- Location: FF_X27_Y4_N53
\control|ly2_delay[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \control|ly2_delay\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|ly2_delay\(10));

-- Location: FF_X23_Y6_N31
\output0|voltage[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add8~85_sumout\,
	asdata => \output0|Add7~93_sumout\,
	sclr => \control|ly2_delay\(10),
	sload => \output0|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|voltage\(8));

-- Location: FF_X25_Y6_N23
\output0|sum[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add6~17_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|sum\(7));

-- Location: FF_X25_Y6_N19
\output0|sum[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add6~13_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|sum\(6));

-- Location: FF_X25_Y6_N16
\output0|sum[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add6~45_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|sum\(5));

-- Location: FF_X25_Y6_N14
\output0|sum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add6~41_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|sum\(4));

-- Location: FF_X25_Y6_N11
\output0|sum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add6~37_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|sum\(3));

-- Location: FF_X25_Y6_N7
\output0|sum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add6~33_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|sum\(2));

-- Location: FF_X25_Y6_N5
\output0|sum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add6~29_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|sum\(1));

-- Location: FF_X24_Y6_N5
\output0|sum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \output0|Add6~25_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|sum\(0));

-- Location: LABCELL_X24_Y6_N0
\output0|Add7~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add7~97_sumout\ = SUM(( \output0|sum\(0) ) + ( \output0|voltage\(0) ) + ( !VCC ))
-- \output0|Add7~98\ = CARRY(( \output0|sum\(0) ) + ( \output0|voltage\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \output0|ALT_INV_voltage\(0),
	datad => \output0|ALT_INV_sum\(0),
	cin => GND,
	sumout => \output0|Add7~97_sumout\,
	cout => \output0|Add7~98\);

-- Location: FF_X24_Y6_N2
\output0|voltage[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add7~97_sumout\,
	sclr => \control|ly2_delay\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|voltage\(0));

-- Location: LABCELL_X24_Y6_N3
\output0|Add7~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add7~101_sumout\ = SUM(( \output0|sum\(1) ) + ( \output0|voltage\(1) ) + ( \output0|Add7~98\ ))
-- \output0|Add7~102\ = CARRY(( \output0|sum\(1) ) + ( \output0|voltage\(1) ) + ( \output0|Add7~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \output0|ALT_INV_voltage\(1),
	datad => \output0|ALT_INV_sum\(1),
	cin => \output0|Add7~98\,
	sumout => \output0|Add7~101_sumout\,
	cout => \output0|Add7~102\);

-- Location: FF_X25_Y6_N59
\output0|voltage[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \output0|Add7~101_sumout\,
	sclr => \control|ly2_delay\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|voltage\(1));

-- Location: LABCELL_X24_Y6_N6
\output0|Add7~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add7~105_sumout\ = SUM(( \output0|sum\(2) ) + ( \output0|voltage\(2) ) + ( \output0|Add7~102\ ))
-- \output0|Add7~106\ = CARRY(( \output0|sum\(2) ) + ( \output0|voltage\(2) ) + ( \output0|Add7~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \output0|ALT_INV_voltage\(2),
	datad => \output0|ALT_INV_sum\(2),
	cin => \output0|Add7~102\,
	sumout => \output0|Add7~105_sumout\,
	cout => \output0|Add7~106\);

-- Location: FF_X24_Y6_N7
\output0|voltage[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add7~105_sumout\,
	sclr => \control|ly2_delay\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|voltage\(2));

-- Location: LABCELL_X24_Y6_N9
\output0|Add7~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add7~109_sumout\ = SUM(( \output0|sum\(3) ) + ( \output0|voltage\(3) ) + ( \output0|Add7~106\ ))
-- \output0|Add7~110\ = CARRY(( \output0|sum\(3) ) + ( \output0|voltage\(3) ) + ( \output0|Add7~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \output0|ALT_INV_voltage\(3),
	datad => \output0|ALT_INV_sum\(3),
	cin => \output0|Add7~106\,
	sumout => \output0|Add7~109_sumout\,
	cout => \output0|Add7~110\);

-- Location: FF_X24_Y6_N11
\output0|voltage[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add7~109_sumout\,
	sclr => \control|ly2_delay\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|voltage\(3));

-- Location: LABCELL_X24_Y6_N12
\output0|Add7~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add7~113_sumout\ = SUM(( \output0|sum\(4) ) + ( \output0|voltage\(4) ) + ( \output0|Add7~110\ ))
-- \output0|Add7~114\ = CARRY(( \output0|sum\(4) ) + ( \output0|voltage\(4) ) + ( \output0|Add7~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \output0|ALT_INV_voltage\(4),
	datad => \output0|ALT_INV_sum\(4),
	cin => \output0|Add7~110\,
	sumout => \output0|Add7~113_sumout\,
	cout => \output0|Add7~114\);

-- Location: FF_X24_Y6_N14
\output0|voltage[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add7~113_sumout\,
	sclr => \control|ly2_delay\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|voltage\(4));

-- Location: LABCELL_X24_Y6_N15
\output0|Add7~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add7~117_sumout\ = SUM(( \output0|sum\(5) ) + ( \output0|voltage\(5) ) + ( \output0|Add7~114\ ))
-- \output0|Add7~118\ = CARRY(( \output0|sum\(5) ) + ( \output0|voltage\(5) ) + ( \output0|Add7~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \output0|ALT_INV_voltage\(5),
	datad => \output0|ALT_INV_sum\(5),
	cin => \output0|Add7~114\,
	sumout => \output0|Add7~117_sumout\,
	cout => \output0|Add7~118\);

-- Location: FF_X24_Y6_N17
\output0|voltage[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add7~117_sumout\,
	sclr => \control|ly2_delay\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|voltage\(5));

-- Location: LABCELL_X24_Y6_N18
\output0|Add7~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add7~85_sumout\ = SUM(( \output0|voltage\(6) ) + ( \output0|sum\(6) ) + ( \output0|Add7~118\ ))
-- \output0|Add7~86\ = CARRY(( \output0|voltage\(6) ) + ( \output0|sum\(6) ) + ( \output0|Add7~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \output0|ALT_INV_sum\(6),
	datac => \output0|ALT_INV_voltage\(6),
	cin => \output0|Add7~118\,
	sumout => \output0|Add7~85_sumout\,
	cout => \output0|Add7~86\);

-- Location: FF_X24_Y6_N20
\output0|voltage[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add7~85_sumout\,
	sclr => \control|ly2_delay\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|voltage\(6));

-- Location: LABCELL_X24_Y6_N21
\output0|Add7~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add7~89_sumout\ = SUM(( \output0|voltage\(7) ) + ( \output0|sum\(7) ) + ( \output0|Add7~86\ ))
-- \output0|Add7~90\ = CARRY(( \output0|voltage\(7) ) + ( \output0|sum\(7) ) + ( \output0|Add7~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \output0|ALT_INV_sum\(7),
	datad => \output0|ALT_INV_voltage\(7),
	cin => \output0|Add7~86\,
	sumout => \output0|Add7~89_sumout\,
	cout => \output0|Add7~90\);

-- Location: FF_X24_Y6_N23
\output0|voltage[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add7~89_sumout\,
	sclr => \control|ly2_delay\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|voltage\(7));

-- Location: LABCELL_X24_Y6_N24
\output0|Add7~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add7~93_sumout\ = SUM(( \output0|voltage\(8) ) + ( \output0|sum\(8) ) + ( \output0|Add7~90\ ))
-- \output0|Add7~94\ = CARRY(( \output0|voltage\(8) ) + ( \output0|sum\(8) ) + ( \output0|Add7~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \output0|ALT_INV_sum\(8),
	datac => \output0|ALT_INV_voltage\(8),
	cin => \output0|Add7~90\,
	sumout => \output0|Add7~93_sumout\,
	cout => \output0|Add7~94\);

-- Location: LABCELL_X23_Y6_N33
\output0|Add8~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add8~45_sumout\ = SUM(( \output0|Add7~45_sumout\ ) + ( VCC ) + ( \output0|Add8~86\ ))
-- \output0|Add8~46\ = CARRY(( \output0|Add7~45_sumout\ ) + ( VCC ) + ( \output0|Add8~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \output0|ALT_INV_Add7~45_sumout\,
	cin => \output0|Add8~86\,
	sumout => \output0|Add8~45_sumout\,
	cout => \output0|Add8~46\);

-- Location: FF_X23_Y6_N34
\output0|voltage[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add8~45_sumout\,
	asdata => \output0|Add7~45_sumout\,
	sclr => \control|ly2_delay\(10),
	sload => \output0|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|voltage\(9));

-- Location: LABCELL_X24_Y6_N27
\output0|Add7~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add7~45_sumout\ = SUM(( \output0|voltage\(9) ) + ( \output0|sum\(9) ) + ( \output0|Add7~94\ ))
-- \output0|Add7~46\ = CARRY(( \output0|voltage\(9) ) + ( \output0|sum\(9) ) + ( \output0|Add7~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \output0|ALT_INV_sum\(9),
	datad => \output0|ALT_INV_voltage\(9),
	cin => \output0|Add7~94\,
	sumout => \output0|Add7~45_sumout\,
	cout => \output0|Add7~46\);

-- Location: LABCELL_X23_Y6_N36
\output0|Add8~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add8~49_sumout\ = SUM(( \output0|Add7~49_sumout\ ) + ( VCC ) + ( \output0|Add8~46\ ))
-- \output0|Add8~50\ = CARRY(( \output0|Add7~49_sumout\ ) + ( VCC ) + ( \output0|Add8~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \output0|ALT_INV_Add7~49_sumout\,
	cin => \output0|Add8~46\,
	sumout => \output0|Add8~49_sumout\,
	cout => \output0|Add8~50\);

-- Location: FF_X23_Y6_N37
\output0|voltage[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add8~49_sumout\,
	asdata => \output0|Add7~49_sumout\,
	sclr => \control|ly2_delay\(10),
	sload => \output0|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|voltage\(10));

-- Location: LABCELL_X24_Y6_N30
\output0|Add7~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add7~49_sumout\ = SUM(( \output0|sum\(10) ) + ( \output0|voltage\(10) ) + ( \output0|Add7~46\ ))
-- \output0|Add7~50\ = CARRY(( \output0|sum\(10) ) + ( \output0|voltage\(10) ) + ( \output0|Add7~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \output0|ALT_INV_sum\(10),
	dataf => \output0|ALT_INV_voltage\(10),
	cin => \output0|Add7~46\,
	sumout => \output0|Add7~49_sumout\,
	cout => \output0|Add7~50\);

-- Location: LABCELL_X23_Y6_N39
\output0|Add8~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add8~53_sumout\ = SUM(( \output0|Add7~53_sumout\ ) + ( VCC ) + ( \output0|Add8~50\ ))
-- \output0|Add8~54\ = CARRY(( \output0|Add7~53_sumout\ ) + ( VCC ) + ( \output0|Add8~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \output0|ALT_INV_Add7~53_sumout\,
	cin => \output0|Add8~50\,
	sumout => \output0|Add8~53_sumout\,
	cout => \output0|Add8~54\);

-- Location: FF_X23_Y6_N40
\output0|voltage[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add8~53_sumout\,
	asdata => \output0|Add7~53_sumout\,
	sclr => \control|ly2_delay\(10),
	sload => \output0|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|voltage\(11));

-- Location: LABCELL_X24_Y6_N33
\output0|Add7~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add7~53_sumout\ = SUM(( \output0|sum\(11) ) + ( \output0|voltage\(11) ) + ( \output0|Add7~50\ ))
-- \output0|Add7~54\ = CARRY(( \output0|sum\(11) ) + ( \output0|voltage\(11) ) + ( \output0|Add7~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \output0|ALT_INV_voltage\(11),
	datad => \output0|ALT_INV_sum\(11),
	cin => \output0|Add7~50\,
	sumout => \output0|Add7~53_sumout\,
	cout => \output0|Add7~54\);

-- Location: LABCELL_X23_Y6_N42
\output0|Add8~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add8~57_sumout\ = SUM(( \output0|Add7~57_sumout\ ) + ( VCC ) + ( \output0|Add8~54\ ))
-- \output0|Add8~58\ = CARRY(( \output0|Add7~57_sumout\ ) + ( VCC ) + ( \output0|Add8~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \output0|ALT_INV_Add7~57_sumout\,
	cin => \output0|Add8~54\,
	sumout => \output0|Add8~57_sumout\,
	cout => \output0|Add8~58\);

-- Location: FF_X23_Y6_N43
\output0|voltage[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add8~57_sumout\,
	asdata => \output0|Add7~57_sumout\,
	sclr => \control|ly2_delay\(10),
	sload => \output0|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|voltage\(12));

-- Location: LABCELL_X24_Y6_N36
\output0|Add7~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add7~57_sumout\ = SUM(( \output0|sum\(11) ) + ( \output0|voltage\(12) ) + ( \output0|Add7~54\ ))
-- \output0|Add7~58\ = CARRY(( \output0|sum\(11) ) + ( \output0|voltage\(12) ) + ( \output0|Add7~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \output0|ALT_INV_voltage\(12),
	datad => \output0|ALT_INV_sum\(11),
	cin => \output0|Add7~54\,
	sumout => \output0|Add7~57_sumout\,
	cout => \output0|Add7~58\);

-- Location: LABCELL_X23_Y6_N45
\output0|Add8~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add8~61_sumout\ = SUM(( \output0|Add7~61_sumout\ ) + ( VCC ) + ( \output0|Add8~58\ ))
-- \output0|Add8~62\ = CARRY(( \output0|Add7~61_sumout\ ) + ( VCC ) + ( \output0|Add8~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \output0|ALT_INV_Add7~61_sumout\,
	cin => \output0|Add8~58\,
	sumout => \output0|Add8~61_sumout\,
	cout => \output0|Add8~62\);

-- Location: FF_X23_Y6_N46
\output0|voltage[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add8~61_sumout\,
	asdata => \output0|Add7~61_sumout\,
	sclr => \control|ly2_delay\(10),
	sload => \output0|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|voltage\(13));

-- Location: LABCELL_X24_Y6_N39
\output0|Add7~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add7~61_sumout\ = SUM(( \output0|sum\(11) ) + ( \output0|voltage\(13) ) + ( \output0|Add7~58\ ))
-- \output0|Add7~62\ = CARRY(( \output0|sum\(11) ) + ( \output0|voltage\(13) ) + ( \output0|Add7~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \output0|ALT_INV_voltage\(13),
	datad => \output0|ALT_INV_sum\(11),
	cin => \output0|Add7~58\,
	sumout => \output0|Add7~61_sumout\,
	cout => \output0|Add7~62\);

-- Location: LABCELL_X23_Y6_N48
\output0|Add8~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add8~89_sumout\ = SUM(( \output0|Add7~121_sumout\ ) + ( VCC ) + ( \output0|Add8~62\ ))
-- \output0|Add8~90\ = CARRY(( \output0|Add7~121_sumout\ ) + ( VCC ) + ( \output0|Add8~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \output0|ALT_INV_Add7~121_sumout\,
	cin => \output0|Add8~62\,
	sumout => \output0|Add8~89_sumout\,
	cout => \output0|Add8~90\);

-- Location: FF_X23_Y6_N49
\output0|voltage[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add8~89_sumout\,
	asdata => \output0|Add7~121_sumout\,
	sclr => \control|ly2_delay\(10),
	sload => \output0|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|voltage\(14));

-- Location: LABCELL_X24_Y6_N42
\output0|Add7~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add7~121_sumout\ = SUM(( \output0|sum\(11) ) + ( \output0|voltage\(14) ) + ( \output0|Add7~62\ ))
-- \output0|Add7~122\ = CARRY(( \output0|sum\(11) ) + ( \output0|voltage\(14) ) + ( \output0|Add7~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \output0|ALT_INV_voltage\(14),
	datad => \output0|ALT_INV_sum\(11),
	cin => \output0|Add7~62\,
	sumout => \output0|Add7~121_sumout\,
	cout => \output0|Add7~122\);

-- Location: LABCELL_X23_Y6_N51
\output0|Add8~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add8~93_sumout\ = SUM(( \output0|Add7~125_sumout\ ) + ( VCC ) + ( \output0|Add8~90\ ))
-- \output0|Add8~94\ = CARRY(( \output0|Add7~125_sumout\ ) + ( VCC ) + ( \output0|Add8~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \output0|ALT_INV_Add7~125_sumout\,
	cin => \output0|Add8~90\,
	sumout => \output0|Add8~93_sumout\,
	cout => \output0|Add8~94\);

-- Location: FF_X23_Y6_N52
\output0|voltage[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add8~93_sumout\,
	asdata => \output0|Add7~125_sumout\,
	sclr => \control|ly2_delay\(10),
	sload => \output0|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|voltage\(15));

-- Location: LABCELL_X24_Y6_N45
\output0|Add7~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add7~125_sumout\ = SUM(( \output0|sum\(11) ) + ( \output0|voltage\(15) ) + ( \output0|Add7~122\ ))
-- \output0|Add7~126\ = CARRY(( \output0|sum\(11) ) + ( \output0|voltage\(15) ) + ( \output0|Add7~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \output0|ALT_INV_voltage\(15),
	datad => \output0|ALT_INV_sum\(11),
	cin => \output0|Add7~122\,
	sumout => \output0|Add7~125_sumout\,
	cout => \output0|Add7~126\);

-- Location: LABCELL_X23_Y6_N54
\output0|Add8~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add8~29_sumout\ = SUM(( \output0|Add7~29_sumout\ ) + ( VCC ) + ( \output0|Add8~94\ ))
-- \output0|Add8~30\ = CARRY(( \output0|Add7~29_sumout\ ) + ( VCC ) + ( \output0|Add8~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \output0|ALT_INV_Add7~29_sumout\,
	cin => \output0|Add8~94\,
	sumout => \output0|Add8~29_sumout\,
	cout => \output0|Add8~30\);

-- Location: FF_X23_Y6_N55
\output0|voltage[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add8~29_sumout\,
	asdata => \output0|Add7~29_sumout\,
	sclr => \control|ly2_delay\(10),
	sload => \output0|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|voltage\(16));

-- Location: LABCELL_X24_Y6_N48
\output0|Add7~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add7~29_sumout\ = SUM(( \output0|sum\(11) ) + ( \output0|voltage\(16) ) + ( \output0|Add7~126\ ))
-- \output0|Add7~30\ = CARRY(( \output0|sum\(11) ) + ( \output0|voltage\(16) ) + ( \output0|Add7~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \output0|ALT_INV_voltage\(16),
	datad => \output0|ALT_INV_sum\(11),
	cin => \output0|Add7~126\,
	sumout => \output0|Add7~29_sumout\,
	cout => \output0|Add7~30\);

-- Location: LABCELL_X23_Y6_N57
\output0|Add8~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add8~65_sumout\ = SUM(( \output0|Add7~65_sumout\ ) + ( VCC ) + ( \output0|Add8~30\ ))
-- \output0|Add8~66\ = CARRY(( \output0|Add7~65_sumout\ ) + ( VCC ) + ( \output0|Add8~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \output0|ALT_INV_Add7~65_sumout\,
	cin => \output0|Add8~30\,
	sumout => \output0|Add8~65_sumout\,
	cout => \output0|Add8~66\);

-- Location: FF_X23_Y6_N58
\output0|voltage[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add8~65_sumout\,
	asdata => \output0|Add7~65_sumout\,
	sclr => \control|ly2_delay\(10),
	sload => \output0|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|voltage\(17));

-- Location: LABCELL_X24_Y6_N51
\output0|Add7~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add7~65_sumout\ = SUM(( \output0|voltage\(17) ) + ( \output0|sum\(11) ) + ( \output0|Add7~30\ ))
-- \output0|Add7~66\ = CARRY(( \output0|voltage\(17) ) + ( \output0|sum\(11) ) + ( \output0|Add7~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \output0|ALT_INV_voltage\(17),
	datac => \output0|ALT_INV_sum\(11),
	cin => \output0|Add7~30\,
	sumout => \output0|Add7~65_sumout\,
	cout => \output0|Add7~66\);

-- Location: LABCELL_X23_Y5_N0
\output0|Add8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add8~13_sumout\ = SUM(( \output0|Add7~13_sumout\ ) + ( VCC ) + ( \output0|Add8~66\ ))
-- \output0|Add8~14\ = CARRY(( \output0|Add7~13_sumout\ ) + ( VCC ) + ( \output0|Add8~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \output0|ALT_INV_Add7~13_sumout\,
	cin => \output0|Add8~66\,
	sumout => \output0|Add8~13_sumout\,
	cout => \output0|Add8~14\);

-- Location: FF_X23_Y5_N1
\output0|voltage[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add8~13_sumout\,
	asdata => \output0|Add7~13_sumout\,
	sclr => \control|ly2_delay\(10),
	sload => \output0|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|voltage\(18));

-- Location: LABCELL_X24_Y6_N54
\output0|Add7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add7~13_sumout\ = SUM(( \output0|voltage\(18) ) + ( \output0|sum\(11) ) + ( \output0|Add7~66\ ))
-- \output0|Add7~14\ = CARRY(( \output0|voltage\(18) ) + ( \output0|sum\(11) ) + ( \output0|Add7~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \output0|ALT_INV_sum\(11),
	datad => \output0|ALT_INV_voltage\(18),
	cin => \output0|Add7~66\,
	sumout => \output0|Add7~13_sumout\,
	cout => \output0|Add7~14\);

-- Location: LABCELL_X23_Y5_N3
\output0|Add8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add8~17_sumout\ = SUM(( \output0|Add7~17_sumout\ ) + ( VCC ) + ( \output0|Add8~14\ ))
-- \output0|Add8~18\ = CARRY(( \output0|Add7~17_sumout\ ) + ( VCC ) + ( \output0|Add8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \output0|ALT_INV_Add7~17_sumout\,
	cin => \output0|Add8~14\,
	sumout => \output0|Add8~17_sumout\,
	cout => \output0|Add8~18\);

-- Location: FF_X23_Y5_N5
\output0|voltage[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add8~17_sumout\,
	asdata => \output0|Add7~17_sumout\,
	sclr => \control|ly2_delay\(10),
	sload => \output0|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|voltage\(19));

-- Location: LABCELL_X24_Y6_N57
\output0|Add7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add7~17_sumout\ = SUM(( \output0|voltage\(19) ) + ( \output0|sum\(11) ) + ( \output0|Add7~14\ ))
-- \output0|Add7~18\ = CARRY(( \output0|voltage\(19) ) + ( \output0|sum\(11) ) + ( \output0|Add7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \output0|ALT_INV_sum\(11),
	datad => \output0|ALT_INV_voltage\(19),
	cin => \output0|Add7~14\,
	sumout => \output0|Add7~17_sumout\,
	cout => \output0|Add7~18\);

-- Location: LABCELL_X23_Y5_N6
\output0|Add8~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add8~21_sumout\ = SUM(( \output0|Add7~21_sumout\ ) + ( VCC ) + ( \output0|Add8~18\ ))
-- \output0|Add8~22\ = CARRY(( \output0|Add7~21_sumout\ ) + ( VCC ) + ( \output0|Add8~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \output0|ALT_INV_Add7~21_sumout\,
	cin => \output0|Add8~18\,
	sumout => \output0|Add8~21_sumout\,
	cout => \output0|Add8~22\);

-- Location: FF_X23_Y5_N7
\output0|voltage[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add8~21_sumout\,
	asdata => \output0|Add7~21_sumout\,
	sclr => \control|ly2_delay\(10),
	sload => \output0|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|voltage\(20));

-- Location: LABCELL_X24_Y5_N0
\output0|Add7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add7~21_sumout\ = SUM(( \output0|sum\(11) ) + ( \output0|voltage\(20) ) + ( \output0|Add7~18\ ))
-- \output0|Add7~22\ = CARRY(( \output0|sum\(11) ) + ( \output0|voltage\(20) ) + ( \output0|Add7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \output0|ALT_INV_voltage\(20),
	datad => \output0|ALT_INV_sum\(11),
	cin => \output0|Add7~18\,
	sumout => \output0|Add7~21_sumout\,
	cout => \output0|Add7~22\);

-- Location: LABCELL_X23_Y5_N9
\output0|Add8~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add8~33_sumout\ = SUM(( \output0|Add7~33_sumout\ ) + ( VCC ) + ( \output0|Add8~22\ ))
-- \output0|Add8~34\ = CARRY(( \output0|Add7~33_sumout\ ) + ( VCC ) + ( \output0|Add8~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \output0|ALT_INV_Add7~33_sumout\,
	cin => \output0|Add8~22\,
	sumout => \output0|Add8~33_sumout\,
	cout => \output0|Add8~34\);

-- Location: FF_X23_Y5_N10
\output0|voltage[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add8~33_sumout\,
	asdata => \output0|Add7~33_sumout\,
	sclr => \control|ly2_delay\(10),
	sload => \output0|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|voltage\(21));

-- Location: LABCELL_X24_Y5_N3
\output0|Add7~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add7~33_sumout\ = SUM(( \output0|sum\(11) ) + ( \output0|voltage\(21) ) + ( \output0|Add7~22\ ))
-- \output0|Add7~34\ = CARRY(( \output0|sum\(11) ) + ( \output0|voltage\(21) ) + ( \output0|Add7~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \output0|ALT_INV_voltage\(21),
	datad => \output0|ALT_INV_sum\(11),
	cin => \output0|Add7~22\,
	sumout => \output0|Add7~33_sumout\,
	cout => \output0|Add7~34\);

-- Location: LABCELL_X23_Y5_N12
\output0|Add8~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add8~69_sumout\ = SUM(( \output0|Add7~69_sumout\ ) + ( VCC ) + ( \output0|Add8~34\ ))
-- \output0|Add8~70\ = CARRY(( \output0|Add7~69_sumout\ ) + ( VCC ) + ( \output0|Add8~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \output0|ALT_INV_Add7~69_sumout\,
	cin => \output0|Add8~34\,
	sumout => \output0|Add8~69_sumout\,
	cout => \output0|Add8~70\);

-- Location: FF_X23_Y5_N13
\output0|voltage[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add8~69_sumout\,
	asdata => \output0|Add7~69_sumout\,
	sclr => \control|ly2_delay\(10),
	sload => \output0|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|voltage\(22));

-- Location: LABCELL_X24_Y5_N6
\output0|Add7~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add7~69_sumout\ = SUM(( \output0|sum\(11) ) + ( \output0|voltage\(22) ) + ( \output0|Add7~34\ ))
-- \output0|Add7~70\ = CARRY(( \output0|sum\(11) ) + ( \output0|voltage\(22) ) + ( \output0|Add7~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \output0|ALT_INV_voltage\(22),
	datad => \output0|ALT_INV_sum\(11),
	cin => \output0|Add7~34\,
	sumout => \output0|Add7~69_sumout\,
	cout => \output0|Add7~70\);

-- Location: LABCELL_X23_Y5_N15
\output0|Add8~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add8~37_sumout\ = SUM(( \output0|Add7~37_sumout\ ) + ( VCC ) + ( \output0|Add8~70\ ))
-- \output0|Add8~38\ = CARRY(( \output0|Add7~37_sumout\ ) + ( VCC ) + ( \output0|Add8~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \output0|ALT_INV_Add7~37_sumout\,
	cin => \output0|Add8~70\,
	sumout => \output0|Add8~37_sumout\,
	cout => \output0|Add8~38\);

-- Location: FF_X23_Y5_N17
\output0|voltage[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add8~37_sumout\,
	asdata => \output0|Add7~37_sumout\,
	sclr => \control|ly2_delay\(10),
	sload => \output0|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|voltage\(23));

-- Location: LABCELL_X24_Y5_N9
\output0|Add7~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add7~37_sumout\ = SUM(( \output0|sum\(11) ) + ( \output0|voltage\(23) ) + ( \output0|Add7~70\ ))
-- \output0|Add7~38\ = CARRY(( \output0|sum\(11) ) + ( \output0|voltage\(23) ) + ( \output0|Add7~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \output0|ALT_INV_voltage\(23),
	datad => \output0|ALT_INV_sum\(11),
	cin => \output0|Add7~70\,
	sumout => \output0|Add7~37_sumout\,
	cout => \output0|Add7~38\);

-- Location: LABCELL_X23_Y5_N18
\output0|Add8~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add8~25_sumout\ = SUM(( \output0|Add7~25_sumout\ ) + ( VCC ) + ( \output0|Add8~38\ ))
-- \output0|Add8~26\ = CARRY(( \output0|Add7~25_sumout\ ) + ( VCC ) + ( \output0|Add8~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \output0|ALT_INV_Add7~25_sumout\,
	cin => \output0|Add8~38\,
	sumout => \output0|Add8~25_sumout\,
	cout => \output0|Add8~26\);

-- Location: FF_X23_Y5_N19
\output0|voltage[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add8~25_sumout\,
	asdata => \output0|Add7~25_sumout\,
	sclr => \control|ly2_delay\(10),
	sload => \output0|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|voltage\(24));

-- Location: LABCELL_X24_Y5_N12
\output0|Add7~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add7~25_sumout\ = SUM(( \output0|sum\(11) ) + ( \output0|voltage\(24) ) + ( \output0|Add7~38\ ))
-- \output0|Add7~26\ = CARRY(( \output0|sum\(11) ) + ( \output0|voltage\(24) ) + ( \output0|Add7~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \output0|ALT_INV_voltage\(24),
	datad => \output0|ALT_INV_sum\(11),
	cin => \output0|Add7~38\,
	sumout => \output0|Add7~25_sumout\,
	cout => \output0|Add7~26\);

-- Location: LABCELL_X23_Y5_N21
\output0|Add8~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add8~73_sumout\ = SUM(( \output0|Add7~73_sumout\ ) + ( VCC ) + ( \output0|Add8~26\ ))
-- \output0|Add8~74\ = CARRY(( \output0|Add7~73_sumout\ ) + ( VCC ) + ( \output0|Add8~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \output0|ALT_INV_Add7~73_sumout\,
	cin => \output0|Add8~26\,
	sumout => \output0|Add8~73_sumout\,
	cout => \output0|Add8~74\);

-- Location: FF_X23_Y5_N22
\output0|voltage[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add8~73_sumout\,
	asdata => \output0|Add7~73_sumout\,
	sclr => \control|ly2_delay\(10),
	sload => \output0|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|voltage\(25));

-- Location: LABCELL_X24_Y5_N15
\output0|Add7~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add7~73_sumout\ = SUM(( \output0|voltage\(25) ) + ( \output0|sum\(11) ) + ( \output0|Add7~26\ ))
-- \output0|Add7~74\ = CARRY(( \output0|voltage\(25) ) + ( \output0|sum\(11) ) + ( \output0|Add7~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \output0|ALT_INV_sum\(11),
	datad => \output0|ALT_INV_voltage\(25),
	cin => \output0|Add7~26\,
	sumout => \output0|Add7~73_sumout\,
	cout => \output0|Add7~74\);

-- Location: LABCELL_X23_Y5_N24
\output0|Add8~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add8~41_sumout\ = SUM(( \output0|Add7~41_sumout\ ) + ( VCC ) + ( \output0|Add8~74\ ))
-- \output0|Add8~42\ = CARRY(( \output0|Add7~41_sumout\ ) + ( VCC ) + ( \output0|Add8~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \output0|ALT_INV_Add7~41_sumout\,
	cin => \output0|Add8~74\,
	sumout => \output0|Add8~41_sumout\,
	cout => \output0|Add8~42\);

-- Location: FF_X23_Y5_N25
\output0|voltage[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add8~41_sumout\,
	asdata => \output0|Add7~41_sumout\,
	sclr => \control|ly2_delay\(10),
	sload => \output0|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|voltage\(26));

-- Location: LABCELL_X24_Y5_N18
\output0|Add7~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add7~41_sumout\ = SUM(( \output0|sum\(11) ) + ( \output0|voltage\(26) ) + ( \output0|Add7~74\ ))
-- \output0|Add7~42\ = CARRY(( \output0|sum\(11) ) + ( \output0|voltage\(26) ) + ( \output0|Add7~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \output0|ALT_INV_voltage\(26),
	datad => \output0|ALT_INV_sum\(11),
	cin => \output0|Add7~74\,
	sumout => \output0|Add7~41_sumout\,
	cout => \output0|Add7~42\);

-- Location: LABCELL_X23_Y5_N27
\output0|Add8~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add8~77_sumout\ = SUM(( \output0|Add7~77_sumout\ ) + ( VCC ) + ( \output0|Add8~42\ ))
-- \output0|Add8~78\ = CARRY(( \output0|Add7~77_sumout\ ) + ( VCC ) + ( \output0|Add8~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \output0|ALT_INV_Add7~77_sumout\,
	cin => \output0|Add8~42\,
	sumout => \output0|Add8~77_sumout\,
	cout => \output0|Add8~78\);

-- Location: FF_X23_Y5_N28
\output0|voltage[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add8~77_sumout\,
	asdata => \output0|Add7~77_sumout\,
	sclr => \control|ly2_delay\(10),
	sload => \output0|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|voltage\(27));

-- Location: LABCELL_X24_Y5_N21
\output0|Add7~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add7~77_sumout\ = SUM(( \output0|voltage\(27) ) + ( \output0|sum\(11) ) + ( \output0|Add7~42\ ))
-- \output0|Add7~78\ = CARRY(( \output0|voltage\(27) ) + ( \output0|sum\(11) ) + ( \output0|Add7~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \output0|ALT_INV_sum\(11),
	datad => \output0|ALT_INV_voltage\(27),
	cin => \output0|Add7~42\,
	sumout => \output0|Add7~77_sumout\,
	cout => \output0|Add7~78\);

-- Location: LABCELL_X23_Y5_N30
\output0|Add8~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add8~81_sumout\ = SUM(( \output0|Add7~81_sumout\ ) + ( VCC ) + ( \output0|Add8~78\ ))
-- \output0|Add8~82\ = CARRY(( \output0|Add7~81_sumout\ ) + ( VCC ) + ( \output0|Add8~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \output0|ALT_INV_Add7~81_sumout\,
	cin => \output0|Add8~78\,
	sumout => \output0|Add8~81_sumout\,
	cout => \output0|Add8~82\);

-- Location: FF_X23_Y5_N31
\output0|voltage[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add8~81_sumout\,
	asdata => \output0|Add7~81_sumout\,
	sclr => \control|ly2_delay\(10),
	sload => \output0|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|voltage\(28));

-- Location: LABCELL_X24_Y5_N24
\output0|Add7~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add7~81_sumout\ = SUM(( \output0|sum\(11) ) + ( \output0|voltage\(28) ) + ( \output0|Add7~78\ ))
-- \output0|Add7~82\ = CARRY(( \output0|sum\(11) ) + ( \output0|voltage\(28) ) + ( \output0|Add7~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \output0|ALT_INV_voltage\(28),
	datad => \output0|ALT_INV_sum\(11),
	cin => \output0|Add7~78\,
	sumout => \output0|Add7~81_sumout\,
	cout => \output0|Add7~82\);

-- Location: LABCELL_X23_Y5_N33
\output0|Add8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add8~1_sumout\ = SUM(( \output0|Add7~1_sumout\ ) + ( VCC ) + ( \output0|Add8~82\ ))
-- \output0|Add8~2\ = CARRY(( \output0|Add7~1_sumout\ ) + ( VCC ) + ( \output0|Add8~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \output0|ALT_INV_Add7~1_sumout\,
	cin => \output0|Add8~82\,
	sumout => \output0|Add8~1_sumout\,
	cout => \output0|Add8~2\);

-- Location: FF_X23_Y5_N34
\output0|voltage[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add8~1_sumout\,
	asdata => \output0|Add7~1_sumout\,
	sclr => \control|ly2_delay\(10),
	sload => \output0|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|voltage\(29));

-- Location: LABCELL_X24_Y5_N27
\output0|Add7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add7~1_sumout\ = SUM(( \output0|voltage\(29) ) + ( \output0|sum\(11) ) + ( \output0|Add7~82\ ))
-- \output0|Add7~2\ = CARRY(( \output0|voltage\(29) ) + ( \output0|sum\(11) ) + ( \output0|Add7~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \output0|ALT_INV_sum\(11),
	datad => \output0|ALT_INV_voltage\(29),
	cin => \output0|Add7~82\,
	sumout => \output0|Add7~1_sumout\,
	cout => \output0|Add7~2\);

-- Location: LABCELL_X23_Y5_N36
\output0|Add8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add8~5_sumout\ = SUM(( \output0|Add7~5_sumout\ ) + ( VCC ) + ( \output0|Add8~2\ ))
-- \output0|Add8~6\ = CARRY(( \output0|Add7~5_sumout\ ) + ( VCC ) + ( \output0|Add8~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \output0|ALT_INV_Add7~5_sumout\,
	cin => \output0|Add8~2\,
	sumout => \output0|Add8~5_sumout\,
	cout => \output0|Add8~6\);

-- Location: FF_X23_Y5_N37
\output0|voltage[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add8~5_sumout\,
	asdata => \output0|Add7~5_sumout\,
	sclr => \control|ly2_delay\(10),
	sload => \output0|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|voltage\(30));

-- Location: LABCELL_X24_Y5_N30
\output0|Add7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add7~5_sumout\ = SUM(( \output0|sum\(11) ) + ( \output0|voltage\(30) ) + ( \output0|Add7~2\ ))
-- \output0|Add7~6\ = CARRY(( \output0|sum\(11) ) + ( \output0|voltage\(30) ) + ( \output0|Add7~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \output0|ALT_INV_voltage\(30),
	datad => \output0|ALT_INV_sum\(11),
	cin => \output0|Add7~2\,
	sumout => \output0|Add7~5_sumout\,
	cout => \output0|Add7~6\);

-- Location: LABCELL_X23_Y5_N39
\output0|Add8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add8~9_sumout\ = SUM(( \output0|Add7~9_sumout\ ) + ( VCC ) + ( \output0|Add8~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \output0|ALT_INV_Add7~9_sumout\,
	cin => \output0|Add8~6\,
	sumout => \output0|Add8~9_sumout\);

-- Location: FF_X23_Y5_N40
\output0|voltage[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|Add8~9_sumout\,
	asdata => \output0|Add7~9_sumout\,
	sclr => \control|ly2_delay\(10),
	sload => \output0|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|voltage\(31));

-- Location: LABCELL_X24_Y5_N33
\output0|Add7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|Add7~9_sumout\ = SUM(( \output0|voltage\(31) ) + ( \output0|sum\(11) ) + ( \output0|Add7~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \output0|ALT_INV_voltage\(31),
	datac => \output0|ALT_INV_sum\(11),
	cin => \output0|Add7~6\,
	sumout => \output0|Add7~9_sumout\);

-- Location: LABCELL_X23_Y6_N0
\output0|LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|LessThan0~2_combout\ = ( !\output0|Add7~109_sumout\ & ( !\output0|Add7~113_sumout\ & ( (!\output0|Add7~101_sumout\ & (!\output0|Add7~97_sumout\ & (!\output0|Add7~117_sumout\ & !\output0|Add7~105_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \output0|ALT_INV_Add7~101_sumout\,
	datab => \output0|ALT_INV_Add7~97_sumout\,
	datac => \output0|ALT_INV_Add7~117_sumout\,
	datad => \output0|ALT_INV_Add7~105_sumout\,
	datae => \output0|ALT_INV_Add7~109_sumout\,
	dataf => \output0|ALT_INV_Add7~113_sumout\,
	combout => \output0|LessThan0~2_combout\);

-- Location: LABCELL_X23_Y6_N6
\output0|LessThan0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|LessThan0~3_combout\ = ( \output0|LessThan0~2_combout\ & ( !\output0|Add7~125_sumout\ & ( (!\output0|Add7~121_sumout\ & ((!\output0|Add7~93_sumout\) # ((!\output0|Add7~85_sumout\ & !\output0|Add7~89_sumout\)))) ) ) ) # ( 
-- !\output0|LessThan0~2_combout\ & ( !\output0|Add7~125_sumout\ & ( (!\output0|Add7~121_sumout\ & !\output0|Add7~93_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110011001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \output0|ALT_INV_Add7~85_sumout\,
	datab => \output0|ALT_INV_Add7~121_sumout\,
	datac => \output0|ALT_INV_Add7~89_sumout\,
	datad => \output0|ALT_INV_Add7~93_sumout\,
	datae => \output0|ALT_INV_LessThan0~2_combout\,
	dataf => \output0|ALT_INV_Add7~125_sumout\,
	combout => \output0|LessThan0~3_combout\);

-- Location: LABCELL_X24_Y5_N48
\output0|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|LessThan0~0_combout\ = ( !\output0|Add7~17_sumout\ & ( !\output0|Add7~25_sumout\ & ( (!\output0|Add7~21_sumout\ & !\output0|Add7~13_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \output0|ALT_INV_Add7~21_sumout\,
	datad => \output0|ALT_INV_Add7~13_sumout\,
	datae => \output0|ALT_INV_Add7~17_sumout\,
	dataf => \output0|ALT_INV_Add7~25_sumout\,
	combout => \output0|LessThan0~0_combout\);

-- Location: LABCELL_X23_Y6_N12
\output0|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|LessThan0~1_combout\ = ( !\output0|Add7~45_sumout\ & ( !\output0|Add7~61_sumout\ & ( (!\output0|Add7~53_sumout\ & (!\output0|Add7~49_sumout\ & !\output0|Add7~57_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \output0|ALT_INV_Add7~53_sumout\,
	datac => \output0|ALT_INV_Add7~49_sumout\,
	datad => \output0|ALT_INV_Add7~57_sumout\,
	datae => \output0|ALT_INV_Add7~45_sumout\,
	dataf => \output0|ALT_INV_Add7~61_sumout\,
	combout => \output0|LessThan0~1_combout\);

-- Location: LABCELL_X24_Y5_N54
\output0|LessThan0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|LessThan0~5_combout\ = ( !\output0|Add7~33_sumout\ & ( !\output0|Add7~81_sumout\ & ( (!\output0|Add7~65_sumout\ & (!\output0|Add7~29_sumout\ & (!\output0|Add7~41_sumout\ & !\output0|Add7~37_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \output0|ALT_INV_Add7~65_sumout\,
	datab => \output0|ALT_INV_Add7~29_sumout\,
	datac => \output0|ALT_INV_Add7~41_sumout\,
	datad => \output0|ALT_INV_Add7~37_sumout\,
	datae => \output0|ALT_INV_Add7~33_sumout\,
	dataf => \output0|ALT_INV_Add7~81_sumout\,
	combout => \output0|LessThan0~5_combout\);

-- Location: LABCELL_X24_Y5_N42
\output0|LessThan0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|LessThan0~6_combout\ = ( !\output0|Add7~1_sumout\ & ( !\output0|Add7~5_sumout\ & ( (!\output0|Add7~69_sumout\ & (!\output0|Add7~77_sumout\ & !\output0|Add7~73_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \output0|ALT_INV_Add7~69_sumout\,
	datac => \output0|ALT_INV_Add7~77_sumout\,
	datad => \output0|ALT_INV_Add7~73_sumout\,
	datae => \output0|ALT_INV_Add7~1_sumout\,
	dataf => \output0|ALT_INV_Add7~5_sumout\,
	combout => \output0|LessThan0~6_combout\);

-- Location: LABCELL_X24_Y5_N36
\output0|LessThan0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \output0|LessThan0~4_combout\ = ( \output0|LessThan0~5_combout\ & ( \output0|LessThan0~6_combout\ & ( (!\output0|Add7~9_sumout\ & ((!\output0|LessThan0~3_combout\) # ((!\output0|LessThan0~0_combout\) # (!\output0|LessThan0~1_combout\)))) ) ) ) # ( 
-- !\output0|LessThan0~5_combout\ & ( \output0|LessThan0~6_combout\ & ( !\output0|Add7~9_sumout\ ) ) ) # ( \output0|LessThan0~5_combout\ & ( !\output0|LessThan0~6_combout\ & ( !\output0|Add7~9_sumout\ ) ) ) # ( !\output0|LessThan0~5_combout\ & ( 
-- !\output0|LessThan0~6_combout\ & ( !\output0|Add7~9_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \output0|ALT_INV_Add7~9_sumout\,
	datab => \output0|ALT_INV_LessThan0~3_combout\,
	datac => \output0|ALT_INV_LessThan0~0_combout\,
	datad => \output0|ALT_INV_LessThan0~1_combout\,
	datae => \output0|ALT_INV_LessThan0~5_combout\,
	dataf => \output0|ALT_INV_LessThan0~6_combout\,
	combout => \output0|LessThan0~4_combout\);

-- Location: FF_X24_Y5_N37
\output0|spike_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output0|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output0|spike_out~q\);

-- Location: LABCELL_X27_Y4_N0
\Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~25_sumout\ = SUM(( num_out0_sp(0) ) + ( \output0|spike_out~q\ ) + ( !VCC ))
-- \Add1~26\ = CARRY(( num_out0_sp(0) ) + ( \output0|spike_out~q\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \output0|ALT_INV_spike_out~q\,
	datad => ALT_INV_num_out0_sp(0),
	cin => GND,
	sumout => \Add1~25_sumout\,
	cout => \Add1~26\);

-- Location: FF_X27_Y4_N2
\num_out0_sp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add1~25_sumout\,
	sclr => \control|ly2_delay\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => num_out0_sp(0));

-- Location: LABCELL_X27_Y4_N3
\Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~21_sumout\ = SUM(( num_out0_sp(1) ) + ( GND ) + ( \Add1~26\ ))
-- \Add1~22\ = CARRY(( num_out0_sp(1) ) + ( GND ) + ( \Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_num_out0_sp(1),
	cin => \Add1~26\,
	sumout => \Add1~21_sumout\,
	cout => \Add1~22\);

-- Location: FF_X27_Y4_N5
\num_out0_sp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add1~21_sumout\,
	sclr => \control|ly2_delay\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => num_out0_sp(1));

-- Location: LABCELL_X27_Y4_N6
\Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~29_sumout\ = SUM(( num_out0_sp(2) ) + ( GND ) + ( \Add1~22\ ))
-- \Add1~30\ = CARRY(( num_out0_sp(2) ) + ( GND ) + ( \Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_num_out0_sp(2),
	cin => \Add1~22\,
	sumout => \Add1~29_sumout\,
	cout => \Add1~30\);

-- Location: FF_X27_Y4_N8
\num_out0_sp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add1~29_sumout\,
	sclr => \control|ly2_delay\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => num_out0_sp(2));

-- Location: LABCELL_X27_Y4_N9
\Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~17_sumout\ = SUM(( num_out0_sp(3) ) + ( GND ) + ( \Add1~30\ ))
-- \Add1~18\ = CARRY(( num_out0_sp(3) ) + ( GND ) + ( \Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_num_out0_sp(3),
	cin => \Add1~30\,
	sumout => \Add1~17_sumout\,
	cout => \Add1~18\);

-- Location: FF_X27_Y4_N11
\num_out0_sp[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add1~17_sumout\,
	sclr => \control|ly2_delay\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => num_out0_sp(3));

-- Location: LABCELL_X27_Y4_N12
\Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~13_sumout\ = SUM(( num_out0_sp(4) ) + ( GND ) + ( \Add1~18\ ))
-- \Add1~14\ = CARRY(( num_out0_sp(4) ) + ( GND ) + ( \Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_num_out0_sp(4),
	cin => \Add1~18\,
	sumout => \Add1~13_sumout\,
	cout => \Add1~14\);

-- Location: FF_X27_Y4_N14
\num_out0_sp[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add1~13_sumout\,
	sclr => \control|ly2_delay\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => num_out0_sp(4));

-- Location: LABCELL_X27_Y4_N15
\Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~5_sumout\ = SUM(( num_out0_sp(5) ) + ( GND ) + ( \Add1~14\ ))
-- \Add1~6\ = CARRY(( num_out0_sp(5) ) + ( GND ) + ( \Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_num_out0_sp(5),
	cin => \Add1~14\,
	sumout => \Add1~5_sumout\,
	cout => \Add1~6\);

-- Location: FF_X27_Y4_N17
\num_out0_sp[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add1~5_sumout\,
	sclr => \control|ly2_delay\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => num_out0_sp(5));

-- Location: LABCELL_X27_Y4_N18
\Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~9_sumout\ = SUM(( num_out0_sp(6) ) + ( GND ) + ( \Add1~6\ ))
-- \Add1~10\ = CARRY(( num_out0_sp(6) ) + ( GND ) + ( \Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_num_out0_sp(6),
	cin => \Add1~6\,
	sumout => \Add1~9_sumout\,
	cout => \Add1~10\);

-- Location: FF_X27_Y4_N19
\num_out0_sp[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add1~9_sumout\,
	sclr => \control|ly2_delay\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => num_out0_sp(6));

-- Location: LABCELL_X27_Y4_N21
\Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~1_sumout\ = SUM(( num_out0_sp(7) ) + ( GND ) + ( \Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_num_out0_sp(7),
	cin => \Add1~10\,
	sumout => \Add1~1_sumout\);

-- Location: FF_X27_Y4_N23
\num_out0_sp[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add1~1_sumout\,
	sclr => \control|ly2_delay\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => num_out0_sp(7));

-- Location: LABCELL_X27_Y4_N48
\LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan1~0_combout\ = ( num_out0_sp(1) & ( !num_out0_sp(3) & ( (!num_out0_sp(0)) # (!num_out0_sp(2)) ) ) ) # ( !num_out0_sp(1) & ( !num_out0_sp(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111011101110111000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_num_out0_sp(0),
	datab => ALT_INV_num_out0_sp(2),
	datae => ALT_INV_num_out0_sp(1),
	dataf => ALT_INV_num_out0_sp(3),
	combout => \LessThan1~0_combout\);

-- Location: LABCELL_X27_Y4_N42
\LessThan1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan1~1_combout\ = ( \LessThan1~0_combout\ & ( num_out0_sp(6) ) ) # ( !\LessThan1~0_combout\ & ( num_out0_sp(6) ) ) # ( \LessThan1~0_combout\ & ( !num_out0_sp(6) & ( (num_out0_sp(5)) # (num_out0_sp(7)) ) ) ) # ( !\LessThan1~0_combout\ & ( 
-- !num_out0_sp(6) & ( ((num_out0_sp(4)) # (num_out0_sp(5))) # (num_out0_sp(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011111111111011101110111011111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_num_out0_sp(7),
	datab => ALT_INV_num_out0_sp(5),
	datad => ALT_INV_num_out0_sp(4),
	datae => \ALT_INV_LessThan1~0_combout\,
	dataf => ALT_INV_num_out0_sp(6),
	combout => \LessThan1~1_combout\);

-- Location: FF_X27_Y4_N44
r_out_1 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \LessThan1~1_combout\,
	ena => \control|ly2_delay\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_out_1~q\);

-- Location: MLABCELL_X39_Y2_N12
\r_out[0]~reg0feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \r_out[0]~reg0feeder_combout\ = ( \r_out_1~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_r_out_1~q\,
	combout => \r_out[0]~reg0feeder_combout\);

-- Location: FF_X39_Y2_N13
\r_out[0]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \r_out[0]~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_out[0]~reg0_q\);

-- Location: FF_X27_Y4_N25
\r_out[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \r_out_1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_out[1]~reg0_q\);

-- Location: MLABCELL_X39_Y2_N33
\r_out[2]~reg0feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \r_out[2]~reg0feeder_combout\ = ( \r_out_1~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_r_out_1~q\,
	combout => \r_out[2]~reg0feeder_combout\);

-- Location: FF_X39_Y2_N35
\r_out[2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \r_out[2]~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_out[2]~reg0_q\);

-- Location: FF_X33_Y2_N28
\r_out[3]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \r_out_1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_out[3]~reg0_q\);

-- Location: MLABCELL_X34_Y2_N48
\r_out[4]~reg0feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \r_out[4]~reg0feeder_combout\ = ( \r_out_1~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_r_out_1~q\,
	combout => \r_out[4]~reg0feeder_combout\);

-- Location: FF_X34_Y2_N49
\r_out[4]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \r_out[4]~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_out[4]~reg0_q\);

-- Location: FF_X33_Y2_N7
\r_out[5]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \r_out_1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_out[5]~reg0_q\);

-- Location: MLABCELL_X34_Y2_N9
\r_out[6]~reg0feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \r_out[6]~reg0feeder_combout\ = ( \r_out_1~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_r_out_1~q\,
	combout => \r_out[6]~reg0feeder_combout\);

-- Location: FF_X34_Y2_N10
\r_out[6]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \r_out[6]~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_out[6]~reg0_q\);

-- Location: MLABCELL_X34_Y2_N3
\r_out[7]~reg0feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \r_out[7]~reg0feeder_combout\ = ( \r_out_1~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_r_out_1~q\,
	combout => \r_out[7]~reg0feeder_combout\);

-- Location: FF_X34_Y2_N4
\r_out[7]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \r_out[7]~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_out[7]~reg0_q\);

-- Location: LABCELL_X22_Y3_N39
\output1|tmp_sum_b_0[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|tmp_sum_b_0[3]~0_combout\ = !\output1|tmp_sum_0\(3)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \output1|ALT_INV_tmp_sum_0\(3),
	combout => \output1|tmp_sum_b_0[3]~0_combout\);

-- Location: FF_X22_Y3_N41
\output1|tmp_sum_b_0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|tmp_sum_b_0[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|tmp_sum_b_0\(3));

-- Location: LABCELL_X22_Y3_N57
\output1|Add1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add1~2_combout\ = ( \output1|tmp_sum_2\(0) & ( \output1|tmp_sum_1\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \output1|ALT_INV_tmp_sum_1\(3),
	dataf => \output1|ALT_INV_tmp_sum_2\(0),
	combout => \output1|Add1~2_combout\);

-- Location: FF_X22_Y3_N59
\output1|tmp_sum_1_2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|Add1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|tmp_sum_1_2\(5));

-- Location: LABCELL_X22_Y3_N54
\output1|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add1~1_combout\ = ( \output1|tmp_sum_2\(0) & ( !\output1|tmp_sum_1\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \output1|ALT_INV_tmp_sum_1\(3),
	dataf => \output1|ALT_INV_tmp_sum_2\(0),
	combout => \output1|Add1~1_combout\);

-- Location: FF_X22_Y3_N56
\output1|tmp_sum_1_2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|Add1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|tmp_sum_1_2\(4));

-- Location: LABCELL_X22_Y3_N36
\output1|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add1~0_combout\ = ( \output1|tmp_sum_1\(3) & ( !\output1|tmp_sum_2\(0) ) ) # ( !\output1|tmp_sum_1\(3) & ( \output1|tmp_sum_2\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \output1|ALT_INV_tmp_sum_2\(0),
	dataf => \output1|ALT_INV_tmp_sum_1\(3),
	combout => \output1|Add1~0_combout\);

-- Location: FF_X22_Y3_N38
\output1|tmp_sum_1_2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|Add1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|tmp_sum_1_2\(3));

-- Location: LABCELL_X22_Y3_N3
\output1|Add4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add4~25_sumout\ = SUM(( \hidden0|tmp_sum_b_0\(23) ) + ( GND ) + ( \output1|Add4~2\ ))
-- \output1|Add4~26\ = CARRY(( \hidden0|tmp_sum_b_0\(23) ) + ( GND ) + ( \output1|Add4~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \hidden0|ALT_INV_tmp_sum_b_0\(23),
	cin => \output1|Add4~2\,
	sumout => \output1|Add4~25_sumout\,
	cout => \output1|Add4~26\);

-- Location: LABCELL_X22_Y3_N6
\output1|Add4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add4~29_sumout\ = SUM(( GND ) + ( GND ) + ( \output1|Add4~26\ ))
-- \output1|Add4~30\ = CARRY(( GND ) + ( GND ) + ( \output1|Add4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \output1|Add4~26\,
	sumout => \output1|Add4~29_sumout\,
	cout => \output1|Add4~30\);

-- Location: LABCELL_X22_Y3_N9
\output1|Add4~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add4~33_sumout\ = SUM(( \output1|tmp_sum_1_2\(3) ) + ( \output1|tmp_sum_b_0\(3) ) + ( \output1|Add4~30\ ))
-- \output1|Add4~34\ = CARRY(( \output1|tmp_sum_1_2\(3) ) + ( \output1|tmp_sum_b_0\(3) ) + ( \output1|Add4~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \output1|ALT_INV_tmp_sum_b_0\(3),
	datad => \output1|ALT_INV_tmp_sum_1_2\(3),
	cin => \output1|Add4~30\,
	sumout => \output1|Add4~33_sumout\,
	cout => \output1|Add4~34\);

-- Location: LABCELL_X22_Y3_N12
\output1|Add4~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add4~37_sumout\ = SUM(( \output1|tmp_sum_1_2\(4) ) + ( \output1|tmp_sum_b_0\(3) ) + ( \output1|Add4~34\ ))
-- \output1|Add4~38\ = CARRY(( \output1|tmp_sum_1_2\(4) ) + ( \output1|tmp_sum_b_0\(3) ) + ( \output1|Add4~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \output1|ALT_INV_tmp_sum_b_0\(3),
	datad => \output1|ALT_INV_tmp_sum_1_2\(4),
	cin => \output1|Add4~34\,
	sumout => \output1|Add4~37_sumout\,
	cout => \output1|Add4~38\);

-- Location: LABCELL_X22_Y3_N15
\output1|Add4~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add4~41_sumout\ = SUM(( \output1|tmp_sum_1_2\(5) ) + ( GND ) + ( \output1|Add4~38\ ))
-- \output1|Add4~42\ = CARRY(( \output1|tmp_sum_1_2\(5) ) + ( GND ) + ( \output1|Add4~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \output1|ALT_INV_tmp_sum_1_2\(5),
	cin => \output1|Add4~38\,
	sumout => \output1|Add4~41_sumout\,
	cout => \output1|Add4~42\);

-- Location: LABCELL_X22_Y3_N18
\output1|Add4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add4~13_sumout\ = SUM(( \output1|tmp_sum_b_0\(6) ) + ( \output1|tmp_sum_1_2\(6) ) + ( \output1|Add4~42\ ))
-- \output1|Add4~14\ = CARRY(( \output1|tmp_sum_b_0\(6) ) + ( \output1|tmp_sum_1_2\(6) ) + ( \output1|Add4~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \output1|ALT_INV_tmp_sum_b_0\(6),
	datac => \output1|ALT_INV_tmp_sum_1_2\(6),
	cin => \output1|Add4~42\,
	sumout => \output1|Add4~13_sumout\,
	cout => \output1|Add4~14\);

-- Location: LABCELL_X22_Y3_N21
\output1|Add4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add4~17_sumout\ = SUM(( \output1|tmp_sum_b_0\(3) ) + ( GND ) + ( \output1|Add4~14\ ))
-- \output1|Add4~18\ = CARRY(( \output1|tmp_sum_b_0\(3) ) + ( GND ) + ( \output1|Add4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \output1|ALT_INV_tmp_sum_b_0\(3),
	cin => \output1|Add4~14\,
	sumout => \output1|Add4~17_sumout\,
	cout => \output1|Add4~18\);

-- Location: LABCELL_X22_Y3_N24
\output1|Add4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add4~21_sumout\ = SUM(( GND ) + ( GND ) + ( \output1|Add4~18\ ))
-- \output1|Add4~22\ = CARRY(( GND ) + ( GND ) + ( \output1|Add4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \output1|Add4~18\,
	sumout => \output1|Add4~21_sumout\,
	cout => \output1|Add4~22\);

-- Location: LABCELL_X22_Y3_N27
\output1|Add4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add4~9_sumout\ = SUM(( \output1|tmp_sum_1_2\(6) ) + ( GND ) + ( \output1|Add4~22\ ))
-- \output1|Add4~10\ = CARRY(( \output1|tmp_sum_1_2\(6) ) + ( GND ) + ( \output1|Add4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \output1|ALT_INV_tmp_sum_1_2\(6),
	cin => \output1|Add4~22\,
	sumout => \output1|Add4~9_sumout\,
	cout => \output1|Add4~10\);

-- Location: LABCELL_X22_Y3_N30
\output1|Add4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add4~5_sumout\ = SUM(( \output1|tmp_sum_1_2\(6) ) + ( GND ) + ( \output1|Add4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \output1|ALT_INV_tmp_sum_1_2\(6),
	cin => \output1|Add4~10\,
	sumout => \output1|Add4~5_sumout\);

-- Location: FF_X22_Y3_N31
\output1|tmp_sum_b_0_1_2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|Add4~5_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|tmp_sum_b_0_1_2\(10));

-- Location: MLABCELL_X21_Y3_N6
\output1|Add2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add2~0_combout\ = ( \output1|tmp_sum_4\(0) & ( !\output1|tmp_sum_3\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \output1|ALT_INV_tmp_sum_4\(0),
	dataf => \output1|ALT_INV_tmp_sum_3\(1),
	combout => \output1|Add2~0_combout\);

-- Location: FF_X21_Y3_N7
\output1|tmp_sum_3_4[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|Add2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|tmp_sum_3_4\(7));

-- Location: MLABCELL_X21_Y3_N48
\output1|Add5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add5~0_combout\ = ( \output0|tmp_sum_5_6\(2) & ( \output1|tmp_sum_3_4\(7) ) ) # ( !\output0|tmp_sum_5_6\(2) & ( \output1|tmp_sum_3_4\(7) ) ) # ( \output0|tmp_sum_5_6\(2) & ( !\output1|tmp_sum_3_4\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \output0|ALT_INV_tmp_sum_5_6\(2),
	dataf => \output1|ALT_INV_tmp_sum_3_4\(7),
	combout => \output1|Add5~0_combout\);

-- Location: FF_X21_Y3_N49
\output1|tmp_sum_3_4_5_6[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|Add5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|tmp_sum_3_4_5_6\(9));

-- Location: FF_X22_Y3_N28
\output1|tmp_sum_b_0_1_2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|Add4~9_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|tmp_sum_b_0_1_2\(9));

-- Location: FF_X22_Y3_N25
\output1|tmp_sum_b_0_1_2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|Add4~21_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|tmp_sum_b_0_1_2\(8));

-- Location: MLABCELL_X21_Y3_N30
\output1|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add2~1_combout\ = ( !\output1|tmp_sum_4\(0) & ( \output1|tmp_sum_3\(1) ) ) # ( \output1|tmp_sum_4\(0) & ( !\output1|tmp_sum_3\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \output1|ALT_INV_tmp_sum_4\(0),
	dataf => \output1|ALT_INV_tmp_sum_3\(1),
	combout => \output1|Add2~1_combout\);

-- Location: FF_X21_Y3_N31
\output1|tmp_sum_3_4[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|Add2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|tmp_sum_3_4\(6));

-- Location: LABCELL_X19_Y3_N42
\output1|Add5~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add5~3_combout\ = ( \output1|tmp_sum_3_4\(7) & ( !\output0|tmp_sum_5_6\(2) ) ) # ( !\output1|tmp_sum_3_4\(7) & ( (\output0|tmp_sum_5_6\(2) & (\output0|tmp_sum_5_6\(0) & (\output1|tmp_sum_3_4\(6) & \output0|tmp_sum_3_4\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \output0|ALT_INV_tmp_sum_5_6\(2),
	datab => \output0|ALT_INV_tmp_sum_5_6\(0),
	datac => \output1|ALT_INV_tmp_sum_3_4\(6),
	datad => \output0|ALT_INV_tmp_sum_3_4\(1),
	dataf => \output1|ALT_INV_tmp_sum_3_4\(7),
	combout => \output1|Add5~3_combout\);

-- Location: FF_X19_Y3_N43
\output1|tmp_sum_3_4_5_6[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|Add5~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|tmp_sum_3_4_5_6\(8));

-- Location: LABCELL_X19_Y3_N39
\output1|Add5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add5~2_combout\ = ( \output1|tmp_sum_3_4\(6) & ( !\output1|tmp_sum_3_4\(7) $ (((!\output0|tmp_sum_5_6\(2)) # ((\output0|tmp_sum_5_6\(0) & \output0|tmp_sum_3_4\(1))))) ) ) # ( !\output1|tmp_sum_3_4\(6) & ( !\output0|tmp_sum_5_6\(2) $ 
-- (!\output1|tmp_sum_3_4\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010010110100101101001011010010010110101101001001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \output0|ALT_INV_tmp_sum_5_6\(2),
	datab => \output0|ALT_INV_tmp_sum_5_6\(0),
	datac => \output1|ALT_INV_tmp_sum_3_4\(7),
	datad => \output0|ALT_INV_tmp_sum_3_4\(1),
	dataf => \output1|ALT_INV_tmp_sum_3_4\(6),
	combout => \output1|Add5~2_combout\);

-- Location: FF_X19_Y3_N41
\output1|tmp_sum_3_4_5_6[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|Add5~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|tmp_sum_3_4_5_6\(7));

-- Location: FF_X22_Y3_N22
\output1|tmp_sum_b_0_1_2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|Add4~17_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|tmp_sum_b_0_1_2\(7));

-- Location: FF_X22_Y3_N19
\output1|tmp_sum_b_0_1_2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|Add4~13_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|tmp_sum_b_0_1_2\(6));

-- Location: LABCELL_X19_Y3_N36
\output1|Add5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add5~1_combout\ = ( \output1|tmp_sum_3_4\(6) & ( (!\output0|tmp_sum_5_6\(2)) # ((!\output0|tmp_sum_5_6\(0)) # (!\output0|tmp_sum_3_4\(1))) ) ) # ( !\output1|tmp_sum_3_4\(6) & ( (\output0|tmp_sum_5_6\(2) & (\output0|tmp_sum_5_6\(0) & 
-- \output0|tmp_sum_3_4\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000111111110111111101111111011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \output0|ALT_INV_tmp_sum_5_6\(2),
	datab => \output0|ALT_INV_tmp_sum_5_6\(0),
	datac => \output0|ALT_INV_tmp_sum_3_4\(1),
	dataf => \output1|ALT_INV_tmp_sum_3_4\(6),
	combout => \output1|Add5~1_combout\);

-- Location: FF_X19_Y3_N38
\output1|tmp_sum_3_4_5_6[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|Add5~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|tmp_sum_3_4_5_6\(6));

-- Location: LABCELL_X19_Y3_N45
\output1|Add5~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add5~8_combout\ = ( \output0|tmp_sum_5_6\(0) & ( !\output0|tmp_sum_5_6\(2) $ (!\output0|tmp_sum_3_4\(1)) ) ) # ( !\output0|tmp_sum_5_6\(0) & ( \output0|tmp_sum_5_6\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101101010100101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \output0|ALT_INV_tmp_sum_5_6\(2),
	datad => \output0|ALT_INV_tmp_sum_3_4\(1),
	dataf => \output0|ALT_INV_tmp_sum_5_6\(0),
	combout => \output1|Add5~8_combout\);

-- Location: FF_X19_Y3_N47
\output1|tmp_sum_3_4_5_6[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|Add5~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|tmp_sum_3_4_5_6\(5));

-- Location: FF_X22_Y3_N16
\output1|tmp_sum_b_0_1_2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|Add4~41_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|tmp_sum_b_0_1_2\(5));

-- Location: LABCELL_X19_Y3_N51
\output1|Add5~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add5~7_combout\ = ( \output0|tmp_sum_5_6\(0) & ( !\output0|tmp_sum_3_4\(1) ) ) # ( !\output0|tmp_sum_5_6\(0) & ( \output0|tmp_sum_3_4\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \output0|ALT_INV_tmp_sum_3_4\(1),
	dataf => \output0|ALT_INV_tmp_sum_5_6\(0),
	combout => \output1|Add5~7_combout\);

-- Location: FF_X19_Y3_N53
\output1|tmp_sum_3_4_5_6[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|Add5~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|tmp_sum_3_4_5_6\(4));

-- Location: FF_X22_Y3_N14
\output1|tmp_sum_b_0_1_2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|Add4~37_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|tmp_sum_b_0_1_2\(4));

-- Location: FF_X22_Y3_N10
\output1|tmp_sum_b_0_1_2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|Add4~33_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|tmp_sum_b_0_1_2\(3));

-- Location: LABCELL_X19_Y3_N54
\output1|Add5~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add5~6_combout\ = (\output0|tmp_sum_5_6\(2) & ((\output0|tmp_sum_3_4\(2)) # (\output0|tmp_sum_3_4\(1))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000111000001110000011100000111000001110000011100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \output0|ALT_INV_tmp_sum_3_4\(1),
	datab => \output0|ALT_INV_tmp_sum_3_4\(2),
	datac => \output0|ALT_INV_tmp_sum_5_6\(2),
	combout => \output1|Add5~6_combout\);

-- Location: FF_X19_Y3_N56
\output1|tmp_sum_3_4_5_6[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|Add5~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|tmp_sum_3_4_5_6\(3));

-- Location: FF_X22_Y3_N7
\output1|tmp_sum_b_0_1_2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|Add4~29_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|tmp_sum_b_0_1_2\(2));

-- Location: LABCELL_X19_Y3_N57
\output1|Add5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add5~5_combout\ = !\output0|tmp_sum_3_4\(2) $ (((!\output0|tmp_sum_5_6\(2)) # (\output0|tmp_sum_3_4\(1))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111110100101000011111010010100001111101001010000111110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \output0|ALT_INV_tmp_sum_3_4\(1),
	datac => \output0|ALT_INV_tmp_sum_3_4\(2),
	datad => \output0|ALT_INV_tmp_sum_5_6\(2),
	combout => \output1|Add5~5_combout\);

-- Location: FF_X19_Y3_N59
\output1|tmp_sum_3_4_5_6[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|Add5~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|tmp_sum_3_4_5_6\(2));

-- Location: FF_X22_Y3_N4
\output1|tmp_sum_b_0_1_2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|Add4~25_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|tmp_sum_b_0_1_2\(1));

-- Location: LABCELL_X19_Y3_N48
\output1|Add5~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add5~4_combout\ = !\output0|tmp_sum_3_4\(1) $ (!\output0|tmp_sum_5_6\(2))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010010110100101101001011010010110100101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \output0|ALT_INV_tmp_sum_3_4\(1),
	datac => \output0|ALT_INV_tmp_sum_5_6\(2),
	combout => \output1|Add5~4_combout\);

-- Location: FF_X19_Y3_N49
\output1|tmp_sum_3_4_5_6[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|Add5~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|tmp_sum_3_4_5_6\(1));

-- Location: FF_X19_Y3_N35
\output1|tmp_sum_3_4_5_6[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \output0|tmp_sum_3_4\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|tmp_sum_3_4_5_6\(0));

-- Location: LABCELL_X19_Y3_N0
\output1|Add6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add6~25_sumout\ = SUM(( \output0|tmp_sum_b_0_1_2\(0) ) + ( \output1|tmp_sum_3_4_5_6\(0) ) + ( !VCC ))
-- \output1|Add6~26\ = CARRY(( \output0|tmp_sum_b_0_1_2\(0) ) + ( \output1|tmp_sum_3_4_5_6\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \output1|ALT_INV_tmp_sum_3_4_5_6\(0),
	datad => \output0|ALT_INV_tmp_sum_b_0_1_2\(0),
	cin => GND,
	sumout => \output1|Add6~25_sumout\,
	cout => \output1|Add6~26\);

-- Location: LABCELL_X19_Y3_N3
\output1|Add6~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add6~29_sumout\ = SUM(( \output1|tmp_sum_3_4_5_6\(1) ) + ( \output1|tmp_sum_b_0_1_2\(1) ) + ( \output1|Add6~26\ ))
-- \output1|Add6~30\ = CARRY(( \output1|tmp_sum_3_4_5_6\(1) ) + ( \output1|tmp_sum_b_0_1_2\(1) ) + ( \output1|Add6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \output1|ALT_INV_tmp_sum_b_0_1_2\(1),
	datad => \output1|ALT_INV_tmp_sum_3_4_5_6\(1),
	cin => \output1|Add6~26\,
	sumout => \output1|Add6~29_sumout\,
	cout => \output1|Add6~30\);

-- Location: LABCELL_X19_Y3_N6
\output1|Add6~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add6~33_sumout\ = SUM(( \output1|tmp_sum_3_4_5_6\(2) ) + ( \output1|tmp_sum_b_0_1_2\(2) ) + ( \output1|Add6~30\ ))
-- \output1|Add6~34\ = CARRY(( \output1|tmp_sum_3_4_5_6\(2) ) + ( \output1|tmp_sum_b_0_1_2\(2) ) + ( \output1|Add6~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \output1|ALT_INV_tmp_sum_b_0_1_2\(2),
	datad => \output1|ALT_INV_tmp_sum_3_4_5_6\(2),
	cin => \output1|Add6~30\,
	sumout => \output1|Add6~33_sumout\,
	cout => \output1|Add6~34\);

-- Location: LABCELL_X19_Y3_N9
\output1|Add6~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add6~37_sumout\ = SUM(( \output1|tmp_sum_3_4_5_6\(3) ) + ( \output1|tmp_sum_b_0_1_2\(3) ) + ( \output1|Add6~34\ ))
-- \output1|Add6~38\ = CARRY(( \output1|tmp_sum_3_4_5_6\(3) ) + ( \output1|tmp_sum_b_0_1_2\(3) ) + ( \output1|Add6~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \output1|ALT_INV_tmp_sum_b_0_1_2\(3),
	datad => \output1|ALT_INV_tmp_sum_3_4_5_6\(3),
	cin => \output1|Add6~34\,
	sumout => \output1|Add6~37_sumout\,
	cout => \output1|Add6~38\);

-- Location: LABCELL_X19_Y3_N12
\output1|Add6~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add6~41_sumout\ = SUM(( \output1|tmp_sum_b_0_1_2\(4) ) + ( \output1|tmp_sum_3_4_5_6\(4) ) + ( \output1|Add6~38\ ))
-- \output1|Add6~42\ = CARRY(( \output1|tmp_sum_b_0_1_2\(4) ) + ( \output1|tmp_sum_3_4_5_6\(4) ) + ( \output1|Add6~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \output1|ALT_INV_tmp_sum_3_4_5_6\(4),
	datad => \output1|ALT_INV_tmp_sum_b_0_1_2\(4),
	cin => \output1|Add6~38\,
	sumout => \output1|Add6~41_sumout\,
	cout => \output1|Add6~42\);

-- Location: LABCELL_X19_Y3_N15
\output1|Add6~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add6~45_sumout\ = SUM(( \output1|tmp_sum_b_0_1_2\(5) ) + ( \output1|tmp_sum_3_4_5_6\(5) ) + ( \output1|Add6~42\ ))
-- \output1|Add6~46\ = CARRY(( \output1|tmp_sum_b_0_1_2\(5) ) + ( \output1|tmp_sum_3_4_5_6\(5) ) + ( \output1|Add6~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \output1|ALT_INV_tmp_sum_3_4_5_6\(5),
	datad => \output1|ALT_INV_tmp_sum_b_0_1_2\(5),
	cin => \output1|Add6~42\,
	sumout => \output1|Add6~45_sumout\,
	cout => \output1|Add6~46\);

-- Location: LABCELL_X19_Y3_N18
\output1|Add6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add6~13_sumout\ = SUM(( \output1|tmp_sum_3_4_5_6\(6) ) + ( \output1|tmp_sum_b_0_1_2\(6) ) + ( \output1|Add6~46\ ))
-- \output1|Add6~14\ = CARRY(( \output1|tmp_sum_3_4_5_6\(6) ) + ( \output1|tmp_sum_b_0_1_2\(6) ) + ( \output1|Add6~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \output1|ALT_INV_tmp_sum_b_0_1_2\(6),
	datad => \output1|ALT_INV_tmp_sum_3_4_5_6\(6),
	cin => \output1|Add6~46\,
	sumout => \output1|Add6~13_sumout\,
	cout => \output1|Add6~14\);

-- Location: LABCELL_X19_Y3_N21
\output1|Add6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add6~17_sumout\ = SUM(( \output1|tmp_sum_b_0_1_2\(7) ) + ( \output1|tmp_sum_3_4_5_6\(7) ) + ( \output1|Add6~14\ ))
-- \output1|Add6~18\ = CARRY(( \output1|tmp_sum_b_0_1_2\(7) ) + ( \output1|tmp_sum_3_4_5_6\(7) ) + ( \output1|Add6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \output1|ALT_INV_tmp_sum_3_4_5_6\(7),
	datad => \output1|ALT_INV_tmp_sum_b_0_1_2\(7),
	cin => \output1|Add6~14\,
	sumout => \output1|Add6~17_sumout\,
	cout => \output1|Add6~18\);

-- Location: LABCELL_X19_Y3_N24
\output1|Add6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add6~21_sumout\ = SUM(( \output1|tmp_sum_3_4_5_6\(8) ) + ( \output1|tmp_sum_b_0_1_2\(8) ) + ( \output1|Add6~18\ ))
-- \output1|Add6~22\ = CARRY(( \output1|tmp_sum_3_4_5_6\(8) ) + ( \output1|tmp_sum_b_0_1_2\(8) ) + ( \output1|Add6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \output1|ALT_INV_tmp_sum_b_0_1_2\(8),
	datad => \output1|ALT_INV_tmp_sum_3_4_5_6\(8),
	cin => \output1|Add6~18\,
	sumout => \output1|Add6~21_sumout\,
	cout => \output1|Add6~22\);

-- Location: LABCELL_X19_Y3_N27
\output1|Add6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add6~5_sumout\ = SUM(( \output1|tmp_sum_b_0_1_2\(9) ) + ( \output1|tmp_sum_3_4_5_6\(9) ) + ( \output1|Add6~22\ ))
-- \output1|Add6~6\ = CARRY(( \output1|tmp_sum_b_0_1_2\(9) ) + ( \output1|tmp_sum_3_4_5_6\(9) ) + ( \output1|Add6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \output1|ALT_INV_tmp_sum_b_0_1_2\(9),
	datac => \output1|ALT_INV_tmp_sum_3_4_5_6\(9),
	cin => \output1|Add6~22\,
	sumout => \output1|Add6~5_sumout\,
	cout => \output1|Add6~6\);

-- Location: LABCELL_X19_Y3_N30
\output1|Add6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add6~9_sumout\ = SUM(( \output1|tmp_sum_b_0_1_2\(10) ) + ( \output1|tmp_sum_3_4_5_6\(9) ) + ( \output1|Add6~6\ ))
-- \output1|Add6~10\ = CARRY(( \output1|tmp_sum_b_0_1_2\(10) ) + ( \output1|tmp_sum_3_4_5_6\(9) ) + ( \output1|Add6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \output1|ALT_INV_tmp_sum_3_4_5_6\(9),
	datac => \output1|ALT_INV_tmp_sum_b_0_1_2\(10),
	cin => \output1|Add6~6\,
	sumout => \output1|Add6~9_sumout\,
	cout => \output1|Add6~10\);

-- Location: LABCELL_X19_Y3_N33
\output1|Add6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add6~1_sumout\ = SUM(( \output1|tmp_sum_b_0_1_2\(10) ) + ( \output1|tmp_sum_3_4_5_6\(9) ) + ( \output1|Add6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \output1|ALT_INV_tmp_sum_b_0_1_2\(10),
	datab => \output1|ALT_INV_tmp_sum_3_4_5_6\(9),
	cin => \output1|Add6~10\,
	sumout => \output1|Add6~1_sumout\);

-- Location: FF_X19_Y2_N47
\output1|sum[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \output1|Add6~1_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|sum\(11));

-- Location: FF_X19_Y2_N17
\output1|sum[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \output1|Add6~9_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|sum\(10));

-- Location: FF_X19_Y3_N28
\output1|sum[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|Add6~5_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|sum\(9));

-- Location: FF_X19_Y2_N44
\output1|sum[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \output1|Add6~21_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|sum\(8));

-- Location: LABCELL_X18_Y2_N30
\output1|Add8~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add8~85_sumout\ = SUM(( \output1|Add7~93_sumout\ ) + ( VCC ) + ( !VCC ))
-- \output1|Add8~86\ = CARRY(( \output1|Add7~93_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \output1|ALT_INV_Add7~93_sumout\,
	cin => GND,
	sumout => \output1|Add8~85_sumout\,
	cout => \output1|Add8~86\);

-- Location: FF_X18_Y2_N31
\output1|voltage[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|Add8~85_sumout\,
	asdata => \output1|Add7~93_sumout\,
	sclr => \control|ly2_delay\(10),
	sload => \output1|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|voltage\(8));

-- Location: FF_X19_Y2_N14
\output1|sum[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \output1|Add6~17_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|sum\(7));

-- Location: FF_X19_Y2_N41
\output1|sum[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \output1|Add6~13_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|sum\(6));

-- Location: FF_X19_Y2_N25
\output1|sum[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \output1|Add6~45_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|sum\(5));

-- Location: FF_X19_Y3_N14
\output1|sum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|Add6~41_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|sum\(4));

-- Location: FF_X19_Y3_N11
\output1|sum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|Add6~37_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|sum\(3));

-- Location: FF_X19_Y3_N7
\output1|sum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|Add6~33_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|sum\(2));

-- Location: FF_X19_Y2_N29
\output1|sum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \output1|Add6~29_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|sum\(1));

-- Location: FF_X19_Y2_N53
\output1|sum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \output1|Add6~25_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|sum\(0));

-- Location: LABCELL_X19_Y2_N0
\output1|Add7~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add7~97_sumout\ = SUM(( \output1|voltage\(0) ) + ( \output1|sum\(0) ) + ( !VCC ))
-- \output1|Add7~98\ = CARRY(( \output1|voltage\(0) ) + ( \output1|sum\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \output1|ALT_INV_sum\(0),
	datad => \output1|ALT_INV_voltage\(0),
	cin => GND,
	sumout => \output1|Add7~97_sumout\,
	cout => \output1|Add7~98\);

-- Location: FF_X19_Y2_N2
\output1|voltage[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|Add7~97_sumout\,
	sclr => \control|ly2_delay\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|voltage\(0));

-- Location: LABCELL_X19_Y2_N3
\output1|Add7~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add7~101_sumout\ = SUM(( \output1|sum\(1) ) + ( \output1|voltage\(1) ) + ( \output1|Add7~98\ ))
-- \output1|Add7~102\ = CARRY(( \output1|sum\(1) ) + ( \output1|voltage\(1) ) + ( \output1|Add7~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \output1|ALT_INV_voltage\(1),
	datad => \output1|ALT_INV_sum\(1),
	cin => \output1|Add7~98\,
	sumout => \output1|Add7~101_sumout\,
	cout => \output1|Add7~102\);

-- Location: FF_X19_Y2_N5
\output1|voltage[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|Add7~101_sumout\,
	sclr => \control|ly2_delay\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|voltage\(1));

-- Location: LABCELL_X19_Y2_N6
\output1|Add7~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add7~105_sumout\ = SUM(( \output1|voltage\(2) ) + ( \output1|sum\(2) ) + ( \output1|Add7~102\ ))
-- \output1|Add7~106\ = CARRY(( \output1|voltage\(2) ) + ( \output1|sum\(2) ) + ( \output1|Add7~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \output1|ALT_INV_voltage\(2),
	datac => \output1|ALT_INV_sum\(2),
	cin => \output1|Add7~102\,
	sumout => \output1|Add7~105_sumout\,
	cout => \output1|Add7~106\);

-- Location: FF_X19_Y2_N8
\output1|voltage[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|Add7~105_sumout\,
	sclr => \control|ly2_delay\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|voltage\(2));

-- Location: LABCELL_X19_Y2_N9
\output1|Add7~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add7~109_sumout\ = SUM(( \output1|voltage\(3) ) + ( \output1|sum\(3) ) + ( \output1|Add7~106\ ))
-- \output1|Add7~110\ = CARRY(( \output1|voltage\(3) ) + ( \output1|sum\(3) ) + ( \output1|Add7~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \output1|ALT_INV_sum\(3),
	datad => \output1|ALT_INV_voltage\(3),
	cin => \output1|Add7~106\,
	sumout => \output1|Add7~109_sumout\,
	cout => \output1|Add7~110\);

-- Location: FF_X19_Y2_N10
\output1|voltage[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|Add7~109_sumout\,
	sclr => \control|ly2_delay\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|voltage\(3));

-- Location: LABCELL_X19_Y2_N12
\output1|Add7~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add7~113_sumout\ = SUM(( \output1|sum\(4) ) + ( \output1|voltage\(4) ) + ( \output1|Add7~110\ ))
-- \output1|Add7~114\ = CARRY(( \output1|sum\(4) ) + ( \output1|voltage\(4) ) + ( \output1|Add7~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \output1|ALT_INV_voltage\(4),
	datad => \output1|ALT_INV_sum\(4),
	cin => \output1|Add7~110\,
	sumout => \output1|Add7~113_sumout\,
	cout => \output1|Add7~114\);

-- Location: FF_X19_Y2_N38
\output1|voltage[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \output1|Add7~113_sumout\,
	sclr => \control|ly2_delay\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|voltage\(4));

-- Location: LABCELL_X19_Y2_N15
\output1|Add7~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add7~117_sumout\ = SUM(( \output1|voltage\(5) ) + ( \output1|sum\(5) ) + ( \output1|Add7~114\ ))
-- \output1|Add7~118\ = CARRY(( \output1|voltage\(5) ) + ( \output1|sum\(5) ) + ( \output1|Add7~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \output1|ALT_INV_voltage\(5),
	datac => \output1|ALT_INV_sum\(5),
	cin => \output1|Add7~114\,
	sumout => \output1|Add7~117_sumout\,
	cout => \output1|Add7~118\);

-- Location: FF_X19_Y2_N35
\output1|voltage[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \output1|Add7~117_sumout\,
	sclr => \control|ly2_delay\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|voltage\(5));

-- Location: LABCELL_X19_Y2_N18
\output1|Add7~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add7~85_sumout\ = SUM(( \output1|voltage\(6) ) + ( \output1|sum\(6) ) + ( \output1|Add7~118\ ))
-- \output1|Add7~86\ = CARRY(( \output1|voltage\(6) ) + ( \output1|sum\(6) ) + ( \output1|Add7~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \output1|ALT_INV_sum\(6),
	datac => \output1|ALT_INV_voltage\(6),
	cin => \output1|Add7~118\,
	sumout => \output1|Add7~85_sumout\,
	cout => \output1|Add7~86\);

-- Location: FF_X19_Y2_N20
\output1|voltage[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|Add7~85_sumout\,
	sclr => \control|ly2_delay\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|voltage\(6));

-- Location: LABCELL_X19_Y2_N21
\output1|Add7~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add7~89_sumout\ = SUM(( \output1|voltage\(7) ) + ( \output1|sum\(7) ) + ( \output1|Add7~86\ ))
-- \output1|Add7~90\ = CARRY(( \output1|voltage\(7) ) + ( \output1|sum\(7) ) + ( \output1|Add7~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \output1|ALT_INV_sum\(7),
	datad => \output1|ALT_INV_voltage\(7),
	cin => \output1|Add7~86\,
	sumout => \output1|Add7~89_sumout\,
	cout => \output1|Add7~90\);

-- Location: FF_X19_Y2_N23
\output1|voltage[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|Add7~89_sumout\,
	sclr => \control|ly2_delay\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|voltage\(7));

-- Location: LABCELL_X19_Y2_N24
\output1|Add7~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add7~93_sumout\ = SUM(( \output1|voltage\(8) ) + ( \output1|sum\(8) ) + ( \output1|Add7~90\ ))
-- \output1|Add7~94\ = CARRY(( \output1|voltage\(8) ) + ( \output1|sum\(8) ) + ( \output1|Add7~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \output1|ALT_INV_sum\(8),
	datac => \output1|ALT_INV_voltage\(8),
	cin => \output1|Add7~90\,
	sumout => \output1|Add7~93_sumout\,
	cout => \output1|Add7~94\);

-- Location: LABCELL_X18_Y2_N33
\output1|Add8~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add8~45_sumout\ = SUM(( \output1|Add7~45_sumout\ ) + ( VCC ) + ( \output1|Add8~86\ ))
-- \output1|Add8~46\ = CARRY(( \output1|Add7~45_sumout\ ) + ( VCC ) + ( \output1|Add8~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \output1|ALT_INV_Add7~45_sumout\,
	cin => \output1|Add8~86\,
	sumout => \output1|Add8~45_sumout\,
	cout => \output1|Add8~46\);

-- Location: FF_X18_Y2_N34
\output1|voltage[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|Add8~45_sumout\,
	asdata => \output1|Add7~45_sumout\,
	sclr => \control|ly2_delay\(10),
	sload => \output1|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|voltage\(9));

-- Location: LABCELL_X19_Y2_N27
\output1|Add7~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add7~45_sumout\ = SUM(( \output1|voltage\(9) ) + ( \output1|sum\(9) ) + ( \output1|Add7~94\ ))
-- \output1|Add7~46\ = CARRY(( \output1|voltage\(9) ) + ( \output1|sum\(9) ) + ( \output1|Add7~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \output1|ALT_INV_sum\(9),
	datad => \output1|ALT_INV_voltage\(9),
	cin => \output1|Add7~94\,
	sumout => \output1|Add7~45_sumout\,
	cout => \output1|Add7~46\);

-- Location: LABCELL_X18_Y2_N36
\output1|Add8~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add8~49_sumout\ = SUM(( \output1|Add7~49_sumout\ ) + ( VCC ) + ( \output1|Add8~46\ ))
-- \output1|Add8~50\ = CARRY(( \output1|Add7~49_sumout\ ) + ( VCC ) + ( \output1|Add8~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \output1|ALT_INV_Add7~49_sumout\,
	cin => \output1|Add8~46\,
	sumout => \output1|Add8~49_sumout\,
	cout => \output1|Add8~50\);

-- Location: FF_X18_Y2_N37
\output1|voltage[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|Add8~49_sumout\,
	asdata => \output1|Add7~49_sumout\,
	sclr => \control|ly2_delay\(10),
	sload => \output1|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|voltage\(10));

-- Location: LABCELL_X19_Y2_N30
\output1|Add7~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add7~49_sumout\ = SUM(( \output1|voltage\(10) ) + ( \output1|sum\(10) ) + ( \output1|Add7~46\ ))
-- \output1|Add7~50\ = CARRY(( \output1|voltage\(10) ) + ( \output1|sum\(10) ) + ( \output1|Add7~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \output1|ALT_INV_sum\(10),
	datac => \output1|ALT_INV_voltage\(10),
	cin => \output1|Add7~46\,
	sumout => \output1|Add7~49_sumout\,
	cout => \output1|Add7~50\);

-- Location: LABCELL_X18_Y2_N39
\output1|Add8~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add8~53_sumout\ = SUM(( \output1|Add7~53_sumout\ ) + ( VCC ) + ( \output1|Add8~50\ ))
-- \output1|Add8~54\ = CARRY(( \output1|Add7~53_sumout\ ) + ( VCC ) + ( \output1|Add8~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \output1|ALT_INV_Add7~53_sumout\,
	cin => \output1|Add8~50\,
	sumout => \output1|Add8~53_sumout\,
	cout => \output1|Add8~54\);

-- Location: FF_X18_Y2_N40
\output1|voltage[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|Add8~53_sumout\,
	asdata => \output1|Add7~53_sumout\,
	sclr => \control|ly2_delay\(10),
	sload => \output1|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|voltage\(11));

-- Location: LABCELL_X19_Y2_N33
\output1|Add7~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add7~53_sumout\ = SUM(( \output1|sum\(11) ) + ( \output1|voltage\(11) ) + ( \output1|Add7~50\ ))
-- \output1|Add7~54\ = CARRY(( \output1|sum\(11) ) + ( \output1|voltage\(11) ) + ( \output1|Add7~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \output1|ALT_INV_voltage\(11),
	datad => \output1|ALT_INV_sum\(11),
	cin => \output1|Add7~50\,
	sumout => \output1|Add7~53_sumout\,
	cout => \output1|Add7~54\);

-- Location: LABCELL_X18_Y2_N42
\output1|Add8~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add8~57_sumout\ = SUM(( \output1|Add7~57_sumout\ ) + ( VCC ) + ( \output1|Add8~54\ ))
-- \output1|Add8~58\ = CARRY(( \output1|Add7~57_sumout\ ) + ( VCC ) + ( \output1|Add8~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \output1|ALT_INV_Add7~57_sumout\,
	cin => \output1|Add8~54\,
	sumout => \output1|Add8~57_sumout\,
	cout => \output1|Add8~58\);

-- Location: FF_X18_Y2_N43
\output1|voltage[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|Add8~57_sumout\,
	asdata => \output1|Add7~57_sumout\,
	sclr => \control|ly2_delay\(10),
	sload => \output1|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|voltage\(12));

-- Location: LABCELL_X19_Y2_N36
\output1|Add7~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add7~57_sumout\ = SUM(( \output1|sum\(11) ) + ( \output1|voltage\(12) ) + ( \output1|Add7~54\ ))
-- \output1|Add7~58\ = CARRY(( \output1|sum\(11) ) + ( \output1|voltage\(12) ) + ( \output1|Add7~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \output1|ALT_INV_voltage\(12),
	datad => \output1|ALT_INV_sum\(11),
	cin => \output1|Add7~54\,
	sumout => \output1|Add7~57_sumout\,
	cout => \output1|Add7~58\);

-- Location: LABCELL_X18_Y2_N45
\output1|Add8~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add8~61_sumout\ = SUM(( \output1|Add7~61_sumout\ ) + ( VCC ) + ( \output1|Add8~58\ ))
-- \output1|Add8~62\ = CARRY(( \output1|Add7~61_sumout\ ) + ( VCC ) + ( \output1|Add8~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \output1|ALT_INV_Add7~61_sumout\,
	cin => \output1|Add8~58\,
	sumout => \output1|Add8~61_sumout\,
	cout => \output1|Add8~62\);

-- Location: FF_X18_Y2_N46
\output1|voltage[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|Add8~61_sumout\,
	asdata => \output1|Add7~61_sumout\,
	sclr => \control|ly2_delay\(10),
	sload => \output1|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|voltage\(13));

-- Location: LABCELL_X19_Y2_N39
\output1|Add7~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add7~61_sumout\ = SUM(( \output1|sum\(11) ) + ( \output1|voltage\(13) ) + ( \output1|Add7~58\ ))
-- \output1|Add7~62\ = CARRY(( \output1|sum\(11) ) + ( \output1|voltage\(13) ) + ( \output1|Add7~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \output1|ALT_INV_voltage\(13),
	datad => \output1|ALT_INV_sum\(11),
	cin => \output1|Add7~58\,
	sumout => \output1|Add7~61_sumout\,
	cout => \output1|Add7~62\);

-- Location: LABCELL_X18_Y2_N48
\output1|Add8~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add8~89_sumout\ = SUM(( \output1|Add7~121_sumout\ ) + ( VCC ) + ( \output1|Add8~62\ ))
-- \output1|Add8~90\ = CARRY(( \output1|Add7~121_sumout\ ) + ( VCC ) + ( \output1|Add8~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \output1|ALT_INV_Add7~121_sumout\,
	cin => \output1|Add8~62\,
	sumout => \output1|Add8~89_sumout\,
	cout => \output1|Add8~90\);

-- Location: FF_X18_Y2_N49
\output1|voltage[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|Add8~89_sumout\,
	asdata => \output1|Add7~121_sumout\,
	sclr => \control|ly2_delay\(10),
	sload => \output1|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|voltage\(14));

-- Location: LABCELL_X19_Y2_N42
\output1|Add7~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add7~121_sumout\ = SUM(( \output1|voltage\(14) ) + ( \output1|sum\(11) ) + ( \output1|Add7~62\ ))
-- \output1|Add7~122\ = CARRY(( \output1|voltage\(14) ) + ( \output1|sum\(11) ) + ( \output1|Add7~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \output1|ALT_INV_sum\(11),
	datac => \output1|ALT_INV_voltage\(14),
	cin => \output1|Add7~62\,
	sumout => \output1|Add7~121_sumout\,
	cout => \output1|Add7~122\);

-- Location: LABCELL_X18_Y2_N51
\output1|Add8~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add8~93_sumout\ = SUM(( \output1|Add7~125_sumout\ ) + ( VCC ) + ( \output1|Add8~90\ ))
-- \output1|Add8~94\ = CARRY(( \output1|Add7~125_sumout\ ) + ( VCC ) + ( \output1|Add8~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \output1|ALT_INV_Add7~125_sumout\,
	cin => \output1|Add8~90\,
	sumout => \output1|Add8~93_sumout\,
	cout => \output1|Add8~94\);

-- Location: FF_X18_Y2_N52
\output1|voltage[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|Add8~93_sumout\,
	asdata => \output1|Add7~125_sumout\,
	sclr => \control|ly2_delay\(10),
	sload => \output1|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|voltage\(15));

-- Location: LABCELL_X19_Y2_N45
\output1|Add7~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add7~125_sumout\ = SUM(( \output1|voltage\(15) ) + ( \output1|sum\(11) ) + ( \output1|Add7~122\ ))
-- \output1|Add7~126\ = CARRY(( \output1|voltage\(15) ) + ( \output1|sum\(11) ) + ( \output1|Add7~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \output1|ALT_INV_voltage\(15),
	datac => \output1|ALT_INV_sum\(11),
	cin => \output1|Add7~122\,
	sumout => \output1|Add7~125_sumout\,
	cout => \output1|Add7~126\);

-- Location: LABCELL_X18_Y2_N54
\output1|Add8~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add8~29_sumout\ = SUM(( \output1|Add7~29_sumout\ ) + ( VCC ) + ( \output1|Add8~94\ ))
-- \output1|Add8~30\ = CARRY(( \output1|Add7~29_sumout\ ) + ( VCC ) + ( \output1|Add8~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \output1|ALT_INV_Add7~29_sumout\,
	cin => \output1|Add8~94\,
	sumout => \output1|Add8~29_sumout\,
	cout => \output1|Add8~30\);

-- Location: FF_X18_Y2_N55
\output1|voltage[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|Add8~29_sumout\,
	asdata => \output1|Add7~29_sumout\,
	sclr => \control|ly2_delay\(10),
	sload => \output1|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|voltage\(16));

-- Location: LABCELL_X19_Y2_N48
\output1|Add7~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add7~29_sumout\ = SUM(( \output1|sum\(11) ) + ( \output1|voltage\(16) ) + ( \output1|Add7~126\ ))
-- \output1|Add7~30\ = CARRY(( \output1|sum\(11) ) + ( \output1|voltage\(16) ) + ( \output1|Add7~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \output1|ALT_INV_voltage\(16),
	datad => \output1|ALT_INV_sum\(11),
	cin => \output1|Add7~126\,
	sumout => \output1|Add7~29_sumout\,
	cout => \output1|Add7~30\);

-- Location: LABCELL_X18_Y2_N57
\output1|Add8~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add8~65_sumout\ = SUM(( \output1|Add7~65_sumout\ ) + ( VCC ) + ( \output1|Add8~30\ ))
-- \output1|Add8~66\ = CARRY(( \output1|Add7~65_sumout\ ) + ( VCC ) + ( \output1|Add8~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \output1|ALT_INV_Add7~65_sumout\,
	cin => \output1|Add8~30\,
	sumout => \output1|Add8~65_sumout\,
	cout => \output1|Add8~66\);

-- Location: FF_X18_Y2_N58
\output1|voltage[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|Add8~65_sumout\,
	asdata => \output1|Add7~65_sumout\,
	sclr => \control|ly2_delay\(10),
	sload => \output1|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|voltage\(17));

-- Location: LABCELL_X19_Y2_N51
\output1|Add7~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add7~65_sumout\ = SUM(( \output1|voltage\(17) ) + ( \output1|sum\(11) ) + ( \output1|Add7~30\ ))
-- \output1|Add7~66\ = CARRY(( \output1|voltage\(17) ) + ( \output1|sum\(11) ) + ( \output1|Add7~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \output1|ALT_INV_voltage\(17),
	datac => \output1|ALT_INV_sum\(11),
	cin => \output1|Add7~30\,
	sumout => \output1|Add7~65_sumout\,
	cout => \output1|Add7~66\);

-- Location: LABCELL_X18_Y1_N0
\output1|Add8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add8~13_sumout\ = SUM(( \output1|Add7~13_sumout\ ) + ( VCC ) + ( \output1|Add8~66\ ))
-- \output1|Add8~14\ = CARRY(( \output1|Add7~13_sumout\ ) + ( VCC ) + ( \output1|Add8~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \output1|ALT_INV_Add7~13_sumout\,
	cin => \output1|Add8~66\,
	sumout => \output1|Add8~13_sumout\,
	cout => \output1|Add8~14\);

-- Location: FF_X18_Y1_N1
\output1|voltage[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|Add8~13_sumout\,
	asdata => \output1|Add7~13_sumout\,
	sclr => \control|ly2_delay\(10),
	sload => \output1|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|voltage\(18));

-- Location: LABCELL_X19_Y2_N54
\output1|Add7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add7~13_sumout\ = SUM(( \output1|sum\(11) ) + ( \output1|voltage\(18) ) + ( \output1|Add7~66\ ))
-- \output1|Add7~14\ = CARRY(( \output1|sum\(11) ) + ( \output1|voltage\(18) ) + ( \output1|Add7~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \output1|ALT_INV_voltage\(18),
	datad => \output1|ALT_INV_sum\(11),
	cin => \output1|Add7~66\,
	sumout => \output1|Add7~13_sumout\,
	cout => \output1|Add7~14\);

-- Location: LABCELL_X18_Y1_N3
\output1|Add8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add8~17_sumout\ = SUM(( \output1|Add7~17_sumout\ ) + ( VCC ) + ( \output1|Add8~14\ ))
-- \output1|Add8~18\ = CARRY(( \output1|Add7~17_sumout\ ) + ( VCC ) + ( \output1|Add8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \output1|ALT_INV_Add7~17_sumout\,
	cin => \output1|Add8~14\,
	sumout => \output1|Add8~17_sumout\,
	cout => \output1|Add8~18\);

-- Location: FF_X18_Y1_N5
\output1|voltage[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|Add8~17_sumout\,
	asdata => \output1|Add7~17_sumout\,
	sclr => \control|ly2_delay\(10),
	sload => \output1|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|voltage\(19));

-- Location: LABCELL_X19_Y2_N57
\output1|Add7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add7~17_sumout\ = SUM(( \output1|voltage\(19) ) + ( \output1|sum\(11) ) + ( \output1|Add7~14\ ))
-- \output1|Add7~18\ = CARRY(( \output1|voltage\(19) ) + ( \output1|sum\(11) ) + ( \output1|Add7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \output1|ALT_INV_sum\(11),
	datad => \output1|ALT_INV_voltage\(19),
	cin => \output1|Add7~14\,
	sumout => \output1|Add7~17_sumout\,
	cout => \output1|Add7~18\);

-- Location: LABCELL_X18_Y1_N6
\output1|Add8~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add8~21_sumout\ = SUM(( \output1|Add7~21_sumout\ ) + ( VCC ) + ( \output1|Add8~18\ ))
-- \output1|Add8~22\ = CARRY(( \output1|Add7~21_sumout\ ) + ( VCC ) + ( \output1|Add8~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \output1|ALT_INV_Add7~21_sumout\,
	cin => \output1|Add8~18\,
	sumout => \output1|Add8~21_sumout\,
	cout => \output1|Add8~22\);

-- Location: FF_X18_Y1_N7
\output1|voltage[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|Add8~21_sumout\,
	asdata => \output1|Add7~21_sumout\,
	sclr => \control|ly2_delay\(10),
	sload => \output1|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|voltage\(20));

-- Location: LABCELL_X19_Y1_N0
\output1|Add7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add7~21_sumout\ = SUM(( \output1|voltage\(20) ) + ( \output1|sum\(11) ) + ( \output1|Add7~18\ ))
-- \output1|Add7~22\ = CARRY(( \output1|voltage\(20) ) + ( \output1|sum\(11) ) + ( \output1|Add7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \output1|ALT_INV_sum\(11),
	datac => \output1|ALT_INV_voltage\(20),
	cin => \output1|Add7~18\,
	sumout => \output1|Add7~21_sumout\,
	cout => \output1|Add7~22\);

-- Location: LABCELL_X18_Y1_N9
\output1|Add8~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add8~33_sumout\ = SUM(( \output1|Add7~33_sumout\ ) + ( VCC ) + ( \output1|Add8~22\ ))
-- \output1|Add8~34\ = CARRY(( \output1|Add7~33_sumout\ ) + ( VCC ) + ( \output1|Add8~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \output1|ALT_INV_Add7~33_sumout\,
	cin => \output1|Add8~22\,
	sumout => \output1|Add8~33_sumout\,
	cout => \output1|Add8~34\);

-- Location: FF_X18_Y1_N10
\output1|voltage[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|Add8~33_sumout\,
	asdata => \output1|Add7~33_sumout\,
	sclr => \control|ly2_delay\(10),
	sload => \output1|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|voltage\(21));

-- Location: LABCELL_X19_Y1_N3
\output1|Add7~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add7~33_sumout\ = SUM(( \output1|voltage\(21) ) + ( \output1|sum\(11) ) + ( \output1|Add7~22\ ))
-- \output1|Add7~34\ = CARRY(( \output1|voltage\(21) ) + ( \output1|sum\(11) ) + ( \output1|Add7~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \output1|ALT_INV_sum\(11),
	datac => \output1|ALT_INV_voltage\(21),
	cin => \output1|Add7~22\,
	sumout => \output1|Add7~33_sumout\,
	cout => \output1|Add7~34\);

-- Location: LABCELL_X18_Y1_N12
\output1|Add8~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add8~69_sumout\ = SUM(( \output1|Add7~69_sumout\ ) + ( VCC ) + ( \output1|Add8~34\ ))
-- \output1|Add8~70\ = CARRY(( \output1|Add7~69_sumout\ ) + ( VCC ) + ( \output1|Add8~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \output1|ALT_INV_Add7~69_sumout\,
	cin => \output1|Add8~34\,
	sumout => \output1|Add8~69_sumout\,
	cout => \output1|Add8~70\);

-- Location: FF_X18_Y1_N13
\output1|voltage[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|Add8~69_sumout\,
	asdata => \output1|Add7~69_sumout\,
	sclr => \control|ly2_delay\(10),
	sload => \output1|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|voltage\(22));

-- Location: LABCELL_X19_Y1_N6
\output1|Add7~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add7~69_sumout\ = SUM(( \output1|voltage\(22) ) + ( \output1|sum\(11) ) + ( \output1|Add7~34\ ))
-- \output1|Add7~70\ = CARRY(( \output1|voltage\(22) ) + ( \output1|sum\(11) ) + ( \output1|Add7~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \output1|ALT_INV_sum\(11),
	datac => \output1|ALT_INV_voltage\(22),
	cin => \output1|Add7~34\,
	sumout => \output1|Add7~69_sumout\,
	cout => \output1|Add7~70\);

-- Location: LABCELL_X18_Y1_N15
\output1|Add8~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add8~37_sumout\ = SUM(( \output1|Add7~37_sumout\ ) + ( VCC ) + ( \output1|Add8~70\ ))
-- \output1|Add8~38\ = CARRY(( \output1|Add7~37_sumout\ ) + ( VCC ) + ( \output1|Add8~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \output1|ALT_INV_Add7~37_sumout\,
	cin => \output1|Add8~70\,
	sumout => \output1|Add8~37_sumout\,
	cout => \output1|Add8~38\);

-- Location: FF_X18_Y1_N16
\output1|voltage[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|Add8~37_sumout\,
	asdata => \output1|Add7~37_sumout\,
	sclr => \control|ly2_delay\(10),
	sload => \output1|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|voltage\(23));

-- Location: LABCELL_X19_Y1_N9
\output1|Add7~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add7~37_sumout\ = SUM(( \output1|voltage\(23) ) + ( \output1|sum\(11) ) + ( \output1|Add7~70\ ))
-- \output1|Add7~38\ = CARRY(( \output1|voltage\(23) ) + ( \output1|sum\(11) ) + ( \output1|Add7~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \output1|ALT_INV_sum\(11),
	datac => \output1|ALT_INV_voltage\(23),
	cin => \output1|Add7~70\,
	sumout => \output1|Add7~37_sumout\,
	cout => \output1|Add7~38\);

-- Location: LABCELL_X18_Y1_N18
\output1|Add8~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add8~25_sumout\ = SUM(( \output1|Add7~25_sumout\ ) + ( VCC ) + ( \output1|Add8~38\ ))
-- \output1|Add8~26\ = CARRY(( \output1|Add7~25_sumout\ ) + ( VCC ) + ( \output1|Add8~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \output1|ALT_INV_Add7~25_sumout\,
	cin => \output1|Add8~38\,
	sumout => \output1|Add8~25_sumout\,
	cout => \output1|Add8~26\);

-- Location: FF_X18_Y1_N19
\output1|voltage[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|Add8~25_sumout\,
	asdata => \output1|Add7~25_sumout\,
	sclr => \control|ly2_delay\(10),
	sload => \output1|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|voltage\(24));

-- Location: LABCELL_X19_Y1_N12
\output1|Add7~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add7~25_sumout\ = SUM(( \output1|sum\(11) ) + ( \output1|voltage\(24) ) + ( \output1|Add7~38\ ))
-- \output1|Add7~26\ = CARRY(( \output1|sum\(11) ) + ( \output1|voltage\(24) ) + ( \output1|Add7~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \output1|ALT_INV_sum\(11),
	dataf => \output1|ALT_INV_voltage\(24),
	cin => \output1|Add7~38\,
	sumout => \output1|Add7~25_sumout\,
	cout => \output1|Add7~26\);

-- Location: LABCELL_X19_Y1_N36
\output1|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|LessThan0~0_combout\ = ( !\output1|Add7~17_sumout\ & ( !\output1|Add7~25_sumout\ & ( (!\output1|Add7~21_sumout\ & !\output1|Add7~13_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \output1|ALT_INV_Add7~21_sumout\,
	datac => \output1|ALT_INV_Add7~13_sumout\,
	datae => \output1|ALT_INV_Add7~17_sumout\,
	dataf => \output1|ALT_INV_Add7~25_sumout\,
	combout => \output1|LessThan0~0_combout\);

-- Location: LABCELL_X18_Y2_N24
\output1|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|LessThan0~1_combout\ = ( !\output1|Add7~45_sumout\ & ( !\output1|Add7~61_sumout\ & ( (!\output1|Add7~49_sumout\ & (!\output1|Add7~53_sumout\ & !\output1|Add7~57_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \output1|ALT_INV_Add7~49_sumout\,
	datac => \output1|ALT_INV_Add7~53_sumout\,
	datad => \output1|ALT_INV_Add7~57_sumout\,
	datae => \output1|ALT_INV_Add7~45_sumout\,
	dataf => \output1|ALT_INV_Add7~61_sumout\,
	combout => \output1|LessThan0~1_combout\);

-- Location: LABCELL_X18_Y1_N21
\output1|Add8~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add8~73_sumout\ = SUM(( \output1|Add7~73_sumout\ ) + ( VCC ) + ( \output1|Add8~26\ ))
-- \output1|Add8~74\ = CARRY(( \output1|Add7~73_sumout\ ) + ( VCC ) + ( \output1|Add8~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \output1|ALT_INV_Add7~73_sumout\,
	cin => \output1|Add8~26\,
	sumout => \output1|Add8~73_sumout\,
	cout => \output1|Add8~74\);

-- Location: FF_X18_Y1_N22
\output1|voltage[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|Add8~73_sumout\,
	asdata => \output1|Add7~73_sumout\,
	sclr => \control|ly2_delay\(10),
	sload => \output1|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|voltage\(25));

-- Location: LABCELL_X19_Y1_N15
\output1|Add7~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add7~73_sumout\ = SUM(( \output1|voltage\(25) ) + ( \output1|sum\(11) ) + ( \output1|Add7~26\ ))
-- \output1|Add7~74\ = CARRY(( \output1|voltage\(25) ) + ( \output1|sum\(11) ) + ( \output1|Add7~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \output1|ALT_INV_sum\(11),
	datad => \output1|ALT_INV_voltage\(25),
	cin => \output1|Add7~26\,
	sumout => \output1|Add7~73_sumout\,
	cout => \output1|Add7~74\);

-- Location: LABCELL_X18_Y1_N24
\output1|Add8~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add8~41_sumout\ = SUM(( \output1|Add7~41_sumout\ ) + ( VCC ) + ( \output1|Add8~74\ ))
-- \output1|Add8~42\ = CARRY(( \output1|Add7~41_sumout\ ) + ( VCC ) + ( \output1|Add8~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \output1|ALT_INV_Add7~41_sumout\,
	cin => \output1|Add8~74\,
	sumout => \output1|Add8~41_sumout\,
	cout => \output1|Add8~42\);

-- Location: FF_X18_Y1_N25
\output1|voltage[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|Add8~41_sumout\,
	asdata => \output1|Add7~41_sumout\,
	sclr => \control|ly2_delay\(10),
	sload => \output1|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|voltage\(26));

-- Location: LABCELL_X19_Y1_N18
\output1|Add7~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add7~41_sumout\ = SUM(( \output1|sum\(11) ) + ( \output1|voltage\(26) ) + ( \output1|Add7~74\ ))
-- \output1|Add7~42\ = CARRY(( \output1|sum\(11) ) + ( \output1|voltage\(26) ) + ( \output1|Add7~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \output1|ALT_INV_sum\(11),
	dataf => \output1|ALT_INV_voltage\(26),
	cin => \output1|Add7~74\,
	sumout => \output1|Add7~41_sumout\,
	cout => \output1|Add7~42\);

-- Location: LABCELL_X18_Y1_N27
\output1|Add8~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add8~77_sumout\ = SUM(( \output1|Add7~77_sumout\ ) + ( VCC ) + ( \output1|Add8~42\ ))
-- \output1|Add8~78\ = CARRY(( \output1|Add7~77_sumout\ ) + ( VCC ) + ( \output1|Add8~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \output1|ALT_INV_Add7~77_sumout\,
	cin => \output1|Add8~42\,
	sumout => \output1|Add8~77_sumout\,
	cout => \output1|Add8~78\);

-- Location: FF_X18_Y1_N28
\output1|voltage[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|Add8~77_sumout\,
	asdata => \output1|Add7~77_sumout\,
	sclr => \control|ly2_delay\(10),
	sload => \output1|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|voltage\(27));

-- Location: LABCELL_X19_Y1_N21
\output1|Add7~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add7~77_sumout\ = SUM(( \output1|voltage\(27) ) + ( \output1|sum\(11) ) + ( \output1|Add7~42\ ))
-- \output1|Add7~78\ = CARRY(( \output1|voltage\(27) ) + ( \output1|sum\(11) ) + ( \output1|Add7~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \output1|ALT_INV_sum\(11),
	datad => \output1|ALT_INV_voltage\(27),
	cin => \output1|Add7~42\,
	sumout => \output1|Add7~77_sumout\,
	cout => \output1|Add7~78\);

-- Location: LABCELL_X18_Y1_N30
\output1|Add8~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add8~81_sumout\ = SUM(( \output1|Add7~81_sumout\ ) + ( VCC ) + ( \output1|Add8~78\ ))
-- \output1|Add8~82\ = CARRY(( \output1|Add7~81_sumout\ ) + ( VCC ) + ( \output1|Add8~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \output1|ALT_INV_Add7~81_sumout\,
	cin => \output1|Add8~78\,
	sumout => \output1|Add8~81_sumout\,
	cout => \output1|Add8~82\);

-- Location: FF_X18_Y1_N31
\output1|voltage[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|Add8~81_sumout\,
	asdata => \output1|Add7~81_sumout\,
	sclr => \control|ly2_delay\(10),
	sload => \output1|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|voltage\(28));

-- Location: LABCELL_X19_Y1_N24
\output1|Add7~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add7~81_sumout\ = SUM(( \output1|voltage\(28) ) + ( \output1|sum\(11) ) + ( \output1|Add7~78\ ))
-- \output1|Add7~82\ = CARRY(( \output1|voltage\(28) ) + ( \output1|sum\(11) ) + ( \output1|Add7~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \output1|ALT_INV_sum\(11),
	datac => \output1|ALT_INV_voltage\(28),
	cin => \output1|Add7~78\,
	sumout => \output1|Add7~81_sumout\,
	cout => \output1|Add7~82\);

-- Location: LABCELL_X18_Y1_N33
\output1|Add8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add8~1_sumout\ = SUM(( \output1|Add7~1_sumout\ ) + ( VCC ) + ( \output1|Add8~82\ ))
-- \output1|Add8~2\ = CARRY(( \output1|Add7~1_sumout\ ) + ( VCC ) + ( \output1|Add8~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \output1|ALT_INV_Add7~1_sumout\,
	cin => \output1|Add8~82\,
	sumout => \output1|Add8~1_sumout\,
	cout => \output1|Add8~2\);

-- Location: FF_X18_Y1_N34
\output1|voltage[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|Add8~1_sumout\,
	asdata => \output1|Add7~1_sumout\,
	sclr => \control|ly2_delay\(10),
	sload => \output1|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|voltage\(29));

-- Location: LABCELL_X19_Y1_N27
\output1|Add7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add7~1_sumout\ = SUM(( \output1|voltage\(29) ) + ( \output1|sum\(11) ) + ( \output1|Add7~82\ ))
-- \output1|Add7~2\ = CARRY(( \output1|voltage\(29) ) + ( \output1|sum\(11) ) + ( \output1|Add7~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \output1|ALT_INV_sum\(11),
	datad => \output1|ALT_INV_voltage\(29),
	cin => \output1|Add7~82\,
	sumout => \output1|Add7~1_sumout\,
	cout => \output1|Add7~2\);

-- Location: LABCELL_X18_Y1_N36
\output1|Add8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add8~5_sumout\ = SUM(( \output1|Add7~5_sumout\ ) + ( VCC ) + ( \output1|Add8~2\ ))
-- \output1|Add8~6\ = CARRY(( \output1|Add7~5_sumout\ ) + ( VCC ) + ( \output1|Add8~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \output1|ALT_INV_Add7~5_sumout\,
	cin => \output1|Add8~2\,
	sumout => \output1|Add8~5_sumout\,
	cout => \output1|Add8~6\);

-- Location: FF_X18_Y1_N37
\output1|voltage[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|Add8~5_sumout\,
	asdata => \output1|Add7~5_sumout\,
	sclr => \control|ly2_delay\(10),
	sload => \output1|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|voltage\(30));

-- Location: LABCELL_X19_Y1_N30
\output1|Add7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add7~5_sumout\ = SUM(( \output1|voltage\(30) ) + ( \output1|sum\(11) ) + ( \output1|Add7~2\ ))
-- \output1|Add7~6\ = CARRY(( \output1|voltage\(30) ) + ( \output1|sum\(11) ) + ( \output1|Add7~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \output1|ALT_INV_sum\(11),
	datac => \output1|ALT_INV_voltage\(30),
	cin => \output1|Add7~2\,
	sumout => \output1|Add7~5_sumout\,
	cout => \output1|Add7~6\);

-- Location: LABCELL_X18_Y1_N39
\output1|Add8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add8~9_sumout\ = SUM(( \output1|Add7~9_sumout\ ) + ( VCC ) + ( \output1|Add8~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \output1|ALT_INV_Add7~9_sumout\,
	cin => \output1|Add8~6\,
	sumout => \output1|Add8~9_sumout\);

-- Location: FF_X18_Y1_N40
\output1|voltage[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \output1|Add8~9_sumout\,
	asdata => \output1|Add7~9_sumout\,
	sclr => \control|ly2_delay\(10),
	sload => \output1|ALT_INV_LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|voltage\(31));

-- Location: LABCELL_X19_Y1_N33
\output1|Add7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|Add7~9_sumout\ = SUM(( \output1|voltage\(31) ) + ( \output1|sum\(11) ) + ( \output1|Add7~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \output1|ALT_INV_voltage\(31),
	datab => \output1|ALT_INV_sum\(11),
	cin => \output1|Add7~6\,
	sumout => \output1|Add7~9_sumout\);

-- Location: LABCELL_X18_Y2_N18
\output1|LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|LessThan0~2_combout\ = ( !\output1|Add7~109_sumout\ & ( !\output1|Add7~117_sumout\ & ( (!\output1|Add7~97_sumout\ & (!\output1|Add7~105_sumout\ & (!\output1|Add7~101_sumout\ & !\output1|Add7~113_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \output1|ALT_INV_Add7~97_sumout\,
	datab => \output1|ALT_INV_Add7~105_sumout\,
	datac => \output1|ALT_INV_Add7~101_sumout\,
	datad => \output1|ALT_INV_Add7~113_sumout\,
	datae => \output1|ALT_INV_Add7~109_sumout\,
	dataf => \output1|ALT_INV_Add7~117_sumout\,
	combout => \output1|LessThan0~2_combout\);

-- Location: LABCELL_X18_Y2_N12
\output1|LessThan0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|LessThan0~3_combout\ = ( !\output1|Add7~125_sumout\ & ( \output1|LessThan0~2_combout\ & ( (!\output1|Add7~121_sumout\ & ((!\output1|Add7~93_sumout\) # ((!\output1|Add7~85_sumout\ & !\output1|Add7~89_sumout\)))) ) ) ) # ( 
-- !\output1|Add7~125_sumout\ & ( !\output1|LessThan0~2_combout\ & ( (!\output1|Add7~93_sumout\ & !\output1|Add7~121_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000000000000000000011101100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \output1|ALT_INV_Add7~85_sumout\,
	datab => \output1|ALT_INV_Add7~93_sumout\,
	datac => \output1|ALT_INV_Add7~89_sumout\,
	datad => \output1|ALT_INV_Add7~121_sumout\,
	datae => \output1|ALT_INV_Add7~125_sumout\,
	dataf => \output1|ALT_INV_LessThan0~2_combout\,
	combout => \output1|LessThan0~3_combout\);

-- Location: LABCELL_X19_Y1_N54
\output1|LessThan0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|LessThan0~5_combout\ = ( !\output1|Add7~65_sumout\ & ( !\output1|Add7~81_sumout\ & ( (!\output1|Add7~33_sumout\ & (!\output1|Add7~29_sumout\ & (!\output1|Add7~41_sumout\ & !\output1|Add7~37_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \output1|ALT_INV_Add7~33_sumout\,
	datab => \output1|ALT_INV_Add7~29_sumout\,
	datac => \output1|ALT_INV_Add7~41_sumout\,
	datad => \output1|ALT_INV_Add7~37_sumout\,
	datae => \output1|ALT_INV_Add7~65_sumout\,
	dataf => \output1|ALT_INV_Add7~81_sumout\,
	combout => \output1|LessThan0~5_combout\);

-- Location: LABCELL_X19_Y1_N42
\output1|LessThan0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|LessThan0~6_combout\ = ( !\output1|Add7~1_sumout\ & ( !\output1|Add7~5_sumout\ & ( (!\output1|Add7~69_sumout\ & (!\output1|Add7~77_sumout\ & !\output1|Add7~73_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \output1|ALT_INV_Add7~69_sumout\,
	datac => \output1|ALT_INV_Add7~77_sumout\,
	datad => \output1|ALT_INV_Add7~73_sumout\,
	datae => \output1|ALT_INV_Add7~1_sumout\,
	dataf => \output1|ALT_INV_Add7~5_sumout\,
	combout => \output1|LessThan0~6_combout\);

-- Location: LABCELL_X19_Y1_N48
\output1|LessThan0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \output1|LessThan0~4_combout\ = ( \output1|LessThan0~5_combout\ & ( \output1|LessThan0~6_combout\ & ( (!\output1|Add7~9_sumout\ & ((!\output1|LessThan0~0_combout\) # ((!\output1|LessThan0~1_combout\) # (!\output1|LessThan0~3_combout\)))) ) ) ) # ( 
-- !\output1|LessThan0~5_combout\ & ( \output1|LessThan0~6_combout\ & ( !\output1|Add7~9_sumout\ ) ) ) # ( \output1|LessThan0~5_combout\ & ( !\output1|LessThan0~6_combout\ & ( !\output1|Add7~9_sumout\ ) ) ) # ( !\output1|LessThan0~5_combout\ & ( 
-- !\output1|LessThan0~6_combout\ & ( !\output1|Add7~9_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \output1|ALT_INV_LessThan0~0_combout\,
	datab => \output1|ALT_INV_LessThan0~1_combout\,
	datac => \output1|ALT_INV_Add7~9_sumout\,
	datad => \output1|ALT_INV_LessThan0~3_combout\,
	datae => \output1|ALT_INV_LessThan0~5_combout\,
	dataf => \output1|ALT_INV_LessThan0~6_combout\,
	combout => \output1|LessThan0~4_combout\);

-- Location: FF_X19_Y1_N52
\output1|spike_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \output1|LessThan0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \output1|spike_out~q\);

-- Location: LABCELL_X24_Y2_N0
\Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~25_sumout\ = SUM(( num_out1_sp(0) ) + ( \output1|spike_out~q\ ) + ( !VCC ))
-- \Add2~26\ = CARRY(( num_out1_sp(0) ) + ( \output1|spike_out~q\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \output1|ALT_INV_spike_out~q\,
	datad => ALT_INV_num_out1_sp(0),
	cin => GND,
	sumout => \Add2~25_sumout\,
	cout => \Add2~26\);

-- Location: FF_X24_Y2_N2
\num_out1_sp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add2~25_sumout\,
	sclr => \control|ly2_delay\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => num_out1_sp(0));

-- Location: LABCELL_X24_Y2_N3
\Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~21_sumout\ = SUM(( num_out1_sp(1) ) + ( GND ) + ( \Add2~26\ ))
-- \Add2~22\ = CARRY(( num_out1_sp(1) ) + ( GND ) + ( \Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_num_out1_sp(1),
	cin => \Add2~26\,
	sumout => \Add2~21_sumout\,
	cout => \Add2~22\);

-- Location: FF_X24_Y2_N5
\num_out1_sp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add2~21_sumout\,
	sclr => \control|ly2_delay\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => num_out1_sp(1));

-- Location: LABCELL_X24_Y2_N6
\Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~29_sumout\ = SUM(( num_out1_sp(2) ) + ( GND ) + ( \Add2~22\ ))
-- \Add2~30\ = CARRY(( num_out1_sp(2) ) + ( GND ) + ( \Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_num_out1_sp(2),
	cin => \Add2~22\,
	sumout => \Add2~29_sumout\,
	cout => \Add2~30\);

-- Location: FF_X24_Y2_N8
\num_out1_sp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add2~29_sumout\,
	sclr => \control|ly2_delay\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => num_out1_sp(2));

-- Location: LABCELL_X24_Y2_N9
\Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~17_sumout\ = SUM(( num_out1_sp(3) ) + ( GND ) + ( \Add2~30\ ))
-- \Add2~18\ = CARRY(( num_out1_sp(3) ) + ( GND ) + ( \Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_num_out1_sp(3),
	cin => \Add2~30\,
	sumout => \Add2~17_sumout\,
	cout => \Add2~18\);

-- Location: FF_X24_Y2_N10
\num_out1_sp[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add2~17_sumout\,
	sclr => \control|ly2_delay\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => num_out1_sp(3));

-- Location: LABCELL_X24_Y2_N12
\Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~13_sumout\ = SUM(( num_out1_sp(4) ) + ( GND ) + ( \Add2~18\ ))
-- \Add2~14\ = CARRY(( num_out1_sp(4) ) + ( GND ) + ( \Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_num_out1_sp(4),
	cin => \Add2~18\,
	sumout => \Add2~13_sumout\,
	cout => \Add2~14\);

-- Location: FF_X24_Y2_N14
\num_out1_sp[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add2~13_sumout\,
	sclr => \control|ly2_delay\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => num_out1_sp(4));

-- Location: LABCELL_X24_Y2_N15
\Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~1_sumout\ = SUM(( num_out1_sp(5) ) + ( GND ) + ( \Add2~14\ ))
-- \Add2~2\ = CARRY(( num_out1_sp(5) ) + ( GND ) + ( \Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_num_out1_sp(5),
	cin => \Add2~14\,
	sumout => \Add2~1_sumout\,
	cout => \Add2~2\);

-- Location: FF_X24_Y2_N17
\num_out1_sp[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add2~1_sumout\,
	sclr => \control|ly2_delay\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => num_out1_sp(5));

-- Location: LABCELL_X24_Y2_N18
\Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~5_sumout\ = SUM(( num_out1_sp(6) ) + ( GND ) + ( \Add2~2\ ))
-- \Add2~6\ = CARRY(( num_out1_sp(6) ) + ( GND ) + ( \Add2~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_num_out1_sp(6),
	cin => \Add2~2\,
	sumout => \Add2~5_sumout\,
	cout => \Add2~6\);

-- Location: FF_X24_Y2_N20
\num_out1_sp[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add2~5_sumout\,
	sclr => \control|ly2_delay\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => num_out1_sp(6));

-- Location: LABCELL_X24_Y2_N21
\Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~9_sumout\ = SUM(( num_out1_sp(7) ) + ( GND ) + ( \Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_num_out1_sp(7),
	cin => \Add2~6\,
	sumout => \Add2~9_sumout\);

-- Location: FF_X24_Y2_N23
\num_out1_sp[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add2~9_sumout\,
	sclr => \control|ly2_delay\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => num_out1_sp(7));

-- Location: LABCELL_X24_Y2_N30
\g_out_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \g_out_1~0_combout\ = ( num_out1_sp(1) & ( num_out1_sp(4) & ( ((num_out1_sp(2) & num_out1_sp(0))) # (num_out1_sp(3)) ) ) ) # ( !num_out1_sp(1) & ( num_out1_sp(4) & ( num_out1_sp(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_num_out1_sp(3),
	datab => ALT_INV_num_out1_sp(2),
	datac => ALT_INV_num_out1_sp(0),
	datae => ALT_INV_num_out1_sp(1),
	dataf => ALT_INV_num_out1_sp(4),
	combout => \g_out_1~0_combout\);

-- Location: LABCELL_X24_Y2_N24
\g_out_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \g_out_1~1_combout\ = ( !\LessThan1~1_combout\ & ( \g_out_1~0_combout\ ) ) # ( !\LessThan1~1_combout\ & ( !\g_out_1~0_combout\ & ( ((num_out1_sp(6)) # (num_out1_sp(5))) # (num_out1_sp(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111101111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_num_out1_sp(7),
	datab => ALT_INV_num_out1_sp(5),
	datac => ALT_INV_num_out1_sp(6),
	datae => \ALT_INV_LessThan1~1_combout\,
	dataf => \ALT_INV_g_out_1~0_combout\,
	combout => \g_out_1~1_combout\);

-- Location: FF_X24_Y2_N25
g_out_1 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \g_out_1~1_combout\,
	ena => \control|ly2_delay\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_out_1~q\);

-- Location: MLABCELL_X59_Y2_N36
\g_out[0]~reg0feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \g_out[0]~reg0feeder_combout\ = ( \g_out_1~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_g_out_1~q\,
	combout => \g_out[0]~reg0feeder_combout\);

-- Location: FF_X59_Y2_N37
\g_out[0]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \g_out[0]~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_out[0]~reg0_q\);

-- Location: FF_X27_Y2_N41
\g_out[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \g_out_1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_out[1]~reg0_q\);

-- Location: LABCELL_X27_Y2_N30
\g_out[2]~reg0feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \g_out[2]~reg0feeder_combout\ = \g_out_1~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_g_out_1~q\,
	combout => \g_out[2]~reg0feeder_combout\);

-- Location: FF_X27_Y2_N32
\g_out[2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \g_out[2]~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_out[2]~reg0_q\);

-- Location: MLABCELL_X59_Y2_N45
\g_out[3]~reg0feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \g_out[3]~reg0feeder_combout\ = ( \g_out_1~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_g_out_1~q\,
	combout => \g_out[3]~reg0feeder_combout\);

-- Location: FF_X59_Y2_N47
\g_out[3]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \g_out[3]~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_out[3]~reg0_q\);

-- Location: MLABCELL_X59_Y2_N15
\g_out[4]~reg0feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \g_out[4]~reg0feeder_combout\ = ( \g_out_1~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_g_out_1~q\,
	combout => \g_out[4]~reg0feeder_combout\);

-- Location: FF_X59_Y2_N16
\g_out[4]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \g_out[4]~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_out[4]~reg0_q\);

-- Location: MLABCELL_X59_Y2_N57
\g_out[5]~reg0feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \g_out[5]~reg0feeder_combout\ = ( \g_out_1~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_g_out_1~q\,
	combout => \g_out[5]~reg0feeder_combout\);

-- Location: FF_X59_Y2_N58
\g_out[5]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \g_out[5]~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_out[5]~reg0_q\);

-- Location: MLABCELL_X59_Y2_N24
\g_out[6]~reg0feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \g_out[6]~reg0feeder_combout\ = ( \g_out_1~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_g_out_1~q\,
	combout => \g_out[6]~reg0feeder_combout\);

-- Location: FF_X59_Y2_N25
\g_out[6]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \g_out[6]~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_out[6]~reg0_q\);

-- Location: MLABCELL_X59_Y2_N30
\g_out[7]~reg0feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \g_out[7]~reg0feeder_combout\ = ( \g_out_1~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_g_out_1~q\,
	combout => \g_out[7]~reg0feeder_combout\);

-- Location: FF_X59_Y2_N32
\g_out[7]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \g_out[7]~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_out[7]~reg0_q\);

-- Location: IOIBUF_X86_Y0_N52
\reset_n~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset_n,
	o => \reset_n~input_o\);

-- Location: IOIBUF_X28_Y81_N35
\enable_in[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enable_in(0),
	o => \enable_in[0]~input_o\);

-- Location: IOIBUF_X36_Y81_N1
\enable_in[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enable_in(1),
	o => \enable_in[1]~input_o\);

-- Location: IOIBUF_X80_Y0_N52
\enable_in[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enable_in(2),
	o => \enable_in[2]~input_o\);

-- Location: MLABCELL_X52_Y17_N0
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;
END structure;


