# Copyright 2020 OpenHW Group
# Copyright 2019 Google LLC
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#      http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.
#
# SPDX-License-Identifier: Apache-2.0 WITH SHL-2.0
#
################################################################################
#
# CSR definitions for the CV32E40S CORE-V proessor core (an RV32IMCZ machine).
#
# This file can be used as input to "gen_csr_test.py" delivered as part of
# Google's riscv-dv project.  Assuming you are running this from
# core-v-verif/vendor_lib/google/corev-dv and you've cloned riscv-dv, then the
# following command-line should work for you:
#
#    python3 ../riscv-dv/scripts/gen_csr_test.py \
#            --csr_file cv32e40s_csr_template.yaml \
#            --xlen 32
#
# Source document is the CV32E40S user Manual:
# https://core-v-docs-verif-strat.readthedocs.io/projects/cv32e40s_um/en/latest/index.html
# Revision 62f0d86b
#
# Assumptions:
#       1. Configuration core input mtvec_addr_i == 32'h0000_0000
#       2. Configuration core input mhartid_i == 32'h0000_0000
#       3. Configuration core input mimpid_patch_i == 4'h0
#       4. Core RTL parameters set as per User Manual defaults.
################################################################################
#- csr: CSR_NAME
#  description: >
#    BRIEF_DESCRIPTION
#  address: 0x###
#  privilege_mode: MODE (D/M/S/H/U)
#  rv32:
#    - MSB_FIELD_NAME:
#      - description: >
#          BRIEF_DESCRIPTION
#      - type: TYPE (WPRI/WLRL/WARL/R)
#      - reset_val: RESET_VAL
#      - msb: MSB_POS
#      - lsb: LSB_POS
#    - ...
#    - ...
#    - LSB_FIELD_NAME:
#      - description: ...
#      - type: ...
#      - ...
#  rv64:
#    - MSB_FIELD_NAME:
#      - description: >
#          BRIEF_DESCRIPTION
#      - type: TYPE (WPRI/WLRL/WARL/R)
#      - reset_val: RESET_VAL
#      - msb: MSB_POS
#      - lsb: LSB_POS
#    - ...
#    - ...
#    - LSB_FIELD_NAME:
#      - description: ...
#      - type: ...
#      - ...

# Machine CSRs

# mcycle(h) and minstret(h) are done here because out of reset mcountinhibit
# will disable cycle and instruction retirement counts.  These access tests
# will not work if this counting is enabled.
- csr: mcycle
  description: >
    Lower 32 Machine Cycle Counter
  address: 0xB00
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine cycle counter
      type: RW
      reset_val: 0
      msb: 31
      lsb: 0
- csr: mcycleh
  description: >
    Upper 32 Machine Cycle Counter
  address: 0xB80
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine cycle counter
      type: RW
      reset_val: 0
      msb: 31
      lsb: 0
- csr: minstret
  description: >
    Lower 32 Machine Instructions-Retired Counter
  address: 0xB02
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine instructions retired counter
      type: RW
      reset_val: 0
      msb: 31
      lsb: 0
- csr: minstreth
  description: >
    Upper 32 Machine Instructions-Retired Counter
  address: 0xB82
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine instructions retired counter
      type: RW
      reset_val: 0
      msb: 31
      lsb: 0
- csr: cycle
  description: >
    Unprivileged alias of lower 32 Machine Cycle Counter
  address: 0xC00
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine cycle counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: cycleh
  description: >
    Unprivileged alias of upper 32 Machine Cycle Counter
  address: 0xC80
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine cycle counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: instret
  description: >
    Unprivileged alias of lower 32 Machine Instructions-Retired Counter
  address: 0xC02
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine instructions retired counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: instreth
  description: >
    Unprivileged alias of upper 32 Machine Instructions-Retired Counter
  address: 0xC82
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine instructions retired counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: time
  description: >
    Unprivileged alias of lower 32 bits of Time Counter
  address: 0xC01
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit time counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: timeh
  description: >
    Unprivileged alias of upper 32 bits of Time Counter
  address: 0xC81
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit time counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0

- csr: mhpmcounter3
  description: >
    Lower 32-bit Machine Performance Monitoring Counter
  address: 0xB03
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: mhpmcounter3h
  description: >
    Upper 32-bit Machine Performance Monitoring Counter
  address: 0xB83
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0

- csr: mhpmcounter4
  description: >
    Lower 32-bit Machine Performance Monitoring Counter
  address: 0xB04
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: mhpmcounter4h
  description: >
    Upper 32-bit Machine Performance Monitoring Counter
  address: 0xB84
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0

- csr: mhpmcounter5
  description: >
    Lower 32-bit Machine Performance Monitoring Counter
  address: 0xB05
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: mhpmcounter5h
  description: >
    Upper 32-bit Machine Performance Monitoring Counter
  address: 0xB85
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0

- csr: mhpmcounter6
  description: >
    Lower 32-bit Machine Performance Monitoring Counter
  address: 0xB06
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: mhpmcounter6h
  description: >
    Upper 32-bit Machine Performance Monitoring Counter
  address: 0xB86
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0

- csr: mhpmcounter7
  description: >
    Lower 32-bit Machine Performance Monitoring Counter
  address: 0xB07
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: mhpmcounter7h
  description: >
    Upper 32-bit Machine Performance Monitoring Counter
  address: 0xB87
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0

- csr: mhpmcounter8
  description: >
    Lower 32-bit Machine Performance Monitoring Counter
  address: 0xB08
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: mhpmcounter8h
  description: >
    Upper 32-bit Machine Performance Monitoring Counter
  address: 0xB88
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0

- csr: mhpmcounter9
  description: >
    Lower 32-bit Machine Performance Monitoring Counter
  address: 0xB09
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: mhpmcounter9h
  description: >
    Upper 32-bit Machine Performance Monitoring Counter
  address: 0xB89
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0

- csr: mhpmcounter10
  description: >
    Lower 32-bit Machine Performance Monitoring Counter
  address: 0xB0A
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: mhpmcounter10h
  description: >
    Upper 32-bit Machine Performance Monitoring Counter
  address: 0xB8A
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0

- csr: mhpmcounter11
  description: >
    Lower 32-bit Machine Performance Monitoring Counter
  address: 0xB0B
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: mhpmcounter11h
  description: >
    Upper 32-bit Machine Performance Monitoring Counter
  address: 0xB8B
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0

- csr: mhpmcounter12
  description: >
    Lower 32-bit Machine Performance Monitoring Counter
  address: 0xB0C
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: mhpmcounter12h
  description: >
    Upper 32-bit Machine Performance Monitoring Counter
  address: 0xB8C
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0

- csr: mhpmcounter13
  description: >
    Lower 32-bit Machine Performance Monitoring Counter
  address: 0xB0D
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: mhpmcounter13h
  description: >
    Upper 32-bit Machine Performance Monitoring Counter
  address: 0xB8D
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0

- csr: mhpmcounter14
  description: >
    Lower 32-bit Machine Performance Monitoring Counter
  address: 0xB0E
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: mhpmcounter14h
  description: >
    Upper 32-bit Machine Performance Monitoring Counter
  address: 0xB8E
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0

- csr: mhpmcounter15
  description: >
    Lower 32-bit Machine Performance Monitoring Counter
  address: 0xB0F
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: mhpmcounter15h
  description: >
    Upper 32-bit Machine Performance Monitoring Counter
  address: 0xB8F
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0

- csr: mhpmcounter16
  description: >
    Lower 32-bit Machine Performance Monitoring Counter
  address: 0xB10
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: mhpmcounter16h
  description: >
    Upper 32-bit Machine Performance Monitoring Counter
  address: 0xB90
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0

- csr: mhpmcounter17
  description: >
    Lower 32-bit Machine Performance Monitoring Counter
  address: 0xB11
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: mhpmcounter17h
  description: >
    Upper 32-bit Machine Performance Monitoring Counter
  address: 0xB91
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0

- csr: mhpmcounter18
  description: >
    Lower 32-bit Machine Performance Monitoring Counter
  address: 0xB12
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: mhpmcounter18h
  description: >
    Upper 32-bit Machine Performance Monitoring Counter
  address: 0xB92
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0

- csr: mhpmcounter19
  description: >
    Lower 32-bit Machine Performance Monitoring Counter
  address: 0xB13
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: mhpmcounter19h
  description: >
    Upper 32-bit Machine Performance Monitoring Counter
  address: 0xB93
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0

- csr: mhpmcounter20
  description: >
    Lower 32-bit Machine Performance Monitoring Counter
  address: 0xB14
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: mhpmcounter20h
  description: >
    Upper 32-bit Machine Performance Monitoring Counter
  address: 0xB94
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0

- csr: mhpmcounter21
  description: >
    Lower 32-bit Machine Performance Monitoring Counter
  address: 0xB15
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: mhpmcounter21h
  description: >
    Upper 32-bit Machine Performance Monitoring Counter
  address: 0xB95
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0

- csr: mhpmcounter22
  description: >
    Lower 32-bit Machine Performance Monitoring Counter
  address: 0xB16
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: mhpmcounter22h
  description: >
    Upper 32-bit Machine Performance Monitoring Counter
  address: 0xB96
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0

- csr: mhpmcounter23
  description: >
    Lower 32-bit Machine Performance Monitoring Counter
  address: 0xB17
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: mhpmcounter23h
  description: >
    Upper 32-bit Machine Performance Monitoring Counter
  address: 0xB97
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0

- csr: mhpmcounter24
  description: >
    Lower 32-bit Machine Performance Monitoring Counter
  address: 0xB18
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: mhpmcounter24h
  description: >
    Upper 32-bit Machine Performance Monitoring Counter
  address: 0xB98
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0

- csr: mhpmcounter25
  description: >
    Lower 32-bit Machine Performance Monitoring Counter
  address: 0xB19
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: mhpmcounter25h
  description: >
    Upper 32-bit Machine Performance Monitoring Counter
  address: 0xB99
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0

- csr: mhpmcounter26
  description: >
    Lower 32-bit Machine Performance Monitoring Counter
  address: 0xB1A
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: mhpmcounter26h
  description: >
    Upper 32-bit Machine Performance Monitoring Counter
  address: 0xB9A
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0

- csr: mhpmcounter27
  description: >
    Lower 32-bit Machine Performance Monitoring Counter
  address: 0xB1B
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: mhpmcounter27h
  description: >
    Upper 32-bit Machine Performance Monitoring Counter
  address: 0xB9B
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0

- csr: mhpmcounter28
  description: >
    Lower 32-bit Machine Performance Monitoring Counter
  address: 0xB1C
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: mhpmcounter28h
  description: >
    Upper 32-bit Machine Performance Monitoring Counter
  address: 0xB9C
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0

- csr: mhpmcounter29
  description: >
    Lower 32-bit Machine Performance Monitoring Counter
  address: 0xB1D
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: mhpmcounter29h
  description: >
    Upper 32-bit Machine Performance Monitoring Counter
  address: 0xB9D
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0

- csr: mhpmcounter30
  description: >
    Lower 32-bit Machine Performance Monitoring Counter
  address: 0xB1E
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: mhpmcounter30h
  description: >
    Upper 32-bit Machine Performance Monitoring Counter
  address: 0xB9E
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0

- csr: mhpmcounter31
  description: >
    Lower 32-bit Machine Performance Monitoring Counter
  address: 0xB1F
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: mhpmcounter31h
  description: >
    Upper 32-bit Machine Performance Monitoring Counter
  address: 0xB9F
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: hpmcounter3
  description: >
    Lower 32-bit Machine Performance Monitoring Counter
  address: 0xC03
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: hpmcounter3h
  description: >
    Upper 32-bit Machine Performance Monitoring Counter
  address: 0xC83
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0

- csr: hpmcounter4
  description: >
    Lower 32-bit Machine Performance Monitoring Counter
  address: 0xC04
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: hpmcounter4h
  description: >
    Upper 32-bit Machine Performance Monitoring Counter
  address: 0xC84
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0

- csr: hpmcounter5
  description: >
    Lower 32-bit Machine Performance Monitoring Counter
  address: 0xC05
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: hpmcounter5h
  description: >
    Upper 32-bit Machine Performance Monitoring Counter
  address: 0xC85
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0

- csr: hpmcounter6
  description: >
    Lower 32-bit Machine Performance Monitoring Counter
  address: 0xC06
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: hpmcounter6h
  description: >
    Upper 32-bit Machine Performance Monitoring Counter
  address: 0xC86
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0

- csr: hpmcounter7
  description: >
    Lower 32-bit Machine Performance Monitoring Counter
  address: 0xC07
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: hpmcounter7h
  description: >
    Upper 32-bit Machine Performance Monitoring Counter
  address: 0xC87
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0

- csr: hpmcounter8
  description: >
    Lower 32-bit Machine Performance Monitoring Counter
  address: 0xC08
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: hpmcounter8h
  description: >
    Upper 32-bit Machine Performance Monitoring Counter
  address: 0xC88
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0

- csr: hpmcounter9
  description: >
    Lower 32-bit Machine Performance Monitoring Counter
  address: 0xC09
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: hpmcounter9h
  description: >
    Upper 32-bit Machine Performance Monitoring Counter
  address: 0xC89
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0

- csr: hpmcounter10
  description: >
    Lower 32-bit Machine Performance Monitoring Counter
  address: 0xC0A
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: hpmcounter10h
  description: >
    Upper 32-bit Machine Performance Monitoring Counter
  address: 0xC8A
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0

- csr: hpmcounter11
  description: >
    Lower 32-bit Machine Performance Monitoring Counter
  address: 0xC0B
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: hpmcounter11h
  description: >
    Upper 32-bit Machine Performance Monitoring Counter
  address: 0xC8B
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0

- csr: hpmcounter12
  description: >
    Lower 32-bit Machine Performance Monitoring Counter
  address: 0xC0C
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: hpmcounter12h
  description: >
    Upper 32-bit Machine Performance Monitoring Counter
  address: 0xC8C
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0

- csr: hpmcounter13
  description: >
    Lower 32-bit Machine Performance Monitoring Counter
  address: 0xC0D
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: hpmcounter13h
  description: >
    Upper 32-bit Machine Performance Monitoring Counter
  address: 0xC8D
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0

- csr: hpmcounter14
  description: >
    Lower 32-bit Machine Performance Monitoring Counter
  address: 0xC0E
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: hpmcounter14h
  description: >
    Upper 32-bit Machine Performance Monitoring Counter
  address: 0xC8E
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0

- csr: hpmcounter15
  description: >
    Lower 32-bit Machine Performance Monitoring Counter
  address: 0xC0F
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: hpmcounter15h
  description: >
    Upper 32-bit Machine Performance Monitoring Counter
  address: 0xC8F
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0

- csr: hpmcounter16
  description: >
    Lower 32-bit Machine Performance Monitoring Counter
  address: 0xC10
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: hpmcounter16h
  description: >
    Upper 32-bit Machine Performance Monitoring Counter
  address: 0xC90
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0

- csr: hpmcounter17
  description: >
    Lower 32-bit Machine Performance Monitoring Counter
  address: 0xC11
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: hpmcounter17h
  description: >
    Upper 32-bit Machine Performance Monitoring Counter
  address: 0xC91
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0

- csr: hpmcounter18
  description: >
    Lower 32-bit Machine Performance Monitoring Counter
  address: 0xC12
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: hpmcounter18h
  description: >
    Upper 32-bit Machine Performance Monitoring Counter
  address: 0xC92
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0

- csr: hpmcounter19
  description: >
    Lower 32-bit Machine Performance Monitoring Counter
  address: 0xC13
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: hpmcounter19h
  description: >
    Upper 32-bit Machine Performance Monitoring Counter
  address: 0xC93
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0

- csr: hpmcounter20
  description: >
    Lower 32-bit Machine Performance Monitoring Counter
  address: 0xC14
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: hpmcounter20h
  description: >
    Upper 32-bit Machine Performance Monitoring Counter
  address: 0xC94
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0

- csr: hpmcounter21
  description: >
    Lower 32-bit Machine Performance Monitoring Counter
  address: 0xC15
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: hpmcounter21h
  description: >
    Upper 32-bit Machine Performance Monitoring Counter
  address: 0xC95
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0

- csr: hpmcounter22
  description: >
    Lower 32-bit Machine Performance Monitoring Counter
  address: 0xC16
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: hpmcounter22h
  description: >
    Upper 32-bit Machine Performance Monitoring Counter
  address: 0xC96
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0

- csr: hpmcounter23
  description: >
    Lower 32-bit Machine Performance Monitoring Counter
  address: 0xC17
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: hpmcounter23h
  description: >
    Upper 32-bit Machine Performance Monitoring Counter
  address: 0xC97
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0

- csr: hpmcounter24
  description: >
    Lower 32-bit Machine Performance Monitoring Counter
  address: 0xC18
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: hpmcounter24h
  description: >
    Upper 32-bit Machine Performance Monitoring Counter
  address: 0xC98
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0

- csr: hpmcounter25
  description: >
    Lower 32-bit Machine Performance Monitoring Counter
  address: 0xC19
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: hpmcounter25h
  description: >
    Upper 32-bit Machine Performance Monitoring Counter
  address: 0xC99
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0

- csr: hpmcounter26
  description: >
    Lower 32-bit Machine Performance Monitoring Counter
  address: 0xC1A
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: hpmcounter26h
  description: >
    Upper 32-bit Machine Performance Monitoring Counter
  address: 0xC9A
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0

- csr: hpmcounter27
  description: >
    Lower 32-bit Machine Performance Monitoring Counter
  address: 0xC1B
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: hpmcounter27h
  description: >
    Upper 32-bit Machine Performance Monitoring Counter
  address: 0xC9B
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0

- csr: hpmcounter28
  description: >
    Lower 32-bit Machine Performance Monitoring Counter
  address: 0xC1C
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: hpmcounter28h
  description: >
    Upper 32-bit Machine Performance Monitoring Counter
  address: 0xC9C
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0

- csr: hpmcounter29
  description: >
    Lower 32-bit Machine Performance Monitoring Counter
  address: 0xC1D
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: hpmcounter29h
  description: >
    Upper 32-bit Machine Performance Monitoring Counter
  address: 0xC9D
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0

- csr: hpmcounter30
  description: >
    Lower 32-bit Machine Performance Monitoring Counter
  address: 0xC1E
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: hpmcounter30h
  description: >
    Upper 32-bit Machine Performance Monitoring Counter
  address: 0xC9E
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0

- csr: hpmcounter31
  description: >
    Lower 32-bit Machine Performance Monitoring Counter
  address: 0xC1F
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Lower 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: hpmcounter31h
  description: >
    Upper 32-bit Machine Performance Monitoring Counter
  address: 0xC9F
  privilege_mode: M
  rv32:
    - field_name: Count
      description: >
        Upper 32-bits of 64-bit machine performance-monitoring counter
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: dcsr
  description: >
    Debug Control and Status
  address: 0x7B0
  privilege_mode: D
  rv32:
    - field_name: XDEBUGVER
      description: >
        External debug support exists
      type: R
      reset_val: 4
      msb: 31
      lsb: 28
    - field_name: EBREAKVS
      description: >
        Hardwired to 0.
      type: R
      reset_val: 0
      msb: 17
      lsb: 17
    - field_name: EBREAKVU
      description: >
        Hardwired to 0.
      type: R
      reset_val: 0
      msb: 16
      lsb: 16
    - field_name: EBREAKM
      description: >
        Set to enter debug mode on ebreak instruction during machine mode
      type: RW
      reset_val: 0
      msb: 15
      lsb: 15
    - field_name: EBREAKS
      description: >
        Hardwired to 0.
      type: R
      reset_val: 0
      msb: 13
      lsb: 13
    - field_name: EBREAKU
      description: >
        Hardwired to 0.
      type: R
      reset_val: 0
      msb: 12
      lsb: 12
    - field_name: STEPIE
      description: >
        Single step interrupt enable
      type: RW
      reset_val: 0
      msb: 11
      lsb: 11
    - field_name: STOPCOUNT
      description: >
        Stop counters during debug
      type: WARL
      reset_val: 1
      msb: 10
      lsb: 10
    - field_name: STOPTIME
      description: >
        Stop timers during debug
      type: WARL
      reset_val: 0
      msb: 9
      lsb: 9
    - field_name: CAUSE
      description: >
        Cause for debug entry
      type: R
      reset_val: 0
      msb: 8
      lsb: 6
    - field_name: V
      description: >
        Hardwired to 0
      type: R
      reset_val: 0
      msb: 5
      lsb: 5
    - field_name: MPRVEN
      description: >
        Hardwired to 1
      type: R
      reset_val: 1
      msb: 4
      lsb: 4
    - field_name: NMIP
      description: >
        If set, an NMI is pending
      type: R
      reset_val: 0
      msb: 3
      lsb: 3
    - field_name: STEP
      description: >
        Single step enable
      type: RW
      reset_val: 0
      msb: 2
      lsb: 2
    - field_name: PRV
      description: >
        Privilege mode before debug entry
      type: WARL
      reset_val: 0x3
      msb: 1
      lsb: 0
- csr: dpc
  description: >
    Debug PC
  address: 0x7B1
  privilege_mode: M
  rv32:
    - field_name: DPC
      description: >
        PC to return to after debug.
      type: RW
      reset_val: 0
      msb: 31
      lsb: 0
- csr: dscratch0
  description: >
    Debug scratch register
  address: 0x7B2
  privilege_mode: M
  rv32:
    - field_name: SCRATCH
      description: >
        Debug scratch register 0.
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: dscratch1
  description: >
    Debug scratch register
  address: 0x7B3
  privilege_mode: M
  rv32:
    - field_name: SCRATCH
      description: >
        Debug scratch register 1.
      type: R
      reset_val: 0
      msb: 31
      lsb: 0

- csr: mstatus
  description: >
    Machine Status Register
  address: 0x300
  privilege_mode: M
  rv32:
    - field_name: SD
      description: >
        State Dirty
      type: R
      reset_val: 0
      msb: 31
      lsb: 31
    - field_name: TSR
      description: >
        TSR. Hardwired to 0.
      type: WARL
      reset_val: 0
      msb: 22
      lsb: 22
    - field_name: TW
      description: >
        Timeout wait
      type: WARL
      reset_val: 0
      msb: 21
      lsb: 21
    - field_name: TVM
      description: >
        TVM. Hardwired to 0.
      type: WARL
      reset_val: 0
      msb: 20
      lsb: 20
    - field_name: MXR
      description: >
        MXR. Hardwired to 0.
      type: R
      reset_val: 0
      msb: 19
      lsb: 19
    - field_name: SUM
      description: >
        SUM. Hardwired to 0.
      type: R
      reset_val: 0
      msb: 18
      lsb: 18
    - field_name: MPRV
      description: >
        Modify Privilege
      type: R
      reset_val: 0
      msb: 17
      lsb: 17
    - field_name: XS
      description: >
        Other Extension Context Status.
      type: R
      reset_val: 0
      msb: 16
      lsb: 15
    - field_name: FS
      description: >
        FPU Extension Context Status.
      type: WARL
      reset_val: 0
      msb: 14
      lsb: 13
    - field_name: MPP
      description: >
        Machine Previous Privilege mode, hardwired to 3'b11 when User mode not enabled
      type: WARL
      reset_val: 3
      msb: 12
      lsb: 11
      warl_legalize: |
        # Can only be set to 0 or 3
        val_out = val_in if ((val_in == 0x3) or (val_in == 0x0)) else val_orig
    - field_name: VS
      description: >
        Vector Extension Context Status
      type: RW
      reset_val: 0
      msb: 10
      lsb: 9
    - field_name: SPP
      description: >
        SPP. Hardwired to 0.
      type: WARL
      reset_val: 0
      msb: 8
      lsb: 8
    - field_name: MPIE
      description: >
          Machine Previous Interrupt Enable
      type: RW
      reset_val: 0
      msb: 7
      lsb: 7
    - field_name: UBE
      description: >
        UBE. Hardwired to 0.
      type: WARL
      reset_val: 0
      msb: 6
      lsb: 6
    - field_name: SPIE
      description: >
        SPIE. Hardwired to 0.
      type: R
      reset_val: 0
      msb: 5
      lsb: 5
    - field_name: MIE
      description: >
          Machine Interrupt Enable
      type: RW
      reset_val: 0
      msb: 3
      lsb: 3
    - field_name: SIE
      description: >
        SIE. Hardwired to 0.
      type: R
      reset_val: 0
      msb: 1
      lsb: 1


- csr: misa
  description: >
    Machine ISA Register
  address: 0x301
  privilege_mode: M
  rv32:
    - field_name: MXL
      description: >
        Encodes native base ISA width
      type: R
      reset_val: 1
      msb: 31
      lsb: 30
    - field_name: Z
      description: >
        Reserved
      type: WARL
      reset_val: unknown
      msb: 25
      lsb: 25
    - field_name: Y
      description: >
        Reserved
      type: WARL
      reset_val: unknown
      msb: 24
      lsb: 24
    - field_name: X
      description: >
        Non-standard extensions present
      type: WARL
      reset_val: 1
      msb: 23
      lsb: 23
    - field_name: W
      description: >
        Reserved
      type: WARL
      reset_val: unknown
      msb: 22
      lsb: 22
    - field_name: V
      description: >
        Tentatively reserved for Vector extension
      type: WARL
      reset_val: unknown
      msb: 21
      lsb: 21
    - field_name: U
      description: >
        User mode
      type: WARL
      reset_val: unknown
      msb: 20
      lsb: 20
    - field_name: T
      description: >
        Tentatively reserved for Transactional Memory extension
      type: WARL
      reset_val: unknown
      msb: 19
      lsb: 19
    - field_name: S
      description: >
        Supervisor mode
      type: WARL
      reset_val: unknown
      msb: 18
      lsb: 18
    - field_name: R
      description: >
        Reserved
      type: WARL
      reset_val: unknown
      msb: 17
      lsb: 17
    - field_name: Q
      description: >
        Quad precision floating point
      type: WARL
      reset_val: unknown
      msb: 16
      lsb: 16
    - field_name: P
      description: >
        Packed SIMD
      type: WARL
      reset_val: unknown
      msb: 15
      lsb: 15
    - field_name: O
      description: >
        Reserved
      type: WARL
      reset_val: unknown
      msb: 14
      lsb: 14
    - field_name: N
      description: >
        User mode interrupts
      type: WARL
      reset_val: unknown
      msb: 13
      lsb: 13
    - field_name: M
      description: >
        Integer multiply and divide
      type: WARL
      reset_val: unknown
      msb: 12
      lsb: 12
    - field_name: L
      description: >
        Tentatively reserved for decimal floating point extension
      type: WARL
      reset_val: unknown
      msb: 11
      lsb: 11
    - field_name: K
      description: >
        Reserved
      type: WARL
      reset_val: unknown
      msb: 10
      lsb: 10
    - field_name: J
      description: >
        Tentatively reserved for dynamically translated languages extension
      type: WARL
      reset_val: unknown
      msb: 9
      lsb: 9
    - field_name: I
      description: >
        RV32I/RV64I/RV128I ISA
      type: WARL
      reset_val: unknown
      msb: 8
      lsb: 8
    - field_name: H
      description: >
        Hypervisor extension
      type: WARL
      reset_val: unknown
      msb: 7
      lsb: 7
    - field_name: G
      description: >
        Additional standard extensions present
      type: WARL
      reset_val: unknown
      msb: 6
      lsb: 6
    - field_name: F
      description: >
        Single presition floating point
      type: WARL
      reset_val: unknown
      msb: 5
      lsb: 5
    - field_name: E
      description: >
        RV32E base ISA
      type: WARL
      reset_val: unknown
      msb: 4
      lsb: 4
    - field_name: D
      description: >
        Double presition floating point extension
      type: WARL
      reset_val: unknown
      msb: 3
      lsb: 3
    - field_name: C
      description: >
        Compressed extension
      type: WARL
      reset_val: 1
      msb: 2
      lsb: 2
    - field_name: B
      description: >
        Reserved
      type: WARL
      reset_val: unknown
      msb: 1
      lsb: 1
    - field_name: A
      description: >
        Atomic extension
      type: WARL
      reset_val: unknown
      msb: 0
      lsb: 0
    - field_name: Extensions
      description: >
          Encodes all supported ISA extensions
      type: R
      reset_val: unknown
      msb: 25
      lsb: 0

- csr: mie
  description: >
    Machine Interrupt Enable
  address: 0x304
  privilege_mode: M
  rv32:
    - field_name: MFIE
      description: >
        Machine Fast Interrupt Enables
      type: RW
      reset_val: 0
      msb: 31
      lsb: 16
    - field_name: MEIE
      description: >
        Machine External Interrupt Enable
      type: RW
      reset_val: 0
      msb: 11
      lsb: 11
    - field_name: SEIE
      description: >
        Supervisor External Interrupt Enable
      type: WARL
      reset_val: 0
      msb: 9
      lsb: 9
    - field_name: MTIE
      description: >
        Machine Timer Interrupt Enable
      type: RW
      reset_val: 0
      msb: 7
      lsb: 7
    - field_name: STIE
      description: >
        Supervisor Timer Interrupt Enable
      type: WARL
      reset_val: 0
      msb: 5
      lsb: 5
    - field_name: MSIE
      description: >
        Machine Software Interrupt Enable
      type: RW
      reset_val: 0
      msb: 3
      lsb: 3
    - field_name: SSIE
      description: >
        Supervisor Software Interrupt Enable
      type: WARL
      reset_val: 0
      msb: 1
      lsb: 1
### COND CLINT
- csr: mtvec
  description: >
    Machine Trap-Vector Base Address
  address: 0x305
  privilege_mode: M
  rv32:
    - field_name: BASE_31_7
      description: >
        Trap-handler base address, always aligned to 128 bytes
      type: WARL
      reset_val: 0 # assumes mtvec_i == 0
      msb: 31
      lsb: 7
    - field_name: BASE_6_2
      description: >
        Trap-handler base address, always aligned to 128 bytes
      type: R
      reset_val: 0
      msb: 6
      lsb: 2
    - field_name: MODE_1
      description: >
        CLIC mode enabled
      type: WARL
      reset_val: unknown
      msb: 1
      lsb: 1
    - field_name: MODE_0
      description: >
        0 = Direct mode, 1 = vectored mode
      type: WARL
      reset_val: 1
      msb: 0
      lsb: 0
- csr: mtvt
  description: >
    Machine Trap Vector Table Base Address
  address: 0x307
  privilege_mode: M
  rv32:
    - field_name: BASE
      description: >
        Trap-handler vector base address. Alignment depends on SMCLIC_ID_WIDTH parameter.
      type: WARL
      reset_val: 0
      msb: 31
      lsb: 0

- csr: mstatush
  description: >
    Machine ISA register
  address: 0x310
  privilege_mode: M
  rv32:
    - field_name: SBE
      description: >
        Supervisor Big Endian Memory Access (Always zero)
      type: R
      reset_val: 0
      msb: 4
      lsb: 4
    - field_name: MBE
      description: >
        Machine Mode Big Endian Memory Access (Always zero)
      type: R
      reset_val: 0
      msb: 5
      lsb: 5

- csr: mcountinhibit
  description: >
    Machine Counter-Inhibit
  address: 0x320
  privilege_mode: M
  rv32:
    - field_name: Selectors_31_4
      description: >
        Selectors for mhpmcounter31..4 inhibit (assuming NUM_MHPMCOUNTER set to 1)
      type: WARL
      reset_val: 0
      msb: 31
      lsb: 3
      warl_legalize: |
        val_out = 0
    - field_name: IR
      description: >
        Inhibit minstret counting
      type: WARL
      reset_val: 1
      msb: 2
      lsb: 2
    - field_name: CY
      description: >
        Inhibit mcycle counting
      type: WARL
      reset_val: 1
      msb: 0
      lsb: 0

- csr: mhpmevent3
  description: >
    (HPM) Machine Performance-Monitoring Event Selector 3
  address: 0x323
  privilege_mode: M
  rv32:
    - field_name: SELECTORS
      description: >
        Selects counter events
      type: WARL
      reset_val: 0
      msb: 15
      lsb: 0

- csr: mhpmevent4
  description: >
    (HPM) Machine Performance-Monitoring Event Selector 4
  address: 0x324
  privilege_mode: M
  rv32:
    - field_name: SELECTORS
      description: >
        Selects counter events
      type: WARL
      reset_val: 0
      msb: 15
      lsb: 0

- csr: mhpmevent5
  description: >
    (HPM) Machine Performance-Monitoring Event Selector 5
  address: 0x325
  privilege_mode: M
  rv32:
    - field_name: SELECTORS
      description: >
        Selects counter events
      type: WARL
      reset_val: 0
      msb: 15
      lsb: 0

- csr: mhpmevent6
  description: >
    (HPM) Machine Performance-Monitoring Event Selector 6
  address: 0x326
  privilege_mode: M
  rv32:
    - field_name: SELECTORS
      description: >
        Selects counter events
      type: WARL
      reset_val: 0
      msb: 15
      lsb: 0

- csr: mhpmevent7
  description: >
    (HPM) Machine Performance-Monitoring Event Selector 7
  address: 0x327
  privilege_mode: M
  rv32:
    - field_name: SELECTORS
      description: >
        Selects counter events
      type: WARL
      reset_val: 0
      msb: 15
      lsb: 0

- csr: mhpmevent8
  description: >
    (HPM) Machine Performance-Monitoring Event Selector 8
  address: 0x328
  privilege_mode: M
  rv32:
    - field_name: SELECTORS
      description: >
        Selects counter events
      type: WARL
      reset_val: 0
      msb: 15
      lsb: 0

- csr: mhpmevent9
  description: >
    (HPM) Machine Performance-Monitoring Event Selector 9
  address: 0x329
  privilege_mode: M
  rv32:
    - field_name: SELECTORS
      description: >
        Selects counter events
      type: WARL
      reset_val: 0
      msb: 15
      lsb: 0

- csr: mhpmevent10
  description: >
    (HPM) Machine Performance-Monitoring Event Selector 10
  address: 0x32a
  privilege_mode: M
  rv32:
    - field_name: SELECTORS
      description: >
        Selects counter events
      type: WARL
      reset_val: 0
      msb: 15
      lsb: 0

- csr: mhpmevent11
  description: >
    (HPM) Machine Performance-Monitoring Event Selector 11
  address: 0x32b
  privilege_mode: M
  rv32:
    - field_name: SELECTORS
      description: >
        Selects counter events
      type: WARL
      reset_val: 0
      msb: 15
      lsb: 0

- csr: mhpmevent12
  description: >
    (HPM) Machine Performance-Monitoring Event Selector 12
  address: 0x32c
  privilege_mode: M
  rv32:
    - field_name: SELECTORS
      description: >
        Selects counter events
      type: WARL
      reset_val: 0
      msb: 15
      lsb: 0

- csr: mhpmevent13
  description: >
    (HPM) Machine Performance-Monitoring Event Selector 13
  address: 0x32d
  privilege_mode: M
  rv32:
    - field_name: SELECTORS
      description: >
        Selects counter events
      type: WARL
      reset_val: 0
      msb: 15
      lsb: 0

- csr: mhpmevent14
  description: >
    (HPM) Machine Performance-Monitoring Event Selector 14
  address: 0x32e
  privilege_mode: M
  rv32:
    - field_name: SELECTORS
      description: >
        Selects counter events
      type: WARL
      reset_val: 0
      msb: 15
      lsb: 0

- csr: mhpmevent15
  description: >
    (HPM) Machine Performance-Monitoring Event Selector 15
  address: 0x32f
  privilege_mode: M
  rv32:
    - field_name: SELECTORS
      description: >
        Selects counter events
      type: WARL
      reset_val: 0
      msb: 15
      lsb: 0

- csr: mhpmevent16
  description: >
    (HPM) Machine Performance-Monitoring Event Selector 16
  address: 0x330
  privilege_mode: M
  rv32:
    - field_name: SELECTORS
      description: >
        Selects counter events
      type: WARL
      reset_val: 0
      msb: 15
      lsb: 0

- csr: mhpmevent17
  description: >
    (HPM) Machine Performance-Monitoring Event Selector 17
  address: 0x331
  privilege_mode: M
  rv32:
    - field_name: SELECTORS
      description: >
        Selects counter events
      type: WARL
      reset_val: 0
      msb: 15
      lsb: 0

- csr: mhpmevent18
  description: >
    (HPM) Machine Performance-Monitoring Event Selector 18
  address: 0x332
  privilege_mode: M
  rv32:
    - field_name: SELECTORS
      description: >
        Selects counter events
      type: WARL
      reset_val: 0
      msb: 15
      lsb: 0

- csr: mhpmevent19
  description: >
    (HPM) Machine Performance-Monitoring Event Selector 19
  address: 0x333
  privilege_mode: M
  rv32:
    - field_name: SELECTORS
      description: >
        Selects counter events
      type: WARL
      reset_val: 0
      msb: 15
      lsb: 0

- csr: mhpmevent20
  description: >
    (HPM) Machine Performance-Monitoring Event Selector 20
  address: 0x334
  privilege_mode: M
  rv32:
    - field_name: SELECTORS
      description: >
        Selects counter events
      type: WARL
      reset_val: 0
      msb: 15
      lsb: 0

- csr: mhpmevent21
  description: >
    (HPM) Machine Performance-Monitoring Event Selector 21
  address: 0x335
  privilege_mode: M
  rv32:
    - field_name: SELECTORS
      description: >
        Selects counter events
      type: WARL
      reset_val: 0
      msb: 15
      lsb: 0

- csr: mhpmevent22
  description: >
    (HPM) Machine Performance-Monitoring Event Selector 22
  address: 0x336
  privilege_mode: M
  rv32:
    - field_name: SELECTORS
      description: >
        Selects counter events
      type: WARL
      reset_val: 0
      msb: 15
      lsb: 0

- csr: mhpmevent23
  description: >
    (HPM) Machine Performance-Monitoring Event Selector 23
  address: 0x337
  privilege_mode: M
  rv32:
    - field_name: SELECTORS
      description: >
        Selects counter events
      type: WARL
      reset_val: 0
      msb: 15
      lsb: 0

- csr: mhpmevent24
  description: >
    (HPM) Machine Performance-Monitoring Event Selector 24
  address: 0x338
  privilege_mode: M
  rv32:
    - field_name: SELECTORS
      description: >
        Selects counter events
      type: WARL
      reset_val: 0
      msb: 15
      lsb: 0

- csr: mhpmevent25
  description: >
    (HPM) Machine Performance-Monitoring Event Selector 25
  address: 0x339
  privilege_mode: M
  rv32:
    - field_name: SELECTORS
      description: >
        Selects counter events
      type: WARL
      reset_val: 0
      msb: 15
      lsb: 0

- csr: mhpmevent26
  description: >
    (HPM) Machine Performance-Monitoring Event Selector 26
  address: 0x33a
  privilege_mode: M
  rv32:
    - field_name: SELECTORS
      description: >
        Selects counter events
      type: WARL
      reset_val: 0
      msb: 15
      lsb: 0

- csr: mhpmevent27
  description: >
    (HPM) Machine Performance-Monitoring Event Selector 27
  address: 0x33b
  privilege_mode: M
  rv32:
    - field_name: SELECTORS
      description: >
        Selects counter events
      type: WARL
      reset_val: 0
      msb: 15
      lsb: 0

- csr: mhpmevent28
  description: >
    (HPM) Machine Performance-Monitoring Event Selector 28
  address: 0x33c
  privilege_mode: M
  rv32:
    - field_name: SELECTORS
      description: >
        Selects counter events
      type: WARL
      reset_val: 0
      msb: 15
      lsb: 0

- csr: mhpmevent29
  description: >
    (HPM) Machine Performance-Monitoring Event Selector 29
  address: 0x33d
  privilege_mode: M
  rv32:
    - field_name: SELECTORS
      description: >
        Selects counter events
      type: WARL
      reset_val: 0
      msb: 15
      lsb: 0

- csr: mhpmevent30
  description: >
    (HPM) Machine Performance-Monitoring Event Selector 30
  address: 0x33e
  privilege_mode: M
  rv32:
    - field_name: SELECTORS
      description: >
        Selects counter events
      type: WARL
      reset_val: 0
      msb: 15
      lsb: 0

- csr: mhpmevent31
  description: >
    (HPM) Machine Performance-Monitoring Event Selector 31
  address: 0x33f
  privilege_mode: M
  rv32:
    - field_name: SELECTORS
      description: >
        Selects counter events
      type: WARL
      reset_val: 0
      msb: 15
      lsb: 0

- csr: mscratch
  description: >
    Machine Scratch-pad Register
  address: 0x340
  privilege_mode: M
  rv32:
    - field_name: SCRATCH
      description: >
        Scratch-pad
      type: RW
      reset_val: 0
      msb: 31
      lsb: 0

- csr: mepc
  description: >
    Machine Exception Program Counter
  address: 0x341
  privilege_mode: M
  rv32:
    - field_name: EPC
      description: >
          Exception PC[31:1]
      type: WARL
      reset_val: 0
      msb: 31
      lsb: 1
    - field_name: Zero
      description: >
          Always zero
      type: R
      reset_val: 0
      msb: 0
      lsb: 0

- csr: mcause
  description: >
    Machine Exception Cause
  address: 0x342
  privilege_mode: M
  rv32:
    - field_name: Interrupt
      description: >
          Set when exception triggered by interrupt
      type: RW
      reset_val: 0
      msb: 31
      lsb: 31
    - field_name: Minhv
      description: >
          Set at start of CLIC hardware vectoring, cleared after successful vectoring.
      type: RW
      reset_val: 0
      msb: 30
      lsb: 30
    - field_name: MPP
      description: >
          Alias for mstatus.MPP
      type: RW
      reset_val: 0
      msb: 29
      lsb: 28
    - field_name: MPIE
      description: >
          Alias for mstatus.MPIE
      type: RW
      reset_val: 0
      msb: 27
      lsb: 27
    - field_name: MPIL
      description: >
          Machine Previous Interrupt Level
      type: RW
      reset_val: 0
      msb: 23
      lsb: 16
    - field_name: exccode
      description: >
          Exception Code
      type: WARL
      reset_val: 0
      msb: 10
      lsb: 0

- csr: mtval
  description: >
    Machine Trap Value
  address: 0x343
  privilege_mode: M
  rv32:
    - field_name: mtval
      description: >
         Machine Trap Value
      type: R
      reset_val: 0
      msb: 31
      lsb: 0

- csr: mip
  description: >
    Machine Interrupt Pending
  address: 0x344
  privilege_mode: M
  rv32:
    - field_name: Fast
      description: >
         Fast Interrupts Pending
      type: R
      reset_val: 0
      msb: 31
      lsb: 16
    - field_name: MEIP
      description: >
         Machine External Interrupt Pending
      type: R
      reset_val: 0
      msb: 11
      lsb: 11
    - field_name: SEIP
      description: >
        Always zero
      type: WARL
      reset_val: 0
      msb: 9
      lsb: 9
    - field_name: MTIP
      description: >
         Machine Timer Interrupt Pending
      type: R
      reset_val: 0
      msb: 7
      lsb: 7
    - field_name: STIP
      description: >
        Always zero
      type: WARL
      reset_val: 0
      msb: 5
      lsb: 5
    - field_name: MSIP
      description: >
         Machine Software Interrupt Pending
      type: R
      reset_val: 0
      msb: 3
      lsb: 3
    - field_name: SSIP
      description: >
         Always zero
      type: WARL
      reset_val: 0
      msb: 3
      lsb: 3
      warl_legalize: |
        val_out = 0
### COND CLIC
- csr: mnxti
  description: >
    Machine next interrupt
  address: 0x345
  privilege_mode: M
  rv32:
    - field_name: MNXTI
      description: >
        Machine next interrupt handler address and interrupt enable
      type: RW
      reset_val: 0
      msb: 31
      lsb: 0

- csr: minstatus
  description: >
    Machine interrupt status
  address: 0x346
  privilege_mode: M
  rv32:
    - field_name: MIL
      description: >
        Machine interrupt level
      type: R
      reset_val: 0
      msb: 31
      lsb: 24
    - field_name: SIL
      description: >
        Supervisor interrupt level
      type: R
      reset_val: 0
      msb: 15
      lsb: 8
    - field_name: UIL
      description: >
        User interrupt level
      type: R
      reset_val: 0
      msb: 7
      lsb: 0

- csr: mintthresh
  description: >
    Machine interrupt threshold
  address: 0x347
  privilege_mode: M
  rv32:
    - field_name: TH
      description: >
        Threshold
      type: RW
      reset_val: 0
      msb: 7
      lsb: 0

- csr: mscratchcsw
  description: >
    Machine scratch swap for privilege mode change
  address: 0x348
  privilege_mode: M
  rv32:
    - field_name: MSCRATCHCSW
      description: >
        Machine scratch swap for privelege mode change
      type: RW
      reset_val: 0
      msb: 31
      lsb: 0

- csr: mscratchcswl
  description: >
    Machine scratch swap for privilege level change
  address: 0x349
  privilege_mode: M
  rv32:
    - field_name: MSCRATCHCSWL
      description: >
        Machine scratch swap for privilege level change
      type: RW
      reset_val: 0
      msb: 31
      lsb: 0

- csr: mclicbase
  description: >
    CLIC base
  address: 0x34A
  privilege_mode: M
  rv32:
    - field_name: MCLICBASE
      description: >
        mclicbase
      type: R
      reset_val: 0
      msb: 31
      lsb: 12
    - field_name: Reserved
      description: >
        Reserved. Hardwired to 0.
      type: R
      reset_val: 0
      msb: 11
      lsb: 0
### ENDCOND

      #- csr: menvcfgh
      #  description: >
      #    Machine Environment Configuration (h)
      #  address: 0x31A
      #  privilege_mode: M
      #  rv32:
      #    - field_name: STCE
      #      description: >
      #        STimecmp Enable
      #      type: R
      #      reset_val: 0
      #      msb: 31
      #      lsb: 31
      #    - field_name: Reserved_30_0
      #      description: >
      #        Hardcoded zero
      #      type: WPRI
      #      reset_val: 0
      #      msb: 30
      #      lsb: 0

# 0.4.0:
#- csr: mcounteren
#  description: >
#    Machine Counter Enable
#  address: 0x306
#  privilege_mode: M
#  rv32:
#    - field_name: Enable
#      description: >
#        Always 0
#      type: WARL
#      reset_val: 0
#      msb: 31
#      lsb: 0
#      warl_legalize: |
#        val_out = 0
# 0.2.0:
#- csr: mcounteren
#  description: >
#    Machine Counter Enable
#  address: 0x306
#  privilege_mode: M
#  rv32:
#    - field_name: Reserved_31_3
#      description: >
#        Always 0
#      type: WARL
#      reset_val: 0
#      msb: 31
#      lsb: 3
#      warl_legalize: |
#        val_out = val_in if 0 else val_orig
#    - field_name: IR
#      description: >
#        instret enable for user mode
#      type: RW
#      reset_val: 0
#      msb: 2
#      lsb: 2
#    - field_name: Reserved_1_1
#      description: >
#        Always 0
#      type: WARL
#      reset_val: 0
#      msb: 1
#      lsb: 1
#      warl_legalize: |
#        val_out = val_in if 0 else val_orig
#    - field_name: CY
#      description: >
#        Cycle enable for user mode
#      type: RW
#      reset_val: 0
#      msb: 0
#      lsb: 0

      #- csr: menvcfg
      #  description: >
      #    Machine Environment Configuration Register
      #  address: 0x30A
      #  privilege_mode: M
      #  rv32:
      #    - field_name: FIOM
      #      description: >
      #        Fence of IO Implies Memory
      #      type: R
      #      reset_val: 0
      #      msb: 0
      #      lsb: 0
      #    - field_name: CBIE
      #      description: >
      #        Cache Block Invalidate Instruction Enable
      #      type: R
      #      reset_val: 0
      #      msb: 5
      #      lsb: 4
      #    - field_name: CBCFE
      #      description: >
      #        Cache Block Clean and Flush Instruction Enable
      #      type: R
      #      reset_val: 0
      #      msb: 6
      #      lsb: 6
      #    - field_name: CBZE
      #      description: >
      #        Cache Block Zero Instruction Enable
      #      type: R
      #      reset_val: 0
      #      msb: 7
      #      lsb: 7
      #
      #- csr: mstateen0
      #  description: >
      #    Machine State Enable 0
      #  address: 0x30C
      #  privilege_mode: M
      #  rv32:
      #    - field_name: Reserved_31_3
      #      description: >
      #        Reserved bits
      #      type: WARL
      #      reset_val: 0
      #      msb: 31
      #      lsb: 3
      #      warl_legalize: |
      #        val_out = 0
      #    - field_name: State_Enable
      #      description: >
      #        State enable
      #      type: RW
      #      reset_val: 0
      #      msb: 2
      #      lsb: 2
      #    - field_name: Reserved_1_0
      #      description: >
      #        Reserved bits
      #      type: WARL
      #      reset_val: 0
      #      msb: 1
      #      lsb: 0
      #      warl_legalize: |
      #        val_out = 0
      #
      #- csr: mstateen1
      #  description: >
      #    Machine State Enable 1
      #  address: 0x30D
      #  privilege_mode: M
      #  rv32:
      #    - field_name: Reserved_31_0
      #      description: >
      #        Reserved bits
      #      type: WARL
      #      reset_val: 0
      #      msb: 31
      #      lsb: 0
      #      warl_legalize: |
      #        val_out = 0
      #
      #- csr: mstateen2
      #  description: >
      #    Machine State Enable 2
      #  address: 0x30E
      #  privilege_mode: M
      #  rv32:
      #    - field_name: Reserved_31_0
      #      description: >
      #        Reserved bits
      #      type: WARL
      #      reset_val: 0
      #      msb: 31
      #      lsb: 0
      #      warl_legalize: |
      #        val_out = 0
      #
      #- csr: mstateen3
      #  description: >
      #    Machine State Enable 3
      #  address: 0x30F
      #  privilege_mode: M
      #  rv32:
      #    - field_name: Reserved_31_0
      #      description: >
      #        Reserved bits
      #      type: WARL
      #      reset_val: 0
      #      msb: 31
      #      lsb: 0
      #      warl_legalize: |
      #        val_out = 0
      #
      #- csr: menvcfgh
      #  description: >
      #    Machine Environment Configuration
      #  address: 0x31A
      #  privilege_mode: M
      #  rv32:
      #    - field_name: STCE
      #      description: >
      #        STCE
      #      type: R
      #      reset_val: 0
      #      msb: 31
      #      lsb: 31
      #    - field_name: Reserved_30_0
      #      description: >
      #        Reserved
      #      type: WPRI
      #      reset_val: 0
      #      msb: 30
      #      lsb: 0
      #
      #- csr: mstateen0h
      #  description: >
      #    Machine state enable 0h
      #  address: 0x31C
      #  privilege_mode: M
      #  rv32:
      #    - field_name: Reserved_31_0
      #      type: WARL
      #      reset_val: 0
      #      msb: 31
      #      lsb: 0
      #      warl_legalize: |
      #        val_out = 0
      #
      #- csr: mstateen1h
      #  description: >
      #    Machine state enable 1h
      #  address: 0x31C
      #  privilege_mode: M
      #  rv32:
      #    - field_name: Reserved_31_0
      #      type: WARL
      #      reset_val: 0
      #      msb: 31
      #      lsb: 0
      #      warl_legalize: |
      #        val_out = 0
      #
      #- csr: mstateen2h
      #  description: >
      #    Machine state enable 2h
      #  address: 0x31C
      #  privilege_mode: M
      #  rv32:
      #    - field_name: Reserved_31_0
      #      type: WARL
      #      reset_val: 0
      #      msb: 31
      #      lsb: 0
      #      warl_legalize: |
      #        val_out = 0
      #
      #- csr: mstateen3h
      #  description: >
      #    Machine state enable 3h
      #  address: 0x31C
      #  privilege_mode: M
      #  rv32:
      #    - field_name: Reserved_31_0
      #      type: WARL
      #      reset_val: 0
      #      msb: 31
      #      lsb: 0
      #      warl_legalize: |
      #        val_out = 0



### PMP registers require manual testing ###
#- csr: mseccfg
#  description: >
#    Machine Security Configuration
#  address: 0x747
#  privilege_mode: M
#  rv32:
#    - field_name: MML
#      description: >
#        Machine Mode Lockdown
#      type: RW
#      reset_val: 0
#      msb: 0
#      lsb: 0
#    - field_name: MMWP
#      description: >
#        Machine Mode Whitelist Policy
#      type: RW
#      reset_val: 0
#      msb: 1
#      lsb: 1
#    - field_name: RLB
#      description: >
#        Rule Locking Bypass
#      type: RW
#      reset_val: 0
#      msb: 2
#      lsb: 2
#    - field_name: USEED
#      description: >
#        User Mode Seed Access (Always Zero on cv32e40s)
#      type: R
#      reset_val: 0
#      msb: 8
#      lsb: 8
#    - field_name: SSEED
#      description: >
#        Supervisor Mode Seed Access (Always zero on cv32e40s)
#      type: R
#      reset_val: 0
#      msb: 9
#      lsb: 9

#- csr: mseccfgh
#  description: >
#    Machine Security Configuration (h)
#  address: 0x757
#  privilege_mode: M
#  rv32:
#    - field_name: Zero
#      description: >
#        Always zero
#      type: R
#      reset_val: 0
#      msb: 31
#      lsb: 0

- csr: tselect
  description: >
    Trigger Select Register
  address: 0x7A0
  privilege_mode: M
  rv32:
    - field_name: Trigger
      description: >
         Trigger select field
      type: WARL
      reset_val: 0
      msb: 31
      lsb: 0
- csr: tdata1
  description: >
    Trigger Data Register 1
  address: 0x7A1
  privilege_mode: M
  reset_val: 0x68001000
  rv32:
          - field_name: Type
            description: >
               Address/data match trigger type
            type: R
            reset_val: 2
            msb: 31
            lsb: 28
            values:
               addrmatch: 6
               exception: 5
          - field_name: dmode
            description: >
               Only debug mode can write tdata registers
            type: R
            reset_val: 1
            msb: 27
            lsb: 27
          - field_name: data
            description: >
               Only debug mode can write tdata registers
            type: R
            reset_val: 1
            msb: 26
            lsb: 0
          #- field_name: MaskMax
          #  description: >
          #    Only exact matching supported
          #  type: R
          #  reset_val: 0
          #  msb: 26
          #  lsb: 21
          #- field_name: Hit
          #  description: >
          #     Hit indication not supported
          #  type: R
          #  reset_val: 0
          #  msb: 20
          #  lsb: 20
          #- field_name: Select
          #  description: >
          #     Only address matching is supported
          #  type: R
          #  reset_val: 0
          #  msb: 19
          #  lsb: 19
          #- field_name: Timing
          #  description: >
          #     Break before the instruction at the specified address
          #  type: R
          #  reset_val: 0
          #  msb: 18
          #  lsb: 18
          #- field_name: Sizelo
          #  description: >
          #     Match accesses of any size
          #  type: R
          #  reset_val: 0
          #  msb: 17
          #  lsb: 16
          #- field_name: Action
          #  description: >
          #     Enter debug mode on match
          #  type: R
          #  reset_val: 1
          #  msb: 15
          #  lsb: 12
          #- field_name: Chain
          #  description: >
          #     Chaining not supported
          #  type: R
          #  reset_val: 0
          #  msb: 11
          #  lsb: 11
          #- field_name: Match
          #  description: >
          #     Match the whole address
          #  type: R
          #  reset_val: 0
          #  msb: 10
          #  lsb: 7
          #- field_name: m
          #  description: >
          #     Match in M-mode
          #  type: R
          #  reset_val: 1
          #  msb: 6
          #  lsb: 6
          #- field_name: zero
          #  description: >
          #     Always zero
          #  type: R
          #  reset_val: 0
          #  msb: 5
          #  lsb: 5
          #- field_name: s
          #  description: >
          #     S-mode not supported
          #  type: R
          #  reset_val: 0
          #  msb: 4
          #  lsb: 4
          #- field_name: u
          #  description: >
          #     U-mode not supported
          #  type: R
          #  reset_val: 0
          #  msb: 3
          #  lsb: 3
          #- field_name: execute
          #  description: >
          #     Enable matching on instruction address.  Only writeable in Debug mode.
          #  type: R
          #  reset_val: 0
          #  msb: 2
          #  lsb: 2
          #- field_name: store
          #  description: >
          #     Store address/data matching not supported
          #  type: R
          #  reset_val: 0
          #  msb: 1
          #  lsb: 1
          #- field_name: load
          #  description: >
          #     Load address/data matching not supported
          #  type: R
          #  reset_val: 0
          #  msb: 0
          #  lsb: 0
- csr: tdata2
  description: >
    Trigger Data Register 2
  address: 0x7A2
  privilege_mode: M
  rv32:
    - field_name: Data
      description: >
         Native triggers are not supported, so writes to this register from M-Mode will be ignored.
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
- csr: tdata3
  description: >
    Trigger Data Register 3
  address: 0x7A3
  privilege_mode: M
  rv32:
    - field_name: Zero
      description: >
        CV32E40X does not support the features requiring this register.
      type: WARL
      reset_val: 0
      msb: 31
      lsb: 0
- csr: tinfo
  description: >
    Trigger Info
  address: 0x7A4
  privilege_mode: M
  rv32:
    - field_name: Info
      description: >
        Types 5,6 are supported.
      type: R
      reset_val: 6
      msb: 15
      lsb: 0
- csr: tcontrol
  description: >
    Trigger control
  address: 0x7A5
  privilege_mode: M
  rv32:
    - field_name: MPTE
      description: >
        MPTE
      type: WARL
      reset_val: 0
      msb: 7
      lsb: 7
    - field_name: MTE
      description: >
        MTE
      type: WARL
      reset_val: 0
      msb: 3
      lsb: 3

### COND ZC
- csr: jvt
  description: >
    Jump vector table
  address: 0x017
  privilege_mode: U
  rv32:
    - field_name: Base_31_10
      description: >
        Upper bits of vector table base address, 1024 byte aligned
      type: WARL
      reset_val: 0
      msb: 31
      lsb: 10
    - field_name: Base_9_6
      description: >
        Lower bits of vector table base address, 1024 byte aligned always 0
      type: WARL
      reset_val: 0
      msb: 9
      lsb: 6
      warl_legalize: |
        val_out = val_in if val_in == 0 else val_orig
    - field_name: Mode
      description: >
        Jump table mode
      type: WARL
      reset_val: 0
      msb: 5
      lsb: 0
      warl_legalize: |
        val_out = val_in if val_in == 0 else val_orig
### ENDCOND


# jvt, pmp-registers excluded *for now*

###############################################################################
# mvendorid, marchid, mimpid, mhartid and mconfigptr are temporarily
# excluded from auto-generation of access testing as all bits in these CSRs are
# RO, so any attempt to write them causes an illegal instruction exception.
# Access modes to these CSRs is tested in a separate, manually written test-
# program.
#
- csr: mvendorid
  description: >
    Machine Vendor ID
  address: 0xF11
  privilege_mode: M
  rv32:
    - field_name: Bank
      description: >
       Number of continuation codes in JEDEC manufacturer ID
      type: R
      reset_val: 12
      msb: 31
      lsb: 7
    - field_name: ID
      description: >
       Final byte of JEDEC manufacturer ID, discarding the parity bit.
      type: R
      reset_val: 2
      msb: 6
      lsb: 0
- csr: marchid
  description: >
    Machine Architecture ID
  address: 0xF12
  privilege_mode: M
  rv32:
    - field_name: ID
      description: >
        Machine Architecture ID of CV32E40X is 14
      type: R
      reset_val: 0x14
      msb: 31
      lsb: 0
- csr: mimpid
  description: >
    Machine Implementation ID
  address: 0xF13
  privilege_mode: M
  rv32:
    - field_name: MAJOR
      description: >
        Major
      type: R
      reset_val: 0
      msb: 19
      lsb: 16
    - field_name: MINOR
      description: >
        Minor
      type: R
      reset_val: 0
      msb: 11
      lsb: 8
    - field_name: PATCH
      description: >
        Patch value, depends on toplevel pins.
      type: R
      reset_val: unknown
      msb: 19
      lsb: 16
- csr: mhartid
  description: >
    Machine Hart ID
  address: 0xF14
  privilege_mode: M
  rv32:
    - field_name: Hart
      description: >
        mhartid_i
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
### ENDCOND
### COND CLIC
- csr: mconfigptr
  description: >
    Machine configuration pointer
  address: 0xF15
  privilege_mode: M
  rv32:
    - field_name: RESERVED
      description: >
        Always return zero
      type: R
      reset_val: 0
      msb: 31
      lsb: 0
### ENDCOND
