{
  "module_name": "davinci-mcasp.h",
  "hash_id": "cfe751069265c09bd4096d4b32e330c5b82f4dd2d64e510b8213570d412749fe",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/ti/davinci-mcasp.h",
  "human_readable_source": " \n \n\n#ifndef DAVINCI_MCASP_H\n#define DAVINCI_MCASP_H\n\n \n#define DAVINCI_MCASP_PID_REG\t\t0x00\n#define DAVINCI_MCASP_PWREMUMGT_REG\t0x04\n\n#define DAVINCI_MCASP_PFUNC_REG\t\t0x10\n#define DAVINCI_MCASP_PDIR_REG\t\t0x14\n#define DAVINCI_MCASP_PDOUT_REG\t\t0x18\n#define DAVINCI_MCASP_PDSET_REG\t\t0x1c\n\n#define DAVINCI_MCASP_PDCLR_REG\t\t0x20\n\n#define DAVINCI_MCASP_TLGC_REG\t\t0x30\n#define DAVINCI_MCASP_TLMR_REG\t\t0x34\n\n#define DAVINCI_MCASP_GBLCTL_REG\t0x44\n#define DAVINCI_MCASP_AMUTE_REG\t\t0x48\n#define DAVINCI_MCASP_LBCTL_REG\t\t0x4c\n\n#define DAVINCI_MCASP_TXDITCTL_REG\t0x50\n\n#define DAVINCI_MCASP_GBLCTLR_REG\t0x60\n#define DAVINCI_MCASP_RXMASK_REG\t0x64\n#define DAVINCI_MCASP_RXFMT_REG\t\t0x68\n#define DAVINCI_MCASP_RXFMCTL_REG\t0x6c\n\n#define DAVINCI_MCASP_ACLKRCTL_REG\t0x70\n#define DAVINCI_MCASP_AHCLKRCTL_REG\t0x74\n#define DAVINCI_MCASP_RXTDM_REG\t\t0x78\n#define DAVINCI_MCASP_EVTCTLR_REG\t0x7c\n\n#define DAVINCI_MCASP_RXSTAT_REG\t0x80\n#define DAVINCI_MCASP_RXTDMSLOT_REG\t0x84\n#define DAVINCI_MCASP_RXCLKCHK_REG\t0x88\n#define DAVINCI_MCASP_REVTCTL_REG\t0x8c\n\n#define DAVINCI_MCASP_GBLCTLX_REG\t0xa0\n#define DAVINCI_MCASP_TXMASK_REG\t0xa4\n#define DAVINCI_MCASP_TXFMT_REG\t\t0xa8\n#define DAVINCI_MCASP_TXFMCTL_REG\t0xac\n\n#define DAVINCI_MCASP_ACLKXCTL_REG\t0xb0\n#define DAVINCI_MCASP_AHCLKXCTL_REG\t0xb4\n#define DAVINCI_MCASP_TXTDM_REG\t\t0xb8\n#define DAVINCI_MCASP_EVTCTLX_REG\t0xbc\n\n#define DAVINCI_MCASP_TXSTAT_REG\t0xc0\n#define DAVINCI_MCASP_TXTDMSLOT_REG\t0xc4\n#define DAVINCI_MCASP_TXCLKCHK_REG\t0xc8\n#define DAVINCI_MCASP_XEVTCTL_REG\t0xcc\n\n \n#define DAVINCI_MCASP_DITCSRA_REG\t0x100\n \n#define DAVINCI_MCASP_DITCSRB_REG\t0x118\n \n#define DAVINCI_MCASP_DITUDRA_REG\t0x130\n \n#define DAVINCI_MCASP_DITUDRB_REG\t0x148\n\n \n#define DAVINCI_MCASP_XRSRCTL_BASE_REG\t0x180\n#define DAVINCI_MCASP_XRSRCTL_REG(n)\t(DAVINCI_MCASP_XRSRCTL_BASE_REG + \\\n\t\t\t\t\t\t(n << 2))\n\n \n#define DAVINCI_MCASP_TXBUF_REG(n)\t(0x200 + (n << 2))\n \n#define DAVINCI_MCASP_RXBUF_REG(n)\t(0x280 + (n << 2))\n\n \n#define DAVINCI_MCASP_V2_AFIFO_BASE\t(0x1010)\n#define DAVINCI_MCASP_V3_AFIFO_BASE\t(0x1000)\n\n \n#define MCASP_WFIFOCTL_OFFSET\t\t(0x0)\n#define MCASP_WFIFOSTS_OFFSET\t\t(0x4)\n#define MCASP_RFIFOCTL_OFFSET\t\t(0x8)\n#define MCASP_RFIFOSTS_OFFSET\t\t(0xc)\n\n \n#define MCASP_FREE\tBIT(0)\n#define MCASP_SOFT\tBIT(1)\n\n \n#define PIN_BIT_AXR(n)\t(n)\n#define PIN_BIT_AMUTE\t25\n#define PIN_BIT_ACLKX\t26\n#define PIN_BIT_AHCLKX\t27\n#define PIN_BIT_AFSX\t28\n#define PIN_BIT_ACLKR\t29\n#define PIN_BIT_AHCLKR\t30\n#define PIN_BIT_AFSR\t31\n\n \n#define DITEN\tBIT(0)\t \n#define VA\tBIT(2)\n#define VB\tBIT(3)\n\n \n#define TXROT(val)\t(val)\n#define TXSEL\t\tBIT(3)\n#define TXSSZ(val)\t(val<<4)\n#define TXPBIT(val)\t(val<<8)\n#define TXPAD(val)\t(val<<13)\n#define TXORD\t\tBIT(15)\n#define FSXDLY(val)\t(val<<16)\n\n \n#define RXROT(val)\t(val)\n#define RXSEL\t\tBIT(3)\n#define RXSSZ(val)\t(val<<4)\n#define RXPBIT(val)\t(val<<8)\n#define RXPAD(val)\t(val<<13)\n#define RXORD\t\tBIT(15)\n#define FSRDLY(val)\t(val<<16)\n\n \n#define FSXPOL\t\tBIT(0)\n#define AFSXE\t\tBIT(1)\n#define FSXDUR\t\tBIT(4)\n#define FSXMOD(val)\t(val<<7)\n\n \n#define FSRPOL\t\tBIT(0)\n#define AFSRE\t\tBIT(1)\n#define FSRDUR\t\tBIT(4)\n#define FSRMOD(val)\t(val<<7)\n\n \n#define ACLKXDIV(val)\t(val)\n#define ACLKXE\t\tBIT(5)\n#define TX_ASYNC\tBIT(6)\n#define ACLKXPOL\tBIT(7)\n#define ACLKXDIV_MASK\t0x1f\n\n \n#define ACLKRDIV(val)\t(val)\n#define ACLKRE\t\tBIT(5)\n#define RX_ASYNC\tBIT(6)\n#define ACLKRPOL\tBIT(7)\n#define ACLKRDIV_MASK\t0x1f\n\n \n#define AHCLKXDIV(val)\t(val)\n#define AHCLKXPOL\tBIT(14)\n#define AHCLKXE\t\tBIT(15)\n#define AHCLKXDIV_MASK\t0xfff\n\n \n#define AHCLKRDIV(val)\t(val)\n#define AHCLKRPOL\tBIT(14)\n#define AHCLKRE\t\tBIT(15)\n#define AHCLKRDIV_MASK\t0xfff\n\n \n#define MODE(val)\t(val)\n#define DISMOD_3STATE\t(0x0)\n#define DISMOD_LOW\t(0x2 << 2)\n#define DISMOD_HIGH\t(0x3 << 2)\n#define DISMOD_VAL(x)\t((x) << 2)\n#define DISMOD_MASK\tDISMOD_HIGH\n#define TXSTATE\t\tBIT(4)\n#define RXSTATE\t\tBIT(5)\n#define SRMOD_MASK\t3\n#define SRMOD_INACTIVE\t0\n\n \n#define LBEN\t\tBIT(0)\n#define LBORD\t\tBIT(1)\n#define LBGENMODE(val)\t(val<<2)\n\n \n#define TXTDMS(n)\t(1<<n)\n\n \n#define RXTDMS(n)\t(1<<n)\n\n \n#define RXCLKRST\tBIT(0)\t \n#define RXHCLKRST\tBIT(1)\t \n#define RXSERCLR\tBIT(2)\t \n#define RXSMRST\t\tBIT(3)\t \n#define RXFSRST\t\tBIT(4)\t \n#define TXCLKRST\tBIT(8)\t \n#define TXHCLKRST\tBIT(9)\t \n#define TXSERCLR\tBIT(10)\t \n#define TXSMRST\t\tBIT(11)\t \n#define TXFSRST\t\tBIT(12)\t \n\n \n#define XRERR\t\tBIT(8)  \n#define XRDATA\t\tBIT(5)  \n\n \n#define MUTENA(val)\t(val)\n#define MUTEINPOL\tBIT(2)\n#define MUTEINENA\tBIT(3)\n#define MUTEIN\t\tBIT(4)\n#define MUTER\t\tBIT(5)\n#define MUTEX\t\tBIT(6)\n#define MUTEFSR\t\tBIT(7)\n#define MUTEFSX\t\tBIT(8)\n#define MUTEBADCLKR\tBIT(9)\n#define MUTEBADCLKX\tBIT(10)\n#define MUTERXDMAERR\tBIT(11)\n#define MUTETXDMAERR\tBIT(12)\n\n \n#define RXDATADMADIS\tBIT(0)\n\n \n#define TXDATADMADIS\tBIT(0)\n\n \n#define ROVRN\t\tBIT(0)\n\n \n#define XUNDRN\t\tBIT(0)\n\n \n#define FIFO_ENABLE\tBIT(16)\n#define NUMEVT_MASK\t(0xFF << 8)\n#define NUMEVT(x)\t(((x) & 0xFF) << 8)\n#define NUMDMA_MASK\t(0xFF)\n\n \n#define MCASP_CLK_HCLK_AHCLK\t\t0  \n#define MCASP_CLK_HCLK_AUXCLK\t\t1  \n\n \n#define MCASP_CLKDIV_AUXCLK\t\t0  \n#define MCASP_CLKDIV_BCLK\t\t1  \n#define MCASP_CLKDIV_BCLK_FS_RATIO\t2  \n\n#endif\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}