#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue Feb 13 13:30:21 2018
# Process ID: 4858
# Current directory: /home/mayanksingh2298/IIT_Course/sem4/col216/Lab4
# Command line: vivado
# Log file: /home/mayanksingh2298/IIT_Course/sem4/col216/Lab4/vivado.log
# Journal file: /home/mayanksingh2298/IIT_Course/sem4/col216/Lab4/vivado.jou
#-----------------------------------------------------------
start_gui
create_project lab4 . -part xc7a35tcpg236-1
set_property target_language VHDL [current_project]
add_files -norecurse /home/mayanksingh2298/IIT_Course/sem4/col216/Lab4/ass4.vhf
launch_simulation
source ALU.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top shifter [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
source ALU.tcl
close_sim
launch_simulation
source ALU.tcl
close_sim
set_property top shifter [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
source shifter.tcl
add_force {/shifter/a} -radix bin {11111111000000001111111100000000 0ns}
run 1000 us
add_bp {/home/mayanksingh2298/IIT_Course/sem4/col216/Lab4/ass4.vhf} 19
remove_bps -file {/home/mayanksingh2298/IIT_Course/sem4/col216/Lab4/ass4.vhf} -line 19
add_force {/shifter/a} -radix bin {111110000111100001111000011110000 0ns}
add_force {/shifter/a} -radix bin {11111111111111110000000000000000 0ns}
add_force {/shifter/opcode} -radix bin {0000 0ns}
add_force {/shifter/shiftAmount} -radix bin {00000000000000000000000000000001 0ns}
add_force {/shifter/carryIn} -radix bin {0 0ns}
run 1000 us
close_sim
launch_simulation
source shifter.tcl
close_sim
launch_simulation
source shifter.tcl
run 1000 us
add_force {/shifter/a} -radix bin {11111111000000001111111100000000 0ns}
add_force {/shifter/opcode} -radix bin {0000 0ns}
add_force {/shifter/shiftAmount} -radix bin {000000000000000000000000000000001 0ns}
add_force {/shifter/carryIn} -radix bin {0 0ns}
run 1000 us
add_force {/shifter/opcode} -radix bin {01 0ns}
run 1000 us
add_force {/shifter/opcode} -radix bin {10 0ns}
run 1000 us
add_force {/shifter/shiftAmount} -radix bin {00000000000000000000000000000011 0ns}
run 1000 us
add_force {/shifter/opcode} -radix bin {11 0ns}
add_force {/shifter/shiftAmount} -radix unsigned {7 0ns}
run 1000 us
add_force {/shifter/a} -radix bin {11111111111111110000000000101010 0ns}
run 1000 us
close_sim
launch_simulation
source shifter.tcl
run 1000 us
run 1000 us
run 1000 us
close_sim
launch_simulation
source shifter.tcl
close_sim
launch_simulation
source shifter.tcl
close_sim
launch_simulation
source shifter.tcl
add_force {/shifter/a} -radix bin {11110000101010101010101000000011 0ns}
add_force {/shifter/opcode} -radix bin {00 0ns}
add_force {/shifter/shiftAmount} -radix bin {7 0ns}
add_force {/shifter/shiftAmount} -radix unsigned {7 0ns}
add_force {/shifter/carryIn} -radix hex {0 0ns}
run 1000 us
add_force {/shifter/shiftAmount} -radix hex {1 0ns}
run 1000 us
set_property top multiplier [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
source multiplier.tcl
close_sim
launch_simulation
source multiplier.tcl
run 1000 us
close_sim
launch_simulation
launch_simulation
run 1000 us
launch_simulation
launch_simulation
source multiplier.tcl
add_force {/multiplier/a} -radix bin {0 0ns}
add_force {/multiplier/b} -radix bin {0 0ns}
run 1000 us
close_sim
launch_simulation
source multiplier.tcl
run 1000 us
close_sim
launch_simulation
source multiplier.tcl
close_sim
launch_simulation
source multiplier.tcl
add_force {/multiplier/a} -radix dec {5 0ns}
add_force {/multiplier/b} -radix dec {7 0ns}
run 1000 us
add_force {/multiplier/b} -radix dec {-3 0ns}
run 1000 us
set_property top RegisterFile [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
source RegisterFile.tcl
add_force {/RegisterFile/reset} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps -cancel_after 10ns
run 1000 us
add_force {/RegisterFile/reset} -radix bin {1 0ns}
run 1000 us
run 1000 us
close_sim
launch_simulation
source RegisterFile.tcl
add_force {/RegisterFile/reset} -radix hex {1 0ns} -cancel_after 10ns
run 1000 us
add_force {/RegisterFile/reset} -radix hex {1 0ns}
run 1000 us
close_sim
launch_simulation
source RegisterFile.tcl
add_force {/RegisterFile/reset} -radix hex {1 0ns}
run 1000 us
close_sim
launch_simulation
source RegisterFile.tcl
run 1000 us
close_sim
launch_simulation
source RegisterFile.tcl
run all
run all
run 1000 us
close_sim
launch_simulation
source RegisterFile.tcl
close_sim
launch_simulation
source RegisterFile.tcl
close_sim
launch_simulation
source RegisterFile.tcl
close_sim
launch_simulation
source RegisterFile.tcl
close_sim
launch_simulation
source RegisterFile.tcl
add_force {/RegisterFile/reset} -radix hex {1 0ns}
run 1000 us
close_sim
launch_simulation
source RegisterFile.tcl
add_force {/RegisterFile/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
add_force {/RegisterFile/reset} -radix hex {1 0ns}
run 1000 us
add_force {/RegisterFile/we} -radix hex {0 0ns}
run 1000 us
add_force {/RegisterFile/w1} -radix hex {0 0ns}
run 1000 us
run 1000 us
close_sim
launch_simulation
source RegisterFile.tcl
add_force {/RegisterFile/reset} -radix hex {1 0ns}
run 1000 us
close_sim
launch_simulation
source RegisterFile.tcl
add_force {/RegisterFile/reset} -radix hex {1 0ns}
run 1000 us
run 1000 us
run 1000 us
close_sim
current_sim simulation_16
launch_simulation
source RegisterFile.tcl
add_force {/RegisterFile/reset} -radix hex {1 0ns}
run all
run 1000 us
close_sim
launch_simulation
source RegisterFile.tcl
add_force {/RegisterFile/reset} -radix hex {1 0ns}
run 1000 us
add_force {/RegisterFile/we} -radix hex {1 0ns}
run 1000 us
add_force {/RegisterFile/w1} -radix bin {0 0ns}
add_force {/RegisterFile/a} -radix unsigned {5 0ns}
run 1000 us
add_force {/RegisterFile/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
run 1000 us
add_force {/RegisterFile/r1} -radix bin {0 0ns}
add_force {/RegisterFile/r2} -radix hex {0 0ns}
run 1000 us
add_force {/RegisterFile/a} -radix hex {7 0ns}
add_force {/RegisterFile/w1} -radix hex {1 0ns}
run 1000 us
add_force {/RegisterFile/r2} -radix hex {1 0ns}
run 1000 us
add_force {/RegisterFile/w1} -radix hex {7 0ns}
run 1000 us
add_force {/RegisterFile/r2} -radix hex {7 0ns}
run 1000 us
close_sim
launch_simulation
source RegisterFile.tcl
add_force {/RegisterFile/reset} -radix hex {1 0ns}
run 1000 us
set_property top ALU [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
source ALU.tcl
add_force {/ALU/a} -radix hex {1 0ns}
add_force {/ALU/b} -radix hex {2 0ns}
add_force {/ALU/opcode} -radix hex {0 0ns}
add_force {/ALU/carry} -radix hex {0 0ns}
run 1000 us
add_force {/ALU/opcode} -radix hex {1 0ns}
run 1000 us
add_force {/ALU/opcode} -radix hex {2 0ns}
run 1000 us
add_force {/ALU/opcode} -radix hex {3 0ns}
run 1000 us
add_force {/ALU/opcode} -radix hex {4 0ns}
run 1000 us
add_force {/ALU/opcode} -radix hex {5 0ns}
run 1000 us
add_force {/ALU/carry} -radix hex {1 0ns}
run 1000 us
add_force {/ALU/opcode} -radix hex {6 0ns}
run 1000 us
add_force {/ALU/opcode} -radix hex {8 0ns}
run 1000 us
add_force {/ALU/opcode} -radix hex {12 0ns}
add_force {/ALU/opcode} -radix unsigned {12 0ns}
run 1000 us
add_force {/ALU/opcode} -radix hex {15 0ns}
add_force {/ALU/opcode} -radix hex {F 0ns}
run 1000 us
close_sim
current_sim simulation_32
close_sim
current_sim simulation_16
close_sim
close_sim
