Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date             : Thu Oct 20 20:02:37 2016
| Host             : DESKTOP-0GOJOC6 running 64-bit major release  (build 9200)
| Command          : report_power -file ed_keygen_trial_v1_0_power_routed.rpt -pb ed_keygen_trial_v1_0_power_summary_routed.pb -rpx ed_keygen_trial_v1_0_power_routed.rpx
| Design           : ed_keygen_trial_v1_0
| Device           : xc7z020clg484-3
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 72.835 (Junction temp exceeded!) |
| Dynamic (W)              | 71.793                           |
| Device Static (W)        | 1.042                            |
| Effective TJA (C/W)      | 11.5                             |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |    14.066 |    10873 |       --- |             --- |
|   LUT as Logic |    12.933 |     3712 |     53200 |            6.98 |
|   Register     |     1.028 |     6019 |    106400 |            5.66 |
|   F7/F8 Muxes  |     0.082 |      402 |     53200 |            0.76 |
|   CARRY4       |     0.012 |        8 |     13300 |            0.06 |
|   BUFG         |     0.012 |        2 |        32 |            6.25 |
|   Others       |     0.000 |       86 |       --- |             --- |
| Signals        |    32.973 |     8443 |       --- |             --- |
| Block RAM      |     0.374 |        2 |       140 |            1.43 |
| DSPs           |    19.397 |       20 |       220 |            9.09 |
| I/O            |     4.982 |       97 |       200 |           48.50 |
| Static Power   |     1.042 |          |           |                 |
| Total          |    72.835 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    67.302 |      67.003 |      0.299 |
| Vccaux    |       1.800 |     0.490 |       0.390 |      0.100 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     2.257 |       2.256 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.056 |       0.028 |      0.028 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.473 |       0.000 |      0.473 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------+-----------+
| Name                                | Power (W) |
+-------------------------------------+-----------+
| ed_keygen_trial_v1_0                |    71.793 |
|   Core1                             |    59.741 |
|     AU                              |    59.636 |
|       Addition                      |     2.095 |
|         Operation                   |     1.036 |
|           DSP                       |     1.027 |
|             blk00000001             |     1.027 |
|         Reduction                   |     0.864 |
|           DSP                       |     0.841 |
|             blk00000001             |     0.841 |
|       BRAM1                         |     0.624 |
|         BlockRAM                    |     0.471 |
|       BRAM2                         |     3.658 |
|         BlockRAM                    |     2.553 |
|       FlagRegister                  |     0.022 |
|       Multiplication                |    53.097 |
|         Acc                         |     6.844 |
|           Estimator                 |     0.054 |
|           Operation                 |     2.362 |
|             Acc_DSP                 |     0.570 |
|               blk00000001           |     0.570 |
|           Reduction                 |     1.263 |
|             Fin_DSP                 |     0.865 |
|               blk00000001           |     0.865 |
|         Load                        |     6.170 |
|         Mul                         |    27.543 |
|           MACC_DSP[0].Operation     |     1.756 |
|             Macc_DSP                |     1.726 |
|               blk00000001           |     1.726 |
|           MACC_DSP[10].Operation    |     1.318 |
|             Macc_DSP                |     1.295 |
|               blk00000001           |     1.295 |
|           MACC_DSP[11].Operation    |     1.298 |
|             Macc_DSP                |     1.279 |
|               blk00000001           |     1.279 |
|           MACC_DSP[12].Operation    |     1.342 |
|             Macc_DSP                |     1.326 |
|               blk00000001           |     1.326 |
|           MACC_DSP[13].Operation    |     1.328 |
|             Macc_DSP                |     1.319 |
|               blk00000001           |     1.319 |
|           MACC_DSP[14].Operation    |     1.335 |
|             Macc_DSP                |     1.335 |
|               blk00000001           |     1.335 |
|           MACC_DSP[1].Operation     |     1.691 |
|             Macc_DSP                |     1.660 |
|               blk00000001           |     1.660 |
|           MACC_DSP[2].Operation     |     1.428 |
|             Macc_DSP                |     1.390 |
|               blk00000001           |     1.390 |
|           MACC_DSP[3].Operation     |     1.408 |
|             Macc_DSP                |     1.373 |
|               blk00000001           |     1.373 |
|           MACC_DSP[4].Operation     |     1.400 |
|             Macc_DSP                |     1.357 |
|               blk00000001           |     1.357 |
|           MACC_DSP[5].Operation     |     1.373 |
|             Macc_DSP                |     1.349 |
|               blk00000001           |     1.349 |
|           MACC_DSP[6].Operation     |     1.338 |
|             Macc_DSP                |     1.311 |
|               blk00000001           |     1.311 |
|           MACC_DSP[7].Operation     |     1.336 |
|             Macc_DSP                |     1.310 |
|               blk00000001           |     1.310 |
|           MACC_DSP[8].Operation     |     1.390 |
|             Macc_DSP                |     1.357 |
|               blk00000001           |     1.357 |
|           MACC_DSP[9].Operation     |     1.407 |
|             Macc_DSP                |     1.384 |
|               blk00000001           |     1.384 |
|           Prereduction              |     5.994 |
|             Pre_DSP                 |     1.841 |
|               blk00000001           |     1.841 |
|         Reg                         |     5.013 |
|         Rotate                      |     3.636 |
|         Store                       |     0.480 |
|     ClockCounter                    |     0.038 |
|     LSR                             |    <0.001 |
|   ed_keygen_trial_v1_0_S00_AXI_inst |     4.753 |
|     resp_flag_reg                   |     0.005 |
|     resp_flag_reg_rep               |     0.003 |
+-------------------------------------+-----------+


