TimeQuest Timing Analyzer report for Motor
Fri May 17 17:32:10 2019
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Setup: 'clk_counter'
 13. Slow Model Hold: 'clk'
 14. Slow Model Hold: 'clk_counter'
 15. Slow Model Minimum Pulse Width: 'clk'
 16. Slow Model Minimum Pulse Width: 'clk_counter'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'clk'
 27. Fast Model Setup: 'clk_counter'
 28. Fast Model Hold: 'clk'
 29. Fast Model Hold: 'clk_counter'
 30. Fast Model Minimum Pulse Width: 'clk'
 31. Fast Model Minimum Pulse Width: 'clk_counter'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Motor                                                             ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C6                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                   ;
+-------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------+
; Clock Name  ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets         ;
+-------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------+
; clk         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }         ;
; clk_counter ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_counter } ;
+-------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------+


+------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                    ;
+------------+-----------------+-------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name  ; Note                                                          ;
+------------+-----------------+-------------+---------------------------------------------------------------+
; 479.62 MHz ; 450.05 MHz      ; clk         ; limit due to minimum period restriction (max I/O toggle rate) ;
; 545.26 MHz ; 450.05 MHz      ; clk_counter ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------+
; Slow Model Setup Summary             ;
+-------------+--------+---------------+
; Clock       ; Slack  ; End Point TNS ;
+-------------+--------+---------------+
; clk         ; -1.085 ; -12.197       ;
; clk_counter ; -0.834 ; -4.521        ;
+-------------+--------+---------------+


+-------------------------------------+
; Slow Model Hold Summary             ;
+-------------+-------+---------------+
; Clock       ; Slack ; End Point TNS ;
+-------------+-------+---------------+
; clk         ; 0.391 ; 0.000         ;
; clk_counter ; 0.795 ; 0.000         ;
+-------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------------+--------+-----------------+
; Clock       ; Slack  ; End Point TNS   ;
+-------------+--------+-----------------+
; clk         ; -1.222 ; -16.222         ;
; clk_counter ; -1.222 ; -9.222          ;
+-------------+--------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.085 ; Controlador_e:inst|state_controller.power_engine                ; Controlador_e:inst|load                                         ; clk          ; clk         ; 1.000        ; 0.000      ; 2.121      ;
; -1.085 ; Controlador_e:inst|state_controller.power_engine                ; Controlador_e:inst|rt                                           ; clk          ; clk         ; 1.000        ; 0.000      ; 2.121      ;
; -1.033 ; Controlador_e:inst|load                                         ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; clk          ; clk         ; 1.000        ; 0.017      ; 2.086      ;
; -1.033 ; Controlador_e:inst|load                                         ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; clk          ; clk         ; 1.000        ; 0.017      ; 2.086      ;
; -1.033 ; Controlador_e:inst|load                                         ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; clk          ; clk         ; 1.000        ; 0.017      ; 2.086      ;
; -1.033 ; Controlador_e:inst|load                                         ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; clk          ; clk         ; 1.000        ; 0.017      ; 2.086      ;
; -1.033 ; Controlador_e:inst|load                                         ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; clk          ; clk         ; 1.000        ; 0.017      ; 2.086      ;
; -1.033 ; Controlador_e:inst|load                                         ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; clk          ; clk         ; 1.000        ; 0.017      ; 2.086      ;
; -1.033 ; Controlador_e:inst|load                                         ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; clk          ; clk         ; 1.000        ; 0.017      ; 2.086      ;
; -0.956 ; Controlador_e:inst|state_controller.standby                     ; Controlador_e:inst|load                                         ; clk          ; clk         ; 1.000        ; 0.000      ; 1.992      ;
; -0.956 ; Controlador_e:inst|state_controller.standby                     ; Controlador_e:inst|rt                                           ; clk          ; clk         ; 1.000        ; 0.000      ; 1.992      ;
; -0.948 ; Controlador_e:inst|state_controller.standby                     ; Controlador_e:inst|state_controller.hold                        ; clk          ; clk         ; 1.000        ; 0.000      ; 1.984      ;
; -0.879 ; Controlador_e:inst|state_controller.standby                     ; Controlador_e:inst|en_count                                     ; clk          ; clk         ; 1.000        ; -0.003     ; 1.912      ;
; -0.846 ; Controlador_e:inst|state_controller.hold                        ; Controlador_e:inst|load                                         ; clk          ; clk         ; 1.000        ; 0.000      ; 1.882      ;
; -0.846 ; Controlador_e:inst|state_controller.hold                        ; Controlador_e:inst|rt                                           ; clk          ; clk         ; 1.000        ; 0.000      ; 1.882      ;
; -0.832 ; Controlador_e:inst|en_count                                     ; Controlador_e:inst|en_count                                     ; clk          ; clk         ; 1.000        ; 0.000      ; 1.868      ;
; -0.799 ; Controlador_e:inst|state_controller.power_engine                ; Controlador_e:inst|en_count                                     ; clk          ; clk         ; 1.000        ; -0.003     ; 1.832      ;
; -0.794 ; Controlador_e:inst|state_controller.power_engine                ; Controlador_e:inst|state_controller.hold                        ; clk          ; clk         ; 1.000        ; 0.000      ; 1.830      ;
; -0.769 ; Controlador_e:inst|load                                         ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; clk          ; clk         ; 1.000        ; 0.017      ; 1.822      ;
; -0.720 ; Controlador_e:inst|rt                                           ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; clk          ; clk         ; 1.000        ; 0.017      ; 1.773      ;
; -0.720 ; Controlador_e:inst|rt                                           ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; clk          ; clk         ; 1.000        ; 0.017      ; 1.773      ;
; -0.720 ; Controlador_e:inst|rt                                           ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; clk          ; clk         ; 1.000        ; 0.017      ; 1.773      ;
; -0.716 ; Controlador_e:inst|rt                                           ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; clk          ; clk         ; 1.000        ; 0.017      ; 1.769      ;
; -0.715 ; Controlador_e:inst|rt                                           ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; clk          ; clk         ; 1.000        ; 0.017      ; 1.768      ;
; -0.715 ; Controlador_e:inst|rt                                           ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; clk          ; clk         ; 1.000        ; 0.017      ; 1.768      ;
; -0.714 ; Controlador_e:inst|rt                                           ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; clk          ; clk         ; 1.000        ; 0.017      ; 1.767      ;
; -0.713 ; Controlador_e:inst|rt                                           ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; clk          ; clk         ; 1.000        ; 0.017      ; 1.766      ;
; -0.200 ; Controlador_e:inst|state_controller.standby                     ; Controlador_e:inst|state_controller.set_speed                   ; clk          ; clk         ; 1.000        ; 0.000      ; 1.236      ;
; -0.092 ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.128      ;
; -0.081 ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.117      ;
; -0.075 ; Controlador_e:inst|state_controller.hold                        ; Controlador_e:inst|en_count                                     ; clk          ; clk         ; 1.000        ; -0.003     ; 1.108      ;
; -0.051 ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.087      ;
; 0.093  ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.943      ;
; 0.093  ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.943      ;
; 0.101  ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.935      ;
; 0.103  ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.933      ;
; 0.231  ; Controlador_e:inst|state_controller.hold                        ; Controlador_e:inst|state_controller.set_speed                   ; clk          ; clk         ; 1.000        ; 0.000      ; 0.805      ;
; 0.248  ; Controlador_e:inst|state_controller.set_speed                   ; Controlador_e:inst|state_controller.power_engine                ; clk          ; clk         ; 1.000        ; 0.000      ; 0.788      ;
; 0.379  ; Controlador_e:inst|state_controller.standby                     ; Controlador_e:inst|state_controller.standby                     ; clk          ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; Controlador_e:inst|state_controller.hold                        ; Controlador_e:inst|state_controller.hold                        ; clk          ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; Controlador_e:inst|state_controller.power_engine                ; Controlador_e:inst|state_controller.power_engine                ; clk          ; clk         ; 1.000        ; 0.000      ; 0.657      ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_counter'                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.834 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 1.870      ;
; -0.763 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 1.799      ;
; -0.763 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 1.799      ;
; -0.703 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 1.739      ;
; -0.692 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 1.728      ;
; -0.692 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 1.728      ;
; -0.667 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 1.703      ;
; -0.632 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 1.668      ;
; -0.621 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 1.657      ;
; -0.621 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 1.657      ;
; -0.596 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 1.632      ;
; -0.561 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 1.597      ;
; -0.561 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 1.597      ;
; -0.550 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 1.586      ;
; -0.550 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 1.586      ;
; -0.526 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 1.562      ;
; -0.525 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 1.561      ;
; -0.490 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 1.526      ;
; -0.490 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 1.526      ;
; -0.479 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 1.515      ;
; -0.479 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 1.515      ;
; -0.455 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 1.491      ;
; -0.455 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 1.491      ;
; -0.454 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 1.490      ;
; -0.419 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 1.455      ;
; -0.419 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 1.455      ;
; -0.408 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 1.444      ;
; -0.408 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 1.444      ;
; -0.174 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; clk          ; clk_counter ; 1.000        ; -0.010     ; 1.200      ;
; -0.174 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; clk          ; clk_counter ; 1.000        ; -0.010     ; 1.200      ;
; -0.174 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; clk          ; clk_counter ; 1.000        ; -0.010     ; 1.200      ;
; -0.174 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; clk          ; clk_counter ; 1.000        ; -0.010     ; 1.200      ;
; -0.174 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk          ; clk_counter ; 1.000        ; -0.010     ; 1.200      ;
; -0.174 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk          ; clk_counter ; 1.000        ; -0.010     ; 1.200      ;
; -0.174 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk          ; clk_counter ; 1.000        ; -0.010     ; 1.200      ;
; -0.174 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk          ; clk_counter ; 1.000        ; -0.010     ; 1.200      ;
; -0.069 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 1.105      ;
; -0.069 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 1.105      ;
; -0.068 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 1.104      ;
; -0.036 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 1.072      ;
; -0.036 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 1.072      ;
; -0.036 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 1.072      ;
; -0.025 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 1.061      ;
; -0.025 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 1.061      ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; Controlador_e:inst|state_controller.standby                     ; Controlador_e:inst|state_controller.standby                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Controlador_e:inst|state_controller.hold                        ; Controlador_e:inst|state_controller.hold                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Controlador_e:inst|state_controller.power_engine                ; Controlador_e:inst|state_controller.power_engine                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.522 ; Controlador_e:inst|state_controller.set_speed                   ; Controlador_e:inst|state_controller.power_engine                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.788      ;
; 0.539 ; Controlador_e:inst|state_controller.hold                        ; Controlador_e:inst|state_controller.set_speed                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.541 ; Controlador_e:inst|state_controller.hold                        ; Controlador_e:inst|load                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.807      ;
; 0.667 ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.933      ;
; 0.669 ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.935      ;
; 0.677 ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.943      ;
; 0.677 ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.943      ;
; 0.703 ; Controlador_e:inst|state_controller.power_engine                ; Controlador_e:inst|rt                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.969      ;
; 0.821 ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.087      ;
; 0.845 ; Controlador_e:inst|state_controller.hold                        ; Controlador_e:inst|en_count                                     ; clk          ; clk         ; 0.000        ; -0.003     ; 1.108      ;
; 0.851 ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.117      ;
; 0.862 ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.128      ;
; 0.970 ; Controlador_e:inst|state_controller.standby                     ; Controlador_e:inst|state_controller.set_speed                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.236      ;
; 0.970 ; Controlador_e:inst|state_controller.power_engine                ; Controlador_e:inst|load                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 1.236      ;
; 1.333 ; Controlador_e:inst|en_count                                     ; Controlador_e:inst|en_count                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 1.599      ;
; 1.483 ; Controlador_e:inst|rt                                           ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; clk          ; clk         ; 0.000        ; 0.017      ; 1.766      ;
; 1.484 ; Controlador_e:inst|rt                                           ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; clk          ; clk         ; 0.000        ; 0.017      ; 1.767      ;
; 1.485 ; Controlador_e:inst|rt                                           ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; clk          ; clk         ; 0.000        ; 0.017      ; 1.768      ;
; 1.485 ; Controlador_e:inst|rt                                           ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; clk          ; clk         ; 0.000        ; 0.017      ; 1.768      ;
; 1.486 ; Controlador_e:inst|rt                                           ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; clk          ; clk         ; 0.000        ; 0.017      ; 1.769      ;
; 1.490 ; Controlador_e:inst|rt                                           ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; clk          ; clk         ; 0.000        ; 0.017      ; 1.773      ;
; 1.490 ; Controlador_e:inst|rt                                           ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; clk          ; clk         ; 0.000        ; 0.017      ; 1.773      ;
; 1.490 ; Controlador_e:inst|rt                                           ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; clk          ; clk         ; 0.000        ; 0.017      ; 1.773      ;
; 1.539 ; Controlador_e:inst|load                                         ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; clk          ; clk         ; 0.000        ; 0.017      ; 1.822      ;
; 1.564 ; Controlador_e:inst|state_controller.power_engine                ; Controlador_e:inst|state_controller.hold                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.830      ;
; 1.569 ; Controlador_e:inst|state_controller.power_engine                ; Controlador_e:inst|en_count                                     ; clk          ; clk         ; 0.000        ; -0.003     ; 1.832      ;
; 1.584 ; Controlador_e:inst|state_controller.standby                     ; Controlador_e:inst|en_count                                     ; clk          ; clk         ; 0.000        ; -0.003     ; 1.847      ;
; 1.616 ; Controlador_e:inst|state_controller.hold                        ; Controlador_e:inst|rt                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 1.882      ;
; 1.718 ; Controlador_e:inst|state_controller.standby                     ; Controlador_e:inst|state_controller.hold                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.984      ;
; 1.726 ; Controlador_e:inst|state_controller.standby                     ; Controlador_e:inst|load                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 1.992      ;
; 1.726 ; Controlador_e:inst|state_controller.standby                     ; Controlador_e:inst|rt                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 1.992      ;
; 1.803 ; Controlador_e:inst|load                                         ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; clk          ; clk         ; 0.000        ; 0.017      ; 2.086      ;
; 1.803 ; Controlador_e:inst|load                                         ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; clk          ; clk         ; 0.000        ; 0.017      ; 2.086      ;
; 1.803 ; Controlador_e:inst|load                                         ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; clk          ; clk         ; 0.000        ; 0.017      ; 2.086      ;
; 1.803 ; Controlador_e:inst|load                                         ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; clk          ; clk         ; 0.000        ; 0.017      ; 2.086      ;
; 1.803 ; Controlador_e:inst|load                                         ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; clk          ; clk         ; 0.000        ; 0.017      ; 2.086      ;
; 1.803 ; Controlador_e:inst|load                                         ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; clk          ; clk         ; 0.000        ; 0.017      ; 2.086      ;
; 1.803 ; Controlador_e:inst|load                                         ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; clk          ; clk         ; 0.000        ; 0.017      ; 2.086      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_counter'                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.795 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 1.061      ;
; 0.806 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 1.072      ;
; 0.838 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 1.104      ;
; 0.839 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 1.105      ;
; 0.944 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; clk          ; clk_counter ; 0.000        ; -0.010     ; 1.200      ;
; 0.944 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; clk          ; clk_counter ; 0.000        ; -0.010     ; 1.200      ;
; 0.944 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; clk          ; clk_counter ; 0.000        ; -0.010     ; 1.200      ;
; 0.944 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; clk          ; clk_counter ; 0.000        ; -0.010     ; 1.200      ;
; 0.944 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk          ; clk_counter ; 0.000        ; -0.010     ; 1.200      ;
; 0.944 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk          ; clk_counter ; 0.000        ; -0.010     ; 1.200      ;
; 0.944 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk          ; clk_counter ; 0.000        ; -0.010     ; 1.200      ;
; 0.944 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk          ; clk_counter ; 0.000        ; -0.010     ; 1.200      ;
; 1.178 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 1.444      ;
; 1.178 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 1.444      ;
; 1.189 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 1.455      ;
; 1.224 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 1.490      ;
; 1.225 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 1.491      ;
; 1.225 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 1.491      ;
; 1.249 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 1.515      ;
; 1.249 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 1.515      ;
; 1.260 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 1.526      ;
; 1.260 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 1.526      ;
; 1.295 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 1.561      ;
; 1.296 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 1.562      ;
; 1.320 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 1.586      ;
; 1.320 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 1.586      ;
; 1.331 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 1.597      ;
; 1.331 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 1.597      ;
; 1.366 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 1.632      ;
; 1.391 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 1.657      ;
; 1.391 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 1.657      ;
; 1.402 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 1.668      ;
; 1.437 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 1.703      ;
; 1.462 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 1.728      ;
; 1.462 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 1.728      ;
; 1.473 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 1.739      ;
; 1.533 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 1.799      ;
; 1.533 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 1.799      ;
; 1.604 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 1.870      ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; clk   ; Rise       ; clk                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Controlador_e:inst|en_count                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Controlador_e:inst|en_count                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Controlador_e:inst|load                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Controlador_e:inst|load                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Controlador_e:inst|rt                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Controlador_e:inst|rt                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Controlador_e:inst|state_controller.hold                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Controlador_e:inst|state_controller.hold                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Controlador_e:inst|state_controller.power_engine                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Controlador_e:inst|state_controller.power_engine                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Controlador_e:inst|state_controller.set_speed                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Controlador_e:inst|state_controller.set_speed                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Controlador_e:inst|state_controller.standby                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Controlador_e:inst|state_controller.standby                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[4]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[4]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[5]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[5]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[6]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[6]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[7]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[7]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|en_count|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|en_count|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|load|clk                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|load|clk                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|rt|clk                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|rt|clk                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|state_controller.hold|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|state_controller.hold|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|state_controller.power_engine|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|state_controller.power_engine|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|state_controller.set_speed|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|state_controller.set_speed|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|state_controller.standby|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|state_controller.standby|clk                               ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_counter'                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------------+------------+----------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                 ;
+--------+--------------+----------------+------------------+-------------+------------+----------------------------------------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; clk_counter ; Rise       ; clk_counter                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_counter ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_counter ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_counter ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_counter ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_counter ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_counter ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_counter ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_counter ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_counter ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_counter ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_counter ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_counter ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_counter ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_counter ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_counter ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_counter ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_counter ; Rise       ; clk_counter|combout                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_counter ; Rise       ; clk_counter|combout                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_counter ; Rise       ; clk_counter~clkctrl|inclk[0]                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_counter ; Rise       ; clk_counter~clkctrl|inclk[0]                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_counter ; Rise       ; clk_counter~clkctrl|outclk                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_counter ; Rise       ; clk_counter~clkctrl|outclk                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_counter ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_counter ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_counter ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_counter ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_counter ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_counter ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_counter ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_counter ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_counter ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_counter ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_counter ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_counter ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_counter ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_counter ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_counter ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_counter ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                    ;
+--------+--------------+----------------+------------------+-------------+------------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; enable      ; clk        ; 1.993  ; 1.993  ; Rise       ; clk             ;
; key_local   ; clk        ; 6.399  ; 6.399  ; Rise       ; clk             ;
; key_remote  ; clk        ; 5.806  ; 5.806  ; Rise       ; clk             ;
; speed_H[*]  ; clk        ; 4.005  ; 4.005  ; Rise       ; clk             ;
;  speed_H[0] ; clk        ; 3.992  ; 3.992  ; Rise       ; clk             ;
;  speed_H[1] ; clk        ; 3.987  ; 3.987  ; Rise       ; clk             ;
;  speed_H[2] ; clk        ; 3.976  ; 3.976  ; Rise       ; clk             ;
;  speed_H[3] ; clk        ; -0.001 ; -0.001 ; Rise       ; clk             ;
;  speed_H[4] ; clk        ; -0.033 ; -0.033 ; Rise       ; clk             ;
;  speed_H[5] ; clk        ; 4.005  ; 4.005  ; Rise       ; clk             ;
;  speed_H[6] ; clk        ; 3.963  ; 3.963  ; Rise       ; clk             ;
;  speed_H[7] ; clk        ; 3.957  ; 3.957  ; Rise       ; clk             ;
; speed_L[*]  ; clk        ; 4.048  ; 4.048  ; Rise       ; clk             ;
;  speed_L[0] ; clk        ; 3.969  ; 3.969  ; Rise       ; clk             ;
;  speed_L[1] ; clk        ; 3.948  ; 3.948  ; Rise       ; clk             ;
;  speed_L[2] ; clk        ; 3.972  ; 3.972  ; Rise       ; clk             ;
;  speed_L[3] ; clk        ; 4.048  ; 4.048  ; Rise       ; clk             ;
;  speed_L[4] ; clk        ; -0.044 ; -0.044 ; Rise       ; clk             ;
;  speed_L[5] ; clk        ; -0.016 ; -0.016 ; Rise       ; clk             ;
;  speed_L[6] ; clk        ; 3.991  ; 3.991  ; Rise       ; clk             ;
;  speed_L[7] ; clk        ; 4.040  ; 4.040  ; Rise       ; clk             ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; enable      ; clk        ; -0.026 ; -0.026 ; Rise       ; clk             ;
; key_local   ; clk        ; -4.212 ; -4.212 ; Rise       ; clk             ;
; key_remote  ; clk        ; -3.650 ; -3.650 ; Rise       ; clk             ;
; speed_H[*]  ; clk        ; 0.263  ; 0.263  ; Rise       ; clk             ;
;  speed_H[0] ; clk        ; -3.762 ; -3.762 ; Rise       ; clk             ;
;  speed_H[1] ; clk        ; -3.757 ; -3.757 ; Rise       ; clk             ;
;  speed_H[2] ; clk        ; -3.746 ; -3.746 ; Rise       ; clk             ;
;  speed_H[3] ; clk        ; 0.231  ; 0.231  ; Rise       ; clk             ;
;  speed_H[4] ; clk        ; 0.263  ; 0.263  ; Rise       ; clk             ;
;  speed_H[5] ; clk        ; -3.775 ; -3.775 ; Rise       ; clk             ;
;  speed_H[6] ; clk        ; -3.733 ; -3.733 ; Rise       ; clk             ;
;  speed_H[7] ; clk        ; -3.727 ; -3.727 ; Rise       ; clk             ;
; speed_L[*]  ; clk        ; 0.274  ; 0.274  ; Rise       ; clk             ;
;  speed_L[0] ; clk        ; -3.739 ; -3.739 ; Rise       ; clk             ;
;  speed_L[1] ; clk        ; -3.718 ; -3.718 ; Rise       ; clk             ;
;  speed_L[2] ; clk        ; -3.742 ; -3.742 ; Rise       ; clk             ;
;  speed_L[3] ; clk        ; -3.818 ; -3.818 ; Rise       ; clk             ;
;  speed_L[4] ; clk        ; 0.274  ; 0.274  ; Rise       ; clk             ;
;  speed_L[5] ; clk        ; 0.246  ; 0.246  ; Rise       ; clk             ;
;  speed_L[6] ; clk        ; -3.761 ; -3.761 ; Rise       ; clk             ;
;  speed_L[7] ; clk        ; -3.810 ; -3.810 ; Rise       ; clk             ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+------------+-------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+-------------+-------+-------+------------+-----------------+
; duty_cycle ; clk         ; 8.718 ; 8.718 ; Rise       ; clk             ;
; enableee   ; clk         ; 6.066 ; 6.066 ; Rise       ; clk             ;
; in0        ; clk         ; 6.801 ; 6.801 ; Rise       ; clk             ;
; in1        ; clk         ; 6.587 ; 6.587 ; Rise       ; clk             ;
; sp[*]      ; clk         ; 6.360 ; 6.360 ; Rise       ; clk             ;
;  sp[0]     ; clk         ; 6.360 ; 6.360 ; Rise       ; clk             ;
;  sp[1]     ; clk         ; 6.310 ; 6.310 ; Rise       ; clk             ;
;  sp[2]     ; clk         ; 6.305 ; 6.305 ; Rise       ; clk             ;
;  sp[3]     ; clk         ; 6.137 ; 6.137 ; Rise       ; clk             ;
;  sp[4]     ; clk         ; 5.854 ; 5.854 ; Rise       ; clk             ;
;  sp[5]     ; clk         ; 6.153 ; 6.153 ; Rise       ; clk             ;
;  sp[6]     ; clk         ; 5.885 ; 5.885 ; Rise       ; clk             ;
;  sp[7]     ; clk         ; 6.333 ; 6.333 ; Rise       ; clk             ;
; count[*]   ; clk_counter ; 6.667 ; 6.667 ; Rise       ; clk_counter     ;
;  count[0]  ; clk_counter ; 6.074 ; 6.074 ; Rise       ; clk_counter     ;
;  count[1]  ; clk_counter ; 6.356 ; 6.356 ; Rise       ; clk_counter     ;
;  count[2]  ; clk_counter ; 6.667 ; 6.667 ; Rise       ; clk_counter     ;
;  count[3]  ; clk_counter ; 6.445 ; 6.445 ; Rise       ; clk_counter     ;
;  count[4]  ; clk_counter ; 6.542 ; 6.542 ; Rise       ; clk_counter     ;
;  count[5]  ; clk_counter ; 6.443 ; 6.443 ; Rise       ; clk_counter     ;
;  count[6]  ; clk_counter ; 6.657 ; 6.657 ; Rise       ; clk_counter     ;
;  count[7]  ; clk_counter ; 6.177 ; 6.177 ; Rise       ; clk_counter     ;
; duty_cycle ; clk_counter ; 8.310 ; 8.310 ; Rise       ; clk_counter     ;
+------------+-------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+------------+-------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+-------------+-------+-------+------------+-----------------+
; duty_cycle ; clk         ; 6.887 ; 6.887 ; Rise       ; clk             ;
; enableee   ; clk         ; 6.066 ; 6.066 ; Rise       ; clk             ;
; in0        ; clk         ; 6.801 ; 6.801 ; Rise       ; clk             ;
; in1        ; clk         ; 6.587 ; 6.587 ; Rise       ; clk             ;
; sp[*]      ; clk         ; 5.854 ; 5.854 ; Rise       ; clk             ;
;  sp[0]     ; clk         ; 6.360 ; 6.360 ; Rise       ; clk             ;
;  sp[1]     ; clk         ; 6.310 ; 6.310 ; Rise       ; clk             ;
;  sp[2]     ; clk         ; 6.305 ; 6.305 ; Rise       ; clk             ;
;  sp[3]     ; clk         ; 6.137 ; 6.137 ; Rise       ; clk             ;
;  sp[4]     ; clk         ; 5.854 ; 5.854 ; Rise       ; clk             ;
;  sp[5]     ; clk         ; 6.153 ; 6.153 ; Rise       ; clk             ;
;  sp[6]     ; clk         ; 5.885 ; 5.885 ; Rise       ; clk             ;
;  sp[7]     ; clk         ; 6.333 ; 6.333 ; Rise       ; clk             ;
; count[*]   ; clk_counter ; 6.074 ; 6.074 ; Rise       ; clk_counter     ;
;  count[0]  ; clk_counter ; 6.074 ; 6.074 ; Rise       ; clk_counter     ;
;  count[1]  ; clk_counter ; 6.356 ; 6.356 ; Rise       ; clk_counter     ;
;  count[2]  ; clk_counter ; 6.667 ; 6.667 ; Rise       ; clk_counter     ;
;  count[3]  ; clk_counter ; 6.445 ; 6.445 ; Rise       ; clk_counter     ;
;  count[4]  ; clk_counter ; 6.542 ; 6.542 ; Rise       ; clk_counter     ;
;  count[5]  ; clk_counter ; 6.443 ; 6.443 ; Rise       ; clk_counter     ;
;  count[6]  ; clk_counter ; 6.657 ; 6.657 ; Rise       ; clk_counter     ;
;  count[7]  ; clk_counter ; 6.177 ; 6.177 ; Rise       ; clk_counter     ;
; duty_cycle ; clk_counter ; 7.403 ; 7.403 ; Rise       ; clk_counter     ;
+------------+-------------+-------+-------+------------+-----------------+


+--------------------------------------+
; Fast Model Setup Summary             ;
+-------------+--------+---------------+
; Clock       ; Slack  ; End Point TNS ;
+-------------+--------+---------------+
; clk         ; -0.009 ; -0.018        ;
; clk_counter ; 0.177  ; 0.000         ;
+-------------+--------+---------------+


+-------------------------------------+
; Fast Model Hold Summary             ;
+-------------+-------+---------------+
; Clock       ; Slack ; End Point TNS ;
+-------------+-------+---------------+
; clk         ; 0.215 ; 0.000         ;
; clk_counter ; 0.355 ; 0.000         ;
+-------------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------------+--------+-----------------+
; Clock       ; Slack  ; End Point TNS   ;
+-------------+--------+-----------------+
; clk         ; -1.222 ; -16.222         ;
; clk_counter ; -1.222 ; -9.222          ;
+-------------+--------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.009 ; Controlador_e:inst|state_controller.power_engine                ; Controlador_e:inst|load                                         ; clk          ; clk         ; 1.000        ; 0.000      ; 1.041      ;
; -0.009 ; Controlador_e:inst|state_controller.power_engine                ; Controlador_e:inst|rt                                           ; clk          ; clk         ; 1.000        ; 0.000      ; 1.041      ;
; 0.018  ; Controlador_e:inst|load                                         ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; clk          ; clk         ; 1.000        ; 0.014      ; 1.028      ;
; 0.018  ; Controlador_e:inst|load                                         ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; clk          ; clk         ; 1.000        ; 0.014      ; 1.028      ;
; 0.018  ; Controlador_e:inst|load                                         ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; clk          ; clk         ; 1.000        ; 0.014      ; 1.028      ;
; 0.018  ; Controlador_e:inst|load                                         ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; clk          ; clk         ; 1.000        ; 0.014      ; 1.028      ;
; 0.018  ; Controlador_e:inst|load                                         ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; clk          ; clk         ; 1.000        ; 0.014      ; 1.028      ;
; 0.018  ; Controlador_e:inst|load                                         ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; clk          ; clk         ; 1.000        ; 0.014      ; 1.028      ;
; 0.018  ; Controlador_e:inst|load                                         ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; clk          ; clk         ; 1.000        ; 0.014      ; 1.028      ;
; 0.042  ; Controlador_e:inst|state_controller.standby                     ; Controlador_e:inst|load                                         ; clk          ; clk         ; 1.000        ; 0.000      ; 0.990      ;
; 0.042  ; Controlador_e:inst|state_controller.standby                     ; Controlador_e:inst|rt                                           ; clk          ; clk         ; 1.000        ; 0.000      ; 0.990      ;
; 0.079  ; Controlador_e:inst|state_controller.hold                        ; Controlador_e:inst|load                                         ; clk          ; clk         ; 1.000        ; 0.000      ; 0.953      ;
; 0.079  ; Controlador_e:inst|state_controller.hold                        ; Controlador_e:inst|rt                                           ; clk          ; clk         ; 1.000        ; 0.000      ; 0.953      ;
; 0.125  ; Controlador_e:inst|state_controller.standby                     ; Controlador_e:inst|state_controller.hold                        ; clk          ; clk         ; 1.000        ; 0.000      ; 0.907      ;
; 0.165  ; Controlador_e:inst|en_count                                     ; Controlador_e:inst|en_count                                     ; clk          ; clk         ; 1.000        ; 0.000      ; 0.867      ;
; 0.167  ; Controlador_e:inst|state_controller.standby                     ; Controlador_e:inst|en_count                                     ; clk          ; clk         ; 1.000        ; -0.002     ; 0.863      ;
; 0.172  ; Controlador_e:inst|state_controller.power_engine                ; Controlador_e:inst|en_count                                     ; clk          ; clk         ; 1.000        ; -0.002     ; 0.858      ;
; 0.178  ; Controlador_e:inst|state_controller.power_engine                ; Controlador_e:inst|state_controller.hold                        ; clk          ; clk         ; 1.000        ; 0.000      ; 0.854      ;
; 0.192  ; Controlador_e:inst|rt                                           ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; clk          ; clk         ; 1.000        ; 0.014      ; 0.854      ;
; 0.193  ; Controlador_e:inst|rt                                           ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; clk          ; clk         ; 1.000        ; 0.014      ; 0.853      ;
; 0.194  ; Controlador_e:inst|rt                                           ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; clk          ; clk         ; 1.000        ; 0.014      ; 0.852      ;
; 0.195  ; Controlador_e:inst|rt                                           ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; clk          ; clk         ; 1.000        ; 0.014      ; 0.851      ;
; 0.196  ; Controlador_e:inst|load                                         ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; clk          ; clk         ; 1.000        ; 0.014      ; 0.850      ;
; 0.197  ; Controlador_e:inst|rt                                           ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; clk          ; clk         ; 1.000        ; 0.014      ; 0.849      ;
; 0.197  ; Controlador_e:inst|rt                                           ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; clk          ; clk         ; 1.000        ; 0.014      ; 0.849      ;
; 0.199  ; Controlador_e:inst|rt                                           ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; clk          ; clk         ; 1.000        ; 0.014      ; 0.847      ;
; 0.201  ; Controlador_e:inst|rt                                           ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; clk          ; clk         ; 1.000        ; 0.014      ; 0.845      ;
; 0.428  ; Controlador_e:inst|state_controller.standby                     ; Controlador_e:inst|state_controller.set_speed                   ; clk          ; clk         ; 1.000        ; 0.000      ; 0.604      ;
; 0.463  ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.569      ;
; 0.467  ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.565      ;
; 0.476  ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.556      ;
; 0.505  ; Controlador_e:inst|state_controller.hold                        ; Controlador_e:inst|en_count                                     ; clk          ; clk         ; 1.000        ; -0.002     ; 0.525      ;
; 0.548  ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.484      ;
; 0.549  ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.483      ;
; 0.551  ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.481      ;
; 0.553  ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.479      ;
; 0.632  ; Controlador_e:inst|state_controller.hold                        ; Controlador_e:inst|state_controller.set_speed                   ; clk          ; clk         ; 1.000        ; 0.000      ; 0.400      ;
; 0.639  ; Controlador_e:inst|state_controller.set_speed                   ; Controlador_e:inst|state_controller.power_engine                ; clk          ; clk         ; 1.000        ; 0.000      ; 0.393      ;
; 0.665  ; Controlador_e:inst|state_controller.standby                     ; Controlador_e:inst|state_controller.standby                     ; clk          ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665  ; Controlador_e:inst|state_controller.hold                        ; Controlador_e:inst|state_controller.hold                        ; clk          ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665  ; Controlador_e:inst|state_controller.power_engine                ; Controlador_e:inst|state_controller.power_engine                ; clk          ; clk         ; 1.000        ; 0.000      ; 0.367      ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_counter'                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.177 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 0.855      ;
; 0.212 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 0.820      ;
; 0.212 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 0.820      ;
; 0.242 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 0.790      ;
; 0.247 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 0.785      ;
; 0.247 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 0.785      ;
; 0.264 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 0.768      ;
; 0.277 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 0.755      ;
; 0.282 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 0.750      ;
; 0.282 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 0.750      ;
; 0.299 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 0.733      ;
; 0.311 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 0.721      ;
; 0.312 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 0.720      ;
; 0.317 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 0.715      ;
; 0.317 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 0.715      ;
; 0.333 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 0.699      ;
; 0.334 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 0.698      ;
; 0.346 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 0.686      ;
; 0.347 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 0.685      ;
; 0.352 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 0.680      ;
; 0.352 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 0.680      ;
; 0.361 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; clk          ; clk_counter ; 1.000        ; -0.010     ; 0.661      ;
; 0.361 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; clk          ; clk_counter ; 1.000        ; -0.010     ; 0.661      ;
; 0.361 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; clk          ; clk_counter ; 1.000        ; -0.010     ; 0.661      ;
; 0.361 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; clk          ; clk_counter ; 1.000        ; -0.010     ; 0.661      ;
; 0.361 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk          ; clk_counter ; 1.000        ; -0.010     ; 0.661      ;
; 0.361 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk          ; clk_counter ; 1.000        ; -0.010     ; 0.661      ;
; 0.361 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk          ; clk_counter ; 1.000        ; -0.010     ; 0.661      ;
; 0.361 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk          ; clk_counter ; 1.000        ; -0.010     ; 0.661      ;
; 0.368 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 0.664      ;
; 0.368 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 0.664      ;
; 0.369 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 0.663      ;
; 0.381 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 0.651      ;
; 0.382 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 0.650      ;
; 0.387 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 0.645      ;
; 0.387 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 0.645      ;
; 0.508 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 0.524      ;
; 0.508 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 0.524      ;
; 0.509 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 0.523      ;
; 0.519 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 0.513      ;
; 0.519 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 0.513      ;
; 0.520 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 0.512      ;
; 0.525 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 0.507      ;
; 0.525 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; clk_counter  ; clk_counter ; 1.000        ; 0.000      ; 0.507      ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; Controlador_e:inst|state_controller.standby                     ; Controlador_e:inst|state_controller.standby                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Controlador_e:inst|state_controller.hold                        ; Controlador_e:inst|state_controller.hold                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Controlador_e:inst|state_controller.power_engine                ; Controlador_e:inst|state_controller.power_engine                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.241 ; Controlador_e:inst|state_controller.set_speed                   ; Controlador_e:inst|state_controller.power_engine                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.248 ; Controlador_e:inst|state_controller.hold                        ; Controlador_e:inst|state_controller.set_speed                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.400      ;
; 0.251 ; Controlador_e:inst|state_controller.hold                        ; Controlador_e:inst|load                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.403      ;
; 0.327 ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.479      ;
; 0.329 ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.481      ;
; 0.330 ; Controlador_e:inst|state_controller.power_engine                ; Controlador_e:inst|rt                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.482      ;
; 0.331 ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.483      ;
; 0.332 ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.484      ;
; 0.375 ; Controlador_e:inst|state_controller.hold                        ; Controlador_e:inst|en_count                                     ; clk          ; clk         ; 0.000        ; -0.002     ; 0.525      ;
; 0.404 ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.556      ;
; 0.413 ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.565      ;
; 0.417 ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.569      ;
; 0.452 ; Controlador_e:inst|state_controller.standby                     ; Controlador_e:inst|state_controller.set_speed                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.604      ;
; 0.461 ; Controlador_e:inst|state_controller.power_engine                ; Controlador_e:inst|load                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.613      ;
; 0.594 ; Controlador_e:inst|en_count                                     ; Controlador_e:inst|en_count                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.746      ;
; 0.679 ; Controlador_e:inst|rt                                           ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; clk          ; clk         ; 0.000        ; 0.014      ; 0.845      ;
; 0.681 ; Controlador_e:inst|rt                                           ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; clk          ; clk         ; 0.000        ; 0.014      ; 0.847      ;
; 0.683 ; Controlador_e:inst|rt                                           ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; clk          ; clk         ; 0.000        ; 0.014      ; 0.849      ;
; 0.683 ; Controlador_e:inst|rt                                           ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; clk          ; clk         ; 0.000        ; 0.014      ; 0.849      ;
; 0.684 ; Controlador_e:inst|load                                         ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; clk          ; clk         ; 0.000        ; 0.014      ; 0.850      ;
; 0.685 ; Controlador_e:inst|rt                                           ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; clk          ; clk         ; 0.000        ; 0.014      ; 0.851      ;
; 0.686 ; Controlador_e:inst|rt                                           ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; clk          ; clk         ; 0.000        ; 0.014      ; 0.852      ;
; 0.687 ; Controlador_e:inst|rt                                           ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; clk          ; clk         ; 0.000        ; 0.014      ; 0.853      ;
; 0.688 ; Controlador_e:inst|rt                                           ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; clk          ; clk         ; 0.000        ; 0.014      ; 0.854      ;
; 0.702 ; Controlador_e:inst|state_controller.power_engine                ; Controlador_e:inst|state_controller.hold                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.854      ;
; 0.702 ; Controlador_e:inst|state_controller.standby                     ; Controlador_e:inst|en_count                                     ; clk          ; clk         ; 0.000        ; -0.002     ; 0.852      ;
; 0.708 ; Controlador_e:inst|state_controller.power_engine                ; Controlador_e:inst|en_count                                     ; clk          ; clk         ; 0.000        ; -0.002     ; 0.858      ;
; 0.755 ; Controlador_e:inst|state_controller.standby                     ; Controlador_e:inst|state_controller.hold                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.907      ;
; 0.801 ; Controlador_e:inst|state_controller.hold                        ; Controlador_e:inst|rt                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.953      ;
; 0.838 ; Controlador_e:inst|state_controller.standby                     ; Controlador_e:inst|load                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.990      ;
; 0.838 ; Controlador_e:inst|state_controller.standby                     ; Controlador_e:inst|rt                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.990      ;
; 0.862 ; Controlador_e:inst|load                                         ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; clk          ; clk         ; 0.000        ; 0.014      ; 1.028      ;
; 0.862 ; Controlador_e:inst|load                                         ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; clk          ; clk         ; 0.000        ; 0.014      ; 1.028      ;
; 0.862 ; Controlador_e:inst|load                                         ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; clk          ; clk         ; 0.000        ; 0.014      ; 1.028      ;
; 0.862 ; Controlador_e:inst|load                                         ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; clk          ; clk         ; 0.000        ; 0.014      ; 1.028      ;
; 0.862 ; Controlador_e:inst|load                                         ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; clk          ; clk         ; 0.000        ; 0.014      ; 1.028      ;
; 0.862 ; Controlador_e:inst|load                                         ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; clk          ; clk         ; 0.000        ; 0.014      ; 1.028      ;
; 0.862 ; Controlador_e:inst|load                                         ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; clk          ; clk         ; 0.000        ; 0.014      ; 1.028      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_counter'                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.355 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 0.507      ;
; 0.360 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 0.513      ;
; 0.371 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 0.524      ;
; 0.493 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 0.645      ;
; 0.493 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 0.645      ;
; 0.498 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 0.650      ;
; 0.499 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 0.651      ;
; 0.511 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 0.664      ;
; 0.519 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; clk          ; clk_counter ; 0.000        ; -0.010     ; 0.661      ;
; 0.519 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; clk          ; clk_counter ; 0.000        ; -0.010     ; 0.661      ;
; 0.519 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; clk          ; clk_counter ; 0.000        ; -0.010     ; 0.661      ;
; 0.519 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; clk          ; clk_counter ; 0.000        ; -0.010     ; 0.661      ;
; 0.519 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk          ; clk_counter ; 0.000        ; -0.010     ; 0.661      ;
; 0.519 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk          ; clk_counter ; 0.000        ; -0.010     ; 0.661      ;
; 0.519 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk          ; clk_counter ; 0.000        ; -0.010     ; 0.661      ;
; 0.519 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk          ; clk_counter ; 0.000        ; -0.010     ; 0.661      ;
; 0.528 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 0.680      ;
; 0.528 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 0.680      ;
; 0.533 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 0.685      ;
; 0.534 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 0.686      ;
; 0.546 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 0.698      ;
; 0.547 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 0.699      ;
; 0.563 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 0.715      ;
; 0.563 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 0.715      ;
; 0.568 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 0.720      ;
; 0.569 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 0.721      ;
; 0.581 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 0.733      ;
; 0.598 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 0.750      ;
; 0.598 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 0.750      ;
; 0.603 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 0.755      ;
; 0.616 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 0.768      ;
; 0.633 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 0.785      ;
; 0.633 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 0.785      ;
; 0.638 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 0.790      ;
; 0.668 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 0.820      ;
; 0.668 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 0.820      ;
; 0.703 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk_counter  ; clk_counter ; 0.000        ; 0.000      ; 0.855      ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; clk   ; Rise       ; clk                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Controlador_e:inst|en_count                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Controlador_e:inst|en_count                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Controlador_e:inst|load                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Controlador_e:inst|load                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Controlador_e:inst|rt                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Controlador_e:inst|rt                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Controlador_e:inst|state_controller.hold                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Controlador_e:inst|state_controller.hold                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Controlador_e:inst|state_controller.power_engine                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Controlador_e:inst|state_controller.power_engine                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Controlador_e:inst|state_controller.set_speed                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Controlador_e:inst|state_controller.set_speed                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Controlador_e:inst|state_controller.standby                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Controlador_e:inst|state_controller.standby                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[4]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[4]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[5]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[5]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[6]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[6]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[7]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[7]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|en_count|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|en_count|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|load|clk                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|load|clk                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|rt|clk                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|rt|clk                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|state_controller.hold|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|state_controller.hold|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|state_controller.power_engine|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|state_controller.power_engine|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|state_controller.set_speed|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|state_controller.set_speed|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|state_controller.standby|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|state_controller.standby|clk                               ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_counter'                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------------+------------+----------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                 ;
+--------+--------------+----------------+------------------+-------------+------------+----------------------------------------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; clk_counter ; Rise       ; clk_counter                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_counter ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_counter ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_counter ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_counter ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_counter ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_counter ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_counter ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_counter ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_counter ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_counter ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_counter ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_counter ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_counter ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_counter ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_counter ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_counter ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_counter ; Rise       ; clk_counter|combout                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_counter ; Rise       ; clk_counter|combout                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_counter ; Rise       ; clk_counter~clkctrl|inclk[0]                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_counter ; Rise       ; clk_counter~clkctrl|inclk[0]                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_counter ; Rise       ; clk_counter~clkctrl|outclk                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_counter ; Rise       ; clk_counter~clkctrl|outclk                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_counter ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_counter ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_counter ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_counter ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_counter ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_counter ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_counter ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_counter ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_counter ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_counter ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_counter ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_counter ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_counter ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_counter ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_counter ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_counter ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                    ;
+--------+--------------+----------------+------------------+-------------+------------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; enable      ; clk        ; 0.704  ; 0.704  ; Rise       ; clk             ;
; key_local   ; clk        ; 3.368  ; 3.368  ; Rise       ; clk             ;
; key_remote  ; clk        ; 3.069  ; 3.069  ; Rise       ; clk             ;
; speed_H[*]  ; clk        ; 2.210  ; 2.210  ; Rise       ; clk             ;
;  speed_H[0] ; clk        ; 2.201  ; 2.201  ; Rise       ; clk             ;
;  speed_H[1] ; clk        ; 2.196  ; 2.196  ; Rise       ; clk             ;
;  speed_H[2] ; clk        ; 2.201  ; 2.201  ; Rise       ; clk             ;
;  speed_H[3] ; clk        ; -0.281 ; -0.281 ; Rise       ; clk             ;
;  speed_H[4] ; clk        ; -0.285 ; -0.285 ; Rise       ; clk             ;
;  speed_H[5] ; clk        ; 2.210  ; 2.210  ; Rise       ; clk             ;
;  speed_H[6] ; clk        ; 2.188  ; 2.188  ; Rise       ; clk             ;
;  speed_H[7] ; clk        ; 2.187  ; 2.187  ; Rise       ; clk             ;
; speed_L[*]  ; clk        ; 2.235  ; 2.235  ; Rise       ; clk             ;
;  speed_L[0] ; clk        ; 2.197  ; 2.197  ; Rise       ; clk             ;
;  speed_L[1] ; clk        ; 2.183  ; 2.183  ; Rise       ; clk             ;
;  speed_L[2] ; clk        ; 2.192  ; 2.192  ; Rise       ; clk             ;
;  speed_L[3] ; clk        ; 2.228  ; 2.228  ; Rise       ; clk             ;
;  speed_L[4] ; clk        ; -0.293 ; -0.293 ; Rise       ; clk             ;
;  speed_L[5] ; clk        ; -0.277 ; -0.277 ; Rise       ; clk             ;
;  speed_L[6] ; clk        ; 2.206  ; 2.206  ; Rise       ; clk             ;
;  speed_L[7] ; clk        ; 2.235  ; 2.235  ; Rise       ; clk             ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; enable      ; clk        ; 0.236  ; 0.236  ; Rise       ; clk             ;
; key_local   ; clk        ; -2.346 ; -2.346 ; Rise       ; clk             ;
; key_remote  ; clk        ; -2.040 ; -2.040 ; Rise       ; clk             ;
; speed_H[*]  ; clk        ; 0.405  ; 0.405  ; Rise       ; clk             ;
;  speed_H[0] ; clk        ; -2.081 ; -2.081 ; Rise       ; clk             ;
;  speed_H[1] ; clk        ; -2.076 ; -2.076 ; Rise       ; clk             ;
;  speed_H[2] ; clk        ; -2.081 ; -2.081 ; Rise       ; clk             ;
;  speed_H[3] ; clk        ; 0.401  ; 0.401  ; Rise       ; clk             ;
;  speed_H[4] ; clk        ; 0.405  ; 0.405  ; Rise       ; clk             ;
;  speed_H[5] ; clk        ; -2.090 ; -2.090 ; Rise       ; clk             ;
;  speed_H[6] ; clk        ; -2.068 ; -2.068 ; Rise       ; clk             ;
;  speed_H[7] ; clk        ; -2.067 ; -2.067 ; Rise       ; clk             ;
; speed_L[*]  ; clk        ; 0.413  ; 0.413  ; Rise       ; clk             ;
;  speed_L[0] ; clk        ; -2.077 ; -2.077 ; Rise       ; clk             ;
;  speed_L[1] ; clk        ; -2.063 ; -2.063 ; Rise       ; clk             ;
;  speed_L[2] ; clk        ; -2.072 ; -2.072 ; Rise       ; clk             ;
;  speed_L[3] ; clk        ; -2.108 ; -2.108 ; Rise       ; clk             ;
;  speed_L[4] ; clk        ; 0.413  ; 0.413  ; Rise       ; clk             ;
;  speed_L[5] ; clk        ; 0.397  ; 0.397  ; Rise       ; clk             ;
;  speed_L[6] ; clk        ; -2.086 ; -2.086 ; Rise       ; clk             ;
;  speed_L[7] ; clk        ; -2.115 ; -2.115 ; Rise       ; clk             ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+------------+-------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+-------------+-------+-------+------------+-----------------+
; duty_cycle ; clk         ; 4.775 ; 4.775 ; Rise       ; clk             ;
; enableee   ; clk         ; 3.535 ; 3.535 ; Rise       ; clk             ;
; in0        ; clk         ; 3.886 ; 3.886 ; Rise       ; clk             ;
; in1        ; clk         ; 3.797 ; 3.797 ; Rise       ; clk             ;
; sp[*]      ; clk         ; 3.692 ; 3.692 ; Rise       ; clk             ;
;  sp[0]     ; clk         ; 3.692 ; 3.692 ; Rise       ; clk             ;
;  sp[1]     ; clk         ; 3.665 ; 3.665 ; Rise       ; clk             ;
;  sp[2]     ; clk         ; 3.662 ; 3.662 ; Rise       ; clk             ;
;  sp[3]     ; clk         ; 3.494 ; 3.494 ; Rise       ; clk             ;
;  sp[4]     ; clk         ; 3.371 ; 3.371 ; Rise       ; clk             ;
;  sp[5]     ; clk         ; 3.504 ; 3.504 ; Rise       ; clk             ;
;  sp[6]     ; clk         ; 3.392 ; 3.392 ; Rise       ; clk             ;
;  sp[7]     ; clk         ; 3.674 ; 3.674 ; Rise       ; clk             ;
; count[*]   ; clk_counter ; 3.849 ; 3.849 ; Rise       ; clk_counter     ;
;  count[0]  ; clk_counter ; 3.535 ; 3.535 ; Rise       ; clk_counter     ;
;  count[1]  ; clk_counter ; 3.676 ; 3.676 ; Rise       ; clk_counter     ;
;  count[2]  ; clk_counter ; 3.849 ; 3.849 ; Rise       ; clk_counter     ;
;  count[3]  ; clk_counter ; 3.724 ; 3.724 ; Rise       ; clk_counter     ;
;  count[4]  ; clk_counter ; 3.777 ; 3.777 ; Rise       ; clk_counter     ;
;  count[5]  ; clk_counter ; 3.713 ; 3.713 ; Rise       ; clk_counter     ;
;  count[6]  ; clk_counter ; 3.845 ; 3.845 ; Rise       ; clk_counter     ;
;  count[7]  ; clk_counter ; 3.591 ; 3.591 ; Rise       ; clk_counter     ;
; duty_cycle ; clk_counter ; 4.529 ; 4.529 ; Rise       ; clk_counter     ;
+------------+-------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+------------+-------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+-------------+-------+-------+------------+-----------------+
; duty_cycle ; clk         ; 3.909 ; 3.909 ; Rise       ; clk             ;
; enableee   ; clk         ; 3.535 ; 3.535 ; Rise       ; clk             ;
; in0        ; clk         ; 3.886 ; 3.886 ; Rise       ; clk             ;
; in1        ; clk         ; 3.797 ; 3.797 ; Rise       ; clk             ;
; sp[*]      ; clk         ; 3.371 ; 3.371 ; Rise       ; clk             ;
;  sp[0]     ; clk         ; 3.692 ; 3.692 ; Rise       ; clk             ;
;  sp[1]     ; clk         ; 3.665 ; 3.665 ; Rise       ; clk             ;
;  sp[2]     ; clk         ; 3.662 ; 3.662 ; Rise       ; clk             ;
;  sp[3]     ; clk         ; 3.494 ; 3.494 ; Rise       ; clk             ;
;  sp[4]     ; clk         ; 3.371 ; 3.371 ; Rise       ; clk             ;
;  sp[5]     ; clk         ; 3.504 ; 3.504 ; Rise       ; clk             ;
;  sp[6]     ; clk         ; 3.392 ; 3.392 ; Rise       ; clk             ;
;  sp[7]     ; clk         ; 3.674 ; 3.674 ; Rise       ; clk             ;
; count[*]   ; clk_counter ; 3.535 ; 3.535 ; Rise       ; clk_counter     ;
;  count[0]  ; clk_counter ; 3.535 ; 3.535 ; Rise       ; clk_counter     ;
;  count[1]  ; clk_counter ; 3.676 ; 3.676 ; Rise       ; clk_counter     ;
;  count[2]  ; clk_counter ; 3.849 ; 3.849 ; Rise       ; clk_counter     ;
;  count[3]  ; clk_counter ; 3.724 ; 3.724 ; Rise       ; clk_counter     ;
;  count[4]  ; clk_counter ; 3.777 ; 3.777 ; Rise       ; clk_counter     ;
;  count[5]  ; clk_counter ; 3.713 ; 3.713 ; Rise       ; clk_counter     ;
;  count[6]  ; clk_counter ; 3.845 ; 3.845 ; Rise       ; clk_counter     ;
;  count[7]  ; clk_counter ; 3.591 ; 3.591 ; Rise       ; clk_counter     ;
; duty_cycle ; clk_counter ; 4.132 ; 4.132 ; Rise       ; clk_counter     ;
+------------+-------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -1.085  ; 0.215 ; N/A      ; N/A     ; -1.222              ;
;  clk             ; -1.085  ; 0.215 ; N/A      ; N/A     ; -1.222              ;
;  clk_counter     ; -0.834  ; 0.355 ; N/A      ; N/A     ; -1.222              ;
; Design-wide TNS  ; -16.718 ; 0.0   ; 0.0      ; 0.0     ; -25.444             ;
;  clk             ; -12.197 ; 0.000 ; N/A      ; N/A     ; -16.222             ;
;  clk_counter     ; -4.521  ; 0.000 ; N/A      ; N/A     ; -9.222              ;
+------------------+---------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; enable      ; clk        ; 1.993  ; 1.993  ; Rise       ; clk             ;
; key_local   ; clk        ; 6.399  ; 6.399  ; Rise       ; clk             ;
; key_remote  ; clk        ; 5.806  ; 5.806  ; Rise       ; clk             ;
; speed_H[*]  ; clk        ; 4.005  ; 4.005  ; Rise       ; clk             ;
;  speed_H[0] ; clk        ; 3.992  ; 3.992  ; Rise       ; clk             ;
;  speed_H[1] ; clk        ; 3.987  ; 3.987  ; Rise       ; clk             ;
;  speed_H[2] ; clk        ; 3.976  ; 3.976  ; Rise       ; clk             ;
;  speed_H[3] ; clk        ; -0.001 ; -0.001 ; Rise       ; clk             ;
;  speed_H[4] ; clk        ; -0.033 ; -0.033 ; Rise       ; clk             ;
;  speed_H[5] ; clk        ; 4.005  ; 4.005  ; Rise       ; clk             ;
;  speed_H[6] ; clk        ; 3.963  ; 3.963  ; Rise       ; clk             ;
;  speed_H[7] ; clk        ; 3.957  ; 3.957  ; Rise       ; clk             ;
; speed_L[*]  ; clk        ; 4.048  ; 4.048  ; Rise       ; clk             ;
;  speed_L[0] ; clk        ; 3.969  ; 3.969  ; Rise       ; clk             ;
;  speed_L[1] ; clk        ; 3.948  ; 3.948  ; Rise       ; clk             ;
;  speed_L[2] ; clk        ; 3.972  ; 3.972  ; Rise       ; clk             ;
;  speed_L[3] ; clk        ; 4.048  ; 4.048  ; Rise       ; clk             ;
;  speed_L[4] ; clk        ; -0.044 ; -0.044 ; Rise       ; clk             ;
;  speed_L[5] ; clk        ; -0.016 ; -0.016 ; Rise       ; clk             ;
;  speed_L[6] ; clk        ; 3.991  ; 3.991  ; Rise       ; clk             ;
;  speed_L[7] ; clk        ; 4.040  ; 4.040  ; Rise       ; clk             ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; enable      ; clk        ; 0.236  ; 0.236  ; Rise       ; clk             ;
; key_local   ; clk        ; -2.346 ; -2.346 ; Rise       ; clk             ;
; key_remote  ; clk        ; -2.040 ; -2.040 ; Rise       ; clk             ;
; speed_H[*]  ; clk        ; 0.405  ; 0.405  ; Rise       ; clk             ;
;  speed_H[0] ; clk        ; -2.081 ; -2.081 ; Rise       ; clk             ;
;  speed_H[1] ; clk        ; -2.076 ; -2.076 ; Rise       ; clk             ;
;  speed_H[2] ; clk        ; -2.081 ; -2.081 ; Rise       ; clk             ;
;  speed_H[3] ; clk        ; 0.401  ; 0.401  ; Rise       ; clk             ;
;  speed_H[4] ; clk        ; 0.405  ; 0.405  ; Rise       ; clk             ;
;  speed_H[5] ; clk        ; -2.090 ; -2.090 ; Rise       ; clk             ;
;  speed_H[6] ; clk        ; -2.068 ; -2.068 ; Rise       ; clk             ;
;  speed_H[7] ; clk        ; -2.067 ; -2.067 ; Rise       ; clk             ;
; speed_L[*]  ; clk        ; 0.413  ; 0.413  ; Rise       ; clk             ;
;  speed_L[0] ; clk        ; -2.077 ; -2.077 ; Rise       ; clk             ;
;  speed_L[1] ; clk        ; -2.063 ; -2.063 ; Rise       ; clk             ;
;  speed_L[2] ; clk        ; -2.072 ; -2.072 ; Rise       ; clk             ;
;  speed_L[3] ; clk        ; -2.108 ; -2.108 ; Rise       ; clk             ;
;  speed_L[4] ; clk        ; 0.413  ; 0.413  ; Rise       ; clk             ;
;  speed_L[5] ; clk        ; 0.397  ; 0.397  ; Rise       ; clk             ;
;  speed_L[6] ; clk        ; -2.086 ; -2.086 ; Rise       ; clk             ;
;  speed_L[7] ; clk        ; -2.115 ; -2.115 ; Rise       ; clk             ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+------------+-------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+-------------+-------+-------+------------+-----------------+
; duty_cycle ; clk         ; 8.718 ; 8.718 ; Rise       ; clk             ;
; enableee   ; clk         ; 6.066 ; 6.066 ; Rise       ; clk             ;
; in0        ; clk         ; 6.801 ; 6.801 ; Rise       ; clk             ;
; in1        ; clk         ; 6.587 ; 6.587 ; Rise       ; clk             ;
; sp[*]      ; clk         ; 6.360 ; 6.360 ; Rise       ; clk             ;
;  sp[0]     ; clk         ; 6.360 ; 6.360 ; Rise       ; clk             ;
;  sp[1]     ; clk         ; 6.310 ; 6.310 ; Rise       ; clk             ;
;  sp[2]     ; clk         ; 6.305 ; 6.305 ; Rise       ; clk             ;
;  sp[3]     ; clk         ; 6.137 ; 6.137 ; Rise       ; clk             ;
;  sp[4]     ; clk         ; 5.854 ; 5.854 ; Rise       ; clk             ;
;  sp[5]     ; clk         ; 6.153 ; 6.153 ; Rise       ; clk             ;
;  sp[6]     ; clk         ; 5.885 ; 5.885 ; Rise       ; clk             ;
;  sp[7]     ; clk         ; 6.333 ; 6.333 ; Rise       ; clk             ;
; count[*]   ; clk_counter ; 6.667 ; 6.667 ; Rise       ; clk_counter     ;
;  count[0]  ; clk_counter ; 6.074 ; 6.074 ; Rise       ; clk_counter     ;
;  count[1]  ; clk_counter ; 6.356 ; 6.356 ; Rise       ; clk_counter     ;
;  count[2]  ; clk_counter ; 6.667 ; 6.667 ; Rise       ; clk_counter     ;
;  count[3]  ; clk_counter ; 6.445 ; 6.445 ; Rise       ; clk_counter     ;
;  count[4]  ; clk_counter ; 6.542 ; 6.542 ; Rise       ; clk_counter     ;
;  count[5]  ; clk_counter ; 6.443 ; 6.443 ; Rise       ; clk_counter     ;
;  count[6]  ; clk_counter ; 6.657 ; 6.657 ; Rise       ; clk_counter     ;
;  count[7]  ; clk_counter ; 6.177 ; 6.177 ; Rise       ; clk_counter     ;
; duty_cycle ; clk_counter ; 8.310 ; 8.310 ; Rise       ; clk_counter     ;
+------------+-------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+------------+-------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+-------------+-------+-------+------------+-----------------+
; duty_cycle ; clk         ; 3.909 ; 3.909 ; Rise       ; clk             ;
; enableee   ; clk         ; 3.535 ; 3.535 ; Rise       ; clk             ;
; in0        ; clk         ; 3.886 ; 3.886 ; Rise       ; clk             ;
; in1        ; clk         ; 3.797 ; 3.797 ; Rise       ; clk             ;
; sp[*]      ; clk         ; 3.371 ; 3.371 ; Rise       ; clk             ;
;  sp[0]     ; clk         ; 3.692 ; 3.692 ; Rise       ; clk             ;
;  sp[1]     ; clk         ; 3.665 ; 3.665 ; Rise       ; clk             ;
;  sp[2]     ; clk         ; 3.662 ; 3.662 ; Rise       ; clk             ;
;  sp[3]     ; clk         ; 3.494 ; 3.494 ; Rise       ; clk             ;
;  sp[4]     ; clk         ; 3.371 ; 3.371 ; Rise       ; clk             ;
;  sp[5]     ; clk         ; 3.504 ; 3.504 ; Rise       ; clk             ;
;  sp[6]     ; clk         ; 3.392 ; 3.392 ; Rise       ; clk             ;
;  sp[7]     ; clk         ; 3.674 ; 3.674 ; Rise       ; clk             ;
; count[*]   ; clk_counter ; 3.535 ; 3.535 ; Rise       ; clk_counter     ;
;  count[0]  ; clk_counter ; 3.535 ; 3.535 ; Rise       ; clk_counter     ;
;  count[1]  ; clk_counter ; 3.676 ; 3.676 ; Rise       ; clk_counter     ;
;  count[2]  ; clk_counter ; 3.849 ; 3.849 ; Rise       ; clk_counter     ;
;  count[3]  ; clk_counter ; 3.724 ; 3.724 ; Rise       ; clk_counter     ;
;  count[4]  ; clk_counter ; 3.777 ; 3.777 ; Rise       ; clk_counter     ;
;  count[5]  ; clk_counter ; 3.713 ; 3.713 ; Rise       ; clk_counter     ;
;  count[6]  ; clk_counter ; 3.845 ; 3.845 ; Rise       ; clk_counter     ;
;  count[7]  ; clk_counter ; 3.591 ; 3.591 ; Rise       ; clk_counter     ;
; duty_cycle ; clk_counter ; 4.132 ; 4.132 ; Rise       ; clk_counter     ;
+------------+-------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Setup Transfers                                                       ;
+-------------+-------------+----------+----------+----------+----------+
; From Clock  ; To Clock    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------+-------------+----------+----------+----------+----------+
; clk         ; clk         ; 46       ; 0        ; 0        ; 0        ;
; clk         ; clk_counter ; 8        ; 0        ; 0        ; 0        ;
; clk_counter ; clk_counter ; 36       ; 0        ; 0        ; 0        ;
+-------------+-------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Hold Transfers                                                        ;
+-------------+-------------+----------+----------+----------+----------+
; From Clock  ; To Clock    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------+-------------+----------+----------+----------+----------+
; clk         ; clk         ; 46       ; 0        ; 0        ; 0        ;
; clk         ; clk_counter ; 8        ; 0        ; 0        ; 0        ;
; clk_counter ; clk_counter ; 36       ; 0        ; 0        ; 0        ;
+-------------+-------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 19    ; 19   ;
; Unconstrained Input Port Paths  ; 37    ; 37   ;
; Unconstrained Output Ports      ; 20    ; 20   ;
; Unconstrained Output Port Paths ; 35    ; 35   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri May 17 17:32:06 2019
Info: Command: quartus_sta Motor -c Motor
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Motor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name clk_counter clk_counter
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.085
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.085       -12.197 clk 
    Info (332119):    -0.834        -4.521 clk_counter 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 clk 
    Info (332119):     0.795         0.000 clk_counter 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.222
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.222       -16.222 clk 
    Info (332119):    -1.222        -9.222 clk_counter 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.009
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.009        -0.018 clk 
    Info (332119):     0.177         0.000 clk_counter 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clk 
    Info (332119):     0.355         0.000 clk_counter 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.222
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.222       -16.222 clk 
    Info (332119):    -1.222        -9.222 clk_counter 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 0 megabytes
    Info: Processing ended: Fri May 17 17:32:10 2019
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


