{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1425359222993 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425359222994 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 02 23:07:02 2015 " "Processing started: Mon Mar 02 23:07:02 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1425359222994 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1425359222994 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_Digital_IO_Wing -c DE0_Digital_IO_Wing " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_Digital_IO_Wing -c DE0_Digital_IO_Wing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1425359222994 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1425359223269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_digital_io_wing_test.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_digital_io_wing_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Digital_IO_Wing_Test " "Found entity 1: DE0_Digital_IO_Wing_Test" {  } { { "DE0_Digital_IO_Wing_Test.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_Digial_IO_Wing/Software/DE0_Digital_IO_Wing_Test.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425359223324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425359223324 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE0_Digital_IO_Wing.v(59) " "Verilog HDL warning at DE0_Digital_IO_Wing.v(59): extended using \"x\" or \"z\"" {  } { { "DE0_Digital_IO_Wing.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_Digial_IO_Wing/Software/DE0_Digital_IO_Wing.v" 59 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1425359223327 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE0_Digital_IO_Wing.v(62) " "Verilog HDL warning at DE0_Digital_IO_Wing.v(62): extended using \"x\" or \"z\"" {  } { { "DE0_Digital_IO_Wing.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_Digial_IO_Wing/Software/DE0_Digital_IO_Wing.v" 62 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1425359223328 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE0_Digital_IO_Wing.v(65) " "Verilog HDL warning at DE0_Digital_IO_Wing.v(65): extended using \"x\" or \"z\"" {  } { { "DE0_Digital_IO_Wing.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_Digial_IO_Wing/Software/DE0_Digital_IO_Wing.v" 65 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1425359223328 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE0_Digital_IO_Wing.v(68) " "Verilog HDL warning at DE0_Digital_IO_Wing.v(68): extended using \"x\" or \"z\"" {  } { { "DE0_Digital_IO_Wing.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_Digial_IO_Wing/Software/DE0_Digital_IO_Wing.v" 68 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1425359223328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_digital_io_wing.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_digital_io_wing.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Digital_IO_Wing " "Found entity 1: DE0_Digital_IO_Wing" {  } { { "DE0_Digital_IO_Wing.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_Digial_IO_Wing/Software/DE0_Digital_IO_Wing.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425359223328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425359223328 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_Digital_IO_Wing_Test " "Elaborating entity \"DE0_Digital_IO_Wing_Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1425359223357 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inputA DE0_Digital_IO_Wing_Test.v(51) " "Verilog HDL or VHDL warning at DE0_Digital_IO_Wing_Test.v(51): object \"inputA\" assigned a value but never read" {  } { { "DE0_Digital_IO_Wing_Test.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_Digial_IO_Wing/Software/DE0_Digital_IO_Wing_Test.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1425359223359 "|DE0_Digital_IO_Wing_Test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inputB DE0_Digital_IO_Wing_Test.v(52) " "Verilog HDL or VHDL warning at DE0_Digital_IO_Wing_Test.v(52): object \"inputB\" assigned a value but never read" {  } { { "DE0_Digital_IO_Wing_Test.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_Digial_IO_Wing/Software/DE0_Digital_IO_Wing_Test.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1425359223359 "|DE0_Digital_IO_Wing_Test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inputC DE0_Digital_IO_Wing_Test.v(53) " "Verilog HDL or VHDL warning at DE0_Digital_IO_Wing_Test.v(53): object \"inputC\" assigned a value but never read" {  } { { "DE0_Digital_IO_Wing_Test.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_Digial_IO_Wing/Software/DE0_Digital_IO_Wing_Test.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1425359223359 "|DE0_Digital_IO_Wing_Test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inputD DE0_Digital_IO_Wing_Test.v(54) " "Verilog HDL or VHDL warning at DE0_Digital_IO_Wing_Test.v(54): object \"inputD\" assigned a value but never read" {  } { { "DE0_Digital_IO_Wing_Test.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_Digial_IO_Wing/Software/DE0_Digital_IO_Wing_Test.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1425359223359 "|DE0_Digital_IO_Wing_Test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Digital_IO_Wing DE0_Digital_IO_Wing:Wing_driver " "Elaborating entity \"DE0_Digital_IO_Wing\" for hierarchy \"DE0_Digital_IO_Wing:Wing_driver\"" {  } { { "DE0_Digital_IO_Wing_Test.v" "Wing_driver" { Text "C:/Users/Parker/Documents/GitHub/DE0_Digial_IO_Wing/Software/DE0_Digital_IO_Wing_Test.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425359223360 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OEA\[0\] GND " "Pin \"OEA\[0\]\" is stuck at GND" {  } { { "DE0_Digital_IO_Wing_Test.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_Digial_IO_Wing/Software/DE0_Digital_IO_Wing_Test.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425359223977 "|DE0_Digital_IO_Wing_Test|OEA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OEB\[0\] GND " "Pin \"OEB\[0\]\" is stuck at GND" {  } { { "DE0_Digital_IO_Wing_Test.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_Digial_IO_Wing/Software/DE0_Digital_IO_Wing_Test.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425359223977 "|DE0_Digital_IO_Wing_Test|OEB[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OEC\[0\] GND " "Pin \"OEC\[0\]\" is stuck at GND" {  } { { "DE0_Digital_IO_Wing_Test.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_Digial_IO_Wing/Software/DE0_Digital_IO_Wing_Test.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425359223977 "|DE0_Digital_IO_Wing_Test|OEC[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OED\[0\] GND " "Pin \"OED\[0\]\" is stuck at GND" {  } { { "DE0_Digital_IO_Wing_Test.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_Digial_IO_Wing/Software/DE0_Digital_IO_Wing_Test.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425359223977 "|DE0_Digital_IO_Wing_Test|OED[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1425359223977 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1425359224149 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Parker/Documents/GitHub/DE0_Digial_IO_Wing/Software/output_files/DE0_Digital_IO_Wing.map.smsg " "Generated suppressed messages file C:/Users/Parker/Documents/GitHub/DE0_Digial_IO_Wing/Software/output_files/DE0_Digital_IO_Wing.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1425359224343 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1425359224444 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425359224444 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "84 " "Implemented 84 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1425359224491 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1425359224491 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1425359224491 ""} { "Info" "ICUT_CUT_TM_LCELLS" "43 " "Implemented 43 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1425359224491 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1425359224491 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "346 " "Peak virtual memory: 346 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1425359224509 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 02 23:07:04 2015 " "Processing ended: Mon Mar 02 23:07:04 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1425359224509 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1425359224509 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1425359224509 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1425359224509 ""}
