<p><a href="https://www.google.gm/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwidnafeuoLoAhVC_J4KHS9QBzgQFjAGegQIBBAB&usg=AOvVaw22syBg72o28Z2kYSaDq4Il">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip tootaghaj</a></p>
<p><a href="https://www.google.gm/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwidnafeuoLoAhVC_J4KHS9QBzgQFjAGegQIBBAB&usg=AOvVaw22syBg72o28Z2kYSaDq4Il">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip tootaghaj</a></p>
<p><a href="https://www.google.gm/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwidnafeuoLoAhVC_J4KHS9QBzgQFjAGegQIBBAB&usg=AOvVaw22syBg72o28Z2kYSaDq4Il">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip tootaghaj</a></p>
<p><a href="https://www.google.cf/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwi_6_vC1YLoAhWSvJ4KHeiEC6MQFjAFegQIAxAB&usg=AOvVaw2yafNGuF_kUCXCl82B_iVy">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip tootaghaj</a></p>
<p><a href="https://www.google.cf/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwi_6_vC1YLoAhWSvJ4KHeiEC6MQFjAFegQIAxAB&usg=AOvVaw2yafNGuF_kUCXCl82B_iVy">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip tootaghaj</a></p>
<p><a href="https://www.google.cf/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwi_6_vC1YLoAhWSvJ4KHeiEC6MQFjAFegQIAxAB&usg=AOvVaw2yafNGuF_kUCXCl82B_iVy">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip tootaghaj</a></p>
<p><a href="https://www.google.cf/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwi_6_vC1YLoAhWSvJ4KHeiEC6MQFjAFegQIAxAB&usg=AOvVaw2yafNGuF_kUCXCl82B_iVy">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip tootaghaj</a></p>
<p><a href="https://www.google.cf/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwi_6_vC1YLoAhWSvJ4KHeiEC6MQFjAFegQIAxAB&usg=AOvVaw2yafNGuF_kUCXCl82B_iVy">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip tootaghaj</a></p>
<p><a href="https://www.google.sr/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwj4oc_W1YfoAhWWhJ4KHe5xDEAQFjAJegQIAxAB&usg=AOvVaw1qH2jfReA0SKLPitzfpsCG">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip tootaghaj</a></p>
<p><a href="https://www.google.sr/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwj4oc_W1YfoAhWWhJ4KHe5xDEAQFjAJegQIAxAB&usg=AOvVaw1qH2jfReA0SKLPitzfpsCG">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip tootaghaj</a></p>
<p><a href="https://www.google.sr/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwj4oc_W1YfoAhWWhJ4KHe5xDEAQFjAJegQIAxAB&usg=AOvVaw1qH2jfReA0SKLPitzfpsCG">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip tootaghaj</a></p>
