{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620315067825 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620315067826 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 06 09:31:07 2021 " "Processing started: Thu May 06 09:31:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620315067826 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1620315067826 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ASIP-vectorial -c ASIP-vectorial --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ASIP-vectorial -c ASIP-vectorial --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1620315067826 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1620315068882 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1620315068882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scalar/forwardingunit/forwardunitreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file scalar/forwardingunit/forwardunitreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardUnitReg " "Found entity 1: ForwardUnitReg" {  } { { "Scalar/ForwardingUnit/ForwardUnitReg.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Scalar/ForwardingUnit/ForwardUnitReg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620315083795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620315083795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scalar/forwardingunit/forwardunitalu.sv 1 1 " "Found 1 design units, including 1 entities, in source file scalar/forwardingunit/forwardunitalu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardUnitALU " "Found entity 1: ForwardUnitALU" {  } { { "Scalar/ForwardingUnit/ForwardUnitALU.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Scalar/ForwardingUnit/ForwardUnitALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620315083810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620315083810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scalar/controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file scalar/controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "Scalar/ControlUnit.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Scalar/ControlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620315083819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620315083819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrlunit/extenddeco.sv 1 1 " "Found 1 design units, including 1 entities, in source file ctrlunit/extenddeco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ExtendDeco " "Found entity 1: ExtendDeco" {  } { { "CtrlUnit/ExtendDeco.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/CtrlUnit/ExtendDeco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620315083828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620315083828 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ControlUnit " "Elaborating entity \"ControlUnit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1620315083917 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ALUins ControlUnit.sv(3) " "Output port \"ALUins\" at ControlUnit.sv(3) has no driver" {  } { { "Scalar/ControlUnit.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Scalar/ControlUnit.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1620315083928 "|ControlUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExtendDeco ExtendDeco:ExtDeco " "Elaborating entity \"ExtendDeco\" for hierarchy \"ExtendDeco:ExtDeco\"" {  } { { "Scalar/ControlUnit.sv" "ExtDeco" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Scalar/ControlUnit.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1620315083975 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620315084197 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 06 09:31:24 2021 " "Processing ended: Thu May 06 09:31:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620315084197 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620315084197 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620315084197 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1620315084197 ""}
