Begin Function 'v2_rd_add_proc'

RTL state condition: (1'b1 == ap_CS_fsm_pp0_stage0)
# ST_5
local j <phi_122> <integer> <Phi> 'phi' </home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:122>
add_ln111 /home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:111
reg: j_reg_195[30:0] lv

local icmp_ln111 <icmp_111> <integer> <Comparator> 'icmp' </home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:111>
icmp_ln111 /home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:111
reg: icmp_ln111_reg_829[0:0] lv

# ST_6
local add_ln215 <> <integer> <Arithmetic> 'add' <>
add_ln215 /opt/Xilinx/Vitis/2020.1/common/technology/autopilot/ap_int_base.h:215
reg: add_ln215_reg_838[31:0] lv

local add_ln215_1 <> <integer> <Arithmetic> 'add' <>
add_ln215_1 /opt/Xilinx/Vitis/2020.1/common/technology/autopilot/ap_int_base.h:215
reg: add_ln215_1_reg_843[31:0] lv

local add_ln215_2 <> <integer> <Arithmetic> 'add' <>
add_ln215_2 /opt/Xilinx/Vitis/2020.1/common/technology/autopilot/ap_int_base.h:215
reg: add_ln215_2_reg_848[31:0] lv

local add_ln215_3 <> <integer> <Arithmetic> 'add' <>
add_ln215_3 /opt/Xilinx/Vitis/2020.1/common/technology/autopilot/ap_int_base.h:215
reg: add_ln215_3_reg_853[31:0] lv

local add_ln215_4 <> <integer> <Arithmetic> 'add' <>
add_ln215_4 /opt/Xilinx/Vitis/2020.1/common/technology/autopilot/ap_int_base.h:215
reg: add_ln215_4_reg_858[31:0] lv

local add_ln215_5 <> <integer> <Arithmetic> 'add' <>
add_ln215_5 /opt/Xilinx/Vitis/2020.1/common/technology/autopilot/ap_int_base.h:215
reg: add_ln215_5_reg_863[31:0] lv

local add_ln215_6 <> <integer> <Arithmetic> 'add' <>
add_ln215_6 /opt/Xilinx/Vitis/2020.1/common/technology/autopilot/ap_int_base.h:215
reg: add_ln215_6_reg_868[31:0] lv

local add_ln215_7 <> <integer> <Arithmetic> 'add' <>
add_ln215_7 /opt/Xilinx/Vitis/2020.1/common/technology/autopilot/ap_int_base.h:215
reg: add_ln215_7_reg_873[31:0] lv

local add_ln215_8 <> <integer> <Arithmetic> 'add' <>
add_ln215_8 /opt/Xilinx/Vitis/2020.1/common/technology/autopilot/ap_int_base.h:215
reg: add_ln215_8_reg_878[31:0] lv

local add_ln215_9 <> <integer> <Arithmetic> 'add' <>
add_ln215_9 /opt/Xilinx/Vitis/2020.1/common/technology/autopilot/ap_int_base.h:215
reg: add_ln215_9_reg_883[31:0] lv

local add_ln215_10 <> <integer> <Arithmetic> 'add' <>
add_ln215_10 /opt/Xilinx/Vitis/2020.1/common/technology/autopilot/ap_int_base.h:215
reg: add_ln215_10_reg_888[31:0] lv

local add_ln215_11 <> <integer> <Arithmetic> 'add' <>
add_ln215_11 /opt/Xilinx/Vitis/2020.1/common/technology/autopilot/ap_int_base.h:215
reg: add_ln215_11_reg_893[31:0] lv

local add_ln215_12 <> <integer> <Arithmetic> 'add' <>
add_ln215_12 /opt/Xilinx/Vitis/2020.1/common/technology/autopilot/ap_int_base.h:215
reg: add_ln215_12_reg_898[31:0] lv

local add_ln215_13 <> <integer> <Arithmetic> 'add' <>
add_ln215_13 /opt/Xilinx/Vitis/2020.1/common/technology/autopilot/ap_int_base.h:215
reg: add_ln215_13_reg_903[31:0] lv

local add_ln215_14 <> <integer> <Arithmetic> 'add' <>
add_ln215_14 /opt/Xilinx/Vitis/2020.1/common/technology/autopilot/ap_int_base.h:215
reg: add_ln215_14_reg_908[31:0] lv

local add_ln215_15 <> <integer> <Arithmetic> 'add' <>
add_ln215_15 /opt/Xilinx/Vitis/2020.1/common/technology/autopilot/ap_int_base.h:215
reg: add_ln215_15_reg_913[31:0] lv


RTL state condition: (1'b1 == ap_CS_fsm_state1)
# ST_1
local i_read <read_97> <integer> <FifoRead> 'read' </home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:97>
i_read /home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:97
reg: i_read_reg_782[63:0] lv

local size_read <read_85> <integer> <FifoRead> 'read' </home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85>
size_read /home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85
reg: size_read_reg_787[31:0] lv

local trunc_ln85_3 <partselect_85> <integer> <> 'partselect' </home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85>
trunc_ln85_3 /home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85
reg: trunc_ln85_3_reg_792[27:0] lv

local trunc_ln98 <trunc_98> <integer> <> 'trunc' </home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:98>
trunc_ln98 /home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:98
reg: trunc_ln98_reg_797[31:0] lv

local trunc_ln324_1 <> <integer> <> 'partselect' <>
trunc_ln324_1 /opt/Xilinx/Vitis/2020.1/common/technology/autopilot/ap_int.h:324
reg: trunc_ln324_1_reg_802[57:0] lv


RTL state condition: (1'b1 == ap_CS_fsm_state2)
# ST_2
local icmp_ln97 <icmp_97> <integer> <Comparator> 'icmp' </home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:97>
icmp_ln97 /home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:97
reg: icmp_ln97_reg_807[0:0] lv

local sub_ln97 <sub_97> <integer> <Arithmetic> 'sub' </home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:97>
sub_ln97 /home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:97
reg: sub_ln97_reg_812[31:0] lv


RTL state condition: (1'b1 == ap_CS_fsm_state3)
# ST_3
local select_ln97 <select_97> <integer> <> 'select' </home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:97>
select_ln97 /home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:97
reg: select_ln97_reg_817[31:0] lv


End Function 'v2_rd_add_proc'

