Oh no...

Cycle: 15
RARS instruction number: 12	Instruction: sub x12,x11,x3
Expected:	Register Write to Reg: 0x0C Val: 0x00000000
Got     :	Register Write to Reg: 0x0C Val: 0xFFFFFFFD
Incorrect write

Cycle: 17
RARS instruction number: 14	Instruction: sub x14,x13,x5
Expected:	Register Write to Reg: 0x0E Val: 0xFFFFFFFF
Got     :	Register Write to Reg: 0x0E Val: 0xFFFFFFFB
Incorrect write

Cycle: 18
RARS instruction number: 15	Instruction: add x15,x14,x6
Expected:	Register Write to Reg: 0x0F Val: 0x00000005
Got     :	Register Write to Reg: 0x0F Val: 0x00000006
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
rars.trace : output from RARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


