<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>smc83c170reg.h source code [netbsd/sys/dev/ic/smc83c170reg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="epic_fraglist,epic_rxdesc,epic_txdesc "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/ic/smc83c170reg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>ic</a>/<a href='smc83c170reg.h.html'>smc83c170reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: smc83c170reg.h,v 1.13 2008/04/28 20:23:51 martin Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*-</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 1998 The NetBSD Foundation, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * This code is derived from software contributed to The NetBSD Foundation</i></td></tr>
<tr><th id="8">8</th><td><i> * by Jason R. Thorpe of the Numerical Aerospace Simulation Facility,</i></td></tr>
<tr><th id="9">9</th><td><i> * NASA Ames Research Center.</i></td></tr>
<tr><th id="10">10</th><td><i> *</i></td></tr>
<tr><th id="11">11</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="12">12</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="13">13</th><td><i> * are met:</i></td></tr>
<tr><th id="14">14</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="15">15</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="16">16</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="17">17</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="18">18</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="19">19</th><td><i> *</i></td></tr>
<tr><th id="20">20</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS</i></td></tr>
<tr><th id="21">21</th><td><i> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="22">22</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="23">23</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS</i></td></tr>
<tr><th id="24">24</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="25">25</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="26">26</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="27">27</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="28">28</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="29">29</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="30">30</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="31">31</th><td><i> */</i></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><u>#<span data-ppcond="33">ifndef</span> <span class="macro" data-ref="_M/_DEV_IC_SMC83C170REG_H_">_DEV_IC_SMC83C170REG_H_</span></u></td></tr>
<tr><th id="34">34</th><td><u>#define	<dfn class="macro" id="_M/_DEV_IC_SMC83C170REG_H_" data-ref="_M/_DEV_IC_SMC83C170REG_H_">_DEV_IC_SMC83C170REG_H_</dfn></u></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><i>/*</i></td></tr>
<tr><th id="37">37</th><td><i> * Register description for the Standard Microsystems Corp. 83C170</i></td></tr>
<tr><th id="38">38</th><td><i> * Ethernet PCI Integrated Controller (EPIC/100).</i></td></tr>
<tr><th id="39">39</th><td><i> */</i></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><i>/*</i></td></tr>
<tr><th id="42">42</th><td><i> * EPIC transmit descriptor.  Must be 4-byte aligned.</i></td></tr>
<tr><th id="43">43</th><td><i> */</i></td></tr>
<tr><th id="44">44</th><td><b>struct</b> <dfn class="type def" id="epic_txdesc" title='epic_txdesc' data-ref="epic_txdesc" data-ref-filename="epic_txdesc">epic_txdesc</dfn> {</td></tr>
<tr><th id="45">45</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="epic_txdesc::et_txstatus" title='epic_txdesc::et_txstatus' data-ref="epic_txdesc::et_txstatus" data-ref-filename="epic_txdesc..et_txstatus">et_txstatus</dfn>;	<i>/* transmit status; see below */</i></td></tr>
<tr><th id="46">46</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="epic_txdesc::et_bufaddr" title='epic_txdesc::et_bufaddr' data-ref="epic_txdesc::et_bufaddr" data-ref-filename="epic_txdesc..et_bufaddr">et_bufaddr</dfn>;	<i>/* buffer address */</i></td></tr>
<tr><th id="47">47</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="epic_txdesc::et_control" title='epic_txdesc::et_control' data-ref="epic_txdesc::et_control" data-ref-filename="epic_txdesc..et_control">et_control</dfn>;	<i>/* control word; see below */</i></td></tr>
<tr><th id="48">48</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="epic_txdesc::et_nextdesc" title='epic_txdesc::et_nextdesc' data-ref="epic_txdesc::et_nextdesc" data-ref-filename="epic_txdesc..et_nextdesc">et_nextdesc</dfn>;	<i>/* next descriptor pointer */</i></td></tr>
<tr><th id="49">49</th><td>};</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><i>/* et_txstatus */</i></td></tr>
<tr><th id="52">52</th><td><u>#define	<dfn class="macro" id="_M/TXSTAT_TXLENGTH_SHIFT" data-ref="_M/TXSTAT_TXLENGTH_SHIFT">TXSTAT_TXLENGTH_SHIFT</dfn>	16	/* TX length in higher 16bits */</u></td></tr>
<tr><th id="53">53</th><td><u>#define	<dfn class="macro" id="_M/TXSTAT_TXLENGTH" data-ref="_M/TXSTAT_TXLENGTH">TXSTAT_TXLENGTH</dfn>(x)	((x) &lt;&lt; TXSTAT_TXLENGTH_SHIFT)</u></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><u>#define	<dfn class="macro" id="_M/ET_TXSTAT_OWNER" data-ref="_M/ET_TXSTAT_OWNER">ET_TXSTAT_OWNER</dfn>		0x8000	/* NIC owns descriptor */</u></td></tr>
<tr><th id="56">56</th><td><u>#define	<dfn class="macro" id="_M/ET_TXSTAT_COLLMASK" data-ref="_M/ET_TXSTAT_COLLMASK">ET_TXSTAT_COLLMASK</dfn>	0x1f00	/* collisions */</u></td></tr>
<tr><th id="57">57</th><td><u>#define	<dfn class="macro" id="_M/ET_TXSTAT_DEFERRING" data-ref="_M/ET_TXSTAT_DEFERRING">ET_TXSTAT_DEFERRING</dfn>	0x0080	/* deferring due to jabber */</u></td></tr>
<tr><th id="58">58</th><td><u>#define	<dfn class="macro" id="_M/ET_TXSTAT_OOWCOLL" data-ref="_M/ET_TXSTAT_OOWCOLL">ET_TXSTAT_OOWCOLL</dfn>	0x0040	/* out of window collision */</u></td></tr>
<tr><th id="59">59</th><td><u>#define	<dfn class="macro" id="_M/ET_TXSTAT_CDHB" data-ref="_M/ET_TXSTAT_CDHB">ET_TXSTAT_CDHB</dfn>		0x0020	/* collision detect heartbeat */</u></td></tr>
<tr><th id="60">60</th><td><u>#define	<dfn class="macro" id="_M/ET_TXSTAT_UNDERRUN" data-ref="_M/ET_TXSTAT_UNDERRUN">ET_TXSTAT_UNDERRUN</dfn>	0x0010	/* DMA underrun */</u></td></tr>
<tr><th id="61">61</th><td><u>#define	<dfn class="macro" id="_M/ET_TXSTAT_CARSENSELOST" data-ref="_M/ET_TXSTAT_CARSENSELOST">ET_TXSTAT_CARSENSELOST</dfn>	0x0008	/* carrier lost */</u></td></tr>
<tr><th id="62">62</th><td><u>#define	<dfn class="macro" id="_M/ET_TXSTAT_TXWITHCOLL" data-ref="_M/ET_TXSTAT_TXWITHCOLL">ET_TXSTAT_TXWITHCOLL</dfn>	0x0004	/* encountered collisions during tx */</u></td></tr>
<tr><th id="63">63</th><td><u>#define	<dfn class="macro" id="_M/ET_TXSTAT_NONDEFERRED" data-ref="_M/ET_TXSTAT_NONDEFERRED">ET_TXSTAT_NONDEFERRED</dfn>	0x0002	/* transmitted without deferring */</u></td></tr>
<tr><th id="64">64</th><td><u>#define	<dfn class="macro" id="_M/ET_TXSTAT_PACKETTX" data-ref="_M/ET_TXSTAT_PACKETTX">ET_TXSTAT_PACKETTX</dfn>	0x0001	/* packet transmitted successfully */</u></td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><u>#define	<dfn class="macro" id="_M/TXSTAT_COLLISIONS" data-ref="_M/TXSTAT_COLLISIONS">TXSTAT_COLLISIONS</dfn>(x)	(((x) &amp; ET_TXSTAT_COLLMASK) &gt;&gt; 8)</u></td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><i>/* et_control */</i></td></tr>
<tr><th id="69">69</th><td><u>#define	<dfn class="macro" id="_M/TXCTL_BUFLENGTH_MASK" data-ref="_M/TXCTL_BUFLENGTH_MASK">TXCTL_BUFLENGTH_MASK</dfn>	0x0000ffff /* buf length in lower 16bits */</u></td></tr>
<tr><th id="70">70</th><td><u>#define	<dfn class="macro" id="_M/TXCTL_BUFLENGTH" data-ref="_M/TXCTL_BUFLENGTH">TXCTL_BUFLENGTH</dfn>(x)	((x) &amp; TXCTL_BUFLENGTH_MASK)</u></td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><u>#define	<dfn class="macro" id="_M/ET_TXCTL_LASTDESC" data-ref="_M/ET_TXCTL_LASTDESC">ET_TXCTL_LASTDESC</dfn>	0x00100000 /* last descriptor in frame */</u></td></tr>
<tr><th id="73">73</th><td><u>#define	<dfn class="macro" id="_M/ET_TXCTL_NOCRC" data-ref="_M/ET_TXCTL_NOCRC">ET_TXCTL_NOCRC</dfn>		0x00080000 /* disable CRC generation */</u></td></tr>
<tr><th id="74">74</th><td><u>#define	<dfn class="macro" id="_M/ET_TXCTL_IAF" data-ref="_M/ET_TXCTL_IAF">ET_TXCTL_IAF</dfn>		0x00040000 /* interrupt after frame */</u></td></tr>
<tr><th id="75">75</th><td><u>#define	<dfn class="macro" id="_M/ET_TXCTL_LFFORM" data-ref="_M/ET_TXCTL_LFFORM">ET_TXCTL_LFFORM</dfn>		0x00020000 /* alternate fraglist format */</u></td></tr>
<tr><th id="76">76</th><td><u>#define	<dfn class="macro" id="_M/ET_TXCTL_FRAGLIST" data-ref="_M/ET_TXCTL_FRAGLIST">ET_TXCTL_FRAGLIST</dfn>	0x00010000 /* descriptor points to fraglist */</u></td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><i>/*</i></td></tr>
<tr><th id="79">79</th><td><i> * EPIC receive descriptor.  Must be 4-byte aligned.</i></td></tr>
<tr><th id="80">80</th><td><i> */</i></td></tr>
<tr><th id="81">81</th><td><b>struct</b> <dfn class="type def" id="epic_rxdesc" title='epic_rxdesc' data-ref="epic_rxdesc" data-ref-filename="epic_rxdesc">epic_rxdesc</dfn> {</td></tr>
<tr><th id="82">82</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="epic_rxdesc::er_rxstatus" title='epic_rxdesc::er_rxstatus' data-ref="epic_rxdesc::er_rxstatus" data-ref-filename="epic_rxdesc..er_rxstatus">er_rxstatus</dfn>;	<i>/* receive status; see below */</i></td></tr>
<tr><th id="83">83</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="epic_rxdesc::er_bufaddr" title='epic_rxdesc::er_bufaddr' data-ref="epic_rxdesc::er_bufaddr" data-ref-filename="epic_rxdesc..er_bufaddr">er_bufaddr</dfn>;	<i>/* buffer address */</i></td></tr>
<tr><th id="84">84</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="epic_rxdesc::er_control" title='epic_rxdesc::er_control' data-ref="epic_rxdesc::er_control" data-ref-filename="epic_rxdesc..er_control">er_control</dfn>;	<i>/* control word; see below */</i></td></tr>
<tr><th id="85">85</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="epic_rxdesc::er_nextdesc" title='epic_rxdesc::er_nextdesc' data-ref="epic_rxdesc::er_nextdesc" data-ref-filename="epic_rxdesc..er_nextdesc">er_nextdesc</dfn>;	<i>/* next descriptor pointer */</i></td></tr>
<tr><th id="86">86</th><td>};</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td><i>/* er_rxstatus */</i></td></tr>
<tr><th id="89">89</th><td><u>#define	<dfn class="macro" id="_M/RXSTAT_RXLENGTH_SHIFT" data-ref="_M/RXSTAT_RXLENGTH_SHIFT">RXSTAT_RXLENGTH_SHIFT</dfn>	16	/* TX length in higher 16bits */</u></td></tr>
<tr><th id="90">90</th><td><u>#define	<dfn class="macro" id="_M/RXSTAT_RXLENGTH" data-ref="_M/RXSTAT_RXLENGTH">RXSTAT_RXLENGTH</dfn>(x)	((x) &gt;&gt; RXSTAT_RXLENGTH_SHIFT)</u></td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td><u>#define	<dfn class="macro" id="_M/ER_RXSTAT_OWNER" data-ref="_M/ER_RXSTAT_OWNER">ER_RXSTAT_OWNER</dfn>		0x8000	/* NIC owns descriptor */</u></td></tr>
<tr><th id="93">93</th><td><u>#define	<dfn class="macro" id="_M/ER_RXSTAT_HDRCOPIED" data-ref="_M/ER_RXSTAT_HDRCOPIED">ER_RXSTAT_HDRCOPIED</dfn>	0x4000	/* rx status posted after hdr copy */</u></td></tr>
<tr><th id="94">94</th><td><u>#define	<dfn class="macro" id="_M/ER_RXSTAT_FRAGLISTERR" data-ref="_M/ER_RXSTAT_FRAGLISTERR">ER_RXSTAT_FRAGLISTERR</dfn>	0x2000	/* ran out of frags to copy frame */</u></td></tr>
<tr><th id="95">95</th><td><u>#define	<dfn class="macro" id="_M/ER_RXSTAT_NETSTATVALID" data-ref="_M/ER_RXSTAT_NETSTATVALID">ER_RXSTAT_NETSTATVALID</dfn>	0x1000	/* length and status are valid */</u></td></tr>
<tr><th id="96">96</th><td><u>#define	<dfn class="macro" id="_M/ER_RXSTAT_RCVRDIS" data-ref="_M/ER_RXSTAT_RCVRDIS">ER_RXSTAT_RCVRDIS</dfn>	0x0040	/* receiver disabled */</u></td></tr>
<tr><th id="97">97</th><td><u>#define	<dfn class="macro" id="_M/ER_RXSTAT_BCAST" data-ref="_M/ER_RXSTAT_BCAST">ER_RXSTAT_BCAST</dfn>		0x0020	/* broadcast address recognized */</u></td></tr>
<tr><th id="98">98</th><td><u>#define	<dfn class="macro" id="_M/ER_RXSTAT_MCAST" data-ref="_M/ER_RXSTAT_MCAST">ER_RXSTAT_MCAST</dfn>		0x0010	/* multicast address recognized */</u></td></tr>
<tr><th id="99">99</th><td><u>#define	<dfn class="macro" id="_M/ER_RXSTAT_MISSEDPKT" data-ref="_M/ER_RXSTAT_MISSEDPKT">ER_RXSTAT_MISSEDPKT</dfn>	0x0008	/* missed packet */</u></td></tr>
<tr><th id="100">100</th><td><u>#define	<dfn class="macro" id="_M/ER_RXSTAT_CRCERROR" data-ref="_M/ER_RXSTAT_CRCERROR">ER_RXSTAT_CRCERROR</dfn>	0x0004	/* EPIC or MII asserted CRC error */</u></td></tr>
<tr><th id="101">101</th><td><u>#define	<dfn class="macro" id="_M/ER_RXSTAT_ALIGNERROR" data-ref="_M/ER_RXSTAT_ALIGNERROR">ER_RXSTAT_ALIGNERROR</dfn>	0x0002	/* frame not byte-aligned */</u></td></tr>
<tr><th id="102">102</th><td><u>#define	<dfn class="macro" id="_M/ER_RXSTAT_PKTINTACT" data-ref="_M/ER_RXSTAT_PKTINTACT">ER_RXSTAT_PKTINTACT</dfn>	0x0001	/* packet received without error */</u></td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><i>/* er_control */</i></td></tr>
<tr><th id="105">105</th><td><u>#define	<dfn class="macro" id="_M/RXCTL_BUFLENGTH_MASK" data-ref="_M/RXCTL_BUFLENGTH_MASK">RXCTL_BUFLENGTH_MASK</dfn>	0x0000ffff /* buf length in lower 16bits */</u></td></tr>
<tr><th id="106">106</th><td><u>#define	<dfn class="macro" id="_M/RXCTL_BUFLENGTH" data-ref="_M/RXCTL_BUFLENGTH">RXCTL_BUFLENGTH</dfn>(x)	((x) &amp; RXCTL_BUFLENGTH_MASK)</u></td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><u>#define	<dfn class="macro" id="_M/ER_RXCTL_HEADER" data-ref="_M/ER_RXCTL_HEADER">ER_RXCTL_HEADER</dfn>		0x00040000 /* descriptor is for hdr copy */</u></td></tr>
<tr><th id="109">109</th><td><u>#define	<dfn class="macro" id="_M/ER_RXCTL_LFFORM" data-ref="_M/ER_RXCTL_LFFORM">ER_RXCTL_LFFORM</dfn>		0x00020000 /* alternate fraglist format */</u></td></tr>
<tr><th id="110">110</th><td><u>#define	<dfn class="macro" id="_M/ER_RXCTL_FRAGLIST" data-ref="_M/ER_RXCTL_FRAGLIST">ER_RXCTL_FRAGLIST</dfn>	0x00010000 /* descriptor points to fraglist */</u></td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td><i>/*</i></td></tr>
<tr><th id="113">113</th><td><i> * This is not really part of the register description, but we need</i></td></tr>
<tr><th id="114">114</th><td><i> * to define the number of transmit fragments *somewhere*.</i></td></tr>
<tr><th id="115">115</th><td><i> */</i></td></tr>
<tr><th id="116">116</th><td><u>#define	<dfn class="macro" id="_M/EPIC_NFRAGS" data-ref="_M/EPIC_NFRAGS">EPIC_NFRAGS</dfn>		16	/* maximum number of frags in list */</u></td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td><i>/*</i></td></tr>
<tr><th id="119">119</th><td><i> * EPIC fraglist descriptor.</i></td></tr>
<tr><th id="120">120</th><td><i> */</i></td></tr>
<tr><th id="121">121</th><td><b>struct</b> <dfn class="type def" id="epic_fraglist" title='epic_fraglist' data-ref="epic_fraglist" data-ref-filename="epic_fraglist">epic_fraglist</dfn> {</td></tr>
<tr><th id="122">122</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="epic_fraglist::ef_nfrags" title='epic_fraglist::ef_nfrags' data-ref="epic_fraglist::ef_nfrags" data-ref-filename="epic_fraglist..ef_nfrags">ef_nfrags</dfn>;	<i>/* number of frags in list */</i></td></tr>
<tr><th id="123">123</th><td>	<b>struct</b> {</td></tr>
<tr><th id="124">124</th><td>		<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="epic_fraglist::(anonymous)::ef_addr" title='epic_fraglist::(anonymous struct)::ef_addr' data-ref="epic_fraglist::(anonymous)::ef_addr" data-ref-filename="epic_fraglist..(anonymous)..ef_addr">ef_addr</dfn>;	<i>/* address of frag */</i></td></tr>
<tr><th id="125">125</th><td>		<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="epic_fraglist::(anonymous)::ef_length" title='epic_fraglist::(anonymous struct)::ef_length' data-ref="epic_fraglist::(anonymous)::ef_length" data-ref-filename="epic_fraglist..(anonymous)..ef_length">ef_length</dfn>;	<i>/* length of frag */</i></td></tr>
<tr><th id="126">126</th><td>	} <dfn class="decl field" id="epic_fraglist::ef_frags" title='epic_fraglist::ef_frags' data-ref="epic_fraglist::ef_frags" data-ref-filename="epic_fraglist..ef_frags">ef_frags</dfn>[<a class="macro" href="#116" title="16" data-ref="_M/EPIC_NFRAGS">EPIC_NFRAGS</a>];</td></tr>
<tr><th id="127">127</th><td>};</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td><i>/*</i></td></tr>
<tr><th id="130">130</th><td><i> * EPIC control registers.</i></td></tr>
<tr><th id="131">131</th><td><i> */</i></td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td><u>#define	<dfn class="macro" id="_M/EPIC_COMMAND" data-ref="_M/EPIC_COMMAND">EPIC_COMMAND</dfn>		0x00 /* COMMAND */</u></td></tr>
<tr><th id="134">134</th><td><u>#define	<dfn class="macro" id="_M/COMMAND_TXUGO" data-ref="_M/COMMAND_TXUGO">COMMAND_TXUGO</dfn>		0x00000080	/* start tx after underrun */</u></td></tr>
<tr><th id="135">135</th><td><u>#define	<dfn class="macro" id="_M/COMMAND_STOP_RDMA" data-ref="_M/COMMAND_STOP_RDMA">COMMAND_STOP_RDMA</dfn>	0x00000040	/* stop rx dma */</u></td></tr>
<tr><th id="136">136</th><td><u>#define	<dfn class="macro" id="_M/COMMAND_STOP_TDMA" data-ref="_M/COMMAND_STOP_TDMA">COMMAND_STOP_TDMA</dfn>	0x00000020	/* stop tx dma */</u></td></tr>
<tr><th id="137">137</th><td><u>#define	<dfn class="macro" id="_M/COMMAND_NEXTFRAME" data-ref="_M/COMMAND_NEXTFRAME">COMMAND_NEXTFRAME</dfn>	0x00000010	/* move onto next rx frame */</u></td></tr>
<tr><th id="138">138</th><td><u>#define	<dfn class="macro" id="_M/COMMAND_RXQUEUED" data-ref="_M/COMMAND_RXQUEUED">COMMAND_RXQUEUED</dfn>	0x00000008	/* queue a rx descriptor */</u></td></tr>
<tr><th id="139">139</th><td><u>#define	<dfn class="macro" id="_M/COMMAND_TXQUEUED" data-ref="_M/COMMAND_TXQUEUED">COMMAND_TXQUEUED</dfn>	0x00000004	/* queue a tx descriptor */</u></td></tr>
<tr><th id="140">140</th><td><u>#define	<dfn class="macro" id="_M/COMMAND_START_RX" data-ref="_M/COMMAND_START_RX">COMMAND_START_RX</dfn>	0x00000002	/* start receiver */</u></td></tr>
<tr><th id="141">141</th><td><u>#define	<dfn class="macro" id="_M/COMMAND_STOP_RX" data-ref="_M/COMMAND_STOP_RX">COMMAND_STOP_RX</dfn>		0x00000001	/* stop receiver */</u></td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td><u>#define	<dfn class="macro" id="_M/EPIC_INTSTAT" data-ref="_M/EPIC_INTSTAT">EPIC_INTSTAT</dfn>		0x04 /* INTERRUPT STATUS */</u></td></tr>
<tr><th id="144">144</th><td><u>#define	<dfn class="macro" id="_M/INTSTAT_PTA" data-ref="_M/INTSTAT_PTA">INTSTAT_PTA</dfn>		0x08000000	/* PCI target abort */</u></td></tr>
<tr><th id="145">145</th><td><u>#define	<dfn class="macro" id="_M/INTSTAT_PMA" data-ref="_M/INTSTAT_PMA">INTSTAT_PMA</dfn>		0x04000000	/* PCI master abort */</u></td></tr>
<tr><th id="146">146</th><td><u>#define	<dfn class="macro" id="_M/INTSTAT_APE" data-ref="_M/INTSTAT_APE">INTSTAT_APE</dfn>		0x02000000	/* PCI address parity error */</u></td></tr>
<tr><th id="147">147</th><td><u>#define	<dfn class="macro" id="_M/INTSTAT_DPE" data-ref="_M/INTSTAT_DPE">INTSTAT_DPE</dfn>		0x01000000	/* PCI data parity error */</u></td></tr>
<tr><th id="148">148</th><td><u>#define	<dfn class="macro" id="_M/INTSTAT_RSV" data-ref="_M/INTSTAT_RSV">INTSTAT_RSV</dfn>		0x00800000	/* rx status valid */</u></td></tr>
<tr><th id="149">149</th><td><u>#define	<dfn class="macro" id="_M/INTSTAT_RCTS" data-ref="_M/INTSTAT_RCTS">INTSTAT_RCTS</dfn>		0x00400000	/* rx copy threshold status */</u></td></tr>
<tr><th id="150">150</th><td><u>#define	<dfn class="macro" id="_M/INTSTAT_RBE" data-ref="_M/INTSTAT_RBE">INTSTAT_RBE</dfn>		0x00200000	/* rx buffers empty */</u></td></tr>
<tr><th id="151">151</th><td><u>#define	<dfn class="macro" id="_M/INTSTAT_TCIP" data-ref="_M/INTSTAT_TCIP">INTSTAT_TCIP</dfn>		0x00100000	/* tx copy in progress */</u></td></tr>
<tr><th id="152">152</th><td><u>#define	<dfn class="macro" id="_M/INTSTAT_RCIP" data-ref="_M/INTSTAT_RCIP">INTSTAT_RCIP</dfn>		0x00080000	/* rx copy in progress */</u></td></tr>
<tr><th id="153">153</th><td><u>#define	<dfn class="macro" id="_M/INTSTAT_TXIDLE" data-ref="_M/INTSTAT_TXIDLE">INTSTAT_TXIDLE</dfn>		0x00040000	/* transmit idle */</u></td></tr>
<tr><th id="154">154</th><td><u>#define	<dfn class="macro" id="_M/INTSTAT_RXIDLE" data-ref="_M/INTSTAT_RXIDLE">INTSTAT_RXIDLE</dfn>		0x00020000	/* receive idle */</u></td></tr>
<tr><th id="155">155</th><td><u>#define	<dfn class="macro" id="_M/INTSTAT_INT_ACTV" data-ref="_M/INTSTAT_INT_ACTV">INTSTAT_INT_ACTV</dfn>	0x00010000	/* interrupt active */</u></td></tr>
<tr><th id="156">156</th><td><u>#define	<dfn class="macro" id="_M/INTSTAT_GP2_INT" data-ref="_M/INTSTAT_GP2_INT">INTSTAT_GP2_INT</dfn>		0x00008000	/* gpio2 low (PHY event) */</u></td></tr>
<tr><th id="157">157</th><td><u>#define	<dfn class="macro" id="_M/INTSTAT_FATAL_INT" data-ref="_M/INTSTAT_FATAL_INT">INTSTAT_FATAL_INT</dfn>	0x00001000	/* fatal error occurred */</u></td></tr>
<tr><th id="158">158</th><td><u>#define	<dfn class="macro" id="_M/INTSTAT_RCT" data-ref="_M/INTSTAT_RCT">INTSTAT_RCT</dfn>		0x00000800	/* rx copy threshold crossed */</u></td></tr>
<tr><th id="159">159</th><td><u>#define	<dfn class="macro" id="_M/INTSTAT_PREI" data-ref="_M/INTSTAT_PREI">INTSTAT_PREI</dfn>		0x00000400	/* preemptive interrupt */</u></td></tr>
<tr><th id="160">160</th><td><u>#define	<dfn class="macro" id="_M/INTSTAT_CNT" data-ref="_M/INTSTAT_CNT">INTSTAT_CNT</dfn>		0x00000200	/* counter overflow */</u></td></tr>
<tr><th id="161">161</th><td><u>#define	<dfn class="macro" id="_M/INTSTAT_TXU" data-ref="_M/INTSTAT_TXU">INTSTAT_TXU</dfn>		0x00000100	/* transmit underrun */</u></td></tr>
<tr><th id="162">162</th><td><u>#define	<dfn class="macro" id="_M/INTSTAT_TQE" data-ref="_M/INTSTAT_TQE">INTSTAT_TQE</dfn>		0x00000080	/* transmit queue empty */</u></td></tr>
<tr><th id="163">163</th><td><u>#define	<dfn class="macro" id="_M/INTSTAT_TCC" data-ref="_M/INTSTAT_TCC">INTSTAT_TCC</dfn>		0x00000040	/* transmit chain complete */</u></td></tr>
<tr><th id="164">164</th><td><u>#define	<dfn class="macro" id="_M/INTSTAT_TXC" data-ref="_M/INTSTAT_TXC">INTSTAT_TXC</dfn>		0x00000020	/* transmit complete */</u></td></tr>
<tr><th id="165">165</th><td><u>#define	<dfn class="macro" id="_M/INTSTAT_RXE" data-ref="_M/INTSTAT_RXE">INTSTAT_RXE</dfn>		0x00000010	/* receive error */</u></td></tr>
<tr><th id="166">166</th><td><u>#define	<dfn class="macro" id="_M/INTSTAT_OVW" data-ref="_M/INTSTAT_OVW">INTSTAT_OVW</dfn>		0x00000008	/* rx buffer overflow */</u></td></tr>
<tr><th id="167">167</th><td><u>#define	<dfn class="macro" id="_M/INTSTAT_RQE" data-ref="_M/INTSTAT_RQE">INTSTAT_RQE</dfn>		0x00000004	/* receive queue empty */</u></td></tr>
<tr><th id="168">168</th><td><u>#define	<dfn class="macro" id="_M/INTSTAT_HCC" data-ref="_M/INTSTAT_HCC">INTSTAT_HCC</dfn>		0x00000002	/* header copy complete */</u></td></tr>
<tr><th id="169">169</th><td><u>#define	<dfn class="macro" id="_M/INTSTAT_RCC" data-ref="_M/INTSTAT_RCC">INTSTAT_RCC</dfn>		0x00000001	/* receive copy complete */</u></td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td><u>#define	<dfn class="macro" id="_M/EPIC_INTMASK" data-ref="_M/EPIC_INTMASK">EPIC_INTMASK</dfn>		0x08 /* INTERRUPT MASK */</u></td></tr>
<tr><th id="172">172</th><td>	<i>/* Bits 0-15 enable the corresponding interrupt in INTSTAT. */</i></td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td><u>#define	<dfn class="macro" id="_M/EPIC_GENCTL" data-ref="_M/EPIC_GENCTL">EPIC_GENCTL</dfn>		0x0c /* GENERAL CONTROL */</u></td></tr>
<tr><th id="175">175</th><td><u>#define	<dfn class="macro" id="_M/GENCTL_RESET_PHY" data-ref="_M/GENCTL_RESET_PHY">GENCTL_RESET_PHY</dfn>	0x00004000	/* reset PHY */</u></td></tr>
<tr><th id="176">176</th><td><u>#define	<dfn class="macro" id="_M/GENCTL_SOFT1" data-ref="_M/GENCTL_SOFT1">GENCTL_SOFT1</dfn>		0x00002000	/* software use */</u></td></tr>
<tr><th id="177">177</th><td><u>#define	<dfn class="macro" id="_M/GENCTL_SOFT0" data-ref="_M/GENCTL_SOFT0">GENCTL_SOFT0</dfn>		0x00001000	/* software use */</u></td></tr>
<tr><th id="178">178</th><td><u>#define	<dfn class="macro" id="_M/GENCTL_MEM_READ_CTL1" data-ref="_M/GENCTL_MEM_READ_CTL1">GENCTL_MEM_READ_CTL1</dfn>	0x00000800	/* PCI memory control */</u></td></tr>
<tr><th id="179">179</th><td><u>#define	<dfn class="macro" id="_M/GENCTL_MEM_READ_CTL0" data-ref="_M/GENCTL_MEM_READ_CTL0">GENCTL_MEM_READ_CTL0</dfn>	0x00000400	/* (see below) */</u></td></tr>
<tr><th id="180">180</th><td><u>#define	<dfn class="macro" id="_M/GENCTL_RX_FIFO_THRESH1" data-ref="_M/GENCTL_RX_FIFO_THRESH1">GENCTL_RX_FIFO_THRESH1</dfn>	0x00000200	/* rx fifo thresh */</u></td></tr>
<tr><th id="181">181</th><td><u>#define	<dfn class="macro" id="_M/GENCTL_RX_FIFO_THRESH0" data-ref="_M/GENCTL_RX_FIFO_THRESH0">GENCTL_RX_FIFO_THRESH0</dfn>	0x00000100	/* (see below) */</u></td></tr>
<tr><th id="182">182</th><td><u>#define	<dfn class="macro" id="_M/GENCTL_BIG_ENDIAN" data-ref="_M/GENCTL_BIG_ENDIAN">GENCTL_BIG_ENDIAN</dfn>	0x00000020	/* big endian mode */</u></td></tr>
<tr><th id="183">183</th><td><u>#define	<dfn class="macro" id="_M/GENCTL_ONECOPY" data-ref="_M/GENCTL_ONECOPY">GENCTL_ONECOPY</dfn>		0x00000010	/* auto-NEXTFRAME */</u></td></tr>
<tr><th id="184">184</th><td><u>#define	<dfn class="macro" id="_M/GENCTL_POWERDOWN" data-ref="_M/GENCTL_POWERDOWN">GENCTL_POWERDOWN</dfn>	0x00000008	/* powersave sleep mode */</u></td></tr>
<tr><th id="185">185</th><td><u>#define	<dfn class="macro" id="_M/GENCTL_SOFTINT" data-ref="_M/GENCTL_SOFTINT">GENCTL_SOFTINT</dfn>		0x00000004	/* software-generated intr */</u></td></tr>
<tr><th id="186">186</th><td><u>#define	<dfn class="macro" id="_M/GENCTL_INTENA" data-ref="_M/GENCTL_INTENA">GENCTL_INTENA</dfn>		0x00000002	/* interrupt enable */</u></td></tr>
<tr><th id="187">187</th><td><u>#define	<dfn class="macro" id="_M/GENCTL_SOFTRESET" data-ref="_M/GENCTL_SOFTRESET">GENCTL_SOFTRESET</dfn>	0x00000001	/* initialize EPIC */</u></td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td><i>/*</i></td></tr>
<tr><th id="190">190</th><td><i> * Explanation of MEMORY READ CONTROL:</i></td></tr>
<tr><th id="191">191</th><td><i> *</i></td></tr>
<tr><th id="192">192</th><td><i> * These bits control which PCI command the transmit DMA will use when</i></td></tr>
<tr><th id="193">193</th><td><i> * bursting data over the PCI bus.  When CTL1 is set, the transmit DMA</i></td></tr>
<tr><th id="194">194</th><td><i> * will use the PCI "memory read line" command.  When CTL0 is set, the</i></td></tr>
<tr><th id="195">195</th><td><i> * transmit DMA will use the PCI "memory read multiple" command.  When</i></td></tr>
<tr><th id="196">196</th><td><i> * neither bit is set, the transmit DMA will use the "memory read" command.</i></td></tr>
<tr><th id="197">197</th><td><i> * Use of "memory read line" or "memory read multiple" may enhance</i></td></tr>
<tr><th id="198">198</th><td><i> * performance on some systems.</i></td></tr>
<tr><th id="199">199</th><td><i> */</i></td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td><i>/*</i></td></tr>
<tr><th id="202">202</th><td><i> * Explanation of RECEIVE FIFO THRESHOLD:</i></td></tr>
<tr><th id="203">203</th><td><i> *</i></td></tr>
<tr><th id="204">204</th><td><i> * Controls the level at which the PCI burst state machine begins to</i></td></tr>
<tr><th id="205">205</th><td><i> * empty the receive FIFO.  Default is "1/2 full" (0,1).</i></td></tr>
<tr><th id="206">206</th><td><i> *</i></td></tr>
<tr><th id="207">207</th><td><i> *	0,0	1/4 full	32 bytes</i></td></tr>
<tr><th id="208">208</th><td><i> *	0,1	1/2 full	64 bytes</i></td></tr>
<tr><th id="209">209</th><td><i> *	1,0	3/4 full	96 bytes</i></td></tr>
<tr><th id="210">210</th><td><i> *	1,1	full		128 bytes</i></td></tr>
<tr><th id="211">211</th><td><i> */</i></td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td><u>#define	<dfn class="macro" id="_M/EPIC_NVCTL" data-ref="_M/EPIC_NVCTL">EPIC_NVCTL</dfn>		0x10 /* NON-VOLATILE CONTROL */</u></td></tr>
<tr><th id="214">214</th><td><u>#define	<dfn class="macro" id="_M/NVCTL_IPG_DLY_MASK" data-ref="_M/NVCTL_IPG_DLY_MASK">NVCTL_IPG_DLY_MASK</dfn>	0x00000780	/* interpacket delay gap */</u></td></tr>
<tr><th id="215">215</th><td><u>#define	<dfn class="macro" id="_M/NVCTL_CB_MODE" data-ref="_M/NVCTL_CB_MODE">NVCTL_CB_MODE</dfn>		0x00000040	/* CardBus mode */</u></td></tr>
<tr><th id="216">216</th><td><u>#define	<dfn class="macro" id="_M/NVCTL_GPIO2" data-ref="_M/NVCTL_GPIO2">NVCTL_GPIO2</dfn>		0x00000020	/* general purpose i/o */</u></td></tr>
<tr><th id="217">217</th><td><u>#define	<dfn class="macro" id="_M/NVCTL_GPIO1" data-ref="_M/NVCTL_GPIO1">NVCTL_GPIO1</dfn>		0x00000010	/* ... */</u></td></tr>
<tr><th id="218">218</th><td><u>#define	<dfn class="macro" id="_M/NVCTL_GPOE2" data-ref="_M/NVCTL_GPOE2">NVCTL_GPOE2</dfn>		0x00000008	/* general purpose output ena */</u></td></tr>
<tr><th id="219">219</th><td><u>#define	<dfn class="macro" id="_M/NVCTL_GPOE1" data-ref="_M/NVCTL_GPOE1">NVCTL_GPOE1</dfn>		0x00000004	/* ... */</u></td></tr>
<tr><th id="220">220</th><td><u>#define	<dfn class="macro" id="_M/NVCTL_CLKRUNSUPP" data-ref="_M/NVCTL_CLKRUNSUPP">NVCTL_CLKRUNSUPP</dfn>	0x00000002	/* clock run supported */</u></td></tr>
<tr><th id="221">221</th><td><u>#define	<dfn class="macro" id="_M/NVCTL_ENAMEMMAP" data-ref="_M/NVCTL_ENAMEMMAP">NVCTL_ENAMEMMAP</dfn>		0x00000001	/* enable memory map */</u></td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td><u>#define	<dfn class="macro" id="_M/NVCTL_IPG_DLY" data-ref="_M/NVCTL_IPG_DLY">NVCTL_IPG_DLY</dfn>(x)	(((x) &amp; NVCTL_IPG_DLY_MASK) &gt;&gt; 7)</u></td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td><u>#define	<dfn class="macro" id="_M/EPIC_EECTL" data-ref="_M/EPIC_EECTL">EPIC_EECTL</dfn>		0x14 /* EEPROM CONTROL */</u></td></tr>
<tr><th id="226">226</th><td><u>#define	<dfn class="macro" id="_M/EECTL_EEPROMSIZE" data-ref="_M/EECTL_EEPROMSIZE">EECTL_EEPROMSIZE</dfn>	0x00000040	/* eeprom size; see below */</u></td></tr>
<tr><th id="227">227</th><td><u>#define	<dfn class="macro" id="_M/EECTL_EERDY" data-ref="_M/EECTL_EERDY">EECTL_EERDY</dfn>		0x00000020	/* eeprom ready */</u></td></tr>
<tr><th id="228">228</th><td><u>#define	<dfn class="macro" id="_M/EECTL_EEDO" data-ref="_M/EECTL_EEDO">EECTL_EEDO</dfn>		0x00000010	/* eeprom data out (from) */</u></td></tr>
<tr><th id="229">229</th><td><u>#define	<dfn class="macro" id="_M/EECTL_EEDI" data-ref="_M/EECTL_EEDI">EECTL_EEDI</dfn>		0x00000008	/* eeprom data in (to) */</u></td></tr>
<tr><th id="230">230</th><td><u>#define	<dfn class="macro" id="_M/EECTL_EESK" data-ref="_M/EECTL_EESK">EECTL_EESK</dfn>		0x00000004	/* eeprom clock */</u></td></tr>
<tr><th id="231">231</th><td><u>#define	<dfn class="macro" id="_M/EECTL_EECS" data-ref="_M/EECTL_EECS">EECTL_EECS</dfn>		0x00000002	/* eeprom chip select */</u></td></tr>
<tr><th id="232">232</th><td><u>#define	<dfn class="macro" id="_M/EECTL_ENABLE" data-ref="_M/EECTL_ENABLE">EECTL_ENABLE</dfn>		0x00000001	/* eeprom enable */</u></td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td><i>/*</i></td></tr>
<tr><th id="235">235</th><td><i> * Explanation of EEPROM SIZE:</i></td></tr>
<tr><th id="236">236</th><td><i> *</i></td></tr>
<tr><th id="237">237</th><td><i> * Indicates the size of the serial EEPROM:</i></td></tr>
<tr><th id="238">238</th><td><i> *</i></td></tr>
<tr><th id="239">239</th><td><i> *	1	16x16 or 64x16</i></td></tr>
<tr><th id="240">240</th><td><i> *	0	128x16 or 256x16</i></td></tr>
<tr><th id="241">241</th><td><i> */</i></td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td><i>/*</i></td></tr>
<tr><th id="244">244</th><td><i> * Serial EEPROM opcodes, including start bit:</i></td></tr>
<tr><th id="245">245</th><td><i> */</i></td></tr>
<tr><th id="246">246</th><td><u>#define	<dfn class="macro" id="_M/EPIC_EEPROM_OPC_WRITE" data-ref="_M/EPIC_EEPROM_OPC_WRITE">EPIC_EEPROM_OPC_WRITE</dfn>	0x05</u></td></tr>
<tr><th id="247">247</th><td><u>#define	<dfn class="macro" id="_M/EPIC_EEPROM_OPC_READ" data-ref="_M/EPIC_EEPROM_OPC_READ">EPIC_EEPROM_OPC_READ</dfn>	0x06</u></td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td><u>#define	<dfn class="macro" id="_M/EPIC_PBLCNT" data-ref="_M/EPIC_PBLCNT">EPIC_PBLCNT</dfn>		0x18 /* PBLCNT */</u></td></tr>
<tr><th id="250">250</th><td><u>#define	<dfn class="macro" id="_M/PBLCNT_MASK" data-ref="_M/PBLCNT_MASK">PBLCNT_MASK</dfn>		0x0000003f	/* programmable burst length */</u></td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td><u>#define	<dfn class="macro" id="_M/EPIC_TEST" data-ref="_M/EPIC_TEST">EPIC_TEST</dfn>		0x1c /* TEST */</u></td></tr>
<tr><th id="253">253</th><td><u>#define	<dfn class="macro" id="_M/TEST_CLOCKTEST" data-ref="_M/TEST_CLOCKTEST">TEST_CLOCKTEST</dfn>		0x00000008</u></td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td><u>#define	<dfn class="macro" id="_M/EPIC_CRCCNT" data-ref="_M/EPIC_CRCCNT">EPIC_CRCCNT</dfn>		0x20 /* CRC ERROR COUNTER */</u></td></tr>
<tr><th id="256">256</th><td><u>#define	<dfn class="macro" id="_M/CRCCNT_MASK" data-ref="_M/CRCCNT_MASK">CRCCNT_MASK</dfn>		0x0000000f	/* crc errs since last read */</u></td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td><u>#define	<dfn class="macro" id="_M/EPIC_ALICNT" data-ref="_M/EPIC_ALICNT">EPIC_ALICNT</dfn>		0x24 /* FRAME ALIGNMENT ERROR COUNTER */</u></td></tr>
<tr><th id="259">259</th><td><u>#define	<dfn class="macro" id="_M/ALICNT_MASK" data-ref="_M/ALICNT_MASK">ALICNT_MASK</dfn>		0x0000000f	/* align errs since last read */</u></td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td><u>#define	<dfn class="macro" id="_M/EPIC_MPCNT" data-ref="_M/EPIC_MPCNT">EPIC_MPCNT</dfn>		0x28 /* MISSED PACKET COUNTER */</u></td></tr>
<tr><th id="262">262</th><td><u>#define	<dfn class="macro" id="_M/MPCNT_MASK" data-ref="_M/MPCNT_MASK">MPCNT_MASK</dfn>		0x0000000f	/* miss. pkts since last read */</u></td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td><u>#define	<dfn class="macro" id="_M/EPIC_RXFIFO" data-ref="_M/EPIC_RXFIFO">EPIC_RXFIFO</dfn>		0x2c</u></td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td><u>#define	<dfn class="macro" id="_M/EPIC_MMCTL" data-ref="_M/EPIC_MMCTL">EPIC_MMCTL</dfn>		0x30 /* MII MANAGEMENT INTERFACE CONTROL */</u></td></tr>
<tr><th id="267">267</th><td><u>#define	<dfn class="macro" id="_M/MMCTL_PHY_ADDR_MASK" data-ref="_M/MMCTL_PHY_ADDR_MASK">MMCTL_PHY_ADDR_MASK</dfn>	0x00003e00	/* phy address field */</u></td></tr>
<tr><th id="268">268</th><td><u>#define	<dfn class="macro" id="_M/MMCTL_PHY_REG_ADDR_MASK" data-ref="_M/MMCTL_PHY_REG_ADDR_MASK">MMCTL_PHY_REG_ADDR_MASK</dfn>	0x000001f0	/* phy register address field */</u></td></tr>
<tr><th id="269">269</th><td><u>#define	<dfn class="macro" id="_M/MMCTL_RESPONDER" data-ref="_M/MMCTL_RESPONDER">MMCTL_RESPONDER</dfn>		0x00000008	/* phy responder */</u></td></tr>
<tr><th id="270">270</th><td><u>#define	<dfn class="macro" id="_M/MMCTL_WRITE" data-ref="_M/MMCTL_WRITE">MMCTL_WRITE</dfn>		0x00000002	/* write to phy */</u></td></tr>
<tr><th id="271">271</th><td><u>#define	<dfn class="macro" id="_M/MMCTL_READ" data-ref="_M/MMCTL_READ">MMCTL_READ</dfn>		0x00000001	/* read from phy */</u></td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td><u>#define	<dfn class="macro" id="_M/MMCTL_ARG" data-ref="_M/MMCTL_ARG">MMCTL_ARG</dfn>(phy, reg, cmd)	(((phy) &lt;&lt; 9) | ((reg) &lt;&lt; 4) | (cmd))</u></td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td><u>#define	<dfn class="macro" id="_M/EPIC_MMDATA" data-ref="_M/EPIC_MMDATA">EPIC_MMDATA</dfn>		0x34 /* MII MANAGEMENT INTERFACE DATA */</u></td></tr>
<tr><th id="276">276</th><td><u>#define	<dfn class="macro" id="_M/MMDATA_MASK" data-ref="_M/MMDATA_MASK">MMDATA_MASK</dfn>		0x0000ffff	/* MII frame data */</u></td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td><u>#define	<dfn class="macro" id="_M/EPIC_MIICFG" data-ref="_M/EPIC_MIICFG">EPIC_MIICFG</dfn>		0x38 /* MII CONFIGURATION */</u></td></tr>
<tr><th id="279">279</th><td><u>#define	<dfn class="macro" id="_M/MIICFG_ALTDIR" data-ref="_M/MIICFG_ALTDIR">MIICFG_ALTDIR</dfn>		0x00000080	/* alternate direction */</u></td></tr>
<tr><th id="280">280</th><td><u>#define	<dfn class="macro" id="_M/MIICFG_ALTDATA" data-ref="_M/MIICFG_ALTDATA">MIICFG_ALTDATA</dfn>		0x00000040	/* alternate data */</u></td></tr>
<tr><th id="281">281</th><td><u>#define	<dfn class="macro" id="_M/MIICFG_ALTCLOCK" data-ref="_M/MIICFG_ALTCLOCK">MIICFG_ALTCLOCK</dfn>		0x00000020	/* alternate clock source */</u></td></tr>
<tr><th id="282">282</th><td><u>#define	<dfn class="macro" id="_M/MIICFG_ENASER" data-ref="_M/MIICFG_ENASER">MIICFG_ENASER</dfn>		0x00000010	/* enable serial manag intf */</u></td></tr>
<tr><th id="283">283</th><td><u>#define	<dfn class="macro" id="_M/MIICFG_PHYPRESENT" data-ref="_M/MIICFG_PHYPRESENT">MIICFG_PHYPRESENT</dfn>	0x00000008	/* phy present on MII */</u></td></tr>
<tr><th id="284">284</th><td><u>#define	<dfn class="macro" id="_M/MIICFG_LINKSTATUS" data-ref="_M/MIICFG_LINKSTATUS">MIICFG_LINKSTATUS</dfn>	0x00000004	/* 694 link status */</u></td></tr>
<tr><th id="285">285</th><td><u>#define	<dfn class="macro" id="_M/MIICFG_ENABLE" data-ref="_M/MIICFG_ENABLE">MIICFG_ENABLE</dfn>		0x00000002	/* enable 694 */</u></td></tr>
<tr><th id="286">286</th><td><u>#define	<dfn class="macro" id="_M/MIICFG_SERMODEENA" data-ref="_M/MIICFG_SERMODEENA">MIICFG_SERMODEENA</dfn>	0x00000001	/* serial mode enable */</u></td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td><u>#define	<dfn class="macro" id="_M/EPIC_IPG" data-ref="_M/EPIC_IPG">EPIC_IPG</dfn>		0x3c /* INTERPACKET GAP */</u></td></tr>
<tr><th id="289">289</th><td><u>#define	<dfn class="macro" id="_M/IPG_INTERFRAME_MASK" data-ref="_M/IPG_INTERFRAME_MASK">IPG_INTERFRAME_MASK</dfn>	0x00007f00	/* interframe gap time */</u></td></tr>
<tr><th id="290">290</th><td><u>#define	<dfn class="macro" id="_M/IPG_INTERPKT_MASK" data-ref="_M/IPG_INTERPKT_MASK">IPG_INTERPKT_MASK</dfn>	0x000000ff	/* interpacket gap time */</u></td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td><u>#define	<dfn class="macro" id="_M/EPIC_LAN0" data-ref="_M/EPIC_LAN0">EPIC_LAN0</dfn>		0x40 /* LAN ADDRESS */</u></td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td><u>#define	<dfn class="macro" id="_M/EPIC_LAN1" data-ref="_M/EPIC_LAN1">EPIC_LAN1</dfn>		0x44</u></td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td><u>#define	<dfn class="macro" id="_M/EPIC_LAN2" data-ref="_M/EPIC_LAN2">EPIC_LAN2</dfn>		0x48</u></td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td><u>#define	<dfn class="macro" id="_M/LANn_MASK" data-ref="_M/LANn_MASK">LANn_MASK</dfn>		0x0000ffff</u></td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td><i>/*</i></td></tr>
<tr><th id="301">301</th><td><i> * Explanation of LAN ADDRESS registers:</i></td></tr>
<tr><th id="302">302</th><td><i> *</i></td></tr>
<tr><th id="303">303</th><td><i> * LAN address is described as:</i></td></tr>
<tr><th id="304">304</th><td><i> *</i></td></tr>
<tr><th id="305">305</th><td><i> *	0000 [n1][n0][n3][n2] | 0000 [n5][n4][n7][n6] | 0000 [n9][n8][n11][n10]</i></td></tr>
<tr><th id="306">306</th><td><i> *</i></td></tr>
<tr><th id="307">307</th><td><i> * n == one nibble, mapped as follows:</i></td></tr>
<tr><th id="308">308</th><td><i> *</i></td></tr>
<tr><th id="309">309</th><td><i> *	LAN0	[15-12]		n3</i></td></tr>
<tr><th id="310">310</th><td><i> *	LAN0	[11-8]		n2</i></td></tr>
<tr><th id="311">311</th><td><i> *	LAN0	[7-4]		n1</i></td></tr>
<tr><th id="312">312</th><td><i> *	LAN0	[3-0]		n0</i></td></tr>
<tr><th id="313">313</th><td><i> *	LAN1	[15-12]		n7</i></td></tr>
<tr><th id="314">314</th><td><i> *	LAN1	[11-8]		n6</i></td></tr>
<tr><th id="315">315</th><td><i> *	LAN1	[7-4]		n5</i></td></tr>
<tr><th id="316">316</th><td><i> *	LAN1	[3-0]		n4</i></td></tr>
<tr><th id="317">317</th><td><i> *	LAN2	[15-12]		n11</i></td></tr>
<tr><th id="318">318</th><td><i> *	LAN2	[11-8]		n10</i></td></tr>
<tr><th id="319">319</th><td><i> *	LAN2	[7-4]		n9</i></td></tr>
<tr><th id="320">320</th><td><i> *	LAN2	[3-0]		n8</i></td></tr>
<tr><th id="321">321</th><td><i> *</i></td></tr>
<tr><th id="322">322</th><td><i> * The LAN address is automatically recalled from the EEPROM after a</i></td></tr>
<tr><th id="323">323</th><td><i> * hard reseet.</i></td></tr>
<tr><th id="324">324</th><td><i> */</i></td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td><u>#define	<dfn class="macro" id="_M/EPIC_IDCHK" data-ref="_M/EPIC_IDCHK">EPIC_IDCHK</dfn>		0x4c /* BOARD ID/CHECKSUM */</u></td></tr>
<tr><th id="327">327</th><td><u>#define	<dfn class="macro" id="_M/IDCHK_ID_MASK" data-ref="_M/IDCHK_ID_MASK">IDCHK_ID_MASK</dfn>		0x0000ff00	/* board ID */</u></td></tr>
<tr><th id="328">328</th><td><u>#define	<dfn class="macro" id="_M/IDCHK_CKSUM_MASK" data-ref="_M/IDCHK_CKSUM_MASK">IDCHK_CKSUM_MASK</dfn>	0x000000ff	/* checksum (should be 0xff) */</u></td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td><u>#define	<dfn class="macro" id="_M/EPIC_MC0" data-ref="_M/EPIC_MC0">EPIC_MC0</dfn>		0x50 /* MULTICAST ADDRESS HASH TABLE */</u></td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td><u>#define	<dfn class="macro" id="_M/EPIC_MC1" data-ref="_M/EPIC_MC1">EPIC_MC1</dfn>		0x54</u></td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td><u>#define	<dfn class="macro" id="_M/EPIC_MC2" data-ref="_M/EPIC_MC2">EPIC_MC2</dfn>		0x58</u></td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td><u>#define	<dfn class="macro" id="_M/EPIC_MC3" data-ref="_M/EPIC_MC3">EPIC_MC3</dfn>		0x5c</u></td></tr>
<tr><th id="337">337</th><td></td></tr>
<tr><th id="338">338</th><td><i>/*</i></td></tr>
<tr><th id="339">339</th><td><i> * Explanation of MULTICAST ADDRESS HASH TABLE registers:</i></td></tr>
<tr><th id="340">340</th><td><i> *</i></td></tr>
<tr><th id="341">341</th><td><i> * Bits in the hash table are encoded as follows:</i></td></tr>
<tr><th id="342">342</th><td><i> *</i></td></tr>
<tr><th id="343">343</th><td><i> *	MC0	[15-0]</i></td></tr>
<tr><th id="344">344</th><td><i> *	MC1	[31-16]</i></td></tr>
<tr><th id="345">345</th><td><i> *	MC2	[47-32]</i></td></tr>
<tr><th id="346">346</th><td><i> *	MC3	[53-48]</i></td></tr>
<tr><th id="347">347</th><td><i> */</i></td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td><u>#define	<dfn class="macro" id="_M/EPIC_RXCON" data-ref="_M/EPIC_RXCON">EPIC_RXCON</dfn>		0x60 /* RECEIVE CONTROL */</u></td></tr>
<tr><th id="350">350</th><td><u>#define	<dfn class="macro" id="_M/RXCON_EXTBUFSIZESEL1" data-ref="_M/RXCON_EXTBUFSIZESEL1">RXCON_EXTBUFSIZESEL1</dfn>	0x00000200	/* ext buf size; see below */</u></td></tr>
<tr><th id="351">351</th><td><u>#define	<dfn class="macro" id="_M/RXCON_EXTBUFSIZESEL0" data-ref="_M/RXCON_EXTBUFSIZESEL0">RXCON_EXTBUFSIZESEL0</dfn>	0x00000100	/* ... */</u></td></tr>
<tr><th id="352">352</th><td><u>#define	<dfn class="macro" id="_M/RXCON_EARLYRXENABLE" data-ref="_M/RXCON_EARLYRXENABLE">RXCON_EARLYRXENABLE</dfn>	0x00000080	/* early receive enable */</u></td></tr>
<tr><th id="353">353</th><td><u>#define	<dfn class="macro" id="_M/RXCON_MONITORMODE" data-ref="_M/RXCON_MONITORMODE">RXCON_MONITORMODE</dfn>	0x00000040	/* monitor mode */</u></td></tr>
<tr><th id="354">354</th><td><u>#define	<dfn class="macro" id="_M/RXCON_PROMISCMODE" data-ref="_M/RXCON_PROMISCMODE">RXCON_PROMISCMODE</dfn>	0x00000020	/* promiscuous mode */</u></td></tr>
<tr><th id="355">355</th><td><u>#define	<dfn class="macro" id="_M/RXCON_RXINVADDR" data-ref="_M/RXCON_RXINVADDR">RXCON_RXINVADDR</dfn>		0x00000010	/* rx inv individual addr */</u></td></tr>
<tr><th id="356">356</th><td><u>#define	<dfn class="macro" id="_M/RXCON_RXMULTICAST" data-ref="_M/RXCON_RXMULTICAST">RXCON_RXMULTICAST</dfn>	0x00000008	/* receive multicast */</u></td></tr>
<tr><th id="357">357</th><td><u>#define	<dfn class="macro" id="_M/RXCON_RXBROADCAST" data-ref="_M/RXCON_RXBROADCAST">RXCON_RXBROADCAST</dfn>	0x00000004	/* receive broadcast */</u></td></tr>
<tr><th id="358">358</th><td><u>#define	<dfn class="macro" id="_M/RXCON_RXRUNT" data-ref="_M/RXCON_RXRUNT">RXCON_RXRUNT</dfn>		0x00000002	/* receive runt frames */</u></td></tr>
<tr><th id="359">359</th><td><u>#define	<dfn class="macro" id="_M/RXCON_SAVEERRPKTS" data-ref="_M/RXCON_SAVEERRPKTS">RXCON_SAVEERRPKTS</dfn>	0x00000001	/* save errored packets */</u></td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td><i>/*</i></td></tr>
<tr><th id="362">362</th><td><i> * Explanation of EXTERNAL BUFFER SIZE SELECT:</i></td></tr>
<tr><th id="363">363</th><td><i> *</i></td></tr>
<tr><th id="364">364</th><td><i> * 	0,0	external buffer access is disabled</i></td></tr>
<tr><th id="365">365</th><td><i> *	0,1	16k</i></td></tr>
<tr><th id="366">366</th><td><i> *	1,0	32k</i></td></tr>
<tr><th id="367">367</th><td><i> *	1,1	128k</i></td></tr>
<tr><th id="368">368</th><td><i> */</i></td></tr>
<tr><th id="369">369</th><td></td></tr>
<tr><th id="370">370</th><td><u>#define	<dfn class="macro" id="_M/EPIC_RXSTAT" data-ref="_M/EPIC_RXSTAT">EPIC_RXSTAT</dfn>		0x64 /* RECEIVE STATUS */</u></td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td><u>#define	<dfn class="macro" id="_M/EPIC_RXCNT" data-ref="_M/EPIC_RXCNT">EPIC_RXCNT</dfn>		0x68</u></td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td><u>#define	<dfn class="macro" id="_M/EPIC_RXTEST" data-ref="_M/EPIC_RXTEST">EPIC_RXTEST</dfn>		0x6c</u></td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td><u>#define	<dfn class="macro" id="_M/EPIC_TXCON" data-ref="_M/EPIC_TXCON">EPIC_TXCON</dfn>		0x70 /* TRANSMIT CONTROL */</u></td></tr>
<tr><th id="377">377</th><td><u>#define	<dfn class="macro" id="_M/TXCON_SLOTTIME_MASK" data-ref="_M/TXCON_SLOTTIME_MASK">TXCON_SLOTTIME_MASK</dfn>	0x000000f8	/* slot time */</u></td></tr>
<tr><th id="378">378</th><td><u>#define	<dfn class="macro" id="_M/TXCON_LOOPBACK_D2" data-ref="_M/TXCON_LOOPBACK_D2">TXCON_LOOPBACK_D2</dfn>	0x00000004	/* loopback mode bit 2 */</u></td></tr>
<tr><th id="379">379</th><td><u>#define	<dfn class="macro" id="_M/TXCON_LOOPBACK_D1" data-ref="_M/TXCON_LOOPBACK_D1">TXCON_LOOPBACK_D1</dfn>	0x00000002	/* loopback mode bit 1 */</u></td></tr>
<tr><th id="380">380</th><td><u>#define	<dfn class="macro" id="_M/TXCON_EARLYTX_ENABLE" data-ref="_M/TXCON_EARLYTX_ENABLE">TXCON_EARLYTX_ENABLE</dfn>	0x00000001	/* early transmit enable */</u></td></tr>
<tr><th id="381">381</th><td></td></tr>
<tr><th id="382">382</th><td><i>/*</i></td></tr>
<tr><th id="383">383</th><td><i> * Explanation of LOOPBACK MODE BIT:</i></td></tr>
<tr><th id="384">384</th><td><i> *</i></td></tr>
<tr><th id="385">385</th><td><i> *	0,0	normal operation</i></td></tr>
<tr><th id="386">386</th><td><i> *	0,1	internal loopback (before PHY)</i></td></tr>
<tr><th id="387">387</th><td><i> *	1,0	external loopback (after PHY)</i></td></tr>
<tr><th id="388">388</th><td><i> *	1,1	full duplex - decouples transmit and receive blocks</i></td></tr>
<tr><th id="389">389</th><td><i> */</i></td></tr>
<tr><th id="390">390</th><td></td></tr>
<tr><th id="391">391</th><td><u>#define	<dfn class="macro" id="_M/EPIC_TXSTAT" data-ref="_M/EPIC_TXSTAT">EPIC_TXSTAT</dfn>		0x74 /* TRANSMIT STATUS */</u></td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td><u>#define	<dfn class="macro" id="_M/EPIC_TDPAR" data-ref="_M/EPIC_TDPAR">EPIC_TDPAR</dfn>		0x78</u></td></tr>
<tr><th id="394">394</th><td></td></tr>
<tr><th id="395">395</th><td><u>#define	<dfn class="macro" id="_M/EPIC_TXTEST" data-ref="_M/EPIC_TXTEST">EPIC_TXTEST</dfn>		0x7c</u></td></tr>
<tr><th id="396">396</th><td></td></tr>
<tr><th id="397">397</th><td><u>#define	<dfn class="macro" id="_M/EPIC_PRFDAR" data-ref="_M/EPIC_PRFDAR">EPIC_PRFDAR</dfn>		0x80</u></td></tr>
<tr><th id="398">398</th><td></td></tr>
<tr><th id="399">399</th><td><u>#define	<dfn class="macro" id="_M/EPIC_PRCDAR" data-ref="_M/EPIC_PRCDAR">EPIC_PRCDAR</dfn>		0x84 /* PCI RECEIVE CURRENT DESCRIPTOR ADDR */</u></td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td><u>#define	<dfn class="macro" id="_M/EPIC_PRHDAR" data-ref="_M/EPIC_PRHDAR">EPIC_PRHDAR</dfn>		0x88</u></td></tr>
<tr><th id="402">402</th><td></td></tr>
<tr><th id="403">403</th><td><u>#define	<dfn class="macro" id="_M/EPIC_PRFLAR" data-ref="_M/EPIC_PRFLAR">EPIC_PRFLAR</dfn>		0x8c</u></td></tr>
<tr><th id="404">404</th><td></td></tr>
<tr><th id="405">405</th><td><u>#define	<dfn class="macro" id="_M/EPIC_PRDLGTH" data-ref="_M/EPIC_PRDLGTH">EPIC_PRDLGTH</dfn>		0x90</u></td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td><u>#define	<dfn class="macro" id="_M/EPIC_PRFCNT" data-ref="_M/EPIC_PRFCNT">EPIC_PRFCNT</dfn>		0x94</u></td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td><u>#define	<dfn class="macro" id="_M/EPIC_PRLCAR" data-ref="_M/EPIC_PRLCAR">EPIC_PRLCAR</dfn>		0x98</u></td></tr>
<tr><th id="410">410</th><td></td></tr>
<tr><th id="411">411</th><td><u>#define	<dfn class="macro" id="_M/EPIC_PRLPAR" data-ref="_M/EPIC_PRLPAR">EPIC_PRLPAR</dfn>		0x9c</u></td></tr>
<tr><th id="412">412</th><td></td></tr>
<tr><th id="413">413</th><td><u>#define	<dfn class="macro" id="_M/EPIC_PREFAR" data-ref="_M/EPIC_PREFAR">EPIC_PREFAR</dfn>		0xa0</u></td></tr>
<tr><th id="414">414</th><td></td></tr>
<tr><th id="415">415</th><td><u>#define	<dfn class="macro" id="_M/EPIC_PRSTAT" data-ref="_M/EPIC_PRSTAT">EPIC_PRSTAT</dfn>		0xa4 /* PCI RECEIVE DMA STATUS */</u></td></tr>
<tr><th id="416">416</th><td></td></tr>
<tr><th id="417">417</th><td><u>#define	<dfn class="macro" id="_M/EPIC_PRBUF" data-ref="_M/EPIC_PRBUF">EPIC_PRBUF</dfn>		0xa8</u></td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td><u>#define	<dfn class="macro" id="_M/EPIC_RDNCAR" data-ref="_M/EPIC_RDNCAR">EPIC_RDNCAR</dfn>		0xac</u></td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td><u>#define	<dfn class="macro" id="_M/EPIC_PRCPTHR" data-ref="_M/EPIC_PRCPTHR">EPIC_PRCPTHR</dfn>		0xb0 /* PCI RECEIVE COPY THRESHOLD */</u></td></tr>
<tr><th id="422">422</th><td></td></tr>
<tr><th id="423">423</th><td><u>#define	<dfn class="macro" id="_M/EPIC_ROMDATA" data-ref="_M/EPIC_ROMDATA">EPIC_ROMDATA</dfn>		0xb4</u></td></tr>
<tr><th id="424">424</th><td></td></tr>
<tr><th id="425">425</th><td><u>#define	<dfn class="macro" id="_M/EPIC_PREEMPR" data-ref="_M/EPIC_PREEMPR">EPIC_PREEMPR</dfn>		0xbc</u></td></tr>
<tr><th id="426">426</th><td></td></tr>
<tr><th id="427">427</th><td><u>#define	<dfn class="macro" id="_M/EPIC_PTFDAR" data-ref="_M/EPIC_PTFDAR">EPIC_PTFDAR</dfn>		0xc0</u></td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td><u>#define	<dfn class="macro" id="_M/EPIC_PTCDAR" data-ref="_M/EPIC_PTCDAR">EPIC_PTCDAR</dfn>		0xc4 /* PCI TRANSMIT CURRENT DESCRIPTOR ADDR */</u></td></tr>
<tr><th id="430">430</th><td></td></tr>
<tr><th id="431">431</th><td><u>#define	<dfn class="macro" id="_M/EPIC_PTHDAR" data-ref="_M/EPIC_PTHDAR">EPIC_PTHDAR</dfn>		0xc8</u></td></tr>
<tr><th id="432">432</th><td></td></tr>
<tr><th id="433">433</th><td><u>#define	<dfn class="macro" id="_M/EPIC_PTFLAR" data-ref="_M/EPIC_PTFLAR">EPIC_PTFLAR</dfn>		0xcc</u></td></tr>
<tr><th id="434">434</th><td></td></tr>
<tr><th id="435">435</th><td><u>#define	<dfn class="macro" id="_M/EPIC_PTDLGTH" data-ref="_M/EPIC_PTDLGTH">EPIC_PTDLGTH</dfn>		0xd0</u></td></tr>
<tr><th id="436">436</th><td></td></tr>
<tr><th id="437">437</th><td><u>#define	<dfn class="macro" id="_M/EPIC_PTFCNT" data-ref="_M/EPIC_PTFCNT">EPIC_PTFCNT</dfn>		0xd4</u></td></tr>
<tr><th id="438">438</th><td></td></tr>
<tr><th id="439">439</th><td><u>#define	<dfn class="macro" id="_M/EPIC_PTLCAR" data-ref="_M/EPIC_PTLCAR">EPIC_PTLCAR</dfn>		0xd8</u></td></tr>
<tr><th id="440">440</th><td></td></tr>
<tr><th id="441">441</th><td><u>#define	<dfn class="macro" id="_M/EPIC_ETXTHR" data-ref="_M/EPIC_ETXTHR">EPIC_ETXTHR</dfn>		0xdc /* EARLY TRANSMIT THRESHOLD */</u></td></tr>
<tr><th id="442">442</th><td></td></tr>
<tr><th id="443">443</th><td><u>#define	<dfn class="macro" id="_M/EPIC_PTETXC" data-ref="_M/EPIC_PTETXC">EPIC_PTETXC</dfn>		0xe0</u></td></tr>
<tr><th id="444">444</th><td></td></tr>
<tr><th id="445">445</th><td><u>#define	<dfn class="macro" id="_M/EPIC_PTSTAT" data-ref="_M/EPIC_PTSTAT">EPIC_PTSTAT</dfn>		0xe4</u></td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td><u>#define	<dfn class="macro" id="_M/EPIC_PTBUF" data-ref="_M/EPIC_PTBUF">EPIC_PTBUF</dfn>		0xe8</u></td></tr>
<tr><th id="448">448</th><td></td></tr>
<tr><th id="449">449</th><td><u>#define	<dfn class="macro" id="_M/EPIC_PTFDAR2" data-ref="_M/EPIC_PTFDAR2">EPIC_PTFDAR2</dfn>		0xec</u></td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td><u>#define	<dfn class="macro" id="_M/EPIC_FEVTR" data-ref="_M/EPIC_FEVTR">EPIC_FEVTR</dfn>		0xf0 /* FEVTR (CardBus) */</u></td></tr>
<tr><th id="452">452</th><td></td></tr>
<tr><th id="453">453</th><td><u>#define	<dfn class="macro" id="_M/EPIC_FEVTRMSKR" data-ref="_M/EPIC_FEVTRMSKR">EPIC_FEVTRMSKR</dfn>		0xf4 /* FEVTRMSKR (CardBus) */</u></td></tr>
<tr><th id="454">454</th><td></td></tr>
<tr><th id="455">455</th><td><u>#define	<dfn class="macro" id="_M/EPIC_FPRSTSTR" data-ref="_M/EPIC_FPRSTSTR">EPIC_FPRSTSTR</dfn>		0xf8 /* FPRSTR (CardBus) */</u></td></tr>
<tr><th id="456">456</th><td></td></tr>
<tr><th id="457">457</th><td><u>#define	<dfn class="macro" id="_M/EPIC_FFRCEVTR" data-ref="_M/EPIC_FFRCEVTR">EPIC_FFRCEVTR</dfn>		0xfc /* PPRCEVTR (CardBus) */</u></td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td><i>/*</i></td></tr>
<tr><th id="460">460</th><td><i> * EEPROM format:</i></td></tr>
<tr><th id="461">461</th><td><i> *</i></td></tr>
<tr><th id="462">462</th><td><i> *	Word	Bits	Description</i></td></tr>
<tr><th id="463">463</th><td><i> *	----	----	-----------</i></td></tr>
<tr><th id="464">464</th><td><i> *	0	7-0	LAN Address Byte 0</i></td></tr>
<tr><th id="465">465</th><td><i> *	0	15-8	LAN Address Byte 1</i></td></tr>
<tr><th id="466">466</th><td><i> *	1	7-0	LAN Address Byte 2</i></td></tr>
<tr><th id="467">467</th><td><i> *	1	15-8	LAN Address Byte 3</i></td></tr>
<tr><th id="468">468</th><td><i> *	2	7-0	LAN Address Byte 4</i></td></tr>
<tr><th id="469">469</th><td><i> *	2	15-8	LAN Address Byte 5</i></td></tr>
<tr><th id="470">470</th><td><i> *	3	7-0	Board ID</i></td></tr>
<tr><th id="471">471</th><td><i> *	3	15-8	Checksum</i></td></tr>
<tr><th id="472">472</th><td><i> *	4	5-0	Non-Volatile Control Register Contents</i></td></tr>
<tr><th id="473">473</th><td><i> *	5	7-0	PCI Minimum Grant Desired Setting</i></td></tr>
<tr><th id="474">474</th><td><i> *	5	15-8	PCI Maximum Latency Desired Setting</i></td></tr>
<tr><th id="475">475</th><td><i> *	6	15-0	Subsystem Vendor ID</i></td></tr>
<tr><th id="476">476</th><td><i> *	7	14-0	Subsystem ID</i></td></tr>
<tr><th id="477">477</th><td><i> */</i></td></tr>
<tr><th id="478">478</th><td></td></tr>
<tr><th id="479">479</th><td><u>#<span data-ppcond="33">endif</span> /* _DEV_IC_SMC83C170REG_H_ */</u></td></tr>
<tr><th id="480">480</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='smc83c170.c.html'>netbsd/sys/dev/ic/smc83c170.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
