<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=edge,chrome=1" />
    <meta name="viewport" content="width=device-width, initial-scale=1" />
    <title>James Routley | Feed</title>
    <link
      rel="stylesheet"
      type="text/css"
      href="../styles.css"
      media="screen"
    />
  </head>
  <body>
    <a href="/index.html">Back</a>
    <a href="https://www.tomshardware.com/tech-industry/tsmc-unveils-16nm-process-technology-with-backside-power-delivery-rivals-intels-competing-design">Original</a>
    <h1>TSMC unveils 1.6nm process technology with backside power delivery</h1>
    
    <div id="readability-page-1" class="page"><div data-widget-type="contentparsed" id="content">
<div>

<section>
<div itemprop="image" itemscope="" itemtype="https://schema.org/ImageObject">
<div>
<div>
<div>
<picture><source type="image/webp" srcset="https://cdn.mos.cms.futurecdn.net/yJ7ShszuRuJKRg7RzCy3rV-320-80.jpg.webp 320w, https://cdn.mos.cms.futurecdn.net/yJ7ShszuRuJKRg7RzCy3rV-480-80.jpg.webp 480w, https://cdn.mos.cms.futurecdn.net/yJ7ShszuRuJKRg7RzCy3rV-650-80.jpg.webp 650w, https://cdn.mos.cms.futurecdn.net/yJ7ShszuRuJKRg7RzCy3rV-970-80.jpg.webp 970w, https://cdn.mos.cms.futurecdn.net/yJ7ShszuRuJKRg7RzCy3rV-1024-80.jpg.webp 1024w, https://cdn.mos.cms.futurecdn.net/yJ7ShszuRuJKRg7RzCy3rV-1200-80.jpg.webp 1200w, https://cdn.mos.cms.futurecdn.net/yJ7ShszuRuJKRg7RzCy3rV-1920-80.jpg.webp 1920w" sizes="(min-width: 1000px) 600px, calc(100vw - 40px)"/><img src="https://cdn.mos.cms.futurecdn.net/yJ7ShszuRuJKRg7RzCy3rV-320-80.jpg" alt="TSMC fire at new plant" srcset="https://cdn.mos.cms.futurecdn.net/yJ7ShszuRuJKRg7RzCy3rV-320-80.jpg 320w, https://cdn.mos.cms.futurecdn.net/yJ7ShszuRuJKRg7RzCy3rV-480-80.jpg 480w, https://cdn.mos.cms.futurecdn.net/yJ7ShszuRuJKRg7RzCy3rV-650-80.jpg 650w, https://cdn.mos.cms.futurecdn.net/yJ7ShszuRuJKRg7RzCy3rV-970-80.jpg 970w, https://cdn.mos.cms.futurecdn.net/yJ7ShszuRuJKRg7RzCy3rV-1024-80.jpg 1024w, https://cdn.mos.cms.futurecdn.net/yJ7ShszuRuJKRg7RzCy3rV-1200-80.jpg 1200w, https://cdn.mos.cms.futurecdn.net/yJ7ShszuRuJKRg7RzCy3rV-1920-80.jpg 1920w" sizes="(min-width: 1000px) 600px, calc(100vw - 40px)" data-original-mos="https://cdn.mos.cms.futurecdn.net/yJ7ShszuRuJKRg7RzCy3rV.jpg" data-pin-media="https://cdn.mos.cms.futurecdn.net/yJ7ShszuRuJKRg7RzCy3rV.jpg"/></picture>
</div>
</div>
</div>
<meta itemprop="url" content="https://cdn.mos.cms.futurecdn.net/yJ7ShszuRuJKRg7RzCy3rV.jpg"/>
<meta itemprop="height" content="600"/>
<meta itemprop="width" content="338"/>
<figcaption itemprop="caption description">
<span itemprop="copyrightHolder">(Image credit: TSMC)</span>
</figcaption>
</div>

<div id="article-body">
<p>TSMC announced its leading-edge 1.6nm-class process technology today, a new A16 manufacturing process that will be the company&#39;s first Angstrom-class production node and promises to outperform its predecessor, N2P, by a significant margin. The technology&#39;s most important innovation will be its backside power delivery network (BSPDN).</p><p>Just like TSMC&#39;s 2nm-class nodes (N2, N2P, and N2X), the company&#39;s 1.6nm-class fabrication process will rely on gate-all-around (GAA) nanosheet transistors, but unlike the current and next-generation nodes, this one uses backside power delivery dubbed Super Power Rail. Transistor and BSPDN innovations enable tangible performance and efficiency improvements compared to TSMC&#39;s N2P: the new node promises an up to 10% higher clock rate at the same voltage and a 15% - 20% lower power consumption at the same frequency and complexity. In addition, the new technology could enable 7% - 10% higher transistor density, depending on the actual design. </p><figure data-bordeaux-image-check=""><div><p><picture><source type="image/webp" srcset="https://cdn.mos.cms.futurecdn.net/mjEGKugAM7DPXKGJuqdneK-320-80.png.webp 320w, https://cdn.mos.cms.futurecdn.net/mjEGKugAM7DPXKGJuqdneK-480-80.png.webp 480w, https://cdn.mos.cms.futurecdn.net/mjEGKugAM7DPXKGJuqdneK-650-80.png.webp 650w, https://cdn.mos.cms.futurecdn.net/mjEGKugAM7DPXKGJuqdneK-970-80.png.webp 970w, https://cdn.mos.cms.futurecdn.net/mjEGKugAM7DPXKGJuqdneK-1024-80.png.webp 1024w, https://cdn.mos.cms.futurecdn.net/mjEGKugAM7DPXKGJuqdneK-1200-80.png.webp 1200w" sizes="(min-width: 1000px) 970px, calc(100vw - 40px)"/><img src="https://cdn.mos.cms.futurecdn.net/mjEGKugAM7DPXKGJuqdneK-320-80.png" alt="TSMC" srcset="https://cdn.mos.cms.futurecdn.net/mjEGKugAM7DPXKGJuqdneK-320-80.png 320w, https://cdn.mos.cms.futurecdn.net/mjEGKugAM7DPXKGJuqdneK-480-80.png 480w, https://cdn.mos.cms.futurecdn.net/mjEGKugAM7DPXKGJuqdneK-650-80.png 650w, https://cdn.mos.cms.futurecdn.net/mjEGKugAM7DPXKGJuqdneK-970-80.png 970w, https://cdn.mos.cms.futurecdn.net/mjEGKugAM7DPXKGJuqdneK-1024-80.png 1024w, https://cdn.mos.cms.futurecdn.net/mjEGKugAM7DPXKGJuqdneK-1200-80.png 1200w" sizes="(min-width: 1000px) 970px, calc(100vw - 40px)" loading="lazy" data-original-mos="https://cdn.mos.cms.futurecdn.net/mjEGKugAM7DPXKGJuqdneK.png" data-pin-media="https://cdn.mos.cms.futurecdn.net/mjEGKugAM7DPXKGJuqdneK.png"/></picture></p></div><figcaption itemprop="caption description"><span itemprop="copyrightHolder">(Image credit: TSMC)</span></figcaption></figure><p>The most important innovation of TSMC&#39;s A16 process, which was unveiled at the company&#39;s <a data-analytics-id="inline-link" href="https://www.tsmc.com/static/english/campaign/Symposium2024/index.htm" data-url="https://www.tsmc.com/static/english/campaign/Symposium2024/index.htm" target="_blank" rel="sponsored noopener" referrerpolicy="no-referrer-when-downgrade" data-hl-processed="none">North American Technology Symposium 2024</a>, is the introduction of the Super Power Rail (SPR), a sophisticated backside power delivery network (BSPDN). This technology is tailored specifically for AI and HPC processors that tend to have both complex signal wiring and dense power delivery networks. </p><p>Backside power delivery will be implemented into many upcoming process technologies as it allows for an increase in transistor density and improved power delivery, which affects performance. Meanwhile, there are several ways to implement a BSPDN. TSMC&#39;s Super Power Rail plugs the backside power delivery network to each transistor&#39;s source and drain using a special contract that also reduces resistance to get the maximum performance and power efficiency possible. From a production perspective, this is one of the most complex BSPDN implementations and is more complex than Intel&#39;s Power Via. </p><figure data-bordeaux-image-check=""><div><p><picture><source type="image/webp" srcset="https://cdn.mos.cms.futurecdn.net/Rdsbs7yUHSe3YNd8mzMn9L-320-80.png.webp 320w, https://cdn.mos.cms.futurecdn.net/Rdsbs7yUHSe3YNd8mzMn9L-480-80.png.webp 480w, https://cdn.mos.cms.futurecdn.net/Rdsbs7yUHSe3YNd8mzMn9L-650-80.png.webp 650w, https://cdn.mos.cms.futurecdn.net/Rdsbs7yUHSe3YNd8mzMn9L-970-80.png.webp 970w, https://cdn.mos.cms.futurecdn.net/Rdsbs7yUHSe3YNd8mzMn9L-1024-80.png.webp 1024w, https://cdn.mos.cms.futurecdn.net/Rdsbs7yUHSe3YNd8mzMn9L-1200-80.png.webp 1200w" sizes="(min-width: 1000px) 970px, calc(100vw - 40px)"/><img src="https://cdn.mos.cms.futurecdn.net/Rdsbs7yUHSe3YNd8mzMn9L-320-80.png" alt="TSMC" srcset="https://cdn.mos.cms.futurecdn.net/Rdsbs7yUHSe3YNd8mzMn9L-320-80.png 320w, https://cdn.mos.cms.futurecdn.net/Rdsbs7yUHSe3YNd8mzMn9L-480-80.png 480w, https://cdn.mos.cms.futurecdn.net/Rdsbs7yUHSe3YNd8mzMn9L-650-80.png 650w, https://cdn.mos.cms.futurecdn.net/Rdsbs7yUHSe3YNd8mzMn9L-970-80.png 970w, https://cdn.mos.cms.futurecdn.net/Rdsbs7yUHSe3YNd8mzMn9L-1024-80.png 1024w, https://cdn.mos.cms.futurecdn.net/Rdsbs7yUHSe3YNd8mzMn9L-1200-80.png 1200w" sizes="(min-width: 1000px) 970px, calc(100vw - 40px)" loading="lazy" data-original-mos="https://cdn.mos.cms.futurecdn.net/Rdsbs7yUHSe3YNd8mzMn9L.png" data-pin-media="https://cdn.mos.cms.futurecdn.net/Rdsbs7yUHSe3YNd8mzMn9L.png"/></picture></p></div><figcaption itemprop="caption description"><span itemprop="copyrightHolder">(Image credit: TSMC)</span></figcaption></figure><p>The choice of backside power rail implementation is perhaps why TSMC decided not to add this feature to its N2P and N2X process technologies, as it would make using the production nodes considerably more expensive. Meanwhile, by offering a 1.6nm-class node with GAA nanosheet transistors and SPR as well as 2nm-class nodes with GAAFETs only, the company will now have two distinct nodes that will not compete with each other directly but offer distinctive advantages for different customers. </p><figure data-bordeaux-image-check=""><div><p><picture><source type="image/webp" srcset="https://cdn.mos.cms.futurecdn.net/BuTcfnoEvZU3ymMPWoawoK-320-80.png.webp 320w, https://cdn.mos.cms.futurecdn.net/BuTcfnoEvZU3ymMPWoawoK-480-80.png.webp 480w, https://cdn.mos.cms.futurecdn.net/BuTcfnoEvZU3ymMPWoawoK-650-80.png.webp 650w, https://cdn.mos.cms.futurecdn.net/BuTcfnoEvZU3ymMPWoawoK-970-80.png.webp 970w, https://cdn.mos.cms.futurecdn.net/BuTcfnoEvZU3ymMPWoawoK-1024-80.png.webp 1024w, https://cdn.mos.cms.futurecdn.net/BuTcfnoEvZU3ymMPWoawoK-1200-80.png.webp 1200w" sizes="(min-width: 1000px) 970px, calc(100vw - 40px)"/><img src="https://cdn.mos.cms.futurecdn.net/BuTcfnoEvZU3ymMPWoawoK-320-80.png" alt="TSMC" srcset="https://cdn.mos.cms.futurecdn.net/BuTcfnoEvZU3ymMPWoawoK-320-80.png 320w, https://cdn.mos.cms.futurecdn.net/BuTcfnoEvZU3ymMPWoawoK-480-80.png 480w, https://cdn.mos.cms.futurecdn.net/BuTcfnoEvZU3ymMPWoawoK-650-80.png 650w, https://cdn.mos.cms.futurecdn.net/BuTcfnoEvZU3ymMPWoawoK-970-80.png 970w, https://cdn.mos.cms.futurecdn.net/BuTcfnoEvZU3ymMPWoawoK-1024-80.png 1024w, https://cdn.mos.cms.futurecdn.net/BuTcfnoEvZU3ymMPWoawoK-1200-80.png 1200w" sizes="(min-width: 1000px) 970px, calc(100vw - 40px)" loading="lazy" data-original-mos="https://cdn.mos.cms.futurecdn.net/BuTcfnoEvZU3ymMPWoawoK.png" data-pin-media="https://cdn.mos.cms.futurecdn.net/BuTcfnoEvZU3ymMPWoawoK.png"/></picture></p></div><figcaption itemprop="caption description"><span itemprop="copyrightHolder">(Image credit: TSMC)</span></figcaption></figure><p>The production timeline for A16 indicates that volume production of A16 will commence in the second half of 2026. Therefore, actual A16-made products will likely debut in 2027. This timeline positions A16 to potentially compete with Intel&#39;s 14A node, which will be the Intel&#39;s most advanced node at the time.</p><div id="slice-container-newsletterForm-articleInbodyContent-Bhv28ghXS2smx6QV966UDU"><div data-hydrate="true"><div><section></section><section><p>Join the experts who read Tom&#39;s Hardware for the inside track on enthusiast PC tech news — and have for over 25 years. We&#39;ll send breaking news and in-depth reviews of CPUs, GPUs, AI, maker hardware and more straight to your inbox.</p></section></div></div></div>
</div>
<div id="slice-container-authorBio-Bhv28ghXS2smx6QV966UDU"><div><p>Anton Shilov is a Freelance News Writer at Tom’s Hardware US. Over the past couple of decades, he has covered everything from CPUs and GPUs to supercomputers and from modern process technologies and latest fab tools to high-tech industry trends.</p></div></div>



<!-- Drop in a standard article here maybe? -->


</section>














</div>
</div></div>
  </body>
</html>
