{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751724864970 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751724864982 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 05 19:14:24 2025 " "Processing started: Sat Jul 05 19:14:24 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751724864982 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751724864982 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor_6_with_mul -c processor_6_with_mul " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor_6_with_mul -c processor_6_with_mul" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751724864982 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1751724865462 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1751724865462 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C0 c0 MWCS.sv(10) " "Verilog HDL Declaration information at MWCS.sv(10): object \"C0\" differs only in case from object \"c0\" in the same scope" {  } { { "../../MultWithCarrySave/MWCS.sv" "" { Text "C:/Users/PC/Desktop/fyd/processor_6_stage/MultWithCarrySave/MWCS.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751724876406 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C1 c1 MWCS.sv(14) " "Verilog HDL Declaration information at MWCS.sv(14): object \"C1\" differs only in case from object \"c1\" in the same scope" {  } { { "../../MultWithCarrySave/MWCS.sv" "" { Text "C:/Users/PC/Desktop/fyd/processor_6_stage/MultWithCarrySave/MWCS.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751724876406 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C2 c2 MWCS.sv(21) " "Verilog HDL Declaration information at MWCS.sv(21): object \"C2\" differs only in case from object \"c2\" in the same scope" {  } { { "../../MultWithCarrySave/MWCS.sv" "" { Text "C:/Users/PC/Desktop/fyd/processor_6_stage/MultWithCarrySave/MWCS.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751724876406 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C3 c3 MWCS.sv(26) " "Verilog HDL Declaration information at MWCS.sv(26): object \"C3\" differs only in case from object \"c3\" in the same scope" {  } { { "../../MultWithCarrySave/MWCS.sv" "" { Text "C:/Users/PC/Desktop/fyd/processor_6_stage/MultWithCarrySave/MWCS.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751724876406 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C5 c5 MWCS.sv(34) " "Verilog HDL Declaration information at MWCS.sv(34): object \"C5\" differs only in case from object \"c5\" in the same scope" {  } { { "../../MultWithCarrySave/MWCS.sv" "" { Text "C:/Users/PC/Desktop/fyd/processor_6_stage/MultWithCarrySave/MWCS.sv" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751724876406 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C6 c6 MWCS.sv(36) " "Verilog HDL Declaration information at MWCS.sv(36): object \"C6\" differs only in case from object \"c6\" in the same scope" {  } { { "../../MultWithCarrySave/MWCS.sv" "" { Text "C:/Users/PC/Desktop/fyd/processor_6_stage/MultWithCarrySave/MWCS.sv" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751724876406 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C16 c16 MWCS.sv(18) " "Verilog HDL Declaration information at MWCS.sv(18): object \"C16\" differs only in case from object \"c16\" in the same scope" {  } { { "../../MultWithCarrySave/MWCS.sv" "" { Text "C:/Users/PC/Desktop/fyd/processor_6_stage/MultWithCarrySave/MWCS.sv" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751724876406 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C24 c24 MWCS.sv(23) " "Verilog HDL Declaration information at MWCS.sv(23): object \"C24\" differs only in case from object \"c24\" in the same scope" {  } { { "../../MultWithCarrySave/MWCS.sv" "" { Text "C:/Users/PC/Desktop/fyd/processor_6_stage/MultWithCarrySave/MWCS.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751724876406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/processor_6_stage/multwithcarrysave/mwcs.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/processor_6_stage/multwithcarrysave/mwcs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MWCS " "Found entity 1: MWCS" {  } { { "../../MultWithCarrySave/MWCS.sv" "" { Text "C:/Users/PC/Desktop/fyd/processor_6_stage/MultWithCarrySave/MWCS.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751724876406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751724876406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/processor_6_stage/multwithcarrysave/csa.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/processor_6_stage/multwithcarrysave/csa.v" { { "Info" "ISGN_ENTITY_NAME" "1 CSA " "Found entity 1: CSA" {  } { { "../../MultWithCarrySave/CSA.v" "" { Text "C:/Users/PC/Desktop/fyd/processor_6_stage/MultWithCarrySave/CSA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751724876406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751724876406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/pipelined_5_stage/register_up/rtl/register_up.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/pipelined_5_stage/register_up/rtl/register_up.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_up " "Found entity 1: register_up" {  } { { "../../../pipelined_5_stage/register_up/rtl/register_up.sv" "" { Text "C:/Users/PC/Desktop/fyd/pipelined_5_stage/register_up/rtl/register_up.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751724876406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751724876406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single_cycle_processor/opdecoder/rtl/opdecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single_cycle_processor/opdecoder/rtl/opdecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 opdecoder " "Found entity 1: opdecoder" {  } { { "../../../single_cycle_processor/opdecoder/rtl/opdecoder.sv" "" { Text "C:/Users/PC/Desktop/fyd/single_cycle_processor/opdecoder/rtl/opdecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751724876406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751724876406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single_cycle_processor/memory/rtl/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single_cycle_processor/memory/rtl/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../../../single_cycle_processor/memory/rtl/memory.v" "" { Text "C:/Users/PC/Desktop/fyd/single_cycle_processor/memory/rtl/memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751724876406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751724876406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single_cycle_processor/flipflop/rtl/flip_flop.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single_cycle_processor/flipflop/rtl/flip_flop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop " "Found entity 1: flip_flop" {  } { { "../../../single_cycle_processor/flipflop/rtl/flip_flop.sv" "" { Text "C:/Users/PC/Desktop/fyd/single_cycle_processor/flipflop/rtl/flip_flop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751724876417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751724876417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single_cycle_processor/extend/rtl/extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single_cycle_processor/extend/rtl/extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "../../../single_cycle_processor/extend/rtl/extend.sv" "" { Text "C:/Users/PC/Desktop/fyd/single_cycle_processor/extend/rtl/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751724876417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751724876417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single_cycle_processor/datapath/rtl/datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single_cycle_processor/datapath/rtl/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../../../single_cycle_processor/datapath/rtl/datapath.sv" "" { Text "C:/Users/PC/Desktop/fyd/single_cycle_processor/datapath/rtl/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751724876421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751724876421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single_cycle_processor/controller/rtl/controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single_cycle_processor/controller/rtl/controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../../../single_cycle_processor/controller/rtl/controller.sv" "" { Text "C:/Users/PC/Desktop/fyd/single_cycle_processor/controller/rtl/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751724876422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751724876422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single_cycle_processor/aludecoder/rtl/aludecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single_cycle_processor/aludecoder/rtl/aludecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUdecoder " "Found entity 1: ALUdecoder" {  } { { "../../../single_cycle_processor/ALUdecoder/rtl/ALUdecoder.sv" "" { Text "C:/Users/PC/Desktop/fyd/single_cycle_processor/ALUdecoder/rtl/ALUdecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751724876424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751724876424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single_cycle_processor/alu/rtl/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single_cycle_processor/alu/rtl/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../../single_cycle_processor/ALU/rtl/ALU.sv" "" { Text "C:/Users/PC/Desktop/fyd/single_cycle_processor/ALU/rtl/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751724876425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751724876425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single_cycle_processor/adder/rtl/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single_cycle_processor/adder/rtl/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../../../single_cycle_processor/adder/rtl/adder.sv" "" { Text "C:/Users/PC/Desktop/fyd/single_cycle_processor/adder/rtl/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751724876427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751724876427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/processor_6_stage/hazardunit_up/rtl/hazardunit_up.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/processor_6_stage/hazardunit_up/rtl/hazardunit_up.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazardUnit_up " "Found entity 1: hazardUnit_up" {  } { { "../../hazardunit_up/rtl/hazardunit_up.sv" "" { Text "C:/Users/PC/Desktop/fyd/processor_6_stage/hazardunit_up/rtl/hazardunit_up.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751724876428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751724876428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/processor_6_stage/forwordingunit_up/rtl/forwordingunit_up.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/processor_6_stage/forwordingunit_up/rtl/forwordingunit_up.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forwardingunit_up " "Found entity 1: forwardingunit_up" {  } { { "../../forwordingunit_up/rtl/forwordingunit_up.sv" "" { Text "C:/Users/PC/Desktop/fyd/processor_6_stage/forwordingunit_up/rtl/forwordingunit_up.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751724876429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751724876429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/processor_6_stage/processor_6_with_mul/rtl/processor_6_with_mul.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/processor_6_stage/processor_6_with_mul/rtl/processor_6_with_mul.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_6_with_mul " "Found entity 1: processor_6_with_mul" {  } { { "../rtl/processor_6_with_mul.sv" "" { Text "C:/Users/PC/Desktop/fyd/processor_6_stage/processor_6_with_mul/rtl/processor_6_with_mul.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751724876431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751724876431 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "logic MWCS.sv(6) " "Verilog HDL error at MWCS.sv(6): object \"logic\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../../MultWithCarrySave/MWCS.sv" "" { Text "C:/Users/PC/Desktop/fyd/processor_6_stage/MultWithCarrySave/MWCS.sv" 6 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1751724876432 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "logic MWCS.sv(7) " "Verilog HDL error at MWCS.sv(7): object \"logic\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../../MultWithCarrySave/MWCS.sv" "" { Text "C:/Users/PC/Desktop/fyd/processor_6_stage/MultWithCarrySave/MWCS.sv" 7 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1751724876432 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "logic MWCS.sv(9) " "Verilog HDL error at MWCS.sv(9): object \"logic\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../../MultWithCarrySave/MWCS.sv" "" { Text "C:/Users/PC/Desktop/fyd/processor_6_stage/MultWithCarrySave/MWCS.sv" 9 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1751724876432 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "logic MWCS.sv(10) " "Verilog HDL error at MWCS.sv(10): object \"logic\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../../MultWithCarrySave/MWCS.sv" "" { Text "C:/Users/PC/Desktop/fyd/processor_6_stage/MultWithCarrySave/MWCS.sv" 10 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1751724876432 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "logic MWCS.sv(11) " "Verilog HDL error at MWCS.sv(11): object \"logic\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../../MultWithCarrySave/MWCS.sv" "" { Text "C:/Users/PC/Desktop/fyd/processor_6_stage/MultWithCarrySave/MWCS.sv" 11 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1751724876432 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "logic MWCS.sv(12) " "Verilog HDL error at MWCS.sv(12): object \"logic\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../../MultWithCarrySave/MWCS.sv" "" { Text "C:/Users/PC/Desktop/fyd/processor_6_stage/MultWithCarrySave/MWCS.sv" 12 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1751724876432 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "logic MWCS.sv(14) " "Verilog HDL error at MWCS.sv(14): object \"logic\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../../MultWithCarrySave/MWCS.sv" "" { Text "C:/Users/PC/Desktop/fyd/processor_6_stage/MultWithCarrySave/MWCS.sv" 14 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1751724876432 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "logic MWCS.sv(15) " "Verilog HDL error at MWCS.sv(15): object \"logic\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../../MultWithCarrySave/MWCS.sv" "" { Text "C:/Users/PC/Desktop/fyd/processor_6_stage/MultWithCarrySave/MWCS.sv" 15 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1751724876432 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "logic MWCS.sv(16) " "Verilog HDL error at MWCS.sv(16): object \"logic\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../../MultWithCarrySave/MWCS.sv" "" { Text "C:/Users/PC/Desktop/fyd/processor_6_stage/MultWithCarrySave/MWCS.sv" 16 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1751724876432 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "logic MWCS.sv(17) " "Verilog HDL error at MWCS.sv(17): object \"logic\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../../MultWithCarrySave/MWCS.sv" "" { Text "C:/Users/PC/Desktop/fyd/processor_6_stage/MultWithCarrySave/MWCS.sv" 17 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1751724876432 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "logic MWCS.sv(18) " "Verilog HDL error at MWCS.sv(18): object \"logic\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../../MultWithCarrySave/MWCS.sv" "" { Text "C:/Users/PC/Desktop/fyd/processor_6_stage/MultWithCarrySave/MWCS.sv" 18 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1751724876432 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "logic MWCS.sv(19) " "Verilog HDL error at MWCS.sv(19): object \"logic\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../../MultWithCarrySave/MWCS.sv" "" { Text "C:/Users/PC/Desktop/fyd/processor_6_stage/MultWithCarrySave/MWCS.sv" 19 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1751724876432 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "logic MWCS.sv(21) " "Verilog HDL error at MWCS.sv(21): object \"logic\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../../MultWithCarrySave/MWCS.sv" "" { Text "C:/Users/PC/Desktop/fyd/processor_6_stage/MultWithCarrySave/MWCS.sv" 21 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1751724876432 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "logic MWCS.sv(22) " "Verilog HDL error at MWCS.sv(22): object \"logic\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../../MultWithCarrySave/MWCS.sv" "" { Text "C:/Users/PC/Desktop/fyd/processor_6_stage/MultWithCarrySave/MWCS.sv" 22 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1751724876432 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "logic MWCS.sv(23) " "Verilog HDL error at MWCS.sv(23): object \"logic\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../../MultWithCarrySave/MWCS.sv" "" { Text "C:/Users/PC/Desktop/fyd/processor_6_stage/MultWithCarrySave/MWCS.sv" 23 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1751724876432 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "logic MWCS.sv(24) " "Verilog HDL error at MWCS.sv(24): object \"logic\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../../MultWithCarrySave/MWCS.sv" "" { Text "C:/Users/PC/Desktop/fyd/processor_6_stage/MultWithCarrySave/MWCS.sv" 24 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1751724876432 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "logic MWCS.sv(26) " "Verilog HDL error at MWCS.sv(26): object \"logic\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../../MultWithCarrySave/MWCS.sv" "" { Text "C:/Users/PC/Desktop/fyd/processor_6_stage/MultWithCarrySave/MWCS.sv" 26 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1751724876432 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "logic MWCS.sv(27) " "Verilog HDL error at MWCS.sv(27): object \"logic\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../../MultWithCarrySave/MWCS.sv" "" { Text "C:/Users/PC/Desktop/fyd/processor_6_stage/MultWithCarrySave/MWCS.sv" 27 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1751724876432 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "logic MWCS.sv(28) " "Verilog HDL error at MWCS.sv(28): object \"logic\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../../MultWithCarrySave/MWCS.sv" "" { Text "C:/Users/PC/Desktop/fyd/processor_6_stage/MultWithCarrySave/MWCS.sv" 28 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1751724876433 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/PC/Desktop/fyd/processor_6_stage/processor_6_with_mul/synth/output_files/processor_6_with_mul.map.smsg " "Generated suppressed messages file C:/Users/PC/Desktop/fyd/processor_6_stage/processor_6_with_mul/synth/output_files/processor_6_with_mul.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751724876454 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751724876497 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jul 05 19:14:36 2025 " "Processing ended: Sat Jul 05 19:14:36 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751724876497 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751724876497 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751724876497 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1751724876497 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 1  " "Quartus Prime Full Compilation was unsuccessful. 21 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1751724877109 ""}
