EESchema Schematic File Version 2  date Sun 16 Jun 2013 04:50:29 AM EDT
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:74xx
LIBS:cmos4000
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:special
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:texas
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:valves
LIBS:hirose-azonenberg
LIBS:memory-azonenberg
LIBS:microchip-azonenberg
LIBS:osc-azonenberg
LIBS:passive-azonenberg
LIBS:power-azonenberg
LIBS:special-azonenberg
LIBS:xilinx-azonenberg
LIBS:pdu-5v-20a-cache
EELAYER 27 0
EELAYER END
$Descr A4 8268 11693 portrait
encoding utf-8
Sheet 1 5
Title "5V 20A Power Distribution Unit"
Date "16 jun 2013"
Rev "$Rev$"
Comp "Andrew Zonenberg"
Comment1 "Top level"
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 2900 650  550  600 
U 515BE6C3
F0 "Power Ingress" 60
F1 "PowerIngress.sch" 60
F2 "GND" O R 3450 950 60 
F3 "3V3" O R 3450 850 60 
F4 "1V2" O R 3450 1050 60 
F5 "VOUT" O R 3450 750 60 
F6 "2V5" O R 3450 1150 60 
$EndSheet
Wire Wire Line
	3450 750  4300 750 
Wire Wire Line
	3450 850  4300 850 
Wire Wire Line
	3450 950  4300 950 
Wire Wire Line
	3450 1150 3950 1150
Wire Wire Line
	3450 1050 4000 1050
Wire Wire Line
	3950 1150 3950 1550
Wire Wire Line
	4000 1050 4000 1650
Wire Wire Line
	4050 1750 4050 950 
Connection ~ 4050 950 
Wire Wire Line
	4100 1850 4100 850 
Connection ~ 4100 850 
$Sheet
S 1350 1450 900  3100
U 516B9F26
F0 "Ethernet" 60
F1 "Ethernet.sch" 60
$EndSheet
$Sheet
S 2500 1450 1000 5300
U 515D219D
F0 "Control" 60
F1 "Control.sch" 60
F2 "3V3" I R 3500 1850 60 
F4 "1V2" I R 3500 1650 60 
F5 "GND" I R 3500 1750 60 
F6 "ADC0_CS_N" O R 3500 2050 60 
F7 "ADC0_SCK" O R 3500 2150 60 
F8 "ADC0_MOSI" O R 3500 2350 60 
F9 "ADC0_MISO" I R 3500 2250 60 
F12 "CH0_OVERCURRENT" I R 3500 2550 60 
F13 "CH0_OE" O R 3500 2650 60 
$EndSheet
Wire Wire Line
	3950 1550 3500 1550
Wire Wire Line
	4000 1650 3500 1650
Wire Wire Line
	4050 1750 3500 1750
Wire Wire Line
	3500 1850 4100 1850
Wire Wire Line
	3500 2050 4300 2050
Wire Wire Line
	4300 2150 3500 2150
Wire Wire Line
	3500 2250 4300 2250
Wire Wire Line
	3500 2350 4300 2350
$Sheet
S 4300 650  1000 6100
U 515BECF6
F0 "Outputs" 60
F1 "Outputs.sch" 60
F2 "GND" I L 4300 950 60 
F3 "3V3" I L 4300 850 60 
F4 "CH0_OVERCURRENT" O L 4300 3850 60 
F5 "CH0_OE" I L 4300 3950 60 
F6 "ADC0_SCK" I L 4300 2150 60 
F7 "ADC0_MISO" O L 4300 2250 60 
F8 "ADC0_CS_N" I L 4300 2050 60 
F9 "ADC0_MOSI" I L 4300 2350 60 
F10 "CH1_OVERCURRENT" O L 4300 4150 60 
F11 "CH1_OE" I L 4300 4250 60 
F12 "CH2_OVERCURRENT" O L 4300 4450 60 
F13 "CH2_OE" I L 4300 4550 60 
F14 "CH3_OVERCURRENT" O L 4300 4750 60 
F15 "CH3_OE" I L 4300 4850 60 
F16 "ADC1_SCK" I L 4300 2650 60 
F17 "ADC1_MISO" O L 4300 2750 60 
F18 "ADC1_CS_N" I L 4300 2550 60 
F19 "ADC1_MOSI" I L 4300 2850 60 
F20 "CH4_OVERCURRENT" O L 4300 5050 60 
F21 "CH4_OE" I L 4300 5150 60 
F22 "CH5_OVERCURRENT" O L 4300 5350 60 
F23 "CH5_OE" I L 4300 5450 60 
F24 "CH6_OVERCURRENT" O L 4300 5650 60 
F25 "CH6_OE" I L 4300 5750 60 
F26 "ADC2_SCK" I L 4300 3150 60 
F27 "ADC2_MISO" O L 4300 3250 60 
F28 "ADC2_CS_N" I L 4300 3050 60 
F29 "ADC2_MOSI" I L 4300 3350 60 
F30 "CH7_OVERCURRENT" O L 4300 5950 60 
F31 "CH7_OE" I L 4300 6050 60 
F32 "CH8_OVERCURRENT" O L 4300 6250 60 
F33 "CH8_OE" I L 4300 6350 60 
F34 "CH9_OVERCURRENT" O L 4300 6550 60 
F35 "CH9_OE" I L 4300 6650 60 
F36 "VOUT" I L 4300 750 60 
F37 "I2C_SDA" B L 4300 3650 60 
F38 "I2C_SCL" I L 4300 3550 60 
$EndSheet
$EndSCHEMATC
