module UART_RX
  #(parameter CLKS_PER_BIT = 868) // 100 MHz / 115200 Baud
  (
   input        i_Clock,
   input        i_Reset,       // Hardware Reset
   input        i_RX_Serial,   // Incoming TX line from PC
   output       o_RX_DV,       // Data Valid pulse
   output [7:0] o_RX_Byte      // Received byte
   );
   
  // State Machine Definitions
  localparam IDLE         = 3'b000;
  localparam RX_START_BIT = 3'b001;
  localparam RX_DATA_BITS = 3'b010;
  localparam RX_STOP_BIT  = 3'b011;
  localparam CLEANUP      = 3'b100;

  // Double-flop synchronizer to prevent metastability
  reg r_RX_Data_R = 1'b1;
  reg r_RX_Data   = 1'b1;

  reg [15:0] r_Clock_Count = 0;
  reg [2:0]  r_Bit_Index   = 0;
  reg [7:0]  r_RX_Byte     = 0;
  reg        r_RX_DV       = 0;
  reg [2:0]  r_SM_Main     = IDLE;

  // Synchronization Logic
  always @(posedge i_Clock) begin
    r_RX_Data_R <= i_RX_Serial;
    r_RX_Data   <= r_RX_Data_R;
  end

  // State Machine Logic
  always @(posedge i_Clock) begin
    if (i_Reset) begin
      r_SM_Main <= IDLE;
      r_RX_DV   <= 1'b0;
    end else begin
      case (r_SM_Main)
        IDLE : begin
          r_RX_DV       <= 1'b0;
          r_Clock_Count <= 0;
          r_Bit_Index   <= 0;
          if (r_RX_Data == 1'b0) // Start bit detected
            r_SM_Main <= RX_START_BIT;
        end

        RX_START_BIT : begin
          if (r_Clock_Count == (CLKS_PER_BIT-1)/2) begin
            if (r_RX_Data == 1'b0) begin
              r_Clock_Count <= 0;
              r_SM_Main     <= RX_DATA_BITS;
            end else
              r_SM_Main <= IDLE;
          end else begin
            r_Clock_Count <= r_Clock_Count + 1;
          end
        end

        RX_DATA_BITS : begin
          if (r_Clock_Count < CLKS_PER_BIT-1) begin
            r_Clock_Count <= r_Clock_Count + 1;
          end else begin
            r_Clock_Count          <= 0;
            r_RX_Byte[r_Bit_Index] <= r_RX_Data;
            if (r_Bit_Index < 7)
              r_Bit_Index <= r_Bit_Index + 1;
            else begin
              r_Bit_Index <= 0;
              r_SM_Main   <= RX_STOP_BIT;
            end
          end
        end

        RX_STOP_BIT : begin
          if (r_Clock_Count < CLKS_PER_BIT-1)
            r_Clock_Count <= r_Clock_Count + 1;
          else begin
            r_RX_DV       <= 1'b1;
            r_Clock_Count <= 0;
            r_SM_Main     <= CLEANUP;
          end
        end

        CLEANUP : begin
          r_SM_Main <= IDLE;
          r_RX_DV   <= 1'b0;
        end

        default : r_SM_Main <= IDLE;
      endcase
    end
  end

  assign o_RX_DV   = r_RX_DV;
  assign o_RX_Byte = r_RX_Byte;

endmodule