# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"tb_kadai4_time_impl.v" \
"../../../../../tb/tb_kadai4.v" \

# Do not sort compile order
nosort
