{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1668669803100 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1668669803101 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 17 09:23:22 2022 " "Processing started: Thu Nov 17 09:23:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1668669803101 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1668669803101 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mac -c mac " "Command: quartus_map --read_settings_files=on --write_settings_files=off mac -c mac" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1668669803101 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1668669803465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usedw_to_status.v 1 1 " "Found 1 design units, including 1 entities, in source file usedw_to_status.v" { { "Info" "ISGN_ENTITY_NAME" "1 usedw_to_status " "Found entity 1: usedw_to_status" {  } { { "usedw_to_status.v" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/usedw_to_status.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669803511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668669803511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tiny_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tiny_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tiny_fifo-SYN " "Found design unit 1: tiny_fifo-SYN" {  } { { "tiny_fifo.vhd" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/tiny_fifo.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669803988 ""} { "Info" "ISGN_ENTITY_NAME" "1 tiny_fifo " "Found entity 1: tiny_fifo" {  } { { "tiny_fifo.vhd" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/tiny_fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669803988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668669803988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stream_source_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file stream_source_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 stream_source_2 " "Found entity 1: stream_source_2" {  } { { "stream_source_2.bdf" "" { Schematic "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/stream_source_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669803990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668669803990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stream_source_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file stream_source_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 stream_source_1 " "Found entity 1: stream_source_1" {  } { { "stream_source_1.bdf" "" { Schematic "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/stream_source_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669803993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668669803993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "start_trigger.v 1 1 " "Found 1 design units, including 1 entities, in source file start_trigger.v" { { "Info" "ISGN_ENTITY_NAME" "1 start_trigger " "Found entity 1: start_trigger" {  } { { "start_trigger.v" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/start_trigger.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669803995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668669803995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_init.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_init " "Found entity 1: pc_init" {  } { { "pc_init.v" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/pc_init.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669803997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668669803997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fiforeader.v 1 1 " "Found 1 design units, including 1 entities, in source file fiforeader.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiforeader " "Found entity 1: fiforeader" {  } { { "fiforeader.v" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/fiforeader.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668669804000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_src2.v 1 1 " "Found 1 design units, including 1 entities, in source file data_src2.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_src2 " "Found entity 1: data_src2" {  } { { "data_src2.v" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/data_src2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668669804002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_src1.v 1 1 " "Found 1 design units, including 1 entities, in source file data_src1.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_src1 " "Found entity 1: data_src1" {  } { { "data_src1.v" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/data_src1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668669804005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checksum.v 1 1 " "Found 1 design units, including 1 entities, in source file checksum.v" { { "Info" "ISGN_ENTITY_NAME" "1 checksum " "Found entity 1: checksum" {  } { { "checksum.v" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/checksum.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668669804007 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "addr_gen.v(17) " "Verilog HDL information at addr_gen.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "addr_gen.v" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/addr_gen.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1668669804009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addr_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file addr_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_gen " "Found entity 1: addr_gen" {  } { { "addr_gen.v" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/addr_gen.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668669804010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/laheikki21/documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/util_pkg.vhdl 4 1 " "Found 4 design units, including 1 entities, in source file /users/laheikki21/documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/util_pkg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 util " "Found design unit 1: util" {  } { { "../hdl_files/vhdl/util_pkg.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/util_pkg.vhdl" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804012 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 util-body " "Found design unit 2: util-body" {  } { { "../hdl_files/vhdl/util_pkg.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/util_pkg.vhdl" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804012 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 util_inverter-rtl " "Found design unit 3: util_inverter-rtl" {  } { { "../hdl_files/vhdl/util_pkg.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/util_pkg.vhdl" 166 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804012 ""} { "Info" "ISGN_ENTITY_NAME" "1 util_inverter " "Found entity 1: util_inverter" {  } { { "../hdl_files/vhdl/util_pkg.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/util_pkg.vhdl" 160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668669804012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/laheikki21/documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/toplevel_params_pkg.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file /users/laheikki21/documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/toplevel_params_pkg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel_params " "Found design unit 1: toplevel_params" {  } { { "../hdl_files/vhdl/toplevel_params_pkg.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/toplevel_params_pkg.vhdl" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668669804015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/laheikki21/documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/toplevel_imem_mau_pkg.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file /users/laheikki21/documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/toplevel_imem_mau_pkg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel_imem_mau " "Found design unit 1: toplevel_imem_mau" {  } { { "../hdl_files/vhdl/toplevel_imem_mau_pkg.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/toplevel_imem_mau_pkg.vhdl" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668669804016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/laheikki21/documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/toplevel_globals_pkg.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file /users/laheikki21/documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/toplevel_globals_pkg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel_globals " "Found design unit 1: toplevel_globals" {  } { { "../hdl_files/vhdl/toplevel_globals_pkg.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/toplevel_globals_pkg.vhdl" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668669804018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/laheikki21/documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/toplevel.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/laheikki21/documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/toplevel.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel-structural " "Found design unit 1: toplevel-structural" {  } { { "../hdl_files/vhdl/toplevel.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/toplevel.vhdl" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804022 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "../hdl_files/vhdl/toplevel.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/toplevel.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668669804022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/laheikki21/documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/tce_util_pkg.vhdl 4 1 " "Found 4 design units, including 1 entities, in source file /users/laheikki21/documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/tce_util_pkg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tce_util " "Found design unit 1: tce_util" {  } { { "../hdl_files/vhdl/tce_util_pkg.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/tce_util_pkg.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804025 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 tce_util-body " "Found design unit 2: tce_util-body" {  } { { "../hdl_files/vhdl/tce_util_pkg.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/tce_util_pkg.vhdl" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804025 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 tce_util_inverter-rtl " "Found design unit 3: tce_util_inverter-rtl" {  } { { "../hdl_files/vhdl/tce_util_pkg.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/tce_util_pkg.vhdl" 186 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804025 ""} { "Info" "ISGN_ENTITY_NAME" "1 tce_util_inverter " "Found entity 1: tce_util_inverter" {  } { { "../hdl_files/vhdl/tce_util_pkg.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/tce_util_pkg.vhdl" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668669804025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/laheikki21/documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/rf_1wr_1rd_always_1_guarded_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/laheikki21/documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/rf_1wr_1rd_always_1_guarded_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rf_1wr_1rd_always_1_guarded_0-rtl " "Found design unit 1: rf_1wr_1rd_always_1_guarded_0-rtl" {  } { { "../hdl_files/vhdl/rf_1wr_1rd_always_1_guarded_0.vhd" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/rf_1wr_1rd_always_1_guarded_0.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804027 ""} { "Info" "ISGN_ENTITY_NAME" "1 rf_1wr_1rd_always_1_guarded_0 " "Found entity 1: rf_1wr_1rd_always_1_guarded_0" {  } { { "../hdl_files/vhdl/rf_1wr_1rd_always_1_guarded_0.vhd" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/rf_1wr_1rd_always_1_guarded_0.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668669804027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/laheikki21/documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/mac.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file /users/laheikki21/documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/mac.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mac32_set_acc_opcodes " "Found design unit 1: mac32_set_acc_opcodes" {  } { { "../hdl_files/vhdl/mac.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/mac.vhdl" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804030 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fu_mac32-rtl " "Found design unit 2: fu_mac32-rtl" {  } { { "../hdl_files/vhdl/mac.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/mac.vhdl" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804030 ""} { "Info" "ISGN_ENTITY_NAME" "1 fu_mac32 " "Found entity 1: fu_mac32" {  } { { "../hdl_files/vhdl/mac.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/mac.vhdl" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668669804030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/laheikki21/documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/ldh_ldhu_ldq_ldqu_ldw_sth_stq_stw.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file /users/laheikki21/documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/ldh_ldhu_ldq_ldqu_ldw_sth_stq_stw.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ldh_ldhu_ldq_ldqu_ldw_sth_stq_stw_opcodes " "Found design unit 1: ldh_ldhu_ldq_ldqu_ldw_sth_stq_stw_opcodes" {  } { { "../hdl_files/vhdl/ldh_ldhu_ldq_ldqu_ldw_sth_stq_stw.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/ldh_ldhu_ldq_ldqu_ldw_sth_stq_stw.vhdl" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804033 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fu_ldh_ldhu_ldq_ldqu_ldw_sth_stq_stw_always_3-rtl " "Found design unit 2: fu_ldh_ldhu_ldq_ldqu_ldw_sth_stq_stw_always_3-rtl" {  } { { "../hdl_files/vhdl/ldh_ldhu_ldq_ldqu_ldw_sth_stq_stw.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/ldh_ldhu_ldq_ldqu_ldw_sth_stq_stw.vhdl" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804033 ""} { "Info" "ISGN_ENTITY_NAME" "1 fu_ldh_ldhu_ldq_ldqu_ldw_sth_stq_stw_always_3 " "Found entity 1: fu_ldh_ldhu_ldq_ldqu_ldw_sth_stq_stw_always_3" {  } { { "../hdl_files/vhdl/ldh_ldhu_ldq_ldqu_ldw_sth_stq_stw.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/ldh_ldhu_ldq_ldqu_ldw_sth_stq_stw.vhdl" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668669804033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/laheikki21/documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/fifo_stream_out_1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/laheikki21/documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/fifo_stream_out_1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_stream_out_1-rtl " "Found design unit 1: fifo_stream_out_1-rtl" {  } { { "../hdl_files/vhdl/fifo_stream_out_1.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/fifo_stream_out_1.vhdl" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804036 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_stream_out_1 " "Found entity 1: fifo_stream_out_1" {  } { { "../hdl_files/vhdl/fifo_stream_out_1.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/fifo_stream_out_1.vhdl" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668669804036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/laheikki21/documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/fifo_stream_in_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/laheikki21/documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/fifo_stream_in_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_stream_in_1-rtl " "Found design unit 1: fifo_stream_in_1-rtl" {  } { { "../hdl_files/vhdl/fifo_stream_in_1.vhd" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/fifo_stream_in_1.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804038 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_stream_in_1 " "Found entity 1: fifo_stream_in_1" {  } { { "../hdl_files/vhdl/fifo_stream_in_1.vhd" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/fifo_stream_in_1.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668669804038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/laheikki21/documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl 9 3 " "Found 9 design units, including 3 entities, in source file /users/laheikki21/documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opcodes_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor " "Found design unit 1: opcodes_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor" {  } { { "../hdl_files/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804041 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 shl_shr_shru_pkg " "Found design unit 2: shl_shr_shru_pkg" {  } { { "../hdl_files/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804041 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 shl_shr_shru_pkg-body " "Found design unit 3: shl_shr_shru_pkg-body" {  } { { "../hdl_files/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804041 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_arith-comb " "Found design unit 4: add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_arith-comb" {  } { { "../hdl_files/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl" 161 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804041 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_1-rtl " "Found design unit 5: fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_1-rtl" {  } { { "../hdl_files/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl" 238 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804041 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_2-rtl " "Found design unit 6: fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_2-rtl" {  } { { "../hdl_files/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl" 334 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804041 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_arith " "Found entity 1: add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_arith" {  } { { "../hdl_files/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804041 ""} { "Info" "ISGN_ENTITY_NAME" "2 fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_1 " "Found entity 2: fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_1" {  } { { "../hdl_files/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl" 219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804041 ""} { "Info" "ISGN_ENTITY_NAME" "3 fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_2 " "Found entity 3: fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_2" {  } { { "../hdl_files/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl" 315 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668669804041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/laheikki21/documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/output_socket_2_1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/laheikki21/documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/output_socket_2_1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel_output_socket_cons_2_1-output_socket_andor " "Found design unit 1: toplevel_output_socket_cons_2_1-output_socket_andor" {  } { { "../hdl_files/gcu_ic/output_socket_2_1.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/output_socket_2_1.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804044 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel_output_socket_cons_2_1 " "Found entity 1: toplevel_output_socket_cons_2_1" {  } { { "../hdl_files/gcu_ic/output_socket_2_1.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/output_socket_2_1.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668669804044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/laheikki21/documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/output_socket_1_1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/laheikki21/documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/output_socket_1_1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel_output_socket_cons_1_1-output_socket_andor " "Found design unit 1: toplevel_output_socket_cons_1_1-output_socket_andor" {  } { { "../hdl_files/gcu_ic/output_socket_1_1.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/output_socket_1_1.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804046 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel_output_socket_cons_1_1 " "Found entity 1: toplevel_output_socket_cons_1_1" {  } { { "../hdl_files/gcu_ic/output_socket_1_1.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/output_socket_1_1.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668669804046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/laheikki21/documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/input_socket_2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/laheikki21/documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/input_socket_2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel_input_socket_cons_2-input_socket " "Found design unit 1: toplevel_input_socket_cons_2-input_socket" {  } { { "../hdl_files/gcu_ic/input_socket_2.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/input_socket_2.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804049 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel_input_socket_cons_2 " "Found entity 1: toplevel_input_socket_cons_2" {  } { { "../hdl_files/gcu_ic/input_socket_2.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/input_socket_2.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668669804049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/laheikki21/documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/ifetch.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/laheikki21/documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/ifetch.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel_ifetch-rtl_andor " "Found design unit 1: toplevel_ifetch-rtl_andor" {  } { { "../hdl_files/gcu_ic/ifetch.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/ifetch.vhdl" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804051 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel_ifetch " "Found entity 1: toplevel_ifetch" {  } { { "../hdl_files/gcu_ic/ifetch.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/ifetch.vhdl" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668669804051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/laheikki21/documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/idecompressor.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/laheikki21/documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/idecompressor.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel_decompressor-structural " "Found design unit 1: toplevel_decompressor-structural" {  } { { "../hdl_files/gcu_ic/idecompressor.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/idecompressor.vhdl" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804054 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel_decompressor " "Found entity 1: toplevel_decompressor" {  } { { "../hdl_files/gcu_ic/idecompressor.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/idecompressor.vhdl" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668669804054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/laheikki21/documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/ic.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/laheikki21/documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/ic.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel_interconn-comb_andor " "Found design unit 1: toplevel_interconn-comb_andor" {  } { { "../hdl_files/gcu_ic/ic.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/ic.vhdl" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804056 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel_interconn " "Found entity 1: toplevel_interconn" {  } { { "../hdl_files/gcu_ic/ic.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/ic.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668669804056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/laheikki21/documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/gcu_opcodes_pkg.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file /users/laheikki21/documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/gcu_opcodes_pkg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel_gcu_opcodes " "Found design unit 1: toplevel_gcu_opcodes" {  } { { "../hdl_files/gcu_ic/gcu_opcodes_pkg.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/gcu_opcodes_pkg.vhdl" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668669804058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/laheikki21/documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/decoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/laheikki21/documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/decoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel_decoder-rtl_andor " "Found design unit 1: toplevel_decoder-rtl_andor" {  } { { "../hdl_files/gcu_ic/decoder.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/decoder.vhdl" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804062 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel_decoder " "Found entity 1: toplevel_decoder" {  } { { "../hdl_files/gcu_ic/decoder.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/decoder.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668669804062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mac.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac " "Found entity 1: mac" {  } { { "mac.bdf" "" { Schematic "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/mac.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668669804065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dataram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataram-SYN " "Found design unit 1: dataram-SYN" {  } { { "dataram.vhd" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/dataram.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804068 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataram " "Found entity 1: dataram" {  } { { "dataram.vhd" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/dataram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668669804068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instrom-SYN " "Found design unit 1: instrom-SYN" {  } { { "instrom.vhd" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/instrom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804070 ""} { "Info" "ISGN_ENTITY_NAME" "1 instrom " "Found entity 1: instrom" {  } { { "instrom.vhd" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/instrom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668669804070 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mac " "Elaborating entity \"mac\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1668669804113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel toplevel:toplevel " "Elaborating entity \"toplevel\" for hierarchy \"toplevel:toplevel\"" {  } { { "mac.bdf" "toplevel" { Schematic "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/mac.bdf" { { 112 208 544 320 "toplevel" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669804133 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rf_RF_guard_wire toplevel.vhdl(49) " "Verilog HDL or VHDL warning at toplevel.vhdl(49): object \"rf_RF_guard_wire\" assigned a value but never read" {  } { { "../hdl_files/vhdl/toplevel.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/toplevel.vhdl" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1668669804135 "|mac|toplevel:toplevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ground_signal toplevel.vhdl(200) " "Verilog HDL or VHDL warning at toplevel.vhdl(200): object \"ground_signal\" assigned a value but never read" {  } { { "../hdl_files/vhdl/toplevel.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/toplevel.vhdl" 200 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1668669804136 "|mac|toplevel:toplevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_ifetch toplevel:toplevel\|toplevel_ifetch:inst_fetch " "Elaborating entity \"toplevel_ifetch\" for hierarchy \"toplevel:toplevel\|toplevel_ifetch:inst_fetch\"" {  } { { "../hdl_files/vhdl/toplevel.vhdl" "inst_fetch" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/toplevel.vhdl" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669804176 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc_init ifetch.vhdl(97) " "VHDL Process Statement warning at ifetch.vhdl(97): signal \"pc_init\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../hdl_files/gcu_ic/ifetch.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/ifetch.vhdl" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1668669804177 "|mac|toplevel:toplevel|toplevel_ifetch:inst_fetch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_decompressor toplevel:toplevel\|toplevel_decompressor:decomp " "Elaborating entity \"toplevel_decompressor\" for hierarchy \"toplevel:toplevel\|toplevel_decompressor:decomp\"" {  } { { "../hdl_files/vhdl/toplevel.vhdl" "decomp" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/toplevel.vhdl" 561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669804200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_decoder toplevel:toplevel\|toplevel_decoder:inst_decoder " "Elaborating entity \"toplevel_decoder\" for hierarchy \"toplevel:toplevel\|toplevel_decoder:inst_decoder\"" {  } { { "../hdl_files/vhdl/toplevel.vhdl" "inst_decoder" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/toplevel.vhdl" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669804215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fu_ldh_ldhu_ldq_ldqu_ldw_sth_stq_stw_always_3 toplevel:toplevel\|fu_ldh_ldhu_ldq_ldqu_ldw_sth_stq_stw_always_3:fu_LSU " "Elaborating entity \"fu_ldh_ldhu_ldq_ldqu_ldw_sth_stq_stw_always_3\" for hierarchy \"toplevel:toplevel\|fu_ldh_ldhu_ldq_ldqu_ldw_sth_stq_stw_always_3:fu_LSU\"" {  } { { "../hdl_files/vhdl/toplevel.vhdl" "fu_LSU" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/toplevel.vhdl" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669804245 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "idx ldh_ldhu_ldq_ldqu_ldw_sth_stq_stw.vhdl(142) " "Verilog HDL or VHDL warning at ldh_ldhu_ldq_ldqu_ldw_sth_stq_stw.vhdl(142): object \"idx\" assigned a value but never read" {  } { { "../hdl_files/vhdl/ldh_ldhu_ldq_ldqu_ldw_sth_stq_stw.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/ldh_ldhu_ldq_ldqu_ldw_sth_stq_stw.vhdl" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1668669804246 "|mac|toplevel:toplevel|fu_ldh_ldhu_ldq_ldqu_ldw_sth_stq_stw_always_3:fu_LSU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_1 toplevel:toplevel\|fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_1:fu_ALU " "Elaborating entity \"fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_1\" for hierarchy \"toplevel:toplevel\|fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_1:fu_ALU\"" {  } { { "../hdl_files/vhdl/toplevel.vhdl" "fu_ALU" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/toplevel.vhdl" 653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669804279 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "o1load add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl(264) " "VHDL Process Statement warning at add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl(264): signal \"o1load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../hdl_files/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl" 264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1668669804280 "|mac|toplevel:toplevel|fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_1:fu_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1load add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl(264) " "VHDL Process Statement warning at add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl(264): signal \"t1load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../hdl_files/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl" 264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1668669804280 "|mac|toplevel:toplevel|fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_1:fu_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_arith toplevel:toplevel\|fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_1:fu_ALU\|add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_arith:fu_arch " "Elaborating entity \"add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_arith\" for hierarchy \"toplevel:toplevel\|fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_1:fu_ALU\|add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_arith:fu_arch\"" {  } { { "../hdl_files/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl" "fu_arch" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669804301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_stream_in_1 toplevel:toplevel\|fifo_stream_in_1:fu_INPUT " "Elaborating entity \"fifo_stream_in_1\" for hierarchy \"toplevel:toplevel\|fifo_stream_in_1:fu_INPUT\"" {  } { { "../hdl_files/vhdl/toplevel.vhdl" "fu_INPUT" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/toplevel.vhdl" 668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669804325 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fifo_stream_in_1.vhd(93) " "VHDL Subtype or Type Declaration warning at fifo_stream_in_1.vhd(93): subtype or type has null range" {  } { { "../hdl_files/vhdl/fifo_stream_in_1.vhd" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/fifo_stream_in_1.vhd" 93 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1668669804326 "|mac|toplevel:toplevel|fifo_stream_in_1:fu_INPUT"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "fifo_stream_in_1.vhd(93) " "VHDL warning at fifo_stream_in_1.vhd(93): ignored assignment of value to null range" {  } { { "../hdl_files/vhdl/fifo_stream_in_1.vhd" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/fifo_stream_in_1.vhd" 93 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1668669804326 "|mac|toplevel:toplevel|fifo_stream_in_1:fu_INPUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_stream_out_1 toplevel:toplevel\|fifo_stream_out_1:fu_OUTPUT " "Elaborating entity \"fifo_stream_out_1\" for hierarchy \"toplevel:toplevel\|fifo_stream_out_1:fu_OUTPUT\"" {  } { { "../hdl_files/vhdl/toplevel.vhdl" "fu_OUTPUT" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/toplevel.vhdl" 686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669804339 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fifo_stream_out_1.vhdl(103) " "VHDL Subtype or Type Declaration warning at fifo_stream_out_1.vhdl(103): subtype or type has null range" {  } { { "../hdl_files/vhdl/fifo_stream_out_1.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/fifo_stream_out_1.vhdl" 103 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1668669804340 "|mac|toplevel:toplevel|fifo_stream_out_1:fu_OUTPUT"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "fifo_stream_out_1.vhdl(103) " "VHDL warning at fifo_stream_out_1.vhdl(103): ignored assignment of value to null range" {  } { { "../hdl_files/vhdl/fifo_stream_out_1.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/fifo_stream_out_1.vhdl" 103 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1668669804340 "|mac|toplevel:toplevel|fifo_stream_out_1:fu_OUTPUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fu_mac32 toplevel:toplevel\|fu_mac32:fu_MAC " "Elaborating entity \"fu_mac32\" for hierarchy \"toplevel:toplevel\|fu_mac32:fu_MAC\"" {  } { { "../hdl_files/vhdl/toplevel.vhdl" "fu_MAC" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/toplevel.vhdl" 703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669804351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf_1wr_1rd_always_1_guarded_0 toplevel:toplevel\|rf_1wr_1rd_always_1_guarded_0:rf_RF " "Elaborating entity \"rf_1wr_1rd_always_1_guarded_0\" for hierarchy \"toplevel:toplevel\|rf_1wr_1rd_always_1_guarded_0:rf_RF\"" {  } { { "../hdl_files/vhdl/toplevel.vhdl" "rf_RF" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/toplevel.vhdl" 717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669804367 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "idx rf_1wr_1rd_always_1_guarded_0.vhd(103) " "Verilog HDL or VHDL warning at rf_1wr_1rd_always_1_guarded_0.vhd(103): object \"idx\" assigned a value but never read" {  } { { "../hdl_files/vhdl/rf_1wr_1rd_always_1_guarded_0.vhd" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/rf_1wr_1rd_always_1_guarded_0.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1668669804368 "|mac|toplevel:toplevel|rf_1wr_1rd_always_1_guarded_0:rf_RF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf_1wr_1rd_always_1_guarded_0 toplevel:toplevel\|rf_1wr_1rd_always_1_guarded_0:rf_BOOL " "Elaborating entity \"rf_1wr_1rd_always_1_guarded_0\" for hierarchy \"toplevel:toplevel\|rf_1wr_1rd_always_1_guarded_0:rf_BOOL\"" {  } { { "../hdl_files/vhdl/toplevel.vhdl" "rf_BOOL" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/toplevel.vhdl" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669804398 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "idx rf_1wr_1rd_always_1_guarded_0.vhd(103) " "Verilog HDL or VHDL warning at rf_1wr_1rd_always_1_guarded_0.vhd(103): object \"idx\" assigned a value but never read" {  } { { "../hdl_files/vhdl/rf_1wr_1rd_always_1_guarded_0.vhd" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/rf_1wr_1rd_always_1_guarded_0.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1668669804399 "|mac|toplevel:toplevel|rf_1wr_1rd_always_1_guarded_0:rf_BOOL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_interconn toplevel:toplevel\|toplevel_interconn:ic " "Elaborating entity \"toplevel_interconn\" for hierarchy \"toplevel:toplevel\|toplevel_interconn:ic\"" {  } { { "../hdl_files/vhdl/toplevel.vhdl" "ic" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/toplevel.vhdl" 749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669804413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_input_socket_cons_2 toplevel:toplevel\|toplevel_interconn:ic\|toplevel_input_socket_cons_2:lsu_i1 " "Elaborating entity \"toplevel_input_socket_cons_2\" for hierarchy \"toplevel:toplevel\|toplevel_interconn:ic\|toplevel_input_socket_cons_2:lsu_i1\"" {  } { { "../hdl_files/gcu_ic/ic.vhdl" "lsu_i1" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/ic.vhdl" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669804458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_output_socket_cons_2_1 toplevel:toplevel\|toplevel_interconn:ic\|toplevel_output_socket_cons_2_1:lsu_o1 " "Elaborating entity \"toplevel_output_socket_cons_2_1\" for hierarchy \"toplevel:toplevel\|toplevel_interconn:ic\|toplevel_output_socket_cons_2_1:lsu_o1\"" {  } { { "../hdl_files/gcu_ic/ic.vhdl" "lsu_o1" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/ic.vhdl" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669804470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_input_socket_cons_2 toplevel:toplevel\|toplevel_interconn:ic\|toplevel_input_socket_cons_2:lsu_i2 " "Elaborating entity \"toplevel_input_socket_cons_2\" for hierarchy \"toplevel:toplevel\|toplevel_interconn:ic\|toplevel_input_socket_cons_2:lsu_i2\"" {  } { { "../hdl_files/gcu_ic/ic.vhdl" "lsu_i2" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/ic.vhdl" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669804484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_input_socket_cons_2 toplevel:toplevel\|toplevel_interconn:ic\|toplevel_input_socket_cons_2:bool_i1 " "Elaborating entity \"toplevel_input_socket_cons_2\" for hierarchy \"toplevel:toplevel\|toplevel_interconn:ic\|toplevel_input_socket_cons_2:bool_i1\"" {  } { { "../hdl_files/gcu_ic/ic.vhdl" "bool_i1" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/ic.vhdl" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669804501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_output_socket_cons_2_1 toplevel:toplevel\|toplevel_interconn:ic\|toplevel_output_socket_cons_2_1:bool_o1 " "Elaborating entity \"toplevel_output_socket_cons_2_1\" for hierarchy \"toplevel:toplevel\|toplevel_interconn:ic\|toplevel_output_socket_cons_2_1:bool_o1\"" {  } { { "../hdl_files/gcu_ic/ic.vhdl" "bool_o1" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/ic.vhdl" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669804513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_output_socket_cons_2_1 toplevel:toplevel\|toplevel_interconn:ic\|toplevel_output_socket_cons_2_1:gcu_o1 " "Elaborating entity \"toplevel_output_socket_cons_2_1\" for hierarchy \"toplevel:toplevel\|toplevel_interconn:ic\|toplevel_output_socket_cons_2_1:gcu_o1\"" {  } { { "../hdl_files/gcu_ic/ic.vhdl" "gcu_o1" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/ic.vhdl" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669804530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_output_socket_cons_1_1 toplevel:toplevel\|toplevel_interconn:ic\|toplevel_output_socket_cons_1_1:simm_socket_B1 " "Elaborating entity \"toplevel_output_socket_cons_1_1\" for hierarchy \"toplevel:toplevel\|toplevel_interconn:ic\|toplevel_output_socket_cons_1_1:simm_socket_B1\"" {  } { { "../hdl_files/gcu_ic/ic.vhdl" "simm_socket_B1" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/ic.vhdl" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669804561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stream_source_1 stream_source_1:stream_source_1 " "Elaborating entity \"stream_source_1\" for hierarchy \"stream_source_1:stream_source_1\"" {  } { { "mac.bdf" "stream_source_1" { Schematic "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/mac.bdf" { { -16 8 152 80 "stream_source_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669804578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start_trigger stream_source_1:stream_source_1\|start_trigger:inst7 " "Elaborating entity \"start_trigger\" for hierarchy \"stream_source_1:stream_source_1\|start_trigger:inst7\"" {  } { { "stream_source_1.bdf" "inst7" { Schematic "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/stream_source_1.bdf" { { 296 1144 1240 392 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669804589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tiny_fifo stream_source_1:stream_source_1\|tiny_fifo:inst1 " "Elaborating entity \"tiny_fifo\" for hierarchy \"stream_source_1:stream_source_1\|tiny_fifo:inst1\"" {  } { { "stream_source_1.bdf" "inst1" { Schematic "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/stream_source_1.bdf" { { 40 920 1096 240 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669804602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component\"" {  } { { "tiny_fifo.vhd" "scfifo_component" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/tiny_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669804802 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component\"" {  } { { "tiny_fifo.vhd" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/tiny_fifo.vhd" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668669804814 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component " "Instantiated megafunction \"stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669804814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 64 " "Parameter \"almost_full_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669804814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669804814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669804814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669804814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669804814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669804814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669804814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669804814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669804814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669804814 ""}  } { { "tiny_fifo.vhd" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/tiny_fifo.vhd" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1668669804814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_6i61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_6i61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_6i61 " "Found entity 1: scfifo_6i61" {  } { { "db/scfifo_6i61.tdf" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/db/scfifo_6i61.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668669804870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_6i61 stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated " "Elaborating entity \"scfifo_6i61\" for hierarchy \"stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669804871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_i431.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_i431.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_i431 " "Found entity 1: a_dpfifo_i431" {  } { { "db/a_dpfifo_i431.tdf" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/db/a_dpfifo_i431.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668669804894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_i431 stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo " "Elaborating entity \"a_dpfifo_i431\" for hierarchy \"stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\"" {  } { { "db/scfifo_6i61.tdf" "dpfifo" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/db/scfifo_6i61.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669804895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ad81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ad81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ad81 " "Found entity 1: altsyncram_ad81" {  } { { "db/altsyncram_ad81.tdf" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/db/altsyncram_ad81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669804953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668669804953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ad81 stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|altsyncram_ad81:FIFOram " "Elaborating entity \"altsyncram_ad81\" for hierarchy \"stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|altsyncram_ad81:FIFOram\"" {  } { { "db/a_dpfifo_i431.tdf" "FIFOram" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/db/a_dpfifo_i431.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669804955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_br8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_br8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_br8 " "Found entity 1: cmpr_br8" {  } { { "db/cmpr_br8.tdf" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/db/cmpr_br8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669805016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668669805016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_br8 stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|cmpr_br8:almost_full_comparer " "Elaborating entity \"cmpr_br8\" for hierarchy \"stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|cmpr_br8:almost_full_comparer\"" {  } { { "db/a_dpfifo_i431.tdf" "almost_full_comparer" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/db/a_dpfifo_i431.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_br8 stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|cmpr_br8:three_comparison " "Elaborating entity \"cmpr_br8\" for hierarchy \"stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|cmpr_br8:three_comparison\"" {  } { { "db/a_dpfifo_i431.tdf" "three_comparison" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/db/a_dpfifo_i431.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m8b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m8b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m8b " "Found entity 1: cntr_m8b" {  } { { "db/cntr_m8b.tdf" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/db/cntr_m8b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669805082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668669805082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_m8b stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|cntr_m8b:rd_ptr_msb " "Elaborating entity \"cntr_m8b\" for hierarchy \"stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|cntr_m8b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_i431.tdf" "rd_ptr_msb" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/db/a_dpfifo_i431.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_397.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_397.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_397 " "Found entity 1: cntr_397" {  } { { "db/cntr_397.tdf" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/db/cntr_397.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669805137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668669805137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_397 stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|cntr_397:usedw_counter " "Elaborating entity \"cntr_397\" for hierarchy \"stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|cntr_397:usedw_counter\"" {  } { { "db/a_dpfifo_i431.tdf" "usedw_counter" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/db/a_dpfifo_i431.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n8b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n8b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n8b " "Found entity 1: cntr_n8b" {  } { { "db/cntr_n8b.tdf" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/db/cntr_n8b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669805192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668669805192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n8b stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|cntr_n8b:wr_ptr " "Elaborating entity \"cntr_n8b\" for hierarchy \"stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|cntr_n8b:wr_ptr\"" {  } { { "db/a_dpfifo_i431.tdf" "wr_ptr" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/db/a_dpfifo_i431.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiforeader stream_source_1:stream_source_1\|fiforeader:inst3 " "Elaborating entity \"fiforeader\" for hierarchy \"stream_source_1:stream_source_1\|fiforeader:inst3\"" {  } { { "stream_source_1.bdf" "inst3" { Schematic "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/stream_source_1.bdf" { { 56 696 872 184 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_src1 stream_source_1:stream_source_1\|data_src1:inst " "Elaborating entity \"data_src1\" for hierarchy \"stream_source_1:stream_source_1\|data_src1:inst\"" {  } { { "stream_source_1.bdf" "inst" { Schematic "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/stream_source_1.bdf" { { 72 416 632 200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram stream_source_1:stream_source_1\|data_src1:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"stream_source_1:stream_source_1\|data_src1:inst\|altsyncram:altsyncram_component\"" {  } { { "data_src1.v" "altsyncram_component" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/data_src1.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805315 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stream_source_1:stream_source_1\|data_src1:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"stream_source_1:stream_source_1\|data_src1:inst\|altsyncram:altsyncram_component\"" {  } { { "data_src1.v" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/data_src1.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668669805330 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "stream_source_1:stream_source_1\|data_src1:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"stream_source_1:stream_source_1\|data_src1:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../tta_stream_1_in.mif " "Parameter \"init_file\" = \"../tta_stream_1_in.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805330 ""}  } { { "data_src1.v" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/data_src1.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1668669805330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_72b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_72b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_72b1 " "Found entity 1: altsyncram_72b1" {  } { { "db/altsyncram_72b1.tdf" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/db/altsyncram_72b1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669805377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668669805377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_72b1 stream_source_1:stream_source_1\|data_src1:inst\|altsyncram:altsyncram_component\|altsyncram_72b1:auto_generated " "Elaborating entity \"altsyncram_72b1\" for hierarchy \"stream_source_1:stream_source_1\|data_src1:inst\|altsyncram:altsyncram_component\|altsyncram_72b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_37a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_37a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_37a " "Found entity 1: decode_37a" {  } { { "db/decode_37a.tdf" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/db/decode_37a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669805565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668669805565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_37a stream_source_1:stream_source_1\|data_src1:inst\|altsyncram:altsyncram_component\|altsyncram_72b1:auto_generated\|decode_37a:rden_decode " "Elaborating entity \"decode_37a\" for hierarchy \"stream_source_1:stream_source_1\|data_src1:inst\|altsyncram:altsyncram_component\|altsyncram_72b1:auto_generated\|decode_37a:rden_decode\"" {  } { { "db/altsyncram_72b1.tdf" "rden_decode" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/db/altsyncram_72b1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qlb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qlb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qlb " "Found entity 1: mux_qlb" {  } { { "db/mux_qlb.tdf" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/db/mux_qlb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669805623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668669805623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qlb stream_source_1:stream_source_1\|data_src1:inst\|altsyncram:altsyncram_component\|altsyncram_72b1:auto_generated\|mux_qlb:mux2 " "Elaborating entity \"mux_qlb\" for hierarchy \"stream_source_1:stream_source_1\|data_src1:inst\|altsyncram:altsyncram_component\|altsyncram_72b1:auto_generated\|mux_qlb:mux2\"" {  } { { "db/altsyncram_72b1.tdf" "mux2" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/db/altsyncram_72b1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_gen stream_source_1:stream_source_1\|addr_gen:inst5 " "Elaborating entity \"addr_gen\" for hierarchy \"stream_source_1:stream_source_1\|addr_gen:inst5\"" {  } { { "stream_source_1.bdf" "inst5" { Schematic "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/stream_source_1.bdf" { { 72 200 360 168 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805641 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 addr_gen.v(26) " "Verilog HDL assignment warning at addr_gen.v(26): truncated value with size 32 to match size of target (14)" {  } { { "addr_gen.v" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/addr_gen.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668669805642 "|mac|stream_source_1:stream_source_1|addr_gen:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usedw_to_status stream_source_1:stream_source_1\|usedw_to_status:inst6 " "Elaborating entity \"usedw_to_status\" for hierarchy \"stream_source_1:stream_source_1\|usedw_to_status:inst6\"" {  } { { "stream_source_1.bdf" "inst6" { Schematic "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/stream_source_1.bdf" { { 112 1144 1360 208 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataram dataram:dataram " "Elaborating entity \"dataram\" for hierarchy \"dataram:dataram\"" {  } { { "mac.bdf" "dataram" { Schematic "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/mac.bdf" { { 344 256 472 472 "dataram" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dataram:dataram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dataram:dataram\|altsyncram:altsyncram_component\"" {  } { { "dataram.vhd" "altsyncram_component" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/dataram.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805721 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataram:dataram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dataram:dataram\|altsyncram:altsyncram_component\"" {  } { { "dataram.vhd" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/dataram.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668669805736 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataram:dataram\|altsyncram:altsyncram_component " "Instantiated megafunction \"dataram:dataram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../tta_stream_1_in.mif " "Parameter \"init_file\" = \"../tta_stream_1_in.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805736 ""}  } { { "dataram.vhd" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/dataram.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1668669805736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ivt3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ivt3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ivt3 " "Found entity 1: altsyncram_ivt3" {  } { { "db/altsyncram_ivt3.tdf" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/db/altsyncram_ivt3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669805786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668669805786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ivt3 dataram:dataram\|altsyncram:altsyncram_component\|altsyncram_ivt3:auto_generated " "Elaborating entity \"altsyncram_ivt3\" for hierarchy \"dataram:dataram\|altsyncram:altsyncram_component\|altsyncram_ivt3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "checksum checksum:inst " "Elaborating entity \"checksum\" for hierarchy \"checksum:inst\"" {  } { { "mac.bdf" "inst" { Schematic "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/mac.bdf" { { 328 688 896 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805837 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 checksum.v(32) " "Verilog HDL assignment warning at checksum.v(32): truncated value with size 32 to match size of target (16)" {  } { { "checksum.v" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/checksum.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668669805838 "|mac|checksum:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrom instrom:instrom " "Elaborating entity \"instrom\" for hierarchy \"instrom:instrom\"" {  } { { "mac.bdf" "instrom" { Schematic "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/mac.bdf" { { 560 256 472 688 "instrom" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669805852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instrom:instrom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instrom:instrom\|altsyncram:altsyncram_component\"" {  } { { "instrom.vhd" "altsyncram_component" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/instrom.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669806008 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instrom:instrom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instrom:instrom\|altsyncram:altsyncram_component\"" {  } { { "instrom.vhd" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/instrom.vhd" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668669806024 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instrom:instrom\|altsyncram:altsyncram_component " "Instantiated megafunction \"instrom:instrom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669806024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669806024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669806024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669806024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669806024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669806024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669806024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669806024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669806024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669806024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669806024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669806024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669806024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669806024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669806024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669806024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669806024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669806024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669806024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669806024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../fir-with-mac.mif " "Parameter \"init_file\" = \"../fir-with-mac.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669806024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669806024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669806024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669806024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669806024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669806024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669806024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669806024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669806024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669806024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669806024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669806024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669806024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669806024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669806024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669806024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669806024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669806024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 84 " "Parameter \"width_a\" = \"84\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669806024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669806024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669806024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669806024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669806024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669806024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669806024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669806024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669806024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669806024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669806024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669806024 ""}  } { { "instrom.vhd" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/instrom.vhd" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1668669806024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6is3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6is3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6is3 " "Found entity 1: altsyncram_6is3" {  } { { "db/altsyncram_6is3.tdf" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/db/altsyncram_6is3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669806078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668669806078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6is3 instrom:instrom\|altsyncram:altsyncram_component\|altsyncram_6is3:auto_generated " "Elaborating entity \"altsyncram_6is3\" for hierarchy \"instrom:instrom\|altsyncram:altsyncram_component\|altsyncram_6is3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669806080 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 124 C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/fir-with-mac.mif " "Memory depth (256) in the design file differs from memory depth (124) in the Memory Initialization File \"C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/fir-with-mac.mif\" -- setting initial value for remaining addresses to 0" {  } { { "instrom.vhd" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/instrom.vhd" 59 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1668669806085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_init pc_init:pc_init " "Elaborating entity \"pc_init\" for hierarchy \"pc_init:pc_init\"" {  } { { "mac.bdf" "pc_init" { Schematic "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/mac.bdf" { { 224 -264 -104 304 "pc_init" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669806191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nt14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nt14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nt14 " "Found entity 1: altsyncram_nt14" {  } { { "db/altsyncram_nt14.tdf" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/db/altsyncram_nt14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669807276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668669807276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lrc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lrc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lrc " "Found entity 1: mux_lrc" {  } { { "db/mux_lrc.tdf" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/db/mux_lrc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669807524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668669807524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4uf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4uf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4uf " "Found entity 1: decode_4uf" {  } { { "db/decode_4uf.tdf" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/db/decode_4uf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669807644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668669807644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hfi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hfi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hfi " "Found entity 1: cntr_hfi" {  } { { "db/cntr_hfi.tdf" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/db/cntr_hfi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669807793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668669807793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_kfc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_kfc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_kfc " "Found entity 1: cmpr_kfc" {  } { { "db/cmpr_kfc.tdf" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/db/cmpr_kfc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669807850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668669807850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_c5j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_c5j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_c5j " "Found entity 1: cntr_c5j" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/db/cntr_c5j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669807936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668669807936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8fi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8fi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8fi " "Found entity 1: cntr_8fi" {  } { { "db/cntr_8fi.tdf" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/db/cntr_8fi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669808086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668669808086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ifc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ifc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ifc " "Found entity 1: cmpr_ifc" {  } { { "db/cmpr_ifc.tdf" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/db/cmpr_ifc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669808141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668669808141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p1j " "Found entity 1: cntr_p1j" {  } { { "db/cntr_p1j.tdf" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/db/cntr_p1j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669808235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668669808235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_efc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_efc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_efc " "Found entity 1: cmpr_efc" {  } { { "db/cmpr_efc.tdf" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/db/cmpr_efc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669808288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668669808288 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668669808406 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "toplevel:toplevel\|fu_mac32:fu_MAC\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"toplevel:toplevel\|fu_mac32:fu_MAC\|Mult0\"" {  } { { "../hdl_files/vhdl/mac.vhdl" "Mult0" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/mac.vhdl" 56 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668669809731 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1668669809731 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "toplevel:toplevel\|fu_mac32:fu_MAC\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"toplevel:toplevel\|fu_mac32:fu_MAC\|lpm_mult:Mult0\"" {  } { { "../hdl_files/vhdl/mac.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/mac.vhdl" 56 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668669809836 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "toplevel:toplevel\|fu_mac32:fu_MAC\|lpm_mult:Mult0 " "Instantiated megafunction \"toplevel:toplevel\|fu_mac32:fu_MAC\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669809836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669809836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669809836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669809836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669809836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669809836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669809836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669809836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668669809836 ""}  } { { "../hdl_files/vhdl/mac.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/mac.vhdl" 56 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1668669809836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_r4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_r4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_r4t " "Found entity 1: mult_r4t" {  } { { "db/mult_r4t.tdf" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/db/mult_r4t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668669809888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668669809888 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:toplevel\|fu_mac32:fu_MAC\|lpm_mult:Mult0\|mult_r4t:auto_generated\|mac_mult7 " "Synthesized away node \"toplevel:toplevel\|fu_mac32:fu_MAC\|lpm_mult:Mult0\|mult_r4t:auto_generated\|mac_mult7\"" {  } { { "db/mult_r4t.tdf" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/db/mult_r4t.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../hdl_files/vhdl/mac.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/mac.vhdl" 56 -1 0 } } { "../hdl_files/vhdl/toplevel.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/toplevel.vhdl" 703 0 0 } } { "mac.bdf" "" { Schematic "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/mac.bdf" { { 112 208 544 320 "toplevel" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668669809960 "|mac|toplevel:toplevel|fu_mac32:fu_MAC|lpm_mult:Mult0|mult_r4t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:toplevel\|fu_mac32:fu_MAC\|lpm_mult:Mult0\|mult_r4t:auto_generated\|mac_out8 " "Synthesized away node \"toplevel:toplevel\|fu_mac32:fu_MAC\|lpm_mult:Mult0\|mult_r4t:auto_generated\|mac_out8\"" {  } { { "db/mult_r4t.tdf" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/db/mult_r4t.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../hdl_files/vhdl/mac.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/mac.vhdl" 56 -1 0 } } { "../hdl_files/vhdl/toplevel.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/toplevel.vhdl" 703 0 0 } } { "mac.bdf" "" { Schematic "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/mac.bdf" { { 112 208 544 320 "toplevel" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668669809960 "|mac|toplevel:toplevel|fu_mac32:fu_MAC|lpm_mult:Mult0|mult_r4t:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1668669809960 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1668669809960 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1668669811010 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1668669811010 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "checksum.v" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/checksum.v" 29 -1 0 } } { "start_trigger.v" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/start_trigger.v" 17 -1 0 } } { "../hdl_files/gcu_ic/ifetch.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/ifetch.vhdl" 77 -1 0 } } { "../hdl_files/vhdl/ldh_ldhu_ldq_ldqu_ldw_sth_stq_stw.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/ldh_ldhu_ldq_ldqu_ldw_sth_stq_stw.vhdl" 148 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1668669811040 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1668669811040 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "toplevel:toplevel\|toplevel_ifetch:inst_fetch\|reset_cntr\[0\] Low " "Register toplevel:toplevel\|toplevel_ifetch:inst_fetch\|reset_cntr\[0\] will power up to Low" {  } { { "../hdl_files/gcu_ic/ifetch.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/ifetch.vhdl" 96 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1668669811835 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "toplevel:toplevel\|toplevel_ifetch:inst_fetch\|reset_cntr\[31\] Low " "Register toplevel:toplevel\|toplevel_ifetch:inst_fetch\|reset_cntr\[31\] will power up to Low" {  } { { "../hdl_files/gcu_ic/ifetch.vhdl" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/ifetch.vhdl" 96 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1668669811835 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1668669811835 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668669811983 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1668669813840 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "dataram:dataram\|altsyncram:altsyncram_component\|altsyncram_ivt3:auto_generated\|ALTSYNCRAM 7 " "Removed 7 MSB VCC or GND address nodes from RAM block \"dataram:dataram\|altsyncram:altsyncram_component\|altsyncram_ivt3:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_ivt3.tdf" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/db/altsyncram_ivt3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dataram.vhd" "" { Text "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/dataram.vhd" 62 0 0 } } { "mac.bdf" "" { Schematic "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/mac.bdf" { { 344 256 472 472 "dataram" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668669813847 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1668669813928 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1668669813929 ""}
{ "Warning" "WFTM_IGNORED_NOT_GATE_PUSH_ASSIGNMENT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff " "The assignment to disallow NOT gate push-back on register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff\" is ignored" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 942 -1 0 } }  } 0 18057 "The assignment to disallow NOT gate push-back on register \"%1!s!\" is ignored" 0 0 "Quartus II" 0 -1 1668669814127 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668669814242 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1668669814761 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1668669814761 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668669814800 "|mac|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1668669814800 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668669814875 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/output_files/mac.map.smsg " "Generated suppressed messages file C:/Users/laheikki21/Documents/assp/04-fir-tta-with-mac-vhdl/quartus/output_files/mac.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1668669815195 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 158 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 158 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1668669815854 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1668669815897 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668669815897 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4098 " "Implemented 4098 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1668669816272 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1668669816272 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3863 " "Implemented 3863 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1668669816272 ""} { "Info" "ICUT_CUT_TM_RAMS" "218 " "Implemented 218 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1668669816272 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1668669816272 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1668669816272 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4752 " "Peak virtual memory: 4752 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1668669816337 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 17 09:23:36 2022 " "Processing ended: Thu Nov 17 09:23:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1668669816337 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1668669816337 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1668669816337 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1668669816337 ""}
