Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,1300
design__instance__area,14687.6
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00010726173059083521
power__switching__total,0.0000524066635989584
power__leakage__total,9.874322586256312E-7
power__total,0.00016065582167357206
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2582289177801001
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2594186050513595
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10650811090106925
timing__setup__ws__corner:nom_fast_1p32V_m40C,11.242248339356108
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.106508
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.493132
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2694713972678965
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.270587448994965
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6187809328960091
timing__setup__ws__corner:nom_slow_1p08V_125C,5.124913083412501
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.618781
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,16.727697
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.26257971540320135
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2637304338451943
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2888031007197687
timing__setup__ws__corner:nom_typ_1p20V_25C,9.011682322107017
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.288803
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,17.863192
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2582289177801001
clock__skew__worst_setup,0.2594186050513595
timing__hold__ws,0.10650811090106925
timing__setup__ws,5.124913083412501
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.106508
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,16.727697
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1300
design__instance__area__stdcell,14687.6
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.507492
design__instance__utilization__stdcell,0.507492
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,2
design__instance__area__class:buffer,14.5152
design__instance__count__class:inverter,36
design__instance__area__class:inverter,199.584
design__instance__count__class:sequential_cell,38
design__instance__area__class:sequential_cell,1792.63
design__instance__count__class:multi_input_combinational_cell,1075
design__instance__area__class:multi_input_combinational_cell,10948.1
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,144
design__instance__area__class:timing_repair_buffer,1687.39
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,33379.3
design__violations,0
design__instance__count__class:clock_buffer,5
design__instance__area__class:clock_buffer,45.36
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,35
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1357
route__net__special,2
route__drc_errors__iter:0,1588
route__wirelength__iter:0,39956
route__drc_errors__iter:1,863
route__wirelength__iter:1,39633
route__drc_errors__iter:2,915
route__wirelength__iter:2,39539
route__drc_errors__iter:3,157
route__wirelength__iter:3,39025
route__drc_errors__iter:4,37
route__wirelength__iter:4,38952
route__drc_errors__iter:5,0
route__wirelength__iter:5,38951
route__drc_errors,0
route__wirelength,38951
route__vias,9989
route__vias__singlecut,9989
route__vias__multicut,0
design__disconnected_pin__count,15
design__critical_disconnected_pin__count,0
route__wirelength__max,242.11
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,25
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,25
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,25
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,25
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00000587505
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000603075
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000185183
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000603075
design_powergrid__voltage__worst,0.00000603075
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.00000603075
design_powergrid__drop__worst__net:VPWR,0.00000587505
design_powergrid__voltage__worst__net:VGND,0.00000603075
design_powergrid__drop__worst__net:VGND,0.00000603075
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00000198000000000000010098367454747236848788816132582724094390869140625
ir__drop__worst,0.000005879999999999999606863955448066150211161584593355655670166015625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
