INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Sun Sep 21 21:08:49 2025
| Host         : shp running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : subdiag_fast
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.245ns  (required time - arrival time)
  Source:                 load2/data_one_slot_break_r/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addf0/ip/LZCAndShifter/level3_d1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.216ns  (logic 1.731ns (21.069%)  route 6.485ns (78.931%))
  Logic Levels:           21  (CARRY4=3 LUT2=2 LUT3=4 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.317ns = ( 11.317 - 10.000 ) 
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=843, unset)          1.511     1.511    load2/data_one_slot_break_r/control/clk
    SLICE_X7Y98          FDRE                                         r  load2/data_one_slot_break_r/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.223     1.734 r  load2/data_one_slot_break_r/control/fullReg_reg/Q
                         net (fo=121, routed)         0.606     2.340    mem_controller3/read_arbiter/data/fullReg
    SLICE_X4Y98          LUT5 (Prop_lut5_I2_O)        0.049     2.389 f  mem_controller3/read_arbiter/data/ltOp_carry__2_i_24/O
                         net (fo=1, routed)           0.261     2.650    buffer3/fifo/control/ltOp_carry__2_i_3
    SLICE_X5Y98          LUT5 (Prop_lut5_I4_O)        0.136     2.786 f  buffer3/fifo/control/ltOp_carry__2_i_15/O
                         net (fo=5, routed)           0.423     3.210    buffer3/fifo/control/outputValid_reg_37
    SLICE_X6Y96          LUT4 (Prop_lut4_I3_O)        0.043     3.253 r  buffer3/fifo/control/ltOp_carry_i_45/O
                         net (fo=1, routed)           0.230     3.482    buffer3/fifo/control/ltOp_carry_i_45_n_0
    SLICE_X7Y96          LUT5 (Prop_lut5_I4_O)        0.043     3.525 r  buffer3/fifo/control/ltOp_carry_i_34/O
                         net (fo=4, routed)           0.257     3.782    buffer3/fifo/control/outputValid_reg_21
    SLICE_X6Y95          LUT2 (Prop_lut2_I0_O)        0.047     3.829 r  buffer3/fifo/control/ltOp_carry_i_18/O
                         net (fo=24, routed)          0.430     4.260    buffer3/fifo/control/outputValid_reg_5
    SLICE_X4Y94          LUT3 (Prop_lut3_I1_O)        0.143     4.403 r  buffer3/fifo/control/ltOp_carry__0_i_14/O
                         net (fo=2, routed)           0.285     4.687    mulf0/ip/RoundingAdder/eqOp_carry_i_1_2
    SLICE_X3Y92          LUT6 (Prop_lut6_I5_O)        0.136     4.823 f  mulf0/ip/RoundingAdder/ltOp_carry__0_i_22/O
                         net (fo=2, routed)           0.489     5.312    mulf0/ip/RoundingAdder/ltOp_carry__0_i_22_n_0
    SLICE_X6Y91          LUT3 (Prop_lut3_I0_O)        0.043     5.355 r  mulf0/ip/RoundingAdder/eqOp_carry_i_1/O
                         net (fo=1, routed)           0.000     5.355    cmpf0/operator/operator/ExpFracCmp/eqOp_carry__0_0[3]
    SLICE_X6Y91          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     5.535 r  cmpf0/operator/operator/ExpFracCmp/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.535    cmpf0/operator/operator/ExpFracCmp/eqOp_carry_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.589 r  cmpf0/operator/operator/ExpFracCmp/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.589    cmpf0/operator/operator/ExpFracCmp/eqOp_carry__0_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.699 f  cmpf0/operator/operator/ExpFracCmp/eqOp_carry__1/CO[2]
                         net (fo=2, routed)           0.486     6.184    mulf0/ip/RoundingAdder/Cin_1_d1_i_27_1[0]
    SLICE_X8Y95          LUT5 (Prop_lut5_I3_O)        0.128     6.312 f  mulf0/ip/RoundingAdder/Cin_1_d1_i_30/O
                         net (fo=1, routed)           0.186     6.498    mulf0/ip/RoundingAdder/Cin_1_d1_i_30_n_0
    SLICE_X11Y95         LUT3 (Prop_lut3_I0_O)        0.043     6.541 r  mulf0/ip/RoundingAdder/Cin_1_d1_i_27/O
                         net (fo=1, routed)           0.187     6.728    buffer3/fifo/control/Cin_1_d1_i_23_0
    SLICE_X9Y95          LUT6 (Prop_lut6_I2_O)        0.043     6.771 r  buffer3/fifo/control/Cin_1_d1_i_24/O
                         net (fo=6, routed)           0.314     7.084    mulf0/ip/RoundingAdder/Cin_1_d1_i_13_0
    SLICE_X11Y95         LUT6 (Prop_lut6_I5_O)        0.043     7.127 f  mulf0/ip/RoundingAdder/Cin_1_d1_i_21/O
                         net (fo=1, routed)           0.346     7.473    control_merge0/one_slot_break_r/control/Cin_1_d1_i_13_0
    SLICE_X12Y97         LUT6 (Prop_lut6_I2_O)        0.043     7.516 f  control_merge0/one_slot_break_r/control/Cin_1_d1_i_18/O
                         net (fo=2, routed)           0.291     7.807    fork4/control/generateBlocks[0].regblock/Cin_1_d1_i_4_0
    SLICE_X11Y96         LUT6 (Prop_lut6_I1_O)        0.043     7.850 f  fork4/control/generateBlocks[0].regblock/Cin_1_d1_i_13/O
                         net (fo=1, routed)           0.150     8.000    fork4/control/generateBlocks[0].regblock/Cin_1_d1_i_13_n_0
    SLICE_X11Y96         LUT6 (Prop_lut6_I1_O)        0.043     8.043 f  fork4/control/generateBlocks[0].regblock/Cin_1_d1_i_4/O
                         net (fo=1, routed)           0.101     8.144    mulf0/ip/RoundingAdder/X_2_d2_reg[0]_0
    SLICE_X11Y96         LUT6 (Prop_lut6_I2_O)        0.043     8.187 r  mulf0/ip/RoundingAdder/Cin_1_d1_i_1__0/O
                         net (fo=148, routed)         0.290     8.477    mulf0/ip/RoundingAdder/E[0]
    SLICE_X11Y94         LUT2 (Prop_lut2_I0_O)        0.043     8.520 r  mulf0/ip/RoundingAdder/Cin_1_d1_i_1/O
                         net (fo=378, routed)         0.760     9.280    addf0/ip/LZCAndShifter/one_slot_break_dv_ready
    SLICE_X11Y82         LUT3 (Prop_lut3_I2_O)        0.052     9.332 r  addf0/ip/LZCAndShifter/level3_d1[7]_i_1/O
                         net (fo=8, routed)           0.395     9.727    addf0/ip/LZCAndShifter/level3_d1[7]_i_1_n_0
    SLICE_X11Y82         FDRE                                         r  addf0/ip/LZCAndShifter/level3_d1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=843, unset)          1.317    11.317    addf0/ip/LZCAndShifter/clk
    SLICE_X11Y82         FDRE                                         r  addf0/ip/LZCAndShifter/level3_d1_reg[0]/C
                         clock pessimism              0.087    11.404    
                         clock uncertainty           -0.035    11.369    
    SLICE_X11Y82         FDRE (Setup_fdre_C_R)       -0.397    10.972    addf0/ip/LZCAndShifter/level3_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.972    
                         arrival time                          -9.727    
  -------------------------------------------------------------------
                         slack                                  1.245    




