Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Sep  8 21:05:56 2022
| Host         : Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.317        0.000                      0                  170        0.121        0.000                      0                  170        4.500        0.000                       0                    91  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.317        0.000                      0                  170        0.121        0.000                      0                  170        4.500        0.000                       0                    91  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.317ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.317ns  (required time - arrival time)
  Source:                 seven_seg/count_fast_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/count_fast_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 0.932ns (29.192%)  route 2.261ns (70.808%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.724     5.327    seven_seg/clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  seven_seg/count_fast_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  seven_seg/count_fast_reg[0]/Q
                         net (fo=3, routed)           1.086     6.869    seven_seg/count_fast[0]
    SLICE_X0Y91          LUT5 (Prop_lut5_I0_O)        0.150     7.019 f  seven_seg/count_fast[16]_i_2/O
                         net (fo=1, routed)           0.306     7.325    seven_seg/count_fast[16]_i_2_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I4_O)        0.326     7.651 r  seven_seg/count_fast[16]_i_1/O
                         net (fo=17, routed)          0.869     8.519    seven_seg/count_fast[16]_i_1_n_0
    SLICE_X1Y90          FDRE                                         r  seven_seg/count_fast_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.603    15.026    seven_seg/clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  seven_seg/count_fast_reg[5]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X1Y90          FDRE (Setup_fdre_C_R)       -0.429    14.836    seven_seg/count_fast_reg[5]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -8.519    
  -------------------------------------------------------------------
                         slack                                  6.317    

Slack (MET) :             6.317ns  (required time - arrival time)
  Source:                 seven_seg/count_fast_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/count_fast_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 0.932ns (29.192%)  route 2.261ns (70.808%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.724     5.327    seven_seg/clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  seven_seg/count_fast_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  seven_seg/count_fast_reg[0]/Q
                         net (fo=3, routed)           1.086     6.869    seven_seg/count_fast[0]
    SLICE_X0Y91          LUT5 (Prop_lut5_I0_O)        0.150     7.019 f  seven_seg/count_fast[16]_i_2/O
                         net (fo=1, routed)           0.306     7.325    seven_seg/count_fast[16]_i_2_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I4_O)        0.326     7.651 r  seven_seg/count_fast[16]_i_1/O
                         net (fo=17, routed)          0.869     8.519    seven_seg/count_fast[16]_i_1_n_0
    SLICE_X1Y90          FDRE                                         r  seven_seg/count_fast_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.603    15.026    seven_seg/clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  seven_seg/count_fast_reg[6]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X1Y90          FDRE (Setup_fdre_C_R)       -0.429    14.836    seven_seg/count_fast_reg[6]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -8.519    
  -------------------------------------------------------------------
                         slack                                  6.317    

Slack (MET) :             6.317ns  (required time - arrival time)
  Source:                 seven_seg/count_fast_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/count_fast_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 0.932ns (29.192%)  route 2.261ns (70.808%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.724     5.327    seven_seg/clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  seven_seg/count_fast_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  seven_seg/count_fast_reg[0]/Q
                         net (fo=3, routed)           1.086     6.869    seven_seg/count_fast[0]
    SLICE_X0Y91          LUT5 (Prop_lut5_I0_O)        0.150     7.019 f  seven_seg/count_fast[16]_i_2/O
                         net (fo=1, routed)           0.306     7.325    seven_seg/count_fast[16]_i_2_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I4_O)        0.326     7.651 r  seven_seg/count_fast[16]_i_1/O
                         net (fo=17, routed)          0.869     8.519    seven_seg/count_fast[16]_i_1_n_0
    SLICE_X1Y90          FDRE                                         r  seven_seg/count_fast_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.603    15.026    seven_seg/clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  seven_seg/count_fast_reg[7]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X1Y90          FDRE (Setup_fdre_C_R)       -0.429    14.836    seven_seg/count_fast_reg[7]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -8.519    
  -------------------------------------------------------------------
                         slack                                  6.317    

Slack (MET) :             6.317ns  (required time - arrival time)
  Source:                 seven_seg/count_fast_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/count_fast_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 0.932ns (29.192%)  route 2.261ns (70.808%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.724     5.327    seven_seg/clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  seven_seg/count_fast_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  seven_seg/count_fast_reg[0]/Q
                         net (fo=3, routed)           1.086     6.869    seven_seg/count_fast[0]
    SLICE_X0Y91          LUT5 (Prop_lut5_I0_O)        0.150     7.019 f  seven_seg/count_fast[16]_i_2/O
                         net (fo=1, routed)           0.306     7.325    seven_seg/count_fast[16]_i_2_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I4_O)        0.326     7.651 r  seven_seg/count_fast[16]_i_1/O
                         net (fo=17, routed)          0.869     8.519    seven_seg/count_fast[16]_i_1_n_0
    SLICE_X1Y90          FDRE                                         r  seven_seg/count_fast_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.603    15.026    seven_seg/clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  seven_seg/count_fast_reg[8]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X1Y90          FDRE (Setup_fdre_C_R)       -0.429    14.836    seven_seg/count_fast_reg[8]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -8.519    
  -------------------------------------------------------------------
                         slack                                  6.317    

Slack (MET) :             6.455ns  (required time - arrival time)
  Source:                 seven_seg/count_fast_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/count_fast_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 0.932ns (30.515%)  route 2.122ns (69.485%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.724     5.327    seven_seg/clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  seven_seg/count_fast_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  seven_seg/count_fast_reg[0]/Q
                         net (fo=3, routed)           1.086     6.869    seven_seg/count_fast[0]
    SLICE_X0Y91          LUT5 (Prop_lut5_I0_O)        0.150     7.019 f  seven_seg/count_fast[16]_i_2/O
                         net (fo=1, routed)           0.306     7.325    seven_seg/count_fast[16]_i_2_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I4_O)        0.326     7.651 r  seven_seg/count_fast[16]_i_1/O
                         net (fo=17, routed)          0.730     8.381    seven_seg/count_fast[16]_i_1_n_0
    SLICE_X1Y89          FDRE                                         r  seven_seg/count_fast_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.603    15.026    seven_seg/clk_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  seven_seg/count_fast_reg[1]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X1Y89          FDRE (Setup_fdre_C_R)       -0.429    14.836    seven_seg/count_fast_reg[1]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -8.381    
  -------------------------------------------------------------------
                         slack                                  6.455    

Slack (MET) :             6.455ns  (required time - arrival time)
  Source:                 seven_seg/count_fast_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/count_fast_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 0.932ns (30.515%)  route 2.122ns (69.485%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.724     5.327    seven_seg/clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  seven_seg/count_fast_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  seven_seg/count_fast_reg[0]/Q
                         net (fo=3, routed)           1.086     6.869    seven_seg/count_fast[0]
    SLICE_X0Y91          LUT5 (Prop_lut5_I0_O)        0.150     7.019 f  seven_seg/count_fast[16]_i_2/O
                         net (fo=1, routed)           0.306     7.325    seven_seg/count_fast[16]_i_2_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I4_O)        0.326     7.651 r  seven_seg/count_fast[16]_i_1/O
                         net (fo=17, routed)          0.730     8.381    seven_seg/count_fast[16]_i_1_n_0
    SLICE_X1Y89          FDRE                                         r  seven_seg/count_fast_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.603    15.026    seven_seg/clk_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  seven_seg/count_fast_reg[2]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X1Y89          FDRE (Setup_fdre_C_R)       -0.429    14.836    seven_seg/count_fast_reg[2]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -8.381    
  -------------------------------------------------------------------
                         slack                                  6.455    

Slack (MET) :             6.455ns  (required time - arrival time)
  Source:                 seven_seg/count_fast_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/count_fast_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 0.932ns (30.515%)  route 2.122ns (69.485%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.724     5.327    seven_seg/clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  seven_seg/count_fast_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  seven_seg/count_fast_reg[0]/Q
                         net (fo=3, routed)           1.086     6.869    seven_seg/count_fast[0]
    SLICE_X0Y91          LUT5 (Prop_lut5_I0_O)        0.150     7.019 f  seven_seg/count_fast[16]_i_2/O
                         net (fo=1, routed)           0.306     7.325    seven_seg/count_fast[16]_i_2_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I4_O)        0.326     7.651 r  seven_seg/count_fast[16]_i_1/O
                         net (fo=17, routed)          0.730     8.381    seven_seg/count_fast[16]_i_1_n_0
    SLICE_X1Y89          FDRE                                         r  seven_seg/count_fast_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.603    15.026    seven_seg/clk_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  seven_seg/count_fast_reg[3]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X1Y89          FDRE (Setup_fdre_C_R)       -0.429    14.836    seven_seg/count_fast_reg[3]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -8.381    
  -------------------------------------------------------------------
                         slack                                  6.455    

Slack (MET) :             6.455ns  (required time - arrival time)
  Source:                 seven_seg/count_fast_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/count_fast_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 0.932ns (30.515%)  route 2.122ns (69.485%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.724     5.327    seven_seg/clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  seven_seg/count_fast_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  seven_seg/count_fast_reg[0]/Q
                         net (fo=3, routed)           1.086     6.869    seven_seg/count_fast[0]
    SLICE_X0Y91          LUT5 (Prop_lut5_I0_O)        0.150     7.019 f  seven_seg/count_fast[16]_i_2/O
                         net (fo=1, routed)           0.306     7.325    seven_seg/count_fast[16]_i_2_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I4_O)        0.326     7.651 r  seven_seg/count_fast[16]_i_1/O
                         net (fo=17, routed)          0.730     8.381    seven_seg/count_fast[16]_i_1_n_0
    SLICE_X1Y89          FDRE                                         r  seven_seg/count_fast_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.603    15.026    seven_seg/clk_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  seven_seg/count_fast_reg[4]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X1Y89          FDRE (Setup_fdre_C_R)       -0.429    14.836    seven_seg/count_fast_reg[4]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -8.381    
  -------------------------------------------------------------------
                         slack                                  6.455    

Slack (MET) :             6.459ns  (required time - arrival time)
  Source:                 seven_seg/count_fast_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/count_fast_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.052ns  (logic 0.932ns (30.542%)  route 2.120ns (69.458%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.724     5.327    seven_seg/clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  seven_seg/count_fast_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  seven_seg/count_fast_reg[0]/Q
                         net (fo=3, routed)           1.086     6.869    seven_seg/count_fast[0]
    SLICE_X0Y91          LUT5 (Prop_lut5_I0_O)        0.150     7.019 f  seven_seg/count_fast[16]_i_2/O
                         net (fo=1, routed)           0.306     7.325    seven_seg/count_fast[16]_i_2_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I4_O)        0.326     7.651 r  seven_seg/count_fast[16]_i_1/O
                         net (fo=17, routed)          0.728     8.378    seven_seg/count_fast[16]_i_1_n_0
    SLICE_X1Y92          FDRE                                         r  seven_seg/count_fast_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.604    15.027    seven_seg/clk_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  seven_seg/count_fast_reg[13]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X1Y92          FDRE (Setup_fdre_C_R)       -0.429    14.837    seven_seg/count_fast_reg[13]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -8.378    
  -------------------------------------------------------------------
                         slack                                  6.459    

Slack (MET) :             6.459ns  (required time - arrival time)
  Source:                 seven_seg/count_fast_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/count_fast_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.052ns  (logic 0.932ns (30.542%)  route 2.120ns (69.458%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.724     5.327    seven_seg/clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  seven_seg/count_fast_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  seven_seg/count_fast_reg[0]/Q
                         net (fo=3, routed)           1.086     6.869    seven_seg/count_fast[0]
    SLICE_X0Y91          LUT5 (Prop_lut5_I0_O)        0.150     7.019 f  seven_seg/count_fast[16]_i_2/O
                         net (fo=1, routed)           0.306     7.325    seven_seg/count_fast[16]_i_2_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I4_O)        0.326     7.651 r  seven_seg/count_fast[16]_i_1/O
                         net (fo=17, routed)          0.728     8.378    seven_seg/count_fast[16]_i_1_n_0
    SLICE_X1Y92          FDRE                                         r  seven_seg/count_fast_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.604    15.027    seven_seg/clk_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  seven_seg/count_fast_reg[14]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X1Y92          FDRE (Setup_fdre_C_R)       -0.429    14.837    seven_seg/count_fast_reg[14]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -8.378    
  -------------------------------------------------------------------
                         slack                                  6.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 clock_enable_inst/enable_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_mem_inst/enable_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.602     1.521    clock_enable_inst/clk_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  clock_enable_inst/enable_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  clock_enable_inst/enable_reg__0/Q
                         net (fo=2, routed)           0.056     1.718    get_mem_inst/enable
    SLICE_X5Y92          FDRE                                         r  get_mem_inst/enable_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.873     2.038    get_mem_inst/clk_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  get_mem_inst/enable_reg_reg/C
                         clock pessimism             -0.516     1.521    
    SLICE_X5Y92          FDRE (Hold_fdre_C_D)         0.076     1.597    get_mem_inst/enable_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 basic_sync_C/sync_reg_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basic_sync_C/sync_reg_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.602     1.521    basic_sync_C/clk_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  basic_sync_C/sync_reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  basic_sync_C/sync_reg_reg[0][0]/Q
                         net (fo=1, routed)           0.056     1.718    basic_sync_C/sync_reg[0]_0
    SLICE_X5Y92          FDRE                                         r  basic_sync_C/sync_reg_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.873     2.038    basic_sync_C/clk_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  basic_sync_C/sync_reg_reg[1][0]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X5Y92          FDRE (Hold_fdre_C_D)         0.075     1.596    basic_sync_C/sync_reg_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 basic_sync_U/sync_reg_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basic_sync_U/sync_reg_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.602     1.521    basic_sync_U/clk_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  basic_sync_U/sync_reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  basic_sync_U/sync_reg_reg[0][0]/Q
                         net (fo=1, routed)           0.056     1.718    basic_sync_U/sync_reg[0]_0
    SLICE_X5Y92          FDRE                                         r  basic_sync_U/sync_reg_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.873     2.038    basic_sync_U/clk_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  basic_sync_U/sync_reg_reg[1][0]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X5Y92          FDRE (Hold_fdre_C_D)         0.071     1.592    basic_sync_U/sync_reg_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 get_mem_inst/addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_mem_inst/addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.603     1.522    get_mem_inst/clk_IBUF_BUFG
    SLICE_X7Y94          FDRE                                         r  get_mem_inst/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  get_mem_inst/addr_reg[6]/Q
                         net (fo=3, routed)           0.098     1.762    get_mem_inst/addr_reg[6]
    SLICE_X6Y94          LUT3 (Prop_lut3_I1_O)        0.045     1.807 r  get_mem_inst/data0_i_2/O
                         net (fo=2, routed)           0.000     1.807    get_mem_inst/data0_i_2_n_0
    SLICE_X6Y94          FDRE                                         r  get_mem_inst/addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.874     2.039    get_mem_inst/clk_IBUF_BUFG
    SLICE_X6Y94          FDRE                                         r  get_mem_inst/addr_reg[7]/C
                         clock pessimism             -0.503     1.535    
    SLICE_X6Y94          FDRE (Hold_fdre_C_D)         0.120     1.655    get_mem_inst/addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 get_mem_inst/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_mem_inst/addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.602     1.521    get_mem_inst/clk_IBUF_BUFG
    SLICE_X7Y92          FDRE                                         r  get_mem_inst/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  get_mem_inst/addr_reg[1]/Q
                         net (fo=6, routed)           0.099     1.762    get_mem_inst/addr_reg[1]
    SLICE_X6Y92          LUT3 (Prop_lut3_I1_O)        0.045     1.807 r  get_mem_inst/data0__4_i_1/O
                         net (fo=2, routed)           0.000     1.807    get_mem_inst/data0__4_i_1_n_0
    SLICE_X6Y92          FDRE                                         r  get_mem_inst/addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.873     2.038    get_mem_inst/clk_IBUF_BUFG
    SLICE_X6Y92          FDRE                                         r  get_mem_inst/addr_reg[2]/C
                         clock pessimism             -0.503     1.534    
    SLICE_X6Y92          FDRE (Hold_fdre_C_D)         0.120     1.654    get_mem_inst/addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 get_mem_inst/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_mem_inst/addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.603     1.522    get_mem_inst/clk_IBUF_BUFG
    SLICE_X7Y93          FDRE                                         r  get_mem_inst/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  get_mem_inst/addr_reg[3]/Q
                         net (fo=4, routed)           0.109     1.773    get_mem_inst/addr_reg[3]
    SLICE_X6Y93          LUT5 (Prop_lut5_I3_O)        0.045     1.818 r  get_mem_inst/data0__2_i_1/O
                         net (fo=2, routed)           0.000     1.818    get_mem_inst/data0__2_i_1_n_0
    SLICE_X6Y93          FDRE                                         r  get_mem_inst/addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.874     2.039    get_mem_inst/clk_IBUF_BUFG
    SLICE_X6Y93          FDRE                                         r  get_mem_inst/addr_reg[4]/C
                         clock pessimism             -0.503     1.535    
    SLICE_X6Y93          FDRE (Hold_fdre_C_D)         0.120     1.655    get_mem_inst/addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 get_mem_inst/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_mem_inst/addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.603     1.522    get_mem_inst/clk_IBUF_BUFG
    SLICE_X7Y93          FDRE                                         r  get_mem_inst/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  get_mem_inst/addr_reg[3]/Q
                         net (fo=4, routed)           0.113     1.777    get_mem_inst/addr_reg[3]
    SLICE_X6Y93          LUT6 (Prop_lut6_I0_O)        0.045     1.822 r  get_mem_inst/data0__1_i_1/O
                         net (fo=2, routed)           0.000     1.822    get_mem_inst/data0__1_i_1_n_0
    SLICE_X6Y93          FDRE                                         r  get_mem_inst/addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.874     2.039    get_mem_inst/clk_IBUF_BUFG
    SLICE_X6Y93          FDRE                                         r  get_mem_inst/addr_reg[5]/C
                         clock pessimism             -0.503     1.535    
    SLICE_X6Y93          FDRE (Hold_fdre_C_D)         0.121     1.656    get_mem_inst/addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 seven_seg/enable_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/enable_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.001%)  route 0.130ns (47.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.605     1.524    seven_seg/clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  seven_seg/enable_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  seven_seg/enable_reg[6]/Q
                         net (fo=3, routed)           0.130     1.795    seven_seg/enable_reg_n_0_[6]
    SLICE_X1Y99          FDRE                                         r  seven_seg/enable_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.878     2.043    seven_seg/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  seven_seg/enable_reg[7]/C
                         clock pessimism             -0.502     1.540    
    SLICE_X1Y99          FDRE (Hold_fdre_C_D)         0.071     1.611    seven_seg/enable_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 seven_seg/enable_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/anode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.605     1.524    seven_seg/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  seven_seg/enable_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 f  seven_seg/enable_reg[0]/Q
                         net (fo=3, routed)           0.109     1.774    seven_seg/enable_reg_n_0_[0]
    SLICE_X0Y99          LUT1 (Prop_lut1_I0_O)        0.045     1.819 r  seven_seg/anode[0]_i_1/O
                         net (fo=2, routed)           0.000     1.819    seven_seg/p_0_in[0]
    SLICE_X0Y99          FDRE                                         r  seven_seg/anode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.878     2.043    seven_seg/clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  seven_seg/anode_reg[0]/C
                         clock pessimism             -0.505     1.537    
    SLICE_X0Y99          FDRE (Hold_fdre_C_D)         0.091     1.628    seven_seg/anode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 clock_enable_inst/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable_inst/enable_reg__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.346%)  route 0.117ns (38.654%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.603     1.522    clock_enable_inst/clk_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  clock_enable_inst/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  clock_enable_inst/counter_reg[25]/Q
                         net (fo=2, routed)           0.117     1.781    clock_enable_inst/counter_reg[25]
    SLICE_X5Y92          LUT4 (Prop_lut4_I2_O)        0.045     1.826 r  clock_enable_inst/enable_i_1/O
                         net (fo=1, routed)           0.000     1.826    clock_enable_inst/enable_i_1_n_0
    SLICE_X5Y92          FDRE                                         r  clock_enable_inst/enable_reg__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.873     2.038    clock_enable_inst/clk_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  clock_enable_inst/enable_reg__0/C
                         clock pessimism             -0.500     1.537    
    SLICE_X5Y92          FDRE (Hold_fdre_C_D)         0.092     1.629    clock_enable_inst/enable_reg__0
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y92     basic_sync_C/sync_reg_reg[0][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y92     basic_sync_C/sync_reg_reg[1][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y92     basic_sync_U/sync_reg_reg[0][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y92     basic_sync_U/sync_reg_reg[1][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y87     clock_enable_inst/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y89     clock_enable_inst/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y89     clock_enable_inst/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y90     clock_enable_inst/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y90     clock_enable_inst/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y92     basic_sync_C/sync_reg_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y92     basic_sync_C/sync_reg_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y92     basic_sync_C/sync_reg_reg[1][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y92     basic_sync_C/sync_reg_reg[1][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y92     basic_sync_U/sync_reg_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y92     basic_sync_U/sync_reg_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y92     basic_sync_U/sync_reg_reg[1][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y92     basic_sync_U/sync_reg_reg[1][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y87     clock_enable_inst/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y87     clock_enable_inst/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y92     basic_sync_C/sync_reg_reg[0][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y92     basic_sync_C/sync_reg_reg[0][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y92     basic_sync_C/sync_reg_reg[1][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y92     basic_sync_C/sync_reg_reg[1][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y92     basic_sync_U/sync_reg_reg[0][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y92     basic_sync_U/sync_reg_reg[0][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y92     basic_sync_U/sync_reg_reg[1][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y92     basic_sync_U/sync_reg_reg[1][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y87     clock_enable_inst/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y87     clock_enable_inst/counter_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            basic_sync_C/sync_reg_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.925ns  (logic 1.477ns (50.474%)  route 1.449ns (49.526%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           1.449     2.925    basic_sync_C/in0[0]
    SLICE_X5Y92          FDRE                                         r  basic_sync_C/sync_reg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.602     5.025    basic_sync_C/clk_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  basic_sync_C/sync_reg_reg[0][0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            basic_sync_U/sync_reg_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.475ns  (logic 1.486ns (60.037%)  route 0.989ns (39.963%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           0.989     2.475    basic_sync_U/in0[0]
    SLICE_X5Y92          FDRE                                         r  basic_sync_U/sync_reg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.602     5.025    basic_sync_U/clk_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  basic_sync_U/sync_reg_reg[0][0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            basic_sync_U/sync_reg_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.254ns (40.277%)  route 0.376ns (59.723%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           0.376     0.630    basic_sync_U/in0[0]
    SLICE_X5Y92          FDRE                                         r  basic_sync_U/sync_reg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.873     2.038    basic_sync_U/clk_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  basic_sync_U/sync_reg_reg[0][0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            basic_sync_C/sync_reg_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.803ns  (logic 0.244ns (30.432%)  route 0.559ns (69.568%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           0.559     0.803    basic_sync_C/in0[0]
    SLICE_X5Y92          FDRE                                         r  basic_sync_C/sync_reg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.873     2.038    basic_sync_C/clk_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  basic_sync_C/sync_reg_reg[0][0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 get_mem_inst/data0__4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.539ns  (logic 4.715ns (34.825%)  route 8.824ns (65.175%))
  Logic Levels:           6  (LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.723     5.326    get_mem_inst/clk_IBUF_BUFG
    SLICE_X6Y92          FDRE                                         r  get_mem_inst/data0__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  get_mem_inst/data0__4/Q
                         net (fo=70, routed)          1.529     7.373    get_mem_inst/data0__4_n_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I4_O)        0.124     7.497 r  get_mem_inst/led_OBUF[15]_inst_i_2/O
                         net (fo=9, routed)           1.382     8.879    get_mem_inst/led_OBUF[15]_inst_i_2_n_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I5_O)        0.124     9.003 r  get_mem_inst/cathode_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           1.103    10.106    get_mem_inst/data[27]
    SLICE_X3Y97          LUT6 (Prop_lut6_I1_O)        0.124    10.230 r  get_mem_inst/cathode_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.729    10.959    seven_seg/cathode_OBUF[2]_inst_i_1_2
    SLICE_X2Y97          LUT6 (Prop_lut6_I2_O)        0.124    11.083 r  seven_seg/cathode_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.893    11.976    seven_seg/data_disp__132[3]
    SLICE_X0Y96          LUT6 (Prop_lut6_I5_O)        0.124    12.100 r  seven_seg/cathode_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.188    15.288    cathode_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    18.865 r  cathode_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.865    cathode[0]
    T10                                                               r  cathode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 get_mem_inst/data0__4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.535ns  (logic 4.693ns (34.676%)  route 8.842ns (65.324%))
  Logic Levels:           6  (LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.723     5.326    get_mem_inst/clk_IBUF_BUFG
    SLICE_X6Y92          FDRE                                         r  get_mem_inst/data0__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  get_mem_inst/data0__4/Q
                         net (fo=70, routed)          1.529     7.373    get_mem_inst/data0__4_n_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I4_O)        0.124     7.497 r  get_mem_inst/led_OBUF[15]_inst_i_2/O
                         net (fo=9, routed)           1.382     8.879    get_mem_inst/led_OBUF[15]_inst_i_2_n_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I5_O)        0.124     9.003 r  get_mem_inst/cathode_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           1.103    10.106    get_mem_inst/data[27]
    SLICE_X3Y97          LUT6 (Prop_lut6_I1_O)        0.124    10.230 r  get_mem_inst/cathode_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.729    10.959    seven_seg/cathode_OBUF[2]_inst_i_1_2
    SLICE_X2Y97          LUT6 (Prop_lut6_I2_O)        0.124    11.083 r  seven_seg/cathode_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.820    11.903    seven_seg/data_disp__132[3]
    SLICE_X0Y96          LUT6 (Prop_lut6_I4_O)        0.124    12.027 r  seven_seg/cathode_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.279    15.306    cathode_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    18.861 r  cathode_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.861    cathode[1]
    R10                                                               r  cathode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 get_mem_inst/data0__4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathode[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.057ns  (logic 4.699ns (35.986%)  route 8.358ns (64.014%))
  Logic Levels:           6  (LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.723     5.326    get_mem_inst/clk_IBUF_BUFG
    SLICE_X6Y92          FDRE                                         r  get_mem_inst/data0__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  get_mem_inst/data0__4/Q
                         net (fo=70, routed)          1.529     7.373    get_mem_inst/data0__4_n_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I4_O)        0.124     7.497 r  get_mem_inst/led_OBUF[15]_inst_i_2/O
                         net (fo=9, routed)           1.382     8.879    get_mem_inst/led_OBUF[15]_inst_i_2_n_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I5_O)        0.124     9.003 r  get_mem_inst/cathode_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           1.103    10.106    get_mem_inst/data[27]
    SLICE_X3Y97          LUT6 (Prop_lut6_I1_O)        0.124    10.230 r  get_mem_inst/cathode_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.729    10.959    seven_seg/cathode_OBUF[2]_inst_i_1_2
    SLICE_X2Y97          LUT6 (Prop_lut6_I2_O)        0.124    11.083 r  seven_seg/cathode_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.845    11.927    seven_seg/data_disp__132[3]
    SLICE_X0Y96          LUT6 (Prop_lut6_I0_O)        0.124    12.051 r  seven_seg/cathode_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.771    14.822    cathode_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    18.383 r  cathode_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.383    cathode[5]
    T11                                                               r  cathode[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 get_mem_inst/data0__4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathode[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.630ns  (logic 4.672ns (36.987%)  route 7.959ns (63.013%))
  Logic Levels:           6  (LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.723     5.326    get_mem_inst/clk_IBUF_BUFG
    SLICE_X6Y92          FDRE                                         r  get_mem_inst/data0__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518     5.844 f  get_mem_inst/data0__4/Q
                         net (fo=70, routed)          1.529     7.373    get_mem_inst/data0__4_n_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I4_O)        0.124     7.497 f  get_mem_inst/led_OBUF[15]_inst_i_2/O
                         net (fo=9, routed)           1.382     8.879    get_mem_inst/led_OBUF[15]_inst_i_2_n_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I5_O)        0.124     9.003 f  get_mem_inst/cathode_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           1.103    10.106    get_mem_inst/data[27]
    SLICE_X3Y97          LUT6 (Prop_lut6_I1_O)        0.124    10.230 f  get_mem_inst/cathode_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.729    10.959    seven_seg/cathode_OBUF[2]_inst_i_1_2
    SLICE_X2Y97          LUT6 (Prop_lut6_I2_O)        0.124    11.083 f  seven_seg/cathode_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.850    11.932    seven_seg/data_disp__132[3]
    SLICE_X0Y96          LUT6 (Prop_lut6_I4_O)        0.124    12.056 r  seven_seg/cathode_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.366    14.422    cathode_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    17.956 r  cathode_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.956    cathode[4]
    P15                                                               r  cathode[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 get_mem_inst/data0__4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.347ns  (logic 4.688ns (37.972%)  route 7.659ns (62.028%))
  Logic Levels:           6  (LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.723     5.326    get_mem_inst/clk_IBUF_BUFG
    SLICE_X6Y92          FDRE                                         r  get_mem_inst/data0__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  get_mem_inst/data0__4/Q
                         net (fo=70, routed)          1.529     7.373    get_mem_inst/data0__4_n_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I4_O)        0.124     7.497 r  get_mem_inst/led_OBUF[15]_inst_i_2/O
                         net (fo=9, routed)           1.382     8.879    get_mem_inst/led_OBUF[15]_inst_i_2_n_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I5_O)        0.124     9.003 r  get_mem_inst/cathode_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           1.103    10.106    get_mem_inst/data[27]
    SLICE_X3Y97          LUT6 (Prop_lut6_I1_O)        0.124    10.230 r  get_mem_inst/cathode_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.729    10.959    seven_seg/cathode_OBUF[2]_inst_i_1_2
    SLICE_X2Y97          LUT6 (Prop_lut6_I2_O)        0.124    11.083 r  seven_seg/cathode_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.649    11.731    seven_seg/data_disp__132[3]
    SLICE_X0Y97          LUT6 (Prop_lut6_I5_O)        0.124    11.855 r  seven_seg/cathode_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.267    14.122    cathode_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    17.672 r  cathode_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.672    cathode[3]
    K13                                                               r  cathode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 get_mem_inst/data0__4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathode[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.755ns  (logic 4.675ns (39.773%)  route 7.080ns (60.227%))
  Logic Levels:           6  (LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.723     5.326    get_mem_inst/clk_IBUF_BUFG
    SLICE_X6Y92          FDRE                                         r  get_mem_inst/data0__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  get_mem_inst/data0__4/Q
                         net (fo=70, routed)          1.529     7.373    get_mem_inst/data0__4_n_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I4_O)        0.124     7.497 r  get_mem_inst/led_OBUF[15]_inst_i_2/O
                         net (fo=9, routed)           1.382     8.879    get_mem_inst/led_OBUF[15]_inst_i_2_n_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I5_O)        0.124     9.003 r  get_mem_inst/cathode_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           1.103    10.106    get_mem_inst/data[27]
    SLICE_X3Y97          LUT6 (Prop_lut6_I1_O)        0.124    10.230 r  get_mem_inst/cathode_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.729    10.959    seven_seg/cathode_OBUF[2]_inst_i_1_2
    SLICE_X2Y97          LUT6 (Prop_lut6_I2_O)        0.124    11.083 r  seven_seg/cathode_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.620    11.702    seven_seg/data_disp__132[3]
    SLICE_X1Y96          LUT6 (Prop_lut6_I4_O)        0.124    11.826 r  seven_seg/cathode_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.717    13.543    cathode_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    17.081 r  cathode_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.081    cathode[6]
    L18                                                               r  cathode[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 get_mem_inst/data0__4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.754ns  (logic 4.631ns (39.401%)  route 7.122ns (60.599%))
  Logic Levels:           6  (LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.723     5.326    get_mem_inst/clk_IBUF_BUFG
    SLICE_X6Y92          FDRE                                         r  get_mem_inst/data0__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  get_mem_inst/data0__4/Q
                         net (fo=70, routed)          1.529     7.373    get_mem_inst/data0__4_n_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I4_O)        0.124     7.497 r  get_mem_inst/led_OBUF[15]_inst_i_2/O
                         net (fo=9, routed)           1.382     8.879    get_mem_inst/led_OBUF[15]_inst_i_2_n_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I5_O)        0.124     9.003 r  get_mem_inst/cathode_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           1.103    10.106    get_mem_inst/data[27]
    SLICE_X3Y97          LUT6 (Prop_lut6_I1_O)        0.124    10.230 r  get_mem_inst/cathode_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.729    10.959    seven_seg/cathode_OBUF[2]_inst_i_1_2
    SLICE_X2Y97          LUT6 (Prop_lut6_I2_O)        0.124    11.083 r  seven_seg/cathode_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.656    11.738    seven_seg/data_disp__132[3]
    SLICE_X0Y97          LUT6 (Prop_lut6_I4_O)        0.124    11.862 r  seven_seg/cathode_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.724    13.586    cathode_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    17.079 r  cathode_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.079    cathode[2]
    K16                                                               r  cathode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 get_mem_inst/data0__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.402ns  (logic 5.026ns (44.085%)  route 6.375ns (55.915%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.724     5.327    get_mem_inst/clk_IBUF_BUFG
    SLICE_X6Y93          FDRE                                         r  get_mem_inst/data0__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.518     5.845 f  get_mem_inst/data0__2/Q
                         net (fo=65, routed)          1.042     6.886    get_mem_inst/data0__2_n_0
    SLICE_X7Y94          LUT3 (Prop_lut3_I2_O)        0.150     7.036 r  get_mem_inst/led_OBUF[10]_inst_i_9/O
                         net (fo=1, routed)           0.637     7.673    get_mem_inst/led_OBUF[10]_inst_i_9_n_0
    SLICE_X5Y94          LUT5 (Prop_lut5_I4_O)        0.355     8.028 r  get_mem_inst/led_OBUF[10]_inst_i_4/O
                         net (fo=2, routed)           0.835     8.863    get_mem_inst/led_OBUF[10]_inst_i_4_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I0_O)        0.327     9.190 r  get_mem_inst/led_OBUF[10]_inst_i_2/O
                         net (fo=1, routed)           0.932    10.122    get_mem_inst/data[10]
    SLICE_X0Y94          LUT3 (Prop_lut3_I0_O)        0.124    10.246 r  get_mem_inst/led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.930    13.176    led_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552    16.728 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    16.728    led[10]
    U14                                                               r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 get_mem_inst/data0__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.035ns  (logic 4.675ns (42.368%)  route 6.360ns (57.632%))
  Logic Levels:           4  (LUT3=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.724     5.327    get_mem_inst/clk_IBUF_BUFG
    SLICE_X6Y94          FDRE                                         r  get_mem_inst/data0__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.518     5.845 f  get_mem_inst/data0__0/Q
                         net (fo=28, routed)          0.896     6.741    get_mem_inst/data0__0_n_0
    SLICE_X5Y94          LUT3 (Prop_lut3_I0_O)        0.124     6.865 r  get_mem_inst/led_OBUF[15]_inst_i_6/O
                         net (fo=20, routed)          1.628     8.493    get_mem_inst/led_OBUF[15]_inst_i_6_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.124     8.617 r  get_mem_inst/led_OBUF[7]_inst_i_3/O
                         net (fo=2, routed)           0.970     9.587    get_mem_inst/data[23]
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.152     9.739 r  get_mem_inst/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.865    12.604    led_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.757    16.362 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    16.362    led[7]
    U16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 get_mem_inst/data0__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.954ns  (logic 4.997ns (45.620%)  route 5.957ns (54.380%))
  Logic Levels:           5  (LUT3=2 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.724     5.327    get_mem_inst/clk_IBUF_BUFG
    SLICE_X6Y94          FDRE                                         r  get_mem_inst/data0__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.518     5.845 f  get_mem_inst/data0__0/Q
                         net (fo=28, routed)          0.896     6.741    get_mem_inst/data0__0_n_0
    SLICE_X5Y94          LUT3 (Prop_lut3_I0_O)        0.124     6.865 r  get_mem_inst/led_OBUF[15]_inst_i_6/O
                         net (fo=20, routed)          1.329     8.194    get_mem_inst/led_OBUF[15]_inst_i_6_n_0
    SLICE_X1Y94          LUT5 (Prop_lut5_I3_O)        0.154     8.348 r  get_mem_inst/led_OBUF[6]_inst_i_4/O
                         net (fo=3, routed)           0.799     9.147    get_mem_inst/led_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y95          LUT5 (Prop_lut5_I4_O)        0.327     9.474 r  get_mem_inst/led_OBUF[9]_inst_i_3/O
                         net (fo=1, routed)           0.417     9.891    get_mem_inst/data[25]
    SLICE_X0Y94          LUT3 (Prop_lut3_I2_O)        0.118    10.009 r  get_mem_inst/led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.516    12.524    led_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.756    16.281 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    16.281    led[9]
    T15                                                               r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seven_seg/anode_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.732ns  (logic 1.377ns (79.532%)  route 0.354ns (20.468%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.605     1.524    seven_seg/clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  seven_seg/anode_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  seven_seg/anode_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.354     2.020    lopt
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.256 r  anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.256    anode[0]
    J17                                                               r  anode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/anode_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.736ns  (logic 1.377ns (79.367%)  route 0.358ns (20.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.605     1.524    seven_seg/clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  seven_seg/anode_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  seven_seg/anode_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.358     2.023    lopt_1
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.260 r  anode_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.260    anode[1]
    J18                                                               r  anode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/anode_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.906ns  (logic 1.392ns (73.030%)  route 0.514ns (26.970%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.605     1.524    seven_seg/clk_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  seven_seg/anode_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  seven_seg/anode_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.514     2.179    lopt_4
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.430 r  anode_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.430    anode[4]
    P14                                                               r  anode[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/anode_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.947ns  (logic 1.435ns (73.688%)  route 0.512ns (26.312%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.605     1.524    seven_seg/clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  seven_seg/anode_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.128     1.652 r  seven_seg/anode_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.512     2.165    lopt_3
    J14                  OBUF (Prop_obuf_I_O)         1.307     3.471 r  anode_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.471    anode[3]
    J14                                                               r  anode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/anode_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.108ns  (logic 1.393ns (66.093%)  route 0.715ns (33.907%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.605     1.524    seven_seg/clk_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  seven_seg/anode_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  seven_seg/anode_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.715     2.380    lopt_5
    T14                  OBUF (Prop_obuf_I_O)         1.252     3.632 r  anode_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.632    anode[5]
    T14                                                               r  anode[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/anode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.120ns  (logic 1.380ns (65.107%)  route 0.740ns (34.893%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.605     1.524    seven_seg/clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  seven_seg/anode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  seven_seg/anode_reg[0]/Q
                         net (fo=11, routed)          0.385     2.050    seven_seg/Q[0]
    SLICE_X0Y97          LUT6 (Prop_lut6_I2_O)        0.045     2.095 r  seven_seg/cathode_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.355     2.450    cathode_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.644 r  cathode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.644    cathode[2]
    K16                                                               r  cathode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/anode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathode[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.229ns  (logic 1.424ns (63.897%)  route 0.805ns (36.103%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.605     1.524    seven_seg/clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  seven_seg/anode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  seven_seg/anode_reg[0]/Q
                         net (fo=11, routed)          0.444     2.110    seven_seg/Q[0]
    SLICE_X1Y96          LUT6 (Prop_lut6_I2_O)        0.045     2.155 r  seven_seg/cathode_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.360     2.515    cathode_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.753 r  cathode_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.753    cathode[6]
    L18                                                               r  cathode[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/anode_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.232ns  (logic 1.416ns (63.445%)  route 0.816ns (36.555%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.604     1.523    seven_seg/clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  seven_seg/anode_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  seven_seg/anode_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.816     2.480    lopt_2
    T9                   OBUF (Prop_obuf_I_O)         1.275     3.755 r  anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.755    anode[2]
    T9                                                                r  anode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 get_mem_inst/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.267ns  (logic 1.437ns (63.388%)  route 0.830ns (36.612%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.603     1.522    get_mem_inst/clk_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  get_mem_inst/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  get_mem_inst/addr_reg[0]/Q
                         net (fo=23, routed)          0.395     2.058    get_mem_inst/addr_reg[0]
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.045     2.103 r  get_mem_inst/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.435     2.538    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.790 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.790    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 get_mem_inst/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.319ns  (logic 1.434ns (61.849%)  route 0.885ns (38.151%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.603     1.522    get_mem_inst/clk_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  get_mem_inst/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  get_mem_inst/addr_reg[0]/Q
                         net (fo=23, routed)          0.171     1.834    get_mem_inst/addr_reg[0]
    SLICE_X6Y94          LUT6 (Prop_lut6_I4_O)        0.045     1.879 r  get_mem_inst/led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.714     2.593    led_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.841 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.841    led[8]
    V16                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------





