<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix Kernel: CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix Kernel
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:af15a39e54d1b2ca7c70d779f214700db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/de6/include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#af15a39e54d1b2ca7c70d779f214700db">Get</a> ()</td></tr>
<tr class="separator:af15a39e54d1b2ca7c70d779f214700db"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a6e04e6b2b82943e617d5d5c136e14da0"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:acbe6846aa9605567eb9db3a92803e8e0"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a586d39dd1577c52350be58352528df45"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="separator:a586d39dd1577c52350be58352528df45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbe6846aa9605567eb9db3a92803e8e0"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:acbe6846aa9605567eb9db3a92803e8e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33be4f21bd6305461a306a97d768d694"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a33be4f21bd6305461a306a97d768d694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e04e6b2b82943e617d5d5c136e14da0"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a6e04e6b2b82943e617d5d5c136e14da0">EAX</a></td></tr>
<tr class="separator:a6e04e6b2b82943e617d5d5c136e14da0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64def249c653fa91d2949671933289b0"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a0eb60985d72acb95415dec9b85cbce19"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a9ac172da95c82ee2e30ed6224453044d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSGSBase</b>: 1</td></tr>
<tr class="memdesc:a9ac172da95c82ee2e30ed6224453044d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Access to base of fs and gs.  <a href="../../d4/d46/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d217_1_1_0d228.html#a9ac172da95c82ee2e30ed6224453044d">More...</a><br /></td></tr>
<tr class="separator:a9ac172da95c82ee2e30ed6224453044d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43bb42be9c79924705f1294d08976c5a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IA32TSCAdjust</b>: 1</td></tr>
<tr class="memdesc:a43bb42be9c79924705f1294d08976c5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TSC_ADJUST MSR.  <a href="../../d4/d46/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d217_1_1_0d228.html#a43bb42be9c79924705f1294d08976c5a">More...</a><br /></td></tr>
<tr class="separator:a43bb42be9c79924705f1294d08976c5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96f8c2ecfd92ef4bc62d05246e383059"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX</b>: 1</td></tr>
<tr class="memdesc:a96f8c2ecfd92ef4bc62d05246e383059"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software Guard Extensions.  <a href="../../d4/d46/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d217_1_1_0d228.html#a96f8c2ecfd92ef4bc62d05246e383059">More...</a><br /></td></tr>
<tr class="separator:a96f8c2ecfd92ef4bc62d05246e383059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b55cd34d2ccdb65df9ce34be7a5d7b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI1</b>: 1</td></tr>
<tr class="memdesc:a0b55cd34d2ccdb65df9ce34be7a5d7b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 1.  <a href="../../d4/d46/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d217_1_1_0d228.html#a0b55cd34d2ccdb65df9ce34be7a5d7b6">More...</a><br /></td></tr>
<tr class="separator:a0b55cd34d2ccdb65df9ce34be7a5d7b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab77e4ca7422eb2d787e9bf0561e0c6c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HLE</b>: 1</td></tr>
<tr class="memdesc:ab77e4ca7422eb2d787e9bf0561e0c6c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX Hardware Lock Elision.  <a href="../../d4/d46/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d217_1_1_0d228.html#ab77e4ca7422eb2d787e9bf0561e0c6c9">More...</a><br /></td></tr>
<tr class="separator:ab77e4ca7422eb2d787e9bf0561e0c6c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cc9c341689856b8d9b9267303e84a5e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX2</b>: 1</td></tr>
<tr class="memdesc:a9cc9c341689856b8d9b9267303e84a5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Advanced Vector Extensions 2.  <a href="../../d4/d46/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d217_1_1_0d228.html#a9cc9c341689856b8d9b9267303e84a5e">More...</a><br /></td></tr>
<tr class="separator:a9cc9c341689856b8d9b9267303e84a5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a242caa5a4d9e2faf34c5bee81b5c923d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FDPExcptonOnly</b>: 1</td></tr>
<tr class="memdesc:a242caa5a4d9e2faf34c5bee81b5c923d"><td class="mdescLeft">&#160;</td><td class="mdescRight">FDP_EXCPTN_ONLY.  <a href="../../d4/d46/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d217_1_1_0d228.html#a242caa5a4d9e2faf34c5bee81b5c923d">More...</a><br /></td></tr>
<tr class="separator:a242caa5a4d9e2faf34c5bee81b5c923d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a846c172ef9970d10e3fa09662a9cfe5d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMEP</b>: 1</td></tr>
<tr class="memdesc:a846c172ef9970d10e3fa09662a9cfe5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor Mode Execution Protection.  <a href="../../d4/d46/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d217_1_1_0d228.html#a846c172ef9970d10e3fa09662a9cfe5d">More...</a><br /></td></tr>
<tr class="separator:a846c172ef9970d10e3fa09662a9cfe5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a743173a008ff473e3d7d7547c6fa323b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI2</b>: 1</td></tr>
<tr class="memdesc:a743173a008ff473e3d7d7547c6fa323b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 2.  <a href="../../d4/d46/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d217_1_1_0d228.html#a743173a008ff473e3d7d7547c6fa323b">More...</a><br /></td></tr>
<tr class="separator:a743173a008ff473e3d7d7547c6fa323b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e4293afe6d85a88fe16f1a5e17da3c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ERMS</b>: 1</td></tr>
<tr class="memdesc:a9e4293afe6d85a88fe16f1a5e17da3c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enhanced REP MOVSB/STOSB.  <a href="../../d4/d46/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d217_1_1_0d228.html#a9e4293afe6d85a88fe16f1a5e17da3c4">More...</a><br /></td></tr>
<tr class="separator:a9e4293afe6d85a88fe16f1a5e17da3c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6a43bc3679acabcbaccd5195be0eecf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>INVPCID</b>: 1</td></tr>
<tr class="memdesc:af6a43bc3679acabcbaccd5195be0eecf"><td class="mdescLeft">&#160;</td><td class="mdescRight">INVPCID.  <a href="../../d4/d46/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d217_1_1_0d228.html#af6a43bc3679acabcbaccd5195be0eecf">More...</a><br /></td></tr>
<tr class="separator:af6a43bc3679acabcbaccd5195be0eecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22cde954e2d85543db4c4c888b3c4a61"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RTM</b>: 1</td></tr>
<tr class="memdesc:a22cde954e2d85543db4c4c888b3c4a61"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTM.  <a href="../../d4/d46/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d217_1_1_0d228.html#a22cde954e2d85543db4c4c888b3c4a61">More...</a><br /></td></tr>
<tr class="separator:a22cde954e2d85543db4c4c888b3c4a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a409a62f629221a986189edaceb87d5ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_M</b>: 1</td></tr>
<tr class="memdesc:a409a62f629221a986189edaceb87d5ed"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Monitoring.  <a href="../../d4/d46/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d217_1_1_0d228.html#a409a62f629221a986189edaceb87d5ed">More...</a><br /></td></tr>
<tr class="separator:a409a62f629221a986189edaceb87d5ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec72e1eda87b85d32ab5786bdde5756e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DeprecatesFPU</b>: 1</td></tr>
<tr class="memdesc:aec72e1eda87b85d32ab5786bdde5756e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecates FPU CS and DS values.  <a href="../../d4/d46/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d217_1_1_0d228.html#aec72e1eda87b85d32ab5786bdde5756e">More...</a><br /></td></tr>
<tr class="separator:aec72e1eda87b85d32ab5786bdde5756e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fafc8dccf381882dadda506e19b3049"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MPX</b>: 1</td></tr>
<tr class="memdesc:a1fafc8dccf381882dadda506e19b3049"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Extensions.  <a href="../../d4/d46/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d217_1_1_0d228.html#a1fafc8dccf381882dadda506e19b3049">More...</a><br /></td></tr>
<tr class="separator:a1fafc8dccf381882dadda506e19b3049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a934155a94c52b18a9fd9a63d45c44eb9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_A</b>: 1</td></tr>
<tr class="memdesc:a934155a94c52b18a9fd9a63d45c44eb9"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Allocation.  <a href="../../d4/d46/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d217_1_1_0d228.html#a934155a94c52b18a9fd9a63d45c44eb9">More...</a><br /></td></tr>
<tr class="separator:a934155a94c52b18a9fd9a63d45c44eb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bde7823cf382cdcc982300b37ad4a28"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512F</b>: 1</td></tr>
<tr class="memdesc:a7bde7823cf382cdcc982300b37ad4a28"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Foundation.  <a href="../../d4/d46/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d217_1_1_0d228.html#a7bde7823cf382cdcc982300b37ad4a28">More...</a><br /></td></tr>
<tr class="separator:a7bde7823cf382cdcc982300b37ad4a28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9d9c908cdeff63496da7a1a069b7329"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512DQ</b>: 1</td></tr>
<tr class="memdesc:ad9d9c908cdeff63496da7a1a069b7329"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Doubleword and Quadword Instructions.  <a href="../../d4/d46/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d217_1_1_0d228.html#ad9d9c908cdeff63496da7a1a069b7329">More...</a><br /></td></tr>
<tr class="separator:ad9d9c908cdeff63496da7a1a069b7329"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90d948d1e927ace2a2a7c0e1c9c1fe8a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDSEED</b>: 1</td></tr>
<tr class="memdesc:a90d948d1e927ace2a2a7c0e1c9c1fe8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDSEED.  <a href="../../d4/d46/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d217_1_1_0d228.html#a90d948d1e927ace2a2a7c0e1c9c1fe8a">More...</a><br /></td></tr>
<tr class="separator:a90d948d1e927ace2a2a7c0e1c9c1fe8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2c3a5ede3303f002c5146877d7c4c77"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ADX</b>: 1</td></tr>
<tr class="memdesc:ab2c3a5ede3303f002c5146877d7c4c77"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Multi-Precision Add-Carry Instruction Extensions.  <a href="../../d4/d46/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d217_1_1_0d228.html#ab2c3a5ede3303f002c5146877d7c4c77">More...</a><br /></td></tr>
<tr class="separator:ab2c3a5ede3303f002c5146877d7c4c77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d93be57e5fff99a8078328e2505ad19"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMAP</b>: 1</td></tr>
<tr class="memdesc:a3d93be57e5fff99a8078328e2505ad19"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor Mode Access Prevention.  <a href="../../d4/d46/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d217_1_1_0d228.html#a3d93be57e5fff99a8078328e2505ad19">More...</a><br /></td></tr>
<tr class="separator:a3d93be57e5fff99a8078328e2505ad19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec6e133bcf9c0784b170bfd7aeffb7c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512IFMA</b>: 1</td></tr>
<tr class="memdesc:aec6e133bcf9c0784b170bfd7aeffb7c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Integer Fused Multiply-Add Instructions.  <a href="../../d4/d46/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d217_1_1_0d228.html#aec6e133bcf9c0784b170bfd7aeffb7c4">More...</a><br /></td></tr>
<tr class="separator:aec6e133bcf9c0784b170bfd7aeffb7c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe4fe6acf51163a4943bfef97b6f57a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 1</td></tr>
<tr class="memdesc:afe4fe6acf51163a4943bfef97b6f57a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d4/d46/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d217_1_1_0d228.html#afe4fe6acf51163a4943bfef97b6f57a7">More...</a><br /></td></tr>
<tr class="separator:afe4fe6acf51163a4943bfef97b6f57a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af050e68251bee9ef25726562f14524c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLFLUSHOPT</b>: 1</td></tr>
<tr class="memdesc:af050e68251bee9ef25726562f14524c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLFLUSHOPT.  <a href="../../d4/d46/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d217_1_1_0d228.html#af050e68251bee9ef25726562f14524c8">More...</a><br /></td></tr>
<tr class="separator:af050e68251bee9ef25726562f14524c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9612b275fb61cdfe330135d03a6c2334"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLWB</b>: 1</td></tr>
<tr class="memdesc:a9612b275fb61cdfe330135d03a6c2334"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLWB.  <a href="../../d4/d46/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d217_1_1_0d228.html#a9612b275fb61cdfe330135d03a6c2334">More...</a><br /></td></tr>
<tr class="separator:a9612b275fb61cdfe330135d03a6c2334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a133a7643415b63f015c05558ba433669"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IntelProcessorTrace</b>: 1</td></tr>
<tr class="memdesc:a133a7643415b63f015c05558ba433669"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Processor Trace.  <a href="../../d4/d46/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d217_1_1_0d228.html#a133a7643415b63f015c05558ba433669">More...</a><br /></td></tr>
<tr class="separator:a133a7643415b63f015c05558ba433669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0aad7011a6f31f7517f9f98cc57e117a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512PF</b>: 1</td></tr>
<tr class="memdesc:a0aad7011a6f31f7517f9f98cc57e117a"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Prefetch Instructions.  <a href="../../d4/d46/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d217_1_1_0d228.html#a0aad7011a6f31f7517f9f98cc57e117a">More...</a><br /></td></tr>
<tr class="separator:a0aad7011a6f31f7517f9f98cc57e117a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a9d78b594f138f2eb9b6a6ac0011a6c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512ER</b>: 1</td></tr>
<tr class="memdesc:a0a9d78b594f138f2eb9b6a6ac0011a6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Exponential and Reciprocal Instructions.  <a href="../../d4/d46/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d217_1_1_0d228.html#a0a9d78b594f138f2eb9b6a6ac0011a6c">More...</a><br /></td></tr>
<tr class="separator:a0a9d78b594f138f2eb9b6a6ac0011a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31ea57f3900544df85eb32d16e6aaa7a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512CD</b>: 1</td></tr>
<tr class="memdesc:a31ea57f3900544df85eb32d16e6aaa7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Conflict Detection Instructions.  <a href="../../d4/d46/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d217_1_1_0d228.html#a31ea57f3900544df85eb32d16e6aaa7a">More...</a><br /></td></tr>
<tr class="separator:a31ea57f3900544df85eb32d16e6aaa7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae827cf1eb0de6d24f1f5da2b977f7e46"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SHA</b>: 1</td></tr>
<tr class="memdesc:ae827cf1eb0de6d24f1f5da2b977f7e46"><td class="mdescLeft">&#160;</td><td class="mdescRight">SHA Extensions.  <a href="../../d4/d46/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d217_1_1_0d228.html#ae827cf1eb0de6d24f1f5da2b977f7e46">More...</a><br /></td></tr>
<tr class="separator:ae827cf1eb0de6d24f1f5da2b977f7e46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad96198cbbec8ebec558f5aa5e6b7e44f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BW</b>: 1</td></tr>
<tr class="memdesc:ad96198cbbec8ebec558f5aa5e6b7e44f"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Byte and Word Instructions.  <a href="../../d4/d46/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d217_1_1_0d228.html#ad96198cbbec8ebec558f5aa5e6b7e44f">More...</a><br /></td></tr>
<tr class="separator:ad96198cbbec8ebec558f5aa5e6b7e44f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb63fa64f3154130ebfea2d6ba5cef78"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VL</b>: 1</td></tr>
<tr class="memdesc:acb63fa64f3154130ebfea2d6ba5cef78"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Length Extensions.  <a href="../../d4/d46/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d217_1_1_0d228.html#acb63fa64f3154130ebfea2d6ba5cef78">More...</a><br /></td></tr>
<tr class="separator:acb63fa64f3154130ebfea2d6ba5cef78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0eb60985d72acb95415dec9b85cbce19"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a0eb60985d72acb95415dec9b85cbce19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74d075eb25ab343e63980c1249cf4e24"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a74d075eb25ab343e63980c1249cf4e24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64def249c653fa91d2949671933289b0"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a64def249c653fa91d2949671933289b0">EBX</a></td></tr>
<tr class="separator:a64def249c653fa91d2949671933289b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ff48451b80b74d483aa363611600bfc"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a428498c3a19ff9d04afae40cc111333b"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ae9e35014b6f4b23db177f8d22638e75c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHWT1</b>: 1</td></tr>
<tr class="memdesc:ae9e35014b6f4b23db177f8d22638e75c"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHWT1.  <a href="../../d7/d53/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d221_1_1_0d255.html#ae9e35014b6f4b23db177f8d22638e75c">More...</a><br /></td></tr>
<tr class="separator:ae9e35014b6f4b23db177f8d22638e75c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22df37931d98cb3199c60eed62fa1605"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI</b>: 1</td></tr>
<tr class="memdesc:a22df37931d98cb3199c60eed62fa1605"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions.  <a href="../../d7/d53/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d221_1_1_0d255.html#a22df37931d98cb3199c60eed62fa1605">More...</a><br /></td></tr>
<tr class="separator:a22df37931d98cb3199c60eed62fa1605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0724fbfe3ea8b4daa2685458d385a8ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UMIP</b>: 1</td></tr>
<tr class="memdesc:a0724fbfe3ea8b4daa2685458d385a8ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Mode Instruction Prevention.  <a href="../../d7/d53/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d221_1_1_0d255.html#a0724fbfe3ea8b4daa2685458d385a8ad">More...</a><br /></td></tr>
<tr class="separator:a0724fbfe3ea8b4daa2685458d385a8ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8adac86ee1d1f7cedf823328cdc4b598"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKU</b>: 1</td></tr>
<tr class="memdesc:a8adac86ee1d1f7cedf823328cdc4b598"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Keys for User-mode pages.  <a href="../../d7/d53/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d221_1_1_0d255.html#a8adac86ee1d1f7cedf823328cdc4b598">More...</a><br /></td></tr>
<tr class="separator:a8adac86ee1d1f7cedf823328cdc4b598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a713ffbcb5cf862977b0d44499e1a06df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>OSPKE</b>: 1</td></tr>
<tr class="memdesc:a713ffbcb5cf862977b0d44499e1a06df"><td class="mdescLeft">&#160;</td><td class="mdescRight">PKU enabled by OS.  <a href="../../d7/d53/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d221_1_1_0d255.html#a713ffbcb5cf862977b0d44499e1a06df">More...</a><br /></td></tr>
<tr class="separator:a713ffbcb5cf862977b0d44499e1a06df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a696ae3adb05df8fb554cd3d80c2c2545"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WaitPKG</b>: 1</td></tr>
<tr class="memdesc:a696ae3adb05df8fb554cd3d80c2c2545"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timed pause and user-level monitor/wait.  <a href="../../d7/d53/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d221_1_1_0d255.html#a696ae3adb05df8fb554cd3d80c2c2545">More...</a><br /></td></tr>
<tr class="separator:a696ae3adb05df8fb554cd3d80c2c2545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40b4dbe39331d0d8fe2351fc3df08ba3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI2</b>: 1</td></tr>
<tr class="memdesc:a40b4dbe39331d0d8fe2351fc3df08ba3"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions 2.  <a href="../../d7/d53/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d221_1_1_0d255.html#a40b4dbe39331d0d8fe2351fc3df08ba3">More...</a><br /></td></tr>
<tr class="separator:a40b4dbe39331d0d8fe2351fc3df08ba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2122201a093241e29d3616324145162"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_SS</b>: 1</td></tr>
<tr class="memdesc:af2122201a093241e29d3616324145162"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) shadow stack.  <a href="../../d7/d53/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d221_1_1_0d255.html#af2122201a093241e29d3616324145162">More...</a><br /></td></tr>
<tr class="separator:af2122201a093241e29d3616324145162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfd81439ea936fb56ba3baf7bd70d9fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>GFNI</b>: 1</td></tr>
<tr class="memdesc:acfd81439ea936fb56ba3baf7bd70d9fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Galois Field instructions.  <a href="../../d7/d53/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d221_1_1_0d255.html#acfd81439ea936fb56ba3baf7bd70d9fd">More...</a><br /></td></tr>
<tr class="separator:acfd81439ea936fb56ba3baf7bd70d9fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74fedddd4b2d64a43aeef25eac5ede47"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VAES</b>: 1</td></tr>
<tr class="memdesc:a74fedddd4b2d64a43aeef25eac5ede47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector AES instruction set (VEX-256/EVEX)  <a href="../../d7/d53/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d221_1_1_0d255.html#a74fedddd4b2d64a43aeef25eac5ede47">More...</a><br /></td></tr>
<tr class="separator:a74fedddd4b2d64a43aeef25eac5ede47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fd02ab76fb9d85a3efff2775eaba4c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VPCLMULQDQ</b>: 1</td></tr>
<tr class="memdesc:a1fd02ab76fb9d85a3efff2775eaba4c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLMUL instruction set (VEX-256/EVEX)  <a href="../../d7/d53/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d221_1_1_0d255.html#a1fd02ab76fb9d85a3efff2775eaba4c7">More...</a><br /></td></tr>
<tr class="separator:a1fd02ab76fb9d85a3efff2775eaba4c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58eb39e138b70232e2b3648cf77d8f4e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VNNI</b>: 1</td></tr>
<tr class="memdesc:a58eb39e138b70232e2b3648cf77d8f4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Neural Network Instructions.  <a href="../../d7/d53/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d221_1_1_0d255.html#a58eb39e138b70232e2b3648cf77d8f4e">More...</a><br /></td></tr>
<tr class="separator:a58eb39e138b70232e2b3648cf77d8f4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5488dbc4eefe10dd4008260db6aa03e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BITALG</b>: 1</td></tr>
<tr class="memdesc:ab5488dbc4eefe10dd4008260db6aa03e"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Bit Algorithms Instructions.  <a href="../../d7/d53/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d221_1_1_0d255.html#ab5488dbc4eefe10dd4008260db6aa03e">More...</a><br /></td></tr>
<tr class="separator:ab5488dbc4eefe10dd4008260db6aa03e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79d14171ebf7f0ecc0ce9195eb83e297"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TME</b>: 1</td></tr>
<tr class="memdesc:a79d14171ebf7f0ecc0ce9195eb83e297"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TME related MSRs <br  />
  <a href="../../d7/d53/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d221_1_1_0d255.html#a79d14171ebf7f0ecc0ce9195eb83e297">More...</a><br /></td></tr>
<tr class="separator:a79d14171ebf7f0ecc0ce9195eb83e297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fd409e19b491292d212e7eba924f22b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VPOPCNTDQ</b>: 1</td></tr>
<tr class="memdesc:a9fd409e19b491292d212e7eba924f22b"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Population Count Double and Quad-word.  <a href="../../d7/d53/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d221_1_1_0d255.html#a9fd409e19b491292d212e7eba924f22b">More...</a><br /></td></tr>
<tr class="separator:a9fd409e19b491292d212e7eba924f22b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cb619a7b2e99200ed3d60af58b45062"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 1</td></tr>
<tr class="memdesc:a8cb619a7b2e99200ed3d60af58b45062"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d7/d53/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d221_1_1_0d255.html#a8cb619a7b2e99200ed3d60af58b45062">More...</a><br /></td></tr>
<tr class="separator:a8cb619a7b2e99200ed3d60af58b45062"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ae8e4351872cd09e4972d6e676e4be4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LA57</b>: 1</td></tr>
<tr class="memdesc:a8ae8e4351872cd09e4972d6e676e4be4"><td class="mdescLeft">&#160;</td><td class="mdescRight">5-level paging (57 address bits)  <a href="../../d7/d53/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d221_1_1_0d255.html#a8ae8e4351872cd09e4972d6e676e4be4">More...</a><br /></td></tr>
<tr class="separator:a8ae8e4351872cd09e4972d6e676e4be4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0c3576ed68cf2a341e40bab4cae6db5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MAWAU</b>: 5</td></tr>
<tr class="memdesc:ab0c3576ed68cf2a341e40bab4cae6db5"><td class="mdescLeft">&#160;</td><td class="mdescRight">The value of userspace MPX Address-Width Adjust used by the BNDLDX and BNDSTX <a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> MPX instructions in 64-bit mode.  <a href="../../d7/d53/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d221_1_1_0d255.html#ab0c3576ed68cf2a341e40bab4cae6db5">More...</a><br /></td></tr>
<tr class="separator:ab0c3576ed68cf2a341e40bab4cae6db5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4aa64c10c895be1db1f71c2e65f3e65"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDPID</b>: 1</td></tr>
<tr class="memdesc:ad4aa64c10c895be1db1f71c2e65f3e65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Processor ID and IA32_TSC_AUX <br  />
  <a href="../../d7/d53/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d221_1_1_0d255.html#ad4aa64c10c895be1db1f71c2e65f3e65">More...</a><br /></td></tr>
<tr class="separator:ad4aa64c10c895be1db1f71c2e65f3e65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fe908720d31096881d21a2b2d4e7cb8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>KL</b>: 1</td></tr>
<tr class="memdesc:a3fe908720d31096881d21a2b2d4e7cb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Key Locker.  <a href="../../d7/d53/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d221_1_1_0d255.html#a3fe908720d31096881d21a2b2d4e7cb8">More...</a><br /></td></tr>
<tr class="separator:a3fe908720d31096881d21a2b2d4e7cb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69dd8eb17ae607dd73f34647d772d98e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BusLockDetect</b>: 1</td></tr>
<tr class="memdesc:a69dd8eb17ae607dd73f34647d772d98e"><td class="mdescLeft">&#160;</td><td class="mdescRight">BUS_LOCK_DETECT.  <a href="../../d7/d53/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d221_1_1_0d255.html#a69dd8eb17ae607dd73f34647d772d98e">More...</a><br /></td></tr>
<tr class="separator:a69dd8eb17ae607dd73f34647d772d98e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0dd4d6c6ddcb19c594500d519970475"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLDEMOTE</b>: 1</td></tr>
<tr class="memdesc:ad0dd4d6c6ddcb19c594500d519970475"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache line demote.  <a href="../../d7/d53/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d221_1_1_0d255.html#ad0dd4d6c6ddcb19c594500d519970475">More...</a><br /></td></tr>
<tr class="separator:ad0dd4d6c6ddcb19c594500d519970475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c813c851bddda74ca0725b039aaaa87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:a0c813c851bddda74ca0725b039aaaa87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d7/d53/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d221_1_1_0d255.html#a0c813c851bddda74ca0725b039aaaa87">More...</a><br /></td></tr>
<tr class="separator:a0c813c851bddda74ca0725b039aaaa87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a746e07e900c4ca5d27013a1828111d33"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIRI</b>: 1</td></tr>
<tr class="memdesc:a746e07e900c4ca5d27013a1828111d33"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIRI.  <a href="../../d7/d53/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d221_1_1_0d255.html#a746e07e900c4ca5d27013a1828111d33">More...</a><br /></td></tr>
<tr class="separator:a746e07e900c4ca5d27013a1828111d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4274c45a77fa3cebdb86ee189a4f9cb1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIR64B</b>: 1</td></tr>
<tr class="memdesc:a4274c45a77fa3cebdb86ee189a4f9cb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIR64B.  <a href="../../d7/d53/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d221_1_1_0d255.html#a4274c45a77fa3cebdb86ee189a4f9cb1">More...</a><br /></td></tr>
<tr class="separator:a4274c45a77fa3cebdb86ee189a4f9cb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb982df2775f8588dba5bb1920daf573"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX_LC</b>: 1</td></tr>
<tr class="memdesc:afb982df2775f8588dba5bb1920daf573"><td class="mdescLeft">&#160;</td><td class="mdescRight">SGX Launch Configuration.  <a href="../../d7/d53/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d221_1_1_0d255.html#afb982df2775f8588dba5bb1920daf573">More...</a><br /></td></tr>
<tr class="separator:afb982df2775f8588dba5bb1920daf573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a1f6356272c1fbb2481a1c6b199d0a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKS</b>: 1</td></tr>
<tr class="memdesc:a7a1f6356272c1fbb2481a1c6b199d0a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Protection Keys for Supervisor-mode pages.  <a href="../../d7/d53/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d221_1_1_0d255.html#a7a1f6356272c1fbb2481a1c6b199d0a9">More...</a><br /></td></tr>
<tr class="separator:a7a1f6356272c1fbb2481a1c6b199d0a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a428498c3a19ff9d04afae40cc111333b"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a428498c3a19ff9d04afae40cc111333b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2acfce227a53669f93e7f4547b42b350"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a2acfce227a53669f93e7f4547b42b350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ff48451b80b74d483aa363611600bfc"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a6ff48451b80b74d483aa363611600bfc">ECX</a></td></tr>
<tr class="separator:a6ff48451b80b74d483aa363611600bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78606636f8e29533e2a54d1e12148b3f"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aef384a2a1d61e18764acd0f8d357746d"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a4f1bd3ddd1d5864e5a6f462aea00c0c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 2</td></tr>
<tr class="memdesc:a4f1bd3ddd1d5864e5a6f462aea00c0c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../da/dce/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d223_1_1_0d275.html#a4f1bd3ddd1d5864e5a6f462aea00c0c7">More...</a><br /></td></tr>
<tr class="separator:a4f1bd3ddd1d5864e5a6f462aea00c0c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e147fd9ef12330ee8a6ee21c987a311"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4VNNIW</b>: 1</td></tr>
<tr class="memdesc:a7e147fd9ef12330ee8a6ee21c987a311"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Neural Network Instructions.  <a href="../../da/dce/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d223_1_1_0d275.html#a7e147fd9ef12330ee8a6ee21c987a311">More...</a><br /></td></tr>
<tr class="separator:a7e147fd9ef12330ee8a6ee21c987a311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45eae09cce6d71a7fb62451de8fa012e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4FMAPS</b>: 1</td></tr>
<tr class="memdesc:a45eae09cce6d71a7fb62451de8fa012e"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Multiply Accumulation Single Precision.  <a href="../../da/dce/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d223_1_1_0d275.html#a45eae09cce6d71a7fb62451de8fa012e">More...</a><br /></td></tr>
<tr class="separator:a45eae09cce6d71a7fb62451de8fa012e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a7586dea9616ecb6df9a18bb40a8436"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSRM</b>: 1</td></tr>
<tr class="memdesc:a9a7586dea9616ecb6df9a18bb40a8436"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Short REP MOVSB/STOSB.  <a href="../../da/dce/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d223_1_1_0d275.html#a9a7586dea9616ecb6df9a18bb40a8436">More...</a><br /></td></tr>
<tr class="separator:a9a7586dea9616ecb6df9a18bb40a8436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a475103e727de28a0a9aaf68aa5db2981"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UINTR</b>: 1</td></tr>
<tr class="memdesc:a475103e727de28a0a9aaf68aa5db2981"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Inter-Processor <a class="el" href="../../d3/dc3/namespaceInterrupts.html">Interrupts</a>.  <a href="../../da/dce/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d223_1_1_0d275.html#a475103e727de28a0a9aaf68aa5db2981">More...</a><br /></td></tr>
<tr class="separator:a475103e727de28a0a9aaf68aa5db2981"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bc2a3796016dfac8c8d986b07ccdb08"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 2</td></tr>
<tr class="memdesc:a6bc2a3796016dfac8c8d986b07ccdb08"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../da/dce/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d223_1_1_0d275.html#a6bc2a3796016dfac8c8d986b07ccdb08">More...</a><br /></td></tr>
<tr class="separator:a6bc2a3796016dfac8c8d986b07ccdb08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab763eb84ff4aafe0bdb305879d4bdd0d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_VP2INTERSECT</b>: 1</td></tr>
<tr class="memdesc:ab763eb84ff4aafe0bdb305879d4bdd0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 VP2INTERSECT Doubleword and Quadword Instructions.  <a href="../../da/dce/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d223_1_1_0d275.html#ab763eb84ff4aafe0bdb305879d4bdd0d">More...</a><br /></td></tr>
<tr class="separator:ab763eb84ff4aafe0bdb305879d4bdd0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89d3ca1039bc60cc2bd300d53abbc442"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SRBDS_CTRL</b>: 1</td></tr>
<tr class="memdesc:a89d3ca1039bc60cc2bd300d53abbc442"><td class="mdescLeft">&#160;</td><td class="mdescRight">Special Register Buffer Data Sampling Mitigations.  <a href="../../da/dce/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d223_1_1_0d275.html#a89d3ca1039bc60cc2bd300d53abbc442">More...</a><br /></td></tr>
<tr class="separator:a89d3ca1039bc60cc2bd300d53abbc442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f16641a4b4468fd44a36793292bea8c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MC_CLEAR</b>: 1</td></tr>
<tr class="memdesc:a1f16641a4b4468fd44a36793292bea8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">VERW instruction clears <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> buffers.  <a href="../../da/dce/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d223_1_1_0d275.html#a1f16641a4b4468fd44a36793292bea8c">More...</a><br /></td></tr>
<tr class="separator:a1f16641a4b4468fd44a36793292bea8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39f6f0304141089a49ed897d20a4c5a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSX_FORCE_ABORT</b>: 1</td></tr>
<tr class="memdesc:a39f6f0304141089a49ed897d20a4c5a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">All TSX transactions are aborted.  <a href="../../da/dce/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d223_1_1_0d275.html#a39f6f0304141089a49ed897d20a4c5a1">More...</a><br /></td></tr>
<tr class="separator:a39f6f0304141089a49ed897d20a4c5a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af98abf8fa465f85ebb734154bdc7c852"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:af98abf8fa465f85ebb734154bdc7c852"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../da/dce/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d223_1_1_0d275.html#af98abf8fa465f85ebb734154bdc7c852">More...</a><br /></td></tr>
<tr class="separator:af98abf8fa465f85ebb734154bdc7c852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbc69ba7498c1fa34835129f41d6c218"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TsxForceAbortMsr</b>: 1</td></tr>
<tr class="memdesc:acbc69ba7498c1fa34835129f41d6c218"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX_FORCE_ABORT MSR is available.  <a href="../../da/dce/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d223_1_1_0d275.html#acbc69ba7498c1fa34835129f41d6c218">More...</a><br /></td></tr>
<tr class="separator:acbc69ba7498c1fa34835129f41d6c218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab81d00e9b9f6d91f3763c42e3a0ff5ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SERIALIZE</b>: 1</td></tr>
<tr class="memdesc:ab81d00e9b9f6d91f3763c42e3a0ff5ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERIALIZE.  <a href="../../da/dce/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d223_1_1_0d275.html#ab81d00e9b9f6d91f3763c42e3a0ff5ee">More...</a><br /></td></tr>
<tr class="separator:ab81d00e9b9f6d91f3763c42e3a0ff5ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a406c0571132b904c8737e501440eecb9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HYBRID</b>: 1</td></tr>
<tr class="memdesc:a406c0571132b904c8737e501440eecb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mixture of <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> types in processor topology.  <a href="../../da/dce/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d223_1_1_0d275.html#a406c0571132b904c8737e501440eecb9">More...</a><br /></td></tr>
<tr class="separator:a406c0571132b904c8737e501440eecb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1994d840fb70dee073073100d9c32f60"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSXLDTRK</b>: 1</td></tr>
<tr class="memdesc:a1994d840fb70dee073073100d9c32f60"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSXLDTRK.  <a href="../../da/dce/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d223_1_1_0d275.html#a1994d840fb70dee073073100d9c32f60">More...</a><br /></td></tr>
<tr class="separator:a1994d840fb70dee073073100d9c32f60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae60590037ceb44f53d78fbb484c40b5f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 1</td></tr>
<tr class="memdesc:ae60590037ceb44f53d78fbb484c40b5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../da/dce/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d223_1_1_0d275.html#ae60590037ceb44f53d78fbb484c40b5f">More...</a><br /></td></tr>
<tr class="separator:ae60590037ceb44f53d78fbb484c40b5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a603cca9f5ded6bcd25ba08c01ff540e4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PCONFIG</b>: 1</td></tr>
<tr class="memdesc:a603cca9f5ded6bcd25ba08c01ff540e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Platform configuration for <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Encryption Technologies Instrctuions.  <a href="../../da/dce/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d223_1_1_0d275.html#a603cca9f5ded6bcd25ba08c01ff540e4">More...</a><br /></td></tr>
<tr class="separator:a603cca9f5ded6bcd25ba08c01ff540e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade76705891ad175f1de4226f9764a1ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LBR</b>: 1</td></tr>
<tr class="memdesc:ade76705891ad175f1de4226f9764a1ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Last Branch Records.  <a href="../../da/dce/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d223_1_1_0d275.html#ade76705891ad175f1de4226f9764a1ac">More...</a><br /></td></tr>
<tr class="separator:ade76705891ad175f1de4226f9764a1ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ec0853b282d9a9ea0c91c705825c74e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_IBT</b>: 1</td></tr>
<tr class="memdesc:a7ec0853b282d9a9ea0c91c705825c74e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) indirect branch tracking.  <a href="../../da/dce/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d223_1_1_0d275.html#a7ec0853b282d9a9ea0c91c705825c74e">More...</a><br /></td></tr>
<tr class="separator:a7ec0853b282d9a9ea0c91c705825c74e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba72a8d29d0f7417ab9b6fa663728e20"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:aba72a8d29d0f7417ab9b6fa663728e20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../da/dce/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d223_1_1_0d275.html#aba72a8d29d0f7417ab9b6fa663728e20">More...</a><br /></td></tr>
<tr class="separator:aba72a8d29d0f7417ab9b6fa663728e20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2842860f2eb3225a9e8ccc5b367a17b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_BF16</b>: 1</td></tr>
<tr class="memdesc:a2842860f2eb3225a9e8ccc5b367a17b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on bfloat16 numbers.  <a href="../../da/dce/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d223_1_1_0d275.html#a2842860f2eb3225a9e8ccc5b367a17b2">More...</a><br /></td></tr>
<tr class="separator:a2842860f2eb3225a9e8ccc5b367a17b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0f0fe2d6baa866f8ba3322e149231d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_FP16</b>: 1</td></tr>
<tr class="memdesc:af0f0fe2d6baa866f8ba3322e149231d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX512-FP16 half-precision floating-point instructions.  <a href="../../da/dce/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d223_1_1_0d275.html#af0f0fe2d6baa866f8ba3322e149231d6">More...</a><br /></td></tr>
<tr class="separator:af0f0fe2d6baa866f8ba3322e149231d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9324d92ab2a7a5e9f6f76f8644448ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_TILE</b>: 1</td></tr>
<tr class="memdesc:af9324d92ab2a7a5e9f6f76f8644448ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile architecture.  <a href="../../da/dce/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d223_1_1_0d275.html#af9324d92ab2a7a5e9f6f76f8644448ba">More...</a><br /></td></tr>
<tr class="separator:af9324d92ab2a7a5e9f6f76f8644448ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5b9433ed686bdb6224222ac123550dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_INT8</b>: 1</td></tr>
<tr class="memdesc:ac5b9433ed686bdb6224222ac123550dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on 8-bit integers.  <a href="../../da/dce/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d223_1_1_0d275.html#ac5b9433ed686bdb6224222ac123550dd">More...</a><br /></td></tr>
<tr class="separator:ac5b9433ed686bdb6224222ac123550dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab76dd74d12a6f9372995bdb5308d8634"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SPEC_CTRL</b>: 1</td></tr>
<tr class="memdesc:ab76dd74d12a6f9372995bdb5308d8634"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculation Control, part of Indirect Branch Control (IBC): Indirect Branch Restricted Speculation (IBRS) and Indirect Branch Prediction Barrier (IBPB)  <a href="../../da/dce/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d223_1_1_0d275.html#ab76dd74d12a6f9372995bdb5308d8634">More...</a><br /></td></tr>
<tr class="separator:ab76dd74d12a6f9372995bdb5308d8634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff27e3847c9b3666fc508e9335b699fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>STIBP</b>: 1</td></tr>
<tr class="memdesc:aff27e3847c9b3666fc508e9335b699fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single Thread Indirect Branch Predictor, part of IBC.  <a href="../../da/dce/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d223_1_1_0d275.html#aff27e3847c9b3666fc508e9335b699fb">More...</a><br /></td></tr>
<tr class="separator:aff27e3847c9b3666fc508e9335b699fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab99d9b9244df27497a4fce56bda016f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>L1D_FLUSH</b>: 1</td></tr>
<tr class="memdesc:ab99d9b9244df27497a4fce56bda016f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_FLUSH_CMD MSR.  <a href="../../da/dce/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d223_1_1_0d275.html#ab99d9b9244df27497a4fce56bda016f7">More...</a><br /></td></tr>
<tr class="separator:ab99d9b9244df27497a4fce56bda016f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54cd787db8dc2333fe5c8b2d1d4059ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ArchCapabilities</b>: 1</td></tr>
<tr class="memdesc:a54cd787db8dc2333fe5c8b2d1d4059ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_ARCH_CAPABILITIES (lists speculative side channel mitigations.  <a href="../../da/dce/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d223_1_1_0d275.html#a54cd787db8dc2333fe5c8b2d1d4059ae">More...</a><br /></td></tr>
<tr class="separator:a54cd787db8dc2333fe5c8b2d1d4059ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afecb5a4d6d921b0fc8e5bab8a70993f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CoreCapabilities</b>: 1</td></tr>
<tr class="memdesc:afecb5a4d6d921b0fc8e5bab8a70993f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_CORE_CAPABILITIES MSR (lists model-specific core capabilities)  <a href="../../da/dce/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d223_1_1_0d275.html#afecb5a4d6d921b0fc8e5bab8a70993f2">More...</a><br /></td></tr>
<tr class="separator:afecb5a4d6d921b0fc8e5bab8a70993f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0eb6a2ada605d09e32f159cbcd71e3e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SSBD</b>: 1</td></tr>
<tr class="memdesc:ac0eb6a2ada605d09e32f159cbcd71e3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculative Store Bypass Disable, as mitigation for Speculative Store Bypass (IA32_SPEC_CTRL)  <a href="../../da/dce/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d223_1_1_0d275.html#ac0eb6a2ada605d09e32f159cbcd71e3e">More...</a><br /></td></tr>
<tr class="separator:ac0eb6a2ada605d09e32f159cbcd71e3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef384a2a1d61e18764acd0f8d357746d"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aef384a2a1d61e18764acd0f8d357746d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf8f21725a616943a837ca6d6a3756fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:abf8f21725a616943a837ca6d6a3756fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78606636f8e29533e2a54d1e12148b3f"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a78606636f8e29533e2a54d1e12148b3f">EDX</a></td></tr>
<tr class="separator:a78606636f8e29533e2a54d1e12148b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00495">495</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="af15a39e54d1b2ca7c70d779f214700db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af15a39e54d1b2ca7c70d779f214700db">&#9670;&nbsp;</a></span>Get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/de6/include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void CPU::x86::Intel::CPUID0x00000007_0::Get </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">497</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;                {</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#if defined(a86)</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;                    <a class="code" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a>(<span class="stringliteral">&quot;cpuid&quot;</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;                         : <span class="stringliteral">&quot;=a&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a6e04e6b2b82943e617d5d5c136e14da0">EAX</a>.raw), <span class="stringliteral">&quot;=b&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a64def249c653fa91d2949671933289b0">EBX</a>.raw), <span class="stringliteral">&quot;=c&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a6ff48451b80b74d483aa363611600bfc">ECX</a>.raw), <span class="stringliteral">&quot;=d&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a78606636f8e29533e2a54d1e12148b3f">EDX</a>.raw)</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;                         : <span class="stringliteral">&quot;a&quot;</span>(0x7), <span class="stringliteral">&quot;c&quot;</span>(0x0)); <span class="comment">/* FIXME */</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// a64 || a32</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;                }</div>
<div class="ttc" id="aMultiboot64bitMap_8cpp_html_ab17ab6407b8950c89ba3ff3b4919200b"><div class="ttname"><a href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a></div><div class="ttdeci">asmv(&quot;invlpg (%0)&quot; ::&quot;r&quot;(VirtualAddress) :&quot;memory&quot;)</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a64def249c653fa91d2949671933289b0"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a64def249c653fa91d2949671933289b0">CPU::x86::Intel::CPUID0x00000007_0::EBX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@217 EBX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a6e04e6b2b82943e617d5d5c136e14da0"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a6e04e6b2b82943e617d5d5c136e14da0">CPU::x86::Intel::CPUID0x00000007_0::EAX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@215 EAX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a6ff48451b80b74d483aa363611600bfc"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a6ff48451b80b74d483aa363611600bfc">CPU::x86::Intel::CPUID0x00000007_0::ECX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@221 ECX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a78606636f8e29533e2a54d1e12148b3f"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a78606636f8e29533e2a54d1e12148b3f">CPU::x86::Intel::CPUID0x00000007_0::EDX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@223 EDX</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv()</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a6e04e6b2b82943e617d5d5c136e14da0">EAX</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a64def249c653fa91d2949671933289b0">EBX</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a6ff48451b80b74d483aa363611600bfc">ECX</a>, and <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a78606636f8e29533e2a54d1e12148b3f">EDX</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="a6e04e6b2b82943e617d5d5c136e14da0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e04e6b2b82943e617d5d5c136e14da0">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>.</p>

</div>
</div>
<a id="a64def249c653fa91d2949671933289b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64def249c653fa91d2949671933289b0">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>, and <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<a id="a6ff48451b80b74d483aa363611600bfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ff48451b80b74d483aa363611600bfc">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>, and <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<a id="a78606636f8e29533e2a54d1e12148b3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78606636f8e29533e2a54d1e12148b3f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html">CPUID0x00000007_0</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
