INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alexa/Documents/alexander-bekec/Digital-electronics-1/Project/project_door_lock/project_door_lock.srcs/sources_1/new/door_lock_core.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'door_lock_core'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alexa/Documents/alexander-bekec/Digital-electronics-1/Project/project_door_lock/project_door_lock.srcs/sim_1/new/tb_door_lock_core.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_door_lock_core'
