# RISC‑V Reference SoC Tapeout Program

This repository documents my journey and submissions for the India RISC-V Reference SoC Tapeout program. <!-- Each week, I tackle hands-on tasks and learn essential skills in end-to-end SoC design. -->

| Week | Task Overview                    | Details & Documents                |
|------|----------------------------------|------------------------------------|
| 0    | Yosys, Icarus verilog & GTKwave Installation | [Week 0](./Week0/Week0.md)         |



> Each folder includes weekly notes, code snippets, images (in `/images`), and relevant log files for task reproducibility and review.


<!-- ## Contributors
- Tejas B G (Undergraduate Student, ECE, DSATM, Bengaluru) -->

## Acknowledgments
- RISC‑V Reference SoC Tapeout Program Organizers:
    - VLSI System Design (VSD)
    - Indian Institute of Technology Gandhinagar (IITGN)
    - Semiconductor Laboratory (SCL)
  <!--     - Synopsys Inc. -->


## Contact Information
- Tejas B G: [tejasbg13rvpu@gmail.com](mailto:tejasbg13rvpu@gmail.com)
