Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Dec 10 11:19:10 2024
| Host         : eecs-digital-22 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu48dr-ffvg1517-2-e
| Speed File   : -2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 29992 |     0 |          0 |    425280 |  7.05 |
|   LUT as Logic             |  9113 |     0 |          0 |    425280 |  2.14 |
|   LUT as Memory            | 20879 |     0 |          0 |    213600 |  9.77 |
|     LUT as Distributed RAM |   232 |     0 |            |           |       |
|     LUT as Shift Register  | 20647 |     0 |            |           |       |
| CLB Registers              | 25689 |     0 |          0 |    850560 |  3.02 |
|   Register as Flip Flop    | 25689 |     0 |          0 |    850560 |  3.02 |
|   Register as Latch        |     0 |     0 |          0 |    850560 |  0.00 |
| CARRY8                     |    91 |     0 |          0 |     53160 |  0.17 |
| F7 Muxes                   |    49 |     0 |          0 |    212640 |  0.02 |
| F8 Muxes                   |     0 |     0 |          0 |    106320 |  0.00 |
| F9 Muxes                   |     0 |     0 |          0 |     53160 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 66    |          Yes |           - |          Set |
| 156   |          Yes |           - |        Reset |
| 594   |          Yes |         Set |            - |
| 24873 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  6856 |     0 |          0 |     53160 | 12.90 |
|   CLBL                                     |  2097 |     0 |            |           |       |
|   CLBM                                     |  4759 |     0 |            |           |       |
| LUT as Logic                               |  9113 |     0 |          0 |    425280 |  2.14 |
|   using O5 output only                     |   251 |       |            |           |       |
|   using O6 output only                     |  6675 |       |            |           |       |
|   using O5 and O6                          |  2187 |       |            |           |       |
| LUT as Memory                              | 20879 |     0 |          0 |    213600 |  9.77 |
|   LUT as Distributed RAM                   |   232 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |     8 |       |            |           |       |
|     using O5 and O6                        |   224 |       |            |           |       |
|   LUT as Shift Register                    | 20647 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   | 18158 |       |            |           |       |
|     using O5 and O6                        |  2489 |       |            |           |       |
| CLB Registers                              | 25689 |     0 |          0 |    850560 |  3.02 |
|   Register driven from within the CLB      | 15014 |       |            |           |       |
|   Register driven from outside the CLB     | 10675 |       |            |           |       |
|     LUT in front of the register is unused |  7411 |       |            |           |       |
|     LUT in front of the register is used   |  3264 |       |            |           |       |
| Unique Control Sets                        |   997 |       |          0 |    106320 |  0.94 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    | 66.5 |     0 |          0 |      1080 |  6.16 |
|   RAMB36/FIFO*    |   66 |     0 |          0 |      1080 |  6.11 |
|     RAMB36E2 only |   66 |       |            |           |       |
|   RAMB18          |    1 |     0 |          0 |      2160 |  0.05 |
|     RAMB18E2 only |    1 |       |            |           |       |
| URAM              |    0 |     0 |          0 |        80 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |  376 |     0 |          0 |      4272 |  8.80 |
|   DSP48E2 only |  376 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    4 |     4 |          0 |       347 |  1.15 |
| HPIOB_M          |    2 |     2 |          0 |       138 |  1.45 |
|   INPUT          |    2 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |    2 |     2 |          0 |       138 |  1.45 |
|   INPUT          |    2 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_M          |    0 |     0 |          0 |        24 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        24 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |        23 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        72 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      2496 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        32 |  0.00 |
| RF_ADC           |    0 |     0 |          4 |         4 |  0.00 |
| RF_DAC           |    0 |     0 |          4 |         4 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCE     |    5 |     0 |          0 |       216 |  2.31 |
| BUFGCE_DIV |    0 |     0 |          0 |        32 |  0.00 |
| BUFG_GT    |    1 |     0 |          0 |       312 |  0.32 |
| BUFG_PS    |    1 |     0 |          0 |        72 |  1.39 |
| BUFGCTRL*  |    0 |     0 |          0 |        64 |  0.00 |
| PLL        |    0 |     0 |          0 |        16 |  0.00 |
| MMCM       |    1 |     0 |          0 |         8 | 12.50 |
+------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| CMACE4          |    0 |     0 |          0 |         2 |   0.00 |
| FE              |    0 |     0 |          0 |         8 |   0.00 |
| GTYE4_CHANNEL   |    0 |     0 |          0 |        16 |   0.00 |
| GTYE4_COMMON    |    0 |     0 |          0 |         4 |   0.00 |
| ILKNE4          |    0 |     0 |          0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         8 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         8 |   0.00 |
| PCIE4CE4        |    0 |     0 |          0 |         2 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| RFADC           |    4 |     4 |          0 |         4 | 100.00 |
| RFDAC           |    4 |     4 |          0 |         4 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
| RFADC_13B4W_M0  |    0 |     0 |          0 |         4 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+--------------+-------+---------------------+
|   Ref Name   |  Used | Functional Category |
+--------------+-------+---------------------+
| FDRE         | 24873 |            Register |
| SRLC32E      | 15034 |                 CLB |
| SRL16E       |  8102 |                 CLB |
| LUT6         |  4093 |                 CLB |
| LUT5         |  2055 |                 CLB |
| LUT3         |  1741 |                 CLB |
| LUT4         |  1597 |                 CLB |
| LUT2         |  1468 |                 CLB |
| FDSE         |   594 |            Register |
| RAMD32       |   398 |                 CLB |
| DSP48E2      |   376 |          Arithmetic |
| LUT1         |   346 |                 CLB |
| FDCE         |   156 |            Register |
| CARRY8       |    91 |                 CLB |
| RAMB36E2     |    66 |            BLOCKRAM |
| FDPE         |    66 |            Register |
| RAMS32       |    58 |                 CLB |
| MUXF7        |    49 |                 CLB |
| BUFGCE       |     5 |               Clock |
| RFDAC        |     4 |            Advanced |
| RFADC        |     4 |            Advanced |
| INBUF        |     4 |                 I/O |
| IBUFCTRL     |     4 |              Others |
| RAMB18E2     |     1 |            BLOCKRAM |
| PS8          |     1 |            Advanced |
| MMCME4_ADV   |     1 |               Clock |
| BUFG_PS      |     1 |               Clock |
| BUFG_GT_SYNC |     1 |               Clock |
| BUFG_GT      |     1 |               Clock |
+--------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------------+------+
|              Ref Name              | Used |
+------------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0       |    1 |
| design_1_xbar_0                    |    1 |
| design_1_usp_rf_data_converter_0_0 |    1 |
| design_1_split_square_sum_0_0      |    1 |
| design_1_rst_ps8_0_99M_0           |    1 |
| design_1_proc_sys_reset_0_0        |    1 |
| design_1_fir_compiler_0_1          |    1 |
| design_1_fir_compiler_0_0          |    1 |
| design_1_clk_wiz_0_0               |    1 |
| design_1_axis_data_fifo_0_0        |    1 |
| design_1_axi_smc_0                 |    1 |
| design_1_axi_dma_0_0               |    1 |
| design_1_auto_pc_1                 |    1 |
| design_1_auto_pc_0                 |    1 |
| design_1_auto_ds_1                 |    1 |
| design_1_auto_ds_0                 |    1 |
| design_1_TLAST_GEN_0_0             |    1 |
+------------------------------------+------+


