#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu Mar 25 11:18:16 2021
# Process ID: 11336
# Current directory: E:/ELEC 4200/lab9/9_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11132 E:\ELEC 4200\lab9\9_3\9_3.xpr
# Log file: E:/ELEC 4200/lab9/9_3/vivado.log
# Journal file: E:/ELEC 4200/lab9/9_3\vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-1239] XILINX_LOCAL_USER_DATA is set to 'no'.
start_gui
open_project {E:/ELEC 4200/lab9/9_3/9_3.xpr}
INFO: [Project 1-313] Project file moved from 'D:/ELEC 4200/lab9/9_3' since last save.
ERROR: [Project 1-208] No val for DA Elab Attr
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Project 1-192] Failed to load run synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run clk_wiz_0_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run clk_wiz_0_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirModelSim has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirQuesta has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirIES has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirXcelium has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirVCS has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirRiviera has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirActiveHdl has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirModelSim has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirQuesta has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirIES has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirXcelium has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirVCS has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirRiviera has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirActiveHdl has no valid value
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name IPDefaultOutputPath
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name MEMEnableMemoryMapGeneration
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name DcpsUptoDate
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:componentInstanceExtensions' : Bad end of element
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: E:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci
WARNING: [Project 1-231] Project '9_3.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 852.348 ; gain = 118.465
ERROR: [Common 17-39] 'open_project' failed due to earlier errors.
update_compile_order -fileset sources_1
save_project_as 9_3_2018 {E:/ELEC 4200/lab9/9_3_2018} -force
save_project_as: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 883.477 ; gain = 11.797
import_files
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'clk_wiz_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'clk_wiz_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0 -dir {e:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sources_1/ip}
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {5.000} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {32.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {128.000} CONFIG.CLKOUT1_JITTER {631.442} CONFIG.CLKOUT1_PHASE_ERROR {346.848}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files {{e:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
generate_target all [get_files  {{e:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files {{e:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -no_script -sync -force -quiet
launch_runs -jobs 4 clk_wiz_0_synth_1
WARNING: [Vivado 12-821] No runs matched 'clk_wiz_0_synth_1'
ERROR: [Common 17-162] Invalid option value specified for '-runs'.
update_compile_order -fileset sources_1
generate_target all [get_files  {{e:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files {{e:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -no_script -sync -force -quiet
launch_runs -jobs 4 clk_wiz_0_synth_1
WARNING: [Vivado 12-821] No runs matched 'clk_wiz_0_synth_1'
ERROR: [Common 17-162] Invalid option value specified for '-runs'.
export_ip_user_files -of_objects  [get_files {{e:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -no_script -reset -force -quiet
remove_files  {{e:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}
WARNING: [Vivado 12-3647] The given sub-design is not contained in the block fileset 'clk_wiz_0'. Sub-design: 'e:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci'.
INFO: [Project 1-386] Moving file 'E:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci' from fileset 'clk_wiz_0' to fileset 'sources_1'.
file delete -force {e:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sources_1/ip/clk_wiz_0}
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0 -dir {e:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sources_1/ip}
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {5.000} CONFIG.USE_RESET {false} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {32.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {128.000} CONFIG.CLKOUT1_JITTER {631.442} CONFIG.CLKOUT1_PHASE_ERROR {346.848}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files {{e:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
generate_target all [get_files  {{e:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files {{e:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{e:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
launch_runs -jobs 4 clk_wiz_0_synth_1
[Thu Mar 25 11:24:44 2021] Launched clk_wiz_0_synth_1...
Run output will be captured here: E:/ELEC 4200/lab9/9_3_2018/9_3_2018.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files {{e:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -directory {E:/ELEC 4200/lab9/9_3_2018/9_3_2018.ip_user_files/sim_scripts} -ip_user_files_dir {E:/ELEC 4200/lab9/9_3_2018/9_3_2018.ip_user_files} -ipstatic_source_dir {E:/ELEC 4200/lab9/9_3_2018/9_3_2018.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/ELEC 4200/lab9/9_3_2018/9_3_2018.cache/compile_simlib/modelsim} {questa=E:/ELEC 4200/lab9/9_3_2018/9_3_2018.cache/compile_simlib/questa} {riviera=E:/ELEC 4200/lab9/9_3_2018/9_3_2018.cache/compile_simlib/riviera} {activehdl=E:/ELEC 4200/lab9/9_3_2018/9_3_2018.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files {{E:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci}}] -no_script -reset -force -quiet
remove_files  {{E:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci}}
WARNING: [Vivado 12-3647] The given sub-design is not contained in the block fileset 'clk_wiz_0'. Sub-design: 'E:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci'.
INFO: [Project 1-386] Moving file 'e:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' from fileset 'clk_wiz_0' to fileset 'sources_1'.
file delete -force {E:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sources_1/ip/clk_wiz_0_1}
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ELEC 4200/lab9/9_3_2018/9_3_2018.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/ELEC 4200/lab9/9_3_2018/9_3_2018.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_4x4' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/ELEC 4200/lab9/9_3_2018/9_3_2018.sim/sim_1/behav/xsim/mcandsandpliers.mem'
INFO: [SIM-utils-43] Exported 'E:/ELEC 4200/lab9/9_3_2018/9_3_2018.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ELEC 4200/lab9/9_3_2018/9_3_2018.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_4x4_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sources_1/new/bcd_to_7_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_to_7_seg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sources_1/new/multiplier_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sim_1/new/tb_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_4x4
INFO: [VRFC 10-2458] undeclared symbol segments, assumed default net type wire [E:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sim_1/new/tb_4x4.v:31]
INFO: [VRFC 10-2458] undeclared symbol AN, assumed default net type wire [E:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sim_1/new/tb_4x4.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ELEC 4200/lab9/9_3_2018/9_3_2018.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ELEC 4200/lab9/9_3_2018/9_3_2018.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 40709828a6604f31867594dbc60a7ccf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_4x4_behav xil_defaultlib.tb_4x4 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 7 for port segments [E:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sim_1/new/tb_4x4.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=32.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.bcd_to_7_seg
Compiling module xil_defaultlib.multiplier_4x4
Compiling module xil_defaultlib.tb_4x4
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_4x4_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/ELEC -notrace
couldn't read file "E:/ELEC": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 25 11:27:00 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1097.023 ; gain = 0.051
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/ELEC 4200/lab9/9_3_2018/9_3_2018.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_4x4_behav -key {Behavioral:sim_1:Functional:tb_4x4} -tclbatch {tb_4x4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source tb_4x4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_4x4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1112.340 ; gain = 15.367
restart
INFO: [Simtcl 6-17] Simulation restarted
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_4x4/DUT/Product}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_4x4/DUT/clk_src_5MHz}} 
current_wave_config {Untitled 1*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1*'.
Untitled 1
add_wave {{/tb_4x4/DUT/clk_src_500Hz}} 
current_wave_config {Untitled 1*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1*'.
Untitled 1
add_wave {{/tb_4x4/DUT/pulse_at_500Hz}} 
run 20000 ns
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 25 11:57:43 2021] Launched clk_wiz_0_synth_1, synth_1...
Run output will be captured here:
clk_wiz_0_synth_1: E:/ELEC 4200/lab9/9_3_2018/9_3_2018.runs/clk_wiz_0_synth_1/runme.log
synth_1: E:/ELEC 4200/lab9/9_3_2018/9_3_2018.runs/synth_1/runme.log
[Thu Mar 25 11:57:43 2021] Launched impl_1...
Run output will be captured here: E:/ELEC 4200/lab9/9_3_2018/9_3_2018.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ELEC 4200/lab9/9_3_2018/9_3_2018.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/ELEC 4200/lab9/9_3_2018/9_3_2018.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_4x4' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/ELEC 4200/lab9/9_3_2018/9_3_2018.sim/sim_1/behav/xsim/mcandsandpliers.mem'
INFO: [SIM-utils-43] Exported 'E:/ELEC 4200/lab9/9_3_2018/9_3_2018.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ELEC 4200/lab9/9_3_2018/9_3_2018.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_4x4_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sources_1/new/bcd_to_7_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_to_7_seg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sources_1/new/multiplier_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sim_1/new/tb_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_4x4
INFO: [VRFC 10-2458] undeclared symbol segments, assumed default net type wire [E:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sim_1/new/tb_4x4.v:31]
INFO: [VRFC 10-2458] undeclared symbol AN, assumed default net type wire [E:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sim_1/new/tb_4x4.v:31]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ELEC 4200/lab9/9_3_2018/9_3_2018.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 40709828a6604f31867594dbc60a7ccf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_4x4_behav xil_defaultlib.tb_4x4 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 7 for port segments [E:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sim_1/new/tb_4x4.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=32.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.bcd_to_7_seg
Compiling module xil_defaultlib.multiplier_4x4
Compiling module xil_defaultlib.tb_4x4
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_4x4_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1125.902 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/ELEC 4200/lab9/9_3_2018/9_3_2018.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_4x4_behav -key {Behavioral:sim_1:Functional:tb_4x4} -tclbatch {tb_4x4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source tb_4x4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_4x4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1126.387 ; gain = 0.484
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ELEC 4200/lab9/9_3_2018/9_3_2018.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/ELEC 4200/lab9/9_3_2018/9_3_2018.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_4x4' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/ELEC 4200/lab9/9_3_2018/9_3_2018.sim/sim_1/behav/xsim/mcandsandpliers.mem'
INFO: [SIM-utils-43] Exported 'E:/ELEC 4200/lab9/9_3_2018/9_3_2018.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ELEC 4200/lab9/9_3_2018/9_3_2018.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_4x4_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sources_1/new/bcd_to_7_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_to_7_seg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sources_1/new/multiplier_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sim_1/new/tb_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_4x4
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ELEC 4200/lab9/9_3_2018/9_3_2018.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 40709828a6604f31867594dbc60a7ccf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_4x4_behav xil_defaultlib.tb_4x4 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=32.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.bcd_to_7_seg
Compiling module xil_defaultlib.multiplier_4x4
Compiling module xil_defaultlib.tb_4x4
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_4x4_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1130.367 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/ELEC 4200/lab9/9_3_2018/9_3_2018.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_4x4_behav -key {Behavioral:sim_1:Functional:tb_4x4} -tclbatch {tb_4x4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source tb_4x4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_4x4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1130.367 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ELEC 4200/lab9/9_3_2018/9_3_2018.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/ELEC 4200/lab9/9_3_2018/9_3_2018.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_4x4' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/ELEC 4200/lab9/9_3_2018/9_3_2018.sim/sim_1/behav/xsim/mcandsandpliers.mem'
INFO: [SIM-utils-43] Exported 'E:/ELEC 4200/lab9/9_3_2018/9_3_2018.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ELEC 4200/lab9/9_3_2018/9_3_2018.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_4x4_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sources_1/new/bcd_to_7_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_to_7_seg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sources_1/new/multiplier_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ELEC 4200/lab9/9_3_2018/9_3_2018.srcs/sim_1/new/tb_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_4x4
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ELEC 4200/lab9/9_3_2018/9_3_2018.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 40709828a6604f31867594dbc60a7ccf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_4x4_behav xil_defaultlib.tb_4x4 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=32.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.bcd_to_7_seg
Compiling module xil_defaultlib.multiplier_4x4
Compiling module xil_defaultlib.tb_4x4
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_4x4_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1130.465 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/ELEC 4200/lab9/9_3_2018/9_3_2018.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_4x4_behav -key {Behavioral:sim_1:Functional:tb_4x4} -tclbatch {tb_4x4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source tb_4x4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_4x4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1131.746 ; gain = 1.281
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/ELEC 4200/lab9/9_3_2018/9_3_2018.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 25 12:07:20 2021] Launched synth_1...
Run output will be captured here: E:/ELEC 4200/lab9/9_3_2018/9_3_2018.runs/synth_1/runme.log
[Thu Mar 25 12:07:20 2021] Launched impl_1...
Run output will be captured here: E:/ELEC 4200/lab9/9_3_2018/9_3_2018.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 25 12:14:23 2021...
