--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml SpartanHome.twx SpartanHome.ncd -o SpartanHome.twr
SpartanHome.pcf -ucf SpartanHome_const.ucf

Design file:              SpartanHome.ncd
Physical constraint file: SpartanHome.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1497 paths analyzed, 152 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.573ns.
--------------------------------------------------------------------------------

Paths for end point lcd_display/E (SLICE_X22Y88.SR), 239 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcd_display/count_0 (FF)
  Destination:          lcd_display/E (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.573ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: lcd_display/count_0 to lcd_display/E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y80.YQ      Tcko                  0.652   lcd_display/count<1>
                                                       lcd_display/count_0
    SLICE_X21Y81.F2      net (fanout=1)        0.461   lcd_display/count<0>
    SLICE_X21Y81.COUT    Topcyf                1.162   lcd_display/count_addsub0000<0>
                                                       lcd_display/Madd_count_addsub0000_lut<0>_INV_0
                                                       lcd_display/Madd_count_addsub0000_cy<0>
                                                       lcd_display/Madd_count_addsub0000_cy<1>
    SLICE_X21Y82.CIN     net (fanout=1)        0.000   lcd_display/Madd_count_addsub0000_cy<1>
    SLICE_X21Y82.COUT    Tbyp                  0.118   lcd_display/count_addsub0000<2>
                                                       lcd_display/Madd_count_addsub0000_cy<2>
                                                       lcd_display/Madd_count_addsub0000_cy<3>
    SLICE_X21Y83.CIN     net (fanout=1)        0.000   lcd_display/Madd_count_addsub0000_cy<3>
    SLICE_X21Y83.COUT    Tbyp                  0.118   lcd_display/count_addsub0000<4>
                                                       lcd_display/Madd_count_addsub0000_cy<4>
                                                       lcd_display/Madd_count_addsub0000_cy<5>
    SLICE_X21Y84.CIN     net (fanout=1)        0.000   lcd_display/Madd_count_addsub0000_cy<5>
    SLICE_X21Y84.COUT    Tbyp                  0.118   lcd_display/count_addsub0000<6>
                                                       lcd_display/Madd_count_addsub0000_cy<6>
                                                       lcd_display/Madd_count_addsub0000_cy<7>
    SLICE_X21Y85.CIN     net (fanout=1)        0.000   lcd_display/Madd_count_addsub0000_cy<7>
    SLICE_X21Y85.COUT    Tbyp                  0.118   lcd_display/count_addsub0000<8>
                                                       lcd_display/Madd_count_addsub0000_cy<8>
                                                       lcd_display/Madd_count_addsub0000_cy<9>
    SLICE_X21Y86.CIN     net (fanout=1)        0.000   lcd_display/Madd_count_addsub0000_cy<9>
    SLICE_X21Y86.Y       Tciny                 0.869   lcd_display/count_addsub0000<10>
                                                       lcd_display/Madd_count_addsub0000_cy<10>
                                                       lcd_display/Madd_count_addsub0000_xor<11>
    SLICE_X22Y86.F3      net (fanout=2)        0.326   lcd_display/count_addsub0000<11>
    SLICE_X22Y86.X       Tilo                  0.759   N15
                                                       lcd_display/Mcompar_E_cmp_lt0000_lut<5>_SW0
    SLICE_X23Y87.G4      net (fanout=1)        0.024   N15
    SLICE_X23Y87.COUT    Topcyg                1.001   lcd_display/Mcompar_E_cmp_lt0000_cy<5>
                                                       lcd_display/Mcompar_E_cmp_lt0000_lut<5>
                                                       lcd_display/Mcompar_E_cmp_lt0000_cy<5>
    SLICE_X23Y88.CIN     net (fanout=1)        0.000   lcd_display/Mcompar_E_cmp_lt0000_cy<5>
    SLICE_X23Y88.COUT    Tbyp                  0.118   lcd_display/Mcompar_E_cmp_lt0000_cy<7>
                                                       lcd_display/Mcompar_E_cmp_lt0000_cy<6>
                                                       lcd_display/Mcompar_E_cmp_lt0000_cy<7>
    SLICE_X22Y88.SR      net (fanout=1)        0.819   lcd_display/Mcompar_E_cmp_lt0000_cy<7>
    SLICE_X22Y88.CLK     Tsrck                 0.910   lcd_display/E1
                                                       lcd_display/E
    -------------------------------------------------  ---------------------------
    Total                                      7.573ns (5.943ns logic, 1.630ns route)
                                                       (78.5% logic, 21.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcd_display/count_5 (FF)
  Destination:          lcd_display/E (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.539ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: lcd_display/count_5 to lcd_display/E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y84.YQ      Tcko                  0.652   lcd_display/count<16>
                                                       lcd_display/count_5
    SLICE_X19Y85.F2      net (fanout=2)        0.522   lcd_display/count<5>
    SLICE_X19Y85.COUT    Topcyf                1.162   lcd_display/Mcompar_count_cmp_lt0000_cy<1>
                                                       lcd_display/count<5>_rt.1
                                                       lcd_display/Mcompar_count_cmp_lt0000_cy<0>
                                                       lcd_display/Mcompar_count_cmp_lt0000_cy<1>
    SLICE_X19Y86.CIN     net (fanout=1)        0.000   lcd_display/Mcompar_count_cmp_lt0000_cy<1>
    SLICE_X19Y86.COUT    Tbyp                  0.118   lcd_display/Mcompar_count_cmp_lt0000_cy<3>
                                                       lcd_display/Mcompar_count_cmp_lt0000_cy<2>
                                                       lcd_display/Mcompar_count_cmp_lt0000_cy<3>
    SLICE_X19Y87.CIN     net (fanout=1)        0.000   lcd_display/Mcompar_count_cmp_lt0000_cy<3>
    SLICE_X19Y87.COUT    Tbyp                  0.118   lcd_display/Mcompar_count_cmp_lt0000_cy<5>
                                                       lcd_display/Mcompar_count_cmp_lt0000_cy<4>
                                                       lcd_display/Mcompar_count_cmp_lt0000_cy<5>
    SLICE_X19Y88.CIN     net (fanout=1)        0.000   lcd_display/Mcompar_count_cmp_lt0000_cy<5>
    SLICE_X19Y88.XB      Tcinxb                0.404   lcd_display/Mcompar_count_cmp_lt0000_cy<6>
                                                       lcd_display/Mcompar_count_cmp_lt0000_cy<6>
    SLICE_X23Y87.G1      net (fanout=23)       1.715   lcd_display/Mcompar_count_cmp_lt0000_cy<6>
    SLICE_X23Y87.COUT    Topcyg                1.001   lcd_display/Mcompar_E_cmp_lt0000_cy<5>
                                                       lcd_display/Mcompar_E_cmp_lt0000_lut<5>
                                                       lcd_display/Mcompar_E_cmp_lt0000_cy<5>
    SLICE_X23Y88.CIN     net (fanout=1)        0.000   lcd_display/Mcompar_E_cmp_lt0000_cy<5>
    SLICE_X23Y88.COUT    Tbyp                  0.118   lcd_display/Mcompar_E_cmp_lt0000_cy<7>
                                                       lcd_display/Mcompar_E_cmp_lt0000_cy<6>
                                                       lcd_display/Mcompar_E_cmp_lt0000_cy<7>
    SLICE_X22Y88.SR      net (fanout=1)        0.819   lcd_display/Mcompar_E_cmp_lt0000_cy<7>
    SLICE_X22Y88.CLK     Tsrck                 0.910   lcd_display/E1
                                                       lcd_display/E
    -------------------------------------------------  ---------------------------
    Total                                      7.539ns (4.483ns logic, 3.056ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcd_display/count_6 (FF)
  Destination:          lcd_display/E (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.495ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: lcd_display/count_6 to lcd_display/E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y86.XQ      Tcko                  0.591   lcd_display/count<6>
                                                       lcd_display/count_6
    SLICE_X19Y85.G4      net (fanout=2)        0.700   lcd_display/count<6>
    SLICE_X19Y85.COUT    Topcyg                1.001   lcd_display/Mcompar_count_cmp_lt0000_cy<1>
                                                       lcd_display/Mcompar_count_cmp_lt0000_lut<1>_INV_0
                                                       lcd_display/Mcompar_count_cmp_lt0000_cy<1>
    SLICE_X19Y86.CIN     net (fanout=1)        0.000   lcd_display/Mcompar_count_cmp_lt0000_cy<1>
    SLICE_X19Y86.COUT    Tbyp                  0.118   lcd_display/Mcompar_count_cmp_lt0000_cy<3>
                                                       lcd_display/Mcompar_count_cmp_lt0000_cy<2>
                                                       lcd_display/Mcompar_count_cmp_lt0000_cy<3>
    SLICE_X19Y87.CIN     net (fanout=1)        0.000   lcd_display/Mcompar_count_cmp_lt0000_cy<3>
    SLICE_X19Y87.COUT    Tbyp                  0.118   lcd_display/Mcompar_count_cmp_lt0000_cy<5>
                                                       lcd_display/Mcompar_count_cmp_lt0000_cy<4>
                                                       lcd_display/Mcompar_count_cmp_lt0000_cy<5>
    SLICE_X19Y88.CIN     net (fanout=1)        0.000   lcd_display/Mcompar_count_cmp_lt0000_cy<5>
    SLICE_X19Y88.XB      Tcinxb                0.404   lcd_display/Mcompar_count_cmp_lt0000_cy<6>
                                                       lcd_display/Mcompar_count_cmp_lt0000_cy<6>
    SLICE_X23Y87.G1      net (fanout=23)       1.715   lcd_display/Mcompar_count_cmp_lt0000_cy<6>
    SLICE_X23Y87.COUT    Topcyg                1.001   lcd_display/Mcompar_E_cmp_lt0000_cy<5>
                                                       lcd_display/Mcompar_E_cmp_lt0000_lut<5>
                                                       lcd_display/Mcompar_E_cmp_lt0000_cy<5>
    SLICE_X23Y88.CIN     net (fanout=1)        0.000   lcd_display/Mcompar_E_cmp_lt0000_cy<5>
    SLICE_X23Y88.COUT    Tbyp                  0.118   lcd_display/Mcompar_E_cmp_lt0000_cy<7>
                                                       lcd_display/Mcompar_E_cmp_lt0000_cy<6>
                                                       lcd_display/Mcompar_E_cmp_lt0000_cy<7>
    SLICE_X22Y88.SR      net (fanout=1)        0.819   lcd_display/Mcompar_E_cmp_lt0000_cy<7>
    SLICE_X22Y88.CLK     Tsrck                 0.910   lcd_display/E1
                                                       lcd_display/E
    -------------------------------------------------  ---------------------------
    Total                                      7.495ns (4.261ns logic, 3.234ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------

Paths for end point timer_ctrl/divider_1hz/clkout (SLICE_X31Y40.SR), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_ctrl/divider_1hz/count_3 (FF)
  Destination:          timer_ctrl/divider_1hz/clkout (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.262ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: timer_ctrl/divider_1hz/count_3 to timer_ctrl/divider_1hz/clkout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y49.YQ      Tcko                  0.587   timer_ctrl/divider_1hz/count<2>
                                                       timer_ctrl/divider_1hz/count_3
    SLICE_X21Y52.F1      net (fanout=3)        1.128   timer_ctrl/divider_1hz/count<3>
    SLICE_X21Y52.COUT    Topcyf                1.162   timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<3>
                                                       timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_lut<2>
                                                       timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<2>
                                                       timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<3>
    SLICE_X21Y53.CIN     net (fanout=1)        0.000   timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<3>
    SLICE_X21Y53.COUT    Tbyp                  0.118   timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<5>
                                                       timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<4>
                                                       timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<5>
    SLICE_X21Y54.CIN     net (fanout=1)        0.000   timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<5>
    SLICE_X21Y54.COUT    Tbyp                  0.118   timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<7>
                                                       timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<6>
                                                       timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<7>
    SLICE_X21Y55.CIN     net (fanout=1)        0.000   timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<7>
    SLICE_X21Y55.COUT    Tbyp                  0.118   timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<9>
                                                       timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<8>
                                                       timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<9>
    SLICE_X21Y56.CIN     net (fanout=1)        0.000   timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<9>
    SLICE_X21Y56.COUT    Tbyp                  0.118   timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<11>
                                                       timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<10>
                                                       timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<11>
    SLICE_X31Y40.SR      net (fanout=1)        2.003   timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<11>
    SLICE_X31Y40.CLK     Tsrck                 0.910   timer_ctrl/divider_1hz/clkout
                                                       timer_ctrl/divider_1hz/clkout
    -------------------------------------------------  ---------------------------
    Total                                      6.262ns (3.131ns logic, 3.131ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_ctrl/divider_1hz/count_5 (FF)
  Destination:          timer_ctrl/divider_1hz/clkout (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.154ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: timer_ctrl/divider_1hz/count_5 to timer_ctrl/divider_1hz/clkout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y50.YQ      Tcko                  0.587   timer_ctrl/divider_1hz/count<4>
                                                       timer_ctrl/divider_1hz/count_5
    SLICE_X21Y52.G1      net (fanout=3)        1.181   timer_ctrl/divider_1hz/count<5>
    SLICE_X21Y52.COUT    Topcyg                1.001   timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<3>
                                                       timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_lut<3>
                                                       timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<3>
    SLICE_X21Y53.CIN     net (fanout=1)        0.000   timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<3>
    SLICE_X21Y53.COUT    Tbyp                  0.118   timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<5>
                                                       timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<4>
                                                       timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<5>
    SLICE_X21Y54.CIN     net (fanout=1)        0.000   timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<5>
    SLICE_X21Y54.COUT    Tbyp                  0.118   timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<7>
                                                       timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<6>
                                                       timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<7>
    SLICE_X21Y55.CIN     net (fanout=1)        0.000   timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<7>
    SLICE_X21Y55.COUT    Tbyp                  0.118   timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<9>
                                                       timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<8>
                                                       timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<9>
    SLICE_X21Y56.CIN     net (fanout=1)        0.000   timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<9>
    SLICE_X21Y56.COUT    Tbyp                  0.118   timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<11>
                                                       timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<10>
                                                       timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<11>
    SLICE_X31Y40.SR      net (fanout=1)        2.003   timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<11>
    SLICE_X31Y40.CLK     Tsrck                 0.910   timer_ctrl/divider_1hz/clkout
                                                       timer_ctrl/divider_1hz/clkout
    -------------------------------------------------  ---------------------------
    Total                                      6.154ns (2.970ns logic, 3.184ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_ctrl/divider_1hz/count_7 (FF)
  Destination:          timer_ctrl/divider_1hz/clkout (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.075ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: timer_ctrl/divider_1hz/count_7 to timer_ctrl/divider_1hz/clkout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y51.YQ      Tcko                  0.587   timer_ctrl/divider_1hz/count<6>
                                                       timer_ctrl/divider_1hz/count_7
    SLICE_X21Y53.F2      net (fanout=3)        1.059   timer_ctrl/divider_1hz/count<7>
    SLICE_X21Y53.COUT    Topcyf                1.162   timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<5>
                                                       timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_lut<4>
                                                       timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<4>
                                                       timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<5>
    SLICE_X21Y54.CIN     net (fanout=1)        0.000   timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<5>
    SLICE_X21Y54.COUT    Tbyp                  0.118   timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<7>
                                                       timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<6>
                                                       timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<7>
    SLICE_X21Y55.CIN     net (fanout=1)        0.000   timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<7>
    SLICE_X21Y55.COUT    Tbyp                  0.118   timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<9>
                                                       timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<8>
                                                       timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<9>
    SLICE_X21Y56.CIN     net (fanout=1)        0.000   timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<9>
    SLICE_X21Y56.COUT    Tbyp                  0.118   timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<11>
                                                       timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<10>
                                                       timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<11>
    SLICE_X31Y40.SR      net (fanout=1)        2.003   timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<11>
    SLICE_X31Y40.CLK     Tsrck                 0.910   timer_ctrl/divider_1hz/clkout
                                                       timer_ctrl/divider_1hz/clkout
    -------------------------------------------------  ---------------------------
    Total                                      6.075ns (3.013ns logic, 3.062ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Paths for end point timer_ctrl/divider_5000hz/count_12 (SLICE_X29Y48.SR), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_ctrl/divider_5000hz/count_1 (FF)
  Destination:          timer_ctrl/divider_5000hz/count_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.519ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: timer_ctrl/divider_5000hz/count_1 to timer_ctrl/divider_5000hz/count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y42.YQ      Tcko                  0.587   timer_ctrl/divider_5000hz/count<0>
                                                       timer_ctrl/divider_5000hz/count_1
    SLICE_X31Y45.F1      net (fanout=2)        1.097   timer_ctrl/divider_5000hz/count<1>
    SLICE_X31Y45.COUT    Topcyf                1.162   timer_ctrl/divider_5000hz/Mcompar_count_cmp_lt0000_cy<1>
                                                       timer_ctrl/divider_5000hz/Mcompar_count_cmp_lt0000_lut<0>
                                                       timer_ctrl/divider_5000hz/Mcompar_count_cmp_lt0000_cy<0>
                                                       timer_ctrl/divider_5000hz/Mcompar_count_cmp_lt0000_cy<1>
    SLICE_X31Y46.CIN     net (fanout=1)        0.000   timer_ctrl/divider_5000hz/Mcompar_count_cmp_lt0000_cy<1>
    SLICE_X31Y46.COUT    Tbyp                  0.118   timer_ctrl/divider_5000hz/Mcompar_count_cmp_lt0000_cy<3>
                                                       timer_ctrl/divider_5000hz/Mcompar_count_cmp_lt0000_cy<2>
                                                       timer_ctrl/divider_5000hz/Mcompar_count_cmp_lt0000_cy<3>
    SLICE_X31Y47.CIN     net (fanout=1)        0.000   timer_ctrl/divider_5000hz/Mcompar_count_cmp_lt0000_cy<3>
    SLICE_X31Y47.XB      Tcinxb                0.404   timer_ctrl/divider_5000hz/Mcompar_count_cmp_lt0000_cy<4>
                                                       timer_ctrl/divider_5000hz/Mcompar_count_cmp_lt0000_cy<4>
    SLICE_X29Y48.SR      net (fanout=7)        1.241   timer_ctrl/divider_5000hz/Mcompar_count_cmp_lt0000_cy<4>
    SLICE_X29Y48.CLK     Tsrck                 0.910   timer_ctrl/divider_5000hz/count<12>
                                                       timer_ctrl/divider_5000hz/count_12
    -------------------------------------------------  ---------------------------
    Total                                      5.519ns (3.181ns logic, 2.338ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_ctrl/divider_5000hz/count_0 (FF)
  Destination:          timer_ctrl/divider_5000hz/count_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.399ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: timer_ctrl/divider_5000hz/count_0 to timer_ctrl/divider_5000hz/count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y42.XQ      Tcko                  0.591   timer_ctrl/divider_5000hz/count<0>
                                                       timer_ctrl/divider_5000hz/count_0
    SLICE_X31Y45.F3      net (fanout=2)        0.973   timer_ctrl/divider_5000hz/count<0>
    SLICE_X31Y45.COUT    Topcyf                1.162   timer_ctrl/divider_5000hz/Mcompar_count_cmp_lt0000_cy<1>
                                                       timer_ctrl/divider_5000hz/Mcompar_count_cmp_lt0000_lut<0>
                                                       timer_ctrl/divider_5000hz/Mcompar_count_cmp_lt0000_cy<0>
                                                       timer_ctrl/divider_5000hz/Mcompar_count_cmp_lt0000_cy<1>
    SLICE_X31Y46.CIN     net (fanout=1)        0.000   timer_ctrl/divider_5000hz/Mcompar_count_cmp_lt0000_cy<1>
    SLICE_X31Y46.COUT    Tbyp                  0.118   timer_ctrl/divider_5000hz/Mcompar_count_cmp_lt0000_cy<3>
                                                       timer_ctrl/divider_5000hz/Mcompar_count_cmp_lt0000_cy<2>
                                                       timer_ctrl/divider_5000hz/Mcompar_count_cmp_lt0000_cy<3>
    SLICE_X31Y47.CIN     net (fanout=1)        0.000   timer_ctrl/divider_5000hz/Mcompar_count_cmp_lt0000_cy<3>
    SLICE_X31Y47.XB      Tcinxb                0.404   timer_ctrl/divider_5000hz/Mcompar_count_cmp_lt0000_cy<4>
                                                       timer_ctrl/divider_5000hz/Mcompar_count_cmp_lt0000_cy<4>
    SLICE_X29Y48.SR      net (fanout=7)        1.241   timer_ctrl/divider_5000hz/Mcompar_count_cmp_lt0000_cy<4>
    SLICE_X29Y48.CLK     Tsrck                 0.910   timer_ctrl/divider_5000hz/count<12>
                                                       timer_ctrl/divider_5000hz/count_12
    -------------------------------------------------  ---------------------------
    Total                                      5.399ns (3.185ns logic, 2.214ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_ctrl/divider_5000hz/count_3 (FF)
  Destination:          timer_ctrl/divider_5000hz/count_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.225ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: timer_ctrl/divider_5000hz/count_3 to timer_ctrl/divider_5000hz/count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y43.YQ      Tcko                  0.587   timer_ctrl/divider_5000hz/count<2>
                                                       timer_ctrl/divider_5000hz/count_3
    SLICE_X31Y45.F2      net (fanout=3)        0.803   timer_ctrl/divider_5000hz/count<3>
    SLICE_X31Y45.COUT    Topcyf                1.162   timer_ctrl/divider_5000hz/Mcompar_count_cmp_lt0000_cy<1>
                                                       timer_ctrl/divider_5000hz/Mcompar_count_cmp_lt0000_lut<0>
                                                       timer_ctrl/divider_5000hz/Mcompar_count_cmp_lt0000_cy<0>
                                                       timer_ctrl/divider_5000hz/Mcompar_count_cmp_lt0000_cy<1>
    SLICE_X31Y46.CIN     net (fanout=1)        0.000   timer_ctrl/divider_5000hz/Mcompar_count_cmp_lt0000_cy<1>
    SLICE_X31Y46.COUT    Tbyp                  0.118   timer_ctrl/divider_5000hz/Mcompar_count_cmp_lt0000_cy<3>
                                                       timer_ctrl/divider_5000hz/Mcompar_count_cmp_lt0000_cy<2>
                                                       timer_ctrl/divider_5000hz/Mcompar_count_cmp_lt0000_cy<3>
    SLICE_X31Y47.CIN     net (fanout=1)        0.000   timer_ctrl/divider_5000hz/Mcompar_count_cmp_lt0000_cy<3>
    SLICE_X31Y47.XB      Tcinxb                0.404   timer_ctrl/divider_5000hz/Mcompar_count_cmp_lt0000_cy<4>
                                                       timer_ctrl/divider_5000hz/Mcompar_count_cmp_lt0000_cy<4>
    SLICE_X29Y48.SR      net (fanout=7)        1.241   timer_ctrl/divider_5000hz/Mcompar_count_cmp_lt0000_cy<4>
    SLICE_X29Y48.CLK     Tsrck                 0.910   timer_ctrl/divider_5000hz/count<12>
                                                       timer_ctrl/divider_5000hz/count_12
    -------------------------------------------------  ---------------------------
    Total                                      5.225ns (3.181ns logic, 2.044ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point timer_ctrl/divider_1hz/count_18 (SLICE_X17Y57.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.599ns (requirement - (clock path skew + uncertainty - data path))
  Source:               timer_ctrl/divider_1hz/count_18 (FF)
  Destination:          timer_ctrl/divider_1hz/count_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.599ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: timer_ctrl/divider_1hz/count_18 to timer_ctrl/divider_1hz/count_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y57.XQ      Tcko                  0.473   timer_ctrl/divider_1hz/count<18>
                                                       timer_ctrl/divider_1hz/count_18
    SLICE_X17Y57.F3      net (fanout=3)        0.325   timer_ctrl/divider_1hz/count<18>
    SLICE_X17Y57.CLK     Tckf        (-Th)    -0.801   timer_ctrl/divider_1hz/count<18>
                                                       timer_ctrl/divider_1hz/count<18>_rt
                                                       timer_ctrl/divider_1hz/Mcount_count_xor<18>
                                                       timer_ctrl/divider_1hz/count_18
    -------------------------------------------------  ---------------------------
    Total                                      1.599ns (1.274ns logic, 0.325ns route)
                                                       (79.7% logic, 20.3% route)

--------------------------------------------------------------------------------

Paths for end point timer_ctrl/divider_1hz/count_2 (SLICE_X17Y49.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.617ns (requirement - (clock path skew + uncertainty - data path))
  Source:               timer_ctrl/divider_1hz/count_2 (FF)
  Destination:          timer_ctrl/divider_1hz/count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.617ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: timer_ctrl/divider_1hz/count_2 to timer_ctrl/divider_1hz/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y49.XQ      Tcko                  0.473   timer_ctrl/divider_1hz/count<2>
                                                       timer_ctrl/divider_1hz/count_2
    SLICE_X17Y49.F4      net (fanout=3)        0.343   timer_ctrl/divider_1hz/count<2>
    SLICE_X17Y49.CLK     Tckf        (-Th)    -0.801   timer_ctrl/divider_1hz/count<2>
                                                       timer_ctrl/divider_1hz/count<2>_rt
                                                       timer_ctrl/divider_1hz/Mcount_count_xor<2>
                                                       timer_ctrl/divider_1hz/count_2
    -------------------------------------------------  ---------------------------
    Total                                      1.617ns (1.274ns logic, 0.343ns route)
                                                       (78.8% logic, 21.2% route)

--------------------------------------------------------------------------------

Paths for end point timer_ctrl/divider_1hz/count_4 (SLICE_X17Y50.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.622ns (requirement - (clock path skew + uncertainty - data path))
  Source:               timer_ctrl/divider_1hz/count_4 (FF)
  Destination:          timer_ctrl/divider_1hz/count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.622ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: timer_ctrl/divider_1hz/count_4 to timer_ctrl/divider_1hz/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y50.XQ      Tcko                  0.473   timer_ctrl/divider_1hz/count<4>
                                                       timer_ctrl/divider_1hz/count_4
    SLICE_X17Y50.F3      net (fanout=3)        0.348   timer_ctrl/divider_1hz/count<4>
    SLICE_X17Y50.CLK     Tckf        (-Th)    -0.801   timer_ctrl/divider_1hz/count<4>
                                                       timer_ctrl/divider_1hz/count<4>_rt
                                                       timer_ctrl/divider_1hz/Mcount_count_xor<4>
                                                       timer_ctrl/divider_1hz/count_4
    -------------------------------------------------  ---------------------------
    Total                                      1.622ns (1.274ns logic, 0.348ns route)
                                                       (78.5% logic, 21.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: lcd_display/count<1>/CLK
  Logical resource: lcd_display/count_1/CK
  Location pin: SLICE_X20Y80.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: lcd_display/count<1>/CLK
  Logical resource: lcd_display/count_1/CK
  Location pin: SLICE_X20Y80.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: lcd_display/count<1>/CLK
  Logical resource: lcd_display/count_1/CK
  Location pin: SLICE_X20Y80.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.573|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1497 paths, 0 nets, and 271 connections

Design statistics:
   Minimum period:   7.573ns{1}   (Maximum frequency: 132.048MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 13 11:54:49 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 178 MB



