{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646273280949 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646273280949 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar  2 20:08:00 2022 " "Processing started: Wed Mar  2 20:08:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646273280949 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646273280949 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Password -c Password " "Command: quartus_map --read_settings_files=on --write_settings_files=off Password -c Password" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646273280950 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646273281056 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646273281056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Password.v 1 1 " "Found 1 design units, including 1 entities, in source file Password.v" { { "Info" "ISGN_ENTITY_NAME" "1 Password " "Found entity 1: Password" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646273285695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646273285695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BCD.v 1 1 " "Found 1 design units, including 1 entities, in source file BCD.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646273285696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646273285696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_shot.v 1 1 " "Found 1 design units, including 1 entities, in source file one_shot.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_shot " "Found entity 1: one_shot" {  } { { "one_shot.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/one_shot.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646273285696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646273285696 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clk_div.v(10) " "Verilog HDL information at clk_div.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "clk_div.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/clk_div.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1646273285696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "clk_div.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/clk_div.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646273285696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646273285696 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Password " "Elaborating entity \"Password\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646273285722 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enteredPassword Password.v(66) " "Verilog HDL Always Construct warning at Password.v(66): variable \"enteredPassword\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646273285723 "|Password"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enteredPassword Password.v(81) " "Verilog HDL Always Construct warning at Password.v(81): variable \"enteredPassword\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646273285723 "|Password"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enteredPassword Password.v(97) " "Verilog HDL Always Construct warning at Password.v(97): variable \"enteredPassword\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646273285723 "|Password"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enteredPassword Password.v(111) " "Verilog HDL Always Construct warning at Password.v(111): variable \"enteredPassword\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646273285723 "|Password"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enteredPassword Password.v(115) " "Verilog HDL Always Construct warning at Password.v(115): variable \"enteredPassword\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646273285723 "|Password"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "counter Password.v(126) " "Verilog HDL Always Construct warning at Password.v(126): variable \"counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 126 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646273285723 "|Password"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Password.v(126) " "Verilog HDL assignment warning at Password.v(126): truncated value with size 32 to match size of target (4)" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646273285723 "|Password"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Password.v(129) " "Verilog HDL assignment warning at Password.v(129): truncated value with size 32 to match size of target (7)" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646273285724 "|Password"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Password.v(130) " "Verilog HDL assignment warning at Password.v(130): truncated value with size 32 to match size of target (7)" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646273285724 "|Password"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Password.v(131) " "Verilog HDL assignment warning at Password.v(131): truncated value with size 32 to match size of target (7)" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646273285724 "|Password"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Password.v(132) " "Verilog HDL assignment warning at Password.v(132): truncated value with size 32 to match size of target (7)" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646273285724 "|Password"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "counter Password.v(48) " "Verilog HDL Always Construct warning at Password.v(48): inferring latch(es) for variable \"counter\", which holds its previous value in one or more paths through the always construct" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1646273285724 "|Password"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[0\] Password.v(48) " "Inferred latch for \"counter\[0\]\" at Password.v(48)" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646273285724 "|Password"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[1\] Password.v(48) " "Inferred latch for \"counter\[1\]\" at Password.v(48)" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646273285725 "|Password"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[2\] Password.v(48) " "Inferred latch for \"counter\[2\]\" at Password.v(48)" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646273285725 "|Password"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[3\] Password.v(48) " "Inferred latch for \"counter\[3\]\" at Password.v(48)" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646273285725 "|Password"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:DIVIDER " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:DIVIDER\"" {  } { { "Password.v" "DIVIDER" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646273285728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD BCD:DISPLAY_SET_1 " "Elaborating entity \"BCD\" for hierarchy \"BCD:DISPLAY_SET_1\"" {  } { { "Password.v" "DISPLAY_SET_1" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646273285729 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1646273285963 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[1\] GND " "Pin \"display1\[1\]\" is stuck at GND" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646273285979 "|Password|display1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[0\] GND " "Pin \"display2\[0\]\" is stuck at GND" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646273285979 "|Password|display2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[1\] GND " "Pin \"display2\[1\]\" is stuck at GND" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646273285979 "|Password|display2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[4\] GND " "Pin \"display2\[4\]\" is stuck at GND" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646273285979 "|Password|display2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display3\[0\] GND " "Pin \"display3\[0\]\" is stuck at GND" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646273285979 "|Password|display3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display3\[2\] GND " "Pin \"display3\[2\]\" is stuck at GND" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646273285979 "|Password|display3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display3\[3\] GND " "Pin \"display3\[3\]\" is stuck at GND" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646273285979 "|Password|display3[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1646273285979 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1646273286024 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646273286237 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/paok/Documents/Verilog_Labs/Password/output_files/Password.map.smsg " "Generated suppressed messages file /home/paok/Documents/Verilog_Labs/Password/output_files/Password.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646273286246 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1646273286289 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646273286289 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "149 " "Implemented 149 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1646273286310 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1646273286310 ""} { "Info" "ICUT_CUT_TM_LCELLS" "98 " "Implemented 98 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1646273286310 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1646273286310 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "694 " "Peak virtual memory: 694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646273286314 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar  2 20:08:06 2022 " "Processing ended: Wed Mar  2 20:08:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646273286314 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646273286314 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646273286314 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646273286314 ""}
