#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Apr  9 20:57:43 2025
# Process ID: 24300
# Current directory: C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26064 C:\Users\iiHAK\Downloads\ArcProj1M1-main\ArcProj1M1-main\ArcProj1M1\ArcProj1M1.xpr
# Log file: C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/vivado.log
# Journal file: C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.xpr
INFO: [Project 1-313] Project file moved from 'F:/VivadoProj/ArcProj1M1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 10
[Wed Apr  9 20:58:06 2025] Launched synth_1...
Run output will be captured here: C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/ALU_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/NBitMux2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NBitMux2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/NBitShiftLeft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NBitShiftLeft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/RCA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/mux2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sim_1/new/Simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto fa36c5cec3c64c7ab29b05cbd0416c97 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Simulation_behav xil_defaultlib.Simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 6 for port x [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/TopModule.v:46]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 6 for port x [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/TopModule.v:48]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 8 for port A [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/TopModule.v:51]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.ALU_CU
Compiling module xil_defaultlib.mux2x1
Compiling module xil_defaultlib.NBitMux2x1(N=32)
Compiling module xil_defaultlib.RCA
Compiling module xil_defaultlib.ALU(N=32)
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.NBitShiftLeft
Compiling module xil_defaultlib.RCA(n=6)
Compiling module xil_defaultlib.NBitMux2x1_default
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.Simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot Simulation_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.sim/sim_1/behav/xsim/xsim.dir/Simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Apr  9 22:44:08 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 994.844 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Simulation_behav -key {Behavioral:sim_1:Functional:Simulation} -tclbatch {Simulation.tcl} -view {C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/Simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/Simulation_behav.wcfg
WARNING: Simulation object /Simulation/ledSel was not found in the design.
WARNING: Simulation object /Simulation/ssdSel was not found in the design.
WARNING: Simulation object /Simulation/LEDS was not found in the design.
WARNING: Simulation object /Simulation/Anode was not found in the design.
WARNING: Simulation object /Simulation/LED_out was not found in the design.
source Simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=                   0, PC=xx, Instr=xxxxxxxx, ALUResult=xxxxxxxx, RegWrite=x
Time=                5000, PC=00, Instr=00002083, ALUResult=00000000, RegWrite=1
Time=               15000, PC=04, Instr=00402103, ALUResult=00000004, RegWrite=1
Time=               25000, PC=08, Instr=00802183, ALUResult=00000008, RegWrite=1
Time=               35000, PC=0c, Instr=0020e233, ALUResult=00000019, RegWrite=1
Time=               45000, PC=10, Instr=00320463, ALUResult=00000000, RegWrite=0
Time=               55000, PC=18, Instr=002182b3, ALUResult=00000022, RegWrite=1
Time=               65000, PC=1c, Instr=00502623, ALUResult=0000000c, RegWrite=0
Time=               75000, PC=20, Instr=00c02303, ALUResult=0000000c, RegWrite=1
Time=               85000, PC=24, Instr=001373b3, ALUResult=00000000, RegWrite=1
Time=               95000, PC=28, Instr=40208433, ALUResult=00000008, RegWrite=1
Time=              105000, PC=2c, Instr=00208033, ALUResult=0000001a, RegWrite=1
Time=              115000, PC=30, Instr=001004b3, ALUResult=00000011, RegWrite=1
Time=              125000, PC=34, Instr=xxxxxxxx, ALUResult=xxxxxxxx, RegWrite=1
Time=              135000, PC=38, Instr=xxxxxxxx, ALUResult=xxxxxxxx, RegWrite=1
Time=              145000, PC=3c, Instr=xxxxxxxx, ALUResult=xxxxxxxx, RegWrite=1
Time=              155000, PC=00, Instr=00002083, ALUResult=00000000, RegWrite=1
Time=              165000, PC=04, Instr=00402103, ALUResult=00000004, RegWrite=1
Time=              175000, PC=08, Instr=00802183, ALUResult=00000008, RegWrite=1
Time=              185000, PC=0c, Instr=0020e233, ALUResult=00000019, RegWrite=1
Time=              195000, PC=10, Instr=00320463, ALUResult=00000000, RegWrite=0
Time=              205000, PC=18, Instr=002182b3, ALUResult=00000022, RegWrite=1
Time=              215000, PC=1c, Instr=00502623, ALUResult=0000000c, RegWrite=0
Time=              225000, PC=20, Instr=00c02303, ALUResult=0000000c, RegWrite=1
Time=              235000, PC=24, Instr=001373b3, ALUResult=00000000, RegWrite=1
Time=              245000, PC=28, Instr=40208433, ALUResult=00000008, RegWrite=1
Time=              255000, PC=2c, Instr=00208033, ALUResult=0000001a, RegWrite=1
Time=              265000, PC=30, Instr=001004b3, ALUResult=00000011, RegWrite=1
Time=              275000, PC=34, Instr=xxxxxxxx, ALUResult=xxxxxxxx, RegWrite=1
Time=              285000, PC=38, Instr=xxxxxxxx, ALUResult=xxxxxxxx, RegWrite=1
Time=              295000, PC=3c, Instr=xxxxxxxx, ALUResult=xxxxxxxx, RegWrite=1
Time=              305000, PC=00, Instr=00002083, ALUResult=00000000, RegWrite=1
Time=              315000, PC=04, Instr=00402103, ALUResult=00000004, RegWrite=1
Time=              325000, PC=08, Instr=00802183, ALUResult=00000008, RegWrite=1
Time=              335000, PC=0c, Instr=0020e233, ALUResult=00000019, RegWrite=1
Time=              345000, PC=10, Instr=00320463, ALUResult=00000000, RegWrite=0
Time=              355000, PC=18, Instr=002182b3, ALUResult=00000022, RegWrite=1
Time=              365000, PC=1c, Instr=00502623, ALUResult=0000000c, RegWrite=0
Time=              375000, PC=20, Instr=00c02303, ALUResult=0000000c, RegWrite=1
Time=              385000, PC=24, Instr=001373b3, ALUResult=00000000, RegWrite=1
Time=              395000, PC=28, Instr=40208433, ALUResult=00000008, RegWrite=1
Time=              405000, PC=2c, Instr=00208033, ALUResult=0000001a, RegWrite=1
Time=              415000, PC=30, Instr=001004b3, ALUResult=00000011, RegWrite=1
Time=              425000, PC=34, Instr=xxxxxxxx, ALUResult=xxxxxxxx, RegWrite=1
Time=              435000, PC=38, Instr=xxxxxxxx, ALUResult=xxxxxxxx, RegWrite=1
Time=              445000, PC=3c, Instr=xxxxxxxx, ALUResult=xxxxxxxx, RegWrite=1
Time=              455000, PC=00, Instr=00002083, ALUResult=00000000, RegWrite=1
Time=              465000, PC=04, Instr=00402103, ALUResult=00000004, RegWrite=1
Time=              475000, PC=08, Instr=00802183, ALUResult=00000008, RegWrite=1
Time=              485000, PC=0c, Instr=0020e233, ALUResult=00000019, RegWrite=1
Time=              495000, PC=10, Instr=00320463, ALUResult=00000000, RegWrite=0
Time=              505000, PC=18, Instr=002182b3, ALUResult=00000022, RegWrite=1
Time=              515000, PC=1c, Instr=00502623, ALUResult=0000000c, RegWrite=0
Time=              525000, PC=20, Instr=00c02303, ALUResult=0000000c, RegWrite=1
Time=              535000, PC=24, Instr=001373b3, ALUResult=00000000, RegWrite=1
Time=              545000, PC=28, Instr=40208433, ALUResult=00000008, RegWrite=1
Time=              555000, PC=2c, Instr=00208033, ALUResult=0000001a, RegWrite=1
Time=              565000, PC=30, Instr=001004b3, ALUResult=00000011, RegWrite=1
Time=              575000, PC=34, Instr=xxxxxxxx, ALUResult=xxxxxxxx, RegWrite=1
Time=              585000, PC=38, Instr=xxxxxxxx, ALUResult=xxxxxxxx, RegWrite=1
Time=              595000, PC=3c, Instr=xxxxxxxx, ALUResult=xxxxxxxx, RegWrite=1
Time=              605000, PC=00, Instr=00002083, ALUResult=00000000, RegWrite=1
$finish called at time : 615 ns : File "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sim_1/new/Simulation.v" Line 40
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 1019.613 ; gain = 24.770
close [ open C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/defines.v w ]
add_files C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/defines.v
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.runs/synth_1

launch_runs synth_1 -jobs 10
[Thu Apr 10 00:28:45 2025] Launched synth_1...
Run output will be captured here: C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/ALU_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/NBitMux2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NBitMux2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/NBitShiftLeft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NBitShiftLeft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/RCA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/mux2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sim_1/new/Simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simulation
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto fa36c5cec3c64c7ab29b05cbd0416c97 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Simulation_behav xil_defaultlib.Simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 6 for port x [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/TopModule.v:47]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 6 for port x [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/TopModule.v:48]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 8 for port A [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/TopModule.v:51]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.ALU_CU
Compiling module xil_defaultlib.mux2x1
Compiling module xil_defaultlib.NBitMux2x1(N=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.NBitShiftLeft
Compiling module xil_defaultlib.RCA(n=6)
Compiling module xil_defaultlib.NBitMux2x1_default
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.Simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot Simulation_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1065.641 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Simulation_behav -key {Behavioral:sim_1:Functional:Simulation} -tclbatch {Simulation.tcl} -view {C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/Simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/Simulation_behav.wcfg
WARNING: Simulation object /Simulation/ledSel was not found in the design.
WARNING: Simulation object /Simulation/ssdSel was not found in the design.
WARNING: Simulation object /Simulation/LEDS was not found in the design.
WARNING: Simulation object /Simulation/Anode was not found in the design.
WARNING: Simulation object /Simulation/LED_out was not found in the design.
source Simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=                   0, PC=xx, Instr=xxxxxxxx, ALUResult=xxxxxxxx, RegWrite=x
Time=                5000, PC=00, Instr=00002083, ALUResult=00000000, RegWrite=1
Time=               15000, PC=04, Instr=00402103, ALUResult=00000004, RegWrite=1
Time=               25000, PC=08, Instr=00802183, ALUResult=00000008, RegWrite=1
Time=               35000, PC=0c, Instr=0020e233, ALUResult=00000019, RegWrite=1
Time=               45000, PC=10, Instr=00320463, ALUResult=00000000, RegWrite=0
Time=               55000, PC=18, Instr=002182b3, ALUResult=00000022, RegWrite=1
Time=               65000, PC=1c, Instr=00502623, ALUResult=0000000c, RegWrite=0
Time=               75000, PC=20, Instr=00c02303, ALUResult=0000000c, RegWrite=1
Time=               85000, PC=24, Instr=001373b3, ALUResult=00000000, RegWrite=1
Time=               95000, PC=28, Instr=40208433, ALUResult=00000008, RegWrite=1
Time=              105000, PC=2c, Instr=00208033, ALUResult=0000001a, RegWrite=1
Time=              115000, PC=30, Instr=001004b3, ALUResult=00000011, RegWrite=1
Time=              125000, PC=34, Instr=xxxxxxxx, ALUResult=00000000, RegWrite=1
Time=              135000, PC=38, Instr=xxxxxxxx, ALUResult=00000000, RegWrite=1
Time=              145000, PC=3c, Instr=xxxxxxxx, ALUResult=00000000, RegWrite=1
Time=              155000, PC=00, Instr=00002083, ALUResult=00000000, RegWrite=1
Time=              165000, PC=04, Instr=00402103, ALUResult=00000004, RegWrite=1
Time=              175000, PC=08, Instr=00802183, ALUResult=00000008, RegWrite=1
Time=              185000, PC=0c, Instr=0020e233, ALUResult=00000019, RegWrite=1
Time=              195000, PC=10, Instr=00320463, ALUResult=00000000, RegWrite=0
Time=              205000, PC=18, Instr=002182b3, ALUResult=00000022, RegWrite=1
Time=              215000, PC=1c, Instr=00502623, ALUResult=0000000c, RegWrite=0
Time=              225000, PC=20, Instr=00c02303, ALUResult=0000000c, RegWrite=1
Time=              235000, PC=24, Instr=001373b3, ALUResult=00000000, RegWrite=1
Time=              245000, PC=28, Instr=40208433, ALUResult=00000008, RegWrite=1
Time=              255000, PC=2c, Instr=00208033, ALUResult=0000001a, RegWrite=1
Time=              265000, PC=30, Instr=001004b3, ALUResult=00000011, RegWrite=1
Time=              275000, PC=34, Instr=xxxxxxxx, ALUResult=00000000, RegWrite=1
Time=              285000, PC=38, Instr=xxxxxxxx, ALUResult=00000000, RegWrite=1
Time=              295000, PC=3c, Instr=xxxxxxxx, ALUResult=00000000, RegWrite=1
Time=              305000, PC=00, Instr=00002083, ALUResult=00000000, RegWrite=1
Time=              315000, PC=04, Instr=00402103, ALUResult=00000004, RegWrite=1
Time=              325000, PC=08, Instr=00802183, ALUResult=00000008, RegWrite=1
Time=              335000, PC=0c, Instr=0020e233, ALUResult=00000019, RegWrite=1
Time=              345000, PC=10, Instr=00320463, ALUResult=00000000, RegWrite=0
Time=              355000, PC=18, Instr=002182b3, ALUResult=00000022, RegWrite=1
Time=              365000, PC=1c, Instr=00502623, ALUResult=0000000c, RegWrite=0
Time=              375000, PC=20, Instr=00c02303, ALUResult=0000000c, RegWrite=1
Time=              385000, PC=24, Instr=001373b3, ALUResult=00000000, RegWrite=1
Time=              395000, PC=28, Instr=40208433, ALUResult=00000008, RegWrite=1
Time=              405000, PC=2c, Instr=00208033, ALUResult=0000001a, RegWrite=1
Time=              415000, PC=30, Instr=001004b3, ALUResult=00000011, RegWrite=1
Time=              425000, PC=34, Instr=xxxxxxxx, ALUResult=00000000, RegWrite=1
Time=              435000, PC=38, Instr=xxxxxxxx, ALUResult=00000000, RegWrite=1
Time=              445000, PC=3c, Instr=xxxxxxxx, ALUResult=00000000, RegWrite=1
Time=              455000, PC=00, Instr=00002083, ALUResult=00000000, RegWrite=1
Time=              465000, PC=04, Instr=00402103, ALUResult=00000004, RegWrite=1
Time=              475000, PC=08, Instr=00802183, ALUResult=00000008, RegWrite=1
Time=              485000, PC=0c, Instr=0020e233, ALUResult=00000019, RegWrite=1
Time=              495000, PC=10, Instr=00320463, ALUResult=00000000, RegWrite=0
Time=              505000, PC=18, Instr=002182b3, ALUResult=00000022, RegWrite=1
Time=              515000, PC=1c, Instr=00502623, ALUResult=0000000c, RegWrite=0
Time=              525000, PC=20, Instr=00c02303, ALUResult=0000000c, RegWrite=1
Time=              535000, PC=24, Instr=001373b3, ALUResult=00000000, RegWrite=1
Time=              545000, PC=28, Instr=40208433, ALUResult=00000008, RegWrite=1
Time=              555000, PC=2c, Instr=00208033, ALUResult=0000001a, RegWrite=1
Time=              565000, PC=30, Instr=001004b3, ALUResult=00000011, RegWrite=1
Time=              575000, PC=34, Instr=xxxxxxxx, ALUResult=00000000, RegWrite=1
Time=              585000, PC=38, Instr=xxxxxxxx, ALUResult=00000000, RegWrite=1
Time=              595000, PC=3c, Instr=xxxxxxxx, ALUResult=00000000, RegWrite=1
Time=              605000, PC=00, Instr=00002083, ALUResult=00000000, RegWrite=1
$finish called at time : 615 ns : File "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sim_1/new/Simulation.v" Line 40
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1065.641 ; gain = 0.000
add_bp {C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/InstructionMemory.v} 29
remove_bps -file {C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/InstructionMemory.v} -line 29
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/ALU_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/NBitMux2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NBitMux2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/NBitShiftLeft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NBitShiftLeft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/RCA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/mux2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sim_1/new/Simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simulation
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto fa36c5cec3c64c7ab29b05cbd0416c97 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Simulation_behav xil_defaultlib.Simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 6 for port x [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/TopModule.v:47]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 6 for port x [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/TopModule.v:48]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 8 for port A [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/TopModule.v:51]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.ALU_CU
Compiling module xil_defaultlib.mux2x1
Compiling module xil_defaultlib.NBitMux2x1(N=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.NBitShiftLeft
Compiling module xil_defaultlib.RCA(n=6)
Compiling module xil_defaultlib.NBitMux2x1_default
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.Simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot Simulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Simulation_behav -key {Behavioral:sim_1:Functional:Simulation} -tclbatch {Simulation.tcl} -view {C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/Simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/Simulation_behav.wcfg
WARNING: Simulation object /Simulation/ledSel was not found in the design.
WARNING: Simulation object /Simulation/ssdSel was not found in the design.
WARNING: Simulation object /Simulation/LEDS was not found in the design.
WARNING: Simulation object /Simulation/Anode was not found in the design.
WARNING: Simulation object /Simulation/LED_out was not found in the design.
source Simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=                   0, PC=xx, Instr=xxxxxxxx, ALUResult=xxxxxxxx, RegWrite=x
Time=                5000, PC=00, Instr=00002083, ALUResult=00000000, RegWrite=1
Time=               15000, PC=04, Instr=00402103, ALUResult=00000004, RegWrite=1
Time=               25000, PC=08, Instr=00802183, ALUResult=00000008, RegWrite=1
Time=               35000, PC=0c, Instr=002082b3, ALUResult=0000001a, RegWrite=1
Time=               45000, PC=10, Instr=40208333, ALUResult=00000008, RegWrite=1
Time=               55000, PC=14, Instr=0020f3b3, ALUResult=00000001, RegWrite=1
Time=               65000, PC=18, Instr=0020e433, ALUResult=00000019, RegWrite=1
Time=               75000, PC=1c, Instr=0020c4b3, ALUResult=00000018, RegWrite=1
Time=               85000, PC=20, Instr=00209533, ALUResult=00002200, RegWrite=1
Time=               95000, PC=24, Instr=0020d5b3, ALUResult=00000000, RegWrite=1
Time=              105000, PC=28, Instr=4020d633, ALUResult=00000000, RegWrite=1
Time=              115000, PC=2c, Instr=0020a6b3, ALUResult=00000000, RegWrite=1
Time=              125000, PC=30, Instr=0020b733, ALUResult=00000000, RegWrite=1
Time=              135000, PC=34, Instr=xxxxxxxx, ALUResult=00000000, RegWrite=1
Time=              145000, PC=38, Instr=xxxxxxxx, ALUResult=00000000, RegWrite=1
Time=              155000, PC=3c, Instr=xxxxxxxx, ALUResult=00000000, RegWrite=1
Time=              165000, PC=00, Instr=00002083, ALUResult=00000000, RegWrite=1
Time=              175000, PC=04, Instr=00402103, ALUResult=00000004, RegWrite=1
Time=              185000, PC=08, Instr=00802183, ALUResult=00000008, RegWrite=1
Time=              195000, PC=0c, Instr=002082b3, ALUResult=0000001a, RegWrite=1
Time=              205000, PC=10, Instr=40208333, ALUResult=00000008, RegWrite=1
Time=              215000, PC=14, Instr=0020f3b3, ALUResult=00000001, RegWrite=1
Time=              225000, PC=18, Instr=0020e433, ALUResult=00000019, RegWrite=1
Time=              235000, PC=1c, Instr=0020c4b3, ALUResult=00000018, RegWrite=1
Time=              245000, PC=20, Instr=00209533, ALUResult=00002200, RegWrite=1
Time=              255000, PC=24, Instr=0020d5b3, ALUResult=00000000, RegWrite=1
Time=              265000, PC=28, Instr=4020d633, ALUResult=00000000, RegWrite=1
Time=              275000, PC=2c, Instr=0020a6b3, ALUResult=00000000, RegWrite=1
Time=              285000, PC=30, Instr=0020b733, ALUResult=00000000, RegWrite=1
Time=              295000, PC=34, Instr=xxxxxxxx, ALUResult=00000000, RegWrite=1
Time=              305000, PC=38, Instr=xxxxxxxx, ALUResult=00000000, RegWrite=1
Time=              315000, PC=3c, Instr=xxxxxxxx, ALUResult=00000000, RegWrite=1
Time=              325000, PC=00, Instr=00002083, ALUResult=00000000, RegWrite=1
Time=              335000, PC=04, Instr=00402103, ALUResult=00000004, RegWrite=1
Time=              345000, PC=08, Instr=00802183, ALUResult=00000008, RegWrite=1
Time=              355000, PC=0c, Instr=002082b3, ALUResult=0000001a, RegWrite=1
Time=              365000, PC=10, Instr=40208333, ALUResult=00000008, RegWrite=1
Time=              375000, PC=14, Instr=0020f3b3, ALUResult=00000001, RegWrite=1
Time=              385000, PC=18, Instr=0020e433, ALUResult=00000019, RegWrite=1
Time=              395000, PC=1c, Instr=0020c4b3, ALUResult=00000018, RegWrite=1
Time=              405000, PC=20, Instr=00209533, ALUResult=00002200, RegWrite=1
Time=              415000, PC=24, Instr=0020d5b3, ALUResult=00000000, RegWrite=1
Time=              425000, PC=28, Instr=4020d633, ALUResult=00000000, RegWrite=1
Time=              435000, PC=2c, Instr=0020a6b3, ALUResult=00000000, RegWrite=1
Time=              445000, PC=30, Instr=0020b733, ALUResult=00000000, RegWrite=1
Time=              455000, PC=34, Instr=xxxxxxxx, ALUResult=00000000, RegWrite=1
Time=              465000, PC=38, Instr=xxxxxxxx, ALUResult=00000000, RegWrite=1
Time=              475000, PC=3c, Instr=xxxxxxxx, ALUResult=00000000, RegWrite=1
Time=              485000, PC=00, Instr=00002083, ALUResult=00000000, RegWrite=1
Time=              495000, PC=04, Instr=00402103, ALUResult=00000004, RegWrite=1
Time=              505000, PC=08, Instr=00802183, ALUResult=00000008, RegWrite=1
Time=              515000, PC=0c, Instr=002082b3, ALUResult=0000001a, RegWrite=1
Time=              525000, PC=10, Instr=40208333, ALUResult=00000008, RegWrite=1
Time=              535000, PC=14, Instr=0020f3b3, ALUResult=00000001, RegWrite=1
Time=              545000, PC=18, Instr=0020e433, ALUResult=00000019, RegWrite=1
Time=              555000, PC=1c, Instr=0020c4b3, ALUResult=00000018, RegWrite=1
Time=              565000, PC=20, Instr=00209533, ALUResult=00002200, RegWrite=1
Time=              575000, PC=24, Instr=0020d5b3, ALUResult=00000000, RegWrite=1
Time=              585000, PC=28, Instr=4020d633, ALUResult=00000000, RegWrite=1
Time=              595000, PC=2c, Instr=0020a6b3, ALUResult=00000000, RegWrite=1
Time=              605000, PC=30, Instr=0020b733, ALUResult=00000000, RegWrite=1
$finish called at time : 615 ns : File "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sim_1/new/Simulation.v" Line 40
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1066.680 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/ALU_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/NBitMux2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NBitMux2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/NBitShiftLeft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NBitShiftLeft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/RCA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/mux2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sim_1/new/Simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simulation
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto fa36c5cec3c64c7ab29b05cbd0416c97 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Simulation_behav xil_defaultlib.Simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 6 for port x [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/TopModule.v:47]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 6 for port x [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/TopModule.v:48]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 8 for port A [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/TopModule.v:51]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.ALU_CU
Compiling module xil_defaultlib.mux2x1
Compiling module xil_defaultlib.NBitMux2x1(N=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.NBitShiftLeft
Compiling module xil_defaultlib.RCA(n=6)
Compiling module xil_defaultlib.NBitMux2x1_default
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.Simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot Simulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Time=                   0, PC=xx, Instr=xxxxxxxx, ALUResult=xxxxxxxx, RegWrite=x
Time=                5000, PC=00, Instr=00002083, ALUResult=00000000, RegWrite=1
Time=               15000, PC=04, Instr=00402103, ALUResult=00000004, RegWrite=1
Time=               25000, PC=08, Instr=00802183, ALUResult=00000008, RegWrite=1
Time=               35000, PC=0c, Instr=002082b3, ALUResult=0000001a, RegWrite=1
Time=               45000, PC=10, Instr=40208333, ALUResult=00000008, RegWrite=1
Time=               55000, PC=14, Instr=0020f3b3, ALUResult=00000001, RegWrite=1
Time=               65000, PC=18, Instr=0020e433, ALUResult=00000019, RegWrite=1
Time=               75000, PC=1c, Instr=0020c4b3, ALUResult=00000018, RegWrite=1
Time=               85000, PC=20, Instr=00209533, ALUResult=00002200, RegWrite=1
Time=               95000, PC=24, Instr=0020d5b3, ALUResult=00000000, RegWrite=1
Time=              105000, PC=28, Instr=4020d633, ALUResult=00000000, RegWrite=1
Time=              115000, PC=2c, Instr=0020a6b3, ALUResult=00000000, RegWrite=1
Time=              125000, PC=30, Instr=0020b733, ALUResult=00000000, RegWrite=1
Time=              135000, PC=34, Instr=xxxxxxxx, ALUResult=00000000, RegWrite=1
Time=              145000, PC=38, Instr=xxxxxxxx, ALUResult=00000000, RegWrite=1
Time=              155000, PC=3c, Instr=xxxxxxxx, ALUResult=00000000, RegWrite=1
Time=              165000, PC=00, Instr=00002083, ALUResult=00000000, RegWrite=1
Time=              175000, PC=04, Instr=00402103, ALUResult=00000004, RegWrite=1
Time=              185000, PC=08, Instr=00802183, ALUResult=00000008, RegWrite=1
Time=              195000, PC=0c, Instr=002082b3, ALUResult=0000001a, RegWrite=1
Time=              205000, PC=10, Instr=40208333, ALUResult=00000008, RegWrite=1
Time=              215000, PC=14, Instr=0020f3b3, ALUResult=00000001, RegWrite=1
Time=              225000, PC=18, Instr=0020e433, ALUResult=00000019, RegWrite=1
Time=              235000, PC=1c, Instr=0020c4b3, ALUResult=00000018, RegWrite=1
Time=              245000, PC=20, Instr=00209533, ALUResult=00002200, RegWrite=1
Time=              255000, PC=24, Instr=0020d5b3, ALUResult=00000000, RegWrite=1
Time=              265000, PC=28, Instr=4020d633, ALUResult=00000000, RegWrite=1
Time=              275000, PC=2c, Instr=0020a6b3, ALUResult=00000000, RegWrite=1
Time=              285000, PC=30, Instr=0020b733, ALUResult=00000000, RegWrite=1
Time=              295000, PC=34, Instr=xxxxxxxx, ALUResult=00000000, RegWrite=1
Time=              305000, PC=38, Instr=xxxxxxxx, ALUResult=00000000, RegWrite=1
Time=              315000, PC=3c, Instr=xxxxxxxx, ALUResult=00000000, RegWrite=1
Time=              325000, PC=00, Instr=00002083, ALUResult=00000000, RegWrite=1
Time=              335000, PC=04, Instr=00402103, ALUResult=00000004, RegWrite=1
Time=              345000, PC=08, Instr=00802183, ALUResult=00000008, RegWrite=1
Time=              355000, PC=0c, Instr=002082b3, ALUResult=0000001a, RegWrite=1
Time=              365000, PC=10, Instr=40208333, ALUResult=00000008, RegWrite=1
Time=              375000, PC=14, Instr=0020f3b3, ALUResult=00000001, RegWrite=1
Time=              385000, PC=18, Instr=0020e433, ALUResult=00000019, RegWrite=1
Time=              395000, PC=1c, Instr=0020c4b3, ALUResult=00000018, RegWrite=1
Time=              405000, PC=20, Instr=00209533, ALUResult=00002200, RegWrite=1
Time=              415000, PC=24, Instr=0020d5b3, ALUResult=00000000, RegWrite=1
Time=              425000, PC=28, Instr=4020d633, ALUResult=00000000, RegWrite=1
Time=              435000, PC=2c, Instr=0020a6b3, ALUResult=00000000, RegWrite=1
Time=              445000, PC=30, Instr=0020b733, ALUResult=00000000, RegWrite=1
Time=              455000, PC=34, Instr=xxxxxxxx, ALUResult=00000000, RegWrite=1
Time=              465000, PC=38, Instr=xxxxxxxx, ALUResult=00000000, RegWrite=1
Time=              475000, PC=3c, Instr=xxxxxxxx, ALUResult=00000000, RegWrite=1
Time=              485000, PC=00, Instr=00002083, ALUResult=00000000, RegWrite=1
Time=              495000, PC=04, Instr=00402103, ALUResult=00000004, RegWrite=1
Time=              505000, PC=08, Instr=00802183, ALUResult=00000008, RegWrite=1
Time=              515000, PC=0c, Instr=002082b3, ALUResult=0000001a, RegWrite=1
Time=              525000, PC=10, Instr=40208333, ALUResult=00000008, RegWrite=1
Time=              535000, PC=14, Instr=0020f3b3, ALUResult=00000001, RegWrite=1
Time=              545000, PC=18, Instr=0020e433, ALUResult=00000019, RegWrite=1
Time=              555000, PC=1c, Instr=0020c4b3, ALUResult=00000018, RegWrite=1
Time=              565000, PC=20, Instr=00209533, ALUResult=00002200, RegWrite=1
Time=              575000, PC=24, Instr=0020d5b3, ALUResult=00000000, RegWrite=1
Time=              585000, PC=28, Instr=4020d633, ALUResult=00000000, RegWrite=1
Time=              595000, PC=2c, Instr=0020a6b3, ALUResult=00000000, RegWrite=1
Time=              605000, PC=30, Instr=0020b733, ALUResult=00000000, RegWrite=1
$finish called at time : 615 ns : File "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sim_1/new/Simulation.v" Line 40
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1072.172 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/ALU_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/NBitMux2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NBitMux2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/NBitShiftLeft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NBitShiftLeft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/RCA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/mux2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sim_1/new/Simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simulation
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto fa36c5cec3c64c7ab29b05cbd0416c97 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Simulation_behav xil_defaultlib.Simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 6 for port x [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/TopModule.v:47]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 6 for port x [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/TopModule.v:48]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 8 for port A [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/TopModule.v:51]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.ALU_CU
Compiling module xil_defaultlib.mux2x1
Compiling module xil_defaultlib.NBitMux2x1(N=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.NBitShiftLeft
Compiling module xil_defaultlib.RCA(n=6)
Compiling module xil_defaultlib.NBitMux2x1_default
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.Simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot Simulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Time=                   0, PC=xx, Instr=xxxxxxxx, ALUResult=xxxxxxxx, RegWrite=x
Time=                5000, PC=00, Instr=00002083, ALUResult=00000000, RegWrite=1
Time=               15000, PC=04, Instr=00402103, ALUResult=00000004, RegWrite=1
Time=               25000, PC=08, Instr=00802183, ALUResult=00000008, RegWrite=1
Time=               35000, PC=0c, Instr=002082b3, ALUResult=0000001a, RegWrite=1
Time=               45000, PC=10, Instr=40208333, ALUResult=00000008, RegWrite=1
Time=               55000, PC=14, Instr=0020f3b3, ALUResult=00000001, RegWrite=1
Time=               65000, PC=18, Instr=0020e433, ALUResult=00000019, RegWrite=1
Time=               75000, PC=1c, Instr=0020c4b3, ALUResult=00000018, RegWrite=1
Time=               85000, PC=20, Instr=00209533, ALUResult=00002200, RegWrite=1
Time=               95000, PC=24, Instr=0020d5b3, ALUResult=00000000, RegWrite=1
Time=              105000, PC=28, Instr=4020d633, ALUResult=00000000, RegWrite=1
Time=              115000, PC=2c, Instr=0020a6b3, ALUResult=00000000, RegWrite=1
Time=              125000, PC=30, Instr=0020b733, ALUResult=00000000, RegWrite=1
Time=              135000, PC=34, Instr=xxxxxxxx, ALUResult=00000000, RegWrite=1
Time=              145000, PC=38, Instr=xxxxxxxx, ALUResult=00000000, RegWrite=1
Time=              155000, PC=3c, Instr=xxxxxxxx, ALUResult=00000000, RegWrite=1
Time=              165000, PC=00, Instr=00002083, ALUResult=00000000, RegWrite=1
Time=              175000, PC=04, Instr=00402103, ALUResult=00000004, RegWrite=1
Time=              185000, PC=08, Instr=00802183, ALUResult=00000008, RegWrite=1
Time=              195000, PC=0c, Instr=002082b3, ALUResult=0000001a, RegWrite=1
Time=              205000, PC=10, Instr=40208333, ALUResult=00000008, RegWrite=1
Time=              215000, PC=14, Instr=0020f3b3, ALUResult=00000001, RegWrite=1
Time=              225000, PC=18, Instr=0020e433, ALUResult=00000019, RegWrite=1
Time=              235000, PC=1c, Instr=0020c4b3, ALUResult=00000018, RegWrite=1
Time=              245000, PC=20, Instr=00209533, ALUResult=00002200, RegWrite=1
Time=              255000, PC=24, Instr=0020d5b3, ALUResult=00000000, RegWrite=1
Time=              265000, PC=28, Instr=4020d633, ALUResult=00000000, RegWrite=1
Time=              275000, PC=2c, Instr=0020a6b3, ALUResult=00000000, RegWrite=1
Time=              285000, PC=30, Instr=0020b733, ALUResult=00000000, RegWrite=1
Time=              295000, PC=34, Instr=xxxxxxxx, ALUResult=00000000, RegWrite=1
Time=              305000, PC=38, Instr=xxxxxxxx, ALUResult=00000000, RegWrite=1
Time=              315000, PC=3c, Instr=xxxxxxxx, ALUResult=00000000, RegWrite=1
Time=              325000, PC=00, Instr=00002083, ALUResult=00000000, RegWrite=1
Time=              335000, PC=04, Instr=00402103, ALUResult=00000004, RegWrite=1
Time=              345000, PC=08, Instr=00802183, ALUResult=00000008, RegWrite=1
Time=              355000, PC=0c, Instr=002082b3, ALUResult=0000001a, RegWrite=1
Time=              365000, PC=10, Instr=40208333, ALUResult=00000008, RegWrite=1
Time=              375000, PC=14, Instr=0020f3b3, ALUResult=00000001, RegWrite=1
Time=              385000, PC=18, Instr=0020e433, ALUResult=00000019, RegWrite=1
Time=              395000, PC=1c, Instr=0020c4b3, ALUResult=00000018, RegWrite=1
Time=              405000, PC=20, Instr=00209533, ALUResult=00002200, RegWrite=1
Time=              415000, PC=24, Instr=0020d5b3, ALUResult=00000000, RegWrite=1
Time=              425000, PC=28, Instr=4020d633, ALUResult=00000000, RegWrite=1
Time=              435000, PC=2c, Instr=0020a6b3, ALUResult=00000000, RegWrite=1
Time=              445000, PC=30, Instr=0020b733, ALUResult=00000000, RegWrite=1
Time=              455000, PC=34, Instr=xxxxxxxx, ALUResult=00000000, RegWrite=1
Time=              465000, PC=38, Instr=xxxxxxxx, ALUResult=00000000, RegWrite=1
Time=              475000, PC=3c, Instr=xxxxxxxx, ALUResult=00000000, RegWrite=1
Time=              485000, PC=00, Instr=00002083, ALUResult=00000000, RegWrite=1
Time=              495000, PC=04, Instr=00402103, ALUResult=00000004, RegWrite=1
Time=              505000, PC=08, Instr=00802183, ALUResult=00000008, RegWrite=1
Time=              515000, PC=0c, Instr=002082b3, ALUResult=0000001a, RegWrite=1
Time=              525000, PC=10, Instr=40208333, ALUResult=00000008, RegWrite=1
Time=              535000, PC=14, Instr=0020f3b3, ALUResult=00000001, RegWrite=1
Time=              545000, PC=18, Instr=0020e433, ALUResult=00000019, RegWrite=1
Time=              555000, PC=1c, Instr=0020c4b3, ALUResult=00000018, RegWrite=1
Time=              565000, PC=20, Instr=00209533, ALUResult=00002200, RegWrite=1
Time=              575000, PC=24, Instr=0020d5b3, ALUResult=00000000, RegWrite=1
Time=              585000, PC=28, Instr=4020d633, ALUResult=00000000, RegWrite=1
Time=              595000, PC=2c, Instr=0020a6b3, ALUResult=00000000, RegWrite=1
Time=              605000, PC=30, Instr=0020b733, ALUResult=00000000, RegWrite=1
$finish called at time : 615 ns : File "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sim_1/new/Simulation.v" Line 40
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1110.852 ; gain = 38.680
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/ALU_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/NBitMux2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NBitMux2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/NBitShiftLeft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NBitShiftLeft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/RCA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/mux2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sim_1/new/Simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simulation
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto fa36c5cec3c64c7ab29b05cbd0416c97 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Simulation_behav xil_defaultlib.Simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 6 for port x [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/TopModule.v:47]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 6 for port x [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/TopModule.v:48]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 8 for port A [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/TopModule.v:51]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.ALU_CU
Compiling module xil_defaultlib.mux2x1
Compiling module xil_defaultlib.NBitMux2x1(N=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.NBitShiftLeft
Compiling module xil_defaultlib.RCA(n=6)
Compiling module xil_defaultlib.NBitMux2x1_default
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.Simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot Simulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Simulation_behav -key {Behavioral:sim_1:Functional:Simulation} -tclbatch {Simulation.tcl} -view {C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/Simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/Simulation_behav.wcfg
WARNING: Simulation object /Simulation/ledSel was not found in the design.
WARNING: Simulation object /Simulation/ssdSel was not found in the design.
WARNING: Simulation object /Simulation/LEDS was not found in the design.
WARNING: Simulation object /Simulation/Anode was not found in the design.
WARNING: Simulation object /Simulation/LED_out was not found in the design.
source Simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=                   0, PC=xx, Instr=xxxxxxxx, ALUResult=xxxxxxxx, RegWrite=x
Time=                5000, PC=00, Instr=00002083, ALUResult=00000000, RegWrite=1
Time=               15000, PC=04, Instr=00402103, ALUResult=00000004, RegWrite=1
Time=               25000, PC=08, Instr=00802183, ALUResult=00000008, RegWrite=1
Time=               35000, PC=0c, Instr=002082b3, ALUResult=0000001e, RegWrite=1
Time=               45000, PC=10, Instr=40208333, ALUResult=fffffff6, RegWrite=1
Time=               55000, PC=14, Instr=0020f3b3, ALUResult=00000000, RegWrite=1
Time=               65000, PC=18, Instr=0020e433, ALUResult=0000001e, RegWrite=1
Time=               75000, PC=1c, Instr=0020c4b3, ALUResult=0000001e, RegWrite=1
Time=               85000, PC=20, Instr=00209533, ALUResult=00a00000, RegWrite=1
Time=               95000, PC=24, Instr=0020d5b3, ALUResult=00000000, RegWrite=1
Time=              105000, PC=28, Instr=4020d633, ALUResult=00000000, RegWrite=1
Time=              115000, PC=2c, Instr=0020a6b3, ALUResult=00000001, RegWrite=1
Time=              125000, PC=30, Instr=0020b733, ALUResult=00000001, RegWrite=1
Time=              135000, PC=34, Instr=xxxxxxxx, ALUResult=00000000, RegWrite=1
Time=              145000, PC=38, Instr=xxxxxxxx, ALUResult=00000000, RegWrite=1
Time=              155000, PC=3c, Instr=xxxxxxxx, ALUResult=00000000, RegWrite=1
Time=              165000, PC=00, Instr=00002083, ALUResult=00000000, RegWrite=1
Time=              175000, PC=04, Instr=00402103, ALUResult=00000004, RegWrite=1
Time=              185000, PC=08, Instr=00802183, ALUResult=00000008, RegWrite=1
Time=              195000, PC=0c, Instr=002082b3, ALUResult=0000001e, RegWrite=1
Time=              205000, PC=10, Instr=40208333, ALUResult=fffffff6, RegWrite=1
Time=              215000, PC=14, Instr=0020f3b3, ALUResult=00000000, RegWrite=1
Time=              225000, PC=18, Instr=0020e433, ALUResult=0000001e, RegWrite=1
Time=              235000, PC=1c, Instr=0020c4b3, ALUResult=0000001e, RegWrite=1
Time=              245000, PC=20, Instr=00209533, ALUResult=00a00000, RegWrite=1
Time=              255000, PC=24, Instr=0020d5b3, ALUResult=00000000, RegWrite=1
Time=              265000, PC=28, Instr=4020d633, ALUResult=00000000, RegWrite=1
Time=              275000, PC=2c, Instr=0020a6b3, ALUResult=00000001, RegWrite=1
Time=              285000, PC=30, Instr=0020b733, ALUResult=00000001, RegWrite=1
Time=              295000, PC=34, Instr=xxxxxxxx, ALUResult=00000000, RegWrite=1
Time=              305000, PC=38, Instr=xxxxxxxx, ALUResult=00000000, RegWrite=1
Time=              315000, PC=3c, Instr=xxxxxxxx, ALUResult=00000000, RegWrite=1
Time=              325000, PC=00, Instr=00002083, ALUResult=00000000, RegWrite=1
Time=              335000, PC=04, Instr=00402103, ALUResult=00000004, RegWrite=1
Time=              345000, PC=08, Instr=00802183, ALUResult=00000008, RegWrite=1
Time=              355000, PC=0c, Instr=002082b3, ALUResult=0000001e, RegWrite=1
Time=              365000, PC=10, Instr=40208333, ALUResult=fffffff6, RegWrite=1
Time=              375000, PC=14, Instr=0020f3b3, ALUResult=00000000, RegWrite=1
Time=              385000, PC=18, Instr=0020e433, ALUResult=0000001e, RegWrite=1
Time=              395000, PC=1c, Instr=0020c4b3, ALUResult=0000001e, RegWrite=1
Time=              405000, PC=20, Instr=00209533, ALUResult=00a00000, RegWrite=1
Time=              415000, PC=24, Instr=0020d5b3, ALUResult=00000000, RegWrite=1
Time=              425000, PC=28, Instr=4020d633, ALUResult=00000000, RegWrite=1
Time=              435000, PC=2c, Instr=0020a6b3, ALUResult=00000001, RegWrite=1
Time=              445000, PC=30, Instr=0020b733, ALUResult=00000001, RegWrite=1
Time=              455000, PC=34, Instr=xxxxxxxx, ALUResult=00000000, RegWrite=1
Time=              465000, PC=38, Instr=xxxxxxxx, ALUResult=00000000, RegWrite=1
Time=              475000, PC=3c, Instr=xxxxxxxx, ALUResult=00000000, RegWrite=1
Time=              485000, PC=00, Instr=00002083, ALUResult=00000000, RegWrite=1
Time=              495000, PC=04, Instr=00402103, ALUResult=00000004, RegWrite=1
Time=              505000, PC=08, Instr=00802183, ALUResult=00000008, RegWrite=1
Time=              515000, PC=0c, Instr=002082b3, ALUResult=0000001e, RegWrite=1
Time=              525000, PC=10, Instr=40208333, ALUResult=fffffff6, RegWrite=1
Time=              535000, PC=14, Instr=0020f3b3, ALUResult=00000000, RegWrite=1
Time=              545000, PC=18, Instr=0020e433, ALUResult=0000001e, RegWrite=1
Time=              555000, PC=1c, Instr=0020c4b3, ALUResult=0000001e, RegWrite=1
Time=              565000, PC=20, Instr=00209533, ALUResult=00a00000, RegWrite=1
Time=              575000, PC=24, Instr=0020d5b3, ALUResult=00000000, RegWrite=1
Time=              585000, PC=28, Instr=4020d633, ALUResult=00000000, RegWrite=1
Time=              595000, PC=2c, Instr=0020a6b3, ALUResult=00000001, RegWrite=1
Time=              605000, PC=30, Instr=0020b733, ALUResult=00000001, RegWrite=1
$finish called at time : 615 ns : File "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sim_1/new/Simulation.v" Line 40
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1114.660 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/ALU_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/NBitMux2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NBitMux2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/NBitShiftLeft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NBitShiftLeft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/RCA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/mux2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sim_1/new/Simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simulation
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto fa36c5cec3c64c7ab29b05cbd0416c97 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Simulation_behav xil_defaultlib.Simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 6 for port x [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/TopModule.v:47]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 6 for port x [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/TopModule.v:48]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 8 for port A [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/TopModule.v:51]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.ALU_CU
Compiling module xil_defaultlib.mux2x1
Compiling module xil_defaultlib.NBitMux2x1(N=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.NBitShiftLeft
Compiling module xil_defaultlib.RCA(n=6)
Compiling module xil_defaultlib.NBitMux2x1_default
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.Simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot Simulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Time=                   0, PC=xx, Instr=xxxxxxxx, ALUResult=xxxxxxxx, RegWrite=x
Time=                5000, PC=00, Instr=00002083, ALUResult=00000000, RegWrite=1
Time=               15000, PC=04, Instr=00402103, ALUResult=00000004, RegWrite=1
Time=               25000, PC=08, Instr=00802183, ALUResult=00000008, RegWrite=1
Time=               35000, PC=0c, Instr=002082b3, ALUResult=0000001e, RegWrite=1
Time=               45000, PC=10, Instr=40208333, ALUResult=fffffff6, RegWrite=1
Time=               55000, PC=14, Instr=0020f3b3, ALUResult=00000000, RegWrite=1
Time=               65000, PC=18, Instr=0020e433, ALUResult=0000001e, RegWrite=1
Time=               75000, PC=1c, Instr=0020c4b3, ALUResult=0000001e, RegWrite=1
Time=               85000, PC=20, Instr=00209533, ALUResult=00a00000, RegWrite=1
Time=               95000, PC=24, Instr=0020d5b3, ALUResult=00000000, RegWrite=1
Time=              105000, PC=28, Instr=4020d633, ALUResult=00000000, RegWrite=1
Time=              115000, PC=2c, Instr=0020a6b3, ALUResult=00000001, RegWrite=1
Time=              125000, PC=30, Instr=0020b733, ALUResult=00000001, RegWrite=1
Time=              135000, PC=34, Instr=xxxxxxxx, ALUResult=00000000, RegWrite=1
Time=              145000, PC=38, Instr=xxxxxxxx, ALUResult=00000000, RegWrite=1
Time=              155000, PC=3c, Instr=xxxxxxxx, ALUResult=00000000, RegWrite=1
Time=              165000, PC=00, Instr=00002083, ALUResult=00000000, RegWrite=1
Time=              175000, PC=04, Instr=00402103, ALUResult=00000004, RegWrite=1
Time=              185000, PC=08, Instr=00802183, ALUResult=00000008, RegWrite=1
Time=              195000, PC=0c, Instr=002082b3, ALUResult=0000001e, RegWrite=1
Time=              205000, PC=10, Instr=40208333, ALUResult=fffffff6, RegWrite=1
Time=              215000, PC=14, Instr=0020f3b3, ALUResult=00000000, RegWrite=1
Time=              225000, PC=18, Instr=0020e433, ALUResult=0000001e, RegWrite=1
Time=              235000, PC=1c, Instr=0020c4b3, ALUResult=0000001e, RegWrite=1
Time=              245000, PC=20, Instr=00209533, ALUResult=00a00000, RegWrite=1
Time=              255000, PC=24, Instr=0020d5b3, ALUResult=00000000, RegWrite=1
Time=              265000, PC=28, Instr=4020d633, ALUResult=00000000, RegWrite=1
Time=              275000, PC=2c, Instr=0020a6b3, ALUResult=00000001, RegWrite=1
Time=              285000, PC=30, Instr=0020b733, ALUResult=00000001, RegWrite=1
Time=              295000, PC=34, Instr=xxxxxxxx, ALUResult=00000000, RegWrite=1
Time=              305000, PC=38, Instr=xxxxxxxx, ALUResult=00000000, RegWrite=1
Time=              315000, PC=3c, Instr=xxxxxxxx, ALUResult=00000000, RegWrite=1
Time=              325000, PC=00, Instr=00002083, ALUResult=00000000, RegWrite=1
Time=              335000, PC=04, Instr=00402103, ALUResult=00000004, RegWrite=1
Time=              345000, PC=08, Instr=00802183, ALUResult=00000008, RegWrite=1
Time=              355000, PC=0c, Instr=002082b3, ALUResult=0000001e, RegWrite=1
Time=              365000, PC=10, Instr=40208333, ALUResult=fffffff6, RegWrite=1
Time=              375000, PC=14, Instr=0020f3b3, ALUResult=00000000, RegWrite=1
Time=              385000, PC=18, Instr=0020e433, ALUResult=0000001e, RegWrite=1
Time=              395000, PC=1c, Instr=0020c4b3, ALUResult=0000001e, RegWrite=1
Time=              405000, PC=20, Instr=00209533, ALUResult=00a00000, RegWrite=1
Time=              415000, PC=24, Instr=0020d5b3, ALUResult=00000000, RegWrite=1
Time=              425000, PC=28, Instr=4020d633, ALUResult=00000000, RegWrite=1
Time=              435000, PC=2c, Instr=0020a6b3, ALUResult=00000001, RegWrite=1
Time=              445000, PC=30, Instr=0020b733, ALUResult=00000001, RegWrite=1
Time=              455000, PC=34, Instr=xxxxxxxx, ALUResult=00000000, RegWrite=1
Time=              465000, PC=38, Instr=xxxxxxxx, ALUResult=00000000, RegWrite=1
Time=              475000, PC=3c, Instr=xxxxxxxx, ALUResult=00000000, RegWrite=1
Time=              485000, PC=00, Instr=00002083, ALUResult=00000000, RegWrite=1
Time=              495000, PC=04, Instr=00402103, ALUResult=00000004, RegWrite=1
Time=              505000, PC=08, Instr=00802183, ALUResult=00000008, RegWrite=1
Time=              515000, PC=0c, Instr=002082b3, ALUResult=0000001e, RegWrite=1
Time=              525000, PC=10, Instr=40208333, ALUResult=fffffff6, RegWrite=1
Time=              535000, PC=14, Instr=0020f3b3, ALUResult=00000000, RegWrite=1
Time=              545000, PC=18, Instr=0020e433, ALUResult=0000001e, RegWrite=1
Time=              555000, PC=1c, Instr=0020c4b3, ALUResult=0000001e, RegWrite=1
Time=              565000, PC=20, Instr=00209533, ALUResult=00a00000, RegWrite=1
Time=              575000, PC=24, Instr=0020d5b3, ALUResult=00000000, RegWrite=1
Time=              585000, PC=28, Instr=4020d633, ALUResult=00000000, RegWrite=1
Time=              595000, PC=2c, Instr=0020a6b3, ALUResult=00000001, RegWrite=1
Time=              605000, PC=30, Instr=0020b733, ALUResult=00000001, RegWrite=1
$finish called at time : 615 ns : File "C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main/ArcProj1M1/ArcProj1M1.srcs/sim_1/new/Simulation.v" Line 40
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1114.660 ; gain = 0.000
