

================================================================
== Synthesis Summary Report of 'RNI_func'
================================================================
+ General Information: 
    * Date:           Wed Mar 27 20:32:54 2024
    * Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
    * Project:        B_RNI_HLS
    * Solution:       RNI (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------+------+------+---------+--------+----------+---------+------+----------+------+--------+-----------+-----------+-----+
    |    Modules   | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |        |           |           |     |
    |    & Loops   | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP  |     FF    |    LUT    | URAM|
    +--------------+------+------+---------+--------+----------+---------+------+----------+------+--------+-----------+-----------+-----+
    |+ RNI_func    |     -|  0.39|        -|       -|         -|        -|     -|        no|     -|  4 (1%)|  237 (~0%)|  134 (~0%)|    -|
    | o main_loop  |     -|  7.30|        -|       -|         3|        1|     -|       yes|     -|       -|          -|          -|    -|
    +--------------+------+------+---------+--------+----------+---------+------+----------+------+--------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+
| Interface     | Data Width | Address Width |
+---------------+------------+---------------+
| s_axi_control | 32         | 4             |
+---------------+------------+---------------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* AXIS
+-----------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| Interface | Direction | Register Mode | TDATA | TDEST | TID | TKEEP | TLAST | TREADY | TSTRB | TUSER | TVALID |
+-----------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| in_r      | in        | both          | 64    | 6     | 5   | 8     | 1     | 1      | 8     | 2     | 1      |
| out_r     | out       | both          | 64    | 6     | 5   | 8     | 1     | 1      | 8     | 2     | 1      |
+-----------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------------------------------+
| Argument | Direction | Datatype                                   |
+----------+-----------+--------------------------------------------+
| in       | in        | stream<hls::axis<ap_int<64>, 2, 5, 6>, 0>& |
| out      | out       | stream<hls::axis<ap_int<64>, 2, 5, 6>, 0>& |
+----------+-----------+--------------------------------------------+

* SW-to-HW Mapping
+----------+--------------+-----------+
| Argument | HW Interface | HW Type   |
+----------+--------------+-----------+
| in       | in_r         | interface |
| out      | out_r        | interface |
+----------+--------------+-----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.


================================================================
== Bind Op Report
================================================================
+---------------------------+-----+--------+----------+-----+------+---------+
| Name                      | DSP | Pragma | Variable | Op  | Impl | Latency |
+---------------------------+-----+--------+----------+-----+------+---------+
| + RNI_func                | 4   |        |          |     |      |         |
|   mul_32ns_32ns_64_2_1_U1 | 4   |        | mul_ln38 | mul | auto | 1       |
+---------------------------+-----+--------+----------+-----+------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-----------------------+--------------------------------------------------+
| Type      | Options               | Location                                         |
+-----------+-----------------------+--------------------------------------------------+
| interface | axis port=in          | B_RNI_HLS/apc/src/RNI.cpp:18 in rni_func, in     |
| interface | axis port=out         | B_RNI_HLS/apc/src/RNI.cpp:19 in rni_func, out    |
| interface | s_axilite port=return | B_RNI_HLS/apc/src/RNI.cpp:20 in rni_func, return |
+-----------+-----------------------+--------------------------------------------------+


