# All-Digital-Phase-Locked-Loop-on-FPGA
Design and implementation of an All-Digital Phase-Locked Loop (ADPLL) on Altera DE2 FPGA using Verilog. Includes loop stability verification and real-time performance analysis.
