{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718644384567 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718644384569 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 17 19:13:04 2024 " "Processing started: Mon Jun 17 19:13:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718644384569 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718644384569 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tensor_core -c tensor_core " "Command: quartus_map --read_settings_files=on --write_settings_files=off tensor_core -c tensor_core" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718644384569 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718644385100 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718644385100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tensor_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file tensor_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tensor_core " "Found entity 1: tensor_core" {  } { { "tensor_core.sv" "" { Text "C:/verilog_work/tensor_core/tensor_core.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718644415298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718644415298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix4x4mult_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrix4x4mult_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_matrix4x4mult " "Found entity 1: tb_matrix4x4mult" {  } { { "matrix4x4mult_tb.sv" "" { Text "C:/verilog_work/tensor_core/matrix4x4mult_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718644415301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718644415301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix4x4mult.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrix4x4mult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matrix4x4mult " "Found entity 1: matrix4x4mult" {  } { { "matrix4x4mult.sv" "" { Text "C:/verilog_work/tensor_core/matrix4x4mult.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718644415302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718644415302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp32_4number_adder_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file fp32_4number_adder_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_fp32_4number_adder " "Found entity 1: tb_fp32_4number_adder" {  } { { "fp32_4number_adder_tb.v" "" { Text "C:/verilog_work/tensor_core/fp32_4number_adder_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718644415303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718644415303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp32_4number_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file fp32_4number_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp32_4number_adder " "Found entity 1: fp32_4number_adder" {  } { { "fp32_4number_adder.v" "" { Text "C:/verilog_work/tensor_core/fp32_4number_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718644415305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718644415305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp32add_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file fp32add_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_fp32add " "Found entity 1: tb_fp32add" {  } { { "fp32add_tb.v" "" { Text "C:/verilog_work/tensor_core/fp32add_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718644415307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718644415307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp32add.v 1 1 " "Found 1 design units, including 1 entities, in source file fp32add.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp32add " "Found entity 1: fp32add" {  } { { "fp32add.v" "" { Text "C:/verilog_work/tensor_core/fp32add.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718644415308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718644415308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp16to32mult_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file fp16to32mult_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_fp16to32mult " "Found entity 1: tb_fp16to32mult" {  } { { "fp16to32mult_tb.v" "" { Text "C:/verilog_work/tensor_core/fp16to32mult_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718644415310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718644415310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp16to32mult.v 1 1 " "Found 1 design units, including 1 entities, in source file fp16to32mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp16to32mult " "Found entity 1: fp16to32mult" {  } { { "fp16to32mult.v" "" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718644415311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718644415311 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tensor_core " "Elaborating entity \"tensor_core\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718644415378 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tensor_core.sv(29) " "Verilog HDL assignment warning at tensor_core.sv(29): truncated value with size 32 to match size of target (8)" {  } { { "tensor_core.sv" "" { Text "C:/verilog_work/tensor_core/tensor_core.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718644415391 "|tensor_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 tensor_core.sv(32) " "Verilog HDL assignment warning at tensor_core.sv(32): truncated value with size 32 to match size of target (5)" {  } { { "tensor_core.sv" "" { Text "C:/verilog_work/tensor_core/tensor_core.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718644415391 "|tensor_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tensor_core.sv(36) " "Verilog HDL assignment warning at tensor_core.sv(36): truncated value with size 32 to match size of target (8)" {  } { { "tensor_core.sv" "" { Text "C:/verilog_work/tensor_core/tensor_core.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718644415394 "|tensor_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tensor_core.sv(45) " "Verilog HDL assignment warning at tensor_core.sv(45): truncated value with size 32 to match size of target (8)" {  } { { "tensor_core.sv" "" { Text "C:/verilog_work/tensor_core/tensor_core.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718644415406 "|tensor_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 tensor_core.sv(48) " "Verilog HDL assignment warning at tensor_core.sv(48): truncated value with size 32 to match size of target (5)" {  } { { "tensor_core.sv" "" { Text "C:/verilog_work/tensor_core/tensor_core.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718644415406 "|tensor_core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix4x4mult matrix4x4mult:matrix4x4mult_instance " "Elaborating entity \"matrix4x4mult\" for hierarchy \"matrix4x4mult:matrix4x4mult_instance\"" {  } { { "tensor_core.sv" "matrix4x4mult_instance" { Text "C:/verilog_work/tensor_core/tensor_core.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718644415688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp16to32mult matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[0\].mult_instance " "Elaborating entity \"fp16to32mult\" for hierarchy \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[0\].mult_instance\"" {  } { { "matrix4x4mult.sv" "multipliers\[0\].mult_instance" { Text "C:/verilog_work/tensor_core/matrix4x4mult.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718644415741 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fp16to32mult.v(56) " "Verilog HDL assignment warning at fp16to32mult.v(56): truncated value with size 32 to match size of target (8)" {  } { { "fp16to32mult.v" "" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718644415779 "|tensor_core|matrix4x4mult:matrix4x4mult_instance|fp16to32mult:multipliers[0].mult_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp32_4number_adder matrix4x4mult:matrix4x4mult_instance\|fp32_4number_adder:adders\[0\].add_4_instance " "Elaborating entity \"fp32_4number_adder\" for hierarchy \"matrix4x4mult:matrix4x4mult_instance\|fp32_4number_adder:adders\[0\].add_4_instance\"" {  } { { "matrix4x4mult.sv" "adders\[0\].add_4_instance" { Text "C:/verilog_work/tensor_core/matrix4x4mult.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718644415833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp32add matrix4x4mult:matrix4x4mult_instance\|fp32_4number_adder:adders\[0\].add_4_instance\|fp32add:add1 " "Elaborating entity \"fp32add\" for hierarchy \"matrix4x4mult:matrix4x4mult_instance\|fp32_4number_adder:adders\[0\].add_4_instance\|fp32add:add1\"" {  } { { "fp32_4number_adder.v" "add1" { Text "C:/verilog_work/tensor_core/fp32_4number_adder.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718644415851 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fp32add.v(33) " "Verilog HDL assignment warning at fp32add.v(33): truncated value with size 32 to match size of target (8)" {  } { { "fp32add.v" "" { Text "C:/verilog_work/tensor_core/fp32add.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718644415865 "|tensor_core|matrix4x4mult:matrix4x4mult_instance|fp32_4number_adder:adders[0].add_4_instance|fp32add:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fp32add.v(36) " "Verilog HDL assignment warning at fp32add.v(36): truncated value with size 32 to match size of target (8)" {  } { { "fp32add.v" "" { Text "C:/verilog_work/tensor_core/fp32add.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718644415865 "|tensor_core|matrix4x4mult:matrix4x4mult_instance|fp32_4number_adder:adders[0].add_4_instance|fp32add:add1"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "64 " "Inferred 64 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[19\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[19\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[18\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[18\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[17\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[17\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[16\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[16\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[27\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[27\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[26\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[26\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[25\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[25\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[24\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[24\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[7\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[7\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[6\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[6\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[5\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[5\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[4\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[4\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[15\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[15\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[14\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[14\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[13\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[13\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[12\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[12\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[3\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[3\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[2\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[2\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[1\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[1\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[0\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[0\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[11\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[11\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[10\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[10\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[9\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[9\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[8\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[8\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[23\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[23\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[22\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[22\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[21\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[21\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[20\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[20\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[31\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[31\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[30\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[30\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[29\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[29\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[28\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[28\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[35\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[35\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[34\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[34\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[33\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[33\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[32\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[32\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[39\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[39\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[38\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[38\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[37\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[37\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[36\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[36\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[51\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[51\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[50\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[50\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[49\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[49\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[48\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[48\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[55\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[55\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[54\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[54\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[53\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[53\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[52\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[52\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[59\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[59\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[58\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[58\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[57\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[57\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[56\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[56\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[47\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[47\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[46\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[46\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[45\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[45\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[44\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[44\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[43\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[43\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[42\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[42\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[41\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[41\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[40\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[40\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[63\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[63\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[62\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[62\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[61\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[61\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[60\].mult_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[60\].mult_instance\|Mult0\"" {  } { { "fp16to32mult.v" "Mult0" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644536328 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1718644536328 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[19\].mult_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[19\].mult_instance\|lpm_mult:Mult0\"" {  } { { "fp16to32mult.v" "" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718644536655 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[19\].mult_instance\|lpm_mult:Mult0 " "Instantiated megafunction \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[19\].mult_instance\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644536656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644536656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644536656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644536656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644536656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644536656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644536656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644536656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644536656 ""}  } { { "fp16to32mult.v" "" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718644536656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_sct.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_sct.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_sct " "Found entity 1: mult_sct" {  } { { "db/mult_sct.tdf" "" { Text "C:/verilog_work/tensor_core/db/mult_sct.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718644536842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718644536842 ""}
{ "Info" "IBAL_BAL_CONVERTED_DSP_SLICES" "8 " "Converted 8 DSP block slices" { { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "before 64 " "Used 64 DSP blocks before DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 64 64 " "Used 64 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 64 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1718644537949 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1718644537949 ""} { "Info" "IBAL_BAL_CONVERTED_DSP_SLICES_TO_LE" "8 " "Converted the following 8 DSP block slices to logic elements" { { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[60\].mult_instance\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[60\].mult_instance\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[60\].mult_instance\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_out2 " "DSP block output node \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[60\].mult_instance\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_out2\"" {  } { { "db/mult_sct.tdf" "" { Text "C:/verilog_work/tensor_core/db/mult_sct.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "fp16to32mult.v" "" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } } { "matrix4x4mult.sv" "" { Text "C:/verilog_work/tensor_core/matrix4x4mult.sv" 19 0 0 } } { "tensor_core.sv" "" { Text "C:/verilog_work/tensor_core/tensor_core.sv" 59 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644537949 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[60\].mult_instance\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_mult1 " "DSP block multiplier node \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[60\].mult_instance\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_mult1\"" {  } { { "db/mult_sct.tdf" "" { Text "C:/verilog_work/tensor_core/db/mult_sct.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "fp16to32mult.v" "" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } } { "matrix4x4mult.sv" "" { Text "C:/verilog_work/tensor_core/matrix4x4mult.sv" 19 0 0 } } { "tensor_core.sv" "" { Text "C:/verilog_work/tensor_core/tensor_core.sv" 59 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644537949 ""}  } { { "db/mult_sct.tdf" "" { Text "C:/verilog_work/tensor_core/db/mult_sct.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "fp16to32mult.v" "" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } } { "matrix4x4mult.sv" "" { Text "C:/verilog_work/tensor_core/matrix4x4mult.sv" 19 0 0 } } { "tensor_core.sv" "" { Text "C:/verilog_work/tensor_core/tensor_core.sv" 59 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644537949 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[61\].mult_instance\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[61\].mult_instance\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[61\].mult_instance\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_out2 " "DSP block output node \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[61\].mult_instance\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_out2\"" {  } { { "db/mult_sct.tdf" "" { Text "C:/verilog_work/tensor_core/db/mult_sct.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "fp16to32mult.v" "" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } } { "matrix4x4mult.sv" "" { Text "C:/verilog_work/tensor_core/matrix4x4mult.sv" 19 0 0 } } { "tensor_core.sv" "" { Text "C:/verilog_work/tensor_core/tensor_core.sv" 59 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644537949 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[61\].mult_instance\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_mult1 " "DSP block multiplier node \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[61\].mult_instance\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_mult1\"" {  } { { "db/mult_sct.tdf" "" { Text "C:/verilog_work/tensor_core/db/mult_sct.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "fp16to32mult.v" "" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } } { "matrix4x4mult.sv" "" { Text "C:/verilog_work/tensor_core/matrix4x4mult.sv" 19 0 0 } } { "tensor_core.sv" "" { Text "C:/verilog_work/tensor_core/tensor_core.sv" 59 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644537949 ""}  } { { "db/mult_sct.tdf" "" { Text "C:/verilog_work/tensor_core/db/mult_sct.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "fp16to32mult.v" "" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } } { "matrix4x4mult.sv" "" { Text "C:/verilog_work/tensor_core/matrix4x4mult.sv" 19 0 0 } } { "tensor_core.sv" "" { Text "C:/verilog_work/tensor_core/tensor_core.sv" 59 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644537949 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[62\].mult_instance\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[62\].mult_instance\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[62\].mult_instance\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_out2 " "DSP block output node \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[62\].mult_instance\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_out2\"" {  } { { "db/mult_sct.tdf" "" { Text "C:/verilog_work/tensor_core/db/mult_sct.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "fp16to32mult.v" "" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } } { "matrix4x4mult.sv" "" { Text "C:/verilog_work/tensor_core/matrix4x4mult.sv" 19 0 0 } } { "tensor_core.sv" "" { Text "C:/verilog_work/tensor_core/tensor_core.sv" 59 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644537949 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[62\].mult_instance\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_mult1 " "DSP block multiplier node \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[62\].mult_instance\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_mult1\"" {  } { { "db/mult_sct.tdf" "" { Text "C:/verilog_work/tensor_core/db/mult_sct.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "fp16to32mult.v" "" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } } { "matrix4x4mult.sv" "" { Text "C:/verilog_work/tensor_core/matrix4x4mult.sv" 19 0 0 } } { "tensor_core.sv" "" { Text "C:/verilog_work/tensor_core/tensor_core.sv" 59 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644537949 ""}  } { { "db/mult_sct.tdf" "" { Text "C:/verilog_work/tensor_core/db/mult_sct.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "fp16to32mult.v" "" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } } { "matrix4x4mult.sv" "" { Text "C:/verilog_work/tensor_core/matrix4x4mult.sv" 19 0 0 } } { "tensor_core.sv" "" { Text "C:/verilog_work/tensor_core/tensor_core.sv" 59 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644537949 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[63\].mult_instance\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[63\].mult_instance\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[63\].mult_instance\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_out2 " "DSP block output node \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[63\].mult_instance\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_out2\"" {  } { { "db/mult_sct.tdf" "" { Text "C:/verilog_work/tensor_core/db/mult_sct.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "fp16to32mult.v" "" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } } { "matrix4x4mult.sv" "" { Text "C:/verilog_work/tensor_core/matrix4x4mult.sv" 19 0 0 } } { "tensor_core.sv" "" { Text "C:/verilog_work/tensor_core/tensor_core.sv" 59 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644537949 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[63\].mult_instance\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_mult1 " "DSP block multiplier node \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[63\].mult_instance\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_mult1\"" {  } { { "db/mult_sct.tdf" "" { Text "C:/verilog_work/tensor_core/db/mult_sct.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "fp16to32mult.v" "" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } } { "matrix4x4mult.sv" "" { Text "C:/verilog_work/tensor_core/matrix4x4mult.sv" 19 0 0 } } { "tensor_core.sv" "" { Text "C:/verilog_work/tensor_core/tensor_core.sv" 59 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644537949 ""}  } { { "db/mult_sct.tdf" "" { Text "C:/verilog_work/tensor_core/db/mult_sct.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "fp16to32mult.v" "" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } } { "matrix4x4mult.sv" "" { Text "C:/verilog_work/tensor_core/matrix4x4mult.sv" 19 0 0 } } { "tensor_core.sv" "" { Text "C:/verilog_work/tensor_core/tensor_core.sv" 59 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644537949 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[40\].mult_instance\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[40\].mult_instance\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[40\].mult_instance\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_out2 " "DSP block output node \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[40\].mult_instance\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_out2\"" {  } { { "db/mult_sct.tdf" "" { Text "C:/verilog_work/tensor_core/db/mult_sct.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "fp16to32mult.v" "" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } } { "matrix4x4mult.sv" "" { Text "C:/verilog_work/tensor_core/matrix4x4mult.sv" 19 0 0 } } { "tensor_core.sv" "" { Text "C:/verilog_work/tensor_core/tensor_core.sv" 59 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644537949 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[40\].mult_instance\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_mult1 " "DSP block multiplier node \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[40\].mult_instance\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_mult1\"" {  } { { "db/mult_sct.tdf" "" { Text "C:/verilog_work/tensor_core/db/mult_sct.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "fp16to32mult.v" "" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } } { "matrix4x4mult.sv" "" { Text "C:/verilog_work/tensor_core/matrix4x4mult.sv" 19 0 0 } } { "tensor_core.sv" "" { Text "C:/verilog_work/tensor_core/tensor_core.sv" 59 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644537949 ""}  } { { "db/mult_sct.tdf" "" { Text "C:/verilog_work/tensor_core/db/mult_sct.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "fp16to32mult.v" "" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } } { "matrix4x4mult.sv" "" { Text "C:/verilog_work/tensor_core/matrix4x4mult.sv" 19 0 0 } } { "tensor_core.sv" "" { Text "C:/verilog_work/tensor_core/tensor_core.sv" 59 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644537949 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[41\].mult_instance\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[41\].mult_instance\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[41\].mult_instance\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_out2 " "DSP block output node \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[41\].mult_instance\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_out2\"" {  } { { "db/mult_sct.tdf" "" { Text "C:/verilog_work/tensor_core/db/mult_sct.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "fp16to32mult.v" "" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } } { "matrix4x4mult.sv" "" { Text "C:/verilog_work/tensor_core/matrix4x4mult.sv" 19 0 0 } } { "tensor_core.sv" "" { Text "C:/verilog_work/tensor_core/tensor_core.sv" 59 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644537949 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[41\].mult_instance\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_mult1 " "DSP block multiplier node \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[41\].mult_instance\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_mult1\"" {  } { { "db/mult_sct.tdf" "" { Text "C:/verilog_work/tensor_core/db/mult_sct.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "fp16to32mult.v" "" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } } { "matrix4x4mult.sv" "" { Text "C:/verilog_work/tensor_core/matrix4x4mult.sv" 19 0 0 } } { "tensor_core.sv" "" { Text "C:/verilog_work/tensor_core/tensor_core.sv" 59 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644537949 ""}  } { { "db/mult_sct.tdf" "" { Text "C:/verilog_work/tensor_core/db/mult_sct.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "fp16to32mult.v" "" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } } { "matrix4x4mult.sv" "" { Text "C:/verilog_work/tensor_core/matrix4x4mult.sv" 19 0 0 } } { "tensor_core.sv" "" { Text "C:/verilog_work/tensor_core/tensor_core.sv" 59 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644537949 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[42\].mult_instance\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[42\].mult_instance\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[42\].mult_instance\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_out2 " "DSP block output node \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[42\].mult_instance\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_out2\"" {  } { { "db/mult_sct.tdf" "" { Text "C:/verilog_work/tensor_core/db/mult_sct.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "fp16to32mult.v" "" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } } { "matrix4x4mult.sv" "" { Text "C:/verilog_work/tensor_core/matrix4x4mult.sv" 19 0 0 } } { "tensor_core.sv" "" { Text "C:/verilog_work/tensor_core/tensor_core.sv" 59 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644537949 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[42\].mult_instance\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_mult1 " "DSP block multiplier node \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[42\].mult_instance\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_mult1\"" {  } { { "db/mult_sct.tdf" "" { Text "C:/verilog_work/tensor_core/db/mult_sct.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "fp16to32mult.v" "" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } } { "matrix4x4mult.sv" "" { Text "C:/verilog_work/tensor_core/matrix4x4mult.sv" 19 0 0 } } { "tensor_core.sv" "" { Text "C:/verilog_work/tensor_core/tensor_core.sv" 59 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644537949 ""}  } { { "db/mult_sct.tdf" "" { Text "C:/verilog_work/tensor_core/db/mult_sct.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "fp16to32mult.v" "" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } } { "matrix4x4mult.sv" "" { Text "C:/verilog_work/tensor_core/matrix4x4mult.sv" 19 0 0 } } { "tensor_core.sv" "" { Text "C:/verilog_work/tensor_core/tensor_core.sv" 59 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644537949 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[43\].mult_instance\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[43\].mult_instance\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[43\].mult_instance\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_out2 " "DSP block output node \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[43\].mult_instance\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_out2\"" {  } { { "db/mult_sct.tdf" "" { Text "C:/verilog_work/tensor_core/db/mult_sct.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "fp16to32mult.v" "" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } } { "matrix4x4mult.sv" "" { Text "C:/verilog_work/tensor_core/matrix4x4mult.sv" 19 0 0 } } { "tensor_core.sv" "" { Text "C:/verilog_work/tensor_core/tensor_core.sv" 59 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644537949 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[43\].mult_instance\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_mult1 " "DSP block multiplier node \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[43\].mult_instance\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_mult1\"" {  } { { "db/mult_sct.tdf" "" { Text "C:/verilog_work/tensor_core/db/mult_sct.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "fp16to32mult.v" "" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } } { "matrix4x4mult.sv" "" { Text "C:/verilog_work/tensor_core/matrix4x4mult.sv" 19 0 0 } } { "tensor_core.sv" "" { Text "C:/verilog_work/tensor_core/tensor_core.sv" 59 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718644537949 ""}  } { { "db/mult_sct.tdf" "" { Text "C:/verilog_work/tensor_core/db/mult_sct.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "fp16to32mult.v" "" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 47 -1 0 } } { "matrix4x4mult.sv" "" { Text "C:/verilog_work/tensor_core/matrix4x4mult.sv" 19 0 0 } } { "tensor_core.sv" "" { Text "C:/verilog_work/tensor_core/tensor_core.sv" 59 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644537949 ""}  } {  } 0 270013 "Converted the following %1!d! DSP block slices to logic elements" 0 0 "Design Software" 0 -1 1718644537949 ""} { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "after 56 " "Used 56 DSP blocks after DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 56 56 " "Used 56 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 56 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1718644537949 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1718644537949 ""}  } {  } 0 270001 "Converted %1!d! DSP block slices" 0 0 "Analysis & Synthesis" 0 -1 1718644537949 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[60\].mult_instance\|lpm_mult:Mult0\|mult_sct:auto_generated\|alt_mac_mult:mac_mult1 " "Elaborated megafunction instantiation \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[60\].mult_instance\|lpm_mult:Mult0\|mult_sct:auto_generated\|alt_mac_mult:mac_mult1\"" {  } { { "db/mult_sct.tdf" "" { Text "C:/verilog_work/tensor_core/db/mult_sct.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718644538142 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[60\].mult_instance\|lpm_mult:Mult0\|mult_sct:auto_generated\|alt_mac_mult:mac_mult1 " "Instantiated megafunction \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[60\].mult_instance\|lpm_mult:Mult0\|mult_sct:auto_generated\|alt_mac_mult:mac_mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A UNSIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644538143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B UNSIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644538143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644538143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644538143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644538143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644538143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644538143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 11 " "Parameter \"dataa_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644538143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 11 " "Parameter \"datab_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644538143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 22 " "Parameter \"output_width\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644538143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644538143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644538143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644538143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644538143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644538143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644538143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644538143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644538143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644538143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644538143 ""}  } { { "db/mult_sct.tdf" "" { Text "C:/verilog_work/tensor_core/db/mult_sct.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718644538143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_mug1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_mug1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_mug1 " "Found entity 1: mac_mult_mug1" {  } { { "db/mac_mult_mug1.tdf" "" { Text "C:/verilog_work/tensor_core/db/mac_mult_mug1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718644538223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718644538223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_eql.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_eql.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_eql " "Found entity 1: mult_eql" {  } { { "db/mult_eql.tdf" "" { Text "C:/verilog_work/tensor_core/db/mult_eql.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718644538331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718644538331 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[60\].mult_instance\|lpm_mult:Mult0\|mult_sct:auto_generated\|alt_mac_out:mac_out2 " "Elaborated megafunction instantiation \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[60\].mult_instance\|lpm_mult:Mult0\|mult_sct:auto_generated\|alt_mac_out:mac_out2\"" {  } { { "db/mult_sct.tdf" "" { Text "C:/verilog_work/tensor_core/db/mult_sct.tdf" 45 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718644538688 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[60\].mult_instance\|lpm_mult:Mult0\|mult_sct:auto_generated\|alt_mac_out:mac_out2 " "Instantiated megafunction \"matrix4x4mult:matrix4x4mult_instance\|fp16to32mult:multipliers\[60\].mult_instance\|lpm_mult:Mult0\|mult_sct:auto_generated\|alt_mac_out:mac_out2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644538688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 22 " "Parameter \"dataa_width\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644538688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644538688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644538688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644538688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 22 " "Parameter \"output_width\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644538688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644538688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644538688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644538688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644538688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644538688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644538688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644538688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644538688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644538688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644538688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644538688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644538688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644538688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644538688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644538688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644538688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644538688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644538688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644538688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644538688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644538688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644538688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644538688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644538688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644538688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718644538688 ""}  } { { "db/mult_sct.tdf" "" { Text "C:/verilog_work/tensor_core/db/mult_sct.tdf" 45 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718644538688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_or82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_or82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_or82 " "Found entity 1: mac_out_or82" {  } { { "db/mac_out_or82.tdf" "" { Text "C:/verilog_work/tensor_core/db/mac_out_or82.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718644538897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718644538897 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1912 " "Ignored 1912 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "88 " "Ignored 88 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1718644544355 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "1824 " "Ignored 1824 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1718644544356 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1718644544355 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "done GND " "Pin \"done\" is stuck at GND" {  } { { "tensor_core.sv" "" { Text "C:/verilog_work/tensor_core/tensor_core.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718644604171 "|tensor_core|done"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1718644604171 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1718644606569 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1718644674115 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1718644677108 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718644677108 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33932 " "Implemented 33932 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1718644680188 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1718644680188 ""} { "Info" "ICUT_CUT_TM_LCELLS" "33814 " "Implemented 33814 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1718644680188 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "112 " "Implemented 112 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1718644680188 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1718644680188 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "13369 " "Peak virtual memory: 13369 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718644680705 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 17 19:18:00 2024 " "Processing ended: Mon Jun 17 19:18:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718644680705 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:56 " "Elapsed time: 00:04:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718644680705 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:49 " "Total CPU time (on all processors): 00:04:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718644680705 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718644680705 ""}
