# do Parser_UDP_datagrama_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /opt/intelFPGA/16.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -2008 -work work {/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:21:32 on Jan 14,2025
# vcom -reportprogress 300 -2008 -work work /home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Parser_UDP_datagrama
# -- Compiling architecture rtl of Parser_UDP_datagrama
# End time: 18:21:32 on Jan 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work {/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/simulation/modelsim/Parser_UDP_datagrama_tb3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:21:58 on Jan 14,2025
# vcom -reportprogress 300 -work work /home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/simulation/modelsim/Parser_UDP_datagrama_tb3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Parser_UDP_datagrama_tb3
# -- Compiling architecture behavior of Parser_UDP_datagrama_tb3
# End time: 18:21:58 on Jan 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim rtl_work.parser_udp_datagrama_tb3
# vsim rtl_work.parser_udp_datagrama_tb3 
# Start time: 18:22:07 on Jan 14,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading rtl_work.parser_udp_datagrama_tb3(behavior)
# Loading rtl_work.parser_udp_datagrama(rtl)
add wave -position insertpoint  \
sim:/parser_udp_datagrama_tb3/clk \
sim:/parser_udp_datagrama_tb3/reset_n \
sim:/parser_udp_datagrama_tb3/in_data \
sim:/parser_udp_datagrama_tb3/in_startofpacket \
sim:/parser_udp_datagrama_tb3/in_endofpacket \
sim:/parser_udp_datagrama_tb3/in_ready \
sim:/parser_udp_datagrama_tb3/in_valid \
sim:/parser_udp_datagrama_tb3/out_data \
sim:/parser_udp_datagrama_tb3/out_startofpacket \
sim:/parser_udp_datagrama_tb3/out_endofpacket \
sim:/parser_udp_datagrama_tb3/out_ready \
sim:/parser_udp_datagrama_tb3/channel \
sim:/parser_udp_datagrama_tb3/clk_period
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/libnss_files.so.2 : module was loaded at an absolute address.
