<epsilon> 0
here 1
, 2
a 3
signal 4
d 5
/ 6
q 7
is 8
data 18
input 19
/ 20
output 21
terminal 22
6 23
to 17
output 16
a 13
test 14
result 15
represents 12
a 9
data 10
which 11
. 24
