Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4a84d5774dac423185bb83dbedb90103 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Full_Adder_TB_behav xil_defaultlib.Full_Adder_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture stucture of entity xil_defaultlib.Full_adder [full_adder_default]
Compiling architecture internals of entity xil_defaultlib.Full_Adder_Subtractor_32bit [full_adder_subtractor_32bit_defa...]
Compiling architecture sim of entity xil_defaultlib.full_adder_tb
Built simulation snapshot Full_Adder_TB_behav
