
lbRTOS.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000092  00800200  00004234  000042c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00004234  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000445  00800292  00800292  0000435a  2**0
                  ALLOC
  3 .debug_aranges 00000100  00000000  00000000  0000435a  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 00001216  00000000  00000000  0000445a  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000037b0  00000000  00000000  00005670  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000ee5  00000000  00000000  00008e20  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00002c7a  00000000  00000000  00009d05  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000df0  00000000  00000000  0000c980  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00001698  00000000  00000000  0000d770  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000019c4  00000000  00000000  0000ee08  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000060  00000000  00000000  000107cc  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 21 01 	jmp	0x242	; 0x242 <__ctors_end>
       4:	0c 94 3e 01 	jmp	0x27c	; 0x27c <__bad_interrupt>
       8:	0c 94 3e 01 	jmp	0x27c	; 0x27c <__bad_interrupt>
       c:	0c 94 3e 01 	jmp	0x27c	; 0x27c <__bad_interrupt>
      10:	0c 94 3e 01 	jmp	0x27c	; 0x27c <__bad_interrupt>
      14:	0c 94 3e 01 	jmp	0x27c	; 0x27c <__bad_interrupt>
      18:	0c 94 3e 01 	jmp	0x27c	; 0x27c <__bad_interrupt>
      1c:	0c 94 3e 01 	jmp	0x27c	; 0x27c <__bad_interrupt>
      20:	0c 94 3e 01 	jmp	0x27c	; 0x27c <__bad_interrupt>
      24:	0c 94 3e 01 	jmp	0x27c	; 0x27c <__bad_interrupt>
      28:	0c 94 3e 01 	jmp	0x27c	; 0x27c <__bad_interrupt>
      2c:	0c 94 3e 01 	jmp	0x27c	; 0x27c <__bad_interrupt>
      30:	0c 94 3e 01 	jmp	0x27c	; 0x27c <__bad_interrupt>
      34:	0c 94 d7 0c 	jmp	0x19ae	; 0x19ae <__vector_13>
      38:	0c 94 04 0d 	jmp	0x1a08	; 0x1a08 <__vector_14>
      3c:	0c 94 f6 0a 	jmp	0x15ec	; 0x15ec <__vector_15>
      40:	0c 94 50 0c 	jmp	0x18a0	; 0x18a0 <__vector_16>
      44:	0c 94 3e 01 	jmp	0x27c	; 0x27c <__bad_interrupt>
      48:	0c 94 7d 0c 	jmp	0x18fa	; 0x18fa <__vector_18>
      4c:	0c 94 aa 0c 	jmp	0x1954	; 0x1954 <__vector_19>
      50:	0c 94 b6 0a 	jmp	0x156c	; 0x156c <__vector_20>
      54:	0c 94 f6 0b 	jmp	0x17ec	; 0x17ec <__vector_21>
      58:	0c 94 23 0c 	jmp	0x1846	; 0x1846 <__vector_22>
      5c:	0c 94 63 0a 	jmp	0x14c6	; 0x14c6 <__vector_23>
      60:	0c 94 3e 01 	jmp	0x27c	; 0x27c <__bad_interrupt>
      64:	0c 94 cd 10 	jmp	0x219a	; 0x219a <__vector_25>
      68:	0c 94 3e 01 	jmp	0x27c	; 0x27c <__bad_interrupt>
      6c:	0c 94 2a 12 	jmp	0x2454	; 0x2454 <__vector_27>
      70:	0c 94 3e 01 	jmp	0x27c	; 0x27c <__bad_interrupt>
      74:	0c 94 34 14 	jmp	0x2868	; 0x2868 <__vector_29>
      78:	0c 94 3e 01 	jmp	0x27c	; 0x27c <__bad_interrupt>
      7c:	0c 94 31 0d 	jmp	0x1a62	; 0x1a62 <__vector_31>
      80:	0c 94 5e 0d 	jmp	0x1abc	; 0x1abc <__vector_32>
      84:	0c 94 8b 0d 	jmp	0x1b16	; 0x1b16 <__vector_33>
      88:	0c 94 b8 0d 	jmp	0x1b70	; 0x1b70 <__vector_34>
      8c:	0c 94 36 0b 	jmp	0x166c	; 0x166c <__vector_35>
      90:	0c 94 a8 10 	jmp	0x2150	; 0x2150 <__vector_36>
      94:	0c 94 3e 01 	jmp	0x27c	; 0x27c <__bad_interrupt>
      98:	0c 94 05 12 	jmp	0x240a	; 0x240a <__vector_38>
      9c:	0c 94 52 18 	jmp	0x30a4	; 0x30a4 <__vector_39>
      a0:	0c 94 3e 01 	jmp	0x27c	; 0x27c <__bad_interrupt>
      a4:	0c 94 e5 0d 	jmp	0x1bca	; 0x1bca <__vector_41>
      a8:	0c 94 12 0e 	jmp	0x1c24	; 0x1c24 <__vector_42>
      ac:	0c 94 3f 0e 	jmp	0x1c7e	; 0x1c7e <__vector_43>
      b0:	0c 94 6c 0e 	jmp	0x1cd8	; 0x1cd8 <__vector_44>
      b4:	0c 94 76 0b 	jmp	0x16ec	; 0x16ec <__vector_45>
      b8:	0c 94 99 0e 	jmp	0x1d32	; 0x1d32 <__vector_46>
      bc:	0c 94 c6 0e 	jmp	0x1d8c	; 0x1d8c <__vector_47>
      c0:	0c 94 f3 0e 	jmp	0x1de6	; 0x1de6 <__vector_48>
      c4:	0c 94 20 0f 	jmp	0x1e40	; 0x1e40 <__vector_49>
      c8:	0c 94 b6 0b 	jmp	0x176c	; 0x176c <__vector_50>
      cc:	0c 94 83 10 	jmp	0x2106	; 0x2106 <__vector_51>
      d0:	0c 94 3e 01 	jmp	0x27c	; 0x27c <__bad_interrupt>
      d4:	0c 94 e0 11 	jmp	0x23c0	; 0x23c0 <__vector_53>
      d8:	0c 94 5e 10 	jmp	0x20bc	; 0x20bc <__vector_54>
      dc:	0c 94 3e 01 	jmp	0x27c	; 0x27c <__bad_interrupt>
      e0:	0c 94 bb 11 	jmp	0x2376	; 0x2376 <__vector_56>
      e4:	07 63       	ori	r16, 0x37	; 55
      e6:	42 36       	cpi	r20, 0x62	; 98
      e8:	b7 9b       	sbis	0x16, 7	; 22
      ea:	d8 a7       	std	Y+40, r29	; 0x28
      ec:	1a 39       	cpi	r17, 0x9A	; 154
      ee:	68 56       	subi	r22, 0x68	; 104
      f0:	18 ae       	std	Y+56, r1	; 0x38
      f2:	ba ab       	std	Y+50, r27	; 0x32
      f4:	55 8c       	ldd	r5, Z+29	; 0x1d
      f6:	1d 3c       	cpi	r17, 0xCD	; 205
      f8:	b7 cc       	rjmp	.-1682   	; 0xfffffa68 <__eeprom_end+0xff7efa68>
      fa:	57 63       	ori	r21, 0x37	; 55
      fc:	bd 6d       	ori	r27, 0xDD	; 221
      fe:	ed fd       	.word	0xfded	; ????
     100:	75 3e       	cpi	r23, 0xE5	; 229
     102:	f6 17       	cp	r31, r22
     104:	72 31       	cpi	r23, 0x12	; 18
     106:	bf 00       	.word	0x00bf	; ????
     108:	00 00       	nop
     10a:	80 3f       	cpi	r24, 0xF0	; 240
     10c:	08 00       	.word	0x0008	; ????
     10e:	00 00       	nop
     110:	be 92       	st	-X, r11
     112:	24 49       	sbci	r18, 0x94	; 148
     114:	12 3e       	cpi	r17, 0xE2	; 226
     116:	ab aa       	std	Y+51, r10	; 0x33
     118:	aa 2a       	or	r10, r26
     11a:	be cd       	rjmp	.-1156   	; 0xfffffc98 <__eeprom_end+0xff7efc98>
     11c:	cc cc       	rjmp	.-1640   	; 0xfffffab6 <__eeprom_end+0xff7efab6>
     11e:	4c 3e       	cpi	r20, 0xEC	; 236
     120:	00 00       	nop
     122:	00 80       	ld	r0, Z
     124:	be ab       	std	Y+54, r27	; 0x36
     126:	aa aa       	std	Y+50, r10	; 0x32
     128:	aa 3e       	cpi	r26, 0xEA	; 234
     12a:	00 00       	nop
     12c:	00 00       	nop
     12e:	bf 00       	.word	0x00bf	; ????
     130:	00 00       	nop
     132:	80 3f       	cpi	r24, 0xF0	; 240
     134:	00 00       	nop
     136:	00 00       	nop
     138:	00 08       	sbc	r0, r0
     13a:	41 78       	andi	r20, 0x81	; 129
     13c:	d3 bb       	out	0x13, r29	; 19
     13e:	43 87       	std	Z+11, r20	; 0x0b
     140:	d1 13       	cpse	r29, r17
     142:	3d 19       	sub	r19, r13
     144:	0e 3c       	cpi	r16, 0xCE	; 206
     146:	c3 bd       	out	0x23, r28	; 35
     148:	42 82       	std	Z+2, r4	; 0x02
     14a:	ad 2b       	or	r26, r29
     14c:	3e 68       	ori	r19, 0x8E	; 142
     14e:	ec 82       	std	Y+4, r14	; 0x04
     150:	76 be       	out	0x36, r7	; 54
     152:	d9 8f       	std	Y+25, r29	; 0x19
     154:	e1 a9       	ldd	r30, Z+49	; 0x31
     156:	3e 4c       	sbci	r19, 0xCE	; 206
     158:	80 ef       	ldi	r24, 0xF0	; 240
     15a:	ff be       	out	0x3f, r15	; 63
     15c:	01 c4       	rjmp	.+2050   	; 0x960 <navupdate+0x6a>
     15e:	ff 7f       	andi	r31, 0xFF	; 255
     160:	3f 00       	.word	0x003f	; ????
     162:	00 00       	nop
	...

00000166 <__c.2865>:
     166:	53 54 41 52 54 21 21 21 21 21 21 21 21 21 21 21     START!!!!!!!!!!!
     176:	21 21 21 21 21 21 21 21 21 21 21 21 21 21 21 21     !!!!!!!!!!!!!!!!
     186:	21 0a 00                                            !..

00000189 <__c.2857>:
     189:	25 64 0a 00                                         %d..

0000018d <__c.2850>:
     18d:	53 74 61 72 74 69 6e 67 20 70 72 6f 67 72 61 6d     Starting program
     19d:	2e 0a 00                                            ...

000001a0 <__c.2818>:
     1a0:	35 30 30 2c 20 00                                   500, .

000001a6 <__c.2816>:
     1a6:	34 30 30 2c 20 00                                   400, .

000001ac <__c.2772>:
     1ac:	49 6e 69 74 69 61 6c 69 7a 61 74 69 6f 6e 20 43     Initialization C
     1bc:	6f 6d 70 6c 65 74 65 20 0d 0a 00                    omplete ...

000001c7 <__c.2767>:
     1c7:	2e 00                                               ..

000001c9 <__c.2765>:
     1c9:	0d 0a 53 79 73 74 65 6d 20 57 61 72 6d 65 64 20     ..System Warmed 
     1d9:	55 70 00                                            Up.

000001dc <TimerPrescaleFactor>:
     1dc:	00 00 01 00 08 00 40 00 00 01 00 04                 ......@.....

000001e8 <Timer2PrescaleFactor>:
     1e8:	00 00 01 00 08 00 20 00 40 00 80 00 00 01 00 04     ...... .@.......

000001f8 <__c.1991>:
     1f8:	42 41 44 5f 76 65 63 74 20 63 61 6c 6c 65 64 21     BAD_vect called!
	...

00000209 <HexChars>:
     209:	30 31 32 33 34 35 36 37 38 39 41 42 43 44 45 46     0123456789ABCDEF
	...

0000021a <__c.1708>:
     21a:	25 64 20 00                                         %d .

0000021e <__c.1705>:
     21e:	20 44 69 73 74 61 6e 63 65 73 3a 20 00               Distances: .

0000022b <__c.1703>:
     22b:	20 4d 6f 74 6f 72 20 53 70 65 65 64 3a 20 00         Motor Speed: .

0000023a <__c.1701>:
     23a:	49 6e 64 65 78 3a 20 00                             Index: .

00000242 <__ctors_end>:
     242:	11 24       	eor	r1, r1
     244:	1f be       	out	0x3f, r1	; 63
     246:	cf ef       	ldi	r28, 0xFF	; 255
     248:	d1 e2       	ldi	r29, 0x21	; 33
     24a:	de bf       	out	0x3e, r29	; 62
     24c:	cd bf       	out	0x3d, r28	; 61

0000024e <__do_copy_data>:
     24e:	12 e0       	ldi	r17, 0x02	; 2
     250:	a0 e0       	ldi	r26, 0x00	; 0
     252:	b2 e0       	ldi	r27, 0x02	; 2
     254:	e4 e3       	ldi	r30, 0x34	; 52
     256:	f2 e4       	ldi	r31, 0x42	; 66
     258:	02 c0       	rjmp	.+4      	; 0x25e <.do_copy_data_start>

0000025a <.do_copy_data_loop>:
     25a:	05 90       	lpm	r0, Z+
     25c:	0d 92       	st	X+, r0

0000025e <.do_copy_data_start>:
     25e:	a2 39       	cpi	r26, 0x92	; 146
     260:	b1 07       	cpc	r27, r17
     262:	d9 f7       	brne	.-10     	; 0x25a <.do_copy_data_loop>

00000264 <__do_clear_bss>:
     264:	16 e0       	ldi	r17, 0x06	; 6
     266:	a2 e9       	ldi	r26, 0x92	; 146
     268:	b2 e0       	ldi	r27, 0x02	; 2
     26a:	01 c0       	rjmp	.+2      	; 0x26e <.do_clear_bss_start>

0000026c <.do_clear_bss_loop>:
     26c:	1d 92       	st	X+, r1

0000026e <.do_clear_bss_start>:
     26e:	a7 3d       	cpi	r26, 0xD7	; 215
     270:	b1 07       	cpc	r27, r17
     272:	e1 f7       	brne	.-8      	; 0x26c <.do_clear_bss_loop>
     274:	0e 94 aa 07 	call	0xf54	; 0xf54 <main>
     278:	0c 94 dc 1c 	jmp	0x39b8	; 0x39b8 <exit>

0000027c <__bad_interrupt>:
     27c:	0c 94 4d 0f 	jmp	0x1e9a	; 0x1e9a <__vector_default>

00000280 <PWM_Init_timer1_LED>:

//OC1B  pin B6 (attached to green LED)
void PWM_Init_timer1_LED(u08 bitRes)
{
	// enable timer2 as 8,9,10bit PWM
	if(bitRes == 9)
     280:	89 30       	cpi	r24, 0x09	; 9
     282:	49 f4       	brne	.+18     	; 0x296 <PWM_Init_timer1_LED+0x16>
	{	// 9bit mode
		sbi(TCCR1A,PWM11);
     284:	80 91 80 00 	lds	r24, 0x0080
     288:	82 60       	ori	r24, 0x02	; 2
     28a:	80 93 80 00 	sts	0x0080, r24
		cbi(TCCR1A,PWM10);
     28e:	80 91 80 00 	lds	r24, 0x0080
     292:	8e 7f       	andi	r24, 0xFE	; 254
     294:	0e c0       	rjmp	.+28     	; 0x2b2 <PWM_Init_timer1_LED+0x32>
	}
	else if( bitRes == 10 )
     296:	8a 30       	cpi	r24, 0x0A	; 10
     298:	21 f4       	brne	.+8      	; 0x2a2 <PWM_Init_timer1_LED+0x22>
	{	// 10bit mode
		sbi(TCCR1A,PWM11);
     29a:	80 91 80 00 	lds	r24, 0x0080
     29e:	82 60       	ori	r24, 0x02	; 2
     2a0:	03 c0       	rjmp	.+6      	; 0x2a8 <PWM_Init_timer1_LED+0x28>
		sbi(TCCR1A,PWM10);
	}
	else
	{	// default 8bit mode
		cbi(TCCR1A,PWM11);
     2a2:	80 91 80 00 	lds	r24, 0x0080
     2a6:	8d 7f       	andi	r24, 0xFD	; 253
     2a8:	80 93 80 00 	sts	0x0080, r24
		sbi(TCCR1A,PWM10);
     2ac:	80 91 80 00 	lds	r24, 0x0080
     2b0:	81 60       	ori	r24, 0x01	; 1
     2b2:	80 93 80 00 	sts	0x0080, r24
	}
	// clear output compare values
	OCR1B = 0;
     2b6:	10 92 8b 00 	sts	0x008B, r1
     2ba:	10 92 8a 00 	sts	0x008A, r1
}
     2be:	08 95       	ret

000002c0 <PWM_Init_timer2_H6>:
//pin H6, timer2
void PWM_Init_timer2_H6(u08 bitRes)
{
	// enable timer2 as 8,9,10bit PWM
	if(bitRes == 9)
     2c0:	89 30       	cpi	r24, 0x09	; 9
     2c2:	49 f4       	brne	.+18     	; 0x2d6 <PWM_Init_timer2_H6+0x16>
	{	// 9bit mode
		sbi(TCCR2A,PWM11);
     2c4:	80 91 b0 00 	lds	r24, 0x00B0
     2c8:	82 60       	ori	r24, 0x02	; 2
     2ca:	80 93 b0 00 	sts	0x00B0, r24
		cbi(TCCR2A,PWM10);
     2ce:	80 91 b0 00 	lds	r24, 0x00B0
     2d2:	8e 7f       	andi	r24, 0xFE	; 254
     2d4:	0e c0       	rjmp	.+28     	; 0x2f2 <PWM_Init_timer2_H6+0x32>
	}
	else if( bitRes == 10 )
     2d6:	8a 30       	cpi	r24, 0x0A	; 10
     2d8:	21 f4       	brne	.+8      	; 0x2e2 <PWM_Init_timer2_H6+0x22>
	{	// 10bit mode
		sbi(TCCR2A,PWM11);
     2da:	80 91 b0 00 	lds	r24, 0x00B0
     2de:	82 60       	ori	r24, 0x02	; 2
     2e0:	03 c0       	rjmp	.+6      	; 0x2e8 <PWM_Init_timer2_H6+0x28>
		sbi(TCCR2A,PWM10);
	}
	else
	{	// default 8bit mode
		cbi(TCCR2A,PWM11);
     2e2:	80 91 b0 00 	lds	r24, 0x00B0
     2e6:	8d 7f       	andi	r24, 0xFD	; 253
     2e8:	80 93 b0 00 	sts	0x00B0, r24
		sbi(TCCR2A,PWM10);
     2ec:	80 91 b0 00 	lds	r24, 0x00B0
     2f0:	81 60       	ori	r24, 0x01	; 1
     2f2:	80 93 b0 00 	sts	0x00B0, r24
	}
	// clear output compare values
	OCR2B = 0;
     2f6:	10 92 b4 00 	sts	0x00B4, r1
}
     2fa:	08 95       	ret

000002fc <PWM_Init_timer3_E3>:
//pin E3
void PWM_Init_timer3_E3(u08 bitRes)
{
	// enable timer3 as 8,9,10bit PWM
	if(bitRes == 9)
     2fc:	89 30       	cpi	r24, 0x09	; 9
     2fe:	49 f4       	brne	.+18     	; 0x312 <PWM_Init_timer3_E3+0x16>
	{	// 9bit mode
		sbi(TCCR3A,PWM11);
     300:	80 91 90 00 	lds	r24, 0x0090
     304:	82 60       	ori	r24, 0x02	; 2
     306:	80 93 90 00 	sts	0x0090, r24
		cbi(TCCR3A,PWM10);
     30a:	80 91 90 00 	lds	r24, 0x0090
     30e:	8e 7f       	andi	r24, 0xFE	; 254
     310:	0e c0       	rjmp	.+28     	; 0x32e <PWM_Init_timer3_E3+0x32>
	}
	else if( bitRes == 10 )
     312:	8a 30       	cpi	r24, 0x0A	; 10
     314:	21 f4       	brne	.+8      	; 0x31e <PWM_Init_timer3_E3+0x22>
	{	// 10bit mode
		sbi(TCCR3A,PWM11);
     316:	80 91 90 00 	lds	r24, 0x0090
     31a:	82 60       	ori	r24, 0x02	; 2
     31c:	03 c0       	rjmp	.+6      	; 0x324 <PWM_Init_timer3_E3+0x28>
		sbi(TCCR3A,PWM10);
	}
	else
	{	// default 8bit mode
		cbi(TCCR3A,PWM11);
     31e:	80 91 90 00 	lds	r24, 0x0090
     322:	8d 7f       	andi	r24, 0xFD	; 253
     324:	80 93 90 00 	sts	0x0090, r24
		sbi(TCCR3A,PWM10);
     328:	80 91 90 00 	lds	r24, 0x0090
     32c:	81 60       	ori	r24, 0x01	; 1
     32e:	80 93 90 00 	sts	0x0090, r24
	}
	// clear output compare values
	OCR3A = 0;
     332:	10 92 99 00 	sts	0x0099, r1
     336:	10 92 98 00 	sts	0x0098, r1
	//timer3PWMInitICR(20000);// 20mS PWM cycle time for RC servos
}
     33a:	08 95       	ret

0000033c <PWM_Init_timer3_E4>:
//pin E4
void PWM_Init_timer3_E4(u08 bitRes)
{
	// enable timer3 as 8,9,10bit PWM
	if(bitRes == 9)
     33c:	89 30       	cpi	r24, 0x09	; 9
     33e:	49 f4       	brne	.+18     	; 0x352 <PWM_Init_timer3_E4+0x16>
	{	// 9bit mode
		sbi(TCCR3B,PWM11);
     340:	80 91 91 00 	lds	r24, 0x0091
     344:	82 60       	ori	r24, 0x02	; 2
     346:	80 93 91 00 	sts	0x0091, r24
		cbi(TCCR3B,PWM10);
     34a:	80 91 91 00 	lds	r24, 0x0091
     34e:	8e 7f       	andi	r24, 0xFE	; 254
     350:	0e c0       	rjmp	.+28     	; 0x36e <PWM_Init_timer3_E4+0x32>
	}
	else if( bitRes == 10 )
     352:	8a 30       	cpi	r24, 0x0A	; 10
     354:	21 f4       	brne	.+8      	; 0x35e <PWM_Init_timer3_E4+0x22>
	{	// 10bit mode
		sbi(TCCR3B,PWM11);
     356:	80 91 91 00 	lds	r24, 0x0091
     35a:	82 60       	ori	r24, 0x02	; 2
     35c:	03 c0       	rjmp	.+6      	; 0x364 <PWM_Init_timer3_E4+0x28>
		sbi(TCCR3B,PWM10);
	}
	else
	{	// default 8bit mode
		cbi(TCCR3B,PWM11);
     35e:	80 91 91 00 	lds	r24, 0x0091
     362:	8d 7f       	andi	r24, 0xFD	; 253
     364:	80 93 91 00 	sts	0x0091, r24
		sbi(TCCR3B,PWM10);
     368:	80 91 91 00 	lds	r24, 0x0091
     36c:	81 60       	ori	r24, 0x01	; 1
     36e:	80 93 91 00 	sts	0x0091, r24
	}
	// clear output compare values
	OCR3B = 0;
     372:	10 92 9b 00 	sts	0x009B, r1
     376:	10 92 9a 00 	sts	0x009A, r1
	//timer3PWMInitICR(20000);// 20mS PWM cycle time for RC servos
}
     37a:	08 95       	ret

0000037c <PWM_Init_timer3_E5>:
//pin E5
void PWM_Init_timer3_E5(u08 bitRes)
{
	// enable timer3 as 8,9,10bit PWM
	if(bitRes == 9)
     37c:	89 30       	cpi	r24, 0x09	; 9
     37e:	49 f4       	brne	.+18     	; 0x392 <PWM_Init_timer3_E5+0x16>
	{	// 9bit mode
		sbi(TCCR3C,PWM11);
     380:	80 91 92 00 	lds	r24, 0x0092
     384:	82 60       	ori	r24, 0x02	; 2
     386:	80 93 92 00 	sts	0x0092, r24
		cbi(TCCR3C,PWM10);
     38a:	80 91 92 00 	lds	r24, 0x0092
     38e:	8e 7f       	andi	r24, 0xFE	; 254
     390:	0e c0       	rjmp	.+28     	; 0x3ae <PWM_Init_timer3_E5+0x32>
	}
	else if( bitRes == 10 )
     392:	8a 30       	cpi	r24, 0x0A	; 10
     394:	21 f4       	brne	.+8      	; 0x39e <PWM_Init_timer3_E5+0x22>
	{	// 10bit mode
		sbi(TCCR3C,PWM11);
     396:	80 91 92 00 	lds	r24, 0x0092
     39a:	82 60       	ori	r24, 0x02	; 2
     39c:	03 c0       	rjmp	.+6      	; 0x3a4 <PWM_Init_timer3_E5+0x28>
		sbi(TCCR3C,PWM10);
	}
	else
	{	// default 8bit mode
		cbi(TCCR3C,PWM11);
     39e:	80 91 92 00 	lds	r24, 0x0092
     3a2:	8d 7f       	andi	r24, 0xFD	; 253
     3a4:	80 93 92 00 	sts	0x0092, r24
		sbi(TCCR3C,PWM10);
     3a8:	80 91 92 00 	lds	r24, 0x0092
     3ac:	81 60       	ori	r24, 0x01	; 1
     3ae:	80 93 92 00 	sts	0x0092, r24
	}
	// clear output compare values
	OCR3C = 0;
     3b2:	10 92 9d 00 	sts	0x009D, r1
     3b6:	10 92 9c 00 	sts	0x009C, r1
	//timer3PWMInitICR(20000);// 20mS PWM cycle time for RC servos
}
     3ba:	08 95       	ret

000003bc <PWM_Init_timer4_H3>:
//pin H3, timer4
void PWM_Init_timer4_H3(u08 bitRes)
{
	// enable timer4 as 8,9,10bit PWM
	if(bitRes == 9)
     3bc:	89 30       	cpi	r24, 0x09	; 9
     3be:	49 f4       	brne	.+18     	; 0x3d2 <PWM_Init_timer4_H3+0x16>
	{	// 9bit mode
		sbi(TCCR4A,PWM11);
     3c0:	80 91 a0 00 	lds	r24, 0x00A0
     3c4:	82 60       	ori	r24, 0x02	; 2
     3c6:	80 93 a0 00 	sts	0x00A0, r24
		cbi(TCCR4A,PWM10);
     3ca:	80 91 a0 00 	lds	r24, 0x00A0
     3ce:	8e 7f       	andi	r24, 0xFE	; 254
     3d0:	0e c0       	rjmp	.+28     	; 0x3ee <PWM_Init_timer4_H3+0x32>
	}
	else if( bitRes == 10 )
     3d2:	8a 30       	cpi	r24, 0x0A	; 10
     3d4:	21 f4       	brne	.+8      	; 0x3de <PWM_Init_timer4_H3+0x22>
	{	// 10bit mode
		sbi(TCCR4A,PWM11);
     3d6:	80 91 a0 00 	lds	r24, 0x00A0
     3da:	82 60       	ori	r24, 0x02	; 2
     3dc:	03 c0       	rjmp	.+6      	; 0x3e4 <PWM_Init_timer4_H3+0x28>
		sbi(TCCR4A,PWM10);
	}
	else
	{	// default 8bit mode
		cbi(TCCR4A,PWM11);
     3de:	80 91 a0 00 	lds	r24, 0x00A0
     3e2:	8d 7f       	andi	r24, 0xFD	; 253
     3e4:	80 93 a0 00 	sts	0x00A0, r24
		sbi(TCCR4A,PWM10);
     3e8:	80 91 a0 00 	lds	r24, 0x00A0
     3ec:	81 60       	ori	r24, 0x01	; 1
     3ee:	80 93 a0 00 	sts	0x00A0, r24
	}
	// clear output compare values
	OCR4A = 0;
     3f2:	10 92 a9 00 	sts	0x00A9, r1
     3f6:	10 92 a8 00 	sts	0x00A8, r1
	//timer4PWMInitICR(20000);// 20mS PWM cycle time for RC servos
}
     3fa:	08 95       	ret

000003fc <PWM_Init_timer4_H4>:
//pin H4, timer4
void PWM_Init_timer4_H4(u08 bitRes)
{
	// enable timer4 as 8,9,10bit PWM
	if(bitRes == 9)
     3fc:	89 30       	cpi	r24, 0x09	; 9
     3fe:	49 f4       	brne	.+18     	; 0x412 <PWM_Init_timer4_H4+0x16>
	{	// 9bit mode
		sbi(TCCR4B,PWM11);
     400:	80 91 a1 00 	lds	r24, 0x00A1
     404:	82 60       	ori	r24, 0x02	; 2
     406:	80 93 a1 00 	sts	0x00A1, r24
		cbi(TCCR4B,PWM10);
     40a:	80 91 a1 00 	lds	r24, 0x00A1
     40e:	8e 7f       	andi	r24, 0xFE	; 254
     410:	0e c0       	rjmp	.+28     	; 0x42e <PWM_Init_timer4_H4+0x32>
	}
	else if( bitRes == 10 )
     412:	8a 30       	cpi	r24, 0x0A	; 10
     414:	21 f4       	brne	.+8      	; 0x41e <PWM_Init_timer4_H4+0x22>
	{	// 10bit mode
		sbi(TCCR4B,PWM11);
     416:	80 91 a1 00 	lds	r24, 0x00A1
     41a:	82 60       	ori	r24, 0x02	; 2
     41c:	03 c0       	rjmp	.+6      	; 0x424 <PWM_Init_timer4_H4+0x28>
		sbi(TCCR4B,PWM10);
	}
	else
	{	// default 8bit mode
		cbi(TCCR4B,PWM11);
     41e:	80 91 a1 00 	lds	r24, 0x00A1
     422:	8d 7f       	andi	r24, 0xFD	; 253
     424:	80 93 a1 00 	sts	0x00A1, r24
		sbi(TCCR4B,PWM10);
     428:	80 91 a1 00 	lds	r24, 0x00A1
     42c:	81 60       	ori	r24, 0x01	; 1
     42e:	80 93 a1 00 	sts	0x00A1, r24
	}
	// clear output compare values
	OCR4B = 0;
     432:	10 92 ab 00 	sts	0x00AB, r1
     436:	10 92 aa 00 	sts	0x00AA, r1
	//timer4PWMInitICR(20000);// 20mS PWM cycle time for RC servos
}
     43a:	08 95       	ret

0000043c <PWM_Init_timer4_H5>:
//pin H5, timer4
void PWM_Init_timer4_H5(u08 bitRes)
{
	// enable timer4 as 8,9,10bit PWM
	if(bitRes == 9)
     43c:	89 30       	cpi	r24, 0x09	; 9
     43e:	49 f4       	brne	.+18     	; 0x452 <PWM_Init_timer4_H5+0x16>
	{	// 9bit mode
		sbi(TCCR4A,PWM11);
     440:	80 91 a0 00 	lds	r24, 0x00A0
     444:	82 60       	ori	r24, 0x02	; 2
     446:	80 93 a0 00 	sts	0x00A0, r24
		cbi(TCCR4A,PWM10);
     44a:	80 91 a0 00 	lds	r24, 0x00A0
     44e:	8e 7f       	andi	r24, 0xFE	; 254
     450:	0e c0       	rjmp	.+28     	; 0x46e <PWM_Init_timer4_H5+0x32>
	}
	else if( bitRes == 10 )
     452:	8a 30       	cpi	r24, 0x0A	; 10
     454:	21 f4       	brne	.+8      	; 0x45e <PWM_Init_timer4_H5+0x22>
	{	// 10bit mode
		sbi(TCCR4A,PWM11);
     456:	80 91 a0 00 	lds	r24, 0x00A0
     45a:	82 60       	ori	r24, 0x02	; 2
     45c:	03 c0       	rjmp	.+6      	; 0x464 <PWM_Init_timer4_H5+0x28>
		sbi(TCCR4A,PWM10);
	}
	else
	{	// default 8bit mode
		cbi(TCCR4A,PWM11);
     45e:	80 91 a0 00 	lds	r24, 0x00A0
     462:	8d 7f       	andi	r24, 0xFD	; 253
     464:	80 93 a0 00 	sts	0x00A0, r24
		sbi(TCCR4A,PWM10);
     468:	80 91 a0 00 	lds	r24, 0x00A0
     46c:	81 60       	ori	r24, 0x01	; 1
     46e:	80 93 a0 00 	sts	0x00A0, r24
	}
	// clear output compare values
	OCR4C = 0;
     472:	10 92 ad 00 	sts	0x00AD, r1
     476:	10 92 ac 00 	sts	0x00AC, r1
	//timer4PWMInitICR(20000);// 20mS PWM cycle time for RC servos
}
     47a:	08 95       	ret

0000047c <timer1PWMInitICR>:
// include support for arbitrary top-count PWM
// on new AVR processors that support it
void timer1PWMInitICR(u16 topcount)
{
	// set PWM mode with ICR top-count
	cbi(TCCR1A,WGM10);
     47c:	e0 e8       	ldi	r30, 0x80	; 128
     47e:	f0 e0       	ldi	r31, 0x00	; 0
     480:	20 81       	ld	r18, Z
     482:	2e 7f       	andi	r18, 0xFE	; 254
     484:	20 83       	st	Z, r18
	sbi(TCCR1A,WGM11);
     486:	20 81       	ld	r18, Z
     488:	22 60       	ori	r18, 0x02	; 2
     48a:	20 83       	st	Z, r18
	sbi(TCCR1B,WGM12);
     48c:	e1 e8       	ldi	r30, 0x81	; 129
     48e:	f0 e0       	ldi	r31, 0x00	; 0
     490:	20 81       	ld	r18, Z
     492:	28 60       	ori	r18, 0x08	; 8
     494:	20 83       	st	Z, r18
	sbi(TCCR1B,WGM13);
     496:	20 81       	ld	r18, Z
     498:	20 61       	ori	r18, 0x10	; 16
     49a:	20 83       	st	Z, r18
	
	// set top count value
	ICR1 = topcount;
     49c:	90 93 87 00 	sts	0x0087, r25
     4a0:	80 93 86 00 	sts	0x0086, r24
	
	// clear output compare values
	OCR1A = 0;
     4a4:	10 92 89 00 	sts	0x0089, r1
     4a8:	10 92 88 00 	sts	0x0088, r1
	OCR1B = 0;
     4ac:	10 92 8b 00 	sts	0x008B, r1
     4b0:	10 92 8a 00 	sts	0x008A, r1
	OCR1C = 0;
     4b4:	10 92 8d 00 	sts	0x008D, r1
     4b8:	10 92 8c 00 	sts	0x008C, r1
}
     4bc:	08 95       	ret

000004be <timer3PWMInitICR>:
void timer3PWMInitICR(u16 topcount)
{
	// set PWM mode with ICR top-count
	cbi(TCCR3A,WGM10);
     4be:	e0 e9       	ldi	r30, 0x90	; 144
     4c0:	f0 e0       	ldi	r31, 0x00	; 0
     4c2:	20 81       	ld	r18, Z
     4c4:	2e 7f       	andi	r18, 0xFE	; 254
     4c6:	20 83       	st	Z, r18
	sbi(TCCR3A,WGM11);
     4c8:	20 81       	ld	r18, Z
     4ca:	22 60       	ori	r18, 0x02	; 2
     4cc:	20 83       	st	Z, r18
	sbi(TCCR3B,WGM12);
     4ce:	e1 e9       	ldi	r30, 0x91	; 145
     4d0:	f0 e0       	ldi	r31, 0x00	; 0
     4d2:	20 81       	ld	r18, Z
     4d4:	28 60       	ori	r18, 0x08	; 8
     4d6:	20 83       	st	Z, r18
	sbi(TCCR3B,WGM13);
     4d8:	20 81       	ld	r18, Z
     4da:	20 61       	ori	r18, 0x10	; 16
     4dc:	20 83       	st	Z, r18
	
	// set top count value
	ICR3 = topcount;
     4de:	90 93 97 00 	sts	0x0097, r25
     4e2:	80 93 96 00 	sts	0x0096, r24
	
	// clear output compare values
	OCR3A = 0;
     4e6:	10 92 99 00 	sts	0x0099, r1
     4ea:	10 92 98 00 	sts	0x0098, r1
	OCR3B = 0;
     4ee:	10 92 9b 00 	sts	0x009B, r1
     4f2:	10 92 9a 00 	sts	0x009A, r1
	OCR3C = 0;
     4f6:	10 92 9d 00 	sts	0x009D, r1
     4fa:	10 92 9c 00 	sts	0x009C, r1
}
     4fe:	08 95       	ret

00000500 <timer4PWMInitICR>:
void timer4PWMInitICR(u16 topcount)
{
	// set PWM mode with ICR top-count
	cbi(TCCR4A,WGM10);
     500:	e0 ea       	ldi	r30, 0xA0	; 160
     502:	f0 e0       	ldi	r31, 0x00	; 0
     504:	20 81       	ld	r18, Z
     506:	2e 7f       	andi	r18, 0xFE	; 254
     508:	20 83       	st	Z, r18
	sbi(TCCR4A,WGM11);
     50a:	20 81       	ld	r18, Z
     50c:	22 60       	ori	r18, 0x02	; 2
     50e:	20 83       	st	Z, r18
	sbi(TCCR4B,WGM12);
     510:	e1 ea       	ldi	r30, 0xA1	; 161
     512:	f0 e0       	ldi	r31, 0x00	; 0
     514:	20 81       	ld	r18, Z
     516:	28 60       	ori	r18, 0x08	; 8
     518:	20 83       	st	Z, r18
	sbi(TCCR4B,WGM13);
     51a:	20 81       	ld	r18, Z
     51c:	20 61       	ori	r18, 0x10	; 16
     51e:	20 83       	st	Z, r18
	
	// set top count value
	ICR4 = topcount;
     520:	90 93 a7 00 	sts	0x00A7, r25
     524:	80 93 a6 00 	sts	0x00A6, r24
	
	// clear output compare values
	OCR4A = 0;
     528:	10 92 a9 00 	sts	0x00A9, r1
     52c:	10 92 a8 00 	sts	0x00A8, r1
	OCR4B = 0;
     530:	10 92 ab 00 	sts	0x00AB, r1
     534:	10 92 aa 00 	sts	0x00AA, r1
	OCR4C = 0;
     538:	10 92 ad 00 	sts	0x00AD, r1
     53c:	10 92 ac 00 	sts	0x00AC, r1
}
     540:	08 95       	ret

00000542 <PWM_timer1_On_LED>:
#endif

//on commands
void PWM_timer1_On_LED(void)
{
	sbi(TCCR1A,COM1B1);
     542:	e0 e8       	ldi	r30, 0x80	; 128
     544:	f0 e0       	ldi	r31, 0x00	; 0
     546:	80 81       	ld	r24, Z
     548:	80 62       	ori	r24, 0x20	; 32
     54a:	80 83       	st	Z, r24
	cbi(TCCR1A,COM1B0);
     54c:	80 81       	ld	r24, Z
     54e:	8f 7e       	andi	r24, 0xEF	; 239
     550:	80 83       	st	Z, r24
}
     552:	08 95       	ret

00000554 <PWM_timer2_On_H6>:
void PWM_timer2_On_H6(void)
{
	sbi(TCCR2A,COM2B1);
     554:	e0 eb       	ldi	r30, 0xB0	; 176
     556:	f0 e0       	ldi	r31, 0x00	; 0
     558:	80 81       	ld	r24, Z
     55a:	80 62       	ori	r24, 0x20	; 32
     55c:	80 83       	st	Z, r24
	cbi(TCCR2A,COM2B0);
     55e:	80 81       	ld	r24, Z
     560:	8f 7e       	andi	r24, 0xEF	; 239
     562:	80 83       	st	Z, r24
}
     564:	08 95       	ret

00000566 <PWM_timer3_On_E3>:
void PWM_timer3_On_E3(void)
{
	sbi(TCCR3A,COM3A1);
     566:	e0 e9       	ldi	r30, 0x90	; 144
     568:	f0 e0       	ldi	r31, 0x00	; 0
     56a:	80 81       	ld	r24, Z
     56c:	80 68       	ori	r24, 0x80	; 128
     56e:	80 83       	st	Z, r24
	cbi(TCCR3A,COM3A0);
     570:	80 81       	ld	r24, Z
     572:	8f 7b       	andi	r24, 0xBF	; 191
     574:	80 83       	st	Z, r24
}
     576:	08 95       	ret

00000578 <PWM_timer3_On_E4>:
void PWM_timer3_On_E4(void)
{
	sbi(TCCR3A,COM3B1);
     578:	e0 e9       	ldi	r30, 0x90	; 144
     57a:	f0 e0       	ldi	r31, 0x00	; 0
     57c:	80 81       	ld	r24, Z
     57e:	80 62       	ori	r24, 0x20	; 32
     580:	80 83       	st	Z, r24
	cbi(TCCR3A,COM3B0);
     582:	80 81       	ld	r24, Z
     584:	8f 7e       	andi	r24, 0xEF	; 239
     586:	80 83       	st	Z, r24
}
     588:	08 95       	ret

0000058a <PWM_timer3_On_E5>:
void PWM_timer3_On_E5(void)
{
	sbi(TCCR3A,COM3C1);
     58a:	e0 e9       	ldi	r30, 0x90	; 144
     58c:	f0 e0       	ldi	r31, 0x00	; 0
     58e:	80 81       	ld	r24, Z
     590:	88 60       	ori	r24, 0x08	; 8
     592:	80 83       	st	Z, r24
	cbi(TCCR3A,COM3C0);
     594:	80 81       	ld	r24, Z
     596:	8b 7f       	andi	r24, 0xFB	; 251
     598:	80 83       	st	Z, r24
}
     59a:	08 95       	ret

0000059c <PWM_timer4_On_H3>:
void PWM_timer4_On_H3(void)
{
	sbi(TCCR4A,COM4A1);
     59c:	e0 ea       	ldi	r30, 0xA0	; 160
     59e:	f0 e0       	ldi	r31, 0x00	; 0
     5a0:	80 81       	ld	r24, Z
     5a2:	80 68       	ori	r24, 0x80	; 128
     5a4:	80 83       	st	Z, r24
	cbi(TCCR4A,COM4A0);
     5a6:	80 81       	ld	r24, Z
     5a8:	8f 7b       	andi	r24, 0xBF	; 191
     5aa:	80 83       	st	Z, r24
}
     5ac:	08 95       	ret

000005ae <PWM_timer4_On_H4>:
void PWM_timer4_On_H4(void)
{
	sbi(TCCR4A,COM4B1);
     5ae:	e0 ea       	ldi	r30, 0xA0	; 160
     5b0:	f0 e0       	ldi	r31, 0x00	; 0
     5b2:	80 81       	ld	r24, Z
     5b4:	80 62       	ori	r24, 0x20	; 32
     5b6:	80 83       	st	Z, r24
	cbi(TCCR4A,COM4B0);
     5b8:	80 81       	ld	r24, Z
     5ba:	8f 7e       	andi	r24, 0xEF	; 239
     5bc:	80 83       	st	Z, r24
}
     5be:	08 95       	ret

000005c0 <PWM_timer4_On_H5>:
void PWM_timer4_On_H5(void)
{
	sbi(TCCR4A,COM4C1);
     5c0:	e0 ea       	ldi	r30, 0xA0	; 160
     5c2:	f0 e0       	ldi	r31, 0x00	; 0
     5c4:	80 81       	ld	r24, Z
     5c6:	88 60       	ori	r24, 0x08	; 8
     5c8:	80 83       	st	Z, r24
	cbi(TCCR4A,COM4C0);
     5ca:	80 81       	ld	r24, Z
     5cc:	8b 7f       	andi	r24, 0xFB	; 251
     5ce:	80 83       	st	Z, r24
}
     5d0:	08 95       	ret

000005d2 <PWM_timer1_Off_LED>:

//off commands
void PWM_timer1_Off_LED(void)
{
	cbi(TCCR1A,COM1B1);
     5d2:	e0 e8       	ldi	r30, 0x80	; 128
     5d4:	f0 e0       	ldi	r31, 0x00	; 0
     5d6:	80 81       	ld	r24, Z
     5d8:	8f 7d       	andi	r24, 0xDF	; 223
     5da:	80 83       	st	Z, r24
	cbi(TCCR1A,COM1B0);
     5dc:	80 81       	ld	r24, Z
     5de:	8f 7e       	andi	r24, 0xEF	; 239
     5e0:	80 83       	st	Z, r24
}
     5e2:	08 95       	ret

000005e4 <PWM_timer2_Off_H6>:
void PWM_timer2_Off_H6(void)
{
	cbi(TCCR2A,COM2B1);
     5e4:	e0 eb       	ldi	r30, 0xB0	; 176
     5e6:	f0 e0       	ldi	r31, 0x00	; 0
     5e8:	80 81       	ld	r24, Z
     5ea:	8f 7d       	andi	r24, 0xDF	; 223
     5ec:	80 83       	st	Z, r24
	cbi(TCCR2A,COM2B0);
     5ee:	80 81       	ld	r24, Z
     5f0:	8f 7e       	andi	r24, 0xEF	; 239
     5f2:	80 83       	st	Z, r24
}
     5f4:	08 95       	ret

000005f6 <PWM_timer3_Off_E3>:
void PWM_timer3_Off_E3(void)
{
	cbi(TCCR3A,COM3A1);
     5f6:	e0 e9       	ldi	r30, 0x90	; 144
     5f8:	f0 e0       	ldi	r31, 0x00	; 0
     5fa:	80 81       	ld	r24, Z
     5fc:	8f 77       	andi	r24, 0x7F	; 127
     5fe:	80 83       	st	Z, r24
	cbi(TCCR3A,COM3A0);
     600:	80 81       	ld	r24, Z
     602:	8f 7b       	andi	r24, 0xBF	; 191
     604:	80 83       	st	Z, r24
}
     606:	08 95       	ret

00000608 <PWM_timer3_Off_E4>:
void PWM_timer3_Off_E4(void)
{
	cbi(TCCR3A,COM3B1);
     608:	e0 e9       	ldi	r30, 0x90	; 144
     60a:	f0 e0       	ldi	r31, 0x00	; 0
     60c:	80 81       	ld	r24, Z
     60e:	8f 7d       	andi	r24, 0xDF	; 223
     610:	80 83       	st	Z, r24
	cbi(TCCR3A,COM3B0);
     612:	80 81       	ld	r24, Z
     614:	8f 7e       	andi	r24, 0xEF	; 239
     616:	80 83       	st	Z, r24
}
     618:	08 95       	ret

0000061a <PWM_timer3_Off_E5>:
void PWM_timer3_Off_E5(void)
{
	cbi(TCCR3A,COM3C1);
     61a:	e0 e9       	ldi	r30, 0x90	; 144
     61c:	f0 e0       	ldi	r31, 0x00	; 0
     61e:	80 81       	ld	r24, Z
     620:	87 7f       	andi	r24, 0xF7	; 247
     622:	80 83       	st	Z, r24
	cbi(TCCR3A,COM3C0);
     624:	80 81       	ld	r24, Z
     626:	8b 7f       	andi	r24, 0xFB	; 251
     628:	80 83       	st	Z, r24
}
     62a:	08 95       	ret

0000062c <PWM_timer4_Off_H3>:
void PWM_timer4_Off_H3(void)
{
	cbi(TCCR4A,COM4A1);
     62c:	e0 ea       	ldi	r30, 0xA0	; 160
     62e:	f0 e0       	ldi	r31, 0x00	; 0
     630:	80 81       	ld	r24, Z
     632:	8f 77       	andi	r24, 0x7F	; 127
     634:	80 83       	st	Z, r24
	cbi(TCCR4A,COM4A0);
     636:	80 81       	ld	r24, Z
     638:	8f 7b       	andi	r24, 0xBF	; 191
     63a:	80 83       	st	Z, r24
}
     63c:	08 95       	ret

0000063e <PWM_timer4_Off_H4>:
void PWM_timer4_Off_H4(void)
{
	cbi(TCCR4A,COM4B1);
     63e:	e0 ea       	ldi	r30, 0xA0	; 160
     640:	f0 e0       	ldi	r31, 0x00	; 0
     642:	80 81       	ld	r24, Z
     644:	8f 7d       	andi	r24, 0xDF	; 223
     646:	80 83       	st	Z, r24
	cbi(TCCR4A,COM4B0);
     648:	80 81       	ld	r24, Z
     64a:	8f 7e       	andi	r24, 0xEF	; 239
     64c:	80 83       	st	Z, r24
}
     64e:	08 95       	ret

00000650 <PWM_timer4_Off_H5>:
void PWM_timer4_Off_H5(void)
{
	cbi(TCCR4A,COM4C1);
     650:	e0 ea       	ldi	r30, 0xA0	; 160
     652:	f0 e0       	ldi	r31, 0x00	; 0
     654:	80 81       	ld	r24, Z
     656:	87 7f       	andi	r24, 0xF7	; 247
     658:	80 83       	st	Z, r24
	cbi(TCCR4A,COM4C0);
     65a:	80 81       	ld	r24, Z
     65c:	8b 7f       	andi	r24, 0xFB	; 251
     65e:	80 83       	st	Z, r24
}
     660:	08 95       	ret

00000662 <PWM_timer1_Off_All>:


void PWM_timer1_Off_All(void)
{
	cbi(TCCR1A,PWM11);
     662:	e0 e8       	ldi	r30, 0x80	; 128
     664:	f0 e0       	ldi	r31, 0x00	; 0
     666:	80 81       	ld	r24, Z
     668:	8d 7f       	andi	r24, 0xFD	; 253
     66a:	80 83       	st	Z, r24
	cbi(TCCR1A,PWM10);
     66c:	80 81       	ld	r24, Z
     66e:	8e 7f       	andi	r24, 0xFE	; 254
     670:	80 83       	st	Z, r24
}

//off commands
void PWM_timer1_Off_LED(void)
{
	cbi(TCCR1A,COM1B1);
     672:	80 81       	ld	r24, Z
     674:	8f 7d       	andi	r24, 0xDF	; 223
     676:	80 83       	st	Z, r24
	cbi(TCCR1A,COM1B0);
     678:	80 81       	ld	r24, Z
     67a:	8f 7e       	andi	r24, 0xEF	; 239
     67c:	80 83       	st	Z, r24
	cbi(TCCR1A,PWM11);
	cbi(TCCR1A,PWM10);
	//timer2PWMAOff();
	PWM_timer1_Off_LED();
	//timer2PWMCOff();
}
     67e:	08 95       	ret

00000680 <PWM_timer2_Off_All>:
void PWM_timer2_Off_All(void)
{
	cbi(TCCR2A,PWM11);
     680:	e0 eb       	ldi	r30, 0xB0	; 176
     682:	f0 e0       	ldi	r31, 0x00	; 0
     684:	80 81       	ld	r24, Z
     686:	8d 7f       	andi	r24, 0xFD	; 253
     688:	80 83       	st	Z, r24
	cbi(TCCR2A,PWM10);
     68a:	80 81       	ld	r24, Z
     68c:	8e 7f       	andi	r24, 0xFE	; 254
     68e:	80 83       	st	Z, r24
	cbi(TCCR1A,COM1B1);
	cbi(TCCR1A,COM1B0);
}
void PWM_timer2_Off_H6(void)
{
	cbi(TCCR2A,COM2B1);
     690:	80 81       	ld	r24, Z
     692:	8f 7d       	andi	r24, 0xDF	; 223
     694:	80 83       	st	Z, r24
	cbi(TCCR2A,COM2B0);
     696:	80 81       	ld	r24, Z
     698:	8f 7e       	andi	r24, 0xEF	; 239
     69a:	80 83       	st	Z, r24
	cbi(TCCR2A,PWM11);
	cbi(TCCR2A,PWM10);
	//timer2PWMAOff();
	PWM_timer2_Off_H6();
	//timer2PWMCOff();
}
     69c:	08 95       	ret

0000069e <PWM_timer3_Off_All>:
void PWM_timer3_Off_All(void)
{
	cbi(TCCR3A,PWM11);
     69e:	e0 e9       	ldi	r30, 0x90	; 144
     6a0:	f0 e0       	ldi	r31, 0x00	; 0
     6a2:	80 81       	ld	r24, Z
     6a4:	8d 7f       	andi	r24, 0xFD	; 253
     6a6:	80 83       	st	Z, r24
	cbi(TCCR3A,PWM10);
     6a8:	80 81       	ld	r24, Z
     6aa:	8e 7f       	andi	r24, 0xFE	; 254
     6ac:	80 83       	st	Z, r24
	cbi(TCCR2A,COM2B1);
	cbi(TCCR2A,COM2B0);
}
void PWM_timer3_Off_E3(void)
{
	cbi(TCCR3A,COM3A1);
     6ae:	80 81       	ld	r24, Z
     6b0:	8f 77       	andi	r24, 0x7F	; 127
     6b2:	80 83       	st	Z, r24
	cbi(TCCR3A,COM3A0);
     6b4:	80 81       	ld	r24, Z
     6b6:	8f 7b       	andi	r24, 0xBF	; 191
     6b8:	80 83       	st	Z, r24
}
void PWM_timer3_Off_E4(void)
{
	cbi(TCCR3A,COM3B1);
     6ba:	80 81       	ld	r24, Z
     6bc:	8f 7d       	andi	r24, 0xDF	; 223
     6be:	80 83       	st	Z, r24
	cbi(TCCR3A,COM3B0);
     6c0:	80 81       	ld	r24, Z
     6c2:	8f 7e       	andi	r24, 0xEF	; 239
     6c4:	80 83       	st	Z, r24
}
void PWM_timer3_Off_E5(void)
{
	cbi(TCCR3A,COM3C1);
     6c6:	80 81       	ld	r24, Z
     6c8:	87 7f       	andi	r24, 0xF7	; 247
     6ca:	80 83       	st	Z, r24
	cbi(TCCR3A,COM3C0);
     6cc:	80 81       	ld	r24, Z
     6ce:	8b 7f       	andi	r24, 0xFB	; 251
     6d0:	80 83       	st	Z, r24
	//timer2PWMAOff();
	PWM_timer3_Off_E3();
	PWM_timer3_Off_E4();
	PWM_timer3_Off_E5();
	//timer2PWMCOff();
}
     6d2:	08 95       	ret

000006d4 <PWM_timer4_Off_All>:
void PWM_timer4_Off_All(void)
{
	cbi(TCCR4A,PWM11);
     6d4:	e0 ea       	ldi	r30, 0xA0	; 160
     6d6:	f0 e0       	ldi	r31, 0x00	; 0
     6d8:	80 81       	ld	r24, Z
     6da:	8d 7f       	andi	r24, 0xFD	; 253
     6dc:	80 83       	st	Z, r24
	cbi(TCCR4A,PWM10);
     6de:	80 81       	ld	r24, Z
     6e0:	8e 7f       	andi	r24, 0xFE	; 254
     6e2:	80 83       	st	Z, r24
	cbi(TCCR3A,COM3C1);
	cbi(TCCR3A,COM3C0);
}
void PWM_timer4_Off_H3(void)
{
	cbi(TCCR4A,COM4A1);
     6e4:	80 81       	ld	r24, Z
     6e6:	8f 77       	andi	r24, 0x7F	; 127
     6e8:	80 83       	st	Z, r24
	cbi(TCCR4A,COM4A0);
     6ea:	80 81       	ld	r24, Z
     6ec:	8f 7b       	andi	r24, 0xBF	; 191
     6ee:	80 83       	st	Z, r24
}
void PWM_timer4_Off_H4(void)
{
	cbi(TCCR4A,COM4B1);
     6f0:	80 81       	ld	r24, Z
     6f2:	8f 7d       	andi	r24, 0xDF	; 223
     6f4:	80 83       	st	Z, r24
	cbi(TCCR4A,COM4B0);
     6f6:	80 81       	ld	r24, Z
     6f8:	8f 7e       	andi	r24, 0xEF	; 239
     6fa:	80 83       	st	Z, r24
}
void PWM_timer4_Off_H5(void)
{
	cbi(TCCR4A,COM4C1);
     6fc:	80 81       	ld	r24, Z
     6fe:	87 7f       	andi	r24, 0xF7	; 247
     700:	80 83       	st	Z, r24
	cbi(TCCR4A,COM4C0);
     702:	80 81       	ld	r24, Z
     704:	8b 7f       	andi	r24, 0xFB	; 251
     706:	80 83       	st	Z, r24
	//timer2PWMAOff();
	PWM_timer4_Off_H3();
	PWM_timer4_Off_H4();
	PWM_timer4_Off_H5();
	//timer2PWMCOff();
}
     708:	08 95       	ret

0000070a <PWM_timer1_Set_LED>:
// this PWM output is generated on OC2B pin
// NOTE:	pwmDuty should be in the range 0-255 for 8bit PWM
//			pwmDuty should be in the range 0-511 for 9bit PWM
//			pwmDuty should be in the range 0-1023 for 10bit PWM
void PWM_timer1_Set_LED(u16 pwmDuty)
	{OCR1B = pwmDuty;}
     70a:	90 93 8b 00 	sts	0x008B, r25
     70e:	80 93 8a 00 	sts	0x008A, r24
     712:	08 95       	ret

00000714 <PWM_timer2_Set_H6>:
void PWM_timer2_Set_H6(u16 pwmDuty)
	{OCR2B = pwmDuty;}
     714:	80 93 b4 00 	sts	0x00B4, r24
     718:	08 95       	ret

0000071a <PWM_timer3_Set_E3>:
void PWM_timer3_Set_E3(u16 pwmDuty)
	{OCR3A = pwmDuty;}
     71a:	90 93 99 00 	sts	0x0099, r25
     71e:	80 93 98 00 	sts	0x0098, r24
     722:	08 95       	ret

00000724 <PWM_timer3_Set_E4>:
void PWM_timer3_Set_E4(u16 pwmDuty)
	{OCR3B = pwmDuty;}
     724:	90 93 9b 00 	sts	0x009B, r25
     728:	80 93 9a 00 	sts	0x009A, r24
     72c:	08 95       	ret

0000072e <PWM_timer3_Set_E5>:
void PWM_timer3_Set_E5(u16 pwmDuty)
	{OCR3C = pwmDuty;}
     72e:	90 93 9d 00 	sts	0x009D, r25
     732:	80 93 9c 00 	sts	0x009C, r24
     736:	08 95       	ret

00000738 <PWM_timer4_Set_H3>:
void PWM_timer4_Set_H3(u16 pwmDuty)
	{OCR4A = pwmDuty;}
     738:	90 93 a9 00 	sts	0x00A9, r25
     73c:	80 93 a8 00 	sts	0x00A8, r24
     740:	08 95       	ret

00000742 <PWM_timer4_Set_H4>:
void PWM_timer4_Set_H4(u16 pwmDuty)
	{OCR4B = pwmDuty;}
     742:	90 93 ab 00 	sts	0x00AB, r25
     746:	80 93 aa 00 	sts	0x00AA, r24
     74a:	08 95       	ret

0000074c <PWM_timer4_Set_H5>:
void PWM_timer4_Set_H5(u16 pwmDuty)
	{OCR4C = pwmDuty;}
     74c:	90 93 ad 00 	sts	0x00AD, r25
     750:	80 93 ac 00 	sts	0x00AC, r24
     754:	08 95       	ret

00000756 <configure_ports>:
	//cbi(DDRG, PG5);  //set G5 as input pin

	//ANALOG PORTS
	//useful for sensors, SharpIR, photoresistors, etc.
	//analog ports can be configured as digital ports if desired
	DDRF = 0b00000000;  //configure all F ports for input				0x00
     756:	10 ba       	out	0x10, r1	; 16
	PORTF = 0b00000000; //make sure pull-up resistors are turned off	0x00
     758:	11 ba       	out	0x11, r1	; 17
	DDRK = 0b00000000;  //configure all K ports for input				0x00
     75a:	10 92 07 01 	sts	0x0107, r1
	PORTK = 0b00000000; //make sure pull-up resistors are turned off	0x00
     75e:	10 92 08 01 	sts	0x0108, r1

	//DIGITAL PORTS
	//useful for servos, PWM, LED's, UART, interrupts, timers
	DDRA = 0b11111111;  //configure ports for output
     762:	9f ef       	ldi	r25, 0xFF	; 255
     764:	91 b9       	out	0x01, r25	; 1
	//       |||\_______4: 
	//       ||\________5: 
	//       |\_________6: 
	//       \__________7: 
	//PORTB reserved for programmer (use programmer pins if you know what you are doing)
	DDRB = _BV (PB6);	//PB6 is LED, hold low to turn it on
     766:	80 e4       	ldi	r24, 0x40	; 64
     768:	84 b9       	out	0x04, r24	; 4
	DDRC = 0b11111111;  //configure ports for output
     76a:	97 b9       	out	0x07, r25	; 7
	//       ||||\______3: 
	//       |||\_______4: 
	//       ||\________5: 
	//       |\_________6: 
	//       \__________7: 	
	sbi(PORTD, PD0); // SCL pull-up
     76c:	58 9a       	sbi	0x0b, 0	; 11
	sbi(PORTD, PD1); // SDA pull-up
     76e:	59 9a       	sbi	0x0b, 1	; 11
	DDRD = 0b11110011;  //configure ports for output
     770:	83 ef       	ldi	r24, 0xF3	; 243
     772:	8a b9       	out	0x0a, r24	; 10
	//       ||||\______3: serial TXD1, output -> 1
	//       |||\_______4: 
	//       ||\________5: 
	//       |\_________6: 
	//       \__________7: timer0
	DDRE = 0b11111110;  //configure ports for output
     774:	8e ef       	ldi	r24, 0xFE	; 254
     776:	8d b9       	out	0x0d, r24	; 13
	//       |||\_______4: 
	//       ||\________5: 
	//       |\_________6: 
	//       \__________7: 
	//cbi(PORTG, PG5);  // disable pull-up resistor for Axon v1e and earlier
	sbi(PORTG, PG5);  // enable pull-up resistor for v1f and later
     778:	a5 9a       	sbi	0x14, 5	; 20
	cbi(DDRG, PG5);	//PG5 is for the button, make a digital input
     77a:	9d 98       	cbi	0x13, 5	; 19
	//note that button actions are inverted between both versions!!!
	DDRH = 0b11111110;  //configure ports for output
     77c:	80 93 01 01 	sts	0x0101, r24
	//       ||||\______3: 
	//       |||\_______4: 
	//       ||\________5: 
	//       |\_________6: 
	//       \__________7: 
	DDRJ = 0b11111110;  //configure ports for output
     780:	80 93 04 01 	sts	0x0104, r24
	//       |||\_______4: 
	//       ||\________5: 
	//       |\_________6: 
	//       \__________7: 
	//PORTL has no headers
	};
     784:	08 95       	ret

00000786 <delay_cycles>:
void delay_cycles(unsigned long int cycles)
	{
	cycles=cycles;//doubled frequency but too lazy to change times
	while(cycles > 0)
		cycles--;
	}
     786:	08 95       	ret

00000788 <LED_off>:


//***************STATUS LED**************
//tank test
void LED_off(void)
	{PORT_ON(PORTB,6);}
     788:	2e 9a       	sbi	0x05, 6	; 5
     78a:	08 95       	ret

0000078c <LED_on>:
void LED_on(void)
	{PORT_OFF(PORTB,6);}
     78c:	2e 98       	cbi	0x05, 6	; 5
     78e:	08 95       	ret

00000790 <button_pressed>:


//*****************BUTTON****************
int button_pressed(void)
	{
	return (bit_is_clear(PING, 5));
     790:	22 b3       	in	r18, 0x12	; 18
     792:	30 e0       	ldi	r19, 0x00	; 0
     794:	85 e0       	ldi	r24, 0x05	; 5
     796:	36 95       	lsr	r19
     798:	27 95       	ror	r18
     79a:	8a 95       	dec	r24
     79c:	e1 f7       	brne	.-8      	; 0x796 <button_pressed+0x6>
     79e:	20 95       	com	r18
     7a0:	30 95       	com	r19
     7a2:	21 70       	andi	r18, 0x01	; 1
     7a4:	30 70       	andi	r19, 0x00	; 0
	//return ((PING) & (1<<PG5));//old version, went high when button pushed
	}
     7a6:	c9 01       	movw	r24, r18
     7a8:	08 95       	ret

000007aa <cos_SoR>:
signed int angtable[73]={100,100,98,97,94,91,87,82,77,71,64,57,50,42,34,26,17,9,0,-9,-17,-26,-34,-42,-50,-57,-64,-71,-77,-82,-87,-91,-94,-97,-98,-100,
						 -100,-100,-98,-97,-94,-91,-87,-82,-77,-71,-64,-57,-50,-42,-34,-26,-17,-9,0,9,17,26,34,42,50,57,64,71,77,82,87,91,94,97,98,100,100};

signed int cos_SoR(long signed int degrees)//returns cos*100
	{
	if (degrees >= 0)//positive angles
     7aa:	97 fd       	sbrc	r25, 7
     7ac:	10 c0       	rjmp	.+32     	; 0x7ce <cos_SoR+0x24>
		return angtable[degrees/5];
     7ae:	25 e0       	ldi	r18, 0x05	; 5
     7b0:	30 e0       	ldi	r19, 0x00	; 0
     7b2:	40 e0       	ldi	r20, 0x00	; 0
     7b4:	50 e0       	ldi	r21, 0x00	; 0
     7b6:	0e 94 fd 20 	call	0x41fa	; 0x41fa <__divmodsi4>
     7ba:	da 01       	movw	r26, r20
     7bc:	c9 01       	movw	r24, r18
     7be:	88 0f       	add	r24, r24
     7c0:	99 1f       	adc	r25, r25
     7c2:	80 50       	subi	r24, 0x00	; 0
     7c4:	9e 4f       	sbci	r25, 0xFE	; 254
     7c6:	fc 01       	movw	r30, r24
     7c8:	20 81       	ld	r18, Z
     7ca:	31 81       	ldd	r19, Z+1	; 0x01
     7cc:	17 c0       	rjmp	.+46     	; 0x7fc <cos_SoR+0x52>
	else
		return -angtable[72-(-degrees)/5];
     7ce:	25 e0       	ldi	r18, 0x05	; 5
     7d0:	30 e0       	ldi	r19, 0x00	; 0
     7d2:	40 e0       	ldi	r20, 0x00	; 0
     7d4:	50 e0       	ldi	r21, 0x00	; 0
     7d6:	0e 94 fd 20 	call	0x41fa	; 0x41fa <__divmodsi4>
     7da:	da 01       	movw	r26, r20
     7dc:	c9 01       	movw	r24, r18
     7de:	88 5b       	subi	r24, 0xB8	; 184
     7e0:	9f 4f       	sbci	r25, 0xFF	; 255
     7e2:	af 4f       	sbci	r26, 0xFF	; 255
     7e4:	bf 4f       	sbci	r27, 0xFF	; 255
     7e6:	88 0f       	add	r24, r24
     7e8:	99 1f       	adc	r25, r25
     7ea:	80 50       	subi	r24, 0x00	; 0
     7ec:	9e 4f       	sbci	r25, 0xFE	; 254
     7ee:	fc 01       	movw	r30, r24
     7f0:	80 81       	ld	r24, Z
     7f2:	91 81       	ldd	r25, Z+1	; 0x01
     7f4:	22 27       	eor	r18, r18
     7f6:	33 27       	eor	r19, r19
     7f8:	28 1b       	sub	r18, r24
     7fa:	39 0b       	sbc	r19, r25
	}
     7fc:	c9 01       	movw	r24, r18
     7fe:	08 95       	ret

00000800 <sin_SoR>:

signed int sin_SoR(long signed int degrees)//returns sin*100
	{
	degrees=degrees - 90;//phase shift 90 degrees
     800:	6a 55       	subi	r22, 0x5A	; 90
     802:	70 40       	sbci	r23, 0x00	; 0
     804:	80 40       	sbci	r24, 0x00	; 0
     806:	90 40       	sbci	r25, 0x00	; 0

	if (degrees >= 0)//positive angles
     808:	97 fd       	sbrc	r25, 7
     80a:	10 c0       	rjmp	.+32     	; 0x82c <sin_SoR+0x2c>
		return angtable[degrees/5];
     80c:	25 e0       	ldi	r18, 0x05	; 5
     80e:	30 e0       	ldi	r19, 0x00	; 0
     810:	40 e0       	ldi	r20, 0x00	; 0
     812:	50 e0       	ldi	r21, 0x00	; 0
     814:	0e 94 fd 20 	call	0x41fa	; 0x41fa <__divmodsi4>
     818:	da 01       	movw	r26, r20
     81a:	c9 01       	movw	r24, r18
     81c:	88 0f       	add	r24, r24
     81e:	99 1f       	adc	r25, r25
     820:	80 50       	subi	r24, 0x00	; 0
     822:	9e 4f       	sbci	r25, 0xFE	; 254
     824:	fc 01       	movw	r30, r24
     826:	20 81       	ld	r18, Z
     828:	31 81       	ldd	r19, Z+1	; 0x01
     82a:	17 c0       	rjmp	.+46     	; 0x85a <sin_SoR+0x5a>
	else
		return -angtable[72-(-degrees)/5];
     82c:	25 e0       	ldi	r18, 0x05	; 5
     82e:	30 e0       	ldi	r19, 0x00	; 0
     830:	40 e0       	ldi	r20, 0x00	; 0
     832:	50 e0       	ldi	r21, 0x00	; 0
     834:	0e 94 fd 20 	call	0x41fa	; 0x41fa <__divmodsi4>
     838:	da 01       	movw	r26, r20
     83a:	c9 01       	movw	r24, r18
     83c:	88 5b       	subi	r24, 0xB8	; 184
     83e:	9f 4f       	sbci	r25, 0xFF	; 255
     840:	af 4f       	sbci	r26, 0xFF	; 255
     842:	bf 4f       	sbci	r27, 0xFF	; 255
     844:	88 0f       	add	r24, r24
     846:	99 1f       	adc	r25, r25
     848:	80 50       	subi	r24, 0x00	; 0
     84a:	9e 4f       	sbci	r25, 0xFE	; 254
     84c:	fc 01       	movw	r30, r24
     84e:	80 81       	ld	r24, Z
     850:	91 81       	ldd	r25, Z+1	; 0x01
     852:	22 27       	eor	r18, r18
     854:	33 27       	eor	r19, r19
     856:	28 1b       	sub	r18, r24
     858:	39 0b       	sbc	r19, r25
	}
     85a:	c9 01       	movw	r24, r18
     85c:	08 95       	ret

0000085e <tan_SoR>:

signed int tan_SoR(long signed int degrees)//returns tan * 10
	{
     85e:	cf 92       	push	r12
     860:	df 92       	push	r13
     862:	ef 92       	push	r14
     864:	ff 92       	push	r15
     866:	0f 93       	push	r16
     868:	1f 93       	push	r17
     86a:	6b 01       	movw	r12, r22
     86c:	7c 01       	movw	r14, r24
	//tan(x) = sin(x)/cos(x)
	if (degrees == 90 || degrees == -90 || degrees == 270 || degrees == -270)//blows up
     86e:	8a e5       	ldi	r24, 0x5A	; 90
     870:	c8 16       	cp	r12, r24
     872:	d1 04       	cpc	r13, r1
     874:	e1 04       	cpc	r14, r1
     876:	f1 04       	cpc	r15, r1
     878:	a1 f1       	breq	.+104    	; 0x8e2 <tan_SoR+0x84>
     87a:	86 ea       	ldi	r24, 0xA6	; 166
     87c:	c8 16       	cp	r12, r24
     87e:	8f ef       	ldi	r24, 0xFF	; 255
     880:	d8 06       	cpc	r13, r24
     882:	8f ef       	ldi	r24, 0xFF	; 255
     884:	e8 06       	cpc	r14, r24
     886:	8f ef       	ldi	r24, 0xFF	; 255
     888:	f8 06       	cpc	r15, r24
     88a:	59 f1       	breq	.+86     	; 0x8e2 <tan_SoR+0x84>
     88c:	8e e0       	ldi	r24, 0x0E	; 14
     88e:	c8 16       	cp	r12, r24
     890:	81 e0       	ldi	r24, 0x01	; 1
     892:	d8 06       	cpc	r13, r24
     894:	80 e0       	ldi	r24, 0x00	; 0
     896:	e8 06       	cpc	r14, r24
     898:	80 e0       	ldi	r24, 0x00	; 0
     89a:	f8 06       	cpc	r15, r24
     89c:	11 f1       	breq	.+68     	; 0x8e2 <tan_SoR+0x84>
     89e:	82 ef       	ldi	r24, 0xF2	; 242
     8a0:	c8 16       	cp	r12, r24
     8a2:	8e ef       	ldi	r24, 0xFE	; 254
     8a4:	d8 06       	cpc	r13, r24
     8a6:	8f ef       	ldi	r24, 0xFF	; 255
     8a8:	e8 06       	cpc	r14, r24
     8aa:	8f ef       	ldi	r24, 0xFF	; 255
     8ac:	f8 06       	cpc	r15, r24
     8ae:	c9 f0       	breq	.+50     	; 0x8e2 <tan_SoR+0x84>
		return 0;//what else should I return?!?!?
	return sin_SoR(degrees)/cos_SoR(degrees)*10;
     8b0:	c7 01       	movw	r24, r14
     8b2:	b6 01       	movw	r22, r12
     8b4:	0e 94 00 04 	call	0x800	; 0x800 <sin_SoR>
     8b8:	8c 01       	movw	r16, r24
     8ba:	c7 01       	movw	r24, r14
     8bc:	b6 01       	movw	r22, r12
     8be:	0e 94 d5 03 	call	0x7aa	; 0x7aa <cos_SoR>
     8c2:	bc 01       	movw	r22, r24
     8c4:	c8 01       	movw	r24, r16
     8c6:	0e 94 c8 20 	call	0x4190	; 0x4190 <__divmodhi4>
     8ca:	cb 01       	movw	r24, r22
     8cc:	9b 01       	movw	r18, r22
     8ce:	73 e0       	ldi	r23, 0x03	; 3
     8d0:	22 0f       	add	r18, r18
     8d2:	33 1f       	adc	r19, r19
     8d4:	7a 95       	dec	r23
     8d6:	e1 f7       	brne	.-8      	; 0x8d0 <tan_SoR+0x72>
     8d8:	88 0f       	add	r24, r24
     8da:	99 1f       	adc	r25, r25
     8dc:	28 0f       	add	r18, r24
     8de:	39 1f       	adc	r19, r25
     8e0:	02 c0       	rjmp	.+4      	; 0x8e6 <tan_SoR+0x88>
     8e2:	20 e0       	ldi	r18, 0x00	; 0
     8e4:	30 e0       	ldi	r19, 0x00	; 0
	}
     8e6:	c9 01       	movw	r24, r18
     8e8:	1f 91       	pop	r17
     8ea:	0f 91       	pop	r16
     8ec:	ff 90       	pop	r15
     8ee:	ef 90       	pop	r14
     8f0:	df 90       	pop	r13
     8f2:	cf 90       	pop	r12
     8f4:	08 95       	ret

000008f6 <navupdate>:

//double			_omega;
//double			_veloc;


void navupdate( unsigned int ranges[nScans], double* _veloc, double* _omega ) {
     8f6:	2f 92       	push	r2
     8f8:	3f 92       	push	r3
     8fa:	4f 92       	push	r4
     8fc:	5f 92       	push	r5
     8fe:	6f 92       	push	r6
     900:	7f 92       	push	r7
     902:	8f 92       	push	r8
     904:	9f 92       	push	r9
     906:	af 92       	push	r10
     908:	bf 92       	push	r11
     90a:	cf 92       	push	r12
     90c:	df 92       	push	r13
     90e:	ef 92       	push	r14
     910:	ff 92       	push	r15
     912:	0f 93       	push	r16
     914:	1f 93       	push	r17
     916:	df 93       	push	r29
     918:	cf 93       	push	r28
     91a:	cd b7       	in	r28, 0x3d	; 61
     91c:	de b7       	in	r29, 0x3e	; 62
     91e:	28 97       	sbiw	r28, 0x08	; 8
     920:	0f b6       	in	r0, 0x3f	; 63
     922:	f8 94       	cli
     924:	de bf       	out	0x3e, r29	; 62
     926:	0f be       	out	0x3f, r0	; 63
     928:	cd bf       	out	0x3d, r28	; 61
     92a:	8c 01       	movw	r16, r24
     92c:	7e 83       	std	Y+6, r23	; 0x06
     92e:	6d 83       	std	Y+5, r22	; 0x05
     930:	3a 01       	movw	r6, r20
	//.RESET PICK-OFFS
	*_omega = 0; 
     932:	80 e0       	ldi	r24, 0x00	; 0
     934:	90 e0       	ldi	r25, 0x00	; 0
     936:	a0 e0       	ldi	r26, 0x00	; 0
     938:	b0 e0       	ldi	r27, 0x00	; 0
     93a:	fa 01       	movw	r30, r20
     93c:	80 83       	st	Z, r24
     93e:	91 83       	std	Z+1, r25	; 0x01
     940:	a2 83       	std	Z+2, r26	; 0x02
     942:	b3 83       	std	Z+3, r27	; 0x03
	*_veloc = 0;
     944:	fb 01       	movw	r30, r22
     946:	80 83       	st	Z, r24
     948:	91 83       	std	Z+1, r25	; 0x01
     94a:	a2 83       	std	Z+2, r26	; 0x02
     94c:	b3 83       	std	Z+3, r27	; 0x03
     94e:	ee 24       	eor	r14, r14
     950:	ff 24       	eor	r15, r15
	double	total_pot        ,
			effective_pot 	 ;
	
	//.INITIAL RANGE-SUM
	for( int i=0; i<nScans; i++ ) {
		total_pot+=ranges[i];
     952:	f8 01       	movw	r30, r16
     954:	ee 0d       	add	r30, r14
     956:	ff 1d       	adc	r31, r15
     958:	60 81       	ld	r22, Z
     95a:	71 81       	ldd	r23, Z+1	; 0x01
     95c:	80 e0       	ldi	r24, 0x00	; 0
     95e:	90 e0       	ldi	r25, 0x00	; 0
     960:	0e 94 dc 1d 	call	0x3bb8	; 0x3bb8 <__floatunsisf>
     964:	9b 01       	movw	r18, r22
     966:	ac 01       	movw	r20, r24
     968:	69 81       	ldd	r22, Y+1	; 0x01
     96a:	7a 81       	ldd	r23, Y+2	; 0x02
     96c:	8b 81       	ldd	r24, Y+3	; 0x03
     96e:	9c 81       	ldd	r25, Y+4	; 0x04
     970:	0e 94 e0 1c 	call	0x39c0	; 0x39c0 <__addsf3>
     974:	69 83       	std	Y+1, r22	; 0x01
     976:	7a 83       	std	Y+2, r23	; 0x02
     978:	8b 83       	std	Y+3, r24	; 0x03
     97a:	9c 83       	std	Y+4, r25	; 0x04
     97c:	22 e0       	ldi	r18, 0x02	; 2
     97e:	30 e0       	ldi	r19, 0x00	; 0
     980:	e2 0e       	add	r14, r18
     982:	f3 1e       	adc	r15, r19
	
	double	total_pot        ,
			effective_pot 	 ;
	
	//.INITIAL RANGE-SUM
	for( int i=0; i<nScans; i++ ) {
     984:	30 ed       	ldi	r19, 0xD0	; 208
     986:	e3 16       	cp	r14, r19
     988:	32 e0       	ldi	r19, 0x02	; 2
     98a:	f3 06       	cpc	r15, r19
     98c:	11 f7       	brne	.-60     	; 0x952 <navupdate+0x5c>
     98e:	48 01       	movw	r8, r16
     990:	ee ec       	ldi	r30, 0xCE	; 206
     992:	ae 2e       	mov	r10, r30
     994:	e2 e0       	ldi	r30, 0x02	; 2
     996:	be 2e       	mov	r11, r30
     998:	a0 0e       	add	r10, r16
     99a:	b1 1e       	adc	r11, r17
     99c:	cc 24       	eor	r12, r12
     99e:	dd 24       	eor	r13, r13
		total_pot+=ranges[i];
	}
	for( int i=0; i<nScans; i++ ) {
		//.POTENTIAL FIELD AREA
		effective_pot = (ranges[i]-robotwidth)/total_pot;
     9a0:	f4 01       	movw	r30, r8
     9a2:	01 90       	ld	r0, Z+
     9a4:	f0 81       	ld	r31, Z
     9a6:	e0 2d       	mov	r30, r0
     9a8:	f8 87       	std	Y+8, r31	; 0x08
     9aa:	ef 83       	std	Y+7, r30	; 0x07
		*_omega += rel2head(i)/effective_pot;
     9ac:	f3 01       	movw	r30, r6
     9ae:	20 80       	ld	r2, Z
     9b0:	31 80       	ldd	r3, Z+1	; 0x01
     9b2:	42 80       	ldd	r4, Z+2	; 0x02
     9b4:	53 80       	ldd	r5, Z+3	; 0x03
     9b6:	b6 01       	movw	r22, r12
     9b8:	88 27       	eor	r24, r24
     9ba:	77 fd       	sbrc	r23, 7
     9bc:	80 95       	com	r24
     9be:	98 2f       	mov	r25, r24
     9c0:	f4 eb       	ldi	r31, 0xB4	; 180
     9c2:	cf 16       	cp	r12, r31
     9c4:	d1 04       	cpc	r13, r1
     9c6:	6c f4       	brge	.+26     	; 0x9e2 <navupdate+0xec>
     9c8:	0e 94 de 1d 	call	0x3bbc	; 0x3bbc <__floatsisf>
     9cc:	2b ed       	ldi	r18, 0xDB	; 219
     9ce:	3f e0       	ldi	r19, 0x0F	; 15
     9d0:	49 e4       	ldi	r20, 0x49	; 73
     9d2:	50 e4       	ldi	r21, 0x40	; 64
     9d4:	0e 94 92 1e 	call	0x3d24	; 0x3d24 <__mulsf3>
     9d8:	20 e0       	ldi	r18, 0x00	; 0
     9da:	30 e0       	ldi	r19, 0x00	; 0
     9dc:	44 e3       	ldi	r20, 0x34	; 52
     9de:	53 e4       	ldi	r21, 0x43	; 67
     9e0:	2d c0       	rjmp	.+90     	; 0xa3c <navupdate+0x146>
     9e2:	0e 94 de 1d 	call	0x3bbc	; 0x3bbc <__floatsisf>
     9e6:	2b ed       	ldi	r18, 0xDB	; 219
     9e8:	3f e0       	ldi	r19, 0x0F	; 15
     9ea:	49 e4       	ldi	r20, 0x49	; 73
     9ec:	50 e4       	ldi	r21, 0x40	; 64
     9ee:	0e 94 92 1e 	call	0x3d24	; 0x3d24 <__mulsf3>
     9f2:	20 e0       	ldi	r18, 0x00	; 0
     9f4:	30 e0       	ldi	r19, 0x00	; 0
     9f6:	44 e3       	ldi	r20, 0x34	; 52
     9f8:	53 e4       	ldi	r21, 0x43	; 67
     9fa:	0e 94 48 1d 	call	0x3a90	; 0x3a90 <__divsf3>
     9fe:	2b ed       	ldi	r18, 0xDB	; 219
     a00:	3f e0       	ldi	r19, 0x0F	; 15
     a02:	49 ec       	ldi	r20, 0xC9	; 201
     a04:	50 e4       	ldi	r21, 0x40	; 64
     a06:	0e 94 df 1c 	call	0x39be	; 0x39be <__subsf3>
     a0a:	7b 01       	movw	r14, r22
     a0c:	8c 01       	movw	r16, r24
     a0e:	2f 81       	ldd	r18, Y+7	; 0x07
     a10:	38 85       	ldd	r19, Y+8	; 0x08
     a12:	24 51       	subi	r18, 0x14	; 20
     a14:	30 40       	sbci	r19, 0x00	; 0
     a16:	b9 01       	movw	r22, r18
     a18:	80 e0       	ldi	r24, 0x00	; 0
     a1a:	90 e0       	ldi	r25, 0x00	; 0
     a1c:	2c 5e       	subi	r18, 0xEC	; 236
     a1e:	3f 4f       	sbci	r19, 0xFF	; 255
     a20:	38 87       	std	Y+8, r19	; 0x08
     a22:	2f 83       	std	Y+7, r18	; 0x07
     a24:	0e 94 dc 1d 	call	0x3bb8	; 0x3bb8 <__floatunsisf>
     a28:	29 81       	ldd	r18, Y+1	; 0x01
     a2a:	3a 81       	ldd	r19, Y+2	; 0x02
     a2c:	4b 81       	ldd	r20, Y+3	; 0x03
     a2e:	5c 81       	ldd	r21, Y+4	; 0x04
     a30:	0e 94 48 1d 	call	0x3a90	; 0x3a90 <__divsf3>
     a34:	9b 01       	movw	r18, r22
     a36:	ac 01       	movw	r20, r24
     a38:	c8 01       	movw	r24, r16
     a3a:	b7 01       	movw	r22, r14
     a3c:	0e 94 48 1d 	call	0x3a90	; 0x3a90 <__divsf3>
     a40:	9b 01       	movw	r18, r22
     a42:	ac 01       	movw	r20, r24
     a44:	c2 01       	movw	r24, r4
     a46:	b1 01       	movw	r22, r2
     a48:	0e 94 e0 1c 	call	0x39c0	; 0x39c0 <__addsf3>
     a4c:	7b 01       	movw	r14, r22
     a4e:	8c 01       	movw	r16, r24
     a50:	f3 01       	movw	r30, r6
     a52:	60 83       	st	Z, r22
     a54:	71 83       	std	Z+1, r23	; 0x01
     a56:	82 83       	std	Z+2, r24	; 0x02
     a58:	93 83       	std	Z+3, r25	; 0x03
		//.SIMPLE L-R WALL FOLLOWING
		if( (i>44) && (i<135-blinder)){
     a5a:	c6 01       	movw	r24, r12
     a5c:	8d 97       	sbiw	r24, 0x2d	; 45
     a5e:	c2 97       	sbiw	r24, 0x32	; 50
     a60:	e0 f4       	brcc	.+56     	; 0xa9a <navupdate+0x1a4>
			*_omega += (ranges[i]-ranges[360-i-1])/scaling;
     a62:	f5 01       	movw	r30, r10
     a64:	80 81       	ld	r24, Z
     a66:	91 81       	ldd	r25, Z+1	; 0x01
     a68:	6f 81       	ldd	r22, Y+7	; 0x07
     a6a:	78 85       	ldd	r23, Y+8	; 0x08
     a6c:	68 1b       	sub	r22, r24
     a6e:	79 0b       	sbc	r23, r25
     a70:	80 e0       	ldi	r24, 0x00	; 0
     a72:	90 e0       	ldi	r25, 0x00	; 0
     a74:	0e 94 dc 1d 	call	0x3bb8	; 0x3bb8 <__floatunsisf>
     a78:	20 e0       	ldi	r18, 0x00	; 0
     a7a:	30 e4       	ldi	r19, 0x40	; 64
     a7c:	4c e1       	ldi	r20, 0x1C	; 28
     a7e:	56 e4       	ldi	r21, 0x46	; 70
     a80:	0e 94 48 1d 	call	0x3a90	; 0x3a90 <__divsf3>
     a84:	9b 01       	movw	r18, r22
     a86:	ac 01       	movw	r20, r24
     a88:	c8 01       	movw	r24, r16
     a8a:	b7 01       	movw	r22, r14
     a8c:	0e 94 e0 1c 	call	0x39c0	; 0x39c0 <__addsf3>
     a90:	f3 01       	movw	r30, r6
     a92:	60 83       	st	Z, r22
     a94:	71 83       	std	Z+1, r23	; 0x01
     a96:	82 83       	std	Z+2, r24	; 0x02
     a98:	93 83       	std	Z+3, r25	; 0x03
		}
		//.VELOCITY RECALCULATION
		if( i>44 ){
     a9a:	fd e2       	ldi	r31, 0x2D	; 45
     a9c:	cf 16       	cp	r12, r31
     a9e:	d1 04       	cpc	r13, r1
     aa0:	14 f1       	brlt	.+68     	; 0xae6 <navupdate+0x1f0>
			*_veloc += ((ranges[i]      -robotwidth)
     aa2:	f5 01       	movw	r30, r10
     aa4:	80 81       	ld	r24, Z
     aa6:	91 81       	ldd	r25, Z+1	; 0x01
     aa8:	2f 81       	ldd	r18, Y+7	; 0x07
     aaa:	38 85       	ldd	r19, Y+8	; 0x08
     aac:	28 1b       	sub	r18, r24
     aae:	39 0b       	sbc	r19, r25
     ab0:	b9 01       	movw	r22, r18
     ab2:	80 e0       	ldi	r24, 0x00	; 0
     ab4:	90 e0       	ldi	r25, 0x00	; 0
     ab6:	0e 94 dc 1d 	call	0x3bb8	; 0x3bb8 <__floatunsisf>
     aba:	20 e0       	ldi	r18, 0x00	; 0
     abc:	30 e4       	ldi	r19, 0x40	; 64
     abe:	4c e1       	ldi	r20, 0x1C	; 28
     ac0:	56 e4       	ldi	r21, 0x46	; 70
     ac2:	0e 94 48 1d 	call	0x3a90	; 0x3a90 <__divsf3>
     ac6:	9b 01       	movw	r18, r22
     ac8:	ac 01       	movw	r20, r24
     aca:	ed 81       	ldd	r30, Y+5	; 0x05
     acc:	fe 81       	ldd	r31, Y+6	; 0x06
     ace:	60 81       	ld	r22, Z
     ad0:	71 81       	ldd	r23, Z+1	; 0x01
     ad2:	82 81       	ldd	r24, Z+2	; 0x02
     ad4:	93 81       	ldd	r25, Z+3	; 0x03
     ad6:	0e 94 e0 1c 	call	0x39c0	; 0x39c0 <__addsf3>
     ada:	ed 81       	ldd	r30, Y+5	; 0x05
     adc:	fe 81       	ldd	r31, Y+6	; 0x06
     ade:	60 83       	st	Z, r22
     ae0:	71 83       	std	Z+1, r23	; 0x01
     ae2:	82 83       	std	Z+2, r24	; 0x02
     ae4:	93 83       	std	Z+3, r25	; 0x03
	
	//.INITIAL RANGE-SUM
	for( int i=0; i<nScans; i++ ) {
		total_pot+=ranges[i];
	}
	for( int i=0; i<nScans; i++ ) {
     ae6:	08 94       	sec
     ae8:	c1 1c       	adc	r12, r1
     aea:	d1 1c       	adc	r13, r1
     aec:	22 e0       	ldi	r18, 0x02	; 2
     aee:	30 e0       	ldi	r19, 0x00	; 0
     af0:	82 0e       	add	r8, r18
     af2:	93 1e       	adc	r9, r19
     af4:	8e ef       	ldi	r24, 0xFE	; 254
     af6:	9f ef       	ldi	r25, 0xFF	; 255
     af8:	a8 0e       	add	r10, r24
     afa:	b9 1e       	adc	r11, r25
     afc:	98 e6       	ldi	r25, 0x68	; 104
     afe:	c9 16       	cp	r12, r25
     b00:	91 e0       	ldi	r25, 0x01	; 1
     b02:	d9 06       	cpc	r13, r25
     b04:	09 f0       	breq	.+2      	; 0xb08 <navupdate+0x212>
     b06:	4c cf       	rjmp	.-360    	; 0x9a0 <navupdate+0xaa>
			*_veloc += ((ranges[i]      -robotwidth)
					  -(ranges[360-i-1]-robotwidth))/scaling;
		}
	}

}
     b08:	28 96       	adiw	r28, 0x08	; 8
     b0a:	0f b6       	in	r0, 0x3f	; 63
     b0c:	f8 94       	cli
     b0e:	de bf       	out	0x3e, r29	; 62
     b10:	0f be       	out	0x3f, r0	; 63
     b12:	cd bf       	out	0x3d, r28	; 61
     b14:	cf 91       	pop	r28
     b16:	df 91       	pop	r29
     b18:	1f 91       	pop	r17
     b1a:	0f 91       	pop	r16
     b1c:	ff 90       	pop	r15
     b1e:	ef 90       	pop	r14
     b20:	df 90       	pop	r13
     b22:	cf 90       	pop	r12
     b24:	bf 90       	pop	r11
     b26:	af 90       	pop	r10
     b28:	9f 90       	pop	r9
     b2a:	8f 90       	pop	r8
     b2c:	7f 90       	pop	r7
     b2e:	6f 90       	pop	r6
     b30:	5f 90       	pop	r5
     b32:	4f 90       	pop	r4
     b34:	3f 90       	pop	r3
     b36:	2f 90       	pop	r2
     b38:	08 95       	ret

00000b3a <lbRcv>:
//-----------------------------**&&**


void lbRcv(unsigned char c){
		
}
     b3a:	08 95       	ret

00000b3c <send_frame>:

/*************************************************/



void send_frame(float velocity, float omega){
     b3c:	2f 92       	push	r2
     b3e:	3f 92       	push	r3
     b40:	4f 92       	push	r4
     b42:	5f 92       	push	r5
     b44:	6f 92       	push	r6
     b46:	7f 92       	push	r7
     b48:	8f 92       	push	r8
     b4a:	9f 92       	push	r9
     b4c:	af 92       	push	r10
     b4e:	bf 92       	push	r11
     b50:	cf 92       	push	r12
     b52:	df 92       	push	r13
     b54:	ef 92       	push	r14
     b56:	ff 92       	push	r15
     b58:	0f 93       	push	r16
     b5a:	1f 93       	push	r17
     b5c:	06 2f       	mov	r16, r22
     b5e:	f7 2e       	mov	r15, r23
     b60:	e8 2e       	mov	r14, r24
     b62:	d9 2e       	mov	r13, r25
     b64:	c2 2e       	mov	r12, r18
     b66:	b3 2e       	mov	r11, r19
     b68:	a4 2e       	mov	r10, r20
     b6a:	95 2e       	mov	r9, r21
//send data frame
	
	// Break the floats into 4 bytes
	union u_vel fltuint8_velocity;
	union u_ome fltuint8_omega;
	fltuint8_velocity.f_vel = velocity;
     b6c:	17 2f       	mov	r17, r23
	fltuint8_omega.f_ome = omega;
     b6e:	36 01       	movw	r6, r12
     b70:	25 01       	movw	r4, r10
		
	// Send header
	uart0SendByte(0xFA);
     b72:	8a ef       	ldi	r24, 0xFA	; 250
     b74:	0e 94 fd 0f 	call	0x1ffa	; 0x1ffa <uart0SendByte>
	//rprintfu08(0xFA);

	// Send linear velocity
	uart0SendByte(fltuint8_velocity.arr_vel[0]);
     b78:	80 2f       	mov	r24, r16
     b7a:	0e 94 fd 0f 	call	0x1ffa	; 0x1ffa <uart0SendByte>
	uart0SendByte(fltuint8_velocity.arr_vel[1]);
     b7e:	8f 2d       	mov	r24, r15
     b80:	0e 94 fd 0f 	call	0x1ffa	; 0x1ffa <uart0SendByte>
	uart0SendByte(fltuint8_velocity.arr_vel[2]);
     b84:	8e 2d       	mov	r24, r14
     b86:	0e 94 fd 0f 	call	0x1ffa	; 0x1ffa <uart0SendByte>
	uart0SendByte(fltuint8_velocity.arr_vel[3]);
     b8a:	8d 2d       	mov	r24, r13
     b8c:	0e 94 fd 0f 	call	0x1ffa	; 0x1ffa <uart0SendByte>
	//rprintfu08(fltuint8_velocity.arr_vel[1]);
	//rprintfu08(fltuint8_velocity.arr_vel[2]);
	//rprintfu08(fltuint8_velocity.arr_vel[3]);

	// Send angular velocity
	uart0SendByte(fltuint8_omega.arr_ome[0]);
     b90:	8c 2d       	mov	r24, r12
     b92:	0e 94 fd 0f 	call	0x1ffa	; 0x1ffa <uart0SendByte>
	uart0SendByte(fltuint8_omega.arr_ome[1]);
     b96:	8b 2d       	mov	r24, r11
     b98:	0e 94 fd 0f 	call	0x1ffa	; 0x1ffa <uart0SendByte>
	uart0SendByte(fltuint8_omega.arr_ome[2]);
     b9c:	8a 2d       	mov	r24, r10
     b9e:	0e 94 fd 0f 	call	0x1ffa	; 0x1ffa <uart0SendByte>
	uart0SendByte(fltuint8_omega.arr_ome[3]);
     ba2:	89 2d       	mov	r24, r9
     ba4:	0e 94 fd 0f 	call	0x1ffa	; 0x1ffa <uart0SendByte>
	// Send checksum
	uint8_t chk = fltuint8_velocity.arr_vel[0] + fltuint8_velocity.arr_vel[1] + fltuint8_velocity.arr_vel[2]
	+ fltuint8_velocity.arr_vel[3] + fltuint8_omega.arr_ome[0] + fltuint8_omega.arr_ome[1] 
	+ fltuint8_omega.arr_ome[2] + fltuint8_omega.arr_ome[3];

	uart0SendByte(chk);
     ba8:	10 0f       	add	r17, r16
     baa:	1e 0d       	add	r17, r14
     bac:	17 0d       	add	r17, r7
     bae:	16 0d       	add	r17, r6
     bb0:	15 0d       	add	r17, r5
     bb2:	14 0d       	add	r17, r4
     bb4:	81 2f       	mov	r24, r17
     bb6:	89 0d       	add	r24, r9
     bb8:	0e 94 fd 0f 	call	0x1ffa	; 0x1ffa <uart0SendByte>
	//rprintfu08(chk);
}
     bbc:	1f 91       	pop	r17
     bbe:	0f 91       	pop	r16
     bc0:	ff 90       	pop	r15
     bc2:	ef 90       	pop	r14
     bc4:	df 90       	pop	r13
     bc6:	cf 90       	pop	r12
     bc8:	bf 90       	pop	r11
     bca:	af 90       	pop	r10
     bcc:	9f 90       	pop	r9
     bce:	8f 90       	pop	r8
     bd0:	7f 90       	pop	r7
     bd2:	6f 90       	pop	r6
     bd4:	5f 90       	pop	r5
     bd6:	4f 90       	pop	r4
     bd8:	3f 90       	pop	r3
     bda:	2f 90       	pop	r2
     bdc:	08 95       	ret

00000bde <right_wall>:

void right_wall(uint16_t range[]){
     bde:	4f 92       	push	r4
     be0:	5f 92       	push	r5
     be2:	6f 92       	push	r6
     be4:	7f 92       	push	r7
     be6:	8f 92       	push	r8
     be8:	9f 92       	push	r9
     bea:	af 92       	push	r10
     bec:	bf 92       	push	r11
     bee:	cf 92       	push	r12
     bf0:	df 92       	push	r13
     bf2:	ef 92       	push	r14
     bf4:	ff 92       	push	r15
     bf6:	0f 93       	push	r16
     bf8:	1f 93       	push	r17
     bfa:	cf 93       	push	r28
     bfc:	df 93       	push	r29
     bfe:	4c 01       	movw	r8, r24
     c00:	ec 01       	movw	r28, r24
     c02:	c4 53       	subi	r28, 0x34	; 52
     c04:	df 4f       	sbci	r29, 0xFF	; 255
     c06:	cc 24       	eor	r12, r12
     c08:	dd 24       	eor	r13, r13
     c0a:	0f 2e       	mov	r0, r31
     c0c:	f0 e0       	ldi	r31, 0x00	; 0
     c0e:	ef 2e       	mov	r14, r31
     c10:	f0 e0       	ldi	r31, 0x00	; 0
     c12:	ff 2e       	mov	r15, r31
     c14:	f0 e0       	ldi	r31, 0x00	; 0
     c16:	0f 2f       	mov	r16, r31
     c18:	f0 e0       	ldi	r31, 0x00	; 0
     c1a:	1f 2f       	mov	r17, r31
     c1c:	f0 2d       	mov	r31, r0
		uint8_t f_ndx = 358 + r_ndx;
		// Accomodate wrap around
		if(f_ndx > 359){
			f_ndx -= 360;
		}
		if(range[f_ndx] > MIN_RANGE){
     c1e:	68 81       	ld	r22, Y
     c20:	79 81       	ldd	r23, Y+1	; 0x01
     c22:	67 39       	cpi	r22, 0x97	; 151
     c24:	71 05       	cpc	r23, r1
     c26:	68 f0       	brcs	.+26     	; 0xc42 <right_wall+0x64>
			f_rng_avg += (float)range[f_ndx];
     c28:	80 e0       	ldi	r24, 0x00	; 0
     c2a:	90 e0       	ldi	r25, 0x00	; 0
     c2c:	0e 94 dc 1d 	call	0x3bb8	; 0x3bb8 <__floatunsisf>
     c30:	9b 01       	movw	r18, r22
     c32:	ac 01       	movw	r20, r24
     c34:	c8 01       	movw	r24, r16
     c36:	b7 01       	movw	r22, r14
     c38:	0e 94 e0 1c 	call	0x39c0	; 0x39c0 <__addsf3>
     c3c:	7b 01       	movw	r14, r22
     c3e:	8c 01       	movw	r16, r24
			f_cntr++;
     c40:	d3 94       	inc	r13
	uint8_t r_cntr = 0;
	float f_rng_avg = 0;
	float r_rng_avg = 0;
	const uint8_t MIN_RANGE = 150; // mm
	// Calculate the average of the front 5 valid beams
	for(uint8_t r_ndx = 0; r_ndx < 5; r_ndx++){
     c42:	c3 94       	inc	r12
     c44:	22 96       	adiw	r28, 0x02	; 2
     c46:	85 e0       	ldi	r24, 0x05	; 5
     c48:	c8 16       	cp	r12, r24
     c4a:	49 f7       	brne	.-46     	; 0xc1e <right_wall+0x40>
		if(range[f_ndx] > MIN_RANGE){
			f_rng_avg += (float)range[f_ndx];
			f_cntr++;
		}
	}
	if(f_cntr != 0){
     c4c:	dd 20       	and	r13, r13
     c4e:	71 f0       	breq	.+28     	; 0xc6c <right_wall+0x8e>
		f_rng_avg = f_rng_avg/(float)f_cntr;
     c50:	6d 2d       	mov	r22, r13
     c52:	70 e0       	ldi	r23, 0x00	; 0
     c54:	80 e0       	ldi	r24, 0x00	; 0
     c56:	90 e0       	ldi	r25, 0x00	; 0
     c58:	0e 94 dc 1d 	call	0x3bb8	; 0x3bb8 <__floatunsisf>
     c5c:	9b 01       	movw	r18, r22
     c5e:	ac 01       	movw	r20, r24
     c60:	c8 01       	movw	r24, r16
     c62:	b7 01       	movw	r22, r14
     c64:	0e 94 48 1d 	call	0x3a90	; 0x3a90 <__divsf3>
     c68:	7b 01       	movw	r14, r22
     c6a:	8c 01       	movw	r16, r24
	}
//	rprintf("Front Range: ");
//	rprintfFloat(5, f_rng_avg);
//	rprintfCRLF();
	// Produce a linear velocity using sigmoid
	lin_v = 30*pow(2.0,(f_rng_avg/100)-5)/(pow(2.0,(f_rng_avg/100)-5) + 4.0);
     c6c:	c8 01       	movw	r24, r16
     c6e:	b7 01       	movw	r22, r14
     c70:	20 e0       	ldi	r18, 0x00	; 0
     c72:	30 e0       	ldi	r19, 0x00	; 0
     c74:	48 ec       	ldi	r20, 0xC8	; 200
     c76:	52 e4       	ldi	r21, 0x42	; 66
     c78:	0e 94 48 1d 	call	0x3a90	; 0x3a90 <__divsf3>
     c7c:	20 e0       	ldi	r18, 0x00	; 0
     c7e:	30 e0       	ldi	r19, 0x00	; 0
     c80:	40 ea       	ldi	r20, 0xA0	; 160
     c82:	50 e4       	ldi	r21, 0x40	; 64
     c84:	0e 94 df 1c 	call	0x39be	; 0x39be <__subsf3>
     c88:	9b 01       	movw	r18, r22
     c8a:	ac 01       	movw	r20, r24
     c8c:	60 e0       	ldi	r22, 0x00	; 0
     c8e:	70 e0       	ldi	r23, 0x00	; 0
     c90:	80 e0       	ldi	r24, 0x00	; 0
     c92:	90 e4       	ldi	r25, 0x40	; 64
     c94:	0e 94 f5 1e 	call	0x3dea	; 0x3dea <pow>
     c98:	7b 01       	movw	r14, r22
     c9a:	8c 01       	movw	r16, r24
     c9c:	c8 01       	movw	r24, r16
     c9e:	b7 01       	movw	r22, r14
     ca0:	20 e0       	ldi	r18, 0x00	; 0
     ca2:	30 e0       	ldi	r19, 0x00	; 0
     ca4:	40 ef       	ldi	r20, 0xF0	; 240
     ca6:	51 e4       	ldi	r21, 0x41	; 65
     ca8:	0e 94 92 1e 	call	0x3d24	; 0x3d24 <__mulsf3>
     cac:	5b 01       	movw	r10, r22
     cae:	6c 01       	movw	r12, r24
     cb0:	c8 01       	movw	r24, r16
     cb2:	b7 01       	movw	r22, r14
     cb4:	20 e0       	ldi	r18, 0x00	; 0
     cb6:	30 e0       	ldi	r19, 0x00	; 0
     cb8:	40 e8       	ldi	r20, 0x80	; 128
     cba:	50 e4       	ldi	r21, 0x40	; 64
     cbc:	0e 94 e0 1c 	call	0x39c0	; 0x39c0 <__addsf3>
     cc0:	9b 01       	movw	r18, r22
     cc2:	ac 01       	movw	r20, r24
     cc4:	c6 01       	movw	r24, r12
     cc6:	b5 01       	movw	r22, r10
     cc8:	0e 94 48 1d 	call	0x3a90	; 0x3a90 <__divsf3>
     ccc:	76 2e       	mov	r7, r22
     cce:	67 2e       	mov	r6, r23
     cd0:	58 2e       	mov	r5, r24
     cd2:	49 2e       	mov	r4, r25
     cd4:	f0 e7       	ldi	r31, 0x70	; 112
     cd6:	cf 2e       	mov	r12, r31
     cd8:	f2 e0       	ldi	r31, 0x02	; 2
     cda:	df 2e       	mov	r13, r31
     cdc:	c8 0c       	add	r12, r8
     cde:	d9 1c       	adc	r13, r9
     ce0:	c8 e3       	ldi	r28, 0x38	; 56
     ce2:	d1 e0       	ldi	r29, 0x01	; 1
     ce4:	aa 24       	eor	r10, r10
     ce6:	0f 2e       	mov	r0, r31
     ce8:	f0 e0       	ldi	r31, 0x00	; 0
     cea:	ef 2e       	mov	r14, r31
     cec:	f0 e0       	ldi	r31, 0x00	; 0
     cee:	ff 2e       	mov	r15, r31
     cf0:	f0 e0       	ldi	r31, 0x00	; 0
     cf2:	0f 2f       	mov	r16, r31
     cf4:	f0 e0       	ldi	r31, 0x00	; 0
     cf6:	1f 2f       	mov	r17, r31
     cf8:	f0 2d       	mov	r31, r0

	// Calculate the average of the 5 right beams about -45 degrees
	for(uint16_t r_ndx = 312; r_ndx < 317; r_ndx++){
		
		if(range[r_ndx] > MIN_RANGE){
     cfa:	f6 01       	movw	r30, r12
     cfc:	60 81       	ld	r22, Z
     cfe:	71 81       	ldd	r23, Z+1	; 0x01
     d00:	67 39       	cpi	r22, 0x97	; 151
     d02:	71 05       	cpc	r23, r1
     d04:	68 f0       	brcs	.+26     	; 0xd20 <right_wall+0x142>
			r_rng_avg += (float)range[r_ndx];
     d06:	80 e0       	ldi	r24, 0x00	; 0
     d08:	90 e0       	ldi	r25, 0x00	; 0
     d0a:	0e 94 dc 1d 	call	0x3bb8	; 0x3bb8 <__floatunsisf>
     d0e:	9b 01       	movw	r18, r22
     d10:	ac 01       	movw	r20, r24
     d12:	c8 01       	movw	r24, r16
     d14:	b7 01       	movw	r22, r14
     d16:	0e 94 e0 1c 	call	0x39c0	; 0x39c0 <__addsf3>
     d1a:	7b 01       	movw	r14, r22
     d1c:	8c 01       	movw	r16, r24
			r_cntr++;
     d1e:	a3 94       	inc	r10
//	rprintfCRLF();
	// Produce a linear velocity using sigmoid
	lin_v = 30*pow(2.0,(f_rng_avg/100)-5)/(pow(2.0,(f_rng_avg/100)-5) + 4.0);

	// Calculate the average of the 5 right beams about -45 degrees
	for(uint16_t r_ndx = 312; r_ndx < 317; r_ndx++){
     d20:	21 96       	adiw	r28, 0x01	; 1
     d22:	82 e0       	ldi	r24, 0x02	; 2
     d24:	90 e0       	ldi	r25, 0x00	; 0
     d26:	c8 0e       	add	r12, r24
     d28:	d9 1e       	adc	r13, r25
     d2a:	91 e0       	ldi	r25, 0x01	; 1
     d2c:	cd 33       	cpi	r28, 0x3D	; 61
     d2e:	d9 07       	cpc	r29, r25
     d30:	21 f7       	brne	.-56     	; 0xcfa <right_wall+0x11c>
		if(range[r_ndx] > MIN_RANGE){
			r_rng_avg += (float)range[r_ndx];
			r_cntr++;
		}
	}
	if(r_cntr != 0){
     d32:	aa 20       	and	r10, r10
     d34:	71 f0       	breq	.+28     	; 0xd52 <right_wall+0x174>
		r_rng_avg = r_rng_avg/(float)r_cntr;
     d36:	6a 2d       	mov	r22, r10
     d38:	70 e0       	ldi	r23, 0x00	; 0
     d3a:	80 e0       	ldi	r24, 0x00	; 0
     d3c:	90 e0       	ldi	r25, 0x00	; 0
     d3e:	0e 94 dc 1d 	call	0x3bb8	; 0x3bb8 <__floatunsisf>
     d42:	9b 01       	movw	r18, r22
     d44:	ac 01       	movw	r20, r24
     d46:	c8 01       	movw	r24, r16
     d48:	b7 01       	movw	r22, r14
     d4a:	0e 94 48 1d 	call	0x3a90	; 0x3a90 <__divsf3>
     d4e:	7b 01       	movw	r14, r22
     d50:	8c 01       	movw	r16, r24
	}
//	rprintf("Right Range: ");
//	rprintfFloat(5, r_rng_avg);
//	rprintfCRLF();

	ang_v = -0.3*(r_rng_avg-230)/sqrt(1 + square(r_rng_avg-230));
     d52:	c8 01       	movw	r24, r16
     d54:	b7 01       	movw	r22, r14
     d56:	20 e0       	ldi	r18, 0x00	; 0
     d58:	30 e0       	ldi	r19, 0x00	; 0
     d5a:	46 e6       	ldi	r20, 0x66	; 102
     d5c:	53 e4       	ldi	r21, 0x43	; 67
     d5e:	0e 94 df 1c 	call	0x39be	; 0x39be <__subsf3>
     d62:	5b 01       	movw	r10, r22
     d64:	6c 01       	movw	r12, r24
     d66:	0e 94 8f 1f 	call	0x3f1e	; 0x3f1e <square>
     d6a:	20 e0       	ldi	r18, 0x00	; 0
     d6c:	30 e0       	ldi	r19, 0x00	; 0
     d6e:	40 e8       	ldi	r20, 0x80	; 128
     d70:	5f e3       	ldi	r21, 0x3F	; 63
     d72:	0e 94 e0 1c 	call	0x39c0	; 0x39c0 <__addsf3>
     d76:	0e 94 45 1f 	call	0x3e8a	; 0x3e8a <sqrt>
     d7a:	7b 01       	movw	r14, r22
     d7c:	8c 01       	movw	r16, r24
     d7e:	c6 01       	movw	r24, r12
     d80:	b5 01       	movw	r22, r10
     d82:	2a e9       	ldi	r18, 0x9A	; 154
     d84:	39 e9       	ldi	r19, 0x99	; 153
     d86:	49 e9       	ldi	r20, 0x99	; 153
     d88:	5e eb       	ldi	r21, 0xBE	; 190
     d8a:	0e 94 92 1e 	call	0x3d24	; 0x3d24 <__mulsf3>
     d8e:	a8 01       	movw	r20, r16
     d90:	97 01       	movw	r18, r14
     d92:	0e 94 48 1d 	call	0x3a90	; 0x3a90 <__divsf3>
     d96:	7b 01       	movw	r14, r22
     d98:	8c 01       	movw	r16, r24

	send_frame(lin_v,ang_v);
     d9a:	27 2d       	mov	r18, r7
     d9c:	36 2d       	mov	r19, r6
     d9e:	45 2d       	mov	r20, r5
     da0:	54 2d       	mov	r21, r4
     da2:	b9 01       	movw	r22, r18
     da4:	ca 01       	movw	r24, r20
     da6:	97 01       	movw	r18, r14
     da8:	a8 01       	movw	r20, r16
     daa:	0e 94 9e 05 	call	0xb3c	; 0xb3c <send_frame>
	rprintf("400, ");
     dae:	00 d0       	rcall	.+0      	; 0xdb0 <right_wall+0x1d2>
     db0:	0f 92       	push	r0
     db2:	dd 24       	eor	r13, r13
     db4:	d3 94       	inc	r13
     db6:	ed b7       	in	r30, 0x3d	; 61
     db8:	fe b7       	in	r31, 0x3e	; 62
     dba:	d1 82       	std	Z+1, r13	; 0x01
     dbc:	86 ea       	ldi	r24, 0xA6	; 166
     dbe:	91 e0       	ldi	r25, 0x01	; 1
     dc0:	93 83       	std	Z+3, r25	; 0x03
     dc2:	82 83       	std	Z+2, r24	; 0x02
     dc4:	0e 94 67 16 	call	0x2cce	; 0x2cce <rprintf1RamRom>
	rprintfFloat(5,ang_v);
     dc8:	0f 90       	pop	r0
     dca:	0f 90       	pop	r0
     dcc:	0f 90       	pop	r0
     dce:	85 e0       	ldi	r24, 0x05	; 5
     dd0:	4e 2d       	mov	r20, r14
     dd2:	5f 2d       	mov	r21, r15
     dd4:	60 2f       	mov	r22, r16
     dd6:	71 2f       	mov	r23, r17
     dd8:	0e 94 9e 15 	call	0x2b3c	; 0x2b3c <rprintfFloat>
	rprintfCRLF();
     ddc:	0e 94 a7 14 	call	0x294e	; 0x294e <rprintfCRLF>
	rprintf("500, ");
     de0:	00 d0       	rcall	.+0      	; 0xde2 <right_wall+0x204>
     de2:	0f 92       	push	r0
     de4:	ed b7       	in	r30, 0x3d	; 61
     de6:	fe b7       	in	r31, 0x3e	; 62
     de8:	d1 82       	std	Z+1, r13	; 0x01
     dea:	80 ea       	ldi	r24, 0xA0	; 160
     dec:	91 e0       	ldi	r25, 0x01	; 1
     dee:	93 83       	std	Z+3, r25	; 0x03
     df0:	82 83       	std	Z+2, r24	; 0x02
     df2:	0e 94 67 16 	call	0x2cce	; 0x2cce <rprintf1RamRom>
	rprintfFloat(5,lin_v);
     df6:	0f 90       	pop	r0
     df8:	0f 90       	pop	r0
     dfa:	0f 90       	pop	r0
     dfc:	85 e0       	ldi	r24, 0x05	; 5
     dfe:	47 2d       	mov	r20, r7
     e00:	56 2d       	mov	r21, r6
     e02:	65 2d       	mov	r22, r5
     e04:	74 2d       	mov	r23, r4
     e06:	0e 94 9e 15 	call	0x2b3c	; 0x2b3c <rprintfFloat>
	rprintfCRLF();
     e0a:	0e 94 a7 14 	call	0x294e	; 0x294e <rprintfCRLF>

}
     e0e:	df 91       	pop	r29
     e10:	cf 91       	pop	r28
     e12:	1f 91       	pop	r17
     e14:	0f 91       	pop	r16
     e16:	ff 90       	pop	r15
     e18:	ef 90       	pop	r14
     e1a:	df 90       	pop	r13
     e1c:	cf 90       	pop	r12
     e1e:	bf 90       	pop	r11
     e20:	af 90       	pop	r10
     e22:	9f 90       	pop	r9
     e24:	8f 90       	pop	r8
     e26:	7f 90       	pop	r7
     e28:	6f 90       	pop	r6
     e2a:	5f 90       	pop	r5
     e2c:	4f 90       	pop	r4
     e2e:	08 95       	ret

00000e30 <prvSetupHardware>:
}

  


void prvSetupHardware(){
     e30:	0f 93       	push	r16
     e32:	1f 93       	push	r17
     e34:	cf 93       	push	r28
     e36:	df 93       	push	r29
	delay_cycles(65535);
	delay_cycles(65535);
	
	

	uartInit();  // initialize the UART (serial port)
     e38:	0e 94 af 13 	call	0x275e	; 0x275e <uartInit>
    uartSetBaudRate(0, 38400); // LB
     e3c:	80 e0       	ldi	r24, 0x00	; 0
     e3e:	40 e0       	ldi	r20, 0x00	; 0
     e40:	56 e9       	ldi	r21, 0x96	; 150
     e42:	60 e0       	ldi	r22, 0x00	; 0
     e44:	70 e0       	ldi	r23, 0x00	; 0
     e46:	0e 94 89 0f 	call	0x1f12	; 0x1f12 <uartSetBaudRate>
    uartSetBaudRate(1, 115200); // USB
     e4a:	81 e0       	ldi	r24, 0x01	; 1
     e4c:	40 e0       	ldi	r20, 0x00	; 0
     e4e:	52 ec       	ldi	r21, 0xC2	; 194
     e50:	61 e0       	ldi	r22, 0x01	; 1
     e52:	70 e0       	ldi	r23, 0x00	; 0
     e54:	0e 94 89 0f 	call	0x1f12	; 0x1f12 <uartSetBaudRate>
    uartSetBaudRate(2, 115200); // XBEE
     e58:	82 e0       	ldi	r24, 0x02	; 2
     e5a:	40 e0       	ldi	r20, 0x00	; 0
     e5c:	52 ec       	ldi	r21, 0xC2	; 194
     e5e:	61 e0       	ldi	r22, 0x01	; 1
     e60:	70 e0       	ldi	r23, 0x00	; 0
     e62:	0e 94 89 0f 	call	0x1f12	; 0x1f12 <uartSetBaudRate>
    uartSetBaudRate(3, 115200); // LDS
     e66:	83 e0       	ldi	r24, 0x03	; 3
     e68:	40 e0       	ldi	r20, 0x00	; 0
     e6a:	52 ec       	ldi	r21, 0xC2	; 194
     e6c:	61 e0       	ldi	r22, 0x01	; 1
     e6e:	70 e0       	ldi	r23, 0x00	; 0
     e70:	0e 94 89 0f 	call	0x1f12	; 0x1f12 <uartSetBaudRate>
	//G=Ground, T=Tx (connect to external Rx), R=Rx (connect to external Tx)

	rprintfInit(uart1SendByte);// initialize rprintf system and configure uart1 (USB) for rprintf
     e74:	82 e0       	ldi	r24, 0x02	; 2
     e76:	90 e1       	ldi	r25, 0x10	; 16
     e78:	0e 94 43 14 	call	0x2886	; 0x2886 <rprintfInit>
	//rprintfInit(uart1SendByte);// initialize rprintf system and configure uart1 (USB) for rprintf

	configure_ports(); // configure which ports are analog, digital, etc.
     e7c:	0e 94 ab 03 	call	0x756	; 0x756 <configure_ports>
	*/

	
	//UART ISR *** UART ISR ***
	
	uartSetRxHandler(0, &lbRcv);
     e80:	80 e0       	ldi	r24, 0x00	; 0
     e82:	6d e9       	ldi	r22, 0x9D	; 157
     e84:	75 e0       	ldi	r23, 0x05	; 5
     e86:	0e 94 7e 0f 	call	0x1efc	; 0x1efc <uartSetRxHandler>
	uartSetRxHandler(3, &LDSRcv);
     e8a:	83 e0       	ldi	r24, 0x03	; 3
     e8c:	69 e8       	ldi	r22, 0x89	; 137
     e8e:	79 e1       	ldi	r23, 0x19	; 25
     e90:	0e 94 7e 0f 	call	0x1efc	; 0x1efc <uartSetRxHandler>
//***************STATUS LED**************
//tank test
void LED_off(void)
	{PORT_ON(PORTB,6);}
void LED_on(void)
	{PORT_OFF(PORTB,6);}
     e94:	2e 98       	cbi	0x05, 6	; 5

	//UART ISR *** UART ISR ***

	LED_on();

	rprintf("\r\nSystem Warmed Up");
     e96:	00 d0       	rcall	.+0      	; 0xe98 <prvSetupHardware+0x68>
     e98:	0f 92       	push	r0
     e9a:	81 e0       	ldi	r24, 0x01	; 1
     e9c:	ed b7       	in	r30, 0x3d	; 61
     e9e:	fe b7       	in	r31, 0x3e	; 62
     ea0:	81 83       	std	Z+1, r24	; 0x01
     ea2:	89 ec       	ldi	r24, 0xC9	; 201
     ea4:	91 e0       	ldi	r25, 0x01	; 1
     ea6:	93 83       	std	Z+3, r25	; 0x03
     ea8:	82 83       	std	Z+2, r24	; 0x02
     eaa:	0e 94 67 16 	call	0x2cce	; 0x2cce <rprintf1RamRom>

	// initialize the timer system
 	init_timer0(TIMER_CLK_1024);
     eae:	0f 90       	pop	r0
     eb0:	0f 90       	pop	r0
     eb2:	0f 90       	pop	r0
     eb4:	85 e0       	ldi	r24, 0x05	; 5
     eb6:	0e 94 95 09 	call	0x132a	; 0x132a <init_timer0>
 	init_timer1(TIMER_CLK_64); // Timer 1 is initialized by FreeRTOS
     eba:	83 e0       	ldi	r24, 0x03	; 3
     ebc:	0e 94 a3 09 	call	0x1346	; 0x1346 <init_timer1>
 	//init_timer2(TIMER2_CLK_64);
	init_timer2(TIMER2_CLK_1024);
     ec0:	87 e0       	ldi	r24, 0x07	; 7
     ec2:	0e 94 b5 09 	call	0x136a	; 0x136a <init_timer2>
 	init_timer3(TIMER_CLK_64);
     ec6:	83 e0       	ldi	r24, 0x03	; 3
     ec8:	0e 94 c5 09 	call	0x138a	; 0x138a <init_timer3>
 	init_timer4(TIMER_CLK_64);
     ecc:	83 e0       	ldi	r24, 0x03	; 3
     ece:	0e 94 d7 09 	call	0x13ae	; 0x13ae <init_timer4>
 	init_timer5(TIMER_CLK_64);
     ed2:	83 e0       	ldi	r24, 0x03	; 3
     ed4:	0e 94 e9 09 	call	0x13d2	; 0x13d2 <init_timer5>

	a2dInit(); // initialize analog to digital converter (ADC)
     ed8:	0e 94 b8 13 	call	0x2770	; 0x2770 <a2dInit>
	a2dSetPrescaler(ADC_PRESCALE_DIV32); // configure ADC scaling
     edc:	85 e0       	ldi	r24, 0x05	; 5
     ede:	0e 94 dd 13 	call	0x27ba	; 0x27ba <a2dSetPrescaler>
	a2dSetReference(ADC_REFERENCE_AVCC); // configure ADC reference voltage
     ee2:	81 e0       	ldi	r24, 0x01	; 1
     ee4:	0e 94 e4 13 	call	0x27c8	; 0x27c8 <a2dSetReference>
     ee8:	10 e0       	ldi	r17, 0x00	; 0
	//let system stabelize for X time
	for(i=0;i<16;i++)
		{
		j=a2dConvert8bit(i);//read each ADC once to get it working accurately
		delay_cycles(5000); //keep LED on long enough to see Axon reseting
		rprintf(".");
     eea:	01 e0       	ldi	r16, 0x01	; 1
     eec:	c7 ec       	ldi	r28, 0xC7	; 199
     eee:	d1 e0       	ldi	r29, 0x01	; 1
	a2dSetReference(ADC_REFERENCE_AVCC); // configure ADC reference voltage

	//let system stabelize for X time
	for(i=0;i<16;i++)
		{
		j=a2dConvert8bit(i);//read each ADC once to get it working accurately
     ef0:	81 2f       	mov	r24, r17
     ef2:	0e 94 2d 14 	call	0x285a	; 0x285a <a2dConvert8bit>
		delay_cycles(5000); //keep LED on long enough to see Axon reseting
		rprintf(".");
     ef6:	00 d0       	rcall	.+0      	; 0xef8 <prvSetupHardware+0xc8>
     ef8:	0f 92       	push	r0
     efa:	ed b7       	in	r30, 0x3d	; 61
     efc:	fe b7       	in	r31, 0x3e	; 62
     efe:	01 83       	std	Z+1, r16	; 0x01
     f00:	d3 83       	std	Z+3, r29	; 0x03
     f02:	c2 83       	std	Z+2, r28	; 0x02
     f04:	0e 94 67 16 	call	0x2cce	; 0x2cce <rprintf1RamRom>
     f08:	1f 5f       	subi	r17, 0xFF	; 255
	a2dInit(); // initialize analog to digital converter (ADC)
	a2dSetPrescaler(ADC_PRESCALE_DIV32); // configure ADC scaling
	a2dSetReference(ADC_REFERENCE_AVCC); // configure ADC reference voltage

	//let system stabelize for X time
	for(i=0;i<16;i++)
     f0a:	0f 90       	pop	r0
     f0c:	0f 90       	pop	r0
     f0e:	0f 90       	pop	r0
     f10:	10 31       	cpi	r17, 0x10	; 16
     f12:	71 f7       	brne	.-36     	; 0xef0 <prvSetupHardware+0xc0>


//***************STATUS LED**************
//tank test
void LED_off(void)
	{PORT_ON(PORTB,6);}
     f14:	2e 9a       	sbi	0x05, 6	; 5
		rprintf(".");
		}

	LED_off();

	rprintf("Initialization Complete \r\n");
     f16:	00 d0       	rcall	.+0      	; 0xf18 <prvSetupHardware+0xe8>
     f18:	0f 92       	push	r0
     f1a:	ed b7       	in	r30, 0x3d	; 61
     f1c:	fe b7       	in	r31, 0x3e	; 62
     f1e:	01 83       	std	Z+1, r16	; 0x01
     f20:	8c ea       	ldi	r24, 0xAC	; 172
     f22:	91 e0       	ldi	r25, 0x01	; 1
     f24:	93 83       	std	Z+3, r25	; 0x03
     f26:	82 83       	std	Z+2, r24	; 0x02
     f28:	0e 94 67 16 	call	0x2cce	; 0x2cce <rprintf1RamRom>

	//reset all timers to zero
	reset_timer0();
     f2c:	0f 90       	pop	r0
     f2e:	0f 90       	pop	r0
     f30:	0f 90       	pop	r0
     f32:	0e 94 4b 09 	call	0x1296	; 0x1296 <reset_timer0>
	reset_timer1();
     f36:	0e 94 55 09 	call	0x12aa	; 0x12aa <reset_timer1>
	reset_timer2();
     f3a:	0e 94 62 09 	call	0x12c4	; 0x12c4 <reset_timer2>
	reset_timer3();
     f3e:	0e 94 6d 09 	call	0x12da	; 0x12da <reset_timer3>
	reset_timer4();
     f42:	0e 94 7a 09 	call	0x12f4	; 0x12f4 <reset_timer4>
	reset_timer5();
     f46:	0e 94 87 09 	call	0x130e	; 0x130e <reset_timer5>


}
     f4a:	df 91       	pop	r29
     f4c:	cf 91       	pop	r28
     f4e:	1f 91       	pop	r17
     f50:	0f 91       	pop	r16
     f52:	08 95       	ret

00000f54 <main>:
	rprintfCRLF();

}

int main(void)
{
     f54:	7f 92       	push	r7
     f56:	8f 92       	push	r8
     f58:	9f 92       	push	r9
     f5a:	af 92       	push	r10
     f5c:	bf 92       	push	r11
     f5e:	cf 92       	push	r12
     f60:	df 92       	push	r13
     f62:	ef 92       	push	r14
     f64:	ff 92       	push	r15
     f66:	0f 93       	push	r16
     f68:	1f 93       	push	r17
     f6a:	df 93       	push	r29
     f6c:	cf 93       	push	r28
     f6e:	cd b7       	in	r28, 0x3d	; 61
     f70:	de b7       	in	r29, 0x3e	; 62
     f72:	c9 5a       	subi	r28, 0xA9	; 169
     f74:	da 40       	sbci	r29, 0x0A	; 10
     f76:	0f b6       	in	r0, 0x3f	; 63
     f78:	f8 94       	cli
     f7a:	de bf       	out	0x3e, r29	; 62
     f7c:	0f be       	out	0x3f, r0	; 63
     f7e:	cd bf       	out	0x3d, r28	; 61
	uint8_t audio_start = UNSET;
	unsigned short audio_value[1000];
	uint8_t audio_count = 0;

	uint16_t ranges[360];
	double ang_vel = 0;
     f80:	80 e0       	ldi	r24, 0x00	; 0
     f82:	90 e0       	ldi	r25, 0x00	; 0
     f84:	a0 e0       	ldi	r26, 0x00	; 0
     f86:	b0 e0       	ldi	r27, 0x00	; 0
     f88:	89 83       	std	Y+1, r24	; 0x01
     f8a:	9a 83       	std	Y+2, r25	; 0x02
     f8c:	ab 83       	std	Y+3, r26	; 0x03
     f8e:	bc 83       	std	Y+4, r27	; 0x04
	double lin_vel = 0;
     f90:	8d 83       	std	Y+5, r24	; 0x05
     f92:	9e 83       	std	Y+6, r25	; 0x06
     f94:	af 83       	std	Y+7, r26	; 0x07
     f96:	b8 87       	std	Y+8, r27	; 0x08
	init_LDS_buffer();
     f98:	0e 94 7e 19 	call	0x32fc	; 0x32fc <init_LDS_buffer>
	prvSetupHardware();
     f9c:	0e 94 18 07 	call	0xe30	; 0xe30 <prvSetupHardware>
	rprintf("Starting program.\n");
     fa0:	00 d0       	rcall	.+0      	; 0xfa2 <main+0x4e>
     fa2:	0f 92       	push	r0
     fa4:	81 e0       	ldi	r24, 0x01	; 1
     fa6:	ad b7       	in	r26, 0x3d	; 61
     fa8:	be b7       	in	r27, 0x3e	; 62
     faa:	11 96       	adiw	r26, 0x01	; 1
     fac:	8c 93       	st	X, r24
     fae:	11 97       	sbiw	r26, 0x01	; 1
     fb0:	8d e8       	ldi	r24, 0x8D	; 141
     fb2:	91 e0       	ldi	r25, 0x01	; 1
     fb4:	13 96       	adiw	r26, 0x03	; 3
     fb6:	9c 93       	st	X, r25
     fb8:	8e 93       	st	-X, r24
     fba:	12 97       	sbiw	r26, 0x02	; 2
     fbc:	0e 94 67 16 	call	0x2cce	; 0x2cce <rprintf1RamRom>
     fc0:	c7 55       	subi	r28, 0x57	; 87
     fc2:	d5 4f       	sbci	r29, 0xF5	; 245
     fc4:	18 82       	st	Y, r1
     fc6:	c9 5a       	subi	r28, 0xA9	; 169
     fc8:	da 40       	sbci	r29, 0x0A	; 10
     fca:	0f 90       	pop	r0
     fcc:	0f 90       	pop	r0
     fce:	0f 90       	pop	r0
	
	while(!audio_start){
		if(a2dConvert10bit(AUDIO_PIN) > AUDIO_THRESH){
     fd0:	09 ed       	ldi	r16, 0xD9	; 217
     fd2:	c0 2e       	mov	r12, r16
     fd4:	02 e0       	ldi	r16, 0x02	; 2
     fd6:	d0 2e       	mov	r13, r16
     fd8:	cc 0e       	add	r12, r28
     fda:	dd 1e       	adc	r13, r29
			for(uint16_t s_ndx = 0; s_ndx < 1000; s_ndx++){
     fdc:	19 ea       	ldi	r17, 0xA9	; 169
     fde:	81 2e       	mov	r8, r17
     fe0:	1a e0       	ldi	r17, 0x0A	; 10
     fe2:	91 2e       	mov	r9, r17
     fe4:	8c 0e       	add	r8, r28
     fe6:	9d 1e       	adc	r9, r29
				//}
				//rprintf("%d\n",a2dConvert10bit(AUDIO_PIN));
				delay_us(10);	// Sample every 10 us
			}
			for(uint16_t s_ndx = 0; s_ndx < 1000; s_ndx++){
				rprintf("%d\n",audio_value[s_ndx]);
     fe8:	77 24       	eor	r7, r7
     fea:	73 94       	inc	r7
     fec:	b9 e8       	ldi	r27, 0x89	; 137
     fee:	ab 2e       	mov	r10, r27
     ff0:	b1 e0       	ldi	r27, 0x01	; 1
     ff2:	bb 2e       	mov	r11, r27
	init_LDS_buffer();
	prvSetupHardware();
	rprintf("Starting program.\n");
	
	while(!audio_start){
		if(a2dConvert10bit(AUDIO_PIN) > AUDIO_THRESH){
     ff4:	8a e0       	ldi	r24, 0x0A	; 10
     ff6:	0e 94 04 14 	call	0x2808	; 0x2808 <a2dConvert10bit>
     ffa:	86 56       	subi	r24, 0x66	; 102
     ffc:	92 40       	sbci	r25, 0x02	; 2
     ffe:	10 f4       	brcc	.+4      	; 0x1004 <main+0xb0>
    1000:	10 e0       	ldi	r17, 0x00	; 0
    1002:	46 c0       	rjmp	.+140    	; 0x1090 <main+0x13c>
    1004:	76 01       	movw	r14, r12
    1006:	86 01       	movw	r16, r12
			for(uint16_t s_ndx = 0; s_ndx < 1000; s_ndx++){
				audio_value[s_ndx] = a2dConvert10bit(AUDIO_PIN);
    1008:	8a e0       	ldi	r24, 0x0A	; 10
    100a:	0e 94 04 14 	call	0x2808	; 0x2808 <a2dConvert10bit>
    100e:	f8 01       	movw	r30, r16
    1010:	81 93       	st	Z+, r24
    1012:	91 93       	st	Z+, r25
    1014:	8f 01       	movw	r16, r30
				//if(a2dConvert10bit(AUDIO_PIN) > AUDIO_THRESH){
					audio_count++;
				//}
				//rprintf("%d\n",a2dConvert10bit(AUDIO_PIN));
				delay_us(10);	// Sample every 10 us
    1016:	8a e0       	ldi	r24, 0x0A	; 10
    1018:	90 e0       	ldi	r25, 0x00	; 0
    101a:	0e 94 94 09 	call	0x1328	; 0x1328 <delay_us>
	prvSetupHardware();
	rprintf("Starting program.\n");
	
	while(!audio_start){
		if(a2dConvert10bit(AUDIO_PIN) > AUDIO_THRESH){
			for(uint16_t s_ndx = 0; s_ndx < 1000; s_ndx++){
    101e:	08 15       	cp	r16, r8
    1020:	19 05       	cpc	r17, r9
    1022:	91 f7       	brne	.-28     	; 0x1008 <main+0xb4>
    1024:	c7 55       	subi	r28, 0x57	; 87
    1026:	d5 4f       	sbci	r29, 0xF5	; 245
    1028:	f8 81       	ld	r31, Y
    102a:	c9 5a       	subi	r28, 0xA9	; 169
    102c:	da 40       	sbci	r29, 0x0A	; 10
    102e:	f8 51       	subi	r31, 0x18	; 24
    1030:	c7 55       	subi	r28, 0x57	; 87
    1032:	d5 4f       	sbci	r29, 0xF5	; 245
    1034:	f8 83       	st	Y, r31
    1036:	c9 5a       	subi	r28, 0xA9	; 169
    1038:	da 40       	sbci	r29, 0x0A	; 10
				//}
				//rprintf("%d\n",a2dConvert10bit(AUDIO_PIN));
				delay_us(10);	// Sample every 10 us
			}
			for(uint16_t s_ndx = 0; s_ndx < 1000; s_ndx++){
				rprintf("%d\n",audio_value[s_ndx]);
    103a:	00 d0       	rcall	.+0      	; 0x103c <main+0xe8>
    103c:	00 d0       	rcall	.+0      	; 0x103e <main+0xea>
    103e:	0f 92       	push	r0
    1040:	ed b7       	in	r30, 0x3d	; 61
    1042:	fe b7       	in	r31, 0x3e	; 62
    1044:	31 96       	adiw	r30, 0x01	; 1
    1046:	ad b7       	in	r26, 0x3d	; 61
    1048:	be b7       	in	r27, 0x3e	; 62
    104a:	11 96       	adiw	r26, 0x01	; 1
    104c:	7c 92       	st	X, r7
    104e:	b2 82       	std	Z+2, r11	; 0x02
    1050:	a1 82       	std	Z+1, r10	; 0x01
    1052:	d7 01       	movw	r26, r14
    1054:	8d 91       	ld	r24, X+
    1056:	9d 91       	ld	r25, X+
    1058:	7d 01       	movw	r14, r26
    105a:	94 83       	std	Z+4, r25	; 0x04
    105c:	83 83       	std	Z+3, r24	; 0x03
    105e:	0e 94 67 16 	call	0x2cce	; 0x2cce <rprintf1RamRom>
					audio_count++;
				//}
				//rprintf("%d\n",a2dConvert10bit(AUDIO_PIN));
				delay_us(10);	// Sample every 10 us
			}
			for(uint16_t s_ndx = 0; s_ndx < 1000; s_ndx++){
    1062:	0f 90       	pop	r0
    1064:	0f 90       	pop	r0
    1066:	0f 90       	pop	r0
    1068:	0f 90       	pop	r0
    106a:	0f 90       	pop	r0
    106c:	e0 16       	cp	r14, r16
    106e:	f1 06       	cpc	r15, r17
    1070:	21 f7       	brne	.-56     	; 0x103a <main+0xe6>
				rprintf("%d\n",audio_value[s_ndx]);
			}
			if(audio_count > PEAKS_IN_10ms){
    1072:	c7 55       	subi	r28, 0x57	; 87
    1074:	d5 4f       	sbci	r29, 0xF5	; 245
    1076:	b8 81       	ld	r27, Y
    1078:	c9 5a       	subi	r28, 0xA9	; 169
    107a:	da 40       	sbci	r29, 0x0A	; 10
    107c:	bf 31       	cpi	r27, 0x1F	; 31
    107e:	10 f0       	brcs	.+4      	; 0x1084 <main+0x130>
    1080:	11 e0       	ldi	r17, 0x01	; 1
    1082:	06 c0       	rjmp	.+12     	; 0x1090 <main+0x13c>
    1084:	10 e0       	ldi	r17, 0x00	; 0
    1086:	c7 55       	subi	r28, 0x57	; 87
    1088:	d5 4f       	sbci	r29, 0xF5	; 245
    108a:	18 82       	st	Y, r1
    108c:	c9 5a       	subi	r28, 0xA9	; 169
    108e:	da 40       	sbci	r29, 0x0A	; 10
			else{
				audio_count = 0;
			}
			
		}
		delay_us(10);	// Sample every 10 us
    1090:	8a e0       	ldi	r24, 0x0A	; 10
    1092:	90 e0       	ldi	r25, 0x00	; 0
    1094:	0e 94 94 09 	call	0x1328	; 0x1328 <delay_us>
	double lin_vel = 0;
	init_LDS_buffer();
	prvSetupHardware();
	rprintf("Starting program.\n");
	
	while(!audio_start){
    1098:	11 23       	and	r17, r17
    109a:	09 f4       	brne	.+2      	; 0x109e <main+0x14a>
    109c:	ab cf       	rjmp	.-170    	; 0xff4 <main+0xa0>
			
		}
		delay_us(10);	// Sample every 10 us
	}
	
	rprintf("START!!!!!!!!!!!!!!!!!!!!!!!!!!!!\n");
    109e:	00 d0       	rcall	.+0      	; 0x10a0 <main+0x14c>
    10a0:	0f 92       	push	r0
    10a2:	81 e0       	ldi	r24, 0x01	; 1
    10a4:	ed b7       	in	r30, 0x3d	; 61
    10a6:	fe b7       	in	r31, 0x3e	; 62
    10a8:	81 83       	std	Z+1, r24	; 0x01
    10aa:	86 e6       	ldi	r24, 0x66	; 102
    10ac:	91 e0       	ldi	r25, 0x01	; 1
    10ae:	93 83       	std	Z+3, r25	; 0x03
    10b0:	82 83       	std	Z+2, r24	; 0x02
    10b2:	0e 94 67 16 	call	0x2cce	; 0x2cce <rprintf1RamRom>
    10b6:	0f 90       	pop	r0
    10b8:	0f 90       	pop	r0
    10ba:	0f 90       	pop	r0
	while(1){
		// Print ranges
		//rprintf("Scan start\n");
/**/
		get_range_scan(ranges);
    10bc:	8e 01       	movw	r16, r28
    10be:	07 5f       	subi	r16, 0xF7	; 247
    10c0:	1f 4f       	sbci	r17, 0xFF	; 255
		delay_ms(1000);
		delay_ms(1000);
		delay_ms(1000);
		delay_ms(1000);
		*/
		navupdate(ranges, &lin_vel, &ang_vel);
    10c2:	a5 e0       	ldi	r26, 0x05	; 5
    10c4:	ca 2e       	mov	r12, r26
    10c6:	d1 2c       	mov	r13, r1
    10c8:	cc 0e       	add	r12, r28
    10ca:	dd 1e       	adc	r13, r29
    10cc:	7e 01       	movw	r14, r28
    10ce:	08 94       	sec
    10d0:	e1 1c       	adc	r14, r1
    10d2:	f1 1c       	adc	r15, r1
	rprintf("START!!!!!!!!!!!!!!!!!!!!!!!!!!!!\n");
	while(1){
		// Print ranges
		//rprintf("Scan start\n");
/**/
		get_range_scan(ranges);
    10d4:	c8 01       	movw	r24, r16
    10d6:	0e 94 f3 1b 	call	0x37e6	; 0x37e6 <get_range_scan>
		delay_ms(1000);
		delay_ms(1000);
		delay_ms(1000);
		delay_ms(1000);
		*/
		navupdate(ranges, &lin_vel, &ang_vel);
    10da:	c8 01       	movw	r24, r16
    10dc:	b6 01       	movw	r22, r12
    10de:	a7 01       	movw	r20, r14
    10e0:	0e 94 7b 04 	call	0x8f6	; 0x8f6 <navupdate>
		send_frame(lin_vel,ang_vel);
    10e4:	6d 81       	ldd	r22, Y+5	; 0x05
    10e6:	7e 81       	ldd	r23, Y+6	; 0x06
    10e8:	8f 81       	ldd	r24, Y+7	; 0x07
    10ea:	98 85       	ldd	r25, Y+8	; 0x08
    10ec:	29 81       	ldd	r18, Y+1	; 0x01
    10ee:	3a 81       	ldd	r19, Y+2	; 0x02
    10f0:	4b 81       	ldd	r20, Y+3	; 0x03
    10f2:	5c 81       	ldd	r21, Y+4	; 0x04
    10f4:	0e 94 9e 05 	call	0xb3c	; 0xb3c <send_frame>
		delay_ms(10);
    10f8:	8a e0       	ldi	r24, 0x0A	; 10
    10fa:	90 e0       	ldi	r25, 0x00	; 0
    10fc:	0e 94 10 0a 	call	0x1420	; 0x1420 <sleep>
    1100:	e9 cf       	rjmp	.-46     	; 0x10d4 <main+0x180>

00001102 <prescaler_hex_to_value>:
uint16_t prescaler_hex_to_value(uint8_t hex)
{
  // basically pgm_read_word will return a pointer to TimerPrescaleFactor in program space
  // and it will move the array to the correct position, then typecast it back
  // to uint16_t
  return (uint16_t)(pgm_read_word(TimerPrescaleFactor+(hex & TIMER_PRESCALE_MASK)));
    1102:	e8 2f       	mov	r30, r24
    1104:	f0 e0       	ldi	r31, 0x00	; 0
    1106:	e7 70       	andi	r30, 0x07	; 7
    1108:	f0 70       	andi	r31, 0x00	; 0
    110a:	ee 0f       	add	r30, r30
    110c:	ff 1f       	adc	r31, r31
    110e:	e4 52       	subi	r30, 0x24	; 36
    1110:	fe 4f       	sbci	r31, 0xFE	; 254
    1112:	25 91       	lpm	r18, Z+
    1114:	34 91       	lpm	r19, Z+
}
    1116:	c9 01       	movw	r24, r18
    1118:	08 95       	ret

0000111a <prescaler_hex_to_value_for_timer2>:
uint16_t prescaler_hex_to_value_for_timer2(uint8_t hex)
{
  // basically pgm_read_word will return a pointer to Timer2PrescaleFactor in program space
  // and it will move the array to the correct position, then typecast it back
  // to uint16_t
  return (uint16_t)(pgm_read_word(Timer2PrescaleFactor+(hex & TIMER_PRESCALE_MASK)));
    111a:	e8 2f       	mov	r30, r24
    111c:	f0 e0       	ldi	r31, 0x00	; 0
    111e:	e7 70       	andi	r30, 0x07	; 7
    1120:	f0 70       	andi	r31, 0x00	; 0
    1122:	ee 0f       	add	r30, r30
    1124:	ff 1f       	adc	r31, r31
    1126:	e8 51       	subi	r30, 0x18	; 24
    1128:	fe 4f       	sbci	r31, 0xFE	; 254
    112a:	25 91       	lpm	r18, Z+
    112c:	34 91       	lpm	r19, Z+
}
    112e:	c9 01       	movw	r24, r18
    1130:	08 95       	ret

00001132 <get_timer0_prescaler>:

uint16_t get_timer0_prescaler(void)
{
  return prescaler_hex_to_value(TCCR0B);
    1132:	85 b5       	in	r24, 0x25	; 37
uint16_t prescaler_hex_to_value(uint8_t hex)
{
  // basically pgm_read_word will return a pointer to TimerPrescaleFactor in program space
  // and it will move the array to the correct position, then typecast it back
  // to uint16_t
  return (uint16_t)(pgm_read_word(TimerPrescaleFactor+(hex & TIMER_PRESCALE_MASK)));
    1134:	e8 2f       	mov	r30, r24
    1136:	f0 e0       	ldi	r31, 0x00	; 0
    1138:	e7 70       	andi	r30, 0x07	; 7
    113a:	f0 70       	andi	r31, 0x00	; 0
    113c:	ee 0f       	add	r30, r30
    113e:	ff 1f       	adc	r31, r31
    1140:	e4 52       	subi	r30, 0x24	; 36
    1142:	fe 4f       	sbci	r31, 0xFE	; 254
    1144:	25 91       	lpm	r18, Z+
    1146:	34 91       	lpm	r19, Z+
}

uint16_t get_timer0_prescaler(void)
{
  return prescaler_hex_to_value(TCCR0B);
}
    1148:	c9 01       	movw	r24, r18
    114a:	08 95       	ret

0000114c <get_timer1_prescaler>:
uint16_t get_timer1_prescaler(void)
{
  return prescaler_hex_to_value(TCCR1B);
    114c:	80 91 81 00 	lds	r24, 0x0081
uint16_t prescaler_hex_to_value(uint8_t hex)
{
  // basically pgm_read_word will return a pointer to TimerPrescaleFactor in program space
  // and it will move the array to the correct position, then typecast it back
  // to uint16_t
  return (uint16_t)(pgm_read_word(TimerPrescaleFactor+(hex & TIMER_PRESCALE_MASK)));
    1150:	e8 2f       	mov	r30, r24
    1152:	f0 e0       	ldi	r31, 0x00	; 0
    1154:	e7 70       	andi	r30, 0x07	; 7
    1156:	f0 70       	andi	r31, 0x00	; 0
    1158:	ee 0f       	add	r30, r30
    115a:	ff 1f       	adc	r31, r31
    115c:	e4 52       	subi	r30, 0x24	; 36
    115e:	fe 4f       	sbci	r31, 0xFE	; 254
    1160:	25 91       	lpm	r18, Z+
    1162:	34 91       	lpm	r19, Z+
  return prescaler_hex_to_value(TCCR0B);
}
uint16_t get_timer1_prescaler(void)
{
  return prescaler_hex_to_value(TCCR1B);
}
    1164:	c9 01       	movw	r24, r18
    1166:	08 95       	ret

00001168 <get_timer2_prescaler>:
uint16_t get_timer2_prescaler(void)
{
  return prescaler_hex_to_value_for_timer2(TCCR2B);
    1168:	80 91 b1 00 	lds	r24, 0x00B1
uint16_t prescaler_hex_to_value_for_timer2(uint8_t hex)
{
  // basically pgm_read_word will return a pointer to Timer2PrescaleFactor in program space
  // and it will move the array to the correct position, then typecast it back
  // to uint16_t
  return (uint16_t)(pgm_read_word(Timer2PrescaleFactor+(hex & TIMER_PRESCALE_MASK)));
    116c:	e8 2f       	mov	r30, r24
    116e:	f0 e0       	ldi	r31, 0x00	; 0
    1170:	e7 70       	andi	r30, 0x07	; 7
    1172:	f0 70       	andi	r31, 0x00	; 0
    1174:	ee 0f       	add	r30, r30
    1176:	ff 1f       	adc	r31, r31
    1178:	e8 51       	subi	r30, 0x18	; 24
    117a:	fe 4f       	sbci	r31, 0xFE	; 254
    117c:	25 91       	lpm	r18, Z+
    117e:	34 91       	lpm	r19, Z+
  return prescaler_hex_to_value(TCCR1B);
}
uint16_t get_timer2_prescaler(void)
{
  return prescaler_hex_to_value_for_timer2(TCCR2B);
}
    1180:	c9 01       	movw	r24, r18
    1182:	08 95       	ret

00001184 <get_timer3_prescaler>:
uint16_t get_timer3_prescaler(void)
{
  return prescaler_hex_to_value(TCCR3B);
    1184:	80 91 91 00 	lds	r24, 0x0091
uint16_t prescaler_hex_to_value(uint8_t hex)
{
  // basically pgm_read_word will return a pointer to TimerPrescaleFactor in program space
  // and it will move the array to the correct position, then typecast it back
  // to uint16_t
  return (uint16_t)(pgm_read_word(TimerPrescaleFactor+(hex & TIMER_PRESCALE_MASK)));
    1188:	e8 2f       	mov	r30, r24
    118a:	f0 e0       	ldi	r31, 0x00	; 0
    118c:	e7 70       	andi	r30, 0x07	; 7
    118e:	f0 70       	andi	r31, 0x00	; 0
    1190:	ee 0f       	add	r30, r30
    1192:	ff 1f       	adc	r31, r31
    1194:	e4 52       	subi	r30, 0x24	; 36
    1196:	fe 4f       	sbci	r31, 0xFE	; 254
    1198:	25 91       	lpm	r18, Z+
    119a:	34 91       	lpm	r19, Z+
  return prescaler_hex_to_value_for_timer2(TCCR2B);
}
uint16_t get_timer3_prescaler(void)
{
  return prescaler_hex_to_value(TCCR3B);
}
    119c:	c9 01       	movw	r24, r18
    119e:	08 95       	ret

000011a0 <get_timer4_prescaler>:
uint16_t get_timer4_prescaler(void)
{
  return prescaler_hex_to_value(TCCR4B);
    11a0:	80 91 a1 00 	lds	r24, 0x00A1
uint16_t prescaler_hex_to_value(uint8_t hex)
{
  // basically pgm_read_word will return a pointer to TimerPrescaleFactor in program space
  // and it will move the array to the correct position, then typecast it back
  // to uint16_t
  return (uint16_t)(pgm_read_word(TimerPrescaleFactor+(hex & TIMER_PRESCALE_MASK)));
    11a4:	e8 2f       	mov	r30, r24
    11a6:	f0 e0       	ldi	r31, 0x00	; 0
    11a8:	e7 70       	andi	r30, 0x07	; 7
    11aa:	f0 70       	andi	r31, 0x00	; 0
    11ac:	ee 0f       	add	r30, r30
    11ae:	ff 1f       	adc	r31, r31
    11b0:	e4 52       	subi	r30, 0x24	; 36
    11b2:	fe 4f       	sbci	r31, 0xFE	; 254
    11b4:	25 91       	lpm	r18, Z+
    11b6:	34 91       	lpm	r19, Z+
  return prescaler_hex_to_value(TCCR3B);
}
uint16_t get_timer4_prescaler(void)
{
  return prescaler_hex_to_value(TCCR4B);
}
    11b8:	c9 01       	movw	r24, r18
    11ba:	08 95       	ret

000011bc <get_timer5_prescaler>:
uint16_t get_timer5_prescaler(void)
{
  return prescaler_hex_to_value(TCCR5B);
    11bc:	80 91 21 01 	lds	r24, 0x0121
uint16_t prescaler_hex_to_value(uint8_t hex)
{
  // basically pgm_read_word will return a pointer to TimerPrescaleFactor in program space
  // and it will move the array to the correct position, then typecast it back
  // to uint16_t
  return (uint16_t)(pgm_read_word(TimerPrescaleFactor+(hex & TIMER_PRESCALE_MASK)));
    11c0:	e8 2f       	mov	r30, r24
    11c2:	f0 e0       	ldi	r31, 0x00	; 0
    11c4:	e7 70       	andi	r30, 0x07	; 7
    11c6:	f0 70       	andi	r31, 0x00	; 0
    11c8:	ee 0f       	add	r30, r30
    11ca:	ff 1f       	adc	r31, r31
    11cc:	e4 52       	subi	r30, 0x24	; 36
    11ce:	fe 4f       	sbci	r31, 0xFE	; 254
    11d0:	25 91       	lpm	r18, Z+
    11d2:	34 91       	lpm	r19, Z+
  return prescaler_hex_to_value(TCCR4B);
}
uint16_t get_timer5_prescaler(void)
{
  return prescaler_hex_to_value(TCCR5B);
}
    11d4:	c9 01       	movw	r24, r18
    11d6:	08 95       	ret

000011d8 <get_timer0_overflow>:

const uint32_t get_timer0_overflow(void)
{
    return timer0_ovrflow_cnt;
    11d8:	20 91 72 05 	lds	r18, 0x0572
    11dc:	30 91 73 05 	lds	r19, 0x0573
    11e0:	40 91 74 05 	lds	r20, 0x0574
    11e4:	50 91 75 05 	lds	r21, 0x0575
}
    11e8:	b9 01       	movw	r22, r18
    11ea:	ca 01       	movw	r24, r20
    11ec:	08 95       	ret

000011ee <get_timer1_overflow>:
const uint32_t get_timer1_overflow(void)
{
    return timer1_ovrflow_cnt;
    11ee:	20 91 6e 05 	lds	r18, 0x056E
    11f2:	30 91 6f 05 	lds	r19, 0x056F
    11f6:	40 91 70 05 	lds	r20, 0x0570
    11fa:	50 91 71 05 	lds	r21, 0x0571
}
    11fe:	b9 01       	movw	r22, r18
    1200:	ca 01       	movw	r24, r20
    1202:	08 95       	ret

00001204 <get_timer2_overflow>:
const uint32_t get_timer2_overflow(void)
{
    return timer2_ovrflow_cnt;
    1204:	20 91 76 05 	lds	r18, 0x0576
    1208:	30 91 77 05 	lds	r19, 0x0577
    120c:	40 91 78 05 	lds	r20, 0x0578
    1210:	50 91 79 05 	lds	r21, 0x0579
}
    1214:	b9 01       	movw	r22, r18
    1216:	ca 01       	movw	r24, r20
    1218:	08 95       	ret

0000121a <get_timer3_overflow>:
const uint32_t get_timer3_overflow(void)
{
    return timer3_ovrflow_cnt;
    121a:	20 91 7e 05 	lds	r18, 0x057E
    121e:	30 91 7f 05 	lds	r19, 0x057F
    1222:	40 91 80 05 	lds	r20, 0x0580
    1226:	50 91 81 05 	lds	r21, 0x0581
}
    122a:	b9 01       	movw	r22, r18
    122c:	ca 01       	movw	r24, r20
    122e:	08 95       	ret

00001230 <get_timer4_overflow>:
const uint32_t get_timer4_overflow(void)
{
    return timer4_ovrflow_cnt;
    1230:	20 91 6a 05 	lds	r18, 0x056A
    1234:	30 91 6b 05 	lds	r19, 0x056B
    1238:	40 91 6c 05 	lds	r20, 0x056C
    123c:	50 91 6d 05 	lds	r21, 0x056D
}
    1240:	b9 01       	movw	r22, r18
    1242:	ca 01       	movw	r24, r20
    1244:	08 95       	ret

00001246 <get_timer5_overflow>:
const uint32_t get_timer5_overflow(void)
{
    return timer5_ovrflow_cnt;
    1246:	20 91 82 05 	lds	r18, 0x0582
    124a:	30 91 83 05 	lds	r19, 0x0583
    124e:	40 91 84 05 	lds	r20, 0x0584
    1252:	50 91 85 05 	lds	r21, 0x0585
}
    1256:	b9 01       	movw	r22, r18
    1258:	ca 01       	movw	r24, r20
    125a:	08 95       	ret

0000125c <get_timer0_counter>:

const uint8_t get_timer0_counter(void)
{
    return TCNT0;
    125c:	86 b5       	in	r24, 0x26	; 38
}
    125e:	08 95       	ret

00001260 <get_timer1_counter>:
const uint16_t get_timer1_counter(void)
{
    return TCNT1;
    1260:	20 91 84 00 	lds	r18, 0x0084
    1264:	30 91 85 00 	lds	r19, 0x0085
}
    1268:	c9 01       	movw	r24, r18
    126a:	08 95       	ret

0000126c <get_timer2_counter>:
const uint8_t get_timer2_counter(void)
{
    return TCNT2;
    126c:	80 91 b2 00 	lds	r24, 0x00B2
}
    1270:	08 95       	ret

00001272 <get_timer3_counter>:
const uint16_t get_timer3_counter(void)
{
    return TCNT3;
    1272:	20 91 94 00 	lds	r18, 0x0094
    1276:	30 91 95 00 	lds	r19, 0x0095
}
    127a:	c9 01       	movw	r24, r18
    127c:	08 95       	ret

0000127e <get_timer4_counter>:
const uint16_t get_timer4_counter(void)
{
    return TCNT4;
    127e:	20 91 a4 00 	lds	r18, 0x00A4
    1282:	30 91 a5 00 	lds	r19, 0x00A5
}
    1286:	c9 01       	movw	r24, r18
    1288:	08 95       	ret

0000128a <get_timer5_counter>:
const uint16_t get_timer5_counter(void)
{
    return TCNT5;
    128a:	20 91 24 01 	lds	r18, 0x0124
    128e:	30 91 25 01 	lds	r19, 0x0125
}
    1292:	c9 01       	movw	r24, r18
    1294:	08 95       	ret

00001296 <reset_timer0>:

void reset_timer0(void)
{
    TCNT0 = timer0_ovrflow_cnt = 0;
    1296:	10 92 72 05 	sts	0x0572, r1
    129a:	10 92 73 05 	sts	0x0573, r1
    129e:	10 92 74 05 	sts	0x0574, r1
    12a2:	10 92 75 05 	sts	0x0575, r1
    12a6:	16 bc       	out	0x26, r1	; 38
}
    12a8:	08 95       	ret

000012aa <reset_timer1>:
void reset_timer1(void)
{
    TCNT1 = timer1_ovrflow_cnt = 0;
    12aa:	10 92 6e 05 	sts	0x056E, r1
    12ae:	10 92 6f 05 	sts	0x056F, r1
    12b2:	10 92 70 05 	sts	0x0570, r1
    12b6:	10 92 71 05 	sts	0x0571, r1
    12ba:	10 92 85 00 	sts	0x0085, r1
    12be:	10 92 84 00 	sts	0x0084, r1
}
    12c2:	08 95       	ret

000012c4 <reset_timer2>:
void reset_timer2(void)
{
    TCNT2 = timer2_ovrflow_cnt = 0;
    12c4:	10 92 76 05 	sts	0x0576, r1
    12c8:	10 92 77 05 	sts	0x0577, r1
    12cc:	10 92 78 05 	sts	0x0578, r1
    12d0:	10 92 79 05 	sts	0x0579, r1
    12d4:	10 92 b2 00 	sts	0x00B2, r1
}
    12d8:	08 95       	ret

000012da <reset_timer3>:
void reset_timer3(void)
{
    TCNT3 = timer3_ovrflow_cnt = 0;
    12da:	10 92 7e 05 	sts	0x057E, r1
    12de:	10 92 7f 05 	sts	0x057F, r1
    12e2:	10 92 80 05 	sts	0x0580, r1
    12e6:	10 92 81 05 	sts	0x0581, r1
    12ea:	10 92 95 00 	sts	0x0095, r1
    12ee:	10 92 94 00 	sts	0x0094, r1
}
    12f2:	08 95       	ret

000012f4 <reset_timer4>:
void reset_timer4(void)
{
    TCNT4 = timer4_ovrflow_cnt = 0;
    12f4:	10 92 6a 05 	sts	0x056A, r1
    12f8:	10 92 6b 05 	sts	0x056B, r1
    12fc:	10 92 6c 05 	sts	0x056C, r1
    1300:	10 92 6d 05 	sts	0x056D, r1
    1304:	10 92 a5 00 	sts	0x00A5, r1
    1308:	10 92 a4 00 	sts	0x00A4, r1
}
    130c:	08 95       	ret

0000130e <reset_timer5>:
void reset_timer5(void)
{
    TCNT5 = timer5_ovrflow_cnt = 0;
    130e:	10 92 82 05 	sts	0x0582, r1
    1312:	10 92 83 05 	sts	0x0583, r1
    1316:	10 92 84 05 	sts	0x0584, r1
    131a:	10 92 85 05 	sts	0x0585, r1
    131e:	10 92 25 01 	sts	0x0125, r1
    1322:	10 92 24 01 	sts	0x0124, r1
}
    1326:	08 95       	ret

00001328 <delay_us>:

	delay_loops = ((time_us * CYCLES_PER_US)+3) / 5; // +3 for rounding up (dirty) 

	// one loop takes 5 cpu cycles 
	for (i=0; i < delay_loops; i++) {};
}
    1328:	08 95       	ret

0000132a <init_timer0>:

void init_timer0(const uint8_t prescaler)
{
  TCCR0B = prescaler;
    132a:	85 bd       	out	0x25, r24	; 37
  TIMSK0 = _BV(TOIE0); // enable interrupts
    132c:	81 e0       	ldi	r24, 0x01	; 1
    132e:	80 93 6e 00 	sts	0x006E, r24
    return TCNT5;
}

void reset_timer0(void)
{
    TCNT0 = timer0_ovrflow_cnt = 0;
    1332:	10 92 72 05 	sts	0x0572, r1
    1336:	10 92 73 05 	sts	0x0573, r1
    133a:	10 92 74 05 	sts	0x0574, r1
    133e:	10 92 75 05 	sts	0x0575, r1
    1342:	16 bc       	out	0x26, r1	; 38
void init_timer0(const uint8_t prescaler)
{
  TCCR0B = prescaler;
  TIMSK0 = _BV(TOIE0); // enable interrupts
  reset_timer0(); // reset counter
}
    1344:	08 95       	ret

00001346 <init_timer1>:
void init_timer1(const uint8_t prescaler)
{
  TCCR1B = prescaler;
    1346:	80 93 81 00 	sts	0x0081, r24
  TIMSK1 = _BV(TOIE1); // enable interrupts
    134a:	81 e0       	ldi	r24, 0x01	; 1
    134c:	80 93 6f 00 	sts	0x006F, r24
{
    TCNT0 = timer0_ovrflow_cnt = 0;
}
void reset_timer1(void)
{
    TCNT1 = timer1_ovrflow_cnt = 0;
    1350:	10 92 6e 05 	sts	0x056E, r1
    1354:	10 92 6f 05 	sts	0x056F, r1
    1358:	10 92 70 05 	sts	0x0570, r1
    135c:	10 92 71 05 	sts	0x0571, r1
    1360:	10 92 85 00 	sts	0x0085, r1
    1364:	10 92 84 00 	sts	0x0084, r1
void init_timer1(const uint8_t prescaler)
{
  TCCR1B = prescaler;
  TIMSK1 = _BV(TOIE1); // enable interrupts
  reset_timer1(); // reset counter
}
    1368:	08 95       	ret

0000136a <init_timer2>:
void init_timer2(const uint8_t prescaler)
{
  TCCR2B = prescaler;
    136a:	80 93 b1 00 	sts	0x00B1, r24
  TIMSK2 = _BV(TOIE2); // enable interrupts
    136e:	81 e0       	ldi	r24, 0x01	; 1
    1370:	80 93 70 00 	sts	0x0070, r24
{
    TCNT1 = timer1_ovrflow_cnt = 0;
}
void reset_timer2(void)
{
    TCNT2 = timer2_ovrflow_cnt = 0;
    1374:	10 92 76 05 	sts	0x0576, r1
    1378:	10 92 77 05 	sts	0x0577, r1
    137c:	10 92 78 05 	sts	0x0578, r1
    1380:	10 92 79 05 	sts	0x0579, r1
    1384:	10 92 b2 00 	sts	0x00B2, r1
void init_timer2(const uint8_t prescaler)
{
  TCCR2B = prescaler;
  TIMSK2 = _BV(TOIE2); // enable interrupts
  reset_timer2(); // reset counter
}
    1388:	08 95       	ret

0000138a <init_timer3>:
void init_timer3(const uint8_t prescaler)
{
  TCCR3B = prescaler;
    138a:	80 93 91 00 	sts	0x0091, r24
  TIMSK3 = _BV(TOIE3); // enable interrupts
    138e:	81 e0       	ldi	r24, 0x01	; 1
    1390:	80 93 71 00 	sts	0x0071, r24
{
    TCNT2 = timer2_ovrflow_cnt = 0;
}
void reset_timer3(void)
{
    TCNT3 = timer3_ovrflow_cnt = 0;
    1394:	10 92 7e 05 	sts	0x057E, r1
    1398:	10 92 7f 05 	sts	0x057F, r1
    139c:	10 92 80 05 	sts	0x0580, r1
    13a0:	10 92 81 05 	sts	0x0581, r1
    13a4:	10 92 95 00 	sts	0x0095, r1
    13a8:	10 92 94 00 	sts	0x0094, r1
void init_timer3(const uint8_t prescaler)
{
  TCCR3B = prescaler;
  TIMSK3 = _BV(TOIE3); // enable interrupts
  reset_timer3(); // reset counter
}
    13ac:	08 95       	ret

000013ae <init_timer4>:
void init_timer4(const uint8_t prescaler)
{
  TCCR4B = prescaler;
    13ae:	80 93 a1 00 	sts	0x00A1, r24
  TIMSK4 = _BV(TOIE4); // enable interrupts
    13b2:	81 e0       	ldi	r24, 0x01	; 1
    13b4:	80 93 72 00 	sts	0x0072, r24
{
    TCNT3 = timer3_ovrflow_cnt = 0;
}
void reset_timer4(void)
{
    TCNT4 = timer4_ovrflow_cnt = 0;
    13b8:	10 92 6a 05 	sts	0x056A, r1
    13bc:	10 92 6b 05 	sts	0x056B, r1
    13c0:	10 92 6c 05 	sts	0x056C, r1
    13c4:	10 92 6d 05 	sts	0x056D, r1
    13c8:	10 92 a5 00 	sts	0x00A5, r1
    13cc:	10 92 a4 00 	sts	0x00A4, r1
void init_timer4(const uint8_t prescaler)
{
  TCCR4B = prescaler;
  TIMSK4 = _BV(TOIE4); // enable interrupts
  reset_timer4(); // reset counter
}
    13d0:	08 95       	ret

000013d2 <init_timer5>:
void init_timer5(const uint8_t prescaler)
{
  TCCR5B = prescaler;
    13d2:	80 93 21 01 	sts	0x0121, r24
  TIMSK5 = _BV(TOIE5); // enable interrupts
    13d6:	81 e0       	ldi	r24, 0x01	; 1
    13d8:	80 93 73 00 	sts	0x0073, r24
{
    TCNT4 = timer4_ovrflow_cnt = 0;
}
void reset_timer5(void)
{
    TCNT5 = timer5_ovrflow_cnt = 0;
    13dc:	10 92 82 05 	sts	0x0582, r1
    13e0:	10 92 83 05 	sts	0x0583, r1
    13e4:	10 92 84 05 	sts	0x0584, r1
    13e8:	10 92 85 05 	sts	0x0585, r1
    13ec:	10 92 25 01 	sts	0x0125, r1
    13f0:	10 92 24 01 	sts	0x0124, r1
void init_timer5(const uint8_t prescaler)
{
  TCCR5B = prescaler;
  TIMSK5 = _BV(TOIE5); // enable interrupts
  reset_timer5(); // reset counter
}
    13f4:	08 95       	ret

000013f6 <timer_attach>:

void timer_attach(TimerInterrupt_t interrupt, void (*user_func)(void) )
{
  // set the interrupt function to run
  // the supplied user's function
  TimerIntFunc[interrupt] = user_func;
    13f6:	e8 2f       	mov	r30, r24
    13f8:	f0 e0       	ldi	r31, 0x00	; 0
    13fa:	ee 0f       	add	r30, r30
    13fc:	ff 1f       	adc	r31, r31
    13fe:	ee 56       	subi	r30, 0x6E	; 110
    1400:	fd 4f       	sbci	r31, 0xFD	; 253
    1402:	71 83       	std	Z+1, r23	; 0x01
    1404:	60 83       	st	Z, r22
}
    1406:	08 95       	ret

00001408 <timer_detach>:

void timer_detach(TimerInterrupt_t interrupt)
{
  // clear the user defined interrupt function
  TimerIntFunc[interrupt] = NULL;
    1408:	e8 2f       	mov	r30, r24
    140a:	f0 e0       	ldi	r31, 0x00	; 0
    140c:	ee 0f       	add	r30, r30
    140e:	ff 1f       	adc	r31, r31
    1410:	ee 56       	subi	r30, 0x6E	; 110
    1412:	fd 4f       	sbci	r31, 0xFD	; 253
    1414:	11 82       	std	Z+1, r1	; 0x01
    1416:	10 82       	st	Z, r1
}
    1418:	08 95       	ret

0000141a <_delay_loop_2>:

void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    141a:	01 97       	sbiw	r24, 0x01	; 1
    141c:	f1 f7       	brne	.-4      	; 0x141a <_delay_loop_2>
		"1: sbiw %0,1" "\n\t"
		"brne 1b"
		: "=w" (__count)
		: "0" (__count)
	);
}
    141e:	08 95       	ret

00001420 <sleep>:

void sleep(uint16_t time_ms)
{
    1420:	af 92       	push	r10
    1422:	bf 92       	push	r11
    1424:	cf 92       	push	r12
    1426:	df 92       	push	r13
    1428:	ef 92       	push	r14
    142a:	ff 92       	push	r15
    142c:	0f 93       	push	r16
    142e:	1f 93       	push	r17
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * time_ms;
    1430:	a0 e0       	ldi	r26, 0x00	; 0
    1432:	b0 e0       	ldi	r27, 0x00	; 0
    1434:	bc 01       	movw	r22, r24
    1436:	cd 01       	movw	r24, r26
    1438:	0e 94 dc 1d 	call	0x3bb8	; 0x3bb8 <__floatunsisf>
    143c:	5b 01       	movw	r10, r22
    143e:	6c 01       	movw	r12, r24
    1440:	20 e0       	ldi	r18, 0x00	; 0
    1442:	30 e0       	ldi	r19, 0x00	; 0
    1444:	4a e7       	ldi	r20, 0x7A	; 122
    1446:	55 e4       	ldi	r21, 0x45	; 69
    1448:	0e 94 92 1e 	call	0x3d24	; 0x3d24 <__mulsf3>
    144c:	7b 01       	movw	r14, r22
    144e:	8c 01       	movw	r16, r24
	if (__tmp < 1.0)
    1450:	20 e0       	ldi	r18, 0x00	; 0
    1452:	30 e0       	ldi	r19, 0x00	; 0
    1454:	40 e8       	ldi	r20, 0x80	; 128
    1456:	5f e3       	ldi	r21, 0x3F	; 63
    1458:	0e 94 44 1d 	call	0x3a88	; 0x3a88 <__cmpsf2>
    145c:	88 23       	and	r24, r24
    145e:	1c f4       	brge	.+6      	; 0x1466 <sleep+0x46>
    1460:	61 e0       	ldi	r22, 0x01	; 1
    1462:	70 e0       	ldi	r23, 0x00	; 0
    1464:	24 c0       	rjmp	.+72     	; 0x14ae <sleep+0x8e>
		__ticks = 1;
	else if (__tmp > 65535)
    1466:	c8 01       	movw	r24, r16
    1468:	b7 01       	movw	r22, r14
    146a:	20 e0       	ldi	r18, 0x00	; 0
    146c:	3f ef       	ldi	r19, 0xFF	; 255
    146e:	4f e7       	ldi	r20, 0x7F	; 127
    1470:	57 e4       	ldi	r21, 0x47	; 71
    1472:	0e 94 8e 1e 	call	0x3d1c	; 0x3d1c <__gesf2>
    1476:	18 16       	cp	r1, r24
    1478:	b4 f4       	brge	.+44     	; 0x14a6 <sleep+0x86>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (time_ms * 10.0);
    147a:	c6 01       	movw	r24, r12
    147c:	b5 01       	movw	r22, r10
    147e:	20 e0       	ldi	r18, 0x00	; 0
    1480:	30 e0       	ldi	r19, 0x00	; 0
    1482:	40 e2       	ldi	r20, 0x20	; 32
    1484:	51 e4       	ldi	r21, 0x41	; 65
    1486:	0e 94 92 1e 	call	0x3d24	; 0x3d24 <__mulsf3>
    148a:	0e 94 b0 1d 	call	0x3b60	; 0x3b60 <__fixunssfsi>
}

void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    148e:	80 e9       	ldi	r24, 0x90	; 144
    1490:	91 e0       	ldi	r25, 0x01	; 1
    1492:	05 c0       	rjmp	.+10     	; 0x149e <sleep+0x7e>
    1494:	fc 01       	movw	r30, r24
    1496:	31 97       	sbiw	r30, 0x01	; 1
    1498:	f1 f7       	brne	.-4      	; 0x1496 <sleep+0x76>
		__ticks = (uint16_t) (time_ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    149a:	61 50       	subi	r22, 0x01	; 1
    149c:	70 40       	sbci	r23, 0x00	; 0
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (time_ms * 10.0);
		while(__ticks)
    149e:	61 15       	cp	r22, r1
    14a0:	71 05       	cpc	r23, r1
    14a2:	c1 f7       	brne	.-16     	; 0x1494 <sleep+0x74>
    14a4:	07 c0       	rjmp	.+14     	; 0x14b4 <sleep+0x94>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    14a6:	c8 01       	movw	r24, r16
    14a8:	b7 01       	movw	r22, r14
    14aa:	0e 94 b0 1d 	call	0x3b60	; 0x3b60 <__fixunssfsi>
}

void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    14ae:	cb 01       	movw	r24, r22
    14b0:	01 97       	sbiw	r24, 0x01	; 1
    14b2:	f1 f7       	brne	.-4      	; 0x14b0 <sleep+0x90>
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
	_delay_loop_2(__ticks);
}
    14b4:	1f 91       	pop	r17
    14b6:	0f 91       	pop	r16
    14b8:	ff 90       	pop	r15
    14ba:	ef 90       	pop	r14
    14bc:	df 90       	pop	r13
    14be:	cf 90       	pop	r12
    14c0:	bf 90       	pop	r11
    14c2:	af 90       	pop	r10
    14c4:	08 95       	ret

000014c6 <__vector_23>:
    }
  }
}*/

ISR(TIMER0_OVF_vect) 
{
    14c6:	1f 92       	push	r1
    14c8:	0f 92       	push	r0
    14ca:	0f b6       	in	r0, 0x3f	; 63
    14cc:	0f 92       	push	r0
    14ce:	11 24       	eor	r1, r1
    14d0:	2f 93       	push	r18
    14d2:	3f 93       	push	r19
    14d4:	4f 93       	push	r20
    14d6:	5f 93       	push	r21
    14d8:	6f 93       	push	r22
    14da:	7f 93       	push	r23
    14dc:	8f 93       	push	r24
    14de:	9f 93       	push	r25
    14e0:	af 93       	push	r26
    14e2:	bf 93       	push	r27
    14e4:	ef 93       	push	r30
    14e6:	ff 93       	push	r31
  timer0_ovrflow_cnt++;
    14e8:	80 91 72 05 	lds	r24, 0x0572
    14ec:	90 91 73 05 	lds	r25, 0x0573
    14f0:	a0 91 74 05 	lds	r26, 0x0574
    14f4:	b0 91 75 05 	lds	r27, 0x0575
    14f8:	01 96       	adiw	r24, 0x01	; 1
    14fa:	a1 1d       	adc	r26, r1
    14fc:	b1 1d       	adc	r27, r1
    14fe:	80 93 72 05 	sts	0x0572, r24
    1502:	90 93 73 05 	sts	0x0573, r25
    1506:	a0 93 74 05 	sts	0x0574, r26
    150a:	b0 93 75 05 	sts	0x0575, r27
  timer_sleep_cnt++;
    150e:	80 91 7a 05 	lds	r24, 0x057A
    1512:	90 91 7b 05 	lds	r25, 0x057B
    1516:	a0 91 7c 05 	lds	r26, 0x057C
    151a:	b0 91 7d 05 	lds	r27, 0x057D
    151e:	01 96       	adiw	r24, 0x01	; 1
    1520:	a1 1d       	adc	r26, r1
    1522:	b1 1d       	adc	r27, r1
    1524:	80 93 7a 05 	sts	0x057A, r24
    1528:	90 93 7b 05 	sts	0x057B, r25
    152c:	a0 93 7c 05 	sts	0x057C, r26
    1530:	b0 93 7d 05 	sts	0x057D, r27
  RUN_USER_DEFINE_INTERRUPT(TIMER0_OVF_interrupt);
    1534:	80 91 96 02 	lds	r24, 0x0296
    1538:	90 91 97 02 	lds	r25, 0x0297
    153c:	89 2b       	or	r24, r25
    153e:	29 f0       	breq	.+10     	; 0x154a <__vector_23+0x84>
    1540:	e0 91 96 02 	lds	r30, 0x0296
    1544:	f0 91 97 02 	lds	r31, 0x0297
    1548:	09 95       	icall
}
    154a:	ff 91       	pop	r31
    154c:	ef 91       	pop	r30
    154e:	bf 91       	pop	r27
    1550:	af 91       	pop	r26
    1552:	9f 91       	pop	r25
    1554:	8f 91       	pop	r24
    1556:	7f 91       	pop	r23
    1558:	6f 91       	pop	r22
    155a:	5f 91       	pop	r21
    155c:	4f 91       	pop	r20
    155e:	3f 91       	pop	r19
    1560:	2f 91       	pop	r18
    1562:	0f 90       	pop	r0
    1564:	0f be       	out	0x3f, r0	; 63
    1566:	0f 90       	pop	r0
    1568:	1f 90       	pop	r1
    156a:	18 95       	reti

0000156c <__vector_20>:
ISR(TIMER1_OVF_vect) 
{
    156c:	1f 92       	push	r1
    156e:	0f 92       	push	r0
    1570:	0f b6       	in	r0, 0x3f	; 63
    1572:	0f 92       	push	r0
    1574:	11 24       	eor	r1, r1
    1576:	2f 93       	push	r18
    1578:	3f 93       	push	r19
    157a:	4f 93       	push	r20
    157c:	5f 93       	push	r21
    157e:	6f 93       	push	r22
    1580:	7f 93       	push	r23
    1582:	8f 93       	push	r24
    1584:	9f 93       	push	r25
    1586:	af 93       	push	r26
    1588:	bf 93       	push	r27
    158a:	ef 93       	push	r30
    158c:	ff 93       	push	r31
  timer1_ovrflow_cnt++;
    158e:	80 91 6e 05 	lds	r24, 0x056E
    1592:	90 91 6f 05 	lds	r25, 0x056F
    1596:	a0 91 70 05 	lds	r26, 0x0570
    159a:	b0 91 71 05 	lds	r27, 0x0571
    159e:	01 96       	adiw	r24, 0x01	; 1
    15a0:	a1 1d       	adc	r26, r1
    15a2:	b1 1d       	adc	r27, r1
    15a4:	80 93 6e 05 	sts	0x056E, r24
    15a8:	90 93 6f 05 	sts	0x056F, r25
    15ac:	a0 93 70 05 	sts	0x0570, r26
    15b0:	b0 93 71 05 	sts	0x0571, r27
  RUN_USER_DEFINE_INTERRUPT(TIMER1_OVF_interrupt);
    15b4:	80 91 a0 02 	lds	r24, 0x02A0
    15b8:	90 91 a1 02 	lds	r25, 0x02A1
    15bc:	89 2b       	or	r24, r25
    15be:	29 f0       	breq	.+10     	; 0x15ca <__vector_20+0x5e>
    15c0:	e0 91 a0 02 	lds	r30, 0x02A0
    15c4:	f0 91 a1 02 	lds	r31, 0x02A1
    15c8:	09 95       	icall
}
    15ca:	ff 91       	pop	r31
    15cc:	ef 91       	pop	r30
    15ce:	bf 91       	pop	r27
    15d0:	af 91       	pop	r26
    15d2:	9f 91       	pop	r25
    15d4:	8f 91       	pop	r24
    15d6:	7f 91       	pop	r23
    15d8:	6f 91       	pop	r22
    15da:	5f 91       	pop	r21
    15dc:	4f 91       	pop	r20
    15de:	3f 91       	pop	r19
    15e0:	2f 91       	pop	r18
    15e2:	0f 90       	pop	r0
    15e4:	0f be       	out	0x3f, r0	; 63
    15e6:	0f 90       	pop	r0
    15e8:	1f 90       	pop	r1
    15ea:	18 95       	reti

000015ec <__vector_15>:
ISR(TIMER2_OVF_vect) 
{
    15ec:	1f 92       	push	r1
    15ee:	0f 92       	push	r0
    15f0:	0f b6       	in	r0, 0x3f	; 63
    15f2:	0f 92       	push	r0
    15f4:	11 24       	eor	r1, r1
    15f6:	2f 93       	push	r18
    15f8:	3f 93       	push	r19
    15fa:	4f 93       	push	r20
    15fc:	5f 93       	push	r21
    15fe:	6f 93       	push	r22
    1600:	7f 93       	push	r23
    1602:	8f 93       	push	r24
    1604:	9f 93       	push	r25
    1606:	af 93       	push	r26
    1608:	bf 93       	push	r27
    160a:	ef 93       	push	r30
    160c:	ff 93       	push	r31
  timer2_ovrflow_cnt++;
    160e:	80 91 76 05 	lds	r24, 0x0576
    1612:	90 91 77 05 	lds	r25, 0x0577
    1616:	a0 91 78 05 	lds	r26, 0x0578
    161a:	b0 91 79 05 	lds	r27, 0x0579
    161e:	01 96       	adiw	r24, 0x01	; 1
    1620:	a1 1d       	adc	r26, r1
    1622:	b1 1d       	adc	r27, r1
    1624:	80 93 76 05 	sts	0x0576, r24
    1628:	90 93 77 05 	sts	0x0577, r25
    162c:	a0 93 78 05 	sts	0x0578, r26
    1630:	b0 93 79 05 	sts	0x0579, r27
  RUN_USER_DEFINE_INTERRUPT(TIMER2_OVF_interrupt);
    1634:	80 91 a6 02 	lds	r24, 0x02A6
    1638:	90 91 a7 02 	lds	r25, 0x02A7
    163c:	89 2b       	or	r24, r25
    163e:	29 f0       	breq	.+10     	; 0x164a <__vector_15+0x5e>
    1640:	e0 91 a6 02 	lds	r30, 0x02A6
    1644:	f0 91 a7 02 	lds	r31, 0x02A7
    1648:	09 95       	icall
}
    164a:	ff 91       	pop	r31
    164c:	ef 91       	pop	r30
    164e:	bf 91       	pop	r27
    1650:	af 91       	pop	r26
    1652:	9f 91       	pop	r25
    1654:	8f 91       	pop	r24
    1656:	7f 91       	pop	r23
    1658:	6f 91       	pop	r22
    165a:	5f 91       	pop	r21
    165c:	4f 91       	pop	r20
    165e:	3f 91       	pop	r19
    1660:	2f 91       	pop	r18
    1662:	0f 90       	pop	r0
    1664:	0f be       	out	0x3f, r0	; 63
    1666:	0f 90       	pop	r0
    1668:	1f 90       	pop	r1
    166a:	18 95       	reti

0000166c <__vector_35>:
ISR(TIMER3_OVF_vect) 
{
    166c:	1f 92       	push	r1
    166e:	0f 92       	push	r0
    1670:	0f b6       	in	r0, 0x3f	; 63
    1672:	0f 92       	push	r0
    1674:	11 24       	eor	r1, r1
    1676:	2f 93       	push	r18
    1678:	3f 93       	push	r19
    167a:	4f 93       	push	r20
    167c:	5f 93       	push	r21
    167e:	6f 93       	push	r22
    1680:	7f 93       	push	r23
    1682:	8f 93       	push	r24
    1684:	9f 93       	push	r25
    1686:	af 93       	push	r26
    1688:	bf 93       	push	r27
    168a:	ef 93       	push	r30
    168c:	ff 93       	push	r31
  timer3_ovrflow_cnt++;
    168e:	80 91 7e 05 	lds	r24, 0x057E
    1692:	90 91 7f 05 	lds	r25, 0x057F
    1696:	a0 91 80 05 	lds	r26, 0x0580
    169a:	b0 91 81 05 	lds	r27, 0x0581
    169e:	01 96       	adiw	r24, 0x01	; 1
    16a0:	a1 1d       	adc	r26, r1
    16a2:	b1 1d       	adc	r27, r1
    16a4:	80 93 7e 05 	sts	0x057E, r24
    16a8:	90 93 7f 05 	sts	0x057F, r25
    16ac:	a0 93 80 05 	sts	0x0580, r26
    16b0:	b0 93 81 05 	sts	0x0581, r27
  RUN_USER_DEFINE_INTERRUPT(TIMER3_OVF_interrupt);
    16b4:	80 91 b0 02 	lds	r24, 0x02B0
    16b8:	90 91 b1 02 	lds	r25, 0x02B1
    16bc:	89 2b       	or	r24, r25
    16be:	29 f0       	breq	.+10     	; 0x16ca <__vector_35+0x5e>
    16c0:	e0 91 b0 02 	lds	r30, 0x02B0
    16c4:	f0 91 b1 02 	lds	r31, 0x02B1
    16c8:	09 95       	icall
}
    16ca:	ff 91       	pop	r31
    16cc:	ef 91       	pop	r30
    16ce:	bf 91       	pop	r27
    16d0:	af 91       	pop	r26
    16d2:	9f 91       	pop	r25
    16d4:	8f 91       	pop	r24
    16d6:	7f 91       	pop	r23
    16d8:	6f 91       	pop	r22
    16da:	5f 91       	pop	r21
    16dc:	4f 91       	pop	r20
    16de:	3f 91       	pop	r19
    16e0:	2f 91       	pop	r18
    16e2:	0f 90       	pop	r0
    16e4:	0f be       	out	0x3f, r0	; 63
    16e6:	0f 90       	pop	r0
    16e8:	1f 90       	pop	r1
    16ea:	18 95       	reti

000016ec <__vector_45>:
ISR(TIMER4_OVF_vect) 
{
    16ec:	1f 92       	push	r1
    16ee:	0f 92       	push	r0
    16f0:	0f b6       	in	r0, 0x3f	; 63
    16f2:	0f 92       	push	r0
    16f4:	11 24       	eor	r1, r1
    16f6:	2f 93       	push	r18
    16f8:	3f 93       	push	r19
    16fa:	4f 93       	push	r20
    16fc:	5f 93       	push	r21
    16fe:	6f 93       	push	r22
    1700:	7f 93       	push	r23
    1702:	8f 93       	push	r24
    1704:	9f 93       	push	r25
    1706:	af 93       	push	r26
    1708:	bf 93       	push	r27
    170a:	ef 93       	push	r30
    170c:	ff 93       	push	r31
  timer4_ovrflow_cnt++;
    170e:	80 91 6a 05 	lds	r24, 0x056A
    1712:	90 91 6b 05 	lds	r25, 0x056B
    1716:	a0 91 6c 05 	lds	r26, 0x056C
    171a:	b0 91 6d 05 	lds	r27, 0x056D
    171e:	01 96       	adiw	r24, 0x01	; 1
    1720:	a1 1d       	adc	r26, r1
    1722:	b1 1d       	adc	r27, r1
    1724:	80 93 6a 05 	sts	0x056A, r24
    1728:	90 93 6b 05 	sts	0x056B, r25
    172c:	a0 93 6c 05 	sts	0x056C, r26
    1730:	b0 93 6d 05 	sts	0x056D, r27
  RUN_USER_DEFINE_INTERRUPT(TIMER4_OVF_interrupt);
    1734:	80 91 ba 02 	lds	r24, 0x02BA
    1738:	90 91 bb 02 	lds	r25, 0x02BB
    173c:	89 2b       	or	r24, r25
    173e:	29 f0       	breq	.+10     	; 0x174a <__vector_45+0x5e>
    1740:	e0 91 ba 02 	lds	r30, 0x02BA
    1744:	f0 91 bb 02 	lds	r31, 0x02BB
    1748:	09 95       	icall
}
    174a:	ff 91       	pop	r31
    174c:	ef 91       	pop	r30
    174e:	bf 91       	pop	r27
    1750:	af 91       	pop	r26
    1752:	9f 91       	pop	r25
    1754:	8f 91       	pop	r24
    1756:	7f 91       	pop	r23
    1758:	6f 91       	pop	r22
    175a:	5f 91       	pop	r21
    175c:	4f 91       	pop	r20
    175e:	3f 91       	pop	r19
    1760:	2f 91       	pop	r18
    1762:	0f 90       	pop	r0
    1764:	0f be       	out	0x3f, r0	; 63
    1766:	0f 90       	pop	r0
    1768:	1f 90       	pop	r1
    176a:	18 95       	reti

0000176c <__vector_50>:
ISR(TIMER5_OVF_vect) 
{
    176c:	1f 92       	push	r1
    176e:	0f 92       	push	r0
    1770:	0f b6       	in	r0, 0x3f	; 63
    1772:	0f 92       	push	r0
    1774:	11 24       	eor	r1, r1
    1776:	2f 93       	push	r18
    1778:	3f 93       	push	r19
    177a:	4f 93       	push	r20
    177c:	5f 93       	push	r21
    177e:	6f 93       	push	r22
    1780:	7f 93       	push	r23
    1782:	8f 93       	push	r24
    1784:	9f 93       	push	r25
    1786:	af 93       	push	r26
    1788:	bf 93       	push	r27
    178a:	ef 93       	push	r30
    178c:	ff 93       	push	r31
  timer5_ovrflow_cnt++;
    178e:	80 91 82 05 	lds	r24, 0x0582
    1792:	90 91 83 05 	lds	r25, 0x0583
    1796:	a0 91 84 05 	lds	r26, 0x0584
    179a:	b0 91 85 05 	lds	r27, 0x0585
    179e:	01 96       	adiw	r24, 0x01	; 1
    17a0:	a1 1d       	adc	r26, r1
    17a2:	b1 1d       	adc	r27, r1
    17a4:	80 93 82 05 	sts	0x0582, r24
    17a8:	90 93 83 05 	sts	0x0583, r25
    17ac:	a0 93 84 05 	sts	0x0584, r26
    17b0:	b0 93 85 05 	sts	0x0585, r27
  RUN_USER_DEFINE_INTERRUPT(TIMER5_OVF_interrupt);
    17b4:	80 91 c4 02 	lds	r24, 0x02C4
    17b8:	90 91 c5 02 	lds	r25, 0x02C5
    17bc:	89 2b       	or	r24, r25
    17be:	29 f0       	breq	.+10     	; 0x17ca <__vector_50+0x5e>
    17c0:	e0 91 c4 02 	lds	r30, 0x02C4
    17c4:	f0 91 c5 02 	lds	r31, 0x02C5
    17c8:	09 95       	icall
}
    17ca:	ff 91       	pop	r31
    17cc:	ef 91       	pop	r30
    17ce:	bf 91       	pop	r27
    17d0:	af 91       	pop	r26
    17d2:	9f 91       	pop	r25
    17d4:	8f 91       	pop	r24
    17d6:	7f 91       	pop	r23
    17d8:	6f 91       	pop	r22
    17da:	5f 91       	pop	r21
    17dc:	4f 91       	pop	r20
    17de:	3f 91       	pop	r19
    17e0:	2f 91       	pop	r18
    17e2:	0f 90       	pop	r0
    17e4:	0f be       	out	0x3f, r0	; 63
    17e6:	0f 90       	pop	r0
    17e8:	1f 90       	pop	r1
    17ea:	18 95       	reti

000017ec <__vector_21>:
ISR(TIMER0_COMPA_vect)
{
    17ec:	1f 92       	push	r1
    17ee:	0f 92       	push	r0
    17f0:	0f b6       	in	r0, 0x3f	; 63
    17f2:	0f 92       	push	r0
    17f4:	11 24       	eor	r1, r1
    17f6:	2f 93       	push	r18
    17f8:	3f 93       	push	r19
    17fa:	4f 93       	push	r20
    17fc:	5f 93       	push	r21
    17fe:	6f 93       	push	r22
    1800:	7f 93       	push	r23
    1802:	8f 93       	push	r24
    1804:	9f 93       	push	r25
    1806:	af 93       	push	r26
    1808:	bf 93       	push	r27
    180a:	ef 93       	push	r30
    180c:	ff 93       	push	r31
  RUN_USER_DEFINE_INTERRUPT(TIMER0_COMPA_interrupt);
    180e:	80 91 92 02 	lds	r24, 0x0292
    1812:	90 91 93 02 	lds	r25, 0x0293
    1816:	89 2b       	or	r24, r25
    1818:	29 f0       	breq	.+10     	; 0x1824 <__vector_21+0x38>
    181a:	e0 91 92 02 	lds	r30, 0x0292
    181e:	f0 91 93 02 	lds	r31, 0x0293
    1822:	09 95       	icall
}
    1824:	ff 91       	pop	r31
    1826:	ef 91       	pop	r30
    1828:	bf 91       	pop	r27
    182a:	af 91       	pop	r26
    182c:	9f 91       	pop	r25
    182e:	8f 91       	pop	r24
    1830:	7f 91       	pop	r23
    1832:	6f 91       	pop	r22
    1834:	5f 91       	pop	r21
    1836:	4f 91       	pop	r20
    1838:	3f 91       	pop	r19
    183a:	2f 91       	pop	r18
    183c:	0f 90       	pop	r0
    183e:	0f be       	out	0x3f, r0	; 63
    1840:	0f 90       	pop	r0
    1842:	1f 90       	pop	r1
    1844:	18 95       	reti

00001846 <__vector_22>:
ISR(TIMER0_COMPB_vect)
{
    1846:	1f 92       	push	r1
    1848:	0f 92       	push	r0
    184a:	0f b6       	in	r0, 0x3f	; 63
    184c:	0f 92       	push	r0
    184e:	11 24       	eor	r1, r1
    1850:	2f 93       	push	r18
    1852:	3f 93       	push	r19
    1854:	4f 93       	push	r20
    1856:	5f 93       	push	r21
    1858:	6f 93       	push	r22
    185a:	7f 93       	push	r23
    185c:	8f 93       	push	r24
    185e:	9f 93       	push	r25
    1860:	af 93       	push	r26
    1862:	bf 93       	push	r27
    1864:	ef 93       	push	r30
    1866:	ff 93       	push	r31
  RUN_USER_DEFINE_INTERRUPT(TIMER0_COMPB_interrupt);
    1868:	80 91 94 02 	lds	r24, 0x0294
    186c:	90 91 95 02 	lds	r25, 0x0295
    1870:	89 2b       	or	r24, r25
    1872:	29 f0       	breq	.+10     	; 0x187e <__vector_22+0x38>
    1874:	e0 91 94 02 	lds	r30, 0x0294
    1878:	f0 91 95 02 	lds	r31, 0x0295
    187c:	09 95       	icall
}
    187e:	ff 91       	pop	r31
    1880:	ef 91       	pop	r30
    1882:	bf 91       	pop	r27
    1884:	af 91       	pop	r26
    1886:	9f 91       	pop	r25
    1888:	8f 91       	pop	r24
    188a:	7f 91       	pop	r23
    188c:	6f 91       	pop	r22
    188e:	5f 91       	pop	r21
    1890:	4f 91       	pop	r20
    1892:	3f 91       	pop	r19
    1894:	2f 91       	pop	r18
    1896:	0f 90       	pop	r0
    1898:	0f be       	out	0x3f, r0	; 63
    189a:	0f 90       	pop	r0
    189c:	1f 90       	pop	r1
    189e:	18 95       	reti

000018a0 <__vector_16>:
ISR(TIMER1_CAPT_vect)
{
    18a0:	1f 92       	push	r1
    18a2:	0f 92       	push	r0
    18a4:	0f b6       	in	r0, 0x3f	; 63
    18a6:	0f 92       	push	r0
    18a8:	11 24       	eor	r1, r1
    18aa:	2f 93       	push	r18
    18ac:	3f 93       	push	r19
    18ae:	4f 93       	push	r20
    18b0:	5f 93       	push	r21
    18b2:	6f 93       	push	r22
    18b4:	7f 93       	push	r23
    18b6:	8f 93       	push	r24
    18b8:	9f 93       	push	r25
    18ba:	af 93       	push	r26
    18bc:	bf 93       	push	r27
    18be:	ef 93       	push	r30
    18c0:	ff 93       	push	r31
  RUN_USER_DEFINE_INTERRUPT(TIMER1_CAPT_interrupt);
    18c2:	80 91 98 02 	lds	r24, 0x0298
    18c6:	90 91 99 02 	lds	r25, 0x0299
    18ca:	89 2b       	or	r24, r25
    18cc:	29 f0       	breq	.+10     	; 0x18d8 <__vector_16+0x38>
    18ce:	e0 91 98 02 	lds	r30, 0x0298
    18d2:	f0 91 99 02 	lds	r31, 0x0299
    18d6:	09 95       	icall
}
    18d8:	ff 91       	pop	r31
    18da:	ef 91       	pop	r30
    18dc:	bf 91       	pop	r27
    18de:	af 91       	pop	r26
    18e0:	9f 91       	pop	r25
    18e2:	8f 91       	pop	r24
    18e4:	7f 91       	pop	r23
    18e6:	6f 91       	pop	r22
    18e8:	5f 91       	pop	r21
    18ea:	4f 91       	pop	r20
    18ec:	3f 91       	pop	r19
    18ee:	2f 91       	pop	r18
    18f0:	0f 90       	pop	r0
    18f2:	0f be       	out	0x3f, r0	; 63
    18f4:	0f 90       	pop	r0
    18f6:	1f 90       	pop	r1
    18f8:	18 95       	reti

000018fa <__vector_18>:
{
  RUN_USER_DEFINE_INTERRUPT(TIMER1_COMPA_interrupt);
}
*/
ISR(TIMER1_COMPB_vect)
{
    18fa:	1f 92       	push	r1
    18fc:	0f 92       	push	r0
    18fe:	0f b6       	in	r0, 0x3f	; 63
    1900:	0f 92       	push	r0
    1902:	11 24       	eor	r1, r1
    1904:	2f 93       	push	r18
    1906:	3f 93       	push	r19
    1908:	4f 93       	push	r20
    190a:	5f 93       	push	r21
    190c:	6f 93       	push	r22
    190e:	7f 93       	push	r23
    1910:	8f 93       	push	r24
    1912:	9f 93       	push	r25
    1914:	af 93       	push	r26
    1916:	bf 93       	push	r27
    1918:	ef 93       	push	r30
    191a:	ff 93       	push	r31
  RUN_USER_DEFINE_INTERRUPT(TIMER1_COMPB_interrupt);
    191c:	80 91 9c 02 	lds	r24, 0x029C
    1920:	90 91 9d 02 	lds	r25, 0x029D
    1924:	89 2b       	or	r24, r25
    1926:	29 f0       	breq	.+10     	; 0x1932 <__vector_18+0x38>
    1928:	e0 91 9c 02 	lds	r30, 0x029C
    192c:	f0 91 9d 02 	lds	r31, 0x029D
    1930:	09 95       	icall
}
    1932:	ff 91       	pop	r31
    1934:	ef 91       	pop	r30
    1936:	bf 91       	pop	r27
    1938:	af 91       	pop	r26
    193a:	9f 91       	pop	r25
    193c:	8f 91       	pop	r24
    193e:	7f 91       	pop	r23
    1940:	6f 91       	pop	r22
    1942:	5f 91       	pop	r21
    1944:	4f 91       	pop	r20
    1946:	3f 91       	pop	r19
    1948:	2f 91       	pop	r18
    194a:	0f 90       	pop	r0
    194c:	0f be       	out	0x3f, r0	; 63
    194e:	0f 90       	pop	r0
    1950:	1f 90       	pop	r1
    1952:	18 95       	reti

00001954 <__vector_19>:
ISR(TIMER1_COMPC_vect)
{
    1954:	1f 92       	push	r1
    1956:	0f 92       	push	r0
    1958:	0f b6       	in	r0, 0x3f	; 63
    195a:	0f 92       	push	r0
    195c:	11 24       	eor	r1, r1
    195e:	2f 93       	push	r18
    1960:	3f 93       	push	r19
    1962:	4f 93       	push	r20
    1964:	5f 93       	push	r21
    1966:	6f 93       	push	r22
    1968:	7f 93       	push	r23
    196a:	8f 93       	push	r24
    196c:	9f 93       	push	r25
    196e:	af 93       	push	r26
    1970:	bf 93       	push	r27
    1972:	ef 93       	push	r30
    1974:	ff 93       	push	r31
  RUN_USER_DEFINE_INTERRUPT(TIMER1_COMPC_interrupt);
    1976:	80 91 9e 02 	lds	r24, 0x029E
    197a:	90 91 9f 02 	lds	r25, 0x029F
    197e:	89 2b       	or	r24, r25
    1980:	29 f0       	breq	.+10     	; 0x198c <__vector_19+0x38>
    1982:	e0 91 9e 02 	lds	r30, 0x029E
    1986:	f0 91 9f 02 	lds	r31, 0x029F
    198a:	09 95       	icall
}
    198c:	ff 91       	pop	r31
    198e:	ef 91       	pop	r30
    1990:	bf 91       	pop	r27
    1992:	af 91       	pop	r26
    1994:	9f 91       	pop	r25
    1996:	8f 91       	pop	r24
    1998:	7f 91       	pop	r23
    199a:	6f 91       	pop	r22
    199c:	5f 91       	pop	r21
    199e:	4f 91       	pop	r20
    19a0:	3f 91       	pop	r19
    19a2:	2f 91       	pop	r18
    19a4:	0f 90       	pop	r0
    19a6:	0f be       	out	0x3f, r0	; 63
    19a8:	0f 90       	pop	r0
    19aa:	1f 90       	pop	r1
    19ac:	18 95       	reti

000019ae <__vector_13>:
ISR(TIMER2_COMPA_vect)
{
    19ae:	1f 92       	push	r1
    19b0:	0f 92       	push	r0
    19b2:	0f b6       	in	r0, 0x3f	; 63
    19b4:	0f 92       	push	r0
    19b6:	11 24       	eor	r1, r1
    19b8:	2f 93       	push	r18
    19ba:	3f 93       	push	r19
    19bc:	4f 93       	push	r20
    19be:	5f 93       	push	r21
    19c0:	6f 93       	push	r22
    19c2:	7f 93       	push	r23
    19c4:	8f 93       	push	r24
    19c6:	9f 93       	push	r25
    19c8:	af 93       	push	r26
    19ca:	bf 93       	push	r27
    19cc:	ef 93       	push	r30
    19ce:	ff 93       	push	r31
  RUN_USER_DEFINE_INTERRUPT(TIMER2_COMPA_interrupt);
    19d0:	80 91 a2 02 	lds	r24, 0x02A2
    19d4:	90 91 a3 02 	lds	r25, 0x02A3
    19d8:	89 2b       	or	r24, r25
    19da:	29 f0       	breq	.+10     	; 0x19e6 <__vector_13+0x38>
    19dc:	e0 91 a2 02 	lds	r30, 0x02A2
    19e0:	f0 91 a3 02 	lds	r31, 0x02A3
    19e4:	09 95       	icall
}
    19e6:	ff 91       	pop	r31
    19e8:	ef 91       	pop	r30
    19ea:	bf 91       	pop	r27
    19ec:	af 91       	pop	r26
    19ee:	9f 91       	pop	r25
    19f0:	8f 91       	pop	r24
    19f2:	7f 91       	pop	r23
    19f4:	6f 91       	pop	r22
    19f6:	5f 91       	pop	r21
    19f8:	4f 91       	pop	r20
    19fa:	3f 91       	pop	r19
    19fc:	2f 91       	pop	r18
    19fe:	0f 90       	pop	r0
    1a00:	0f be       	out	0x3f, r0	; 63
    1a02:	0f 90       	pop	r0
    1a04:	1f 90       	pop	r1
    1a06:	18 95       	reti

00001a08 <__vector_14>:
ISR(TIMER2_COMPB_vect)
{
    1a08:	1f 92       	push	r1
    1a0a:	0f 92       	push	r0
    1a0c:	0f b6       	in	r0, 0x3f	; 63
    1a0e:	0f 92       	push	r0
    1a10:	11 24       	eor	r1, r1
    1a12:	2f 93       	push	r18
    1a14:	3f 93       	push	r19
    1a16:	4f 93       	push	r20
    1a18:	5f 93       	push	r21
    1a1a:	6f 93       	push	r22
    1a1c:	7f 93       	push	r23
    1a1e:	8f 93       	push	r24
    1a20:	9f 93       	push	r25
    1a22:	af 93       	push	r26
    1a24:	bf 93       	push	r27
    1a26:	ef 93       	push	r30
    1a28:	ff 93       	push	r31
  RUN_USER_DEFINE_INTERRUPT(TIMER2_COMPB_interrupt);
    1a2a:	80 91 a4 02 	lds	r24, 0x02A4
    1a2e:	90 91 a5 02 	lds	r25, 0x02A5
    1a32:	89 2b       	or	r24, r25
    1a34:	29 f0       	breq	.+10     	; 0x1a40 <__vector_14+0x38>
    1a36:	e0 91 a4 02 	lds	r30, 0x02A4
    1a3a:	f0 91 a5 02 	lds	r31, 0x02A5
    1a3e:	09 95       	icall
}
    1a40:	ff 91       	pop	r31
    1a42:	ef 91       	pop	r30
    1a44:	bf 91       	pop	r27
    1a46:	af 91       	pop	r26
    1a48:	9f 91       	pop	r25
    1a4a:	8f 91       	pop	r24
    1a4c:	7f 91       	pop	r23
    1a4e:	6f 91       	pop	r22
    1a50:	5f 91       	pop	r21
    1a52:	4f 91       	pop	r20
    1a54:	3f 91       	pop	r19
    1a56:	2f 91       	pop	r18
    1a58:	0f 90       	pop	r0
    1a5a:	0f be       	out	0x3f, r0	; 63
    1a5c:	0f 90       	pop	r0
    1a5e:	1f 90       	pop	r1
    1a60:	18 95       	reti

00001a62 <__vector_31>:
ISR(TIMER3_CAPT_vect)
{
    1a62:	1f 92       	push	r1
    1a64:	0f 92       	push	r0
    1a66:	0f b6       	in	r0, 0x3f	; 63
    1a68:	0f 92       	push	r0
    1a6a:	11 24       	eor	r1, r1
    1a6c:	2f 93       	push	r18
    1a6e:	3f 93       	push	r19
    1a70:	4f 93       	push	r20
    1a72:	5f 93       	push	r21
    1a74:	6f 93       	push	r22
    1a76:	7f 93       	push	r23
    1a78:	8f 93       	push	r24
    1a7a:	9f 93       	push	r25
    1a7c:	af 93       	push	r26
    1a7e:	bf 93       	push	r27
    1a80:	ef 93       	push	r30
    1a82:	ff 93       	push	r31
  RUN_USER_DEFINE_INTERRUPT(TIMER3_CAPT_interrupt);
    1a84:	80 91 a8 02 	lds	r24, 0x02A8
    1a88:	90 91 a9 02 	lds	r25, 0x02A9
    1a8c:	89 2b       	or	r24, r25
    1a8e:	29 f0       	breq	.+10     	; 0x1a9a <__vector_31+0x38>
    1a90:	e0 91 a8 02 	lds	r30, 0x02A8
    1a94:	f0 91 a9 02 	lds	r31, 0x02A9
    1a98:	09 95       	icall
}
    1a9a:	ff 91       	pop	r31
    1a9c:	ef 91       	pop	r30
    1a9e:	bf 91       	pop	r27
    1aa0:	af 91       	pop	r26
    1aa2:	9f 91       	pop	r25
    1aa4:	8f 91       	pop	r24
    1aa6:	7f 91       	pop	r23
    1aa8:	6f 91       	pop	r22
    1aaa:	5f 91       	pop	r21
    1aac:	4f 91       	pop	r20
    1aae:	3f 91       	pop	r19
    1ab0:	2f 91       	pop	r18
    1ab2:	0f 90       	pop	r0
    1ab4:	0f be       	out	0x3f, r0	; 63
    1ab6:	0f 90       	pop	r0
    1ab8:	1f 90       	pop	r1
    1aba:	18 95       	reti

00001abc <__vector_32>:
ISR(TIMER3_COMPA_vect)
{
    1abc:	1f 92       	push	r1
    1abe:	0f 92       	push	r0
    1ac0:	0f b6       	in	r0, 0x3f	; 63
    1ac2:	0f 92       	push	r0
    1ac4:	11 24       	eor	r1, r1
    1ac6:	2f 93       	push	r18
    1ac8:	3f 93       	push	r19
    1aca:	4f 93       	push	r20
    1acc:	5f 93       	push	r21
    1ace:	6f 93       	push	r22
    1ad0:	7f 93       	push	r23
    1ad2:	8f 93       	push	r24
    1ad4:	9f 93       	push	r25
    1ad6:	af 93       	push	r26
    1ad8:	bf 93       	push	r27
    1ada:	ef 93       	push	r30
    1adc:	ff 93       	push	r31
  RUN_USER_DEFINE_INTERRUPT(TIMER3_COMPA_interrupt);
    1ade:	80 91 aa 02 	lds	r24, 0x02AA
    1ae2:	90 91 ab 02 	lds	r25, 0x02AB
    1ae6:	89 2b       	or	r24, r25
    1ae8:	29 f0       	breq	.+10     	; 0x1af4 <__vector_32+0x38>
    1aea:	e0 91 aa 02 	lds	r30, 0x02AA
    1aee:	f0 91 ab 02 	lds	r31, 0x02AB
    1af2:	09 95       	icall
}
    1af4:	ff 91       	pop	r31
    1af6:	ef 91       	pop	r30
    1af8:	bf 91       	pop	r27
    1afa:	af 91       	pop	r26
    1afc:	9f 91       	pop	r25
    1afe:	8f 91       	pop	r24
    1b00:	7f 91       	pop	r23
    1b02:	6f 91       	pop	r22
    1b04:	5f 91       	pop	r21
    1b06:	4f 91       	pop	r20
    1b08:	3f 91       	pop	r19
    1b0a:	2f 91       	pop	r18
    1b0c:	0f 90       	pop	r0
    1b0e:	0f be       	out	0x3f, r0	; 63
    1b10:	0f 90       	pop	r0
    1b12:	1f 90       	pop	r1
    1b14:	18 95       	reti

00001b16 <__vector_33>:
ISR(TIMER3_COMPB_vect)
{
    1b16:	1f 92       	push	r1
    1b18:	0f 92       	push	r0
    1b1a:	0f b6       	in	r0, 0x3f	; 63
    1b1c:	0f 92       	push	r0
    1b1e:	11 24       	eor	r1, r1
    1b20:	2f 93       	push	r18
    1b22:	3f 93       	push	r19
    1b24:	4f 93       	push	r20
    1b26:	5f 93       	push	r21
    1b28:	6f 93       	push	r22
    1b2a:	7f 93       	push	r23
    1b2c:	8f 93       	push	r24
    1b2e:	9f 93       	push	r25
    1b30:	af 93       	push	r26
    1b32:	bf 93       	push	r27
    1b34:	ef 93       	push	r30
    1b36:	ff 93       	push	r31
  RUN_USER_DEFINE_INTERRUPT(TIMER3_COMPB_interrupt);
    1b38:	80 91 ac 02 	lds	r24, 0x02AC
    1b3c:	90 91 ad 02 	lds	r25, 0x02AD
    1b40:	89 2b       	or	r24, r25
    1b42:	29 f0       	breq	.+10     	; 0x1b4e <__vector_33+0x38>
    1b44:	e0 91 ac 02 	lds	r30, 0x02AC
    1b48:	f0 91 ad 02 	lds	r31, 0x02AD
    1b4c:	09 95       	icall
}
    1b4e:	ff 91       	pop	r31
    1b50:	ef 91       	pop	r30
    1b52:	bf 91       	pop	r27
    1b54:	af 91       	pop	r26
    1b56:	9f 91       	pop	r25
    1b58:	8f 91       	pop	r24
    1b5a:	7f 91       	pop	r23
    1b5c:	6f 91       	pop	r22
    1b5e:	5f 91       	pop	r21
    1b60:	4f 91       	pop	r20
    1b62:	3f 91       	pop	r19
    1b64:	2f 91       	pop	r18
    1b66:	0f 90       	pop	r0
    1b68:	0f be       	out	0x3f, r0	; 63
    1b6a:	0f 90       	pop	r0
    1b6c:	1f 90       	pop	r1
    1b6e:	18 95       	reti

00001b70 <__vector_34>:
ISR(TIMER3_COMPC_vect)
{
    1b70:	1f 92       	push	r1
    1b72:	0f 92       	push	r0
    1b74:	0f b6       	in	r0, 0x3f	; 63
    1b76:	0f 92       	push	r0
    1b78:	11 24       	eor	r1, r1
    1b7a:	2f 93       	push	r18
    1b7c:	3f 93       	push	r19
    1b7e:	4f 93       	push	r20
    1b80:	5f 93       	push	r21
    1b82:	6f 93       	push	r22
    1b84:	7f 93       	push	r23
    1b86:	8f 93       	push	r24
    1b88:	9f 93       	push	r25
    1b8a:	af 93       	push	r26
    1b8c:	bf 93       	push	r27
    1b8e:	ef 93       	push	r30
    1b90:	ff 93       	push	r31
  RUN_USER_DEFINE_INTERRUPT(TIMER3_COMPC_interrupt);
    1b92:	80 91 ae 02 	lds	r24, 0x02AE
    1b96:	90 91 af 02 	lds	r25, 0x02AF
    1b9a:	89 2b       	or	r24, r25
    1b9c:	29 f0       	breq	.+10     	; 0x1ba8 <__vector_34+0x38>
    1b9e:	e0 91 ae 02 	lds	r30, 0x02AE
    1ba2:	f0 91 af 02 	lds	r31, 0x02AF
    1ba6:	09 95       	icall
}
    1ba8:	ff 91       	pop	r31
    1baa:	ef 91       	pop	r30
    1bac:	bf 91       	pop	r27
    1bae:	af 91       	pop	r26
    1bb0:	9f 91       	pop	r25
    1bb2:	8f 91       	pop	r24
    1bb4:	7f 91       	pop	r23
    1bb6:	6f 91       	pop	r22
    1bb8:	5f 91       	pop	r21
    1bba:	4f 91       	pop	r20
    1bbc:	3f 91       	pop	r19
    1bbe:	2f 91       	pop	r18
    1bc0:	0f 90       	pop	r0
    1bc2:	0f be       	out	0x3f, r0	; 63
    1bc4:	0f 90       	pop	r0
    1bc6:	1f 90       	pop	r1
    1bc8:	18 95       	reti

00001bca <__vector_41>:
ISR(TIMER4_CAPT_vect)
{
    1bca:	1f 92       	push	r1
    1bcc:	0f 92       	push	r0
    1bce:	0f b6       	in	r0, 0x3f	; 63
    1bd0:	0f 92       	push	r0
    1bd2:	11 24       	eor	r1, r1
    1bd4:	2f 93       	push	r18
    1bd6:	3f 93       	push	r19
    1bd8:	4f 93       	push	r20
    1bda:	5f 93       	push	r21
    1bdc:	6f 93       	push	r22
    1bde:	7f 93       	push	r23
    1be0:	8f 93       	push	r24
    1be2:	9f 93       	push	r25
    1be4:	af 93       	push	r26
    1be6:	bf 93       	push	r27
    1be8:	ef 93       	push	r30
    1bea:	ff 93       	push	r31
  RUN_USER_DEFINE_INTERRUPT(TIMER4_CAPT_interrupt);
    1bec:	80 91 b2 02 	lds	r24, 0x02B2
    1bf0:	90 91 b3 02 	lds	r25, 0x02B3
    1bf4:	89 2b       	or	r24, r25
    1bf6:	29 f0       	breq	.+10     	; 0x1c02 <__vector_41+0x38>
    1bf8:	e0 91 b2 02 	lds	r30, 0x02B2
    1bfc:	f0 91 b3 02 	lds	r31, 0x02B3
    1c00:	09 95       	icall
}
    1c02:	ff 91       	pop	r31
    1c04:	ef 91       	pop	r30
    1c06:	bf 91       	pop	r27
    1c08:	af 91       	pop	r26
    1c0a:	9f 91       	pop	r25
    1c0c:	8f 91       	pop	r24
    1c0e:	7f 91       	pop	r23
    1c10:	6f 91       	pop	r22
    1c12:	5f 91       	pop	r21
    1c14:	4f 91       	pop	r20
    1c16:	3f 91       	pop	r19
    1c18:	2f 91       	pop	r18
    1c1a:	0f 90       	pop	r0
    1c1c:	0f be       	out	0x3f, r0	; 63
    1c1e:	0f 90       	pop	r0
    1c20:	1f 90       	pop	r1
    1c22:	18 95       	reti

00001c24 <__vector_42>:
ISR(TIMER4_COMPA_vect)
{
    1c24:	1f 92       	push	r1
    1c26:	0f 92       	push	r0
    1c28:	0f b6       	in	r0, 0x3f	; 63
    1c2a:	0f 92       	push	r0
    1c2c:	11 24       	eor	r1, r1
    1c2e:	2f 93       	push	r18
    1c30:	3f 93       	push	r19
    1c32:	4f 93       	push	r20
    1c34:	5f 93       	push	r21
    1c36:	6f 93       	push	r22
    1c38:	7f 93       	push	r23
    1c3a:	8f 93       	push	r24
    1c3c:	9f 93       	push	r25
    1c3e:	af 93       	push	r26
    1c40:	bf 93       	push	r27
    1c42:	ef 93       	push	r30
    1c44:	ff 93       	push	r31
  RUN_USER_DEFINE_INTERRUPT(TIMER4_COMPA_interrupt);
    1c46:	80 91 b4 02 	lds	r24, 0x02B4
    1c4a:	90 91 b5 02 	lds	r25, 0x02B5
    1c4e:	89 2b       	or	r24, r25
    1c50:	29 f0       	breq	.+10     	; 0x1c5c <__vector_42+0x38>
    1c52:	e0 91 b4 02 	lds	r30, 0x02B4
    1c56:	f0 91 b5 02 	lds	r31, 0x02B5
    1c5a:	09 95       	icall
}
    1c5c:	ff 91       	pop	r31
    1c5e:	ef 91       	pop	r30
    1c60:	bf 91       	pop	r27
    1c62:	af 91       	pop	r26
    1c64:	9f 91       	pop	r25
    1c66:	8f 91       	pop	r24
    1c68:	7f 91       	pop	r23
    1c6a:	6f 91       	pop	r22
    1c6c:	5f 91       	pop	r21
    1c6e:	4f 91       	pop	r20
    1c70:	3f 91       	pop	r19
    1c72:	2f 91       	pop	r18
    1c74:	0f 90       	pop	r0
    1c76:	0f be       	out	0x3f, r0	; 63
    1c78:	0f 90       	pop	r0
    1c7a:	1f 90       	pop	r1
    1c7c:	18 95       	reti

00001c7e <__vector_43>:
ISR(TIMER4_COMPB_vect)
{
    1c7e:	1f 92       	push	r1
    1c80:	0f 92       	push	r0
    1c82:	0f b6       	in	r0, 0x3f	; 63
    1c84:	0f 92       	push	r0
    1c86:	11 24       	eor	r1, r1
    1c88:	2f 93       	push	r18
    1c8a:	3f 93       	push	r19
    1c8c:	4f 93       	push	r20
    1c8e:	5f 93       	push	r21
    1c90:	6f 93       	push	r22
    1c92:	7f 93       	push	r23
    1c94:	8f 93       	push	r24
    1c96:	9f 93       	push	r25
    1c98:	af 93       	push	r26
    1c9a:	bf 93       	push	r27
    1c9c:	ef 93       	push	r30
    1c9e:	ff 93       	push	r31
  RUN_USER_DEFINE_INTERRUPT(TIMER4_COMPB_interrupt);
    1ca0:	80 91 b6 02 	lds	r24, 0x02B6
    1ca4:	90 91 b7 02 	lds	r25, 0x02B7
    1ca8:	89 2b       	or	r24, r25
    1caa:	29 f0       	breq	.+10     	; 0x1cb6 <__vector_43+0x38>
    1cac:	e0 91 b6 02 	lds	r30, 0x02B6
    1cb0:	f0 91 b7 02 	lds	r31, 0x02B7
    1cb4:	09 95       	icall
}
    1cb6:	ff 91       	pop	r31
    1cb8:	ef 91       	pop	r30
    1cba:	bf 91       	pop	r27
    1cbc:	af 91       	pop	r26
    1cbe:	9f 91       	pop	r25
    1cc0:	8f 91       	pop	r24
    1cc2:	7f 91       	pop	r23
    1cc4:	6f 91       	pop	r22
    1cc6:	5f 91       	pop	r21
    1cc8:	4f 91       	pop	r20
    1cca:	3f 91       	pop	r19
    1ccc:	2f 91       	pop	r18
    1cce:	0f 90       	pop	r0
    1cd0:	0f be       	out	0x3f, r0	; 63
    1cd2:	0f 90       	pop	r0
    1cd4:	1f 90       	pop	r1
    1cd6:	18 95       	reti

00001cd8 <__vector_44>:
ISR(TIMER4_COMPC_vect)
{
    1cd8:	1f 92       	push	r1
    1cda:	0f 92       	push	r0
    1cdc:	0f b6       	in	r0, 0x3f	; 63
    1cde:	0f 92       	push	r0
    1ce0:	11 24       	eor	r1, r1
    1ce2:	2f 93       	push	r18
    1ce4:	3f 93       	push	r19
    1ce6:	4f 93       	push	r20
    1ce8:	5f 93       	push	r21
    1cea:	6f 93       	push	r22
    1cec:	7f 93       	push	r23
    1cee:	8f 93       	push	r24
    1cf0:	9f 93       	push	r25
    1cf2:	af 93       	push	r26
    1cf4:	bf 93       	push	r27
    1cf6:	ef 93       	push	r30
    1cf8:	ff 93       	push	r31
  RUN_USER_DEFINE_INTERRUPT(TIMER4_COMPC_interrupt);
    1cfa:	80 91 b8 02 	lds	r24, 0x02B8
    1cfe:	90 91 b9 02 	lds	r25, 0x02B9
    1d02:	89 2b       	or	r24, r25
    1d04:	29 f0       	breq	.+10     	; 0x1d10 <__vector_44+0x38>
    1d06:	e0 91 b8 02 	lds	r30, 0x02B8
    1d0a:	f0 91 b9 02 	lds	r31, 0x02B9
    1d0e:	09 95       	icall
}
    1d10:	ff 91       	pop	r31
    1d12:	ef 91       	pop	r30
    1d14:	bf 91       	pop	r27
    1d16:	af 91       	pop	r26
    1d18:	9f 91       	pop	r25
    1d1a:	8f 91       	pop	r24
    1d1c:	7f 91       	pop	r23
    1d1e:	6f 91       	pop	r22
    1d20:	5f 91       	pop	r21
    1d22:	4f 91       	pop	r20
    1d24:	3f 91       	pop	r19
    1d26:	2f 91       	pop	r18
    1d28:	0f 90       	pop	r0
    1d2a:	0f be       	out	0x3f, r0	; 63
    1d2c:	0f 90       	pop	r0
    1d2e:	1f 90       	pop	r1
    1d30:	18 95       	reti

00001d32 <__vector_46>:
ISR(TIMER5_CAPT_vect)
{
    1d32:	1f 92       	push	r1
    1d34:	0f 92       	push	r0
    1d36:	0f b6       	in	r0, 0x3f	; 63
    1d38:	0f 92       	push	r0
    1d3a:	11 24       	eor	r1, r1
    1d3c:	2f 93       	push	r18
    1d3e:	3f 93       	push	r19
    1d40:	4f 93       	push	r20
    1d42:	5f 93       	push	r21
    1d44:	6f 93       	push	r22
    1d46:	7f 93       	push	r23
    1d48:	8f 93       	push	r24
    1d4a:	9f 93       	push	r25
    1d4c:	af 93       	push	r26
    1d4e:	bf 93       	push	r27
    1d50:	ef 93       	push	r30
    1d52:	ff 93       	push	r31
  RUN_USER_DEFINE_INTERRUPT(TIMER5_CAPT_interrupt);
    1d54:	80 91 bc 02 	lds	r24, 0x02BC
    1d58:	90 91 bd 02 	lds	r25, 0x02BD
    1d5c:	89 2b       	or	r24, r25
    1d5e:	29 f0       	breq	.+10     	; 0x1d6a <__vector_46+0x38>
    1d60:	e0 91 bc 02 	lds	r30, 0x02BC
    1d64:	f0 91 bd 02 	lds	r31, 0x02BD
    1d68:	09 95       	icall
}
    1d6a:	ff 91       	pop	r31
    1d6c:	ef 91       	pop	r30
    1d6e:	bf 91       	pop	r27
    1d70:	af 91       	pop	r26
    1d72:	9f 91       	pop	r25
    1d74:	8f 91       	pop	r24
    1d76:	7f 91       	pop	r23
    1d78:	6f 91       	pop	r22
    1d7a:	5f 91       	pop	r21
    1d7c:	4f 91       	pop	r20
    1d7e:	3f 91       	pop	r19
    1d80:	2f 91       	pop	r18
    1d82:	0f 90       	pop	r0
    1d84:	0f be       	out	0x3f, r0	; 63
    1d86:	0f 90       	pop	r0
    1d88:	1f 90       	pop	r1
    1d8a:	18 95       	reti

00001d8c <__vector_47>:
ISR(TIMER5_COMPA_vect)
{
    1d8c:	1f 92       	push	r1
    1d8e:	0f 92       	push	r0
    1d90:	0f b6       	in	r0, 0x3f	; 63
    1d92:	0f 92       	push	r0
    1d94:	11 24       	eor	r1, r1
    1d96:	2f 93       	push	r18
    1d98:	3f 93       	push	r19
    1d9a:	4f 93       	push	r20
    1d9c:	5f 93       	push	r21
    1d9e:	6f 93       	push	r22
    1da0:	7f 93       	push	r23
    1da2:	8f 93       	push	r24
    1da4:	9f 93       	push	r25
    1da6:	af 93       	push	r26
    1da8:	bf 93       	push	r27
    1daa:	ef 93       	push	r30
    1dac:	ff 93       	push	r31
  RUN_USER_DEFINE_INTERRUPT(TIMER5_COMPA_interrupt);
    1dae:	80 91 be 02 	lds	r24, 0x02BE
    1db2:	90 91 bf 02 	lds	r25, 0x02BF
    1db6:	89 2b       	or	r24, r25
    1db8:	29 f0       	breq	.+10     	; 0x1dc4 <__vector_47+0x38>
    1dba:	e0 91 be 02 	lds	r30, 0x02BE
    1dbe:	f0 91 bf 02 	lds	r31, 0x02BF
    1dc2:	09 95       	icall
}
    1dc4:	ff 91       	pop	r31
    1dc6:	ef 91       	pop	r30
    1dc8:	bf 91       	pop	r27
    1dca:	af 91       	pop	r26
    1dcc:	9f 91       	pop	r25
    1dce:	8f 91       	pop	r24
    1dd0:	7f 91       	pop	r23
    1dd2:	6f 91       	pop	r22
    1dd4:	5f 91       	pop	r21
    1dd6:	4f 91       	pop	r20
    1dd8:	3f 91       	pop	r19
    1dda:	2f 91       	pop	r18
    1ddc:	0f 90       	pop	r0
    1dde:	0f be       	out	0x3f, r0	; 63
    1de0:	0f 90       	pop	r0
    1de2:	1f 90       	pop	r1
    1de4:	18 95       	reti

00001de6 <__vector_48>:
ISR(TIMER5_COMPB_vect)
{
    1de6:	1f 92       	push	r1
    1de8:	0f 92       	push	r0
    1dea:	0f b6       	in	r0, 0x3f	; 63
    1dec:	0f 92       	push	r0
    1dee:	11 24       	eor	r1, r1
    1df0:	2f 93       	push	r18
    1df2:	3f 93       	push	r19
    1df4:	4f 93       	push	r20
    1df6:	5f 93       	push	r21
    1df8:	6f 93       	push	r22
    1dfa:	7f 93       	push	r23
    1dfc:	8f 93       	push	r24
    1dfe:	9f 93       	push	r25
    1e00:	af 93       	push	r26
    1e02:	bf 93       	push	r27
    1e04:	ef 93       	push	r30
    1e06:	ff 93       	push	r31
  RUN_USER_DEFINE_INTERRUPT(TIMER5_COMPB_interrupt);
    1e08:	80 91 c0 02 	lds	r24, 0x02C0
    1e0c:	90 91 c1 02 	lds	r25, 0x02C1
    1e10:	89 2b       	or	r24, r25
    1e12:	29 f0       	breq	.+10     	; 0x1e1e <__vector_48+0x38>
    1e14:	e0 91 c0 02 	lds	r30, 0x02C0
    1e18:	f0 91 c1 02 	lds	r31, 0x02C1
    1e1c:	09 95       	icall
}
    1e1e:	ff 91       	pop	r31
    1e20:	ef 91       	pop	r30
    1e22:	bf 91       	pop	r27
    1e24:	af 91       	pop	r26
    1e26:	9f 91       	pop	r25
    1e28:	8f 91       	pop	r24
    1e2a:	7f 91       	pop	r23
    1e2c:	6f 91       	pop	r22
    1e2e:	5f 91       	pop	r21
    1e30:	4f 91       	pop	r20
    1e32:	3f 91       	pop	r19
    1e34:	2f 91       	pop	r18
    1e36:	0f 90       	pop	r0
    1e38:	0f be       	out	0x3f, r0	; 63
    1e3a:	0f 90       	pop	r0
    1e3c:	1f 90       	pop	r1
    1e3e:	18 95       	reti

00001e40 <__vector_49>:
ISR(TIMER5_COMPC_vect)
{
    1e40:	1f 92       	push	r1
    1e42:	0f 92       	push	r0
    1e44:	0f b6       	in	r0, 0x3f	; 63
    1e46:	0f 92       	push	r0
    1e48:	11 24       	eor	r1, r1
    1e4a:	2f 93       	push	r18
    1e4c:	3f 93       	push	r19
    1e4e:	4f 93       	push	r20
    1e50:	5f 93       	push	r21
    1e52:	6f 93       	push	r22
    1e54:	7f 93       	push	r23
    1e56:	8f 93       	push	r24
    1e58:	9f 93       	push	r25
    1e5a:	af 93       	push	r26
    1e5c:	bf 93       	push	r27
    1e5e:	ef 93       	push	r30
    1e60:	ff 93       	push	r31
  RUN_USER_DEFINE_INTERRUPT(TIMER5_COMPC_interrupt);
    1e62:	80 91 c2 02 	lds	r24, 0x02C2
    1e66:	90 91 c3 02 	lds	r25, 0x02C3
    1e6a:	89 2b       	or	r24, r25
    1e6c:	29 f0       	breq	.+10     	; 0x1e78 <__vector_49+0x38>
    1e6e:	e0 91 c2 02 	lds	r30, 0x02C2
    1e72:	f0 91 c3 02 	lds	r31, 0x02C3
    1e76:	09 95       	icall
}
    1e78:	ff 91       	pop	r31
    1e7a:	ef 91       	pop	r30
    1e7c:	bf 91       	pop	r27
    1e7e:	af 91       	pop	r26
    1e80:	9f 91       	pop	r25
    1e82:	8f 91       	pop	r24
    1e84:	7f 91       	pop	r23
    1e86:	6f 91       	pop	r22
    1e88:	5f 91       	pop	r21
    1e8a:	4f 91       	pop	r20
    1e8c:	3f 91       	pop	r19
    1e8e:	2f 91       	pop	r18
    1e90:	0f 90       	pop	r0
    1e92:	0f be       	out	0x3f, r0	; 63
    1e94:	0f 90       	pop	r0
    1e96:	1f 90       	pop	r1
    1e98:	18 95       	reti

00001e9a <__vector_default>:

ISR(BADISR_vect)
{
    1e9a:	1f 92       	push	r1
    1e9c:	0f 92       	push	r0
    1e9e:	0f b6       	in	r0, 0x3f	; 63
    1ea0:	0f 92       	push	r0
    1ea2:	11 24       	eor	r1, r1
    1ea4:	2f 93       	push	r18
    1ea6:	3f 93       	push	r19
    1ea8:	4f 93       	push	r20
    1eaa:	5f 93       	push	r21
    1eac:	6f 93       	push	r22
    1eae:	7f 93       	push	r23
    1eb0:	8f 93       	push	r24
    1eb2:	9f 93       	push	r25
    1eb4:	af 93       	push	r26
    1eb6:	bf 93       	push	r27
    1eb8:	ef 93       	push	r30
    1eba:	ff 93       	push	r31
  rprintf("BAD_vect called!");
    1ebc:	00 d0       	rcall	.+0      	; 0x1ebe <__vector_default+0x24>
    1ebe:	0f 92       	push	r0
    1ec0:	81 e0       	ldi	r24, 0x01	; 1
    1ec2:	ed b7       	in	r30, 0x3d	; 61
    1ec4:	fe b7       	in	r31, 0x3e	; 62
    1ec6:	81 83       	std	Z+1, r24	; 0x01
    1ec8:	88 ef       	ldi	r24, 0xF8	; 248
    1eca:	91 e0       	ldi	r25, 0x01	; 1
    1ecc:	93 83       	std	Z+3, r25	; 0x03
    1ece:	82 83       	std	Z+2, r24	; 0x02
    1ed0:	0e 94 67 16 	call	0x2cce	; 0x2cce <rprintf1RamRom>
    1ed4:	0f 90       	pop	r0
    1ed6:	0f 90       	pop	r0
    1ed8:	0f 90       	pop	r0
}
    1eda:	ff 91       	pop	r31
    1edc:	ef 91       	pop	r30
    1ede:	bf 91       	pop	r27
    1ee0:	af 91       	pop	r26
    1ee2:	9f 91       	pop	r25
    1ee4:	8f 91       	pop	r24
    1ee6:	7f 91       	pop	r23
    1ee8:	6f 91       	pop	r22
    1eea:	5f 91       	pop	r21
    1eec:	4f 91       	pop	r20
    1eee:	3f 91       	pop	r19
    1ef0:	2f 91       	pop	r18
    1ef2:	0f 90       	pop	r0
    1ef4:	0f be       	out	0x3f, r0	; 63
    1ef6:	0f 90       	pop	r0
    1ef8:	1f 90       	pop	r1
    1efa:	18 95       	reti

00001efc <uartSetRxHandler>:
}

void uartSetRxHandler(u08 nUart, void (*rx_func)(unsigned char c))
{
	// make sure the uart number is within bounds
	if(nUart < 4)
    1efc:	84 30       	cpi	r24, 0x04	; 4
    1efe:	40 f4       	brcc	.+16     	; 0x1f10 <uartSetRxHandler+0x14>
	{
		// set the receive interrupt to run the supplied user function
		UartRxFunc[nUart] = rx_func;
    1f00:	e8 2f       	mov	r30, r24
    1f02:	f0 e0       	ldi	r31, 0x00	; 0
    1f04:	ee 0f       	add	r30, r30
    1f06:	ff 1f       	adc	r31, r31
    1f08:	ea 5f       	subi	r30, 0xFA	; 250
    1f0a:	fa 4f       	sbci	r31, 0xFA	; 250
    1f0c:	71 83       	std	Z+1, r23	; 0x01
    1f0e:	60 83       	st	Z, r22
    1f10:	08 95       	ret

00001f12 <uartSetBaudRate>:
	}
}

void uartSetBaudRate(u08 nUart, u32 baudrate)
{
    1f12:	1f 93       	push	r17
    1f14:	18 2f       	mov	r17, r24
    1f16:	9a 01       	movw	r18, r20
    1f18:	ab 01       	movw	r20, r22
	// calculate division factor for requested baud rate, and set it
	u16 bauddiv = ((F_CPU+(baudrate*8L))/(baudrate*16L)-1);
    1f1a:	ca 01       	movw	r24, r20
    1f1c:	b9 01       	movw	r22, r18
    1f1e:	60 58       	subi	r22, 0x80	; 128
    1f20:	7b 47       	sbci	r23, 0x7B	; 123
    1f22:	81 4e       	sbci	r24, 0xE1	; 225
    1f24:	9f 4f       	sbci	r25, 0xFF	; 255
    1f26:	f3 e0       	ldi	r31, 0x03	; 3
    1f28:	66 0f       	add	r22, r22
    1f2a:	77 1f       	adc	r23, r23
    1f2c:	88 1f       	adc	r24, r24
    1f2e:	99 1f       	adc	r25, r25
    1f30:	fa 95       	dec	r31
    1f32:	d1 f7       	brne	.-12     	; 0x1f28 <uartSetBaudRate+0x16>
    1f34:	e4 e0       	ldi	r30, 0x04	; 4
    1f36:	22 0f       	add	r18, r18
    1f38:	33 1f       	adc	r19, r19
    1f3a:	44 1f       	adc	r20, r20
    1f3c:	55 1f       	adc	r21, r21
    1f3e:	ea 95       	dec	r30
    1f40:	d1 f7       	brne	.-12     	; 0x1f36 <uartSetBaudRate+0x24>
    1f42:	0e 94 db 20 	call	0x41b6	; 0x41b6 <__udivmodsi4>
    1f46:	21 50       	subi	r18, 0x01	; 1
    1f48:	30 40       	sbci	r19, 0x00	; 0
	if(nUart==3)
    1f4a:	13 30       	cpi	r17, 0x03	; 3
    1f4c:	29 f4       	brne	.+10     	; 0x1f58 <uartSetBaudRate+0x46>
	{
		outb(UBRR3L, bauddiv);
    1f4e:	20 93 34 01 	sts	0x0134, r18
		#ifdef UBRR3H
		outb(UBRR3H, bauddiv>>8);
    1f52:	30 93 35 01 	sts	0x0135, r19
    1f56:	12 c0       	rjmp	.+36     	; 0x1f7c <uartSetBaudRate+0x6a>
		#endif
	}
	else if(nUart==2)
    1f58:	12 30       	cpi	r17, 0x02	; 2
    1f5a:	29 f4       	brne	.+10     	; 0x1f66 <uartSetBaudRate+0x54>
	{
		outb(UBRR2L, bauddiv);
    1f5c:	20 93 d4 00 	sts	0x00D4, r18
		#ifdef UBRR2H
		outb(UBRR2H, bauddiv>>8);
    1f60:	30 93 d5 00 	sts	0x00D5, r19
    1f64:	0b c0       	rjmp	.+22     	; 0x1f7c <uartSetBaudRate+0x6a>
		#endif
	}
	else if(nUart==1)
    1f66:	11 30       	cpi	r17, 0x01	; 1
    1f68:	29 f4       	brne	.+10     	; 0x1f74 <uartSetBaudRate+0x62>
	{
		outb(UBRR1L, bauddiv);
    1f6a:	20 93 cc 00 	sts	0x00CC, r18
		#ifdef UBRR1H
		outb(UBRR1H, bauddiv>>8);
    1f6e:	30 93 cd 00 	sts	0x00CD, r19
    1f72:	04 c0       	rjmp	.+8      	; 0x1f7c <uartSetBaudRate+0x6a>
		#endif
	}
	else
	{
		outb(UBRR0L, bauddiv);
    1f74:	20 93 c4 00 	sts	0x00C4, r18
		#ifdef UBRR0H
		outb(UBRR0H, bauddiv>>8);
    1f78:	30 93 c5 00 	sts	0x00C5, r19
		#endif
	}
}
    1f7c:	1f 91       	pop	r17
    1f7e:	08 95       	ret

00001f80 <uartGetRxBuffer>:

cBuffer* uartGetRxBuffer(u08 nUart)
{
    1f80:	28 2f       	mov	r18, r24
    1f82:	30 e0       	ldi	r19, 0x00	; 0
    1f84:	a3 e0       	ldi	r26, 0x03	; 3
    1f86:	22 0f       	add	r18, r18
    1f88:	33 1f       	adc	r19, r19
    1f8a:	aa 95       	dec	r26
    1f8c:	e1 f7       	brne	.-8      	; 0x1f86 <uartGetRxBuffer+0x6>
    1f8e:	26 57       	subi	r18, 0x76	; 118
    1f90:	3a 4f       	sbci	r19, 0xFA	; 250
	// return rx buffer pointer
	return &uartRxBuffer[nUart];
}
    1f92:	c9 01       	movw	r24, r18
    1f94:	08 95       	ret

00001f96 <uartGetTxBuffer>:

cBuffer* uartGetTxBuffer(u08 nUart)
{
    1f96:	28 2f       	mov	r18, r24
    1f98:	30 e0       	ldi	r19, 0x00	; 0
    1f9a:	b3 e0       	ldi	r27, 0x03	; 3
    1f9c:	22 0f       	add	r18, r18
    1f9e:	33 1f       	adc	r19, r19
    1fa0:	ba 95       	dec	r27
    1fa2:	e1 f7       	brne	.-8      	; 0x1f9c <uartGetTxBuffer+0x6>
    1fa4:	22 55       	subi	r18, 0x52	; 82
    1fa6:	3a 4f       	sbci	r19, 0xFA	; 250
	// return tx buffer pointer
	return &uartTxBuffer[nUart];
}
    1fa8:	c9 01       	movw	r24, r18
    1faa:	08 95       	ret

00001fac <uartSendByte>:

void uartSendByte(u08 nUart, u08 txData)
{
    1fac:	e8 2f       	mov	r30, r24
	// wait for the transmitter to be ready
//	while(!uartReadyTx[nUart]);
	// send byte
	if(nUart==3)
    1fae:	83 30       	cpi	r24, 0x03	; 3
    1fb0:	39 f4       	brne	.+14     	; 0x1fc0 <uartSendByte+0x14>
	{
		while(!(UCSR3A & (1<<UDRE3)));
    1fb2:	80 91 30 01 	lds	r24, 0x0130
    1fb6:	85 ff       	sbrs	r24, 5
    1fb8:	fc cf       	rjmp	.-8      	; 0x1fb2 <uartSendByte+0x6>
		outb(UDR3, txData);
    1fba:	60 93 36 01 	sts	0x0136, r22
    1fbe:	18 c0       	rjmp	.+48     	; 0x1ff0 <uartSendByte+0x44>
	}
	else if(nUart==2)
    1fc0:	82 30       	cpi	r24, 0x02	; 2
    1fc2:	39 f4       	brne	.+14     	; 0x1fd2 <uartSendByte+0x26>
	{
		while(!(UCSR2A & (1<<UDRE2)));
    1fc4:	80 91 d0 00 	lds	r24, 0x00D0
    1fc8:	85 ff       	sbrs	r24, 5
    1fca:	fc cf       	rjmp	.-8      	; 0x1fc4 <uartSendByte+0x18>
		outb(UDR2, txData);
    1fcc:	60 93 d6 00 	sts	0x00D6, r22
    1fd0:	0f c0       	rjmp	.+30     	; 0x1ff0 <uartSendByte+0x44>
	}
	else if(nUart==1)
    1fd2:	81 30       	cpi	r24, 0x01	; 1
    1fd4:	39 f4       	brne	.+14     	; 0x1fe4 <uartSendByte+0x38>
	{
		while(!(UCSR1A & (1<<UDRE1)));
    1fd6:	80 91 c8 00 	lds	r24, 0x00C8
    1fda:	85 ff       	sbrs	r24, 5
    1fdc:	fc cf       	rjmp	.-8      	; 0x1fd6 <uartSendByte+0x2a>
		outb(UDR1, txData);
    1fde:	60 93 ce 00 	sts	0x00CE, r22
    1fe2:	06 c0       	rjmp	.+12     	; 0x1ff0 <uartSendByte+0x44>
	}
	else
	{
		while(!(UCSR0A & (1<<UDRE0)));
    1fe4:	80 91 c0 00 	lds	r24, 0x00C0
    1fe8:	85 ff       	sbrs	r24, 5
    1fea:	fc cf       	rjmp	.-8      	; 0x1fe4 <uartSendByte+0x38>
		outb(UDR0, txData);
    1fec:	60 93 c6 00 	sts	0x00C6, r22
	}
	// set ready state to FALSE
	uartReadyTx[nUart] = FALSE;
    1ff0:	f0 e0       	ldi	r31, 0x00	; 0
    1ff2:	ea 57       	subi	r30, 0x7A	; 122
    1ff4:	fa 4f       	sbci	r31, 0xFA	; 250
    1ff6:	10 82       	st	Z, r1
}
    1ff8:	08 95       	ret

00001ffa <uart0SendByte>:

void uart0SendByte(u08 data)
{
    1ffa:	68 2f       	mov	r22, r24
	// send byte on UART0
	uartSendByte(0, data);
    1ffc:	80 e0       	ldi	r24, 0x00	; 0
    1ffe:	0e 94 d6 0f 	call	0x1fac	; 0x1fac <uartSendByte>
}
    2002:	08 95       	ret

00002004 <uart1SendByte>:

void uart1SendByte(u08 data)
{
    2004:	68 2f       	mov	r22, r24
	// send byte on UART1
	uartSendByte(1, data);
    2006:	81 e0       	ldi	r24, 0x01	; 1
    2008:	0e 94 d6 0f 	call	0x1fac	; 0x1fac <uartSendByte>
}
    200c:	08 95       	ret

0000200e <uart2SendByte>:

void uart2SendByte(u08 data)
{
    200e:	68 2f       	mov	r22, r24
	// send byte on UART2
	uartSendByte(2, data);
    2010:	82 e0       	ldi	r24, 0x02	; 2
    2012:	0e 94 d6 0f 	call	0x1fac	; 0x1fac <uartSendByte>
}
    2016:	08 95       	ret

00002018 <uart3SendByte>:

void uart3SendByte(u08 data)
{
    2018:	68 2f       	mov	r22, r24
	// send byte on UART3
	uartSendByte(3, data);
    201a:	83 e0       	ldi	r24, 0x03	; 3
    201c:	0e 94 d6 0f 	call	0x1fac	; 0x1fac <uartSendByte>
}
    2020:	08 95       	ret

00002022 <uartReceiveBufferIsEmpty>:
	// flush all data from receive buffer
	bufferFlush(&uartRxBuffer[nUart]);
}

u08 uartReceiveBufferIsEmpty(u08 nUart)
{
    2022:	20 e0       	ldi	r18, 0x00	; 0
    2024:	e8 2f       	mov	r30, r24
    2026:	f0 e0       	ldi	r31, 0x00	; 0
    2028:	83 e0       	ldi	r24, 0x03	; 3
    202a:	ee 0f       	add	r30, r30
    202c:	ff 1f       	adc	r31, r31
    202e:	8a 95       	dec	r24
    2030:	e1 f7       	brne	.-8      	; 0x202a <uartReceiveBufferIsEmpty+0x8>
    2032:	e2 57       	subi	r30, 0x72	; 114
    2034:	fa 4f       	sbci	r31, 0xFA	; 250
    2036:	80 81       	ld	r24, Z
    2038:	91 81       	ldd	r25, Z+1	; 0x01
    203a:	89 2b       	or	r24, r25
    203c:	09 f4       	brne	.+2      	; 0x2040 <uartReceiveBufferIsEmpty+0x1e>
    203e:	21 e0       	ldi	r18, 0x01	; 1
	return (uartRxBuffer[nUart].datalength == 0);
}
    2040:	82 2f       	mov	r24, r18
    2042:	08 95       	ret

00002044 <uartReceiveService>:
	}
}

// UART Receive Complete Interrupt Function
void uartReceiveService(u08 nUart)
{
    2044:	cf 93       	push	r28
    2046:	df 93       	push	r29
	u08 c;
	// get received char
	if(nUart==3)
    2048:	83 30       	cpi	r24, 0x03	; 3
    204a:	19 f4       	brne	.+6      	; 0x2052 <uartReceiveService+0xe>
		c = inb(UDR3);
    204c:	60 91 36 01 	lds	r22, 0x0136
    2050:	0c c0       	rjmp	.+24     	; 0x206a <uartReceiveService+0x26>
	else if(nUart==2)
    2052:	82 30       	cpi	r24, 0x02	; 2
    2054:	19 f4       	brne	.+6      	; 0x205c <uartReceiveService+0x18>
		c = inb(UDR2);
    2056:	60 91 d6 00 	lds	r22, 0x00D6
    205a:	07 c0       	rjmp	.+14     	; 0x206a <uartReceiveService+0x26>
	else if(nUart==1)
    205c:	81 30       	cpi	r24, 0x01	; 1
    205e:	19 f4       	brne	.+6      	; 0x2066 <uartReceiveService+0x22>
		c = inb(UDR1);
    2060:	60 91 ce 00 	lds	r22, 0x00CE
    2064:	02 c0       	rjmp	.+4      	; 0x206a <uartReceiveService+0x26>
	else
		c = inb(UDR0);
    2066:	60 91 c6 00 	lds	r22, 0x00C6

	// if there's a user function to handle this receive event
	if(UartRxFunc[nUart])
    206a:	28 2f       	mov	r18, r24
    206c:	30 e0       	ldi	r19, 0x00	; 0
    206e:	e9 01       	movw	r28, r18
    2070:	cc 0f       	add	r28, r28
    2072:	dd 1f       	adc	r29, r29
    2074:	fe 01       	movw	r30, r28
    2076:	ea 5f       	subi	r30, 0xFA	; 250
    2078:	fa 4f       	sbci	r31, 0xFA	; 250
    207a:	80 81       	ld	r24, Z
    207c:	91 81       	ldd	r25, Z+1	; 0x01
    207e:	89 2b       	or	r24, r25
    2080:	31 f0       	breq	.+12     	; 0x208e <uartReceiveService+0x4a>
	{
		// call it and pass the received data
		UartRxFunc[nUart](c);
    2082:	01 90       	ld	r0, Z+
    2084:	f0 81       	ld	r31, Z
    2086:	e0 2d       	mov	r30, r0
    2088:	86 2f       	mov	r24, r22
    208a:	09 95       	icall
    208c:	14 c0       	rjmp	.+40     	; 0x20b6 <uartReceiveService+0x72>
	else
	{
		// otherwise do default processing
		// put received char in buffer
		// check if there's space
		if( !bufferAddToEnd(&uartRxBuffer[nUart], c) )
    208e:	93 e0       	ldi	r25, 0x03	; 3
    2090:	22 0f       	add	r18, r18
    2092:	33 1f       	adc	r19, r19
    2094:	9a 95       	dec	r25
    2096:	e1 f7       	brne	.-8      	; 0x2090 <uartReceiveService+0x4c>
    2098:	c9 01       	movw	r24, r18
    209a:	86 57       	subi	r24, 0x76	; 118
    209c:	9a 4f       	sbci	r25, 0xFA	; 250
    209e:	0e 94 a2 1c 	call	0x3944	; 0x3944 <bufferAddToEnd>
    20a2:	88 23       	and	r24, r24
    20a4:	41 f4       	brne	.+16     	; 0x20b6 <uartReceiveService+0x72>
		{
			// no space in buffer
			// count overflow
			uartRxOverflow[nUart]++;
    20a6:	fe 01       	movw	r30, r28
    20a8:	e2 53       	subi	r30, 0x32	; 50
    20aa:	fa 4f       	sbci	r31, 0xFA	; 250
    20ac:	80 81       	ld	r24, Z
    20ae:	91 81       	ldd	r25, Z+1	; 0x01
    20b0:	01 96       	adiw	r24, 0x01	; 1
    20b2:	91 83       	std	Z+1, r25	; 0x01
    20b4:	80 83       	st	Z, r24
		}
	}
}
    20b6:	df 91       	pop	r29
    20b8:	cf 91       	pop	r28
    20ba:	08 95       	ret

000020bc <__vector_54>:
{
	uartReceiveService(2);
}

UART_INTERRUPT_HANDLER(SIG_USART3_RECV)      
{
    20bc:	1f 92       	push	r1
    20be:	0f 92       	push	r0
    20c0:	0f b6       	in	r0, 0x3f	; 63
    20c2:	0f 92       	push	r0
    20c4:	11 24       	eor	r1, r1
    20c6:	2f 93       	push	r18
    20c8:	3f 93       	push	r19
    20ca:	4f 93       	push	r20
    20cc:	5f 93       	push	r21
    20ce:	6f 93       	push	r22
    20d0:	7f 93       	push	r23
    20d2:	8f 93       	push	r24
    20d4:	9f 93       	push	r25
    20d6:	af 93       	push	r26
    20d8:	bf 93       	push	r27
    20da:	ef 93       	push	r30
    20dc:	ff 93       	push	r31
	uartReceiveService(3);
    20de:	83 e0       	ldi	r24, 0x03	; 3
    20e0:	0e 94 22 10 	call	0x2044	; 0x2044 <uartReceiveService>
}
    20e4:	ff 91       	pop	r31
    20e6:	ef 91       	pop	r30
    20e8:	bf 91       	pop	r27
    20ea:	af 91       	pop	r26
    20ec:	9f 91       	pop	r25
    20ee:	8f 91       	pop	r24
    20f0:	7f 91       	pop	r23
    20f2:	6f 91       	pop	r22
    20f4:	5f 91       	pop	r21
    20f6:	4f 91       	pop	r20
    20f8:	3f 91       	pop	r19
    20fa:	2f 91       	pop	r18
    20fc:	0f 90       	pop	r0
    20fe:	0f be       	out	0x3f, r0	; 63
    2100:	0f 90       	pop	r0
    2102:	1f 90       	pop	r1
    2104:	18 95       	reti

00002106 <__vector_51>:
{
	uartReceiveService(1);
}

UART_INTERRUPT_HANDLER(SIG_USART2_RECV)      
{
    2106:	1f 92       	push	r1
    2108:	0f 92       	push	r0
    210a:	0f b6       	in	r0, 0x3f	; 63
    210c:	0f 92       	push	r0
    210e:	11 24       	eor	r1, r1
    2110:	2f 93       	push	r18
    2112:	3f 93       	push	r19
    2114:	4f 93       	push	r20
    2116:	5f 93       	push	r21
    2118:	6f 93       	push	r22
    211a:	7f 93       	push	r23
    211c:	8f 93       	push	r24
    211e:	9f 93       	push	r25
    2120:	af 93       	push	r26
    2122:	bf 93       	push	r27
    2124:	ef 93       	push	r30
    2126:	ff 93       	push	r31
	uartReceiveService(2);
    2128:	82 e0       	ldi	r24, 0x02	; 2
    212a:	0e 94 22 10 	call	0x2044	; 0x2044 <uartReceiveService>
}
    212e:	ff 91       	pop	r31
    2130:	ef 91       	pop	r30
    2132:	bf 91       	pop	r27
    2134:	af 91       	pop	r26
    2136:	9f 91       	pop	r25
    2138:	8f 91       	pop	r24
    213a:	7f 91       	pop	r23
    213c:	6f 91       	pop	r22
    213e:	5f 91       	pop	r21
    2140:	4f 91       	pop	r20
    2142:	3f 91       	pop	r19
    2144:	2f 91       	pop	r18
    2146:	0f 90       	pop	r0
    2148:	0f be       	out	0x3f, r0	; 63
    214a:	0f 90       	pop	r0
    214c:	1f 90       	pop	r1
    214e:	18 95       	reti

00002150 <__vector_36>:
{
	uartReceiveService(0);
}

UART_INTERRUPT_HANDLER(SIG_USART1_RECV)      
{
    2150:	1f 92       	push	r1
    2152:	0f 92       	push	r0
    2154:	0f b6       	in	r0, 0x3f	; 63
    2156:	0f 92       	push	r0
    2158:	11 24       	eor	r1, r1
    215a:	2f 93       	push	r18
    215c:	3f 93       	push	r19
    215e:	4f 93       	push	r20
    2160:	5f 93       	push	r21
    2162:	6f 93       	push	r22
    2164:	7f 93       	push	r23
    2166:	8f 93       	push	r24
    2168:	9f 93       	push	r25
    216a:	af 93       	push	r26
    216c:	bf 93       	push	r27
    216e:	ef 93       	push	r30
    2170:	ff 93       	push	r31
	uartReceiveService(1);
    2172:	81 e0       	ldi	r24, 0x01	; 1
    2174:	0e 94 22 10 	call	0x2044	; 0x2044 <uartReceiveService>
}
    2178:	ff 91       	pop	r31
    217a:	ef 91       	pop	r30
    217c:	bf 91       	pop	r27
    217e:	af 91       	pop	r26
    2180:	9f 91       	pop	r25
    2182:	8f 91       	pop	r24
    2184:	7f 91       	pop	r23
    2186:	6f 91       	pop	r22
    2188:	5f 91       	pop	r21
    218a:	4f 91       	pop	r20
    218c:	3f 91       	pop	r19
    218e:	2f 91       	pop	r18
    2190:	0f 90       	pop	r0
    2192:	0f be       	out	0x3f, r0	; 63
    2194:	0f 90       	pop	r0
    2196:	1f 90       	pop	r1
    2198:	18 95       	reti

0000219a <__vector_25>:
	uartTransmitService(3);
}

	// service UART receive interrupt
UART_INTERRUPT_HANDLER(SIG_USART0_RECV)      
{
    219a:	1f 92       	push	r1
    219c:	0f 92       	push	r0
    219e:	0f b6       	in	r0, 0x3f	; 63
    21a0:	0f 92       	push	r0
    21a2:	11 24       	eor	r1, r1
    21a4:	2f 93       	push	r18
    21a6:	3f 93       	push	r19
    21a8:	4f 93       	push	r20
    21aa:	5f 93       	push	r21
    21ac:	6f 93       	push	r22
    21ae:	7f 93       	push	r23
    21b0:	8f 93       	push	r24
    21b2:	9f 93       	push	r25
    21b4:	af 93       	push	r26
    21b6:	bf 93       	push	r27
    21b8:	ef 93       	push	r30
    21ba:	ff 93       	push	r31
	uartReceiveService(0);
    21bc:	80 e0       	ldi	r24, 0x00	; 0
    21be:	0e 94 22 10 	call	0x2044	; 0x2044 <uartReceiveService>
}
    21c2:	ff 91       	pop	r31
    21c4:	ef 91       	pop	r30
    21c6:	bf 91       	pop	r27
    21c8:	af 91       	pop	r26
    21ca:	9f 91       	pop	r25
    21cc:	8f 91       	pop	r24
    21ce:	7f 91       	pop	r23
    21d0:	6f 91       	pop	r22
    21d2:	5f 91       	pop	r21
    21d4:	4f 91       	pop	r20
    21d6:	3f 91       	pop	r19
    21d8:	2f 91       	pop	r18
    21da:	0f 90       	pop	r0
    21dc:	0f be       	out	0x3f, r0	; 63
    21de:	0f 90       	pop	r0
    21e0:	1f 90       	pop	r1
    21e2:	18 95       	reti

000021e4 <uartSendBuffer>:
	// send the first byte to get things going by interrupts
	uartSendByte(nUart, bufferGetFromFront(&uartTxBuffer[nUart]));
}

u08 uartSendBuffer(u08 nUart, char *buffer, u16 nBytes)
{
    21e4:	8f 92       	push	r8
    21e6:	9f 92       	push	r9
    21e8:	af 92       	push	r10
    21ea:	bf 92       	push	r11
    21ec:	cf 92       	push	r12
    21ee:	df 92       	push	r13
    21f0:	ef 92       	push	r14
    21f2:	ff 92       	push	r15
    21f4:	0f 93       	push	r16
    21f6:	1f 93       	push	r17
    21f8:	cf 93       	push	r28
    21fa:	df 93       	push	r29
    21fc:	88 2e       	mov	r8, r24
    21fe:	db 01       	movw	r26, r22
	register u08 first;
	register u16 i;

	// check if there's space (and that we have any bytes to send at all)
	if((uartTxBuffer[nUart].datalength + nBytes < uartTxBuffer[nUart].size) && nBytes)
    2200:	c8 2e       	mov	r12, r24
    2202:	dd 24       	eor	r13, r13
    2204:	f6 01       	movw	r30, r12
    2206:	13 e0       	ldi	r17, 0x03	; 3
    2208:	ee 0f       	add	r30, r30
    220a:	ff 1f       	adc	r31, r31
    220c:	1a 95       	dec	r17
    220e:	e1 f7       	brne	.-8      	; 0x2208 <__stack+0x9>
    2210:	ee 54       	subi	r30, 0x4E	; 78
    2212:	fa 4f       	sbci	r31, 0xFA	; 250
    2214:	20 81       	ld	r18, Z
    2216:	31 81       	ldd	r19, Z+1	; 0x01
    2218:	24 0f       	add	r18, r20
    221a:	35 1f       	adc	r19, r21
    221c:	f6 01       	movw	r30, r12
    221e:	73 e0       	ldi	r23, 0x03	; 3
    2220:	ee 0f       	add	r30, r30
    2222:	ff 1f       	adc	r31, r31
    2224:	7a 95       	dec	r23
    2226:	e1 f7       	brne	.-8      	; 0x2220 <__stack+0x21>
    2228:	e0 55       	subi	r30, 0x50	; 80
    222a:	fa 4f       	sbci	r31, 0xFA	; 250
    222c:	80 81       	ld	r24, Z
    222e:	91 81       	ldd	r25, Z+1	; 0x01
    2230:	28 17       	cp	r18, r24
    2232:	39 07       	cpc	r19, r25
    2234:	70 f5       	brcc	.+92     	; 0x2292 <__stack+0x93>
    2236:	41 15       	cp	r20, r1
    2238:	51 05       	cpc	r21, r1
    223a:	59 f1       	breq	.+86     	; 0x2292 <__stack+0x93>
	{
		// grab first character
		first = *buffer++;
    223c:	9c 90       	ld	r9, X
		// copy user buffer to uart transmit buffer
		for(i = 0; i < nBytes-1; i++)
		{
			// put data bytes at end of buffer
			bufferAddToEnd(&uartTxBuffer[nUart], *buffer++);
    223e:	76 01       	movw	r14, r12
    2240:	63 e0       	ldi	r22, 0x03	; 3
    2242:	ee 0c       	add	r14, r14
    2244:	ff 1c       	adc	r15, r15
    2246:	6a 95       	dec	r22
    2248:	e1 f7       	brne	.-8      	; 0x2242 <__stack+0x43>
    224a:	8e ea       	ldi	r24, 0xAE	; 174
    224c:	95 e0       	ldi	r25, 0x05	; 5
    224e:	e8 0e       	add	r14, r24
    2250:	f9 1e       	adc	r15, r25
    2252:	8d 01       	movw	r16, r26
    2254:	c0 e0       	ldi	r28, 0x00	; 0
    2256:	d0 e0       	ldi	r29, 0x00	; 0
	if((uartTxBuffer[nUart].datalength + nBytes < uartTxBuffer[nUart].size) && nBytes)
	{
		// grab first character
		first = *buffer++;
		// copy user buffer to uart transmit buffer
		for(i = 0; i < nBytes-1; i++)
    2258:	5a 01       	movw	r10, r20
    225a:	08 94       	sec
    225c:	a1 08       	sbc	r10, r1
    225e:	b1 08       	sbc	r11, r1
    2260:	06 c0       	rjmp	.+12     	; 0x226e <__stack+0x6f>
    2262:	c7 01       	movw	r24, r14
    2264:	f8 01       	movw	r30, r16
    2266:	60 81       	ld	r22, Z
    2268:	0e 94 a2 1c 	call	0x3944	; 0x3944 <bufferAddToEnd>
    226c:	21 96       	adiw	r28, 0x01	; 1
    226e:	0f 5f       	subi	r16, 0xFF	; 255
    2270:	1f 4f       	sbci	r17, 0xFF	; 255
    2272:	ca 15       	cp	r28, r10
    2274:	db 05       	cpc	r29, r11
    2276:	a8 f3       	brcs	.-22     	; 0x2262 <__stack+0x63>
			// put data bytes at end of buffer
			bufferAddToEnd(&uartTxBuffer[nUart], *buffer++);
		}

		// send the first byte to get things going by interrupts
		uartBufferedTx[nUart] = TRUE;
    2278:	8a ea       	ldi	r24, 0xAA	; 170
    227a:	95 e0       	ldi	r25, 0x05	; 5
    227c:	c8 0e       	add	r12, r24
    227e:	d9 1e       	adc	r13, r25
    2280:	8f ef       	ldi	r24, 0xFF	; 255
    2282:	f6 01       	movw	r30, r12
    2284:	80 83       	st	Z, r24
		uartSendByte(nUart, first);
    2286:	88 2d       	mov	r24, r8
    2288:	69 2d       	mov	r22, r9
    228a:	0e 94 d6 0f 	call	0x1fac	; 0x1fac <uartSendByte>
    228e:	8f ef       	ldi	r24, 0xFF	; 255
    2290:	01 c0       	rjmp	.+2      	; 0x2294 <__stack+0x95>
		// return success
		return TRUE;
    2292:	80 e0       	ldi	r24, 0x00	; 0
	else
	{
		// return failure
		return FALSE;
	}
}
    2294:	df 91       	pop	r29
    2296:	cf 91       	pop	r28
    2298:	1f 91       	pop	r17
    229a:	0f 91       	pop	r16
    229c:	ff 90       	pop	r15
    229e:	ef 90       	pop	r14
    22a0:	df 90       	pop	r13
    22a2:	cf 90       	pop	r12
    22a4:	bf 90       	pop	r11
    22a6:	af 90       	pop	r10
    22a8:	9f 90       	pop	r9
    22aa:	8f 90       	pop	r8
    22ac:	08 95       	ret

000022ae <uartAddToTxBuffer>:
}

void uartAddToTxBuffer(u08 nUart, u08 data)
{
	// add data byte to the end of the tx buffer
	bufferAddToEnd(&uartTxBuffer[nUart], data);
    22ae:	90 e0       	ldi	r25, 0x00	; 0
    22b0:	23 e0       	ldi	r18, 0x03	; 3
    22b2:	88 0f       	add	r24, r24
    22b4:	99 1f       	adc	r25, r25
    22b6:	2a 95       	dec	r18
    22b8:	e1 f7       	brne	.-8      	; 0x22b2 <uartAddToTxBuffer+0x4>
    22ba:	82 55       	subi	r24, 0x52	; 82
    22bc:	9a 4f       	sbci	r25, 0xFA	; 250
    22be:	0e 94 a2 1c 	call	0x3944	; 0x3944 <bufferAddToEnd>
}
    22c2:	08 95       	ret

000022c4 <uart3AddToTxBuffer>:
{
	uartAddToTxBuffer(2,data);
}

void uart3AddToTxBuffer(u08 data)
{
    22c4:	68 2f       	mov	r22, r24
}

void uartAddToTxBuffer(u08 nUart, u08 data)
{
	// add data byte to the end of the tx buffer
	bufferAddToEnd(&uartTxBuffer[nUart], data);
    22c6:	86 ec       	ldi	r24, 0xC6	; 198
    22c8:	95 e0       	ldi	r25, 0x05	; 5
    22ca:	0e 94 a2 1c 	call	0x3944	; 0x3944 <bufferAddToEnd>
}

void uart3AddToTxBuffer(u08 data)
{
	uartAddToTxBuffer(3,data);
}
    22ce:	08 95       	ret

000022d0 <uart2AddToTxBuffer>:
{
	uartAddToTxBuffer(1,data);
}

void uart2AddToTxBuffer(u08 data)
{
    22d0:	68 2f       	mov	r22, r24
}

void uartAddToTxBuffer(u08 nUart, u08 data)
{
	// add data byte to the end of the tx buffer
	bufferAddToEnd(&uartTxBuffer[nUart], data);
    22d2:	8e eb       	ldi	r24, 0xBE	; 190
    22d4:	95 e0       	ldi	r25, 0x05	; 5
    22d6:	0e 94 a2 1c 	call	0x3944	; 0x3944 <bufferAddToEnd>
}

void uart2AddToTxBuffer(u08 data)
{
	uartAddToTxBuffer(2,data);
}
    22da:	08 95       	ret

000022dc <uart1AddToTxBuffer>:
{
	uartAddToTxBuffer(0,data);
}

void uart1AddToTxBuffer(u08 data)
{
    22dc:	68 2f       	mov	r22, r24
}

void uartAddToTxBuffer(u08 nUart, u08 data)
{
	// add data byte to the end of the tx buffer
	bufferAddToEnd(&uartTxBuffer[nUart], data);
    22de:	86 eb       	ldi	r24, 0xB6	; 182
    22e0:	95 e0       	ldi	r25, 0x05	; 5
    22e2:	0e 94 a2 1c 	call	0x3944	; 0x3944 <bufferAddToEnd>
}

void uart1AddToTxBuffer(u08 data)
{
	uartAddToTxBuffer(1,data);
}
    22e6:	08 95       	ret

000022e8 <uart0AddToTxBuffer>:
	// add data byte to the end of the tx buffer
	bufferAddToEnd(&uartTxBuffer[nUart], data);
}

void uart0AddToTxBuffer(u08 data)
{
    22e8:	68 2f       	mov	r22, r24
}

void uartAddToTxBuffer(u08 nUart, u08 data)
{
	// add data byte to the end of the tx buffer
	bufferAddToEnd(&uartTxBuffer[nUart], data);
    22ea:	8e ea       	ldi	r24, 0xAE	; 174
    22ec:	95 e0       	ldi	r25, 0x05	; 5
    22ee:	0e 94 a2 1c 	call	0x3944	; 0x3944 <bufferAddToEnd>
}

void uart0AddToTxBuffer(u08 data)
{
	uartAddToTxBuffer(0,data);
}
    22f2:	08 95       	ret

000022f4 <uartTransmitService>:
	}
}

// UART Transmit Complete Interrupt Function
void uartTransmitService(u08 nUart)
{
    22f4:	cf 93       	push	r28
    22f6:	df 93       	push	r29
    22f8:	28 2f       	mov	r18, r24
	// check if buffered tx is enabled
	if(uartBufferedTx[nUart])
    22fa:	a8 2f       	mov	r26, r24
    22fc:	b0 e0       	ldi	r27, 0x00	; 0
    22fe:	ed 01       	movw	r28, r26
    2300:	c6 55       	subi	r28, 0x56	; 86
    2302:	da 4f       	sbci	r29, 0xFA	; 250
    2304:	88 81       	ld	r24, Y
    2306:	88 23       	and	r24, r24
    2308:	79 f1       	breq	.+94     	; 0x2368 <uartTransmitService+0x74>
	{
		// check if there's data left in the buffer
		if(uartTxBuffer[nUart].datalength)
    230a:	fd 01       	movw	r30, r26
    230c:	33 e0       	ldi	r19, 0x03	; 3
    230e:	ee 0f       	add	r30, r30
    2310:	ff 1f       	adc	r31, r31
    2312:	3a 95       	dec	r19
    2314:	e1 f7       	brne	.-8      	; 0x230e <uartTransmitService+0x1a>
    2316:	ee 54       	subi	r30, 0x4E	; 78
    2318:	fa 4f       	sbci	r31, 0xFA	; 250
    231a:	80 81       	ld	r24, Z
    231c:	91 81       	ldd	r25, Z+1	; 0x01
    231e:	89 2b       	or	r24, r25
    2320:	11 f1       	breq	.+68     	; 0x2366 <uartTransmitService+0x72>
		{
			// send byte from top of buffer
			if(nUart==3)
    2322:	23 30       	cpi	r18, 0x03	; 3
    2324:	39 f4       	brne	.+14     	; 0x2334 <uartTransmitService+0x40>
				outb(UDR3,  bufferGetFromFront(&uartTxBuffer[3]) );
    2326:	86 ec       	ldi	r24, 0xC6	; 198
    2328:	95 e0       	ldi	r25, 0x05	; 5
    232a:	0e 94 39 1c 	call	0x3872	; 0x3872 <bufferGetFromFront>
    232e:	80 93 36 01 	sts	0x0136, r24
    2332:	1e c0       	rjmp	.+60     	; 0x2370 <uartTransmitService+0x7c>
			else if(nUart==2)
    2334:	22 30       	cpi	r18, 0x02	; 2
    2336:	39 f4       	brne	.+14     	; 0x2346 <uartTransmitService+0x52>
				outb(UDR2,  bufferGetFromFront(&uartTxBuffer[2]) );
    2338:	8e eb       	ldi	r24, 0xBE	; 190
    233a:	95 e0       	ldi	r25, 0x05	; 5
    233c:	0e 94 39 1c 	call	0x3872	; 0x3872 <bufferGetFromFront>
    2340:	80 93 d6 00 	sts	0x00D6, r24
    2344:	15 c0       	rjmp	.+42     	; 0x2370 <uartTransmitService+0x7c>
			else if(nUart==1)
    2346:	21 30       	cpi	r18, 0x01	; 1
    2348:	39 f4       	brne	.+14     	; 0x2358 <uartTransmitService+0x64>
				outb(UDR1,  bufferGetFromFront(&uartTxBuffer[1]) );
    234a:	86 eb       	ldi	r24, 0xB6	; 182
    234c:	95 e0       	ldi	r25, 0x05	; 5
    234e:	0e 94 39 1c 	call	0x3872	; 0x3872 <bufferGetFromFront>
    2352:	80 93 ce 00 	sts	0x00CE, r24
    2356:	0c c0       	rjmp	.+24     	; 0x2370 <uartTransmitService+0x7c>
			else
				outb(UDR0,  bufferGetFromFront(&uartTxBuffer[0]) );
    2358:	8e ea       	ldi	r24, 0xAE	; 174
    235a:	95 e0       	ldi	r25, 0x05	; 5
    235c:	0e 94 39 1c 	call	0x3872	; 0x3872 <bufferGetFromFront>
    2360:	80 93 c6 00 	sts	0x00C6, r24
    2364:	05 c0       	rjmp	.+10     	; 0x2370 <uartTransmitService+0x7c>
		}
		else
		{
			// no data left
			uartBufferedTx[nUart] = FALSE;
    2366:	18 82       	st	Y, r1
	}
	else
	{
		// we're using single-byte tx mode
		// indicate transmit complete, back to ready
		uartReadyTx[nUart] = TRUE;
    2368:	aa 57       	subi	r26, 0x7A	; 122
    236a:	ba 4f       	sbci	r27, 0xFA	; 250
    236c:	8f ef       	ldi	r24, 0xFF	; 255
    236e:	8c 93       	st	X, r24
	}
}
    2370:	df 91       	pop	r29
    2372:	cf 91       	pop	r28
    2374:	08 95       	ret

00002376 <__vector_56>:
{
	uartTransmitService(2);
}

UART_INTERRUPT_HANDLER(SIG_USART3_TRANS)      
{
    2376:	1f 92       	push	r1
    2378:	0f 92       	push	r0
    237a:	0f b6       	in	r0, 0x3f	; 63
    237c:	0f 92       	push	r0
    237e:	11 24       	eor	r1, r1
    2380:	2f 93       	push	r18
    2382:	3f 93       	push	r19
    2384:	4f 93       	push	r20
    2386:	5f 93       	push	r21
    2388:	6f 93       	push	r22
    238a:	7f 93       	push	r23
    238c:	8f 93       	push	r24
    238e:	9f 93       	push	r25
    2390:	af 93       	push	r26
    2392:	bf 93       	push	r27
    2394:	ef 93       	push	r30
    2396:	ff 93       	push	r31
	uartTransmitService(3);
    2398:	83 e0       	ldi	r24, 0x03	; 3
    239a:	0e 94 7a 11 	call	0x22f4	; 0x22f4 <uartTransmitService>
}
    239e:	ff 91       	pop	r31
    23a0:	ef 91       	pop	r30
    23a2:	bf 91       	pop	r27
    23a4:	af 91       	pop	r26
    23a6:	9f 91       	pop	r25
    23a8:	8f 91       	pop	r24
    23aa:	7f 91       	pop	r23
    23ac:	6f 91       	pop	r22
    23ae:	5f 91       	pop	r21
    23b0:	4f 91       	pop	r20
    23b2:	3f 91       	pop	r19
    23b4:	2f 91       	pop	r18
    23b6:	0f 90       	pop	r0
    23b8:	0f be       	out	0x3f, r0	; 63
    23ba:	0f 90       	pop	r0
    23bc:	1f 90       	pop	r1
    23be:	18 95       	reti

000023c0 <__vector_53>:
{
	uartTransmitService(1);
}

UART_INTERRUPT_HANDLER(SIG_USART2_TRANS)      
{
    23c0:	1f 92       	push	r1
    23c2:	0f 92       	push	r0
    23c4:	0f b6       	in	r0, 0x3f	; 63
    23c6:	0f 92       	push	r0
    23c8:	11 24       	eor	r1, r1
    23ca:	2f 93       	push	r18
    23cc:	3f 93       	push	r19
    23ce:	4f 93       	push	r20
    23d0:	5f 93       	push	r21
    23d2:	6f 93       	push	r22
    23d4:	7f 93       	push	r23
    23d6:	8f 93       	push	r24
    23d8:	9f 93       	push	r25
    23da:	af 93       	push	r26
    23dc:	bf 93       	push	r27
    23de:	ef 93       	push	r30
    23e0:	ff 93       	push	r31
	uartTransmitService(2);
    23e2:	82 e0       	ldi	r24, 0x02	; 2
    23e4:	0e 94 7a 11 	call	0x22f4	; 0x22f4 <uartTransmitService>
}
    23e8:	ff 91       	pop	r31
    23ea:	ef 91       	pop	r30
    23ec:	bf 91       	pop	r27
    23ee:	af 91       	pop	r26
    23f0:	9f 91       	pop	r25
    23f2:	8f 91       	pop	r24
    23f4:	7f 91       	pop	r23
    23f6:	6f 91       	pop	r22
    23f8:	5f 91       	pop	r21
    23fa:	4f 91       	pop	r20
    23fc:	3f 91       	pop	r19
    23fe:	2f 91       	pop	r18
    2400:	0f 90       	pop	r0
    2402:	0f be       	out	0x3f, r0	; 63
    2404:	0f 90       	pop	r0
    2406:	1f 90       	pop	r1
    2408:	18 95       	reti

0000240a <__vector_38>:
{
	uartTransmitService(0);
}

UART_INTERRUPT_HANDLER(SIG_USART1_TRANS)      
{
    240a:	1f 92       	push	r1
    240c:	0f 92       	push	r0
    240e:	0f b6       	in	r0, 0x3f	; 63
    2410:	0f 92       	push	r0
    2412:	11 24       	eor	r1, r1
    2414:	2f 93       	push	r18
    2416:	3f 93       	push	r19
    2418:	4f 93       	push	r20
    241a:	5f 93       	push	r21
    241c:	6f 93       	push	r22
    241e:	7f 93       	push	r23
    2420:	8f 93       	push	r24
    2422:	9f 93       	push	r25
    2424:	af 93       	push	r26
    2426:	bf 93       	push	r27
    2428:	ef 93       	push	r30
    242a:	ff 93       	push	r31
	uartTransmitService(1);
    242c:	81 e0       	ldi	r24, 0x01	; 1
    242e:	0e 94 7a 11 	call	0x22f4	; 0x22f4 <uartTransmitService>
}
    2432:	ff 91       	pop	r31
    2434:	ef 91       	pop	r30
    2436:	bf 91       	pop	r27
    2438:	af 91       	pop	r26
    243a:	9f 91       	pop	r25
    243c:	8f 91       	pop	r24
    243e:	7f 91       	pop	r23
    2440:	6f 91       	pop	r22
    2442:	5f 91       	pop	r21
    2444:	4f 91       	pop	r20
    2446:	3f 91       	pop	r19
    2448:	2f 91       	pop	r18
    244a:	0f 90       	pop	r0
    244c:	0f be       	out	0x3f, r0	; 63
    244e:	0f 90       	pop	r0
    2450:	1f 90       	pop	r1
    2452:	18 95       	reti

00002454 <__vector_27>:
	}
}

	// service UART transmit interrupt
UART_INTERRUPT_HANDLER(SIG_USART0_TRANS)      
{
    2454:	1f 92       	push	r1
    2456:	0f 92       	push	r0
    2458:	0f b6       	in	r0, 0x3f	; 63
    245a:	0f 92       	push	r0
    245c:	11 24       	eor	r1, r1
    245e:	2f 93       	push	r18
    2460:	3f 93       	push	r19
    2462:	4f 93       	push	r20
    2464:	5f 93       	push	r21
    2466:	6f 93       	push	r22
    2468:	7f 93       	push	r23
    246a:	8f 93       	push	r24
    246c:	9f 93       	push	r25
    246e:	af 93       	push	r26
    2470:	bf 93       	push	r27
    2472:	ef 93       	push	r30
    2474:	ff 93       	push	r31
	uartTransmitService(0);
    2476:	80 e0       	ldi	r24, 0x00	; 0
    2478:	0e 94 7a 11 	call	0x22f4	; 0x22f4 <uartTransmitService>
}
    247c:	ff 91       	pop	r31
    247e:	ef 91       	pop	r30
    2480:	bf 91       	pop	r27
    2482:	af 91       	pop	r26
    2484:	9f 91       	pop	r25
    2486:	8f 91       	pop	r24
    2488:	7f 91       	pop	r23
    248a:	6f 91       	pop	r22
    248c:	5f 91       	pop	r21
    248e:	4f 91       	pop	r20
    2490:	3f 91       	pop	r19
    2492:	2f 91       	pop	r18
    2494:	0f 90       	pop	r0
    2496:	0f be       	out	0x3f, r0	; 63
    2498:	0f 90       	pop	r0
    249a:	1f 90       	pop	r1
    249c:	18 95       	reti

0000249e <uartSendTxBuffer>:
{
	uartAddToTxBuffer(3,data);
}

void uartSendTxBuffer(u08 nUart)
{
    249e:	1f 93       	push	r17
    24a0:	18 2f       	mov	r17, r24
	// turn on buffered transmit
	uartBufferedTx[nUart] = TRUE;
    24a2:	90 e0       	ldi	r25, 0x00	; 0
    24a4:	fc 01       	movw	r30, r24
    24a6:	e6 55       	subi	r30, 0x56	; 86
    24a8:	fa 4f       	sbci	r31, 0xFA	; 250
    24aa:	2f ef       	ldi	r18, 0xFF	; 255
    24ac:	20 83       	st	Z, r18
	// send the first byte to get things going by interrupts
	uartSendByte(nUart, bufferGetFromFront(&uartTxBuffer[nUart]));
    24ae:	43 e0       	ldi	r20, 0x03	; 3
    24b0:	88 0f       	add	r24, r24
    24b2:	99 1f       	adc	r25, r25
    24b4:	4a 95       	dec	r20
    24b6:	e1 f7       	brne	.-8      	; 0x24b0 <uartSendTxBuffer+0x12>
    24b8:	82 55       	subi	r24, 0x52	; 82
    24ba:	9a 4f       	sbci	r25, 0xFA	; 250
    24bc:	0e 94 39 1c 	call	0x3872	; 0x3872 <bufferGetFromFront>
    24c0:	68 2f       	mov	r22, r24
    24c2:	81 2f       	mov	r24, r17
    24c4:	0e 94 d6 0f 	call	0x1fac	; 0x1fac <uartSendByte>
}
    24c8:	1f 91       	pop	r17
    24ca:	08 95       	ret

000024cc <uartReceiveByte>:
		return -1;
}


u08 uartReceiveByte(u08 nUart, u08* rxData)
{
    24cc:	cf 93       	push	r28
    24ce:	df 93       	push	r29
    24d0:	eb 01       	movw	r28, r22
	// make sure we have a receive buffer
	if(uartRxBuffer[nUart].size)
    24d2:	28 2f       	mov	r18, r24
    24d4:	30 e0       	ldi	r19, 0x00	; 0
    24d6:	f9 01       	movw	r30, r18
    24d8:	73 e0       	ldi	r23, 0x03	; 3
    24da:	ee 0f       	add	r30, r30
    24dc:	ff 1f       	adc	r31, r31
    24de:	7a 95       	dec	r23
    24e0:	e1 f7       	brne	.-8      	; 0x24da <uartReceiveByte+0xe>
    24e2:	e4 57       	subi	r30, 0x74	; 116
    24e4:	fa 4f       	sbci	r31, 0xFA	; 250
    24e6:	80 81       	ld	r24, Z
    24e8:	91 81       	ldd	r25, Z+1	; 0x01
    24ea:	89 2b       	or	r24, r25
    24ec:	c9 f0       	breq	.+50     	; 0x2520 <uartReceiveByte+0x54>
	{
		// make sure we have data
		if(uartRxBuffer[nUart].datalength)
    24ee:	f9 01       	movw	r30, r18
    24f0:	63 e0       	ldi	r22, 0x03	; 3
    24f2:	ee 0f       	add	r30, r30
    24f4:	ff 1f       	adc	r31, r31
    24f6:	6a 95       	dec	r22
    24f8:	e1 f7       	brne	.-8      	; 0x24f2 <uartReceiveByte+0x26>
    24fa:	e2 57       	subi	r30, 0x72	; 114
    24fc:	fa 4f       	sbci	r31, 0xFA	; 250
    24fe:	80 81       	ld	r24, Z
    2500:	91 81       	ldd	r25, Z+1	; 0x01
    2502:	89 2b       	or	r24, r25
    2504:	69 f0       	breq	.+26     	; 0x2520 <uartReceiveByte+0x54>
		{
			// get byte from beginning of buffer
			*rxData = bufferGetFromFront(&uartRxBuffer[nUart]);
    2506:	53 e0       	ldi	r21, 0x03	; 3
    2508:	22 0f       	add	r18, r18
    250a:	33 1f       	adc	r19, r19
    250c:	5a 95       	dec	r21
    250e:	e1 f7       	brne	.-8      	; 0x2508 <uartReceiveByte+0x3c>
    2510:	c9 01       	movw	r24, r18
    2512:	86 57       	subi	r24, 0x76	; 118
    2514:	9a 4f       	sbci	r25, 0xFA	; 250
    2516:	0e 94 39 1c 	call	0x3872	; 0x3872 <bufferGetFromFront>
    251a:	88 83       	st	Y, r24
    251c:	8f ef       	ldi	r24, 0xFF	; 255
    251e:	01 c0       	rjmp	.+2      	; 0x2522 <uartReceiveByte+0x56>
			return TRUE;
    2520:	80 e0       	ldi	r24, 0x00	; 0
		else
			return FALSE;			// no data
	}
	else
		return FALSE;				// no buffer
}
    2522:	df 91       	pop	r29
    2524:	cf 91       	pop	r28
    2526:	08 95       	ret

00002528 <uart3GetByte>:
	else
		return -1;
}

int uart3GetByte(void)
{
    2528:	df 93       	push	r29
    252a:	cf 93       	push	r28
    252c:	0f 92       	push	r0
    252e:	cd b7       	in	r28, 0x3d	; 61
    2530:	de b7       	in	r29, 0x3e	; 62
	// get single byte from receive buffer (if available)
	u08 c;
	if(uartReceiveByte(3,&c))
    2532:	83 e0       	ldi	r24, 0x03	; 3
    2534:	be 01       	movw	r22, r28
    2536:	6f 5f       	subi	r22, 0xFF	; 255
    2538:	7f 4f       	sbci	r23, 0xFF	; 255
    253a:	0e 94 66 12 	call	0x24cc	; 0x24cc <uartReceiveByte>
    253e:	88 23       	and	r24, r24
    2540:	19 f4       	brne	.+6      	; 0x2548 <uart3GetByte+0x20>
    2542:	2f ef       	ldi	r18, 0xFF	; 255
    2544:	3f ef       	ldi	r19, 0xFF	; 255
    2546:	03 c0       	rjmp	.+6      	; 0x254e <uart3GetByte+0x26>
		return c;
    2548:	89 81       	ldd	r24, Y+1	; 0x01
    254a:	28 2f       	mov	r18, r24
    254c:	30 e0       	ldi	r19, 0x00	; 0
	else
		return -1;
}
    254e:	c9 01       	movw	r24, r18
    2550:	0f 90       	pop	r0
    2552:	cf 91       	pop	r28
    2554:	df 91       	pop	r29
    2556:	08 95       	ret

00002558 <uart2GetByte>:
	else
		return -1;
}

int uart2GetByte(void)
{
    2558:	df 93       	push	r29
    255a:	cf 93       	push	r28
    255c:	0f 92       	push	r0
    255e:	cd b7       	in	r28, 0x3d	; 61
    2560:	de b7       	in	r29, 0x3e	; 62
	// get single byte from receive buffer (if available)
	u08 c;
	if(uartReceiveByte(2,&c))
    2562:	82 e0       	ldi	r24, 0x02	; 2
    2564:	be 01       	movw	r22, r28
    2566:	6f 5f       	subi	r22, 0xFF	; 255
    2568:	7f 4f       	sbci	r23, 0xFF	; 255
    256a:	0e 94 66 12 	call	0x24cc	; 0x24cc <uartReceiveByte>
    256e:	88 23       	and	r24, r24
    2570:	19 f4       	brne	.+6      	; 0x2578 <uart2GetByte+0x20>
    2572:	2f ef       	ldi	r18, 0xFF	; 255
    2574:	3f ef       	ldi	r19, 0xFF	; 255
    2576:	03 c0       	rjmp	.+6      	; 0x257e <uart2GetByte+0x26>
		return c;
    2578:	89 81       	ldd	r24, Y+1	; 0x01
    257a:	28 2f       	mov	r18, r24
    257c:	30 e0       	ldi	r19, 0x00	; 0
	else
		return -1;
}
    257e:	c9 01       	movw	r24, r18
    2580:	0f 90       	pop	r0
    2582:	cf 91       	pop	r28
    2584:	df 91       	pop	r29
    2586:	08 95       	ret

00002588 <uart1GetByte>:
	else
		return -1;
}

int uart1GetByte(void)
{
    2588:	df 93       	push	r29
    258a:	cf 93       	push	r28
    258c:	0f 92       	push	r0
    258e:	cd b7       	in	r28, 0x3d	; 61
    2590:	de b7       	in	r29, 0x3e	; 62
	// get single byte from receive buffer (if available)
	u08 c;
	if(uartReceiveByte(1,&c))
    2592:	81 e0       	ldi	r24, 0x01	; 1
    2594:	be 01       	movw	r22, r28
    2596:	6f 5f       	subi	r22, 0xFF	; 255
    2598:	7f 4f       	sbci	r23, 0xFF	; 255
    259a:	0e 94 66 12 	call	0x24cc	; 0x24cc <uartReceiveByte>
    259e:	88 23       	and	r24, r24
    25a0:	19 f4       	brne	.+6      	; 0x25a8 <uart1GetByte+0x20>
    25a2:	2f ef       	ldi	r18, 0xFF	; 255
    25a4:	3f ef       	ldi	r19, 0xFF	; 255
    25a6:	03 c0       	rjmp	.+6      	; 0x25ae <uart1GetByte+0x26>
		return c;
    25a8:	89 81       	ldd	r24, Y+1	; 0x01
    25aa:	28 2f       	mov	r18, r24
    25ac:	30 e0       	ldi	r19, 0x00	; 0
	else
		return -1;
}
    25ae:	c9 01       	movw	r24, r18
    25b0:	0f 90       	pop	r0
    25b2:	cf 91       	pop	r28
    25b4:	df 91       	pop	r29
    25b6:	08 95       	ret

000025b8 <uart0GetByte>:
	// send byte on UART3
	uartSendByte(3, data);
}

int uart0GetByte(void)
{
    25b8:	df 93       	push	r29
    25ba:	cf 93       	push	r28
    25bc:	0f 92       	push	r0
    25be:	cd b7       	in	r28, 0x3d	; 61
    25c0:	de b7       	in	r29, 0x3e	; 62
	// get single byte from receive buffer (if available)
	u08 c;
	if(uartReceiveByte(0,&c))
    25c2:	80 e0       	ldi	r24, 0x00	; 0
    25c4:	be 01       	movw	r22, r28
    25c6:	6f 5f       	subi	r22, 0xFF	; 255
    25c8:	7f 4f       	sbci	r23, 0xFF	; 255
    25ca:	0e 94 66 12 	call	0x24cc	; 0x24cc <uartReceiveByte>
    25ce:	88 23       	and	r24, r24
    25d0:	19 f4       	brne	.+6      	; 0x25d8 <uart0GetByte+0x20>
    25d2:	2f ef       	ldi	r18, 0xFF	; 255
    25d4:	3f ef       	ldi	r19, 0xFF	; 255
    25d6:	03 c0       	rjmp	.+6      	; 0x25de <uart0GetByte+0x26>
		return c;
    25d8:	89 81       	ldd	r24, Y+1	; 0x01
    25da:	28 2f       	mov	r18, r24
    25dc:	30 e0       	ldi	r19, 0x00	; 0
	else
		return -1;
}
    25de:	c9 01       	movw	r24, r18
    25e0:	0f 90       	pop	r0
    25e2:	cf 91       	pop	r28
    25e4:	df 91       	pop	r29
    25e6:	08 95       	ret

000025e8 <uartFlushReceiveBuffer>:
}

void uartFlushReceiveBuffer(u08 nUart)
{
	// flush all data from receive buffer
	bufferFlush(&uartRxBuffer[nUart]);
    25e8:	90 e0       	ldi	r25, 0x00	; 0
    25ea:	e3 e0       	ldi	r30, 0x03	; 3
    25ec:	88 0f       	add	r24, r24
    25ee:	99 1f       	adc	r25, r25
    25f0:	ea 95       	dec	r30
    25f2:	e1 f7       	brne	.-8      	; 0x25ec <uartFlushReceiveBuffer+0x4>
    25f4:	86 57       	subi	r24, 0x76	; 118
    25f6:	9a 4f       	sbci	r25, 0xFA	; 250
    25f8:	0e 94 d5 1c 	call	0x39aa	; 0x39aa <bufferFlush>
}
    25fc:	08 95       	ret

000025fe <uart3InitBuffers>:

void uart3InitBuffers(void)
{
	#ifndef UART_BUFFER_EXTERNAL_RAM
		// initialize the UART3 buffers
		bufferInit(&uartRxBuffer[3], (u08*) uart3RxData, UART3_RX_BUFFER_SIZE);
    25fe:	82 ea       	ldi	r24, 0xA2	; 162
    2600:	95 e0       	ldi	r25, 0x05	; 5
    2602:	66 e7       	ldi	r22, 0x76	; 118
    2604:	74 e0       	ldi	r23, 0x04	; 4
    2606:	40 e8       	ldi	r20, 0x80	; 128
    2608:	50 e0       	ldi	r21, 0x00	; 0
    260a:	0e 94 2c 1c 	call	0x3858	; 0x3858 <bufferInit>
		bufferInit(&uartTxBuffer[3], (u08*) uart3TxData, UART3_TX_BUFFER_SIZE);
    260e:	86 ec       	ldi	r24, 0xC6	; 198
    2610:	95 e0       	ldi	r25, 0x05	; 5
    2612:	66 ef       	ldi	r22, 0xF6	; 246
    2614:	74 e0       	ldi	r23, 0x04	; 4
    2616:	40 e1       	ldi	r20, 0x10	; 16
    2618:	50 e0       	ldi	r21, 0x00	; 0
    261a:	0e 94 2c 1c 	call	0x3858	; 0x3858 <bufferInit>
	#else
		// initialize the UART3 buffers
		bufferInit(&uartRxBuffer[3], (u08*) UART3_RX_BUFFER_ADDR, UART3_RX_BUFFER_SIZE);
		bufferInit(&uartTxBuffer[3], (u08*) UART3_TX_BUFFER_ADDR, UART3_TX_BUFFER_SIZE);
	#endif
}
    261e:	08 95       	ret

00002620 <uart3Init>:
}

void uart3Init(void)
{
	// initialize the buffers
	uart3InitBuffers();
    2620:	0e 94 ff 12 	call	0x25fe	; 0x25fe <uart3InitBuffers>
	// initialize user receive handlers
	UartRxFunc[3] = 0;
    2624:	10 92 0d 05 	sts	0x050D, r1
    2628:	10 92 0c 05 	sts	0x050C, r1
	// enable RxD/TxD and interrupts
	outb(UCSR3B, BV(RXCIE)|BV(TXCIE)|BV(RXEN)|BV(TXEN));
    262c:	88 ed       	ldi	r24, 0xD8	; 216
    262e:	80 93 31 01 	sts	0x0131, r24
	// set default baud rate
	uartSetBaudRate(3, UART3_DEFAULT_BAUD_RATE);
    2632:	83 e0       	ldi	r24, 0x03	; 3
    2634:	40 e8       	ldi	r20, 0x80	; 128
    2636:	55 e2       	ldi	r21, 0x25	; 37
    2638:	60 e0       	ldi	r22, 0x00	; 0
    263a:	70 e0       	ldi	r23, 0x00	; 0
    263c:	0e 94 89 0f 	call	0x1f12	; 0x1f12 <uartSetBaudRate>
	// initialize states
	uartReadyTx[3] = TRUE;
    2640:	8f ef       	ldi	r24, 0xFF	; 255
    2642:	80 93 89 05 	sts	0x0589, r24
	uartBufferedTx[3] = FALSE;
    2646:	10 92 ad 05 	sts	0x05AD, r1
	// clear overflow count
	uartRxOverflow[3] = 0;
    264a:	10 92 d5 05 	sts	0x05D5, r1
    264e:	10 92 d4 05 	sts	0x05D4, r1
	// enable interrupts
	sei();
    2652:	78 94       	sei
}
    2654:	08 95       	ret

00002656 <uart2InitBuffers>:

void uart2InitBuffers(void)
{
	#ifndef UART_BUFFER_EXTERNAL_RAM
		// initialize the UART2 buffers
		bufferInit(&uartRxBuffer[2], (u08*) uart2RxData, UART2_RX_BUFFER_SIZE);
    2656:	8a e9       	ldi	r24, 0x9A	; 154
    2658:	95 e0       	ldi	r25, 0x05	; 5
    265a:	66 ee       	ldi	r22, 0xE6	; 230
    265c:	73 e0       	ldi	r23, 0x03	; 3
    265e:	40 e8       	ldi	r20, 0x80	; 128
    2660:	50 e0       	ldi	r21, 0x00	; 0
    2662:	0e 94 2c 1c 	call	0x3858	; 0x3858 <bufferInit>
		bufferInit(&uartTxBuffer[2], (u08*) uart2TxData, UART2_TX_BUFFER_SIZE);
    2666:	8e eb       	ldi	r24, 0xBE	; 190
    2668:	95 e0       	ldi	r25, 0x05	; 5
    266a:	66 e6       	ldi	r22, 0x66	; 102
    266c:	74 e0       	ldi	r23, 0x04	; 4
    266e:	40 e1       	ldi	r20, 0x10	; 16
    2670:	50 e0       	ldi	r21, 0x00	; 0
    2672:	0e 94 2c 1c 	call	0x3858	; 0x3858 <bufferInit>
	#else
		// initialize the UART2 buffers
		bufferInit(&uartRxBuffer[2], (u08*) UART2_RX_BUFFER_ADDR, UART2_RX_BUFFER_SIZE);
		bufferInit(&uartTxBuffer[2], (u08*) UART2_TX_BUFFER_ADDR, UART2_TX_BUFFER_SIZE);
	#endif
}
    2676:	08 95       	ret

00002678 <uart2Init>:
}

void uart2Init(void)
{
	// initialize the buffers
	uart2InitBuffers();
    2678:	0e 94 2b 13 	call	0x2656	; 0x2656 <uart2InitBuffers>
	// initialize user receive handlers
	UartRxFunc[2] = 0;
    267c:	10 92 0b 05 	sts	0x050B, r1
    2680:	10 92 0a 05 	sts	0x050A, r1
	// enable RxD/TxD and interrupts
	outb(UCSR2B, BV(RXCIE)|BV(TXCIE)|BV(RXEN)|BV(TXEN));
    2684:	88 ed       	ldi	r24, 0xD8	; 216
    2686:	80 93 d1 00 	sts	0x00D1, r24
	// set default baud rate
	uartSetBaudRate(2, UART2_DEFAULT_BAUD_RATE);
    268a:	82 e0       	ldi	r24, 0x02	; 2
    268c:	40 e8       	ldi	r20, 0x80	; 128
    268e:	55 e2       	ldi	r21, 0x25	; 37
    2690:	60 e0       	ldi	r22, 0x00	; 0
    2692:	70 e0       	ldi	r23, 0x00	; 0
    2694:	0e 94 89 0f 	call	0x1f12	; 0x1f12 <uartSetBaudRate>
	// initialize states
	uartReadyTx[2] = TRUE;
    2698:	8f ef       	ldi	r24, 0xFF	; 255
    269a:	80 93 88 05 	sts	0x0588, r24
	uartBufferedTx[2] = FALSE;
    269e:	10 92 ac 05 	sts	0x05AC, r1
	// clear overflow count
	uartRxOverflow[2] = 0;
    26a2:	10 92 d3 05 	sts	0x05D3, r1
    26a6:	10 92 d2 05 	sts	0x05D2, r1
	// enable interrupts
	sei();
    26aa:	78 94       	sei
}
    26ac:	08 95       	ret

000026ae <uart1InitBuffers>:

void uart1InitBuffers(void)
{
	#ifndef UART_BUFFER_EXTERNAL_RAM
		// initialize the UART1 buffers
		bufferInit(&uartRxBuffer[1], (u08*) uart1RxData, UART1_RX_BUFFER_SIZE);
    26ae:	82 e9       	ldi	r24, 0x92	; 146
    26b0:	95 e0       	ldi	r25, 0x05	; 5
    26b2:	66 e5       	ldi	r22, 0x56	; 86
    26b4:	73 e0       	ldi	r23, 0x03	; 3
    26b6:	40 e8       	ldi	r20, 0x80	; 128
    26b8:	50 e0       	ldi	r21, 0x00	; 0
    26ba:	0e 94 2c 1c 	call	0x3858	; 0x3858 <bufferInit>
		bufferInit(&uartTxBuffer[1], (u08*) uart1TxData, UART1_TX_BUFFER_SIZE);
    26be:	86 eb       	ldi	r24, 0xB6	; 182
    26c0:	95 e0       	ldi	r25, 0x05	; 5
    26c2:	66 ed       	ldi	r22, 0xD6	; 214
    26c4:	73 e0       	ldi	r23, 0x03	; 3
    26c6:	40 e1       	ldi	r20, 0x10	; 16
    26c8:	50 e0       	ldi	r21, 0x00	; 0
    26ca:	0e 94 2c 1c 	call	0x3858	; 0x3858 <bufferInit>
	#else
		// initialize the UART1 buffers
		bufferInit(&uartRxBuffer[1], (u08*) UART1_RX_BUFFER_ADDR, UART1_RX_BUFFER_SIZE);
		bufferInit(&uartTxBuffer[1], (u08*) UART1_TX_BUFFER_ADDR, UART1_TX_BUFFER_SIZE);
	#endif
}
    26ce:	08 95       	ret

000026d0 <uart1Init>:
}

void uart1Init(void)
{
	// initialize the buffers
	uart1InitBuffers();
    26d0:	0e 94 57 13 	call	0x26ae	; 0x26ae <uart1InitBuffers>
	// initialize user receive handlers
	UartRxFunc[1] = 0;
    26d4:	10 92 09 05 	sts	0x0509, r1
    26d8:	10 92 08 05 	sts	0x0508, r1
	// enable RxD/TxD and interrupts
	outb(UCSR1B, BV(RXCIE)|BV(TXCIE)|BV(RXEN)|BV(TXEN));
    26dc:	88 ed       	ldi	r24, 0xD8	; 216
    26de:	80 93 c9 00 	sts	0x00C9, r24
	// set default baud rate
	uartSetBaudRate(1, UART1_DEFAULT_BAUD_RATE);
    26e2:	81 e0       	ldi	r24, 0x01	; 1
    26e4:	40 e8       	ldi	r20, 0x80	; 128
    26e6:	55 e2       	ldi	r21, 0x25	; 37
    26e8:	60 e0       	ldi	r22, 0x00	; 0
    26ea:	70 e0       	ldi	r23, 0x00	; 0
    26ec:	0e 94 89 0f 	call	0x1f12	; 0x1f12 <uartSetBaudRate>
	// initialize states
	uartReadyTx[1] = TRUE;
    26f0:	8f ef       	ldi	r24, 0xFF	; 255
    26f2:	80 93 87 05 	sts	0x0587, r24
	uartBufferedTx[1] = FALSE;
    26f6:	10 92 ab 05 	sts	0x05AB, r1
	// clear overflow count
	uartRxOverflow[1] = 0;
    26fa:	10 92 d1 05 	sts	0x05D1, r1
    26fe:	10 92 d0 05 	sts	0x05D0, r1
	// enable interrupts
	sei();
    2702:	78 94       	sei
}
    2704:	08 95       	ret

00002706 <uart0InitBuffers>:

void uart0InitBuffers(void)
{
	#ifndef UART_BUFFER_EXTERNAL_RAM
		// initialize the UART0 buffers
		bufferInit(&uartRxBuffer[0], (u08*) uart0RxData, UART0_RX_BUFFER_SIZE);
    2706:	8a e8       	ldi	r24, 0x8A	; 138
    2708:	95 e0       	ldi	r25, 0x05	; 5
    270a:	66 ec       	ldi	r22, 0xC6	; 198
    270c:	72 e0       	ldi	r23, 0x02	; 2
    270e:	40 e8       	ldi	r20, 0x80	; 128
    2710:	50 e0       	ldi	r21, 0x00	; 0
    2712:	0e 94 2c 1c 	call	0x3858	; 0x3858 <bufferInit>
		bufferInit(&uartTxBuffer[0], (u08*) uart0TxData, UART0_TX_BUFFER_SIZE);
    2716:	8e ea       	ldi	r24, 0xAE	; 174
    2718:	95 e0       	ldi	r25, 0x05	; 5
    271a:	66 e4       	ldi	r22, 0x46	; 70
    271c:	73 e0       	ldi	r23, 0x03	; 3
    271e:	40 e1       	ldi	r20, 0x10	; 16
    2720:	50 e0       	ldi	r21, 0x00	; 0
    2722:	0e 94 2c 1c 	call	0x3858	; 0x3858 <bufferInit>
	#else
		// initialize the UART0 buffers
		bufferInit(&uartRxBuffer[0], (u08*) UART0_RX_BUFFER_ADDR, UART0_RX_BUFFER_SIZE);
		bufferInit(&uartTxBuffer[0], (u08*) UART0_TX_BUFFER_ADDR, UART0_TX_BUFFER_SIZE);
	#endif
}
    2726:	08 95       	ret

00002728 <uart0Init>:
}

void uart0Init(void)
{
	// initialize the buffers
	uart0InitBuffers();
    2728:	0e 94 83 13 	call	0x2706	; 0x2706 <uart0InitBuffers>
	// initialize user receive handlers
	UartRxFunc[0] = 0;
    272c:	10 92 07 05 	sts	0x0507, r1
    2730:	10 92 06 05 	sts	0x0506, r1
	// enable RxD/TxD and interrupts
	outb(UCSR0B, BV(RXCIE)|BV(TXCIE)|BV(RXEN)|BV(TXEN));
    2734:	88 ed       	ldi	r24, 0xD8	; 216
    2736:	80 93 c1 00 	sts	0x00C1, r24
	// set default baud rate
	uartSetBaudRate(0, UART0_DEFAULT_BAUD_RATE); 
    273a:	80 e0       	ldi	r24, 0x00	; 0
    273c:	40 e8       	ldi	r20, 0x80	; 128
    273e:	55 e2       	ldi	r21, 0x25	; 37
    2740:	60 e0       	ldi	r22, 0x00	; 0
    2742:	70 e0       	ldi	r23, 0x00	; 0
    2744:	0e 94 89 0f 	call	0x1f12	; 0x1f12 <uartSetBaudRate>
	// initialize states
	uartReadyTx[0] = TRUE;
    2748:	8f ef       	ldi	r24, 0xFF	; 255
    274a:	80 93 86 05 	sts	0x0586, r24
	uartBufferedTx[0] = FALSE;
    274e:	10 92 aa 05 	sts	0x05AA, r1
	// clear overflow count
	uartRxOverflow[0] = 0;
    2752:	10 92 cf 05 	sts	0x05CF, r1
    2756:	10 92 ce 05 	sts	0x05CE, r1
	// enable interrupts
	sei();
    275a:	78 94       	sei
}
    275c:	08 95       	ret

0000275e <uartInit>:
volatile static voidFuncPtru08 UartRxFunc[4];

void uartInit(void)
{
	// initialize all uarts
	uart0Init();
    275e:	0e 94 94 13 	call	0x2728	; 0x2728 <uart0Init>
	uart1Init();
    2762:	0e 94 68 13 	call	0x26d0	; 0x26d0 <uart1Init>
	uart2Init();
    2766:	0e 94 3c 13 	call	0x2678	; 0x2678 <uart2Init>
	uart3Init();
    276a:	0e 94 10 13 	call	0x2620	; 0x2620 <uart3Init>
}
    276e:	08 95       	ret

00002770 <a2dInit>:
// functions

// initialize a2d converter
void a2dInit(void)
{
	sbi(ADCSR, ADEN);				// enable ADC (turn on ADC power)
    2770:	aa e7       	ldi	r26, 0x7A	; 122
    2772:	b0 e0       	ldi	r27, 0x00	; 0
    2774:	8c 91       	ld	r24, X
    2776:	80 68       	ori	r24, 0x80	; 128
    2778:	8c 93       	st	X, r24
	cbi(ADCSR, ADFR);				// default to single sample convert mode
    277a:	8c 91       	ld	r24, X
    277c:	8f 7d       	andi	r24, 0xDF	; 223
    277e:	8c 93       	st	X, r24
}

// configure A2D converter clock division (prescaling)
void a2dSetPrescaler(unsigned char prescale)
{
	outb(ADCSR, ((inb(ADCSR) & ~ADC_PRESCALE_MASK) | prescale));
    2780:	8c 91       	ld	r24, X
    2782:	88 7f       	andi	r24, 0xF8	; 248
    2784:	86 60       	ori	r24, 0x06	; 6
    2786:	8c 93       	st	X, r24
}

// configure A2D converter voltage reference
void a2dSetReference(unsigned char ref)
{
	outb(ADMUX, ((inb(ADMUX) & ~ADC_REFERENCE_MASK) | (ref<<6)));
    2788:	ec e7       	ldi	r30, 0x7C	; 124
    278a:	f0 e0       	ldi	r31, 0x00	; 0
    278c:	80 81       	ld	r24, Z
    278e:	8f 73       	andi	r24, 0x3F	; 63
    2790:	80 64       	ori	r24, 0x40	; 64
    2792:	80 83       	st	Z, r24
{
	sbi(ADCSR, ADEN);				// enable ADC (turn on ADC power)
	cbi(ADCSR, ADFR);				// default to single sample convert mode
	a2dSetPrescaler(ADC_PRESCALE);	// set default prescaler
	a2dSetReference(ADC_REFERENCE);	// set default reference
	cbi(ADMUX, ADLAR);				// set to right-adjusted result
    2794:	80 81       	ld	r24, Z
    2796:	8f 7d       	andi	r24, 0xDF	; 223
    2798:	80 83       	st	Z, r24

	sbi(ADCSR, ADIE);				// enable ADC interrupts
    279a:	8c 91       	ld	r24, X
    279c:	88 60       	ori	r24, 0x08	; 8
    279e:	8c 93       	st	X, r24

	a2dCompleteFlag = FALSE;		// clear conversion complete flag
    27a0:	10 92 d6 05 	sts	0x05D6, r1
	sei();							// turn on interrupts (if not already on)
    27a4:	78 94       	sei
}
    27a6:	08 95       	ret

000027a8 <a2dOff>:

// turn off a2d converter
void a2dOff(void)
{
	cbi(ADCSR, ADIE);				// disable ADC interrupts
    27a8:	ea e7       	ldi	r30, 0x7A	; 122
    27aa:	f0 e0       	ldi	r31, 0x00	; 0
    27ac:	80 81       	ld	r24, Z
    27ae:	87 7f       	andi	r24, 0xF7	; 247
    27b0:	80 83       	st	Z, r24
	cbi(ADCSR, ADEN);				// disable ADC (turn off ADC power)
    27b2:	80 81       	ld	r24, Z
    27b4:	8f 77       	andi	r24, 0x7F	; 127
    27b6:	80 83       	st	Z, r24
}
    27b8:	08 95       	ret

000027ba <a2dSetPrescaler>:

// configure A2D converter clock division (prescaling)
void a2dSetPrescaler(unsigned char prescale)
{
	outb(ADCSR, ((inb(ADCSR) & ~ADC_PRESCALE_MASK) | prescale));
    27ba:	ea e7       	ldi	r30, 0x7A	; 122
    27bc:	f0 e0       	ldi	r31, 0x00	; 0
    27be:	90 81       	ld	r25, Z
    27c0:	98 7f       	andi	r25, 0xF8	; 248
    27c2:	98 2b       	or	r25, r24
    27c4:	90 83       	st	Z, r25
}
    27c6:	08 95       	ret

000027c8 <a2dSetReference>:

// configure A2D converter voltage reference
void a2dSetReference(unsigned char ref)
{
	outb(ADMUX, ((inb(ADMUX) & ~ADC_REFERENCE_MASK) | (ref<<6)));
    27c8:	ec e7       	ldi	r30, 0x7C	; 124
    27ca:	f0 e0       	ldi	r31, 0x00	; 0
    27cc:	90 81       	ld	r25, Z
    27ce:	82 95       	swap	r24
    27d0:	88 0f       	add	r24, r24
    27d2:	88 0f       	add	r24, r24
    27d4:	80 7c       	andi	r24, 0xC0	; 192
    27d6:	9f 73       	andi	r25, 0x3F	; 63
    27d8:	98 2b       	or	r25, r24
    27da:	90 83       	st	Z, r25
}
    27dc:	08 95       	ret

000027de <a2dSetChannel>:

// sets the a2d input channel
void a2dSetChannel(unsigned char ch)
{
	outb(ADMUX, (inb(ADMUX) & ~ADC_MUX_MASK) | (ch & ADC_MUX_MASK));	// set channel
    27de:	ec e7       	ldi	r30, 0x7C	; 124
    27e0:	f0 e0       	ldi	r31, 0x00	; 0
    27e2:	90 81       	ld	r25, Z
    27e4:	8f 71       	andi	r24, 0x1F	; 31
    27e6:	90 7e       	andi	r25, 0xE0	; 224
    27e8:	89 2b       	or	r24, r25
    27ea:	80 83       	st	Z, r24
}
    27ec:	08 95       	ret

000027ee <a2dStartConvert>:

// start a conversion on the current a2d input channel
void a2dStartConvert(void)
{
	sbi(ADCSR, ADIF);	// clear hardware "conversion complete" flag 
    27ee:	ea e7       	ldi	r30, 0x7A	; 122
    27f0:	f0 e0       	ldi	r31, 0x00	; 0
    27f2:	80 81       	ld	r24, Z
    27f4:	80 61       	ori	r24, 0x10	; 16
    27f6:	80 83       	st	Z, r24
	sbi(ADCSR, ADSC);	// start conversion
    27f8:	80 81       	ld	r24, Z
    27fa:	80 64       	ori	r24, 0x40	; 64
    27fc:	80 83       	st	Z, r24
}
    27fe:	08 95       	ret

00002800 <a2dIsComplete>:

// return TRUE if conversion is complete
u08 a2dIsComplete(void)
{
	return bit_is_set(ADCSR, ADSC);
    2800:	80 91 7a 00 	lds	r24, 0x007A
}
    2804:	80 74       	andi	r24, 0x40	; 64
    2806:	08 95       	ret

00002808 <a2dConvert10bit>:

// Perform a 10-bit conversion
// starts conversion, waits until conversion is done, and returns result
unsigned short a2dConvert10bit(unsigned char ch)
{
    2808:	98 2f       	mov	r25, r24
	a2dCompleteFlag = FALSE;				// clear conversion complete flag
    280a:	10 92 d6 05 	sts	0x05D6, r1

if (ch >= 8)
    280e:	88 30       	cpi	r24, 0x08	; 8
    2810:	20 f0       	brcs	.+8      	; 0x281a <a2dConvert10bit+0x12>
    ADCSRB |= _BV(MUX5);
    2812:	80 91 7b 00 	lds	r24, 0x007B
    2816:	88 60       	ori	r24, 0x08	; 8
    2818:	03 c0       	rjmp	.+6      	; 0x2820 <a2dConvert10bit+0x18>
else
    ADCSRB &= ~_BV(MUX5);
    281a:	80 91 7b 00 	lds	r24, 0x007B
    281e:	87 7f       	andi	r24, 0xF7	; 247
    2820:	80 93 7b 00 	sts	0x007B, r24

   outb(ADMUX, (inb(ADMUX) & ~7) | (ch & 7));   // set channel
    2824:	80 91 7c 00 	lds	r24, 0x007C
    2828:	97 70       	andi	r25, 0x07	; 7
    282a:	88 7f       	andi	r24, 0xF8	; 248
    282c:	89 2b       	or	r24, r25
    282e:	80 93 7c 00 	sts	0x007C, r24

	//outb(ADMUX, (inb(ADMUX) & ~ADC_MUX_MASK) | (ch & ADC_MUX_MASK));	// set channel
	sbi(ADCSR, ADIF);						// clear hardware "conversion complete" flag 
    2832:	80 91 7a 00 	lds	r24, 0x007A
    2836:	80 61       	ori	r24, 0x10	; 16
    2838:	80 93 7a 00 	sts	0x007A, r24
	sbi(ADCSR, ADSC);						// start conversion
    283c:	80 91 7a 00 	lds	r24, 0x007A
    2840:	80 64       	ori	r24, 0x40	; 64
    2842:	80 93 7a 00 	sts	0x007A, r24
	//while(!a2dCompleteFlag);				// wait until conversion complete
	//while( bit_is_clear(ADCSR, ADIF) );		// wait until conversion complete
	while( bit_is_set(ADCSR, ADSC) );		// wait until conversion complete
    2846:	80 91 7a 00 	lds	r24, 0x007A
    284a:	86 fd       	sbrc	r24, 6
    284c:	fc cf       	rjmp	.-8      	; 0x2846 <a2dConvert10bit+0x3e>

	// CAUTION: MUST READ ADCL BEFORE ADCH!!!
	//return (inb(ADCL) | (inb(ADCH)<<8));	// read ADC (full 10 bits) //old version
	return ADC;//new version code
    284e:	20 91 78 00 	lds	r18, 0x0078
    2852:	30 91 79 00 	lds	r19, 0x0079
}
    2856:	c9 01       	movw	r24, r18
    2858:	08 95       	ret

0000285a <a2dConvert8bit>:
// Perform a 8-bit conversion.
// starts conversion, waits until conversion is done, and returns result
unsigned char a2dConvert8bit(unsigned char ch)
{
	// do 10-bit conversion and return highest 8 bits
	return a2dConvert10bit(ch)>>2;			// return ADC MSB byte
    285a:	0e 94 04 14 	call	0x2808	; 0x2808 <a2dConvert10bit>
    285e:	96 95       	lsr	r25
    2860:	87 95       	ror	r24
    2862:	96 95       	lsr	r25
    2864:	87 95       	ror	r24
}
    2866:	08 95       	ret

00002868 <__vector_29>:

//! Interrupt handler for ADC complete interrupt.
SIGNAL(SIG_ADC)
{
    2868:	1f 92       	push	r1
    286a:	0f 92       	push	r0
    286c:	0f b6       	in	r0, 0x3f	; 63
    286e:	0f 92       	push	r0
    2870:	11 24       	eor	r1, r1
    2872:	8f 93       	push	r24
	// set the a2d conversion flag to indicate "complete"
	a2dCompleteFlag = TRUE;
    2874:	8f ef       	ldi	r24, 0xFF	; 255
    2876:	80 93 d6 05 	sts	0x05D6, r24
}
    287a:	8f 91       	pop	r24
    287c:	0f 90       	pop	r0
    287e:	0f be       	out	0x3f, r0	; 63
    2880:	0f 90       	pop	r0
    2882:	1f 90       	pop	r1
    2884:	18 95       	reti

00002886 <rprintfInit>:
// *** rprintf initialization ***
// you must call this function once and supply the character output
// routine before using other functions in this library
void rprintfInit(void (*putchar_func)(unsigned char c))
{
	rputchar = putchar_func;
    2886:	90 93 0f 05 	sts	0x050F, r25
    288a:	80 93 0e 05 	sts	0x050E, r24
}
    288e:	08 95       	ret

00002890 <rprintfChar>:

// *** rprintfChar ***
// send a character/byte to the current output device
void rprintfChar(unsigned char c)
{
    2890:	1f 93       	push	r17
    2892:	18 2f       	mov	r17, r24
	// do LF -> CR/LF translation
	if(c == '\n')
    2894:	8a 30       	cpi	r24, 0x0A	; 10
    2896:	31 f4       	brne	.+12     	; 0x28a4 <rprintfChar+0x14>
		rputchar('\r');
    2898:	e0 91 0e 05 	lds	r30, 0x050E
    289c:	f0 91 0f 05 	lds	r31, 0x050F
    28a0:	8d e0       	ldi	r24, 0x0D	; 13
    28a2:	09 95       	icall
	// send character
	rputchar(c);
    28a4:	e0 91 0e 05 	lds	r30, 0x050E
    28a8:	f0 91 0f 05 	lds	r31, 0x050F
    28ac:	81 2f       	mov	r24, r17
    28ae:	09 95       	icall
}
    28b0:	1f 91       	pop	r17
    28b2:	08 95       	ret

000028b4 <rprintfStr>:

// *** rprintfStr ***
// prints a null-terminated string stored in RAM
void rprintfStr(char str[])
{
    28b4:	cf 93       	push	r28
    28b6:	df 93       	push	r29
    28b8:	ec 01       	movw	r28, r24
	// send a string stored in RAM
	// check to make sure we have a good pointer
	if (!str) return;
    28ba:	00 97       	sbiw	r24, 0x00	; 0
    28bc:	21 f4       	brne	.+8      	; 0x28c6 <rprintfStr+0x12>
    28be:	06 c0       	rjmp	.+12     	; 0x28cc <rprintfStr+0x18>

	// print the string until a null-terminator
	while (*str)
		rprintfChar(*str++);
    28c0:	21 96       	adiw	r28, 0x01	; 1
    28c2:	0e 94 48 14 	call	0x2890	; 0x2890 <rprintfChar>
	// send a string stored in RAM
	// check to make sure we have a good pointer
	if (!str) return;

	// print the string until a null-terminator
	while (*str)
    28c6:	88 81       	ld	r24, Y
    28c8:	88 23       	and	r24, r24
    28ca:	d1 f7       	brne	.-12     	; 0x28c0 <rprintfStr+0xc>
		rprintfChar(*str++);
}
    28cc:	df 91       	pop	r29
    28ce:	cf 91       	pop	r28
    28d0:	08 95       	ret

000028d2 <rprintfStrLen>:
// *** rprintfStrLen ***
// prints a section of a string stored in RAM
// begins printing at position indicated by <start>
// prints number of characters indicated by <len>
void rprintfStrLen(char str[], unsigned int start, unsigned int len)
{
    28d2:	ef 92       	push	r14
    28d4:	ff 92       	push	r15
    28d6:	0f 93       	push	r16
    28d8:	1f 93       	push	r17
    28da:	cf 93       	push	r28
    28dc:	df 93       	push	r29
    28de:	8c 01       	movw	r16, r24
    28e0:	7a 01       	movw	r14, r20
	register int i=0;

	// check to make sure we have a good pointer
	if (!str) return;
    28e2:	00 97       	sbiw	r24, 0x00	; 0
    28e4:	e9 f0       	breq	.+58     	; 0x2920 <rprintfStrLen+0x4e>
    28e6:	20 e0       	ldi	r18, 0x00	; 0
    28e8:	30 e0       	ldi	r19, 0x00	; 0
	// spin through characters up to requested start
	// keep going as long as there's no null
	while((i++<start) && (*str++));
    28ea:	26 17       	cp	r18, r22
    28ec:	37 07       	cpc	r19, r23
    28ee:	38 f4       	brcc	.+14     	; 0x28fe <rprintfStrLen+0x2c>
    28f0:	f8 01       	movw	r30, r16
    28f2:	81 91       	ld	r24, Z+
    28f4:	8f 01       	movw	r16, r30
    28f6:	2f 5f       	subi	r18, 0xFF	; 255
    28f8:	3f 4f       	sbci	r19, 0xFF	; 255
    28fa:	88 23       	and	r24, r24
    28fc:	b1 f7       	brne	.-20     	; 0x28ea <rprintfStrLen+0x18>
    28fe:	c0 e0       	ldi	r28, 0x00	; 0
    2900:	d0 e0       	ldi	r29, 0x00	; 0
    2902:	0b c0       	rjmp	.+22     	; 0x291a <rprintfStrLen+0x48>
	// then print exactly len characters
	for(i=0; i<len; i++)
	{
		// print data out of the string as long as we haven't reached a null yet
		// at the null, start printing spaces
		if(*str)
    2904:	f8 01       	movw	r30, r16
    2906:	80 81       	ld	r24, Z
    2908:	88 23       	and	r24, r24
    290a:	19 f0       	breq	.+6      	; 0x2912 <rprintfStrLen+0x40>
			rprintfChar(*str++);
    290c:	0f 5f       	subi	r16, 0xFF	; 255
    290e:	1f 4f       	sbci	r17, 0xFF	; 255
    2910:	01 c0       	rjmp	.+2      	; 0x2914 <rprintfStrLen+0x42>
		else
			rprintfChar(' ');
    2912:	80 e2       	ldi	r24, 0x20	; 32
    2914:	0e 94 48 14 	call	0x2890	; 0x2890 <rprintfChar>
//		// keep steping through string as long as there's no null
//		if(*str) str++;
//	}

	// then print exactly len characters
	for(i=0; i<len; i++)
    2918:	21 96       	adiw	r28, 0x01	; 1
    291a:	ce 15       	cp	r28, r14
    291c:	df 05       	cpc	r29, r15
    291e:	90 f3       	brcs	.-28     	; 0x2904 <rprintfStrLen+0x32>
			rprintfChar(*str++);
		else
			rprintfChar(' ');
	}

}
    2920:	df 91       	pop	r29
    2922:	cf 91       	pop	r28
    2924:	1f 91       	pop	r17
    2926:	0f 91       	pop	r16
    2928:	ff 90       	pop	r15
    292a:	ef 90       	pop	r14
    292c:	08 95       	ret

0000292e <rprintfProgStr>:

// *** rprintfProgStr ***
// prints a null-terminated string stored in program ROM
void rprintfProgStr(const prog_char str[])
{
    292e:	cf 93       	push	r28
    2930:	df 93       	push	r29
    2932:	ec 01       	movw	r28, r24
	// print a string stored in program memory
	register char c;

	// check to make sure we have a good pointer
	if (!str) return;
    2934:	00 97       	sbiw	r24, 0x00	; 0
    2936:	19 f4       	brne	.+6      	; 0x293e <rprintfProgStr+0x10>
    2938:	07 c0       	rjmp	.+14     	; 0x2948 <rprintfProgStr+0x1a>
	
	// print the string until the null-terminator
	while((c = pgm_read_byte(str++)))
		rprintfChar(c);
    293a:	0e 94 48 14 	call	0x2890	; 0x2890 <rprintfChar>
    293e:	fe 01       	movw	r30, r28

	// check to make sure we have a good pointer
	if (!str) return;
	
	// print the string until the null-terminator
	while((c = pgm_read_byte(str++)))
    2940:	21 96       	adiw	r28, 0x01	; 1
    2942:	84 91       	lpm	r24, Z+
    2944:	88 23       	and	r24, r24
    2946:	c9 f7       	brne	.-14     	; 0x293a <rprintfProgStr+0xc>
		rprintfChar(c);
}
    2948:	df 91       	pop	r29
    294a:	cf 91       	pop	r28
    294c:	08 95       	ret

0000294e <rprintfCRLF>:
void rprintfCRLF(void)
{
	// print CR/LF
	//rprintfChar('\r');
	// LF -> CR/LF translation built-in to rprintfChar()
	rprintfChar('\n');
    294e:	8a e0       	ldi	r24, 0x0A	; 10
    2950:	0e 94 48 14 	call	0x2890	; 0x2890 <rprintfChar>
}
    2954:	08 95       	ret

00002956 <rprintfu04>:
//	char Character = data&0x0f;
//	if (Character>9)
//		Character+='A'-10;
//	else
//		Character+='0';
	rprintfChar(hexchar(data));
    2956:	e8 2f       	mov	r30, r24
    2958:	f0 e0       	ldi	r31, 0x00	; 0
    295a:	ef 70       	andi	r30, 0x0F	; 15
    295c:	f0 70       	andi	r31, 0x00	; 0
    295e:	e7 5f       	subi	r30, 0xF7	; 247
    2960:	fd 4f       	sbci	r31, 0xFD	; 253
    2962:	e4 91       	lpm	r30, Z+
    2964:	8e 2f       	mov	r24, r30
    2966:	0e 94 48 14 	call	0x2890	; 0x2890 <rprintfChar>
}
    296a:	08 95       	ret

0000296c <rprintfu08>:

// *** rprintfu08 ***
// prints an unsigned 8-bit number in hex (2 digits)
void rprintfu08(unsigned char data)
{
    296c:	1f 93       	push	r17
    296e:	18 2f       	mov	r17, r24
	// print 8-bit hex value
	rprintfu04(data>>4);
    2970:	82 95       	swap	r24
    2972:	8f 70       	andi	r24, 0x0F	; 15
    2974:	0e 94 ab 14 	call	0x2956	; 0x2956 <rprintfu04>
	rprintfu04(data);
    2978:	81 2f       	mov	r24, r17
    297a:	0e 94 ab 14 	call	0x2956	; 0x2956 <rprintfu04>
}
    297e:	1f 91       	pop	r17
    2980:	08 95       	ret

00002982 <rprintfu16>:

// *** rprintfu16 ***
// prints an unsigned 16-bit number in hex (4 digits)
void rprintfu16(unsigned short data)
{
    2982:	1f 93       	push	r17
    2984:	18 2f       	mov	r17, r24
	// print 16-bit hex value
	rprintfu08(data>>8);
    2986:	89 2f       	mov	r24, r25
    2988:	0e 94 b6 14 	call	0x296c	; 0x296c <rprintfu08>
	rprintfu08(data);
    298c:	81 2f       	mov	r24, r17
    298e:	0e 94 b6 14 	call	0x296c	; 0x296c <rprintfu08>
}
    2992:	1f 91       	pop	r17
    2994:	08 95       	ret

00002996 <rprintfu32>:

// *** rprintfu32 ***
// prints an unsigned 32-bit number in hex (8 digits)
void rprintfu32(unsigned long data)
{
    2996:	ef 92       	push	r14
    2998:	ff 92       	push	r15
    299a:	0f 93       	push	r16
    299c:	1f 93       	push	r17
    299e:	7b 01       	movw	r14, r22
    29a0:	8c 01       	movw	r16, r24
	// print 32-bit hex value
	rprintfu16(data>>16);
    29a2:	c8 01       	movw	r24, r16
    29a4:	aa 27       	eor	r26, r26
    29a6:	bb 27       	eor	r27, r27
    29a8:	0e 94 c1 14 	call	0x2982	; 0x2982 <rprintfu16>
	rprintfu16(data);
    29ac:	c7 01       	movw	r24, r14
    29ae:	0e 94 c1 14 	call	0x2982	; 0x2982 <rprintfu16>
}
    29b2:	1f 91       	pop	r17
    29b4:	0f 91       	pop	r16
    29b6:	ff 90       	pop	r15
    29b8:	ef 90       	pop	r14
    29ba:	08 95       	ret

000029bc <rprintfNum>:
//	Examples:
//	uartPrintfNum(10, 6,  TRUE, ' ',   1234);  -->  " +1234"
//	uartPrintfNum(10, 6, FALSE, '0',   1234);  -->  "001234"
//	uartPrintfNum(16, 6, FALSE, '.', 0x5AA5);  -->  "..5AA5"
void rprintfNum(char base, char numDigits, char isSigned, char padchar, long n)
{
    29bc:	2f 92       	push	r2
    29be:	3f 92       	push	r3
    29c0:	4f 92       	push	r4
    29c2:	5f 92       	push	r5
    29c4:	6f 92       	push	r6
    29c6:	7f 92       	push	r7
    29c8:	8f 92       	push	r8
    29ca:	9f 92       	push	r9
    29cc:	af 92       	push	r10
    29ce:	bf 92       	push	r11
    29d0:	cf 92       	push	r12
    29d2:	df 92       	push	r13
    29d4:	ef 92       	push	r14
    29d6:	ff 92       	push	r15
    29d8:	0f 93       	push	r16
    29da:	1f 93       	push	r17
    29dc:	df 93       	push	r29
    29de:	cf 93       	push	r28
    29e0:	cd b7       	in	r28, 0x3d	; 61
    29e2:	de b7       	in	r29, 0x3e	; 62
    29e4:	a3 97       	sbiw	r28, 0x23	; 35
    29e6:	0f b6       	in	r0, 0x3f	; 63
    29e8:	f8 94       	cli
    29ea:	de bf       	out	0x3e, r29	; 62
    29ec:	0f be       	out	0x3f, r0	; 63
    29ee:	cd bf       	out	0x3d, r28	; 61
    29f0:	6a a3       	std	Y+34, r22	; 0x22
    29f2:	24 2e       	mov	r2, r20
    29f4:	2b a3       	std	Y+35, r18	; 0x23
    29f6:	37 01       	movw	r6, r14
    29f8:	48 01       	movw	r8, r16
	char *p, buf[32];
	unsigned long x;
	unsigned char count;

	// prepare negative number
	if( isSigned && (n < 0) )
    29fa:	44 23       	and	r20, r20
    29fc:	51 f0       	breq	.+20     	; 0x2a12 <rprintfNum+0x56>
    29fe:	17 ff       	sbrs	r17, 7
    2a00:	08 c0       	rjmp	.+16     	; 0x2a12 <rprintfNum+0x56>
	{
		x = -n;
    2a02:	ee 24       	eor	r14, r14
    2a04:	ff 24       	eor	r15, r15
    2a06:	87 01       	movw	r16, r14
    2a08:	e6 18       	sub	r14, r6
    2a0a:	f7 08       	sbc	r15, r7
    2a0c:	08 09       	sbc	r16, r8
    2a0e:	19 09       	sbc	r17, r9
    2a10:	02 c0       	rjmp	.+4      	; 0x2a16 <rprintfNum+0x5a>
	}
	else
	{
	 	x = n;
    2a12:	84 01       	movw	r16, r8
    2a14:	73 01       	movw	r14, r6
	}

	// setup little string buffer
	count = (numDigits-1)-(isSigned?1:0);
    2a16:	2a a1       	ldd	r18, Y+34	; 0x22
    2a18:	21 50       	subi	r18, 0x01	; 1
    2a1a:	90 e0       	ldi	r25, 0x00	; 0
    2a1c:	21 10       	cpse	r2, r1
    2a1e:	91 e0       	ldi	r25, 0x01	; 1
    2a20:	29 1b       	sub	r18, r25
    2a22:	29 a3       	std	Y+33, r18	; 0x21
  	p = buf + sizeof (buf);
  	*--p = '\0';
    2a24:	18 a2       	std	Y+32, r1	; 0x20
	
	// force calculation of first digit
	// (to prevent zero from not printing at all!!!)
	*--p = hexchar(x%base); x /= base;
    2a26:	a8 2e       	mov	r10, r24
    2a28:	bb 24       	eor	r11, r11
    2a2a:	cc 24       	eor	r12, r12
    2a2c:	dd 24       	eor	r13, r13
    2a2e:	c8 01       	movw	r24, r16
    2a30:	b7 01       	movw	r22, r14
    2a32:	a6 01       	movw	r20, r12
    2a34:	95 01       	movw	r18, r10
    2a36:	0e 94 db 20 	call	0x41b6	; 0x41b6 <__udivmodsi4>
    2a3a:	fb 01       	movw	r30, r22
    2a3c:	ef 70       	andi	r30, 0x0F	; 15
    2a3e:	f0 70       	andi	r31, 0x00	; 0
    2a40:	e7 5f       	subi	r30, 0xF7	; 247
    2a42:	fd 4f       	sbci	r31, 0xFD	; 253
    2a44:	64 91       	lpm	r22, Z+
    2a46:	6f 8f       	std	Y+31, r22	; 0x1f
    2a48:	c8 01       	movw	r24, r16
    2a4a:	b7 01       	movw	r22, r14
    2a4c:	a6 01       	movw	r20, r12
    2a4e:	95 01       	movw	r18, r10
    2a50:	0e 94 db 20 	call	0x41b6	; 0x41b6 <__udivmodsi4>
    2a54:	c9 01       	movw	r24, r18
    2a56:	da 01       	movw	r26, r20
    2a58:	7c 01       	movw	r14, r24
    2a5a:	8d 01       	movw	r16, r26
    2a5c:	9e e1       	ldi	r25, 0x1E	; 30
    2a5e:	49 2e       	mov	r4, r25
    2a60:	51 2c       	mov	r5, r1
    2a62:	4c 0e       	add	r4, r28
    2a64:	5d 1e       	adc	r5, r29
    2a66:	39 a0       	ldd	r3, Y+33	; 0x21
    2a68:	25 c0       	rjmp	.+74     	; 0x2ab4 <rprintfNum+0xf8>
	// calculate remaining digits
	while(count--)
	{
		if(x != 0)
    2a6a:	e1 14       	cp	r14, r1
    2a6c:	f1 04       	cpc	r15, r1
    2a6e:	01 05       	cpc	r16, r1
    2a70:	11 05       	cpc	r17, r1
    2a72:	c9 f0       	breq	.+50     	; 0x2aa6 <rprintfNum+0xea>
		{
			// calculate next digit
			*--p = hexchar(x%base); x /= base;
    2a74:	c8 01       	movw	r24, r16
    2a76:	b7 01       	movw	r22, r14
    2a78:	a6 01       	movw	r20, r12
    2a7a:	95 01       	movw	r18, r10
    2a7c:	0e 94 db 20 	call	0x41b6	; 0x41b6 <__udivmodsi4>
    2a80:	fb 01       	movw	r30, r22
    2a82:	ef 70       	andi	r30, 0x0F	; 15
    2a84:	f0 70       	andi	r31, 0x00	; 0
    2a86:	e7 5f       	subi	r30, 0xF7	; 247
    2a88:	fd 4f       	sbci	r31, 0xFD	; 253
    2a8a:	64 91       	lpm	r22, Z+
    2a8c:	f2 01       	movw	r30, r4
    2a8e:	60 83       	st	Z, r22
    2a90:	c8 01       	movw	r24, r16
    2a92:	b7 01       	movw	r22, r14
    2a94:	a6 01       	movw	r20, r12
    2a96:	95 01       	movw	r18, r10
    2a98:	0e 94 db 20 	call	0x41b6	; 0x41b6 <__udivmodsi4>
    2a9c:	c9 01       	movw	r24, r18
    2a9e:	da 01       	movw	r26, r20
    2aa0:	7c 01       	movw	r14, r24
    2aa2:	8d 01       	movw	r16, r26
    2aa4:	03 c0       	rjmp	.+6      	; 0x2aac <rprintfNum+0xf0>
		}
		else
		{
			// no more digits left, pad out to desired length
			*--p = padchar;
    2aa6:	2b a1       	ldd	r18, Y+35	; 0x23
    2aa8:	f2 01       	movw	r30, r4
    2aaa:	20 83       	st	Z, r18
    2aac:	3a 94       	dec	r3
    2aae:	08 94       	sec
    2ab0:	41 08       	sbc	r4, r1
    2ab2:	51 08       	sbc	r5, r1
	
	// force calculation of first digit
	// (to prevent zero from not printing at all!!!)
	*--p = hexchar(x%base); x /= base;
	// calculate remaining digits
	while(count--)
    2ab4:	33 20       	and	r3, r3
    2ab6:	c9 f6       	brne	.-78     	; 0x2a6a <rprintfNum+0xae>
    2ab8:	ce 01       	movw	r24, r28
    2aba:	4f 96       	adiw	r24, 0x1f	; 31
    2abc:	8c 01       	movw	r16, r24
    2abe:	e9 a1       	ldd	r30, Y+33	; 0x21
    2ac0:	0e 1b       	sub	r16, r30
    2ac2:	11 09       	sbc	r17, r1
			*--p = padchar;
		}
	}

	// apply signed notation if requested
	if( isSigned )
    2ac4:	22 20       	and	r2, r2
    2ac6:	f1 f0       	breq	.+60     	; 0x2b04 <rprintfNum+0x148>
	{
		if(n < 0)
    2ac8:	97 fe       	sbrs	r9, 7
    2aca:	05 c0       	rjmp	.+10     	; 0x2ad6 <rprintfNum+0x11a>
		{
   			*--p = '-';
    2acc:	8d e2       	ldi	r24, 0x2D	; 45
    2ace:	f8 01       	movw	r30, r16
    2ad0:	82 93       	st	-Z, r24
    2ad2:	8f 01       	movw	r16, r30
    2ad4:	17 c0       	rjmp	.+46     	; 0x2b04 <rprintfNum+0x148>
    2ad6:	c8 01       	movw	r24, r16
    2ad8:	01 97       	sbiw	r24, 0x01	; 1
		}
		else if(n > 0)
    2ada:	61 14       	cp	r6, r1
    2adc:	71 04       	cpc	r7, r1
    2ade:	81 04       	cpc	r8, r1
    2ae0:	91 04       	cpc	r9, r1
    2ae2:	19 f0       	breq	.+6      	; 0x2aea <rprintfNum+0x12e>
		{
	   		*--p = '+';
    2ae4:	8c 01       	movw	r16, r24
    2ae6:	8b e2       	ldi	r24, 0x2B	; 43
    2ae8:	02 c0       	rjmp	.+4      	; 0x2aee <rprintfNum+0x132>
		}
		else
		{
	   		*--p = ' ';
    2aea:	8c 01       	movw	r16, r24
    2aec:	80 e2       	ldi	r24, 0x20	; 32
    2aee:	f8 01       	movw	r30, r16
    2af0:	80 83       	st	Z, r24
    2af2:	08 c0       	rjmp	.+16     	; 0x2b04 <rprintfNum+0x148>

	// print the string right-justified
	count = numDigits;
	while(count--)
	{
		rprintfChar(*p++);
    2af4:	f8 01       	movw	r30, r16
    2af6:	81 91       	ld	r24, Z+
    2af8:	8f 01       	movw	r16, r30
    2afa:	0e 94 48 14 	call	0x2890	; 0x2890 <rprintfChar>
    2afe:	fa a1       	ldd	r31, Y+34	; 0x22
    2b00:	f1 50       	subi	r31, 0x01	; 1
    2b02:	fa a3       	std	Y+34, r31	; 0x22
		}
	}

	// print the string right-justified
	count = numDigits;
	while(count--)
    2b04:	2a a1       	ldd	r18, Y+34	; 0x22
    2b06:	22 23       	and	r18, r18
    2b08:	a9 f7       	brne	.-22     	; 0x2af4 <rprintfNum+0x138>
	{
		rprintfChar(*p++);
	}
}
    2b0a:	a3 96       	adiw	r28, 0x23	; 35
    2b0c:	0f b6       	in	r0, 0x3f	; 63
    2b0e:	f8 94       	cli
    2b10:	de bf       	out	0x3e, r29	; 62
    2b12:	0f be       	out	0x3f, r0	; 63
    2b14:	cd bf       	out	0x3d, r28	; 61
    2b16:	cf 91       	pop	r28
    2b18:	df 91       	pop	r29
    2b1a:	1f 91       	pop	r17
    2b1c:	0f 91       	pop	r16
    2b1e:	ff 90       	pop	r15
    2b20:	ef 90       	pop	r14
    2b22:	df 90       	pop	r13
    2b24:	cf 90       	pop	r12
    2b26:	bf 90       	pop	r11
    2b28:	af 90       	pop	r10
    2b2a:	9f 90       	pop	r9
    2b2c:	8f 90       	pop	r8
    2b2e:	7f 90       	pop	r7
    2b30:	6f 90       	pop	r6
    2b32:	5f 90       	pop	r5
    2b34:	4f 90       	pop	r4
    2b36:	3f 90       	pop	r3
    2b38:	2f 90       	pop	r2
    2b3a:	08 95       	ret

00002b3c <rprintfFloat>:

#ifdef RPRINTF_FLOAT
// *** rprintfFloat ***
// floating-point print
void rprintfFloat(char numDigits, double x)
{
    2b3c:	4f 92       	push	r4
    2b3e:	5f 92       	push	r5
    2b40:	6f 92       	push	r6
    2b42:	7f 92       	push	r7
    2b44:	8f 92       	push	r8
    2b46:	9f 92       	push	r9
    2b48:	af 92       	push	r10
    2b4a:	bf 92       	push	r11
    2b4c:	cf 92       	push	r12
    2b4e:	df 92       	push	r13
    2b50:	ef 92       	push	r14
    2b52:	ff 92       	push	r15
    2b54:	0f 93       	push	r16
    2b56:	1f 93       	push	r17
    2b58:	cf 93       	push	r28
    2b5a:	df 93       	push	r29
    2b5c:	48 2e       	mov	r4, r24
    2b5e:	5a 01       	movw	r10, r20
    2b60:	6b 01       	movw	r12, r22
	double place = 1.0;
	
	// save sign
	negative = (x<0);
	// convert to absolute value
	x = (x>0)?(x):(-x);
    2b62:	cb 01       	movw	r24, r22
    2b64:	ba 01       	movw	r22, r20
    2b66:	20 e0       	ldi	r18, 0x00	; 0
    2b68:	30 e0       	ldi	r19, 0x00	; 0
    2b6a:	40 e0       	ldi	r20, 0x00	; 0
    2b6c:	50 e0       	ldi	r21, 0x00	; 0
    2b6e:	0e 94 8e 1e 	call	0x3d1c	; 0x3d1c <__gesf2>
    2b72:	18 16       	cp	r1, r24
    2b74:	1c f4       	brge	.+6      	; 0x2b7c <rprintfFloat+0x40>
    2b76:	35 01       	movw	r6, r10
    2b78:	46 01       	movw	r8, r12
    2b7a:	06 c0       	rjmp	.+12     	; 0x2b88 <rprintfFloat+0x4c>
    2b7c:	35 01       	movw	r6, r10
    2b7e:	46 01       	movw	r8, r12
    2b80:	97 fa       	bst	r9, 7
    2b82:	90 94       	com	r9
    2b84:	97 f8       	bld	r9, 7
    2b86:	90 94       	com	r9
    2b88:	0f 2e       	mov	r0, r31
    2b8a:	f0 e0       	ldi	r31, 0x00	; 0
    2b8c:	ef 2e       	mov	r14, r31
    2b8e:	f0 e0       	ldi	r31, 0x00	; 0
    2b90:	ff 2e       	mov	r15, r31
    2b92:	f0 e8       	ldi	r31, 0x80	; 128
    2b94:	0f 2f       	mov	r16, r31
    2b96:	ff e3       	ldi	r31, 0x3F	; 63
    2b98:	1f 2f       	mov	r17, r31
    2b9a:	f0 2d       	mov	r31, r0
    2b9c:	55 24       	eor	r5, r5
	
	// find starting digit place
	for(i=0; i<15; i++)
	{
		if((x/place) < 10.0)
    2b9e:	c4 01       	movw	r24, r8
    2ba0:	b3 01       	movw	r22, r6
    2ba2:	a8 01       	movw	r20, r16
    2ba4:	97 01       	movw	r18, r14
    2ba6:	0e 94 48 1d 	call	0x3a90	; 0x3a90 <__divsf3>
    2baa:	20 e0       	ldi	r18, 0x00	; 0
    2bac:	30 e0       	ldi	r19, 0x00	; 0
    2bae:	40 e2       	ldi	r20, 0x20	; 32
    2bb0:	51 e4       	ldi	r21, 0x41	; 65
    2bb2:	0e 94 44 1d 	call	0x3a88	; 0x3a88 <__cmpsf2>
    2bb6:	87 fd       	sbrc	r24, 7
    2bb8:	0e c0       	rjmp	.+28     	; 0x2bd6 <rprintfFloat+0x9a>
			break;
		else
			place *= 10.0;
    2bba:	c8 01       	movw	r24, r16
    2bbc:	b7 01       	movw	r22, r14
    2bbe:	20 e0       	ldi	r18, 0x00	; 0
    2bc0:	30 e0       	ldi	r19, 0x00	; 0
    2bc2:	40 e2       	ldi	r20, 0x20	; 32
    2bc4:	51 e4       	ldi	r21, 0x41	; 65
    2bc6:	0e 94 92 1e 	call	0x3d24	; 0x3d24 <__mulsf3>
    2bca:	7b 01       	movw	r14, r22
    2bcc:	8c 01       	movw	r16, r24
	negative = (x<0);
	// convert to absolute value
	x = (x>0)?(x):(-x);
	
	// find starting digit place
	for(i=0; i<15; i++)
    2bce:	53 94       	inc	r5
    2bd0:	8f e0       	ldi	r24, 0x0F	; 15
    2bd2:	58 16       	cp	r5, r24
    2bd4:	21 f7       	brne	.-56     	; 0x2b9e <rprintfFloat+0x62>
			break;
		else
			place *= 10.0;
	}
	// print polarity character
	if(negative)
    2bd6:	c6 01       	movw	r24, r12
    2bd8:	b5 01       	movw	r22, r10
    2bda:	20 e0       	ldi	r18, 0x00	; 0
    2bdc:	30 e0       	ldi	r19, 0x00	; 0
    2bde:	40 e0       	ldi	r20, 0x00	; 0
    2be0:	50 e0       	ldi	r21, 0x00	; 0
    2be2:	0e 94 44 1d 	call	0x3a88	; 0x3a88 <__cmpsf2>
    2be6:	88 23       	and	r24, r24
    2be8:	14 f4       	brge	.+4      	; 0x2bee <rprintfFloat+0xb2>
		rprintfChar('-');
    2bea:	8d e2       	ldi	r24, 0x2D	; 45
    2bec:	01 c0       	rjmp	.+2      	; 0x2bf0 <rprintfFloat+0xb4>
	else
		rprintfChar('+');
    2bee:	8b e2       	ldi	r24, 0x2B	; 43
    2bf0:	0e 94 48 14 	call	0x2890	; 0x2890 <rprintfChar>
    2bf4:	dd 24       	eor	r13, r13
    2bf6:	aa 24       	eor	r10, r10
    2bf8:	56 c0       	rjmp	.+172    	; 0x2ca6 <rprintfFloat+0x16a>

	// print digits
	for(i=0; i<numDigits; i++)
	{
		digit = (x/place);
    2bfa:	c4 01       	movw	r24, r8
    2bfc:	b3 01       	movw	r22, r6
    2bfe:	a8 01       	movw	r20, r16
    2c00:	97 01       	movw	r18, r14
    2c02:	0e 94 48 1d 	call	0x3a90	; 0x3a90 <__divsf3>
    2c06:	0e 94 b0 1d 	call	0x3b60	; 0x3b60 <__fixunssfsi>
    2c0a:	b6 2e       	mov	r11, r22

		if(digit | firstplace | (place == 1.0))
    2c0c:	d6 2a       	or	r13, r22
    2c0e:	cd 2d       	mov	r28, r13
    2c10:	d0 e0       	ldi	r29, 0x00	; 0
    2c12:	cc 24       	eor	r12, r12
    2c14:	dd 24       	eor	r13, r13
    2c16:	c8 01       	movw	r24, r16
    2c18:	b7 01       	movw	r22, r14
    2c1a:	20 e0       	ldi	r18, 0x00	; 0
    2c1c:	30 e0       	ldi	r19, 0x00	; 0
    2c1e:	40 e8       	ldi	r20, 0x80	; 128
    2c20:	5f e3       	ldi	r21, 0x3F	; 63
    2c22:	0e 94 44 1d 	call	0x3a88	; 0x3a88 <__cmpsf2>
    2c26:	88 23       	and	r24, r24
    2c28:	19 f4       	brne	.+6      	; 0x2c30 <rprintfFloat+0xf4>
    2c2a:	21 e0       	ldi	r18, 0x01	; 1
    2c2c:	c2 2e       	mov	r12, r18
    2c2e:	d1 2c       	mov	r13, r1
    2c30:	cc 29       	or	r28, r12
    2c32:	dd 29       	or	r29, r13
    2c34:	cd 2b       	or	r28, r29
    2c36:	39 f0       	breq	.+14     	; 0x2c46 <rprintfFloat+0x10a>
		{
			firstplace = TRUE;
			rprintfChar(digit+0x30);
    2c38:	8b 2d       	mov	r24, r11
    2c3a:	80 5d       	subi	r24, 0xD0	; 208
    2c3c:	0e 94 48 14 	call	0x2890	; 0x2890 <rprintfChar>
    2c40:	dd 24       	eor	r13, r13
    2c42:	da 94       	dec	r13
    2c44:	04 c0       	rjmp	.+8      	; 0x2c4e <rprintfFloat+0x112>
		}
		else
			rprintfChar(' ');
    2c46:	80 e2       	ldi	r24, 0x20	; 32
    2c48:	0e 94 48 14 	call	0x2890	; 0x2890 <rprintfChar>
    2c4c:	dd 24       	eor	r13, r13
		
		if(place == 1.0)
    2c4e:	c8 01       	movw	r24, r16
    2c50:	b7 01       	movw	r22, r14
    2c52:	20 e0       	ldi	r18, 0x00	; 0
    2c54:	30 e0       	ldi	r19, 0x00	; 0
    2c56:	40 e8       	ldi	r20, 0x80	; 128
    2c58:	5f e3       	ldi	r21, 0x3F	; 63
    2c5a:	0e 94 44 1d 	call	0x3a88	; 0x3a88 <__cmpsf2>
    2c5e:	88 23       	and	r24, r24
    2c60:	19 f4       	brne	.+6      	; 0x2c68 <rprintfFloat+0x12c>
		{
			rprintfChar('.');
    2c62:	8e e2       	ldi	r24, 0x2E	; 46
    2c64:	0e 94 48 14 	call	0x2890	; 0x2890 <rprintfChar>
		}
		
		x -= (digit*place);
    2c68:	6b 2d       	mov	r22, r11
    2c6a:	70 e0       	ldi	r23, 0x00	; 0
    2c6c:	88 27       	eor	r24, r24
    2c6e:	77 fd       	sbrc	r23, 7
    2c70:	80 95       	com	r24
    2c72:	98 2f       	mov	r25, r24
    2c74:	0e 94 de 1d 	call	0x3bbc	; 0x3bbc <__floatsisf>
    2c78:	a8 01       	movw	r20, r16
    2c7a:	97 01       	movw	r18, r14
    2c7c:	0e 94 92 1e 	call	0x3d24	; 0x3d24 <__mulsf3>
    2c80:	9b 01       	movw	r18, r22
    2c82:	ac 01       	movw	r20, r24
    2c84:	c4 01       	movw	r24, r8
    2c86:	b3 01       	movw	r22, r6
    2c88:	0e 94 df 1c 	call	0x39be	; 0x39be <__subsf3>
    2c8c:	3b 01       	movw	r6, r22
    2c8e:	4c 01       	movw	r8, r24
		place /= 10.0;
    2c90:	c8 01       	movw	r24, r16
    2c92:	b7 01       	movw	r22, r14
    2c94:	20 e0       	ldi	r18, 0x00	; 0
    2c96:	30 e0       	ldi	r19, 0x00	; 0
    2c98:	40 e2       	ldi	r20, 0x20	; 32
    2c9a:	51 e4       	ldi	r21, 0x41	; 65
    2c9c:	0e 94 48 1d 	call	0x3a90	; 0x3a90 <__divsf3>
    2ca0:	7b 01       	movw	r14, r22
    2ca2:	8c 01       	movw	r16, r24
		rprintfChar('-');
	else
		rprintfChar('+');

	// print digits
	for(i=0; i<numDigits; i++)
    2ca4:	a3 94       	inc	r10
    2ca6:	a4 14       	cp	r10, r4
    2ca8:	08 f4       	brcc	.+2      	; 0x2cac <rprintfFloat+0x170>
    2caa:	a7 cf       	rjmp	.-178    	; 0x2bfa <rprintfFloat+0xbe>
		}
		
		x -= (digit*place);
		place /= 10.0;
	}
}
    2cac:	df 91       	pop	r29
    2cae:	cf 91       	pop	r28
    2cb0:	1f 91       	pop	r17
    2cb2:	0f 91       	pop	r16
    2cb4:	ff 90       	pop	r15
    2cb6:	ef 90       	pop	r14
    2cb8:	df 90       	pop	r13
    2cba:	cf 90       	pop	r12
    2cbc:	bf 90       	pop	r11
    2cbe:	af 90       	pop	r10
    2cc0:	9f 90       	pop	r9
    2cc2:	8f 90       	pop	r8
    2cc4:	7f 90       	pop	r7
    2cc6:	6f 90       	pop	r6
    2cc8:	5f 90       	pop	r5
    2cca:	4f 90       	pop	r4
    2ccc:	08 95       	ret

00002cce <rprintf1RamRom>:
// Supports:
// %d - decimal
// %x - hex
// %c - character
int rprintf1RamRom(unsigned char stringInRom, const char *format, ...)
{
    2cce:	7f 92       	push	r7
    2cd0:	8f 92       	push	r8
    2cd2:	9f 92       	push	r9
    2cd4:	af 92       	push	r10
    2cd6:	bf 92       	push	r11
    2cd8:	cf 92       	push	r12
    2cda:	df 92       	push	r13
    2cdc:	ef 92       	push	r14
    2cde:	ff 92       	push	r15
    2ce0:	0f 93       	push	r16
    2ce2:	1f 93       	push	r17
    2ce4:	df 93       	push	r29
    2ce6:	cf 93       	push	r28
    2ce8:	cd b7       	in	r28, 0x3d	; 61
    2cea:	de b7       	in	r29, 0x3e	; 62
    2cec:	78 88       	ldd	r7, Y+16	; 0x10
    2cee:	c9 88       	ldd	r12, Y+17	; 0x11
    2cf0:	da 88       	ldd	r13, Y+18	; 0x12
    2cf2:	63 e1       	ldi	r22, 0x13	; 19
    2cf4:	e6 2e       	mov	r14, r22
    2cf6:	f1 2c       	mov	r15, r1
    2cf8:	ec 0e       	add	r14, r28
    2cfa:	fd 1e       	adc	r15, r29
    2cfc:	14 c0       	rjmp	.+40     	; 0x2d26 <rprintf1RamRom+0x58>
	va_start(ap, format);
	for (;;)
	{
		while ((format_flag = READMEMBYTE(stringInRom,format++) ) != '%')
		{	// Until '%' or '\0'
			if (!format_flag)
    2cfe:	88 23       	and	r24, r24
    2d00:	81 f4       	brne	.+32     	; 0x2d22 <rprintf1RamRom+0x54>
				div_val /= base;
			} while (div_val);
		}
	}
	va_end(ap);
}
    2d02:	80 e0       	ldi	r24, 0x00	; 0
    2d04:	90 e0       	ldi	r25, 0x00	; 0
    2d06:	cf 91       	pop	r28
    2d08:	df 91       	pop	r29
    2d0a:	1f 91       	pop	r17
    2d0c:	0f 91       	pop	r16
    2d0e:	ff 90       	pop	r15
    2d10:	ef 90       	pop	r14
    2d12:	df 90       	pop	r13
    2d14:	cf 90       	pop	r12
    2d16:	bf 90       	pop	r11
    2d18:	af 90       	pop	r10
    2d1a:	9f 90       	pop	r9
    2d1c:	8f 90       	pop	r8
    2d1e:	7f 90       	pop	r7
    2d20:	08 95       	ret
			if (!format_flag)
			{
				va_end(ap);
				return(0);
			}
			rprintfChar(format_flag);
    2d22:	0e 94 48 14 	call	0x2890	; 0x2890 <rprintfChar>
    2d26:	96 01       	movw	r18, r12
    2d28:	2f 5f       	subi	r18, 0xFF	; 255
    2d2a:	3f 4f       	sbci	r19, 0xFF	; 255
	va_list ap;

	va_start(ap, format);
	for (;;)
	{
		while ((format_flag = READMEMBYTE(stringInRom,format++) ) != '%')
    2d2c:	77 20       	and	r7, r7
    2d2e:	21 f0       	breq	.+8      	; 0x2d38 <rprintf1RamRom+0x6a>
    2d30:	f6 01       	movw	r30, r12
    2d32:	69 01       	movw	r12, r18
    2d34:	84 91       	lpm	r24, Z+
    2d36:	03 c0       	rjmp	.+6      	; 0x2d3e <rprintf1RamRom+0x70>
    2d38:	f6 01       	movw	r30, r12
    2d3a:	80 81       	ld	r24, Z
    2d3c:	69 01       	movw	r12, r18
    2d3e:	85 32       	cpi	r24, 0x25	; 37
    2d40:	f1 f6       	brne	.-68     	; 0x2cfe <rprintf1RamRom+0x30>
    2d42:	2f 5f       	subi	r18, 0xFF	; 255
    2d44:	3f 4f       	sbci	r19, 0xFF	; 255
				return(0);
			}
			rprintfChar(format_flag);
		}

		switch (format_flag = READMEMBYTE(stringInRom,format++) )
    2d46:	77 20       	and	r7, r7
    2d48:	21 f0       	breq	.+8      	; 0x2d52 <rprintf1RamRom+0x84>
    2d4a:	f6 01       	movw	r30, r12
    2d4c:	69 01       	movw	r12, r18
    2d4e:	84 91       	lpm	r24, Z+
    2d50:	03 c0       	rjmp	.+6      	; 0x2d58 <rprintf1RamRom+0x8a>
    2d52:	f6 01       	movw	r30, r12
    2d54:	80 81       	ld	r24, Z
    2d56:	69 01       	movw	r12, r18
    2d58:	84 36       	cpi	r24, 0x64	; 100
    2d5a:	29 f0       	breq	.+10     	; 0x2d66 <rprintf1RamRom+0x98>
    2d5c:	88 37       	cpi	r24, 0x78	; 120
    2d5e:	81 f0       	breq	.+32     	; 0x2d80 <rprintf1RamRom+0xb2>
    2d60:	83 36       	cpi	r24, 0x63	; 99
    2d62:	f9 f6       	brne	.-66     	; 0x2d22 <rprintf1RamRom+0x54>
    2d64:	06 c0       	rjmp	.+12     	; 0x2d72 <rprintf1RamRom+0xa4>
    2d66:	00 e1       	ldi	r16, 0x10	; 16
    2d68:	17 e2       	ldi	r17, 0x27	; 39
    2d6a:	5a e0       	ldi	r21, 0x0A	; 10
    2d6c:	a5 2e       	mov	r10, r21
    2d6e:	b1 2c       	mov	r11, r1
    2d70:	0c c0       	rjmp	.+24     	; 0x2d8a <rprintf1RamRom+0xbc>
		{
			case 'c': format_flag = va_arg(ap,int);
    2d72:	f7 01       	movw	r30, r14
    2d74:	80 81       	ld	r24, Z
    2d76:	22 e0       	ldi	r18, 0x02	; 2
    2d78:	30 e0       	ldi	r19, 0x00	; 0
    2d7a:	e2 0e       	add	r14, r18
    2d7c:	f3 1e       	adc	r15, r19
    2d7e:	d1 cf       	rjmp	.-94     	; 0x2d22 <rprintf1RamRom+0x54>
			default:  rprintfChar(format_flag); continue;
    2d80:	00 e0       	ldi	r16, 0x00	; 0
    2d82:	10 e1       	ldi	r17, 0x10	; 16
    2d84:	40 e1       	ldi	r20, 0x10	; 16
    2d86:	a4 2e       	mov	r10, r20
    2d88:	b1 2c       	mov	r11, r1
			case 'd': base = 10; div_val = 10000; goto CONVERSION_LOOP;
//			case 'x': base = 16; div_val = 0x10;
			case 'x': base = 16; div_val = 0x1000;

			CONVERSION_LOOP:
			u_val = va_arg(ap,int);
    2d8a:	32 e0       	ldi	r19, 0x02	; 2
    2d8c:	83 2e       	mov	r8, r19
    2d8e:	91 2c       	mov	r9, r1
    2d90:	8e 0c       	add	r8, r14
    2d92:	9f 1c       	adc	r9, r15
    2d94:	f7 01       	movw	r30, r14
    2d96:	e0 80       	ld	r14, Z
    2d98:	f1 80       	ldd	r15, Z+1	; 0x01
			if (format_flag == 'd')
    2d9a:	84 36       	cpi	r24, 0x64	; 100
    2d9c:	b1 f4       	brne	.+44     	; 0x2dca <rprintf1RamRom+0xfc>
			{
				if (((int)u_val) < 0)
    2d9e:	f7 fe       	sbrs	r15, 7
    2da0:	11 c0       	rjmp	.+34     	; 0x2dc4 <rprintf1RamRom+0xf6>
				{
					u_val = - u_val;
    2da2:	f0 94       	com	r15
    2da4:	e1 94       	neg	r14
    2da6:	f1 08       	sbc	r15, r1
    2da8:	f3 94       	inc	r15
					rprintfChar('-');
    2daa:	8d e2       	ldi	r24, 0x2D	; 45
    2dac:	0e 94 48 14 	call	0x2890	; 0x2890 <rprintfChar>
    2db0:	09 c0       	rjmp	.+18     	; 0x2dc4 <rprintf1RamRom+0xf6>
				}
				while (div_val > 1 && div_val > u_val) div_val /= 10;
    2db2:	c8 01       	movw	r24, r16
    2db4:	6a e0       	ldi	r22, 0x0A	; 10
    2db6:	70 e0       	ldi	r23, 0x00	; 0
    2db8:	0e 94 b4 20 	call	0x4168	; 0x4168 <__udivmodhi4>
    2dbc:	8b 01       	movw	r16, r22
    2dbe:	62 30       	cpi	r22, 0x02	; 2
    2dc0:	71 05       	cpc	r23, r1
    2dc2:	18 f0       	brcs	.+6      	; 0x2dca <rprintf1RamRom+0xfc>
    2dc4:	e0 16       	cp	r14, r16
    2dc6:	f1 06       	cpc	r15, r17
    2dc8:	a0 f3       	brcs	.-24     	; 0x2db2 <rprintf1RamRom+0xe4>
			}
			do
			{
				//rprintfChar(pgm_read_byte(HexChars+(u_val/div_val)));
				rprintfu04(u_val/div_val);
    2dca:	c7 01       	movw	r24, r14
    2dcc:	b8 01       	movw	r22, r16
    2dce:	0e 94 b4 20 	call	0x4168	; 0x4168 <__udivmodhi4>
    2dd2:	86 2f       	mov	r24, r22
    2dd4:	0e 94 ab 14 	call	0x2956	; 0x2956 <rprintfu04>
				u_val %= div_val;
    2dd8:	c7 01       	movw	r24, r14
    2dda:	b8 01       	movw	r22, r16
    2ddc:	0e 94 b4 20 	call	0x4168	; 0x4168 <__udivmodhi4>
    2de0:	7c 01       	movw	r14, r24
				div_val /= base;
    2de2:	c8 01       	movw	r24, r16
    2de4:	b5 01       	movw	r22, r10
    2de6:	0e 94 b4 20 	call	0x4168	; 0x4168 <__udivmodhi4>
    2dea:	8b 01       	movw	r16, r22
			} while (div_val);
    2dec:	61 15       	cp	r22, r1
    2dee:	71 05       	cpc	r23, r1
    2df0:	61 f7       	brne	.-40     	; 0x2dca <rprintf1RamRom+0xfc>
    2df2:	74 01       	movw	r14, r8
    2df4:	98 cf       	rjmp	.-208    	; 0x2d26 <rprintf1RamRom+0x58>

00002df6 <i2cSetBitrate>:
	// SCL freq = F_CPU/(16+2*TWBR))
	#ifdef TWPS0
		// for processors with additional bitrate division (mega128)
		// SCL freq = F_CPU/(16+2*TWBR*4^TWPS)
		// set TWPS to zero
		cbi(TWSR, TWPS0);
    2df6:	20 91 b9 00 	lds	r18, 0x00B9
    2dfa:	2e 7f       	andi	r18, 0xFE	; 254
    2dfc:	20 93 b9 00 	sts	0x00B9, r18
		cbi(TWSR, TWPS1);
    2e00:	20 91 b9 00 	lds	r18, 0x00B9
    2e04:	2d 7f       	andi	r18, 0xFD	; 253
    2e06:	20 93 b9 00 	sts	0x00B9, r18
	#endif
	// calculate bitrate division	
	bitrate_div = ((F_CPU/1000l)/bitrateKHz);
    2e0a:	9c 01       	movw	r18, r24
    2e0c:	40 e0       	ldi	r20, 0x00	; 0
    2e0e:	50 e0       	ldi	r21, 0x00	; 0
    2e10:	60 e8       	ldi	r22, 0x80	; 128
    2e12:	7e e3       	ldi	r23, 0x3E	; 62
    2e14:	80 e0       	ldi	r24, 0x00	; 0
    2e16:	90 e0       	ldi	r25, 0x00	; 0
    2e18:	0e 94 fd 20 	call	0x41fa	; 0x41fa <__divmodsi4>
	if(bitrate_div >= 16)
    2e1c:	20 31       	cpi	r18, 0x10	; 16
    2e1e:	30 f0       	brcs	.+12     	; 0x2e2c <i2cSetBitrate+0x36>
		bitrate_div = (bitrate_div-16)/2;
    2e20:	82 2f       	mov	r24, r18
    2e22:	90 e0       	ldi	r25, 0x00	; 0
    2e24:	40 97       	sbiw	r24, 0x10	; 16
    2e26:	95 95       	asr	r25
    2e28:	87 95       	ror	r24
    2e2a:	28 2f       	mov	r18, r24
	outb(TWBR, bitrate_div);
    2e2c:	20 93 b8 00 	sts	0x00B8, r18
}
    2e30:	08 95       	ret

00002e32 <i2cInit>:

// functions
void i2cInit(void)
{
	// set pull-up resistors on I2C bus pins
	sbi(PORTD, 0);	// i2c SCL on 640
    2e32:	58 9a       	sbi	0x0b, 0	; 11
	sbi(PORTD, 1);	// i2c SDA on 640
    2e34:	59 9a       	sbi	0x0b, 1	; 11

	// clear SlaveReceive and SlaveTransmit handler to null
	i2cSlaveReceive = 0;
    2e36:	10 92 57 05 	sts	0x0557, r1
    2e3a:	10 92 56 05 	sts	0x0556, r1
	i2cSlaveTransmit = 0;
    2e3e:	10 92 59 05 	sts	0x0559, r1
    2e42:	10 92 58 05 	sts	0x0558, r1
	// set i2c bit rate to 100KHz
	i2cSetBitrate(100);
    2e46:	84 e6       	ldi	r24, 0x64	; 100
    2e48:	90 e0       	ldi	r25, 0x00	; 0
    2e4a:	0e 94 fb 16 	call	0x2df6	; 0x2df6 <i2cSetBitrate>
	// enable TWI (two-wire interface)
	sbi(TWCR, TWEN);
    2e4e:	ec eb       	ldi	r30, 0xBC	; 188
    2e50:	f0 e0       	ldi	r31, 0x00	; 0
    2e52:	80 81       	ld	r24, Z
    2e54:	84 60       	ori	r24, 0x04	; 4
    2e56:	80 83       	st	Z, r24
	// set state
	I2cState = I2C_IDLE;
    2e58:	10 92 10 05 	sts	0x0510, r1
	// enable TWI interrupt and slave address ACK
	sbi(TWCR, TWIE);
    2e5c:	80 81       	ld	r24, Z
    2e5e:	81 60       	ori	r24, 0x01	; 1
    2e60:	80 83       	st	Z, r24
	sbi(TWCR, TWEA);
    2e62:	80 81       	ld	r24, Z
    2e64:	80 64       	ori	r24, 0x40	; 64
    2e66:	80 83       	st	Z, r24
	//outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA));
	// enable interrupts
	sei();
    2e68:	78 94       	sei
}
    2e6a:	08 95       	ret

00002e6c <i2cSetLocalDeviceAddr>:
}

void i2cSetLocalDeviceAddr(u08 deviceAddr, u08 genCallEn)
{
	// set local device address (used in slave mode only)
	outb(TWAR, ((deviceAddr&0xFE) | (genCallEn?1:0)) );
    2e6c:	90 e0       	ldi	r25, 0x00	; 0
    2e6e:	61 11       	cpse	r22, r1
    2e70:	91 e0       	ldi	r25, 0x01	; 1
    2e72:	8e 7f       	andi	r24, 0xFE	; 254
    2e74:	98 2b       	or	r25, r24
    2e76:	90 93 ba 00 	sts	0x00BA, r25
}
    2e7a:	08 95       	ret

00002e7c <i2cSetSlaveReceiveHandler>:

void i2cSetSlaveReceiveHandler(void (*i2cSlaveRx_func)(u08 receiveDataLength, u08* recieveData))
{
	i2cSlaveReceive = i2cSlaveRx_func;
    2e7c:	90 93 57 05 	sts	0x0557, r25
    2e80:	80 93 56 05 	sts	0x0556, r24
}
    2e84:	08 95       	ret

00002e86 <i2cSetSlaveTransmitHandler>:

void i2cSetSlaveTransmitHandler(u08 (*i2cSlaveTx_func)(u08 transmitDataLengthMax, u08* transmitData))
{
	i2cSlaveTransmit = i2cSlaveTx_func;
    2e86:	90 93 59 05 	sts	0x0559, r25
    2e8a:	80 93 58 05 	sts	0x0558, r24
}
    2e8e:	08 95       	ret

00002e90 <i2cSendStart>:

inline void i2cSendStart(void)
{
	// send start condition
	outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWSTA));
    2e90:	ec eb       	ldi	r30, 0xBC	; 188
    2e92:	f0 e0       	ldi	r31, 0x00	; 0
    2e94:	80 81       	ld	r24, Z
    2e96:	8f 70       	andi	r24, 0x0F	; 15
    2e98:	80 6a       	ori	r24, 0xA0	; 160
    2e9a:	80 83       	st	Z, r24
}
    2e9c:	08 95       	ret

00002e9e <i2cSendStop>:

inline void i2cSendStop(void)
{
	// transmit stop condition
	// leave with TWEA on for slave receiving
	outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA)|BV(TWSTO));
    2e9e:	ec eb       	ldi	r30, 0xBC	; 188
    2ea0:	f0 e0       	ldi	r31, 0x00	; 0
    2ea2:	80 81       	ld	r24, Z
    2ea4:	8f 70       	andi	r24, 0x0F	; 15
    2ea6:	80 6d       	ori	r24, 0xD0	; 208
    2ea8:	80 83       	st	Z, r24
}
    2eaa:	08 95       	ret

00002eac <i2cWaitForComplete>:

inline void i2cWaitForComplete(void)
{
	// wait for i2c interface to complete operation
	while( !(inb(TWCR) & BV(TWINT)) );
    2eac:	80 91 bc 00 	lds	r24, 0x00BC
    2eb0:	87 ff       	sbrs	r24, 7
    2eb2:	fc cf       	rjmp	.-8      	; 0x2eac <i2cWaitForComplete>
}
    2eb4:	08 95       	ret

00002eb6 <i2cSendByte>:

inline void i2cSendByte(u08 data)
{
	// save data to the TWDR
	outb(TWDR, data);
    2eb6:	80 93 bb 00 	sts	0x00BB, r24
	// begin send
	outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT));
    2eba:	ec eb       	ldi	r30, 0xBC	; 188
    2ebc:	f0 e0       	ldi	r31, 0x00	; 0
    2ebe:	80 81       	ld	r24, Z
    2ec0:	8f 70       	andi	r24, 0x0F	; 15
    2ec2:	80 68       	ori	r24, 0x80	; 128
    2ec4:	80 83       	st	Z, r24
}
    2ec6:	08 95       	ret

00002ec8 <i2cReceiveByte>:

inline void i2cReceiveByte(u08 ackFlag)
{
	// begin receive over i2c
	if( ackFlag )
    2ec8:	88 23       	and	r24, r24
    2eca:	29 f0       	breq	.+10     	; 0x2ed6 <i2cReceiveByte+0xe>
	{
		// ackFlag = TRUE: ACK the recevied data
		outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA));
    2ecc:	80 91 bc 00 	lds	r24, 0x00BC
    2ed0:	8f 70       	andi	r24, 0x0F	; 15
    2ed2:	80 6c       	ori	r24, 0xC0	; 192
    2ed4:	04 c0       	rjmp	.+8      	; 0x2ede <i2cReceiveByte+0x16>
	}
	else
	{
		// ackFlag = FALSE: NACK the recevied data
		outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT));
    2ed6:	80 91 bc 00 	lds	r24, 0x00BC
    2eda:	8f 70       	andi	r24, 0x0F	; 15
    2edc:	80 68       	ori	r24, 0x80	; 128
    2ede:	80 93 bc 00 	sts	0x00BC, r24
    2ee2:	08 95       	ret

00002ee4 <i2cGetReceivedByte>:
}

inline u08 i2cGetReceivedByte(void)
{
	// retieve received data byte from i2c TWDR
	return( inb(TWDR) );
    2ee4:	80 91 bb 00 	lds	r24, 0x00BB
}
    2ee8:	08 95       	ret

00002eea <i2cGetStatus>:

inline u08 i2cGetStatus(void)
{
	// retieve current i2c status from i2c TWSR
	return( inb(TWSR) );
    2eea:	80 91 b9 00 	lds	r24, 0x00B9
}
    2eee:	08 95       	ret

00002ef0 <i2cMasterSend>:

void i2cMasterSend(u08 deviceAddr, u08 length, u08* data)
{
    2ef0:	98 2f       	mov	r25, r24
	u08 i;
	// wait for interface to be ready
	while(I2cState);
    2ef2:	80 91 10 05 	lds	r24, 0x0510
    2ef6:	88 23       	and	r24, r24
    2ef8:	e1 f7       	brne	.-8      	; 0x2ef2 <i2cMasterSend+0x2>
	// set state
	I2cState = I2C_MASTER_TX;
    2efa:	82 e0       	ldi	r24, 0x02	; 2
    2efc:	80 93 10 05 	sts	0x0510, r24
	// save data
	I2cDeviceAddrRW = (deviceAddr & 0xFE);	// RW cleared: write operation
    2f00:	9e 7f       	andi	r25, 0xFE	; 254
    2f02:	90 93 11 05 	sts	0x0511, r25
    2f06:	a2 e1       	ldi	r26, 0x12	; 18
    2f08:	b5 e0       	ldi	r27, 0x05	; 5
    2f0a:	fa 01       	movw	r30, r20
    2f0c:	02 c0       	rjmp	.+4      	; 0x2f12 <i2cMasterSend+0x22>
	for(i=0; i<length; i++)
		I2cSendData[i] = *data++;
    2f0e:	81 91       	ld	r24, Z+
    2f10:	8d 93       	st	X+, r24
	while(I2cState);
	// set state
	I2cState = I2C_MASTER_TX;
	// save data
	I2cDeviceAddrRW = (deviceAddr & 0xFE);	// RW cleared: write operation
	for(i=0; i<length; i++)
    2f12:	8e 2f       	mov	r24, r30
    2f14:	84 1b       	sub	r24, r20
    2f16:	86 17       	cp	r24, r22
    2f18:	d0 f3       	brcs	.-12     	; 0x2f0e <i2cMasterSend+0x1e>
		I2cSendData[i] = *data++;
	I2cSendDataIndex = 0;
    2f1a:	10 92 32 05 	sts	0x0532, r1
	I2cSendDataLength = length;
    2f1e:	60 93 33 05 	sts	0x0533, r22
}

inline void i2cSendStart(void)
{
	// send start condition
	outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWSTA));
    2f22:	80 91 bc 00 	lds	r24, 0x00BC
    2f26:	8f 70       	andi	r24, 0x0F	; 15
    2f28:	80 6a       	ori	r24, 0xA0	; 160
    2f2a:	80 93 bc 00 	sts	0x00BC, r24
		I2cSendData[i] = *data++;
	I2cSendDataIndex = 0;
	I2cSendDataLength = length;
	// send start condition
	i2cSendStart();
}
    2f2e:	08 95       	ret

00002f30 <i2cMasterReceive>:

void i2cMasterReceive(u08 deviceAddr, u08 length, u08* data)
{
    2f30:	98 2f       	mov	r25, r24
	u08 i;
	// wait for interface to be ready
	while(I2cState);
    2f32:	80 91 10 05 	lds	r24, 0x0510
    2f36:	88 23       	and	r24, r24
    2f38:	e1 f7       	brne	.-8      	; 0x2f32 <i2cMasterReceive+0x2>
	// set state
	I2cState = I2C_MASTER_RX;
    2f3a:	83 e0       	ldi	r24, 0x03	; 3
    2f3c:	80 93 10 05 	sts	0x0510, r24
	// save data
	I2cDeviceAddrRW = (deviceAddr|0x01);	// RW set: read operation
    2f40:	91 60       	ori	r25, 0x01	; 1
    2f42:	90 93 11 05 	sts	0x0511, r25
	I2cReceiveDataIndex = 0;
    2f46:	10 92 54 05 	sts	0x0554, r1
	I2cReceiveDataLength = length;
    2f4a:	60 93 55 05 	sts	0x0555, r22
}

inline void i2cSendStart(void)
{
	// send start condition
	outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWSTA));
    2f4e:	80 91 bc 00 	lds	r24, 0x00BC
    2f52:	8f 70       	andi	r24, 0x0F	; 15
    2f54:	80 6a       	ori	r24, 0xA0	; 160
    2f56:	80 93 bc 00 	sts	0x00BC, r24
	I2cReceiveDataIndex = 0;
	I2cReceiveDataLength = length;
	// send start condition
	i2cSendStart();
	// wait for data
	while(I2cState);
    2f5a:	80 91 10 05 	lds	r24, 0x0510
    2f5e:	88 23       	and	r24, r24
    2f60:	e1 f7       	brne	.-8      	; 0x2f5a <i2cMasterReceive+0x2a>
    2f62:	a4 e3       	ldi	r26, 0x34	; 52
    2f64:	b5 e0       	ldi	r27, 0x05	; 5
    2f66:	fa 01       	movw	r30, r20
    2f68:	02 c0       	rjmp	.+4      	; 0x2f6e <i2cMasterReceive+0x3e>
	// return data
	for(i=0; i<length; i++)
		*data++ = I2cReceiveData[i];
    2f6a:	8d 91       	ld	r24, X+
    2f6c:	81 93       	st	Z+, r24
	// send start condition
	i2cSendStart();
	// wait for data
	while(I2cState);
	// return data
	for(i=0; i<length; i++)
    2f6e:	8e 2f       	mov	r24, r30
    2f70:	84 1b       	sub	r24, r20
    2f72:	86 17       	cp	r24, r22
    2f74:	d0 f3       	brcs	.-12     	; 0x2f6a <i2cMasterReceive+0x3a>
		*data++ = I2cReceiveData[i];
}
    2f76:	08 95       	ret

00002f78 <i2cMasterSendNI>:

u08 i2cMasterSendNI(u08 deviceAddr, u08 length, u08* data)
{
    2f78:	98 2f       	mov	r25, r24
    2f7a:	fa 01       	movw	r30, r20
	u08 retval = I2C_OK;

	// disable TWI interrupt
	cbi(TWCR, TWIE);
    2f7c:	80 91 bc 00 	lds	r24, 0x00BC
    2f80:	8e 7f       	andi	r24, 0xFE	; 254
    2f82:	80 93 bc 00 	sts	0x00BC, r24
}

inline void i2cSendStart(void)
{
	// send start condition
	outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWSTA));
    2f86:	80 91 bc 00 	lds	r24, 0x00BC
    2f8a:	8f 70       	andi	r24, 0x0F	; 15
    2f8c:	80 6a       	ori	r24, 0xA0	; 160
    2f8e:	80 93 bc 00 	sts	0x00BC, r24
}

inline void i2cWaitForComplete(void)
{
	// wait for i2c interface to complete operation
	while( !(inb(TWCR) & BV(TWINT)) );
    2f92:	80 91 bc 00 	lds	r24, 0x00BC
    2f96:	87 ff       	sbrs	r24, 7
    2f98:	fc cf       	rjmp	.-8      	; 0x2f92 <i2cMasterSendNI+0x1a>
	// send start condition
	i2cSendStart();
	i2cWaitForComplete();

	// send device address with write
	i2cSendByte( deviceAddr & 0xFE );
    2f9a:	9e 7f       	andi	r25, 0xFE	; 254
}

inline void i2cSendByte(u08 data)
{
	// save data to the TWDR
	outb(TWDR, data);
    2f9c:	90 93 bb 00 	sts	0x00BB, r25
	// begin send
	outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT));
    2fa0:	80 91 bc 00 	lds	r24, 0x00BC
    2fa4:	8f 70       	andi	r24, 0x0F	; 15
    2fa6:	80 68       	ori	r24, 0x80	; 128
    2fa8:	80 93 bc 00 	sts	0x00BC, r24
}

inline void i2cWaitForComplete(void)
{
	// wait for i2c interface to complete operation
	while( !(inb(TWCR) & BV(TWINT)) );
    2fac:	80 91 bc 00 	lds	r24, 0x00BC
    2fb0:	87 ff       	sbrs	r24, 7
    2fb2:	fc cf       	rjmp	.-8      	; 0x2fac <i2cMasterSendNI+0x34>
	// send device address with write
	i2cSendByte( deviceAddr & 0xFE );
	i2cWaitForComplete();

	// check if device is present and live
	if( inb(TWSR) == TW_MT_SLA_ACK)
    2fb4:	80 91 b9 00 	lds	r24, 0x00B9
    2fb8:	88 31       	cpi	r24, 0x18	; 24
    2fba:	89 f0       	breq	.+34     	; 0x2fde <i2cMasterSendNI+0x66>
    2fbc:	91 e0       	ldi	r25, 0x01	; 1
    2fbe:	12 c0       	rjmp	.+36     	; 0x2fe4 <i2cMasterSendNI+0x6c>
	{
		// send data
		while(length)
		{
			i2cSendByte( *data++ );
    2fc0:	80 81       	ld	r24, Z
}

inline void i2cSendByte(u08 data)
{
	// save data to the TWDR
	outb(TWDR, data);
    2fc2:	80 93 bb 00 	sts	0x00BB, r24
	// begin send
	outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT));
    2fc6:	80 91 bc 00 	lds	r24, 0x00BC
    2fca:	8f 70       	andi	r24, 0x0F	; 15
    2fcc:	80 68       	ori	r24, 0x80	; 128
    2fce:	80 93 bc 00 	sts	0x00BC, r24
}

inline void i2cWaitForComplete(void)
{
	// wait for i2c interface to complete operation
	while( !(inb(TWCR) & BV(TWINT)) );
    2fd2:	80 91 bc 00 	lds	r24, 0x00BC
    2fd6:	87 ff       	sbrs	r24, 7
    2fd8:	fc cf       	rjmp	.-8      	; 0x2fd2 <i2cMasterSendNI+0x5a>
	if( inb(TWSR) == TW_MT_SLA_ACK)
	{
		// send data
		while(length)
		{
			i2cSendByte( *data++ );
    2fda:	31 96       	adiw	r30, 0x01	; 1
			i2cWaitForComplete();
			length--;
    2fdc:	61 50       	subi	r22, 0x01	; 1

	// check if device is present and live
	if( inb(TWSR) == TW_MT_SLA_ACK)
	{
		// send data
		while(length)
    2fde:	66 23       	and	r22, r22
    2fe0:	79 f7       	brne	.-34     	; 0x2fc0 <i2cMasterSendNI+0x48>
    2fe2:	90 e0       	ldi	r25, 0x00	; 0

inline void i2cSendStop(void)
{
	// transmit stop condition
	// leave with TWEA on for slave receiving
	outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA)|BV(TWSTO));
    2fe4:	80 91 bc 00 	lds	r24, 0x00BC
    2fe8:	8f 70       	andi	r24, 0x0F	; 15
    2fea:	80 6d       	ori	r24, 0xD0	; 208
    2fec:	80 93 bc 00 	sts	0x00BC, r24
	}

	// transmit stop condition
	// leave with TWEA on for slave receiving
	i2cSendStop();
	while( !(inb(TWCR) & BV(TWSTO)) );
    2ff0:	80 91 bc 00 	lds	r24, 0x00BC
    2ff4:	84 ff       	sbrs	r24, 4
    2ff6:	fc cf       	rjmp	.-8      	; 0x2ff0 <i2cMasterSendNI+0x78>

	// enable TWI interrupt
	sbi(TWCR, TWIE);
    2ff8:	80 91 bc 00 	lds	r24, 0x00BC
    2ffc:	81 60       	ori	r24, 0x01	; 1
    2ffe:	80 93 bc 00 	sts	0x00BC, r24

	return retval;
}
    3002:	89 2f       	mov	r24, r25
    3004:	08 95       	ret

00003006 <i2cMasterReceiveNI>:

u08 i2cMasterReceiveNI(u08 deviceAddr, u08 length, u08 *data)
{
    3006:	98 2f       	mov	r25, r24
    3008:	fa 01       	movw	r30, r20
	u08 retval = I2C_OK;

	// disable TWI interrupt
	cbi(TWCR, TWIE);
    300a:	80 91 bc 00 	lds	r24, 0x00BC
    300e:	8e 7f       	andi	r24, 0xFE	; 254
    3010:	80 93 bc 00 	sts	0x00BC, r24
}

inline void i2cSendStart(void)
{
	// send start condition
	outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWSTA));
    3014:	80 91 bc 00 	lds	r24, 0x00BC
    3018:	8f 70       	andi	r24, 0x0F	; 15
    301a:	80 6a       	ori	r24, 0xA0	; 160
    301c:	80 93 bc 00 	sts	0x00BC, r24
}

inline void i2cWaitForComplete(void)
{
	// wait for i2c interface to complete operation
	while( !(inb(TWCR) & BV(TWINT)) );
    3020:	80 91 bc 00 	lds	r24, 0x00BC
    3024:	87 ff       	sbrs	r24, 7
    3026:	fc cf       	rjmp	.-8      	; 0x3020 <i2cMasterReceiveNI+0x1a>
	// send start condition
	i2cSendStart();
	i2cWaitForComplete();

	// send device address with read
	i2cSendByte( deviceAddr | 0x01 );
    3028:	91 60       	ori	r25, 0x01	; 1
}

inline void i2cSendByte(u08 data)
{
	// save data to the TWDR
	outb(TWDR, data);
    302a:	90 93 bb 00 	sts	0x00BB, r25
	// begin send
	outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT));
    302e:	80 91 bc 00 	lds	r24, 0x00BC
    3032:	8f 70       	andi	r24, 0x0F	; 15
    3034:	80 68       	ori	r24, 0x80	; 128
    3036:	80 93 bc 00 	sts	0x00BC, r24
}

inline void i2cWaitForComplete(void)
{
	// wait for i2c interface to complete operation
	while( !(inb(TWCR) & BV(TWINT)) );
    303a:	80 91 bc 00 	lds	r24, 0x00BC
    303e:	87 ff       	sbrs	r24, 7
    3040:	fc cf       	rjmp	.-8      	; 0x303a <i2cMasterReceiveNI+0x34>
	// send device address with read
	i2cSendByte( deviceAddr | 0x01 );
	i2cWaitForComplete();

	// check if device is present and live
	if( inb(TWSR) == TW_MR_SLA_ACK)
    3042:	80 91 b9 00 	lds	r24, 0x00B9
    3046:	80 34       	cpi	r24, 0x40	; 64
    3048:	81 f0       	breq	.+32     	; 0x306a <i2cMasterReceiveNI+0x64>
    304a:	91 e0       	ldi	r25, 0x01	; 1
    304c:	1e c0       	rjmp	.+60     	; 0x308a <i2cMasterReceiveNI+0x84>
{
	// begin receive over i2c
	if( ackFlag )
	{
		// ackFlag = TRUE: ACK the recevied data
		outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA));
    304e:	80 91 bc 00 	lds	r24, 0x00BC
    3052:	8f 70       	andi	r24, 0x0F	; 15
    3054:	80 6c       	ori	r24, 0xC0	; 192
    3056:	80 93 bc 00 	sts	0x00BC, r24
}

inline void i2cWaitForComplete(void)
{
	// wait for i2c interface to complete operation
	while( !(inb(TWCR) & BV(TWINT)) );
    305a:	80 91 bc 00 	lds	r24, 0x00BC
    305e:	87 ff       	sbrs	r24, 7
    3060:	fc cf       	rjmp	.-8      	; 0x305a <i2cMasterReceiveNI+0x54>
}

inline u08 i2cGetReceivedByte(void)
{
	// retieve received data byte from i2c TWDR
	return( inb(TWDR) );
    3062:	80 91 bb 00 	lds	r24, 0x00BB
		// accept receive data and ack it
		while(length > 1)
		{
			i2cReceiveByte(TRUE);
			i2cWaitForComplete();
			*data++ = i2cGetReceivedByte();
    3066:	81 93       	st	Z+, r24
			// decrement length
			length--;
    3068:	61 50       	subi	r22, 0x01	; 1

	// check if device is present and live
	if( inb(TWSR) == TW_MR_SLA_ACK)
	{
		// accept receive data and ack it
		while(length > 1)
    306a:	62 30       	cpi	r22, 0x02	; 2
    306c:	80 f7       	brcc	.-32     	; 0x304e <i2cMasterReceiveNI+0x48>
		outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA));
	}
	else
	{
		// ackFlag = FALSE: NACK the recevied data
		outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT));
    306e:	80 91 bc 00 	lds	r24, 0x00BC
    3072:	8f 70       	andi	r24, 0x0F	; 15
    3074:	80 68       	ori	r24, 0x80	; 128
    3076:	80 93 bc 00 	sts	0x00BC, r24
}

inline void i2cWaitForComplete(void)
{
	// wait for i2c interface to complete operation
	while( !(inb(TWCR) & BV(TWINT)) );
    307a:	80 91 bc 00 	lds	r24, 0x00BC
    307e:	87 ff       	sbrs	r24, 7
    3080:	fc cf       	rjmp	.-8      	; 0x307a <i2cMasterReceiveNI+0x74>
}

inline u08 i2cGetReceivedByte(void)
{
	// retieve received data byte from i2c TWDR
	return( inb(TWDR) );
    3082:	80 91 bb 00 	lds	r24, 0x00BB
		}

		// accept receive data and nack it (last-byte signal)
		i2cReceiveByte(FALSE);
		i2cWaitForComplete();
		*data++ = i2cGetReceivedByte();
    3086:	80 83       	st	Z, r24
    3088:	90 e0       	ldi	r25, 0x00	; 0

inline void i2cSendStop(void)
{
	// transmit stop condition
	// leave with TWEA on for slave receiving
	outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA)|BV(TWSTO));
    308a:	80 91 bc 00 	lds	r24, 0x00BC
    308e:	8f 70       	andi	r24, 0x0F	; 15
    3090:	80 6d       	ori	r24, 0xD0	; 208
    3092:	80 93 bc 00 	sts	0x00BC, r24
	// transmit stop condition
	// leave with TWEA on for slave receiving
	i2cSendStop();

	// enable TWI interrupt
	sbi(TWCR, TWIE);
    3096:	80 91 bc 00 	lds	r24, 0x00BC
    309a:	81 60       	ori	r24, 0x01	; 1
    309c:	80 93 bc 00 	sts	0x00BC, r24

	return retval;
}
    30a0:	89 2f       	mov	r24, r25
    30a2:	08 95       	ret

000030a4 <__vector_39>:
}
*/

//! I2C (TWI) interrupt service routine
SIGNAL(SIG_2WIRE_SERIAL)
{
    30a4:	1f 92       	push	r1
    30a6:	0f 92       	push	r0
    30a8:	0f b6       	in	r0, 0x3f	; 63
    30aa:	0f 92       	push	r0
    30ac:	11 24       	eor	r1, r1
    30ae:	2f 93       	push	r18
    30b0:	3f 93       	push	r19
    30b2:	4f 93       	push	r20
    30b4:	5f 93       	push	r21
    30b6:	6f 93       	push	r22
    30b8:	7f 93       	push	r23
    30ba:	8f 93       	push	r24
    30bc:	9f 93       	push	r25
    30be:	af 93       	push	r26
    30c0:	bf 93       	push	r27
    30c2:	ef 93       	push	r30
    30c4:	ff 93       	push	r31
	// read status bits
	u08 status = inb(TWSR) & TWSR_STATUS_MASK;
    30c6:	80 91 b9 00 	lds	r24, 0x00B9

	switch(status)
    30ca:	88 7f       	andi	r24, 0xF8	; 248
    30cc:	80 36       	cpi	r24, 0x60	; 96
    30ce:	09 f4       	brne	.+2      	; 0x30d2 <__vector_39+0x2e>
    30d0:	a0 c0       	rjmp	.+320    	; 0x3212 <__vector_39+0x16e>
    30d2:	81 36       	cpi	r24, 0x61	; 97
    30d4:	70 f5       	brcc	.+92     	; 0x3132 <__vector_39+0x8e>
    30d6:	88 32       	cpi	r24, 0x28	; 40
    30d8:	09 f4       	brne	.+2      	; 0x30dc <__vector_39+0x38>
    30da:	5f c0       	rjmp	.+190    	; 0x319a <__vector_39+0xf6>
    30dc:	89 32       	cpi	r24, 0x29	; 41
    30de:	98 f4       	brcc	.+38     	; 0x3106 <__vector_39+0x62>
    30e0:	80 31       	cpi	r24, 0x10	; 16
    30e2:	09 f4       	brne	.+2      	; 0x30e6 <__vector_39+0x42>
    30e4:	57 c0       	rjmp	.+174    	; 0x3194 <__vector_39+0xf0>
    30e6:	81 31       	cpi	r24, 0x11	; 17
    30e8:	38 f4       	brcc	.+14     	; 0x30f8 <__vector_39+0x54>
    30ea:	88 23       	and	r24, r24
    30ec:	09 f4       	brne	.+2      	; 0x30f0 <__vector_39+0x4c>
    30ee:	ea c0       	rjmp	.+468    	; 0x32c4 <__vector_39+0x220>
    30f0:	88 30       	cpi	r24, 0x08	; 8
    30f2:	09 f0       	breq	.+2      	; 0x30f6 <__vector_39+0x52>
    30f4:	ef c0       	rjmp	.+478    	; 0x32d4 <__vector_39+0x230>
    30f6:	4e c0       	rjmp	.+156    	; 0x3194 <__vector_39+0xf0>
    30f8:	88 31       	cpi	r24, 0x18	; 24
    30fa:	09 f4       	brne	.+2      	; 0x30fe <__vector_39+0x5a>
    30fc:	4e c0       	rjmp	.+156    	; 0x319a <__vector_39+0xf6>
    30fe:	80 32       	cpi	r24, 0x20	; 32
    3100:	09 f0       	breq	.+2      	; 0x3104 <__vector_39+0x60>
    3102:	e8 c0       	rjmp	.+464    	; 0x32d4 <__vector_39+0x230>
    3104:	df c0       	rjmp	.+446    	; 0x32c4 <__vector_39+0x220>
    3106:	80 34       	cpi	r24, 0x40	; 64
    3108:	09 f4       	brne	.+2      	; 0x310c <__vector_39+0x68>
    310a:	77 c0       	rjmp	.+238    	; 0x31fa <__vector_39+0x156>
    310c:	81 34       	cpi	r24, 0x41	; 65
    310e:	38 f4       	brcc	.+14     	; 0x311e <__vector_39+0x7a>
    3110:	80 33       	cpi	r24, 0x30	; 48
    3112:	09 f4       	brne	.+2      	; 0x3116 <__vector_39+0x72>
    3114:	d7 c0       	rjmp	.+430    	; 0x32c4 <__vector_39+0x220>
    3116:	88 33       	cpi	r24, 0x38	; 56
    3118:	09 f0       	breq	.+2      	; 0x311c <__vector_39+0x78>
    311a:	dc c0       	rjmp	.+440    	; 0x32d4 <__vector_39+0x230>
    311c:	5d c0       	rjmp	.+186    	; 0x31d8 <__vector_39+0x134>
    311e:	80 35       	cpi	r24, 0x50	; 80
    3120:	09 f4       	brne	.+2      	; 0x3124 <__vector_39+0x80>
    3122:	5f c0       	rjmp	.+190    	; 0x31e2 <__vector_39+0x13e>
    3124:	88 35       	cpi	r24, 0x58	; 88
    3126:	09 f4       	brne	.+2      	; 0x312a <__vector_39+0x86>
    3128:	4a c0       	rjmp	.+148    	; 0x31be <__vector_39+0x11a>
    312a:	88 34       	cpi	r24, 0x48	; 72
    312c:	09 f0       	breq	.+2      	; 0x3130 <__vector_39+0x8c>
    312e:	d2 c0       	rjmp	.+420    	; 0x32d4 <__vector_39+0x230>
    3130:	c9 c0       	rjmp	.+402    	; 0x32c4 <__vector_39+0x220>
    3132:	88 39       	cpi	r24, 0x98	; 152
    3134:	09 f4       	brne	.+2      	; 0x3138 <__vector_39+0x94>
    3136:	ba c0       	rjmp	.+372    	; 0x32ac <__vector_39+0x208>
    3138:	89 39       	cpi	r24, 0x99	; 153
    313a:	b0 f4       	brcc	.+44     	; 0x3168 <__vector_39+0xc4>
    313c:	88 37       	cpi	r24, 0x78	; 120
    313e:	09 f4       	brne	.+2      	; 0x3142 <__vector_39+0x9e>
    3140:	68 c0       	rjmp	.+208    	; 0x3212 <__vector_39+0x16e>
    3142:	89 37       	cpi	r24, 0x79	; 121
    3144:	38 f4       	brcc	.+14     	; 0x3154 <__vector_39+0xb0>
    3146:	88 36       	cpi	r24, 0x68	; 104
    3148:	09 f4       	brne	.+2      	; 0x314c <__vector_39+0xa8>
    314a:	63 c0       	rjmp	.+198    	; 0x3212 <__vector_39+0x16e>
    314c:	80 37       	cpi	r24, 0x70	; 112
    314e:	09 f0       	breq	.+2      	; 0x3152 <__vector_39+0xae>
    3150:	c1 c0       	rjmp	.+386    	; 0x32d4 <__vector_39+0x230>
    3152:	5f c0       	rjmp	.+190    	; 0x3212 <__vector_39+0x16e>
    3154:	88 38       	cpi	r24, 0x88	; 136
    3156:	09 f4       	brne	.+2      	; 0x315a <__vector_39+0xb6>
    3158:	a9 c0       	rjmp	.+338    	; 0x32ac <__vector_39+0x208>
    315a:	80 39       	cpi	r24, 0x90	; 144
    315c:	09 f4       	brne	.+2      	; 0x3160 <__vector_39+0xbc>
    315e:	5f c0       	rjmp	.+190    	; 0x321e <__vector_39+0x17a>
    3160:	80 38       	cpi	r24, 0x80	; 128
    3162:	09 f0       	breq	.+2      	; 0x3166 <__vector_39+0xc2>
    3164:	b7 c0       	rjmp	.+366    	; 0x32d4 <__vector_39+0x230>
    3166:	5b c0       	rjmp	.+182    	; 0x321e <__vector_39+0x17a>
    3168:	80 3b       	cpi	r24, 0xB0	; 176
    316a:	09 f4       	brne	.+2      	; 0x316e <__vector_39+0xca>
    316c:	79 c0       	rjmp	.+242    	; 0x3260 <__vector_39+0x1bc>
    316e:	81 3b       	cpi	r24, 0xB1	; 177
    3170:	38 f4       	brcc	.+14     	; 0x3180 <__vector_39+0xdc>
    3172:	80 3a       	cpi	r24, 0xA0	; 160
    3174:	09 f4       	brne	.+2      	; 0x3178 <__vector_39+0xd4>
    3176:	62 c0       	rjmp	.+196    	; 0x323c <__vector_39+0x198>
    3178:	88 3a       	cpi	r24, 0xA8	; 168
    317a:	09 f0       	breq	.+2      	; 0x317e <__vector_39+0xda>
    317c:	ab c0       	rjmp	.+342    	; 0x32d4 <__vector_39+0x230>
    317e:	70 c0       	rjmp	.+224    	; 0x3260 <__vector_39+0x1bc>
    3180:	80 3c       	cpi	r24, 0xC0	; 192
    3182:	09 f4       	brne	.+2      	; 0x3186 <__vector_39+0xe2>
    3184:	9a c0       	rjmp	.+308    	; 0x32ba <__vector_39+0x216>
    3186:	88 3c       	cpi	r24, 0xC8	; 200
    3188:	09 f4       	brne	.+2      	; 0x318c <__vector_39+0xe8>
    318a:	97 c0       	rjmp	.+302    	; 0x32ba <__vector_39+0x216>
    318c:	88 3b       	cpi	r24, 0xB8	; 184
    318e:	09 f0       	breq	.+2      	; 0x3192 <__vector_39+0xee>
    3190:	a1 c0       	rjmp	.+322    	; 0x32d4 <__vector_39+0x230>
    3192:	77 c0       	rjmp	.+238    	; 0x3282 <__vector_39+0x1de>
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: M->START\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// send device address
		i2cSendByte(I2cDeviceAddrRW);
    3194:	80 91 11 05 	lds	r24, 0x0511
    3198:	0f c0       	rjmp	.+30     	; 0x31b8 <__vector_39+0x114>
		#ifdef I2C_DEBUG
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: MT->SLA_ACK or DATA_ACK\r\n");
		rprintfInit(uart1SendByte);
		#endif
		if(I2cSendDataIndex < I2cSendDataLength)
    319a:	90 91 32 05 	lds	r25, 0x0532
    319e:	80 91 33 05 	lds	r24, 0x0533
    31a2:	98 17       	cp	r25, r24
    31a4:	08 f0       	brcs	.+2      	; 0x31a8 <__vector_39+0x104>
    31a6:	8e c0       	rjmp	.+284    	; 0x32c4 <__vector_39+0x220>
		{
			// send data
			i2cSendByte( I2cSendData[I2cSendDataIndex++] );
    31a8:	e9 2f       	mov	r30, r25
    31aa:	f0 e0       	ldi	r31, 0x00	; 0
    31ac:	ee 5e       	subi	r30, 0xEE	; 238
    31ae:	fa 4f       	sbci	r31, 0xFA	; 250
    31b0:	80 81       	ld	r24, Z
    31b2:	9f 5f       	subi	r25, 0xFF	; 255
    31b4:	90 93 32 05 	sts	0x0532, r25
}

inline void i2cSendByte(u08 data)
{
	// save data to the TWDR
	outb(TWDR, data);
    31b8:	80 93 bb 00 	sts	0x00BB, r24
    31bc:	77 c0       	rjmp	.+238    	; 0x32ac <__vector_39+0x208>
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: MR->DATA_NACK\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// store final received data byte
		I2cReceiveData[I2cReceiveDataIndex++] = inb(TWDR);
    31be:	80 91 54 05 	lds	r24, 0x0554
    31c2:	90 91 bb 00 	lds	r25, 0x00BB
    31c6:	e8 2f       	mov	r30, r24
    31c8:	f0 e0       	ldi	r31, 0x00	; 0
    31ca:	ec 5c       	subi	r30, 0xCC	; 204
    31cc:	fa 4f       	sbci	r31, 0xFA	; 250
    31ce:	90 83       	st	Z, r25
    31d0:	8f 5f       	subi	r24, 0xFF	; 255
    31d2:	80 93 54 05 	sts	0x0554, r24
    31d6:	76 c0       	rjmp	.+236    	; 0x32c4 <__vector_39+0x220>
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: MT->ARB_LOST\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// release bus
		outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT));
    31d8:	80 91 bc 00 	lds	r24, 0x00BC
    31dc:	8f 70       	andi	r24, 0x0F	; 15
    31de:	80 68       	ori	r24, 0x80	; 128
    31e0:	75 c0       	rjmp	.+234    	; 0x32cc <__vector_39+0x228>
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: MR->DATA_ACK\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// store received data byte
		I2cReceiveData[I2cReceiveDataIndex++] = inb(TWDR);
    31e2:	80 91 54 05 	lds	r24, 0x0554
    31e6:	90 91 bb 00 	lds	r25, 0x00BB
    31ea:	e8 2f       	mov	r30, r24
    31ec:	f0 e0       	ldi	r31, 0x00	; 0
    31ee:	ec 5c       	subi	r30, 0xCC	; 204
    31f0:	fa 4f       	sbci	r31, 0xFA	; 250
    31f2:	90 83       	st	Z, r25
    31f4:	8f 5f       	subi	r24, 0xFF	; 255
    31f6:	80 93 54 05 	sts	0x0554, r24
		#ifdef I2C_DEBUG
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: MR->SLA_ACK\r\n");
		rprintfInit(uart1SendByte);
		#endif
		if(I2cReceiveDataIndex < (I2cReceiveDataLength-1))
    31fa:	20 91 54 05 	lds	r18, 0x0554
    31fe:	30 e0       	ldi	r19, 0x00	; 0
    3200:	80 91 55 05 	lds	r24, 0x0555
    3204:	90 e0       	ldi	r25, 0x00	; 0
    3206:	01 97       	sbiw	r24, 0x01	; 1
    3208:	28 17       	cp	r18, r24
    320a:	39 07       	cpc	r19, r25
    320c:	0c f0       	brlt	.+2      	; 0x3210 <__vector_39+0x16c>
    320e:	4e c0       	rjmp	.+156    	; 0x32ac <__vector_39+0x208>
    3210:	48 c0       	rjmp	.+144    	; 0x32a2 <__vector_39+0x1fe>
		rprintf("I2C: SR->SLA_ACK\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// we are being addressed as slave for writing (data will be received from master)
		// set state
		I2cState = I2C_SLAVE_RX;
    3212:	85 e0       	ldi	r24, 0x05	; 5
    3214:	80 93 10 05 	sts	0x0510, r24
		// prepare buffer
		I2cReceiveDataIndex = 0;
    3218:	10 92 54 05 	sts	0x0554, r1
    321c:	42 c0       	rjmp	.+132    	; 0x32a2 <__vector_39+0x1fe>
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: SR->DATA_ACK\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// get previously received data byte
		I2cReceiveData[I2cReceiveDataIndex++] = inb(TWDR);
    321e:	80 91 54 05 	lds	r24, 0x0554
    3222:	90 91 bb 00 	lds	r25, 0x00BB
    3226:	e8 2f       	mov	r30, r24
    3228:	f0 e0       	ldi	r31, 0x00	; 0
    322a:	ec 5c       	subi	r30, 0xCC	; 204
    322c:	fa 4f       	sbci	r31, 0xFA	; 250
    322e:	90 83       	st	Z, r25
    3230:	8f 5f       	subi	r24, 0xFF	; 255
    3232:	80 93 54 05 	sts	0x0554, r24
		// check receive buffer status
		if(I2cReceiveDataIndex < I2C_RECEIVE_DATA_BUFFER_SIZE)
    3236:	80 32       	cpi	r24, 0x20	; 32
    3238:	c8 f5       	brcc	.+114    	; 0x32ac <__vector_39+0x208>
    323a:	33 c0       	rjmp	.+102    	; 0x32a2 <__vector_39+0x1fe>
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: SR->SR_STOP\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// switch to SR mode with SLA ACK
		outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA));
    323c:	80 91 bc 00 	lds	r24, 0x00BC
    3240:	8f 70       	andi	r24, 0x0F	; 15
    3242:	80 6c       	ori	r24, 0xC0	; 192
    3244:	80 93 bc 00 	sts	0x00BC, r24
		// i2c receive is complete, call i2cSlaveReceive
		if(i2cSlaveReceive) i2cSlaveReceive(I2cReceiveDataIndex, I2cReceiveData);
    3248:	e0 91 56 05 	lds	r30, 0x0556
    324c:	f0 91 57 05 	lds	r31, 0x0557
    3250:	30 97       	sbiw	r30, 0x00	; 0
    3252:	f1 f1       	breq	.+124    	; 0x32d0 <__vector_39+0x22c>
    3254:	80 91 54 05 	lds	r24, 0x0554
    3258:	64 e3       	ldi	r22, 0x34	; 52
    325a:	75 e0       	ldi	r23, 0x05	; 5
    325c:	09 95       	icall
    325e:	38 c0       	rjmp	.+112    	; 0x32d0 <__vector_39+0x22c>
		rprintf("I2C: ST->SLA_ACK\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// we are being addressed as slave for reading (data must be transmitted back to master)
		// set state
		I2cState = I2C_SLAVE_TX;
    3260:	84 e0       	ldi	r24, 0x04	; 4
    3262:	80 93 10 05 	sts	0x0510, r24
		// request data from application
		if(i2cSlaveTransmit) I2cSendDataLength = i2cSlaveTransmit(I2C_SEND_DATA_BUFFER_SIZE, I2cSendData);
    3266:	e0 91 58 05 	lds	r30, 0x0558
    326a:	f0 91 59 05 	lds	r31, 0x0559
    326e:	30 97       	sbiw	r30, 0x00	; 0
    3270:	31 f0       	breq	.+12     	; 0x327e <__vector_39+0x1da>
    3272:	80 e2       	ldi	r24, 0x20	; 32
    3274:	62 e1       	ldi	r22, 0x12	; 18
    3276:	75 e0       	ldi	r23, 0x05	; 5
    3278:	09 95       	icall
    327a:	80 93 33 05 	sts	0x0533, r24
		// reset data index
		I2cSendDataIndex = 0;
    327e:	10 92 32 05 	sts	0x0532, r1
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: ST->DATA_ACK\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// transmit data byte
		outb(TWDR, I2cSendData[I2cSendDataIndex++]);
    3282:	90 91 32 05 	lds	r25, 0x0532
    3286:	e9 2f       	mov	r30, r25
    3288:	f0 e0       	ldi	r31, 0x00	; 0
    328a:	ee 5e       	subi	r30, 0xEE	; 238
    328c:	fa 4f       	sbci	r31, 0xFA	; 250
    328e:	80 81       	ld	r24, Z
    3290:	80 93 bb 00 	sts	0x00BB, r24
    3294:	9f 5f       	subi	r25, 0xFF	; 255
    3296:	90 93 32 05 	sts	0x0532, r25
		if(I2cSendDataIndex < I2cSendDataLength)
    329a:	80 91 33 05 	lds	r24, 0x0533
    329e:	98 17       	cp	r25, r24
    32a0:	28 f4       	brcc	.+10     	; 0x32ac <__vector_39+0x208>
			// expect ACK to data byte
			outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA));
    32a2:	80 91 bc 00 	lds	r24, 0x00BC
    32a6:	8f 70       	andi	r24, 0x0F	; 15
    32a8:	80 6c       	ori	r24, 0xC0	; 192
    32aa:	04 c0       	rjmp	.+8      	; 0x32b4 <__vector_39+0x210>
		else
			// expect NACK to data byte
			outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT));
    32ac:	80 91 bc 00 	lds	r24, 0x00BC
    32b0:	8f 70       	andi	r24, 0x0F	; 15
    32b2:	80 68       	ori	r24, 0x80	; 128
    32b4:	80 93 bc 00 	sts	0x00BC, r24
    32b8:	0d c0       	rjmp	.+26     	; 0x32d4 <__vector_39+0x230>
		rprintf("I2C: ST->DATA_NACK or LAST_DATA\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// all done
		// switch to open slave
		outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA));
    32ba:	80 91 bc 00 	lds	r24, 0x00BC
    32be:	8f 70       	andi	r24, 0x0F	; 15
    32c0:	80 6c       	ori	r24, 0xC0	; 192
    32c2:	04 c0       	rjmp	.+8      	; 0x32cc <__vector_39+0x228>
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: BUS_ERROR\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// reset internal hardware and release bus
		outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWSTO)|BV(TWEA));
    32c4:	80 91 bc 00 	lds	r24, 0x00BC
    32c8:	8f 70       	andi	r24, 0x0F	; 15
    32ca:	80 6d       	ori	r24, 0xD0	; 208
    32cc:	80 93 bc 00 	sts	0x00BC, r24
		// set state
		I2cState = I2C_IDLE;
    32d0:	10 92 10 05 	sts	0x0510, r1
		break;
	}
}
    32d4:	ff 91       	pop	r31
    32d6:	ef 91       	pop	r30
    32d8:	bf 91       	pop	r27
    32da:	af 91       	pop	r26
    32dc:	9f 91       	pop	r25
    32de:	8f 91       	pop	r24
    32e0:	7f 91       	pop	r23
    32e2:	6f 91       	pop	r22
    32e4:	5f 91       	pop	r21
    32e6:	4f 91       	pop	r20
    32e8:	3f 91       	pop	r19
    32ea:	2f 91       	pop	r18
    32ec:	0f 90       	pop	r0
    32ee:	0f be       	out	0x3f, r0	; 63
    32f0:	0f 90       	pop	r0
    32f2:	1f 90       	pop	r1
    32f4:	18 95       	reti

000032f6 <i2cGetState>:

eI2cStateType i2cGetState(void)
{
	return I2cState;
    32f6:	80 91 10 05 	lds	r24, 0x0510
}
    32fa:	08 95       	ret

000032fc <init_LDS_buffer>:
uint8_t lds_buffer[BUFFER_SIZE];
uint8_t *lds_buffer_write_ndx = NULL;
uint8_t *lds_buffer_read_ndx = NULL;

void init_LDS_buffer(){
	lds_buffer_write_ndx = lds_buffer_read_ndx = lds_buffer;
    32fc:	87 ed       	ldi	r24, 0xD7	; 215
    32fe:	95 e0       	ldi	r25, 0x05	; 5
    3300:	90 93 5d 05 	sts	0x055D, r25
    3304:	80 93 5c 05 	sts	0x055C, r24
    3308:	90 93 5b 05 	sts	0x055B, r25
    330c:	80 93 5a 05 	sts	0x055A, r24
}
    3310:	08 95       	ret

00003312 <LDSRcv>:

void LDSRcv(unsigned char c){
	if(c != 0xff){
    3312:	8f 3f       	cpi	r24, 0xFF	; 255
    3314:	b9 f0       	breq	.+46     	; 0x3344 <LDSRcv+0x32>
		*lds_buffer_write_ndx = c;
    3316:	e0 91 5a 05 	lds	r30, 0x055A
    331a:	f0 91 5b 05 	lds	r31, 0x055B
    331e:	80 83       	st	Z, r24
		lds_buffer_write_ndx++;		
    3320:	80 91 5a 05 	lds	r24, 0x055A
    3324:	90 91 5b 05 	lds	r25, 0x055B
    3328:	01 96       	adiw	r24, 0x01	; 1
    332a:	90 93 5b 05 	sts	0x055B, r25
    332e:	80 93 5a 05 	sts	0x055A, r24
		if(lds_buffer_write_ndx >= (lds_buffer + BUFFER_SIZE)){ 
    3332:	87 5d       	subi	r24, 0xD7	; 215
    3334:	96 40       	sbci	r25, 0x06	; 6
    3336:	30 f0       	brcs	.+12     	; 0x3344 <LDSRcv+0x32>
			lds_buffer_write_ndx = lds_buffer;
    3338:	87 ed       	ldi	r24, 0xD7	; 215
    333a:	95 e0       	ldi	r25, 0x05	; 5
    333c:	90 93 5b 05 	sts	0x055B, r25
    3340:	80 93 5a 05 	sts	0x055A, r24
    3344:	08 95       	ret

00003346 <error_checker>:
		lds_buffer_read_ndx = lds_buffer;
	}
	return data;
}

uint8_t error_checker(const uint16_t chk_data[], uint16_t checksum){
    3346:	0f 93       	push	r16
    3348:	1f 93       	push	r17
    334a:	cf 93       	push	r28
    334c:	df 93       	push	r29
    334e:	ec 01       	movw	r28, r24
    3350:	8b 01       	movw	r16, r22
    3352:	20 e0       	ldi	r18, 0x00	; 0
    3354:	30 e0       	ldi	r19, 0x00	; 0
    3356:	40 e0       	ldi	r20, 0x00	; 0
    3358:	50 e0       	ldi	r21, 0x00	; 0
    335a:	60 e0       	ldi	r22, 0x00	; 0
    335c:	70 e0       	ldi	r23, 0x00	; 0
    uint32_t chk32 = 0;
    for(uint8_t ndx = 0; ndx < 10; ndx++){
      chk32 = (chk32 << 1) + chk_data[ndx];
    335e:	22 0f       	add	r18, r18
    3360:	33 1f       	adc	r19, r19
    3362:	44 1f       	adc	r20, r20
    3364:	55 1f       	adc	r21, r21
    3366:	fe 01       	movw	r30, r28
    3368:	e6 0f       	add	r30, r22
    336a:	f7 1f       	adc	r31, r23
    336c:	80 81       	ld	r24, Z
    336e:	91 81       	ldd	r25, Z+1	; 0x01
    3370:	a0 e0       	ldi	r26, 0x00	; 0
    3372:	b0 e0       	ldi	r27, 0x00	; 0
    3374:	28 0f       	add	r18, r24
    3376:	39 1f       	adc	r19, r25
    3378:	4a 1f       	adc	r20, r26
    337a:	5b 1f       	adc	r21, r27
    337c:	6e 5f       	subi	r22, 0xFE	; 254
    337e:	7f 4f       	sbci	r23, 0xFF	; 255
	return data;
}

uint8_t error_checker(const uint16_t chk_data[], uint16_t checksum){
    uint32_t chk32 = 0;
    for(uint8_t ndx = 0; ndx < 10; ndx++){
    3380:	64 31       	cpi	r22, 0x14	; 20
    3382:	71 05       	cpc	r23, r1
    3384:	61 f7       	brne	.-40     	; 0x335e <error_checker+0x18>
      chk32 = (chk32 << 1) + chk_data[ndx];
    }
    uint16_t chk16 = (chk32 & 0x7FFF) + (chk32 >> 15);
    3386:	c9 01       	movw	r24, r18
    3388:	9f 77       	andi	r25, 0x7F	; 127
    338a:	6f e0       	ldi	r22, 0x0F	; 15
    338c:	56 95       	lsr	r21
    338e:	47 95       	ror	r20
    3390:	37 95       	ror	r19
    3392:	27 95       	ror	r18
    3394:	6a 95       	dec	r22
    3396:	d1 f7       	brne	.-12     	; 0x338c <error_checker+0x46>
    3398:	82 0f       	add	r24, r18
    339a:	93 1f       	adc	r25, r19
    339c:	20 e0       	ldi	r18, 0x00	; 0
    339e:	9f 77       	andi	r25, 0x7F	; 127
    33a0:	80 17       	cp	r24, r16
    33a2:	91 07       	cpc	r25, r17
    33a4:	09 f4       	brne	.+2      	; 0x33a8 <error_checker+0x62>
    33a6:	21 e0       	ldi	r18, 0x01	; 1
    chk16 = chk16 & 0x7FFF;
    return (chk16 == checksum);
  }
    33a8:	82 2f       	mov	r24, r18
    33aa:	df 91       	pop	r29
    33ac:	cf 91       	pop	r28
    33ae:	1f 91       	pop	r17
    33b0:	0f 91       	pop	r16
    33b2:	08 95       	ret

000033b4 <conv_FrametoDist>:
			f_ndx++;
		}
	}
}

void conv_FrametoDist(const LDS_FRAME ldsf[], uint16_t ranges[]){
    33b4:	cf 93       	push	r28
    33b6:	df 93       	push	r29
    33b8:	ec 01       	movw	r28, r24
    33ba:	20 e0       	ldi	r18, 0x00	; 0
	// ldsf must be of length 90
	// ranges must be of length 360
	uint16_t r_ndx;
	for(uint8_t f_ndx = 0; f_ndx < 90; f_ndx++){
		// Maps frame indicies to range indices
		r_ndx = 4*ldsf[f_ndx].index - 640;
    33bc:	e8 81       	ld	r30, Y
    33be:	f0 e0       	ldi	r31, 0x00	; 0
    33c0:	e0 5a       	subi	r30, 0xA0	; 160
    33c2:	f0 40       	sbci	r31, 0x00	; 0
    33c4:	ee 0f       	add	r30, r30
    33c6:	ff 1f       	adc	r31, r31
    33c8:	ee 0f       	add	r30, r30
    33ca:	ff 1f       	adc	r31, r31
		ranges[r_ndx]     = (ldsf[f_ndx].distance[0]);
    33cc:	df 01       	movw	r26, r30
    33ce:	aa 0f       	add	r26, r26
    33d0:	bb 1f       	adc	r27, r27
    33d2:	a6 0f       	add	r26, r22
    33d4:	b7 1f       	adc	r27, r23
    33d6:	8b 85       	ldd	r24, Y+11	; 0x0b
    33d8:	9c 85       	ldd	r25, Y+12	; 0x0c
    33da:	8d 93       	st	X+, r24
    33dc:	9c 93       	st	X, r25
		ranges[r_ndx + 1] = (ldsf[f_ndx].distance[1]);
    33de:	df 01       	movw	r26, r30
    33e0:	11 96       	adiw	r26, 0x01	; 1
    33e2:	aa 0f       	add	r26, r26
    33e4:	bb 1f       	adc	r27, r27
    33e6:	a6 0f       	add	r26, r22
    33e8:	b7 1f       	adc	r27, r23
    33ea:	8d 85       	ldd	r24, Y+13	; 0x0d
    33ec:	9e 85       	ldd	r25, Y+14	; 0x0e
    33ee:	8d 93       	st	X+, r24
    33f0:	9c 93       	st	X, r25
		ranges[r_ndx + 2] = (ldsf[f_ndx].distance[2]);
    33f2:	32 96       	adiw	r30, 0x02	; 2
    33f4:	df 01       	movw	r26, r30
    33f6:	aa 0f       	add	r26, r26
    33f8:	bb 1f       	adc	r27, r27
    33fa:	a6 0f       	add	r26, r22
    33fc:	b7 1f       	adc	r27, r23
    33fe:	8f 85       	ldd	r24, Y+15	; 0x0f
    3400:	98 89       	ldd	r25, Y+16	; 0x10
    3402:	8d 93       	st	X+, r24
    3404:	9c 93       	st	X, r25
		ranges[r_ndx + 3] = (ldsf[f_ndx].distance[3]);
    3406:	31 96       	adiw	r30, 0x01	; 1
    3408:	ee 0f       	add	r30, r30
    340a:	ff 1f       	adc	r31, r31
    340c:	e6 0f       	add	r30, r22
    340e:	f7 1f       	adc	r31, r23
    3410:	89 89       	ldd	r24, Y+17	; 0x11
    3412:	9a 89       	ldd	r25, Y+18	; 0x12
    3414:	91 83       	std	Z+1, r25	; 0x01
    3416:	80 83       	st	Z, r24

void conv_FrametoDist(const LDS_FRAME ldsf[], uint16_t ranges[]){
	// ldsf must be of length 90
	// ranges must be of length 360
	uint16_t r_ndx;
	for(uint8_t f_ndx = 0; f_ndx < 90; f_ndx++){
    3418:	2f 5f       	subi	r18, 0xFF	; 255
    341a:	6d 96       	adiw	r28, 0x1d	; 29
    341c:	2a 35       	cpi	r18, 0x5A	; 90
    341e:	71 f6       	brne	.-100    	; 0x33bc <conv_FrametoDist+0x8>
		ranges[r_ndx]     = (ldsf[f_ndx].distance[0]);
		ranges[r_ndx + 1] = (ldsf[f_ndx].distance[1]);
		ranges[r_ndx + 2] = (ldsf[f_ndx].distance[2]);
		ranges[r_ndx + 3] = (ldsf[f_ndx].distance[3]);
	}
}
    3420:	df 91       	pop	r29
    3422:	cf 91       	pop	r28
    3424:	08 95       	ret

00003426 <print_frame>:
	frame->checksum = (((uint16_t)read_LDS())) + (((uint16_t)read_LDS())<<8);
    
    return error_checker(chk_data, frame->checksum);
}  

void print_frame(LDS_FRAME frame){
    3426:	ef 92       	push	r14
    3428:	ff 92       	push	r15
    342a:	0f 93       	push	r16
    342c:	1f 93       	push	r17
    342e:	df 93       	push	r29
    3430:	cf 93       	push	r28
    3432:	cd b7       	in	r28, 0x3d	; 61
    3434:	de b7       	in	r29, 0x3e	; 62
    3436:	e9 84       	ldd	r14, Y+9	; 0x09
    3438:	0a 85       	ldd	r16, Y+10	; 0x0a
    343a:	1b 85       	ldd	r17, Y+11	; 0x0b
	rprintf("Index: ");
    343c:	00 d0       	rcall	.+0      	; 0x343e <print_frame+0x18>
    343e:	0f 92       	push	r0
    3440:	ff 24       	eor	r15, r15
    3442:	f3 94       	inc	r15
    3444:	ad b7       	in	r26, 0x3d	; 61
    3446:	be b7       	in	r27, 0x3e	; 62
    3448:	11 96       	adiw	r26, 0x01	; 1
    344a:	fc 92       	st	X, r15
    344c:	11 97       	sbiw	r26, 0x01	; 1
    344e:	8a e3       	ldi	r24, 0x3A	; 58
    3450:	92 e0       	ldi	r25, 0x02	; 2
    3452:	13 96       	adiw	r26, 0x03	; 3
    3454:	9c 93       	st	X, r25
    3456:	8e 93       	st	-X, r24
    3458:	12 97       	sbiw	r26, 0x02	; 2
    345a:	0e 94 67 16 	call	0x2cce	; 0x2cce <rprintf1RamRom>
	rprintfu08(frame.index);
    345e:	0f 90       	pop	r0
    3460:	0f 90       	pop	r0
    3462:	0f 90       	pop	r0
    3464:	8e 2d       	mov	r24, r14
    3466:	0e 94 b6 14 	call	0x296c	; 0x296c <rprintfu08>
	rprintf(" Motor Speed: ");
    346a:	00 d0       	rcall	.+0      	; 0x346c <print_frame+0x46>
    346c:	0f 92       	push	r0
    346e:	ed b7       	in	r30, 0x3d	; 61
    3470:	fe b7       	in	r31, 0x3e	; 62
    3472:	f1 82       	std	Z+1, r15	; 0x01
    3474:	8b e2       	ldi	r24, 0x2B	; 43
    3476:	92 e0       	ldi	r25, 0x02	; 2
    3478:	93 83       	std	Z+3, r25	; 0x03
    347a:	82 83       	std	Z+2, r24	; 0x02
    347c:	0e 94 67 16 	call	0x2cce	; 0x2cce <rprintf1RamRom>
	rprintfu16(frame.motor_speed);
    3480:	0f 90       	pop	r0
    3482:	0f 90       	pop	r0
    3484:	0f 90       	pop	r0
    3486:	c8 01       	movw	r24, r16
    3488:	0e 94 c1 14 	call	0x2982	; 0x2982 <rprintfu16>
	rprintf(" Distances: ");
    348c:	00 d0       	rcall	.+0      	; 0x348e <print_frame+0x68>
    348e:	0f 92       	push	r0
    3490:	ad b7       	in	r26, 0x3d	; 61
    3492:	be b7       	in	r27, 0x3e	; 62
    3494:	11 96       	adiw	r26, 0x01	; 1
    3496:	fc 92       	st	X, r15
    3498:	11 97       	sbiw	r26, 0x01	; 1
    349a:	8e e1       	ldi	r24, 0x1E	; 30
    349c:	92 e0       	ldi	r25, 0x02	; 2
    349e:	13 96       	adiw	r26, 0x03	; 3
    34a0:	9c 93       	st	X, r25
    34a2:	8e 93       	st	-X, r24
    34a4:	12 97       	sbiw	r26, 0x02	; 2
    34a6:	0e 94 67 16 	call	0x2cce	; 0x2cce <rprintf1RamRom>
	for(uint8_t ndx = 0; ndx < 4; ndx++){
		rprintf("%d ",frame.distance[ndx]);
    34aa:	00 d0       	rcall	.+0      	; 0x34ac <print_frame+0x86>
    34ac:	ed b7       	in	r30, 0x3d	; 61
    34ae:	fe b7       	in	r31, 0x3e	; 62
    34b0:	31 96       	adiw	r30, 0x01	; 1
    34b2:	ad b7       	in	r26, 0x3d	; 61
    34b4:	be b7       	in	r27, 0x3e	; 62
    34b6:	11 96       	adiw	r26, 0x01	; 1
    34b8:	fc 92       	st	X, r15
    34ba:	0a e1       	ldi	r16, 0x1A	; 26
    34bc:	12 e0       	ldi	r17, 0x02	; 2
    34be:	12 83       	std	Z+2, r17	; 0x02
    34c0:	01 83       	std	Z+1, r16	; 0x01
    34c2:	8c 89       	ldd	r24, Y+20	; 0x14
    34c4:	9d 89       	ldd	r25, Y+21	; 0x15
    34c6:	94 83       	std	Z+4, r25	; 0x04
    34c8:	83 83       	std	Z+3, r24	; 0x03
    34ca:	0e 94 67 16 	call	0x2cce	; 0x2cce <rprintf1RamRom>
    34ce:	ed b7       	in	r30, 0x3d	; 61
    34d0:	fe b7       	in	r31, 0x3e	; 62
    34d2:	31 96       	adiw	r30, 0x01	; 1
    34d4:	ad b7       	in	r26, 0x3d	; 61
    34d6:	be b7       	in	r27, 0x3e	; 62
    34d8:	11 96       	adiw	r26, 0x01	; 1
    34da:	fc 92       	st	X, r15
    34dc:	12 83       	std	Z+2, r17	; 0x02
    34de:	01 83       	std	Z+1, r16	; 0x01
    34e0:	8e 89       	ldd	r24, Y+22	; 0x16
    34e2:	9f 89       	ldd	r25, Y+23	; 0x17
    34e4:	94 83       	std	Z+4, r25	; 0x04
    34e6:	83 83       	std	Z+3, r24	; 0x03
    34e8:	0e 94 67 16 	call	0x2cce	; 0x2cce <rprintf1RamRom>
    34ec:	ed b7       	in	r30, 0x3d	; 61
    34ee:	fe b7       	in	r31, 0x3e	; 62
    34f0:	31 96       	adiw	r30, 0x01	; 1
    34f2:	ad b7       	in	r26, 0x3d	; 61
    34f4:	be b7       	in	r27, 0x3e	; 62
    34f6:	11 96       	adiw	r26, 0x01	; 1
    34f8:	fc 92       	st	X, r15
    34fa:	12 83       	std	Z+2, r17	; 0x02
    34fc:	01 83       	std	Z+1, r16	; 0x01
    34fe:	88 8d       	ldd	r24, Y+24	; 0x18
    3500:	99 8d       	ldd	r25, Y+25	; 0x19
    3502:	94 83       	std	Z+4, r25	; 0x04
    3504:	83 83       	std	Z+3, r24	; 0x03
    3506:	0e 94 67 16 	call	0x2cce	; 0x2cce <rprintf1RamRom>
    350a:	ed b7       	in	r30, 0x3d	; 61
    350c:	fe b7       	in	r31, 0x3e	; 62
    350e:	31 96       	adiw	r30, 0x01	; 1
    3510:	ad b7       	in	r26, 0x3d	; 61
    3512:	be b7       	in	r27, 0x3e	; 62
    3514:	11 96       	adiw	r26, 0x01	; 1
    3516:	fc 92       	st	X, r15
    3518:	12 83       	std	Z+2, r17	; 0x02
    351a:	01 83       	std	Z+1, r16	; 0x01
    351c:	8a 8d       	ldd	r24, Y+26	; 0x1a
    351e:	9b 8d       	ldd	r25, Y+27	; 0x1b
    3520:	94 83       	std	Z+4, r25	; 0x04
    3522:	83 83       	std	Z+3, r24	; 0x03
    3524:	0e 94 67 16 	call	0x2cce	; 0x2cce <rprintf1RamRom>
	}
	rprintfCRLF();
    3528:	0f 90       	pop	r0
    352a:	0f 90       	pop	r0
    352c:	0f 90       	pop	r0
    352e:	0f 90       	pop	r0
    3530:	0f 90       	pop	r0
    3532:	0e 94 a7 14 	call	0x294e	; 0x294e <rprintfCRLF>
}
    3536:	cf 91       	pop	r28
    3538:	df 91       	pop	r29
    353a:	1f 91       	pop	r17
    353c:	0f 91       	pop	r16
    353e:	ff 90       	pop	r15
    3540:	ef 90       	pop	r14
    3542:	08 95       	ret

00003544 <read_LDS>:
			lds_buffer_write_ndx = lds_buffer;
		}
	}
}

uint8_t read_LDS(){
    3544:	04 c0       	rjmp	.+8      	; 0x354e <read_LDS+0xa>
	while(lds_buffer_read_ndx == lds_buffer_write_ndx){ delay_us(10); };
    3546:	8a e0       	ldi	r24, 0x0A	; 10
    3548:	90 e0       	ldi	r25, 0x00	; 0
    354a:	0e 94 94 09 	call	0x1328	; 0x1328 <delay_us>
    354e:	e0 91 5c 05 	lds	r30, 0x055C
    3552:	f0 91 5d 05 	lds	r31, 0x055D
    3556:	80 91 5a 05 	lds	r24, 0x055A
    355a:	90 91 5b 05 	lds	r25, 0x055B
    355e:	e8 17       	cp	r30, r24
    3560:	f9 07       	cpc	r31, r25
    3562:	89 f3       	breq	.-30     	; 0x3546 <read_LDS+0x2>
	uint8_t data = *lds_buffer_read_ndx;
    3564:	21 91       	ld	r18, Z+
	lds_buffer_read_ndx++;
    3566:	f0 93 5d 05 	sts	0x055D, r31
    356a:	e0 93 5c 05 	sts	0x055C, r30
	if(lds_buffer_read_ndx >= (lds_buffer + BUFFER_SIZE)){ 
    356e:	e7 5d       	subi	r30, 0xD7	; 215
    3570:	f6 40       	sbci	r31, 0x06	; 6
    3572:	30 f0       	brcs	.+12     	; 0x3580 <read_LDS+0x3c>
		lds_buffer_read_ndx = lds_buffer;
    3574:	87 ed       	ldi	r24, 0xD7	; 215
    3576:	95 e0       	ldi	r25, 0x05	; 5
    3578:	90 93 5d 05 	sts	0x055D, r25
    357c:	80 93 5c 05 	sts	0x055C, r24
	}
	return data;
}
    3580:	82 2f       	mov	r24, r18
    3582:	08 95       	ret

00003584 <parse_frame>:
    uint16_t chk16 = (chk32 & 0x7FFF) + (chk32 >> 15);
    chk16 = chk16 & 0x7FFF;
    return (chk16 == checksum);
  }

uint8_t parse_frame(LDS_FRAME *frame){
    3584:	2f 92       	push	r2
    3586:	3f 92       	push	r3
    3588:	4f 92       	push	r4
    358a:	5f 92       	push	r5
    358c:	6f 92       	push	r6
    358e:	7f 92       	push	r7
    3590:	8f 92       	push	r8
    3592:	9f 92       	push	r9
    3594:	af 92       	push	r10
    3596:	bf 92       	push	r11
    3598:	cf 92       	push	r12
    359a:	df 92       	push	r13
    359c:	ef 92       	push	r14
    359e:	ff 92       	push	r15
    35a0:	0f 93       	push	r16
    35a2:	1f 93       	push	r17
    35a4:	df 93       	push	r29
    35a6:	cf 93       	push	r28
    35a8:	cd b7       	in	r28, 0x3d	; 61
    35aa:	de b7       	in	r29, 0x3e	; 62
    35ac:	6a 97       	sbiw	r28, 0x1a	; 26
    35ae:	0f b6       	in	r0, 0x3f	; 63
    35b0:	f8 94       	cli
    35b2:	de bf       	out	0x3e, r29	; 62
    35b4:	0f be       	out	0x3f, r0	; 63
    35b6:	cd bf       	out	0x3d, r28	; 61
    35b8:	2c 01       	movw	r4, r24
    // Array for use by the error checker
    uint16_t chk_data[10];

    // Read start byte
    uint8_t start_byte = read_LDS();
    35ba:	0e 94 a2 1a 	call	0x3544	; 0x3544 <read_LDS>
    // If the byte read in is not the start byte (0xFA), then this is not the beginning of a frame
    if(start_byte != 0xFA) return FALSE; 
    35be:	8a 3f       	cpi	r24, 0xFA	; 250
    35c0:	09 f0       	breq	.+2      	; 0x35c4 <parse_frame+0x40>
    35c2:	ac c0       	rjmp	.+344    	; 0x371c <parse_frame+0x198>

    // Read index
	frame->index = read_LDS();
    35c4:	0e 94 a2 1a 	call	0x3544	; 0x3544 <read_LDS>
    35c8:	28 2f       	mov	r18, r24
    35ca:	f2 01       	movw	r30, r4
    35cc:	80 83       	st	Z, r24
    // If the byte proceeding the start byte does not look like an index, then is is not the beginning of a frame
    if((frame->index < 0xA0)||(frame->index > 0xF9)) return FALSE;
    35ce:	80 5a       	subi	r24, 0xA0	; 160
    35d0:	8a 35       	cpi	r24, 0x5A	; 90
    35d2:	08 f0       	brcs	.+2      	; 0x35d6 <parse_frame+0x52>
    35d4:	a3 c0       	rjmp	.+326    	; 0x371c <parse_frame+0x198>

    // Add these bytes for the error checker
    chk_data[0] = (frame->index << 8) + start_byte;
    35d6:	92 2f       	mov	r25, r18
    35d8:	80 e0       	ldi	r24, 0x00	; 0
    35da:	86 50       	subi	r24, 0x06	; 6
    35dc:	9f 4f       	sbci	r25, 0xFF	; 255
    35de:	9e 83       	std	Y+6, r25	; 0x06
    35e0:	8d 83       	std	Y+5, r24	; 0x05
    //   MSB                                                               LSB
    //   15  14  13  12  11  10  9   8   7   6    5    4    3    2    1    0
    //   512 256 128 64  32  16  8   4   2   1 .  1/2  1/4  1/8  1/16 1/32 1/64
    //
	
	frame->motor_speed = ((uint16_t)read_LDS()) + ((uint16_t)read_LDS()<<8);
    35e2:	0e 94 a2 1a 	call	0x3544	; 0x3544 <read_LDS>
    35e6:	18 2f       	mov	r17, r24
    35e8:	0e 94 a2 1a 	call	0x3544	; 0x3544 <read_LDS>
    35ec:	38 2f       	mov	r19, r24
    35ee:	20 e0       	ldi	r18, 0x00	; 0
    35f0:	21 0f       	add	r18, r17
    35f2:	31 1d       	adc	r19, r1
    35f4:	f2 01       	movw	r30, r4
    35f6:	32 83       	std	Z+2, r19	; 0x02
    35f8:	21 83       	std	Z+1, r18	; 0x01
    // Add these bytes for the error checker
    chk_data[1] = frame->motor_speed;
    35fa:	38 87       	std	Y+8, r19	; 0x08
    35fc:	2f 83       	std	Y+7, r18	; 0x07
    35fe:	32 01       	movw	r6, r4
    3600:	09 e0       	ldi	r16, 0x09	; 9
    3602:	80 2e       	mov	r8, r16
    3604:	91 2c       	mov	r9, r1
    3606:	8c 0e       	add	r8, r28
    3608:	9d 1e       	adc	r9, r29
    360a:	62 01       	movw	r12, r4
				
    // Read distances, intensities, and flags
    for(uint8_t itr = 0; itr < 4; itr++) {
      // Read in the four distance and intensity bytes
      uint8_t di_bytes[4];
	  for(uint8_t d_ndx = 0; d_ndx < 4; d_ndx++){
    360c:	15 e0       	ldi	r17, 0x05	; 5
    360e:	21 2e       	mov	r2, r17
    3610:	31 2c       	mov	r3, r1
    3612:	2c 0e       	add	r2, r28
    3614:	3d 1e       	adc	r3, r29
    // Add these bytes for the error checker
    chk_data[1] = frame->motor_speed;
	
				
    // Read distances, intensities, and flags
    for(uint8_t itr = 0; itr < 4; itr++) {
    3616:	ae 01       	movw	r20, r28
    3618:	47 5e       	subi	r20, 0xE7	; 231
    361a:	5f 4f       	sbci	r21, 0xFF	; 255
    361c:	5a 8f       	std	Y+26, r21	; 0x1a
    361e:	49 8f       	std	Y+25, r20	; 0x19
    3620:	46 c0       	rjmp	.+140    	; 0x36ae <parse_frame+0x12a>
      // Read in the four distance and intensity bytes
      uint8_t di_bytes[4];
	  for(uint8_t d_ndx = 0; d_ndx < 4; d_ndx++){
	  	di_bytes[d_ndx] = read_LDS();
    3622:	0e 94 a2 1a 	call	0x3544	; 0x3544 <read_LDS>
    3626:	f8 01       	movw	r30, r16
    3628:	81 93       	st	Z+, r24
    362a:	8f 01       	movw	r16, r30
				
    // Read distances, intensities, and flags
    for(uint8_t itr = 0; itr < 4; itr++) {
      // Read in the four distance and intensity bytes
      uint8_t di_bytes[4];
	  for(uint8_t d_ndx = 0; d_ndx < 4; d_ndx++){
    362c:	e2 15       	cp	r30, r2
    362e:	f3 05       	cpc	r31, r3
    3630:	c1 f7       	brne	.-16     	; 0x3622 <parse_frame+0x9e>
	  	di_bytes[d_ndx] = read_LDS();
      }
      // The invalid and strength flags are the MSB and adjacent bit of the second (indexwise) distance byte
      frame->invalid[itr] = (uint8_t)(di_bytes[1] & 0x80);
    3632:	4a 81       	ldd	r20, Y+2	; 0x02
    3634:	94 2f       	mov	r25, r20
    3636:	90 78       	andi	r25, 0x80	; 128
    3638:	f3 01       	movw	r30, r6
    363a:	93 83       	std	Z+3, r25	; 0x03
      frame->strength_warning[itr] = (uint8_t)(di_bytes[1] & 0x40);
    363c:	84 2f       	mov	r24, r20
    363e:	80 74       	andi	r24, 0x40	; 64
    3640:	87 83       	std	Z+7, r24	; 0x07

      // Distance and intensity bytes are read in little endian, and therefore need to be switched and concatenated
      // The second distance byte (indexwise) is masked to eliminate the invalid and strength flags from the measurement
      if(frame->invalid[itr]){ // If this measurement is invalid, set it to zero
    3642:	99 23       	and	r25, r25
    3644:	21 f0       	breq	.+8      	; 0x364e <parse_frame+0xca>
		frame->distance[itr]  = 0;
    3646:	f6 01       	movw	r30, r12
    3648:	14 86       	std	Z+12, r1	; 0x0c
    364a:	13 86       	std	Z+11, r1	; 0x0b
    364c:	0c c0       	rjmp	.+24     	; 0x3666 <parse_frame+0xe2>
      }
      else{
		frame->distance[itr]  = ((di_bytes[1] & 0x3F) << 8) + di_bytes[0];
    364e:	84 2f       	mov	r24, r20
    3650:	90 e0       	ldi	r25, 0x00	; 0
    3652:	8f 73       	andi	r24, 0x3F	; 63
    3654:	90 70       	andi	r25, 0x00	; 0
    3656:	98 2f       	mov	r25, r24
    3658:	88 27       	eor	r24, r24
    365a:	29 81       	ldd	r18, Y+1	; 0x01
    365c:	82 0f       	add	r24, r18
    365e:	91 1d       	adc	r25, r1
    3660:	f6 01       	movw	r30, r12
    3662:	94 87       	std	Z+12, r25	; 0x0c
    3664:	83 87       	std	Z+11, r24	; 0x0b
      }

      frame->intensity[itr] = (di_bytes[3] << 8) + di_bytes[2];
    3666:	bc 80       	ldd	r11, Y+4	; 0x04
    3668:	aa 24       	eor	r10, r10
    366a:	8b 81       	ldd	r24, Y+3	; 0x03
    366c:	95 01       	movw	r18, r10
    366e:	28 0f       	add	r18, r24
    3670:	31 1d       	adc	r19, r1
    3672:	f6 01       	movw	r30, r12
    3674:	34 8b       	std	Z+20, r19	; 0x14
    3676:	23 8b       	std	Z+19, r18	; 0x13
      
      // Add these bytes for the error checker
      chk_data[2*itr + 2] = (di_bytes[1] << 8) + di_bytes[0];
    3678:	f4 2e       	mov	r15, r20
    367a:	ee 24       	eor	r14, r14
    367c:	89 81       	ldd	r24, Y+1	; 0x01
    367e:	a7 01       	movw	r20, r14
    3680:	48 0f       	add	r20, r24
    3682:	51 1d       	adc	r21, r1
    3684:	f4 01       	movw	r30, r8
    3686:	51 83       	std	Z+1, r21	; 0x01
    3688:	40 83       	st	Z, r20
      chk_data[2*itr + 3] = (di_bytes[3] << 8) + di_bytes[2];
    368a:	33 83       	std	Z+3, r19	; 0x03
    368c:	22 83       	std	Z+2, r18	; 0x02
    368e:	42 e0       	ldi	r20, 0x02	; 2
    3690:	50 e0       	ldi	r21, 0x00	; 0
    3692:	c4 0e       	add	r12, r20
    3694:	d5 1e       	adc	r13, r21
    3696:	84 e0       	ldi	r24, 0x04	; 4
    3698:	90 e0       	ldi	r25, 0x00	; 0
    369a:	88 0e       	add	r8, r24
    369c:	99 1e       	adc	r9, r25
    369e:	08 94       	sec
    36a0:	61 1c       	adc	r6, r1
    36a2:	71 1c       	adc	r7, r1
    // Add these bytes for the error checker
    chk_data[1] = frame->motor_speed;
	
				
    // Read distances, intensities, and flags
    for(uint8_t itr = 0; itr < 4; itr++) {
    36a4:	e9 8d       	ldd	r30, Y+25	; 0x19
    36a6:	fa 8d       	ldd	r31, Y+26	; 0x1a
    36a8:	8e 16       	cp	r8, r30
    36aa:	9f 06       	cpc	r9, r31
    36ac:	21 f0       	breq	.+8      	; 0x36b6 <parse_frame+0x132>
    36ae:	8e 01       	movw	r16, r28
    36b0:	0f 5f       	subi	r16, 0xFF	; 255
    36b2:	1f 4f       	sbci	r17, 0xFF	; 255
    36b4:	b6 cf       	rjmp	.-148    	; 0x3622 <parse_frame+0x9e>
      chk_data[2*itr + 3] = (di_bytes[3] << 8) + di_bytes[2];
    }

    // Read checksum
    // Checksum is given in little endian, but because it is read into a uint16_t, it is ordered correctly
	frame->checksum = (((uint16_t)read_LDS())) + (((uint16_t)read_LDS())<<8);
    36b6:	0e 94 a2 1a 	call	0x3544	; 0x3544 <read_LDS>
    36ba:	18 2f       	mov	r17, r24
    36bc:	0e 94 a2 1a 	call	0x3544	; 0x3544 <read_LDS>
    36c0:	38 2f       	mov	r19, r24
    36c2:	20 e0       	ldi	r18, 0x00	; 0
    36c4:	b9 01       	movw	r22, r18
    36c6:	61 0f       	add	r22, r17
    36c8:	71 1d       	adc	r23, r1
    36ca:	f2 01       	movw	r30, r4
    36cc:	74 8f       	std	Z+28, r23	; 0x1c
    36ce:	63 8f       	std	Z+27, r22	; 0x1b
    36d0:	f1 01       	movw	r30, r2
    36d2:	20 e0       	ldi	r18, 0x00	; 0
    36d4:	30 e0       	ldi	r19, 0x00	; 0
    36d6:	40 e0       	ldi	r20, 0x00	; 0
    36d8:	50 e0       	ldi	r21, 0x00	; 0
}

uint8_t error_checker(const uint16_t chk_data[], uint16_t checksum){
    uint32_t chk32 = 0;
    for(uint8_t ndx = 0; ndx < 10; ndx++){
      chk32 = (chk32 << 1) + chk_data[ndx];
    36da:	22 0f       	add	r18, r18
    36dc:	33 1f       	adc	r19, r19
    36de:	44 1f       	adc	r20, r20
    36e0:	55 1f       	adc	r21, r21
    36e2:	81 91       	ld	r24, Z+
    36e4:	91 91       	ld	r25, Z+
    36e6:	a0 e0       	ldi	r26, 0x00	; 0
    36e8:	b0 e0       	ldi	r27, 0x00	; 0
    36ea:	28 0f       	add	r18, r24
    36ec:	39 1f       	adc	r19, r25
    36ee:	4a 1f       	adc	r20, r26
    36f0:	5b 1f       	adc	r21, r27
	return data;
}

uint8_t error_checker(const uint16_t chk_data[], uint16_t checksum){
    uint32_t chk32 = 0;
    for(uint8_t ndx = 0; ndx < 10; ndx++){
    36f2:	e8 15       	cp	r30, r8
    36f4:	f9 05       	cpc	r31, r9
    36f6:	89 f7       	brne	.-30     	; 0x36da <parse_frame+0x156>
      chk32 = (chk32 << 1) + chk_data[ndx];
    }
    uint16_t chk16 = (chk32 & 0x7FFF) + (chk32 >> 15);
    36f8:	c9 01       	movw	r24, r18
    36fa:	9f 77       	andi	r25, 0x7F	; 127
    36fc:	ef e0       	ldi	r30, 0x0F	; 15
    36fe:	56 95       	lsr	r21
    3700:	47 95       	ror	r20
    3702:	37 95       	ror	r19
    3704:	27 95       	ror	r18
    3706:	ea 95       	dec	r30
    3708:	d1 f7       	brne	.-12     	; 0x36fe <parse_frame+0x17a>
    370a:	82 0f       	add	r24, r18
    370c:	93 1f       	adc	r25, r19
    chk16 = chk16 & 0x7FFF;
    return (chk16 == checksum);
    370e:	20 e0       	ldi	r18, 0x00	; 0
    3710:	9f 77       	andi	r25, 0x7F	; 127
    3712:	86 17       	cp	r24, r22
    3714:	97 07       	cpc	r25, r23
    3716:	19 f4       	brne	.+6      	; 0x371e <parse_frame+0x19a>
    3718:	21 e0       	ldi	r18, 0x01	; 1
    371a:	01 c0       	rjmp	.+2      	; 0x371e <parse_frame+0x19a>

    // Read checksum
    // Checksum is given in little endian, but because it is read into a uint16_t, it is ordered correctly
	frame->checksum = (((uint16_t)read_LDS())) + (((uint16_t)read_LDS())<<8);
    
    return error_checker(chk_data, frame->checksum);
    371c:	20 e0       	ldi	r18, 0x00	; 0
}  
    371e:	82 2f       	mov	r24, r18
    3720:	6a 96       	adiw	r28, 0x1a	; 26
    3722:	0f b6       	in	r0, 0x3f	; 63
    3724:	f8 94       	cli
    3726:	de bf       	out	0x3e, r29	; 62
    3728:	0f be       	out	0x3f, r0	; 63
    372a:	cd bf       	out	0x3d, r28	; 61
    372c:	cf 91       	pop	r28
    372e:	df 91       	pop	r29
    3730:	1f 91       	pop	r17
    3732:	0f 91       	pop	r16
    3734:	ff 90       	pop	r15
    3736:	ef 90       	pop	r14
    3738:	df 90       	pop	r13
    373a:	cf 90       	pop	r12
    373c:	bf 90       	pop	r11
    373e:	af 90       	pop	r10
    3740:	9f 90       	pop	r9
    3742:	8f 90       	pop	r8
    3744:	7f 90       	pop	r7
    3746:	6f 90       	pop	r6
    3748:	5f 90       	pop	r5
    374a:	4f 90       	pop	r4
    374c:	3f 90       	pop	r3
    374e:	2f 90       	pop	r2
    3750:	08 95       	ret

00003752 <grab_frames>:
		rprintf("%d ",frame.distance[ndx]);
	}
	rprintfCRLF();
}

void grab_frames(const LDS_FRAME *frame, LDS_FRAME ldsf[]){
    3752:	af 92       	push	r10
    3754:	bf 92       	push	r11
    3756:	cf 92       	push	r12
    3758:	df 92       	push	r13
    375a:	ef 92       	push	r14
    375c:	ff 92       	push	r15
    375e:	1f 93       	push	r17
    3760:	df 93       	push	r29
    3762:	cf 93       	push	r28
    3764:	cd b7       	in	r28, 0x3d	; 61
    3766:	de b7       	in	r29, 0x3e	; 62
    3768:	6d 97       	sbiw	r28, 0x1d	; 29
    376a:	0f b6       	in	r0, 0x3f	; 63
    376c:	f8 94       	cli
    376e:	de bf       	out	0x3e, r29	; 62
    3770:	0f be       	out	0x3f, r0	; 63
    3772:	cd bf       	out	0x3d, r28	; 61
    3774:	7b 01       	movw	r14, r22
	LDS_FRAME t_frame;
	uint8_t f_ndx = 1;
	ldsf[0] = *frame;
    3776:	db 01       	movw	r26, r22
    3778:	fc 01       	movw	r30, r24
    377a:	8d e1       	ldi	r24, 0x1D	; 29
    377c:	01 90       	ld	r0, Z+
    377e:	0d 92       	st	X+, r0
    3780:	81 50       	subi	r24, 0x01	; 1
    3782:	e1 f7       	brne	.-8      	; 0x377c <grab_frames+0x2a>
    3784:	11 e0       	ldi	r17, 0x01	; 1

	while(f_ndx < 90){
		if(parse_frame(&t_frame)){
    3786:	6e 01       	movw	r12, r28
    3788:	08 94       	sec
    378a:	c1 1c       	adc	r12, r1
    378c:	d1 1c       	adc	r13, r1
			ldsf[f_ndx] = t_frame;
    378e:	8d e1       	ldi	r24, 0x1D	; 29
    3790:	a8 2e       	mov	r10, r24
    3792:	b1 2c       	mov	r11, r1
	LDS_FRAME t_frame;
	uint8_t f_ndx = 1;
	ldsf[0] = *frame;

	while(f_ndx < 90){
		if(parse_frame(&t_frame)){
    3794:	c6 01       	movw	r24, r12
    3796:	0e 94 c2 1a 	call	0x3584	; 0x3584 <parse_frame>
    379a:	88 23       	and	r24, r24
    379c:	d9 f3       	breq	.-10     	; 0x3794 <grab_frames+0x42>
			ldsf[f_ndx] = t_frame;
    379e:	81 2f       	mov	r24, r17
    37a0:	90 e0       	ldi	r25, 0x00	; 0
    37a2:	8a 9d       	mul	r24, r10
    37a4:	f0 01       	movw	r30, r0
    37a6:	8b 9d       	mul	r24, r11
    37a8:	f0 0d       	add	r31, r0
    37aa:	9a 9d       	mul	r25, r10
    37ac:	f0 0d       	add	r31, r0
    37ae:	11 24       	eor	r1, r1
    37b0:	ee 0d       	add	r30, r14
    37b2:	ff 1d       	adc	r31, r15
    37b4:	d6 01       	movw	r26, r12
    37b6:	8d e1       	ldi	r24, 0x1D	; 29
    37b8:	0d 90       	ld	r0, X+
    37ba:	01 92       	st	Z+, r0
    37bc:	81 50       	subi	r24, 0x01	; 1
    37be:	e1 f7       	brne	.-8      	; 0x37b8 <grab_frames+0x66>
			f_ndx++;
    37c0:	1f 5f       	subi	r17, 0xFF	; 255
void grab_frames(const LDS_FRAME *frame, LDS_FRAME ldsf[]){
	LDS_FRAME t_frame;
	uint8_t f_ndx = 1;
	ldsf[0] = *frame;

	while(f_ndx < 90){
    37c2:	1a 35       	cpi	r17, 0x5A	; 90
    37c4:	38 f3       	brcs	.-50     	; 0x3794 <grab_frames+0x42>
		if(parse_frame(&t_frame)){
			ldsf[f_ndx] = t_frame;
			f_ndx++;
		}
	}
}
    37c6:	6d 96       	adiw	r28, 0x1d	; 29
    37c8:	0f b6       	in	r0, 0x3f	; 63
    37ca:	f8 94       	cli
    37cc:	de bf       	out	0x3e, r29	; 62
    37ce:	0f be       	out	0x3f, r0	; 63
    37d0:	cd bf       	out	0x3d, r28	; 61
    37d2:	cf 91       	pop	r28
    37d4:	df 91       	pop	r29
    37d6:	1f 91       	pop	r17
    37d8:	ff 90       	pop	r15
    37da:	ef 90       	pop	r14
    37dc:	df 90       	pop	r13
    37de:	cf 90       	pop	r12
    37e0:	bf 90       	pop	r11
    37e2:	af 90       	pop	r10
    37e4:	08 95       	ret

000037e6 <get_range_scan>:
		ranges[r_ndx + 2] = (ldsf[f_ndx].distance[2]);
		ranges[r_ndx + 3] = (ldsf[f_ndx].distance[3]);
	}
}

void get_range_scan(uint16_t ranges[]){
    37e6:	cf 92       	push	r12
    37e8:	df 92       	push	r13
    37ea:	ef 92       	push	r14
    37ec:	ff 92       	push	r15
    37ee:	0f 93       	push	r16
    37f0:	1f 93       	push	r17
    37f2:	df 93       	push	r29
    37f4:	cf 93       	push	r28
    37f6:	cd b7       	in	r28, 0x3d	; 61
    37f8:	de b7       	in	r29, 0x3e	; 62
    37fa:	cf 54       	subi	r28, 0x4F	; 79
    37fc:	da 40       	sbci	r29, 0x0A	; 10
    37fe:	0f b6       	in	r0, 0x3f	; 63
    3800:	f8 94       	cli
    3802:	de bf       	out	0x3e, r29	; 62
    3804:	0f be       	out	0x3f, r0	; 63
    3806:	cd bf       	out	0x3d, r28	; 61
    3808:	6c 01       	movw	r12, r24
	uint8_t first_frame = UNSET;
	LDS_FRAME frame;
	LDS_FRAME ldsf[90];
	// Grab frames
	while(!first_frame){
		if(parse_frame(&frame)){
    380a:	7e 01       	movw	r14, r28
    380c:	08 94       	sec
    380e:	e1 1c       	adc	r14, r1
    3810:	f1 1c       	adc	r15, r1
    3812:	c7 01       	movw	r24, r14
    3814:	0e 94 c2 1a 	call	0x3584	; 0x3584 <parse_frame>
    3818:	88 23       	and	r24, r24
    381a:	d9 f3       	breq	.-10     	; 0x3812 <get_range_scan+0x2c>
			//rprintf("Got frame.\n");
			// If you get the first frame, start reading into the frame buffer
			if(frame.index == 0xA0){
    381c:	89 81       	ldd	r24, Y+1	; 0x01
    381e:	80 3a       	cpi	r24, 0xA0	; 160
    3820:	c1 f7       	brne	.-16     	; 0x3812 <get_range_scan+0x2c>
				first_frame = SET;
				grab_frames(&frame,ldsf);
    3822:	8e 01       	movw	r16, r28
    3824:	02 5e       	subi	r16, 0xE2	; 226
    3826:	1f 4f       	sbci	r17, 0xFF	; 255
    3828:	c7 01       	movw	r24, r14
    382a:	b8 01       	movw	r22, r16
    382c:	0e 94 a9 1b 	call	0x3752	; 0x3752 <grab_frames>
				//rprintf("Frames grabbed.\n");
				// Convert frames into distances
				conv_FrametoDist(ldsf,ranges);
    3830:	c8 01       	movw	r24, r16
    3832:	b6 01       	movw	r22, r12
    3834:	0e 94 da 19 	call	0x33b4	; 0x33b4 <conv_FrametoDist>
				rprintf("\nScan end\n\n");
				*/
			}
		}
	}
}
    3838:	c1 5b       	subi	r28, 0xB1	; 177
    383a:	d5 4f       	sbci	r29, 0xF5	; 245
    383c:	0f b6       	in	r0, 0x3f	; 63
    383e:	f8 94       	cli
    3840:	de bf       	out	0x3e, r29	; 62
    3842:	0f be       	out	0x3f, r0	; 63
    3844:	cd bf       	out	0x3d, r28	; 61
    3846:	cf 91       	pop	r28
    3848:	df 91       	pop	r29
    384a:	1f 91       	pop	r17
    384c:	0f 91       	pop	r16
    384e:	ff 90       	pop	r15
    3850:	ef 90       	pop	r14
    3852:	df 90       	pop	r13
    3854:	cf 90       	pop	r12
    3856:	08 95       	ret

00003858 <bufferInit>:
// global variables

// initialization

void bufferInit(cBuffer* buffer, unsigned char *start, unsigned short size)
{
    3858:	fc 01       	movw	r30, r24
	// begin critical section
	CRITICAL_SECTION_START;
    385a:	8f b7       	in	r24, 0x3f	; 63
    385c:	f8 94       	cli
	// set start pointer of the buffer
	buffer->dataptr = start;
    385e:	71 83       	std	Z+1, r23	; 0x01
    3860:	60 83       	st	Z, r22
	buffer->size = size;
    3862:	53 83       	std	Z+3, r21	; 0x03
    3864:	42 83       	std	Z+2, r20	; 0x02
	// initialize index and length
	buffer->dataindex = 0;
    3866:	17 82       	std	Z+7, r1	; 0x07
    3868:	16 82       	std	Z+6, r1	; 0x06
	buffer->datalength = 0;
    386a:	15 82       	std	Z+5, r1	; 0x05
    386c:	14 82       	std	Z+4, r1	; 0x04
	// end critical section
	CRITICAL_SECTION_END;
    386e:	8f bf       	out	0x3f, r24	; 63
}
    3870:	08 95       	ret

00003872 <bufferGetFromFront>:

// access routines
unsigned char  bufferGetFromFront(cBuffer* buffer)
{
    3872:	dc 01       	movw	r26, r24
	unsigned char data = 0;
	// begin critical section
	CRITICAL_SECTION_START;
    3874:	4f b7       	in	r20, 0x3f	; 63
    3876:	f8 94       	cli
	// check to see if there's data in the buffer
	if(buffer->datalength)
    3878:	14 96       	adiw	r26, 0x04	; 4
    387a:	8d 91       	ld	r24, X+
    387c:	9c 91       	ld	r25, X
    387e:	15 97       	sbiw	r26, 0x05	; 5
    3880:	89 2b       	or	r24, r25
    3882:	11 f4       	brne	.+4      	; 0x3888 <bufferGetFromFront+0x16>
    3884:	e0 e0       	ldi	r30, 0x00	; 0
    3886:	25 c0       	rjmp	.+74     	; 0x38d2 <bufferGetFromFront+0x60>
	{
		// get the first character from buffer
		data = buffer->dataptr[buffer->dataindex];
    3888:	16 96       	adiw	r26, 0x06	; 6
    388a:	8d 91       	ld	r24, X+
    388c:	9c 91       	ld	r25, X
    388e:	17 97       	sbiw	r26, 0x07	; 7
    3890:	ed 91       	ld	r30, X+
    3892:	fc 91       	ld	r31, X
    3894:	11 97       	sbiw	r26, 0x01	; 1
    3896:	e8 0f       	add	r30, r24
    3898:	f9 1f       	adc	r31, r25
    389a:	e0 81       	ld	r30, Z
		// move index down and decrement length
		buffer->dataindex++;
    389c:	01 96       	adiw	r24, 0x01	; 1
    389e:	17 96       	adiw	r26, 0x07	; 7
    38a0:	9c 93       	st	X, r25
    38a2:	8e 93       	st	-X, r24
    38a4:	16 97       	sbiw	r26, 0x06	; 6
		if(buffer->dataindex >= buffer->size)
    38a6:	12 96       	adiw	r26, 0x02	; 2
    38a8:	2d 91       	ld	r18, X+
    38aa:	3c 91       	ld	r19, X
    38ac:	13 97       	sbiw	r26, 0x03	; 3
    38ae:	82 17       	cp	r24, r18
    38b0:	93 07       	cpc	r25, r19
    38b2:	30 f0       	brcs	.+12     	; 0x38c0 <bufferGetFromFront+0x4e>
		{
			buffer->dataindex -= buffer->size;
    38b4:	82 1b       	sub	r24, r18
    38b6:	93 0b       	sbc	r25, r19
    38b8:	17 96       	adiw	r26, 0x07	; 7
    38ba:	9c 93       	st	X, r25
    38bc:	8e 93       	st	-X, r24
    38be:	16 97       	sbiw	r26, 0x06	; 6
		}
		buffer->datalength--;
    38c0:	14 96       	adiw	r26, 0x04	; 4
    38c2:	8d 91       	ld	r24, X+
    38c4:	9c 91       	ld	r25, X
    38c6:	15 97       	sbiw	r26, 0x05	; 5
    38c8:	01 97       	sbiw	r24, 0x01	; 1
    38ca:	15 96       	adiw	r26, 0x05	; 5
    38cc:	9c 93       	st	X, r25
    38ce:	8e 93       	st	-X, r24
    38d0:	14 97       	sbiw	r26, 0x04	; 4
	}
	// end critical section
	CRITICAL_SECTION_END;
    38d2:	4f bf       	out	0x3f, r20	; 63
	// return
	return data;
}
    38d4:	8e 2f       	mov	r24, r30
    38d6:	08 95       	ret

000038d8 <bufferDumpFromFront>:

void bufferDumpFromFront(cBuffer* buffer, unsigned short numbytes)
{
    38d8:	fc 01       	movw	r30, r24
	// begin critical section
	CRITICAL_SECTION_START;
    38da:	4f b7       	in	r20, 0x3f	; 63
    38dc:	f8 94       	cli
	// dump numbytes from the front of the buffer
	// are we dumping less than the entire buffer?
	if(numbytes < buffer->datalength)
    38de:	84 81       	ldd	r24, Z+4	; 0x04
    38e0:	95 81       	ldd	r25, Z+5	; 0x05
    38e2:	68 17       	cp	r22, r24
    38e4:	79 07       	cpc	r23, r25
    38e6:	b0 f4       	brcc	.+44     	; 0x3914 <bufferDumpFromFront+0x3c>
	{
		// move index down by numbytes and decrement length by numbytes
		buffer->dataindex += numbytes;
    38e8:	86 81       	ldd	r24, Z+6	; 0x06
    38ea:	97 81       	ldd	r25, Z+7	; 0x07
    38ec:	86 0f       	add	r24, r22
    38ee:	97 1f       	adc	r25, r23
    38f0:	97 83       	std	Z+7, r25	; 0x07
    38f2:	86 83       	std	Z+6, r24	; 0x06
		if(buffer->dataindex >= buffer->size)
    38f4:	22 81       	ldd	r18, Z+2	; 0x02
    38f6:	33 81       	ldd	r19, Z+3	; 0x03
    38f8:	82 17       	cp	r24, r18
    38fa:	93 07       	cpc	r25, r19
    38fc:	20 f0       	brcs	.+8      	; 0x3906 <bufferDumpFromFront+0x2e>
		{
			buffer->dataindex -= buffer->size;
    38fe:	82 1b       	sub	r24, r18
    3900:	93 0b       	sbc	r25, r19
    3902:	97 83       	std	Z+7, r25	; 0x07
    3904:	86 83       	std	Z+6, r24	; 0x06
		}
		buffer->datalength -= numbytes;
    3906:	84 81       	ldd	r24, Z+4	; 0x04
    3908:	95 81       	ldd	r25, Z+5	; 0x05
    390a:	86 1b       	sub	r24, r22
    390c:	97 0b       	sbc	r25, r23
    390e:	95 83       	std	Z+5, r25	; 0x05
    3910:	84 83       	std	Z+4, r24	; 0x04
    3912:	02 c0       	rjmp	.+4      	; 0x3918 <bufferDumpFromFront+0x40>
	}
	else
	{
		// flush the whole buffer
		buffer->datalength = 0;
    3914:	15 82       	std	Z+5, r1	; 0x05
    3916:	14 82       	std	Z+4, r1	; 0x04
	}
	// end critical section
	CRITICAL_SECTION_END;
    3918:	4f bf       	out	0x3f, r20	; 63
}
    391a:	08 95       	ret

0000391c <bufferGetAtIndex>:

unsigned char bufferGetAtIndex(cBuffer* buffer, unsigned short index)
{
    391c:	fc 01       	movw	r30, r24
    391e:	cb 01       	movw	r24, r22
	// begin critical section
	CRITICAL_SECTION_START;
    3920:	2f b7       	in	r18, 0x3f	; 63
    3922:	f8 94       	cli
	// return character at index in buffer
	unsigned char data = buffer->dataptr[(buffer->dataindex+index)%(buffer->size)];
	// end critical section
	CRITICAL_SECTION_END;
    3924:	2f bf       	out	0x3f, r18	; 63
    3926:	26 81       	ldd	r18, Z+6	; 0x06
    3928:	37 81       	ldd	r19, Z+7	; 0x07
    392a:	62 81       	ldd	r22, Z+2	; 0x02
    392c:	73 81       	ldd	r23, Z+3	; 0x03
    392e:	82 0f       	add	r24, r18
    3930:	93 1f       	adc	r25, r19
    3932:	0e 94 b4 20 	call	0x4168	; 0x4168 <__udivmodhi4>
    3936:	01 90       	ld	r0, Z+
    3938:	f0 81       	ld	r31, Z
    393a:	e0 2d       	mov	r30, r0
    393c:	e8 0f       	add	r30, r24
    393e:	f9 1f       	adc	r31, r25
	return data;
}
    3940:	80 81       	ld	r24, Z
    3942:	08 95       	ret

00003944 <bufferAddToEnd>:

unsigned char bufferAddToEnd(cBuffer* buffer, unsigned char data)
{
    3944:	1f 93       	push	r17
    3946:	cf 93       	push	r28
    3948:	df 93       	push	r29
    394a:	ec 01       	movw	r28, r24
    394c:	16 2f       	mov	r17, r22
	// begin critical section
	CRITICAL_SECTION_START;
    394e:	4f b7       	in	r20, 0x3f	; 63
    3950:	f8 94       	cli
	// make sure the buffer has room
	if(buffer->datalength < buffer->size)
    3952:	2c 81       	ldd	r18, Y+4	; 0x04
    3954:	3d 81       	ldd	r19, Y+5	; 0x05
    3956:	6a 81       	ldd	r22, Y+2	; 0x02
    3958:	7b 81       	ldd	r23, Y+3	; 0x03
    395a:	26 17       	cp	r18, r22
    395c:	37 07       	cpc	r19, r23
    395e:	98 f4       	brcc	.+38     	; 0x3986 <bufferAddToEnd+0x42>
	{
		// save data byte at end of buffer
		buffer->dataptr[(buffer->dataindex + buffer->datalength) % buffer->size] = data;
    3960:	8e 81       	ldd	r24, Y+6	; 0x06
    3962:	9f 81       	ldd	r25, Y+7	; 0x07
    3964:	82 0f       	add	r24, r18
    3966:	93 1f       	adc	r25, r19
    3968:	0e 94 b4 20 	call	0x4168	; 0x4168 <__udivmodhi4>
    396c:	e8 81       	ld	r30, Y
    396e:	f9 81       	ldd	r31, Y+1	; 0x01
    3970:	e8 0f       	add	r30, r24
    3972:	f9 1f       	adc	r31, r25
    3974:	10 83       	st	Z, r17
		// increment the length
		buffer->datalength++;
    3976:	8c 81       	ldd	r24, Y+4	; 0x04
    3978:	9d 81       	ldd	r25, Y+5	; 0x05
    397a:	01 96       	adiw	r24, 0x01	; 1
    397c:	9d 83       	std	Y+5, r25	; 0x05
    397e:	8c 83       	std	Y+4, r24	; 0x04
		// end critical section
		CRITICAL_SECTION_END;
    3980:	4f bf       	out	0x3f, r20	; 63
    3982:	8f ef       	ldi	r24, 0xFF	; 255
    3984:	02 c0       	rjmp	.+4      	; 0x398a <bufferAddToEnd+0x46>
		// return success
		return -1;
	}
	// end critical section
	CRITICAL_SECTION_END;
    3986:	4f bf       	out	0x3f, r20	; 63
    3988:	80 e0       	ldi	r24, 0x00	; 0
	// return failure
	return 0;
}
    398a:	df 91       	pop	r29
    398c:	cf 91       	pop	r28
    398e:	1f 91       	pop	r17
    3990:	08 95       	ret

00003992 <bufferIsNotFull>:

unsigned short bufferIsNotFull(cBuffer* buffer)
{
    3992:	fc 01       	movw	r30, r24
	// begin critical section
	CRITICAL_SECTION_START;
    3994:	8f b7       	in	r24, 0x3f	; 63
    3996:	f8 94       	cli
	// check to see if the buffer has room
	// return true if there is room
	unsigned short bytesleft = (buffer->size - buffer->datalength);
	// end critical section
	CRITICAL_SECTION_END;
    3998:	8f bf       	out	0x3f, r24	; 63
    399a:	22 81       	ldd	r18, Z+2	; 0x02
    399c:	33 81       	ldd	r19, Z+3	; 0x03
    399e:	84 81       	ldd	r24, Z+4	; 0x04
    39a0:	95 81       	ldd	r25, Z+5	; 0x05
    39a2:	28 1b       	sub	r18, r24
    39a4:	39 0b       	sbc	r19, r25
	return bytesleft;
}
    39a6:	c9 01       	movw	r24, r18
    39a8:	08 95       	ret

000039aa <bufferFlush>:

void bufferFlush(cBuffer* buffer)
{
    39aa:	fc 01       	movw	r30, r24
	// begin critical section
	CRITICAL_SECTION_START;
    39ac:	8f b7       	in	r24, 0x3f	; 63
    39ae:	f8 94       	cli
	// flush contents of the buffer
	buffer->datalength = 0;
    39b0:	15 82       	std	Z+5, r1	; 0x05
    39b2:	14 82       	std	Z+4, r1	; 0x04
	// end critical section
	CRITICAL_SECTION_END;
    39b4:	8f bf       	out	0x3f, r24	; 63
}
    39b6:	08 95       	ret

000039b8 <exit>:
    39b8:	f8 94       	cli
    39ba:	0c 94 18 21 	jmp	0x4230	; 0x4230 <_exit>

000039be <__subsf3>:
    39be:	50 58       	subi	r21, 0x80	; 128

000039c0 <__addsf3>:
    39c0:	bb 27       	eor	r27, r27
    39c2:	aa 27       	eor	r26, r26
    39c4:	0e d0       	rcall	.+28     	; 0x39e2 <__addsf3x>
    39c6:	70 c1       	rjmp	.+736    	; 0x3ca8 <__fp_round>
    39c8:	61 d1       	rcall	.+706    	; 0x3c8c <__fp_pscA>
    39ca:	30 f0       	brcs	.+12     	; 0x39d8 <__addsf3+0x18>
    39cc:	66 d1       	rcall	.+716    	; 0x3c9a <__fp_pscB>
    39ce:	20 f0       	brcs	.+8      	; 0x39d8 <__addsf3+0x18>
    39d0:	31 f4       	brne	.+12     	; 0x39de <__addsf3+0x1e>
    39d2:	9f 3f       	cpi	r25, 0xFF	; 255
    39d4:	11 f4       	brne	.+4      	; 0x39da <__addsf3+0x1a>
    39d6:	1e f4       	brtc	.+6      	; 0x39de <__addsf3+0x1e>
    39d8:	56 c1       	rjmp	.+684    	; 0x3c86 <__fp_nan>
    39da:	0e f4       	brtc	.+2      	; 0x39de <__addsf3+0x1e>
    39dc:	e0 95       	com	r30
    39de:	e7 fb       	bst	r30, 7
    39e0:	4c c1       	rjmp	.+664    	; 0x3c7a <__fp_inf>

000039e2 <__addsf3x>:
    39e2:	e9 2f       	mov	r30, r25
    39e4:	72 d1       	rcall	.+740    	; 0x3cca <__fp_split3>
    39e6:	80 f3       	brcs	.-32     	; 0x39c8 <__addsf3+0x8>
    39e8:	ba 17       	cp	r27, r26
    39ea:	62 07       	cpc	r22, r18
    39ec:	73 07       	cpc	r23, r19
    39ee:	84 07       	cpc	r24, r20
    39f0:	95 07       	cpc	r25, r21
    39f2:	18 f0       	brcs	.+6      	; 0x39fa <__addsf3x+0x18>
    39f4:	71 f4       	brne	.+28     	; 0x3a12 <__addsf3x+0x30>
    39f6:	9e f5       	brtc	.+102    	; 0x3a5e <__addsf3x+0x7c>
    39f8:	8a c1       	rjmp	.+788    	; 0x3d0e <__fp_zero>
    39fa:	0e f4       	brtc	.+2      	; 0x39fe <__addsf3x+0x1c>
    39fc:	e0 95       	com	r30
    39fe:	0b 2e       	mov	r0, r27
    3a00:	ba 2f       	mov	r27, r26
    3a02:	a0 2d       	mov	r26, r0
    3a04:	0b 01       	movw	r0, r22
    3a06:	b9 01       	movw	r22, r18
    3a08:	90 01       	movw	r18, r0
    3a0a:	0c 01       	movw	r0, r24
    3a0c:	ca 01       	movw	r24, r20
    3a0e:	a0 01       	movw	r20, r0
    3a10:	11 24       	eor	r1, r1
    3a12:	ff 27       	eor	r31, r31
    3a14:	59 1b       	sub	r21, r25
    3a16:	99 f0       	breq	.+38     	; 0x3a3e <__addsf3x+0x5c>
    3a18:	59 3f       	cpi	r21, 0xF9	; 249
    3a1a:	50 f4       	brcc	.+20     	; 0x3a30 <__addsf3x+0x4e>
    3a1c:	50 3e       	cpi	r21, 0xE0	; 224
    3a1e:	68 f1       	brcs	.+90     	; 0x3a7a <__addsf3x+0x98>
    3a20:	1a 16       	cp	r1, r26
    3a22:	f0 40       	sbci	r31, 0x00	; 0
    3a24:	a2 2f       	mov	r26, r18
    3a26:	23 2f       	mov	r18, r19
    3a28:	34 2f       	mov	r19, r20
    3a2a:	44 27       	eor	r20, r20
    3a2c:	58 5f       	subi	r21, 0xF8	; 248
    3a2e:	f3 cf       	rjmp	.-26     	; 0x3a16 <__addsf3x+0x34>
    3a30:	46 95       	lsr	r20
    3a32:	37 95       	ror	r19
    3a34:	27 95       	ror	r18
    3a36:	a7 95       	ror	r26
    3a38:	f0 40       	sbci	r31, 0x00	; 0
    3a3a:	53 95       	inc	r21
    3a3c:	c9 f7       	brne	.-14     	; 0x3a30 <__addsf3x+0x4e>
    3a3e:	7e f4       	brtc	.+30     	; 0x3a5e <__addsf3x+0x7c>
    3a40:	1f 16       	cp	r1, r31
    3a42:	ba 0b       	sbc	r27, r26
    3a44:	62 0b       	sbc	r22, r18
    3a46:	73 0b       	sbc	r23, r19
    3a48:	84 0b       	sbc	r24, r20
    3a4a:	ba f0       	brmi	.+46     	; 0x3a7a <__addsf3x+0x98>
    3a4c:	91 50       	subi	r25, 0x01	; 1
    3a4e:	a1 f0       	breq	.+40     	; 0x3a78 <__addsf3x+0x96>
    3a50:	ff 0f       	add	r31, r31
    3a52:	bb 1f       	adc	r27, r27
    3a54:	66 1f       	adc	r22, r22
    3a56:	77 1f       	adc	r23, r23
    3a58:	88 1f       	adc	r24, r24
    3a5a:	c2 f7       	brpl	.-16     	; 0x3a4c <__addsf3x+0x6a>
    3a5c:	0e c0       	rjmp	.+28     	; 0x3a7a <__addsf3x+0x98>
    3a5e:	ba 0f       	add	r27, r26
    3a60:	62 1f       	adc	r22, r18
    3a62:	73 1f       	adc	r23, r19
    3a64:	84 1f       	adc	r24, r20
    3a66:	48 f4       	brcc	.+18     	; 0x3a7a <__addsf3x+0x98>
    3a68:	87 95       	ror	r24
    3a6a:	77 95       	ror	r23
    3a6c:	67 95       	ror	r22
    3a6e:	b7 95       	ror	r27
    3a70:	f7 95       	ror	r31
    3a72:	9e 3f       	cpi	r25, 0xFE	; 254
    3a74:	08 f0       	brcs	.+2      	; 0x3a78 <__addsf3x+0x96>
    3a76:	b3 cf       	rjmp	.-154    	; 0x39de <__addsf3+0x1e>
    3a78:	93 95       	inc	r25
    3a7a:	88 0f       	add	r24, r24
    3a7c:	08 f0       	brcs	.+2      	; 0x3a80 <__addsf3x+0x9e>
    3a7e:	99 27       	eor	r25, r25
    3a80:	ee 0f       	add	r30, r30
    3a82:	97 95       	ror	r25
    3a84:	87 95       	ror	r24
    3a86:	08 95       	ret

00003a88 <__cmpsf2>:
    3a88:	d4 d0       	rcall	.+424    	; 0x3c32 <__fp_cmp>
    3a8a:	08 f4       	brcc	.+2      	; 0x3a8e <__cmpsf2+0x6>
    3a8c:	81 e0       	ldi	r24, 0x01	; 1
    3a8e:	08 95       	ret

00003a90 <__divsf3>:
    3a90:	0c d0       	rcall	.+24     	; 0x3aaa <__divsf3x>
    3a92:	0a c1       	rjmp	.+532    	; 0x3ca8 <__fp_round>
    3a94:	02 d1       	rcall	.+516    	; 0x3c9a <__fp_pscB>
    3a96:	40 f0       	brcs	.+16     	; 0x3aa8 <__divsf3+0x18>
    3a98:	f9 d0       	rcall	.+498    	; 0x3c8c <__fp_pscA>
    3a9a:	30 f0       	brcs	.+12     	; 0x3aa8 <__divsf3+0x18>
    3a9c:	21 f4       	brne	.+8      	; 0x3aa6 <__divsf3+0x16>
    3a9e:	5f 3f       	cpi	r21, 0xFF	; 255
    3aa0:	19 f0       	breq	.+6      	; 0x3aa8 <__divsf3+0x18>
    3aa2:	eb c0       	rjmp	.+470    	; 0x3c7a <__fp_inf>
    3aa4:	51 11       	cpse	r21, r1
    3aa6:	34 c1       	rjmp	.+616    	; 0x3d10 <__fp_szero>
    3aa8:	ee c0       	rjmp	.+476    	; 0x3c86 <__fp_nan>

00003aaa <__divsf3x>:
    3aaa:	0f d1       	rcall	.+542    	; 0x3cca <__fp_split3>
    3aac:	98 f3       	brcs	.-26     	; 0x3a94 <__divsf3+0x4>

00003aae <__divsf3_pse>:
    3aae:	99 23       	and	r25, r25
    3ab0:	c9 f3       	breq	.-14     	; 0x3aa4 <__divsf3+0x14>
    3ab2:	55 23       	and	r21, r21
    3ab4:	b1 f3       	breq	.-20     	; 0x3aa2 <__divsf3+0x12>
    3ab6:	95 1b       	sub	r25, r21
    3ab8:	55 0b       	sbc	r21, r21
    3aba:	bb 27       	eor	r27, r27
    3abc:	aa 27       	eor	r26, r26
    3abe:	62 17       	cp	r22, r18
    3ac0:	73 07       	cpc	r23, r19
    3ac2:	84 07       	cpc	r24, r20
    3ac4:	38 f0       	brcs	.+14     	; 0x3ad4 <__divsf3_pse+0x26>
    3ac6:	9f 5f       	subi	r25, 0xFF	; 255
    3ac8:	5f 4f       	sbci	r21, 0xFF	; 255
    3aca:	22 0f       	add	r18, r18
    3acc:	33 1f       	adc	r19, r19
    3ace:	44 1f       	adc	r20, r20
    3ad0:	aa 1f       	adc	r26, r26
    3ad2:	a9 f3       	breq	.-22     	; 0x3abe <__divsf3_pse+0x10>
    3ad4:	33 d0       	rcall	.+102    	; 0x3b3c <__divsf3_pse+0x8e>
    3ad6:	0e 2e       	mov	r0, r30
    3ad8:	3a f0       	brmi	.+14     	; 0x3ae8 <__divsf3_pse+0x3a>
    3ada:	e0 e8       	ldi	r30, 0x80	; 128
    3adc:	30 d0       	rcall	.+96     	; 0x3b3e <__divsf3_pse+0x90>
    3ade:	91 50       	subi	r25, 0x01	; 1
    3ae0:	50 40       	sbci	r21, 0x00	; 0
    3ae2:	e6 95       	lsr	r30
    3ae4:	00 1c       	adc	r0, r0
    3ae6:	ca f7       	brpl	.-14     	; 0x3ada <__divsf3_pse+0x2c>
    3ae8:	29 d0       	rcall	.+82     	; 0x3b3c <__divsf3_pse+0x8e>
    3aea:	fe 2f       	mov	r31, r30
    3aec:	27 d0       	rcall	.+78     	; 0x3b3c <__divsf3_pse+0x8e>
    3aee:	66 0f       	add	r22, r22
    3af0:	77 1f       	adc	r23, r23
    3af2:	88 1f       	adc	r24, r24
    3af4:	bb 1f       	adc	r27, r27
    3af6:	26 17       	cp	r18, r22
    3af8:	37 07       	cpc	r19, r23
    3afa:	48 07       	cpc	r20, r24
    3afc:	ab 07       	cpc	r26, r27
    3afe:	b0 e8       	ldi	r27, 0x80	; 128
    3b00:	09 f0       	breq	.+2      	; 0x3b04 <__divsf3_pse+0x56>
    3b02:	bb 0b       	sbc	r27, r27
    3b04:	80 2d       	mov	r24, r0
    3b06:	bf 01       	movw	r22, r30
    3b08:	ff 27       	eor	r31, r31
    3b0a:	93 58       	subi	r25, 0x83	; 131
    3b0c:	5f 4f       	sbci	r21, 0xFF	; 255
    3b0e:	2a f0       	brmi	.+10     	; 0x3b1a <__divsf3_pse+0x6c>
    3b10:	9e 3f       	cpi	r25, 0xFE	; 254
    3b12:	51 05       	cpc	r21, r1
    3b14:	68 f0       	brcs	.+26     	; 0x3b30 <__divsf3_pse+0x82>
    3b16:	b1 c0       	rjmp	.+354    	; 0x3c7a <__fp_inf>
    3b18:	fb c0       	rjmp	.+502    	; 0x3d10 <__fp_szero>
    3b1a:	5f 3f       	cpi	r21, 0xFF	; 255
    3b1c:	ec f3       	brlt	.-6      	; 0x3b18 <__divsf3_pse+0x6a>
    3b1e:	98 3e       	cpi	r25, 0xE8	; 232
    3b20:	dc f3       	brlt	.-10     	; 0x3b18 <__divsf3_pse+0x6a>
    3b22:	86 95       	lsr	r24
    3b24:	77 95       	ror	r23
    3b26:	67 95       	ror	r22
    3b28:	b7 95       	ror	r27
    3b2a:	f7 95       	ror	r31
    3b2c:	9f 5f       	subi	r25, 0xFF	; 255
    3b2e:	c9 f7       	brne	.-14     	; 0x3b22 <__divsf3_pse+0x74>
    3b30:	88 0f       	add	r24, r24
    3b32:	91 1d       	adc	r25, r1
    3b34:	96 95       	lsr	r25
    3b36:	87 95       	ror	r24
    3b38:	97 f9       	bld	r25, 7
    3b3a:	08 95       	ret
    3b3c:	e1 e0       	ldi	r30, 0x01	; 1
    3b3e:	66 0f       	add	r22, r22
    3b40:	77 1f       	adc	r23, r23
    3b42:	88 1f       	adc	r24, r24
    3b44:	bb 1f       	adc	r27, r27
    3b46:	62 17       	cp	r22, r18
    3b48:	73 07       	cpc	r23, r19
    3b4a:	84 07       	cpc	r24, r20
    3b4c:	ba 07       	cpc	r27, r26
    3b4e:	20 f0       	brcs	.+8      	; 0x3b58 <__divsf3_pse+0xaa>
    3b50:	62 1b       	sub	r22, r18
    3b52:	73 0b       	sbc	r23, r19
    3b54:	84 0b       	sbc	r24, r20
    3b56:	ba 0b       	sbc	r27, r26
    3b58:	ee 1f       	adc	r30, r30
    3b5a:	88 f7       	brcc	.-30     	; 0x3b3e <__divsf3_pse+0x90>
    3b5c:	e0 95       	com	r30
    3b5e:	08 95       	ret

00003b60 <__fixunssfsi>:
    3b60:	bc d0       	rcall	.+376    	; 0x3cda <__fp_splitA>
    3b62:	88 f0       	brcs	.+34     	; 0x3b86 <__fixunssfsi+0x26>
    3b64:	9f 57       	subi	r25, 0x7F	; 127
    3b66:	90 f0       	brcs	.+36     	; 0x3b8c <__fixunssfsi+0x2c>
    3b68:	b9 2f       	mov	r27, r25
    3b6a:	99 27       	eor	r25, r25
    3b6c:	b7 51       	subi	r27, 0x17	; 23
    3b6e:	a0 f0       	brcs	.+40     	; 0x3b98 <__fixunssfsi+0x38>
    3b70:	d1 f0       	breq	.+52     	; 0x3ba6 <__fixunssfsi+0x46>
    3b72:	66 0f       	add	r22, r22
    3b74:	77 1f       	adc	r23, r23
    3b76:	88 1f       	adc	r24, r24
    3b78:	99 1f       	adc	r25, r25
    3b7a:	1a f0       	brmi	.+6      	; 0x3b82 <__fixunssfsi+0x22>
    3b7c:	ba 95       	dec	r27
    3b7e:	c9 f7       	brne	.-14     	; 0x3b72 <__fixunssfsi+0x12>
    3b80:	12 c0       	rjmp	.+36     	; 0x3ba6 <__fixunssfsi+0x46>
    3b82:	b1 30       	cpi	r27, 0x01	; 1
    3b84:	81 f0       	breq	.+32     	; 0x3ba6 <__fixunssfsi+0x46>
    3b86:	c3 d0       	rcall	.+390    	; 0x3d0e <__fp_zero>
    3b88:	b1 e0       	ldi	r27, 0x01	; 1
    3b8a:	08 95       	ret
    3b8c:	c0 c0       	rjmp	.+384    	; 0x3d0e <__fp_zero>
    3b8e:	67 2f       	mov	r22, r23
    3b90:	78 2f       	mov	r23, r24
    3b92:	88 27       	eor	r24, r24
    3b94:	b8 5f       	subi	r27, 0xF8	; 248
    3b96:	39 f0       	breq	.+14     	; 0x3ba6 <__fixunssfsi+0x46>
    3b98:	b9 3f       	cpi	r27, 0xF9	; 249
    3b9a:	cc f3       	brlt	.-14     	; 0x3b8e <__fixunssfsi+0x2e>
    3b9c:	86 95       	lsr	r24
    3b9e:	77 95       	ror	r23
    3ba0:	67 95       	ror	r22
    3ba2:	b3 95       	inc	r27
    3ba4:	d9 f7       	brne	.-10     	; 0x3b9c <__fixunssfsi+0x3c>
    3ba6:	3e f4       	brtc	.+14     	; 0x3bb6 <__fixunssfsi+0x56>
    3ba8:	90 95       	com	r25
    3baa:	80 95       	com	r24
    3bac:	70 95       	com	r23
    3bae:	61 95       	neg	r22
    3bb0:	7f 4f       	sbci	r23, 0xFF	; 255
    3bb2:	8f 4f       	sbci	r24, 0xFF	; 255
    3bb4:	9f 4f       	sbci	r25, 0xFF	; 255
    3bb6:	08 95       	ret

00003bb8 <__floatunsisf>:
    3bb8:	e8 94       	clt
    3bba:	09 c0       	rjmp	.+18     	; 0x3bce <__floatsisf+0x12>

00003bbc <__floatsisf>:
    3bbc:	97 fb       	bst	r25, 7
    3bbe:	3e f4       	brtc	.+14     	; 0x3bce <__floatsisf+0x12>
    3bc0:	90 95       	com	r25
    3bc2:	80 95       	com	r24
    3bc4:	70 95       	com	r23
    3bc6:	61 95       	neg	r22
    3bc8:	7f 4f       	sbci	r23, 0xFF	; 255
    3bca:	8f 4f       	sbci	r24, 0xFF	; 255
    3bcc:	9f 4f       	sbci	r25, 0xFF	; 255
    3bce:	99 23       	and	r25, r25
    3bd0:	a9 f0       	breq	.+42     	; 0x3bfc <__floatsisf+0x40>
    3bd2:	f9 2f       	mov	r31, r25
    3bd4:	96 e9       	ldi	r25, 0x96	; 150
    3bd6:	bb 27       	eor	r27, r27
    3bd8:	93 95       	inc	r25
    3bda:	f6 95       	lsr	r31
    3bdc:	87 95       	ror	r24
    3bde:	77 95       	ror	r23
    3be0:	67 95       	ror	r22
    3be2:	b7 95       	ror	r27
    3be4:	f1 11       	cpse	r31, r1
    3be6:	f8 cf       	rjmp	.-16     	; 0x3bd8 <__floatsisf+0x1c>
    3be8:	fa f4       	brpl	.+62     	; 0x3c28 <__floatsisf+0x6c>
    3bea:	bb 0f       	add	r27, r27
    3bec:	11 f4       	brne	.+4      	; 0x3bf2 <__floatsisf+0x36>
    3bee:	60 ff       	sbrs	r22, 0
    3bf0:	1b c0       	rjmp	.+54     	; 0x3c28 <__floatsisf+0x6c>
    3bf2:	6f 5f       	subi	r22, 0xFF	; 255
    3bf4:	7f 4f       	sbci	r23, 0xFF	; 255
    3bf6:	8f 4f       	sbci	r24, 0xFF	; 255
    3bf8:	9f 4f       	sbci	r25, 0xFF	; 255
    3bfa:	16 c0       	rjmp	.+44     	; 0x3c28 <__floatsisf+0x6c>
    3bfc:	88 23       	and	r24, r24
    3bfe:	11 f0       	breq	.+4      	; 0x3c04 <__floatsisf+0x48>
    3c00:	96 e9       	ldi	r25, 0x96	; 150
    3c02:	11 c0       	rjmp	.+34     	; 0x3c26 <__floatsisf+0x6a>
    3c04:	77 23       	and	r23, r23
    3c06:	21 f0       	breq	.+8      	; 0x3c10 <__floatsisf+0x54>
    3c08:	9e e8       	ldi	r25, 0x8E	; 142
    3c0a:	87 2f       	mov	r24, r23
    3c0c:	76 2f       	mov	r23, r22
    3c0e:	05 c0       	rjmp	.+10     	; 0x3c1a <__floatsisf+0x5e>
    3c10:	66 23       	and	r22, r22
    3c12:	71 f0       	breq	.+28     	; 0x3c30 <__floatsisf+0x74>
    3c14:	96 e8       	ldi	r25, 0x86	; 134
    3c16:	86 2f       	mov	r24, r22
    3c18:	70 e0       	ldi	r23, 0x00	; 0
    3c1a:	60 e0       	ldi	r22, 0x00	; 0
    3c1c:	2a f0       	brmi	.+10     	; 0x3c28 <__floatsisf+0x6c>
    3c1e:	9a 95       	dec	r25
    3c20:	66 0f       	add	r22, r22
    3c22:	77 1f       	adc	r23, r23
    3c24:	88 1f       	adc	r24, r24
    3c26:	da f7       	brpl	.-10     	; 0x3c1e <__floatsisf+0x62>
    3c28:	88 0f       	add	r24, r24
    3c2a:	96 95       	lsr	r25
    3c2c:	87 95       	ror	r24
    3c2e:	97 f9       	bld	r25, 7
    3c30:	08 95       	ret

00003c32 <__fp_cmp>:
    3c32:	99 0f       	add	r25, r25
    3c34:	00 08       	sbc	r0, r0
    3c36:	55 0f       	add	r21, r21
    3c38:	aa 0b       	sbc	r26, r26
    3c3a:	e0 e8       	ldi	r30, 0x80	; 128
    3c3c:	fe ef       	ldi	r31, 0xFE	; 254
    3c3e:	16 16       	cp	r1, r22
    3c40:	17 06       	cpc	r1, r23
    3c42:	e8 07       	cpc	r30, r24
    3c44:	f9 07       	cpc	r31, r25
    3c46:	c0 f0       	brcs	.+48     	; 0x3c78 <__fp_cmp+0x46>
    3c48:	12 16       	cp	r1, r18
    3c4a:	13 06       	cpc	r1, r19
    3c4c:	e4 07       	cpc	r30, r20
    3c4e:	f5 07       	cpc	r31, r21
    3c50:	98 f0       	brcs	.+38     	; 0x3c78 <__fp_cmp+0x46>
    3c52:	62 1b       	sub	r22, r18
    3c54:	73 0b       	sbc	r23, r19
    3c56:	84 0b       	sbc	r24, r20
    3c58:	95 0b       	sbc	r25, r21
    3c5a:	39 f4       	brne	.+14     	; 0x3c6a <__fp_cmp+0x38>
    3c5c:	0a 26       	eor	r0, r26
    3c5e:	61 f0       	breq	.+24     	; 0x3c78 <__fp_cmp+0x46>
    3c60:	23 2b       	or	r18, r19
    3c62:	24 2b       	or	r18, r20
    3c64:	25 2b       	or	r18, r21
    3c66:	21 f4       	brne	.+8      	; 0x3c70 <__fp_cmp+0x3e>
    3c68:	08 95       	ret
    3c6a:	0a 26       	eor	r0, r26
    3c6c:	09 f4       	brne	.+2      	; 0x3c70 <__fp_cmp+0x3e>
    3c6e:	a1 40       	sbci	r26, 0x01	; 1
    3c70:	a6 95       	lsr	r26
    3c72:	8f ef       	ldi	r24, 0xFF	; 255
    3c74:	81 1d       	adc	r24, r1
    3c76:	81 1d       	adc	r24, r1
    3c78:	08 95       	ret

00003c7a <__fp_inf>:
    3c7a:	97 f9       	bld	r25, 7
    3c7c:	9f 67       	ori	r25, 0x7F	; 127
    3c7e:	80 e8       	ldi	r24, 0x80	; 128
    3c80:	70 e0       	ldi	r23, 0x00	; 0
    3c82:	60 e0       	ldi	r22, 0x00	; 0
    3c84:	08 95       	ret

00003c86 <__fp_nan>:
    3c86:	9f ef       	ldi	r25, 0xFF	; 255
    3c88:	80 ec       	ldi	r24, 0xC0	; 192
    3c8a:	08 95       	ret

00003c8c <__fp_pscA>:
    3c8c:	00 24       	eor	r0, r0
    3c8e:	0a 94       	dec	r0
    3c90:	16 16       	cp	r1, r22
    3c92:	17 06       	cpc	r1, r23
    3c94:	18 06       	cpc	r1, r24
    3c96:	09 06       	cpc	r0, r25
    3c98:	08 95       	ret

00003c9a <__fp_pscB>:
    3c9a:	00 24       	eor	r0, r0
    3c9c:	0a 94       	dec	r0
    3c9e:	12 16       	cp	r1, r18
    3ca0:	13 06       	cpc	r1, r19
    3ca2:	14 06       	cpc	r1, r20
    3ca4:	05 06       	cpc	r0, r21
    3ca6:	08 95       	ret

00003ca8 <__fp_round>:
    3ca8:	09 2e       	mov	r0, r25
    3caa:	03 94       	inc	r0
    3cac:	00 0c       	add	r0, r0
    3cae:	11 f4       	brne	.+4      	; 0x3cb4 <__fp_round+0xc>
    3cb0:	88 23       	and	r24, r24
    3cb2:	52 f0       	brmi	.+20     	; 0x3cc8 <__fp_round+0x20>
    3cb4:	bb 0f       	add	r27, r27
    3cb6:	40 f4       	brcc	.+16     	; 0x3cc8 <__fp_round+0x20>
    3cb8:	bf 2b       	or	r27, r31
    3cba:	11 f4       	brne	.+4      	; 0x3cc0 <__fp_round+0x18>
    3cbc:	60 ff       	sbrs	r22, 0
    3cbe:	04 c0       	rjmp	.+8      	; 0x3cc8 <__fp_round+0x20>
    3cc0:	6f 5f       	subi	r22, 0xFF	; 255
    3cc2:	7f 4f       	sbci	r23, 0xFF	; 255
    3cc4:	8f 4f       	sbci	r24, 0xFF	; 255
    3cc6:	9f 4f       	sbci	r25, 0xFF	; 255
    3cc8:	08 95       	ret

00003cca <__fp_split3>:
    3cca:	57 fd       	sbrc	r21, 7
    3ccc:	90 58       	subi	r25, 0x80	; 128
    3cce:	44 0f       	add	r20, r20
    3cd0:	55 1f       	adc	r21, r21
    3cd2:	59 f0       	breq	.+22     	; 0x3cea <__fp_splitA+0x10>
    3cd4:	5f 3f       	cpi	r21, 0xFF	; 255
    3cd6:	71 f0       	breq	.+28     	; 0x3cf4 <__fp_splitA+0x1a>
    3cd8:	47 95       	ror	r20

00003cda <__fp_splitA>:
    3cda:	88 0f       	add	r24, r24
    3cdc:	97 fb       	bst	r25, 7
    3cde:	99 1f       	adc	r25, r25
    3ce0:	61 f0       	breq	.+24     	; 0x3cfa <__fp_splitA+0x20>
    3ce2:	9f 3f       	cpi	r25, 0xFF	; 255
    3ce4:	79 f0       	breq	.+30     	; 0x3d04 <__fp_splitA+0x2a>
    3ce6:	87 95       	ror	r24
    3ce8:	08 95       	ret
    3cea:	12 16       	cp	r1, r18
    3cec:	13 06       	cpc	r1, r19
    3cee:	14 06       	cpc	r1, r20
    3cf0:	55 1f       	adc	r21, r21
    3cf2:	f2 cf       	rjmp	.-28     	; 0x3cd8 <__fp_split3+0xe>
    3cf4:	46 95       	lsr	r20
    3cf6:	f1 df       	rcall	.-30     	; 0x3cda <__fp_splitA>
    3cf8:	08 c0       	rjmp	.+16     	; 0x3d0a <__fp_splitA+0x30>
    3cfa:	16 16       	cp	r1, r22
    3cfc:	17 06       	cpc	r1, r23
    3cfe:	18 06       	cpc	r1, r24
    3d00:	99 1f       	adc	r25, r25
    3d02:	f1 cf       	rjmp	.-30     	; 0x3ce6 <__fp_splitA+0xc>
    3d04:	86 95       	lsr	r24
    3d06:	71 05       	cpc	r23, r1
    3d08:	61 05       	cpc	r22, r1
    3d0a:	08 94       	sec
    3d0c:	08 95       	ret

00003d0e <__fp_zero>:
    3d0e:	e8 94       	clt

00003d10 <__fp_szero>:
    3d10:	bb 27       	eor	r27, r27
    3d12:	66 27       	eor	r22, r22
    3d14:	77 27       	eor	r23, r23
    3d16:	cb 01       	movw	r24, r22
    3d18:	97 f9       	bld	r25, 7
    3d1a:	08 95       	ret

00003d1c <__gesf2>:
    3d1c:	8a df       	rcall	.-236    	; 0x3c32 <__fp_cmp>
    3d1e:	08 f4       	brcc	.+2      	; 0x3d22 <__gesf2+0x6>
    3d20:	8f ef       	ldi	r24, 0xFF	; 255
    3d22:	08 95       	ret

00003d24 <__mulsf3>:
    3d24:	0b d0       	rcall	.+22     	; 0x3d3c <__mulsf3x>
    3d26:	c0 cf       	rjmp	.-128    	; 0x3ca8 <__fp_round>
    3d28:	b1 df       	rcall	.-158    	; 0x3c8c <__fp_pscA>
    3d2a:	28 f0       	brcs	.+10     	; 0x3d36 <__mulsf3+0x12>
    3d2c:	b6 df       	rcall	.-148    	; 0x3c9a <__fp_pscB>
    3d2e:	18 f0       	brcs	.+6      	; 0x3d36 <__mulsf3+0x12>
    3d30:	95 23       	and	r25, r21
    3d32:	09 f0       	breq	.+2      	; 0x3d36 <__mulsf3+0x12>
    3d34:	a2 cf       	rjmp	.-188    	; 0x3c7a <__fp_inf>
    3d36:	a7 cf       	rjmp	.-178    	; 0x3c86 <__fp_nan>
    3d38:	11 24       	eor	r1, r1
    3d3a:	ea cf       	rjmp	.-44     	; 0x3d10 <__fp_szero>

00003d3c <__mulsf3x>:
    3d3c:	c6 df       	rcall	.-116    	; 0x3cca <__fp_split3>
    3d3e:	a0 f3       	brcs	.-24     	; 0x3d28 <__mulsf3+0x4>

00003d40 <__mulsf3_pse>:
    3d40:	95 9f       	mul	r25, r21
    3d42:	d1 f3       	breq	.-12     	; 0x3d38 <__mulsf3+0x14>
    3d44:	95 0f       	add	r25, r21
    3d46:	50 e0       	ldi	r21, 0x00	; 0
    3d48:	55 1f       	adc	r21, r21
    3d4a:	62 9f       	mul	r22, r18
    3d4c:	f0 01       	movw	r30, r0
    3d4e:	72 9f       	mul	r23, r18
    3d50:	bb 27       	eor	r27, r27
    3d52:	f0 0d       	add	r31, r0
    3d54:	b1 1d       	adc	r27, r1
    3d56:	63 9f       	mul	r22, r19
    3d58:	aa 27       	eor	r26, r26
    3d5a:	f0 0d       	add	r31, r0
    3d5c:	b1 1d       	adc	r27, r1
    3d5e:	aa 1f       	adc	r26, r26
    3d60:	64 9f       	mul	r22, r20
    3d62:	66 27       	eor	r22, r22
    3d64:	b0 0d       	add	r27, r0
    3d66:	a1 1d       	adc	r26, r1
    3d68:	66 1f       	adc	r22, r22
    3d6a:	82 9f       	mul	r24, r18
    3d6c:	22 27       	eor	r18, r18
    3d6e:	b0 0d       	add	r27, r0
    3d70:	a1 1d       	adc	r26, r1
    3d72:	62 1f       	adc	r22, r18
    3d74:	73 9f       	mul	r23, r19
    3d76:	b0 0d       	add	r27, r0
    3d78:	a1 1d       	adc	r26, r1
    3d7a:	62 1f       	adc	r22, r18
    3d7c:	83 9f       	mul	r24, r19
    3d7e:	a0 0d       	add	r26, r0
    3d80:	61 1d       	adc	r22, r1
    3d82:	22 1f       	adc	r18, r18
    3d84:	74 9f       	mul	r23, r20
    3d86:	33 27       	eor	r19, r19
    3d88:	a0 0d       	add	r26, r0
    3d8a:	61 1d       	adc	r22, r1
    3d8c:	23 1f       	adc	r18, r19
    3d8e:	84 9f       	mul	r24, r20
    3d90:	60 0d       	add	r22, r0
    3d92:	21 1d       	adc	r18, r1
    3d94:	82 2f       	mov	r24, r18
    3d96:	76 2f       	mov	r23, r22
    3d98:	6a 2f       	mov	r22, r26
    3d9a:	11 24       	eor	r1, r1
    3d9c:	9f 57       	subi	r25, 0x7F	; 127
    3d9e:	50 40       	sbci	r21, 0x00	; 0
    3da0:	8a f0       	brmi	.+34     	; 0x3dc4 <__mulsf3_pse+0x84>
    3da2:	e1 f0       	breq	.+56     	; 0x3ddc <__mulsf3_pse+0x9c>
    3da4:	88 23       	and	r24, r24
    3da6:	4a f0       	brmi	.+18     	; 0x3dba <__mulsf3_pse+0x7a>
    3da8:	ee 0f       	add	r30, r30
    3daa:	ff 1f       	adc	r31, r31
    3dac:	bb 1f       	adc	r27, r27
    3dae:	66 1f       	adc	r22, r22
    3db0:	77 1f       	adc	r23, r23
    3db2:	88 1f       	adc	r24, r24
    3db4:	91 50       	subi	r25, 0x01	; 1
    3db6:	50 40       	sbci	r21, 0x00	; 0
    3db8:	a9 f7       	brne	.-22     	; 0x3da4 <__mulsf3_pse+0x64>
    3dba:	9e 3f       	cpi	r25, 0xFE	; 254
    3dbc:	51 05       	cpc	r21, r1
    3dbe:	70 f0       	brcs	.+28     	; 0x3ddc <__mulsf3_pse+0x9c>
    3dc0:	5c cf       	rjmp	.-328    	; 0x3c7a <__fp_inf>
    3dc2:	a6 cf       	rjmp	.-180    	; 0x3d10 <__fp_szero>
    3dc4:	5f 3f       	cpi	r21, 0xFF	; 255
    3dc6:	ec f3       	brlt	.-6      	; 0x3dc2 <__mulsf3_pse+0x82>
    3dc8:	98 3e       	cpi	r25, 0xE8	; 232
    3dca:	dc f3       	brlt	.-10     	; 0x3dc2 <__mulsf3_pse+0x82>
    3dcc:	86 95       	lsr	r24
    3dce:	77 95       	ror	r23
    3dd0:	67 95       	ror	r22
    3dd2:	b7 95       	ror	r27
    3dd4:	f7 95       	ror	r31
    3dd6:	e7 95       	ror	r30
    3dd8:	9f 5f       	subi	r25, 0xFF	; 255
    3dda:	c1 f7       	brne	.-16     	; 0x3dcc <__mulsf3_pse+0x8c>
    3ddc:	fe 2b       	or	r31, r30
    3dde:	88 0f       	add	r24, r24
    3de0:	91 1d       	adc	r25, r1
    3de2:	96 95       	lsr	r25
    3de4:	87 95       	ror	r24
    3de6:	97 f9       	bld	r25, 7
    3de8:	08 95       	ret

00003dea <pow>:
    3dea:	fa 01       	movw	r30, r20
    3dec:	ee 0f       	add	r30, r30
    3dee:	ff 1f       	adc	r31, r31
    3df0:	30 96       	adiw	r30, 0x00	; 0
    3df2:	21 05       	cpc	r18, r1
    3df4:	31 05       	cpc	r19, r1
    3df6:	99 f1       	breq	.+102    	; 0x3e5e <pow+0x74>
    3df8:	61 15       	cp	r22, r1
    3dfa:	71 05       	cpc	r23, r1
    3dfc:	61 f4       	brne	.+24     	; 0x3e16 <pow+0x2c>
    3dfe:	80 38       	cpi	r24, 0x80	; 128
    3e00:	bf e3       	ldi	r27, 0x3F	; 63
    3e02:	9b 07       	cpc	r25, r27
    3e04:	49 f1       	breq	.+82     	; 0x3e58 <pow+0x6e>
    3e06:	68 94       	set
    3e08:	90 38       	cpi	r25, 0x80	; 128
    3e0a:	81 05       	cpc	r24, r1
    3e0c:	61 f0       	breq	.+24     	; 0x3e26 <pow+0x3c>
    3e0e:	80 38       	cpi	r24, 0x80	; 128
    3e10:	bf ef       	ldi	r27, 0xFF	; 255
    3e12:	9b 07       	cpc	r25, r27
    3e14:	41 f0       	breq	.+16     	; 0x3e26 <pow+0x3c>
    3e16:	99 23       	and	r25, r25
    3e18:	42 f5       	brpl	.+80     	; 0x3e6a <pow+0x80>
    3e1a:	ff 3f       	cpi	r31, 0xFF	; 255
    3e1c:	e1 05       	cpc	r30, r1
    3e1e:	31 05       	cpc	r19, r1
    3e20:	21 05       	cpc	r18, r1
    3e22:	11 f1       	breq	.+68     	; 0x3e68 <pow+0x7e>
    3e24:	e8 94       	clt
    3e26:	08 94       	sec
    3e28:	e7 95       	ror	r30
    3e2a:	d9 01       	movw	r26, r18
    3e2c:	aa 23       	and	r26, r26
    3e2e:	29 f4       	brne	.+10     	; 0x3e3a <pow+0x50>
    3e30:	ab 2f       	mov	r26, r27
    3e32:	be 2f       	mov	r27, r30
    3e34:	f8 5f       	subi	r31, 0xF8	; 248
    3e36:	d0 f3       	brcs	.-12     	; 0x3e2c <pow+0x42>
    3e38:	10 c0       	rjmp	.+32     	; 0x3e5a <pow+0x70>
    3e3a:	ff 5f       	subi	r31, 0xFF	; 255
    3e3c:	70 f4       	brcc	.+28     	; 0x3e5a <pow+0x70>
    3e3e:	a6 95       	lsr	r26
    3e40:	e0 f7       	brcc	.-8      	; 0x3e3a <pow+0x50>
    3e42:	f7 39       	cpi	r31, 0x97	; 151
    3e44:	50 f0       	brcs	.+20     	; 0x3e5a <pow+0x70>
    3e46:	19 f0       	breq	.+6      	; 0x3e4e <pow+0x64>
    3e48:	ff 3a       	cpi	r31, 0xAF	; 175
    3e4a:	38 f4       	brcc	.+14     	; 0x3e5a <pow+0x70>
    3e4c:	9f 77       	andi	r25, 0x7F	; 127
    3e4e:	9f 93       	push	r25
    3e50:	0c d0       	rcall	.+24     	; 0x3e6a <pow+0x80>
    3e52:	0f 90       	pop	r0
    3e54:	07 fc       	sbrc	r0, 7
    3e56:	90 58       	subi	r25, 0x80	; 128
    3e58:	08 95       	ret
    3e5a:	3e f0       	brts	.+14     	; 0x3e6a <pow+0x80>
    3e5c:	14 cf       	rjmp	.-472    	; 0x3c86 <__fp_nan>
    3e5e:	60 e0       	ldi	r22, 0x00	; 0
    3e60:	70 e0       	ldi	r23, 0x00	; 0
    3e62:	80 e8       	ldi	r24, 0x80	; 128
    3e64:	9f e3       	ldi	r25, 0x3F	; 63
    3e66:	08 95       	ret
    3e68:	4f e7       	ldi	r20, 0x7F	; 127
    3e6a:	9f 77       	andi	r25, 0x7F	; 127
    3e6c:	5f 93       	push	r21
    3e6e:	4f 93       	push	r20
    3e70:	3f 93       	push	r19
    3e72:	2f 93       	push	r18
    3e74:	06 d1       	rcall	.+524    	; 0x4082 <log>
    3e76:	2f 91       	pop	r18
    3e78:	3f 91       	pop	r19
    3e7a:	4f 91       	pop	r20
    3e7c:	5f 91       	pop	r21
    3e7e:	52 df       	rcall	.-348    	; 0x3d24 <__mulsf3>
    3e80:	56 c0       	rjmp	.+172    	; 0x3f2e <exp>
    3e82:	11 f4       	brne	.+4      	; 0x3e88 <pow+0x9e>
    3e84:	0e f4       	brtc	.+2      	; 0x3e88 <pow+0x9e>
    3e86:	ff ce       	rjmp	.-514    	; 0x3c86 <__fp_nan>
    3e88:	7e c0       	rjmp	.+252    	; 0x3f86 <__fp_mpack>

00003e8a <sqrt>:
    3e8a:	27 df       	rcall	.-434    	; 0x3cda <__fp_splitA>
    3e8c:	d0 f3       	brcs	.-12     	; 0x3e82 <pow+0x98>
    3e8e:	99 23       	and	r25, r25
    3e90:	d9 f3       	breq	.-10     	; 0x3e88 <pow+0x9e>
    3e92:	ce f3       	brts	.-14     	; 0x3e86 <pow+0x9c>
    3e94:	9f 57       	subi	r25, 0x7F	; 127
    3e96:	55 0b       	sbc	r21, r21
    3e98:	87 ff       	sbrs	r24, 7
    3e9a:	85 d0       	rcall	.+266    	; 0x3fa6 <__fp_norm2>
    3e9c:	56 95       	lsr	r21
    3e9e:	97 95       	ror	r25
    3ea0:	b0 e0       	ldi	r27, 0x00	; 0
    3ea2:	20 f4       	brcc	.+8      	; 0x3eac <sqrt+0x22>
    3ea4:	66 0f       	add	r22, r22
    3ea6:	77 1f       	adc	r23, r23
    3ea8:	88 1f       	adc	r24, r24
    3eaa:	bb 1f       	adc	r27, r27
    3eac:	1f 93       	push	r17
    3eae:	0f 93       	push	r16
    3eb0:	00 24       	eor	r0, r0
    3eb2:	90 01       	movw	r18, r0
    3eb4:	a0 01       	movw	r20, r0
    3eb6:	80 01       	movw	r16, r0
    3eb8:	f0 01       	movw	r30, r0
    3eba:	a0 e8       	ldi	r26, 0x80	; 128
    3ebc:	0e 0f       	add	r16, r30
    3ebe:	1f 1f       	adc	r17, r31
    3ec0:	0a 1e       	adc	r0, r26
    3ec2:	51 1d       	adc	r21, r1
    3ec4:	60 1b       	sub	r22, r16
    3ec6:	71 0b       	sbc	r23, r17
    3ec8:	80 09       	sbc	r24, r0
    3eca:	b5 0b       	sbc	r27, r21
    3ecc:	48 f4       	brcc	.+18     	; 0x3ee0 <sqrt+0x56>
    3ece:	60 0f       	add	r22, r16
    3ed0:	71 1f       	adc	r23, r17
    3ed2:	80 1d       	adc	r24, r0
    3ed4:	b5 1f       	adc	r27, r21
    3ed6:	0e 1b       	sub	r16, r30
    3ed8:	1f 0b       	sbc	r17, r31
    3eda:	0a 0a       	sbc	r0, r26
    3edc:	51 09       	sbc	r21, r1
    3ede:	07 c0       	rjmp	.+14     	; 0x3eee <sqrt+0x64>
    3ee0:	2e 0f       	add	r18, r30
    3ee2:	3f 1f       	adc	r19, r31
    3ee4:	4a 1f       	adc	r20, r26
    3ee6:	0e 0f       	add	r16, r30
    3ee8:	1f 1f       	adc	r17, r31
    3eea:	0a 1e       	adc	r0, r26
    3eec:	51 1d       	adc	r21, r1
    3eee:	66 0f       	add	r22, r22
    3ef0:	77 1f       	adc	r23, r23
    3ef2:	88 1f       	adc	r24, r24
    3ef4:	bb 1f       	adc	r27, r27
    3ef6:	a6 95       	lsr	r26
    3ef8:	f7 95       	ror	r31
    3efa:	e7 95       	ror	r30
    3efc:	f8 f6       	brcc	.-66     	; 0x3ebc <sqrt+0x32>
    3efe:	06 17       	cp	r16, r22
    3f00:	17 07       	cpc	r17, r23
    3f02:	08 06       	cpc	r0, r24
    3f04:	5b 07       	cpc	r21, r27
    3f06:	21 1d       	adc	r18, r1
    3f08:	31 1d       	adc	r19, r1
    3f0a:	41 1d       	adc	r20, r1
    3f0c:	0f 91       	pop	r16
    3f0e:	1f 91       	pop	r17
    3f10:	b9 01       	movw	r22, r18
    3f12:	84 2f       	mov	r24, r20
    3f14:	91 58       	subi	r25, 0x81	; 129
    3f16:	88 0f       	add	r24, r24
    3f18:	96 95       	lsr	r25
    3f1a:	87 95       	ror	r24
    3f1c:	08 95       	ret

00003f1e <square>:
    3f1e:	9b 01       	movw	r18, r22
    3f20:	ac 01       	movw	r20, r24
    3f22:	00 cf       	rjmp	.-512    	; 0x3d24 <__mulsf3>
    3f24:	19 f4       	brne	.+6      	; 0x3f2c <square+0xe>
    3f26:	0e f0       	brts	.+2      	; 0x3f2a <square+0xc>
    3f28:	a8 ce       	rjmp	.-688    	; 0x3c7a <__fp_inf>
    3f2a:	f1 ce       	rjmp	.-542    	; 0x3d0e <__fp_zero>
    3f2c:	ac ce       	rjmp	.-680    	; 0x3c86 <__fp_nan>

00003f2e <exp>:
    3f2e:	d5 de       	rcall	.-598    	; 0x3cda <__fp_splitA>
    3f30:	c8 f3       	brcs	.-14     	; 0x3f24 <square+0x6>
    3f32:	96 38       	cpi	r25, 0x86	; 134
    3f34:	c0 f7       	brcc	.-16     	; 0x3f26 <square+0x8>
    3f36:	07 f8       	bld	r0, 7
    3f38:	0f 92       	push	r0
    3f3a:	e8 94       	clt
    3f3c:	2b e3       	ldi	r18, 0x3B	; 59
    3f3e:	3a ea       	ldi	r19, 0xAA	; 170
    3f40:	48 eb       	ldi	r20, 0xB8	; 184
    3f42:	5f e7       	ldi	r21, 0x7F	; 127
    3f44:	fd de       	rcall	.-518    	; 0x3d40 <__mulsf3_pse>
    3f46:	0f 92       	push	r0
    3f48:	0f 92       	push	r0
    3f4a:	0f 92       	push	r0
    3f4c:	4d b7       	in	r20, 0x3d	; 61
    3f4e:	5e b7       	in	r21, 0x3e	; 62
    3f50:	0f 92       	push	r0
    3f52:	d7 d0       	rcall	.+430    	; 0x4102 <modf>
    3f54:	e4 ee       	ldi	r30, 0xE4	; 228
    3f56:	f0 e0       	ldi	r31, 0x00	; 0
    3f58:	2d d0       	rcall	.+90     	; 0x3fb4 <__fp_powser>
    3f5a:	4f 91       	pop	r20
    3f5c:	5f 91       	pop	r21
    3f5e:	ef 91       	pop	r30
    3f60:	ff 91       	pop	r31
    3f62:	e5 95       	asr	r30
    3f64:	ee 1f       	adc	r30, r30
    3f66:	ff 1f       	adc	r31, r31
    3f68:	49 f0       	breq	.+18     	; 0x3f7c <exp+0x4e>
    3f6a:	fe 57       	subi	r31, 0x7E	; 126
    3f6c:	e0 68       	ori	r30, 0x80	; 128
    3f6e:	44 27       	eor	r20, r20
    3f70:	ee 0f       	add	r30, r30
    3f72:	44 1f       	adc	r20, r20
    3f74:	fa 95       	dec	r31
    3f76:	e1 f7       	brne	.-8      	; 0x3f70 <exp+0x42>
    3f78:	41 95       	neg	r20
    3f7a:	55 0b       	sbc	r21, r21
    3f7c:	49 d0       	rcall	.+146    	; 0x4010 <ldexp>
    3f7e:	0f 90       	pop	r0
    3f80:	07 fe       	sbrs	r0, 7
    3f82:	3d c0       	rjmp	.+122    	; 0x3ffe <inverse>
    3f84:	08 95       	ret

00003f86 <__fp_mpack>:
    3f86:	9f 3f       	cpi	r25, 0xFF	; 255
    3f88:	49 f0       	breq	.+18     	; 0x3f9c <__fp_mpack+0x16>
    3f8a:	91 50       	subi	r25, 0x01	; 1
    3f8c:	28 f4       	brcc	.+10     	; 0x3f98 <__fp_mpack+0x12>
    3f8e:	86 95       	lsr	r24
    3f90:	77 95       	ror	r23
    3f92:	67 95       	ror	r22
    3f94:	b7 95       	ror	r27
    3f96:	9f 5f       	subi	r25, 0xFF	; 255
    3f98:	80 38       	cpi	r24, 0x80	; 128
    3f9a:	9f 4f       	sbci	r25, 0xFF	; 255
    3f9c:	88 0f       	add	r24, r24
    3f9e:	96 95       	lsr	r25
    3fa0:	87 95       	ror	r24
    3fa2:	97 f9       	bld	r25, 7
    3fa4:	08 95       	ret

00003fa6 <__fp_norm2>:
    3fa6:	91 50       	subi	r25, 0x01	; 1
    3fa8:	50 40       	sbci	r21, 0x00	; 0
    3faa:	66 0f       	add	r22, r22
    3fac:	77 1f       	adc	r23, r23
    3fae:	88 1f       	adc	r24, r24
    3fb0:	d2 f7       	brpl	.-12     	; 0x3fa6 <__fp_norm2>
    3fb2:	08 95       	ret

00003fb4 <__fp_powser>:
    3fb4:	df 93       	push	r29
    3fb6:	cf 93       	push	r28
    3fb8:	1f 93       	push	r17
    3fba:	0f 93       	push	r16
    3fbc:	ff 92       	push	r15
    3fbe:	ef 92       	push	r14
    3fc0:	df 92       	push	r13
    3fc2:	7b 01       	movw	r14, r22
    3fc4:	8c 01       	movw	r16, r24
    3fc6:	68 94       	set
    3fc8:	05 c0       	rjmp	.+10     	; 0x3fd4 <__fp_powser+0x20>
    3fca:	da 2e       	mov	r13, r26
    3fcc:	ef 01       	movw	r28, r30
    3fce:	b6 de       	rcall	.-660    	; 0x3d3c <__mulsf3x>
    3fd0:	fe 01       	movw	r30, r28
    3fd2:	e8 94       	clt
    3fd4:	a5 91       	lpm	r26, Z+
    3fd6:	25 91       	lpm	r18, Z+
    3fd8:	35 91       	lpm	r19, Z+
    3fda:	45 91       	lpm	r20, Z+
    3fdc:	55 91       	lpm	r21, Z+
    3fde:	ae f3       	brts	.-22     	; 0x3fca <__fp_powser+0x16>
    3fe0:	ef 01       	movw	r28, r30
    3fe2:	ff dc       	rcall	.-1538   	; 0x39e2 <__addsf3x>
    3fe4:	fe 01       	movw	r30, r28
    3fe6:	97 01       	movw	r18, r14
    3fe8:	a8 01       	movw	r20, r16
    3fea:	da 94       	dec	r13
    3fec:	79 f7       	brne	.-34     	; 0x3fcc <__fp_powser+0x18>
    3fee:	df 90       	pop	r13
    3ff0:	ef 90       	pop	r14
    3ff2:	ff 90       	pop	r15
    3ff4:	0f 91       	pop	r16
    3ff6:	1f 91       	pop	r17
    3ff8:	cf 91       	pop	r28
    3ffa:	df 91       	pop	r29
    3ffc:	08 95       	ret

00003ffe <inverse>:
    3ffe:	9b 01       	movw	r18, r22
    4000:	ac 01       	movw	r20, r24
    4002:	60 e0       	ldi	r22, 0x00	; 0
    4004:	70 e0       	ldi	r23, 0x00	; 0
    4006:	80 e8       	ldi	r24, 0x80	; 128
    4008:	9f e3       	ldi	r25, 0x3F	; 63
    400a:	42 cd       	rjmp	.-1404   	; 0x3a90 <__divsf3>
    400c:	36 ce       	rjmp	.-916    	; 0x3c7a <__fp_inf>
    400e:	bb cf       	rjmp	.-138    	; 0x3f86 <__fp_mpack>

00004010 <ldexp>:
    4010:	64 de       	rcall	.-824    	; 0x3cda <__fp_splitA>
    4012:	e8 f3       	brcs	.-6      	; 0x400e <inverse+0x10>
    4014:	99 23       	and	r25, r25
    4016:	d9 f3       	breq	.-10     	; 0x400e <inverse+0x10>
    4018:	94 0f       	add	r25, r20
    401a:	51 1d       	adc	r21, r1
    401c:	bb f3       	brvs	.-18     	; 0x400c <inverse+0xe>
    401e:	91 50       	subi	r25, 0x01	; 1
    4020:	50 40       	sbci	r21, 0x00	; 0
    4022:	94 f0       	brlt	.+36     	; 0x4048 <ldexp+0x38>
    4024:	59 f0       	breq	.+22     	; 0x403c <ldexp+0x2c>
    4026:	88 23       	and	r24, r24
    4028:	32 f0       	brmi	.+12     	; 0x4036 <ldexp+0x26>
    402a:	66 0f       	add	r22, r22
    402c:	77 1f       	adc	r23, r23
    402e:	88 1f       	adc	r24, r24
    4030:	91 50       	subi	r25, 0x01	; 1
    4032:	50 40       	sbci	r21, 0x00	; 0
    4034:	c1 f7       	brne	.-16     	; 0x4026 <ldexp+0x16>
    4036:	9e 3f       	cpi	r25, 0xFE	; 254
    4038:	51 05       	cpc	r21, r1
    403a:	44 f7       	brge	.-48     	; 0x400c <inverse+0xe>
    403c:	88 0f       	add	r24, r24
    403e:	91 1d       	adc	r25, r1
    4040:	96 95       	lsr	r25
    4042:	87 95       	ror	r24
    4044:	97 f9       	bld	r25, 7
    4046:	08 95       	ret
    4048:	5f 3f       	cpi	r21, 0xFF	; 255
    404a:	ac f0       	brlt	.+42     	; 0x4076 <ldexp+0x66>
    404c:	98 3e       	cpi	r25, 0xE8	; 232
    404e:	9c f0       	brlt	.+38     	; 0x4076 <ldexp+0x66>
    4050:	bb 27       	eor	r27, r27
    4052:	86 95       	lsr	r24
    4054:	77 95       	ror	r23
    4056:	67 95       	ror	r22
    4058:	b7 95       	ror	r27
    405a:	08 f4       	brcc	.+2      	; 0x405e <ldexp+0x4e>
    405c:	b1 60       	ori	r27, 0x01	; 1
    405e:	93 95       	inc	r25
    4060:	c1 f7       	brne	.-16     	; 0x4052 <ldexp+0x42>
    4062:	bb 0f       	add	r27, r27
    4064:	58 f7       	brcc	.-42     	; 0x403c <ldexp+0x2c>
    4066:	11 f4       	brne	.+4      	; 0x406c <ldexp+0x5c>
    4068:	60 ff       	sbrs	r22, 0
    406a:	e8 cf       	rjmp	.-48     	; 0x403c <ldexp+0x2c>
    406c:	6f 5f       	subi	r22, 0xFF	; 255
    406e:	7f 4f       	sbci	r23, 0xFF	; 255
    4070:	8f 4f       	sbci	r24, 0xFF	; 255
    4072:	9f 4f       	sbci	r25, 0xFF	; 255
    4074:	e3 cf       	rjmp	.-58     	; 0x403c <ldexp+0x2c>
    4076:	4c ce       	rjmp	.-872    	; 0x3d10 <__fp_szero>
    4078:	0e f0       	brts	.+2      	; 0x407c <ldexp+0x6c>
    407a:	85 cf       	rjmp	.-246    	; 0x3f86 <__fp_mpack>
    407c:	04 ce       	rjmp	.-1016   	; 0x3c86 <__fp_nan>
    407e:	68 94       	set
    4080:	fc cd       	rjmp	.-1032   	; 0x3c7a <__fp_inf>

00004082 <log>:
    4082:	2b de       	rcall	.-938    	; 0x3cda <__fp_splitA>
    4084:	c8 f3       	brcs	.-14     	; 0x4078 <ldexp+0x68>
    4086:	99 23       	and	r25, r25
    4088:	d1 f3       	breq	.-12     	; 0x407e <ldexp+0x6e>
    408a:	c6 f3       	brts	.-16     	; 0x407c <ldexp+0x6c>
    408c:	df 93       	push	r29
    408e:	cf 93       	push	r28
    4090:	1f 93       	push	r17
    4092:	0f 93       	push	r16
    4094:	ff 92       	push	r15
    4096:	c9 2f       	mov	r28, r25
    4098:	dd 27       	eor	r29, r29
    409a:	88 23       	and	r24, r24
    409c:	2a f0       	brmi	.+10     	; 0x40a8 <log+0x26>
    409e:	21 97       	sbiw	r28, 0x01	; 1
    40a0:	66 0f       	add	r22, r22
    40a2:	77 1f       	adc	r23, r23
    40a4:	88 1f       	adc	r24, r24
    40a6:	da f7       	brpl	.-10     	; 0x409e <log+0x1c>
    40a8:	20 e0       	ldi	r18, 0x00	; 0
    40aa:	30 e0       	ldi	r19, 0x00	; 0
    40ac:	40 e8       	ldi	r20, 0x80	; 128
    40ae:	5f eb       	ldi	r21, 0xBF	; 191
    40b0:	9f e3       	ldi	r25, 0x3F	; 63
    40b2:	88 39       	cpi	r24, 0x98	; 152
    40b4:	20 f0       	brcs	.+8      	; 0x40be <log+0x3c>
    40b6:	80 3e       	cpi	r24, 0xE0	; 224
    40b8:	30 f0       	brcs	.+12     	; 0x40c6 <log+0x44>
    40ba:	21 96       	adiw	r28, 0x01	; 1
    40bc:	8f 77       	andi	r24, 0x7F	; 127
    40be:	80 dc       	rcall	.-1792   	; 0x39c0 <__addsf3>
    40c0:	ec e0       	ldi	r30, 0x0C	; 12
    40c2:	f1 e0       	ldi	r31, 0x01	; 1
    40c4:	03 c0       	rjmp	.+6      	; 0x40cc <log+0x4a>
    40c6:	7c dc       	rcall	.-1800   	; 0x39c0 <__addsf3>
    40c8:	e9 e3       	ldi	r30, 0x39	; 57
    40ca:	f1 e0       	ldi	r31, 0x01	; 1
    40cc:	73 df       	rcall	.-282    	; 0x3fb4 <__fp_powser>
    40ce:	8b 01       	movw	r16, r22
    40d0:	be 01       	movw	r22, r28
    40d2:	ec 01       	movw	r28, r24
    40d4:	fb 2e       	mov	r15, r27
    40d6:	6f 57       	subi	r22, 0x7F	; 127
    40d8:	71 09       	sbc	r23, r1
    40da:	75 95       	asr	r23
    40dc:	77 1f       	adc	r23, r23
    40de:	88 0b       	sbc	r24, r24
    40e0:	99 0b       	sbc	r25, r25
    40e2:	6c dd       	rcall	.-1320   	; 0x3bbc <__floatsisf>
    40e4:	28 e1       	ldi	r18, 0x18	; 24
    40e6:	32 e7       	ldi	r19, 0x72	; 114
    40e8:	41 e3       	ldi	r20, 0x31	; 49
    40ea:	5f e3       	ldi	r21, 0x3F	; 63
    40ec:	27 de       	rcall	.-946    	; 0x3d3c <__mulsf3x>
    40ee:	af 2d       	mov	r26, r15
    40f0:	98 01       	movw	r18, r16
    40f2:	ae 01       	movw	r20, r28
    40f4:	ff 90       	pop	r15
    40f6:	0f 91       	pop	r16
    40f8:	1f 91       	pop	r17
    40fa:	cf 91       	pop	r28
    40fc:	df 91       	pop	r29
    40fe:	71 dc       	rcall	.-1822   	; 0x39e2 <__addsf3x>
    4100:	d3 cd       	rjmp	.-1114   	; 0x3ca8 <__fp_round>

00004102 <modf>:
    4102:	fa 01       	movw	r30, r20
    4104:	dc 01       	movw	r26, r24
    4106:	aa 0f       	add	r26, r26
    4108:	bb 1f       	adc	r27, r27
    410a:	9b 01       	movw	r18, r22
    410c:	ac 01       	movw	r20, r24
    410e:	bf 57       	subi	r27, 0x7F	; 127
    4110:	28 f4       	brcc	.+10     	; 0x411c <modf+0x1a>
    4112:	22 27       	eor	r18, r18
    4114:	33 27       	eor	r19, r19
    4116:	44 27       	eor	r20, r20
    4118:	50 78       	andi	r21, 0x80	; 128
    411a:	1f c0       	rjmp	.+62     	; 0x415a <modf+0x58>
    411c:	b7 51       	subi	r27, 0x17	; 23
    411e:	88 f4       	brcc	.+34     	; 0x4142 <modf+0x40>
    4120:	ab 2f       	mov	r26, r27
    4122:	00 24       	eor	r0, r0
    4124:	46 95       	lsr	r20
    4126:	37 95       	ror	r19
    4128:	27 95       	ror	r18
    412a:	01 1c       	adc	r0, r1
    412c:	a3 95       	inc	r26
    412e:	d2 f3       	brmi	.-12     	; 0x4124 <modf+0x22>
    4130:	00 20       	and	r0, r0
    4132:	69 f0       	breq	.+26     	; 0x414e <modf+0x4c>
    4134:	22 0f       	add	r18, r18
    4136:	33 1f       	adc	r19, r19
    4138:	44 1f       	adc	r20, r20
    413a:	b3 95       	inc	r27
    413c:	da f3       	brmi	.-10     	; 0x4134 <modf+0x32>
    413e:	0d d0       	rcall	.+26     	; 0x415a <modf+0x58>
    4140:	3e cc       	rjmp	.-1924   	; 0x39be <__subsf3>
    4142:	61 30       	cpi	r22, 0x01	; 1
    4144:	71 05       	cpc	r23, r1
    4146:	a0 e8       	ldi	r26, 0x80	; 128
    4148:	8a 07       	cpc	r24, r26
    414a:	b9 46       	sbci	r27, 0x69	; 105
    414c:	30 f4       	brcc	.+12     	; 0x415a <modf+0x58>
    414e:	9b 01       	movw	r18, r22
    4150:	ac 01       	movw	r20, r24
    4152:	66 27       	eor	r22, r22
    4154:	77 27       	eor	r23, r23
    4156:	88 27       	eor	r24, r24
    4158:	90 78       	andi	r25, 0x80	; 128
    415a:	30 96       	adiw	r30, 0x00	; 0
    415c:	21 f0       	breq	.+8      	; 0x4166 <modf+0x64>
    415e:	20 83       	st	Z, r18
    4160:	31 83       	std	Z+1, r19	; 0x01
    4162:	42 83       	std	Z+2, r20	; 0x02
    4164:	53 83       	std	Z+3, r21	; 0x03
    4166:	08 95       	ret

00004168 <__udivmodhi4>:
    4168:	aa 1b       	sub	r26, r26
    416a:	bb 1b       	sub	r27, r27
    416c:	51 e1       	ldi	r21, 0x11	; 17
    416e:	07 c0       	rjmp	.+14     	; 0x417e <__udivmodhi4_ep>

00004170 <__udivmodhi4_loop>:
    4170:	aa 1f       	adc	r26, r26
    4172:	bb 1f       	adc	r27, r27
    4174:	a6 17       	cp	r26, r22
    4176:	b7 07       	cpc	r27, r23
    4178:	10 f0       	brcs	.+4      	; 0x417e <__udivmodhi4_ep>
    417a:	a6 1b       	sub	r26, r22
    417c:	b7 0b       	sbc	r27, r23

0000417e <__udivmodhi4_ep>:
    417e:	88 1f       	adc	r24, r24
    4180:	99 1f       	adc	r25, r25
    4182:	5a 95       	dec	r21
    4184:	a9 f7       	brne	.-22     	; 0x4170 <__udivmodhi4_loop>
    4186:	80 95       	com	r24
    4188:	90 95       	com	r25
    418a:	bc 01       	movw	r22, r24
    418c:	cd 01       	movw	r24, r26
    418e:	08 95       	ret

00004190 <__divmodhi4>:
    4190:	97 fb       	bst	r25, 7
    4192:	09 2e       	mov	r0, r25
    4194:	07 26       	eor	r0, r23
    4196:	0a d0       	rcall	.+20     	; 0x41ac <__divmodhi4_neg1>
    4198:	77 fd       	sbrc	r23, 7
    419a:	04 d0       	rcall	.+8      	; 0x41a4 <__divmodhi4_neg2>
    419c:	e5 df       	rcall	.-54     	; 0x4168 <__udivmodhi4>
    419e:	06 d0       	rcall	.+12     	; 0x41ac <__divmodhi4_neg1>
    41a0:	00 20       	and	r0, r0
    41a2:	1a f4       	brpl	.+6      	; 0x41aa <__divmodhi4_exit>

000041a4 <__divmodhi4_neg2>:
    41a4:	70 95       	com	r23
    41a6:	61 95       	neg	r22
    41a8:	7f 4f       	sbci	r23, 0xFF	; 255

000041aa <__divmodhi4_exit>:
    41aa:	08 95       	ret

000041ac <__divmodhi4_neg1>:
    41ac:	f6 f7       	brtc	.-4      	; 0x41aa <__divmodhi4_exit>
    41ae:	90 95       	com	r25
    41b0:	81 95       	neg	r24
    41b2:	9f 4f       	sbci	r25, 0xFF	; 255
    41b4:	08 95       	ret

000041b6 <__udivmodsi4>:
    41b6:	a1 e2       	ldi	r26, 0x21	; 33
    41b8:	1a 2e       	mov	r1, r26
    41ba:	aa 1b       	sub	r26, r26
    41bc:	bb 1b       	sub	r27, r27
    41be:	fd 01       	movw	r30, r26
    41c0:	0d c0       	rjmp	.+26     	; 0x41dc <__udivmodsi4_ep>

000041c2 <__udivmodsi4_loop>:
    41c2:	aa 1f       	adc	r26, r26
    41c4:	bb 1f       	adc	r27, r27
    41c6:	ee 1f       	adc	r30, r30
    41c8:	ff 1f       	adc	r31, r31
    41ca:	a2 17       	cp	r26, r18
    41cc:	b3 07       	cpc	r27, r19
    41ce:	e4 07       	cpc	r30, r20
    41d0:	f5 07       	cpc	r31, r21
    41d2:	20 f0       	brcs	.+8      	; 0x41dc <__udivmodsi4_ep>
    41d4:	a2 1b       	sub	r26, r18
    41d6:	b3 0b       	sbc	r27, r19
    41d8:	e4 0b       	sbc	r30, r20
    41da:	f5 0b       	sbc	r31, r21

000041dc <__udivmodsi4_ep>:
    41dc:	66 1f       	adc	r22, r22
    41de:	77 1f       	adc	r23, r23
    41e0:	88 1f       	adc	r24, r24
    41e2:	99 1f       	adc	r25, r25
    41e4:	1a 94       	dec	r1
    41e6:	69 f7       	brne	.-38     	; 0x41c2 <__udivmodsi4_loop>
    41e8:	60 95       	com	r22
    41ea:	70 95       	com	r23
    41ec:	80 95       	com	r24
    41ee:	90 95       	com	r25
    41f0:	9b 01       	movw	r18, r22
    41f2:	ac 01       	movw	r20, r24
    41f4:	bd 01       	movw	r22, r26
    41f6:	cf 01       	movw	r24, r30
    41f8:	08 95       	ret

000041fa <__divmodsi4>:
    41fa:	97 fb       	bst	r25, 7
    41fc:	09 2e       	mov	r0, r25
    41fe:	05 26       	eor	r0, r21
    4200:	0e d0       	rcall	.+28     	; 0x421e <__divmodsi4_neg1>
    4202:	57 fd       	sbrc	r21, 7
    4204:	04 d0       	rcall	.+8      	; 0x420e <__divmodsi4_neg2>
    4206:	d7 df       	rcall	.-82     	; 0x41b6 <__udivmodsi4>
    4208:	0a d0       	rcall	.+20     	; 0x421e <__divmodsi4_neg1>
    420a:	00 1c       	adc	r0, r0
    420c:	38 f4       	brcc	.+14     	; 0x421c <__divmodsi4_exit>

0000420e <__divmodsi4_neg2>:
    420e:	50 95       	com	r21
    4210:	40 95       	com	r20
    4212:	30 95       	com	r19
    4214:	21 95       	neg	r18
    4216:	3f 4f       	sbci	r19, 0xFF	; 255
    4218:	4f 4f       	sbci	r20, 0xFF	; 255
    421a:	5f 4f       	sbci	r21, 0xFF	; 255

0000421c <__divmodsi4_exit>:
    421c:	08 95       	ret

0000421e <__divmodsi4_neg1>:
    421e:	f6 f7       	brtc	.-4      	; 0x421c <__divmodsi4_exit>
    4220:	90 95       	com	r25
    4222:	80 95       	com	r24
    4224:	70 95       	com	r23
    4226:	61 95       	neg	r22
    4228:	7f 4f       	sbci	r23, 0xFF	; 255
    422a:	8f 4f       	sbci	r24, 0xFF	; 255
    422c:	9f 4f       	sbci	r25, 0xFF	; 255
    422e:	08 95       	ret

00004230 <_exit>:
    4230:	f8 94       	cli

00004232 <__stop_program>:
    4232:	ff cf       	rjmp	.-2      	; 0x4232 <__stop_program>
