
UART_communication_updatev1.5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000011a8  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08001348  08001348  00002348  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080013b4  080013b4  00003054  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080013b4  080013b4  000023b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080013bc  080013bc  00003054  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080013bc  080013bc  000023bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080013c0  080013c0  000023c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000054  20000000  080013c4  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004a0  20000054  08001418  00003054  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004f4  08001418  000034f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00003054  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001ddf  00000000  00000000  00003084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000897  00000000  00000000  00004e63  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000250  00000000  00000000  00005700  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000019f  00000000  00000000  00005950  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000018e4  00000000  00000000  00005aef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000033eb  00000000  00000000  000073d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082eb6  00000000  00000000  0000a7be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0008d674  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000c2c  00000000  00000000  0008d6b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  0008e2e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000054 	.word	0x20000054
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08001330 	.word	0x08001330

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000058 	.word	0x20000058
 80001dc:	08001330 	.word	0x08001330

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <main>:
extern char g_frame_data[256];  // ===== NEW ADDED: Use parsed frame data

char msg_buff[300];  // ===== NEW ADDED: Increased size to avoid sprintf overflow warning

int main(void)
{
 8000290:	b598      	push	{r3, r4, r7, lr}
 8000292:	af00      	add	r7, sp, #0
    uart2_rx_tx_init();
 8000294:	f000 f972 	bl	800057c <uart2_rx_tx_init>
    dma1_init();
 8000298:	f000 f9e6 	bl	8000668 <dma1_init>
    dma1_stream5_uart_rx_config();
 800029c:	f000 f9f4 	bl	8000688 <dma1_stream5_uart_rx_config>

    sprintf(msg_buff,"System Ready...\r\n");
 80002a0:	492d      	ldr	r1, [pc, #180]	@ (8000358 <main+0xc8>)
 80002a2:	482e      	ldr	r0, [pc, #184]	@ (800035c <main+0xcc>)
 80002a4:	f000 fbac 	bl	8000a00 <siprintf>
    dma1_stream6_uart_tx_config((uint32_t)msg_buff,strlen(msg_buff));
 80002a8:	4c2c      	ldr	r4, [pc, #176]	@ (800035c <main+0xcc>)
 80002aa:	482c      	ldr	r0, [pc, #176]	@ (800035c <main+0xcc>)
 80002ac:	f7ff ff98 	bl	80001e0 <strlen>
 80002b0:	4603      	mov	r3, r0
 80002b2:	4619      	mov	r1, r3
 80002b4:	4620      	mov	r0, r4
 80002b6:	f000 fa57 	bl	8000768 <dma1_stream6_uart_tx_config>
    while(!g_tx_cmplt){}
 80002ba:	bf00      	nop
 80002bc:	4b28      	ldr	r3, [pc, #160]	@ (8000360 <main+0xd0>)
 80002be:	781b      	ldrb	r3, [r3, #0]
 80002c0:	b2db      	uxtb	r3, r3
 80002c2:	2b00      	cmp	r3, #0
 80002c4:	d0fa      	beq.n	80002bc <main+0x2c>

    while(1)
    {
        if(g_uart_error)
 80002c6:	4b27      	ldr	r3, [pc, #156]	@ (8000364 <main+0xd4>)
 80002c8:	781b      	ldrb	r3, [r3, #0]
 80002ca:	b2db      	uxtb	r3, r3
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d018      	beq.n	8000302 <main+0x72>
        {
            sprintf(msg_buff,"UART ERROR!\r\n");
 80002d0:	4925      	ldr	r1, [pc, #148]	@ (8000368 <main+0xd8>)
 80002d2:	4822      	ldr	r0, [pc, #136]	@ (800035c <main+0xcc>)
 80002d4:	f000 fb94 	bl	8000a00 <siprintf>
            g_uart_error = 0;
 80002d8:	4b22      	ldr	r3, [pc, #136]	@ (8000364 <main+0xd4>)
 80002da:	2200      	movs	r2, #0
 80002dc:	701a      	strb	r2, [r3, #0]
            g_tx_cmplt = 0;
 80002de:	4b20      	ldr	r3, [pc, #128]	@ (8000360 <main+0xd0>)
 80002e0:	2200      	movs	r2, #0
 80002e2:	701a      	strb	r2, [r3, #0]
            dma1_stream6_uart_tx_config((uint32_t)msg_buff,strlen(msg_buff));
 80002e4:	4c1d      	ldr	r4, [pc, #116]	@ (800035c <main+0xcc>)
 80002e6:	481d      	ldr	r0, [pc, #116]	@ (800035c <main+0xcc>)
 80002e8:	f7ff ff7a 	bl	80001e0 <strlen>
 80002ec:	4603      	mov	r3, r0
 80002ee:	4619      	mov	r1, r3
 80002f0:	4620      	mov	r0, r4
 80002f2:	f000 fa39 	bl	8000768 <dma1_stream6_uart_tx_config>
            while(!g_tx_cmplt){}
 80002f6:	bf00      	nop
 80002f8:	4b19      	ldr	r3, [pc, #100]	@ (8000360 <main+0xd0>)
 80002fa:	781b      	ldrb	r3, [r3, #0]
 80002fc:	b2db      	uxtb	r3, r3
 80002fe:	2b00      	cmp	r3, #0
 8000300:	d0fa      	beq.n	80002f8 <main+0x68>
        }

        if(g_rx_cmplt)
 8000302:	4b1a      	ldr	r3, [pc, #104]	@ (800036c <main+0xdc>)
 8000304:	781b      	ldrb	r3, [r3, #0]
 8000306:	b2db      	uxtb	r3, r3
 8000308:	2b00      	cmp	r3, #0
 800030a:	d0dc      	beq.n	80002c6 <main+0x36>
        {
            g_frame_data[g_rx_len] = '\0';
 800030c:	4b18      	ldr	r3, [pc, #96]	@ (8000370 <main+0xe0>)
 800030e:	881b      	ldrh	r3, [r3, #0]
 8000310:	b29b      	uxth	r3, r3
 8000312:	461a      	mov	r2, r3
 8000314:	4b17      	ldr	r3, [pc, #92]	@ (8000374 <main+0xe4>)
 8000316:	2100      	movs	r1, #0
 8000318:	5499      	strb	r1, [r3, r2]

            sprintf(msg_buff,"Received[%d]: %s\r\n",g_rx_len,g_frame_data);
 800031a:	4b15      	ldr	r3, [pc, #84]	@ (8000370 <main+0xe0>)
 800031c:	881b      	ldrh	r3, [r3, #0]
 800031e:	b29b      	uxth	r3, r3
 8000320:	461a      	mov	r2, r3
 8000322:	4b14      	ldr	r3, [pc, #80]	@ (8000374 <main+0xe4>)
 8000324:	4914      	ldr	r1, [pc, #80]	@ (8000378 <main+0xe8>)
 8000326:	480d      	ldr	r0, [pc, #52]	@ (800035c <main+0xcc>)
 8000328:	f000 fb6a 	bl	8000a00 <siprintf>

            g_rx_cmplt = 0;
 800032c:	4b0f      	ldr	r3, [pc, #60]	@ (800036c <main+0xdc>)
 800032e:	2200      	movs	r2, #0
 8000330:	701a      	strb	r2, [r3, #0]
            g_tx_cmplt = 0;
 8000332:	4b0b      	ldr	r3, [pc, #44]	@ (8000360 <main+0xd0>)
 8000334:	2200      	movs	r2, #0
 8000336:	701a      	strb	r2, [r3, #0]

            dma1_stream6_uart_tx_config((uint32_t)msg_buff,strlen(msg_buff));
 8000338:	4c08      	ldr	r4, [pc, #32]	@ (800035c <main+0xcc>)
 800033a:	4808      	ldr	r0, [pc, #32]	@ (800035c <main+0xcc>)
 800033c:	f7ff ff50 	bl	80001e0 <strlen>
 8000340:	4603      	mov	r3, r0
 8000342:	4619      	mov	r1, r3
 8000344:	4620      	mov	r0, r4
 8000346:	f000 fa0f 	bl	8000768 <dma1_stream6_uart_tx_config>
            while(!g_tx_cmplt){}
 800034a:	bf00      	nop
 800034c:	4b04      	ldr	r3, [pc, #16]	@ (8000360 <main+0xd0>)
 800034e:	781b      	ldrb	r3, [r3, #0]
 8000350:	b2db      	uxtb	r3, r3
 8000352:	2b00      	cmp	r3, #0
 8000354:	d0fa      	beq.n	800034c <main+0xbc>
        if(g_uart_error)
 8000356:	e7b6      	b.n	80002c6 <main+0x36>
 8000358:	08001348 	.word	0x08001348
 800035c:	20000070 	.word	0x20000070
 8000360:	200003a1 	.word	0x200003a1
 8000364:	200003a2 	.word	0x200003a2
 8000368:	0800135c 	.word	0x0800135c
 800036c:	200003a0 	.word	0x200003a0
 8000370:	200003a4 	.word	0x200003a4
 8000374:	200002a0 	.word	0x200002a0
 8000378:	0800136c 	.word	0x0800136c

0800037c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800037c:	b480      	push	{r7}
 800037e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000380:	bf00      	nop
 8000382:	e7fd      	b.n	8000380 <NMI_Handler+0x4>

08000384 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000384:	b480      	push	{r7}
 8000386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000388:	bf00      	nop
 800038a:	e7fd      	b.n	8000388 <HardFault_Handler+0x4>

0800038c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800038c:	b480      	push	{r7}
 800038e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000390:	bf00      	nop
 8000392:	e7fd      	b.n	8000390 <MemManage_Handler+0x4>

08000394 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000394:	b480      	push	{r7}
 8000396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000398:	bf00      	nop
 800039a:	e7fd      	b.n	8000398 <BusFault_Handler+0x4>

0800039c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800039c:	b480      	push	{r7}
 800039e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80003a0:	bf00      	nop
 80003a2:	e7fd      	b.n	80003a0 <UsageFault_Handler+0x4>

080003a4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80003a4:	b480      	push	{r7}
 80003a6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80003a8:	bf00      	nop
 80003aa:	46bd      	mov	sp, r7
 80003ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003b0:	4770      	bx	lr

080003b2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80003b2:	b480      	push	{r7}
 80003b4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80003b6:	bf00      	nop
 80003b8:	46bd      	mov	sp, r7
 80003ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003be:	4770      	bx	lr

080003c0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80003c0:	b480      	push	{r7}
 80003c2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80003c4:	bf00      	nop
 80003c6:	46bd      	mov	sp, r7
 80003c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003cc:	4770      	bx	lr

080003ce <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80003ce:	b580      	push	{r7, lr}
 80003d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80003d2:	f000 fb01 	bl	80009d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80003d6:	bf00      	nop
 80003d8:	bd80      	pop	{r7, pc}
	...

080003dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80003dc:	b580      	push	{r7, lr}
 80003de:	b086      	sub	sp, #24
 80003e0:	af00      	add	r7, sp, #0
 80003e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80003e4:	4a14      	ldr	r2, [pc, #80]	@ (8000438 <_sbrk+0x5c>)
 80003e6:	4b15      	ldr	r3, [pc, #84]	@ (800043c <_sbrk+0x60>)
 80003e8:	1ad3      	subs	r3, r2, r3
 80003ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80003ec:	697b      	ldr	r3, [r7, #20]
 80003ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80003f0:	4b13      	ldr	r3, [pc, #76]	@ (8000440 <_sbrk+0x64>)
 80003f2:	681b      	ldr	r3, [r3, #0]
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	d102      	bne.n	80003fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80003f8:	4b11      	ldr	r3, [pc, #68]	@ (8000440 <_sbrk+0x64>)
 80003fa:	4a12      	ldr	r2, [pc, #72]	@ (8000444 <_sbrk+0x68>)
 80003fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80003fe:	4b10      	ldr	r3, [pc, #64]	@ (8000440 <_sbrk+0x64>)
 8000400:	681a      	ldr	r2, [r3, #0]
 8000402:	687b      	ldr	r3, [r7, #4]
 8000404:	4413      	add	r3, r2
 8000406:	693a      	ldr	r2, [r7, #16]
 8000408:	429a      	cmp	r2, r3
 800040a:	d207      	bcs.n	800041c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800040c:	f000 fb1a 	bl	8000a44 <__errno>
 8000410:	4603      	mov	r3, r0
 8000412:	220c      	movs	r2, #12
 8000414:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000416:	f04f 33ff 	mov.w	r3, #4294967295
 800041a:	e009      	b.n	8000430 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800041c:	4b08      	ldr	r3, [pc, #32]	@ (8000440 <_sbrk+0x64>)
 800041e:	681b      	ldr	r3, [r3, #0]
 8000420:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000422:	4b07      	ldr	r3, [pc, #28]	@ (8000440 <_sbrk+0x64>)
 8000424:	681a      	ldr	r2, [r3, #0]
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	4413      	add	r3, r2
 800042a:	4a05      	ldr	r2, [pc, #20]	@ (8000440 <_sbrk+0x64>)
 800042c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800042e:	68fb      	ldr	r3, [r7, #12]
}
 8000430:	4618      	mov	r0, r3
 8000432:	3718      	adds	r7, #24
 8000434:	46bd      	mov	sp, r7
 8000436:	bd80      	pop	{r7, pc}
 8000438:	20020000 	.word	0x20020000
 800043c:	00000400 	.word	0x00000400
 8000440:	2000019c 	.word	0x2000019c
 8000444:	200004f8 	.word	0x200004f8

08000448 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000448:	b480      	push	{r7}
 800044a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800044c:	4b06      	ldr	r3, [pc, #24]	@ (8000468 <SystemInit+0x20>)
 800044e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000452:	4a05      	ldr	r2, [pc, #20]	@ (8000468 <SystemInit+0x20>)
 8000454:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000458:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800045c:	bf00      	nop
 800045e:	46bd      	mov	sp, r7
 8000460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000464:	4770      	bx	lr
 8000466:	bf00      	nop
 8000468:	e000ed00 	.word	0xe000ed00

0800046c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800046c:	b480      	push	{r7}
 800046e:	b083      	sub	sp, #12
 8000470:	af00      	add	r7, sp, #0
 8000472:	4603      	mov	r3, r0
 8000474:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000476:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800047a:	2b00      	cmp	r3, #0
 800047c:	db0b      	blt.n	8000496 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800047e:	79fb      	ldrb	r3, [r7, #7]
 8000480:	f003 021f 	and.w	r2, r3, #31
 8000484:	4907      	ldr	r1, [pc, #28]	@ (80004a4 <__NVIC_EnableIRQ+0x38>)
 8000486:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800048a:	095b      	lsrs	r3, r3, #5
 800048c:	2001      	movs	r0, #1
 800048e:	fa00 f202 	lsl.w	r2, r0, r2
 8000492:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000496:	bf00      	nop
 8000498:	370c      	adds	r7, #12
 800049a:	46bd      	mov	sp, r7
 800049c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a0:	4770      	bx	lr
 80004a2:	bf00      	nop
 80004a4:	e000e100 	.word	0xe000e100

080004a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80004a8:	b480      	push	{r7}
 80004aa:	b083      	sub	sp, #12
 80004ac:	af00      	add	r7, sp, #0
 80004ae:	4603      	mov	r3, r0
 80004b0:	6039      	str	r1, [r7, #0]
 80004b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80004b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004b8:	2b00      	cmp	r3, #0
 80004ba:	db0a      	blt.n	80004d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80004bc:	683b      	ldr	r3, [r7, #0]
 80004be:	b2da      	uxtb	r2, r3
 80004c0:	490c      	ldr	r1, [pc, #48]	@ (80004f4 <__NVIC_SetPriority+0x4c>)
 80004c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004c6:	0112      	lsls	r2, r2, #4
 80004c8:	b2d2      	uxtb	r2, r2
 80004ca:	440b      	add	r3, r1
 80004cc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80004d0:	e00a      	b.n	80004e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80004d2:	683b      	ldr	r3, [r7, #0]
 80004d4:	b2da      	uxtb	r2, r3
 80004d6:	4908      	ldr	r1, [pc, #32]	@ (80004f8 <__NVIC_SetPriority+0x50>)
 80004d8:	79fb      	ldrb	r3, [r7, #7]
 80004da:	f003 030f 	and.w	r3, r3, #15
 80004de:	3b04      	subs	r3, #4
 80004e0:	0112      	lsls	r2, r2, #4
 80004e2:	b2d2      	uxtb	r2, r2
 80004e4:	440b      	add	r3, r1
 80004e6:	761a      	strb	r2, [r3, #24]
}
 80004e8:	bf00      	nop
 80004ea:	370c      	adds	r7, #12
 80004ec:	46bd      	mov	sp, r7
 80004ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f2:	4770      	bx	lr
 80004f4:	e000e100 	.word	0xe000e100
 80004f8:	e000ed00 	.word	0xe000ed00

080004fc <get_apb1_clock>:
//}

/* ================= CLOCK GET REAL APB1 ================= */
// ===== NEW ADDED: clock config thực tế =====
static uint32_t get_apb1_clock(void)
{
 80004fc:	b480      	push	{r7}
 80004fe:	b085      	sub	sp, #20
 8000500:	af00      	add	r7, sp, #0
    uint32_t sysclk;
    uint32_t cfgr = RCC->CFGR;
 8000502:	4b11      	ldr	r3, [pc, #68]	@ (8000548 <get_apb1_clock+0x4c>)
 8000504:	689b      	ldr	r3, [r3, #8]
 8000506:	60bb      	str	r3, [r7, #8]

    if((cfgr & (3U<<2)) == 0) sysclk = 16000000;        // HSI
 8000508:	68bb      	ldr	r3, [r7, #8]
 800050a:	f003 030c 	and.w	r3, r3, #12
 800050e:	2b00      	cmp	r3, #0
 8000510:	d102      	bne.n	8000518 <get_apb1_clock+0x1c>
 8000512:	4b0e      	ldr	r3, [pc, #56]	@ (800054c <get_apb1_clock+0x50>)
 8000514:	60fb      	str	r3, [r7, #12]
 8000516:	e001      	b.n	800051c <get_apb1_clock+0x20>
    else sysclk = 16000000; // simplified (PLL not handled full)
 8000518:	4b0c      	ldr	r3, [pc, #48]	@ (800054c <get_apb1_clock+0x50>)
 800051a:	60fb      	str	r3, [r7, #12]

    uint32_t ppre1 = (cfgr >> 10) & 0x7;
 800051c:	68bb      	ldr	r3, [r7, #8]
 800051e:	0a9b      	lsrs	r3, r3, #10
 8000520:	f003 0307 	and.w	r3, r3, #7
 8000524:	607b      	str	r3, [r7, #4]

    if(ppre1 < 4) return sysclk;
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	2b03      	cmp	r3, #3
 800052a:	d801      	bhi.n	8000530 <get_apb1_clock+0x34>
 800052c:	68fb      	ldr	r3, [r7, #12]
 800052e:	e004      	b.n	800053a <get_apb1_clock+0x3e>
    else return sysclk >> (ppre1 - 3);
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	3b03      	subs	r3, #3
 8000534:	68fa      	ldr	r2, [r7, #12]
 8000536:	fa22 f303 	lsr.w	r3, r2, r3
}
 800053a:	4618      	mov	r0, r3
 800053c:	3714      	adds	r7, #20
 800053e:	46bd      	mov	sp, r7
 8000540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000544:	4770      	bx	lr
 8000546:	bf00      	nop
 8000548:	40023800 	.word	0x40023800
 800054c:	00f42400 	.word	0x00f42400

08000550 <uart_set_baudrate>:

/* ================= BAUD ================= */

static void uart_set_baudrate(uint32_t baudrate)
{
 8000550:	b580      	push	{r7, lr}
 8000552:	b084      	sub	sp, #16
 8000554:	af00      	add	r7, sp, #0
 8000556:	6078      	str	r0, [r7, #4]
    uint32_t periph_clk = get_apb1_clock();
 8000558:	f7ff ffd0 	bl	80004fc <get_apb1_clock>
 800055c:	60f8      	str	r0, [r7, #12]
    USART2->BRR = (periph_clk + (baudrate/2U))/baudrate;
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	085a      	lsrs	r2, r3, #1
 8000562:	68fb      	ldr	r3, [r7, #12]
 8000564:	441a      	add	r2, r3
 8000566:	4904      	ldr	r1, [pc, #16]	@ (8000578 <uart_set_baudrate+0x28>)
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	fbb2 f3f3 	udiv	r3, r2, r3
 800056e:	608b      	str	r3, [r1, #8]
}
 8000570:	bf00      	nop
 8000572:	3710      	adds	r7, #16
 8000574:	46bd      	mov	sp, r7
 8000576:	bd80      	pop	{r7, pc}
 8000578:	40004400 	.word	0x40004400

0800057c <uart2_rx_tx_init>:

/* ================= UART INIT ================= */

void uart2_rx_tx_init(void)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	af00      	add	r7, sp, #0
    RCC->AHB1ENR |= GPIOAEN;
 8000580:	4b36      	ldr	r3, [pc, #216]	@ (800065c <uart2_rx_tx_init+0xe0>)
 8000582:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000584:	4a35      	ldr	r2, [pc, #212]	@ (800065c <uart2_rx_tx_init+0xe0>)
 8000586:	f043 0301 	orr.w	r3, r3, #1
 800058a:	6313      	str	r3, [r2, #48]	@ 0x30

    GPIOA->MODER &= ~(0xF << 4);
 800058c:	4b34      	ldr	r3, [pc, #208]	@ (8000660 <uart2_rx_tx_init+0xe4>)
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	4a33      	ldr	r2, [pc, #204]	@ (8000660 <uart2_rx_tx_init+0xe4>)
 8000592:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000596:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |=  (0xA << 4);
 8000598:	4b31      	ldr	r3, [pc, #196]	@ (8000660 <uart2_rx_tx_init+0xe4>)
 800059a:	681b      	ldr	r3, [r3, #0]
 800059c:	4a30      	ldr	r2, [pc, #192]	@ (8000660 <uart2_rx_tx_init+0xe4>)
 800059e:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 80005a2:	6013      	str	r3, [r2, #0]

    GPIOA->AFR[0] |= (7 << 8);
 80005a4:	4b2e      	ldr	r3, [pc, #184]	@ (8000660 <uart2_rx_tx_init+0xe4>)
 80005a6:	6a1b      	ldr	r3, [r3, #32]
 80005a8:	4a2d      	ldr	r2, [pc, #180]	@ (8000660 <uart2_rx_tx_init+0xe4>)
 80005aa:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80005ae:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[0] |= (7 << 12);
 80005b0:	4b2b      	ldr	r3, [pc, #172]	@ (8000660 <uart2_rx_tx_init+0xe4>)
 80005b2:	6a1b      	ldr	r3, [r3, #32]
 80005b4:	4a2a      	ldr	r2, [pc, #168]	@ (8000660 <uart2_rx_tx_init+0xe4>)
 80005b6:	f443 43e0 	orr.w	r3, r3, #28672	@ 0x7000
 80005ba:	6213      	str	r3, [r2, #32]

    RCC->APB1ENR |= UART2EN;
 80005bc:	4b27      	ldr	r3, [pc, #156]	@ (800065c <uart2_rx_tx_init+0xe0>)
 80005be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005c0:	4a26      	ldr	r2, [pc, #152]	@ (800065c <uart2_rx_tx_init+0xe0>)
 80005c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80005c6:	6413      	str	r3, [r2, #64]	@ 0x40

    /* ===== NEW ADDED: Explicit frame config ===== */

    USART2->CR1 &= ~CR1_M;        // 8-bit word length
 80005c8:	4b26      	ldr	r3, [pc, #152]	@ (8000664 <uart2_rx_tx_init+0xe8>)
 80005ca:	68db      	ldr	r3, [r3, #12]
 80005cc:	4a25      	ldr	r2, [pc, #148]	@ (8000664 <uart2_rx_tx_init+0xe8>)
 80005ce:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80005d2:	60d3      	str	r3, [r2, #12]
    USART2->CR1 &= ~CR1_PCE;      // No parity
 80005d4:	4b23      	ldr	r3, [pc, #140]	@ (8000664 <uart2_rx_tx_init+0xe8>)
 80005d6:	68db      	ldr	r3, [r3, #12]
 80005d8:	4a22      	ldr	r2, [pc, #136]	@ (8000664 <uart2_rx_tx_init+0xe8>)
 80005da:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80005de:	60d3      	str	r3, [r2, #12]
    USART2->CR2 &= ~(3U<<12);     // 1 stop bit
 80005e0:	4b20      	ldr	r3, [pc, #128]	@ (8000664 <uart2_rx_tx_init+0xe8>)
 80005e2:	691b      	ldr	r3, [r3, #16]
 80005e4:	4a1f      	ldr	r2, [pc, #124]	@ (8000664 <uart2_rx_tx_init+0xe8>)
 80005e6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80005ea:	6113      	str	r3, [r2, #16]
    USART2->CR1 &= ~CR1_OVER8;    // Oversampling 16
 80005ec:	4b1d      	ldr	r3, [pc, #116]	@ (8000664 <uart2_rx_tx_init+0xe8>)
 80005ee:	68db      	ldr	r3, [r3, #12]
 80005f0:	4a1c      	ldr	r2, [pc, #112]	@ (8000664 <uart2_rx_tx_init+0xe8>)
 80005f2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80005f6:	60d3      	str	r3, [r2, #12]

    uart_set_baudrate(UART_BAUDRATE);
 80005f8:	f44f 30e1 	mov.w	r0, #115200	@ 0x1c200
 80005fc:	f7ff ffa8 	bl	8000550 <uart_set_baudrate>

    USART2->CR3 |= CR3_DMAT | CR3_DMAR;
 8000600:	4b18      	ldr	r3, [pc, #96]	@ (8000664 <uart2_rx_tx_init+0xe8>)
 8000602:	695b      	ldr	r3, [r3, #20]
 8000604:	4a17      	ldr	r2, [pc, #92]	@ (8000664 <uart2_rx_tx_init+0xe8>)
 8000606:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800060a:	6153      	str	r3, [r2, #20]

    USART2->CR1 |= CR1_IDLEIE;    // ===== NEW ADDED: Enable IDLE IE để detect frame end mà không cần parser phức tạp
 800060c:	4b15      	ldr	r3, [pc, #84]	@ (8000664 <uart2_rx_tx_init+0xe8>)
 800060e:	68db      	ldr	r3, [r3, #12]
 8000610:	4a14      	ldr	r2, [pc, #80]	@ (8000664 <uart2_rx_tx_init+0xe8>)
 8000612:	f043 0310 	orr.w	r3, r3, #16
 8000616:	60d3      	str	r3, [r2, #12]
    USART2->CR1 |= CR1_PEIE;      // ===== NEW ADDED: Parity error interrupt
 8000618:	4b12      	ldr	r3, [pc, #72]	@ (8000664 <uart2_rx_tx_init+0xe8>)
 800061a:	68db      	ldr	r3, [r3, #12]
 800061c:	4a11      	ldr	r2, [pc, #68]	@ (8000664 <uart2_rx_tx_init+0xe8>)
 800061e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000622:	60d3      	str	r3, [r2, #12]
    USART2->CR3 |= CR3_EIE;       // ===== NEW ADDED: Error interrupt enable (frame, noise, overrun)
 8000624:	4b0f      	ldr	r3, [pc, #60]	@ (8000664 <uart2_rx_tx_init+0xe8>)
 8000626:	695b      	ldr	r3, [r3, #20]
 8000628:	4a0e      	ldr	r2, [pc, #56]	@ (8000664 <uart2_rx_tx_init+0xe8>)
 800062a:	f043 0301 	orr.w	r3, r3, #1
 800062e:	6153      	str	r3, [r2, #20]

    USART2->CR1 |= CR1_TE | CR1_RE;
 8000630:	4b0c      	ldr	r3, [pc, #48]	@ (8000664 <uart2_rx_tx_init+0xe8>)
 8000632:	68db      	ldr	r3, [r3, #12]
 8000634:	4a0b      	ldr	r2, [pc, #44]	@ (8000664 <uart2_rx_tx_init+0xe8>)
 8000636:	f043 030c 	orr.w	r3, r3, #12
 800063a:	60d3      	str	r3, [r2, #12]

    USART2->CR1 |= CR1_UE;
 800063c:	4b09      	ldr	r3, [pc, #36]	@ (8000664 <uart2_rx_tx_init+0xe8>)
 800063e:	68db      	ldr	r3, [r3, #12]
 8000640:	4a08      	ldr	r2, [pc, #32]	@ (8000664 <uart2_rx_tx_init+0xe8>)
 8000642:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000646:	60d3      	str	r3, [r2, #12]

    NVIC_SetPriority(USART2_IRQn,1);  // ===== NEW ADDED: Priority config for USART IRQ
 8000648:	2101      	movs	r1, #1
 800064a:	2026      	movs	r0, #38	@ 0x26
 800064c:	f7ff ff2c 	bl	80004a8 <__NVIC_SetPriority>
    NVIC_EnableIRQ(USART2_IRQn);
 8000650:	2026      	movs	r0, #38	@ 0x26
 8000652:	f7ff ff0b 	bl	800046c <__NVIC_EnableIRQ>
//    TIM3->PSC = 15999;  // Assuming 16MHz APB1 clock
//    TIM3->ARR = 99;     // ===== NEW ADDED: Tăng ARR để timeout dài hơn ~100ms
//    TIM3->DIER |= (1U<<0);  // Update interrupt enable
//    NVIC_SetPriority(TIM3_IRQn, 3);
//    NVIC_EnableIRQ(TIM3_IRQn);
}
 8000656:	bf00      	nop
 8000658:	bd80      	pop	{r7, pc}
 800065a:	bf00      	nop
 800065c:	40023800 	.word	0x40023800
 8000660:	40020000 	.word	0x40020000
 8000664:	40004400 	.word	0x40004400

08000668 <dma1_init>:

/* ================= DMA INIT ================= */

void dma1_init(void)
{
 8000668:	b480      	push	{r7}
 800066a:	af00      	add	r7, sp, #0
    RCC->AHB1ENR |= DMA1EN;
 800066c:	4b05      	ldr	r3, [pc, #20]	@ (8000684 <dma1_init+0x1c>)
 800066e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000670:	4a04      	ldr	r2, [pc, #16]	@ (8000684 <dma1_init+0x1c>)
 8000672:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000676:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000678:	bf00      	nop
 800067a:	46bd      	mov	sp, r7
 800067c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000680:	4770      	bx	lr
 8000682:	bf00      	nop
 8000684:	40023800 	.word	0x40023800

08000688 <dma1_stream5_uart_rx_config>:

/* ================= RX CONFIG ================= */

void dma1_stream5_uart_rx_config(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	af00      	add	r7, sp, #0
    DMA1_Stream5->CR &= ~DMA_SCR_EN;
 800068c:	4b32      	ldr	r3, [pc, #200]	@ (8000758 <dma1_stream5_uart_rx_config+0xd0>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	4a31      	ldr	r2, [pc, #196]	@ (8000758 <dma1_stream5_uart_rx_config+0xd0>)
 8000692:	f023 0301 	bic.w	r3, r3, #1
 8000696:	6013      	str	r3, [r2, #0]
    while(DMA1_Stream5->CR & DMA_SCR_EN){}
 8000698:	bf00      	nop
 800069a:	4b2f      	ldr	r3, [pc, #188]	@ (8000758 <dma1_stream5_uart_rx_config+0xd0>)
 800069c:	681b      	ldr	r3, [r3, #0]
 800069e:	f003 0301 	and.w	r3, r3, #1
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d1f9      	bne.n	800069a <dma1_stream5_uart_rx_config+0x12>

    DMA1->HIFCR = HIFCR_CLEAR5;
 80006a6:	4b2d      	ldr	r3, [pc, #180]	@ (800075c <dma1_stream5_uart_rx_config+0xd4>)
 80006a8:	f44f 6274 	mov.w	r2, #3904	@ 0xf40
 80006ac:	60da      	str	r2, [r3, #12]

    DMA1_Stream5->PAR  = (uint32_t)&USART2->DR;
 80006ae:	4b2a      	ldr	r3, [pc, #168]	@ (8000758 <dma1_stream5_uart_rx_config+0xd0>)
 80006b0:	4a2b      	ldr	r2, [pc, #172]	@ (8000760 <dma1_stream5_uart_rx_config+0xd8>)
 80006b2:	609a      	str	r2, [r3, #8]
    DMA1_Stream5->M0AR = (uint32_t)uart_data_buffer;
 80006b4:	4b28      	ldr	r3, [pc, #160]	@ (8000758 <dma1_stream5_uart_rx_config+0xd0>)
 80006b6:	4a2b      	ldr	r2, [pc, #172]	@ (8000764 <dma1_stream5_uart_rx_config+0xdc>)
 80006b8:	60da      	str	r2, [r3, #12]
    //DMA1_Stream5->M1AR = (uint32_t)(uart_data_buffer + HALF_BUFF_SIZE);  // ===== NEW ADDED: M1AR for dual buffer
    DMA1_Stream5->NDTR = UART_DATA_BUFF_SIZE;  // ===== NEW ADDED: Sửa NDTR full size cho circular, nhưng với DBM thì NDTR là size mỗi buffer, nhưng để an toàn set full và dùng HT/TC
 80006ba:	4b27      	ldr	r3, [pc, #156]	@ (8000758 <dma1_stream5_uart_rx_config+0xd0>)
 80006bc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80006c0:	605a      	str	r2, [r3, #4]

    DMA1_Stream5->CR |= (4<<25);  // Channel 4 for UART2 RX
 80006c2:	4b25      	ldr	r3, [pc, #148]	@ (8000758 <dma1_stream5_uart_rx_config+0xd0>)
 80006c4:	681b      	ldr	r3, [r3, #0]
 80006c6:	4a24      	ldr	r2, [pc, #144]	@ (8000758 <dma1_stream5_uart_rx_config+0xd0>)
 80006c8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80006cc:	6013      	str	r3, [r2, #0]

    DMA1_Stream5->CR |= DMA_SCR_MINC;
 80006ce:	4b22      	ldr	r3, [pc, #136]	@ (8000758 <dma1_stream5_uart_rx_config+0xd0>)
 80006d0:	681b      	ldr	r3, [r3, #0]
 80006d2:	4a21      	ldr	r2, [pc, #132]	@ (8000758 <dma1_stream5_uart_rx_config+0xd0>)
 80006d4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80006d8:	6013      	str	r3, [r2, #0]
    DMA1_Stream5->CR |= DMA_SCR_CIRC;
 80006da:	4b1f      	ldr	r3, [pc, #124]	@ (8000758 <dma1_stream5_uart_rx_config+0xd0>)
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	4a1e      	ldr	r2, [pc, #120]	@ (8000758 <dma1_stream5_uart_rx_config+0xd0>)
 80006e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80006e4:	6013      	str	r3, [r2, #0]
    DMA1_Stream5->CR |= DMA_SCR_TCIE;
 80006e6:	4b1c      	ldr	r3, [pc, #112]	@ (8000758 <dma1_stream5_uart_rx_config+0xd0>)
 80006e8:	681b      	ldr	r3, [r3, #0]
 80006ea:	4a1b      	ldr	r2, [pc, #108]	@ (8000758 <dma1_stream5_uart_rx_config+0xd0>)
 80006ec:	f043 0310 	orr.w	r3, r3, #16
 80006f0:	6013      	str	r3, [r2, #0]
    DMA1_Stream5->CR |= DMA_SCR_HTIE;     // ===== NEW ADDED: Enable HTIE để process half buffer, tránh mất data
 80006f2:	4b19      	ldr	r3, [pc, #100]	@ (8000758 <dma1_stream5_uart_rx_config+0xd0>)
 80006f4:	681b      	ldr	r3, [r3, #0]
 80006f6:	4a18      	ldr	r2, [pc, #96]	@ (8000758 <dma1_stream5_uart_rx_config+0xd0>)
 80006f8:	f043 0308 	orr.w	r3, r3, #8
 80006fc:	6013      	str	r3, [r2, #0]
    DMA1_Stream5->CR |= DMA_SCR_PL_HIGH;  // ===== NEW ADDED: DMA priority high
 80006fe:	4b16      	ldr	r3, [pc, #88]	@ (8000758 <dma1_stream5_uart_rx_config+0xd0>)
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	4a15      	ldr	r2, [pc, #84]	@ (8000758 <dma1_stream5_uart_rx_config+0xd0>)
 8000704:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000708:	6013      	str	r3, [r2, #0]
    DMA1_Stream5->CR |= DMA_SCR_TEIE;
 800070a:	4b13      	ldr	r3, [pc, #76]	@ (8000758 <dma1_stream5_uart_rx_config+0xd0>)
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	4a12      	ldr	r2, [pc, #72]	@ (8000758 <dma1_stream5_uart_rx_config+0xd0>)
 8000710:	f043 0304 	orr.w	r3, r3, #4
 8000714:	6013      	str	r3, [r2, #0]
    DMA1_Stream5->CR |= DMA_SCR_DBM;      // ===== NEW ADDED: Enable double buffer mode
 8000716:	4b10      	ldr	r3, [pc, #64]	@ (8000758 <dma1_stream5_uart_rx_config+0xd0>)
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	4a0f      	ldr	r2, [pc, #60]	@ (8000758 <dma1_stream5_uart_rx_config+0xd0>)
 800071c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000720:	6013      	str	r3, [r2, #0]

    /* ===== NEW ADDED FIFO ===== */
//    DMA1_Stream5->FCR |= DMA_SFCR_DMDIS;
//    DMA1_Stream5->FCR |= DMA_SFCR_FTH_FULL;
    // ===== SỬA QUAN TRỌNG: TẮT FIFO (direct mode) + TẮT DBM =====
    DMA1_Stream5->FCR &= ~DMA_SFCR_DMDIS;   // Tắt FIFO
 8000722:	4b0d      	ldr	r3, [pc, #52]	@ (8000758 <dma1_stream5_uart_rx_config+0xd0>)
 8000724:	695b      	ldr	r3, [r3, #20]
 8000726:	4a0c      	ldr	r2, [pc, #48]	@ (8000758 <dma1_stream5_uart_rx_config+0xd0>)
 8000728:	f023 0304 	bic.w	r3, r3, #4
 800072c:	6153      	str	r3, [r2, #20]
    // Không set FTH
    DMA1_Stream5->CR &= ~(1U<<18);          // Tắt DBM (double buffer)
 800072e:	4b0a      	ldr	r3, [pc, #40]	@ (8000758 <dma1_stream5_uart_rx_config+0xd0>)
 8000730:	681b      	ldr	r3, [r3, #0]
 8000732:	4a09      	ldr	r2, [pc, #36]	@ (8000758 <dma1_stream5_uart_rx_config+0xd0>)
 8000734:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000738:	6013      	str	r3, [r2, #0]

    NVIC_SetPriority(DMA1_Stream5_IRQn,2);
 800073a:	2102      	movs	r1, #2
 800073c:	2010      	movs	r0, #16
 800073e:	f7ff feb3 	bl	80004a8 <__NVIC_SetPriority>
    NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000742:	2010      	movs	r0, #16
 8000744:	f7ff fe92 	bl	800046c <__NVIC_EnableIRQ>

    DMA1_Stream5->CR |= DMA_SCR_EN;
 8000748:	4b03      	ldr	r3, [pc, #12]	@ (8000758 <dma1_stream5_uart_rx_config+0xd0>)
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	4a02      	ldr	r2, [pc, #8]	@ (8000758 <dma1_stream5_uart_rx_config+0xd0>)
 800074e:	f043 0301 	orr.w	r3, r3, #1
 8000752:	6013      	str	r3, [r2, #0]
}
 8000754:	bf00      	nop
 8000756:	bd80      	pop	{r7, pc}
 8000758:	40026088 	.word	0x40026088
 800075c:	40026000 	.word	0x40026000
 8000760:	40004404 	.word	0x40004404
 8000764:	200001a0 	.word	0x200001a0

08000768 <dma1_stream6_uart_tx_config>:

/* ================= TX CONFIG ================= */

void dma1_stream6_uart_tx_config(uint32_t msg_to_snd, uint32_t msg_len)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	b082      	sub	sp, #8
 800076c:	af00      	add	r7, sp, #0
 800076e:	6078      	str	r0, [r7, #4]
 8000770:	6039      	str	r1, [r7, #0]
    DMA1_Stream6->CR &= ~DMA_SCR_EN;
 8000772:	4b2a      	ldr	r3, [pc, #168]	@ (800081c <dma1_stream6_uart_tx_config+0xb4>)
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	4a29      	ldr	r2, [pc, #164]	@ (800081c <dma1_stream6_uart_tx_config+0xb4>)
 8000778:	f023 0301 	bic.w	r3, r3, #1
 800077c:	6013      	str	r3, [r2, #0]
    while(DMA1_Stream6->CR & DMA_SCR_EN){}
 800077e:	bf00      	nop
 8000780:	4b26      	ldr	r3, [pc, #152]	@ (800081c <dma1_stream6_uart_tx_config+0xb4>)
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	f003 0301 	and.w	r3, r3, #1
 8000788:	2b00      	cmp	r3, #0
 800078a:	d1f9      	bne.n	8000780 <dma1_stream6_uart_tx_config+0x18>

    DMA1->HIFCR = HIFCR_CLEAR6;
 800078c:	4b24      	ldr	r3, [pc, #144]	@ (8000820 <dma1_stream6_uart_tx_config+0xb8>)
 800078e:	f44f 1274 	mov.w	r2, #3997696	@ 0x3d0000
 8000792:	60da      	str	r2, [r3, #12]

    DMA1_Stream6->PAR  = (uint32_t)&USART2->DR;
 8000794:	4b21      	ldr	r3, [pc, #132]	@ (800081c <dma1_stream6_uart_tx_config+0xb4>)
 8000796:	4a23      	ldr	r2, [pc, #140]	@ (8000824 <dma1_stream6_uart_tx_config+0xbc>)
 8000798:	609a      	str	r2, [r3, #8]
    DMA1_Stream6->M0AR = msg_to_snd;
 800079a:	4a20      	ldr	r2, [pc, #128]	@ (800081c <dma1_stream6_uart_tx_config+0xb4>)
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	60d3      	str	r3, [r2, #12]
    DMA1_Stream6->NDTR = msg_len;
 80007a0:	4a1e      	ldr	r2, [pc, #120]	@ (800081c <dma1_stream6_uart_tx_config+0xb4>)
 80007a2:	683b      	ldr	r3, [r7, #0]
 80007a4:	6053      	str	r3, [r2, #4]

    DMA1_Stream6->CR |= (4<<25);
 80007a6:	4b1d      	ldr	r3, [pc, #116]	@ (800081c <dma1_stream6_uart_tx_config+0xb4>)
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	4a1c      	ldr	r2, [pc, #112]	@ (800081c <dma1_stream6_uart_tx_config+0xb4>)
 80007ac:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80007b0:	6013      	str	r3, [r2, #0]
    DMA1_Stream6->CR |= DMA_SCR_MINC;
 80007b2:	4b1a      	ldr	r3, [pc, #104]	@ (800081c <dma1_stream6_uart_tx_config+0xb4>)
 80007b4:	681b      	ldr	r3, [r3, #0]
 80007b6:	4a19      	ldr	r2, [pc, #100]	@ (800081c <dma1_stream6_uart_tx_config+0xb4>)
 80007b8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80007bc:	6013      	str	r3, [r2, #0]
    DMA1_Stream6->CR |= (1<<6);
 80007be:	4b17      	ldr	r3, [pc, #92]	@ (800081c <dma1_stream6_uart_tx_config+0xb4>)
 80007c0:	681b      	ldr	r3, [r3, #0]
 80007c2:	4a16      	ldr	r2, [pc, #88]	@ (800081c <dma1_stream6_uart_tx_config+0xb4>)
 80007c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80007c8:	6013      	str	r3, [r2, #0]
    DMA1_Stream6->CR |= DMA_SCR_TCIE;
 80007ca:	4b14      	ldr	r3, [pc, #80]	@ (800081c <dma1_stream6_uart_tx_config+0xb4>)
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	4a13      	ldr	r2, [pc, #76]	@ (800081c <dma1_stream6_uart_tx_config+0xb4>)
 80007d0:	f043 0310 	orr.w	r3, r3, #16
 80007d4:	6013      	str	r3, [r2, #0]
    DMA1_Stream6->CR |= DMA_SCR_PL_HIGH;
 80007d6:	4b11      	ldr	r3, [pc, #68]	@ (800081c <dma1_stream6_uart_tx_config+0xb4>)
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	4a10      	ldr	r2, [pc, #64]	@ (800081c <dma1_stream6_uart_tx_config+0xb4>)
 80007dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80007e0:	6013      	str	r3, [r2, #0]

    DMA1_Stream6->FCR |= DMA_SFCR_DMDIS;
 80007e2:	4b0e      	ldr	r3, [pc, #56]	@ (800081c <dma1_stream6_uart_tx_config+0xb4>)
 80007e4:	695b      	ldr	r3, [r3, #20]
 80007e6:	4a0d      	ldr	r2, [pc, #52]	@ (800081c <dma1_stream6_uart_tx_config+0xb4>)
 80007e8:	f043 0304 	orr.w	r3, r3, #4
 80007ec:	6153      	str	r3, [r2, #20]
    DMA1_Stream6->FCR |= DMA_SFCR_FTH_FULL;
 80007ee:	4b0b      	ldr	r3, [pc, #44]	@ (800081c <dma1_stream6_uart_tx_config+0xb4>)
 80007f0:	695b      	ldr	r3, [r3, #20]
 80007f2:	4a0a      	ldr	r2, [pc, #40]	@ (800081c <dma1_stream6_uart_tx_config+0xb4>)
 80007f4:	f043 0303 	orr.w	r3, r3, #3
 80007f8:	6153      	str	r3, [r2, #20]

    NVIC_SetPriority(DMA1_Stream6_IRQn,2);
 80007fa:	2102      	movs	r1, #2
 80007fc:	2011      	movs	r0, #17
 80007fe:	f7ff fe53 	bl	80004a8 <__NVIC_SetPriority>
    NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000802:	2011      	movs	r0, #17
 8000804:	f7ff fe32 	bl	800046c <__NVIC_EnableIRQ>

    DMA1_Stream6->CR |= DMA_SCR_EN;
 8000808:	4b04      	ldr	r3, [pc, #16]	@ (800081c <dma1_stream6_uart_tx_config+0xb4>)
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	4a03      	ldr	r2, [pc, #12]	@ (800081c <dma1_stream6_uart_tx_config+0xb4>)
 800080e:	f043 0301 	orr.w	r3, r3, #1
 8000812:	6013      	str	r3, [r2, #0]
}
 8000814:	bf00      	nop
 8000816:	3708      	adds	r7, #8
 8000818:	46bd      	mov	sp, r7
 800081a:	bd80      	pop	{r7, pc}
 800081c:	400260a0 	.word	0x400260a0
 8000820:	40026000 	.word	0x40026000
 8000824:	40004404 	.word	0x40004404

08000828 <DMA1_Stream6_IRQHandler>:

/* ================= DMA IRQ ================= */

void DMA1_Stream6_IRQHandler(void)
{
 8000828:	b480      	push	{r7}
 800082a:	af00      	add	r7, sp, #0
    if(DMA1->HISR & HIFSR_TCIF6)
 800082c:	4b0f      	ldr	r3, [pc, #60]	@ (800086c <DMA1_Stream6_IRQHandler+0x44>)
 800082e:	685b      	ldr	r3, [r3, #4]
 8000830:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000834:	2b00      	cmp	r3, #0
 8000836:	d006      	beq.n	8000846 <DMA1_Stream6_IRQHandler+0x1e>
    {
        g_tx_cmplt = 1;
 8000838:	4b0d      	ldr	r3, [pc, #52]	@ (8000870 <DMA1_Stream6_IRQHandler+0x48>)
 800083a:	2201      	movs	r2, #1
 800083c:	701a      	strb	r2, [r3, #0]
        DMA1->HIFCR = HIFCR_CLEAR6;
 800083e:	4b0b      	ldr	r3, [pc, #44]	@ (800086c <DMA1_Stream6_IRQHandler+0x44>)
 8000840:	f44f 1274 	mov.w	r2, #3997696	@ 0x3d0000
 8000844:	60da      	str	r2, [r3, #12]
    }
    if(DMA1->HISR & HIFSR_TEIF6)  // ===== NEW ADDED: Handle transfer error for TX
 8000846:	4b09      	ldr	r3, [pc, #36]	@ (800086c <DMA1_Stream6_IRQHandler+0x44>)
 8000848:	685b      	ldr	r3, [r3, #4]
 800084a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800084e:	2b00      	cmp	r3, #0
 8000850:	d006      	beq.n	8000860 <DMA1_Stream6_IRQHandler+0x38>
    {
        g_uart_error = 1;
 8000852:	4b08      	ldr	r3, [pc, #32]	@ (8000874 <DMA1_Stream6_IRQHandler+0x4c>)
 8000854:	2201      	movs	r2, #1
 8000856:	701a      	strb	r2, [r3, #0]
        DMA1->HIFCR = (1U<<19);  // Clear TEIF6
 8000858:	4b04      	ldr	r3, [pc, #16]	@ (800086c <DMA1_Stream6_IRQHandler+0x44>)
 800085a:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800085e:	60da      	str	r2, [r3, #12]
    }
}
 8000860:	bf00      	nop
 8000862:	46bd      	mov	sp, r7
 8000864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000868:	4770      	bx	lr
 800086a:	bf00      	nop
 800086c:	40026000 	.word	0x40026000
 8000870:	200003a1 	.word	0x200003a1
 8000874:	200003a2 	.word	0x200003a2

08000878 <DMA1_Stream5_IRQHandler>:

void DMA1_Stream5_IRQHandler(void)
{
 8000878:	b480      	push	{r7}
 800087a:	af00      	add	r7, sp, #0
    if(DMA1->HISR & HIFSR_HTIF5)
 800087c:	4b12      	ldr	r3, [pc, #72]	@ (80008c8 <DMA1_Stream5_IRQHandler+0x50>)
 800087e:	685b      	ldr	r3, [r3, #4]
 8000880:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000884:	2b00      	cmp	r3, #0
 8000886:	d003      	beq.n	8000890 <DMA1_Stream5_IRQHandler+0x18>
    {
        DMA1->HIFCR = (1U<<10);  // Clear HTIF5
 8000888:	4b0f      	ldr	r3, [pc, #60]	@ (80008c8 <DMA1_Stream5_IRQHandler+0x50>)
 800088a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800088e:	60da      	str	r2, [r3, #12]
        // ===== NEW ADDED: Process half buffer nếu cần, nhưng với IDLE thì không bắt buộc
    }

    if(DMA1->HISR & HIFSR_TCIF5)
 8000890:	4b0d      	ldr	r3, [pc, #52]	@ (80008c8 <DMA1_Stream5_IRQHandler+0x50>)
 8000892:	685b      	ldr	r3, [r3, #4]
 8000894:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000898:	2b00      	cmp	r3, #0
 800089a:	d003      	beq.n	80008a4 <DMA1_Stream5_IRQHandler+0x2c>
    {
        DMA1->HIFCR = (1U<<11);
 800089c:	4b0a      	ldr	r3, [pc, #40]	@ (80008c8 <DMA1_Stream5_IRQHandler+0x50>)
 800089e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80008a2:	60da      	str	r2, [r3, #12]

        // Với circular DBM, TC nghĩa là buffer đầy, nhưng với IDLE, ta dùng IDLE để set cmplt
        // Có thể add logic process buffer ở đây nếu overflow, nhưng tạm không để đơn giản
    }

    if(DMA1->HISR & HIFSR_TEIF5)  // ===== NEW ADDED: Handle transfer error for RX
 80008a4:	4b08      	ldr	r3, [pc, #32]	@ (80008c8 <DMA1_Stream5_IRQHandler+0x50>)
 80008a6:	685b      	ldr	r3, [r3, #4]
 80008a8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d006      	beq.n	80008be <DMA1_Stream5_IRQHandler+0x46>
    {
        g_uart_error = 1;
 80008b0:	4b06      	ldr	r3, [pc, #24]	@ (80008cc <DMA1_Stream5_IRQHandler+0x54>)
 80008b2:	2201      	movs	r2, #1
 80008b4:	701a      	strb	r2, [r3, #0]
        DMA1->HIFCR = (1U<<9);  // Clear TEIF5
 80008b6:	4b04      	ldr	r3, [pc, #16]	@ (80008c8 <DMA1_Stream5_IRQHandler+0x50>)
 80008b8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80008bc:	60da      	str	r2, [r3, #12]
    }
}
 80008be:	bf00      	nop
 80008c0:	46bd      	mov	sp, r7
 80008c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c6:	4770      	bx	lr
 80008c8:	40026000 	.word	0x40026000
 80008cc:	200003a2 	.word	0x200003a2

080008d0 <USART2_IRQHandler>:

/* ================= USART IRQ ================= */

/* ================================================================ */
void USART2_IRQHandler(void)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b082      	sub	sp, #8
 80008d4:	af00      	add	r7, sp, #0
    /* === ERROR HANDLING === */
    if(USART2->SR & (SR_ORE | SR_NE | SR_FE | SR_PE))  // ===== NEW ADDED: Error handling for overrun, noise, framing, parity
 80008d6:	4b24      	ldr	r3, [pc, #144]	@ (8000968 <USART2_IRQHandler+0x98>)
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	f003 030f 	and.w	r3, r3, #15
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d009      	beq.n	80008f6 <USART2_IRQHandler+0x26>
    {
        volatile uint32_t temp;
        temp = USART2->SR;
 80008e2:	4b21      	ldr	r3, [pc, #132]	@ (8000968 <USART2_IRQHandler+0x98>)
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	607b      	str	r3, [r7, #4]
        temp = USART2->DR;
 80008e8:	4b1f      	ldr	r3, [pc, #124]	@ (8000968 <USART2_IRQHandler+0x98>)
 80008ea:	685b      	ldr	r3, [r3, #4]
 80008ec:	607b      	str	r3, [r7, #4]
        g_uart_error = 1;  // ===== NEW ADDED: Set error flag on UART errors
 80008ee:	4b1f      	ldr	r3, [pc, #124]	@ (800096c <USART2_IRQHandler+0x9c>)
 80008f0:	2201      	movs	r2, #1
 80008f2:	701a      	strb	r2, [r3, #0]
        (void)temp;  // ===== NEW ADDED: Suppress unused warning
 80008f4:	687b      	ldr	r3, [r7, #4]
//
//        g_rx_len = UART_DATA_BUFF_SIZE - DMA1_Stream5->NDTR;  // Tính length received
//        memcpy(g_frame_data, uart_data_buffer, g_rx_len);     // ===== NEW ADDED: Copy to g_frame_data để main echo, tránh overwrite
//        g_rx_cmplt = 1;
//    }
    if(USART2->SR & SR_IDLE)
 80008f6:	4b1c      	ldr	r3, [pc, #112]	@ (8000968 <USART2_IRQHandler+0x98>)
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	f003 0310 	and.w	r3, r3, #16
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d02e      	beq.n	8000960 <USART2_IRQHandler+0x90>
    {
            volatile uint32_t temp = USART2->SR;
 8000902:	4b19      	ldr	r3, [pc, #100]	@ (8000968 <USART2_IRQHandler+0x98>)
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	603b      	str	r3, [r7, #0]
            temp = USART2->DR;
 8000908:	4b17      	ldr	r3, [pc, #92]	@ (8000968 <USART2_IRQHandler+0x98>)
 800090a:	685b      	ldr	r3, [r3, #4]
 800090c:	603b      	str	r3, [r7, #0]
            (void)temp;
 800090e:	683b      	ldr	r3, [r7, #0]

            g_rx_len = UART_DATA_BUFF_SIZE - DMA1_Stream5->NDTR;
 8000910:	4b17      	ldr	r3, [pc, #92]	@ (8000970 <USART2_IRQHandler+0xa0>)
 8000912:	685b      	ldr	r3, [r3, #4]
 8000914:	b29b      	uxth	r3, r3
 8000916:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 800091a:	b29a      	uxth	r2, r3
 800091c:	4b15      	ldr	r3, [pc, #84]	@ (8000974 <USART2_IRQHandler+0xa4>)
 800091e:	801a      	strh	r2, [r3, #0]

            if(g_rx_len > 0 && g_rx_len < sizeof(g_frame_data))
 8000920:	4b14      	ldr	r3, [pc, #80]	@ (8000974 <USART2_IRQHandler+0xa4>)
 8000922:	881b      	ldrh	r3, [r3, #0]
 8000924:	b29b      	uxth	r3, r3
 8000926:	2b00      	cmp	r3, #0
 8000928:	d016      	beq.n	8000958 <USART2_IRQHandler+0x88>
 800092a:	4b12      	ldr	r3, [pc, #72]	@ (8000974 <USART2_IRQHandler+0xa4>)
 800092c:	881b      	ldrh	r3, [r3, #0]
 800092e:	b29b      	uxth	r3, r3
 8000930:	2bff      	cmp	r3, #255	@ 0xff
 8000932:	d811      	bhi.n	8000958 <USART2_IRQHandler+0x88>
            {
                memcpy(g_frame_data, uart_data_buffer, g_rx_len);
 8000934:	4b0f      	ldr	r3, [pc, #60]	@ (8000974 <USART2_IRQHandler+0xa4>)
 8000936:	881b      	ldrh	r3, [r3, #0]
 8000938:	b29b      	uxth	r3, r3
 800093a:	461a      	mov	r2, r3
 800093c:	490e      	ldr	r1, [pc, #56]	@ (8000978 <USART2_IRQHandler+0xa8>)
 800093e:	480f      	ldr	r0, [pc, #60]	@ (800097c <USART2_IRQHandler+0xac>)
 8000940:	f000 f8ac 	bl	8000a9c <memcpy>
                g_frame_data[g_rx_len] = '\0';
 8000944:	4b0b      	ldr	r3, [pc, #44]	@ (8000974 <USART2_IRQHandler+0xa4>)
 8000946:	881b      	ldrh	r3, [r3, #0]
 8000948:	b29b      	uxth	r3, r3
 800094a:	461a      	mov	r2, r3
 800094c:	4b0b      	ldr	r3, [pc, #44]	@ (800097c <USART2_IRQHandler+0xac>)
 800094e:	2100      	movs	r1, #0
 8000950:	5499      	strb	r1, [r3, r2]
                g_rx_cmplt = 1;
 8000952:	4b0b      	ldr	r3, [pc, #44]	@ (8000980 <USART2_IRQHandler+0xb0>)
 8000954:	2201      	movs	r2, #1
 8000956:	701a      	strb	r2, [r3, #0]
            }

            // ===== QUAN TRỌNG: Reset DMA pointer về đầu buffer =====
            DMA1_Stream5->NDTR = UART_DATA_BUFF_SIZE;
 8000958:	4b05      	ldr	r3, [pc, #20]	@ (8000970 <USART2_IRQHandler+0xa0>)
 800095a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800095e:	605a      	str	r2, [r3, #4]
    }
}
 8000960:	bf00      	nop
 8000962:	3708      	adds	r7, #8
 8000964:	46bd      	mov	sp, r7
 8000966:	bd80      	pop	{r7, pc}
 8000968:	40004400 	.word	0x40004400
 800096c:	200003a2 	.word	0x200003a2
 8000970:	40026088 	.word	0x40026088
 8000974:	200003a4 	.word	0x200003a4
 8000978:	200001a0 	.word	0x200001a0
 800097c:	200002a0 	.word	0x200002a0
 8000980:	200003a0 	.word	0x200003a0

08000984 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000984:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80009bc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000988:	f7ff fd5e 	bl	8000448 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800098c:	480c      	ldr	r0, [pc, #48]	@ (80009c0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800098e:	490d      	ldr	r1, [pc, #52]	@ (80009c4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000990:	4a0d      	ldr	r2, [pc, #52]	@ (80009c8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000992:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000994:	e002      	b.n	800099c <LoopCopyDataInit>

08000996 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000996:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000998:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800099a:	3304      	adds	r3, #4

0800099c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800099c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800099e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009a0:	d3f9      	bcc.n	8000996 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009a2:	4a0a      	ldr	r2, [pc, #40]	@ (80009cc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80009a4:	4c0a      	ldr	r4, [pc, #40]	@ (80009d0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80009a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009a8:	e001      	b.n	80009ae <LoopFillZerobss>

080009aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009ac:	3204      	adds	r2, #4

080009ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009b0:	d3fb      	bcc.n	80009aa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80009b2:	f000 f84d 	bl	8000a50 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80009b6:	f7ff fc6b 	bl	8000290 <main>
  bx  lr    
 80009ba:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80009bc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80009c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009c4:	20000054 	.word	0x20000054
  ldr r2, =_sidata
 80009c8:	080013c4 	.word	0x080013c4
  ldr r2, =_sbss
 80009cc:	20000054 	.word	0x20000054
  ldr r4, =_ebss
 80009d0:	200004f4 	.word	0x200004f4

080009d4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80009d4:	e7fe      	b.n	80009d4 <ADC_IRQHandler>
	...

080009d8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009d8:	b480      	push	{r7}
 80009da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80009dc:	4b06      	ldr	r3, [pc, #24]	@ (80009f8 <HAL_IncTick+0x20>)
 80009de:	781b      	ldrb	r3, [r3, #0]
 80009e0:	461a      	mov	r2, r3
 80009e2:	4b06      	ldr	r3, [pc, #24]	@ (80009fc <HAL_IncTick+0x24>)
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	4413      	add	r3, r2
 80009e8:	4a04      	ldr	r2, [pc, #16]	@ (80009fc <HAL_IncTick+0x24>)
 80009ea:	6013      	str	r3, [r2, #0]
}
 80009ec:	bf00      	nop
 80009ee:	46bd      	mov	sp, r7
 80009f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f4:	4770      	bx	lr
 80009f6:	bf00      	nop
 80009f8:	20000000 	.word	0x20000000
 80009fc:	200003a8 	.word	0x200003a8

08000a00 <siprintf>:
 8000a00:	b40e      	push	{r1, r2, r3}
 8000a02:	b510      	push	{r4, lr}
 8000a04:	b09d      	sub	sp, #116	@ 0x74
 8000a06:	ab1f      	add	r3, sp, #124	@ 0x7c
 8000a08:	9002      	str	r0, [sp, #8]
 8000a0a:	9006      	str	r0, [sp, #24]
 8000a0c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8000a10:	480a      	ldr	r0, [pc, #40]	@ (8000a3c <siprintf+0x3c>)
 8000a12:	9107      	str	r1, [sp, #28]
 8000a14:	9104      	str	r1, [sp, #16]
 8000a16:	490a      	ldr	r1, [pc, #40]	@ (8000a40 <siprintf+0x40>)
 8000a18:	f853 2b04 	ldr.w	r2, [r3], #4
 8000a1c:	9105      	str	r1, [sp, #20]
 8000a1e:	2400      	movs	r4, #0
 8000a20:	a902      	add	r1, sp, #8
 8000a22:	6800      	ldr	r0, [r0, #0]
 8000a24:	9301      	str	r3, [sp, #4]
 8000a26:	941b      	str	r4, [sp, #108]	@ 0x6c
 8000a28:	f000 f99a 	bl	8000d60 <_svfiprintf_r>
 8000a2c:	9b02      	ldr	r3, [sp, #8]
 8000a2e:	701c      	strb	r4, [r3, #0]
 8000a30:	b01d      	add	sp, #116	@ 0x74
 8000a32:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000a36:	b003      	add	sp, #12
 8000a38:	4770      	bx	lr
 8000a3a:	bf00      	nop
 8000a3c:	20000004 	.word	0x20000004
 8000a40:	ffff0208 	.word	0xffff0208

08000a44 <__errno>:
 8000a44:	4b01      	ldr	r3, [pc, #4]	@ (8000a4c <__errno+0x8>)
 8000a46:	6818      	ldr	r0, [r3, #0]
 8000a48:	4770      	bx	lr
 8000a4a:	bf00      	nop
 8000a4c:	20000004 	.word	0x20000004

08000a50 <__libc_init_array>:
 8000a50:	b570      	push	{r4, r5, r6, lr}
 8000a52:	4d0d      	ldr	r5, [pc, #52]	@ (8000a88 <__libc_init_array+0x38>)
 8000a54:	4c0d      	ldr	r4, [pc, #52]	@ (8000a8c <__libc_init_array+0x3c>)
 8000a56:	1b64      	subs	r4, r4, r5
 8000a58:	10a4      	asrs	r4, r4, #2
 8000a5a:	2600      	movs	r6, #0
 8000a5c:	42a6      	cmp	r6, r4
 8000a5e:	d109      	bne.n	8000a74 <__libc_init_array+0x24>
 8000a60:	4d0b      	ldr	r5, [pc, #44]	@ (8000a90 <__libc_init_array+0x40>)
 8000a62:	4c0c      	ldr	r4, [pc, #48]	@ (8000a94 <__libc_init_array+0x44>)
 8000a64:	f000 fc64 	bl	8001330 <_init>
 8000a68:	1b64      	subs	r4, r4, r5
 8000a6a:	10a4      	asrs	r4, r4, #2
 8000a6c:	2600      	movs	r6, #0
 8000a6e:	42a6      	cmp	r6, r4
 8000a70:	d105      	bne.n	8000a7e <__libc_init_array+0x2e>
 8000a72:	bd70      	pop	{r4, r5, r6, pc}
 8000a74:	f855 3b04 	ldr.w	r3, [r5], #4
 8000a78:	4798      	blx	r3
 8000a7a:	3601      	adds	r6, #1
 8000a7c:	e7ee      	b.n	8000a5c <__libc_init_array+0xc>
 8000a7e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000a82:	4798      	blx	r3
 8000a84:	3601      	adds	r6, #1
 8000a86:	e7f2      	b.n	8000a6e <__libc_init_array+0x1e>
 8000a88:	080013bc 	.word	0x080013bc
 8000a8c:	080013bc 	.word	0x080013bc
 8000a90:	080013bc 	.word	0x080013bc
 8000a94:	080013c0 	.word	0x080013c0

08000a98 <__retarget_lock_acquire_recursive>:
 8000a98:	4770      	bx	lr

08000a9a <__retarget_lock_release_recursive>:
 8000a9a:	4770      	bx	lr

08000a9c <memcpy>:
 8000a9c:	440a      	add	r2, r1
 8000a9e:	4291      	cmp	r1, r2
 8000aa0:	f100 33ff 	add.w	r3, r0, #4294967295
 8000aa4:	d100      	bne.n	8000aa8 <memcpy+0xc>
 8000aa6:	4770      	bx	lr
 8000aa8:	b510      	push	{r4, lr}
 8000aaa:	f811 4b01 	ldrb.w	r4, [r1], #1
 8000aae:	f803 4f01 	strb.w	r4, [r3, #1]!
 8000ab2:	4291      	cmp	r1, r2
 8000ab4:	d1f9      	bne.n	8000aaa <memcpy+0xe>
 8000ab6:	bd10      	pop	{r4, pc}

08000ab8 <_free_r>:
 8000ab8:	b538      	push	{r3, r4, r5, lr}
 8000aba:	4605      	mov	r5, r0
 8000abc:	2900      	cmp	r1, #0
 8000abe:	d041      	beq.n	8000b44 <_free_r+0x8c>
 8000ac0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8000ac4:	1f0c      	subs	r4, r1, #4
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	bfb8      	it	lt
 8000aca:	18e4      	addlt	r4, r4, r3
 8000acc:	f000 f8e0 	bl	8000c90 <__malloc_lock>
 8000ad0:	4a1d      	ldr	r2, [pc, #116]	@ (8000b48 <_free_r+0x90>)
 8000ad2:	6813      	ldr	r3, [r2, #0]
 8000ad4:	b933      	cbnz	r3, 8000ae4 <_free_r+0x2c>
 8000ad6:	6063      	str	r3, [r4, #4]
 8000ad8:	6014      	str	r4, [r2, #0]
 8000ada:	4628      	mov	r0, r5
 8000adc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ae0:	f000 b8dc 	b.w	8000c9c <__malloc_unlock>
 8000ae4:	42a3      	cmp	r3, r4
 8000ae6:	d908      	bls.n	8000afa <_free_r+0x42>
 8000ae8:	6820      	ldr	r0, [r4, #0]
 8000aea:	1821      	adds	r1, r4, r0
 8000aec:	428b      	cmp	r3, r1
 8000aee:	bf01      	itttt	eq
 8000af0:	6819      	ldreq	r1, [r3, #0]
 8000af2:	685b      	ldreq	r3, [r3, #4]
 8000af4:	1809      	addeq	r1, r1, r0
 8000af6:	6021      	streq	r1, [r4, #0]
 8000af8:	e7ed      	b.n	8000ad6 <_free_r+0x1e>
 8000afa:	461a      	mov	r2, r3
 8000afc:	685b      	ldr	r3, [r3, #4]
 8000afe:	b10b      	cbz	r3, 8000b04 <_free_r+0x4c>
 8000b00:	42a3      	cmp	r3, r4
 8000b02:	d9fa      	bls.n	8000afa <_free_r+0x42>
 8000b04:	6811      	ldr	r1, [r2, #0]
 8000b06:	1850      	adds	r0, r2, r1
 8000b08:	42a0      	cmp	r0, r4
 8000b0a:	d10b      	bne.n	8000b24 <_free_r+0x6c>
 8000b0c:	6820      	ldr	r0, [r4, #0]
 8000b0e:	4401      	add	r1, r0
 8000b10:	1850      	adds	r0, r2, r1
 8000b12:	4283      	cmp	r3, r0
 8000b14:	6011      	str	r1, [r2, #0]
 8000b16:	d1e0      	bne.n	8000ada <_free_r+0x22>
 8000b18:	6818      	ldr	r0, [r3, #0]
 8000b1a:	685b      	ldr	r3, [r3, #4]
 8000b1c:	6053      	str	r3, [r2, #4]
 8000b1e:	4408      	add	r0, r1
 8000b20:	6010      	str	r0, [r2, #0]
 8000b22:	e7da      	b.n	8000ada <_free_r+0x22>
 8000b24:	d902      	bls.n	8000b2c <_free_r+0x74>
 8000b26:	230c      	movs	r3, #12
 8000b28:	602b      	str	r3, [r5, #0]
 8000b2a:	e7d6      	b.n	8000ada <_free_r+0x22>
 8000b2c:	6820      	ldr	r0, [r4, #0]
 8000b2e:	1821      	adds	r1, r4, r0
 8000b30:	428b      	cmp	r3, r1
 8000b32:	bf04      	itt	eq
 8000b34:	6819      	ldreq	r1, [r3, #0]
 8000b36:	685b      	ldreq	r3, [r3, #4]
 8000b38:	6063      	str	r3, [r4, #4]
 8000b3a:	bf04      	itt	eq
 8000b3c:	1809      	addeq	r1, r1, r0
 8000b3e:	6021      	streq	r1, [r4, #0]
 8000b40:	6054      	str	r4, [r2, #4]
 8000b42:	e7ca      	b.n	8000ada <_free_r+0x22>
 8000b44:	bd38      	pop	{r3, r4, r5, pc}
 8000b46:	bf00      	nop
 8000b48:	200004f0 	.word	0x200004f0

08000b4c <sbrk_aligned>:
 8000b4c:	b570      	push	{r4, r5, r6, lr}
 8000b4e:	4e0f      	ldr	r6, [pc, #60]	@ (8000b8c <sbrk_aligned+0x40>)
 8000b50:	460c      	mov	r4, r1
 8000b52:	6831      	ldr	r1, [r6, #0]
 8000b54:	4605      	mov	r5, r0
 8000b56:	b911      	cbnz	r1, 8000b5e <sbrk_aligned+0x12>
 8000b58:	f000 fba4 	bl	80012a4 <_sbrk_r>
 8000b5c:	6030      	str	r0, [r6, #0]
 8000b5e:	4621      	mov	r1, r4
 8000b60:	4628      	mov	r0, r5
 8000b62:	f000 fb9f 	bl	80012a4 <_sbrk_r>
 8000b66:	1c43      	adds	r3, r0, #1
 8000b68:	d103      	bne.n	8000b72 <sbrk_aligned+0x26>
 8000b6a:	f04f 34ff 	mov.w	r4, #4294967295
 8000b6e:	4620      	mov	r0, r4
 8000b70:	bd70      	pop	{r4, r5, r6, pc}
 8000b72:	1cc4      	adds	r4, r0, #3
 8000b74:	f024 0403 	bic.w	r4, r4, #3
 8000b78:	42a0      	cmp	r0, r4
 8000b7a:	d0f8      	beq.n	8000b6e <sbrk_aligned+0x22>
 8000b7c:	1a21      	subs	r1, r4, r0
 8000b7e:	4628      	mov	r0, r5
 8000b80:	f000 fb90 	bl	80012a4 <_sbrk_r>
 8000b84:	3001      	adds	r0, #1
 8000b86:	d1f2      	bne.n	8000b6e <sbrk_aligned+0x22>
 8000b88:	e7ef      	b.n	8000b6a <sbrk_aligned+0x1e>
 8000b8a:	bf00      	nop
 8000b8c:	200004ec 	.word	0x200004ec

08000b90 <_malloc_r>:
 8000b90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000b94:	1ccd      	adds	r5, r1, #3
 8000b96:	f025 0503 	bic.w	r5, r5, #3
 8000b9a:	3508      	adds	r5, #8
 8000b9c:	2d0c      	cmp	r5, #12
 8000b9e:	bf38      	it	cc
 8000ba0:	250c      	movcc	r5, #12
 8000ba2:	2d00      	cmp	r5, #0
 8000ba4:	4606      	mov	r6, r0
 8000ba6:	db01      	blt.n	8000bac <_malloc_r+0x1c>
 8000ba8:	42a9      	cmp	r1, r5
 8000baa:	d904      	bls.n	8000bb6 <_malloc_r+0x26>
 8000bac:	230c      	movs	r3, #12
 8000bae:	6033      	str	r3, [r6, #0]
 8000bb0:	2000      	movs	r0, #0
 8000bb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8000bb6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8000c8c <_malloc_r+0xfc>
 8000bba:	f000 f869 	bl	8000c90 <__malloc_lock>
 8000bbe:	f8d8 3000 	ldr.w	r3, [r8]
 8000bc2:	461c      	mov	r4, r3
 8000bc4:	bb44      	cbnz	r4, 8000c18 <_malloc_r+0x88>
 8000bc6:	4629      	mov	r1, r5
 8000bc8:	4630      	mov	r0, r6
 8000bca:	f7ff ffbf 	bl	8000b4c <sbrk_aligned>
 8000bce:	1c43      	adds	r3, r0, #1
 8000bd0:	4604      	mov	r4, r0
 8000bd2:	d158      	bne.n	8000c86 <_malloc_r+0xf6>
 8000bd4:	f8d8 4000 	ldr.w	r4, [r8]
 8000bd8:	4627      	mov	r7, r4
 8000bda:	2f00      	cmp	r7, #0
 8000bdc:	d143      	bne.n	8000c66 <_malloc_r+0xd6>
 8000bde:	2c00      	cmp	r4, #0
 8000be0:	d04b      	beq.n	8000c7a <_malloc_r+0xea>
 8000be2:	6823      	ldr	r3, [r4, #0]
 8000be4:	4639      	mov	r1, r7
 8000be6:	4630      	mov	r0, r6
 8000be8:	eb04 0903 	add.w	r9, r4, r3
 8000bec:	f000 fb5a 	bl	80012a4 <_sbrk_r>
 8000bf0:	4581      	cmp	r9, r0
 8000bf2:	d142      	bne.n	8000c7a <_malloc_r+0xea>
 8000bf4:	6821      	ldr	r1, [r4, #0]
 8000bf6:	1a6d      	subs	r5, r5, r1
 8000bf8:	4629      	mov	r1, r5
 8000bfa:	4630      	mov	r0, r6
 8000bfc:	f7ff ffa6 	bl	8000b4c <sbrk_aligned>
 8000c00:	3001      	adds	r0, #1
 8000c02:	d03a      	beq.n	8000c7a <_malloc_r+0xea>
 8000c04:	6823      	ldr	r3, [r4, #0]
 8000c06:	442b      	add	r3, r5
 8000c08:	6023      	str	r3, [r4, #0]
 8000c0a:	f8d8 3000 	ldr.w	r3, [r8]
 8000c0e:	685a      	ldr	r2, [r3, #4]
 8000c10:	bb62      	cbnz	r2, 8000c6c <_malloc_r+0xdc>
 8000c12:	f8c8 7000 	str.w	r7, [r8]
 8000c16:	e00f      	b.n	8000c38 <_malloc_r+0xa8>
 8000c18:	6822      	ldr	r2, [r4, #0]
 8000c1a:	1b52      	subs	r2, r2, r5
 8000c1c:	d420      	bmi.n	8000c60 <_malloc_r+0xd0>
 8000c1e:	2a0b      	cmp	r2, #11
 8000c20:	d917      	bls.n	8000c52 <_malloc_r+0xc2>
 8000c22:	1961      	adds	r1, r4, r5
 8000c24:	42a3      	cmp	r3, r4
 8000c26:	6025      	str	r5, [r4, #0]
 8000c28:	bf18      	it	ne
 8000c2a:	6059      	strne	r1, [r3, #4]
 8000c2c:	6863      	ldr	r3, [r4, #4]
 8000c2e:	bf08      	it	eq
 8000c30:	f8c8 1000 	streq.w	r1, [r8]
 8000c34:	5162      	str	r2, [r4, r5]
 8000c36:	604b      	str	r3, [r1, #4]
 8000c38:	4630      	mov	r0, r6
 8000c3a:	f000 f82f 	bl	8000c9c <__malloc_unlock>
 8000c3e:	f104 000b 	add.w	r0, r4, #11
 8000c42:	1d23      	adds	r3, r4, #4
 8000c44:	f020 0007 	bic.w	r0, r0, #7
 8000c48:	1ac2      	subs	r2, r0, r3
 8000c4a:	bf1c      	itt	ne
 8000c4c:	1a1b      	subne	r3, r3, r0
 8000c4e:	50a3      	strne	r3, [r4, r2]
 8000c50:	e7af      	b.n	8000bb2 <_malloc_r+0x22>
 8000c52:	6862      	ldr	r2, [r4, #4]
 8000c54:	42a3      	cmp	r3, r4
 8000c56:	bf0c      	ite	eq
 8000c58:	f8c8 2000 	streq.w	r2, [r8]
 8000c5c:	605a      	strne	r2, [r3, #4]
 8000c5e:	e7eb      	b.n	8000c38 <_malloc_r+0xa8>
 8000c60:	4623      	mov	r3, r4
 8000c62:	6864      	ldr	r4, [r4, #4]
 8000c64:	e7ae      	b.n	8000bc4 <_malloc_r+0x34>
 8000c66:	463c      	mov	r4, r7
 8000c68:	687f      	ldr	r7, [r7, #4]
 8000c6a:	e7b6      	b.n	8000bda <_malloc_r+0x4a>
 8000c6c:	461a      	mov	r2, r3
 8000c6e:	685b      	ldr	r3, [r3, #4]
 8000c70:	42a3      	cmp	r3, r4
 8000c72:	d1fb      	bne.n	8000c6c <_malloc_r+0xdc>
 8000c74:	2300      	movs	r3, #0
 8000c76:	6053      	str	r3, [r2, #4]
 8000c78:	e7de      	b.n	8000c38 <_malloc_r+0xa8>
 8000c7a:	230c      	movs	r3, #12
 8000c7c:	6033      	str	r3, [r6, #0]
 8000c7e:	4630      	mov	r0, r6
 8000c80:	f000 f80c 	bl	8000c9c <__malloc_unlock>
 8000c84:	e794      	b.n	8000bb0 <_malloc_r+0x20>
 8000c86:	6005      	str	r5, [r0, #0]
 8000c88:	e7d6      	b.n	8000c38 <_malloc_r+0xa8>
 8000c8a:	bf00      	nop
 8000c8c:	200004f0 	.word	0x200004f0

08000c90 <__malloc_lock>:
 8000c90:	4801      	ldr	r0, [pc, #4]	@ (8000c98 <__malloc_lock+0x8>)
 8000c92:	f7ff bf01 	b.w	8000a98 <__retarget_lock_acquire_recursive>
 8000c96:	bf00      	nop
 8000c98:	200004e8 	.word	0x200004e8

08000c9c <__malloc_unlock>:
 8000c9c:	4801      	ldr	r0, [pc, #4]	@ (8000ca4 <__malloc_unlock+0x8>)
 8000c9e:	f7ff befc 	b.w	8000a9a <__retarget_lock_release_recursive>
 8000ca2:	bf00      	nop
 8000ca4:	200004e8 	.word	0x200004e8

08000ca8 <__ssputs_r>:
 8000ca8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cac:	688e      	ldr	r6, [r1, #8]
 8000cae:	461f      	mov	r7, r3
 8000cb0:	42be      	cmp	r6, r7
 8000cb2:	680b      	ldr	r3, [r1, #0]
 8000cb4:	4682      	mov	sl, r0
 8000cb6:	460c      	mov	r4, r1
 8000cb8:	4690      	mov	r8, r2
 8000cba:	d82d      	bhi.n	8000d18 <__ssputs_r+0x70>
 8000cbc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8000cc0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8000cc4:	d026      	beq.n	8000d14 <__ssputs_r+0x6c>
 8000cc6:	6965      	ldr	r5, [r4, #20]
 8000cc8:	6909      	ldr	r1, [r1, #16]
 8000cca:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8000cce:	eba3 0901 	sub.w	r9, r3, r1
 8000cd2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8000cd6:	1c7b      	adds	r3, r7, #1
 8000cd8:	444b      	add	r3, r9
 8000cda:	106d      	asrs	r5, r5, #1
 8000cdc:	429d      	cmp	r5, r3
 8000cde:	bf38      	it	cc
 8000ce0:	461d      	movcc	r5, r3
 8000ce2:	0553      	lsls	r3, r2, #21
 8000ce4:	d527      	bpl.n	8000d36 <__ssputs_r+0x8e>
 8000ce6:	4629      	mov	r1, r5
 8000ce8:	f7ff ff52 	bl	8000b90 <_malloc_r>
 8000cec:	4606      	mov	r6, r0
 8000cee:	b360      	cbz	r0, 8000d4a <__ssputs_r+0xa2>
 8000cf0:	6921      	ldr	r1, [r4, #16]
 8000cf2:	464a      	mov	r2, r9
 8000cf4:	f7ff fed2 	bl	8000a9c <memcpy>
 8000cf8:	89a3      	ldrh	r3, [r4, #12]
 8000cfa:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8000cfe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000d02:	81a3      	strh	r3, [r4, #12]
 8000d04:	6126      	str	r6, [r4, #16]
 8000d06:	6165      	str	r5, [r4, #20]
 8000d08:	444e      	add	r6, r9
 8000d0a:	eba5 0509 	sub.w	r5, r5, r9
 8000d0e:	6026      	str	r6, [r4, #0]
 8000d10:	60a5      	str	r5, [r4, #8]
 8000d12:	463e      	mov	r6, r7
 8000d14:	42be      	cmp	r6, r7
 8000d16:	d900      	bls.n	8000d1a <__ssputs_r+0x72>
 8000d18:	463e      	mov	r6, r7
 8000d1a:	6820      	ldr	r0, [r4, #0]
 8000d1c:	4632      	mov	r2, r6
 8000d1e:	4641      	mov	r1, r8
 8000d20:	f000 faa6 	bl	8001270 <memmove>
 8000d24:	68a3      	ldr	r3, [r4, #8]
 8000d26:	1b9b      	subs	r3, r3, r6
 8000d28:	60a3      	str	r3, [r4, #8]
 8000d2a:	6823      	ldr	r3, [r4, #0]
 8000d2c:	4433      	add	r3, r6
 8000d2e:	6023      	str	r3, [r4, #0]
 8000d30:	2000      	movs	r0, #0
 8000d32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d36:	462a      	mov	r2, r5
 8000d38:	f000 fac4 	bl	80012c4 <_realloc_r>
 8000d3c:	4606      	mov	r6, r0
 8000d3e:	2800      	cmp	r0, #0
 8000d40:	d1e0      	bne.n	8000d04 <__ssputs_r+0x5c>
 8000d42:	6921      	ldr	r1, [r4, #16]
 8000d44:	4650      	mov	r0, sl
 8000d46:	f7ff feb7 	bl	8000ab8 <_free_r>
 8000d4a:	230c      	movs	r3, #12
 8000d4c:	f8ca 3000 	str.w	r3, [sl]
 8000d50:	89a3      	ldrh	r3, [r4, #12]
 8000d52:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000d56:	81a3      	strh	r3, [r4, #12]
 8000d58:	f04f 30ff 	mov.w	r0, #4294967295
 8000d5c:	e7e9      	b.n	8000d32 <__ssputs_r+0x8a>
	...

08000d60 <_svfiprintf_r>:
 8000d60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000d64:	4698      	mov	r8, r3
 8000d66:	898b      	ldrh	r3, [r1, #12]
 8000d68:	061b      	lsls	r3, r3, #24
 8000d6a:	b09d      	sub	sp, #116	@ 0x74
 8000d6c:	4607      	mov	r7, r0
 8000d6e:	460d      	mov	r5, r1
 8000d70:	4614      	mov	r4, r2
 8000d72:	d510      	bpl.n	8000d96 <_svfiprintf_r+0x36>
 8000d74:	690b      	ldr	r3, [r1, #16]
 8000d76:	b973      	cbnz	r3, 8000d96 <_svfiprintf_r+0x36>
 8000d78:	2140      	movs	r1, #64	@ 0x40
 8000d7a:	f7ff ff09 	bl	8000b90 <_malloc_r>
 8000d7e:	6028      	str	r0, [r5, #0]
 8000d80:	6128      	str	r0, [r5, #16]
 8000d82:	b930      	cbnz	r0, 8000d92 <_svfiprintf_r+0x32>
 8000d84:	230c      	movs	r3, #12
 8000d86:	603b      	str	r3, [r7, #0]
 8000d88:	f04f 30ff 	mov.w	r0, #4294967295
 8000d8c:	b01d      	add	sp, #116	@ 0x74
 8000d8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000d92:	2340      	movs	r3, #64	@ 0x40
 8000d94:	616b      	str	r3, [r5, #20]
 8000d96:	2300      	movs	r3, #0
 8000d98:	9309      	str	r3, [sp, #36]	@ 0x24
 8000d9a:	2320      	movs	r3, #32
 8000d9c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8000da0:	f8cd 800c 	str.w	r8, [sp, #12]
 8000da4:	2330      	movs	r3, #48	@ 0x30
 8000da6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8000f44 <_svfiprintf_r+0x1e4>
 8000daa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8000dae:	f04f 0901 	mov.w	r9, #1
 8000db2:	4623      	mov	r3, r4
 8000db4:	469a      	mov	sl, r3
 8000db6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000dba:	b10a      	cbz	r2, 8000dc0 <_svfiprintf_r+0x60>
 8000dbc:	2a25      	cmp	r2, #37	@ 0x25
 8000dbe:	d1f9      	bne.n	8000db4 <_svfiprintf_r+0x54>
 8000dc0:	ebba 0b04 	subs.w	fp, sl, r4
 8000dc4:	d00b      	beq.n	8000dde <_svfiprintf_r+0x7e>
 8000dc6:	465b      	mov	r3, fp
 8000dc8:	4622      	mov	r2, r4
 8000dca:	4629      	mov	r1, r5
 8000dcc:	4638      	mov	r0, r7
 8000dce:	f7ff ff6b 	bl	8000ca8 <__ssputs_r>
 8000dd2:	3001      	adds	r0, #1
 8000dd4:	f000 80a7 	beq.w	8000f26 <_svfiprintf_r+0x1c6>
 8000dd8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8000dda:	445a      	add	r2, fp
 8000ddc:	9209      	str	r2, [sp, #36]	@ 0x24
 8000dde:	f89a 3000 	ldrb.w	r3, [sl]
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	f000 809f 	beq.w	8000f26 <_svfiprintf_r+0x1c6>
 8000de8:	2300      	movs	r3, #0
 8000dea:	f04f 32ff 	mov.w	r2, #4294967295
 8000dee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8000df2:	f10a 0a01 	add.w	sl, sl, #1
 8000df6:	9304      	str	r3, [sp, #16]
 8000df8:	9307      	str	r3, [sp, #28]
 8000dfa:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8000dfe:	931a      	str	r3, [sp, #104]	@ 0x68
 8000e00:	4654      	mov	r4, sl
 8000e02:	2205      	movs	r2, #5
 8000e04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8000e08:	484e      	ldr	r0, [pc, #312]	@ (8000f44 <_svfiprintf_r+0x1e4>)
 8000e0a:	f7ff f9f1 	bl	80001f0 <memchr>
 8000e0e:	9a04      	ldr	r2, [sp, #16]
 8000e10:	b9d8      	cbnz	r0, 8000e4a <_svfiprintf_r+0xea>
 8000e12:	06d0      	lsls	r0, r2, #27
 8000e14:	bf44      	itt	mi
 8000e16:	2320      	movmi	r3, #32
 8000e18:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8000e1c:	0711      	lsls	r1, r2, #28
 8000e1e:	bf44      	itt	mi
 8000e20:	232b      	movmi	r3, #43	@ 0x2b
 8000e22:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8000e26:	f89a 3000 	ldrb.w	r3, [sl]
 8000e2a:	2b2a      	cmp	r3, #42	@ 0x2a
 8000e2c:	d015      	beq.n	8000e5a <_svfiprintf_r+0xfa>
 8000e2e:	9a07      	ldr	r2, [sp, #28]
 8000e30:	4654      	mov	r4, sl
 8000e32:	2000      	movs	r0, #0
 8000e34:	f04f 0c0a 	mov.w	ip, #10
 8000e38:	4621      	mov	r1, r4
 8000e3a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000e3e:	3b30      	subs	r3, #48	@ 0x30
 8000e40:	2b09      	cmp	r3, #9
 8000e42:	d94b      	bls.n	8000edc <_svfiprintf_r+0x17c>
 8000e44:	b1b0      	cbz	r0, 8000e74 <_svfiprintf_r+0x114>
 8000e46:	9207      	str	r2, [sp, #28]
 8000e48:	e014      	b.n	8000e74 <_svfiprintf_r+0x114>
 8000e4a:	eba0 0308 	sub.w	r3, r0, r8
 8000e4e:	fa09 f303 	lsl.w	r3, r9, r3
 8000e52:	4313      	orrs	r3, r2
 8000e54:	9304      	str	r3, [sp, #16]
 8000e56:	46a2      	mov	sl, r4
 8000e58:	e7d2      	b.n	8000e00 <_svfiprintf_r+0xa0>
 8000e5a:	9b03      	ldr	r3, [sp, #12]
 8000e5c:	1d19      	adds	r1, r3, #4
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	9103      	str	r1, [sp, #12]
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	bfbb      	ittet	lt
 8000e66:	425b      	neglt	r3, r3
 8000e68:	f042 0202 	orrlt.w	r2, r2, #2
 8000e6c:	9307      	strge	r3, [sp, #28]
 8000e6e:	9307      	strlt	r3, [sp, #28]
 8000e70:	bfb8      	it	lt
 8000e72:	9204      	strlt	r2, [sp, #16]
 8000e74:	7823      	ldrb	r3, [r4, #0]
 8000e76:	2b2e      	cmp	r3, #46	@ 0x2e
 8000e78:	d10a      	bne.n	8000e90 <_svfiprintf_r+0x130>
 8000e7a:	7863      	ldrb	r3, [r4, #1]
 8000e7c:	2b2a      	cmp	r3, #42	@ 0x2a
 8000e7e:	d132      	bne.n	8000ee6 <_svfiprintf_r+0x186>
 8000e80:	9b03      	ldr	r3, [sp, #12]
 8000e82:	1d1a      	adds	r2, r3, #4
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	9203      	str	r2, [sp, #12]
 8000e88:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8000e8c:	3402      	adds	r4, #2
 8000e8e:	9305      	str	r3, [sp, #20]
 8000e90:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8000f54 <_svfiprintf_r+0x1f4>
 8000e94:	7821      	ldrb	r1, [r4, #0]
 8000e96:	2203      	movs	r2, #3
 8000e98:	4650      	mov	r0, sl
 8000e9a:	f7ff f9a9 	bl	80001f0 <memchr>
 8000e9e:	b138      	cbz	r0, 8000eb0 <_svfiprintf_r+0x150>
 8000ea0:	9b04      	ldr	r3, [sp, #16]
 8000ea2:	eba0 000a 	sub.w	r0, r0, sl
 8000ea6:	2240      	movs	r2, #64	@ 0x40
 8000ea8:	4082      	lsls	r2, r0
 8000eaa:	4313      	orrs	r3, r2
 8000eac:	3401      	adds	r4, #1
 8000eae:	9304      	str	r3, [sp, #16]
 8000eb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8000eb4:	4824      	ldr	r0, [pc, #144]	@ (8000f48 <_svfiprintf_r+0x1e8>)
 8000eb6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8000eba:	2206      	movs	r2, #6
 8000ebc:	f7ff f998 	bl	80001f0 <memchr>
 8000ec0:	2800      	cmp	r0, #0
 8000ec2:	d036      	beq.n	8000f32 <_svfiprintf_r+0x1d2>
 8000ec4:	4b21      	ldr	r3, [pc, #132]	@ (8000f4c <_svfiprintf_r+0x1ec>)
 8000ec6:	bb1b      	cbnz	r3, 8000f10 <_svfiprintf_r+0x1b0>
 8000ec8:	9b03      	ldr	r3, [sp, #12]
 8000eca:	3307      	adds	r3, #7
 8000ecc:	f023 0307 	bic.w	r3, r3, #7
 8000ed0:	3308      	adds	r3, #8
 8000ed2:	9303      	str	r3, [sp, #12]
 8000ed4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8000ed6:	4433      	add	r3, r6
 8000ed8:	9309      	str	r3, [sp, #36]	@ 0x24
 8000eda:	e76a      	b.n	8000db2 <_svfiprintf_r+0x52>
 8000edc:	fb0c 3202 	mla	r2, ip, r2, r3
 8000ee0:	460c      	mov	r4, r1
 8000ee2:	2001      	movs	r0, #1
 8000ee4:	e7a8      	b.n	8000e38 <_svfiprintf_r+0xd8>
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	3401      	adds	r4, #1
 8000eea:	9305      	str	r3, [sp, #20]
 8000eec:	4619      	mov	r1, r3
 8000eee:	f04f 0c0a 	mov.w	ip, #10
 8000ef2:	4620      	mov	r0, r4
 8000ef4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000ef8:	3a30      	subs	r2, #48	@ 0x30
 8000efa:	2a09      	cmp	r2, #9
 8000efc:	d903      	bls.n	8000f06 <_svfiprintf_r+0x1a6>
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d0c6      	beq.n	8000e90 <_svfiprintf_r+0x130>
 8000f02:	9105      	str	r1, [sp, #20]
 8000f04:	e7c4      	b.n	8000e90 <_svfiprintf_r+0x130>
 8000f06:	fb0c 2101 	mla	r1, ip, r1, r2
 8000f0a:	4604      	mov	r4, r0
 8000f0c:	2301      	movs	r3, #1
 8000f0e:	e7f0      	b.n	8000ef2 <_svfiprintf_r+0x192>
 8000f10:	ab03      	add	r3, sp, #12
 8000f12:	9300      	str	r3, [sp, #0]
 8000f14:	462a      	mov	r2, r5
 8000f16:	4b0e      	ldr	r3, [pc, #56]	@ (8000f50 <_svfiprintf_r+0x1f0>)
 8000f18:	a904      	add	r1, sp, #16
 8000f1a:	4638      	mov	r0, r7
 8000f1c:	f3af 8000 	nop.w
 8000f20:	1c42      	adds	r2, r0, #1
 8000f22:	4606      	mov	r6, r0
 8000f24:	d1d6      	bne.n	8000ed4 <_svfiprintf_r+0x174>
 8000f26:	89ab      	ldrh	r3, [r5, #12]
 8000f28:	065b      	lsls	r3, r3, #25
 8000f2a:	f53f af2d 	bmi.w	8000d88 <_svfiprintf_r+0x28>
 8000f2e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8000f30:	e72c      	b.n	8000d8c <_svfiprintf_r+0x2c>
 8000f32:	ab03      	add	r3, sp, #12
 8000f34:	9300      	str	r3, [sp, #0]
 8000f36:	462a      	mov	r2, r5
 8000f38:	4b05      	ldr	r3, [pc, #20]	@ (8000f50 <_svfiprintf_r+0x1f0>)
 8000f3a:	a904      	add	r1, sp, #16
 8000f3c:	4638      	mov	r0, r7
 8000f3e:	f000 f879 	bl	8001034 <_printf_i>
 8000f42:	e7ed      	b.n	8000f20 <_svfiprintf_r+0x1c0>
 8000f44:	0800137f 	.word	0x0800137f
 8000f48:	08001389 	.word	0x08001389
 8000f4c:	00000000 	.word	0x00000000
 8000f50:	08000ca9 	.word	0x08000ca9
 8000f54:	08001385 	.word	0x08001385

08000f58 <_printf_common>:
 8000f58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000f5c:	4616      	mov	r6, r2
 8000f5e:	4698      	mov	r8, r3
 8000f60:	688a      	ldr	r2, [r1, #8]
 8000f62:	690b      	ldr	r3, [r1, #16]
 8000f64:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8000f68:	4293      	cmp	r3, r2
 8000f6a:	bfb8      	it	lt
 8000f6c:	4613      	movlt	r3, r2
 8000f6e:	6033      	str	r3, [r6, #0]
 8000f70:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8000f74:	4607      	mov	r7, r0
 8000f76:	460c      	mov	r4, r1
 8000f78:	b10a      	cbz	r2, 8000f7e <_printf_common+0x26>
 8000f7a:	3301      	adds	r3, #1
 8000f7c:	6033      	str	r3, [r6, #0]
 8000f7e:	6823      	ldr	r3, [r4, #0]
 8000f80:	0699      	lsls	r1, r3, #26
 8000f82:	bf42      	ittt	mi
 8000f84:	6833      	ldrmi	r3, [r6, #0]
 8000f86:	3302      	addmi	r3, #2
 8000f88:	6033      	strmi	r3, [r6, #0]
 8000f8a:	6825      	ldr	r5, [r4, #0]
 8000f8c:	f015 0506 	ands.w	r5, r5, #6
 8000f90:	d106      	bne.n	8000fa0 <_printf_common+0x48>
 8000f92:	f104 0a19 	add.w	sl, r4, #25
 8000f96:	68e3      	ldr	r3, [r4, #12]
 8000f98:	6832      	ldr	r2, [r6, #0]
 8000f9a:	1a9b      	subs	r3, r3, r2
 8000f9c:	42ab      	cmp	r3, r5
 8000f9e:	dc26      	bgt.n	8000fee <_printf_common+0x96>
 8000fa0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8000fa4:	6822      	ldr	r2, [r4, #0]
 8000fa6:	3b00      	subs	r3, #0
 8000fa8:	bf18      	it	ne
 8000faa:	2301      	movne	r3, #1
 8000fac:	0692      	lsls	r2, r2, #26
 8000fae:	d42b      	bmi.n	8001008 <_printf_common+0xb0>
 8000fb0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8000fb4:	4641      	mov	r1, r8
 8000fb6:	4638      	mov	r0, r7
 8000fb8:	47c8      	blx	r9
 8000fba:	3001      	adds	r0, #1
 8000fbc:	d01e      	beq.n	8000ffc <_printf_common+0xa4>
 8000fbe:	6823      	ldr	r3, [r4, #0]
 8000fc0:	6922      	ldr	r2, [r4, #16]
 8000fc2:	f003 0306 	and.w	r3, r3, #6
 8000fc6:	2b04      	cmp	r3, #4
 8000fc8:	bf02      	ittt	eq
 8000fca:	68e5      	ldreq	r5, [r4, #12]
 8000fcc:	6833      	ldreq	r3, [r6, #0]
 8000fce:	1aed      	subeq	r5, r5, r3
 8000fd0:	68a3      	ldr	r3, [r4, #8]
 8000fd2:	bf0c      	ite	eq
 8000fd4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8000fd8:	2500      	movne	r5, #0
 8000fda:	4293      	cmp	r3, r2
 8000fdc:	bfc4      	itt	gt
 8000fde:	1a9b      	subgt	r3, r3, r2
 8000fe0:	18ed      	addgt	r5, r5, r3
 8000fe2:	2600      	movs	r6, #0
 8000fe4:	341a      	adds	r4, #26
 8000fe6:	42b5      	cmp	r5, r6
 8000fe8:	d11a      	bne.n	8001020 <_printf_common+0xc8>
 8000fea:	2000      	movs	r0, #0
 8000fec:	e008      	b.n	8001000 <_printf_common+0xa8>
 8000fee:	2301      	movs	r3, #1
 8000ff0:	4652      	mov	r2, sl
 8000ff2:	4641      	mov	r1, r8
 8000ff4:	4638      	mov	r0, r7
 8000ff6:	47c8      	blx	r9
 8000ff8:	3001      	adds	r0, #1
 8000ffa:	d103      	bne.n	8001004 <_printf_common+0xac>
 8000ffc:	f04f 30ff 	mov.w	r0, #4294967295
 8001000:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001004:	3501      	adds	r5, #1
 8001006:	e7c6      	b.n	8000f96 <_printf_common+0x3e>
 8001008:	18e1      	adds	r1, r4, r3
 800100a:	1c5a      	adds	r2, r3, #1
 800100c:	2030      	movs	r0, #48	@ 0x30
 800100e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8001012:	4422      	add	r2, r4
 8001014:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8001018:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800101c:	3302      	adds	r3, #2
 800101e:	e7c7      	b.n	8000fb0 <_printf_common+0x58>
 8001020:	2301      	movs	r3, #1
 8001022:	4622      	mov	r2, r4
 8001024:	4641      	mov	r1, r8
 8001026:	4638      	mov	r0, r7
 8001028:	47c8      	blx	r9
 800102a:	3001      	adds	r0, #1
 800102c:	d0e6      	beq.n	8000ffc <_printf_common+0xa4>
 800102e:	3601      	adds	r6, #1
 8001030:	e7d9      	b.n	8000fe6 <_printf_common+0x8e>
	...

08001034 <_printf_i>:
 8001034:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001038:	7e0f      	ldrb	r7, [r1, #24]
 800103a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800103c:	2f78      	cmp	r7, #120	@ 0x78
 800103e:	4691      	mov	r9, r2
 8001040:	4680      	mov	r8, r0
 8001042:	460c      	mov	r4, r1
 8001044:	469a      	mov	sl, r3
 8001046:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800104a:	d807      	bhi.n	800105c <_printf_i+0x28>
 800104c:	2f62      	cmp	r7, #98	@ 0x62
 800104e:	d80a      	bhi.n	8001066 <_printf_i+0x32>
 8001050:	2f00      	cmp	r7, #0
 8001052:	f000 80d1 	beq.w	80011f8 <_printf_i+0x1c4>
 8001056:	2f58      	cmp	r7, #88	@ 0x58
 8001058:	f000 80b8 	beq.w	80011cc <_printf_i+0x198>
 800105c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001060:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8001064:	e03a      	b.n	80010dc <_printf_i+0xa8>
 8001066:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800106a:	2b15      	cmp	r3, #21
 800106c:	d8f6      	bhi.n	800105c <_printf_i+0x28>
 800106e:	a101      	add	r1, pc, #4	@ (adr r1, 8001074 <_printf_i+0x40>)
 8001070:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8001074:	080010cd 	.word	0x080010cd
 8001078:	080010e1 	.word	0x080010e1
 800107c:	0800105d 	.word	0x0800105d
 8001080:	0800105d 	.word	0x0800105d
 8001084:	0800105d 	.word	0x0800105d
 8001088:	0800105d 	.word	0x0800105d
 800108c:	080010e1 	.word	0x080010e1
 8001090:	0800105d 	.word	0x0800105d
 8001094:	0800105d 	.word	0x0800105d
 8001098:	0800105d 	.word	0x0800105d
 800109c:	0800105d 	.word	0x0800105d
 80010a0:	080011df 	.word	0x080011df
 80010a4:	0800110b 	.word	0x0800110b
 80010a8:	08001199 	.word	0x08001199
 80010ac:	0800105d 	.word	0x0800105d
 80010b0:	0800105d 	.word	0x0800105d
 80010b4:	08001201 	.word	0x08001201
 80010b8:	0800105d 	.word	0x0800105d
 80010bc:	0800110b 	.word	0x0800110b
 80010c0:	0800105d 	.word	0x0800105d
 80010c4:	0800105d 	.word	0x0800105d
 80010c8:	080011a1 	.word	0x080011a1
 80010cc:	6833      	ldr	r3, [r6, #0]
 80010ce:	1d1a      	adds	r2, r3, #4
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	6032      	str	r2, [r6, #0]
 80010d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80010d8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80010dc:	2301      	movs	r3, #1
 80010de:	e09c      	b.n	800121a <_printf_i+0x1e6>
 80010e0:	6833      	ldr	r3, [r6, #0]
 80010e2:	6820      	ldr	r0, [r4, #0]
 80010e4:	1d19      	adds	r1, r3, #4
 80010e6:	6031      	str	r1, [r6, #0]
 80010e8:	0606      	lsls	r6, r0, #24
 80010ea:	d501      	bpl.n	80010f0 <_printf_i+0xbc>
 80010ec:	681d      	ldr	r5, [r3, #0]
 80010ee:	e003      	b.n	80010f8 <_printf_i+0xc4>
 80010f0:	0645      	lsls	r5, r0, #25
 80010f2:	d5fb      	bpl.n	80010ec <_printf_i+0xb8>
 80010f4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80010f8:	2d00      	cmp	r5, #0
 80010fa:	da03      	bge.n	8001104 <_printf_i+0xd0>
 80010fc:	232d      	movs	r3, #45	@ 0x2d
 80010fe:	426d      	negs	r5, r5
 8001100:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001104:	4858      	ldr	r0, [pc, #352]	@ (8001268 <_printf_i+0x234>)
 8001106:	230a      	movs	r3, #10
 8001108:	e011      	b.n	800112e <_printf_i+0xfa>
 800110a:	6821      	ldr	r1, [r4, #0]
 800110c:	6833      	ldr	r3, [r6, #0]
 800110e:	0608      	lsls	r0, r1, #24
 8001110:	f853 5b04 	ldr.w	r5, [r3], #4
 8001114:	d402      	bmi.n	800111c <_printf_i+0xe8>
 8001116:	0649      	lsls	r1, r1, #25
 8001118:	bf48      	it	mi
 800111a:	b2ad      	uxthmi	r5, r5
 800111c:	2f6f      	cmp	r7, #111	@ 0x6f
 800111e:	4852      	ldr	r0, [pc, #328]	@ (8001268 <_printf_i+0x234>)
 8001120:	6033      	str	r3, [r6, #0]
 8001122:	bf14      	ite	ne
 8001124:	230a      	movne	r3, #10
 8001126:	2308      	moveq	r3, #8
 8001128:	2100      	movs	r1, #0
 800112a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800112e:	6866      	ldr	r6, [r4, #4]
 8001130:	60a6      	str	r6, [r4, #8]
 8001132:	2e00      	cmp	r6, #0
 8001134:	db05      	blt.n	8001142 <_printf_i+0x10e>
 8001136:	6821      	ldr	r1, [r4, #0]
 8001138:	432e      	orrs	r6, r5
 800113a:	f021 0104 	bic.w	r1, r1, #4
 800113e:	6021      	str	r1, [r4, #0]
 8001140:	d04b      	beq.n	80011da <_printf_i+0x1a6>
 8001142:	4616      	mov	r6, r2
 8001144:	fbb5 f1f3 	udiv	r1, r5, r3
 8001148:	fb03 5711 	mls	r7, r3, r1, r5
 800114c:	5dc7      	ldrb	r7, [r0, r7]
 800114e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8001152:	462f      	mov	r7, r5
 8001154:	42bb      	cmp	r3, r7
 8001156:	460d      	mov	r5, r1
 8001158:	d9f4      	bls.n	8001144 <_printf_i+0x110>
 800115a:	2b08      	cmp	r3, #8
 800115c:	d10b      	bne.n	8001176 <_printf_i+0x142>
 800115e:	6823      	ldr	r3, [r4, #0]
 8001160:	07df      	lsls	r7, r3, #31
 8001162:	d508      	bpl.n	8001176 <_printf_i+0x142>
 8001164:	6923      	ldr	r3, [r4, #16]
 8001166:	6861      	ldr	r1, [r4, #4]
 8001168:	4299      	cmp	r1, r3
 800116a:	bfde      	ittt	le
 800116c:	2330      	movle	r3, #48	@ 0x30
 800116e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8001172:	f106 36ff 	addle.w	r6, r6, #4294967295
 8001176:	1b92      	subs	r2, r2, r6
 8001178:	6122      	str	r2, [r4, #16]
 800117a:	f8cd a000 	str.w	sl, [sp]
 800117e:	464b      	mov	r3, r9
 8001180:	aa03      	add	r2, sp, #12
 8001182:	4621      	mov	r1, r4
 8001184:	4640      	mov	r0, r8
 8001186:	f7ff fee7 	bl	8000f58 <_printf_common>
 800118a:	3001      	adds	r0, #1
 800118c:	d14a      	bne.n	8001224 <_printf_i+0x1f0>
 800118e:	f04f 30ff 	mov.w	r0, #4294967295
 8001192:	b004      	add	sp, #16
 8001194:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001198:	6823      	ldr	r3, [r4, #0]
 800119a:	f043 0320 	orr.w	r3, r3, #32
 800119e:	6023      	str	r3, [r4, #0]
 80011a0:	4832      	ldr	r0, [pc, #200]	@ (800126c <_printf_i+0x238>)
 80011a2:	2778      	movs	r7, #120	@ 0x78
 80011a4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80011a8:	6823      	ldr	r3, [r4, #0]
 80011aa:	6831      	ldr	r1, [r6, #0]
 80011ac:	061f      	lsls	r7, r3, #24
 80011ae:	f851 5b04 	ldr.w	r5, [r1], #4
 80011b2:	d402      	bmi.n	80011ba <_printf_i+0x186>
 80011b4:	065f      	lsls	r7, r3, #25
 80011b6:	bf48      	it	mi
 80011b8:	b2ad      	uxthmi	r5, r5
 80011ba:	6031      	str	r1, [r6, #0]
 80011bc:	07d9      	lsls	r1, r3, #31
 80011be:	bf44      	itt	mi
 80011c0:	f043 0320 	orrmi.w	r3, r3, #32
 80011c4:	6023      	strmi	r3, [r4, #0]
 80011c6:	b11d      	cbz	r5, 80011d0 <_printf_i+0x19c>
 80011c8:	2310      	movs	r3, #16
 80011ca:	e7ad      	b.n	8001128 <_printf_i+0xf4>
 80011cc:	4826      	ldr	r0, [pc, #152]	@ (8001268 <_printf_i+0x234>)
 80011ce:	e7e9      	b.n	80011a4 <_printf_i+0x170>
 80011d0:	6823      	ldr	r3, [r4, #0]
 80011d2:	f023 0320 	bic.w	r3, r3, #32
 80011d6:	6023      	str	r3, [r4, #0]
 80011d8:	e7f6      	b.n	80011c8 <_printf_i+0x194>
 80011da:	4616      	mov	r6, r2
 80011dc:	e7bd      	b.n	800115a <_printf_i+0x126>
 80011de:	6833      	ldr	r3, [r6, #0]
 80011e0:	6825      	ldr	r5, [r4, #0]
 80011e2:	6961      	ldr	r1, [r4, #20]
 80011e4:	1d18      	adds	r0, r3, #4
 80011e6:	6030      	str	r0, [r6, #0]
 80011e8:	062e      	lsls	r6, r5, #24
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	d501      	bpl.n	80011f2 <_printf_i+0x1be>
 80011ee:	6019      	str	r1, [r3, #0]
 80011f0:	e002      	b.n	80011f8 <_printf_i+0x1c4>
 80011f2:	0668      	lsls	r0, r5, #25
 80011f4:	d5fb      	bpl.n	80011ee <_printf_i+0x1ba>
 80011f6:	8019      	strh	r1, [r3, #0]
 80011f8:	2300      	movs	r3, #0
 80011fa:	6123      	str	r3, [r4, #16]
 80011fc:	4616      	mov	r6, r2
 80011fe:	e7bc      	b.n	800117a <_printf_i+0x146>
 8001200:	6833      	ldr	r3, [r6, #0]
 8001202:	1d1a      	adds	r2, r3, #4
 8001204:	6032      	str	r2, [r6, #0]
 8001206:	681e      	ldr	r6, [r3, #0]
 8001208:	6862      	ldr	r2, [r4, #4]
 800120a:	2100      	movs	r1, #0
 800120c:	4630      	mov	r0, r6
 800120e:	f7fe ffef 	bl	80001f0 <memchr>
 8001212:	b108      	cbz	r0, 8001218 <_printf_i+0x1e4>
 8001214:	1b80      	subs	r0, r0, r6
 8001216:	6060      	str	r0, [r4, #4]
 8001218:	6863      	ldr	r3, [r4, #4]
 800121a:	6123      	str	r3, [r4, #16]
 800121c:	2300      	movs	r3, #0
 800121e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001222:	e7aa      	b.n	800117a <_printf_i+0x146>
 8001224:	6923      	ldr	r3, [r4, #16]
 8001226:	4632      	mov	r2, r6
 8001228:	4649      	mov	r1, r9
 800122a:	4640      	mov	r0, r8
 800122c:	47d0      	blx	sl
 800122e:	3001      	adds	r0, #1
 8001230:	d0ad      	beq.n	800118e <_printf_i+0x15a>
 8001232:	6823      	ldr	r3, [r4, #0]
 8001234:	079b      	lsls	r3, r3, #30
 8001236:	d413      	bmi.n	8001260 <_printf_i+0x22c>
 8001238:	68e0      	ldr	r0, [r4, #12]
 800123a:	9b03      	ldr	r3, [sp, #12]
 800123c:	4298      	cmp	r0, r3
 800123e:	bfb8      	it	lt
 8001240:	4618      	movlt	r0, r3
 8001242:	e7a6      	b.n	8001192 <_printf_i+0x15e>
 8001244:	2301      	movs	r3, #1
 8001246:	4632      	mov	r2, r6
 8001248:	4649      	mov	r1, r9
 800124a:	4640      	mov	r0, r8
 800124c:	47d0      	blx	sl
 800124e:	3001      	adds	r0, #1
 8001250:	d09d      	beq.n	800118e <_printf_i+0x15a>
 8001252:	3501      	adds	r5, #1
 8001254:	68e3      	ldr	r3, [r4, #12]
 8001256:	9903      	ldr	r1, [sp, #12]
 8001258:	1a5b      	subs	r3, r3, r1
 800125a:	42ab      	cmp	r3, r5
 800125c:	dcf2      	bgt.n	8001244 <_printf_i+0x210>
 800125e:	e7eb      	b.n	8001238 <_printf_i+0x204>
 8001260:	2500      	movs	r5, #0
 8001262:	f104 0619 	add.w	r6, r4, #25
 8001266:	e7f5      	b.n	8001254 <_printf_i+0x220>
 8001268:	08001390 	.word	0x08001390
 800126c:	080013a1 	.word	0x080013a1

08001270 <memmove>:
 8001270:	4288      	cmp	r0, r1
 8001272:	b510      	push	{r4, lr}
 8001274:	eb01 0402 	add.w	r4, r1, r2
 8001278:	d902      	bls.n	8001280 <memmove+0x10>
 800127a:	4284      	cmp	r4, r0
 800127c:	4623      	mov	r3, r4
 800127e:	d807      	bhi.n	8001290 <memmove+0x20>
 8001280:	1e43      	subs	r3, r0, #1
 8001282:	42a1      	cmp	r1, r4
 8001284:	d008      	beq.n	8001298 <memmove+0x28>
 8001286:	f811 2b01 	ldrb.w	r2, [r1], #1
 800128a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800128e:	e7f8      	b.n	8001282 <memmove+0x12>
 8001290:	4402      	add	r2, r0
 8001292:	4601      	mov	r1, r0
 8001294:	428a      	cmp	r2, r1
 8001296:	d100      	bne.n	800129a <memmove+0x2a>
 8001298:	bd10      	pop	{r4, pc}
 800129a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800129e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80012a2:	e7f7      	b.n	8001294 <memmove+0x24>

080012a4 <_sbrk_r>:
 80012a4:	b538      	push	{r3, r4, r5, lr}
 80012a6:	4d06      	ldr	r5, [pc, #24]	@ (80012c0 <_sbrk_r+0x1c>)
 80012a8:	2300      	movs	r3, #0
 80012aa:	4604      	mov	r4, r0
 80012ac:	4608      	mov	r0, r1
 80012ae:	602b      	str	r3, [r5, #0]
 80012b0:	f7ff f894 	bl	80003dc <_sbrk>
 80012b4:	1c43      	adds	r3, r0, #1
 80012b6:	d102      	bne.n	80012be <_sbrk_r+0x1a>
 80012b8:	682b      	ldr	r3, [r5, #0]
 80012ba:	b103      	cbz	r3, 80012be <_sbrk_r+0x1a>
 80012bc:	6023      	str	r3, [r4, #0]
 80012be:	bd38      	pop	{r3, r4, r5, pc}
 80012c0:	200004e4 	.word	0x200004e4

080012c4 <_realloc_r>:
 80012c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80012c8:	4607      	mov	r7, r0
 80012ca:	4614      	mov	r4, r2
 80012cc:	460d      	mov	r5, r1
 80012ce:	b921      	cbnz	r1, 80012da <_realloc_r+0x16>
 80012d0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80012d4:	4611      	mov	r1, r2
 80012d6:	f7ff bc5b 	b.w	8000b90 <_malloc_r>
 80012da:	b92a      	cbnz	r2, 80012e8 <_realloc_r+0x24>
 80012dc:	f7ff fbec 	bl	8000ab8 <_free_r>
 80012e0:	4625      	mov	r5, r4
 80012e2:	4628      	mov	r0, r5
 80012e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80012e8:	f000 f81a 	bl	8001320 <_malloc_usable_size_r>
 80012ec:	4284      	cmp	r4, r0
 80012ee:	4606      	mov	r6, r0
 80012f0:	d802      	bhi.n	80012f8 <_realloc_r+0x34>
 80012f2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80012f6:	d8f4      	bhi.n	80012e2 <_realloc_r+0x1e>
 80012f8:	4621      	mov	r1, r4
 80012fa:	4638      	mov	r0, r7
 80012fc:	f7ff fc48 	bl	8000b90 <_malloc_r>
 8001300:	4680      	mov	r8, r0
 8001302:	b908      	cbnz	r0, 8001308 <_realloc_r+0x44>
 8001304:	4645      	mov	r5, r8
 8001306:	e7ec      	b.n	80012e2 <_realloc_r+0x1e>
 8001308:	42b4      	cmp	r4, r6
 800130a:	4622      	mov	r2, r4
 800130c:	4629      	mov	r1, r5
 800130e:	bf28      	it	cs
 8001310:	4632      	movcs	r2, r6
 8001312:	f7ff fbc3 	bl	8000a9c <memcpy>
 8001316:	4629      	mov	r1, r5
 8001318:	4638      	mov	r0, r7
 800131a:	f7ff fbcd 	bl	8000ab8 <_free_r>
 800131e:	e7f1      	b.n	8001304 <_realloc_r+0x40>

08001320 <_malloc_usable_size_r>:
 8001320:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001324:	1f18      	subs	r0, r3, #4
 8001326:	2b00      	cmp	r3, #0
 8001328:	bfbc      	itt	lt
 800132a:	580b      	ldrlt	r3, [r1, r0]
 800132c:	18c0      	addlt	r0, r0, r3
 800132e:	4770      	bx	lr

08001330 <_init>:
 8001330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001332:	bf00      	nop
 8001334:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001336:	bc08      	pop	{r3}
 8001338:	469e      	mov	lr, r3
 800133a:	4770      	bx	lr

0800133c <_fini>:
 800133c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800133e:	bf00      	nop
 8001340:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001342:	bc08      	pop	{r3}
 8001344:	469e      	mov	lr, r3
 8001346:	4770      	bx	lr
