// Seed: 805587138
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  output wire id_19;
  assign module_1.id_0 = 0;
  input wire id_18;
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_6 = id_3;
endmodule
program module_1 #(
    parameter id_3 = 32'd53
) (
    input supply1 id_0,
    input supply0 id_1
);
  _id_3 :
  assert property (@(posedge 1) 1)
  else assume (-1);
  wire id_4;
  wire [id_3 : -1] id_5;
  wire id_6;
  ;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_5,
      id_4,
      id_6,
      id_5,
      id_6,
      id_4,
      id_6,
      id_5,
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_4
  );
endprogram
