// Seed: 1529659575
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7;
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    input logic id_0,
    input supply1 id_1,
    output supply1 id_2,
    input logic id_3,
    input wor id_4,
    input tri id_5,
    input uwire id_6,
    input tri0 id_7,
    input supply0 id_8,
    input wor id_9,
    input wire id_10,
    input supply0 id_11,
    output wor id_12,
    input tri0 id_13,
    input tri1 id_14,
    output tri0 id_15,
    output wire id_16,
    output logic id_17,
    input wand id_18
    , id_39,
    output tri0 id_19,
    input wand id_20,
    input wire id_21,
    input wor id_22,
    output tri0 id_23,
    input supply1 id_24,
    input tri1 id_25,
    input uwire id_26,
    input tri id_27,
    input tri0 id_28,
    output tri id_29,
    output wire id_30,
    output tri0 id_31,
    output logic id_32,
    input tri1 id_33,
    input wire id_34,
    input wand id_35,
    output tri id_36,
    output tri id_37
);
  always
    if (~|id_20)
      if (!id_8) id_17 <= (id_3);
      else if (id_22 == 1 < 1) id_32 <= 1;
  integer id_40;
  always @(1) force id_16 = id_0;
  module_0 modCall_1 (
      id_40,
      id_40,
      id_39,
      id_39,
      id_39,
      id_40
  );
endmodule
