
<!DOCTYPE html>

<html lang="en">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="generator" content="Docutils 0.19: https://docutils.sourceforge.io/" />
<meta property="og:title" content="Glossary" />
<meta property="og:type" content="website" />
<meta property="og:url" content="glossary.html" />
<meta property="og:site_name" content="Ordie: The Primordial Microcontroller" />
<meta property="og:description" content="This page describes terms that are used in the Ordie project, as well as in open silicon and IC design. The OpenROAD Project, OpenROAD is the umbrella project that brings together various open sili..." />
<meta name="description" content="This page describes terms that are used in the Ordie project, as well as in open silicon and IC design. The OpenROAD Project, OpenROAD is the umbrella project that brings together various open sili..." />

  
  <!-- Licensed under the Apache 2.0 License -->
  <link rel="stylesheet" type="text/css" href="_static/fonts/open-sans/stylesheet.css" />
  <!-- Licensed under the SIL Open Font License -->
  <link rel="stylesheet" type="text/css" href="_static/fonts/source-serif-pro/source-serif-pro.css" />
  <link rel="stylesheet" type="text/css" href="_static/css/bootstrap.min.css" />
  <link rel="stylesheet" type="text/css" href="_static/css/bootstrap-theme.min.css" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
    <title>Glossary &#8212; Ordie: The Primordial Microcontroller  documentation</title>
    <link rel="stylesheet" type="text/css" href="_static/pygments.css" />
    <link rel="stylesheet" type="text/css" href="_static/guzzle.css" />
    <link rel="stylesheet" type="text/css" href="_static/graphviz.css" />
    <link rel="stylesheet" type="text/css" href="_static/asciinema-player_2.6.1.css" />
    <link rel="stylesheet" type="text/css" href="_static/asciinema-custom.css" />
    <link rel="stylesheet" type="text/css" href="_static/platformpicker.css" />
    <script data-url_root="./" id="documentation_options" src="_static/documentation_options.js"></script>
    <script src="_static/jquery.js"></script>
    <script src="_static/underscore.js"></script>
    <script src="_static/_sphinx_javascript_frameworks_compat.js"></script>
    <script src="_static/doctools.js"></script>
    <script src="_static/sphinx_highlight.js"></script>
    <script src="_static/asciinema-player_2.6.1.js"></script>
    <script src="_static/platformpicker.js"></script>
    <link rel="canonical" href="https://black-magic.org/glossary.html" />
    <link rel="index" title="Index" href="genindex.html" />
    <link rel="search" title="Search" href="search.html" />
    <link rel="prev" title="Walkthrough" href="walkthrough.html" /> 
  
   
  
<style type="text/css">
  ul.ablog-archive {
    list-style: none;
    overflow: auto;
    margin-left: 0px;
  }
  ul.ablog-archive li {
    float: left;
    margin-right: 5px;
    font-size: 80%;
  }
  ul.postlist a {
    font-style: italic;
  }
  ul.postlist-style-disc {
    list-style-type: disc;
  }
  ul.postlist-style-none {
    list-style-type: none;
  }
  ul.postlist-style-circle {
    list-style-type: circle;
  }
</style>

  </head><body>
    <div class="related" role="navigation" aria-label="related navigation">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="genindex.html" title="General Index"
             accesskey="I">index</a></li>
        <li class="right" >
          <a href="walkthrough.html" title="Walkthrough"
             accesskey="P">previous</a> |</li>
        <li class="nav-item nav-item-0"><a href="index.html">Ordie: The Primordial Microcontroller  documentation</a> &#187;</li>
        <li class="nav-item nav-item-this"><a href="">Glossary</a></li> 
      </ul>
    </div>
    <div class="container-wrapper">

      <div id="mobile-toggle">
        <a href="#"><span class="glyphicon glyphicon-align-justify" aria-hidden="true"></span></a>
      </div>
  <div id="left-column">
    <div class="sphinxsidebar">
  <div>
    <h4>Previous topic</h4>
    <p class="topless"><a href="walkthrough.html"
                          title="previous chapter">Walkthrough</a></p>
  </div>
  <div role="note" aria-label="source link">
    <h3>This Page</h3>
    <ul class="this-page-menu">
      <li><a href="_sources/glossary.rst.txt"
            rel="nofollow">Show Source</a></li>
    </ul>
   </div>
<div class="sidebar-block">
  <div class="sidebar-wrapper">
    <div id="main-search">
      <form class="form-inline" action="search.html" method="GET" role="form">
        <div class="input-group">
          <input name="q" type="text" class="form-control" placeholder="Search...">
        </div>
        <input type="hidden" name="check_keywords" value="yes" />
        <input type="hidden" name="area" value="default" />
      </form>
    </div>
  </div>
</div>
      
    </div>
  </div>
        <div id="right-column">
          
          <div role="navigation" aria-label="breadcrumbs navigation">
            <ol class="breadcrumb">
              <li><a href="index.html">Docs</a></li>
              
              <li>Glossary</li>
            </ol>
          </div>
          
          <div class="document clearer body">
             <section id="glossary">
<h1>Glossary<a class="headerlink" href="#glossary" title="Permalink to this heading">¶</a></h1>
<p>This page describes terms that are used in the Ordie project, as well as in open silicon and IC design.</p>
<dl class="simple glossary">
<dt id="term-The-OpenROAD-Project">The OpenROAD Project<a class="headerlink" href="#term-The-OpenROAD-Project" title="Permalink to this term">¶</a></dt><dd><p>OpenROAD is the umbrella project that brings together various open silicon tools and projects to go from RTL to GDS.</p>
</dd>
<dt id="term-openroad">openroad<a class="headerlink" href="#term-openroad" title="Permalink to this term">¶</a></dt><dd><p>A product produced by the OpenROAD project that incorporates floorplanning, placement, cts, optimization, and global routing. Used as part of the OpenLane flow.</p>
</dd>
<dt id="term-OpenLane">OpenLane<a class="headerlink" href="#term-OpenLane" title="Permalink to this term">¶</a></dt><dd><p>A full, end-to-end set of scripts that can be used to generate GDSII files from HDL. OpenLane is the entire “toolchain” that bundles all other projects together and supports running them in sequence. OpenLane consists of TCL and Python scripts that glue all of the other projects together.</p>
</dd>
<dt id="term-HDL">HDL<a class="headerlink" href="#term-HDL" title="Permalink to this term">¶</a></dt><dd><p>Hardware Definition Language. A language such as VHDL or Verilog that can be used to describe hardware. Produces <a class="reference internal" href="#term-RTL"><span class="xref std std-term">RTL</span></a> when synthesized.</p>
</dd>
<dt id="term-RTL">RTL<a class="headerlink" href="#term-RTL" title="Permalink to this term">¶</a></dt><dd><p>Register-Transfer Level. The logical circuit and state machine formed by synthesizing <a class="reference internal" href="#term-HDL"><span class="xref std std-term">HDL</span></a>. RTL is sometimes referred to as <a class="reference internal" href="#term-IP"><span class="xref std std-term">IP</span></a>.</p>
</dd>
<dt id="term-Verilog">Verilog<a class="headerlink" href="#term-Verilog" title="Permalink to this term">¶</a></dt><dd><p>A Hardware Definition Language that vaguely resembles Pascal.</p>
</dd>
<dt id="term-VHDL">VHDL<a class="headerlink" href="#term-VHDL" title="Permalink to this term">¶</a></dt><dd><p>A Hardware Definition Language that vaguely resembles Ada.</p>
</dd>
<dt id="term-Yosys">Yosys<a class="headerlink" href="#term-Yosys" title="Permalink to this term">¶</a></dt><dd><p>Yosys is a synthesis program which takes input such as Verilog code as well as primitives for a particular backend and generates outputs that can be fed into a tool for further processing. As an example, Yosys might turn a statement that adds two registers together into a series of <code class="docutils literal notranslate"><span class="pre">LUT4</span></code> adders that exist on a particular FPGA or PDK. Yosys will not do any sort of physical cell placement or routing, it will simply turn Verilog code into <a class="reference internal" href="#term-RTL"><span class="xref std std-term">RTL</span></a>.</p>
</dd>
<dt id="term-PDK">PDK<a class="headerlink" href="#term-PDK" title="Permalink to this term">¶</a></dt><dd><p>Process Design Kit. The set of primitives and design rules available on a certain foundary’s process node. A PDK may include basics such as NAND and NOR gates, transistors, FETs, capacitors, and resistors, and it may include more advanced cells such as RAMs and fuses.</p>
</dd>
<dt id="term-GDSII">GDSII<a class="headerlink" href="#term-GDSII" title="Permalink to this term">¶</a></dt><dd><p>Also called GDS2 or simply GDS, this is the de-facto industry standard for submitting chip designs. It can be thought of as the “Gerber” equivalent for chips. Note that GDSII supports “black boxes” where the foundary is directed to add their own IP blocks.</p>
</dd>
<dt id="term-IP">IP<a class="headerlink" href="#term-IP" title="Permalink to this term">¶</a></dt><dd><p>The industry term for an existing design, originally standing for “Intellectual Property”. An IP core can be thought of as a library that is added to a chip design. For example, you may add I2C IP in order to allow your design to communicate using that bus.</p>
</dd>
<dt id="term-STA">STA<a class="headerlink" href="#term-STA" title="Permalink to this term">¶</a></dt><dd><p>Static Timing Analysis. This step in the synthesis flow determines how fast a circuit can run, and whether it can meet the frequency required by the designer.</p>
</dd>
<dt id="term-DFT">DFT<a class="headerlink" href="#term-DFT" title="Permalink to this term">¶</a></dt><dd><p>Design For Testing. This step adds features to the chip that can be used for diagnostics, such as scan chain insertion. This allows for the designer to probe various sections of the chip once it has been built.</p>
</dd>
<dt id="term-Floorplan">Floorplan<a class="headerlink" href="#term-Floorplan" title="Permalink to this term">¶</a></dt><dd><p>An initial arrangement of various sections on the chip. Floorplans are rough guides that are used to plan the rest of layout. For example, bond pads may be placed at the edges early on in the floorplanning process.</p>
</dd>
<dt id="term-Placement">Placement<a class="headerlink" href="#term-Placement" title="Permalink to this term">¶</a></dt><dd><p>Placement involves assigning cells their physical (X, Y) coordinates. Placement does not do any routing.</p>
</dd>
<dt id="term-CTS">CTS<a class="headerlink" href="#term-CTS" title="Permalink to this term">¶</a></dt><dd><p>Clock Tree Synthesis. This runs wires for the clock tree, adds buffers as necessary, and tries to keep latency and skew within acceptable parameters. This step comes immediately after the placement step, because clock resources are so important to keeping the chip synchronized.</p>
</dd>
<dt id="term-CVC">CVC<a class="headerlink" href="#term-CVC" title="Permalink to this term">¶</a></dt><dd><p>Circuit Validity Check. Ensures that the circuit does not have any errors such as signals crossing voltage domains, leaks due to intermittent floating inputs, or errors due to cutoff regions.</p>
</dd>
<dt id="term-Parasitic-Extraction">Parasitic Extraction<a class="headerlink" href="#term-Parasitic-Extraction" title="Permalink to this term">¶</a></dt><dd><p>Parsitic Extraction involves creating an analogue model of the chip that can be used for simulation.</p>
</dd>
<dt id="term-SPEF">SPEF<a class="headerlink" href="#term-SPEF" title="Permalink to this term">¶</a></dt><dd><p>Standard Parasitic Exchange Format. A file format that describes parasitics, and is the result of <a class="reference internal" href="#term-Parasitic-Extraction"><span class="xref std std-term">Parasitic Extraction</span></a>.</p>
</dd>
<dt id="term-LEC">LEC<a class="headerlink" href="#term-LEC" title="Permalink to this term">¶</a></dt><dd><p>Logic Equivalency Check. This optional step ensures that the logic of the generated chip matches the original HDL. This step takes a very long time, and is usually omitted except for the final tapeout step.</p>
</dd>
<dt id="term-Volare">Volare<a class="headerlink" href="#term-Volare" title="Permalink to this term">¶</a></dt><dd><p>A tool to manage installed PDKs, as well as a repository of prebuilt PDKs.</p>
</dd>
<dt id="term-harden">harden<a class="headerlink" href="#term-harden" title="Permalink to this term">¶</a></dt><dd><p>The process of turning <a class="reference internal" href="#term-RTL"><span class="xref std std-term">RTL</span></a> and other “soft” source design files into <a class="reference internal" href="#term-GDSII"><span class="xref std std-term">GDSII</span></a>. A hardware equivalent of “compiling”.</p>
</dd>
<dt id="term-magic">magic<a class="headerlink" href="#term-magic" title="Permalink to this term">¶</a></dt><dd><p>magic is a tool used to edit raw <a class="reference internal" href="#term-GDSII"><span class="xref std std-term">GDSII</span></a> files. It is also capable of running <a class="reference internal" href="#term-DRC"><span class="xref std std-term">DRC</span></a> and antenna checks on the final product.</p>
</dd>
<dt id="term-DRC">DRC<a class="headerlink" href="#term-DRC" title="Permalink to this term">¶</a></dt><dd><p>Design Rule Check. A <a class="reference internal" href="#term-PDK"><span class="xref std std-term">PDK</span></a> has a number of design rules that indicate a wide number of rules such as minimum trace width, minimum spacing between two features, or minimum angle when routing edges. A DRC check ensures that the design meets these rules.</p>
</dd>
<dt id="term-LVS">LVS<a class="headerlink" href="#term-LVS" title="Permalink to this term">¶</a></dt><dd><p>Layout Vs Schematic. This check ensures that the chip, as it was laid out, matches the schematic that did the layout. This step essentially reverse-engineers the chip and builds a netlist from the components it sees, then compares that netlist to the one that was used to generate the chip.</p>
</dd>
<dt id="term-signoff">signoff<a class="headerlink" href="#term-signoff" title="Permalink to this term">¶</a></dt><dd><p>The process of verifying the resulting design meets the rules set forth by the <a class="reference internal" href="#term-PDK"><span class="xref std std-term">PDK</span></a> and, when manufactured, will function as intended.</p>
</dd>
<dt id="term-die-area">die area<a class="headerlink" href="#term-die-area" title="Permalink to this term">¶</a></dt><dd><p>The size (in um) of the die to be generated.</p>
</dd>
<dt id="term-core-area">core area<a class="headerlink" href="#term-core-area" title="Permalink to this term">¶</a></dt><dd><p>The size (in um) of the available space to place features. This is equal to the die area minus the required margins.</p>
</dd>
<dt id="term-tie-cell">tie cell<a class="headerlink" href="#term-tie-cell" title="Permalink to this term">¶</a></dt><dd><p>A tie cell is a cell that buffers either the high or low voltage rail when connecting to a transistor that is tied high or low. This prevents surges from damaging the polysilicon gate.</p>
</dd>
<dt id="term-welltap">welltap<a class="headerlink" href="#term-welltap" title="Permalink to this term">¶</a></dt><dd><p>A welltap is a generated structure that is placed at regular intervals around the chip in order to ensure that voltage rails are consistent. Well taps (or well tap cells) tie the nwell to VDD and the p-substrate to VSS / GND.</p>
</dd>
<dt id="term-endcap">endcap<a class="headerlink" href="#term-endcap" title="Permalink to this term">¶</a></dt><dd><p>An endcap cell exists to pad out different <a class="reference internal" href="#term-IP"><span class="xref std std-term">IP</span></a> blocks in order to ensure they don’t couple. Endcap cells act as a border between different areas of the chip.</p>
</dd>
<dt id="term-decap">decap<a class="headerlink" href="#term-decap" title="Permalink to this term">¶</a></dt><dd><p>A decap cell is one that is inserted in order to prevent coupling between VDD and VSS.</p>
</dd>
<dt id="term-blackbox">blackbox<a class="headerlink" href="#term-blackbox" title="Permalink to this term">¶</a></dt><dd><p>An <a class="reference internal" href="#term-IP"><span class="xref std std-term">IP</span></a> block that exists as just some <a class="reference internal" href="#term-GDSII"><span class="xref std std-term">GDSII</span></a> plus a representation in <a class="reference internal" href="#term-HDL"><span class="xref std std-term">HDL</span></a>. A blackbox may be some proprietary block where you don’t have the source code, or it may be a macro such as a RAM block where you pre-route a subsection of the chip in order to speed up hardening.</p>
</dd>
<dt id="term-DV">DV<a class="headerlink" href="#term-DV" title="Permalink to this term">¶</a></dt><dd><p>Design Verification. A series of files that can be used to simulate the final design, either as a testbench that can be used with a simulator or as C code that emulates the final target.</p>
</dd>
<dt id="term-GL">GL<a class="headerlink" href="#term-GL" title="Permalink to this term">¶</a></dt><dd><p>Gate-level Verilog. This is the output of design synthesis, and is a one-to-one mapping of logic gates to hardware. When simulating the final design, it is desirable to use gate-level verilog to ensure there are no synthesis bugs.</p>
</dd>
</dl>
</section>

<div class="section">
   
</div>

          </div>
            
  <div class="footer-relations">
    
      <div class="pull-left">
        <a class="btn btn-default" href="walkthrough.html" title="previous chapter (use the left arrow)">Walkthrough</a>
      </div>
    
    </div>
    <div class="clearer"></div>
  
        </div>
        <div class="clearfix"></div>
    </div>
    <div class="related" role="navigation" aria-label="related navigation">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="genindex.html" title="General Index"
             >index</a></li>
        <li class="right" >
          <a href="walkthrough.html" title="Walkthrough"
             >previous</a> |</li>
        <li class="nav-item nav-item-0"><a href="index.html">Ordie: The Primordial Microcontroller  documentation</a> &#187;</li>
        <li class="nav-item nav-item-this"><a href="">Glossary</a></li> 
      </ul>
    </div>
<script type="text/javascript">
  $("#mobile-toggle a").click(function () {
    $("#left-column").toggle();
  });
</script>
<script type="text/javascript" src="_static/js/bootstrap.js"></script>
  <div class="footer">
    &copy; Copyright 2022, Sean "xobs" Cross. Created using <a href="http://sphinx.pocoo.org/">Sphinx</a>.
  </div>
  </body>
</html>