#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7fc520707b90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fc520707d00 .scope module, "test2" "test2" 3 3;
 .timescale 0 0;
L_0x6000021cdb20 .functor BUFZ 1, v0x6000038cf180_0, C4<0>, C4<0>, C4<0>;
L_0x6000021cdc00 .functor BUFZ 14, v0x6000038cf060_0, C4<00000000000000>, C4<00000000000000>, C4<00000000000000>;
v0x6000038cebe0_0 .net "A1", 13 0, L_0x6000021cdc00;  1 drivers
o0x7fc521032098 .functor BUFZ 14, C4<zzzzzzzzzzzzzz>; HiZ drive
v0x6000038cec70_0 .net "A2", 13 0, o0x7fc521032098;  0 drivers
RS_0x7fc5210320c8 .resolv tri, L_0x600003bcd900, v0x6000038cf0f0_0;
v0x6000038ced00_0 .net8 "C1", 2 0, RS_0x7fc5210320c8;  2 drivers
v0x6000038ced90_0 .net "C2", 1 0, L_0x600003bcd9a0;  1 drivers
v0x6000038cee20_0 .net "CLK", 0 0, L_0x6000021cdb20;  1 drivers
v0x6000038ceeb0_0 .net "D1", 15 0, L_0x600003bcd7c0;  1 drivers
v0x6000038cef40_0 .net "D2", 15 0, L_0x600003bcd860;  1 drivers
o0x7fc5210322d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000038cefd0_0 .net "RESET", 0 0, o0x7fc5210322d8;  0 drivers
v0x6000038cf060_0 .var "a1", 13 0;
v0x6000038cf0f0_0 .var "c1", 2 0;
v0x6000038cf180_0 .var "clk", 0 0;
S_0x7fc520704600 .scope module, "ch" "new_cache" 3 13, 4 1 0, S_0x7fc520707d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 14 "A1";
    .port_info 3 /INPUT 14 "A2";
    .port_info 4 /INOUT 16 "D1";
    .port_info 5 /INOUT 16 "D2";
    .port_info 6 /INOUT 3 "C1";
    .port_info 7 /INOUT 2 "C2";
P_0x7fc520813000 .param/l "ADDR1_BUS_SIZE" 0 4 16, +C4<00000000000000000000000000001110>;
P_0x7fc520813040 .param/l "ADDR2_BUS_SIZE" 0 4 17, +C4<00000000000000000000000000001110>;
P_0x7fc520813080 .param/l "C1_INVALIDATE_LINE" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x7fc5208130c0 .param/l "C1_NOP" 0 4 22, +C4<00000000000000000000000000000000>;
P_0x7fc520813100 .param/l "C1_READ16" 0 4 24, +C4<00000000000000000000000000000010>;
P_0x7fc520813140 .param/l "C1_READ32" 0 4 25, +C4<00000000000000000000000000000011>;
P_0x7fc520813180 .param/l "C1_READ8" 0 4 23, +C4<00000000000000000000000000000001>;
P_0x7fc5208131c0 .param/l "C1_RESPONSE" 0 4 30, +C4<00000000000000000000000000000111>;
P_0x7fc520813200 .param/l "C1_WRITE16" 0 4 28, +C4<00000000000000000000000000000110>;
P_0x7fc520813240 .param/l "C1_WRITE32" 0 4 29, +C4<00000000000000000000000000000111>;
P_0x7fc520813280 .param/l "C1_WRITE8" 0 4 27, +C4<00000000000000000000000000000101>;
P_0x7fc5208132c0 .param/l "C2_NOP" 0 4 31, +C4<00000000000000000000000000000000>;
P_0x7fc520813300 .param/l "C2_READ_LINE" 0 4 32, +C4<00000000000000000000000000000010>;
P_0x7fc520813340 .param/l "C2_RESPONSE" 0 4 34, +C4<00000000000000000000000000000001>;
P_0x7fc520813380 .param/l "C2_WRITE_LINE" 0 4 33, +C4<00000000000000000000000000000011>;
P_0x7fc5208133c0 .param/l "CACHE_ADDR_SIZE" 0 4 11, +C4<00000000000000000000000000010101>;
P_0x7fc520813400 .param/l "CACHE_LINE_COUNT" 0 4 5, +C4<00000000000000000000000010000000>;
P_0x7fc520813440 .param/l "CACHE_LINE_SIZE" 0 4 4, +C4<00000000000000000000000010000000>;
P_0x7fc520813480 .param/l "CACHE_OFFSET_SIZE" 0 4 10, +C4<00000000000000000000000000000111>;
P_0x7fc5208134c0 .param/l "CACHE_SETS_COUNT" 0 4 7, +C4<00000000000000000000000001000000>;
P_0x7fc520813500 .param/l "CACHE_SET_SIZE" 0 4 9, +C4<00000000000000000000000000000110>;
P_0x7fc520813540 .param/l "CACHE_SIZE" 0 4 3, +C4<00000000000000000100000000000000>;
P_0x7fc520813580 .param/l "CACHE_TAG_SIZE" 0 4 8, +C4<00000000000000000000000000001000>;
P_0x7fc5208135c0 .param/l "CACHE_WAY" 0 4 6, +C4<00000000000000000000000000000010>;
P_0x7fc520813600 .param/l "CTR1_BUS_SIZE" 0 4 18, +C4<00000000000000000000000000000011>;
P_0x7fc520813640 .param/l "CTR2_BUS_SIZE" 0 4 19, +C4<00000000000000000000000000000010>;
P_0x7fc520813680 .param/l "DATA1_BUS_SIZE" 0 4 14, +C4<00000000000000000000000000010000>;
P_0x7fc5208136c0 .param/l "DATA2_BUS_SIZE" 0 4 15, +C4<00000000000000000000000000010000>;
P_0x7fc520813700 .param/l "MEM_SIZE" 0 4 2, +C4<00000000001000000000000000000000>;
v0x6000038cd200_0 .net "A1", 13 0, L_0x6000021cdc00;  alias, 1 drivers
v0x6000038cd050_0 .net "A2", 13 0, o0x7fc521032098;  alias, 0 drivers
v0x6000038cd8c0_0 .net8 "C1", 2 0, RS_0x7fc5210320c8;  alias, 2 drivers
v0x6000038cd950_0 .var "C1_test_value", 2 0;
v0x6000038cd9e0_0 .var "C1_write_enabled", 0 0;
v0x6000038cda70_0 .net "C2", 1 0, L_0x600003bcd9a0;  alias, 1 drivers
v0x6000038cdb00_0 .var "C2_write_enabled", 0 0;
v0x6000038cdb90_0 .net "CLK", 0 0, L_0x6000021cdb20;  alias, 1 drivers
v0x6000038cdc20_0 .var "CLK_test_value", 0 0;
v0x6000038cdcb0_0 .net "D1", 15 0, L_0x600003bcd7c0;  alias, 1 drivers
v0x6000038cdd40_0 .var "D1_write_enabled", 0 0;
v0x6000038cddd0_0 .net "D2", 15 0, L_0x600003bcd860;  alias, 1 drivers
v0x6000038cde60_0 .var "D2_write_enabled", 0 0;
v0x6000038cdef0_0 .net "RESET", 0 0, o0x7fc5210322d8;  alias, 0 drivers
o0x7fc521032308 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x6000038cdf80_0 name=_ivl_0
o0x7fc521032338 .functor BUFZ 2, C4<zz>; HiZ drive
; Elide local net with no drivers, v0x6000038ce010_0 name=_ivl_12
o0x7fc521032368 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x6000038ce0a0_0 name=_ivl_4
o0x7fc521032398 .functor BUFZ 3, C4<zzz>; HiZ drive
; Elide local net with no drivers, v0x6000038ce130_0 name=_ivl_8
v0x6000038ce1c0_0 .var "addr_offset", 6 0;
v0x6000038ce250_0 .var "addr_set", 5 0;
v0x6000038ce2e0_0 .var "addr_tag", 7 0;
v0x6000038ce370_0 .var "answer_C1", 2 0;
v0x6000038ce400_0 .var "answer_C2", 1 0;
v0x6000038ce490_0 .var/2s "command_C1", 7 0;
v0x6000038ce520_0 .var/2s "command_C2", 7 0;
v0x6000038ce5b0 .array "data", 0 127, 127 0;
v0x6000038ce640_0 .var "data_D1", 15 0;
v0x6000038ce6d0_0 .var "data_D2", 15 0;
v0x6000038ce760_0 .var/2s "need_to_read_D2", 7 0;
v0x6000038ce7f0 .array "offset", 0 127, 6 0;
v0x6000038ce880_0 .var "offset_test_value", 6 0;
v0x6000038ce910 .array "set", 0 127, 5 0;
v0x6000038ce9a0_0 .var "set_test_value", 5 0;
v0x6000038cea30 .array "tag", 0 127, 7 0;
v0x6000038ceac0_0 .var "tag_test_value", 7 0;
v0x6000038ceb50 .array/2u "valid", 0 127, 0 0;
E_0x6000004c5b90 .event posedge, v0x6000038cdef0_0, v0x6000038cdb90_0;
L_0x600003bcd7c0 .functor MUXZ 16, o0x7fc521032308, v0x6000038ce640_0, v0x6000038cdd40_0, C4<>;
L_0x600003bcd860 .functor MUXZ 16, o0x7fc521032368, v0x6000038ce6d0_0, v0x6000038cde60_0, C4<>;
L_0x600003bcd900 .functor MUXZ 3, o0x7fc521032398, v0x6000038ce370_0, v0x6000038cd9e0_0, C4<>;
L_0x600003bcd9a0 .functor MUXZ 2, o0x7fc521032338, v0x6000038ce400_0, v0x6000038cdb00_0, C4<>;
S_0x7fc520704770 .scope function.vec2.u8, "get_data_size" "get_data_size" 4 186, 4 186 0, S_0x7fc520704600;
 .timescale 0 0;
v0x6000038cd560_0 .var/2s "command", 7 0;
; Variable get_data_size is bool return value of scope S_0x7fc520704770
TD_test2.ch.get_data_size ;
    %load/vec4 v0x6000038cd560_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.0 ;
    %pushi/vec4 8, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to get_data_size (store_vec4_to_lval)
    %disable S_0x7fc520704770;
    %jmp T_0.6;
T_0.1 ;
    %pushi/vec4 16, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to get_data_size (store_vec4_to_lval)
    %disable S_0x7fc520704770;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 32, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to get_data_size (store_vec4_to_lval)
    %disable S_0x7fc520704770;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 8, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to get_data_size (store_vec4_to_lval)
    %disable S_0x7fc520704770;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 16, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to get_data_size (store_vec4_to_lval)
    %disable S_0x7fc520704770;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 32, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to get_data_size (store_vec4_to_lval)
    %disable S_0x7fc520704770;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to get_data_size (store_vec4_to_lval)
    %disable S_0x7fc520704770;
    %end;
    .scope S_0x7fc520704600;
T_1 ;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x6000038ce760_0, 0, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x6000038cd950_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000038ceac0_0, 0, 8;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x6000038ce9a0_0, 0, 6;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x6000038ce880_0, 0, 7;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000038cdc20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000038cd9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000038cdb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000038cdd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000038cde60_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x7fc520704600;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000038ceb50, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000038cea30, 4, 0;
    %pushi/vec4 1, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000038ce910, 4, 0;
    %pushi/vec4 2, 0, 7;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000038ce7f0, 4, 0;
    %pushi/vec4 3110967033, 0, 100;
    %concati/vec4 250421845, 0, 28;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000038ce5b0, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x7fc520704600;
T_3 ;
    %wait E_0x6000004c5b90;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000038cd9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000038cdb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000038cdd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000038cde60_0, 0, 1;
    %vpi_call/w 4 100 "$display", "%0d", v0x6000038cd9e0_0 {0 0 0};
    %load/vec4 v0x6000038cd8c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x6000038cd8c0_0;
    %pad/u 8;
    %cast2;
    %store/vec4 v0x6000038ce490_0, 0, 8;
    %load/vec4 v0x6000038cd200_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x6000038ce2e0_0, 0, 8;
    %load/vec4 v0x6000038cd200_0;
    %parti/s 6, 8, 5;
    %store/vec4 v0x6000038ce250_0, 0, 6;
    %delay 1, 0;
    %load/vec4 v0x6000038cd200_0;
    %parti/s 8, 0, 2;
    %pad/u 7;
    %store/vec4 v0x6000038ce1c0_0, 0, 7;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000038cd9e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x6000038ce370_0, 0, 3;
    %load/vec4 v0x6000038ce490_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %jmp T_3.9;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000038cdd40_0, 0, 1;
    %load/vec4 v0x6000038ce250_0;
    %pad/u 38;
    %muli 2, 0, 38;
    %ix/vec4 4;
    %load/vec4a v0x6000038ceb50, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x6000038ce250_0;
    %pad/u 38;
    %muli 2, 0, 38;
    %ix/vec4 4;
    %load/vec4a v0x6000038cea30, 4;
    %load/vec4 v0x6000038ce2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %vpi_call/w 4 112 "$display", "Cache hit!" {0 0 0};
    %load/vec4 v0x6000038ce250_0;
    %pad/u 38;
    %muli 2, 0, 38;
    %ix/vec4 4;
    %load/vec4a v0x6000038ce5b0, 4;
    %load/vec4 v0x6000038ce1c0_0;
    %part/u 8;
    %pad/u 16;
    %store/vec4 v0x6000038ce640_0, 0, 16;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x6000038ce250_0;
    %pad/u 39;
    %muli 2, 0, 39;
    %addi 1, 0, 39;
    %ix/vec4 4;
    %load/vec4a v0x6000038ceb50, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x6000038ce250_0;
    %pad/u 39;
    %muli 2, 0, 39;
    %addi 1, 0, 39;
    %ix/vec4 4;
    %load/vec4a v0x6000038cea30, 4;
    %load/vec4 v0x6000038ce2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %vpi_call/w 4 116 "$display", "Cache hit!" {0 0 0};
    %load/vec4 v0x6000038ce250_0;
    %pad/u 39;
    %muli 2, 0, 39;
    %addi 1, 0, 39;
    %ix/vec4 4;
    %load/vec4a v0x6000038ce5b0, 4;
    %load/vec4 v0x6000038ce1c0_0;
    %part/u 8;
    %pad/u 16;
    %store/vec4 v0x6000038ce640_0, 0, 16;
T_3.12 ;
T_3.11 ;
    %jmp T_3.9;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000038cdd40_0, 0, 1;
    %load/vec4 v0x6000038ce250_0;
    %pad/u 38;
    %muli 2, 0, 38;
    %ix/vec4 4;
    %load/vec4a v0x6000038ceb50, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x6000038ce250_0;
    %pad/u 38;
    %muli 2, 0, 38;
    %ix/vec4 4;
    %load/vec4a v0x6000038cea30, 4;
    %load/vec4 v0x6000038ce2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %vpi_call/w 4 126 "$display", "Cache hit!" {0 0 0};
    %load/vec4 v0x6000038ce250_0;
    %pad/u 38;
    %muli 2, 0, 38;
    %ix/vec4 4;
    %load/vec4a v0x6000038ce5b0, 4;
    %load/vec4 v0x6000038ce1c0_0;
    %part/u 16;
    %store/vec4 v0x6000038ce640_0, 0, 16;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v0x6000038ce250_0;
    %pad/u 39;
    %muli 2, 0, 39;
    %addi 1, 0, 39;
    %ix/vec4 4;
    %load/vec4a v0x6000038ceb50, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x6000038ce250_0;
    %pad/u 39;
    %muli 2, 0, 39;
    %addi 1, 0, 39;
    %ix/vec4 4;
    %load/vec4a v0x6000038cea30, 4;
    %load/vec4 v0x6000038ce2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.16, 8;
    %vpi_call/w 4 130 "$display", "Cache hit!" {0 0 0};
    %load/vec4 v0x6000038ce250_0;
    %pad/u 39;
    %muli 2, 0, 39;
    %addi 1, 0, 39;
    %ix/vec4 4;
    %load/vec4a v0x6000038ce5b0, 4;
    %load/vec4 v0x6000038ce1c0_0;
    %part/u 16;
    %store/vec4 v0x6000038ce640_0, 0, 16;
T_3.16 ;
T_3.15 ;
    %jmp T_3.9;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000038cdd40_0, 0, 1;
    %load/vec4 v0x6000038ce250_0;
    %pad/u 38;
    %muli 2, 0, 38;
    %ix/vec4 4;
    %load/vec4a v0x6000038ceb50, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x6000038ce250_0;
    %pad/u 38;
    %muli 2, 0, 38;
    %ix/vec4 4;
    %load/vec4a v0x6000038cea30, 4;
    %load/vec4 v0x6000038ce2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.18, 8;
    %vpi_call/w 4 140 "$display", "Cache hit!" {0 0 0};
    %load/vec4 v0x6000038ce250_0;
    %pad/u 38;
    %muli 2, 0, 38;
    %ix/vec4 4;
    %load/vec4a v0x6000038ce5b0, 4;
    %load/vec4 v0x6000038ce1c0_0;
    %part/u 16;
    %store/vec4 v0x6000038ce640_0, 0, 16;
    %delay 1, 0;
    %load/vec4 v0x6000038ce250_0;
    %pad/u 38;
    %muli 2, 0, 38;
    %ix/vec4 4;
    %load/vec4a v0x6000038ce5b0, 4;
    %load/vec4 v0x6000038ce1c0_0;
    %pad/u 32;
    %addi 16, 0, 32;
    %part/u 16;
    %store/vec4 v0x6000038ce640_0, 0, 16;
    %jmp T_3.19;
T_3.18 ;
    %load/vec4 v0x6000038ce250_0;
    %pad/u 39;
    %muli 2, 0, 39;
    %addi 1, 0, 39;
    %ix/vec4 4;
    %load/vec4a v0x6000038ceb50, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x6000038ce250_0;
    %pad/u 39;
    %muli 2, 0, 39;
    %addi 1, 0, 39;
    %ix/vec4 4;
    %load/vec4a v0x6000038cea30, 4;
    %load/vec4 v0x6000038ce2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.20, 8;
    %vpi_call/w 4 146 "$display", "Cache hit!" {0 0 0};
    %load/vec4 v0x6000038ce250_0;
    %pad/u 39;
    %muli 2, 0, 39;
    %addi 1, 0, 39;
    %ix/vec4 4;
    %load/vec4a v0x6000038ce5b0, 4;
    %load/vec4 v0x6000038ce1c0_0;
    %part/u 16;
    %store/vec4 v0x6000038ce640_0, 0, 16;
    %delay 1, 0;
    %load/vec4 v0x6000038ce250_0;
    %pad/u 39;
    %muli 2, 0, 39;
    %addi 1, 0, 39;
    %ix/vec4 4;
    %load/vec4a v0x6000038ce5b0, 4;
    %load/vec4 v0x6000038ce1c0_0;
    %pad/u 32;
    %addi 16, 0, 32;
    %part/u 16;
    %store/vec4 v0x6000038ce640_0, 0, 16;
T_3.20 ;
T_3.19 ;
    %jmp T_3.9;
T_3.5 ;
    %load/vec4 v0x6000038ce250_0;
    %pad/u 38;
    %muli 2, 0, 38;
    %ix/vec4 4;
    %load/vec4a v0x6000038cea30, 4;
    %load/vec4 v0x6000038ce2e0_0;
    %cmp/e;
    %jmp/0xz  T_3.22, 4;
    %pushi/vec4 0, 0, 128;
    %load/vec4 v0x6000038ce250_0;
    %pad/u 38;
    %muli 2, 0, 38;
    %ix/vec4 4;
    %store/vec4a v0x6000038ce5b0, 4, 0;
    %jmp T_3.23;
T_3.22 ;
    %load/vec4 v0x6000038ce250_0;
    %pad/u 39;
    %muli 2, 0, 39;
    %addi 1, 0, 39;
    %ix/vec4 4;
    %load/vec4a v0x6000038cea30, 4;
    %load/vec4 v0x6000038ce2e0_0;
    %cmp/e;
    %jmp/0xz  T_3.24, 4;
    %pushi/vec4 0, 0, 128;
    %load/vec4 v0x6000038ce250_0;
    %pad/u 39;
    %muli 2, 0, 39;
    %addi 2, 0, 39;
    %ix/vec4 4;
    %store/vec4a v0x6000038ce5b0, 4, 0;
T_3.24 ;
T_3.23 ;
    %jmp T_3.9;
T_3.6 ;
    %jmp T_3.9;
T_3.7 ;
    %jmp T_3.9;
T_3.8 ;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6000038ce370_0, 0, 3;
T_3.1 ;
    %load/vec4 v0x6000038cda70_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.26, 4;
    %load/vec4 v0x6000038cda70_0;
    %pad/u 8;
    %cast2;
    %store/vec4 v0x6000038ce520_0, 0, 8;
T_3.26 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fc520707d00;
T_4 ;
    %vpi_call/w 3 23 "$monitor", "time=%0d\011%0d\011%b %0d", $time, v0x6000038ced00_0, v0x6000038ceeb0_0, 32'sb00000000000000000000000000010000 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000038cf180_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x6000038cf0f0_0, 0, 3;
    %pushi/vec4 1, 0, 9;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000038cf060_0, 4, 9;
    %pushi/vec4 0, 0, 7;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000038cf060_0, 4, 7;
    %delay 1, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000038cf060_0, 4, 8;
    %pushi/vec4 0, 7, 3;
    %store/vec4 v0x6000038cf0f0_0, 0, 3;
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "test2.sv";
    "./new_cache.sv";
