{
  "module_name": "bcma_driver_pcie2.h",
  "hash_id": "c5bd500cc2c49a64c6a3fe06693ac669e9db5f721ac7ad835ff49d56915e1ee0",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/bcma/bcma_driver_pcie2.h",
  "human_readable_source": " \n#ifndef LINUX_BCMA_DRIVER_PCIE2_H_\n#define LINUX_BCMA_DRIVER_PCIE2_H_\n\n#define BCMA_CORE_PCIE2_CLK_CONTROL\t\t0x0000\n#define  PCIE2_CLKC_RST_OE\t\t\t0x0001  \n#define  PCIE2_CLKC_RST\t\t\t\t0x0002  \n#define  PCIE2_CLKC_SPERST\t\t\t0x0004  \n#define  PCIE2_CLKC_DISABLE_L1CLK_GATING\t0x0010\n#define  PCIE2_CLKC_DLYPERST\t\t\t0x0100  \n#define  PCIE2_CLKC_DISSPROMLD\t\t\t0x0200  \n#define  PCIE2_CLKC_WAKE_MODE_L2\t\t0x1000  \n#define BCMA_CORE_PCIE2_RC_PM_CONTROL\t\t0x0004\n#define BCMA_CORE_PCIE2_RC_PM_STATUS\t\t0x0008\n#define BCMA_CORE_PCIE2_EP_PM_CONTROL\t\t0x000C\n#define BCMA_CORE_PCIE2_EP_PM_STATUS\t\t0x0010\n#define BCMA_CORE_PCIE2_EP_LTR_CONTROL\t\t0x0014\n#define BCMA_CORE_PCIE2_EP_LTR_STATUS\t\t0x0018\n#define BCMA_CORE_PCIE2_EP_OBFF_STATUS\t\t0x001C\n#define BCMA_CORE_PCIE2_PCIE_ERR_STATUS\t\t0x0020\n#define BCMA_CORE_PCIE2_RC_AXI_CONFIG\t\t0x0100\n#define BCMA_CORE_PCIE2_EP_AXI_CONFIG\t\t0x0104\n#define BCMA_CORE_PCIE2_RXDEBUG_STATUS0\t\t0x0108\n#define BCMA_CORE_PCIE2_RXDEBUG_CONTROL0\t0x010C\n#define BCMA_CORE_PCIE2_CONFIGINDADDR\t\t0x0120\n#define BCMA_CORE_PCIE2_CONFIGINDDATA\t\t0x0124\n#define BCMA_CORE_PCIE2_MDIOCONTROL\t\t0x0128\n#define BCMA_CORE_PCIE2_MDIOWRDATA\t\t0x012C\n#define BCMA_CORE_PCIE2_MDIORDDATA\t\t0x0130\n#define BCMA_CORE_PCIE2_DATAINTF\t\t0x0180\n#define BCMA_CORE_PCIE2_D2H_INTRLAZY_0\t\t0x0188\n#define BCMA_CORE_PCIE2_H2D_INTRLAZY_0\t\t0x018c\n#define BCMA_CORE_PCIE2_H2D_INTSTAT_0\t\t0x0190\n#define BCMA_CORE_PCIE2_H2D_INTMASK_0\t\t0x0194\n#define BCMA_CORE_PCIE2_D2H_INTSTAT_0\t\t0x0198\n#define BCMA_CORE_PCIE2_D2H_INTMASK_0\t\t0x019c\n#define BCMA_CORE_PCIE2_LTR_STATE\t\t0x01A0  \n#define  PCIE2_LTR_ACTIVE\t\t\t2\n#define  PCIE2_LTR_ACTIVE_IDLE\t\t\t1\n#define  PCIE2_LTR_SLEEP\t\t\t0\n#define  PCIE2_LTR_FINAL_MASK\t\t\t0x300\n#define  PCIE2_LTR_FINAL_SHIFT\t\t\t8\n#define BCMA_CORE_PCIE2_PWR_INT_STATUS\t\t0x01A4\n#define BCMA_CORE_PCIE2_PWR_INT_MASK\t\t0x01A8\n#define BCMA_CORE_PCIE2_CFG_ADDR\t\t0x01F8\n#define BCMA_CORE_PCIE2_CFG_DATA\t\t0x01FC\n#define BCMA_CORE_PCIE2_SYS_EQ_PAGE\t\t0x0200\n#define BCMA_CORE_PCIE2_SYS_MSI_PAGE\t\t0x0204\n#define BCMA_CORE_PCIE2_SYS_MSI_INTREN\t\t0x0208\n#define BCMA_CORE_PCIE2_SYS_MSI_CTRL0\t\t0x0210\n#define BCMA_CORE_PCIE2_SYS_MSI_CTRL1\t\t0x0214\n#define BCMA_CORE_PCIE2_SYS_MSI_CTRL2\t\t0x0218\n#define BCMA_CORE_PCIE2_SYS_MSI_CTRL3\t\t0x021C\n#define BCMA_CORE_PCIE2_SYS_MSI_CTRL4\t\t0x0220\n#define BCMA_CORE_PCIE2_SYS_MSI_CTRL5\t\t0x0224\n#define BCMA_CORE_PCIE2_SYS_EQ_HEAD0\t\t0x0250\n#define BCMA_CORE_PCIE2_SYS_EQ_TAIL0\t\t0x0254\n#define BCMA_CORE_PCIE2_SYS_EQ_HEAD1\t\t0x0258\n#define BCMA_CORE_PCIE2_SYS_EQ_TAIL1\t\t0x025C\n#define BCMA_CORE_PCIE2_SYS_EQ_HEAD2\t\t0x0260\n#define BCMA_CORE_PCIE2_SYS_EQ_TAIL2\t\t0x0264\n#define BCMA_CORE_PCIE2_SYS_EQ_HEAD3\t\t0x0268\n#define BCMA_CORE_PCIE2_SYS_EQ_TAIL3\t\t0x026C\n#define BCMA_CORE_PCIE2_SYS_EQ_HEAD4\t\t0x0270\n#define BCMA_CORE_PCIE2_SYS_EQ_TAIL4\t\t0x0274\n#define BCMA_CORE_PCIE2_SYS_EQ_HEAD5\t\t0x0278\n#define BCMA_CORE_PCIE2_SYS_EQ_TAIL5\t\t0x027C\n#define BCMA_CORE_PCIE2_SYS_RC_INTX_EN\t\t0x0330\n#define BCMA_CORE_PCIE2_SYS_RC_INTX_CSR\t\t0x0334\n#define BCMA_CORE_PCIE2_SYS_MSI_REQ\t\t0x0340\n#define BCMA_CORE_PCIE2_SYS_HOST_INTR_EN\t0x0344\n#define BCMA_CORE_PCIE2_SYS_HOST_INTR_CSR\t0x0348\n#define BCMA_CORE_PCIE2_SYS_HOST_INTR0\t\t0x0350\n#define BCMA_CORE_PCIE2_SYS_HOST_INTR1\t\t0x0354\n#define BCMA_CORE_PCIE2_SYS_HOST_INTR2\t\t0x0358\n#define BCMA_CORE_PCIE2_SYS_HOST_INTR3\t\t0x035C\n#define BCMA_CORE_PCIE2_SYS_EP_INT_EN0\t\t0x0360\n#define BCMA_CORE_PCIE2_SYS_EP_INT_EN1\t\t0x0364\n#define BCMA_CORE_PCIE2_SYS_EP_INT_CSR0\t\t0x0370\n#define BCMA_CORE_PCIE2_SYS_EP_INT_CSR1\t\t0x0374\n#define BCMA_CORE_PCIE2_SPROM(wordoffset)\t(0x0800 + ((wordoffset) * 2))\n#define BCMA_CORE_PCIE2_FUNC0_IMAP0_0\t\t0x0C00\n#define BCMA_CORE_PCIE2_FUNC0_IMAP0_1\t\t0x0C04\n#define BCMA_CORE_PCIE2_FUNC0_IMAP0_2\t\t0x0C08\n#define BCMA_CORE_PCIE2_FUNC0_IMAP0_3\t\t0x0C0C\n#define BCMA_CORE_PCIE2_FUNC0_IMAP0_4\t\t0x0C10\n#define BCMA_CORE_PCIE2_FUNC0_IMAP0_5\t\t0x0C14\n#define BCMA_CORE_PCIE2_FUNC0_IMAP0_6\t\t0x0C18\n#define BCMA_CORE_PCIE2_FUNC0_IMAP0_7\t\t0x0C1C\n#define BCMA_CORE_PCIE2_FUNC1_IMAP0_0\t\t0x0C20\n#define BCMA_CORE_PCIE2_FUNC1_IMAP0_1\t\t0x0C24\n#define BCMA_CORE_PCIE2_FUNC1_IMAP0_2\t\t0x0C28\n#define BCMA_CORE_PCIE2_FUNC1_IMAP0_3\t\t0x0C2C\n#define BCMA_CORE_PCIE2_FUNC1_IMAP0_4\t\t0x0C30\n#define BCMA_CORE_PCIE2_FUNC1_IMAP0_5\t\t0x0C34\n#define BCMA_CORE_PCIE2_FUNC1_IMAP0_6\t\t0x0C38\n#define BCMA_CORE_PCIE2_FUNC1_IMAP0_7\t\t0x0C3C\n#define BCMA_CORE_PCIE2_FUNC0_IMAP1\t\t0x0C80\n#define BCMA_CORE_PCIE2_FUNC1_IMAP1\t\t0x0C88\n#define BCMA_CORE_PCIE2_FUNC0_IMAP2\t\t0x0CC0\n#define BCMA_CORE_PCIE2_FUNC1_IMAP2\t\t0x0CC8\n#define BCMA_CORE_PCIE2_IARR0_LOWER\t\t0x0D00\n#define BCMA_CORE_PCIE2_IARR0_UPPER\t\t0x0D04\n#define BCMA_CORE_PCIE2_IARR1_LOWER\t\t0x0D08\n#define BCMA_CORE_PCIE2_IARR1_UPPER\t\t0x0D0C\n#define BCMA_CORE_PCIE2_IARR2_LOWER\t\t0x0D10\n#define BCMA_CORE_PCIE2_IARR2_UPPER\t\t0x0D14\n#define BCMA_CORE_PCIE2_OARR0\t\t\t0x0D20\n#define BCMA_CORE_PCIE2_OARR1\t\t\t0x0D28\n#define BCMA_CORE_PCIE2_OARR2\t\t\t0x0D30\n#define BCMA_CORE_PCIE2_OMAP0_LOWER\t\t0x0D40\n#define BCMA_CORE_PCIE2_OMAP0_UPPER\t\t0x0D44\n#define BCMA_CORE_PCIE2_OMAP1_LOWER\t\t0x0D48\n#define BCMA_CORE_PCIE2_OMAP1_UPPER\t\t0x0D4C\n#define BCMA_CORE_PCIE2_OMAP2_LOWER\t\t0x0D50\n#define BCMA_CORE_PCIE2_OMAP2_UPPER\t\t0x0D54\n#define BCMA_CORE_PCIE2_FUNC1_IARR1_SIZE\t0x0D58\n#define BCMA_CORE_PCIE2_FUNC1_IARR2_SIZE\t0x0D5C\n#define BCMA_CORE_PCIE2_MEM_CONTROL\t\t0x0F00\n#define BCMA_CORE_PCIE2_MEM_ECC_ERRLOG0\t\t0x0F04\n#define BCMA_CORE_PCIE2_MEM_ECC_ERRLOG1\t\t0x0F08\n#define BCMA_CORE_PCIE2_LINK_STATUS\t\t0x0F0C\n#define BCMA_CORE_PCIE2_STRAP_STATUS\t\t0x0F10\n#define BCMA_CORE_PCIE2_RESET_STATUS\t\t0x0F14\n#define BCMA_CORE_PCIE2_RESETEN_IN_LINKDOWN\t0x0F18\n#define BCMA_CORE_PCIE2_MISC_INTR_EN\t\t0x0F1C\n#define BCMA_CORE_PCIE2_TX_DEBUG_CFG\t\t0x0F20\n#define BCMA_CORE_PCIE2_MISC_CONFIG\t\t0x0F24\n#define BCMA_CORE_PCIE2_MISC_STATUS\t\t0x0F28\n#define BCMA_CORE_PCIE2_INTR_EN\t\t\t0x0F30\n#define BCMA_CORE_PCIE2_INTR_CLEAR\t\t0x0F34\n#define BCMA_CORE_PCIE2_INTR_STATUS\t\t0x0F38\n\n \n#define PCIE2_INTSTATUS\t\t\t\t0x090\n#define PCIE2_INTMASK\t\t\t\t0x094\n#define PCIE2_SBMBX\t\t\t\t0x098\n\n#define PCIE2_PMCR_REFUP\t\t\t0x1814  \n\n#define PCIE2_CAP_DEVSTSCTRL2_OFFSET\t\t0xD4\n#define PCIE2_CAP_DEVSTSCTRL2_LTRENAB\t\t0x400\n#define PCIE2_PVT_REG_PM_CLK_PERIOD\t\t0x184c\n\nstruct bcma_drv_pcie2 {\n\tstruct bcma_device *core;\n\n\tu16 reqsize;\n};\n\n#define pcie2_read16(pcie2, offset)\t\tbcma_read16((pcie2)->core, offset)\n#define pcie2_read32(pcie2, offset)\t\tbcma_read32((pcie2)->core, offset)\n#define pcie2_write16(pcie2, offset, val)\tbcma_write16((pcie2)->core, offset, val)\n#define pcie2_write32(pcie2, offset, val)\tbcma_write32((pcie2)->core, offset, val)\n\n#define pcie2_set32(pcie2, offset, set)\t\tbcma_set32((pcie2)->core, offset, set)\n#define pcie2_mask32(pcie2, offset, mask)\tbcma_mask32((pcie2)->core, offset, mask)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}