# Generated by Yosys 0.21+10 (git sha1 558018522, clang 14.0.0 -fPIC -Os)

.model toplevel
.inputs clk openram_h4_w4_1r1w_raddr[0] openram_h4_w4_1r1w_raddr[1] openram_h4_w4_1r1w_ren openram_h4_w4_1r1w_waddr[0] openram_h4_w4_1r1w_waddr[1] openram_h4_w4_1r1w_wdata[0] openram_h4_w4_1r1w_wdata[1] openram_h4_w4_1r1w_wdata[2] openram_h4_w4_1r1w_wdata[3] openram_h4_w4_1r1w_wen
.outputs openram_h4_w4_1r1w_rdata[0] openram_h4_w4_1r1w_rdata[1] openram_h4_w4_1r1w_rdata[2] openram_h4_w4_1r1w_rdata[3]
.names $false
.names $true
1
.names $undef
.latch openram_h4_w4_1r1w_ren tmp2 re clk 2
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$netlist_h4_w4_1r1w_llr.v:42$1_DATA[3:0]$7[0] E=$memory\mem_0$wren[1][0][0]$y$68 Q=mem_0[1][0]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$netlist_h4_w4_1r1w_llr.v:42$1_DATA[3:0]$7[1] E=$memory\mem_0$wren[1][0][0]$y$68 Q=mem_0[1][1]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$netlist_h4_w4_1r1w_llr.v:42$1_DATA[3:0]$7[2] E=$memory\mem_0$wren[1][0][0]$y$68 Q=mem_0[1][2]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$netlist_h4_w4_1r1w_llr.v:42$1_DATA[3:0]$7[3] E=$memory\mem_0$wren[1][0][0]$y$68 Q=mem_0[1][3]
.subckt $_DFFE_PP_ C=clk D=openram_h4_w4_1r1w_raddr[0] E=openram_h4_w4_1r1w_ren Q=tmp0[0]
.subckt $_DFFE_PP_ C=clk D=openram_h4_w4_1r1w_raddr[1] E=openram_h4_w4_1r1w_ren Q=tmp0[1]
.subckt $_DFFE_PP_ C=clk D=$\mem_0$rdreg[0]$d[0] E=tmp2 Q=openram_h4_w4_1r1w_rdata[0]
.subckt $_DFFE_PP_ C=clk D=$\mem_0$rdreg[0]$d[1] E=tmp2 Q=openram_h4_w4_1r1w_rdata[1]
.subckt $_DFFE_PP_ C=clk D=$\mem_0$rdreg[0]$d[2] E=tmp2 Q=openram_h4_w4_1r1w_rdata[2]
.subckt $_DFFE_PP_ C=clk D=$\mem_0$rdreg[0]$d[3] E=tmp2 Q=openram_h4_w4_1r1w_rdata[3]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$netlist_h4_w4_1r1w_llr.v:42$1_DATA[3:0]$7[0] E=$memory\mem_0$wren[2][0][0]$y$76 Q=mem_0[2][0]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$netlist_h4_w4_1r1w_llr.v:42$1_DATA[3:0]$7[1] E=$memory\mem_0$wren[2][0][0]$y$76 Q=mem_0[2][1]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$netlist_h4_w4_1r1w_llr.v:42$1_DATA[3:0]$7[2] E=$memory\mem_0$wren[2][0][0]$y$76 Q=mem_0[2][2]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$netlist_h4_w4_1r1w_llr.v:42$1_DATA[3:0]$7[3] E=$memory\mem_0$wren[2][0][0]$y$76 Q=mem_0[2][3]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$netlist_h4_w4_1r1w_llr.v:42$1_DATA[3:0]$7[0] E=$memory\mem_0$wren[0][0][0]$y$60 Q=mem_0[0][0]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$netlist_h4_w4_1r1w_llr.v:42$1_DATA[3:0]$7[1] E=$memory\mem_0$wren[0][0][0]$y$60 Q=mem_0[0][1]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$netlist_h4_w4_1r1w_llr.v:42$1_DATA[3:0]$7[2] E=$memory\mem_0$wren[0][0][0]$y$60 Q=mem_0[0][2]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$netlist_h4_w4_1r1w_llr.v:42$1_DATA[3:0]$7[3] E=$memory\mem_0$wren[0][0][0]$y$60 Q=mem_0[0][3]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$netlist_h4_w4_1r1w_llr.v:42$1_DATA[3:0]$7[0] E=$memory\mem_0$wren[3][0][0]$y$82 Q=mem_0[3][0]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$netlist_h4_w4_1r1w_llr.v:42$1_DATA[3:0]$7[1] E=$memory\mem_0$wren[3][0][0]$y$82 Q=mem_0[3][1]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$netlist_h4_w4_1r1w_llr.v:42$1_DATA[3:0]$7[2] E=$memory\mem_0$wren[3][0][0]$y$82 Q=mem_0[3][2]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$netlist_h4_w4_1r1w_llr.v:42$1_DATA[3:0]$7[3] E=$memory\mem_0$wren[3][0][0]$y$82 Q=mem_0[3][3]
.names mem_0[2][0] mem_0[3][0] tmp0[0] $memory\mem_0$rdmux[0][0][0]$b$46[0]
1-0 1
-11 1
.names mem_0[2][1] mem_0[3][1] tmp0[0] $memory\mem_0$rdmux[0][0][0]$b$46[1]
1-0 1
-11 1
.names mem_0[2][2] mem_0[3][2] tmp0[0] $memory\mem_0$rdmux[0][0][0]$b$46[2]
1-0 1
-11 1
.names mem_0[2][3] mem_0[3][3] tmp0[0] $memory\mem_0$rdmux[0][0][0]$b$46[3]
1-0 1
-11 1
.names mem_0[0][0] mem_0[1][0] tmp0[0] $memory\mem_0$rdmux[0][0][0]$a$45[0]
1-0 1
-11 1
.names mem_0[0][1] mem_0[1][1] tmp0[0] $memory\mem_0$rdmux[0][0][0]$a$45[1]
1-0 1
-11 1
.names mem_0[0][2] mem_0[1][2] tmp0[0] $memory\mem_0$rdmux[0][0][0]$a$45[2]
1-0 1
-11 1
.names mem_0[0][3] mem_0[1][3] tmp0[0] $memory\mem_0$rdmux[0][0][0]$a$45[3]
1-0 1
-11 1
.names $memory\mem_0$rdmux[0][0][0]$a$45[0] $memory\mem_0$rdmux[0][0][0]$b$46[0] tmp0[1] $\mem_0$rdreg[0]$d[0]
1-0 1
-11 1
.names $memory\mem_0$rdmux[0][0][0]$a$45[1] $memory\mem_0$rdmux[0][0][0]$b$46[1] tmp0[1] $\mem_0$rdreg[0]$d[1]
1-0 1
-11 1
.names $memory\mem_0$rdmux[0][0][0]$a$45[2] $memory\mem_0$rdmux[0][0][0]$b$46[2] tmp0[1] $\mem_0$rdreg[0]$d[2]
1-0 1
-11 1
.names $memory\mem_0$rdmux[0][0][0]$a$45[3] $memory\mem_0$rdmux[0][0][0]$b$46[3] tmp0[1] $\mem_0$rdreg[0]$d[3]
1-0 1
-11 1
.names $undef openram_h4_w4_1r1w_wdata[0] openram_h4_w4_1r1w_wen $0$memwr$\mem_0$netlist_h4_w4_1r1w_llr.v:42$1_DATA[3:0]$7[0]
1-0 1
-11 1
.names $undef openram_h4_w4_1r1w_wdata[1] openram_h4_w4_1r1w_wen $0$memwr$\mem_0$netlist_h4_w4_1r1w_llr.v:42$1_DATA[3:0]$7[1]
1-0 1
-11 1
.names $undef openram_h4_w4_1r1w_wdata[2] openram_h4_w4_1r1w_wen $0$memwr$\mem_0$netlist_h4_w4_1r1w_llr.v:42$1_DATA[3:0]$7[2]
1-0 1
-11 1
.names $undef openram_h4_w4_1r1w_wdata[3] openram_h4_w4_1r1w_wen $0$memwr$\mem_0$netlist_h4_w4_1r1w_llr.v:42$1_DATA[3:0]$7[3]
1-0 1
-11 1
.names $undef openram_h4_w4_1r1w_waddr[0] openram_h4_w4_1r1w_wen $0$memwr$\mem_0$netlist_h4_w4_1r1w_llr.v:42$1_ADDR[1:0]$6[0]
1-0 1
-11 1
.names $undef openram_h4_w4_1r1w_waddr[1] openram_h4_w4_1r1w_wen $0$memwr$\mem_0$netlist_h4_w4_1r1w_llr.v:42$1_ADDR[1:0]$6[1]
1-0 1
-11 1
.names $0$memwr$\mem_0$netlist_h4_w4_1r1w_llr.v:42$1_ADDR[1:0]$6[0] $auto$rtlil.cc:2409:Eq$54
0 1
.names $0$memwr$\mem_0$netlist_h4_w4_1r1w_llr.v:42$1_ADDR[1:0]$6[1] $auto$rtlil.cc:2409:Eq$56
0 1
.names $auto$rtlil.cc:2409:Eq$54 $auto$rtlil.cc:2409:Eq$56 $auto$rtlil.cc:2401:And$58
11 1
.names $auto$rtlil.cc:2401:And$58 openram_h4_w4_1r1w_wen $memory\mem_0$wren[0][0][0]$y$60
11 1
.names $0$memwr$\mem_0$netlist_h4_w4_1r1w_llr.v:42$1_ADDR[1:0]$6[0] $auto$rtlil.cc:2409:Eq$56 $auto$rtlil.cc:2401:And$66
11 1
.names $auto$rtlil.cc:2401:And$66 openram_h4_w4_1r1w_wen $memory\mem_0$wren[1][0][0]$y$68
11 1
.names $auto$rtlil.cc:2409:Eq$54 $0$memwr$\mem_0$netlist_h4_w4_1r1w_llr.v:42$1_ADDR[1:0]$6[1] $auto$rtlil.cc:2401:And$74
11 1
.names $auto$rtlil.cc:2401:And$74 openram_h4_w4_1r1w_wen $memory\mem_0$wren[2][0][0]$y$76
11 1
.names $0$memwr$\mem_0$netlist_h4_w4_1r1w_llr.v:42$1_ADDR[1:0]$6[0] $0$memwr$\mem_0$netlist_h4_w4_1r1w_llr.v:42$1_ADDR[1:0]$6[1] $auto$rtlil.cc:2401:And$80
11 1
.names $auto$rtlil.cc:2401:And$80 openram_h4_w4_1r1w_wen $memory\mem_0$wren[3][0][0]$y$82
11 1
.end
