------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Notes: 
  Total_num: the numbers of add/sub in rtl
  Module Name: the module name of the instantiated module calling directly the add/sub sub module
  Location/Inst Name: if linefile info exists(no optimization), print the codes location of add/sub in rtl, else print the inst name
  Count: the amount of lutcarry for add/sub
  Number: the numbers of add/sub with the same lutcarry counts and linefile

Detailed RTL Component Info :
-----Add :
               Total_Num :91
-----Sub :
               Total_Num :83
-----AddSub :
               Total_Num :0

Add_Sub_AddSub: Initial Mapping Report :
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|Module Name                                       |Type     |Count    |Number   |Location/Inst Name                                                                                                  |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|Frame_RD_Interface_Inst                           |Add      |21       |1        |../source/Frame_RD_Interface.v:143                                                                                  |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|Frame_WR_Interface_Inst0                          |Add      |18       |1        |../source/source/Frame_WR_Interface1.v:123                                                                          |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|Frame_WR_Interface_Inst0                          |Add      |21       |1        |../source/source/Frame_WR_Interface1.v:124                                                                          |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|Frame_WR_Interface_Inst0                          |Add      |11       |1        |../source/source/Frame_WR_Interface1.v:163                                                                          |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|Frame_WR_Interface_Inst1                          |Add      |18       |1        |../source/source/Frame_WR_Interface1.v:123                                                                          |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|Frame_WR_Interface_Inst1                          |Add      |21       |1        |../source/source/Frame_WR_Interface1.v:124                                                                          |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|Frame_WR_Interface_Inst1                          |Add      |11       |1        |../source/source/Frame_WR_Interface1.v:163                                                                          |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|Frame_WR_Interface_Inst2                          |Add      |18       |1        |../source/source/Frame_WR_Interface2.v:123                                                                          |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|Frame_WR_Interface_Inst2                          |Add      |21       |1        |../source/source/Frame_WR_Interface2.v:124                                                                          |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|Frame_WR_Interface_Inst2                          |Add      |11       |1        |../source/source/Frame_WR_Interface2.v:163                                                                          |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|Frame_WR_Interface_Inst3                          |Add      |18       |1        |../source/source/Frame_WR_Interface2.v:123                                                                          |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|Frame_WR_Interface_Inst3                          |Add      |21       |1        |../source/source/Frame_WR_Interface2.v:124                                                                          |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|Frame_WR_Interface_Inst3                          |Add      |11       |1        |../source/source/Frame_WR_Interface2.v:163                                                                          |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[0].timing_pre_pass                  |Sub      |4        |1        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:198                                    |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[0].timing_pre_pass                  |Sub      |3        |1        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:206                                    |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[0].timing_pre_pass                  |Sub      |5        |1        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:208                                    |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[1].timing_pre_pass                  |Sub      |4        |1        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:198                                    |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[1].timing_pre_pass                  |Sub      |3        |1        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:206                                    |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[1].timing_pre_pass                  |Sub      |5        |1        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:208                                    |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[2].timing_pre_pass                  |Sub      |4        |1        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:198                                    |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[2].timing_pre_pass                  |Sub      |3        |1        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:206                                    |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[2].timing_pre_pass                  |Sub      |5        |1        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:208                                    |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[3].timing_pre_pass                  |Sub      |4        |1        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:198                                    |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[3].timing_pre_pass                  |Sub      |3        |1        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:206                                    |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[3].timing_pre_pass                  |Sub      |5        |1        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:208                                    |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[4].timing_pre_pass                  |Sub      |4        |1        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:198                                    |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[4].timing_pre_pass                  |Sub      |3        |1        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:206                                    |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[4].timing_pre_pass                  |Sub      |5        |1        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:208                                    |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[5].timing_pre_pass                  |Sub      |4        |1        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:198                                    |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[5].timing_pre_pass                  |Sub      |3        |1        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:206                                    |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[5].timing_pre_pass                  |Sub      |5        |1        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:208                                    |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[6].timing_pre_pass                  |Sub      |4        |1        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:198                                    |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[6].timing_pre_pass                  |Sub      |3        |1        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:206                                    |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[6].timing_pre_pass                  |Sub      |5        |1        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:208                                    |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[7].timing_pre_pass                  |Sub      |4        |1        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:198                                    |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[7].timing_pre_pass                  |Sub      |3        |1        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:206                                    |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[7].timing_pre_pass                  |Sub      |5        |1        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:208                                    |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|TRDA2ACT_LOOP[0].trda2act_timing                  |Sub      |3        |1        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:129                                         |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|TRDA2ACT_LOOP[0].trda2act_timing                  |Sub      |4        |1        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:131                                         |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|TRDA2ACT_LOOP[1].trda2act_timing                  |Sub      |3        |1        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:129                                         |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|TRDA2ACT_LOOP[1].trda2act_timing                  |Sub      |4        |1        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:131                                         |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|TRDA2ACT_LOOP[2].trda2act_timing                  |Sub      |3        |1        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:129                                         |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|TRDA2ACT_LOOP[2].trda2act_timing                  |Sub      |4        |1        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:131                                         |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|TRDA2ACT_LOOP[3].trda2act_timing                  |Sub      |3        |1        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:129                                         |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|TRDA2ACT_LOOP[3].trda2act_timing                  |Sub      |4        |1        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:131                                         |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|TRDA2ACT_LOOP[4].trda2act_timing                  |Sub      |3        |1        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:129                                         |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|TRDA2ACT_LOOP[4].trda2act_timing                  |Sub      |4        |1        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:131                                         |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|TRDA2ACT_LOOP[5].trda2act_timing                  |Sub      |3        |1        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:129                                         |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|TRDA2ACT_LOOP[5].trda2act_timing                  |Sub      |4        |1        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:131                                         |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|TRDA2ACT_LOOP[6].trda2act_timing                  |Sub      |3        |1        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:129                                         |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|TRDA2ACT_LOOP[6].trda2act_timing                  |Sub      |4        |1        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:131                                         |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|TRDA2ACT_LOOP[7].trda2act_timing                  |Sub      |3        |1        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:129                                         |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|TRDA2ACT_LOOP[7].trda2act_timing                  |Sub      |4        |1        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:131                                         |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|TWRA2ACT_LOOP[0].twra2act_timing                  |Sub      |5        |1        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:131                                         |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|TWRA2ACT_LOOP[1].twra2act_timing                  |Sub      |5        |1        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:131                                         |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|TWRA2ACT_LOOP[2].twra2act_timing                  |Sub      |5        |1        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:131                                         |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|TWRA2ACT_LOOP[3].twra2act_timing                  |Sub      |5        |1        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:131                                         |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|TWRA2ACT_LOOP[4].twra2act_timing                  |Sub      |5        |1        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:131                                         |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|TWRA2ACT_LOOP[5].twra2act_timing                  |Sub      |5        |1        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:131                                         |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|TWRA2ACT_LOOP[6].twra2act_timing                  |Sub      |5        |1        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:131                                         |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|TWRA2ACT_LOOP[7].twra2act_timing                  |Sub      |5        |1        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:131                                         |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|U_ipml_fifo_ctrl                                  |Add      |13       |4        |../ipcore/FIFO_16x4096x128/rtl/ipml_fifo_ctrl_v1_3.v:148                                                            |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|U_ipml_fifo_ctrl                                  |Add      |16       |1        |../ipcore/FIFO_16x4096x128/rtl/ipml_fifo_ctrl_v1_3.v:148                                                            |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|U_ipml_fifo_ctrl                                  |Sub      |13       |1        |../ipcore/FIFO_16x4096x128/rtl/ipml_fifo_ctrl_v1_3.v:354                                                            |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|U_ipml_fifo_ctrl                                  |Sub      |13       |1        |../ipcore/FIFO_16x4096x128/rtl/ipml_fifo_ctrl_v1_3.v:355                                                            |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|U_ipml_fifo_ctrl                                  |Sub      |13       |1        |../ipcore/FIFO_16x4096x128/rtl/ipml_fifo_ctrl_v1_3.v:356                                                            |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|U_ipml_fifo_ctrl                                  |Sub      |13       |4        |../ipcore/FIFO_16x4096x128/rtl/ipml_fifo_ctrl_v1_3.v:375                                                            |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|U_ipml_fifo_ctrl                                  |Sub      |13       |4        |../ipcore/FIFO_16x4096x128/rtl/ipml_fifo_ctrl_v1_3.v:376                                                            |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|U_ipml_fifo_ctrl                                  |Sub      |13       |4        |../ipcore/FIFO_16x4096x128/rtl/ipml_fifo_ctrl_v1_3.v:377                                                            |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|U_ipml_fifo_ctrl                                  |Add      |13       |1        |../ipcore/FIFO_16x4096x128/rtl/ipml_fifo_ctrl_v1_3.v:96                                                             |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|U_ipml_fifo_ctrl                                  |Add      |16       |4        |../ipcore/FIFO_16x4096x128/rtl/ipml_fifo_ctrl_v1_3.v:96                                                             |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|coms1_reg_config                                  |Add      |12       |1        |../source/reg_config.v:58                                                                                           |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|coms1_reg_config                                  |Add      |9        |1        |../source/reg_config.v:91                                                                                           |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|coms2_reg_config                                  |Add      |9        |1        |../source/reg_config.v:91                                                                                           |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|data_slice_wrlvl                                  |Add      |8        |2        |../ipcore/DDR3_Inst/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:404                                            |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|data_slice_wrlvl                                  |Add      |8        |2        |../ipcore/DDR3_Inst/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:407                                            |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|data_slice_wrlvl                                  |Add      |8        |2        |../ipcore/DDR3_Inst/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:516                                            |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|ddrphy_info                                       |Add      |6        |1        |../ipcore/DDR3_Inst/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:271                                                        |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|ddrphy_info                                       |Add      |6        |1        |../ipcore/DDR3_Inst/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:273                                                        |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|ddrphy_init                                       |Add      |16       |1        |../ipcore/DDR3_Inst/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:330                                                        |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|ddrphy_init                                       |Add      |16       |1        |../ipcore/DDR3_Inst/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:352                                                        |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|ddrphy_init                                       |Add      |8        |1        |../ipcore/DDR3_Inst/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:373                                                        |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|ddrphy_init                                       |Add      |10       |1        |../ipcore/DDR3_Inst/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:427                                                        |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|ddrphy_pll_lock_debounce                          |Add      |19       |1        |../ipcore/DDR3_Inst/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp:102                                                |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|ddrphy_reset_ctrl                                 |Add      |8        |1        |../ipcore/DDR3_Inst/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp:286                                                  |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|ddrphy_slice_top                                  |Add      |8        |1        |../ipcore/DDR3_Inst/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:473                                                    |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|ddrphy_wrlvl                                      |Add      |8        |1        |../ipcore/DDR3_Inst/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp:241                                                       |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|dqsi_rdel_cal                                     |Sub      |7        |2        |../ipcore/DDR3_Inst/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:406                                               |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|dqsi_rdel_cal                                     |Add      |8        |2        |../ipcore/DDR3_Inst/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:409                                               |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|dqsi_rdel_cal                                     |Sub      |8        |2        |../ipcore/DDR3_Inst/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:418                                               |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|dqsi_rdel_cal                                     |Add      |6        |2        |../ipcore/DDR3_Inst/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:448                                               |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|dqsi_rdel_cal                                     |Add      |9        |2        |../ipcore/DDR3_Inst/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:457                                               |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|dqsi_rdel_cal                                     |Add      |10       |2        |../ipcore/DDR3_Inst/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:480                                               |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|dqsi_rdel_cal                                     |Add      |8        |2        |../ipcore/DDR3_Inst/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:631                                               |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|dqsi_rdel_cal                                     |Add      |8        |2        |../ipcore/DDR3_Inst/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:645                                               |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|dqsi_rdel_cal                                     |Add      |10       |2        |../ipcore/DDR3_Inst/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:646                                               |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|drift_dqs_group[0].ddrphy_drift_ctrl              |Add      |10       |1        |../ipcore/DDR3_Inst/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp:331                                                  |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|drift_dqs_group[1].ddrphy_drift_ctrl              |Add      |10       |1        |../ipcore/DDR3_Inst/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp:331                                                  |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|gatecal                                           |Add      |6        |2        |../ipcore/DDR3_Inst/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:443                                                     |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|gatecal                                           |Sub      |6        |2        |../ipcore/DDR3_Inst/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:544                                                     |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|gatecal                                           |Sub      |6        |2        |../ipcore/DDR3_Inst/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:547                                                     |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|gatecal                                           |Add      |5        |2        |../ipcore/DDR3_Inst/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:552                                                     |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|gatecal                                           |Add      |6        |2        |../ipcore/DDR3_Inst/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:559                                                     |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|gatecal                                           |Add      |6        |2        |../ipcore/DDR3_Inst/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:575                                                     |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|mcdq_dcd_bm                                       |Add      |13       |1        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:327                                                     |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|mcdq_dcd_sm                                       |Add      |7        |2        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:429                                                     |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|mcdq_mrs                                          |Sub      |5        |1        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp:456                                                        |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|mcdq_timing_rd_pass                               |Sub      |5        |1        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp:224                                     |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|mcdq_ui_axi                                       |Add      |9        |1        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:441                                                     |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|ms7200_ctl                                        |Add      |9        |1        |../source/ms7200_ctl.v:487                                                                                          |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|ms7200_ctl                                        |Add      |9        |1        |../source/ms7200_ctl.v:629                                                                                          |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|ms7210_ctl                                        |Add      |22       |1        |../source/ms7210_ctl.v:225                                                                                          |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|ms7210_ctl                                        |Add      |6        |1        |../source/ms7210_ctl.v:291                                                                                          |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|power_on_delay_inst                               |Add      |19       |1        |../source/rtl/power_on_delay.v:48                                                                                   |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|power_on_delay_inst                               |Add      |16       |1        |../source/rtl/power_on_delay.v:62                                                                                   |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|rdcal                                             |Add      |18       |1        |../ipcore/DDR3_Inst/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:654                                                       |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|timing_act_pass                                   |Sub      |5        |1        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp:149                                    |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|timing_prea_pass                                  |Sub      |4        |1        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:198                                    |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|timing_prea_pass                                  |Sub      |3        |1        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:206                                    |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|timing_prea_pass                                  |Sub      |5        |1        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:208                                    |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|timing_ref_pass                                   |Sub      |5        |1        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp:143                                    |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|timing_wr_pass                                    |Sub      |4        |1        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp:223                                     |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|u1                                                |Add      |6        |2        |../source/rtl/i2c_com.v:62                                                                                          |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|u_btn_deb                                         |Add      |19       |2        |../source/src/btn_deb_fix.v:64                                                                                      |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|u_ipsxb_distributed_fifo_ctr                      |Add      |6        |3        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:218                        |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|u_ipsxb_distributed_fifo_ctr                      |Add      |7        |1        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:218                        |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|u_ipsxb_distributed_fifo_ctr                      |Add      |6        |3        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:255                        |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|u_ipsxb_distributed_fifo_ctr                      |Add      |7        |1        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:255                        |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|u_ipsxb_distributed_fifo_ctr                      |Sub      |7        |2        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:299                        |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|u_ipsxb_distributed_fifo_ctr                      |Sub      |7        |2        |../ipcore/DDR3_Inst/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:301                        |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|upcal                                             |Add      |8        |1        |../ipcore/DDR3_Inst/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp:634                                                       |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|
|DDR_HDMI_Loop_Demo                                |Add      |14       |1        |../source/DDR_HDMI_Loop_Demo.v:438                                                                                  |
|--------------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------|

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

