// Seed: 3413341810
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    module_0,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  output wire id_23;
  input wire id_22;
  output wire id_21;
  output wire id_20;
  input wire id_19;
  input wire id_18;
  output wire id_17;
  input wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  rtran (id_16, 1, 1'b0);
endmodule
module module_1 #(
    parameter id_6 = 32'd26
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  output wire _id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  module_0 modCall_1 (
      id_5,
      id_7,
      id_8,
      id_3,
      id_7,
      id_3,
      id_2,
      id_5,
      id_3,
      id_7,
      id_4,
      id_3,
      id_8,
      id_1,
      id_2,
      id_8,
      id_3,
      id_4,
      id_3,
      id_8,
      id_7,
      id_4,
      id_3
  );
  input wire id_2;
  output wire id_1;
  logic id_9;
  ;
  logic [id_6  *  -1 : 1 'd0] id_10;
  ;
  wire id_11;
endmodule
