
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns max -14.03

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns max -0.88

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack max -0.88

==========================================================================
resizer report_clock_min_period
--------------------------------------------------------------------------
core_clock period_min = 10.88 fmax = 91.93

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (positive level-sensitive latch clocked by core_clock)
Endpoint: _22160_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ core_clock_gate_i.en_latch$_DLATCH_N_/E (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
     1    0.01    0.08    0.30    0.30 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                                         core_clock_gate_i.en_latch (net)
                  0.08    0.00    0.30 ^ _22160_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                  0.30   data arrival time

                  0.00    5.00    5.00   clock core_clock (fall edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 v _22160_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                          0.00    5.00   clock gating hold time
                                  5.00   data required time
-----------------------------------------------------------------------------
                                  5.00   data required time
                                 -0.30   data arrival time
-----------------------------------------------------------------------------
                                 -4.70   slack (VIOLATED)


Startpoint: if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[2]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[2]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[2]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.02    0.07    0.38    0.38 v if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[2]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[2] (net)
                  0.07    0.00    0.38 v _21278_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.02    0.09    0.08    0.45 ^ _21278_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _06811_ (net)
                  0.09    0.00    0.45 ^ _21282_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.00    0.07    0.06    0.52 v _21282_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _03033_ (net)
                  0.07    0.00    0.52 v if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[2]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.52   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[2]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (positive level-sensitive latch clocked by core_clock)
Endpoint: _22160_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.11    4.11   time given to startpoint
                  0.12    0.00    4.11 v core_clock_gate_i.en_latch$_DLATCH_N_/D (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
     1    0.01    0.06    0.40    4.52 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                                         core_clock_gate_i.en_latch (net)
                  0.06    0.00    4.52 v _22160_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                  4.52   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _22160_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                          0.00   10.00   clock gating setup time
                                 10.00   data required time
-----------------------------------------------------------------------------
                                 10.00   data required time
                                 -4.52   data arrival time
-----------------------------------------------------------------------------
                                  5.48   slack (MET)


Startpoint: if_stage_i.instr_rdata_id_o[13]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: instr_addr_o[31] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_id_o[13]$_DFFE_PN_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     6    0.08    0.29    0.47    0.47 ^ if_stage_i.instr_rdata_id_o[13]$_DFFE_PN_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         id_stage_i.controller_i.instr_i[13] (net)
                  0.29    0.00    0.47 ^ place2021/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    16    0.25    0.47    0.37    0.85 ^ place2021/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net2020 (net)
                  0.47    0.00    0.85 ^ _12157_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
    11    0.14    0.52    0.42    1.27 v _12157_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _08000_ (net)
                  0.52    0.00    1.27 v _12326_/A1 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     2    0.02    0.11    0.31    1.57 v _12326_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _08160_ (net)
                  0.11    0.00    1.57 v _12339_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.01    0.10    0.28    1.85 v _12339_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _08173_ (net)
                  0.10    0.00    1.85 v _12344_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     5    0.05    0.71    0.40    2.26 ^ _12344_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _08178_ (net)
                  0.71    0.00    2.26 ^ _12384_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     6    0.08    0.32    0.43    2.69 ^ _12384_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _08217_ (net)
                  0.32    0.00    2.69 ^ _12385_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
    11    0.09    0.47    0.29    2.98 v _12385_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _08218_ (net)
                  0.47    0.00    2.98 v place1694/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    23    0.22    0.25    0.37    3.36 v place1694/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net1693 (net)
                  0.25    0.00    3.36 v _12810_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.03    0.12    0.29    3.64 v _12810_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _08609_ (net)
                  0.12    0.00    3.64 v _12811_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.25    0.12    3.77 ^ _12811_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _00867_ (net)
                  0.25    0.00    3.77 ^ _22669_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     6    0.06    0.30    0.50    4.27 v _22669_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _00869_ (net)
                  0.30    0.00    4.27 v _12937_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     3    0.04    0.13    0.31    4.57 v _12937_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _08723_ (net)
                  0.13    0.00    4.57 v _12938_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     3    0.04    0.29    0.21    4.79 ^ _12938_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _08724_ (net)
                  0.29    0.00    4.79 ^ _13050_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.18    0.13    4.92 v _13050_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _08826_ (net)
                  0.18    0.00    4.92 v _13051_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.17    0.13    5.05 ^ _13051_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _08827_ (net)
                  0.17    0.00    5.05 ^ _13052_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     3    0.04    0.19    0.27    5.31 ^ _13052_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _08828_ (net)
                  0.19    0.00    5.31 ^ _13254_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     5    0.07    0.33    0.18    5.50 v _13254_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _09010_ (net)
                  0.33    0.00    5.50 v _13563_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     8    0.08    0.86    0.57    6.07 ^ _13563_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _09289_ (net)
                  0.86    0.00    6.07 ^ _13776_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.03    0.13    0.16    6.22 ^ _13776_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _09482_ (net)
                  0.13    0.00    6.22 ^ _13779_/B2 (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
     4    0.07    0.42    0.17    6.40 v _13779_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
                                         _09485_ (net)
                  0.42    0.00    6.40 v _13784_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     8    0.25    0.54    0.63    7.03 v _13784_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         net178 (net)
                  0.54    0.00    7.03 v _20824_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.05    0.71    0.51    7.54 ^ _20824_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _06421_ (net)
                  0.71    0.00    7.54 ^ _20825_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     3    0.06    0.23    0.26    7.80 ^ _20825_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _06422_ (net)
                  0.23    0.00    7.80 ^ _20827_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.04    0.17    0.13    7.93 v _20827_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _06424_ (net)
                  0.17    0.00    7.93 v _21484_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.01    0.10    0.24    8.17 v _21484_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         net246 (net)
                  0.10    0.00    8.17 v output247/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.70    8.88 v output247/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         instr_addr_o[31] (net)
                  0.15    0.00    8.88 v instr_addr_o[31] (out)
                                  8.88   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -2.00    8.00   output external delay
                                  8.00   data required time
-----------------------------------------------------------------------------
                                  8.00   data required time
                                 -8.88   data arrival time
-----------------------------------------------------------------------------
                                 -0.88   slack (VIOLATED)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (positive level-sensitive latch clocked by core_clock)
Endpoint: _22160_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.11    4.11   time given to startpoint
                  0.12    0.00    4.11 v core_clock_gate_i.en_latch$_DLATCH_N_/D (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
     1    0.01    0.06    0.40    4.52 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                                         core_clock_gate_i.en_latch (net)
                  0.06    0.00    4.52 v _22160_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                  4.52   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _22160_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                          0.00   10.00   clock gating setup time
                                 10.00   data required time
-----------------------------------------------------------------------------
                                 10.00   data required time
                                 -4.52   data arrival time
-----------------------------------------------------------------------------
                                  5.48   slack (MET)


Startpoint: if_stage_i.instr_rdata_id_o[13]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: instr_addr_o[31] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_id_o[13]$_DFFE_PN_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     6    0.08    0.29    0.47    0.47 ^ if_stage_i.instr_rdata_id_o[13]$_DFFE_PN_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         id_stage_i.controller_i.instr_i[13] (net)
                  0.29    0.00    0.47 ^ place2021/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    16    0.25    0.47    0.37    0.85 ^ place2021/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net2020 (net)
                  0.47    0.00    0.85 ^ _12157_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
    11    0.14    0.52    0.42    1.27 v _12157_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _08000_ (net)
                  0.52    0.00    1.27 v _12326_/A1 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     2    0.02    0.11    0.31    1.57 v _12326_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _08160_ (net)
                  0.11    0.00    1.57 v _12339_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.01    0.10    0.28    1.85 v _12339_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _08173_ (net)
                  0.10    0.00    1.85 v _12344_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     5    0.05    0.71    0.40    2.26 ^ _12344_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _08178_ (net)
                  0.71    0.00    2.26 ^ _12384_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     6    0.08    0.32    0.43    2.69 ^ _12384_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _08217_ (net)
                  0.32    0.00    2.69 ^ _12385_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
    11    0.09    0.47    0.29    2.98 v _12385_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _08218_ (net)
                  0.47    0.00    2.98 v place1694/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    23    0.22    0.25    0.37    3.36 v place1694/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net1693 (net)
                  0.25    0.00    3.36 v _12810_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.03    0.12    0.29    3.64 v _12810_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _08609_ (net)
                  0.12    0.00    3.64 v _12811_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.25    0.12    3.77 ^ _12811_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _00867_ (net)
                  0.25    0.00    3.77 ^ _22669_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     6    0.06    0.30    0.50    4.27 v _22669_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _00869_ (net)
                  0.30    0.00    4.27 v _12937_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     3    0.04    0.13    0.31    4.57 v _12937_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _08723_ (net)
                  0.13    0.00    4.57 v _12938_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     3    0.04    0.29    0.21    4.79 ^ _12938_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _08724_ (net)
                  0.29    0.00    4.79 ^ _13050_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.18    0.13    4.92 v _13050_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _08826_ (net)
                  0.18    0.00    4.92 v _13051_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.17    0.13    5.05 ^ _13051_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _08827_ (net)
                  0.17    0.00    5.05 ^ _13052_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     3    0.04    0.19    0.27    5.31 ^ _13052_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _08828_ (net)
                  0.19    0.00    5.31 ^ _13254_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     5    0.07    0.33    0.18    5.50 v _13254_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _09010_ (net)
                  0.33    0.00    5.50 v _13563_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     8    0.08    0.86    0.57    6.07 ^ _13563_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _09289_ (net)
                  0.86    0.00    6.07 ^ _13776_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.03    0.13    0.16    6.22 ^ _13776_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _09482_ (net)
                  0.13    0.00    6.22 ^ _13779_/B2 (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
     4    0.07    0.42    0.17    6.40 v _13779_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
                                         _09485_ (net)
                  0.42    0.00    6.40 v _13784_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     8    0.25    0.54    0.63    7.03 v _13784_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         net178 (net)
                  0.54    0.00    7.03 v _20824_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.05    0.71    0.51    7.54 ^ _20824_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _06421_ (net)
                  0.71    0.00    7.54 ^ _20825_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     3    0.06    0.23    0.26    7.80 ^ _20825_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _06422_ (net)
                  0.23    0.00    7.80 ^ _20827_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.04    0.17    0.13    7.93 v _20827_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _06424_ (net)
                  0.17    0.00    7.93 v _21484_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.01    0.10    0.24    8.17 v _21484_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         net246 (net)
                  0.10    0.00    8.17 v output247/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.70    8.88 v output247/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         instr_addr_o[31] (net)
                  0.15    0.00    8.88 v instr_addr_o[31] (out)
                                  8.88   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -2.00    8.00   output external delay
                                  8.00   data required time
-----------------------------------------------------------------------------
                                  8.00   data required time
                                 -8.88   data arrival time
-----------------------------------------------------------------------------
                                 -0.88   slack (VIOLATED)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
1.1025334596633911

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3938

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
0.11353787779808044

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.5089

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 134

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_id_o[15]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg[342]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_id_o[15]$_DFFE_PN_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.58    0.58 ^ if_stage_i.instr_rdata_id_o[15]$_DFFE_PN_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.29    0.87 ^ place1990/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
   0.25    1.13 ^ place1997/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
   0.20    1.33 ^ place1998/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
   0.24    1.56 v _12800_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.21    1.78 v _12802_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.38    2.15 v _12805_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
   0.26    2.41 ^ _12806_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.19    2.61 ^ _12807_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.35    2.96 ^ _14213_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.18    3.14 ^ place1635/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
   0.09    3.23 v _14257_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
   0.52    3.74 ^ _22443_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.08    3.82 v _14698_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.54    4.37 ^ _22444_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.47    4.83 v _22447_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.53    5.36 ^ _22452_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.44    5.80 v _22456_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.52    6.32 ^ _22457_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.09    6.40 v _14913_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.26    6.66 v _22750_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.31    6.98 v _18380_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
   0.26    7.24 ^ _18381_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
   0.14    7.38 v _18430_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
   0.17    7.55 v place1391/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
   0.20    7.75 v _18475_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
   0.13    7.88 ^ _18476_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.26    8.14 v _18477_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.30    8.44 v _18478_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.29    8.72 v _18479_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.23    8.96 v _18480_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.39    9.35 ^ _18481_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
   0.15    9.50 ^ place1366/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
   0.12    9.62 v _18484_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.26    9.88 v place1360/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
   0.21   10.09 v _19190_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00   10.09 v gen_regfile_ff.register_file_i.rf_reg[342]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
          10.09   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ gen_regfile_ff.register_file_i.rf_reg[342]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
  -0.12    9.88   library setup time
           9.88   data required time
---------------------------------------------------------
           9.88   data required time
         -10.09   data arrival time
---------------------------------------------------------
          -0.21   slack (VIOLATED)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[2]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[2]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[2]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.38    0.38 v if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[2]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.08    0.45 ^ _21278_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.06    0.52 v _21282_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
   0.00    0.52 v if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[2]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           0.52   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[2]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.07    0.07   library hold time
           0.07   data required time
---------------------------------------------------------
           0.07   data required time
          -0.52   data arrival time
---------------------------------------------------------
           0.45   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
8.8776

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
-0.8776

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
-9.885555

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.90e-01   5.61e-02   1.13e-06   3.46e-01   8.9%
Combinational          2.15e+00   1.40e+00   2.86e-06   3.55e+00  91.0%
Clock                  3.13e-05   5.20e-03   1.07e-07   5.23e-03   0.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.44e+00   1.46e+00   4.10e-06   3.91e+00 100.0%
                          62.6%      37.4%       0.0%
