// Seed: 585852574
module module_0 (
    input wor id_0,
    output supply1 id_1,
    output supply1 id_2,
    output uwire id_3,
    input tri0 id_4,
    input tri id_5,
    input tri1 id_6,
    output tri1 id_7,
    input supply1 id_8,
    input tri id_9,
    input wor id_10
);
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    input logic id_2,
    output logic id_3,
    input wand id_4,
    input tri0 id_5,
    input tri1 id_6,
    input wire id_7,
    input supply1 id_8,
    input wand id_9,
    output wire id_10,
    output uwire id_11,
    output uwire id_12,
    input tri0 id_13
);
  always id_3 <= id_2;
  module_0(
      id_8, id_10, id_12, id_12, id_5, id_9, id_6, id_12, id_4, id_6, id_5
  );
endmodule
