-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fft2DKernel_sliceProcessor_1 is
port (
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    l_transBlkMatrixStream_dout : IN STD_LOGIC_VECTOR (511 downto 0);
    l_transBlkMatrixStream_empty_n : IN STD_LOGIC;
    l_transBlkMatrixStream_read : OUT STD_LOGIC;
    l_rowProcOutStream_din : OUT STD_LOGIC_VECTOR (511 downto 0);
    l_rowProcOutStream_full_n : IN STD_LOGIC;
    l_rowProcOutStream_write : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_ext_blocking_n : OUT STD_LOGIC;
    ap_str_blocking_n : OUT STD_LOGIC;
    ap_int_blocking_n : OUT STD_LOGIC );
end;


architecture behav of fft2DKernel_sliceProcessor_1 is 
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal internal_ap_ready : STD_LOGIC;
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_ap_start : STD_LOGIC;
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_ap_done : STD_LOGIC;
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_ap_continue : STD_LOGIC;
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_ap_idle : STD_LOGIC;
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_ap_ready : STD_LOGIC;
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_l_transBlkMatrixStream_read : STD_LOGIC;
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_0_din : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_0_write : STD_LOGIC;
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_01_din : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_01_write : STD_LOGIC;
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_02_din : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_02_write : STD_LOGIC;
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_03_din : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_03_write : STD_LOGIC;
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_04_din : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_04_write : STD_LOGIC;
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_05_din : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_05_write : STD_LOGIC;
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_06_din : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_06_write : STD_LOGIC;
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_07_din : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_07_write : STD_LOGIC;
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_0_din : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_0_write : STD_LOGIC;
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_016_din : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_016_write : STD_LOGIC;
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_017_din : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_017_write : STD_LOGIC;
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_018_din : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_018_write : STD_LOGIC;
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_019_din : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_019_write : STD_LOGIC;
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_020_din : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_020_write : STD_LOGIC;
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_021_din : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_021_write : STD_LOGIC;
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_022_din : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_022_write : STD_LOGIC;
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_018_din : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_018_write : STD_LOGIC;
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_019_din : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_019_write : STD_LOGIC;
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_0110_din : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_0110_write : STD_LOGIC;
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_0111_din : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_0111_write : STD_LOGIC;
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_0112_din : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_0112_write : STD_LOGIC;
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_0113_din : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_0113_write : STD_LOGIC;
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_0114_din : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_0114_write : STD_LOGIC;
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_0115_din : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_0115_write : STD_LOGIC;
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_02_din : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_02_write : STD_LOGIC;
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_0223_din : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_0223_write : STD_LOGIC;
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_0224_din : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_0224_write : STD_LOGIC;
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_0225_din : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_0225_write : STD_LOGIC;
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_0226_din : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_0226_write : STD_LOGIC;
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_0227_din : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_0227_write : STD_LOGIC;
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_0228_din : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_0228_write : STD_LOGIC;
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_0229_din : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_0229_write : STD_LOGIC;
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_start_out : STD_LOGIC;
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_start_write : STD_LOGIC;
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_ap_ext_blocking_n : STD_LOGIC;
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_ap_str_blocking_n : STD_LOGIC;
    signal demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_ap_int_blocking_n : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_ap_start : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_start_out : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_start_write : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_0_0_0_0_read : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_0_0_0_01_read : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_0_0_0_02_read : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_0_0_0_03_read : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_0_0_0_04_read : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_0_0_0_05_read : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_0_0_0_06_read : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_0_0_0_07_read : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_0_0_0_018_read : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_0_0_0_019_read : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_0_0_0_0110_read : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_0_0_0_0111_read : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_0_0_0_0112_read : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_0_0_0_0113_read : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_0_0_0_0114_read : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_0_0_0_0115_read : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_1_0_0_0_read : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_1_0_0_016_read : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_1_0_0_017_read : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_1_0_0_018_read : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_1_0_0_019_read : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_1_0_0_020_read : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_1_0_0_021_read : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_1_0_0_022_read : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_1_0_0_02_read : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_1_0_0_0223_read : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_1_0_0_0224_read : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_1_0_0_0225_read : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_1_0_0_0226_read : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_1_0_0_0227_read : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_1_0_0_0228_read : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_1_0_0_0229_read : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_0_din : STD_LOGIC_VECTOR (26 downto 0);
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_0_write : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_030_din : STD_LOGIC_VECTOR (26 downto 0);
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_030_write : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_031_din : STD_LOGIC_VECTOR (26 downto 0);
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_031_write : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_032_din : STD_LOGIC_VECTOR (26 downto 0);
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_032_write : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_033_din : STD_LOGIC_VECTOR (26 downto 0);
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_033_write : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_034_din : STD_LOGIC_VECTOR (26 downto 0);
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_034_write : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_035_din : STD_LOGIC_VECTOR (26 downto 0);
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_035_write : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_036_din : STD_LOGIC_VECTOR (26 downto 0);
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_036_write : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_03_din : STD_LOGIC_VECTOR (26 downto 0);
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_03_write : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_0337_din : STD_LOGIC_VECTOR (26 downto 0);
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_0337_write : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_0338_din : STD_LOGIC_VECTOR (26 downto 0);
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_0338_write : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_0339_din : STD_LOGIC_VECTOR (26 downto 0);
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_0339_write : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_0340_din : STD_LOGIC_VECTOR (26 downto 0);
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_0340_write : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_0341_din : STD_LOGIC_VECTOR (26 downto 0);
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_0341_write : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_0342_din : STD_LOGIC_VECTOR (26 downto 0);
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_0342_write : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_0343_din : STD_LOGIC_VECTOR (26 downto 0);
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_0343_write : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_0_din : STD_LOGIC_VECTOR (26 downto 0);
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_0_write : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_044_din : STD_LOGIC_VECTOR (26 downto 0);
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_044_write : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_045_din : STD_LOGIC_VECTOR (26 downto 0);
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_045_write : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_046_din : STD_LOGIC_VECTOR (26 downto 0);
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_046_write : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_047_din : STD_LOGIC_VECTOR (26 downto 0);
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_047_write : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_048_din : STD_LOGIC_VECTOR (26 downto 0);
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_048_write : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_049_din : STD_LOGIC_VECTOR (26 downto 0);
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_049_write : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_050_din : STD_LOGIC_VECTOR (26 downto 0);
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_050_write : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_04_din : STD_LOGIC_VECTOR (26 downto 0);
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_04_write : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_0451_din : STD_LOGIC_VECTOR (26 downto 0);
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_0451_write : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_0452_din : STD_LOGIC_VECTOR (26 downto 0);
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_0452_write : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_0453_din : STD_LOGIC_VECTOR (26 downto 0);
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_0453_write : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_0454_din : STD_LOGIC_VECTOR (26 downto 0);
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_0454_write : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_0455_din : STD_LOGIC_VECTOR (26 downto 0);
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_0455_write : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_0456_din : STD_LOGIC_VECTOR (26 downto 0);
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_0456_write : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_0457_din : STD_LOGIC_VECTOR (26 downto 0);
    signal genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_0457_write : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_ap_done : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_ap_ready : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_ap_idle : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_ap_continue : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_ap_ext_blocking_n : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_ap_str_blocking_n : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_1_U0_ap_int_blocking_n : STD_LOGIC;
    signal muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_start : STD_LOGIC;
    signal muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_done : STD_LOGIC;
    signal muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_continue : STD_LOGIC;
    signal muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_idle : STD_LOGIC;
    signal muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_ready : STD_LOGIC;
    signal muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_0_0_0_0_read : STD_LOGIC;
    signal muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_0_0_0_01_read : STD_LOGIC;
    signal muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_0_0_0_02_read : STD_LOGIC;
    signal muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_0_0_0_03_read : STD_LOGIC;
    signal muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_0_0_0_04_read : STD_LOGIC;
    signal muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_0_0_0_05_read : STD_LOGIC;
    signal muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_0_0_0_06_read : STD_LOGIC;
    signal muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_0_0_0_07_read : STD_LOGIC;
    signal muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_1_0_0_0_read : STD_LOGIC;
    signal muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_1_0_0_016_read : STD_LOGIC;
    signal muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_1_0_0_017_read : STD_LOGIC;
    signal muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_1_0_0_018_read : STD_LOGIC;
    signal muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_1_0_0_019_read : STD_LOGIC;
    signal muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_1_0_0_020_read : STD_LOGIC;
    signal muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_1_0_0_021_read : STD_LOGIC;
    signal muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_1_0_0_022_read : STD_LOGIC;
    signal muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_0_0_0_018_read : STD_LOGIC;
    signal muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_0_0_0_019_read : STD_LOGIC;
    signal muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_0_0_0_0110_read : STD_LOGIC;
    signal muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_0_0_0_0111_read : STD_LOGIC;
    signal muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_0_0_0_0112_read : STD_LOGIC;
    signal muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_0_0_0_0113_read : STD_LOGIC;
    signal muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_0_0_0_0114_read : STD_LOGIC;
    signal muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_0_0_0_0115_read : STD_LOGIC;
    signal muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_1_0_0_02_read : STD_LOGIC;
    signal muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_1_0_0_0223_read : STD_LOGIC;
    signal muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_1_0_0_0224_read : STD_LOGIC;
    signal muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_1_0_0_0225_read : STD_LOGIC;
    signal muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_1_0_0_0226_read : STD_LOGIC;
    signal muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_1_0_0_0227_read : STD_LOGIC;
    signal muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_1_0_0_0228_read : STD_LOGIC;
    signal muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_1_0_0_0229_read : STD_LOGIC;
    signal muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_l_rowProcOutStream_din : STD_LOGIC_VECTOR (511 downto 0);
    signal muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_l_rowProcOutStream_write : STD_LOGIC;
    signal muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_ext_blocking_n : STD_LOGIC;
    signal muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_str_blocking_n : STD_LOGIC;
    signal muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_int_blocking_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_real_V_0_0_full_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_real_V_0_0_dout : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxStreamArrayOut_V_superSample_M_real_V_0_0_empty_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_real_V_0_1_full_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_real_V_0_1_dout : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxStreamArrayOut_V_superSample_M_real_V_0_1_empty_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_real_V_0_2_full_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_real_V_0_2_dout : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxStreamArrayOut_V_superSample_M_real_V_0_2_empty_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_real_V_0_3_full_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_real_V_0_3_dout : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxStreamArrayOut_V_superSample_M_real_V_0_3_empty_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_real_V_0_4_full_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_real_V_0_4_dout : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxStreamArrayOut_V_superSample_M_real_V_0_4_empty_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_real_V_0_5_full_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_real_V_0_5_dout : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxStreamArrayOut_V_superSample_M_real_V_0_5_empty_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_real_V_0_6_full_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_real_V_0_6_dout : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxStreamArrayOut_V_superSample_M_real_V_0_6_empty_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_real_V_0_7_full_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_real_V_0_7_dout : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxStreamArrayOut_V_superSample_M_real_V_0_7_empty_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_real_V_1_0_full_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_real_V_1_0_dout : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxStreamArrayOut_V_superSample_M_real_V_1_0_empty_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_real_V_1_1_full_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_real_V_1_1_dout : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxStreamArrayOut_V_superSample_M_real_V_1_1_empty_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_real_V_1_2_full_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_real_V_1_2_dout : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxStreamArrayOut_V_superSample_M_real_V_1_2_empty_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_real_V_1_3_full_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_real_V_1_3_dout : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxStreamArrayOut_V_superSample_M_real_V_1_3_empty_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_real_V_1_4_full_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_real_V_1_4_dout : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxStreamArrayOut_V_superSample_M_real_V_1_4_empty_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_real_V_1_5_full_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_real_V_1_5_dout : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxStreamArrayOut_V_superSample_M_real_V_1_5_empty_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_real_V_1_6_full_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_real_V_1_6_dout : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxStreamArrayOut_V_superSample_M_real_V_1_6_empty_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_real_V_1_7_full_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_real_V_1_7_dout : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxStreamArrayOut_V_superSample_M_real_V_1_7_empty_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_imag_V_0_0_full_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_imag_V_0_0_dout : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxStreamArrayOut_V_superSample_M_imag_V_0_0_empty_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_imag_V_0_1_full_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_imag_V_0_1_dout : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxStreamArrayOut_V_superSample_M_imag_V_0_1_empty_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_imag_V_0_2_full_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_imag_V_0_2_dout : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxStreamArrayOut_V_superSample_M_imag_V_0_2_empty_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_imag_V_0_3_full_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_imag_V_0_3_dout : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxStreamArrayOut_V_superSample_M_imag_V_0_3_empty_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_imag_V_0_4_full_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_imag_V_0_4_dout : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxStreamArrayOut_V_superSample_M_imag_V_0_4_empty_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_imag_V_0_5_full_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_imag_V_0_5_dout : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxStreamArrayOut_V_superSample_M_imag_V_0_5_empty_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_imag_V_0_6_full_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_imag_V_0_6_dout : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxStreamArrayOut_V_superSample_M_imag_V_0_6_empty_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_imag_V_0_7_full_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_imag_V_0_7_dout : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxStreamArrayOut_V_superSample_M_imag_V_0_7_empty_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_imag_V_1_0_full_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_imag_V_1_0_dout : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxStreamArrayOut_V_superSample_M_imag_V_1_0_empty_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_imag_V_1_1_full_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_imag_V_1_1_dout : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxStreamArrayOut_V_superSample_M_imag_V_1_1_empty_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_imag_V_1_2_full_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_imag_V_1_2_dout : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxStreamArrayOut_V_superSample_M_imag_V_1_2_empty_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_imag_V_1_3_full_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_imag_V_1_3_dout : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxStreamArrayOut_V_superSample_M_imag_V_1_3_empty_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_imag_V_1_4_full_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_imag_V_1_4_dout : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxStreamArrayOut_V_superSample_M_imag_V_1_4_empty_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_imag_V_1_5_full_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_imag_V_1_5_dout : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxStreamArrayOut_V_superSample_M_imag_V_1_5_empty_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_imag_V_1_6_full_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_imag_V_1_6_dout : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxStreamArrayOut_V_superSample_M_imag_V_1_6_empty_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_imag_V_1_7_full_n : STD_LOGIC;
    signal demuxStreamArrayOut_V_superSample_M_imag_V_1_7_dout : STD_LOGIC_VECTOR (21 downto 0);
    signal demuxStreamArrayOut_V_superSample_M_imag_V_1_7_empty_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_0_full_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_0_dout : STD_LOGIC_VECTOR (26 downto 0);
    signal sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_0_empty_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_1_full_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_1_dout : STD_LOGIC_VECTOR (26 downto 0);
    signal sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_1_empty_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_2_full_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_2_dout : STD_LOGIC_VECTOR (26 downto 0);
    signal sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_2_empty_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_3_full_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_3_dout : STD_LOGIC_VECTOR (26 downto 0);
    signal sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_3_empty_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_4_full_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_4_dout : STD_LOGIC_VECTOR (26 downto 0);
    signal sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_4_empty_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_5_full_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_5_dout : STD_LOGIC_VECTOR (26 downto 0);
    signal sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_5_empty_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_6_full_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_6_dout : STD_LOGIC_VECTOR (26 downto 0);
    signal sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_6_empty_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_7_full_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_7_dout : STD_LOGIC_VECTOR (26 downto 0);
    signal sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_7_empty_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_0_full_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_0_dout : STD_LOGIC_VECTOR (26 downto 0);
    signal sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_0_empty_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_1_full_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_1_dout : STD_LOGIC_VECTOR (26 downto 0);
    signal sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_1_empty_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_2_full_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_2_dout : STD_LOGIC_VECTOR (26 downto 0);
    signal sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_2_empty_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_3_full_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_3_dout : STD_LOGIC_VECTOR (26 downto 0);
    signal sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_3_empty_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_4_full_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_4_dout : STD_LOGIC_VECTOR (26 downto 0);
    signal sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_4_empty_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_5_full_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_5_dout : STD_LOGIC_VECTOR (26 downto 0);
    signal sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_5_empty_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_6_full_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_6_dout : STD_LOGIC_VECTOR (26 downto 0);
    signal sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_6_empty_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_7_full_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_7_dout : STD_LOGIC_VECTOR (26 downto 0);
    signal sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_7_empty_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_0_full_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_0_dout : STD_LOGIC_VECTOR (26 downto 0);
    signal sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_0_empty_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_1_full_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_1_dout : STD_LOGIC_VECTOR (26 downto 0);
    signal sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_1_empty_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_2_full_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_2_dout : STD_LOGIC_VECTOR (26 downto 0);
    signal sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_2_empty_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_3_full_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_3_dout : STD_LOGIC_VECTOR (26 downto 0);
    signal sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_3_empty_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_4_full_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_4_dout : STD_LOGIC_VECTOR (26 downto 0);
    signal sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_4_empty_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_5_full_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_5_dout : STD_LOGIC_VECTOR (26 downto 0);
    signal sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_5_empty_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_6_full_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_6_dout : STD_LOGIC_VECTOR (26 downto 0);
    signal sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_6_empty_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_7_full_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_7_dout : STD_LOGIC_VECTOR (26 downto 0);
    signal sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_7_empty_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_0_full_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_0_dout : STD_LOGIC_VECTOR (26 downto 0);
    signal sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_0_empty_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_1_full_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_1_dout : STD_LOGIC_VECTOR (26 downto 0);
    signal sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_1_empty_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_2_full_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_2_dout : STD_LOGIC_VECTOR (26 downto 0);
    signal sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_2_empty_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_3_full_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_3_dout : STD_LOGIC_VECTOR (26 downto 0);
    signal sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_3_empty_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_4_full_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_4_dout : STD_LOGIC_VECTOR (26 downto 0);
    signal sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_4_empty_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_5_full_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_5_dout : STD_LOGIC_VECTOR (26 downto 0);
    signal sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_5_empty_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_6_full_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_6_dout : STD_LOGIC_VECTOR (26 downto 0);
    signal sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_6_empty_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_7_full_n : STD_LOGIC;
    signal sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_7_dout : STD_LOGIC_VECTOR (26 downto 0);
    signal sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_7_empty_n : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal start_for_genMemWideFFTKernel1DArray_1_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_genMemWideFFTKernel1DArray_1_U0_full_n : STD_LOGIC;
    signal start_for_genMemWideFFTKernel1DArray_1_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_genMemWideFFTKernel1DArray_1_U0_empty_n : STD_LOGIC;
    signal start_for_muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_full_n : STD_LOGIC;
    signal start_for_muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_empty_n : STD_LOGIC;
    signal ap_ext_blocking_cur_n : STD_LOGIC;
    signal ap_str_blocking_cur_n : STD_LOGIC;
    signal ap_int_blocking_cur_n : STD_LOGIC;
    signal ap_ext_blocking_sub_n : STD_LOGIC;
    signal ap_str_blocking_sub_n : STD_LOGIC;
    signal ap_int_blocking_sub_n : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component fft2DKernel_demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        l_transBlkMatrixStream_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        l_transBlkMatrixStream_empty_n : IN STD_LOGIC;
        l_transBlkMatrixStream_read : OUT STD_LOGIC;
        p_outWideStream_0_0_0_0_0_0_din : OUT STD_LOGIC_VECTOR (21 downto 0);
        p_outWideStream_0_0_0_0_0_0_full_n : IN STD_LOGIC;
        p_outWideStream_0_0_0_0_0_0_write : OUT STD_LOGIC;
        p_outWideStream_0_0_0_0_0_01_din : OUT STD_LOGIC_VECTOR (21 downto 0);
        p_outWideStream_0_0_0_0_0_01_full_n : IN STD_LOGIC;
        p_outWideStream_0_0_0_0_0_01_write : OUT STD_LOGIC;
        p_outWideStream_0_0_0_0_0_02_din : OUT STD_LOGIC_VECTOR (21 downto 0);
        p_outWideStream_0_0_0_0_0_02_full_n : IN STD_LOGIC;
        p_outWideStream_0_0_0_0_0_02_write : OUT STD_LOGIC;
        p_outWideStream_0_0_0_0_0_03_din : OUT STD_LOGIC_VECTOR (21 downto 0);
        p_outWideStream_0_0_0_0_0_03_full_n : IN STD_LOGIC;
        p_outWideStream_0_0_0_0_0_03_write : OUT STD_LOGIC;
        p_outWideStream_0_0_0_0_0_04_din : OUT STD_LOGIC_VECTOR (21 downto 0);
        p_outWideStream_0_0_0_0_0_04_full_n : IN STD_LOGIC;
        p_outWideStream_0_0_0_0_0_04_write : OUT STD_LOGIC;
        p_outWideStream_0_0_0_0_0_05_din : OUT STD_LOGIC_VECTOR (21 downto 0);
        p_outWideStream_0_0_0_0_0_05_full_n : IN STD_LOGIC;
        p_outWideStream_0_0_0_0_0_05_write : OUT STD_LOGIC;
        p_outWideStream_0_0_0_0_0_06_din : OUT STD_LOGIC_VECTOR (21 downto 0);
        p_outWideStream_0_0_0_0_0_06_full_n : IN STD_LOGIC;
        p_outWideStream_0_0_0_0_0_06_write : OUT STD_LOGIC;
        p_outWideStream_0_0_0_0_0_07_din : OUT STD_LOGIC_VECTOR (21 downto 0);
        p_outWideStream_0_0_0_0_0_07_full_n : IN STD_LOGIC;
        p_outWideStream_0_0_0_0_0_07_write : OUT STD_LOGIC;
        p_outWideStream_0_0_1_0_0_0_din : OUT STD_LOGIC_VECTOR (21 downto 0);
        p_outWideStream_0_0_1_0_0_0_full_n : IN STD_LOGIC;
        p_outWideStream_0_0_1_0_0_0_write : OUT STD_LOGIC;
        p_outWideStream_0_0_1_0_0_016_din : OUT STD_LOGIC_VECTOR (21 downto 0);
        p_outWideStream_0_0_1_0_0_016_full_n : IN STD_LOGIC;
        p_outWideStream_0_0_1_0_0_016_write : OUT STD_LOGIC;
        p_outWideStream_0_0_1_0_0_017_din : OUT STD_LOGIC_VECTOR (21 downto 0);
        p_outWideStream_0_0_1_0_0_017_full_n : IN STD_LOGIC;
        p_outWideStream_0_0_1_0_0_017_write : OUT STD_LOGIC;
        p_outWideStream_0_0_1_0_0_018_din : OUT STD_LOGIC_VECTOR (21 downto 0);
        p_outWideStream_0_0_1_0_0_018_full_n : IN STD_LOGIC;
        p_outWideStream_0_0_1_0_0_018_write : OUT STD_LOGIC;
        p_outWideStream_0_0_1_0_0_019_din : OUT STD_LOGIC_VECTOR (21 downto 0);
        p_outWideStream_0_0_1_0_0_019_full_n : IN STD_LOGIC;
        p_outWideStream_0_0_1_0_0_019_write : OUT STD_LOGIC;
        p_outWideStream_0_0_1_0_0_020_din : OUT STD_LOGIC_VECTOR (21 downto 0);
        p_outWideStream_0_0_1_0_0_020_full_n : IN STD_LOGIC;
        p_outWideStream_0_0_1_0_0_020_write : OUT STD_LOGIC;
        p_outWideStream_0_0_1_0_0_021_din : OUT STD_LOGIC_VECTOR (21 downto 0);
        p_outWideStream_0_0_1_0_0_021_full_n : IN STD_LOGIC;
        p_outWideStream_0_0_1_0_0_021_write : OUT STD_LOGIC;
        p_outWideStream_0_0_1_0_0_022_din : OUT STD_LOGIC_VECTOR (21 downto 0);
        p_outWideStream_0_0_1_0_0_022_full_n : IN STD_LOGIC;
        p_outWideStream_0_0_1_0_0_022_write : OUT STD_LOGIC;
        p_outWideStream_0_0_0_0_0_018_din : OUT STD_LOGIC_VECTOR (21 downto 0);
        p_outWideStream_0_0_0_0_0_018_full_n : IN STD_LOGIC;
        p_outWideStream_0_0_0_0_0_018_write : OUT STD_LOGIC;
        p_outWideStream_0_0_0_0_0_019_din : OUT STD_LOGIC_VECTOR (21 downto 0);
        p_outWideStream_0_0_0_0_0_019_full_n : IN STD_LOGIC;
        p_outWideStream_0_0_0_0_0_019_write : OUT STD_LOGIC;
        p_outWideStream_0_0_0_0_0_0110_din : OUT STD_LOGIC_VECTOR (21 downto 0);
        p_outWideStream_0_0_0_0_0_0110_full_n : IN STD_LOGIC;
        p_outWideStream_0_0_0_0_0_0110_write : OUT STD_LOGIC;
        p_outWideStream_0_0_0_0_0_0111_din : OUT STD_LOGIC_VECTOR (21 downto 0);
        p_outWideStream_0_0_0_0_0_0111_full_n : IN STD_LOGIC;
        p_outWideStream_0_0_0_0_0_0111_write : OUT STD_LOGIC;
        p_outWideStream_0_0_0_0_0_0112_din : OUT STD_LOGIC_VECTOR (21 downto 0);
        p_outWideStream_0_0_0_0_0_0112_full_n : IN STD_LOGIC;
        p_outWideStream_0_0_0_0_0_0112_write : OUT STD_LOGIC;
        p_outWideStream_0_0_0_0_0_0113_din : OUT STD_LOGIC_VECTOR (21 downto 0);
        p_outWideStream_0_0_0_0_0_0113_full_n : IN STD_LOGIC;
        p_outWideStream_0_0_0_0_0_0113_write : OUT STD_LOGIC;
        p_outWideStream_0_0_0_0_0_0114_din : OUT STD_LOGIC_VECTOR (21 downto 0);
        p_outWideStream_0_0_0_0_0_0114_full_n : IN STD_LOGIC;
        p_outWideStream_0_0_0_0_0_0114_write : OUT STD_LOGIC;
        p_outWideStream_0_0_0_0_0_0115_din : OUT STD_LOGIC_VECTOR (21 downto 0);
        p_outWideStream_0_0_0_0_0_0115_full_n : IN STD_LOGIC;
        p_outWideStream_0_0_0_0_0_0115_write : OUT STD_LOGIC;
        p_outWideStream_0_0_1_0_0_02_din : OUT STD_LOGIC_VECTOR (21 downto 0);
        p_outWideStream_0_0_1_0_0_02_full_n : IN STD_LOGIC;
        p_outWideStream_0_0_1_0_0_02_write : OUT STD_LOGIC;
        p_outWideStream_0_0_1_0_0_0223_din : OUT STD_LOGIC_VECTOR (21 downto 0);
        p_outWideStream_0_0_1_0_0_0223_full_n : IN STD_LOGIC;
        p_outWideStream_0_0_1_0_0_0223_write : OUT STD_LOGIC;
        p_outWideStream_0_0_1_0_0_0224_din : OUT STD_LOGIC_VECTOR (21 downto 0);
        p_outWideStream_0_0_1_0_0_0224_full_n : IN STD_LOGIC;
        p_outWideStream_0_0_1_0_0_0224_write : OUT STD_LOGIC;
        p_outWideStream_0_0_1_0_0_0225_din : OUT STD_LOGIC_VECTOR (21 downto 0);
        p_outWideStream_0_0_1_0_0_0225_full_n : IN STD_LOGIC;
        p_outWideStream_0_0_1_0_0_0225_write : OUT STD_LOGIC;
        p_outWideStream_0_0_1_0_0_0226_din : OUT STD_LOGIC_VECTOR (21 downto 0);
        p_outWideStream_0_0_1_0_0_0226_full_n : IN STD_LOGIC;
        p_outWideStream_0_0_1_0_0_0226_write : OUT STD_LOGIC;
        p_outWideStream_0_0_1_0_0_0227_din : OUT STD_LOGIC_VECTOR (21 downto 0);
        p_outWideStream_0_0_1_0_0_0227_full_n : IN STD_LOGIC;
        p_outWideStream_0_0_1_0_0_0227_write : OUT STD_LOGIC;
        p_outWideStream_0_0_1_0_0_0228_din : OUT STD_LOGIC_VECTOR (21 downto 0);
        p_outWideStream_0_0_1_0_0_0228_full_n : IN STD_LOGIC;
        p_outWideStream_0_0_1_0_0_0228_write : OUT STD_LOGIC;
        p_outWideStream_0_0_1_0_0_0229_din : OUT STD_LOGIC_VECTOR (21 downto 0);
        p_outWideStream_0_0_1_0_0_0229_full_n : IN STD_LOGIC;
        p_outWideStream_0_0_1_0_0_0229_write : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        ap_ext_blocking_n : OUT STD_LOGIC;
        ap_str_blocking_n : OUT STD_LOGIC;
        ap_int_blocking_n : OUT STD_LOGIC );
    end component;


    component fft2DKernel_genMemWideFFTKernel1DArray_1 IS
    port (
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        p_inMemWideStreamArray_0_0_0_0_0_0_dout : IN STD_LOGIC_VECTOR (21 downto 0);
        p_inMemWideStreamArray_0_0_0_0_0_0_empty_n : IN STD_LOGIC;
        p_inMemWideStreamArray_0_0_0_0_0_0_read : OUT STD_LOGIC;
        p_inMemWideStreamArray_0_0_0_0_0_01_dout : IN STD_LOGIC_VECTOR (21 downto 0);
        p_inMemWideStreamArray_0_0_0_0_0_01_empty_n : IN STD_LOGIC;
        p_inMemWideStreamArray_0_0_0_0_0_01_read : OUT STD_LOGIC;
        p_inMemWideStreamArray_0_0_0_0_0_02_dout : IN STD_LOGIC_VECTOR (21 downto 0);
        p_inMemWideStreamArray_0_0_0_0_0_02_empty_n : IN STD_LOGIC;
        p_inMemWideStreamArray_0_0_0_0_0_02_read : OUT STD_LOGIC;
        p_inMemWideStreamArray_0_0_0_0_0_03_dout : IN STD_LOGIC_VECTOR (21 downto 0);
        p_inMemWideStreamArray_0_0_0_0_0_03_empty_n : IN STD_LOGIC;
        p_inMemWideStreamArray_0_0_0_0_0_03_read : OUT STD_LOGIC;
        p_inMemWideStreamArray_0_0_0_0_0_04_dout : IN STD_LOGIC_VECTOR (21 downto 0);
        p_inMemWideStreamArray_0_0_0_0_0_04_empty_n : IN STD_LOGIC;
        p_inMemWideStreamArray_0_0_0_0_0_04_read : OUT STD_LOGIC;
        p_inMemWideStreamArray_0_0_0_0_0_05_dout : IN STD_LOGIC_VECTOR (21 downto 0);
        p_inMemWideStreamArray_0_0_0_0_0_05_empty_n : IN STD_LOGIC;
        p_inMemWideStreamArray_0_0_0_0_0_05_read : OUT STD_LOGIC;
        p_inMemWideStreamArray_0_0_0_0_0_06_dout : IN STD_LOGIC_VECTOR (21 downto 0);
        p_inMemWideStreamArray_0_0_0_0_0_06_empty_n : IN STD_LOGIC;
        p_inMemWideStreamArray_0_0_0_0_0_06_read : OUT STD_LOGIC;
        p_inMemWideStreamArray_0_0_0_0_0_07_dout : IN STD_LOGIC_VECTOR (21 downto 0);
        p_inMemWideStreamArray_0_0_0_0_0_07_empty_n : IN STD_LOGIC;
        p_inMemWideStreamArray_0_0_0_0_0_07_read : OUT STD_LOGIC;
        p_inMemWideStreamArray_0_0_0_0_0_018_dout : IN STD_LOGIC_VECTOR (21 downto 0);
        p_inMemWideStreamArray_0_0_0_0_0_018_empty_n : IN STD_LOGIC;
        p_inMemWideStreamArray_0_0_0_0_0_018_read : OUT STD_LOGIC;
        p_inMemWideStreamArray_0_0_0_0_0_019_dout : IN STD_LOGIC_VECTOR (21 downto 0);
        p_inMemWideStreamArray_0_0_0_0_0_019_empty_n : IN STD_LOGIC;
        p_inMemWideStreamArray_0_0_0_0_0_019_read : OUT STD_LOGIC;
        p_inMemWideStreamArray_0_0_0_0_0_0110_dout : IN STD_LOGIC_VECTOR (21 downto 0);
        p_inMemWideStreamArray_0_0_0_0_0_0110_empty_n : IN STD_LOGIC;
        p_inMemWideStreamArray_0_0_0_0_0_0110_read : OUT STD_LOGIC;
        p_inMemWideStreamArray_0_0_0_0_0_0111_dout : IN STD_LOGIC_VECTOR (21 downto 0);
        p_inMemWideStreamArray_0_0_0_0_0_0111_empty_n : IN STD_LOGIC;
        p_inMemWideStreamArray_0_0_0_0_0_0111_read : OUT STD_LOGIC;
        p_inMemWideStreamArray_0_0_0_0_0_0112_dout : IN STD_LOGIC_VECTOR (21 downto 0);
        p_inMemWideStreamArray_0_0_0_0_0_0112_empty_n : IN STD_LOGIC;
        p_inMemWideStreamArray_0_0_0_0_0_0112_read : OUT STD_LOGIC;
        p_inMemWideStreamArray_0_0_0_0_0_0113_dout : IN STD_LOGIC_VECTOR (21 downto 0);
        p_inMemWideStreamArray_0_0_0_0_0_0113_empty_n : IN STD_LOGIC;
        p_inMemWideStreamArray_0_0_0_0_0_0113_read : OUT STD_LOGIC;
        p_inMemWideStreamArray_0_0_0_0_0_0114_dout : IN STD_LOGIC_VECTOR (21 downto 0);
        p_inMemWideStreamArray_0_0_0_0_0_0114_empty_n : IN STD_LOGIC;
        p_inMemWideStreamArray_0_0_0_0_0_0114_read : OUT STD_LOGIC;
        p_inMemWideStreamArray_0_0_0_0_0_0115_dout : IN STD_LOGIC_VECTOR (21 downto 0);
        p_inMemWideStreamArray_0_0_0_0_0_0115_empty_n : IN STD_LOGIC;
        p_inMemWideStreamArray_0_0_0_0_0_0115_read : OUT STD_LOGIC;
        p_inMemWideStreamArray_0_0_1_0_0_0_dout : IN STD_LOGIC_VECTOR (21 downto 0);
        p_inMemWideStreamArray_0_0_1_0_0_0_empty_n : IN STD_LOGIC;
        p_inMemWideStreamArray_0_0_1_0_0_0_read : OUT STD_LOGIC;
        p_inMemWideStreamArray_0_0_1_0_0_016_dout : IN STD_LOGIC_VECTOR (21 downto 0);
        p_inMemWideStreamArray_0_0_1_0_0_016_empty_n : IN STD_LOGIC;
        p_inMemWideStreamArray_0_0_1_0_0_016_read : OUT STD_LOGIC;
        p_inMemWideStreamArray_0_0_1_0_0_017_dout : IN STD_LOGIC_VECTOR (21 downto 0);
        p_inMemWideStreamArray_0_0_1_0_0_017_empty_n : IN STD_LOGIC;
        p_inMemWideStreamArray_0_0_1_0_0_017_read : OUT STD_LOGIC;
        p_inMemWideStreamArray_0_0_1_0_0_018_dout : IN STD_LOGIC_VECTOR (21 downto 0);
        p_inMemWideStreamArray_0_0_1_0_0_018_empty_n : IN STD_LOGIC;
        p_inMemWideStreamArray_0_0_1_0_0_018_read : OUT STD_LOGIC;
        p_inMemWideStreamArray_0_0_1_0_0_019_dout : IN STD_LOGIC_VECTOR (21 downto 0);
        p_inMemWideStreamArray_0_0_1_0_0_019_empty_n : IN STD_LOGIC;
        p_inMemWideStreamArray_0_0_1_0_0_019_read : OUT STD_LOGIC;
        p_inMemWideStreamArray_0_0_1_0_0_020_dout : IN STD_LOGIC_VECTOR (21 downto 0);
        p_inMemWideStreamArray_0_0_1_0_0_020_empty_n : IN STD_LOGIC;
        p_inMemWideStreamArray_0_0_1_0_0_020_read : OUT STD_LOGIC;
        p_inMemWideStreamArray_0_0_1_0_0_021_dout : IN STD_LOGIC_VECTOR (21 downto 0);
        p_inMemWideStreamArray_0_0_1_0_0_021_empty_n : IN STD_LOGIC;
        p_inMemWideStreamArray_0_0_1_0_0_021_read : OUT STD_LOGIC;
        p_inMemWideStreamArray_0_0_1_0_0_022_dout : IN STD_LOGIC_VECTOR (21 downto 0);
        p_inMemWideStreamArray_0_0_1_0_0_022_empty_n : IN STD_LOGIC;
        p_inMemWideStreamArray_0_0_1_0_0_022_read : OUT STD_LOGIC;
        p_inMemWideStreamArray_0_0_1_0_0_02_dout : IN STD_LOGIC_VECTOR (21 downto 0);
        p_inMemWideStreamArray_0_0_1_0_0_02_empty_n : IN STD_LOGIC;
        p_inMemWideStreamArray_0_0_1_0_0_02_read : OUT STD_LOGIC;
        p_inMemWideStreamArray_0_0_1_0_0_0223_dout : IN STD_LOGIC_VECTOR (21 downto 0);
        p_inMemWideStreamArray_0_0_1_0_0_0223_empty_n : IN STD_LOGIC;
        p_inMemWideStreamArray_0_0_1_0_0_0223_read : OUT STD_LOGIC;
        p_inMemWideStreamArray_0_0_1_0_0_0224_dout : IN STD_LOGIC_VECTOR (21 downto 0);
        p_inMemWideStreamArray_0_0_1_0_0_0224_empty_n : IN STD_LOGIC;
        p_inMemWideStreamArray_0_0_1_0_0_0224_read : OUT STD_LOGIC;
        p_inMemWideStreamArray_0_0_1_0_0_0225_dout : IN STD_LOGIC_VECTOR (21 downto 0);
        p_inMemWideStreamArray_0_0_1_0_0_0225_empty_n : IN STD_LOGIC;
        p_inMemWideStreamArray_0_0_1_0_0_0225_read : OUT STD_LOGIC;
        p_inMemWideStreamArray_0_0_1_0_0_0226_dout : IN STD_LOGIC_VECTOR (21 downto 0);
        p_inMemWideStreamArray_0_0_1_0_0_0226_empty_n : IN STD_LOGIC;
        p_inMemWideStreamArray_0_0_1_0_0_0226_read : OUT STD_LOGIC;
        p_inMemWideStreamArray_0_0_1_0_0_0227_dout : IN STD_LOGIC_VECTOR (21 downto 0);
        p_inMemWideStreamArray_0_0_1_0_0_0227_empty_n : IN STD_LOGIC;
        p_inMemWideStreamArray_0_0_1_0_0_0227_read : OUT STD_LOGIC;
        p_inMemWideStreamArray_0_0_1_0_0_0228_dout : IN STD_LOGIC_VECTOR (21 downto 0);
        p_inMemWideStreamArray_0_0_1_0_0_0228_empty_n : IN STD_LOGIC;
        p_inMemWideStreamArray_0_0_1_0_0_0228_read : OUT STD_LOGIC;
        p_inMemWideStreamArray_0_0_1_0_0_0229_dout : IN STD_LOGIC_VECTOR (21 downto 0);
        p_inMemWideStreamArray_0_0_1_0_0_0229_empty_n : IN STD_LOGIC;
        p_inMemWideStreamArray_0_0_1_0_0_0229_read : OUT STD_LOGIC;
        p_outMemWideStreamArray_0_0_0_0_0_0_din : OUT STD_LOGIC_VECTOR (26 downto 0);
        p_outMemWideStreamArray_0_0_0_0_0_0_full_n : IN STD_LOGIC;
        p_outMemWideStreamArray_0_0_0_0_0_0_write : OUT STD_LOGIC;
        p_outMemWideStreamArray_0_0_0_0_0_030_din : OUT STD_LOGIC_VECTOR (26 downto 0);
        p_outMemWideStreamArray_0_0_0_0_0_030_full_n : IN STD_LOGIC;
        p_outMemWideStreamArray_0_0_0_0_0_030_write : OUT STD_LOGIC;
        p_outMemWideStreamArray_0_0_0_0_0_031_din : OUT STD_LOGIC_VECTOR (26 downto 0);
        p_outMemWideStreamArray_0_0_0_0_0_031_full_n : IN STD_LOGIC;
        p_outMemWideStreamArray_0_0_0_0_0_031_write : OUT STD_LOGIC;
        p_outMemWideStreamArray_0_0_0_0_0_032_din : OUT STD_LOGIC_VECTOR (26 downto 0);
        p_outMemWideStreamArray_0_0_0_0_0_032_full_n : IN STD_LOGIC;
        p_outMemWideStreamArray_0_0_0_0_0_032_write : OUT STD_LOGIC;
        p_outMemWideStreamArray_0_0_0_0_0_033_din : OUT STD_LOGIC_VECTOR (26 downto 0);
        p_outMemWideStreamArray_0_0_0_0_0_033_full_n : IN STD_LOGIC;
        p_outMemWideStreamArray_0_0_0_0_0_033_write : OUT STD_LOGIC;
        p_outMemWideStreamArray_0_0_0_0_0_034_din : OUT STD_LOGIC_VECTOR (26 downto 0);
        p_outMemWideStreamArray_0_0_0_0_0_034_full_n : IN STD_LOGIC;
        p_outMemWideStreamArray_0_0_0_0_0_034_write : OUT STD_LOGIC;
        p_outMemWideStreamArray_0_0_0_0_0_035_din : OUT STD_LOGIC_VECTOR (26 downto 0);
        p_outMemWideStreamArray_0_0_0_0_0_035_full_n : IN STD_LOGIC;
        p_outMemWideStreamArray_0_0_0_0_0_035_write : OUT STD_LOGIC;
        p_outMemWideStreamArray_0_0_0_0_0_036_din : OUT STD_LOGIC_VECTOR (26 downto 0);
        p_outMemWideStreamArray_0_0_0_0_0_036_full_n : IN STD_LOGIC;
        p_outMemWideStreamArray_0_0_0_0_0_036_write : OUT STD_LOGIC;
        p_outMemWideStreamArray_0_0_0_0_0_03_din : OUT STD_LOGIC_VECTOR (26 downto 0);
        p_outMemWideStreamArray_0_0_0_0_0_03_full_n : IN STD_LOGIC;
        p_outMemWideStreamArray_0_0_0_0_0_03_write : OUT STD_LOGIC;
        p_outMemWideStreamArray_0_0_0_0_0_0337_din : OUT STD_LOGIC_VECTOR (26 downto 0);
        p_outMemWideStreamArray_0_0_0_0_0_0337_full_n : IN STD_LOGIC;
        p_outMemWideStreamArray_0_0_0_0_0_0337_write : OUT STD_LOGIC;
        p_outMemWideStreamArray_0_0_0_0_0_0338_din : OUT STD_LOGIC_VECTOR (26 downto 0);
        p_outMemWideStreamArray_0_0_0_0_0_0338_full_n : IN STD_LOGIC;
        p_outMemWideStreamArray_0_0_0_0_0_0338_write : OUT STD_LOGIC;
        p_outMemWideStreamArray_0_0_0_0_0_0339_din : OUT STD_LOGIC_VECTOR (26 downto 0);
        p_outMemWideStreamArray_0_0_0_0_0_0339_full_n : IN STD_LOGIC;
        p_outMemWideStreamArray_0_0_0_0_0_0339_write : OUT STD_LOGIC;
        p_outMemWideStreamArray_0_0_0_0_0_0340_din : OUT STD_LOGIC_VECTOR (26 downto 0);
        p_outMemWideStreamArray_0_0_0_0_0_0340_full_n : IN STD_LOGIC;
        p_outMemWideStreamArray_0_0_0_0_0_0340_write : OUT STD_LOGIC;
        p_outMemWideStreamArray_0_0_0_0_0_0341_din : OUT STD_LOGIC_VECTOR (26 downto 0);
        p_outMemWideStreamArray_0_0_0_0_0_0341_full_n : IN STD_LOGIC;
        p_outMemWideStreamArray_0_0_0_0_0_0341_write : OUT STD_LOGIC;
        p_outMemWideStreamArray_0_0_0_0_0_0342_din : OUT STD_LOGIC_VECTOR (26 downto 0);
        p_outMemWideStreamArray_0_0_0_0_0_0342_full_n : IN STD_LOGIC;
        p_outMemWideStreamArray_0_0_0_0_0_0342_write : OUT STD_LOGIC;
        p_outMemWideStreamArray_0_0_0_0_0_0343_din : OUT STD_LOGIC_VECTOR (26 downto 0);
        p_outMemWideStreamArray_0_0_0_0_0_0343_full_n : IN STD_LOGIC;
        p_outMemWideStreamArray_0_0_0_0_0_0343_write : OUT STD_LOGIC;
        p_outMemWideStreamArray_0_0_1_0_0_0_din : OUT STD_LOGIC_VECTOR (26 downto 0);
        p_outMemWideStreamArray_0_0_1_0_0_0_full_n : IN STD_LOGIC;
        p_outMemWideStreamArray_0_0_1_0_0_0_write : OUT STD_LOGIC;
        p_outMemWideStreamArray_0_0_1_0_0_044_din : OUT STD_LOGIC_VECTOR (26 downto 0);
        p_outMemWideStreamArray_0_0_1_0_0_044_full_n : IN STD_LOGIC;
        p_outMemWideStreamArray_0_0_1_0_0_044_write : OUT STD_LOGIC;
        p_outMemWideStreamArray_0_0_1_0_0_045_din : OUT STD_LOGIC_VECTOR (26 downto 0);
        p_outMemWideStreamArray_0_0_1_0_0_045_full_n : IN STD_LOGIC;
        p_outMemWideStreamArray_0_0_1_0_0_045_write : OUT STD_LOGIC;
        p_outMemWideStreamArray_0_0_1_0_0_046_din : OUT STD_LOGIC_VECTOR (26 downto 0);
        p_outMemWideStreamArray_0_0_1_0_0_046_full_n : IN STD_LOGIC;
        p_outMemWideStreamArray_0_0_1_0_0_046_write : OUT STD_LOGIC;
        p_outMemWideStreamArray_0_0_1_0_0_047_din : OUT STD_LOGIC_VECTOR (26 downto 0);
        p_outMemWideStreamArray_0_0_1_0_0_047_full_n : IN STD_LOGIC;
        p_outMemWideStreamArray_0_0_1_0_0_047_write : OUT STD_LOGIC;
        p_outMemWideStreamArray_0_0_1_0_0_048_din : OUT STD_LOGIC_VECTOR (26 downto 0);
        p_outMemWideStreamArray_0_0_1_0_0_048_full_n : IN STD_LOGIC;
        p_outMemWideStreamArray_0_0_1_0_0_048_write : OUT STD_LOGIC;
        p_outMemWideStreamArray_0_0_1_0_0_049_din : OUT STD_LOGIC_VECTOR (26 downto 0);
        p_outMemWideStreamArray_0_0_1_0_0_049_full_n : IN STD_LOGIC;
        p_outMemWideStreamArray_0_0_1_0_0_049_write : OUT STD_LOGIC;
        p_outMemWideStreamArray_0_0_1_0_0_050_din : OUT STD_LOGIC_VECTOR (26 downto 0);
        p_outMemWideStreamArray_0_0_1_0_0_050_full_n : IN STD_LOGIC;
        p_outMemWideStreamArray_0_0_1_0_0_050_write : OUT STD_LOGIC;
        p_outMemWideStreamArray_0_0_1_0_0_04_din : OUT STD_LOGIC_VECTOR (26 downto 0);
        p_outMemWideStreamArray_0_0_1_0_0_04_full_n : IN STD_LOGIC;
        p_outMemWideStreamArray_0_0_1_0_0_04_write : OUT STD_LOGIC;
        p_outMemWideStreamArray_0_0_1_0_0_0451_din : OUT STD_LOGIC_VECTOR (26 downto 0);
        p_outMemWideStreamArray_0_0_1_0_0_0451_full_n : IN STD_LOGIC;
        p_outMemWideStreamArray_0_0_1_0_0_0451_write : OUT STD_LOGIC;
        p_outMemWideStreamArray_0_0_1_0_0_0452_din : OUT STD_LOGIC_VECTOR (26 downto 0);
        p_outMemWideStreamArray_0_0_1_0_0_0452_full_n : IN STD_LOGIC;
        p_outMemWideStreamArray_0_0_1_0_0_0452_write : OUT STD_LOGIC;
        p_outMemWideStreamArray_0_0_1_0_0_0453_din : OUT STD_LOGIC_VECTOR (26 downto 0);
        p_outMemWideStreamArray_0_0_1_0_0_0453_full_n : IN STD_LOGIC;
        p_outMemWideStreamArray_0_0_1_0_0_0453_write : OUT STD_LOGIC;
        p_outMemWideStreamArray_0_0_1_0_0_0454_din : OUT STD_LOGIC_VECTOR (26 downto 0);
        p_outMemWideStreamArray_0_0_1_0_0_0454_full_n : IN STD_LOGIC;
        p_outMemWideStreamArray_0_0_1_0_0_0454_write : OUT STD_LOGIC;
        p_outMemWideStreamArray_0_0_1_0_0_0455_din : OUT STD_LOGIC_VECTOR (26 downto 0);
        p_outMemWideStreamArray_0_0_1_0_0_0455_full_n : IN STD_LOGIC;
        p_outMemWideStreamArray_0_0_1_0_0_0455_write : OUT STD_LOGIC;
        p_outMemWideStreamArray_0_0_1_0_0_0456_din : OUT STD_LOGIC_VECTOR (26 downto 0);
        p_outMemWideStreamArray_0_0_1_0_0_0456_full_n : IN STD_LOGIC;
        p_outMemWideStreamArray_0_0_1_0_0_0456_write : OUT STD_LOGIC;
        p_outMemWideStreamArray_0_0_1_0_0_0457_din : OUT STD_LOGIC_VECTOR (26 downto 0);
        p_outMemWideStreamArray_0_0_1_0_0_0457_full_n : IN STD_LOGIC;
        p_outMemWideStreamArray_0_0_1_0_0_0457_write : OUT STD_LOGIC;
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_ext_blocking_n : OUT STD_LOGIC;
        ap_str_blocking_n : OUT STD_LOGIC;
        ap_int_blocking_n : OUT STD_LOGIC );
    end component;


    component fft2DKernel_muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_inWideStream_0_0_0_0_0_0_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_inWideStream_0_0_0_0_0_0_empty_n : IN STD_LOGIC;
        p_inWideStream_0_0_0_0_0_0_read : OUT STD_LOGIC;
        p_inWideStream_0_0_0_0_0_01_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_inWideStream_0_0_0_0_0_01_empty_n : IN STD_LOGIC;
        p_inWideStream_0_0_0_0_0_01_read : OUT STD_LOGIC;
        p_inWideStream_0_0_0_0_0_02_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_inWideStream_0_0_0_0_0_02_empty_n : IN STD_LOGIC;
        p_inWideStream_0_0_0_0_0_02_read : OUT STD_LOGIC;
        p_inWideStream_0_0_0_0_0_03_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_inWideStream_0_0_0_0_0_03_empty_n : IN STD_LOGIC;
        p_inWideStream_0_0_0_0_0_03_read : OUT STD_LOGIC;
        p_inWideStream_0_0_0_0_0_04_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_inWideStream_0_0_0_0_0_04_empty_n : IN STD_LOGIC;
        p_inWideStream_0_0_0_0_0_04_read : OUT STD_LOGIC;
        p_inWideStream_0_0_0_0_0_05_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_inWideStream_0_0_0_0_0_05_empty_n : IN STD_LOGIC;
        p_inWideStream_0_0_0_0_0_05_read : OUT STD_LOGIC;
        p_inWideStream_0_0_0_0_0_06_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_inWideStream_0_0_0_0_0_06_empty_n : IN STD_LOGIC;
        p_inWideStream_0_0_0_0_0_06_read : OUT STD_LOGIC;
        p_inWideStream_0_0_0_0_0_07_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_inWideStream_0_0_0_0_0_07_empty_n : IN STD_LOGIC;
        p_inWideStream_0_0_0_0_0_07_read : OUT STD_LOGIC;
        p_inWideStream_0_0_1_0_0_0_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_inWideStream_0_0_1_0_0_0_empty_n : IN STD_LOGIC;
        p_inWideStream_0_0_1_0_0_0_read : OUT STD_LOGIC;
        p_inWideStream_0_0_1_0_0_016_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_inWideStream_0_0_1_0_0_016_empty_n : IN STD_LOGIC;
        p_inWideStream_0_0_1_0_0_016_read : OUT STD_LOGIC;
        p_inWideStream_0_0_1_0_0_017_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_inWideStream_0_0_1_0_0_017_empty_n : IN STD_LOGIC;
        p_inWideStream_0_0_1_0_0_017_read : OUT STD_LOGIC;
        p_inWideStream_0_0_1_0_0_018_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_inWideStream_0_0_1_0_0_018_empty_n : IN STD_LOGIC;
        p_inWideStream_0_0_1_0_0_018_read : OUT STD_LOGIC;
        p_inWideStream_0_0_1_0_0_019_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_inWideStream_0_0_1_0_0_019_empty_n : IN STD_LOGIC;
        p_inWideStream_0_0_1_0_0_019_read : OUT STD_LOGIC;
        p_inWideStream_0_0_1_0_0_020_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_inWideStream_0_0_1_0_0_020_empty_n : IN STD_LOGIC;
        p_inWideStream_0_0_1_0_0_020_read : OUT STD_LOGIC;
        p_inWideStream_0_0_1_0_0_021_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_inWideStream_0_0_1_0_0_021_empty_n : IN STD_LOGIC;
        p_inWideStream_0_0_1_0_0_021_read : OUT STD_LOGIC;
        p_inWideStream_0_0_1_0_0_022_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_inWideStream_0_0_1_0_0_022_empty_n : IN STD_LOGIC;
        p_inWideStream_0_0_1_0_0_022_read : OUT STD_LOGIC;
        p_inWideStream_0_0_0_0_0_018_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_inWideStream_0_0_0_0_0_018_empty_n : IN STD_LOGIC;
        p_inWideStream_0_0_0_0_0_018_read : OUT STD_LOGIC;
        p_inWideStream_0_0_0_0_0_019_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_inWideStream_0_0_0_0_0_019_empty_n : IN STD_LOGIC;
        p_inWideStream_0_0_0_0_0_019_read : OUT STD_LOGIC;
        p_inWideStream_0_0_0_0_0_0110_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_inWideStream_0_0_0_0_0_0110_empty_n : IN STD_LOGIC;
        p_inWideStream_0_0_0_0_0_0110_read : OUT STD_LOGIC;
        p_inWideStream_0_0_0_0_0_0111_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_inWideStream_0_0_0_0_0_0111_empty_n : IN STD_LOGIC;
        p_inWideStream_0_0_0_0_0_0111_read : OUT STD_LOGIC;
        p_inWideStream_0_0_0_0_0_0112_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_inWideStream_0_0_0_0_0_0112_empty_n : IN STD_LOGIC;
        p_inWideStream_0_0_0_0_0_0112_read : OUT STD_LOGIC;
        p_inWideStream_0_0_0_0_0_0113_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_inWideStream_0_0_0_0_0_0113_empty_n : IN STD_LOGIC;
        p_inWideStream_0_0_0_0_0_0113_read : OUT STD_LOGIC;
        p_inWideStream_0_0_0_0_0_0114_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_inWideStream_0_0_0_0_0_0114_empty_n : IN STD_LOGIC;
        p_inWideStream_0_0_0_0_0_0114_read : OUT STD_LOGIC;
        p_inWideStream_0_0_0_0_0_0115_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_inWideStream_0_0_0_0_0_0115_empty_n : IN STD_LOGIC;
        p_inWideStream_0_0_0_0_0_0115_read : OUT STD_LOGIC;
        p_inWideStream_0_0_1_0_0_02_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_inWideStream_0_0_1_0_0_02_empty_n : IN STD_LOGIC;
        p_inWideStream_0_0_1_0_0_02_read : OUT STD_LOGIC;
        p_inWideStream_0_0_1_0_0_0223_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_inWideStream_0_0_1_0_0_0223_empty_n : IN STD_LOGIC;
        p_inWideStream_0_0_1_0_0_0223_read : OUT STD_LOGIC;
        p_inWideStream_0_0_1_0_0_0224_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_inWideStream_0_0_1_0_0_0224_empty_n : IN STD_LOGIC;
        p_inWideStream_0_0_1_0_0_0224_read : OUT STD_LOGIC;
        p_inWideStream_0_0_1_0_0_0225_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_inWideStream_0_0_1_0_0_0225_empty_n : IN STD_LOGIC;
        p_inWideStream_0_0_1_0_0_0225_read : OUT STD_LOGIC;
        p_inWideStream_0_0_1_0_0_0226_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_inWideStream_0_0_1_0_0_0226_empty_n : IN STD_LOGIC;
        p_inWideStream_0_0_1_0_0_0226_read : OUT STD_LOGIC;
        p_inWideStream_0_0_1_0_0_0227_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_inWideStream_0_0_1_0_0_0227_empty_n : IN STD_LOGIC;
        p_inWideStream_0_0_1_0_0_0227_read : OUT STD_LOGIC;
        p_inWideStream_0_0_1_0_0_0228_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_inWideStream_0_0_1_0_0_0228_empty_n : IN STD_LOGIC;
        p_inWideStream_0_0_1_0_0_0228_read : OUT STD_LOGIC;
        p_inWideStream_0_0_1_0_0_0229_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_inWideStream_0_0_1_0_0_0229_empty_n : IN STD_LOGIC;
        p_inWideStream_0_0_1_0_0_0229_read : OUT STD_LOGIC;
        l_rowProcOutStream_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        l_rowProcOutStream_full_n : IN STD_LOGIC;
        l_rowProcOutStream_write : OUT STD_LOGIC;
        ap_ext_blocking_n : OUT STD_LOGIC;
        ap_str_blocking_n : OUT STD_LOGIC;
        ap_int_blocking_n : OUT STD_LOGIC );
    end component;


    component fft2DKernel_fifo_w22_d2_D IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (21 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (21 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fft2DKernel_fifo_w27_d2_D IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (26 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (26 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fft2DKernel_start_for_genMemWideFFTKernel1DArray_1_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fft2DKernel_start_for_muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0 : component fft2DKernel_demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_ap_start,
        start_full_n => start_for_genMemWideFFTKernel1DArray_1_U0_full_n,
        ap_done => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_ap_done,
        ap_continue => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_ap_continue,
        ap_idle => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_ap_idle,
        ap_ready => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_ap_ready,
        l_transBlkMatrixStream_dout => l_transBlkMatrixStream_dout,
        l_transBlkMatrixStream_empty_n => l_transBlkMatrixStream_empty_n,
        l_transBlkMatrixStream_read => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_l_transBlkMatrixStream_read,
        p_outWideStream_0_0_0_0_0_0_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_0_din,
        p_outWideStream_0_0_0_0_0_0_full_n => demuxStreamArrayOut_V_superSample_M_real_V_0_0_full_n,
        p_outWideStream_0_0_0_0_0_0_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_0_write,
        p_outWideStream_0_0_0_0_0_01_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_01_din,
        p_outWideStream_0_0_0_0_0_01_full_n => demuxStreamArrayOut_V_superSample_M_real_V_0_1_full_n,
        p_outWideStream_0_0_0_0_0_01_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_01_write,
        p_outWideStream_0_0_0_0_0_02_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_02_din,
        p_outWideStream_0_0_0_0_0_02_full_n => demuxStreamArrayOut_V_superSample_M_real_V_0_2_full_n,
        p_outWideStream_0_0_0_0_0_02_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_02_write,
        p_outWideStream_0_0_0_0_0_03_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_03_din,
        p_outWideStream_0_0_0_0_0_03_full_n => demuxStreamArrayOut_V_superSample_M_real_V_0_3_full_n,
        p_outWideStream_0_0_0_0_0_03_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_03_write,
        p_outWideStream_0_0_0_0_0_04_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_04_din,
        p_outWideStream_0_0_0_0_0_04_full_n => demuxStreamArrayOut_V_superSample_M_real_V_0_4_full_n,
        p_outWideStream_0_0_0_0_0_04_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_04_write,
        p_outWideStream_0_0_0_0_0_05_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_05_din,
        p_outWideStream_0_0_0_0_0_05_full_n => demuxStreamArrayOut_V_superSample_M_real_V_0_5_full_n,
        p_outWideStream_0_0_0_0_0_05_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_05_write,
        p_outWideStream_0_0_0_0_0_06_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_06_din,
        p_outWideStream_0_0_0_0_0_06_full_n => demuxStreamArrayOut_V_superSample_M_real_V_0_6_full_n,
        p_outWideStream_0_0_0_0_0_06_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_06_write,
        p_outWideStream_0_0_0_0_0_07_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_07_din,
        p_outWideStream_0_0_0_0_0_07_full_n => demuxStreamArrayOut_V_superSample_M_real_V_0_7_full_n,
        p_outWideStream_0_0_0_0_0_07_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_07_write,
        p_outWideStream_0_0_1_0_0_0_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_0_din,
        p_outWideStream_0_0_1_0_0_0_full_n => demuxStreamArrayOut_V_superSample_M_imag_V_0_0_full_n,
        p_outWideStream_0_0_1_0_0_0_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_0_write,
        p_outWideStream_0_0_1_0_0_016_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_016_din,
        p_outWideStream_0_0_1_0_0_016_full_n => demuxStreamArrayOut_V_superSample_M_imag_V_0_1_full_n,
        p_outWideStream_0_0_1_0_0_016_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_016_write,
        p_outWideStream_0_0_1_0_0_017_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_017_din,
        p_outWideStream_0_0_1_0_0_017_full_n => demuxStreamArrayOut_V_superSample_M_imag_V_0_2_full_n,
        p_outWideStream_0_0_1_0_0_017_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_017_write,
        p_outWideStream_0_0_1_0_0_018_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_018_din,
        p_outWideStream_0_0_1_0_0_018_full_n => demuxStreamArrayOut_V_superSample_M_imag_V_0_3_full_n,
        p_outWideStream_0_0_1_0_0_018_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_018_write,
        p_outWideStream_0_0_1_0_0_019_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_019_din,
        p_outWideStream_0_0_1_0_0_019_full_n => demuxStreamArrayOut_V_superSample_M_imag_V_0_4_full_n,
        p_outWideStream_0_0_1_0_0_019_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_019_write,
        p_outWideStream_0_0_1_0_0_020_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_020_din,
        p_outWideStream_0_0_1_0_0_020_full_n => demuxStreamArrayOut_V_superSample_M_imag_V_0_5_full_n,
        p_outWideStream_0_0_1_0_0_020_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_020_write,
        p_outWideStream_0_0_1_0_0_021_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_021_din,
        p_outWideStream_0_0_1_0_0_021_full_n => demuxStreamArrayOut_V_superSample_M_imag_V_0_6_full_n,
        p_outWideStream_0_0_1_0_0_021_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_021_write,
        p_outWideStream_0_0_1_0_0_022_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_022_din,
        p_outWideStream_0_0_1_0_0_022_full_n => demuxStreamArrayOut_V_superSample_M_imag_V_0_7_full_n,
        p_outWideStream_0_0_1_0_0_022_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_022_write,
        p_outWideStream_0_0_0_0_0_018_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_018_din,
        p_outWideStream_0_0_0_0_0_018_full_n => demuxStreamArrayOut_V_superSample_M_real_V_1_0_full_n,
        p_outWideStream_0_0_0_0_0_018_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_018_write,
        p_outWideStream_0_0_0_0_0_019_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_019_din,
        p_outWideStream_0_0_0_0_0_019_full_n => demuxStreamArrayOut_V_superSample_M_real_V_1_1_full_n,
        p_outWideStream_0_0_0_0_0_019_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_019_write,
        p_outWideStream_0_0_0_0_0_0110_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_0110_din,
        p_outWideStream_0_0_0_0_0_0110_full_n => demuxStreamArrayOut_V_superSample_M_real_V_1_2_full_n,
        p_outWideStream_0_0_0_0_0_0110_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_0110_write,
        p_outWideStream_0_0_0_0_0_0111_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_0111_din,
        p_outWideStream_0_0_0_0_0_0111_full_n => demuxStreamArrayOut_V_superSample_M_real_V_1_3_full_n,
        p_outWideStream_0_0_0_0_0_0111_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_0111_write,
        p_outWideStream_0_0_0_0_0_0112_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_0112_din,
        p_outWideStream_0_0_0_0_0_0112_full_n => demuxStreamArrayOut_V_superSample_M_real_V_1_4_full_n,
        p_outWideStream_0_0_0_0_0_0112_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_0112_write,
        p_outWideStream_0_0_0_0_0_0113_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_0113_din,
        p_outWideStream_0_0_0_0_0_0113_full_n => demuxStreamArrayOut_V_superSample_M_real_V_1_5_full_n,
        p_outWideStream_0_0_0_0_0_0113_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_0113_write,
        p_outWideStream_0_0_0_0_0_0114_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_0114_din,
        p_outWideStream_0_0_0_0_0_0114_full_n => demuxStreamArrayOut_V_superSample_M_real_V_1_6_full_n,
        p_outWideStream_0_0_0_0_0_0114_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_0114_write,
        p_outWideStream_0_0_0_0_0_0115_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_0115_din,
        p_outWideStream_0_0_0_0_0_0115_full_n => demuxStreamArrayOut_V_superSample_M_real_V_1_7_full_n,
        p_outWideStream_0_0_0_0_0_0115_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_0115_write,
        p_outWideStream_0_0_1_0_0_02_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_02_din,
        p_outWideStream_0_0_1_0_0_02_full_n => demuxStreamArrayOut_V_superSample_M_imag_V_1_0_full_n,
        p_outWideStream_0_0_1_0_0_02_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_02_write,
        p_outWideStream_0_0_1_0_0_0223_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_0223_din,
        p_outWideStream_0_0_1_0_0_0223_full_n => demuxStreamArrayOut_V_superSample_M_imag_V_1_1_full_n,
        p_outWideStream_0_0_1_0_0_0223_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_0223_write,
        p_outWideStream_0_0_1_0_0_0224_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_0224_din,
        p_outWideStream_0_0_1_0_0_0224_full_n => demuxStreamArrayOut_V_superSample_M_imag_V_1_2_full_n,
        p_outWideStream_0_0_1_0_0_0224_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_0224_write,
        p_outWideStream_0_0_1_0_0_0225_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_0225_din,
        p_outWideStream_0_0_1_0_0_0225_full_n => demuxStreamArrayOut_V_superSample_M_imag_V_1_3_full_n,
        p_outWideStream_0_0_1_0_0_0225_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_0225_write,
        p_outWideStream_0_0_1_0_0_0226_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_0226_din,
        p_outWideStream_0_0_1_0_0_0226_full_n => demuxStreamArrayOut_V_superSample_M_imag_V_1_4_full_n,
        p_outWideStream_0_0_1_0_0_0226_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_0226_write,
        p_outWideStream_0_0_1_0_0_0227_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_0227_din,
        p_outWideStream_0_0_1_0_0_0227_full_n => demuxStreamArrayOut_V_superSample_M_imag_V_1_5_full_n,
        p_outWideStream_0_0_1_0_0_0227_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_0227_write,
        p_outWideStream_0_0_1_0_0_0228_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_0228_din,
        p_outWideStream_0_0_1_0_0_0228_full_n => demuxStreamArrayOut_V_superSample_M_imag_V_1_6_full_n,
        p_outWideStream_0_0_1_0_0_0228_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_0228_write,
        p_outWideStream_0_0_1_0_0_0229_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_0229_din,
        p_outWideStream_0_0_1_0_0_0229_full_n => demuxStreamArrayOut_V_superSample_M_imag_V_1_7_full_n,
        p_outWideStream_0_0_1_0_0_0229_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_0229_write,
        start_out => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_start_out,
        start_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_start_write,
        ap_ext_blocking_n => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_ap_ext_blocking_n,
        ap_str_blocking_n => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_ap_str_blocking_n,
        ap_int_blocking_n => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_ap_int_blocking_n);

    genMemWideFFTKernel1DArray_1_U0 : component fft2DKernel_genMemWideFFTKernel1DArray_1
    port map (
        ap_start => genMemWideFFTKernel1DArray_1_U0_ap_start,
        start_full_n => start_for_muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_full_n,
        start_out => genMemWideFFTKernel1DArray_1_U0_start_out,
        start_write => genMemWideFFTKernel1DArray_1_U0_start_write,
        p_inMemWideStreamArray_0_0_0_0_0_0_dout => demuxStreamArrayOut_V_superSample_M_real_V_0_0_dout,
        p_inMemWideStreamArray_0_0_0_0_0_0_empty_n => demuxStreamArrayOut_V_superSample_M_real_V_0_0_empty_n,
        p_inMemWideStreamArray_0_0_0_0_0_0_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_0_0_0_0_read,
        p_inMemWideStreamArray_0_0_0_0_0_01_dout => demuxStreamArrayOut_V_superSample_M_real_V_0_1_dout,
        p_inMemWideStreamArray_0_0_0_0_0_01_empty_n => demuxStreamArrayOut_V_superSample_M_real_V_0_1_empty_n,
        p_inMemWideStreamArray_0_0_0_0_0_01_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_0_0_0_01_read,
        p_inMemWideStreamArray_0_0_0_0_0_02_dout => demuxStreamArrayOut_V_superSample_M_real_V_0_2_dout,
        p_inMemWideStreamArray_0_0_0_0_0_02_empty_n => demuxStreamArrayOut_V_superSample_M_real_V_0_2_empty_n,
        p_inMemWideStreamArray_0_0_0_0_0_02_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_0_0_0_02_read,
        p_inMemWideStreamArray_0_0_0_0_0_03_dout => demuxStreamArrayOut_V_superSample_M_real_V_0_3_dout,
        p_inMemWideStreamArray_0_0_0_0_0_03_empty_n => demuxStreamArrayOut_V_superSample_M_real_V_0_3_empty_n,
        p_inMemWideStreamArray_0_0_0_0_0_03_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_0_0_0_03_read,
        p_inMemWideStreamArray_0_0_0_0_0_04_dout => demuxStreamArrayOut_V_superSample_M_real_V_0_4_dout,
        p_inMemWideStreamArray_0_0_0_0_0_04_empty_n => demuxStreamArrayOut_V_superSample_M_real_V_0_4_empty_n,
        p_inMemWideStreamArray_0_0_0_0_0_04_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_0_0_0_04_read,
        p_inMemWideStreamArray_0_0_0_0_0_05_dout => demuxStreamArrayOut_V_superSample_M_real_V_0_5_dout,
        p_inMemWideStreamArray_0_0_0_0_0_05_empty_n => demuxStreamArrayOut_V_superSample_M_real_V_0_5_empty_n,
        p_inMemWideStreamArray_0_0_0_0_0_05_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_0_0_0_05_read,
        p_inMemWideStreamArray_0_0_0_0_0_06_dout => demuxStreamArrayOut_V_superSample_M_real_V_0_6_dout,
        p_inMemWideStreamArray_0_0_0_0_0_06_empty_n => demuxStreamArrayOut_V_superSample_M_real_V_0_6_empty_n,
        p_inMemWideStreamArray_0_0_0_0_0_06_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_0_0_0_06_read,
        p_inMemWideStreamArray_0_0_0_0_0_07_dout => demuxStreamArrayOut_V_superSample_M_real_V_0_7_dout,
        p_inMemWideStreamArray_0_0_0_0_0_07_empty_n => demuxStreamArrayOut_V_superSample_M_real_V_0_7_empty_n,
        p_inMemWideStreamArray_0_0_0_0_0_07_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_0_0_0_07_read,
        p_inMemWideStreamArray_0_0_0_0_0_018_dout => demuxStreamArrayOut_V_superSample_M_real_V_1_0_dout,
        p_inMemWideStreamArray_0_0_0_0_0_018_empty_n => demuxStreamArrayOut_V_superSample_M_real_V_1_0_empty_n,
        p_inMemWideStreamArray_0_0_0_0_0_018_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_0_0_0_018_read,
        p_inMemWideStreamArray_0_0_0_0_0_019_dout => demuxStreamArrayOut_V_superSample_M_real_V_1_1_dout,
        p_inMemWideStreamArray_0_0_0_0_0_019_empty_n => demuxStreamArrayOut_V_superSample_M_real_V_1_1_empty_n,
        p_inMemWideStreamArray_0_0_0_0_0_019_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_0_0_0_019_read,
        p_inMemWideStreamArray_0_0_0_0_0_0110_dout => demuxStreamArrayOut_V_superSample_M_real_V_1_2_dout,
        p_inMemWideStreamArray_0_0_0_0_0_0110_empty_n => demuxStreamArrayOut_V_superSample_M_real_V_1_2_empty_n,
        p_inMemWideStreamArray_0_0_0_0_0_0110_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_0_0_0_0110_read,
        p_inMemWideStreamArray_0_0_0_0_0_0111_dout => demuxStreamArrayOut_V_superSample_M_real_V_1_3_dout,
        p_inMemWideStreamArray_0_0_0_0_0_0111_empty_n => demuxStreamArrayOut_V_superSample_M_real_V_1_3_empty_n,
        p_inMemWideStreamArray_0_0_0_0_0_0111_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_0_0_0_0111_read,
        p_inMemWideStreamArray_0_0_0_0_0_0112_dout => demuxStreamArrayOut_V_superSample_M_real_V_1_4_dout,
        p_inMemWideStreamArray_0_0_0_0_0_0112_empty_n => demuxStreamArrayOut_V_superSample_M_real_V_1_4_empty_n,
        p_inMemWideStreamArray_0_0_0_0_0_0112_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_0_0_0_0112_read,
        p_inMemWideStreamArray_0_0_0_0_0_0113_dout => demuxStreamArrayOut_V_superSample_M_real_V_1_5_dout,
        p_inMemWideStreamArray_0_0_0_0_0_0113_empty_n => demuxStreamArrayOut_V_superSample_M_real_V_1_5_empty_n,
        p_inMemWideStreamArray_0_0_0_0_0_0113_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_0_0_0_0113_read,
        p_inMemWideStreamArray_0_0_0_0_0_0114_dout => demuxStreamArrayOut_V_superSample_M_real_V_1_6_dout,
        p_inMemWideStreamArray_0_0_0_0_0_0114_empty_n => demuxStreamArrayOut_V_superSample_M_real_V_1_6_empty_n,
        p_inMemWideStreamArray_0_0_0_0_0_0114_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_0_0_0_0114_read,
        p_inMemWideStreamArray_0_0_0_0_0_0115_dout => demuxStreamArrayOut_V_superSample_M_real_V_1_7_dout,
        p_inMemWideStreamArray_0_0_0_0_0_0115_empty_n => demuxStreamArrayOut_V_superSample_M_real_V_1_7_empty_n,
        p_inMemWideStreamArray_0_0_0_0_0_0115_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_0_0_0_0115_read,
        p_inMemWideStreamArray_0_0_1_0_0_0_dout => demuxStreamArrayOut_V_superSample_M_imag_V_0_0_dout,
        p_inMemWideStreamArray_0_0_1_0_0_0_empty_n => demuxStreamArrayOut_V_superSample_M_imag_V_0_0_empty_n,
        p_inMemWideStreamArray_0_0_1_0_0_0_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_1_0_0_0_read,
        p_inMemWideStreamArray_0_0_1_0_0_016_dout => demuxStreamArrayOut_V_superSample_M_imag_V_0_1_dout,
        p_inMemWideStreamArray_0_0_1_0_0_016_empty_n => demuxStreamArrayOut_V_superSample_M_imag_V_0_1_empty_n,
        p_inMemWideStreamArray_0_0_1_0_0_016_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_1_0_0_016_read,
        p_inMemWideStreamArray_0_0_1_0_0_017_dout => demuxStreamArrayOut_V_superSample_M_imag_V_0_2_dout,
        p_inMemWideStreamArray_0_0_1_0_0_017_empty_n => demuxStreamArrayOut_V_superSample_M_imag_V_0_2_empty_n,
        p_inMemWideStreamArray_0_0_1_0_0_017_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_1_0_0_017_read,
        p_inMemWideStreamArray_0_0_1_0_0_018_dout => demuxStreamArrayOut_V_superSample_M_imag_V_0_3_dout,
        p_inMemWideStreamArray_0_0_1_0_0_018_empty_n => demuxStreamArrayOut_V_superSample_M_imag_V_0_3_empty_n,
        p_inMemWideStreamArray_0_0_1_0_0_018_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_1_0_0_018_read,
        p_inMemWideStreamArray_0_0_1_0_0_019_dout => demuxStreamArrayOut_V_superSample_M_imag_V_0_4_dout,
        p_inMemWideStreamArray_0_0_1_0_0_019_empty_n => demuxStreamArrayOut_V_superSample_M_imag_V_0_4_empty_n,
        p_inMemWideStreamArray_0_0_1_0_0_019_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_1_0_0_019_read,
        p_inMemWideStreamArray_0_0_1_0_0_020_dout => demuxStreamArrayOut_V_superSample_M_imag_V_0_5_dout,
        p_inMemWideStreamArray_0_0_1_0_0_020_empty_n => demuxStreamArrayOut_V_superSample_M_imag_V_0_5_empty_n,
        p_inMemWideStreamArray_0_0_1_0_0_020_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_1_0_0_020_read,
        p_inMemWideStreamArray_0_0_1_0_0_021_dout => demuxStreamArrayOut_V_superSample_M_imag_V_0_6_dout,
        p_inMemWideStreamArray_0_0_1_0_0_021_empty_n => demuxStreamArrayOut_V_superSample_M_imag_V_0_6_empty_n,
        p_inMemWideStreamArray_0_0_1_0_0_021_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_1_0_0_021_read,
        p_inMemWideStreamArray_0_0_1_0_0_022_dout => demuxStreamArrayOut_V_superSample_M_imag_V_0_7_dout,
        p_inMemWideStreamArray_0_0_1_0_0_022_empty_n => demuxStreamArrayOut_V_superSample_M_imag_V_0_7_empty_n,
        p_inMemWideStreamArray_0_0_1_0_0_022_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_1_0_0_022_read,
        p_inMemWideStreamArray_0_0_1_0_0_02_dout => demuxStreamArrayOut_V_superSample_M_imag_V_1_0_dout,
        p_inMemWideStreamArray_0_0_1_0_0_02_empty_n => demuxStreamArrayOut_V_superSample_M_imag_V_1_0_empty_n,
        p_inMemWideStreamArray_0_0_1_0_0_02_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_1_0_0_02_read,
        p_inMemWideStreamArray_0_0_1_0_0_0223_dout => demuxStreamArrayOut_V_superSample_M_imag_V_1_1_dout,
        p_inMemWideStreamArray_0_0_1_0_0_0223_empty_n => demuxStreamArrayOut_V_superSample_M_imag_V_1_1_empty_n,
        p_inMemWideStreamArray_0_0_1_0_0_0223_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_1_0_0_0223_read,
        p_inMemWideStreamArray_0_0_1_0_0_0224_dout => demuxStreamArrayOut_V_superSample_M_imag_V_1_2_dout,
        p_inMemWideStreamArray_0_0_1_0_0_0224_empty_n => demuxStreamArrayOut_V_superSample_M_imag_V_1_2_empty_n,
        p_inMemWideStreamArray_0_0_1_0_0_0224_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_1_0_0_0224_read,
        p_inMemWideStreamArray_0_0_1_0_0_0225_dout => demuxStreamArrayOut_V_superSample_M_imag_V_1_3_dout,
        p_inMemWideStreamArray_0_0_1_0_0_0225_empty_n => demuxStreamArrayOut_V_superSample_M_imag_V_1_3_empty_n,
        p_inMemWideStreamArray_0_0_1_0_0_0225_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_1_0_0_0225_read,
        p_inMemWideStreamArray_0_0_1_0_0_0226_dout => demuxStreamArrayOut_V_superSample_M_imag_V_1_4_dout,
        p_inMemWideStreamArray_0_0_1_0_0_0226_empty_n => demuxStreamArrayOut_V_superSample_M_imag_V_1_4_empty_n,
        p_inMemWideStreamArray_0_0_1_0_0_0226_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_1_0_0_0226_read,
        p_inMemWideStreamArray_0_0_1_0_0_0227_dout => demuxStreamArrayOut_V_superSample_M_imag_V_1_5_dout,
        p_inMemWideStreamArray_0_0_1_0_0_0227_empty_n => demuxStreamArrayOut_V_superSample_M_imag_V_1_5_empty_n,
        p_inMemWideStreamArray_0_0_1_0_0_0227_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_1_0_0_0227_read,
        p_inMemWideStreamArray_0_0_1_0_0_0228_dout => demuxStreamArrayOut_V_superSample_M_imag_V_1_6_dout,
        p_inMemWideStreamArray_0_0_1_0_0_0228_empty_n => demuxStreamArrayOut_V_superSample_M_imag_V_1_6_empty_n,
        p_inMemWideStreamArray_0_0_1_0_0_0228_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_1_0_0_0228_read,
        p_inMemWideStreamArray_0_0_1_0_0_0229_dout => demuxStreamArrayOut_V_superSample_M_imag_V_1_7_dout,
        p_inMemWideStreamArray_0_0_1_0_0_0229_empty_n => demuxStreamArrayOut_V_superSample_M_imag_V_1_7_empty_n,
        p_inMemWideStreamArray_0_0_1_0_0_0229_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_1_0_0_0229_read,
        p_outMemWideStreamArray_0_0_0_0_0_0_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_0_din,
        p_outMemWideStreamArray_0_0_0_0_0_0_full_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_0_full_n,
        p_outMemWideStreamArray_0_0_0_0_0_0_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_0_write,
        p_outMemWideStreamArray_0_0_0_0_0_030_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_030_din,
        p_outMemWideStreamArray_0_0_0_0_0_030_full_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_1_full_n,
        p_outMemWideStreamArray_0_0_0_0_0_030_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_030_write,
        p_outMemWideStreamArray_0_0_0_0_0_031_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_031_din,
        p_outMemWideStreamArray_0_0_0_0_0_031_full_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_2_full_n,
        p_outMemWideStreamArray_0_0_0_0_0_031_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_031_write,
        p_outMemWideStreamArray_0_0_0_0_0_032_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_032_din,
        p_outMemWideStreamArray_0_0_0_0_0_032_full_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_3_full_n,
        p_outMemWideStreamArray_0_0_0_0_0_032_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_032_write,
        p_outMemWideStreamArray_0_0_0_0_0_033_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_033_din,
        p_outMemWideStreamArray_0_0_0_0_0_033_full_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_4_full_n,
        p_outMemWideStreamArray_0_0_0_0_0_033_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_033_write,
        p_outMemWideStreamArray_0_0_0_0_0_034_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_034_din,
        p_outMemWideStreamArray_0_0_0_0_0_034_full_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_5_full_n,
        p_outMemWideStreamArray_0_0_0_0_0_034_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_034_write,
        p_outMemWideStreamArray_0_0_0_0_0_035_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_035_din,
        p_outMemWideStreamArray_0_0_0_0_0_035_full_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_6_full_n,
        p_outMemWideStreamArray_0_0_0_0_0_035_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_035_write,
        p_outMemWideStreamArray_0_0_0_0_0_036_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_036_din,
        p_outMemWideStreamArray_0_0_0_0_0_036_full_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_7_full_n,
        p_outMemWideStreamArray_0_0_0_0_0_036_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_036_write,
        p_outMemWideStreamArray_0_0_0_0_0_03_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_03_din,
        p_outMemWideStreamArray_0_0_0_0_0_03_full_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_0_full_n,
        p_outMemWideStreamArray_0_0_0_0_0_03_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_03_write,
        p_outMemWideStreamArray_0_0_0_0_0_0337_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_0337_din,
        p_outMemWideStreamArray_0_0_0_0_0_0337_full_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_1_full_n,
        p_outMemWideStreamArray_0_0_0_0_0_0337_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_0337_write,
        p_outMemWideStreamArray_0_0_0_0_0_0338_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_0338_din,
        p_outMemWideStreamArray_0_0_0_0_0_0338_full_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_2_full_n,
        p_outMemWideStreamArray_0_0_0_0_0_0338_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_0338_write,
        p_outMemWideStreamArray_0_0_0_0_0_0339_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_0339_din,
        p_outMemWideStreamArray_0_0_0_0_0_0339_full_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_3_full_n,
        p_outMemWideStreamArray_0_0_0_0_0_0339_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_0339_write,
        p_outMemWideStreamArray_0_0_0_0_0_0340_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_0340_din,
        p_outMemWideStreamArray_0_0_0_0_0_0340_full_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_4_full_n,
        p_outMemWideStreamArray_0_0_0_0_0_0340_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_0340_write,
        p_outMemWideStreamArray_0_0_0_0_0_0341_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_0341_din,
        p_outMemWideStreamArray_0_0_0_0_0_0341_full_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_5_full_n,
        p_outMemWideStreamArray_0_0_0_0_0_0341_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_0341_write,
        p_outMemWideStreamArray_0_0_0_0_0_0342_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_0342_din,
        p_outMemWideStreamArray_0_0_0_0_0_0342_full_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_6_full_n,
        p_outMemWideStreamArray_0_0_0_0_0_0342_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_0342_write,
        p_outMemWideStreamArray_0_0_0_0_0_0343_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_0343_din,
        p_outMemWideStreamArray_0_0_0_0_0_0343_full_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_7_full_n,
        p_outMemWideStreamArray_0_0_0_0_0_0343_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_0343_write,
        p_outMemWideStreamArray_0_0_1_0_0_0_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_0_din,
        p_outMemWideStreamArray_0_0_1_0_0_0_full_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_0_full_n,
        p_outMemWideStreamArray_0_0_1_0_0_0_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_0_write,
        p_outMemWideStreamArray_0_0_1_0_0_044_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_044_din,
        p_outMemWideStreamArray_0_0_1_0_0_044_full_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_1_full_n,
        p_outMemWideStreamArray_0_0_1_0_0_044_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_044_write,
        p_outMemWideStreamArray_0_0_1_0_0_045_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_045_din,
        p_outMemWideStreamArray_0_0_1_0_0_045_full_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_2_full_n,
        p_outMemWideStreamArray_0_0_1_0_0_045_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_045_write,
        p_outMemWideStreamArray_0_0_1_0_0_046_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_046_din,
        p_outMemWideStreamArray_0_0_1_0_0_046_full_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_3_full_n,
        p_outMemWideStreamArray_0_0_1_0_0_046_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_046_write,
        p_outMemWideStreamArray_0_0_1_0_0_047_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_047_din,
        p_outMemWideStreamArray_0_0_1_0_0_047_full_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_4_full_n,
        p_outMemWideStreamArray_0_0_1_0_0_047_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_047_write,
        p_outMemWideStreamArray_0_0_1_0_0_048_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_048_din,
        p_outMemWideStreamArray_0_0_1_0_0_048_full_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_5_full_n,
        p_outMemWideStreamArray_0_0_1_0_0_048_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_048_write,
        p_outMemWideStreamArray_0_0_1_0_0_049_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_049_din,
        p_outMemWideStreamArray_0_0_1_0_0_049_full_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_6_full_n,
        p_outMemWideStreamArray_0_0_1_0_0_049_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_049_write,
        p_outMemWideStreamArray_0_0_1_0_0_050_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_050_din,
        p_outMemWideStreamArray_0_0_1_0_0_050_full_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_7_full_n,
        p_outMemWideStreamArray_0_0_1_0_0_050_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_050_write,
        p_outMemWideStreamArray_0_0_1_0_0_04_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_04_din,
        p_outMemWideStreamArray_0_0_1_0_0_04_full_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_0_full_n,
        p_outMemWideStreamArray_0_0_1_0_0_04_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_04_write,
        p_outMemWideStreamArray_0_0_1_0_0_0451_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_0451_din,
        p_outMemWideStreamArray_0_0_1_0_0_0451_full_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_1_full_n,
        p_outMemWideStreamArray_0_0_1_0_0_0451_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_0451_write,
        p_outMemWideStreamArray_0_0_1_0_0_0452_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_0452_din,
        p_outMemWideStreamArray_0_0_1_0_0_0452_full_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_2_full_n,
        p_outMemWideStreamArray_0_0_1_0_0_0452_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_0452_write,
        p_outMemWideStreamArray_0_0_1_0_0_0453_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_0453_din,
        p_outMemWideStreamArray_0_0_1_0_0_0453_full_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_3_full_n,
        p_outMemWideStreamArray_0_0_1_0_0_0453_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_0453_write,
        p_outMemWideStreamArray_0_0_1_0_0_0454_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_0454_din,
        p_outMemWideStreamArray_0_0_1_0_0_0454_full_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_4_full_n,
        p_outMemWideStreamArray_0_0_1_0_0_0454_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_0454_write,
        p_outMemWideStreamArray_0_0_1_0_0_0455_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_0455_din,
        p_outMemWideStreamArray_0_0_1_0_0_0455_full_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_5_full_n,
        p_outMemWideStreamArray_0_0_1_0_0_0455_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_0455_write,
        p_outMemWideStreamArray_0_0_1_0_0_0456_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_0456_din,
        p_outMemWideStreamArray_0_0_1_0_0_0456_full_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_6_full_n,
        p_outMemWideStreamArray_0_0_1_0_0_0456_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_0456_write,
        p_outMemWideStreamArray_0_0_1_0_0_0457_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_0457_din,
        p_outMemWideStreamArray_0_0_1_0_0_0457_full_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_7_full_n,
        p_outMemWideStreamArray_0_0_1_0_0_0457_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_0457_write,
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_done => genMemWideFFTKernel1DArray_1_U0_ap_done,
        ap_ready => genMemWideFFTKernel1DArray_1_U0_ap_ready,
        ap_idle => genMemWideFFTKernel1DArray_1_U0_ap_idle,
        ap_continue => genMemWideFFTKernel1DArray_1_U0_ap_continue,
        ap_ext_blocking_n => genMemWideFFTKernel1DArray_1_U0_ap_ext_blocking_n,
        ap_str_blocking_n => genMemWideFFTKernel1DArray_1_U0_ap_str_blocking_n,
        ap_int_blocking_n => genMemWideFFTKernel1DArray_1_U0_ap_int_blocking_n);

    muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0 : component fft2DKernel_muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_start,
        ap_done => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_done,
        ap_continue => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_continue,
        ap_idle => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_idle,
        ap_ready => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_ready,
        p_inWideStream_0_0_0_0_0_0_dout => sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_0_dout,
        p_inWideStream_0_0_0_0_0_0_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_0_empty_n,
        p_inWideStream_0_0_0_0_0_0_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_0_0_0_0_read,
        p_inWideStream_0_0_0_0_0_01_dout => sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_1_dout,
        p_inWideStream_0_0_0_0_0_01_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_1_empty_n,
        p_inWideStream_0_0_0_0_0_01_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_0_0_0_01_read,
        p_inWideStream_0_0_0_0_0_02_dout => sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_2_dout,
        p_inWideStream_0_0_0_0_0_02_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_2_empty_n,
        p_inWideStream_0_0_0_0_0_02_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_0_0_0_02_read,
        p_inWideStream_0_0_0_0_0_03_dout => sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_3_dout,
        p_inWideStream_0_0_0_0_0_03_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_3_empty_n,
        p_inWideStream_0_0_0_0_0_03_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_0_0_0_03_read,
        p_inWideStream_0_0_0_0_0_04_dout => sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_4_dout,
        p_inWideStream_0_0_0_0_0_04_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_4_empty_n,
        p_inWideStream_0_0_0_0_0_04_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_0_0_0_04_read,
        p_inWideStream_0_0_0_0_0_05_dout => sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_5_dout,
        p_inWideStream_0_0_0_0_0_05_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_5_empty_n,
        p_inWideStream_0_0_0_0_0_05_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_0_0_0_05_read,
        p_inWideStream_0_0_0_0_0_06_dout => sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_6_dout,
        p_inWideStream_0_0_0_0_0_06_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_6_empty_n,
        p_inWideStream_0_0_0_0_0_06_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_0_0_0_06_read,
        p_inWideStream_0_0_0_0_0_07_dout => sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_7_dout,
        p_inWideStream_0_0_0_0_0_07_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_7_empty_n,
        p_inWideStream_0_0_0_0_0_07_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_0_0_0_07_read,
        p_inWideStream_0_0_1_0_0_0_dout => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_0_dout,
        p_inWideStream_0_0_1_0_0_0_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_0_empty_n,
        p_inWideStream_0_0_1_0_0_0_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_1_0_0_0_read,
        p_inWideStream_0_0_1_0_0_016_dout => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_1_dout,
        p_inWideStream_0_0_1_0_0_016_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_1_empty_n,
        p_inWideStream_0_0_1_0_0_016_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_1_0_0_016_read,
        p_inWideStream_0_0_1_0_0_017_dout => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_2_dout,
        p_inWideStream_0_0_1_0_0_017_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_2_empty_n,
        p_inWideStream_0_0_1_0_0_017_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_1_0_0_017_read,
        p_inWideStream_0_0_1_0_0_018_dout => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_3_dout,
        p_inWideStream_0_0_1_0_0_018_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_3_empty_n,
        p_inWideStream_0_0_1_0_0_018_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_1_0_0_018_read,
        p_inWideStream_0_0_1_0_0_019_dout => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_4_dout,
        p_inWideStream_0_0_1_0_0_019_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_4_empty_n,
        p_inWideStream_0_0_1_0_0_019_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_1_0_0_019_read,
        p_inWideStream_0_0_1_0_0_020_dout => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_5_dout,
        p_inWideStream_0_0_1_0_0_020_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_5_empty_n,
        p_inWideStream_0_0_1_0_0_020_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_1_0_0_020_read,
        p_inWideStream_0_0_1_0_0_021_dout => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_6_dout,
        p_inWideStream_0_0_1_0_0_021_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_6_empty_n,
        p_inWideStream_0_0_1_0_0_021_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_1_0_0_021_read,
        p_inWideStream_0_0_1_0_0_022_dout => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_7_dout,
        p_inWideStream_0_0_1_0_0_022_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_7_empty_n,
        p_inWideStream_0_0_1_0_0_022_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_1_0_0_022_read,
        p_inWideStream_0_0_0_0_0_018_dout => sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_0_dout,
        p_inWideStream_0_0_0_0_0_018_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_0_empty_n,
        p_inWideStream_0_0_0_0_0_018_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_0_0_0_018_read,
        p_inWideStream_0_0_0_0_0_019_dout => sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_1_dout,
        p_inWideStream_0_0_0_0_0_019_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_1_empty_n,
        p_inWideStream_0_0_0_0_0_019_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_0_0_0_019_read,
        p_inWideStream_0_0_0_0_0_0110_dout => sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_2_dout,
        p_inWideStream_0_0_0_0_0_0110_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_2_empty_n,
        p_inWideStream_0_0_0_0_0_0110_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_0_0_0_0110_read,
        p_inWideStream_0_0_0_0_0_0111_dout => sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_3_dout,
        p_inWideStream_0_0_0_0_0_0111_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_3_empty_n,
        p_inWideStream_0_0_0_0_0_0111_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_0_0_0_0111_read,
        p_inWideStream_0_0_0_0_0_0112_dout => sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_4_dout,
        p_inWideStream_0_0_0_0_0_0112_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_4_empty_n,
        p_inWideStream_0_0_0_0_0_0112_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_0_0_0_0112_read,
        p_inWideStream_0_0_0_0_0_0113_dout => sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_5_dout,
        p_inWideStream_0_0_0_0_0_0113_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_5_empty_n,
        p_inWideStream_0_0_0_0_0_0113_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_0_0_0_0113_read,
        p_inWideStream_0_0_0_0_0_0114_dout => sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_6_dout,
        p_inWideStream_0_0_0_0_0_0114_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_6_empty_n,
        p_inWideStream_0_0_0_0_0_0114_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_0_0_0_0114_read,
        p_inWideStream_0_0_0_0_0_0115_dout => sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_7_dout,
        p_inWideStream_0_0_0_0_0_0115_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_7_empty_n,
        p_inWideStream_0_0_0_0_0_0115_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_0_0_0_0115_read,
        p_inWideStream_0_0_1_0_0_02_dout => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_0_dout,
        p_inWideStream_0_0_1_0_0_02_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_0_empty_n,
        p_inWideStream_0_0_1_0_0_02_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_1_0_0_02_read,
        p_inWideStream_0_0_1_0_0_0223_dout => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_1_dout,
        p_inWideStream_0_0_1_0_0_0223_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_1_empty_n,
        p_inWideStream_0_0_1_0_0_0223_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_1_0_0_0223_read,
        p_inWideStream_0_0_1_0_0_0224_dout => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_2_dout,
        p_inWideStream_0_0_1_0_0_0224_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_2_empty_n,
        p_inWideStream_0_0_1_0_0_0224_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_1_0_0_0224_read,
        p_inWideStream_0_0_1_0_0_0225_dout => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_3_dout,
        p_inWideStream_0_0_1_0_0_0225_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_3_empty_n,
        p_inWideStream_0_0_1_0_0_0225_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_1_0_0_0225_read,
        p_inWideStream_0_0_1_0_0_0226_dout => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_4_dout,
        p_inWideStream_0_0_1_0_0_0226_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_4_empty_n,
        p_inWideStream_0_0_1_0_0_0226_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_1_0_0_0226_read,
        p_inWideStream_0_0_1_0_0_0227_dout => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_5_dout,
        p_inWideStream_0_0_1_0_0_0227_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_5_empty_n,
        p_inWideStream_0_0_1_0_0_0227_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_1_0_0_0227_read,
        p_inWideStream_0_0_1_0_0_0228_dout => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_6_dout,
        p_inWideStream_0_0_1_0_0_0228_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_6_empty_n,
        p_inWideStream_0_0_1_0_0_0228_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_1_0_0_0228_read,
        p_inWideStream_0_0_1_0_0_0229_dout => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_7_dout,
        p_inWideStream_0_0_1_0_0_0229_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_7_empty_n,
        p_inWideStream_0_0_1_0_0_0229_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_1_0_0_0229_read,
        l_rowProcOutStream_din => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_l_rowProcOutStream_din,
        l_rowProcOutStream_full_n => l_rowProcOutStream_full_n,
        l_rowProcOutStream_write => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_l_rowProcOutStream_write,
        ap_ext_blocking_n => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_ext_blocking_n,
        ap_str_blocking_n => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_str_blocking_n,
        ap_int_blocking_n => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_int_blocking_n);

    demuxStreamArrayOut_V_superSample_M_real_V_0_0_U : component fft2DKernel_fifo_w22_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_0_din,
        if_full_n => demuxStreamArrayOut_V_superSample_M_real_V_0_0_full_n,
        if_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_0_write,
        if_dout => demuxStreamArrayOut_V_superSample_M_real_V_0_0_dout,
        if_empty_n => demuxStreamArrayOut_V_superSample_M_real_V_0_0_empty_n,
        if_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_0_0_0_0_read);

    demuxStreamArrayOut_V_superSample_M_real_V_0_1_U : component fft2DKernel_fifo_w22_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_01_din,
        if_full_n => demuxStreamArrayOut_V_superSample_M_real_V_0_1_full_n,
        if_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_01_write,
        if_dout => demuxStreamArrayOut_V_superSample_M_real_V_0_1_dout,
        if_empty_n => demuxStreamArrayOut_V_superSample_M_real_V_0_1_empty_n,
        if_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_0_0_0_01_read);

    demuxStreamArrayOut_V_superSample_M_real_V_0_2_U : component fft2DKernel_fifo_w22_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_02_din,
        if_full_n => demuxStreamArrayOut_V_superSample_M_real_V_0_2_full_n,
        if_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_02_write,
        if_dout => demuxStreamArrayOut_V_superSample_M_real_V_0_2_dout,
        if_empty_n => demuxStreamArrayOut_V_superSample_M_real_V_0_2_empty_n,
        if_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_0_0_0_02_read);

    demuxStreamArrayOut_V_superSample_M_real_V_0_3_U : component fft2DKernel_fifo_w22_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_03_din,
        if_full_n => demuxStreamArrayOut_V_superSample_M_real_V_0_3_full_n,
        if_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_03_write,
        if_dout => demuxStreamArrayOut_V_superSample_M_real_V_0_3_dout,
        if_empty_n => demuxStreamArrayOut_V_superSample_M_real_V_0_3_empty_n,
        if_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_0_0_0_03_read);

    demuxStreamArrayOut_V_superSample_M_real_V_0_4_U : component fft2DKernel_fifo_w22_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_04_din,
        if_full_n => demuxStreamArrayOut_V_superSample_M_real_V_0_4_full_n,
        if_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_04_write,
        if_dout => demuxStreamArrayOut_V_superSample_M_real_V_0_4_dout,
        if_empty_n => demuxStreamArrayOut_V_superSample_M_real_V_0_4_empty_n,
        if_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_0_0_0_04_read);

    demuxStreamArrayOut_V_superSample_M_real_V_0_5_U : component fft2DKernel_fifo_w22_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_05_din,
        if_full_n => demuxStreamArrayOut_V_superSample_M_real_V_0_5_full_n,
        if_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_05_write,
        if_dout => demuxStreamArrayOut_V_superSample_M_real_V_0_5_dout,
        if_empty_n => demuxStreamArrayOut_V_superSample_M_real_V_0_5_empty_n,
        if_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_0_0_0_05_read);

    demuxStreamArrayOut_V_superSample_M_real_V_0_6_U : component fft2DKernel_fifo_w22_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_06_din,
        if_full_n => demuxStreamArrayOut_V_superSample_M_real_V_0_6_full_n,
        if_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_06_write,
        if_dout => demuxStreamArrayOut_V_superSample_M_real_V_0_6_dout,
        if_empty_n => demuxStreamArrayOut_V_superSample_M_real_V_0_6_empty_n,
        if_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_0_0_0_06_read);

    demuxStreamArrayOut_V_superSample_M_real_V_0_7_U : component fft2DKernel_fifo_w22_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_07_din,
        if_full_n => demuxStreamArrayOut_V_superSample_M_real_V_0_7_full_n,
        if_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_07_write,
        if_dout => demuxStreamArrayOut_V_superSample_M_real_V_0_7_dout,
        if_empty_n => demuxStreamArrayOut_V_superSample_M_real_V_0_7_empty_n,
        if_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_0_0_0_07_read);

    demuxStreamArrayOut_V_superSample_M_real_V_1_0_U : component fft2DKernel_fifo_w22_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_018_din,
        if_full_n => demuxStreamArrayOut_V_superSample_M_real_V_1_0_full_n,
        if_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_018_write,
        if_dout => demuxStreamArrayOut_V_superSample_M_real_V_1_0_dout,
        if_empty_n => demuxStreamArrayOut_V_superSample_M_real_V_1_0_empty_n,
        if_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_0_0_0_018_read);

    demuxStreamArrayOut_V_superSample_M_real_V_1_1_U : component fft2DKernel_fifo_w22_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_019_din,
        if_full_n => demuxStreamArrayOut_V_superSample_M_real_V_1_1_full_n,
        if_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_019_write,
        if_dout => demuxStreamArrayOut_V_superSample_M_real_V_1_1_dout,
        if_empty_n => demuxStreamArrayOut_V_superSample_M_real_V_1_1_empty_n,
        if_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_0_0_0_019_read);

    demuxStreamArrayOut_V_superSample_M_real_V_1_2_U : component fft2DKernel_fifo_w22_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_0110_din,
        if_full_n => demuxStreamArrayOut_V_superSample_M_real_V_1_2_full_n,
        if_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_0110_write,
        if_dout => demuxStreamArrayOut_V_superSample_M_real_V_1_2_dout,
        if_empty_n => demuxStreamArrayOut_V_superSample_M_real_V_1_2_empty_n,
        if_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_0_0_0_0110_read);

    demuxStreamArrayOut_V_superSample_M_real_V_1_3_U : component fft2DKernel_fifo_w22_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_0111_din,
        if_full_n => demuxStreamArrayOut_V_superSample_M_real_V_1_3_full_n,
        if_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_0111_write,
        if_dout => demuxStreamArrayOut_V_superSample_M_real_V_1_3_dout,
        if_empty_n => demuxStreamArrayOut_V_superSample_M_real_V_1_3_empty_n,
        if_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_0_0_0_0111_read);

    demuxStreamArrayOut_V_superSample_M_real_V_1_4_U : component fft2DKernel_fifo_w22_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_0112_din,
        if_full_n => demuxStreamArrayOut_V_superSample_M_real_V_1_4_full_n,
        if_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_0112_write,
        if_dout => demuxStreamArrayOut_V_superSample_M_real_V_1_4_dout,
        if_empty_n => demuxStreamArrayOut_V_superSample_M_real_V_1_4_empty_n,
        if_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_0_0_0_0112_read);

    demuxStreamArrayOut_V_superSample_M_real_V_1_5_U : component fft2DKernel_fifo_w22_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_0113_din,
        if_full_n => demuxStreamArrayOut_V_superSample_M_real_V_1_5_full_n,
        if_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_0113_write,
        if_dout => demuxStreamArrayOut_V_superSample_M_real_V_1_5_dout,
        if_empty_n => demuxStreamArrayOut_V_superSample_M_real_V_1_5_empty_n,
        if_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_0_0_0_0113_read);

    demuxStreamArrayOut_V_superSample_M_real_V_1_6_U : component fft2DKernel_fifo_w22_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_0114_din,
        if_full_n => demuxStreamArrayOut_V_superSample_M_real_V_1_6_full_n,
        if_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_0114_write,
        if_dout => demuxStreamArrayOut_V_superSample_M_real_V_1_6_dout,
        if_empty_n => demuxStreamArrayOut_V_superSample_M_real_V_1_6_empty_n,
        if_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_0_0_0_0114_read);

    demuxStreamArrayOut_V_superSample_M_real_V_1_7_U : component fft2DKernel_fifo_w22_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_0115_din,
        if_full_n => demuxStreamArrayOut_V_superSample_M_real_V_1_7_full_n,
        if_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_0_0_0_0115_write,
        if_dout => demuxStreamArrayOut_V_superSample_M_real_V_1_7_dout,
        if_empty_n => demuxStreamArrayOut_V_superSample_M_real_V_1_7_empty_n,
        if_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_0_0_0_0115_read);

    demuxStreamArrayOut_V_superSample_M_imag_V_0_0_U : component fft2DKernel_fifo_w22_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_0_din,
        if_full_n => demuxStreamArrayOut_V_superSample_M_imag_V_0_0_full_n,
        if_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_0_write,
        if_dout => demuxStreamArrayOut_V_superSample_M_imag_V_0_0_dout,
        if_empty_n => demuxStreamArrayOut_V_superSample_M_imag_V_0_0_empty_n,
        if_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_1_0_0_0_read);

    demuxStreamArrayOut_V_superSample_M_imag_V_0_1_U : component fft2DKernel_fifo_w22_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_016_din,
        if_full_n => demuxStreamArrayOut_V_superSample_M_imag_V_0_1_full_n,
        if_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_016_write,
        if_dout => demuxStreamArrayOut_V_superSample_M_imag_V_0_1_dout,
        if_empty_n => demuxStreamArrayOut_V_superSample_M_imag_V_0_1_empty_n,
        if_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_1_0_0_016_read);

    demuxStreamArrayOut_V_superSample_M_imag_V_0_2_U : component fft2DKernel_fifo_w22_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_017_din,
        if_full_n => demuxStreamArrayOut_V_superSample_M_imag_V_0_2_full_n,
        if_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_017_write,
        if_dout => demuxStreamArrayOut_V_superSample_M_imag_V_0_2_dout,
        if_empty_n => demuxStreamArrayOut_V_superSample_M_imag_V_0_2_empty_n,
        if_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_1_0_0_017_read);

    demuxStreamArrayOut_V_superSample_M_imag_V_0_3_U : component fft2DKernel_fifo_w22_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_018_din,
        if_full_n => demuxStreamArrayOut_V_superSample_M_imag_V_0_3_full_n,
        if_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_018_write,
        if_dout => demuxStreamArrayOut_V_superSample_M_imag_V_0_3_dout,
        if_empty_n => demuxStreamArrayOut_V_superSample_M_imag_V_0_3_empty_n,
        if_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_1_0_0_018_read);

    demuxStreamArrayOut_V_superSample_M_imag_V_0_4_U : component fft2DKernel_fifo_w22_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_019_din,
        if_full_n => demuxStreamArrayOut_V_superSample_M_imag_V_0_4_full_n,
        if_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_019_write,
        if_dout => demuxStreamArrayOut_V_superSample_M_imag_V_0_4_dout,
        if_empty_n => demuxStreamArrayOut_V_superSample_M_imag_V_0_4_empty_n,
        if_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_1_0_0_019_read);

    demuxStreamArrayOut_V_superSample_M_imag_V_0_5_U : component fft2DKernel_fifo_w22_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_020_din,
        if_full_n => demuxStreamArrayOut_V_superSample_M_imag_V_0_5_full_n,
        if_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_020_write,
        if_dout => demuxStreamArrayOut_V_superSample_M_imag_V_0_5_dout,
        if_empty_n => demuxStreamArrayOut_V_superSample_M_imag_V_0_5_empty_n,
        if_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_1_0_0_020_read);

    demuxStreamArrayOut_V_superSample_M_imag_V_0_6_U : component fft2DKernel_fifo_w22_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_021_din,
        if_full_n => demuxStreamArrayOut_V_superSample_M_imag_V_0_6_full_n,
        if_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_021_write,
        if_dout => demuxStreamArrayOut_V_superSample_M_imag_V_0_6_dout,
        if_empty_n => demuxStreamArrayOut_V_superSample_M_imag_V_0_6_empty_n,
        if_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_1_0_0_021_read);

    demuxStreamArrayOut_V_superSample_M_imag_V_0_7_U : component fft2DKernel_fifo_w22_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_022_din,
        if_full_n => demuxStreamArrayOut_V_superSample_M_imag_V_0_7_full_n,
        if_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_022_write,
        if_dout => demuxStreamArrayOut_V_superSample_M_imag_V_0_7_dout,
        if_empty_n => demuxStreamArrayOut_V_superSample_M_imag_V_0_7_empty_n,
        if_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_1_0_0_022_read);

    demuxStreamArrayOut_V_superSample_M_imag_V_1_0_U : component fft2DKernel_fifo_w22_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_02_din,
        if_full_n => demuxStreamArrayOut_V_superSample_M_imag_V_1_0_full_n,
        if_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_02_write,
        if_dout => demuxStreamArrayOut_V_superSample_M_imag_V_1_0_dout,
        if_empty_n => demuxStreamArrayOut_V_superSample_M_imag_V_1_0_empty_n,
        if_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_1_0_0_02_read);

    demuxStreamArrayOut_V_superSample_M_imag_V_1_1_U : component fft2DKernel_fifo_w22_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_0223_din,
        if_full_n => demuxStreamArrayOut_V_superSample_M_imag_V_1_1_full_n,
        if_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_0223_write,
        if_dout => demuxStreamArrayOut_V_superSample_M_imag_V_1_1_dout,
        if_empty_n => demuxStreamArrayOut_V_superSample_M_imag_V_1_1_empty_n,
        if_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_1_0_0_0223_read);

    demuxStreamArrayOut_V_superSample_M_imag_V_1_2_U : component fft2DKernel_fifo_w22_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_0224_din,
        if_full_n => demuxStreamArrayOut_V_superSample_M_imag_V_1_2_full_n,
        if_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_0224_write,
        if_dout => demuxStreamArrayOut_V_superSample_M_imag_V_1_2_dout,
        if_empty_n => demuxStreamArrayOut_V_superSample_M_imag_V_1_2_empty_n,
        if_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_1_0_0_0224_read);

    demuxStreamArrayOut_V_superSample_M_imag_V_1_3_U : component fft2DKernel_fifo_w22_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_0225_din,
        if_full_n => demuxStreamArrayOut_V_superSample_M_imag_V_1_3_full_n,
        if_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_0225_write,
        if_dout => demuxStreamArrayOut_V_superSample_M_imag_V_1_3_dout,
        if_empty_n => demuxStreamArrayOut_V_superSample_M_imag_V_1_3_empty_n,
        if_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_1_0_0_0225_read);

    demuxStreamArrayOut_V_superSample_M_imag_V_1_4_U : component fft2DKernel_fifo_w22_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_0226_din,
        if_full_n => demuxStreamArrayOut_V_superSample_M_imag_V_1_4_full_n,
        if_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_0226_write,
        if_dout => demuxStreamArrayOut_V_superSample_M_imag_V_1_4_dout,
        if_empty_n => demuxStreamArrayOut_V_superSample_M_imag_V_1_4_empty_n,
        if_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_1_0_0_0226_read);

    demuxStreamArrayOut_V_superSample_M_imag_V_1_5_U : component fft2DKernel_fifo_w22_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_0227_din,
        if_full_n => demuxStreamArrayOut_V_superSample_M_imag_V_1_5_full_n,
        if_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_0227_write,
        if_dout => demuxStreamArrayOut_V_superSample_M_imag_V_1_5_dout,
        if_empty_n => demuxStreamArrayOut_V_superSample_M_imag_V_1_5_empty_n,
        if_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_1_0_0_0227_read);

    demuxStreamArrayOut_V_superSample_M_imag_V_1_6_U : component fft2DKernel_fifo_w22_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_0228_din,
        if_full_n => demuxStreamArrayOut_V_superSample_M_imag_V_1_6_full_n,
        if_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_0228_write,
        if_dout => demuxStreamArrayOut_V_superSample_M_imag_V_1_6_dout,
        if_empty_n => demuxStreamArrayOut_V_superSample_M_imag_V_1_6_empty_n,
        if_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_1_0_0_0228_read);

    demuxStreamArrayOut_V_superSample_M_imag_V_1_7_U : component fft2DKernel_fifo_w22_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_0229_din,
        if_full_n => demuxStreamArrayOut_V_superSample_M_imag_V_1_7_full_n,
        if_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_p_outWideStream_0_0_1_0_0_0229_write,
        if_dout => demuxStreamArrayOut_V_superSample_M_imag_V_1_7_dout,
        if_empty_n => demuxStreamArrayOut_V_superSample_M_imag_V_1_7_empty_n,
        if_read => genMemWideFFTKernel1DArray_1_U0_p_inMemWideStreamArray_0_0_1_0_0_0229_read);

    sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_0_U : component fft2DKernel_fifo_w27_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_0_din,
        if_full_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_0_full_n,
        if_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_0_write,
        if_dout => sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_0_dout,
        if_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_0_empty_n,
        if_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_0_0_0_0_read);

    sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_1_U : component fft2DKernel_fifo_w27_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_030_din,
        if_full_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_1_full_n,
        if_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_030_write,
        if_dout => sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_1_dout,
        if_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_1_empty_n,
        if_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_0_0_0_01_read);

    sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_2_U : component fft2DKernel_fifo_w27_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_031_din,
        if_full_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_2_full_n,
        if_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_031_write,
        if_dout => sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_2_dout,
        if_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_2_empty_n,
        if_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_0_0_0_02_read);

    sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_3_U : component fft2DKernel_fifo_w27_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_032_din,
        if_full_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_3_full_n,
        if_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_032_write,
        if_dout => sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_3_dout,
        if_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_3_empty_n,
        if_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_0_0_0_03_read);

    sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_4_U : component fft2DKernel_fifo_w27_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_033_din,
        if_full_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_4_full_n,
        if_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_033_write,
        if_dout => sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_4_dout,
        if_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_4_empty_n,
        if_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_0_0_0_04_read);

    sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_5_U : component fft2DKernel_fifo_w27_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_034_din,
        if_full_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_5_full_n,
        if_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_034_write,
        if_dout => sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_5_dout,
        if_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_5_empty_n,
        if_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_0_0_0_05_read);

    sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_6_U : component fft2DKernel_fifo_w27_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_035_din,
        if_full_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_6_full_n,
        if_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_035_write,
        if_dout => sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_6_dout,
        if_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_6_empty_n,
        if_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_0_0_0_06_read);

    sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_7_U : component fft2DKernel_fifo_w27_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_036_din,
        if_full_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_7_full_n,
        if_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_036_write,
        if_dout => sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_7_dout,
        if_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_7_empty_n,
        if_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_0_0_0_07_read);

    sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_0_U : component fft2DKernel_fifo_w27_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_03_din,
        if_full_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_0_full_n,
        if_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_03_write,
        if_dout => sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_0_dout,
        if_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_0_empty_n,
        if_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_0_0_0_018_read);

    sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_1_U : component fft2DKernel_fifo_w27_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_0337_din,
        if_full_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_1_full_n,
        if_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_0337_write,
        if_dout => sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_1_dout,
        if_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_1_empty_n,
        if_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_0_0_0_019_read);

    sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_2_U : component fft2DKernel_fifo_w27_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_0338_din,
        if_full_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_2_full_n,
        if_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_0338_write,
        if_dout => sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_2_dout,
        if_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_2_empty_n,
        if_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_0_0_0_0110_read);

    sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_3_U : component fft2DKernel_fifo_w27_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_0339_din,
        if_full_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_3_full_n,
        if_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_0339_write,
        if_dout => sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_3_dout,
        if_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_3_empty_n,
        if_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_0_0_0_0111_read);

    sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_4_U : component fft2DKernel_fifo_w27_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_0340_din,
        if_full_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_4_full_n,
        if_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_0340_write,
        if_dout => sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_4_dout,
        if_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_4_empty_n,
        if_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_0_0_0_0112_read);

    sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_5_U : component fft2DKernel_fifo_w27_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_0341_din,
        if_full_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_5_full_n,
        if_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_0341_write,
        if_dout => sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_5_dout,
        if_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_5_empty_n,
        if_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_0_0_0_0113_read);

    sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_6_U : component fft2DKernel_fifo_w27_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_0342_din,
        if_full_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_6_full_n,
        if_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_0342_write,
        if_dout => sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_6_dout,
        if_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_6_empty_n,
        if_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_0_0_0_0114_read);

    sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_7_U : component fft2DKernel_fifo_w27_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_0343_din,
        if_full_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_7_full_n,
        if_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_0_0_0_0343_write,
        if_dout => sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_7_dout,
        if_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_7_empty_n,
        if_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_0_0_0_0115_read);

    sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_0_U : component fft2DKernel_fifo_w27_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_0_din,
        if_full_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_0_full_n,
        if_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_0_write,
        if_dout => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_0_dout,
        if_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_0_empty_n,
        if_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_1_0_0_0_read);

    sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_1_U : component fft2DKernel_fifo_w27_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_044_din,
        if_full_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_1_full_n,
        if_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_044_write,
        if_dout => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_1_dout,
        if_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_1_empty_n,
        if_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_1_0_0_016_read);

    sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_2_U : component fft2DKernel_fifo_w27_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_045_din,
        if_full_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_2_full_n,
        if_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_045_write,
        if_dout => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_2_dout,
        if_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_2_empty_n,
        if_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_1_0_0_017_read);

    sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_3_U : component fft2DKernel_fifo_w27_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_046_din,
        if_full_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_3_full_n,
        if_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_046_write,
        if_dout => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_3_dout,
        if_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_3_empty_n,
        if_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_1_0_0_018_read);

    sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_4_U : component fft2DKernel_fifo_w27_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_047_din,
        if_full_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_4_full_n,
        if_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_047_write,
        if_dout => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_4_dout,
        if_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_4_empty_n,
        if_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_1_0_0_019_read);

    sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_5_U : component fft2DKernel_fifo_w27_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_048_din,
        if_full_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_5_full_n,
        if_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_048_write,
        if_dout => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_5_dout,
        if_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_5_empty_n,
        if_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_1_0_0_020_read);

    sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_6_U : component fft2DKernel_fifo_w27_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_049_din,
        if_full_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_6_full_n,
        if_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_049_write,
        if_dout => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_6_dout,
        if_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_6_empty_n,
        if_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_1_0_0_021_read);

    sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_7_U : component fft2DKernel_fifo_w27_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_050_din,
        if_full_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_7_full_n,
        if_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_050_write,
        if_dout => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_7_dout,
        if_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_7_empty_n,
        if_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_1_0_0_022_read);

    sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_0_U : component fft2DKernel_fifo_w27_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_04_din,
        if_full_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_0_full_n,
        if_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_04_write,
        if_dout => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_0_dout,
        if_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_0_empty_n,
        if_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_1_0_0_02_read);

    sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_1_U : component fft2DKernel_fifo_w27_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_0451_din,
        if_full_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_1_full_n,
        if_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_0451_write,
        if_dout => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_1_dout,
        if_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_1_empty_n,
        if_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_1_0_0_0223_read);

    sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_2_U : component fft2DKernel_fifo_w27_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_0452_din,
        if_full_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_2_full_n,
        if_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_0452_write,
        if_dout => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_2_dout,
        if_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_2_empty_n,
        if_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_1_0_0_0224_read);

    sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_3_U : component fft2DKernel_fifo_w27_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_0453_din,
        if_full_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_3_full_n,
        if_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_0453_write,
        if_dout => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_3_dout,
        if_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_3_empty_n,
        if_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_1_0_0_0225_read);

    sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_4_U : component fft2DKernel_fifo_w27_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_0454_din,
        if_full_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_4_full_n,
        if_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_0454_write,
        if_dout => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_4_dout,
        if_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_4_empty_n,
        if_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_1_0_0_0226_read);

    sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_5_U : component fft2DKernel_fifo_w27_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_0455_din,
        if_full_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_5_full_n,
        if_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_0455_write,
        if_dout => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_5_dout,
        if_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_5_empty_n,
        if_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_1_0_0_0227_read);

    sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_6_U : component fft2DKernel_fifo_w27_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_0456_din,
        if_full_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_6_full_n,
        if_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_0456_write,
        if_dout => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_6_dout,
        if_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_6_empty_n,
        if_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_1_0_0_0228_read);

    sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_7_U : component fft2DKernel_fifo_w27_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_0457_din,
        if_full_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_7_full_n,
        if_write => genMemWideFFTKernel1DArray_1_U0_p_outMemWideStreamArray_0_0_1_0_0_0457_write,
        if_dout => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_7_dout,
        if_empty_n => sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_7_empty_n,
        if_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_p_inWideStream_0_0_1_0_0_0229_read);

    start_for_genMemWideFFTKernel1DArray_1_U0_U : component fft2DKernel_start_for_genMemWideFFTKernel1DArray_1_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_genMemWideFFTKernel1DArray_1_U0_din,
        if_full_n => start_for_genMemWideFFTKernel1DArray_1_U0_full_n,
        if_write => demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_start_write,
        if_dout => start_for_genMemWideFFTKernel1DArray_1_U0_dout,
        if_empty_n => start_for_genMemWideFFTKernel1DArray_1_U0_empty_n,
        if_read => genMemWideFFTKernel1DArray_1_U0_ap_ready);

    start_for_muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_U : component fft2DKernel_start_for_muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_din,
        if_full_n => start_for_muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_full_n,
        if_write => genMemWideFFTKernel1DArray_1_U0_start_write,
        if_dout => start_for_muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_dout,
        if_empty_n => start_for_muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_empty_n,
        if_read => muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_ready);





    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((real_start = ap_const_logic_1) and (internal_ap_ready = ap_const_logic_0))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    ap_done <= muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_done;
    ap_ext_blocking_cur_n <= ap_const_logic_1;
    ap_ext_blocking_n <= (ap_ext_blocking_sub_n and ap_ext_blocking_cur_n);
    ap_ext_blocking_sub_n <= (muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_ext_blocking_n and genMemWideFFTKernel1DArray_1_U0_ap_ext_blocking_n and demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_ap_ext_blocking_n);
    ap_idle <= (muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_idle and genMemWideFFTKernel1DArray_1_U0_ap_idle and demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_ap_idle);
    ap_int_blocking_cur_n <= ap_const_logic_1;
    ap_int_blocking_n <= (ap_int_blocking_sub_n and ap_int_blocking_cur_n);
    ap_int_blocking_sub_n <= (muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_int_blocking_n and genMemWideFFTKernel1DArray_1_U0_ap_int_blocking_n and demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_ap_int_blocking_n);
    ap_ready <= demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_ap_ready;
    ap_str_blocking_cur_n <= ap_const_logic_1;
    ap_str_blocking_n <= (ap_str_blocking_sub_n and ap_str_blocking_cur_n);
    ap_str_blocking_sub_n <= (muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_str_blocking_n and genMemWideFFTKernel1DArray_1_U0_ap_str_blocking_n and demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_ap_str_blocking_n);
    ap_sync_ready <= demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_ap_ready;
    demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_ap_continue <= ap_const_logic_1;
    demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_ap_start <= real_start;
    genMemWideFFTKernel1DArray_1_U0_ap_continue <= ap_const_logic_1;
    genMemWideFFTKernel1DArray_1_U0_ap_start <= start_for_genMemWideFFTKernel1DArray_1_U0_empty_n;
    internal_ap_ready <= ap_sync_ready;
    l_rowProcOutStream_din <= muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_l_rowProcOutStream_din;
    l_rowProcOutStream_write <= muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_l_rowProcOutStream_write;
    l_transBlkMatrixStream_read <= demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0_l_transBlkMatrixStream_read;
    muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_continue <= ap_continue;
    muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_start <= start_for_muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_empty_n;

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    start_for_genMemWideFFTKernel1DArray_1_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

end behav;
