vhdl xil_defaultlib  \
"../../../../lab5.gen/sources_1/ip/divider/sim/divider.vhd" \

# Do not sort compile order
nosort
