{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1623501629474 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1623501629475 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 12 20:40:29 2021 " "Processing started: Sat Jun 12 20:40:29 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1623501629475 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1623501629475 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projectFull -c projectFull " "Command: quartus_map --read_settings_files=on --write_settings_files=off projectFull -c projectFull" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1623501629475 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1623501630054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectfull.bdf 1 1 " "Found 1 design units, including 1 entities, in source file projectfull.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 projectFull " "Found entity 1: projectFull" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623501630118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1623501630118 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projectFull " "Elaborating entity \"projectFull\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1623501630151 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst " "Block or symbol \"NOT\" of instance \"inst\" overlaps another block or symbol" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 832 200 232 880 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1623501630161 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst10 " "Block or symbol \"NOT\" of instance \"inst10\" overlaps another block or symbol" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 888 200 232 936 "inst10" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1623501630161 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst13 " "Block or symbol \"NOT\" of instance \"inst13\" overlaps another block or symbol" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 840 232 264 888 "inst13" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1623501630161 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst14 " "Block or symbol \"NOT\" of instance \"inst14\" overlaps another block or symbol" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 896 232 264 944 "inst14" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1623501630161 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst17 " "Block or symbol \"NOT\" of instance \"inst17\" overlaps another block or symbol" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 848 264 296 896 "inst17" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1623501630161 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst18 " "Block or symbol \"NOT\" of instance \"inst18\" overlaps another block or symbol" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 904 264 296 952 "inst18" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1623501630161 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst21 " "Block or symbol \"NOT\" of instance \"inst21\" overlaps another block or symbol" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 856 312 344 904 "inst21" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1623501630161 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst22 " "Block or symbol \"NOT\" of instance \"inst22\" overlaps another block or symbol" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 912 312 344 960 "inst22" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1623501630161 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst27 " "Block or symbol \"NOT\" of instance \"inst27\" overlaps another block or symbol" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 864 376 408 912 "inst27" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1623501630161 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst28 " "Block or symbol \"NOT\" of instance \"inst28\" overlaps another block or symbol" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 920 376 408 968 "inst28" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1623501630161 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst29 " "Block or symbol \"NOT\" of instance \"inst29\" overlaps another block or symbol" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 856 424 456 904 "inst29" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1623501630161 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst30 " "Block or symbol \"NOT\" of instance \"inst30\" overlaps another block or symbol" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 912 424 456 960 "inst30" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1623501630161 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst33 " "Block or symbol \"NOT\" of instance \"inst33\" overlaps another block or symbol" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 864 472 504 912 "inst33" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1623501630162 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst34 " "Block or symbol \"NOT\" of instance \"inst34\" overlaps another block or symbol" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 920 472 504 968 "inst34" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1623501630162 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "g " "Converted elements in bus name \"g\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "g\[0..7\] g0..7 " "Converted element name(s) from \"g\[0..7\]\" to \"g0..7\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 528 704 752 544 "g\[0..7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623501630162 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "g\[0\] g0 " "Converted element name(s) from \"g\[0\]\" to \"g0\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 544 176 216 560 "g\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623501630162 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "g\[1\] g1 " "Converted element name(s) from \"g\[1\]\" to \"g1\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 560 176 232 576 "g\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623501630162 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "g\[2\] g2 " "Converted element name(s) from \"g\[2\]\" to \"g2\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 576 176 248 592 "g\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623501630162 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "g\[3\] g3 " "Converted element name(s) from \"g\[3\]\" to \"g3\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 592 176 264 608 "g\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623501630162 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "g\[4\] g4 " "Converted element name(s) from \"g\[4\]\" to \"g4\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 608 176 280 624 "g\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623501630162 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "g\[5\] g5 " "Converted element name(s) from \"g\[5\]\" to \"g5\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 624 176 296 640 "g\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623501630162 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "g\[6\] g6 " "Converted element name(s) from \"g\[6\]\" to \"g6\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 640 176 312 656 "g\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623501630162 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "g\[7\] g7 " "Converted element name(s) from \"g\[7\]\" to \"g7\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 656 176 328 672 "g\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623501630162 ""}  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 528 704 752 544 "g\[0..7\]" "" } { 544 176 216 560 "g\[0\]" "" } { 560 176 232 576 "g\[1\]" "" } { 576 176 248 592 "g\[2\]" "" } { 592 176 264 608 "g\[3\]" "" } { 608 176 280 624 "g\[4\]" "" } { 624 176 296 640 "g\[5\]" "" } { 640 176 312 656 "g\[6\]" "" } { 656 176 328 672 "g\[7\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1623501630162 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "u " "Converted elements in bus name \"u\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "u\[0..7\] u0..7 " "Converted element name(s) from \"u\[0..7\]\" to \"u0..7\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 512 688 752 528 "u\[0..7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623501630162 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "u\[0\] u0 " "Converted element name(s) from \"u\[0\]\" to \"u0\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 400 176 344 416 "u\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623501630162 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "u\[1\] u1 " "Converted element name(s) from \"u\[1\]\" to \"u1\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 416 176 368 432 "u\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623501630162 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "u\[2\] u2 " "Converted element name(s) from \"u\[2\]\" to \"u2\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 432 176 392 448 "u\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623501630162 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "u\[3\] u3 " "Converted element name(s) from \"u\[3\]\" to \"u3\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 448 176 416 464 "u\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623501630162 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "u\[4\] u4 " "Converted element name(s) from \"u\[4\]\" to \"u4\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 464 176 440 480 "u\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623501630162 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "u\[5\] u5 " "Converted element name(s) from \"u\[5\]\" to \"u5\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 480 176 464 496 "u\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623501630162 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "u\[6\] u6 " "Converted element name(s) from \"u\[6\]\" to \"u6\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 496 176 488 512 "u\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623501630162 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "u\[7\] u7 " "Converted element name(s) from \"u\[7\]\" to \"u7\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 512 176 504 528 "u\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623501630162 ""}  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 512 688 752 528 "u\[0..7\]" "" } { 400 176 344 416 "u\[0\]" "" } { 416 176 368 432 "u\[1\]" "" } { 432 176 392 448 "u\[2\]" "" } { 448 176 416 464 "u\[3\]" "" } { 464 176 440 480 "u\[4\]" "" } { 480 176 464 496 "u\[5\]" "" } { 496 176 488 512 "u\[6\]" "" } { 512 176 504 528 "u\[7\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1623501630162 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "mit2 " "Pin \"mit2\" not connected" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 1168 96 264 1184 "mit2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1623501630164 ""}
{ "Warning" "WSGN_SEARCH_FILE" "comparenum.vhd 2 1 " "Using design file comparenum.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CompareNum-a " "Found design unit 1: CompareNum-a" {  } { { "comparenum.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/comparenum.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623501630610 ""} { "Info" "ISGN_ENTITY_NAME" "1 CompareNum " "Found entity 1: CompareNum" {  } { { "comparenum.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/comparenum.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623501630610 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1623501630610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CompareNum CompareNum:instaa " "Elaborating entity \"CompareNum\" for hierarchy \"CompareNum:instaa\"" {  } { { "projectFull.bdf" "instaa" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 480 752 904 592 "instaa" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623501630616 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "u comparenum.vhd(23) " "VHDL Process Statement warning at comparenum.vhd(23): signal \"u\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/comparenum.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630618 "|projectFull|CompareNum:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g comparenum.vhd(23) " "VHDL Process Statement warning at comparenum.vhd(23): signal \"g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/comparenum.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630618 "|projectFull|CompareNum:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "u comparenum.vhd(24) " "VHDL Process Statement warning at comparenum.vhd(24): signal \"u\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/comparenum.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630618 "|projectFull|CompareNum:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g comparenum.vhd(24) " "VHDL Process Statement warning at comparenum.vhd(24): signal \"g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/comparenum.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630618 "|projectFull|CompareNum:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "u comparenum.vhd(25) " "VHDL Process Statement warning at comparenum.vhd(25): signal \"u\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/comparenum.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630619 "|projectFull|CompareNum:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g comparenum.vhd(25) " "VHDL Process Statement warning at comparenum.vhd(25): signal \"g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/comparenum.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630619 "|projectFull|CompareNum:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "u comparenum.vhd(26) " "VHDL Process Statement warning at comparenum.vhd(26): signal \"u\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/comparenum.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630619 "|projectFull|CompareNum:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g comparenum.vhd(26) " "VHDL Process Statement warning at comparenum.vhd(26): signal \"g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/comparenum.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630619 "|projectFull|CompareNum:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "u comparenum.vhd(27) " "VHDL Process Statement warning at comparenum.vhd(27): signal \"u\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/comparenum.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630619 "|projectFull|CompareNum:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g comparenum.vhd(27) " "VHDL Process Statement warning at comparenum.vhd(27): signal \"g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/comparenum.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630619 "|projectFull|CompareNum:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "u comparenum.vhd(28) " "VHDL Process Statement warning at comparenum.vhd(28): signal \"u\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/comparenum.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630619 "|projectFull|CompareNum:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g comparenum.vhd(28) " "VHDL Process Statement warning at comparenum.vhd(28): signal \"g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/comparenum.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630619 "|projectFull|CompareNum:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "u comparenum.vhd(29) " "VHDL Process Statement warning at comparenum.vhd(29): signal \"u\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/comparenum.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630620 "|projectFull|CompareNum:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g comparenum.vhd(29) " "VHDL Process Statement warning at comparenum.vhd(29): signal \"g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/comparenum.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630620 "|projectFull|CompareNum:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "u comparenum.vhd(30) " "VHDL Process Statement warning at comparenum.vhd(30): signal \"u\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/comparenum.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630620 "|projectFull|CompareNum:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g comparenum.vhd(30) " "VHDL Process Statement warning at comparenum.vhd(30): signal \"g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/comparenum.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630620 "|projectFull|CompareNum:inst"}
{ "Warning" "WSGN_SEARCH_FILE" "countlife.vhd 2 1 " "Using design file countlife.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 countLife-a " "Found design unit 1: countLife-a" {  } { { "countlife.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/countlife.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623501630638 ""} { "Info" "ISGN_ENTITY_NAME" "1 countLife " "Found entity 1: countLife" {  } { { "countlife.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/countlife.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623501630638 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1623501630638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countLife countLife:inst8 " "Elaborating entity \"countLife\" for hierarchy \"countLife:inst8\"" {  } { { "projectFull.bdf" "inst8" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 264 984 1152 344 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623501630639 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "touch countlife.vhd(17) " "VHDL Process Statement warning at countlife.vhd(17): signal \"touch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "countlife.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/countlife.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630639 "|projectFull|countLife:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start countlife.vhd(17) " "VHDL Process Statement warning at countlife.vhd(17): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "countlife.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/countlife.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630639 "|projectFull|countLife:inst"}
{ "Warning" "WSGN_SEARCH_FILE" "changerange.vhd 2 1 " "Using design file changerange.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 changeRange-statetransformertest " "Found design unit 1: changeRange-statetransformertest" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623501630655 ""} { "Info" "ISGN_ENTITY_NAME" "1 changeRange " "Found entity 1: changeRange" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623501630655 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1623501630655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "changeRange changeRange:instgg " "Elaborating entity \"changeRange\" for hierarchy \"changeRange:instgg\"" {  } { { "projectFull.bdf" "instgg" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 1048 632 880 1224 "instgg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623501630657 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "min_y changerange.vhd(35) " "Verilog HDL or VHDL warning at changerange.vhd(35): object \"min_y\" assigned a value but never read" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1623501630660 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "max_y changerange.vhd(36) " "Verilog HDL or VHDL warning at changerange.vhd(36): object \"max_y\" assigned a value but never read" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1623501630660 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "max_tens changerange.vhd(47) " "VHDL Process Statement warning at changerange.vhd(47): signal \"max_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630660 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "max_digits changerange.vhd(47) " "VHDL Process Statement warning at changerange.vhd(47): signal \"max_digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630660 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_tens changerange.vhd(52) " "VHDL Process Statement warning at changerange.vhd(52): signal \"min_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630660 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_digits changerange.vhd(53) " "VHDL Process Statement warning at changerange.vhd(53): signal \"min_digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630660 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_tens changerange.vhd(56) " "VHDL Process Statement warning at changerange.vhd(56): signal \"input_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630660 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tp_min_tens changerange.vhd(56) " "VHDL Process Statement warning at changerange.vhd(56): signal \"tp_min_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630660 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_tens changerange.vhd(60) " "VHDL Process Statement warning at changerange.vhd(60): signal \"input_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630660 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tp_min_tens changerange.vhd(60) " "VHDL Process Statement warning at changerange.vhd(60): signal \"tp_min_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630660 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_tens changerange.vhd(64) " "VHDL Process Statement warning at changerange.vhd(64): signal \"input_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630660 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tp_min_tens changerange.vhd(64) " "VHDL Process Statement warning at changerange.vhd(64): signal \"tp_min_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630660 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_digits changerange.vhd(70) " "VHDL Process Statement warning at changerange.vhd(70): signal \"input_digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630660 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tp_min_dg changerange.vhd(70) " "VHDL Process Statement warning at changerange.vhd(70): signal \"tp_min_dg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630660 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_digits changerange.vhd(74) " "VHDL Process Statement warning at changerange.vhd(74): signal \"input_digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630660 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tp_min_dg changerange.vhd(74) " "VHDL Process Statement warning at changerange.vhd(74): signal \"tp_min_dg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630660 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_digits changerange.vhd(78) " "VHDL Process Statement warning at changerange.vhd(78): signal \"input_digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630660 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tp_min_dg changerange.vhd(78) " "VHDL Process Statement warning at changerange.vhd(78): signal \"tp_min_dg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630661 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_xa changerange.vhd(84) " "VHDL Process Statement warning at changerange.vhd(84): signal \"min_xa\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630661 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_ya changerange.vhd(84) " "VHDL Process Statement warning at changerange.vhd(84): signal \"min_ya\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630661 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_xb changerange.vhd(84) " "VHDL Process Statement warning at changerange.vhd(84): signal \"min_xb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630661 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_ya changerange.vhd(85) " "VHDL Process Statement warning at changerange.vhd(85): signal \"min_ya\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630661 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_yb changerange.vhd(85) " "VHDL Process Statement warning at changerange.vhd(85): signal \"min_yb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630661 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_za changerange.vhd(86) " "VHDL Process Statement warning at changerange.vhd(86): signal \"min_za\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630661 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_ya changerange.vhd(86) " "VHDL Process Statement warning at changerange.vhd(86): signal \"min_ya\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630661 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_zb changerange.vhd(86) " "VHDL Process Statement warning at changerange.vhd(86): signal \"min_zb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630661 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_tens changerange.vhd(89) " "VHDL Process Statement warning at changerange.vhd(89): signal \"input_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630661 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tp_max_tens changerange.vhd(89) " "VHDL Process Statement warning at changerange.vhd(89): signal \"tp_max_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630661 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_tens changerange.vhd(93) " "VHDL Process Statement warning at changerange.vhd(93): signal \"input_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630661 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tp_max_tens changerange.vhd(93) " "VHDL Process Statement warning at changerange.vhd(93): signal \"tp_max_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630661 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_tens changerange.vhd(97) " "VHDL Process Statement warning at changerange.vhd(97): signal \"input_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630661 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tp_max_tens changerange.vhd(97) " "VHDL Process Statement warning at changerange.vhd(97): signal \"tp_max_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630661 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_digits changerange.vhd(103) " "VHDL Process Statement warning at changerange.vhd(103): signal \"input_digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630661 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tp_max_dg changerange.vhd(103) " "VHDL Process Statement warning at changerange.vhd(103): signal \"tp_max_dg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630661 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_digits changerange.vhd(107) " "VHDL Process Statement warning at changerange.vhd(107): signal \"input_digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630661 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tp_max_dg changerange.vhd(107) " "VHDL Process Statement warning at changerange.vhd(107): signal \"tp_max_dg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630661 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_digits changerange.vhd(111) " "VHDL Process Statement warning at changerange.vhd(111): signal \"input_digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630661 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tp_max_dg changerange.vhd(111) " "VHDL Process Statement warning at changerange.vhd(111): signal \"tp_max_dg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630661 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "max_xa changerange.vhd(117) " "VHDL Process Statement warning at changerange.vhd(117): signal \"max_xa\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630661 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "max_ya changerange.vhd(117) " "VHDL Process Statement warning at changerange.vhd(117): signal \"max_ya\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630661 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "max_xb changerange.vhd(117) " "VHDL Process Statement warning at changerange.vhd(117): signal \"max_xb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630661 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "max_ya changerange.vhd(118) " "VHDL Process Statement warning at changerange.vhd(118): signal \"max_ya\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630661 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "max_yb changerange.vhd(118) " "VHDL Process Statement warning at changerange.vhd(118): signal \"max_yb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630662 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "max_za changerange.vhd(119) " "VHDL Process Statement warning at changerange.vhd(119): signal \"max_za\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630662 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "max_ya changerange.vhd(119) " "VHDL Process Statement warning at changerange.vhd(119): signal \"max_ya\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630662 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "max_zb changerange.vhd(119) " "VHDL Process Statement warning at changerange.vhd(119): signal \"max_zb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630662 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_tens changerange.vhd(123) " "VHDL Process Statement warning at changerange.vhd(123): signal \"input_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630662 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preset_tens changerange.vhd(123) " "VHDL Process Statement warning at changerange.vhd(123): signal \"preset_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630662 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_tens changerange.vhd(127) " "VHDL Process Statement warning at changerange.vhd(127): signal \"input_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630662 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preset_tens changerange.vhd(127) " "VHDL Process Statement warning at changerange.vhd(127): signal \"preset_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630662 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_tens changerange.vhd(131) " "VHDL Process Statement warning at changerange.vhd(131): signal \"input_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630662 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preset_tens changerange.vhd(131) " "VHDL Process Statement warning at changerange.vhd(131): signal \"preset_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630662 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_digits changerange.vhd(137) " "VHDL Process Statement warning at changerange.vhd(137): signal \"input_digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630662 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preset_digits changerange.vhd(137) " "VHDL Process Statement warning at changerange.vhd(137): signal \"preset_digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630662 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_digits changerange.vhd(141) " "VHDL Process Statement warning at changerange.vhd(141): signal \"input_digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630662 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preset_digits changerange.vhd(141) " "VHDL Process Statement warning at changerange.vhd(141): signal \"preset_digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630662 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_digits changerange.vhd(145) " "VHDL Process Statement warning at changerange.vhd(145): signal \"input_digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630662 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preset_digits changerange.vhd(145) " "VHDL Process Statement warning at changerange.vhd(145): signal \"preset_digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630662 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xa changerange.vhd(151) " "VHDL Process Statement warning at changerange.vhd(151): signal \"xa\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630662 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ya changerange.vhd(151) " "VHDL Process Statement warning at changerange.vhd(151): signal \"ya\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630662 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xb changerange.vhd(151) " "VHDL Process Statement warning at changerange.vhd(151): signal \"xb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630662 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ya changerange.vhd(152) " "VHDL Process Statement warning at changerange.vhd(152): signal \"ya\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630662 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yb changerange.vhd(152) " "VHDL Process Statement warning at changerange.vhd(152): signal \"yb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630662 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "za changerange.vhd(153) " "VHDL Process Statement warning at changerange.vhd(153): signal \"za\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630662 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ya changerange.vhd(153) " "VHDL Process Statement warning at changerange.vhd(153): signal \"ya\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630662 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zb changerange.vhd(153) " "VHDL Process Statement warning at changerange.vhd(153): signal \"zb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630662 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x changerange.vhd(155) " "VHDL Process Statement warning at changerange.vhd(155): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630662 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_z changerange.vhd(155) " "VHDL Process Statement warning at changerange.vhd(155): signal \"min_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630662 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_digits changerange.vhd(156) " "VHDL Process Statement warning at changerange.vhd(156): signal \"input_digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630663 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_tens changerange.vhd(158) " "VHDL Process Statement warning at changerange.vhd(158): signal \"input_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630663 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_tens changerange.vhd(181) " "VHDL Process Statement warning at changerange.vhd(181): signal \"input_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630663 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_digits changerange.vhd(182) " "VHDL Process Statement warning at changerange.vhd(182): signal \"input_digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630663 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_digits changerange.vhd(205) " "VHDL Process Statement warning at changerange.vhd(205): signal \"input_digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630663 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_tens changerange.vhd(206) " "VHDL Process Statement warning at changerange.vhd(206): signal \"input_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630663 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_tens changerange.vhd(229) " "VHDL Process Statement warning at changerange.vhd(229): signal \"input_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630663 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_tens changerange.vhd(231) " "VHDL Process Statement warning at changerange.vhd(231): signal \"temp_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630663 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_digits changerange.vhd(232) " "VHDL Process Statement warning at changerange.vhd(232): signal \"temp_digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630663 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tp_max_dg changerange.vhd(233) " "VHDL Process Statement warning at changerange.vhd(233): signal \"tp_max_dg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 233 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630663 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tp_max_tens changerange.vhd(234) " "VHDL Process Statement warning at changerange.vhd(234): signal \"tp_max_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 234 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630663 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x changerange.vhd(237) " "VHDL Process Statement warning at changerange.vhd(237): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 237 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630663 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_x changerange.vhd(237) " "VHDL Process Statement warning at changerange.vhd(237): signal \"min_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 237 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630663 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tp_min_tens changerange.vhd(238) " "VHDL Process Statement warning at changerange.vhd(238): signal \"tp_min_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 238 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630663 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tp_min_dg changerange.vhd(239) " "VHDL Process Statement warning at changerange.vhd(239): signal \"tp_min_dg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 239 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630663 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tp_max_tens changerange.vhd(240) " "VHDL Process Statement warning at changerange.vhd(240): signal \"tp_max_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 240 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630663 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tp_max_dg changerange.vhd(241) " "VHDL Process Statement warning at changerange.vhd(241): signal \"tp_max_dg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 241 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630663 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z changerange.vhd(244) " "VHDL Process Statement warning at changerange.vhd(244): signal \"z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 244 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630663 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "max_x changerange.vhd(244) " "VHDL Process Statement warning at changerange.vhd(244): signal \"max_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 244 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630663 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_digits changerange.vhd(245) " "VHDL Process Statement warning at changerange.vhd(245): signal \"input_digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 245 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630663 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_tens changerange.vhd(247) " "VHDL Process Statement warning at changerange.vhd(247): signal \"input_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 247 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630663 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_digits changerange.vhd(270) " "VHDL Process Statement warning at changerange.vhd(270): signal \"input_digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 270 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630663 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_tens changerange.vhd(292) " "VHDL Process Statement warning at changerange.vhd(292): signal \"input_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 292 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630663 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_digits changerange.vhd(294) " "VHDL Process Statement warning at changerange.vhd(294): signal \"input_digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 294 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630664 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_tens changerange.vhd(295) " "VHDL Process Statement warning at changerange.vhd(295): signal \"input_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 295 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630664 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_tens changerange.vhd(318) " "VHDL Process Statement warning at changerange.vhd(318): signal \"input_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 318 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630664 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_tens changerange.vhd(320) " "VHDL Process Statement warning at changerange.vhd(320): signal \"temp_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 320 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630664 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_digits changerange.vhd(321) " "VHDL Process Statement warning at changerange.vhd(321): signal \"temp_digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 321 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630664 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tp_min_tens changerange.vhd(322) " "VHDL Process Statement warning at changerange.vhd(322): signal \"tp_min_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 322 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630664 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tp_min_dg changerange.vhd(323) " "VHDL Process Statement warning at changerange.vhd(323): signal \"tp_min_dg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 323 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630664 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z changerange.vhd(326) " "VHDL Process Statement warning at changerange.vhd(326): signal \"z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 326 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630664 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "max_z changerange.vhd(326) " "VHDL Process Statement warning at changerange.vhd(326): signal \"max_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 326 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630664 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tp_max_tens changerange.vhd(327) " "VHDL Process Statement warning at changerange.vhd(327): signal \"tp_max_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 327 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630664 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tp_max_dg changerange.vhd(328) " "VHDL Process Statement warning at changerange.vhd(328): signal \"tp_max_dg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630664 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tp_min_tens changerange.vhd(329) " "VHDL Process Statement warning at changerange.vhd(329): signal \"tp_min_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 329 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630664 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tp_min_dg changerange.vhd(330) " "VHDL Process Statement warning at changerange.vhd(330): signal \"tp_min_dg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 330 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630664 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y changerange.vhd(333) " "VHDL Process Statement warning at changerange.vhd(333): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 333 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630664 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tp_max_tens changerange.vhd(334) " "VHDL Process Statement warning at changerange.vhd(334): signal \"tp_max_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 334 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630664 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tp_max_dg changerange.vhd(335) " "VHDL Process Statement warning at changerange.vhd(335): signal \"tp_max_dg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 335 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630664 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tp_min_tens changerange.vhd(336) " "VHDL Process Statement warning at changerange.vhd(336): signal \"tp_min_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 336 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630664 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tp_min_dg changerange.vhd(337) " "VHDL Process Statement warning at changerange.vhd(337): signal \"tp_min_dg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 337 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623501630664 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tp_max_tens changerange.vhd(44) " "VHDL Process Statement warning at changerange.vhd(44): inferring latch(es) for signal or variable \"tp_max_tens\", which holds its previous value in one or more paths through the process" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1623501630664 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tp_max_dg changerange.vhd(44) " "VHDL Process Statement warning at changerange.vhd(44): inferring latch(es) for signal or variable \"tp_max_dg\", which holds its previous value in one or more paths through the process" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1623501630664 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "min_xa changerange.vhd(44) " "VHDL Process Statement warning at changerange.vhd(44): inferring latch(es) for signal or variable \"min_xa\", which holds its previous value in one or more paths through the process" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1623501630665 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "min_ya changerange.vhd(44) " "VHDL Process Statement warning at changerange.vhd(44): inferring latch(es) for signal or variable \"min_ya\", which holds its previous value in one or more paths through the process" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1623501630665 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "min_za changerange.vhd(44) " "VHDL Process Statement warning at changerange.vhd(44): inferring latch(es) for signal or variable \"min_za\", which holds its previous value in one or more paths through the process" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1623501630665 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "min_xb changerange.vhd(44) " "VHDL Process Statement warning at changerange.vhd(44): inferring latch(es) for signal or variable \"min_xb\", which holds its previous value in one or more paths through the process" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1623501630665 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "min_yb changerange.vhd(44) " "VHDL Process Statement warning at changerange.vhd(44): inferring latch(es) for signal or variable \"min_yb\", which holds its previous value in one or more paths through the process" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1623501630665 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "min_zb changerange.vhd(44) " "VHDL Process Statement warning at changerange.vhd(44): inferring latch(es) for signal or variable \"min_zb\", which holds its previous value in one or more paths through the process" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1623501630665 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "max_xa changerange.vhd(44) " "VHDL Process Statement warning at changerange.vhd(44): inferring latch(es) for signal or variable \"max_xa\", which holds its previous value in one or more paths through the process" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1623501630665 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "max_ya changerange.vhd(44) " "VHDL Process Statement warning at changerange.vhd(44): inferring latch(es) for signal or variable \"max_ya\", which holds its previous value in one or more paths through the process" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1623501630665 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "max_za changerange.vhd(44) " "VHDL Process Statement warning at changerange.vhd(44): inferring latch(es) for signal or variable \"max_za\", which holds its previous value in one or more paths through the process" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1623501630665 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "max_xb changerange.vhd(44) " "VHDL Process Statement warning at changerange.vhd(44): inferring latch(es) for signal or variable \"max_xb\", which holds its previous value in one or more paths through the process" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1623501630665 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "max_yb changerange.vhd(44) " "VHDL Process Statement warning at changerange.vhd(44): inferring latch(es) for signal or variable \"max_yb\", which holds its previous value in one or more paths through the process" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1623501630665 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "max_zb changerange.vhd(44) " "VHDL Process Statement warning at changerange.vhd(44): inferring latch(es) for signal or variable \"max_zb\", which holds its previous value in one or more paths through the process" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1623501630665 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "xa changerange.vhd(44) " "VHDL Process Statement warning at changerange.vhd(44): inferring latch(es) for signal or variable \"xa\", which holds its previous value in one or more paths through the process" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1623501630665 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ya changerange.vhd(44) " "VHDL Process Statement warning at changerange.vhd(44): inferring latch(es) for signal or variable \"ya\", which holds its previous value in one or more paths through the process" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1623501630665 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "za changerange.vhd(44) " "VHDL Process Statement warning at changerange.vhd(44): inferring latch(es) for signal or variable \"za\", which holds its previous value in one or more paths through the process" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1623501630665 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "xb changerange.vhd(44) " "VHDL Process Statement warning at changerange.vhd(44): inferring latch(es) for signal or variable \"xb\", which holds its previous value in one or more paths through the process" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1623501630665 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "yb changerange.vhd(44) " "VHDL Process Statement warning at changerange.vhd(44): inferring latch(es) for signal or variable \"yb\", which holds its previous value in one or more paths through the process" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1623501630665 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zb changerange.vhd(44) " "VHDL Process Statement warning at changerange.vhd(44): inferring latch(es) for signal or variable \"zb\", which holds its previous value in one or more paths through the process" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1623501630665 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp_digits changerange.vhd(44) " "VHDL Process Statement warning at changerange.vhd(44): inferring latch(es) for signal or variable \"temp_digits\", which holds its previous value in one or more paths through the process" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1623501630665 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp_tens changerange.vhd(44) " "VHDL Process Statement warning at changerange.vhd(44): inferring latch(es) for signal or variable \"temp_tens\", which holds its previous value in one or more paths through the process" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1623501630665 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "op_min_tens changerange.vhd(44) " "VHDL Process Statement warning at changerange.vhd(44): inferring latch(es) for signal or variable \"op_min_tens\", which holds its previous value in one or more paths through the process" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1623501630666 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "op_min_digits changerange.vhd(44) " "VHDL Process Statement warning at changerange.vhd(44): inferring latch(es) for signal or variable \"op_min_digits\", which holds its previous value in one or more paths through the process" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1623501630666 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "op_max_digits changerange.vhd(44) " "VHDL Process Statement warning at changerange.vhd(44): inferring latch(es) for signal or variable \"op_max_digits\", which holds its previous value in one or more paths through the process" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1623501630666 "|projectFull|changeRange:instgg"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "op_max_tens changerange.vhd(44) " "VHDL Process Statement warning at changerange.vhd(44): inferring latch(es) for signal or variable \"op_max_tens\", which holds its previous value in one or more paths through the process" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1623501630666 "|projectFull|changeRange:instgg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_max_tens\[0\] changerange.vhd(44) " "Inferred latch for \"op_max_tens\[0\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623501630666 "|projectFull|changeRange:instgg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_max_tens\[1\] changerange.vhd(44) " "Inferred latch for \"op_max_tens\[1\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623501630666 "|projectFull|changeRange:instgg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_max_tens\[2\] changerange.vhd(44) " "Inferred latch for \"op_max_tens\[2\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623501630666 "|projectFull|changeRange:instgg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_max_tens\[3\] changerange.vhd(44) " "Inferred latch for \"op_max_tens\[3\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623501630666 "|projectFull|changeRange:instgg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_max_digits\[0\] changerange.vhd(44) " "Inferred latch for \"op_max_digits\[0\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623501630666 "|projectFull|changeRange:instgg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_max_digits\[1\] changerange.vhd(44) " "Inferred latch for \"op_max_digits\[1\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623501630666 "|projectFull|changeRange:instgg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_max_digits\[2\] changerange.vhd(44) " "Inferred latch for \"op_max_digits\[2\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623501630666 "|projectFull|changeRange:instgg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_max_digits\[3\] changerange.vhd(44) " "Inferred latch for \"op_max_digits\[3\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623501630666 "|projectFull|changeRange:instgg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_min_digits\[0\] changerange.vhd(44) " "Inferred latch for \"op_min_digits\[0\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623501630666 "|projectFull|changeRange:instgg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_min_digits\[1\] changerange.vhd(44) " "Inferred latch for \"op_min_digits\[1\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623501630666 "|projectFull|changeRange:instgg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_min_digits\[2\] changerange.vhd(44) " "Inferred latch for \"op_min_digits\[2\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623501630666 "|projectFull|changeRange:instgg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_min_digits\[3\] changerange.vhd(44) " "Inferred latch for \"op_min_digits\[3\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623501630666 "|projectFull|changeRange:instgg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_min_tens\[0\] changerange.vhd(44) " "Inferred latch for \"op_min_tens\[0\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623501630666 "|projectFull|changeRange:instgg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_min_tens\[1\] changerange.vhd(44) " "Inferred latch for \"op_min_tens\[1\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623501630666 "|projectFull|changeRange:instgg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_min_tens\[2\] changerange.vhd(44) " "Inferred latch for \"op_min_tens\[2\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623501630666 "|projectFull|changeRange:instgg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_min_tens\[3\] changerange.vhd(44) " "Inferred latch for \"op_min_tens\[3\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623501630666 "|projectFull|changeRange:instgg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_tens\[0\] changerange.vhd(44) " "Inferred latch for \"temp_tens\[0\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623501630666 "|projectFull|changeRange:instgg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_tens\[1\] changerange.vhd(44) " "Inferred latch for \"temp_tens\[1\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623501630666 "|projectFull|changeRange:instgg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_tens\[2\] changerange.vhd(44) " "Inferred latch for \"temp_tens\[2\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623501630666 "|projectFull|changeRange:instgg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_tens\[3\] changerange.vhd(44) " "Inferred latch for \"temp_tens\[3\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623501630666 "|projectFull|changeRange:instgg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_digits\[0\] changerange.vhd(44) " "Inferred latch for \"temp_digits\[0\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623501630666 "|projectFull|changeRange:instgg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_digits\[1\] changerange.vhd(44) " "Inferred latch for \"temp_digits\[1\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623501630667 "|projectFull|changeRange:instgg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_digits\[2\] changerange.vhd(44) " "Inferred latch for \"temp_digits\[2\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623501630667 "|projectFull|changeRange:instgg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_digits\[3\] changerange.vhd(44) " "Inferred latch for \"temp_digits\[3\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623501630667 "|projectFull|changeRange:instgg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zb changerange.vhd(44) " "Inferred latch for \"zb\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623501630667 "|projectFull|changeRange:instgg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yb changerange.vhd(44) " "Inferred latch for \"yb\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623501630667 "|projectFull|changeRange:instgg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xb changerange.vhd(44) " "Inferred latch for \"xb\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623501630667 "|projectFull|changeRange:instgg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "za changerange.vhd(44) " "Inferred latch for \"za\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623501630667 "|projectFull|changeRange:instgg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ya changerange.vhd(44) " "Inferred latch for \"ya\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623501630667 "|projectFull|changeRange:instgg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xa changerange.vhd(44) " "Inferred latch for \"xa\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623501630667 "|projectFull|changeRange:instgg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_zb changerange.vhd(44) " "Inferred latch for \"max_zb\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623501630667 "|projectFull|changeRange:instgg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_xb changerange.vhd(44) " "Inferred latch for \"max_xb\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623501630667 "|projectFull|changeRange:instgg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_za changerange.vhd(44) " "Inferred latch for \"max_za\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623501630667 "|projectFull|changeRange:instgg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_ya changerange.vhd(44) " "Inferred latch for \"max_ya\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623501630667 "|projectFull|changeRange:instgg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_xa changerange.vhd(44) " "Inferred latch for \"max_xa\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623501630667 "|projectFull|changeRange:instgg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_zb changerange.vhd(44) " "Inferred latch for \"min_zb\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623501630667 "|projectFull|changeRange:instgg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_xb changerange.vhd(44) " "Inferred latch for \"min_xb\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623501630667 "|projectFull|changeRange:instgg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_za changerange.vhd(44) " "Inferred latch for \"min_za\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623501630667 "|projectFull|changeRange:instgg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_ya changerange.vhd(44) " "Inferred latch for \"min_ya\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623501630668 "|projectFull|changeRange:instgg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_xa changerange.vhd(44) " "Inferred latch for \"min_xa\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623501630668 "|projectFull|changeRange:instgg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tp_max_dg\[0\] changerange.vhd(44) " "Inferred latch for \"tp_max_dg\[0\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623501630668 "|projectFull|changeRange:instgg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tp_max_dg\[1\] changerange.vhd(44) " "Inferred latch for \"tp_max_dg\[1\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623501630668 "|projectFull|changeRange:instgg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tp_max_dg\[2\] changerange.vhd(44) " "Inferred latch for \"tp_max_dg\[2\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623501630668 "|projectFull|changeRange:instgg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tp_max_dg\[3\] changerange.vhd(44) " "Inferred latch for \"tp_max_dg\[3\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623501630668 "|projectFull|changeRange:instgg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tp_max_tens\[0\] changerange.vhd(44) " "Inferred latch for \"tp_max_tens\[0\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623501630668 "|projectFull|changeRange:instgg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tp_max_tens\[1\] changerange.vhd(44) " "Inferred latch for \"tp_max_tens\[1\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623501630668 "|projectFull|changeRange:instgg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tp_max_tens\[2\] changerange.vhd(44) " "Inferred latch for \"tp_max_tens\[2\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623501630668 "|projectFull|changeRange:instgg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tp_max_tens\[3\] changerange.vhd(44) " "Inferred latch for \"tp_max_tens\[3\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623501630668 "|projectFull|changeRange:instgg"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "changeRange:instgg\|op_max_tens\[3\] " "Latch changeRange:instgg\|op_max_tens\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA changeRange:instgg\|y " "Ports D and ENA on the latch are fed by the same signal changeRange:instgg\|y" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623501631263 ""}  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623501631263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "changeRange:instgg\|op_max_tens\[2\] " "Latch changeRange:instgg\|op_max_tens\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA changeRange:instgg\|y " "Ports D and ENA on the latch are fed by the same signal changeRange:instgg\|y" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623501631263 ""}  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623501631263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "changeRange:instgg\|op_max_tens\[1\] " "Latch changeRange:instgg\|op_max_tens\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA changeRange:instgg\|y " "Ports D and ENA on the latch are fed by the same signal changeRange:instgg\|y" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623501631263 ""}  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623501631263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "changeRange:instgg\|op_max_tens\[0\] " "Latch changeRange:instgg\|op_max_tens\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA changeRange:instgg\|y " "Ports D and ENA on the latch are fed by the same signal changeRange:instgg\|y" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623501631263 ""}  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623501631263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "changeRange:instgg\|op_max_digits\[3\] " "Latch changeRange:instgg\|op_max_digits\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA changeRange:instgg\|y " "Ports D and ENA on the latch are fed by the same signal changeRange:instgg\|y" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623501631263 ""}  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623501631263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "changeRange:instgg\|op_max_digits\[2\] " "Latch changeRange:instgg\|op_max_digits\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA changeRange:instgg\|y " "Ports D and ENA on the latch are fed by the same signal changeRange:instgg\|y" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623501631264 ""}  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623501631264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "changeRange:instgg\|op_max_digits\[1\] " "Latch changeRange:instgg\|op_max_digits\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA changeRange:instgg\|y " "Ports D and ENA on the latch are fed by the same signal changeRange:instgg\|y" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623501631264 ""}  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623501631264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "changeRange:instgg\|op_max_digits\[0\] " "Latch changeRange:instgg\|op_max_digits\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA changeRange:instgg\|y " "Ports D and ENA on the latch are fed by the same signal changeRange:instgg\|y" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623501631264 ""}  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623501631264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "changeRange:instgg\|op_min_tens\[3\] " "Latch changeRange:instgg\|op_min_tens\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA changeRange:instgg\|y " "Ports D and ENA on the latch are fed by the same signal changeRange:instgg\|y" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623501631264 ""}  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623501631264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "changeRange:instgg\|op_min_tens\[2\] " "Latch changeRange:instgg\|op_min_tens\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA changeRange:instgg\|y " "Ports D and ENA on the latch are fed by the same signal changeRange:instgg\|y" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623501631264 ""}  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623501631264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "changeRange:instgg\|op_min_tens\[1\] " "Latch changeRange:instgg\|op_min_tens\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA changeRange:instgg\|y " "Ports D and ENA on the latch are fed by the same signal changeRange:instgg\|y" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623501631264 ""}  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623501631264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "changeRange:instgg\|op_min_tens\[0\] " "Latch changeRange:instgg\|op_min_tens\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA changeRange:instgg\|y " "Ports D and ENA on the latch are fed by the same signal changeRange:instgg\|y" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623501631264 ""}  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623501631264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "changeRange:instgg\|op_min_digits\[3\] " "Latch changeRange:instgg\|op_min_digits\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA changeRange:instgg\|y " "Ports D and ENA on the latch are fed by the same signal changeRange:instgg\|y" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623501631265 ""}  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623501631265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "changeRange:instgg\|op_min_digits\[2\] " "Latch changeRange:instgg\|op_min_digits\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA changeRange:instgg\|y " "Ports D and ENA on the latch are fed by the same signal changeRange:instgg\|y" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623501631265 ""}  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623501631265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "changeRange:instgg\|op_min_digits\[1\] " "Latch changeRange:instgg\|op_min_digits\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA changeRange:instgg\|y " "Ports D and ENA on the latch are fed by the same signal changeRange:instgg\|y" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623501631265 ""}  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623501631265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "changeRange:instgg\|op_min_digits\[0\] " "Latch changeRange:instgg\|op_min_digits\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA changeRange:instgg\|y " "Ports D and ENA on the latch are fed by the same signal changeRange:instgg\|y" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623501631265 ""}  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623501631265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "changeRange:instgg\|temp_tens\[3\] " "Latch changeRange:instgg\|temp_tens\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA changeRange:instgg\|max_x " "Ports D and ENA on the latch are fed by the same signal changeRange:instgg\|max_x" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623501631265 ""}  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623501631265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "changeRange:instgg\|temp_tens\[2\] " "Latch changeRange:instgg\|temp_tens\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA changeRange:instgg\|max_x " "Ports D and ENA on the latch are fed by the same signal changeRange:instgg\|max_x" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623501631265 ""}  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623501631265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "changeRange:instgg\|temp_tens\[1\] " "Latch changeRange:instgg\|temp_tens\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA changeRange:instgg\|max_x " "Ports D and ENA on the latch are fed by the same signal changeRange:instgg\|max_x" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623501631265 ""}  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623501631265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "changeRange:instgg\|temp_tens\[0\] " "Latch changeRange:instgg\|temp_tens\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA changeRange:instgg\|max_x " "Ports D and ENA on the latch are fed by the same signal changeRange:instgg\|max_x" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623501631265 ""}  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623501631265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "changeRange:instgg\|temp_digits\[3\] " "Latch changeRange:instgg\|temp_digits\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA changeRange:instgg\|max_x " "Ports D and ENA on the latch are fed by the same signal changeRange:instgg\|max_x" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623501631266 ""}  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623501631266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "changeRange:instgg\|temp_digits\[2\] " "Latch changeRange:instgg\|temp_digits\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA changeRange:instgg\|max_x " "Ports D and ENA on the latch are fed by the same signal changeRange:instgg\|max_x" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623501631266 ""}  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623501631266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "changeRange:instgg\|temp_digits\[1\] " "Latch changeRange:instgg\|temp_digits\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA changeRange:instgg\|max_x " "Ports D and ENA on the latch are fed by the same signal changeRange:instgg\|max_x" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623501631266 ""}  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623501631266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "changeRange:instgg\|temp_digits\[0\] " "Latch changeRange:instgg\|temp_digits\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA changeRange:instgg\|max_x " "Ports D and ENA on the latch are fed by the same signal changeRange:instgg\|max_x" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623501631266 ""}  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623501631266 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1623501631449 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1623501631940 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1623501631940 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mad3 " "No output dependent on input pin \"mad3\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 1520 104 272 1536 "mad3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1623501632003 "|projectFull|mad3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mad2 " "No output dependent on input pin \"mad2\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 1552 104 272 1568 "mad2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1623501632003 "|projectFull|mad2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mad1 " "No output dependent on input pin \"mad1\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 1584 104 272 1600 "mad1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1623501632003 "|projectFull|mad1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mad0 " "No output dependent on input pin \"mad0\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 1616 104 272 1632 "mad0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1623501632003 "|projectFull|mad0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mat3 " "No output dependent on input pin \"mat3\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 1392 104 272 1408 "mat3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1623501632003 "|projectFull|mat3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mat2 " "No output dependent on input pin \"mat2\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 1424 104 272 1440 "mat2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1623501632003 "|projectFull|mat2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mat1 " "No output dependent on input pin \"mat1\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 1456 104 272 1472 "mat1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1623501632003 "|projectFull|mat1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mat0 " "No output dependent on input pin \"mat0\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 1488 104 272 1504 "mat0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1623501632003 "|projectFull|mat0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mit2 " "No output dependent on input pin \"mit2\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 1168 96 264 1184 "mit2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1623501632003 "|projectFull|mit2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1623501632003 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "183 " "Implemented 183 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1623501632005 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1623501632005 ""} { "Info" "ICUT_CUT_TM_LCELLS" "125 " "Implemented 125 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1623501632005 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1623501632005 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 249 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 249 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1623501632077 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 12 20:40:32 2021 " "Processing ended: Sat Jun 12 20:40:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1623501632077 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1623501632077 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1623501632077 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1623501632077 ""}
