
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015125    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001773    0.000887    0.000887 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021810    0.023071    0.055504    0.056390 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023088    0.001085    0.057475 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020651    0.023567    0.065508    0.122983 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023579    0.000982    0.123965 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012265    0.046045    0.183969    0.307935 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.046049    0.000480    0.308415 v fanout53/A (sg13g2_buf_8)
     8    0.039351    0.030028    0.088794    0.397209 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.030356    0.002302    0.399511 v _213_/A (sg13g2_nand3_1)
     2    0.011943    0.060843    0.061328    0.460839 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.060864    0.000902    0.461741 ^ _214_/B (sg13g2_xnor2_1)
     1    0.002604    0.031706    0.062924    0.524665 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.031706    0.000094    0.524759 v _300_/D (sg13g2_dfrbpq_1)
                                              0.524759   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015125    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001773    0.000887    0.000887 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021810    0.023071    0.055504    0.056390 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023088    0.001085    0.057475 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020651    0.023567    0.065508    0.122983 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023577    0.000909    0.123893 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273893   clock uncertainty
                                  0.000000    0.273893   clock reconvergence pessimism
                                 -0.037348    0.236545   library hold time
                                              0.236545   data required time
---------------------------------------------------------------------------------------------
                                              0.236545   data required time
                                             -0.524759   data arrival time
---------------------------------------------------------------------------------------------
                                              0.288214   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015125    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001773    0.000887    0.000887 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021810    0.023071    0.055504    0.056390 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023088    0.001085    0.057475 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020651    0.023567    0.065508    0.122983 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023579    0.000982    0.123965 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012265    0.046045    0.183969    0.307935 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.046049    0.000480    0.308415 v fanout53/A (sg13g2_buf_8)
     8    0.039351    0.030028    0.088794    0.397209 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.030378    0.002406    0.399615 v _195_/B (sg13g2_xor2_1)
     2    0.010071    0.046719    0.082511    0.482126 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.046727    0.000597    0.482723 v _196_/B (sg13g2_xor2_1)
     1    0.002913    0.027653    0.058107    0.540829 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.027653    0.000203    0.541032 v _295_/D (sg13g2_dfrbpq_1)
                                              0.541032   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015125    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001773    0.000887    0.000887 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021810    0.023071    0.055504    0.056390 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023088    0.001085    0.057475 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020651    0.023567    0.065508    0.122983 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023579    0.000990    0.123974 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273974   clock uncertainty
                                  0.000000    0.273974   clock reconvergence pessimism
                                 -0.036063    0.237911   library hold time
                                              0.237911   data required time
---------------------------------------------------------------------------------------------
                                              0.237911   data required time
                                             -0.541032   data arrival time
---------------------------------------------------------------------------------------------
                                              0.303122   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015125    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001773    0.000887    0.000887 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021810    0.023071    0.055504    0.056390 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023088    0.001085    0.057475 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020651    0.023567    0.065508    0.122983 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023577    0.000909    0.123893 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.013482    0.049734    0.186734    0.310627 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.049745    0.000717    0.311343 v output2/A (sg13g2_buf_2)
     1    0.051427    0.087981    0.141107    0.452451 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.088114    0.002439    0.454889 v sign (out)
                                              0.454889   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.454889   data arrival time
---------------------------------------------------------------------------------------------
                                              0.304889   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015125    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001773    0.000887    0.000887 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021810    0.023071    0.055504    0.056390 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023088    0.001085    0.057475 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020651    0.023567    0.065508    0.122983 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023579    0.000982    0.123965 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012265    0.046045    0.183969    0.307935 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.046049    0.000480    0.308415 v fanout53/A (sg13g2_buf_8)
     8    0.039351    0.030028    0.088794    0.397209 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.030423    0.002604    0.399812 v _218_/A1 (sg13g2_o21ai_1)
     1    0.006557    0.058809    0.110005    0.509818 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.058816    0.000630    0.510448 ^ _219_/A (sg13g2_inv_1)
     1    0.004267    0.026420    0.039611    0.550058 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.026423    0.000160    0.550218 v _301_/D (sg13g2_dfrbpq_1)
                                              0.550218   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015125    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001773    0.000887    0.000887 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021810    0.023071    0.055504    0.056390 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023088    0.001085    0.057475 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020651    0.023567    0.065508    0.122983 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023579    0.000982    0.123965 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273965   clock uncertainty
                                  0.000000    0.273965   clock reconvergence pessimism
                                 -0.035673    0.238292   library hold time
                                              0.238292   data required time
---------------------------------------------------------------------------------------------
                                              0.238292   data required time
                                             -0.550218   data arrival time
---------------------------------------------------------------------------------------------
                                              0.311926   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015125    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001773    0.000887    0.000887 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021810    0.023071    0.055504    0.056390 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023088    0.001085    0.057475 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020651    0.023567    0.065508    0.122983 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023579    0.000982    0.123965 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012265    0.046045    0.183969    0.307935 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.046049    0.000480    0.308415 v fanout53/A (sg13g2_buf_8)
     8    0.039351    0.030028    0.088794    0.397209 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.030422    0.002601    0.399809 v _191_/B (sg13g2_xnor2_1)
     2    0.009738    0.068006    0.083232    0.483041 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.068031    0.000327    0.483368 v _192_/B (sg13g2_xnor2_1)
     1    0.002719    0.032028    0.065893    0.549261 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.032028    0.000095    0.549356 v _294_/D (sg13g2_dfrbpq_1)
                                              0.549356   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015125    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001773    0.000887    0.000887 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021810    0.023071    0.055504    0.056390 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023088    0.001085    0.057475 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020651    0.023567    0.065508    0.122983 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023578    0.000941    0.123924 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273924   clock uncertainty
                                  0.000000    0.273924   clock reconvergence pessimism
                                 -0.037450    0.236474   library hold time
                                              0.236474   data required time
---------------------------------------------------------------------------------------------
                                              0.236474   data required time
                                             -0.549356   data arrival time
---------------------------------------------------------------------------------------------
                                              0.312881   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015125    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001773    0.000887    0.000887 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021810    0.023071    0.055504    0.056390 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023088    0.001085    0.057475 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020651    0.023567    0.065508    0.122983 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023579    0.000982    0.123965 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012265    0.046045    0.183969    0.307935 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.046049    0.000480    0.308415 v fanout53/A (sg13g2_buf_8)
     8    0.039351    0.030028    0.088794    0.397209 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.030328    0.002170    0.399378 v _202_/B (sg13g2_xor2_1)
     2    0.012190    0.053029    0.091454    0.490832 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.053046    0.000908    0.491740 v _204_/A (sg13g2_xor2_1)
     1    0.002535    0.026432    0.063808    0.555547 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.026432    0.000090    0.555637 v _297_/D (sg13g2_dfrbpq_1)
                                              0.555637   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015125    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001773    0.000887    0.000887 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021810    0.023071    0.055504    0.056390 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023091    0.001196    0.057586 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021894    0.024108    0.066043    0.123629 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024109    0.000573    0.124202 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.274202   clock uncertainty
                                  0.000000    0.274202   clock reconvergence pessimism
                                 -0.035566    0.238636   library hold time
                                              0.238636   data required time
---------------------------------------------------------------------------------------------
                                              0.238636   data required time
                                             -0.555637   data arrival time
---------------------------------------------------------------------------------------------
                                              0.317001   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015125    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001773    0.000887    0.000887 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021810    0.023071    0.055504    0.056390 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023088    0.001085    0.057475 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020651    0.023567    0.065508    0.122983 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023579    0.000982    0.123965 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012265    0.046045    0.183969    0.307935 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.046046    0.000351    0.308285 v fanout54/A (sg13g2_buf_2)
     5    0.028369    0.055758    0.109751    0.418037 v fanout54/X (sg13g2_buf_2)
                                                         net54 (net)
                      0.055858    0.002075    0.420112 v _210_/A (sg13g2_xnor2_1)
     1    0.006161    0.049792    0.084901    0.505013 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.049792    0.000257    0.505270 v _211_/B (sg13g2_xnor2_1)
     1    0.002374    0.029840    0.058129    0.563399 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.029840    0.000089    0.563488 v _299_/D (sg13g2_dfrbpq_2)
                                              0.563488   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015125    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001773    0.000887    0.000887 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021810    0.023071    0.055504    0.056390 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023091    0.001196    0.057586 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021894    0.024108    0.066043    0.123629 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024112    0.000578    0.124207 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.274207   clock uncertainty
                                  0.000000    0.274207   clock reconvergence pessimism
                                 -0.036701    0.237506   library hold time
                                              0.237506   data required time
---------------------------------------------------------------------------------------------
                                              0.237506   data required time
                                             -0.563488   data arrival time
---------------------------------------------------------------------------------------------
                                              0.325982   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015125    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001773    0.000887    0.000887 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021810    0.023071    0.055504    0.056390 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023088    0.001085    0.057475 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020651    0.023567    0.065508    0.122983 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023579    0.000982    0.123965 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012265    0.046045    0.183969    0.307935 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.046046    0.000351    0.308285 v fanout54/A (sg13g2_buf_2)
     5    0.028369    0.055758    0.109751    0.418037 v fanout54/X (sg13g2_buf_2)
                                                         net54 (net)
                      0.055785    0.001158    0.419195 v _199_/B (sg13g2_xnor2_1)
     2    0.010972    0.075769    0.098467    0.517662 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.075769    0.000366    0.518029 v _200_/B (sg13g2_xor2_1)
     1    0.001935    0.024787    0.064914    0.582943 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.024787    0.000074    0.583017 v _296_/D (sg13g2_dfrbpq_1)
                                              0.583017   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015125    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001773    0.000887    0.000887 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021810    0.023071    0.055504    0.056390 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023091    0.001196    0.057586 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021894    0.024108    0.066043    0.123629 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024116    0.000777    0.124405 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.274405   clock uncertainty
                                  0.000000    0.274405   clock reconvergence pessimism
                                 -0.035043    0.239363   library hold time
                                              0.239363   data required time
---------------------------------------------------------------------------------------------
                                              0.239363   data required time
                                             -0.583017   data arrival time
---------------------------------------------------------------------------------------------
                                              0.343654   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015125    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001773    0.000887    0.000887 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021810    0.023071    0.055504    0.056390 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023088    0.001085    0.057475 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020651    0.023567    0.065508    0.122983 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023577    0.000909    0.123893 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.013482    0.049734    0.186734    0.310627 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.049754    0.000934    0.311560 v _127_/A (sg13g2_inv_1)
     1    0.005134    0.033849    0.041717    0.353278 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.033853    0.000359    0.353636 ^ output3/A (sg13g2_buf_2)
     1    0.052393    0.113484    0.139734    0.493371 ^ output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.113582    0.002742    0.496113 ^ signB (out)
                                              0.496113   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.496113   data arrival time
---------------------------------------------------------------------------------------------
                                              0.346113   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015125    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001773    0.000887    0.000887 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021810    0.023071    0.055504    0.056390 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023088    0.001085    0.057475 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020651    0.023567    0.065508    0.122983 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023579    0.000982    0.123965 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012265    0.046045    0.183969    0.307935 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.046046    0.000351    0.308285 v fanout54/A (sg13g2_buf_2)
     5    0.028369    0.055758    0.109751    0.418037 v fanout54/X (sg13g2_buf_2)
                                                         net54 (net)
                      0.055814    0.001603    0.419639 v _206_/B (sg13g2_xnor2_1)
     2    0.011438    0.078443    0.100463    0.520103 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.078448    0.000723    0.520825 v _208_/A (sg13g2_xor2_1)
     1    0.003295    0.028554    0.076880    0.597706 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.028554    0.000118    0.597824 v _298_/D (sg13g2_dfrbpq_1)
                                              0.597824   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015125    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001773    0.000887    0.000887 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021810    0.023071    0.055504    0.056390 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023091    0.001196    0.057586 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021894    0.024108    0.066043    0.123629 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024109    0.000549    0.124177 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.274177   clock uncertainty
                                  0.000000    0.274177   clock reconvergence pessimism
                                 -0.036238    0.237939   library hold time
                                              0.237939   data required time
---------------------------------------------------------------------------------------------
                                              0.237939   data required time
                                             -0.597824   data arrival time
---------------------------------------------------------------------------------------------
                                              0.359885   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015125    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001773    0.000887    0.000887 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021810    0.023071    0.055504    0.056390 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023091    0.001196    0.057586 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021894    0.024108    0.066043    0.123629 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024112    0.000578    0.124207 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.020611    0.053948    0.200305    0.324512 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.053971    0.001057    0.325569 ^ _255_/A (sg13g2_nor4_1)
     1    0.003813    0.036374    0.052723    0.378291 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.036374    0.000150    0.378441 v _256_/B2 (sg13g2_a22oi_1)
     1    0.004984    0.066585    0.069428    0.447869 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.066586    0.000335    0.448204 ^ output4/A (sg13g2_buf_2)
     1    0.053809    0.116422    0.156910    0.605114 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.116655    0.004254    0.609368 ^ sine_out[0] (out)
                                              0.609368   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.609368   data arrival time
---------------------------------------------------------------------------------------------
                                              0.459368   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015125    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001773    0.000887    0.000887 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021810    0.023071    0.055504    0.056390 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023091    0.001196    0.057586 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021894    0.024108    0.066043    0.123629 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024112    0.000578    0.124207 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.020611    0.053948    0.200305    0.324512 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.053979    0.001195    0.325707 ^ fanout55/A (sg13g2_buf_8)
     8    0.037104    0.032105    0.086499    0.412206 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.032173    0.000968    0.413174 ^ _281_/A (sg13g2_nor2_1)
     1    0.011009    0.045084    0.053609    0.466783 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.045160    0.001482    0.468264 v output35/A (sg13g2_buf_2)
     1    0.052219    0.088665    0.140351    0.608615 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.088701    0.001668    0.610283 v sine_out[8] (out)
                                              0.610283   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.610283   data arrival time
---------------------------------------------------------------------------------------------
                                              0.460283   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015125    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001773    0.000887    0.000887 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021810    0.023071    0.055504    0.056390 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023091    0.001196    0.057586 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021894    0.024108    0.066043    0.123629 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024112    0.000578    0.124207 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.020611    0.053948    0.200305    0.324512 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.053979    0.001195    0.325707 ^ fanout55/A (sg13g2_buf_8)
     8    0.037104    0.032105    0.086499    0.412206 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.032371    0.002347    0.414553 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.004796    0.043844    0.054847    0.469400 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.043849    0.000351    0.469750 v output15/A (sg13g2_buf_2)
     1    0.054329    0.092474    0.140141    0.609891 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.092793    0.004448    0.614339 v sine_out[1] (out)
                                              0.614339   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.614339   data arrival time
---------------------------------------------------------------------------------------------
                                              0.464339   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015125    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001773    0.000887    0.000887 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021810    0.023071    0.055504    0.056390 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023091    0.001196    0.057586 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021894    0.024108    0.066043    0.123629 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024109    0.000573    0.124202 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009739    0.049011    0.184217    0.308419 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.049013    0.000422    0.308841 ^ fanout67/A (sg13g2_buf_8)
     8    0.051715    0.038831    0.088615    0.397456 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.039524    0.003925    0.401381 ^ _155_/A2 (sg13g2_a221oi_1)
     1    0.004944    0.039534    0.079572    0.480953 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.039535    0.000332    0.481285 v output12/A (sg13g2_buf_2)
     1    0.052096    0.088442    0.137528    0.618812 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.088476    0.001630    0.620442 v sine_out[17] (out)
                                              0.620442   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.620442   data arrival time
---------------------------------------------------------------------------------------------
                                              0.470442   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015125    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001773    0.000887    0.000887 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021810    0.023071    0.055504    0.056390 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023091    0.001196    0.057586 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021894    0.024108    0.066043    0.123629 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024112    0.000578    0.124207 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.020611    0.053948    0.200305    0.324512 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.053952    0.000531    0.325043 ^ fanout58/A (sg13g2_buf_1)
     5    0.020983    0.092824    0.122624    0.447667 ^ fanout58/X (sg13g2_buf_1)
                                                         net58 (net)
                      0.092896    0.001604    0.449270 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.003775    0.032968    0.051392    0.500662 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.032969    0.000148    0.500810 v output16/A (sg13g2_buf_2)
     1    0.052129    0.088446    0.134394    0.635204 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.088481    0.001639    0.636844 v sine_out[20] (out)
                                              0.636844   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.636844   data arrival time
---------------------------------------------------------------------------------------------
                                              0.486844   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015125    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001773    0.000887    0.000887 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021810    0.023071    0.055504    0.056390 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023091    0.001196    0.057586 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021894    0.024108    0.066043    0.123629 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024112    0.000578    0.124207 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.020611    0.053948    0.200305    0.324512 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.053952    0.000531    0.325043 ^ fanout58/A (sg13g2_buf_1)
     5    0.020983    0.092824    0.122624    0.447667 ^ fanout58/X (sg13g2_buf_1)
                                                         net58 (net)
                      0.092896    0.001604    0.449271 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.004728    0.035352    0.054555    0.503826 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.035353    0.000313    0.504140 v output11/A (sg13g2_buf_2)
     1    0.052086    0.088399    0.135504    0.639643 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.088433    0.001627    0.641270 v sine_out[16] (out)
                                              0.641270   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.641270   data arrival time
---------------------------------------------------------------------------------------------
                                              0.491270   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015125    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001773    0.000887    0.000887 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021810    0.023071    0.055504    0.056390 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023091    0.001196    0.057586 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021894    0.024108    0.066043    0.123629 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024112    0.000578    0.124207 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.020611    0.053948    0.200305    0.324512 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.053952    0.000531    0.325043 ^ fanout58/A (sg13g2_buf_1)
     5    0.020983    0.092824    0.122624    0.447667 ^ fanout58/X (sg13g2_buf_1)
                                                         net58 (net)
                      0.092894    0.001576    0.449242 ^ _160_/A (sg13g2_nor2_1)
     1    0.004880    0.027873    0.062384    0.511626 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.027877    0.000309    0.511936 v output14/A (sg13g2_buf_2)
     1    0.052053    0.088296    0.131868    0.643804 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.088368    0.001617    0.645421 v sine_out[19] (out)
                                              0.645421   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.645421   data arrival time
---------------------------------------------------------------------------------------------
                                              0.495421   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015125    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001773    0.000887    0.000887 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021810    0.023071    0.055504    0.056390 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023091    0.001196    0.057586 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021894    0.024108    0.066043    0.123629 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024109    0.000549    0.124177 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.004425    0.029357    0.168840    0.293018 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.029357    0.000329    0.293347 ^ fanout63/A (sg13g2_buf_2)
     5    0.028617    0.068009    0.101911    0.395257 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.068267    0.003389    0.398646 ^ fanout59/A (sg13g2_buf_8)
     8    0.037136    0.032679    0.093241    0.491887 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.033047    0.002774    0.494661 ^ _275_/A (sg13g2_nor2_1)
     1    0.006551    0.032373    0.043479    0.538140 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.032409    0.000653    0.538792 v output30/A (sg13g2_buf_2)
     1    0.052916    0.089623    0.134840    0.673632 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.089710    0.001881    0.675513 v sine_out[3] (out)
                                              0.675513   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.675513   data arrival time
---------------------------------------------------------------------------------------------
                                              0.525513   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015125    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001773    0.000887    0.000887 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021810    0.023071    0.055504    0.056390 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023091    0.001196    0.057586 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021894    0.024108    0.066043    0.123629 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024109    0.000573    0.124202 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009739    0.049011    0.184217    0.308419 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.049013    0.000422    0.308841 ^ fanout67/A (sg13g2_buf_8)
     8    0.051715    0.038831    0.088615    0.397456 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.039832    0.004811    0.402267 ^ fanout64/A (sg13g2_buf_8)
     8    0.031145    0.028899    0.077358    0.479625 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.029010    0.001861    0.481486 ^ _283_/A1 (sg13g2_a21oi_1)
     1    0.004151    0.039668    0.056880    0.538366 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.039669    0.000281    0.538647 v output6/A (sg13g2_buf_2)
     1    0.052120    0.088480    0.137614    0.676261 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.088515    0.001638    0.677899 v sine_out[11] (out)
                                              0.677899   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.677899   data arrival time
---------------------------------------------------------------------------------------------
                                              0.527899   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015125    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001773    0.000887    0.000887 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021810    0.023071    0.055504    0.056390 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023091    0.001196    0.057586 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021894    0.024108    0.066043    0.123629 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024109    0.000573    0.124202 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009739    0.049011    0.184217    0.308419 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.049013    0.000422    0.308841 ^ fanout67/A (sg13g2_buf_8)
     8    0.051715    0.038831    0.088615    0.397456 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.039832    0.004811    0.402267 ^ fanout64/A (sg13g2_buf_8)
     8    0.031145    0.028899    0.077358    0.479625 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.028996    0.001756    0.481381 ^ _280_/A1 (sg13g2_a21oi_1)
     1    0.004340    0.040154    0.057680    0.539061 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.040154    0.000296    0.539357 v output36/A (sg13g2_buf_2)
     1    0.052286    0.088731    0.138001    0.677359 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.088768    0.001687    0.679046 v sine_out[9] (out)
                                              0.679046   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.679046   data arrival time
---------------------------------------------------------------------------------------------
                                              0.529046   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015125    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001773    0.000887    0.000887 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021810    0.023071    0.055504    0.056390 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023091    0.001196    0.057586 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021894    0.024108    0.066043    0.123629 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024109    0.000573    0.124202 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009739    0.049011    0.184217    0.308419 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.049013    0.000422    0.308841 ^ fanout67/A (sg13g2_buf_8)
     8    0.051715    0.038831    0.088615    0.397456 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.039832    0.004811    0.402267 ^ fanout64/A (sg13g2_buf_8)
     8    0.031145    0.028899    0.077358    0.479625 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.028996    0.001752    0.481377 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.004345    0.040170    0.057699    0.539076 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.040171    0.000306    0.539382 v output5/A (sg13g2_buf_2)
     1    0.052812    0.089521    0.138487    0.677869 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.089607    0.001849    0.679718 v sine_out[10] (out)
                                              0.679718   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.679718   data arrival time
---------------------------------------------------------------------------------------------
                                              0.529718   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015125    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001773    0.000887    0.000887 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021810    0.023071    0.055504    0.056390 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023091    0.001196    0.057586 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021894    0.024108    0.066043    0.123629 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024109    0.000573    0.124202 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009739    0.049011    0.184217    0.308419 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.049013    0.000422    0.308841 ^ fanout67/A (sg13g2_buf_8)
     8    0.051715    0.038831    0.088615    0.397456 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.039832    0.004811    0.402267 ^ fanout64/A (sg13g2_buf_8)
     8    0.031145    0.028899    0.077358    0.479625 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.029010    0.001859    0.481484 ^ _139_/A1 (sg13g2_a21oi_1)
     1    0.004995    0.041854    0.060492    0.541976 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.041855    0.000337    0.542313 v output8/A (sg13g2_buf_2)
     1    0.052074    0.088425    0.138627    0.680940 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.088459    0.001623    0.682563 v sine_out[13] (out)
                                              0.682563   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.682563   data arrival time
---------------------------------------------------------------------------------------------
                                              0.532563   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015125    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001773    0.000887    0.000887 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021810    0.023071    0.055504    0.056390 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023091    0.001196    0.057586 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021894    0.024108    0.066043    0.123629 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024109    0.000573    0.124202 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009739    0.049011    0.184217    0.308419 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.049013    0.000422    0.308841 ^ fanout67/A (sg13g2_buf_8)
     8    0.051715    0.038831    0.088615    0.397456 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.039748    0.004583    0.402039 ^ _156_/A_N (sg13g2_nand2b_1)
     2    0.009215    0.048392    0.084904    0.486943 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.048401    0.000651    0.487594 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.003684    0.035617    0.059964    0.547558 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.035618    0.000261    0.547820 v output23/A (sg13g2_buf_2)
     1    0.053378    0.090971    0.135346    0.683166 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.091247    0.004104    0.687269 v sine_out[27] (out)
                                              0.687269   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.687269   data arrival time
---------------------------------------------------------------------------------------------
                                              0.537269   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015125    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001773    0.000887    0.000887 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021810    0.023071    0.055504    0.056390 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023091    0.001196    0.057586 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021894    0.024108    0.066043    0.123629 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024109    0.000573    0.124202 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009739    0.049011    0.184217    0.308419 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.049013    0.000422    0.308841 ^ fanout67/A (sg13g2_buf_8)
     8    0.051715    0.038831    0.088615    0.397456 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.039283    0.003105    0.400561 ^ fanout66/A (sg13g2_buf_8)
     8    0.034579    0.030316    0.078218    0.478778 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030507    0.001878    0.480656 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.003776    0.041788    0.062339    0.542995 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.041788    0.000149    0.543144 v output29/A (sg13g2_buf_2)
     1    0.054964    0.093423    0.139702    0.682846 v output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.093772    0.004675    0.687521 v sine_out[32] (out)
                                              0.687521   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.687521   data arrival time
---------------------------------------------------------------------------------------------
                                              0.537521   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015125    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001773    0.000887    0.000887 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021810    0.023071    0.055504    0.056390 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023091    0.001196    0.057586 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021894    0.024108    0.066043    0.123629 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024109    0.000549    0.124177 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.004425    0.029357    0.168840    0.293018 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.029357    0.000329    0.293347 ^ fanout63/A (sg13g2_buf_2)
     5    0.028617    0.068009    0.101911    0.395257 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.068267    0.003389    0.398646 ^ fanout59/A (sg13g2_buf_8)
     8    0.037136    0.032679    0.093241    0.491887 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.033042    0.002750    0.494638 ^ _212_/A (sg13g2_nor2_1)
     2    0.009799    0.041518    0.051530    0.546167 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.041537    0.000361    0.546529 v output26/A (sg13g2_buf_2)
     1    0.053516    0.090587    0.139780    0.686308 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.090687    0.002070    0.688378 v sine_out[2] (out)
                                              0.688378   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.688378   data arrival time
---------------------------------------------------------------------------------------------
                                              0.538378   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015125    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001773    0.000887    0.000887 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021810    0.023071    0.055504    0.056390 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023091    0.001196    0.057586 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021894    0.024108    0.066043    0.123629 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024109    0.000573    0.124202 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009739    0.049011    0.184217    0.308419 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.049013    0.000422    0.308841 ^ fanout67/A (sg13g2_buf_8)
     8    0.051715    0.038831    0.088615    0.397456 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.039748    0.004583    0.402039 ^ _156_/A_N (sg13g2_nand2b_1)
     2    0.009215    0.048392    0.084904    0.486943 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.048401    0.000646    0.487589 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.004303    0.031087    0.069060    0.556649 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.031088    0.000313    0.556962 v output13/A (sg13g2_buf_2)
     1    0.052455    0.088921    0.133784    0.690746 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.089000    0.001739    0.692484 v sine_out[18] (out)
                                              0.692484   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.692484   data arrival time
---------------------------------------------------------------------------------------------
                                              0.542484   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015125    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001773    0.000887    0.000887 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021810    0.023071    0.055504    0.056390 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023091    0.001196    0.057586 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021894    0.024108    0.066043    0.123629 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024112    0.000578    0.124207 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.020611    0.053948    0.200305    0.324512 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.053979    0.001195    0.325707 ^ fanout55/A (sg13g2_buf_8)
     8    0.037104    0.032105    0.086499    0.412206 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.032395    0.002474    0.414680 ^ _130_/B (sg13g2_nor2_1)
     2    0.013012    0.048467    0.055264    0.469944 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.048473    0.000449    0.470394 v _284_/A (sg13g2_and2_1)
     1    0.007138    0.032240    0.084439    0.554833 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.032256    0.000669    0.555501 v output7/A (sg13g2_buf_2)
     1    0.052860    0.090156    0.133313    0.688815 v output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.090406    0.003892    0.692707 v sine_out[12] (out)
                                              0.692707   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.692707   data arrival time
---------------------------------------------------------------------------------------------
                                              0.542707   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015125    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001773    0.000887    0.000887 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021810    0.023071    0.055504    0.056390 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023088    0.001085    0.057475 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020651    0.023567    0.065508    0.122983 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023579    0.000990    0.123974 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.010484    0.051824    0.185903    0.309877 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.051839    0.000857    0.310735 ^ fanout71/A (sg13g2_buf_8)
     8    0.050261    0.038235    0.089357    0.400092 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.039326    0.004972    0.405064 ^ fanout70/A (sg13g2_buf_8)
     8    0.037358    0.031619    0.079595    0.484659 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.031717    0.001076    0.485734 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.005704    0.052492    0.070989    0.556723 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.052493    0.000395    0.557118 v output28/A (sg13g2_buf_2)
     1    0.053698    0.090935    0.145228    0.702346 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.091039    0.002126    0.704472 v sine_out[31] (out)
                                              0.704472   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.704472   data arrival time
---------------------------------------------------------------------------------------------
                                              0.554472   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015125    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001773    0.000887    0.000887 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021810    0.023071    0.055504    0.056390 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023091    0.001196    0.057586 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021894    0.024108    0.066043    0.123629 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024112    0.000578    0.124207 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.020611    0.053948    0.200305    0.324512 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.053979    0.001195    0.325707 ^ fanout55/A (sg13g2_buf_8)
     8    0.037104    0.032105    0.086499    0.412206 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.032395    0.002474    0.414680 ^ _130_/B (sg13g2_nor2_1)
     2    0.013012    0.048467    0.055264    0.469944 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.048506    0.001142    0.471086 v _136_/B (sg13g2_nand2b_2)
     4    0.017779    0.049140    0.054643    0.525730 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.049152    0.000623    0.526353 ^ _278_/A (sg13g2_nor2_1)
     1    0.003829    0.028186    0.042918    0.569271 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.028187    0.000149    0.569420 v output33/A (sg13g2_buf_2)
     1    0.052771    0.089991    0.131271    0.700692 v output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.090237    0.003861    0.704553 v sine_out[6] (out)
                                              0.704553   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.704553   data arrival time
---------------------------------------------------------------------------------------------
                                              0.554553   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015125    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001773    0.000887    0.000887 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021810    0.023071    0.055504    0.056390 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023088    0.001085    0.057475 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020651    0.023567    0.065508    0.122983 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023579    0.000990    0.123974 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.010484    0.051824    0.185903    0.309877 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.051839    0.000857    0.310735 ^ fanout71/A (sg13g2_buf_8)
     8    0.050261    0.038235    0.089357    0.400092 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.039224    0.004707    0.404798 ^ _140_/B (sg13g2_nor2_2)
     5    0.026227    0.049147    0.060737    0.465535 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.049161    0.000701    0.466236 v _169_/A (sg13g2_nand2_1)
     1    0.004733    0.034292    0.042980    0.509215 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.034292    0.000195    0.509410 ^ _170_/B (sg13g2_nand2_1)
     1    0.005559    0.043208    0.059327    0.568737 v _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.043211    0.000375    0.569112 v output20/A (sg13g2_buf_2)
     1    0.053514    0.091232    0.139116    0.708227 v output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.091515    0.004160    0.712388 v sine_out[24] (out)
                                              0.712388   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.712388   data arrival time
---------------------------------------------------------------------------------------------
                                              0.562388   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015125    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001773    0.000887    0.000887 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021810    0.023071    0.055504    0.056390 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023091    0.001196    0.057586 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021894    0.024108    0.066043    0.123629 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024112    0.000578    0.124207 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.020611    0.053948    0.200305    0.324512 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.053979    0.001195    0.325707 ^ fanout55/A (sg13g2_buf_8)
     8    0.037104    0.032105    0.086499    0.412206 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.032395    0.002474    0.414680 ^ _130_/B (sg13g2_nor2_1)
     2    0.013012    0.048467    0.055264    0.469944 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.048506    0.001142    0.471086 v _136_/B (sg13g2_nand2b_2)
     4    0.017779    0.049140    0.054643    0.525730 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.049153    0.000633    0.526363 ^ _277_/A (sg13g2_nor2_1)
     1    0.006099    0.034129    0.048812    0.575175 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.034147    0.000556    0.575731 v output32/A (sg13g2_buf_2)
     1    0.052770    0.090033    0.134135    0.709866 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.090280    0.003869    0.713735 v sine_out[5] (out)
                                              0.713735   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.713735   data arrival time
---------------------------------------------------------------------------------------------
                                              0.563735   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015125    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001773    0.000887    0.000887 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021810    0.023071    0.055504    0.056390 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023091    0.001196    0.057586 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021894    0.024108    0.066043    0.123629 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024109    0.000573    0.124202 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009453    0.037759    0.177397    0.301599 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.037763    0.000409    0.302007 v fanout67/A (sg13g2_buf_8)
     8    0.050335    0.034035    0.087715    0.389722 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.035042    0.004499    0.394221 v _151_/B (sg13g2_nand2_2)
     5    0.020615    0.051274    0.059107    0.453328 ^ _151_/Y (sg13g2_nand2_2)
                                                         _117_ (net)
                      0.051284    0.000579    0.453907 ^ _166_/B (sg13g2_nor2_1)
     1    0.004148    0.025976    0.039484    0.493391 v _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.025977    0.000304    0.493696 v _167_/B (sg13g2_nor2_1)
     1    0.005365    0.061449    0.063513    0.557209 ^ _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.061472    0.000359    0.557567 ^ output19/A (sg13g2_buf_2)
     1    0.052560    0.113899    0.152905    0.710472 ^ output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.114092    0.003828    0.714300 ^ sine_out[23] (out)
                                              0.714300   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.714300   data arrival time
---------------------------------------------------------------------------------------------
                                              0.564300   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015125    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001773    0.000887    0.000887 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021810    0.023071    0.055504    0.056390 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023091    0.001196    0.057586 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021894    0.024108    0.066043    0.123629 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024112    0.000578    0.124207 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.020611    0.053948    0.200305    0.324512 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.053979    0.001195    0.325707 ^ fanout55/A (sg13g2_buf_8)
     8    0.037104    0.032105    0.086499    0.412206 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.032395    0.002474    0.414680 ^ _130_/B (sg13g2_nor2_1)
     2    0.013012    0.048467    0.055264    0.469944 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.048506    0.001142    0.471086 v _136_/B (sg13g2_nand2b_2)
     4    0.017779    0.049140    0.054643    0.525730 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.049153    0.000643    0.526373 ^ _279_/A (sg13g2_nor2_1)
     1    0.006963    0.036495    0.051030    0.577403 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.036531    0.000679    0.578082 v output34/A (sg13g2_buf_2)
     1    0.052076    0.088391    0.136062    0.714144 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.088425    0.001624    0.715768 v sine_out[7] (out)
                                              0.715768   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.715768   data arrival time
---------------------------------------------------------------------------------------------
                                              0.565768   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015125    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001773    0.000887    0.000887 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021810    0.023071    0.055504    0.056390 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023091    0.001196    0.057586 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021894    0.024108    0.066043    0.123629 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024112    0.000578    0.124207 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.020611    0.053948    0.200305    0.324512 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.053979    0.001195    0.325707 ^ fanout55/A (sg13g2_buf_8)
     8    0.037104    0.032105    0.086499    0.412206 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.032395    0.002474    0.414680 ^ _130_/B (sg13g2_nor2_1)
     2    0.013012    0.048467    0.055264    0.469944 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.048506    0.001142    0.471086 v _136_/B (sg13g2_nand2b_2)
     4    0.017779    0.049140    0.054643    0.525730 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.049154    0.000660    0.526390 ^ _276_/A (sg13g2_nor2_1)
     1    0.007012    0.036632    0.051155    0.577544 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.036669    0.000688    0.578232 v output31/A (sg13g2_buf_2)
     1    0.052256    0.088662    0.136294    0.714526 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.088698    0.001678    0.716204 v sine_out[4] (out)
                                              0.716204   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.716204   data arrival time
---------------------------------------------------------------------------------------------
                                              0.566204   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015125    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001773    0.000887    0.000887 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021810    0.023071    0.055504    0.056390 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023088    0.001085    0.057475 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020651    0.023567    0.065508    0.122983 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023569    0.000533    0.123517 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002305    0.021831    0.162492    0.286008 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.021831    0.000080    0.286089 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010254    0.060658    0.378476    0.664565 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.060658    0.000846    0.665411 ^ fanout76/A (sg13g2_buf_8)
     7    0.044401    0.035613    0.091919    0.757330 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.035931    0.002339    0.759670 ^ _128_/A (sg13g2_inv_2)
     5    0.027274    0.050605    0.053942    0.813612 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.050835    0.002821    0.816433 v _293_/D (sg13g2_dfrbpq_1)
                                              0.816433   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015125    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001773    0.000887    0.000887 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021810    0.023071    0.055504    0.056390 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023088    0.001085    0.057475 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020651    0.023567    0.065508    0.122983 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023569    0.000533    0.123517 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273517   clock uncertainty
                                  0.000000    0.273517   clock reconvergence pessimism
                                 -0.043412    0.230104   library hold time
                                              0.230104   data required time
---------------------------------------------------------------------------------------------
                                              0.230104   data required time
                                             -0.816433   data arrival time
---------------------------------------------------------------------------------------------
                                              0.586328   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015125    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001773    0.000887    0.000887 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021810    0.023071    0.055504    0.056390 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023091    0.001196    0.057586 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021894    0.024108    0.066043    0.123629 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024109    0.000573    0.124202 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009739    0.049011    0.184217    0.308419 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.049013    0.000422    0.308841 ^ fanout67/A (sg13g2_buf_8)
     8    0.051715    0.038831    0.088615    0.397456 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.039283    0.003105    0.400561 ^ fanout66/A (sg13g2_buf_8)
     8    0.034579    0.030316    0.078218    0.478778 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030592    0.002335    0.481113 ^ _135_/B (sg13g2_nor2_1)
     1    0.004615    0.023348    0.034059    0.515172 v _135_/Y (sg13g2_nor2_1)
                                                         _105_ (net)
                      0.023354    0.000336    0.515507 v _174_/A (sg13g2_nand2_1)
     1    0.004064    0.026597    0.032843    0.548350 ^ _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.026598    0.000310    0.548661 ^ _175_/B (sg13g2_nand2_1)
     1    0.004134    0.034956    0.050673    0.599334 v _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.034958    0.000305    0.599638 v output22/A (sg13g2_buf_2)
     1    0.053313    0.090236    0.136424    0.736062 v output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.090332    0.002007    0.738069 v sine_out[26] (out)
                                              0.738069   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.738069   data arrival time
---------------------------------------------------------------------------------------------
                                              0.588069   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015125    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001773    0.000887    0.000887 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021810    0.023071    0.055504    0.056390 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023091    0.001196    0.057586 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021894    0.024108    0.066043    0.123629 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024112    0.000578    0.124207 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.020611    0.053948    0.200305    0.324512 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.053979    0.001195    0.325707 ^ fanout55/A (sg13g2_buf_8)
     8    0.037104    0.032105    0.086499    0.412206 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.032355    0.002255    0.414461 ^ _143_/A (sg13g2_nor2_1)
     2    0.009167    0.039725    0.049727    0.464188 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.039743    0.000303    0.464491 v _144_/B (sg13g2_nand2_1)
     2    0.008301    0.047384    0.055628    0.520119 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.047391    0.000438    0.520557 ^ _145_/B (sg13g2_nand2_1)
     1    0.008829    0.062014    0.077716    0.598273 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.062048    0.001160    0.599433 v output9/A (sg13g2_buf_2)
     1    0.052108    0.088618    0.148392    0.747825 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.088652    0.001634    0.749459 v sine_out[14] (out)
                                              0.749459   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.749459   data arrival time
---------------------------------------------------------------------------------------------
                                              0.599459   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015125    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001773    0.000887    0.000887 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021810    0.023071    0.055504    0.056390 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023091    0.001196    0.057586 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021894    0.024108    0.066043    0.123629 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024109    0.000573    0.124202 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009739    0.049011    0.184217    0.308419 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.049013    0.000422    0.308841 ^ fanout67/A (sg13g2_buf_8)
     8    0.051715    0.038831    0.088615    0.397456 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.039471    0.003755    0.401211 ^ _178_/A1 (sg13g2_a21oi_1)
     1    0.005544    0.026441    0.067073    0.468284 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.026462    0.000415    0.468699 v _179_/B (sg13g2_nand2_1)
     2    0.012160    0.061389    0.061060    0.529759 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.061434    0.001321    0.531081 ^ _180_/B (sg13g2_nand2_1)
     1    0.006752    0.052316    0.074100    0.605181 v _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.052317    0.000294    0.605475 v output24/A (sg13g2_buf_2)
     1    0.053559    0.090726    0.145016    0.750491 v output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.090827    0.002084    0.752575 v sine_out[28] (out)
                                              0.752575   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.752575   data arrival time
---------------------------------------------------------------------------------------------
                                              0.602575   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015125    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001773    0.000887    0.000887 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021810    0.023071    0.055504    0.056390 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023091    0.001196    0.057586 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021894    0.024108    0.066043    0.123629 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024109    0.000573    0.124202 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009739    0.049011    0.184217    0.308419 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.049013    0.000422    0.308841 ^ fanout67/A (sg13g2_buf_8)
     8    0.051715    0.038831    0.088615    0.397456 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.039283    0.003105    0.400561 ^ fanout66/A (sg13g2_buf_8)
     8    0.034579    0.030316    0.078218    0.478778 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030384    0.001035    0.479813 ^ _183_/A (sg13g2_and2_1)
     2    0.006909    0.040365    0.089245    0.569058 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.040366    0.000215    0.569273 ^ _186_/A1 (sg13g2_a21oi_1)
     1    0.003875    0.029918    0.060208    0.629482 v _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.029919    0.000150    0.629632 v output27/A (sg13g2_buf_2)
     1    0.053452    0.090409    0.134121    0.763752 v output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.090508    0.002049    0.765801 v sine_out[30] (out)
                                              0.765801   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.765801   data arrival time
---------------------------------------------------------------------------------------------
                                              0.615801   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015125    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001773    0.000887    0.000887 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021810    0.023071    0.055504    0.056390 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023091    0.001196    0.057586 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021894    0.024108    0.066043    0.123629 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024109    0.000573    0.124202 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009739    0.049011    0.184217    0.308419 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.049013    0.000422    0.308841 ^ fanout67/A (sg13g2_buf_8)
     8    0.051715    0.038831    0.088615    0.397456 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.039283    0.003105    0.400561 ^ fanout66/A (sg13g2_buf_8)
     8    0.034579    0.030316    0.078218    0.478778 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030384    0.001035    0.479813 ^ _183_/A (sg13g2_and2_1)
     2    0.006909    0.040365    0.089245    0.569058 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.040366    0.000209    0.569268 ^ _184_/A2 (sg13g2_a21oi_1)
     1    0.003707    0.029491    0.063437    0.632704 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.029491    0.000142    0.632846 v output25/A (sg13g2_buf_2)
     1    0.053313    0.090198    0.133788    0.766634 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.090294    0.002007    0.768641 v sine_out[29] (out)
                                              0.768641   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.768641   data arrival time
---------------------------------------------------------------------------------------------
                                              0.618641   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015125    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001773    0.000887    0.000887 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021810    0.023071    0.055504    0.056390 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023091    0.001196    0.057586 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021894    0.024108    0.066043    0.123629 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024112    0.000578    0.124207 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.020611    0.053948    0.200305    0.324512 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.053979    0.001195    0.325707 ^ fanout55/A (sg13g2_buf_8)
     8    0.037104    0.032105    0.086499    0.412206 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.032355    0.002255    0.414461 ^ _143_/A (sg13g2_nor2_1)
     2    0.009167    0.039725    0.049727    0.464188 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.039742    0.000276    0.464464 v _147_/A (sg13g2_nand2_1)
     2    0.015502    0.073990    0.072700    0.537164 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.074053    0.001778    0.538942 ^ _149_/B (sg13g2_nand2_1)
     1    0.008974    0.065473    0.088428    0.627370 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.065514    0.000847    0.628217 v output10/A (sg13g2_buf_2)
     1    0.052948    0.090483    0.149431    0.777648 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.090775    0.003921    0.781569 v sine_out[15] (out)
                                              0.781569   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.781569   data arrival time
---------------------------------------------------------------------------------------------
                                              0.631569   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015125    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001773    0.000887    0.000887 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021810    0.023071    0.055504    0.056390 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023091    0.001196    0.057586 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021894    0.024108    0.066043    0.123629 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024109    0.000573    0.124202 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009453    0.037759    0.177397    0.301599 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.037763    0.000409    0.302007 v fanout67/A (sg13g2_buf_8)
     8    0.050335    0.034035    0.087715    0.389722 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.034523    0.003015    0.392737 v fanout66/A (sg13g2_buf_8)
     8    0.033931    0.027890    0.081452    0.474189 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.028023    0.001820    0.476009 v _150_/B (sg13g2_and2_1)
     3    0.011011    0.043686    0.090784    0.566793 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.043695    0.000611    0.567404 v _165_/A1 (sg13g2_a21oi_1)
     1    0.003644    0.043982    0.070910    0.638313 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.043983    0.000271    0.638584 ^ output18/A (sg13g2_buf_2)
     1    0.052782    0.114430    0.144491    0.783076 ^ output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.114629    0.003903    0.786979 ^ sine_out[22] (out)
                                              0.786979   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.786979   data arrival time
---------------------------------------------------------------------------------------------
                                              0.636979   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015125    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001773    0.000887    0.000887 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021810    0.023071    0.055504    0.056390 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023091    0.001196    0.057586 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021894    0.024108    0.066043    0.123629 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024109    0.000573    0.124202 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009739    0.049011    0.184217    0.308419 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.049013    0.000422    0.308841 ^ fanout67/A (sg13g2_buf_8)
     8    0.051715    0.038831    0.088615    0.397456 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.039283    0.003105    0.400561 ^ fanout66/A (sg13g2_buf_8)
     8    0.034579    0.030316    0.078218    0.478778 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030504    0.001862    0.480641 ^ _150_/B (sg13g2_and2_1)
     3    0.010843    0.055318    0.105597    0.586238 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.055318    0.000292    0.586530 ^ _164_/A1 (sg13g2_a21oi_1)
     1    0.004015    0.030350    0.066739    0.653270 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.030350    0.000156    0.653425 v output17/A (sg13g2_buf_2)
     1    0.052882    0.090179    0.132369    0.785794 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.090434    0.003930    0.789724 v sine_out[21] (out)
                                              0.789724   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.789724   data arrival time
---------------------------------------------------------------------------------------------
                                              0.639724   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015125    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001773    0.000887    0.000887 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021810    0.023071    0.055504    0.056390 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023088    0.001085    0.057475 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020651    0.023567    0.065508    0.122983 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023579    0.000990    0.123974 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.010198    0.039885    0.178733    0.302707 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.039905    0.000831    0.303538 v fanout71/A (sg13g2_buf_8)
     8    0.048600    0.033445    0.088094    0.391632 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.034604    0.004784    0.396417 v fanout70/A (sg13g2_buf_8)
     8    0.036182    0.028631    0.082536    0.478953 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.028716    0.001308    0.480261 v _146_/B1 (sg13g2_o21ai_1)
     4    0.019401    0.103852    0.094621    0.574882 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.103864    0.000932    0.575814 ^ _171_/A (sg13g2_nand2_1)
     1    0.005810    0.050963    0.078623    0.654438 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.050966    0.000434    0.654872 v _172_/B (sg13g2_nand2_1)
     1    0.005527    0.039435    0.051397    0.706268 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.039448    0.000404    0.706672 ^ output21/A (sg13g2_buf_2)
     1    0.053459    0.115591    0.144469    0.851141 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.115645    0.002054    0.853195 ^ sine_out[25] (out)
                                              0.853195   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.853195   data arrival time
---------------------------------------------------------------------------------------------
                                              0.703195   slack (MET)



