
---------- Begin Simulation Statistics ----------
final_tick                                 1155197200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 182688                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406860                       # Number of bytes of host memory used
host_op_rate                                   323790                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.42                       # Real time elapsed on the host
host_tick_rate                               93007762                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2269050                       # Number of instructions simulated
sim_ops                                       4021610                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001155                       # Number of seconds simulated
sim_ticks                                  1155197200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               471764                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 10                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24515                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            495091                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             254289                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          471764                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           217475                       # Number of indirect misses.
system.cpu.branchPred.lookups                  528135                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   14761                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12324                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2599754                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2049897                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24629                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     383903                       # Number of branches committed
system.cpu.commit.bw_lim_events                672996                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             760                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          890984                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2269050                       # Number of instructions committed
system.cpu.commit.committedOps                4021610                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2482749                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.619821                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.733819                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1171277     47.18%     47.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       196269      7.91%     55.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       193264      7.78%     62.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       248943     10.03%     72.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       672996     27.11%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2482749                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     100153                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                12819                       # Number of function calls committed.
system.cpu.commit.int_insts                   3945643                       # Number of committed integer instructions.
system.cpu.commit.loads                        546506                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        22615      0.56%      0.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3137800     78.02%     78.59% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2424      0.06%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            38160      0.95%     79.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3924      0.10%     79.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1248      0.03%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6274      0.16%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           15441      0.38%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           16358      0.41%     80.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          15879      0.39%     81.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1242      0.03%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          524040     13.03%     94.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         200384      4.98%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        22466      0.56%     99.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        13355      0.33%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4021610                       # Class of committed instruction
system.cpu.commit.refs                         760245                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2269050                       # Number of Instructions Simulated
system.cpu.committedOps                       4021610                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.272777                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.272777                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8233                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34595                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        50361                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4535                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1029254                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                5130898                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   324808                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1256064                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24695                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 90576                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      630548                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2002                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      233517                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           167                       # TLB misses on write requests
system.cpu.fetch.Branches                      528135                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    265965                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2342784                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4717                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        3042299                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  158                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            8                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           766                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   49390                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.182873                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             356986                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             269050                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.053430                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2725397                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.984813                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.929662                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1259104     46.20%     46.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    81014      2.97%     49.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    64264      2.36%     51.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    84198      3.09%     54.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1236817     45.38%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2725397                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    165166                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    89770                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    237860400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    237860000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    237860000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    237860000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    237860000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    237860000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8948400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8948000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       680400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       680400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       680000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       680000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      6131600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      6305200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      6497200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      6316000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     87768000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     87767200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     87708400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     87812400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1824083600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          162597                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                29129                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   414156                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.576927                       # Inst execution rate
system.cpu.iew.exec_refs                       864626                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     233504                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  695582                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                661859                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                958                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               545                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               243839                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4912550                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                631122                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34848                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4554157                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3408                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9058                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24695                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15343                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           620                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            47083                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          262                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           78                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       115351                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        30099                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             78                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20888                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8241                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   6295603                       # num instructions consuming a value
system.cpu.iew.wb_count                       4531945                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.569227                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3583630                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.569236                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4538957                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  7032167                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3872174                       # number of integer regfile writes
system.cpu.ipc                               0.785684                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.785684                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             28796      0.63%      0.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3567903     77.75%     78.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2458      0.05%     78.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 42283      0.92%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                5508      0.12%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1294      0.03%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6929      0.15%     79.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                19196      0.42%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                18220      0.40%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               16467      0.36%     80.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2313      0.05%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               612756     13.35%     94.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              221495      4.83%     99.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           28713      0.63%     99.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          14678      0.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4589009                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  117454                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              236251                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       113914                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             161193                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4442759                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           11685357                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4418031                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5642363                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4911410                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4589009                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1140                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          890929                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18197                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            380                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1329753                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2725397                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.683795                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.671287                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1178788     43.25%     43.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              186232      6.83%     50.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              329189     12.08%     62.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              380353     13.96%     76.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              650835     23.88%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2725397                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.588995                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      266097                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           386                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              9634                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             5547                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               661859                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              243839                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1731606                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                          2887994                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     57                       # Number of system calls
system.cpu.rename.BlockCycles                  843657                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5387345                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               54                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  47702                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   376105                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  14693                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4962                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              13177563                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                5055086                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6791622                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1286562                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  73138                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24695                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                173819                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1404251                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            202858                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7987847                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          20559                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                902                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    211732                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            954                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6722347                       # The number of ROB reads
system.cpu.rob.rob_writes                    10068744                       # The number of ROB writes
system.cpu.timesIdled                            1621                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18604                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          438                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38488                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              438                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          684                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            684                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              100                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9471                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23062                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1155197200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12248                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1349                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8122                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1343                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1343                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12248                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36653                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36653                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36653                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       956160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       956160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  956160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13591                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13591    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13591                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11409386                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29509914                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.6                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1155197200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17776                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4142                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24018                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                962                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2108                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2108                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17776                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8369                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49998                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   58367                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       184000                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1267008                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1451008                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10523                       # Total snoops (count)
system.l2bus.snoopTraffic                       86656                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30402                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014835                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.120892                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29951     98.52%     98.52% # Request fanout histogram
system.l2bus.snoop_fanout::1                      451      1.48%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30402                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20410398                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19071404                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3451998                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1155197200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1155197200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       262369                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           262369                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       262369                       # number of overall hits
system.cpu.icache.overall_hits::total          262369                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3595                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3595                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3595                       # number of overall misses
system.cpu.icache.overall_misses::total          3595                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    179391200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    179391200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    179391200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    179391200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       265964                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       265964                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       265964                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       265964                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013517                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013517                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013517                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013517                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49900.194715                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49900.194715                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49900.194715                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49900.194715                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           66                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           22                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.icache.writebacks::total                 2                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          719                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          719                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          719                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          719                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2876                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2876                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2876                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2876                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    143440800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    143440800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    143440800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    143440800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010813                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010813                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010813                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010813                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49875.104312                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49875.104312                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49875.104312                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49875.104312                       # average overall mshr miss latency
system.cpu.icache.replacements                   2620                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       262369                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          262369                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3595                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3595                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    179391200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    179391200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       265964                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       265964                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013517                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013517                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49900.194715                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49900.194715                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          719                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          719                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2876                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2876                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    143440800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    143440800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010813                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010813                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49875.104312                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49875.104312                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1155197200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1155197200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.619989                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              245955                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2620                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             93.875954                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.619989                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990703                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990703                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           93                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            534804                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           534804                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1155197200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1155197200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1155197200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       761319                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           761319                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       761319                       # number of overall hits
system.cpu.dcache.overall_hits::total          761319                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34807                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34807                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34807                       # number of overall misses
system.cpu.dcache.overall_misses::total         34807                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1685617199                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1685617199                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1685617199                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1685617199                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       796126                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       796126                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       796126                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       796126                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.043720                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.043720                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.043720                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.043720                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48427.534663                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48427.534663                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48427.534663                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48427.534663                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28770                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          201                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               784                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.696429                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   100.500000                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1782                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2791                       # number of writebacks
system.cpu.dcache.writebacks::total              2791                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22176                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22176                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22176                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22176                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12631                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12631                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12631                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4377                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17008                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    579853199                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    579853199                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    579853199                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    247794084                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    827647283                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015866                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015866                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015866                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021363                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45907.148998                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45907.148998                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45907.148998                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56612.767649                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48662.234419                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15984                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       549719                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          549719                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32660                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32660                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1580692800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1580692800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       582379                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       582379                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.056080                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.056080                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48398.432333                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48398.432333                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22136                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22136                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10524                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10524                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    477951200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    477951200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.018071                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018071                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45415.355378                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45415.355378                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       211600                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         211600                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2147                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2147                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    104924399                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    104924399                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       213747                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       213747                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010045                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010045                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 48870.237075                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48870.237075                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           40                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           40                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2107                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2107                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    101901999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    101901999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009857                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009857                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48363.549597                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48363.549597                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4377                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4377                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    247794084                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    247794084                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56612.767649                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 56612.767649                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1155197200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1155197200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           980.231273                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              637049                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15984                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.855418                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   746.523646                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   233.707627                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.729027                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.228230                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.957257                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          194                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          830                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          146                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          204                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          556                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.189453                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.810547                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1609260                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1609260                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1155197200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             913                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4968                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          945                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6826                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            913                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4968                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          945                       # number of overall hits
system.l2cache.overall_hits::total               6826                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1960                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7661                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3432                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13053                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1960                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7661                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3432                       # number of overall misses
system.l2cache.overall_misses::total            13053                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    132288800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    522663600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    237420012                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    892372412                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    132288800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    522663600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    237420012                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    892372412                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2873                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12629                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4377                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19879                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2873                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12629                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4377                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19879                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.682214                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.606620                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.784099                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.656623                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.682214                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.606620                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.784099                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.656623                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67494.285714                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68223.939433                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69178.325175                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68365.311576                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67494.285714                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68223.939433                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69178.325175                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68365.311576                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    6                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1349                       # number of writebacks
system.l2cache.writebacks::total                 1349                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           12                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           19                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             31                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           12                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           19                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            31                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1960                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7649                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3413                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13022                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1960                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7649                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3413                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          569                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13591                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    116608800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    461088800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    209470031                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    787167631                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    116608800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    461088800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    209470031                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     33947472                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    821115103                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.682214                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.605669                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.779758                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.655063                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.682214                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.605669                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.779758                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.683686                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59494.285714                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60280.925611                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61374.166715                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60449.057825                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59494.285714                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60280.925611                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61374.166715                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59661.637961                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60416.091752                       # average overall mshr miss latency
system.l2cache.replacements                      9556                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2793                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2793                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2793                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2793                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          353                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          353                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          569                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          569                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     33947472                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     33947472                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59661.637961                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59661.637961                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          760                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              760                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1348                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1348                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     92996400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     92996400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2108                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2108                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.639469                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.639469                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68988.427300                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68988.427300                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            5                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            5                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1343                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1343                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     82096400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     82096400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.637097                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.637097                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61129.113924                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61129.113924                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          913                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4208                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          945                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6066                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1960                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6313                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3432                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11705                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    132288800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    429667200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    237420012                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    799376012                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2873                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10521                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4377                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17771                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.682214                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.600038                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.784099                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.658657                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67494.285714                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68060.700143                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69178.325175                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68293.550790                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           19                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           26                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1960                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6306                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3413                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11679                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    116608800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    378992400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    209470031                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    705071231                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.682214                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.599373                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.779758                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.657194                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59494.285714                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60100.285442                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61374.166715                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60370.856323                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1155197200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1155197200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3735.135743                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26018                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9556                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.722687                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    14.753063                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   322.619666                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2345.795521                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   908.771613                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   143.195880                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003602                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.078765                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.572704                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.221868                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.034960                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.911898                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1151                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2945                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           47                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1095                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          346                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2455                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.281006                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.718994                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               321444                       # Number of tag accesses
system.l2cache.tags.data_accesses              321444                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1155197200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          125440                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          489536                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       218432                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        36416                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              869824                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       125440                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         125440                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86336                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86336                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1960                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7649                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3413                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          569                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13591                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1349                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1349                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          108587521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          423768340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    189086331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     31523622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              752965814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     108587521                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         108587521                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        74737023                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              74737023                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        74737023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         108587521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         423768340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    189086331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     31523622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             827702837                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 8865502800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 341829                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407884                       # Number of bytes of host memory used
host_op_rate                                   605327                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    95.27                       # Real time elapsed on the host
host_tick_rate                               80931695                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    32565813                       # Number of instructions simulated
sim_ops                                      57669078                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007710                       # Number of seconds simulated
sim_ticks                                  7710305600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2804244                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6353                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           2804236                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            2797598                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2804244                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             6646                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2804404                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      76                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          186                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 115825478                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 24998951                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              6353                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2790292                       # Number of branches committed
system.cpu.commit.bw_lim_events              11415741                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              28                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           68349                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             30296763                       # Number of instructions committed
system.cpu.commit.committedOps               53647468                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     19255804                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.786041                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.481966                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       276542      1.44%      1.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      7280441     37.81%     39.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       145177      0.75%     40.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       137903      0.72%     40.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     11415741     59.28%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     19255804                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        659                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   45                       # Number of function calls committed.
system.cpu.commit.int_insts                  53641357                       # Number of committed integer instructions.
system.cpu.commit.loads                       2797257                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         5861      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         50575022     94.27%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               60      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             29      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             48      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              44      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              65      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              88      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             44      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            35      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2797063      5.21%     99.50% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         268807      0.50%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          194      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          108      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          53647468                       # Class of committed instruction
system.cpu.commit.refs                        3066172                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    30296763                       # Number of Instructions Simulated
system.cpu.committedOps                      53647468                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.636232                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.636232                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           18                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           17                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           38                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             2                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               3298874                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               53789007                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  2104281                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  11258255                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   6360                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               2605765                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     2803844                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            16                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      269073                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                     2804404                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1339767                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      17925365                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    91                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       30459308                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   12720                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.145489                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1341810                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            2797674                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.580187                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           19273535                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.798359                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.638818                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4057215     21.05%     21.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   406016      2.11%     23.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2655331     13.78%     36.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   402292      2.09%     39.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 11752681     60.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             19273535                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      1162                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      697                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)   3373009600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)   3373010000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)   3373010000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)   3373010000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)   3373009600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)   3373009600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        14400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        14400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        10400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        10400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        10400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        10000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        43200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        42400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        42400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        44000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    307298400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    307298400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    307299600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    307302000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total    21467499200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            2229                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 6401                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2790983                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.784502                       # Inst execution rate
system.cpu.iew.exec_refs                      3072910                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     269073                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   13152                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2804534                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 31                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2060                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               269160                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            53715816                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2803837                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1831                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              53673397                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     13                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   207                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   6360                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   229                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             1144                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         7277                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          246                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              7                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          234                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           6167                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 119316120                       # num instructions consuming a value
system.cpu.iew.wb_count                      53667624                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.400071                       # average fanout of values written-back
system.cpu.iew.wb_producers                  47734975                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.784202                       # insts written-back per cycle
system.cpu.iew.wb_sent                       53672284                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                106253233                       # number of integer regfile reads
system.cpu.int_regfile_writes                50605878                       # number of integer regfile writes
system.cpu.ipc                               1.571754                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.571754                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              6480      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              50595146     94.26%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    72      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  55      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  48      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   58      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  139      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  124      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  56      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 53      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2803599      5.22%     99.50% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              268964      0.50%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             310      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            122      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               53675226                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     971                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1959                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          910                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1673                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               53667775                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          126622116                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     53666714                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          53782499                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   53715784                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  53675226                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  32                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           68349                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                86                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              4                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       218070                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      19273535                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.784919                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.099667                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              274341      1.42%      1.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2602037     13.50%     14.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             4719759     24.49%     39.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             5075921     26.34%     65.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             6601477     34.25%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        19273535                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.784597                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     1339767                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads            267264                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           266237                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2804534                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              269160                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8654703                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     27                       # number of misc regfile writes
system.cpu.numCycles                         19275764                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                   13579                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              75568624                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                2134539                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  3401801                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     54                       # Number of times rename has blocked due to LQ full
system.cpu.rename.RenameLookups             231102254                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               53760839                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            75733797                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  12562881                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    931                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   6360                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               3288063                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   165181                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1717                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        106430234                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            851                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 32                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   6755617                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             34                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     61555880                       # The number of ROB reads
system.cpu.rob.rob_writes                   107449364                       # The number of ROB writes
system.cpu.timesIdled                              23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          111                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            5                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            224                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                5                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           62                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           128                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   7710305600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 54                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            6                       # Transaction distribution
system.membus.trans_dist::CleanEvict               56                       # Transaction distribution
system.membus.trans_dist::ReadExReq                10                       # Transaction distribution
system.membus.trans_dist::ReadExResp               10                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            56                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          192                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          192                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    192                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         4480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         4480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    4480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                66                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      66    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  66                       # Request fanout histogram
system.membus.reqLayer2.occupancy               60806                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy             138494                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   7710305600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 101                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            28                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               147                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 10                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                10                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            103                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          152                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          183                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     335                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         3200                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         5312                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     8512                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                64                       # Total snoops (count)
system.l2bus.snoopTraffic                         384                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                177                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.028249                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.166152                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      172     97.18%     97.18% # Request fanout histogram
system.l2bus.snoop_fanout::1                        5      2.82%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  177                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               73200                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               109990                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               60000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      7710305600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   7710305600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1339670                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1339670                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1339670                       # number of overall hits
system.cpu.icache.overall_hits::total         1339670                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           97                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             97                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           97                       # number of overall misses
system.cpu.icache.overall_misses::total            97                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      3924000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3924000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      3924000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3924000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1339767                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1339767                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1339767                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1339767                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000072                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000072                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000072                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000072                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 40453.608247                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 40453.608247                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 40453.608247                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 40453.608247                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           45                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           45                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           45                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           45                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           52                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           52                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      2347200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2347200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      2347200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2347200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000039                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000039                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000039                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000039                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 45138.461538                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 45138.461538                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 45138.461538                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 45138.461538                       # average overall mshr miss latency
system.cpu.icache.replacements                     50                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1339670                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1339670                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           97                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            97                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      3924000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3924000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1339767                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1339767                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 40453.608247                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 40453.608247                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           45                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           45                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           52                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      2347200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2347200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000039                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000039                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 45138.461538                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 45138.461538                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   7710305600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   7710305600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                1147                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                50                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             22.940000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2679584                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2679584                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7710305600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   7710305600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   7710305600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3071513                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3071513                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3071513                       # number of overall hits
system.cpu.dcache.overall_hits::total         3071513                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           97                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             97                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           97                       # number of overall misses
system.cpu.dcache.overall_misses::total            97                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      3782000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      3782000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      3782000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      3782000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3071610                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3071610                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3071610                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3071610                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000032                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000032                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 38989.690722                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38989.690722                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 38989.690722                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38989.690722                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 4                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           22                       # number of writebacks
system.cpu.dcache.writebacks::total                22                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           45                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           45                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           45                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           45                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           52                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           52                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            9                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      2263600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      2263600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      2263600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       259589                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      2523189                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000017                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000017                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000017                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000020                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 43530.769231                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43530.769231                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 43530.769231                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 28843.222222                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 41363.754098                       # average overall mshr miss latency
system.cpu.dcache.replacements                     61                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2802608                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2802608                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           87                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            87                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      3090800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      3090800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2802695                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2802695                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000031                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 35526.436782                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35526.436782                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           45                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           45                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           42                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1580400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1580400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 37628.571429                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37628.571429                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       268905                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         268905                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           10                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       691200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       691200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       268915                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       268915                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000037                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000037                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        69120                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        69120                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           10                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       683200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       683200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        68320                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        68320                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            9                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            9                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       259589                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       259589                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 28843.222222                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 28843.222222                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   7710305600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   7710305600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               16121                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                61                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            264.278689                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   833.004390                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   190.995610                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.813481                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.186519                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          191                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          833                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          191                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          833                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.186523                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.813477                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6143281                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6143281                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   7710305600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              17                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              24                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            6                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  47                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             17                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             24                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            6                       # number of overall hits
system.l2cache.overall_hits::total                 47                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            35                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            28                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            3                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                66                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           35                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           28                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            3                       # number of overall misses
system.l2cache.overall_misses::total               66                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      2144000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1997200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       201594                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      4342794                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      2144000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1997200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       201594                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      4342794                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           52                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           52                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            9                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             113                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           52                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           52                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            9                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            113                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.673077                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.538462                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.333333                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.584071                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.673077                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.538462                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.333333                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.584071                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 61257.142857                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 71328.571429                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher        67198                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65799.909091                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 61257.142857                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 71328.571429                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher        67198                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65799.909091                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              6                       # number of writebacks
system.l2cache.writebacks::total                    6                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           35                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           28                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            3                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           66                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           35                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           28                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            3                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           66                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1880000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      1773200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       177594                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      3830794                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1880000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      1773200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       177594                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      3830794                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.673077                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.538462                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.333333                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.584071                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.673077                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.538462                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.333333                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.584071                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 53714.285714                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63328.571429                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher        59198                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 58042.333333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 53714.285714                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63328.571429                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        59198                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 58042.333333                       # average overall mshr miss latency
system.l2cache.replacements                        64                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           22                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           22                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           22                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           22                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            3                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_misses::.cpu.data           10                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             10                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       671200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       671200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           10                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           10                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        67120                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        67120                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           10                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           10                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       591200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       591200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        59120                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        59120                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           17                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           24                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            6                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           47                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           35                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           18                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           56                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      2144000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1326000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       201594                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      3671594                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           52                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           42                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            9                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          103                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.673077                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.428571                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.543689                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 61257.142857                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 73666.666667                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher        67198                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 65564.178571                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           35                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           18                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           56                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1880000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1182000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       177594                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      3239594                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.673077                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.428571                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.333333                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.543689                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 53714.285714                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65666.666667                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        59198                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 57849.892857                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   7710305600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   7710305600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    201                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   64                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.140625                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.000294                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1066.974916                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1859.011978                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   984.011308                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   146.001504                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009766                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.260492                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.453860                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.240237                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.035645                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1132                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2964                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3         1132                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2964                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.276367                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.723633                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1856                       # Number of tag accesses
system.l2cache.tags.data_accesses                1856                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   7710305600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            2112                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1792                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                4096                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         2112                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           2112                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          384                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              384                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               33                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               28                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            3                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   64                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             6                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   6                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             273919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data             232416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher        24902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                 531237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        273919                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            273919                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           49803                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 49803                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           49803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            273919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data            232416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher        24902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total                581041                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 8893817200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              124185100                       # Simulator instruction rate (inst/s)
host_mem_usage                                4413004                       # Number of bytes of host memory used
host_op_rate                                219869324                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.26                       # Real time elapsed on the host
host_tick_rate                              107857705                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    32588296                       # Number of instructions simulated
sim_ops                                      57715046                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000028                       # Number of seconds simulated
sim_ticks                                    28314400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 8203                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               967                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              7771                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2709                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8203                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             5494                       # Number of indirect misses.
system.cpu.branchPred.lookups                    8737                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     376                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          806                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     30573                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    20294                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               994                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       4896                       # Number of branches committed
system.cpu.commit.bw_lim_events                  7407                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             128                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           20202                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                22483                       # Number of instructions committed
system.cpu.commit.committedOps                  45968                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        42674                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.077190                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.573527                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        26590     62.31%     62.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3512      8.23%     70.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2667      6.25%     76.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2498      5.85%     82.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         7407     17.36%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        42674                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       2780                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  226                       # Number of function calls committed.
system.cpu.commit.int_insts                     44817                       # Number of committed integer instructions.
system.cpu.commit.loads                          6506                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          284      0.62%      0.62% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            34394     74.82%     75.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              20      0.04%     75.48% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              227      0.49%     75.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            141      0.31%     76.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     76.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.49%     76.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     76.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     76.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     76.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     76.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     76.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.23%     77.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             204      0.44%     77.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             308      0.67%     78.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            260      0.57%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            81      0.18%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            5656     12.30%     91.17% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           2649      5.76%     96.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          850      1.85%     98.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          562      1.22%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             45968                       # Class of committed instruction
system.cpu.commit.refs                           9717                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       22483                       # Number of Instructions Simulated
system.cpu.committedOps                         45968                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.148423                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.148423                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           92                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          221                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          398                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            54                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 17308                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  73591                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    11001                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     17827                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1008                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1372                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        8425                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            98                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        3934                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                        8737                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      4317                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         34705                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   372                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          39476                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   30                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           168                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    2016                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.123428                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              12599                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               3085                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.557681                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              48516                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.659267                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.913293                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    26774     55.19%     55.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1069      2.20%     57.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1077      2.22%     59.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1106      2.28%     61.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    18490     38.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                48516                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      3849                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2350                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      2960800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      2960800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      2960800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      2960400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      2960800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      2960800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        57600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        57600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        44400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        44400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        44800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        44800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       131600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       127600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       128800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       128800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1277600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1282400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1281200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1280800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       23696800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           22270                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1208                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     5715                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.824429                       # Inst execution rate
system.cpu.iew.exec_refs                        12318                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       3925                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   10946                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  9406                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                198                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                21                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 4469                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               66161                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  8393                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1489                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 58358                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     32                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   146                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1008                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   211                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              344                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2902                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1258                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             15                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1057                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            151                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     67990                       # num instructions consuming a value
system.cpu.iew.wb_count                         57628                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.611869                       # average fanout of values written-back
system.cpu.iew.wb_producers                     41601                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.814116                       # insts written-back per cycle
system.cpu.iew.wb_sent                          57940                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    82938                       # number of integer regfile reads
system.cpu.int_regfile_writes                   45896                       # number of integer regfile writes
system.cpu.ipc                               0.317619                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.317619                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               605      1.01%      1.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 44410     74.21%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   21      0.04%     75.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   267      0.45%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 200      0.33%     76.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 246      0.41%     76.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     76.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     76.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  140      0.23%     76.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  338      0.56%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  399      0.67%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 294      0.49%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                121      0.20%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 7554     12.62%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                3468      5.79%     97.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1163      1.94%     98.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            619      1.03%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  59845                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    3574                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                7182                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         3387                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               5382                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  55666                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             161402                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        54241                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             80996                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      65864                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     59845                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 297                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           20202                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               376                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            169                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        26656                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         48516                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.233511                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.615099                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               27935     57.58%     57.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3450      7.11%     64.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3865      7.97%     72.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                4399      9.07%     81.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                8867     18.28%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           48516                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.845436                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        4347                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            62                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                86                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              101                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 9406                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                4469                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   24970                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                            70786                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      2                       # Number of system calls
system.cpu.rename.BlockCycles                   12227                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 55649                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    388                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    11940                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    367                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    32                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                179706                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  71061                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               84125                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     18186                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1384                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1008                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  2531                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    28494                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              5410                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           103455                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2624                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                149                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2601                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            163                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       101437                       # The number of ROB reads
system.cpu.rob.rob_writes                      138222                       # The number of ROB writes
system.cpu.timesIdled                             251                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          743                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           53                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1481                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               53                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              4                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          370                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           770                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     28314400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                395                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           20                       # Transaction distribution
system.membus.trans_dist::CleanEvict              350                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 7                       # Transaction distribution
system.membus.trans_dist::ReadExResp                7                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           393                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1172                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1172                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1172                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        27008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        27008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   27008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               400                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     400    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 400                       # Request fanout histogram
system.membus.reqLayer2.occupancy              340054                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy             868446                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.1                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     28314400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 731                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           117                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1037                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  5                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 10                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                10                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            730                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1322                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          900                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2222                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        28224                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        25408                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    53632                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               418                       # Total snoops (count)
system.l2bus.snoopTraffic                        1280                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1158                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.048359                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.214617                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1102     95.16%     95.16% # Request fanout histogram
system.l2bus.snoop_fanout::1                       56      4.84%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1158                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              360000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.3                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               689935                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              529200                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.9                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        28314400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     28314400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         3770                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3770                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3770                       # number of overall hits
system.cpu.icache.overall_hits::total            3770                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          547                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            547                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          547                       # number of overall misses
system.cpu.icache.overall_misses::total           547                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     23150400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     23150400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     23150400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     23150400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4317                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4317                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4317                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4317                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.126708                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.126708                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.126708                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.126708                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 42322.486289                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 42322.486289                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 42322.486289                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 42322.486289                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          107                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          107                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          107                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          107                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          440                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          440                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          440                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          440                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     17872400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     17872400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     17872400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     17872400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.101923                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.101923                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.101923                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.101923                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 40619.090909                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 40619.090909                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 40619.090909                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 40619.090909                       # average overall mshr miss latency
system.cpu.icache.replacements                    441                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3770                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3770                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          547                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           547                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     23150400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     23150400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4317                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4317                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.126708                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.126708                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 42322.486289                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 42322.486289                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          107                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          107                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          440                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          440                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     17872400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     17872400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.101923                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.101923                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 40619.090909                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 40619.090909                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     28314400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     28314400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1362074                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               697                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1954.195122                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           60                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              9075                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             9075                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     28314400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     28314400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     28314400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        10781                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            10781                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        10781                       # number of overall hits
system.cpu.dcache.overall_hits::total           10781                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          478                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            478                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          478                       # number of overall misses
system.cpu.dcache.overall_misses::total           478                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     20112400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     20112400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     20112400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     20112400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        11259                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        11259                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        11259                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        11259                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.042455                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.042455                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.042455                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.042455                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42076.150628                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42076.150628                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42076.150628                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42076.150628                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           42                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           21                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                33                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           97                       # number of writebacks
system.cpu.dcache.writebacks::total                97                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          242                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          242                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          242                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          242                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          236                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          236                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          236                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           64                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          300                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      9088800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9088800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      9088800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3640332                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     12729132                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020961                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020961                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020961                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026645                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 38511.864407                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38511.864407                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 38511.864407                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56880.187500                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42430.440000                       # average overall mshr miss latency
system.cpu.dcache.replacements                    300                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         7573                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            7573                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          468                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           468                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19572000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19572000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         8041                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         8041                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058202                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058202                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41820.512821                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41820.512821                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          242                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          242                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          226                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          226                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8556400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8556400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.028106                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.028106                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 37860.176991                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37860.176991                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3208                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3208                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           10                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       540400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       540400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         3218                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3218                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003108                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003108                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        54040                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        54040                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           10                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       532400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       532400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003108                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003108                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        53240                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        53240                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           64                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           64                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      3640332                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      3640332                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56880.187500                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 56880.187500                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     28314400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     28314400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3207812                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1324                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           2422.818731                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   836.695632                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   187.304368                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.817086                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.182914                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          174                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          850                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          116                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          638                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.169922                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             22818                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            22818                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     28314400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             210                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             120                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           12                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 342                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            210                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            120                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           12                       # number of overall hits
system.l2cache.overall_hits::total                342                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           230                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           116                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           52                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               398                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          230                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          116                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           52                       # number of overall misses
system.l2cache.overall_misses::total              398                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     15574800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      7788400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      3506346                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     26869546                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     15574800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      7788400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      3506346                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     26869546                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          440                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          236                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           64                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             740                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          440                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          236                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           64                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            740                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.522727                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.491525                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.812500                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.537838                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.522727                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.491525                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.812500                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.537838                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67716.521739                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67141.379310                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 67429.730769                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67511.422111                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67716.521739                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67141.379310                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 67429.730769                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67511.422111                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             20                       # number of writebacks
system.l2cache.writebacks::total                   20                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          230                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          116                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           52                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          398                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          230                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          116                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           52                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            3                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          401                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     13726800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      6860400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      3090346                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     23677546                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     13726800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      6860400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3090346                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       161998                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     23839544                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.522727                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.491525                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.812500                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.537838                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.522727                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.491525                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.812500                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.541892                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59681.739130                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59141.379310                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59429.730769                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59491.321608                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59681.739130                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59141.379310                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59429.730769                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 53999.333333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59450.234414                       # average overall mshr miss latency
system.l2cache.replacements                       413                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           97                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           97                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           97                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           97                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           10                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           10                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            3                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       161998                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       161998                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 53999.333333                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 53999.333333                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            3                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                3                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            7                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              7                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       495200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       495200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           10                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           10                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.700000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.700000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 70742.857143                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 70742.857143                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            7                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            7                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       439200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       439200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.700000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.700000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 62742.857143                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 62742.857143                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          210                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          117                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           12                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          339                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          230                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          109                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           52                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          391                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     15574800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      7293200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      3506346                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     26374346                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          440                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          226                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           64                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          730                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.522727                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.482301                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.812500                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.535616                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67716.521739                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 66910.091743                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 67429.730769                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67453.570332                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          230                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          109                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           52                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          391                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     13726800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      6421200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      3090346                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     23238346                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.522727                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.482301                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.812500                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.535616                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59681.739130                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 58910.091743                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59429.730769                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59433.109974                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     28314400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     28314400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  14133                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4509                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.134398                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    44.276919                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1132.765664                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1817.420025                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   959.267381                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   142.270011                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010810                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.276554                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.443706                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.234196                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.034734                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1048                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3048                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           10                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           46                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3          992                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          169                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          188                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2691                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.255859                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                12253                       # Number of tag accesses
system.l2cache.tags.data_accesses               12253                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     28314400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           14784                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            7424                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         3328                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               25728                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        14784                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          14784                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1280                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1280                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              231                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              116                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           52                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            3                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  402                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            20                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  20                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          522137146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          262198740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    117537366                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      6781002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              908654254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     522137146                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         522137146                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        45206679                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              45206679                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        45206679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         522137146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         262198740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    117537366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      6781002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             953860933                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
