{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1444062490390 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1444062490395 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  5 18:28:10 2015 " "Processing started: Mon Oct  5 18:28:10 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1444062490395 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1444062490395 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Counter_irregularities -c Counter_irregularities " "Command: quartus_map --read_settings_files=on --write_settings_files=off Counter_irregularities -c Counter_irregularities" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1444062490397 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1444062490742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/top_counter_verification_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/top_counter_verification_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_counter_verification_5-blocks " "Found design unit 1: top_counter_verification_5-blocks" {  } { { "../vhdl/top_counter_verification_5.vhd" "" { Text "/home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/top_counter_verification_5.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444062491474 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_counter_verification_5 " "Found entity 1: top_counter_verification_5" {  } { { "../vhdl/top_counter_verification_5.vhd" "" { Text "/home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/top_counter_verification_5.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444062491474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444062491474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/counter_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/counter_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_5-rtl " "Found design unit 1: counter_5-rtl" {  } { { "../vhdl/counter_5.vhd" "" { Text "/home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/counter_5.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444062491476 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_5 " "Found entity 1: counter_5" {  } { { "../vhdl/counter_5.vhd" "" { Text "/home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/counter_5.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444062491476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444062491476 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_counter_verification_5 " "Elaborating entity \"top_counter_verification_5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1444062491578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_5 counter_5:inst_counter " "Elaborating entity \"counter_5\" for hierarchy \"counter_5:inst_counter\"" {  } { { "../vhdl/top_counter_verification_5.vhd" "inst_counter" { Text "/home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/top_counter_verification_5.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444062491592 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "q_4_out counter_5.vhd(31) " "VHDL Signal Declaration warning at counter_5.vhd(31): used implicit default value for signal \"q_4_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/counter_5.vhd" "" { Text "/home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/counter_5.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1444062491602 "|top_counter_verification_5|counter_5:inst_counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "delay counter_5.vhd(99) " "VHDL Process Statement warning at counter_5.vhd(99): signal \"delay\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/counter_5.vhd" "" { Text "/home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/counter_5.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1444062491604 "|top_counter_verification_5|counter_5:inst_counter"}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "q_z\[3\] q_3_in counter_5.vhd(99) " "Net \"q_z\[3\]\" at counter_5.vhd(99) is already driven by input port \"q_3_in\", and cannot be driven by another signal" {  } { { "../vhdl/counter_5.vhd" "" { Text "/home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/counter_5.vhd" 99 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Quartus II" 0 -1 1444062491607 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "q_3_in counter_5.vhd(38) " "\"q_3_in\" was declared at counter_5.vhd(38)" {  } { { "../vhdl/counter_5.vhd" "" { Text "/home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/counter_5.vhd" 38 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Quartus II" 0 -1 1444062491607 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "counter_5:inst_counter " "Can't elaborate user hierarchy \"counter_5:inst_counter\"" {  } { { "../vhdl/top_counter_verification_5.vhd" "inst_counter" { Text "/home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/top_counter_verification_5.vhd" 80 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444062491609 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "657 " "Peak virtual memory: 657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1444062491837 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct  5 18:28:11 2015 " "Processing ended: Mon Oct  5 18:28:11 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1444062491837 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1444062491837 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1444062491837 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1444062491837 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 2 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1444062492001 ""}
