Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Oct  9 23:14:49 2022
| Host         : DESKTOP-D78LMBQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: sw0 (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: unitA/delay_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: unit_10hz/CLOCK_flex_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: unit_20khz/CLOCK_flex_reg/Q (HIGH)

 There are 118 register/latch pins with no clock driven by root clock pin: unit_6p25m/CLOCK_flex_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: unit_audio/sclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 271 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.805        0.000                      0                  318        0.264        0.000                      0                  318        4.500        0.000                       0                   147  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.805        0.000                      0                  318        0.264        0.000                      0                  318        4.500        0.000                       0                   147  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.805ns  (required time - arrival time)
  Source:                 unitA/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 1.014ns (21.988%)  route 3.598ns (78.012%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.564     5.085    unitA/baysis_clock_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  unitA/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  unitA/count_reg[4]/Q
                         net (fo=2, routed)           0.815     6.418    unitA/count_reg[4]
    SLICE_X35Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.542 f  unitA/count[0]_i_10/O
                         net (fo=1, routed)           0.401     6.944    unitA/count[0]_i_10_n_0
    SLICE_X35Y42         LUT5 (Prop_lut5_I4_O)        0.124     7.068 f  unitA/count[0]_i_6/O
                         net (fo=1, routed)           1.012     8.080    unitA/count[0]_i_6_n_0
    SLICE_X35Y44         LUT4 (Prop_lut4_I1_O)        0.124     8.204 f  unitA/count[0]_i_3/O
                         net (fo=2, routed)           0.433     8.637    unitA/count[0]_i_3_n_0
    SLICE_X35Y44         LUT2 (Prop_lut2_I1_O)        0.124     8.761 r  unitA/count[0]_i_1/O
                         net (fo=32, routed)          0.936     9.697    unitA/count
    SLICE_X34Y49         FDRE                                         r  unitA/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000    10.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.445    14.786    unitA/baysis_clock_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  unitA/count_reg[28]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y49         FDRE (Setup_fdre_C_R)       -0.524    14.502    unitA/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                  4.805    

Slack (MET) :             4.805ns  (required time - arrival time)
  Source:                 unitA/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 1.014ns (21.988%)  route 3.598ns (78.012%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.564     5.085    unitA/baysis_clock_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  unitA/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  unitA/count_reg[4]/Q
                         net (fo=2, routed)           0.815     6.418    unitA/count_reg[4]
    SLICE_X35Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.542 f  unitA/count[0]_i_10/O
                         net (fo=1, routed)           0.401     6.944    unitA/count[0]_i_10_n_0
    SLICE_X35Y42         LUT5 (Prop_lut5_I4_O)        0.124     7.068 f  unitA/count[0]_i_6/O
                         net (fo=1, routed)           1.012     8.080    unitA/count[0]_i_6_n_0
    SLICE_X35Y44         LUT4 (Prop_lut4_I1_O)        0.124     8.204 f  unitA/count[0]_i_3/O
                         net (fo=2, routed)           0.433     8.637    unitA/count[0]_i_3_n_0
    SLICE_X35Y44         LUT2 (Prop_lut2_I1_O)        0.124     8.761 r  unitA/count[0]_i_1/O
                         net (fo=32, routed)          0.936     9.697    unitA/count
    SLICE_X34Y49         FDRE                                         r  unitA/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000    10.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.445    14.786    unitA/baysis_clock_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  unitA/count_reg[29]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y49         FDRE (Setup_fdre_C_R)       -0.524    14.502    unitA/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                  4.805    

Slack (MET) :             4.805ns  (required time - arrival time)
  Source:                 unitA/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 1.014ns (21.988%)  route 3.598ns (78.012%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.564     5.085    unitA/baysis_clock_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  unitA/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  unitA/count_reg[4]/Q
                         net (fo=2, routed)           0.815     6.418    unitA/count_reg[4]
    SLICE_X35Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.542 f  unitA/count[0]_i_10/O
                         net (fo=1, routed)           0.401     6.944    unitA/count[0]_i_10_n_0
    SLICE_X35Y42         LUT5 (Prop_lut5_I4_O)        0.124     7.068 f  unitA/count[0]_i_6/O
                         net (fo=1, routed)           1.012     8.080    unitA/count[0]_i_6_n_0
    SLICE_X35Y44         LUT4 (Prop_lut4_I1_O)        0.124     8.204 f  unitA/count[0]_i_3/O
                         net (fo=2, routed)           0.433     8.637    unitA/count[0]_i_3_n_0
    SLICE_X35Y44         LUT2 (Prop_lut2_I1_O)        0.124     8.761 r  unitA/count[0]_i_1/O
                         net (fo=32, routed)          0.936     9.697    unitA/count
    SLICE_X34Y49         FDRE                                         r  unitA/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000    10.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.445    14.786    unitA/baysis_clock_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  unitA/count_reg[30]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y49         FDRE (Setup_fdre_C_R)       -0.524    14.502    unitA/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                  4.805    

Slack (MET) :             4.805ns  (required time - arrival time)
  Source:                 unitA/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 1.014ns (21.988%)  route 3.598ns (78.012%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.564     5.085    unitA/baysis_clock_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  unitA/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  unitA/count_reg[4]/Q
                         net (fo=2, routed)           0.815     6.418    unitA/count_reg[4]
    SLICE_X35Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.542 f  unitA/count[0]_i_10/O
                         net (fo=1, routed)           0.401     6.944    unitA/count[0]_i_10_n_0
    SLICE_X35Y42         LUT5 (Prop_lut5_I4_O)        0.124     7.068 f  unitA/count[0]_i_6/O
                         net (fo=1, routed)           1.012     8.080    unitA/count[0]_i_6_n_0
    SLICE_X35Y44         LUT4 (Prop_lut4_I1_O)        0.124     8.204 f  unitA/count[0]_i_3/O
                         net (fo=2, routed)           0.433     8.637    unitA/count[0]_i_3_n_0
    SLICE_X35Y44         LUT2 (Prop_lut2_I1_O)        0.124     8.761 r  unitA/count[0]_i_1/O
                         net (fo=32, routed)          0.936     9.697    unitA/count
    SLICE_X34Y49         FDRE                                         r  unitA/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000    10.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.445    14.786    unitA/baysis_clock_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  unitA/count_reg[31]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y49         FDRE (Setup_fdre_C_R)       -0.524    14.502    unitA/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                  4.805    

Slack (MET) :             4.848ns  (required time - arrival time)
  Source:                 unitA/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 1.014ns (22.206%)  route 3.552ns (77.794%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.564     5.085    unitA/baysis_clock_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  unitA/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  unitA/count_reg[4]/Q
                         net (fo=2, routed)           0.815     6.418    unitA/count_reg[4]
    SLICE_X35Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.542 f  unitA/count[0]_i_10/O
                         net (fo=1, routed)           0.401     6.944    unitA/count[0]_i_10_n_0
    SLICE_X35Y42         LUT5 (Prop_lut5_I4_O)        0.124     7.068 f  unitA/count[0]_i_6/O
                         net (fo=1, routed)           1.012     8.080    unitA/count[0]_i_6_n_0
    SLICE_X35Y44         LUT4 (Prop_lut4_I1_O)        0.124     8.204 f  unitA/count[0]_i_3/O
                         net (fo=2, routed)           0.433     8.637    unitA/count[0]_i_3_n_0
    SLICE_X35Y44         LUT2 (Prop_lut2_I1_O)        0.124     8.761 r  unitA/count[0]_i_1/O
                         net (fo=32, routed)          0.891     9.652    unitA/count
    SLICE_X34Y42         FDRE                                         r  unitA/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000    10.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.443    14.784    unitA/baysis_clock_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  unitA/count_reg[0]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X34Y42         FDRE (Setup_fdre_C_R)       -0.524    14.500    unitA/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -9.652    
  -------------------------------------------------------------------
                         slack                                  4.848    

Slack (MET) :             4.848ns  (required time - arrival time)
  Source:                 unitA/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 1.014ns (22.206%)  route 3.552ns (77.794%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.564     5.085    unitA/baysis_clock_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  unitA/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  unitA/count_reg[4]/Q
                         net (fo=2, routed)           0.815     6.418    unitA/count_reg[4]
    SLICE_X35Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.542 f  unitA/count[0]_i_10/O
                         net (fo=1, routed)           0.401     6.944    unitA/count[0]_i_10_n_0
    SLICE_X35Y42         LUT5 (Prop_lut5_I4_O)        0.124     7.068 f  unitA/count[0]_i_6/O
                         net (fo=1, routed)           1.012     8.080    unitA/count[0]_i_6_n_0
    SLICE_X35Y44         LUT4 (Prop_lut4_I1_O)        0.124     8.204 f  unitA/count[0]_i_3/O
                         net (fo=2, routed)           0.433     8.637    unitA/count[0]_i_3_n_0
    SLICE_X35Y44         LUT2 (Prop_lut2_I1_O)        0.124     8.761 r  unitA/count[0]_i_1/O
                         net (fo=32, routed)          0.891     9.652    unitA/count
    SLICE_X34Y42         FDRE                                         r  unitA/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000    10.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.443    14.784    unitA/baysis_clock_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  unitA/count_reg[1]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X34Y42         FDRE (Setup_fdre_C_R)       -0.524    14.500    unitA/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -9.652    
  -------------------------------------------------------------------
                         slack                                  4.848    

Slack (MET) :             4.848ns  (required time - arrival time)
  Source:                 unitA/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 1.014ns (22.206%)  route 3.552ns (77.794%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.564     5.085    unitA/baysis_clock_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  unitA/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  unitA/count_reg[4]/Q
                         net (fo=2, routed)           0.815     6.418    unitA/count_reg[4]
    SLICE_X35Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.542 f  unitA/count[0]_i_10/O
                         net (fo=1, routed)           0.401     6.944    unitA/count[0]_i_10_n_0
    SLICE_X35Y42         LUT5 (Prop_lut5_I4_O)        0.124     7.068 f  unitA/count[0]_i_6/O
                         net (fo=1, routed)           1.012     8.080    unitA/count[0]_i_6_n_0
    SLICE_X35Y44         LUT4 (Prop_lut4_I1_O)        0.124     8.204 f  unitA/count[0]_i_3/O
                         net (fo=2, routed)           0.433     8.637    unitA/count[0]_i_3_n_0
    SLICE_X35Y44         LUT2 (Prop_lut2_I1_O)        0.124     8.761 r  unitA/count[0]_i_1/O
                         net (fo=32, routed)          0.891     9.652    unitA/count
    SLICE_X34Y42         FDRE                                         r  unitA/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000    10.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.443    14.784    unitA/baysis_clock_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  unitA/count_reg[2]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X34Y42         FDRE (Setup_fdre_C_R)       -0.524    14.500    unitA/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -9.652    
  -------------------------------------------------------------------
                         slack                                  4.848    

Slack (MET) :             4.848ns  (required time - arrival time)
  Source:                 unitA/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 1.014ns (22.206%)  route 3.552ns (77.794%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.564     5.085    unitA/baysis_clock_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  unitA/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  unitA/count_reg[4]/Q
                         net (fo=2, routed)           0.815     6.418    unitA/count_reg[4]
    SLICE_X35Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.542 f  unitA/count[0]_i_10/O
                         net (fo=1, routed)           0.401     6.944    unitA/count[0]_i_10_n_0
    SLICE_X35Y42         LUT5 (Prop_lut5_I4_O)        0.124     7.068 f  unitA/count[0]_i_6/O
                         net (fo=1, routed)           1.012     8.080    unitA/count[0]_i_6_n_0
    SLICE_X35Y44         LUT4 (Prop_lut4_I1_O)        0.124     8.204 f  unitA/count[0]_i_3/O
                         net (fo=2, routed)           0.433     8.637    unitA/count[0]_i_3_n_0
    SLICE_X35Y44         LUT2 (Prop_lut2_I1_O)        0.124     8.761 r  unitA/count[0]_i_1/O
                         net (fo=32, routed)          0.891     9.652    unitA/count
    SLICE_X34Y42         FDRE                                         r  unitA/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000    10.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.443    14.784    unitA/baysis_clock_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  unitA/count_reg[3]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X34Y42         FDRE (Setup_fdre_C_R)       -0.524    14.500    unitA/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -9.652    
  -------------------------------------------------------------------
                         slack                                  4.848    

Slack (MET) :             4.943ns  (required time - arrival time)
  Source:                 unitA/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.473ns  (logic 1.014ns (22.669%)  route 3.459ns (77.331%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.564     5.085    unitA/baysis_clock_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  unitA/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  unitA/count_reg[4]/Q
                         net (fo=2, routed)           0.815     6.418    unitA/count_reg[4]
    SLICE_X35Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.542 f  unitA/count[0]_i_10/O
                         net (fo=1, routed)           0.401     6.944    unitA/count[0]_i_10_n_0
    SLICE_X35Y42         LUT5 (Prop_lut5_I4_O)        0.124     7.068 f  unitA/count[0]_i_6/O
                         net (fo=1, routed)           1.012     8.080    unitA/count[0]_i_6_n_0
    SLICE_X35Y44         LUT4 (Prop_lut4_I1_O)        0.124     8.204 f  unitA/count[0]_i_3/O
                         net (fo=2, routed)           0.433     8.637    unitA/count[0]_i_3_n_0
    SLICE_X35Y44         LUT2 (Prop_lut2_I1_O)        0.124     8.761 r  unitA/count[0]_i_1/O
                         net (fo=32, routed)          0.797     9.558    unitA/count
    SLICE_X34Y48         FDRE                                         r  unitA/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000    10.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.445    14.786    unitA/baysis_clock_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  unitA/count_reg[24]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y48         FDRE (Setup_fdre_C_R)       -0.524    14.502    unitA/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.558    
  -------------------------------------------------------------------
                         slack                                  4.943    

Slack (MET) :             4.943ns  (required time - arrival time)
  Source:                 unitA/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.473ns  (logic 1.014ns (22.669%)  route 3.459ns (77.331%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.564     5.085    unitA/baysis_clock_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  unitA/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  unitA/count_reg[4]/Q
                         net (fo=2, routed)           0.815     6.418    unitA/count_reg[4]
    SLICE_X35Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.542 f  unitA/count[0]_i_10/O
                         net (fo=1, routed)           0.401     6.944    unitA/count[0]_i_10_n_0
    SLICE_X35Y42         LUT5 (Prop_lut5_I4_O)        0.124     7.068 f  unitA/count[0]_i_6/O
                         net (fo=1, routed)           1.012     8.080    unitA/count[0]_i_6_n_0
    SLICE_X35Y44         LUT4 (Prop_lut4_I1_O)        0.124     8.204 f  unitA/count[0]_i_3/O
                         net (fo=2, routed)           0.433     8.637    unitA/count[0]_i_3_n_0
    SLICE_X35Y44         LUT2 (Prop_lut2_I1_O)        0.124     8.761 r  unitA/count[0]_i_1/O
                         net (fo=32, routed)          0.797     9.558    unitA/count
    SLICE_X34Y48         FDRE                                         r  unitA/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000    10.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.445    14.786    unitA/baysis_clock_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  unitA/count_reg[25]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y48         FDRE (Setup_fdre_C_R)       -0.524    14.502    unitA/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.558    
  -------------------------------------------------------------------
                         slack                                  4.943    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 unit_audio/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_audio/count2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.662     1.546    unit_audio/baysis_clock_IBUF_BUFG
    SLICE_X5Y123         FDRE                                         r  unit_audio/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y123         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  unit_audio/count2_reg[11]/Q
                         net (fo=4, routed)           0.120     1.807    unit_audio/count2_reg[11]
    SLICE_X5Y123         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.915 r  unit_audio/count2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.915    unit_audio/count2_reg[8]_i_1_n_4
    SLICE_X5Y123         FDRE                                         r  unit_audio/count2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.933     2.061    unit_audio/baysis_clock_IBUF_BUFG
    SLICE_X5Y123         FDRE                                         r  unit_audio/count2_reg[11]/C
                         clock pessimism             -0.515     1.546    
    SLICE_X5Y123         FDRE (Hold_fdre_C_D)         0.105     1.651    unit_audio/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 unitA/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.562     1.445    unitA/baysis_clock_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  unitA/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  unitA/count_reg[14]/Q
                         net (fo=2, routed)           0.125     1.735    unitA/count_reg[14]
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  unitA/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    unitA/count_reg[12]_i_1_n_5
    SLICE_X34Y45         FDRE                                         r  unitA/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.831     1.958    unitA/baysis_clock_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  unitA/count_reg[14]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.134     1.579    unitA/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 unitA/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.563     1.446    unitA/baysis_clock_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  unitA/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  unitA/count_reg[22]/Q
                         net (fo=2, routed)           0.125     1.736    unitA/count_reg[22]
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  unitA/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    unitA/count_reg[20]_i_1_n_5
    SLICE_X34Y47         FDRE                                         r  unitA/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.832     1.959    unitA/baysis_clock_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  unitA/count_reg[22]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y47         FDRE (Hold_fdre_C_D)         0.134     1.580    unitA/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 unitA/count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.563     1.446    unitA/baysis_clock_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  unitA/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  unitA/count_reg[30]/Q
                         net (fo=2, routed)           0.125     1.736    unitA/count_reg[30]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  unitA/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    unitA/count_reg[28]_i_1_n_5
    SLICE_X34Y49         FDRE                                         r  unitA/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.832     1.959    unitA/baysis_clock_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  unitA/count_reg[30]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y49         FDRE (Hold_fdre_C_D)         0.134     1.580    unitA/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 unitA/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.562     1.445    unitA/baysis_clock_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  unitA/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  unitA/count_reg[6]/Q
                         net (fo=2, routed)           0.125     1.735    unitA/count_reg[6]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  unitA/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    unitA/count_reg[4]_i_1_n_5
    SLICE_X34Y43         FDRE                                         r  unitA/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.831     1.958    unitA/baysis_clock_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  unitA/count_reg[6]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.134     1.579    unitA/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 unitA/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.562     1.445    unitA/baysis_clock_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  unitA/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  unitA/count_reg[10]/Q
                         net (fo=2, routed)           0.126     1.735    unitA/count_reg[10]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  unitA/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    unitA/count_reg[8]_i_1_n_5
    SLICE_X34Y44         FDRE                                         r  unitA/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.831     1.958    unitA/baysis_clock_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  unitA/count_reg[10]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y44         FDRE (Hold_fdre_C_D)         0.134     1.579    unitA/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 unitA/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.562     1.445    unitA/baysis_clock_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  unitA/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  unitA/count_reg[18]/Q
                         net (fo=2, routed)           0.126     1.735    unitA/count_reg[18]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  unitA/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    unitA/count_reg[16]_i_1_n_5
    SLICE_X34Y46         FDRE                                         r  unitA/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.831     1.958    unitA/baysis_clock_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  unitA/count_reg[18]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.134     1.579    unitA/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 unitA/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.563     1.446    unitA/baysis_clock_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  unitA/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  unitA/count_reg[26]/Q
                         net (fo=2, routed)           0.126     1.736    unitA/count_reg[26]
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  unitA/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    unitA/count_reg[24]_i_1_n_5
    SLICE_X34Y48         FDRE                                         r  unitA/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.832     1.959    unitA/baysis_clock_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  unitA/count_reg[26]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y48         FDRE (Hold_fdre_C_D)         0.134     1.580    unitA/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 unit_audio/count2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_audio/count2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.662     1.546    unit_audio/baysis_clock_IBUF_BUFG
    SLICE_X5Y123         FDRE                                         r  unit_audio/count2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y123         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  unit_audio/count2_reg[8]/Q
                         net (fo=5, routed)           0.117     1.804    unit_audio/count2_reg[8]
    SLICE_X5Y123         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.919 r  unit_audio/count2_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.919    unit_audio/count2_reg[8]_i_1_n_7
    SLICE_X5Y123         FDRE                                         r  unit_audio/count2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.933     2.061    unit_audio/baysis_clock_IBUF_BUFG
    SLICE_X5Y123         FDRE                                         r  unit_audio/count2_reg[8]/C
                         clock pessimism             -0.515     1.546    
    SLICE_X5Y123         FDRE (Hold_fdre_C_D)         0.105     1.651    unit_audio/count2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 unit_10hz/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_10hz/COUNT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.669     1.553    unit_10hz/baysis_clock_IBUF_BUFG
    SLICE_X0Y117         FDRE                                         r  unit_10hz/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.141     1.694 r  unit_10hz/COUNT_reg[10]/Q
                         net (fo=2, routed)           0.133     1.826    unit_10hz/COUNT_reg[10]
    SLICE_X0Y117         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.937 r  unit_10hz/COUNT_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.937    unit_10hz/COUNT_reg[8]_i_1__1_n_5
    SLICE_X0Y117         FDRE                                         r  unit_10hz/COUNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.942     2.070    unit_10hz/baysis_clock_IBUF_BUFG
    SLICE_X0Y117         FDRE                                         r  unit_10hz/COUNT_reg[10]/C
                         clock pessimism             -0.517     1.553    
    SLICE_X0Y117         FDRE (Hold_fdre_C_D)         0.105     1.658    unit_10hz/COUNT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { baysis_clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  baysis_clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   unitA/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   unitA/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   unitA/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   unitA/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   unitA/count_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   unitA/count_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   unitA/count_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y42   unitA/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y47   unitA/count_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   unit_6p25m/CLOCK_flex_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   unit_6p25m/COUNT_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   unit_6p25m/COUNT_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   unit_6p25m/COUNT_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   unit_6p25m/COUNT_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   unit_6p25m/COUNT_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   unit_6p25m/COUNT_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   unit_6p25m/COUNT_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   unit_6p25m/COUNT_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   unit_6p25m/COUNT_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y120   unit_10hz/COUNT_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y120   unit_10hz/COUNT_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y130   unit_20khz/COUNT_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y130   unit_20khz/COUNT_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y131   unit_20khz/COUNT_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y131   unit_20khz/COUNT_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y131   unit_20khz/COUNT_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y131   unit_20khz/COUNT_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y129   unit_20khz/COUNT_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y129   unit_20khz/COUNT_reg[6]/C



