// Seed: 709939093
module module_0 (
    input wor id_0,
    input wand id_1,
    input tri1 id_2,
    output uwire id_3,
    input tri id_4,
    input supply1 id_5,
    input wor id_6,
    input uwire id_7,
    output tri1 id_8,
    output supply1 id_9,
    input wand id_10
);
  assign module_1.id_0 = 0;
  wire id_12 = id_7;
  assign id_3 = id_6;
endmodule
module module_1 (
    input  wand id_0
    , id_3,
    output tri1 id_1
);
  logic id_4;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  input wire id_19;
  inout wire id_18;
  output wire id_17;
  input wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  assign module_3._id_1 = 0;
  input wire id_1;
  wire id_20;
endmodule
module module_3 #(
    parameter id_1 = 32'd27,
    parameter id_4 = 32'd2,
    parameter id_5 = 32'd75
) (
    input  uwire id_0,
    input  tri   _id_1,
    input  wand  id_2,
    input  tri0  id_3,
    output wor   _id_4,
    input  tri   _id_5
);
  logic [~  1 : {  id_5  <<  id_4  {  id_1  }  }] id_7[-1 : -1 'b0];
  module_2 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
endmodule
