{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1562007061068 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562007061073 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 01 15:51:00 2019 " "Processing started: Mon Jul 01 15:51:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1562007061073 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007061073 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off oac2 -c oac2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off oac2 -c oac2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007061073 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "reg_ra_31.qip " "Tcl Script File reg_ra_31.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE reg_ra_31.qip " "set_global_assignment -name QIP_FILE reg_ra_31.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1562007061365 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1562007061365 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1562007061612 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1562007061612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "um/um.bdf 1 1 " "Found 1 design units, including 1 entities, in source file um/um.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 um " "Found entity 1: um" {  } { { "Um/um.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Um/um.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux41_lpm/mux41_lpm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux41_lpm/mux41_lpm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux41_lpm-SYN " "Found design unit 1: mux41_lpm-SYN" {  } { { "Mux41_lpm/mux41_lpm.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/Mux41_lpm/mux41_lpm.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071815 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux41_lpm " "Found entity 1: mux41_lpm" {  } { { "Mux41_lpm/mux41_lpm.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/Mux41_lpm/mux41_lpm.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21_1bit_lpm/mux21_1bit_lpm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux21_1bit_lpm/mux21_1bit_lpm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21_1bit_lpm-SYN " "Found design unit 1: mux21_1bit_lpm-SYN" {  } { { "Mux21_1bit_lpm/mux21_1bit_lpm.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/Mux21_1bit_lpm/mux21_1bit_lpm.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071817 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21_1bit_lpm " "Found entity 1: mux21_1bit_lpm" {  } { { "Mux21_1bit_lpm/mux21_1bit_lpm.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/Mux21_1bit_lpm/mux21_1bit_lpm.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "endereco_jump/endereco_jump.bdf 1 1 " "Found 1 design units, including 1 entities, in source file endereco_jump/endereco_jump.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Endereco_jump " "Found entity 1: Endereco_jump" {  } { { "Endereco_jump/Endereco_jump.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Endereco_jump/Endereco_jump.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_ula/control_ula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file control_ula/control_ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 control_ula " "Found entity 1: control_ula" {  } { { "control_ula/control_ula.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/control_ula/control_ula.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forward_unit/forwarding_unit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file forward_unit/forwarding_unit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "Forward_Unit/forwarding_unit.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Forward_Unit/forwarding_unit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "campo_registradores/mux32x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file campo_registradores/mux32x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32x8-SYN " "Found design unit 1: mux32x8-SYN" {  } { { "campo_registradores/mux32x8.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/campo_registradores/mux32x8.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071828 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32x8 " "Found entity 1: mux32x8" {  } { { "campo_registradores/mux32x8.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/campo_registradores/mux32x8.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "campo_registradores/campo_registradores.bdf 1 1 " "Found 1 design units, including 1 entities, in source file campo_registradores/campo_registradores.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 campo_registradores " "Found entity 1: campo_registradores" {  } { { "campo_registradores/campo_registradores.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/campo_registradores/campo_registradores.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decotificador_reg/decotificador_reg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decotificador_reg/decotificador_reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decotificador_reg " "Found entity 1: decotificador_reg" {  } { { "decotificador_reg/decotificador_reg.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/decotificador_reg/decotificador_reg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071833 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ram_InstructionMemory/inst_mem_ram_inst.v " "Can't analyze file -- file ram_InstructionMemory/inst_mem_ram_inst.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1562007071835 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ram_InstructionMemory/inst_mem_ram_bb.v " "Can't analyze file -- file ram_InstructionMemory/inst_mem_ram_bb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1562007071837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_instructionmemory/inst_mem_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_instructionmemory/inst_mem_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_mem_ram " "Found entity 1: inst_mem_ram" {  } { { "ram_InstructionMemory/inst_mem_ram.v" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/ram_InstructionMemory/inst_mem_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071839 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ram_DataMemory/data_mem_ram_inst.vhd " "Can't analyze file -- file ram_DataMemory/data_mem_ram_inst.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1562007071841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_datamemory/data_mem_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_datamemory/data_mem_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem_ram-SYN " "Found design unit 1: data_mem_ram-SYN" {  } { { "ram_DataMemory/data_mem_ram.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/ram_DataMemory/data_mem_ram.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071843 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem_ram " "Found entity 1: data_mem_ram" {  } { { "ram_DataMemory/data_mem_ram.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/ram_DataMemory/data_mem_ram.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_id_ex/reg_id_ex.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_id_ex/reg_id_ex.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_id_ex " "Found entity 1: reg_id_ex" {  } { { "Reg_ID_EX/reg_id_ex.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Reg_ID_EX/reg_id_ex.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_mem-wb/reg_mem-wb.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_mem-wb/reg_mem-wb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_MEM-WB " "Found entity 1: reg_MEM-WB" {  } { { "reg_MEM-WB/reg_MEM-WB.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/reg_MEM-WB/reg_MEM-WB.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_ex-mem/reg_ex-mem.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_ex-mem/reg_ex-mem.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_EX-MEM " "Found entity 1: reg_EX-MEM" {  } { { "Reg_EX-MEM/reg_EX-MEM.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Reg_EX-MEM/reg_EX-MEM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg4/reg4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg4/reg4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg4 " "Found entity 1: reg4" {  } { { "Reg4/reg4.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Reg4/reg4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg5/reg5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg5/reg5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg5 " "Found entity 1: reg5" {  } { { "Reg5/reg5.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Reg5/reg5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift2_left/shift2_left.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shift2_left/shift2_left.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift2_left " "Found entity 1: shift2_left" {  } { { "shift2_left/shift2_left.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/shift2_left/shift2_left.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift2_left/lpm_clshift_2_left.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift2_left/lpm_clshift_2_left.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_clshift_2_left-SYN " "Found design unit 1: lpm_clshift_2_left-SYN" {  } { { "shift2_left/lpm_clshift_2_left.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/shift2_left/lpm_clshift_2_left.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071855 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_2_left " "Found entity 1: lpm_clshift_2_left" {  } { { "shift2_left/lpm_clshift_2_left.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/shift2_left/lpm_clshift_2_left.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clo_intruction/clo_instruction.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clo_intruction/clo_instruction.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clo_instruction " "Found entity 1: clo_instruction" {  } { { "clo_intruction/clo_instruction.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/clo_intruction/clo_instruction.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071856 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "lpm_mux/lpm_mux_alu_inst.vhd " "Can't analyze file -- file lpm_mux/lpm_mux_alu_inst.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1562007071858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux/lpm_mux_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux/lpm_mux_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux_alu-SYN " "Found design unit 1: lpm_mux_alu-SYN" {  } { { "lpm_mux/lpm_mux_alu.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/lpm_mux/lpm_mux_alu.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071861 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux_alu " "Found entity 1: lpm_mux_alu" {  } { { "lpm_mux/lpm_mux_alu.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/lpm_mux/lpm_mux_alu.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071861 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "lpm_mult/lpm_mult_alu_inst.vhd " "Can't analyze file -- file lpm_mult/lpm_mult_alu_inst.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1562007071862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mult/lpm_mult_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mult/lpm_mult_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mult_alu-SYN " "Found design unit 1: lpm_mult_alu-SYN" {  } { { "lpm_mult/lpm_mult_alu.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071864 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mult_alu " "Found entity 1: lpm_mult_alu" {  } { { "lpm_mult/lpm_mult_alu.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071864 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "lmp_div/lpm_div_alu_inst.vhd " "Can't analyze file -- file lmp_div/lpm_div_alu_inst.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1562007071867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lmp_div/lpm_div_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lmp_div/lpm_div_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_div_alu-SYN " "Found design unit 1: lpm_div_alu-SYN" {  } { { "lmp_div/lpm_div_alu.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/lmp_div/lpm_div_alu.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071869 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_div_alu " "Found entity 1: lpm_div_alu" {  } { { "lmp_div/lpm_div_alu.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/lmp_div/lpm_div_alu.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071869 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "lmp_clshift_arith/lpm_clshift_arith_inst.vhd " "Can't analyze file -- file lmp_clshift_arith/lpm_clshift_arith_inst.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1562007071871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lmp_clshift_arith/lpm_clshift_arith.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lmp_clshift_arith/lpm_clshift_arith.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_clshift_arith-SYN " "Found design unit 1: lpm_clshift_arith-SYN" {  } { { "lmp_clshift_arith/lpm_clshift_arith.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/lmp_clshift_arith/lpm_clshift_arith.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071873 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_arith " "Found entity 1: lpm_clshift_arith" {  } { { "lmp_clshift_arith/lpm_clshift_arith.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/lmp_clshift_arith/lpm_clshift_arith.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071873 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "lmp_clshift/lmp_clshift_ula_inst.vhd " "Can't analyze file -- file lmp_clshift/lmp_clshift_ula_inst.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1562007071875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lmp_clshift/lmp_clshift_ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lmp_clshift/lmp_clshift_ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lmp_clshift_ula-SYN " "Found design unit 1: lmp_clshift_ula-SYN" {  } { { "lmp_clshift/lmp_clshift_ula.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/lmp_clshift/lmp_clshift_ula.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071878 ""} { "Info" "ISGN_ENTITY_NAME" "1 lmp_clshift_ula " "Found entity 1: lmp_clshift_ula" {  } { { "lmp_clshift/lmp_clshift_ula.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/lmp_clshift/lmp_clshift_ula.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071878 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "lmp_clshift/lmp_clshift_ula.v " "Can't analyze file -- file lmp_clshift/lmp_clshift_ula.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1562007071881 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Mux21_3bits/mux21_3bits_bb.v " "Can't analyze file -- file Mux21_3bits/mux21_3bits_bb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1562007071883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21_3bits/mux21_3bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mux21_3bits/mux21_3bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux21_3bits " "Found entity 1: mux21_3bits" {  } { { "Mux21_3bits/mux21_3bits.v" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/Mux21_3bits/mux21_3bits.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071884 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Mux21_2bits/mux21_2bits_bb.v " "Can't analyze file -- file Mux21_2bits/mux21_2bits_bb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1562007071887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21_2bits/mux21_2bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mux21_2bits/mux21_2bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux21_2bits " "Found entity 1: mux21_2bits" {  } { { "Mux21_2bits/mux21_2bits.v" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/Mux21_2bits/mux21_2bits.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071889 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux21_1bit/mux21_1bit_inst.v " "Can't analyze file -- file mux21_1bit/mux21_1bit_inst.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1562007071891 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux21_1bit/mux21_1bit_bb.v " "Can't analyze file -- file mux21_1bit/mux21_1bit_bb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1562007071893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21_1bit/mux21_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux21_1bit/mux21_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux21_1bit " "Found entity 1: mux21_1bit" {  } { { "mux21_1bit/mux21_1bit.v" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/mux21_1bit/mux21_1bit.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1bitula5funcoes/1bitalu5functionsoverflow.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 1bitula5funcoes/1bitalu5functionsoverflow.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 1bitALU5functionsOverflow " "Found entity 1: 1bitALU5functionsOverflow" {  } { { "1bitULA5funcoes/1bitALU5functionsOverflow.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/1bitULA5funcoes/1bitALU5functionsOverflow.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1bitula5funcoes/1bitalu5functions.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 1bitula5funcoes/1bitalu5functions.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 1bitALU5functions " "Found entity 1: 1bitALU5functions" {  } { { "1bitULA5funcoes/1bitALU5functions.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/1bitULA5funcoes/1bitALU5functions.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071899 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux41 Mux41/mux41.bdf " "Entity \"mux41\" obtained from \"Mux41/mux41.bdf\" instead of from Quartus Prime megafunction library" {  } { { "Mux41/mux41.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Mux41/mux41.bdf" { } } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1562007071900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux41/mux41.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux41/mux41.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux41 " "Found entity 1: mux41" {  } { { "Mux41/mux41.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Mux41/mux41.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory/instructionmemory.bdf 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory/instructionmemory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 instructionmemory " "Found entity 1: instructionmemory" {  } { { "InstructionMemory/instructionmemory.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/InstructionMemory/instructionmemory.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_unit/hazard_unit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hazard_unit/hazard_unit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_unit " "Found entity 1: hazard_unit" {  } { { "Hazard_Unit/hazard_unit.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Hazard_Unit/hazard_unit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder/fulladder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fulladder/fulladder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "Fulladder/fulladder.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Fulladder/fulladder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlepipe/controlepipe.bdf 1 1 " "Found 1 design units, including 1 entities, in source file controlepipe/controlepipe.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 controlepipe " "Found entity 1: controlepipe" {  } { { "ControlePipe/controlepipe.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/ControlePipe/controlepipe.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "32bitula6funcoes/32bitula6funcoes.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 32bitula6funcoes/32bitula6funcoes.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 32bitULA6funcoes " "Found entity 1: 32bitULA6funcoes" {  } { { "32bitULA6funcoes/32bitULA6funcoes.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_a_equals_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compare_a_equals_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare_a_equals_b-SYN " "Found design unit 1: compare_a_equals_b-SYN" {  } { { "compare_a_equals_b.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/compare_a_equals_b.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071911 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare_a_equals_b " "Found entity 1: compare_a_equals_b" {  } { { "compare_a_equals_b.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/compare_a_equals_b.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_ext/sign_ext.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sign_ext/sign_ext.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_ext " "Found entity 1: sign_ext" {  } { { "Sign_Ext/sign_ext.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Sign_Ext/sign_ext.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32/reg32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg32/reg32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "Reg32/reg32.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Reg32/reg32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_if_id/reg_if-id.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_if_id/reg_if-id.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_IF-ID " "Found entity 1: reg_IF-ID" {  } { { "Reg_IF_ID/reg_IF-ID.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Reg_IF_ID/reg_IF-ID.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quatro/quatro.bdf 1 1 " "Found 1 design units, including 1 entities, in source file quatro/quatro.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 quatro " "Found entity 1: quatro" {  } { { "Quatro/quatro.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Quatro/quatro.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter/program_counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file program_counter/program_counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "Program_Counter/program_counter.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Program_Counter/program_counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oac2/oac2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file oac2/oac2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 oac2 " "Found entity 1: oac2" {  } { { "oac2/oac2.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/oac2/oac2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21/mux21.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux21/mux21.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "Mux21/mux21.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Mux21/mux21.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlepipe/controlepipe2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file controlepipe/controlepipe2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 controlepipe2 " "Found entity 1: controlepipe2" {  } { { "ControlePipe/controlepipe2.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/ControlePipe/controlepipe2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg1/reg1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg1/reg1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg1 " "Found entity 1: reg1" {  } { { "Reg1/reg1.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Reg1/reg1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg6/reg6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg6/reg6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg6 " "Found entity 1: reg6" {  } { { "Reg6/reg6.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Reg6/reg6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory/datamemory.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datamemory/datamemory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 datamemory " "Found entity 1: datamemory" {  } { { "DataMemory/datamemory.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/DataMemory/datamemory.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_ext_zero/sign_ext_zero.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sign_ext_zero/sign_ext_zero.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_ext_zero " "Found entity 1: sign_ext_zero" {  } { { "Sign_Ext_zero/sign_ext_zero.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Sign_Ext_zero/sign_ext_zero.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_ext_zero/sign_ext_helper.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sign_ext_zero/sign_ext_helper.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_ext_helper " "Found entity 1: sign_ext_helper" {  } { { "Sign_Ext_zero/sign_ext_helper.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Sign_Ext_zero/sign_ext_helper.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_ext_zero/sign_ext_helper2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sign_ext_zero/sign_ext_helper2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_ext_helper2 " "Found entity 1: sign_ext_helper2" {  } { { "Sign_Ext_zero/sign_ext_helper2.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Sign_Ext_zero/sign_ext_helper2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux41_31bits/mux41_31bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mux41_31bits/mux41_31bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux41_31bits " "Found entity 1: mux41_31bits" {  } { { "Mux41_31bits/mux41_31bits.v" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/Mux41_31bits/mux41_31bits.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21_31bits/mux21_31bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux21_31bits/mux21_31bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21_31bits-SYN " "Found design unit 1: mux21_31bits-SYN" {  } { { "Mux21_31bits/mux21_31bits.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/Mux21_31bits/mux21_31bits.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071937 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21_31bits " "Found entity 1: mux21_31bits" {  } { { "Mux21_31bits/mux21_31bits.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/Mux21_31bits/mux21_31bits.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21_5bits/mux21_5bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux21_5bits/mux21_5bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21_5bits-SYN " "Found design unit 1: mux21_5bits-SYN" {  } { { "Mux21_5bits/mux21_5bits.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/Mux21_5bits/mux21_5bits.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071939 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21_5bits " "Found entity 1: mux21_5bits" {  } { { "Mux21_5bits/mux21_5bits.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/Mux21_5bits/mux21_5bits.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in2_output/in2_output.bdf 1 1 " "Found 1 design units, including 1 entities, in source file in2_output/in2_output.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 in2_output " "Found entity 1: in2_output" {  } { { "in2_output/in2_output.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/in2_output/in2_output.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shamtzero/shamtzero.v 1 1 " "Found 1 design units, including 1 entities, in source file shamtzero/shamtzero.v" { { "Info" "ISGN_ENTITY_NAME" "1 shamtzero " "Found entity 1: shamtzero" {  } { { "shamtzero/shamtzero.v" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/shamtzero/shamtzero.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_lui/shift_lui.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_lui/shift_lui.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_lui-SYN " "Found design unit 1: shift_lui-SYN" {  } { { "Shift_lui/shift_lui.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/Shift_lui/shift_lui.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071944 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_lui " "Found entity 1: shift_lui" {  } { { "Shift_lui/shift_lui.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/Shift_lui/shift_lui.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_lui/lui_result.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shift_lui/lui_result.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lui_result " "Found entity 1: lui_result" {  } { { "Shift_lui/lui_result.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Shift_lui/lui_result.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder/fulladder_enable.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fulladder/fulladder_enable.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder_enable " "Found entity 1: fulladder_enable" {  } { { "Fulladder/fulladder_enable.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Fulladder/fulladder_enable.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ra_reg_31/ra_reg_31.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ra_reg_31/ra_reg_31.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ra_reg_31-SYN " "Found design unit 1: ra_reg_31-SYN" {  } { { "Ra_reg_31/Ra_reg_31.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/Ra_reg_31/Ra_reg_31.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071949 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ra_reg_31 " "Found entity 1: Ra_reg_31" {  } { { "Ra_reg_31/Ra_reg_31.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/Ra_reg_31/Ra_reg_31.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clo_id/clo_id.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clo_id/clo_id.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clo_id " "Found entity 1: clo_id" {  } { { "Clo_id/clo_id.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Clo_id/clo_id.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constantcontrol/constcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file constantcontrol/constcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 constcontrol " "Found entity 1: constcontrol" {  } { { "ConstantControl/constcontrol.v" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/ConstantControl/constcontrol.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21_17bits-control/mux21_17bits_control.v 1 1 " "Found 1 design units, including 1 entities, in source file mux21_17bits-control/mux21_17bits_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux21_17bits_control " "Found entity 1: mux21_17bits_control" {  } { { "Mux21_17bits-Control/mux21_17bits_control.v" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/Mux21_17bits-Control/mux21_17bits_control.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007071955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007071955 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "oac2 " "Elaborating entity \"oac2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1562007072228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_unit hazard_unit:inst12 " "Elaborating entity \"hazard_unit\" for hierarchy \"hazard_unit:inst12\"" {  } { { "oac2/oac2.bdf" "inst12" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/oac2/oac2.bdf" { { -920 1496 1744 -728 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007072288 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "VCC inst12 " "Block or symbol \"VCC\" of instance \"inst12\" overlaps another block or symbol" {  } { { "Hazard_Unit/hazard_unit.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Hazard_Unit/hazard_unit.bdf" { { 656 1208 1240 672 "inst12" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1562007072289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare_a_equals_b hazard_unit:inst12\|compare_a_equals_b:inst10 " "Elaborating entity \"compare_a_equals_b\" for hierarchy \"hazard_unit:inst12\|compare_a_equals_b:inst10\"" {  } { { "Hazard_Unit/hazard_unit.bdf" "inst10" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Hazard_Unit/hazard_unit.bdf" { { 472 560 688 568 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007072295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare hazard_unit:inst12\|compare_a_equals_b:inst10\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"hazard_unit:inst12\|compare_a_equals_b:inst10\|lpm_compare:LPM_COMPARE_component\"" {  } { { "compare_a_equals_b.vhd" "LPM_COMPARE_component" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/compare_a_equals_b.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007072326 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hazard_unit:inst12\|compare_a_equals_b:inst10\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"hazard_unit:inst12\|compare_a_equals_b:inst10\|lpm_compare:LPM_COMPARE_component\"" {  } { { "compare_a_equals_b.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/compare_a_equals_b.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007072327 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hazard_unit:inst12\|compare_a_equals_b:inst10\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"hazard_unit:inst12\|compare_a_equals_b:inst10\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007072327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007072327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007072327 ""}  } { { "compare_a_equals_b.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/compare_a_equals_b.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562007072327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_slg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_slg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_slg " "Found entity 1: cmpr_slg" {  } { { "db/cmpr_slg.tdf" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/db/cmpr_slg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007072372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007072372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_slg hazard_unit:inst12\|compare_a_equals_b:inst10\|lpm_compare:LPM_COMPARE_component\|cmpr_slg:auto_generated " "Elaborating entity \"cmpr_slg\" for hierarchy \"hazard_unit:inst12\|compare_a_equals_b:inst10\|lpm_compare:LPM_COMPARE_component\|cmpr_slg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007072372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionmemory instructionmemory:inst2 " "Elaborating entity \"instructionmemory\" for hierarchy \"instructionmemory:inst2\"" {  } { { "oac2/oac2.bdf" "inst2" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/oac2/oac2.bdf" { { 152 568 968 312 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007072428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem_ram instructionmemory:inst2\|inst_mem_ram:inst " "Elaborating entity \"inst_mem_ram\" for hierarchy \"instructionmemory:inst2\|inst_mem_ram:inst\"" {  } { { "InstructionMemory/instructionmemory.bdf" "inst" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/InstructionMemory/instructionmemory.bdf" { { 312 832 1088 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007072436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instructionmemory:inst2\|inst_mem_ram:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instructionmemory:inst2\|inst_mem_ram:inst\|altsyncram:altsyncram_component\"" {  } { { "ram_InstructionMemory/inst_mem_ram.v" "altsyncram_component" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/ram_InstructionMemory/inst_mem_ram.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007072480 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instructionmemory:inst2\|inst_mem_ram:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instructionmemory:inst2\|inst_mem_ram:inst\|altsyncram:altsyncram_component\"" {  } { { "ram_InstructionMemory/inst_mem_ram.v" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/ram_InstructionMemory/inst_mem_ram.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007072481 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instructionmemory:inst2\|inst_mem_ram:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"instructionmemory:inst2\|inst_mem_ram:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007072481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007072481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007072481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007072481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007072481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file PipelineInst.mif " "Parameter \"init_file\" = \"PipelineInst.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007072481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007072481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007072481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007072481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007072481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007072481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007072481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007072481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007072481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007072481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007072481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007072481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007072481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007072481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007072481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007072481 ""}  } { { "ram_InstructionMemory/inst_mem_ram.v" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/ram_InstructionMemory/inst_mem_ram.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562007072481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t2u1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t2u1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t2u1 " "Found entity 1: altsyncram_t2u1" {  } { { "db/altsyncram_t2u1.tdf" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/db/altsyncram_t2u1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007072533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007072533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t2u1 instructionmemory:inst2\|inst_mem_ram:inst\|altsyncram:altsyncram_component\|altsyncram_t2u1:auto_generated " "Elaborating entity \"altsyncram_t2u1\" for hierarchy \"instructionmemory:inst2\|inst_mem_ram:inst\|altsyncram:altsyncram_component\|altsyncram_t2u1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007072533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:ianst " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:ianst\"" {  } { { "oac2/oac2.bdf" "ianst" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/oac2/oac2.bdf" { { 80 -24 192 176 "ianst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007072541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 program_counter:ianst\|reg32:inst " "Elaborating entity \"reg32\" for hierarchy \"program_counter:ianst\|reg32:inst\"" {  } { { "Program_Counter/program_counter.bdf" "inst" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Program_Counter/program_counter.bdf" { { 88 296 456 184 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007072542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21_31bits mux21_31bits:inst52 " "Elaborating entity \"mux21_31bits\" for hierarchy \"mux21_31bits:inst52\"" {  } { { "oac2/oac2.bdf" "inst52" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/oac2/oac2.bdf" { { 104 -416 -272 184 "inst52" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007072550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX mux21_31bits:inst52\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"mux21_31bits:inst52\|LPM_MUX:LPM_MUX_component\"" {  } { { "Mux21_31bits/mux21_31bits.vhd" "LPM_MUX_component" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/Mux21_31bits/mux21_31bits.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007072577 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mux21_31bits:inst52\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"mux21_31bits:inst52\|LPM_MUX:LPM_MUX_component\"" {  } { { "Mux21_31bits/mux21_31bits.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/Mux21_31bits/mux21_31bits.vhd" 136 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007072578 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux21_31bits:inst52\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"mux21_31bits:inst52\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007072578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007072578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007072578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007072578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007072578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007072578 ""}  } { { "Mux21_31bits/mux21_31bits.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/Mux21_31bits/mux21_31bits.vhd" 136 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562007072578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_69e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_69e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_69e " "Found entity 1: mux_69e" {  } { { "db/mux_69e.tdf" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/db/mux_69e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007072623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007072623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_69e mux21_31bits:inst52\|LPM_MUX:LPM_MUX_component\|mux_69e:auto_generated " "Elaborating entity \"mux_69e\" for hierarchy \"mux21_31bits:inst52\|LPM_MUX:LPM_MUX_component\|mux_69e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007072624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_EX-MEM reg_EX-MEM:inst21 " "Elaborating entity \"reg_EX-MEM\" for hierarchy \"reg_EX-MEM:inst21\"" {  } { { "oac2/oac2.bdf" "inst21" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/oac2/oac2.bdf" { { -304 4336 4664 672 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007072627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg1 reg_EX-MEM:inst21\|reg1:inst2 " "Elaborating entity \"reg1\" for hierarchy \"reg_EX-MEM:inst21\|reg1:inst2\"" {  } { { "Reg_EX-MEM/reg_EX-MEM.bdf" "inst2" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Reg_EX-MEM/reg_EX-MEM.bdf" { { 56 544 640 152 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007072630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg5 reg_EX-MEM:inst21\|reg5:inst12 " "Elaborating entity \"reg5\" for hierarchy \"reg_EX-MEM:inst21\|reg5:inst12\"" {  } { { "Reg_EX-MEM/reg_EX-MEM.bdf" "inst12" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Reg_EX-MEM/reg_EX-MEM.bdf" { { 3208 528 680 3304 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007072636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_id_ex reg_id_ex:inst19 " "Elaborating entity \"reg_id_ex\" for hierarchy \"reg_id_ex:inst19\"" {  } { { "oac2/oac2.bdf" "inst19" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/oac2/oac2.bdf" { { -248 2440 2784 736 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007072637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg6 reg_id_ex:inst19\|reg6:1314214 " "Elaborating entity \"reg6\" for hierarchy \"reg_id_ex:inst19\|reg6:1314214\"" {  } { { "Reg_ID_EX/reg_id_ex.bdf" "1314214" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Reg_ID_EX/reg_id_ex.bdf" { { 3568 280 432 3664 "1314214" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007072644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlepipe2 controlepipe2:inst1 " "Elaborating entity \"controlepipe2\" for hierarchy \"controlepipe2:inst1\"" {  } { { "oac2/oac2.bdf" "inst1" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/oac2/oac2.bdf" { { -672 1624 1816 -352 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007072651 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND6 inst17 " "Block or symbol \"AND6\" of instance \"inst17\" overlaps another block or symbol" {  } { { "ControlePipe/controlepipe2.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/ControlePipe/controlepipe2.bdf" { { 3056 1624 1688 3168 "inst17" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1562007072651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_IF-ID reg_IF-ID:instjjjjjj " "Elaborating entity \"reg_IF-ID\" for hierarchy \"reg_IF-ID:instjjjjjj\"" {  } { { "oac2/oac2.bdf" "instjjjjjj" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/oac2/oac2.bdf" { { -192 1104 1504 576 "instjjjjjj" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007072652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "32bitULA6funcoes 32bitULA6funcoes:inst3 " "Elaborating entity \"32bitULA6funcoes\" for hierarchy \"32bitULA6funcoes:inst3\"" {  } { { "oac2/oac2.bdf" "inst3" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/oac2/oac2.bdf" { { -208 328 568 80 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007072654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "1bitALU5functionsOverflow 32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst " "Elaborating entity \"1bitALU5functionsOverflow\" for hierarchy \"32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\"" {  } { { "32bitULA6funcoes/32bitULA6funcoes.bdf" "inst" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 6776 544 744 6968 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007072657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux41_lpm 32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|mux41_lpm:inst3 " "Elaborating entity \"mux41_lpm\" for hierarchy \"32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|mux41_lpm:inst3\"" {  } { { "1bitULA5funcoes/1bitALU5functionsOverflow.bdf" "inst3" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/1bitULA5funcoes/1bitALU5functionsOverflow.bdf" { { 208 1056 1136 320 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007072666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX 32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|mux41_lpm:inst3\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|mux41_lpm:inst3\|LPM_MUX:LPM_MUX_component\"" {  } { { "Mux41_lpm/mux41_lpm.vhd" "LPM_MUX_component" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/Mux41_lpm/mux41_lpm.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007072670 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|mux41_lpm:inst3\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|mux41_lpm:inst3\|LPM_MUX:LPM_MUX_component\"" {  } { { "Mux41_lpm/mux41_lpm.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/Mux41_lpm/mux41_lpm.vhd" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007072670 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|mux41_lpm:inst3\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|mux41_lpm:inst3\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007072670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007072670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007072670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007072670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007072670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007072670 ""}  } { { "Mux41_lpm/mux41_lpm.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/Mux41_lpm/mux41_lpm.vhd" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562007072670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_l7e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_l7e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_l7e " "Found entity 1: mux_l7e" {  } { { "db/mux_l7e.tdf" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/db/mux_l7e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007072715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007072715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_l7e 32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|mux41_lpm:inst3\|LPM_MUX:LPM_MUX_component\|mux_l7e:auto_generated " "Elaborating entity \"mux_l7e\" for hierarchy \"32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|mux41_lpm:inst3\|LPM_MUX:LPM_MUX_component\|mux_l7e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007072716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder 32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|fulladder:add0 " "Elaborating entity \"fulladder\" for hierarchy \"32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|fulladder:add0\"" {  } { { "1bitULA5funcoes/1bitALU5functionsOverflow.bdf" "add0" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/1bitULA5funcoes/1bitALU5functionsOverflow.bdf" { { 192 776 928 288 "add0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007072718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21_1bit_lpm 32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|mux21_1bit_lpm:inst4 " "Elaborating entity \"mux21_1bit_lpm\" for hierarchy \"32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|mux21_1bit_lpm:inst4\"" {  } { { "1bitULA5funcoes/1bitALU5functionsOverflow.bdf" "inst4" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/1bitULA5funcoes/1bitALU5functionsOverflow.bdf" { { 144 456 536 224 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007072726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX 32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|mux21_1bit_lpm:inst4\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|mux21_1bit_lpm:inst4\|LPM_MUX:LPM_MUX_component\"" {  } { { "Mux21_1bit_lpm/mux21_1bit_lpm.vhd" "LPM_MUX_component" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/Mux21_1bit_lpm/mux21_1bit_lpm.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007072729 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|mux21_1bit_lpm:inst4\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|mux21_1bit_lpm:inst4\|LPM_MUX:LPM_MUX_component\"" {  } { { "Mux21_1bit_lpm/mux21_1bit_lpm.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/Mux21_1bit_lpm/mux21_1bit_lpm.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007072730 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|mux21_1bit_lpm:inst4\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|mux21_1bit_lpm:inst4\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007072730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007072730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007072730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007072730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007072730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007072730 ""}  } { { "Mux21_1bit_lpm/mux21_1bit_lpm.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/Mux21_1bit_lpm/mux21_1bit_lpm.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562007072730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_i7e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_i7e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_i7e " "Found entity 1: mux_i7e" {  } { { "db/mux_i7e.tdf" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/db/mux_i7e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007072777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007072777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_i7e 32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|mux21_1bit_lpm:inst4\|LPM_MUX:LPM_MUX_component\|mux_i7e:auto_generated " "Elaborating entity \"mux_i7e\" for hierarchy \"32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|mux21_1bit_lpm:inst4\|LPM_MUX:LPM_MUX_component\|mux_i7e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007072778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "1bitALU5functions 32bitULA6funcoes:inst3\|1bitALU5functions:inst2 " "Elaborating entity \"1bitALU5functions\" for hierarchy \"32bitULA6funcoes:inst3\|1bitALU5functions:inst2\"" {  } { { "32bitULA6funcoes/32bitULA6funcoes.bdf" "inst2" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 6560 544 712 6752 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007072791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux_alu 32bitULA6funcoes:inst3\|lpm_mux_alu:inst57 " "Elaborating entity \"lpm_mux_alu\" for hierarchy \"32bitULA6funcoes:inst3\|lpm_mux_alu:inst57\"" {  } { { "32bitULA6funcoes/32bitULA6funcoes.bdf" "inst57" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7024 1024 1168 7104 "inst57" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007073772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_div_alu 32bitULA6funcoes:inst3\|lpm_div_alu:inst56 " "Elaborating entity \"lpm_div_alu\" for hierarchy \"32bitULA6funcoes:inst3\|lpm_div_alu:inst56\"" {  } { { "32bitULA6funcoes/32bitULA6funcoes.bdf" "inst56" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7136 560 736 7232 "inst56" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007073784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide 32bitULA6funcoes:inst3\|lpm_div_alu:inst56\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"32bitULA6funcoes:inst3\|lpm_div_alu:inst56\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "lmp_div/lpm_div_alu.vhd" "LPM_DIVIDE_component" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/lmp_div/lpm_div_alu.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007073813 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "32bitULA6funcoes:inst3\|lpm_div_alu:inst56\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"32bitULA6funcoes:inst3\|lpm_div_alu:inst56\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "lmp_div/lpm_div_alu.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/lmp_div/lpm_div_alu.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007073814 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "32bitULA6funcoes:inst3\|lpm_div_alu:inst56\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"32bitULA6funcoes:inst3\|lpm_div_alu:inst56\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007073814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007073814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007073814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007073814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 32 " "Parameter \"lpm_widthd\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007073814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 32 " "Parameter \"lpm_widthn\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007073814 ""}  } { { "lmp_div/lpm_div_alu.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/lmp_div/lpm_div_alu.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562007073814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_03q.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_03q.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_03q " "Found entity 1: lpm_divide_03q" {  } { { "db/lpm_divide_03q.tdf" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/db/lpm_divide_03q.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007073858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007073858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_03q 32bitULA6funcoes:inst3\|lpm_div_alu:inst56\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_03q:auto_generated " "Elaborating entity \"lpm_divide_03q\" for hierarchy \"32bitULA6funcoes:inst3\|lpm_div_alu:inst56\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_03q:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_divide.tdf" 148 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007073859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007073877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007073877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_9nh 32bitULA6funcoes:inst3\|lpm_div_alu:inst56\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_03q:auto_generated\|sign_div_unsign_9nh:divider " "Elaborating entity \"sign_div_unsign_9nh\" for hierarchy \"32bitULA6funcoes:inst3\|lpm_div_alu:inst56\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_03q:auto_generated\|sign_div_unsign_9nh:divider\"" {  } { { "db/lpm_divide_03q.tdf" "divider" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/db/lpm_divide_03q.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007073877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007073955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007073955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_6af 32bitULA6funcoes:inst3\|lpm_div_alu:inst56\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_03q:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider " "Elaborating entity \"alt_u_div_6af\" for hierarchy \"32bitULA6funcoes:inst3\|lpm_div_alu:inst56\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_03q:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\"" {  } { { "db/sign_div_unsign_9nh.tdf" "divider" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/db/sign_div_unsign_9nh.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007073955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007074019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007074019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7pc 32bitULA6funcoes:inst3\|lpm_div_alu:inst56\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_03q:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_7pc:add_sub_0 " "Elaborating entity \"add_sub_7pc\" for hierarchy \"32bitULA6funcoes:inst3\|lpm_div_alu:inst56\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_03q:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_7pc:add_sub_0\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_0" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/db/alt_u_div_6af.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007074020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007074066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007074066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8pc 32bitULA6funcoes:inst3\|lpm_div_alu:inst56\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_03q:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_8pc:add_sub_1 " "Elaborating entity \"add_sub_8pc\" for hierarchy \"32bitULA6funcoes:inst3\|lpm_div_alu:inst56\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_03q:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_8pc:add_sub_1\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_1" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/db/alt_u_div_6af.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007074067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult_alu 32bitULA6funcoes:inst3\|lpm_mult_alu:inst55 " "Elaborating entity \"lpm_mult_alu\" for hierarchy \"32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\"" {  } { { "32bitULA6funcoes/32bitULA6funcoes.bdf" "inst55" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7008 560 728 7104 "inst55" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007074076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult 32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult/lpm_mult_alu.vhd" "lpm_mult_component" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007074108 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult/lpm_mult_alu.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007074109 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 32 " "Parameter \"lpm_widtha\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 32 " "Parameter \"lpm_widthb\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 64 " "Parameter \"lpm_widthp\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074109 ""}  } { { "lpm_mult/lpm_mult_alu.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562007074109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_pfn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_pfn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_pfn " "Found entity 1: mult_pfn" {  } { { "db/mult_pfn.tdf" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/db/mult_pfn.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007074155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007074155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_pfn 32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated " "Elaborating entity \"mult_pfn\" for hierarchy \"32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007074156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lmp_clshift_ula 32bitULA6funcoes:inst3\|lmp_clshift_ula:inst40 " "Elaborating entity \"lmp_clshift_ula\" for hierarchy \"32bitULA6funcoes:inst3\|lmp_clshift_ula:inst40\"" {  } { { "32bitULA6funcoes/32bitULA6funcoes.bdf" "inst40" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7392 560 736 7488 "inst40" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007074213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift 32bitULA6funcoes:inst3\|lmp_clshift_ula:inst40\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"32bitULA6funcoes:inst3\|lmp_clshift_ula:inst40\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lmp_clshift/lmp_clshift_ula.vhd" "LPM_CLSHIFT_component" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/lmp_clshift/lmp_clshift_ula.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007074234 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "32bitULA6funcoes:inst3\|lmp_clshift_ula:inst40\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"32bitULA6funcoes:inst3\|lmp_clshift_ula:inst40\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lmp_clshift/lmp_clshift_ula.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/lmp_clshift/lmp_clshift_ula.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007074235 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "32bitULA6funcoes:inst3\|lmp_clshift_ula:inst40\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"32bitULA6funcoes:inst3\|lmp_clshift_ula:inst40\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 5 " "Parameter \"lpm_widthdist\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074235 ""}  } { { "lmp_clshift/lmp_clshift_ula.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/lmp_clshift/lmp_clshift_ula.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562007074235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_vjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_vjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_vjc " "Found entity 1: lpm_clshift_vjc" {  } { { "db/lpm_clshift_vjc.tdf" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/db/lpm_clshift_vjc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007074251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007074251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_vjc 32bitULA6funcoes:inst3\|lmp_clshift_ula:inst40\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_vjc:auto_generated " "Elaborating entity \"lpm_clshift_vjc\" for hierarchy \"32bitULA6funcoes:inst3\|lmp_clshift_ula:inst40\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_vjc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007074252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_arith 32bitULA6funcoes:inst3\|lpm_clshift_arith:inst50 " "Elaborating entity \"lpm_clshift_arith\" for hierarchy \"32bitULA6funcoes:inst3\|lpm_clshift_arith:inst50\"" {  } { { "32bitULA6funcoes/32bitULA6funcoes.bdf" "inst50" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7520 560 736 7600 "inst50" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007074261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift 32bitULA6funcoes:inst3\|lpm_clshift_arith:inst50\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"32bitULA6funcoes:inst3\|lpm_clshift_arith:inst50\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lmp_clshift_arith/lpm_clshift_arith.vhd" "LPM_CLSHIFT_component" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/lmp_clshift_arith/lpm_clshift_arith.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007074265 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "32bitULA6funcoes:inst3\|lpm_clshift_arith:inst50\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"32bitULA6funcoes:inst3\|lpm_clshift_arith:inst50\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lmp_clshift_arith/lpm_clshift_arith.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/lmp_clshift_arith/lpm_clshift_arith.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007074266 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "32bitULA6funcoes:inst3\|lpm_clshift_arith:inst50\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"32bitULA6funcoes:inst3\|lpm_clshift_arith:inst50\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype ARITHMETIC " "Parameter \"lpm_shifttype\" = \"ARITHMETIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 5 " "Parameter \"lpm_widthdist\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074266 ""}  } { { "lmp_clshift_arith/lpm_clshift_arith.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/lmp_clshift_arith/lpm_clshift_arith.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562007074266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_euc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_euc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_euc " "Found entity 1: lpm_clshift_euc" {  } { { "db/lpm_clshift_euc.tdf" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/db/lpm_clshift_euc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007074284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007074284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_euc 32bitULA6funcoes:inst3\|lpm_clshift_arith:inst50\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_euc:auto_generated " "Elaborating entity \"lpm_clshift_euc\" for hierarchy \"32bitULA6funcoes:inst3\|lpm_clshift_arith:inst50\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_euc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007074284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clo_instruction 32bitULA6funcoes:inst3\|clo_instruction:inst8 " "Elaborating entity \"clo_instruction\" for hierarchy \"32bitULA6funcoes:inst3\|clo_instruction:inst8\"" {  } { { "32bitULA6funcoes/32bitULA6funcoes.bdf" "inst8" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7624 560 752 7720 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007074287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder_enable 32bitULA6funcoes:inst3\|clo_instruction:inst8\|fulladder_enable:inst19 " "Elaborating entity \"fulladder_enable\" for hierarchy \"32bitULA6funcoes:inst3\|clo_instruction:inst8\|fulladder_enable:inst19\"" {  } { { "clo_intruction/clo_instruction.bdf" "inst19" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/clo_intruction/clo_instruction.bdf" { { 40 504 680 168 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007074289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "um um:inst4 " "Elaborating entity \"um\" for hierarchy \"um:inst4\"" {  } { { "oac2/oac2.bdf" "inst4" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/oac2/oac2.bdf" { { -88 168 280 8 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007074311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shamtzero shamtzero:inst47 " "Elaborating entity \"shamtzero\" for hierarchy \"shamtzero:inst47\"" {  } { { "oac2/oac2.bdf" "inst47" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/oac2/oac2.bdf" { { 16 80 192 64 "inst47" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007074319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant shamtzero:inst47\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"shamtzero:inst47\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "shamtzero/shamtzero.v" "LPM_CONSTANT_component" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/shamtzero/shamtzero.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007074340 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "shamtzero:inst47\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"shamtzero:inst47\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "shamtzero/shamtzero.v" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/shamtzero/shamtzero.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007074340 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "shamtzero:inst47\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"shamtzero:inst47\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074340 ""}  } { { "shamtzero/shamtzero.v" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/shamtzero/shamtzero.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562007074340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in2_output in2_output:inst34 " "Elaborating entity \"in2_output\" for hierarchy \"in2_output:inst34\"" {  } { { "oac2/oac2.bdf" "inst34" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/oac2/oac2.bdf" { { -672 2032 2176 -576 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007074341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "campo_registradores campo_registradores:inst24 " "Elaborating entity \"campo_registradores\" for hierarchy \"campo_registradores:inst24\"" {  } { { "oac2/oac2.bdf" "inst24" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/oac2/oac2.bdf" { { -88 1944 2200 104 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007074342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32x8 campo_registradores:inst24\|mux32x8:inst1 " "Elaborating entity \"mux32x8\" for hierarchy \"campo_registradores:inst24\|mux32x8:inst1\"" {  } { { "campo_registradores/campo_registradores.bdf" "inst1" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/campo_registradores/campo_registradores.bdf" { { 408 1624 1768 968 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007074354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX campo_registradores:inst24\|mux32x8:inst1\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"campo_registradores:inst24\|mux32x8:inst1\|LPM_MUX:LPM_MUX_component\"" {  } { { "campo_registradores/mux32x8.vhd" "LPM_MUX_component" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/campo_registradores/mux32x8.vhd" 1182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007074359 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "campo_registradores:inst24\|mux32x8:inst1\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"campo_registradores:inst24\|mux32x8:inst1\|LPM_MUX:LPM_MUX_component\"" {  } { { "campo_registradores/mux32x8.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/campo_registradores/mux32x8.vhd" 1182 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007074362 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "campo_registradores:inst24\|mux32x8:inst1\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"campo_registradores:inst24\|mux32x8:inst1\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074362 ""}  } { { "campo_registradores/mux32x8.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/campo_registradores/mux32x8.vhd" 1182 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562007074362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tae.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tae.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tae " "Found entity 1: mux_tae" {  } { { "db/mux_tae.tdf" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/db/mux_tae.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007074437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007074437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tae campo_registradores:inst24\|mux32x8:inst1\|LPM_MUX:LPM_MUX_component\|mux_tae:auto_generated " "Elaborating entity \"mux_tae\" for hierarchy \"campo_registradores:inst24\|mux32x8:inst1\|LPM_MUX:LPM_MUX_component\|mux_tae:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007074438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decotificador_reg campo_registradores:inst24\|decotificador_reg:inst " "Elaborating entity \"decotificador_reg\" for hierarchy \"campo_registradores:inst24\|decotificador_reg:inst\"" {  } { { "campo_registradores/campo_registradores.bdf" "inst" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/campo_registradores/campo_registradores.bdf" { { 112 488 728 688 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007074454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_MEM-WB reg_MEM-WB:inst22 " "Elaborating entity \"reg_MEM-WB\" for hierarchy \"reg_MEM-WB:inst22\"" {  } { { "oac2/oac2.bdf" "inst22" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/oac2/oac2.bdf" { { -360 5640 5920 560 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007074484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamemory datamemory:inst25 " "Elaborating entity \"datamemory\" for hierarchy \"datamemory:inst25\"" {  } { { "oac2/oac2.bdf" "inst25" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/oac2/oac2.bdf" { { 136 5064 5336 296 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007074491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem_ram datamemory:inst25\|data_mem_ram:inst " "Elaborating entity \"data_mem_ram\" for hierarchy \"datamemory:inst25\|data_mem_ram:inst\"" {  } { { "DataMemory/datamemory.bdf" "inst" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/DataMemory/datamemory.bdf" { { 224 480 736 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007074499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datamemory:inst25\|data_mem_ram:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datamemory:inst25\|data_mem_ram:inst\|altsyncram:altsyncram_component\"" {  } { { "ram_DataMemory/data_mem_ram.vhd" "altsyncram_component" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/ram_DataMemory/data_mem_ram.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007074510 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datamemory:inst25\|data_mem_ram:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datamemory:inst25\|data_mem_ram:inst\|altsyncram:altsyncram_component\"" {  } { { "ram_DataMemory/data_mem_ram.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/ram_DataMemory/data_mem_ram.vhd" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007074522 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datamemory:inst25\|data_mem_ram:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"datamemory:inst25\|data_mem_ram:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file PipelineData.mif " "Parameter \"init_file\" = \"PipelineData.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074522 ""}  } { { "ram_DataMemory/data_mem_ram.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/ram_DataMemory/data_mem_ram.vhd" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562007074522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_59s3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_59s3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_59s3 " "Found entity 1: altsyncram_59s3" {  } { { "db/altsyncram_59s3.tdf" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/db/altsyncram_59s3.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007074578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007074578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_59s3 datamemory:inst25\|data_mem_ram:inst\|altsyncram:altsyncram_component\|altsyncram_59s3:auto_generated " "Elaborating entity \"altsyncram_59s3\" for hierarchy \"datamemory:inst25\|data_mem_ram:inst\|altsyncram:altsyncram_component\|altsyncram_59s3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007074579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/db/decode_jsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007074629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007074629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa datamemory:inst25\|data_mem_ram:inst\|altsyncram:altsyncram_component\|altsyncram_59s3:auto_generated\|decode_jsa:decode2 " "Elaborating entity \"decode_jsa\" for hierarchy \"datamemory:inst25\|data_mem_ram:inst\|altsyncram:altsyncram_component\|altsyncram_59s3:auto_generated\|decode_jsa:decode2\"" {  } { { "db/altsyncram_59s3.tdf" "decode2" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/db/altsyncram_59s3.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007074629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/db/mux_gob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007074677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007074677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gob datamemory:inst25\|data_mem_ram:inst\|altsyncram:altsyncram_component\|altsyncram_59s3:auto_generated\|mux_gob:mux3 " "Elaborating entity \"mux_gob\" for hierarchy \"datamemory:inst25\|data_mem_ram:inst\|altsyncram:altsyncram_component\|altsyncram_59s3:auto_generated\|mux_gob:mux3\"" {  } { { "db/altsyncram_59s3.tdf" "mux3" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/db/altsyncram_59s3.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007074677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21_5bits mux21_5bits:inst42 " "Elaborating entity \"mux21_5bits\" for hierarchy \"mux21_5bits:inst42\"" {  } { { "oac2/oac2.bdf" "inst42" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/oac2/oac2.bdf" { { -152 1712 1856 -72 "inst42" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007074736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX mux21_5bits:inst42\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"mux21_5bits:inst42\|LPM_MUX:LPM_MUX_component\"" {  } { { "Mux21_5bits/mux21_5bits.vhd" "LPM_MUX_component" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/Mux21_5bits/mux21_5bits.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007074739 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mux21_5bits:inst42\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"mux21_5bits:inst42\|LPM_MUX:LPM_MUX_component\"" {  } { { "Mux21_5bits/mux21_5bits.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/Mux21_5bits/mux21_5bits.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007074740 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux21_5bits:inst42\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"mux21_5bits:inst42\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074740 ""}  } { { "Mux21_5bits/mux21_5bits.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/Mux21_5bits/mux21_5bits.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562007074740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_m7e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_m7e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_m7e " "Found entity 1: mux_m7e" {  } { { "db/mux_m7e.tdf" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/db/mux_m7e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007074787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007074787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_m7e mux21_5bits:inst42\|LPM_MUX:LPM_MUX_component\|mux_m7e:auto_generated " "Elaborating entity \"mux_m7e\" for hierarchy \"mux21_5bits:inst42\|LPM_MUX:LPM_MUX_component\|mux_m7e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007074787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ra_reg_31 Ra_reg_31:instuuyd " "Elaborating entity \"Ra_reg_31\" for hierarchy \"Ra_reg_31:instuuyd\"" {  } { { "oac2/oac2.bdf" "instuuyd" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/oac2/oac2.bdf" { { -160 1576 1688 -112 "instuuyd" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007074796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant Ra_reg_31:instuuyd\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"Ra_reg_31:instuuyd\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "Ra_reg_31/Ra_reg_31.vhd" "LPM_CONSTANT_component" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/Ra_reg_31/Ra_reg_31.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007074800 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Ra_reg_31:instuuyd\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"Ra_reg_31:instuuyd\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "Ra_reg_31/Ra_reg_31.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/Ra_reg_31/Ra_reg_31.vhd" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007074801 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Ra_reg_31:instuuyd\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"Ra_reg_31:instuuyd\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 1 " "Parameter \"lpm_cvalue\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007074801 ""}  } { { "Ra_reg_31/Ra_reg_31.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/Ra_reg_31/Ra_reg_31.vhd" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562007074801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ext sign_ext:inst1ppoub " "Elaborating entity \"sign_ext\" for hierarchy \"sign_ext:inst1ppoub\"" {  } { { "oac2/oac2.bdf" "inst1ppoub" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/oac2/oac2.bdf" { { 656 1784 2056 752 "inst1ppoub" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007074801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ext_helper2 sign_ext:inst1ppoub\|sign_ext_helper2:inst2 " "Elaborating entity \"sign_ext_helper2\" for hierarchy \"sign_ext:inst1ppoub\|sign_ext_helper2:inst2\"" {  } { { "Sign_Ext/sign_ext.bdf" "inst2" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Sign_Ext/sign_ext.bdf" { { -272 608 808 304 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007074803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ext_helper sign_ext:inst1ppoub\|sign_ext_helper:inst " "Elaborating entity \"sign_ext_helper\" for hierarchy \"sign_ext:inst1ppoub\|sign_ext_helper:inst\"" {  } { { "Sign_Ext/sign_ext.bdf" "inst" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Sign_Ext/sign_ext.bdf" { { 0 264 464 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007074804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ext_zero sign_ext_zero:inst28 " "Elaborating entity \"sign_ext_zero\" for hierarchy \"sign_ext_zero:inst28\"" {  } { { "oac2/oac2.bdf" "inst28" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/oac2/oac2.bdf" { { 760 1760 2096 856 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007074805 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst17 " "Primitive \"GND\" of instance \"inst17\" not used" {  } { { "Sign_Ext_zero/sign_ext_zero.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Sign_Ext_zero/sign_ext_zero.bdf" { { 624 632 664 656 "inst17" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1562007074806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 mux21:inst45 " "Elaborating entity \"mux21\" for hierarchy \"mux21:inst45\"" {  } { { "oac2/oac2.bdf" "inst45" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/oac2/oac2.bdf" { { -64 3888 4072 32 "inst45" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007074807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_ula control_ula:inst37 " "Elaborating entity \"control_ula\" for hierarchy \"control_ula:inst37\"" {  } { { "oac2/oac2.bdf" "inst37" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/oac2/oac2.bdf" { { 832 3016 3240 1024 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007075942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clo_id clo_id:inst5 " "Elaborating entity \"clo_id\" for hierarchy \"clo_id:inst5\"" {  } { { "oac2/oac2.bdf" "inst5" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/oac2/oac2.bdf" { { 1056 2832 3000 1152 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007075944 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst10 " "Primitive \"NOT\" of instance \"inst10\" not used" {  } { { "Clo_id/clo_id.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Clo_id/clo_id.bdf" { { 760 -64 -16 792 "inst10" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1562007075945 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst11 " "Primitive \"NOT\" of instance \"inst11\" not used" {  } { { "Clo_id/clo_id.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Clo_id/clo_id.bdf" { { 800 -64 -16 832 "inst11" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1562007075945 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst12 " "Primitive \"NOT\" of instance \"inst12\" not used" {  } { { "Clo_id/clo_id.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Clo_id/clo_id.bdf" { { 840 -64 -16 872 "inst12" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1562007075945 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst70 " "Primitive \"NOT\" of instance \"inst70\" not used" {  } { { "Clo_id/clo_id.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Clo_id/clo_id.bdf" { { 464 -64 -16 496 "inst70" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1562007075945 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst9 " "Primitive \"NOT\" of instance \"inst9\" not used" {  } { { "Clo_id/clo_id.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Clo_id/clo_id.bdf" { { 664 -64 -16 696 "inst9" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1562007075945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux41_31bits mux41_31bits:inst30 " "Elaborating entity \"mux41_31bits\" for hierarchy \"mux41_31bits:inst30\"" {  } { { "oac2/oac2.bdf" "inst30" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/oac2/oac2.bdf" { { 392 3120 3264 488 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007075952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX mux41_31bits:inst30\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"mux41_31bits:inst30\|LPM_MUX:LPM_MUX_component\"" {  } { { "Mux41_31bits/mux41_31bits.v" "LPM_MUX_component" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/Mux41_31bits/mux41_31bits.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007075955 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mux41_31bits:inst30\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"mux41_31bits:inst30\|LPM_MUX:LPM_MUX_component\"" {  } { { "Mux41_31bits/mux41_31bits.v" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/Mux41_31bits/mux41_31bits.v" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007075956 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux41_31bits:inst30\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"mux41_31bits:inst30\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 3 " "Parameter \"lpm_size\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007075956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007075956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007075956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 2 " "Parameter \"lpm_widths\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007075956 ""}  } { { "Mux41_31bits/mux41_31bits.v" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/Mux41_31bits/mux41_31bits.v" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562007075956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/db/mux_tsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007076003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007076003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tsc mux41_31bits:inst30\|LPM_MUX:LPM_MUX_component\|mux_tsc:auto_generated " "Elaborating entity \"mux_tsc\" for hierarchy \"mux41_31bits:inst30\|LPM_MUX:LPM_MUX_component\|mux_tsc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007076003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_unit forwarding_unit:inst27 " "Elaborating entity \"forwarding_unit\" for hierarchy \"forwarding_unit:inst27\"" {  } { { "oac2/oac2.bdf" "inst27" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/oac2/oac2.bdf" { { 848 3696 3952 1008 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007076006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift2_left shift2_left:instahsgdags " "Elaborating entity \"shift2_left\" for hierarchy \"shift2_left:instahsgdags\"" {  } { { "oac2/oac2.bdf" "instahsgdags" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/oac2/oac2.bdf" { { -8 3072 3280 88 "instahsgdags" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007077160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_2_left shift2_left:instahsgdags\|lpm_clshift_2_left:inst " "Elaborating entity \"lpm_clshift_2_left\" for hierarchy \"shift2_left:instahsgdags\|lpm_clshift_2_left:inst\"" {  } { { "shift2_left/shift2_left.bdf" "inst" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/shift2_left/shift2_left.bdf" { { 72 280 456 152 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007077168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift shift2_left:instahsgdags\|lpm_clshift_2_left:inst\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"shift2_left:instahsgdags\|lpm_clshift_2_left:inst\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "shift2_left/lpm_clshift_2_left.vhd" "LPM_CLSHIFT_component" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/shift2_left/lpm_clshift_2_left.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007077171 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "shift2_left:instahsgdags\|lpm_clshift_2_left:inst\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"shift2_left:instahsgdags\|lpm_clshift_2_left:inst\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "shift2_left/lpm_clshift_2_left.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/shift2_left/lpm_clshift_2_left.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007077172 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "shift2_left:instahsgdags\|lpm_clshift_2_left:inst\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"shift2_left:instahsgdags\|lpm_clshift_2_left:inst\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007077172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007077172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007077172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 2 " "Parameter \"lpm_widthdist\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007077172 ""}  } { { "shift2_left/lpm_clshift_2_left.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/shift2_left/lpm_clshift_2_left.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562007077172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_rkb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_rkb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_rkb " "Found entity 1: lpm_clshift_rkb" {  } { { "db/lpm_clshift_rkb.tdf" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/db/lpm_clshift_rkb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007077188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007077188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_rkb shift2_left:instahsgdags\|lpm_clshift_2_left:inst\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_rkb:auto_generated " "Elaborating entity \"lpm_clshift_rkb\" for hierarchy \"shift2_left:instahsgdags\|lpm_clshift_2_left:inst\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_rkb:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007077189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Endereco_jump Endereco_jump:inst40 " "Elaborating entity \"Endereco_jump\" for hierarchy \"Endereco_jump:inst40\"" {  } { { "oac2/oac2.bdf" "inst40" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/oac2/oac2.bdf" { { -336 3048 3296 -240 "inst40" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007077200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lui_result lui_result:inst43 " "Elaborating entity \"lui_result\" for hierarchy \"lui_result:inst43\"" {  } { { "oac2/oac2.bdf" "inst43" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/oac2/oac2.bdf" { { 624 3584 3784 720 "inst43" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007077213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_lui lui_result:inst43\|shift_lui:inst9 " "Elaborating entity \"shift_lui\" for hierarchy \"lui_result:inst43\|shift_lui:inst9\"" {  } { { "Shift_lui/lui_result.bdf" "inst9" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/Shift_lui/lui_result.bdf" { { 88 328 504 168 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007077221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift lui_result:inst43\|shift_lui:inst9\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"lui_result:inst43\|shift_lui:inst9\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "Shift_lui/shift_lui.vhd" "LPM_CLSHIFT_component" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/Shift_lui/shift_lui.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007077230 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lui_result:inst43\|shift_lui:inst9\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"lui_result:inst43\|shift_lui:inst9\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "Shift_lui/shift_lui.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/Shift_lui/shift_lui.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007077231 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lui_result:inst43\|shift_lui:inst9\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"lui_result:inst43\|shift_lui:inst9\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007077232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007077232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007077232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 5 " "Parameter \"lpm_widthdist\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007077232 ""}  } { { "Shift_lui/shift_lui.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/Shift_lui/shift_lui.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562007077232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_ukb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_ukb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_ukb " "Found entity 1: lpm_clshift_ukb" {  } { { "db/lpm_clshift_ukb.tdf" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/db/lpm_clshift_ukb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007077253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007077253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_ukb lui_result:inst43\|shift_lui:inst9\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_ukb:auto_generated " "Elaborating entity \"lpm_clshift_ukb\" for hierarchy \"lui_result:inst43\|shift_lui:inst9\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_ukb:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007077254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant lpm_constant:inst8 " "Elaborating entity \"lpm_constant\" for hierarchy \"lpm_constant:inst8\"" {  } { { "oac2/oac2.bdf" "inst8" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/oac2/oac2.bdf" { { 136 440 552 184 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007077291 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_constant:inst8 " "Elaborated megafunction instantiation \"lpm_constant:inst8\"" {  } { { "oac2/oac2.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/oac2/oac2.bdf" { { 136 440 552 184 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007077292 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_constant:inst8 " "Instantiated megafunction \"lpm_constant:inst8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 0 " "Parameter \"LPM_CVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007077292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007077292 ""}  } { { "oac2/oac2.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/oac2/oac2.bdf" { { 136 440 552 184 "inst8" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562007077292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_0j4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_0j4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_0j4 " "Found entity 1: lpm_constant_0j4" {  } { { "db/lpm_constant_0j4.tdf" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/db/lpm_constant_0j4.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007077311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007077311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_0j4 lpm_constant:inst8\|lpm_constant_0j4:ag " "Elaborating entity \"lpm_constant_0j4\" for hierarchy \"lpm_constant:inst8\|lpm_constant_0j4:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007077312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21_17bits_control mux21_17bits_control:213 " "Elaborating entity \"mux21_17bits_control\" for hierarchy \"mux21_17bits_control:213\"" {  } { { "oac2/oac2.bdf" "213" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/oac2/oac2.bdf" { { -904 2072 2216 -824 "213" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007077322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX mux21_17bits_control:213\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"mux21_17bits_control:213\|LPM_MUX:LPM_MUX_component\"" {  } { { "Mux21_17bits-Control/mux21_17bits_control.v" "LPM_MUX_component" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/Mux21_17bits-Control/mux21_17bits_control.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007077325 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mux21_17bits_control:213\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"mux21_17bits_control:213\|LPM_MUX:LPM_MUX_component\"" {  } { { "Mux21_17bits-Control/mux21_17bits_control.v" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/Mux21_17bits-Control/mux21_17bits_control.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007077326 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux21_17bits_control:213\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"mux21_17bits_control:213\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007077326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007077326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 17 " "Parameter \"lpm_width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007077326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007077326 ""}  } { { "Mux21_17bits-Control/mux21_17bits_control.v" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/Mux21_17bits-Control/mux21_17bits_control.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562007077326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_usc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_usc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_usc " "Found entity 1: mux_usc" {  } { { "db/mux_usc.tdf" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/db/mux_usc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562007077374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007077374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_usc mux21_17bits_control:213\|LPM_MUX:LPM_MUX_component\|mux_usc:auto_generated " "Elaborating entity \"mux_usc\" for hierarchy \"mux21_17bits_control:213\|LPM_MUX:LPM_MUX_component\|mux_usc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007077375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constcontrol constcontrol:da " "Elaborating entity \"constcontrol\" for hierarchy \"constcontrol:da\"" {  } { { "oac2/oac2.bdf" "da" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/oac2/oac2.bdf" { { -776 1944 2056 -728 "da" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007077383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant constcontrol:da\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"constcontrol:da\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "ConstantControl/constcontrol.v" "LPM_CONSTANT_component" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/ConstantControl/constcontrol.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007077387 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "constcontrol:da\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"constcontrol:da\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "ConstantControl/constcontrol.v" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/ConstantControl/constcontrol.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007077388 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "constcontrol:da\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"constcontrol:da\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007077388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007077388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007077388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 17 " "Parameter \"lpm_width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562007077388 ""}  } { { "ConstantControl/constcontrol.v" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/ConstantControl/constcontrol.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562007077388 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "32bitULA6funcoes:instpoiiuyh\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_mult1 " "Synthesized away node \"32bitULA6funcoes:instpoiiuyh\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_mult1\"" {  } { { "db/mult_pfn.tdf" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/db/mult_pfn.tdf" 40 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "lpm_mult/lpm_mult_alu.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } } { "32bitULA6funcoes/32bitULA6funcoes.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7008 560 728 7104 "inst55" "" } } } } { "oac2/oac2.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/oac2/oac2.bdf" { { -288 3432 3672 0 "instpoiiuyh" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562007078786 "|oac2|32bitULA6funcoes:instpoiiuyh|lpm_mult_alu:inst55|lpm_mult:lpm_mult_component|mult_pfn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "32bitULA6funcoes:instpoiiuyh\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_mult3 " "Synthesized away node \"32bitULA6funcoes:instpoiiuyh\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_mult3\"" {  } { { "db/mult_pfn.tdf" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/db/mult_pfn.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "lpm_mult/lpm_mult_alu.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } } { "32bitULA6funcoes/32bitULA6funcoes.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7008 560 728 7104 "inst55" "" } } } } { "oac2/oac2.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/oac2/oac2.bdf" { { -288 3432 3672 0 "instpoiiuyh" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562007078786 "|oac2|32bitULA6funcoes:instpoiiuyh|lpm_mult_alu:inst55|lpm_mult:lpm_mult_component|mult_pfn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "32bitULA6funcoes:instpoiiuyh\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_mult5 " "Synthesized away node \"32bitULA6funcoes:instpoiiuyh\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_mult5\"" {  } { { "db/mult_pfn.tdf" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/db/mult_pfn.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "lpm_mult/lpm_mult_alu.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } } { "32bitULA6funcoes/32bitULA6funcoes.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7008 560 728 7104 "inst55" "" } } } } { "oac2/oac2.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/oac2/oac2.bdf" { { -288 3432 3672 0 "instpoiiuyh" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562007078786 "|oac2|32bitULA6funcoes:instpoiiuyh|lpm_mult_alu:inst55|lpm_mult:lpm_mult_component|mult_pfn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "32bitULA6funcoes:instpoiiuyh\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_mult7 " "Synthesized away node \"32bitULA6funcoes:instpoiiuyh\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_mult7\"" {  } { { "db/mult_pfn.tdf" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/db/mult_pfn.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "lpm_mult/lpm_mult_alu.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } } { "32bitULA6funcoes/32bitULA6funcoes.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7008 560 728 7104 "inst55" "" } } } } { "oac2/oac2.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/oac2/oac2.bdf" { { -288 3432 3672 0 "instpoiiuyh" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562007078786 "|oac2|32bitULA6funcoes:instpoiiuyh|lpm_mult_alu:inst55|lpm_mult:lpm_mult_component|mult_pfn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "32bitULA6funcoes:instpoiiuyh\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|w513w\[0\] " "Synthesized away node \"32bitULA6funcoes:instpoiiuyh\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|w513w\[0\]\"" {  } { { "db/mult_pfn.tdf" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/db/mult_pfn.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "lpm_mult/lpm_mult_alu.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } } { "32bitULA6funcoes/32bitULA6funcoes.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7008 560 728 7104 "inst55" "" } } } } { "oac2/oac2.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/oac2/oac2.bdf" { { -288 3432 3672 0 "instpoiiuyh" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562007078786 "|oac2|32bitULA6funcoes:instpoiiuyh|lpm_mult_alu:inst55|lpm_mult:lpm_mult_component|mult_pfn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "32bitULA6funcoes:instpoiiuyh\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_out4 " "Synthesized away node \"32bitULA6funcoes:instpoiiuyh\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_out4\"" {  } { { "db/mult_pfn.tdf" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/db/mult_pfn.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "lpm_mult/lpm_mult_alu.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } } { "32bitULA6funcoes/32bitULA6funcoes.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7008 560 728 7104 "inst55" "" } } } } { "oac2/oac2.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/oac2/oac2.bdf" { { -288 3432 3672 0 "instpoiiuyh" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562007078786 "|oac2|32bitULA6funcoes:instpoiiuyh|lpm_mult_alu:inst55|lpm_mult:lpm_mult_component|mult_pfn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "32bitULA6funcoes:instpoiiuyh\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_out6 " "Synthesized away node \"32bitULA6funcoes:instpoiiuyh\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_out6\"" {  } { { "db/mult_pfn.tdf" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/db/mult_pfn.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "lpm_mult/lpm_mult_alu.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } } { "32bitULA6funcoes/32bitULA6funcoes.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7008 560 728 7104 "inst55" "" } } } } { "oac2/oac2.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/oac2/oac2.bdf" { { -288 3432 3672 0 "instpoiiuyh" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562007078786 "|oac2|32bitULA6funcoes:instpoiiuyh|lpm_mult_alu:inst55|lpm_mult:lpm_mult_component|mult_pfn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "32bitULA6funcoes:instpoiiuyh\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_out8 " "Synthesized away node \"32bitULA6funcoes:instpoiiuyh\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_out8\"" {  } { { "db/mult_pfn.tdf" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/db/mult_pfn.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "lpm_mult/lpm_mult_alu.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } } { "32bitULA6funcoes/32bitULA6funcoes.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7008 560 728 7104 "inst55" "" } } } } { "oac2/oac2.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/oac2/oac2.bdf" { { -288 3432 3672 0 "instpoiiuyh" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562007078786 "|oac2|32bitULA6funcoes:instpoiiuyh|lpm_mult_alu:inst55|lpm_mult:lpm_mult_component|mult_pfn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_mult1 " "Synthesized away node \"32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_mult1\"" {  } { { "db/mult_pfn.tdf" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/db/mult_pfn.tdf" 40 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "lpm_mult/lpm_mult_alu.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } } { "32bitULA6funcoes/32bitULA6funcoes.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7008 560 728 7104 "inst55" "" } } } } { "oac2/oac2.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/oac2/oac2.bdf" { { -208 328 568 80 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562007078786 "|oac2|32bitULA6funcoes:inst3|lpm_mult_alu:inst55|lpm_mult:lpm_mult_component|mult_pfn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_mult3 " "Synthesized away node \"32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_mult3\"" {  } { { "db/mult_pfn.tdf" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/db/mult_pfn.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "lpm_mult/lpm_mult_alu.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } } { "32bitULA6funcoes/32bitULA6funcoes.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7008 560 728 7104 "inst55" "" } } } } { "oac2/oac2.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/oac2/oac2.bdf" { { -208 328 568 80 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562007078786 "|oac2|32bitULA6funcoes:inst3|lpm_mult_alu:inst55|lpm_mult:lpm_mult_component|mult_pfn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_mult5 " "Synthesized away node \"32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_mult5\"" {  } { { "db/mult_pfn.tdf" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/db/mult_pfn.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "lpm_mult/lpm_mult_alu.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } } { "32bitULA6funcoes/32bitULA6funcoes.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7008 560 728 7104 "inst55" "" } } } } { "oac2/oac2.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/oac2/oac2.bdf" { { -208 328 568 80 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562007078786 "|oac2|32bitULA6funcoes:inst3|lpm_mult_alu:inst55|lpm_mult:lpm_mult_component|mult_pfn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_mult7 " "Synthesized away node \"32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_mult7\"" {  } { { "db/mult_pfn.tdf" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/db/mult_pfn.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "lpm_mult/lpm_mult_alu.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } } { "32bitULA6funcoes/32bitULA6funcoes.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7008 560 728 7104 "inst55" "" } } } } { "oac2/oac2.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/oac2/oac2.bdf" { { -208 328 568 80 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562007078786 "|oac2|32bitULA6funcoes:inst3|lpm_mult_alu:inst55|lpm_mult:lpm_mult_component|mult_pfn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|w513w\[0\] " "Synthesized away node \"32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|w513w\[0\]\"" {  } { { "db/mult_pfn.tdf" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/db/mult_pfn.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "lpm_mult/lpm_mult_alu.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } } { "32bitULA6funcoes/32bitULA6funcoes.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7008 560 728 7104 "inst55" "" } } } } { "oac2/oac2.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/oac2/oac2.bdf" { { -208 328 568 80 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562007078786 "|oac2|32bitULA6funcoes:inst3|lpm_mult_alu:inst55|lpm_mult:lpm_mult_component|mult_pfn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_out4 " "Synthesized away node \"32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_out4\"" {  } { { "db/mult_pfn.tdf" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/db/mult_pfn.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "lpm_mult/lpm_mult_alu.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } } { "32bitULA6funcoes/32bitULA6funcoes.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7008 560 728 7104 "inst55" "" } } } } { "oac2/oac2.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/oac2/oac2.bdf" { { -208 328 568 80 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562007078786 "|oac2|32bitULA6funcoes:inst3|lpm_mult_alu:inst55|lpm_mult:lpm_mult_component|mult_pfn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_out6 " "Synthesized away node \"32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_out6\"" {  } { { "db/mult_pfn.tdf" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/db/mult_pfn.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "lpm_mult/lpm_mult_alu.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } } { "32bitULA6funcoes/32bitULA6funcoes.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7008 560 728 7104 "inst55" "" } } } } { "oac2/oac2.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/oac2/oac2.bdf" { { -208 328 568 80 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562007078786 "|oac2|32bitULA6funcoes:inst3|lpm_mult_alu:inst55|lpm_mult:lpm_mult_component|mult_pfn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_out8 " "Synthesized away node \"32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_out8\"" {  } { { "db/mult_pfn.tdf" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/db/mult_pfn.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "lpm_mult/lpm_mult_alu.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } } { "32bitULA6funcoes/32bitULA6funcoes.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7008 560 728 7104 "inst55" "" } } } } { "oac2/oac2.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/oac2/oac2.bdf" { { -208 328 568 80 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562007078786 "|oac2|32bitULA6funcoes:inst3|lpm_mult_alu:inst55|lpm_mult:lpm_mult_component|mult_pfn:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1562007078786 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1562007078786 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "222 " "Ignored 222 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "222 " "Ignored 222 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1562007080613 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1562007080613 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "EX_MEM_Enable VCC " "Pin \"EX_MEM_Enable\" is stuck at VCC" {  } { { "oac2/oac2.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/oac2/oac2.bdf" { { -848 1840 2018 -832 "EX_MEM_Enable" "" } { -856 1744 1858 -839 "EX_MEM_Enable" "" } { 608 4160 4336 649 "EX_MEM_Enable" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562007088369 "|oac2|EX_MEM_Enable"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_Enable VCC " "Pin \"MEM_WB_Enable\" is stuck at VCC" {  } { { "oac2/oac2.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/oac2/oac2.bdf" { { -832 1840 2023 -816 "MEM_WB_Enable" "" } { -840 1744 1840 -823 "MEM_WB_Enable" "" } { 496 5447 5640 513 "MEM_WB_Enable" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562007088369 "|oac2|MEM_WB_Enable"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUcontrol_to_ULA\[3\] GND " "Pin \"ALUcontrol_to_ULA\[3\]\" is stuck at GND" {  } { { "oac2/oac2.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/oac2/oac2.bdf" { { 792 3368 3586 808 "ALUcontrol_to_ULA\[3..0\]" "" } { 352 3552 3680 369 "ALUcontrol_to_ULA\[0\]" "" } { 368 3552 3680 385 "ALUcontrol_to_ULA\[1\]" "" } { 400 3552 3680 417 "ALUcontrol_to_ULA\[2\]" "" } { 384 3552 3680 401 "ALUcontrol_to_ULA\[3\]" "" } { 848 3240 3365 865 "ALUcontrol_to_ULA\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562007088369 "|oac2|ALUcontrol_to_ULA[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1562007088369 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1562007088590 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "352 " "352 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1562007096785 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1562007099794 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562007099794 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5574 " "Implemented 5574 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1562007100144 ""} { "Info" "ICUT_CUT_TM_OPINS" "328 " "Implemented 328 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1562007100144 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5140 " "Implemented 5140 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1562007100144 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1562007100144 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1562007100144 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1562007100144 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4932 " "Peak virtual memory: 4932 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1562007100209 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 01 15:51:40 2019 " "Processing ended: Mon Jul 01 15:51:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1562007100209 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1562007100209 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1562007100209 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1562007100209 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "reg_ra_31.qip " "Tcl Script File reg_ra_31.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE reg_ra_31.qip " "set_global_assignment -name QIP_FILE reg_ra_31.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1562007101740 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1562007101740 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1562007101779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562007101780 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 01 15:51:41 2019 " "Processing started: Mon Jul 01 15:51:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1562007101780 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1562007101780 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off oac2 -c oac2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off oac2 -c oac2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1562007101780 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1562007101916 ""}
{ "Info" "0" "" "Project  = oac2" {  } {  } 0 0 "Project  = oac2" 0 0 "Fitter" 0 0 1562007101917 ""}
{ "Info" "0" "" "Revision = oac2" {  } {  } 0 0 "Revision = oac2" 0 0 "Fitter" 0 0 1562007101917 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1562007102068 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1562007102068 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "oac2 EP4CE40F29C6 " "Automatically selected device EP4CE40F29C6 for design oac2" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1562007102323 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1562007102323 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1562007102368 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1562007102368 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "instructionmemory:inst2\|inst_mem_ram:inst\|altsyncram:altsyncram_component\|altsyncram_t2u1:auto_generated\|ram_block1a31 " "Atom \"instructionmemory:inst2\|inst_mem_ram:inst\|altsyncram:altsyncram_component\|altsyncram_t2u1:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1562007102420 "|oac2|instructionmemory:inst2|inst_mem_ram:inst|altsyncram:altsyncram_component|altsyncram_t2u1:auto_generated|ram_block1a31"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1562007102420 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1562007102593 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1562007102601 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C6 " "Device EP4CE30F29C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1562007102763 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C6 " "Device EP4CE55F29C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1562007102763 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C6 " "Device EP4CE75F29C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1562007102763 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1562007102763 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/oac20191unb2/" { { 0 { 0 ""} 0 13288 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1562007102773 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/oac20191unb2/" { { 0 { 0 ""} 0 13290 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1562007102773 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/oac20191unb2/" { { 0 { 0 ""} 0 13292 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1562007102773 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/oac20191unb2/" { { 0 { 0 ""} 0 13294 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1562007102773 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/oac20191unb2/" { { 0 { 0 ""} 0 13296 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1562007102773 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1562007102773 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1562007102778 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1562007103091 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "330 330 " "No exact pin location assignment(s) for 330 pins of 330 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1562007103727 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "oac2.sdc " "Synopsys Design Constraints File file not found: 'oac2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1562007104553 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1562007104554 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1562007104616 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1562007104617 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1562007104618 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLK~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1562007105081 ""}  } { { "oac2/oac2.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/oac2/oac2.bdf" { { 736 584 752 752 "CLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/oac20191unb2/" { { 0 { 0 ""} 0 13284 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1562007105081 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DataCLK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node DataCLK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1562007105081 ""}  } { { "oac2/oac2.bdf" "" { Schematic "C:/Users/Admin/Documents/GitHub/oac20191unb2/oac2/oac2.bdf" { { 368 4840 5008 384 "DataCLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/oac20191unb2/" { { 0 { 0 ""} 0 13285 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1562007105081 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1562007105763 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1562007105767 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1562007105768 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1562007105774 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1562007105784 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1562007105793 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1562007105981 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1562007105985 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1562007105985 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "328 unused 2.5V 0 328 0 " "Number of I/O pins in group: 328 (unused VREF, 2.5V VCCIO, 0 input, 328 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1562007105999 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1562007105999 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1562007105999 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 54 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1562007106000 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 72 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1562007106000 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 65 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1562007106000 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 67 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  67 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1562007106000 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 71 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1562007106000 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 64 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1562007106000 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 67 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  67 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1562007106000 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 66 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  66 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1562007106000 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1562007106000 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1562007106000 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562007106571 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1562007106580 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1562007108008 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562007108930 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1562007108982 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1562007134887 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:26 " "Fitter placement operations ending: elapsed time is 00:00:26" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562007134887 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1562007136039 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X45_Y11 X55_Y21 " "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X45_Y11 to location X55_Y21" {  } { { "loc" "" { Generic "C:/Users/Admin/Documents/GitHub/oac20191unb2/" { { 1 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X45_Y11 to location X55_Y21"} { { 12 { 0 ""} 45 11 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1562007140743 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1562007140743 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1562007160665 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1562007160665 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:23 " "Fitter routing operations ending: elapsed time is 00:00:23" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562007160670 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.06 " "Total time spent on timing analysis during the Fitter is 4.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1562007160885 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1562007160930 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1562007161670 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1562007161673 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1562007162306 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562007163540 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Admin/Documents/GitHub/oac20191unb2/output_files/oac2.fit.smsg " "Generated suppressed messages file C:/Users/Admin/Documents/GitHub/oac20191unb2/output_files/oac2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1562007164769 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5626 " "Peak virtual memory: 5626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1562007165964 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 01 15:52:45 2019 " "Processing ended: Mon Jul 01 15:52:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1562007165964 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:04 " "Elapsed time: 00:01:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1562007165964 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:31 " "Total CPU time (on all processors): 00:01:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1562007165964 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1562007165964 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1562007167228 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562007167234 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 01 15:52:47 2019 " "Processing started: Mon Jul 01 15:52:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1562007167234 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1562007167234 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off oac2 -c oac2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off oac2 -c oac2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1562007167234 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "reg_ra_31.qip " "Tcl Script File reg_ra_31.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE reg_ra_31.qip " "set_global_assignment -name QIP_FILE reg_ra_31.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1562007167485 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1562007167485 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1562007167775 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1562007168960 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1562007169003 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4711 " "Peak virtual memory: 4711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1562007169196 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 01 15:52:49 2019 " "Processing ended: Mon Jul 01 15:52:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1562007169196 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1562007169196 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1562007169196 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1562007169196 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1562007169919 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "reg_ra_31.qip " "Tcl Script File reg_ra_31.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE reg_ra_31.qip " "set_global_assignment -name QIP_FILE reg_ra_31.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1562007170679 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1562007170679 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1562007170718 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562007170719 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 01 15:52:50 2019 " "Processing started: Mon Jul 01 15:52:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1562007170719 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562007170719 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta oac2 -c oac2 " "Command: quartus_sta oac2 -c oac2" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562007170719 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1562007170857 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1562007171181 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562007171181 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1562007171238 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1562007171238 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "oac2.sdc " "Synopsys Design Constraints File file not found: 'oac2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1562007171739 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562007171739 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1562007171759 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DataCLK DataCLK " "create_clock -period 1.000 -name DataCLK DataCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1562007171759 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562007171759 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562007171793 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562007171793 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1562007171795 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1562007171824 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1562007172180 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562007172180 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -113.010 " "Worst-case setup slack is -113.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562007172182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562007172182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -113.010          -13116.575 CLK  " " -113.010          -13116.575 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562007172182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.559            -655.906 DataCLK  " "   -2.559            -655.906 DataCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562007172182 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562007172182 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.293 " "Worst-case hold slack is 0.293" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562007172201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562007172201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 DataCLK  " "    0.293               0.000 DataCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562007172201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 CLK  " "    0.336               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562007172201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562007172201 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562007172204 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562007172206 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562007172208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562007172208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1416.000 CLK  " "   -3.000           -1416.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562007172208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -770.248 DataCLK  " "   -3.000            -770.248 DataCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562007172208 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562007172208 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1562007172612 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562007172642 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562007173485 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562007173718 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1562007173765 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562007173765 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -100.776 " "Worst-case setup slack is -100.776" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562007173768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562007173768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -100.776          -11594.996 CLK  " " -100.776          -11594.996 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562007173768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.212            -560.079 DataCLK  " "   -2.212            -560.079 DataCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562007173768 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562007173768 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.277 " "Worst-case hold slack is 0.277" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562007173787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562007173787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.277               0.000 DataCLK  " "    0.277               0.000 DataCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562007173787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 CLK  " "    0.303               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562007173787 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562007173787 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562007173790 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562007173793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562007173796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562007173796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1416.000 CLK  " "   -3.000           -1416.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562007173796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -770.248 DataCLK  " "   -3.000            -770.248 DataCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562007173796 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562007173796 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1562007174204 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562007174383 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1562007174402 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562007174402 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -63.910 " "Worst-case setup slack is -63.910" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562007174405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562007174405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -63.910           -7151.447 CLK  " "  -63.910           -7151.447 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562007174405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.144            -252.030 DataCLK  " "   -1.144            -252.030 DataCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562007174405 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562007174405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.131 " "Worst-case hold slack is 0.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562007174426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562007174426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131               0.000 DataCLK  " "    0.131               0.000 DataCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562007174426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 CLK  " "    0.176               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562007174426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562007174426 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562007174430 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562007174434 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562007174438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562007174438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1499.561 CLK  " "   -3.000           -1499.561 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562007174438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -398.446 DataCLK  " "   -3.000            -398.446 DataCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562007174438 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562007174438 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562007175569 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562007175623 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4905 " "Peak virtual memory: 4905 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1562007175787 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 01 15:52:55 2019 " "Processing ended: Mon Jul 01 15:52:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1562007175787 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1562007175787 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1562007175787 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562007175787 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 61 s " "Quartus Prime Full Compilation was successful. 0 errors, 61 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1562007176652 ""}
