// Seed: 4021552430
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_5 = 1;
  assign id_1 = 1;
  wire id_7, id_8;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    input tri1 id_2,
    input logic id_3,
    output logic id_4,
    output tri0 id_5,
    output tri0 id_6,
    input wor id_7,
    output tri0 id_8,
    input wor id_9,
    input uwire id_10,
    input wand id_11
    , id_38,
    input tri1 id_12,
    output wire id_13,
    output supply0 id_14,
    input tri0 id_15,
    input supply1 id_16,
    input uwire id_17,
    input tri id_18,
    input tri0 id_19,
    output tri id_20,
    input supply1 id_21,
    input uwire id_22,
    input tri0 id_23,
    output wor id_24,
    output tri1 id_25,
    input tri0 id_26,
    output wire id_27,
    input tri0 id_28,
    output wire id_29,
    input wor id_30,
    input wire id_31,
    input tri1 id_32,
    output supply0 id_33,
    input wand id_34,
    input wand id_35,
    input supply1 id_36
);
  always id_4 <= #1 id_3;
  module_0 modCall_1 (
      id_38,
      id_38,
      id_38,
      id_38,
      id_38,
      id_38
  );
endmodule
