// Seed: 2349935652
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  output id_2;
  output id_1;
  assign id_2 = id_3 << 1 + 1;
  logic id_4;
endmodule
