

================================================================
== Vitis HLS Report for 'winograd_Pipeline_compute_Y'
================================================================
* Date:           Tue Sep 23 21:11:02 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        convolution_accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexu
* Target device:  xcvu440_CIV-flgb2377-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.033 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        4|        4|  40.000 ns|  40.000 ns|    3|    3|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- compute_Y  |        2|        2|         1|          1|          1|     2|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      156|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|      153|       27|    -|
|Register             |        -|     -|      132|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      285|      183|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1680|   960|  1688640|   844320|    0|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|  100|
+---------------------+---------+------+---------+---------+-----+
|Available            |     5040|  2880|  5065920|  2532960|    0|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln108_fu_130_p2       |         +|   0|  0|   9|           2|           1|
    |cmp287_fu_148_p2          |      icmp|   0|  0|   9|           2|           1|
    |icmp_ln108_fu_124_p2      |      icmp|   0|  0|  10|           2|           3|
    |select_ln111_1_fu_162_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln111_2_fu_170_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln111_3_fu_178_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln111_fu_154_p3    |    select|   0|  0|  32|           1|          32|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 156|          10|         133|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2  |   9|          2|    2|          4|
    |i_fu_44               |   9|          2|    2|          4|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|    5|         10|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |   1|   0|    1|          0|
    |ap_done_reg     |   1|   0|    1|          0|
    |empty_19_fu_52  |  32|   0|   32|          0|
    |empty_20_fu_56  |  32|   0|   32|          0|
    |empty_21_fu_60  |  32|   0|   32|          0|
    |empty_fu_48     |  32|   0|   32|          0|
    |i_fu_44         |   2|   0|    2|          0|
    +----------------+----+----+-----+-----------+
    |Total           | 132|   0|  132|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-----------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+---------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  winograd_Pipeline_compute_Y|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  winograd_Pipeline_compute_Y|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  winograd_Pipeline_compute_Y|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  winograd_Pipeline_compute_Y|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  winograd_Pipeline_compute_Y|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  winograd_Pipeline_compute_Y|  return value|
|sub7           |   in|   32|     ap_none|                         sub7|        scalar|
|add10          |   in|   32|     ap_none|                        add10|        scalar|
|sub5           |   in|   32|     ap_none|                         sub5|        scalar|
|add8           |   in|   32|     ap_none|                         add8|        scalar|
|p_out          |  out|   32|      ap_vld|                        p_out|       pointer|
|p_out_ap_vld   |  out|    1|      ap_vld|                        p_out|       pointer|
|p_out1         |  out|   32|      ap_vld|                       p_out1|       pointer|
|p_out1_ap_vld  |  out|    1|      ap_vld|                       p_out1|       pointer|
|p_out2         |  out|   32|      ap_vld|                       p_out2|       pointer|
|p_out2_ap_vld  |  out|    1|      ap_vld|                       p_out2|       pointer|
|p_out3         |  out|   32|      ap_vld|                       p_out3|       pointer|
|p_out3_ap_vld  |  out|    1|      ap_vld|                       p_out3|       pointer|
+---------------+-----+-----+------------+-----------------------------+--------------+

