#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Feb  8 12:58:39 2023
# Process ID: 7352
# Current directory: C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9548 C:\Users\Christopher\Desktop\FinalProject\ENSC_452\audio_tutorial\audio_tutorial.xpr
# Log file: C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/vivado.log
# Journal file: C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.srcs/sources_1/bd/design_1/design_1.bd}
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
delete_bd_objs [get_bd_nets led_controller_0_LEDs_out] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells led_controller_0]
delete_bd_objs [get_bd_ports LEDs_out]
set_property location {3 914 960} [get_bd_cells axi_gpio_1]
set_property location {3 916 834} [get_bd_cells zed_audio_ctrl_0]
set_property location {3 912 686} [get_bd_cells axi_gpio_0]
set_property  ip_repo_paths  {c:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial_given_files/sources/zedboard/adventures_with_ip_integrator/ip C:/Users/Christopher/Desktop/FinalProject/ENSC_452/vga_tutorial_students/vga_controller_ip} [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv user.org:user:vga_controller:1.0 vga_controller_0
endgroup
set_property location {3 1015 484} [get_bd_cells vga_controller_0]
set_property location {3 963 482} [get_bd_cells vga_controller_0]
set_property location {3 971 482} [get_bd_cells vga_controller_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_timer:2.0 axi_timer_0
endgroup
set_property location {4 1315 390} [get_bd_cells axi_timer_0]
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1} CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK]
connect_bd_net [get_bd_pins vga_controller_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins vga_controller_0/clk]
set_property location {3 1114 393} [get_bd_cells vga_controller_0]
set_property location {3 891 550} [get_bd_cells clk_wiz_0]
connect_bd_net [get_bd_pins clk_wiz_0/clk_in1] [get_bd_pins processing_system7_0/FCLK_CLK0]
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {108} CONFIG.MMCM_CLKFBOUT_MULT_F {10.125} CONFIG.MMCM_CLKOUT0_DIVIDE_F {9.375} CONFIG.CLKOUT1_JITTER {127.691} CONFIG.CLKOUT1_PHASE_ERROR {97.646}] [get_bd_cells clk_wiz_0]
endgroup
set_property -dict [list CONFIG.horizontal_length {1280} CONFIG.vertical_length {1024} CONFIG.h_front_porch {48} CONFIG.h_sync_pulse {112} CONFIG.h_back_porch {248} CONFIG.v_front_porch {1} CONFIG.v_sync_pulse {3} CONFIG.v_back_porch {38} CONFIG.h_sync_polarity {"1"} CONFIG.v_sync_polarity {"1"}] [get_bd_cells vga_controller_0]
startgroup
make_bd_pins_external  [get_bd_pins vga_controller_0/VGA_R]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins vga_controller_0/VGA_G]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins vga_controller_0/VGA_B]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins vga_controller_0/VGA_HS]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins vga_controller_0/VGA_VS]
endgroup
set_property name VGA_R [get_bd_ports VGA_R_0]
set_property name VGA_G [get_bd_ports VGA_G_0]
set_property name VGA_B [get_bd_ports VGA_B_0]
set_property name VGA_HS [get_bd_ports VGA_HS_0]
set_property name VGA_VS [get_bd_ports VGA_VS_0]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins vga_controller_0/pixel_clk]
startgroup
set_property -dict [list CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.RESET_PORT {resetn}] [get_bd_cells clk_wiz_0]
endgroup
connect_bd_net [get_bd_pins vga_controller_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins clk_wiz_0/resetn] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
connect_bd_net [get_bd_pins rst_ps7_0_100M/peripheral_reset] [get_bd_pins vga_controller_0/fifo_rst]
connect_bd_net [get_bd_pins vga_controller_0/pixel_rstn] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_RCOUNT] [get_bd_pins vga_controller_0/rfifo_count]
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins rst_ps7_0_100M/slowest_sync_clk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins rst_ps7_0_100M/slowest_sync_clk]
connect_bd_net [get_bd_pins vga_controller_0/rstn] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
delete_bd_objs [get_bd_cells axi_timer_0]
undo
set_property location {4 1277 514} [get_bd_cells axi_timer_0]
set_property location {4 1400 525} [get_bd_cells axi_timer_0]
connect_bd_net [get_bd_pins axi_timer_0/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_timer_0/s_axi_aresetn] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_intf_net [get_bd_intf_pins axi_timer_0/S_AXI] -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M00_AXI]
connect_bd_net [get_bd_pins axi_timer_0/interrupt] [get_bd_pins processing_system7_0/IRQ_F2P]
regenerate_bd_layout
assign_bd_address -target_address_space /processing_system7_0/Data [get_bd_addr_segs axi_timer_0/S_AXI/Reg] -force
connect_bd_intf_net [get_bd_intf_pins vga_controller_0/M_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
startgroup
set_property -dict [list CONFIG.image_buffer1_baseaddr {0x00900000}] [get_bd_cells vga_controller_0]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
update_ip_catalog -rebuild -repo_path c:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial_given_files/sources/zedboard/adventures_with_ip_integrator/ip
set_property  ip_repo_paths  {c:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial_given_files/sources/zedboard/adventures_with_ip_integrator/ip c:/Users/Christopher/Desktop/FinalProject/ENSC_452/vga_tutorial_students/vga_controller_ip C:/Users/Christopher/Desktop/FinalProject/ENSC_452/AudioLabTest/ip_repo/zed_audio_ctrl} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Users/Christopher/Desktop/FinalProject/ENSC_452/vga_tutorial_students/vga_controller_ip c:/Users/Christopher/Desktop/FinalProject/ENSC_452/AudioLabTest/ip_repo/zed_audio_ctrl} [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:zed_audio_ctrl:1.0 zed_audio_ctrl_1
endgroup
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI]
connect_bd_intf_net [get_bd_intf_pins zed_audio_ctrl_1/S_AXI] -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M01_AXI]
startgroup
connect_bd_net [get_bd_ports SDATA_I] [get_bd_pins zed_audio_ctrl_1/SDATA_I]
connect_bd_net [get_bd_ports SDATA_I] [get_bd_pins zed_audio_ctrl_1/S_AXI_ACLK]
endgroup
disconnect_bd_net /SDATA_I_0_1 [get_bd_pins zed_audio_ctrl_1/S_AXI_ACLK]
connect_bd_net [get_bd_pins zed_audio_ctrl_1/S_AXI_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins zed_audio_ctrl_1/S_AXI_ARESETN] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
delete_bd_objs [get_bd_nets zed_audio_ctrl_0_BCLK] [get_bd_nets zed_audio_ctrl_0_LRCLK] [get_bd_nets zed_audio_ctrl_0_SDATA_O] [get_bd_cells zed_audio_ctrl_0]
connect_bd_net [get_bd_ports BCLK] [get_bd_pins zed_audio_ctrl_1/BCLK]
connect_bd_net [get_bd_ports LRCLK] [get_bd_pins zed_audio_ctrl_1/LRCLK]
connect_bd_net [get_bd_ports SDATA_O] [get_bd_pins zed_audio_ctrl_1/SDATA_O]
reset_run design_1_clk_wiz_0_0_synth_1
reset_run design_1_vga_controller_0_0_synth_1
reset_run design_1_axi_timer_0_0_synth_1
reset_run design_1_processing_system7_0_0_synth_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
assign_bd_address
reset_run synth_1
reset_run design_1_s00_mmu_0_synth_1
reset_run design_1_vga_controller_0_0_synth_1
reset_run design_1_axi_timer_0_0_synth_1
save_bd_design
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
startgroup
endgroup
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_run impl_1
open_bd_design {C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.srcs/sources_1/bd/design_1/design_1.bd}
write_hw_platform -fixed -include_bit -force -file C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/design_1_wrapper.xsa
write_hw_platform -fixed -include_bit -force -file C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/testing.xsa
write_hw_platform -fixed -include_bit -force -file C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/FinalProject.xsa
