Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Feb 13 09:31:41 2023
| Host         : x1g9 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file ntt_memory_wrapper_timing_summary_routed.rpt -pb ntt_memory_wrapper_timing_summary_routed.pb -rpx ntt_memory_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ntt_memory_wrapper
| Device       : 7vx485t-ffg1157
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 60 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.493        0.000                      0                 6036        0.064        0.000                      0                 6036        2.553        0.000                       0                  4835  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.333}        6.667           149.992         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.493        0.000                      0                 6036        0.064        0.000                      0                 6036        2.553        0.000                       0                  4835  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.493ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.553ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.493ns  (required time - arrival time)
  Source:                 DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/fifo_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/c_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        6.156ns  (logic 3.605ns (58.565%)  route 2.551ns (41.435%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.312ns = ( 11.979 - 6.667 ) 
    Source Clock Delay      (SCD):    5.706ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=4834, routed)        2.236     5.706    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/clk_IBUF_BUFG
    RAMB18_X2Y4          RAMB18E1                                     r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/fifo_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.080     7.786 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/fifo_reg/DOADO[9]
                         net (fo=5, routed)           0.865     8.652    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/FIFO_OUT[9]
    SLICE_X40Y12         LUT5 (Prop_lut5_I0_O)        0.053     8.705 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/c2_carry__1_i_3__0/O
                         net (fo=2, routed)           0.651     9.356    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/MOD_ADD_IN_0[9]
    SLICE_X32Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.307     9.663 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__1_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.663    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__1_i_1__0_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.723 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__2_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.723    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__2_i_1__0_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.783 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__3_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.783    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__3_i_1__0_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.843 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__4_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.843    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__4_i_1__0_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.055 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__5_i_1__0/O[1]
                         net (fo=3, routed)           0.410    10.465    DUT_NTT_n_83
    SLICE_X33Y19         LUT2 (Prop_lut2_I0_O)        0.155    10.620 r  ab_mq_carry__5_i_4__0/O
                         net (fo=1, routed)           0.000    10.620    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/c_reg[27]_1[1]
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    10.944 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/ab_mq_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.944    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/ab_mq_carry__5_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    11.083 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/ab_mq_carry__6/O[0]
                         net (fo=28, routed)          0.624    11.707    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/ab_mq[28]
    SLICE_X30Y15         LUT3 (Prop_lut3_I1_O)        0.155    11.862 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/c[9]_i_1__0/O
                         net (fo=1, routed)           0.000    11.862    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/p_0_in[9]
    SLICE_X30Y15         FDRE                                         r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/c_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AL31                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     7.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     9.775    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.888 r  clk_IBUF_BUFG_inst/O
                         net (fo=4834, routed)        2.091    11.979    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/clk_IBUF_BUFG
    SLICE_X30Y15         FDRE                                         r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/c_reg[9]/C
                         clock pessimism              0.338    12.317    
                         clock uncertainty           -0.035    12.281    
    SLICE_X30Y15         FDRE (Setup_fdre_C_D)        0.073    12.354    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/c_reg[9]
  -------------------------------------------------------------------
                         required time                         12.354    
                         arrival time                         -11.862    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/fifo_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        6.145ns  (logic 3.605ns (58.663%)  route 2.540ns (41.337%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.307ns = ( 11.974 - 6.667 ) 
    Source Clock Delay      (SCD):    5.706ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=4834, routed)        2.236     5.706    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/clk_IBUF_BUFG
    RAMB18_X2Y4          RAMB18E1                                     r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/fifo_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.080     7.786 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/fifo_reg/DOADO[9]
                         net (fo=5, routed)           0.865     8.652    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/FIFO_OUT[9]
    SLICE_X40Y12         LUT5 (Prop_lut5_I0_O)        0.053     8.705 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/c2_carry__1_i_3__0/O
                         net (fo=2, routed)           0.651     9.356    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/MOD_ADD_IN_0[9]
    SLICE_X32Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.307     9.663 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__1_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.663    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__1_i_1__0_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.723 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__2_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.723    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__2_i_1__0_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.783 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__3_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.783    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__3_i_1__0_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.843 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__4_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.843    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__4_i_1__0_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.055 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__5_i_1__0/O[1]
                         net (fo=3, routed)           0.410    10.465    DUT_NTT_n_83
    SLICE_X33Y19         LUT2 (Prop_lut2_I0_O)        0.155    10.620 r  ab_mq_carry__5_i_4__0/O
                         net (fo=1, routed)           0.000    10.620    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/c_reg[27]_1[1]
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    10.944 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/ab_mq_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.944    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/ab_mq_carry__5_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    11.083 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/ab_mq_carry__6/O[0]
                         net (fo=28, routed)          0.614    11.697    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/ab_mq[28]
    SLICE_X36Y14         LUT3 (Prop_lut3_I1_O)        0.155    11.852 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/c[3]_i_1__0/O
                         net (fo=1, routed)           0.000    11.852    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/p_0_in[3]
    SLICE_X36Y14         FDRE                                         r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AL31                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     7.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     9.775    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.888 r  clk_IBUF_BUFG_inst/O
                         net (fo=4834, routed)        2.086    11.974    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/clk_IBUF_BUFG
    SLICE_X36Y14         FDRE                                         r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/c_reg[3]/C
                         clock pessimism              0.338    12.312    
                         clock uncertainty           -0.035    12.276    
    SLICE_X36Y14         FDRE (Setup_fdre_C_D)        0.071    12.347    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/c_reg[3]
  -------------------------------------------------------------------
                         required time                         12.347    
                         arrival time                         -11.852    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/fifo_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/c_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        6.111ns  (logic 3.605ns (58.989%)  route 2.506ns (41.011%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.309ns = ( 11.976 - 6.667 ) 
    Source Clock Delay      (SCD):    5.706ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=4834, routed)        2.236     5.706    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/clk_IBUF_BUFG
    RAMB18_X2Y4          RAMB18E1                                     r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/fifo_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.080     7.786 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/fifo_reg/DOADO[9]
                         net (fo=5, routed)           0.865     8.652    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/FIFO_OUT[9]
    SLICE_X40Y12         LUT5 (Prop_lut5_I0_O)        0.053     8.705 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/c2_carry__1_i_3__0/O
                         net (fo=2, routed)           0.651     9.356    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/MOD_ADD_IN_0[9]
    SLICE_X32Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.307     9.663 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__1_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.663    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__1_i_1__0_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.723 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__2_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.723    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__2_i_1__0_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.783 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__3_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.783    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__3_i_1__0_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.843 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__4_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.843    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__4_i_1__0_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.055 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__5_i_1__0/O[1]
                         net (fo=3, routed)           0.410    10.465    DUT_NTT_n_83
    SLICE_X33Y19         LUT2 (Prop_lut2_I0_O)        0.155    10.620 r  ab_mq_carry__5_i_4__0/O
                         net (fo=1, routed)           0.000    10.620    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/c_reg[27]_1[1]
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    10.944 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/ab_mq_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.944    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/ab_mq_carry__5_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    11.083 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/ab_mq_carry__6/O[0]
                         net (fo=28, routed)          0.580    11.663    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/ab_mq[28]
    SLICE_X29Y18         LUT3 (Prop_lut3_I1_O)        0.155    11.818 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/c[23]_i_1__0/O
                         net (fo=1, routed)           0.000    11.818    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/p_0_in[23]
    SLICE_X29Y18         FDRE                                         r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/c_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AL31                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     7.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     9.775    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.888 r  clk_IBUF_BUFG_inst/O
                         net (fo=4834, routed)        2.088    11.976    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/clk_IBUF_BUFG
    SLICE_X29Y18         FDRE                                         r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/c_reg[23]/C
                         clock pessimism              0.338    12.314    
                         clock uncertainty           -0.035    12.278    
    SLICE_X29Y18         FDRE (Setup_fdre_C_D)        0.035    12.313    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/c_reg[23]
  -------------------------------------------------------------------
                         required time                         12.313    
                         arrival time                         -11.818    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.500ns  (required time - arrival time)
  Source:                 DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/fifo_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 3.605ns (58.632%)  route 2.544ns (41.368%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.312ns = ( 11.979 - 6.667 ) 
    Source Clock Delay      (SCD):    5.706ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=4834, routed)        2.236     5.706    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/clk_IBUF_BUFG
    RAMB18_X2Y4          RAMB18E1                                     r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/fifo_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.080     7.786 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/fifo_reg/DOADO[9]
                         net (fo=5, routed)           0.865     8.652    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/FIFO_OUT[9]
    SLICE_X40Y12         LUT5 (Prop_lut5_I0_O)        0.053     8.705 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/c2_carry__1_i_3__0/O
                         net (fo=2, routed)           0.651     9.356    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/MOD_ADD_IN_0[9]
    SLICE_X32Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.307     9.663 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__1_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.663    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__1_i_1__0_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.723 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__2_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.723    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__2_i_1__0_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.783 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__3_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.783    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__3_i_1__0_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.843 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__4_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.843    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__4_i_1__0_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.055 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__5_i_1__0/O[1]
                         net (fo=3, routed)           0.410    10.465    DUT_NTT_n_83
    SLICE_X33Y19         LUT2 (Prop_lut2_I0_O)        0.155    10.620 r  ab_mq_carry__5_i_4__0/O
                         net (fo=1, routed)           0.000    10.620    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/c_reg[27]_1[1]
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    10.944 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/ab_mq_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.944    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/ab_mq_carry__5_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    11.083 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/ab_mq_carry__6/O[0]
                         net (fo=28, routed)          0.617    11.700    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/ab_mq[28]
    SLICE_X30Y15         LUT3 (Prop_lut3_I1_O)        0.155    11.855 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/c[1]_i_1__0/O
                         net (fo=1, routed)           0.000    11.855    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/p_0_in[1]
    SLICE_X30Y15         FDRE                                         r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AL31                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     7.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     9.775    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.888 r  clk_IBUF_BUFG_inst/O
                         net (fo=4834, routed)        2.091    11.979    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/clk_IBUF_BUFG
    SLICE_X30Y15         FDRE                                         r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/c_reg[1]/C
                         clock pessimism              0.338    12.317    
                         clock uncertainty           -0.035    12.281    
    SLICE_X30Y15         FDRE (Setup_fdre_C_D)        0.073    12.354    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/c_reg[1]
  -------------------------------------------------------------------
                         required time                         12.354    
                         arrival time                         -11.855    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/fifo_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/c_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        6.104ns  (logic 3.605ns (59.055%)  route 2.499ns (40.945%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.311ns = ( 11.978 - 6.667 ) 
    Source Clock Delay      (SCD):    5.706ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=4834, routed)        2.236     5.706    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/clk_IBUF_BUFG
    RAMB18_X2Y4          RAMB18E1                                     r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/fifo_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.080     7.786 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/fifo_reg/DOADO[9]
                         net (fo=5, routed)           0.865     8.652    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/FIFO_OUT[9]
    SLICE_X40Y12         LUT5 (Prop_lut5_I0_O)        0.053     8.705 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/c2_carry__1_i_3__0/O
                         net (fo=2, routed)           0.651     9.356    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/MOD_ADD_IN_0[9]
    SLICE_X32Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.307     9.663 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__1_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.663    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__1_i_1__0_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.723 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__2_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.723    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__2_i_1__0_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.783 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__3_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.783    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__3_i_1__0_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.843 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__4_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.843    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__4_i_1__0_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.055 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__5_i_1__0/O[1]
                         net (fo=3, routed)           0.410    10.465    DUT_NTT_n_83
    SLICE_X33Y19         LUT2 (Prop_lut2_I0_O)        0.155    10.620 r  ab_mq_carry__5_i_4__0/O
                         net (fo=1, routed)           0.000    10.620    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/c_reg[27]_1[1]
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    10.944 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/ab_mq_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.944    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/ab_mq_carry__5_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    11.083 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/ab_mq_carry__6/O[0]
                         net (fo=28, routed)          0.573    11.656    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/ab_mq[28]
    SLICE_X31Y17         LUT3 (Prop_lut3_I1_O)        0.155    11.811 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/c[14]_i_1__0/O
                         net (fo=1, routed)           0.000    11.811    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/p_0_in[14]
    SLICE_X31Y17         FDRE                                         r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/c_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AL31                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     7.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     9.775    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.888 r  clk_IBUF_BUFG_inst/O
                         net (fo=4834, routed)        2.090    11.978    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/clk_IBUF_BUFG
    SLICE_X31Y17         FDRE                                         r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/c_reg[14]/C
                         clock pessimism              0.338    12.316    
                         clock uncertainty           -0.035    12.280    
    SLICE_X31Y17         FDRE (Setup_fdre_C_D)        0.035    12.315    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/c_reg[14]
  -------------------------------------------------------------------
                         required time                         12.315    
                         arrival time                         -11.811    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.506ns  (required time - arrival time)
  Source:                 DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/fifo_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        6.141ns  (logic 3.605ns (58.702%)  route 2.536ns (41.298%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.313ns = ( 11.980 - 6.667 ) 
    Source Clock Delay      (SCD):    5.706ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=4834, routed)        2.236     5.706    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/clk_IBUF_BUFG
    RAMB18_X2Y4          RAMB18E1                                     r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/fifo_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.080     7.786 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/fifo_reg/DOADO[9]
                         net (fo=5, routed)           0.865     8.652    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/FIFO_OUT[9]
    SLICE_X40Y12         LUT5 (Prop_lut5_I0_O)        0.053     8.705 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/c2_carry__1_i_3__0/O
                         net (fo=2, routed)           0.651     9.356    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/MOD_ADD_IN_0[9]
    SLICE_X32Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.307     9.663 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__1_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.663    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__1_i_1__0_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.723 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__2_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.723    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__2_i_1__0_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.783 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__3_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.783    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__3_i_1__0_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.843 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__4_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.843    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__4_i_1__0_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.055 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__5_i_1__0/O[1]
                         net (fo=3, routed)           0.410    10.465    DUT_NTT_n_83
    SLICE_X33Y19         LUT2 (Prop_lut2_I0_O)        0.155    10.620 r  ab_mq_carry__5_i_4__0/O
                         net (fo=1, routed)           0.000    10.620    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/c_reg[27]_1[1]
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    10.944 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/ab_mq_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.944    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/ab_mq_carry__5_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    11.083 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/ab_mq_carry__6/O[0]
                         net (fo=28, routed)          0.610    11.693    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/ab_mq[28]
    SLICE_X30Y14         LUT3 (Prop_lut3_I1_O)        0.155    11.848 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/c[2]_i_1__0/O
                         net (fo=1, routed)           0.000    11.848    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/p_0_in[2]
    SLICE_X30Y14         FDRE                                         r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AL31                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     7.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     9.775    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.888 r  clk_IBUF_BUFG_inst/O
                         net (fo=4834, routed)        2.092    11.980    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/clk_IBUF_BUFG
    SLICE_X30Y14         FDRE                                         r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/c_reg[2]/C
                         clock pessimism              0.338    12.318    
                         clock uncertainty           -0.035    12.282    
    SLICE_X30Y14         FDRE (Setup_fdre_C_D)        0.071    12.353    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/c_reg[2]
  -------------------------------------------------------------------
                         required time                         12.353    
                         arrival time                         -11.848    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/fifo_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/c_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        6.101ns  (logic 3.605ns (59.084%)  route 2.496ns (40.916%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.311ns = ( 11.978 - 6.667 ) 
    Source Clock Delay      (SCD):    5.706ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=4834, routed)        2.236     5.706    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/clk_IBUF_BUFG
    RAMB18_X2Y4          RAMB18E1                                     r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/fifo_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.080     7.786 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/fifo_reg/DOADO[9]
                         net (fo=5, routed)           0.865     8.652    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/FIFO_OUT[9]
    SLICE_X40Y12         LUT5 (Prop_lut5_I0_O)        0.053     8.705 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/c2_carry__1_i_3__0/O
                         net (fo=2, routed)           0.651     9.356    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/MOD_ADD_IN_0[9]
    SLICE_X32Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.307     9.663 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__1_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.663    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__1_i_1__0_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.723 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__2_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.723    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__2_i_1__0_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.783 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__3_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.783    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__3_i_1__0_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.843 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__4_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.843    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__4_i_1__0_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.055 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__5_i_1__0/O[1]
                         net (fo=3, routed)           0.410    10.465    DUT_NTT_n_83
    SLICE_X33Y19         LUT2 (Prop_lut2_I0_O)        0.155    10.620 r  ab_mq_carry__5_i_4__0/O
                         net (fo=1, routed)           0.000    10.620    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/c_reg[27]_1[1]
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    10.944 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/ab_mq_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.944    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/ab_mq_carry__5_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    11.083 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/ab_mq_carry__6/O[0]
                         net (fo=28, routed)          0.570    11.653    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/ab_mq[28]
    SLICE_X31Y17         LUT3 (Prop_lut3_I1_O)        0.155    11.808 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/c[16]_i_1__0/O
                         net (fo=1, routed)           0.000    11.808    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/p_0_in[16]
    SLICE_X31Y17         FDRE                                         r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/c_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AL31                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     7.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     9.775    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.888 r  clk_IBUF_BUFG_inst/O
                         net (fo=4834, routed)        2.090    11.978    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/clk_IBUF_BUFG
    SLICE_X31Y17         FDRE                                         r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/c_reg[16]/C
                         clock pessimism              0.338    12.316    
                         clock uncertainty           -0.035    12.280    
    SLICE_X31Y17         FDRE (Setup_fdre_C_D)        0.034    12.314    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/c_reg[16]
  -------------------------------------------------------------------
                         required time                         12.314    
                         arrival time                         -11.808    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.509ns  (required time - arrival time)
  Source:                 DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/fifo_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/c_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        6.139ns  (logic 3.605ns (58.721%)  route 2.534ns (41.279%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.313ns = ( 11.980 - 6.667 ) 
    Source Clock Delay      (SCD):    5.706ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=4834, routed)        2.236     5.706    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/clk_IBUF_BUFG
    RAMB18_X2Y4          RAMB18E1                                     r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/fifo_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.080     7.786 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/fifo_reg/DOADO[9]
                         net (fo=5, routed)           0.865     8.652    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/FIFO_OUT[9]
    SLICE_X40Y12         LUT5 (Prop_lut5_I0_O)        0.053     8.705 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/c2_carry__1_i_3__0/O
                         net (fo=2, routed)           0.651     9.356    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/MOD_ADD_IN_0[9]
    SLICE_X32Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.307     9.663 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__1_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.663    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__1_i_1__0_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.723 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__2_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.723    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__2_i_1__0_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.783 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__3_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.783    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__3_i_1__0_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.843 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__4_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.843    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__4_i_1__0_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.055 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__5_i_1__0/O[1]
                         net (fo=3, routed)           0.410    10.465    DUT_NTT_n_83
    SLICE_X33Y19         LUT2 (Prop_lut2_I0_O)        0.155    10.620 r  ab_mq_carry__5_i_4__0/O
                         net (fo=1, routed)           0.000    10.620    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/c_reg[27]_1[1]
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    10.944 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/ab_mq_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.944    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/ab_mq_carry__5_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    11.083 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/ab_mq_carry__6/O[0]
                         net (fo=28, routed)          0.608    11.691    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/ab_mq[28]
    SLICE_X30Y14         LUT3 (Prop_lut3_I1_O)        0.155    11.846 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/c[7]_i_1__0/O
                         net (fo=1, routed)           0.000    11.846    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/p_0_in[7]
    SLICE_X30Y14         FDRE                                         r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/c_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AL31                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     7.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     9.775    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.888 r  clk_IBUF_BUFG_inst/O
                         net (fo=4834, routed)        2.092    11.980    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/clk_IBUF_BUFG
    SLICE_X30Y14         FDRE                                         r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/c_reg[7]/C
                         clock pessimism              0.338    12.318    
                         clock uncertainty           -0.035    12.282    
    SLICE_X30Y14         FDRE (Setup_fdre_C_D)        0.072    12.354    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/c_reg[7]
  -------------------------------------------------------------------
                         required time                         12.354    
                         arrival time                         -11.846    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.547ns  (required time - arrival time)
  Source:                 DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/fifo_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/c_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        6.099ns  (logic 3.605ns (59.107%)  route 2.494ns (40.893%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.311ns = ( 11.978 - 6.667 ) 
    Source Clock Delay      (SCD):    5.706ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=4834, routed)        2.236     5.706    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/clk_IBUF_BUFG
    RAMB18_X2Y4          RAMB18E1                                     r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/fifo_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.080     7.786 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/fifo_reg/DOADO[9]
                         net (fo=5, routed)           0.865     8.652    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/FIFO_OUT[9]
    SLICE_X40Y12         LUT5 (Prop_lut5_I0_O)        0.053     8.705 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/c2_carry__1_i_3__0/O
                         net (fo=2, routed)           0.651     9.356    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/MOD_ADD_IN_0[9]
    SLICE_X32Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.307     9.663 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__1_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.663    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__1_i_1__0_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.723 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__2_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.723    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__2_i_1__0_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.783 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__3_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.783    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__3_i_1__0_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.843 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__4_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.843    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__4_i_1__0_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.055 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__5_i_1__0/O[1]
                         net (fo=3, routed)           0.410    10.465    DUT_NTT_n_83
    SLICE_X33Y19         LUT2 (Prop_lut2_I0_O)        0.155    10.620 r  ab_mq_carry__5_i_4__0/O
                         net (fo=1, routed)           0.000    10.620    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/c_reg[27]_1[1]
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    10.944 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/ab_mq_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.944    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/ab_mq_carry__5_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    11.083 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/ab_mq_carry__6/O[0]
                         net (fo=28, routed)          0.568    11.650    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/ab_mq[28]
    SLICE_X30Y16         LUT3 (Prop_lut3_I1_O)        0.155    11.805 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/c[15]_i_1__0/O
                         net (fo=1, routed)           0.000    11.805    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/p_0_in[15]
    SLICE_X30Y16         FDRE                                         r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/c_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AL31                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     7.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     9.775    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.888 r  clk_IBUF_BUFG_inst/O
                         net (fo=4834, routed)        2.090    11.978    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/clk_IBUF_BUFG
    SLICE_X30Y16         FDRE                                         r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/c_reg[15]/C
                         clock pessimism              0.338    12.316    
                         clock uncertainty           -0.035    12.280    
    SLICE_X30Y16         FDRE (Setup_fdre_C_D)        0.072    12.352    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/c_reg[15]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.805    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.564ns  (required time - arrival time)
  Source:                 DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/fifo_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/c_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        6.040ns  (logic 3.605ns (59.686%)  route 2.435ns (40.314%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.306ns = ( 11.973 - 6.667 ) 
    Source Clock Delay      (SCD):    5.706ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=4834, routed)        2.236     5.706    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/clk_IBUF_BUFG
    RAMB18_X2Y4          RAMB18E1                                     r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/fifo_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.080     7.786 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/fifo_reg/DOADO[9]
                         net (fo=5, routed)           0.865     8.652    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/FIFO_OUT[9]
    SLICE_X40Y12         LUT5 (Prop_lut5_I0_O)        0.053     8.705 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/c2_carry__1_i_3__0/O
                         net (fo=2, routed)           0.651     9.356    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/MOD_ADD_IN_0[9]
    SLICE_X32Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.307     9.663 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__1_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.663    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__1_i_1__0_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.723 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__2_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.723    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__2_i_1__0_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.783 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__3_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.783    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__3_i_1__0_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.843 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__4_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.843    DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__4_i_1__0_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.055 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ab_mq_carry__5_i_1__0/O[1]
                         net (fo=3, routed)           0.410    10.465    DUT_NTT_n_83
    SLICE_X33Y19         LUT2 (Prop_lut2_I0_O)        0.155    10.620 r  ab_mq_carry__5_i_4__0/O
                         net (fo=1, routed)           0.000    10.620    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/c_reg[27]_1[1]
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    10.944 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/ab_mq_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.944    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/ab_mq_carry__5_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    11.083 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/ab_mq_carry__6/O[0]
                         net (fo=28, routed)          0.508    11.591    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/ab_mq[28]
    SLICE_X37Y15         LUT3 (Prop_lut3_I1_O)        0.155    11.746 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/c[10]_i_1__0/O
                         net (fo=1, routed)           0.000    11.746    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/p_0_in[10]
    SLICE_X37Y15         FDRE                                         r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/c_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AL31                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     7.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     9.775    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.888 r  clk_IBUF_BUFG_inst/O
                         net (fo=4834, routed)        2.085    11.973    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/clk_IBUF_BUFG
    SLICE_X37Y15         FDRE                                         r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/c_reg[10]/C
                         clock pessimism              0.338    12.311    
                         clock uncertainty           -0.035    12.275    
    SLICE_X37Y15         FDRE (Setup_fdre_C_D)        0.035    12.310    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/c_reg[10]
  -------------------------------------------------------------------
                         required time                         12.310    
                         arrival time                         -11.746    
  -------------------------------------------------------------------
                         slack                                  0.564    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 DUT_NTT/genblk3[4].NTT_SDF_STAGE/SHIFT_REG/DELAY_BLOCK[25].shift_array_reg[26][23]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[4].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[2].shift_array_reg[3][23]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.118ns (51.547%)  route 0.111ns (48.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.610ns
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=4834, routed)        0.831     2.109    DUT_NTT/genblk3[4].NTT_SDF_STAGE/SHIFT_REG/clk_IBUF_BUFG
    SLICE_X24Y34         FDRE                                         r  DUT_NTT/genblk3[4].NTT_SDF_STAGE/SHIFT_REG/DELAY_BLOCK[25].shift_array_reg[26][23]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         FDRE (Prop_fdre_C_Q)         0.118     2.227 r  DUT_NTT/genblk3[4].NTT_SDF_STAGE/SHIFT_REG/DELAY_BLOCK[25].shift_array_reg[26][23]__0/Q
                         net (fo=2, routed)           0.111     2.338    DUT_NTT/genblk3[4].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[25].shift_array_reg[26]_15[23]
    SLICE_X24Y33         SRL16E                                       r  DUT_NTT/genblk3[4].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[2].shift_array_reg[3][23]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=4834, routed)        1.091     2.610    DUT_NTT/genblk3[4].NTT_SDF_STAGE/SHIFT/clk_IBUF_BUFG
    SLICE_X24Y33         SRL16E                                       r  DUT_NTT/genblk3[4].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[2].shift_array_reg[3][23]_srl4/CLK
                         clock pessimism             -0.490     2.120    
    SLICE_X24Y33         SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     2.274    DUT_NTT/genblk3[4].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[2].shift_array_reg[3][23]_srl4
  -------------------------------------------------------------------
                         required time                         -2.274    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 DELAY_START/shift_array_reg[0][0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DELAY_START/DELAY_BLOCK[7].shift_array_reg[8][0]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.804%)  route 0.101ns (50.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.502ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=4834, routed)        0.741     2.019    DELAY_START/clk_IBUF_BUFG
    SLICE_X47Y53         FDRE                                         r  DELAY_START/shift_array_reg[0][0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDRE (Prop_fdre_C_Q)         0.100     2.119 r  DELAY_START/shift_array_reg[0][0]__0/Q
                         net (fo=1, routed)           0.101     2.220    DELAY_START/shift_array_reg[0][0]__0_n_0
    SLICE_X46Y54         SRL16E                                       r  DELAY_START/DELAY_BLOCK[7].shift_array_reg[8][0]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=4834, routed)        0.983     2.502    DELAY_START/clk_IBUF_BUFG
    SLICE_X46Y54         SRL16E                                       r  DELAY_START/DELAY_BLOCK[7].shift_array_reg[8][0]_srl8/CLK
                         clock pessimism             -0.469     2.033    
    SLICE_X46Y54         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     2.135    DELAY_START/DELAY_BLOCK[7].shift_array_reg[8][0]_srl8
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT_REG/shift_array_reg[0][23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT_REG/DELAY_BLOCK[1].shift_array_reg[2][23]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.091ns (37.473%)  route 0.152ns (62.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.132ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=4834, routed)        0.854     2.132    DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT_REG/clk_IBUF_BUFG
    SLICE_X17Y19         FDRE                                         r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT_REG/shift_array_reg[0][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y19         FDRE (Prop_fdre_C_Q)         0.091     2.223 r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT_REG/shift_array_reg[0][23]/Q
                         net (fo=1, routed)           0.152     2.375    DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT_REG/shift_array_reg_n_0_[0][23]
    SLICE_X14Y19         SRL16E                                       r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT_REG/DELAY_BLOCK[1].shift_array_reg[2][23]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=4834, routed)        1.116     2.635    DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT_REG/clk_IBUF_BUFG
    SLICE_X14Y19         SRL16E                                       r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT_REG/DELAY_BLOCK[1].shift_array_reg[2][23]_srl2/CLK
                         clock pessimism             -0.469     2.166    
    SLICE_X14Y19         SRL16E (Hold_srl16e_CLK_D)
                                                      0.116     2.282    DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT_REG/DELAY_BLOCK[1].shift_array_reg[2][23]_srl2
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 DUT_NTT/genblk3[0].NTT_SDF_STAGE/BTF_UNIFIED/MOD_SUB/c_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[0].NTT_SDF_STAGE/FIFO/fifo_reg/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.146ns (45.716%)  route 0.173ns (54.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=4834, routed)        0.826     2.104    DUT_NTT/genblk3[0].NTT_SDF_STAGE/BTF_UNIFIED/MOD_SUB/clk_IBUF_BUFG
    SLICE_X40Y6          FDRE                                         r  DUT_NTT/genblk3[0].NTT_SDF_STAGE/BTF_UNIFIED/MOD_SUB/c_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDRE (Prop_fdre_C_Q)         0.118     2.222 r  DUT_NTT/genblk3[0].NTT_SDF_STAGE/BTF_UNIFIED/MOD_SUB/c_reg[13]/Q
                         net (fo=2, routed)           0.063     2.285    DUT_NTT/genblk3[0].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/MODRED_28/fifo_reg[13]
    SLICE_X41Y6          LUT6 (Prop_lut6_I1_O)        0.028     2.313 r  DUT_NTT/genblk3[0].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/MODRED_28/fifo_reg_i_3/O
                         net (fo=1, routed)           0.111     2.424    DUT_NTT/genblk3[0].NTT_SDF_STAGE/FIFO/FIFO_IN[13]
    RAMB18_X3Y2          RAMB18E1                                     r  DUT_NTT/genblk3[0].NTT_SDF_STAGE/FIFO/fifo_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=4834, routed)        1.121     2.639    DUT_NTT/genblk3[0].NTT_SDF_STAGE/FIFO/clk_IBUF_BUFG
    RAMB18_X3Y2          RAMB18E1                                     r  DUT_NTT/genblk3[0].NTT_SDF_STAGE/FIFO/fifo_reg/CLKBWRCLK
                         clock pessimism             -0.469     2.171    
    RAMB18_X3Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[13])
                                                      0.155     2.326    DUT_NTT/genblk3[0].NTT_SDF_STAGE/FIFO/fifo_reg
  -------------------------------------------------------------------
                         required time                         -2.326    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 DUT_NTT/genblk3[4].NTT_SDF_STAGE/SHIFT_REG/DELAY_BLOCK[25].shift_array_reg[26][5]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[4].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[2].shift_array_reg[3][5]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.118ns (50.431%)  route 0.116ns (49.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.606ns
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=4834, routed)        0.826     2.104    DUT_NTT/genblk3[4].NTT_SDF_STAGE/SHIFT_REG/clk_IBUF_BUFG
    SLICE_X22Y29         FDRE                                         r  DUT_NTT/genblk3[4].NTT_SDF_STAGE/SHIFT_REG/DELAY_BLOCK[25].shift_array_reg[26][5]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y29         FDRE (Prop_fdre_C_Q)         0.118     2.222 r  DUT_NTT/genblk3[4].NTT_SDF_STAGE/SHIFT_REG/DELAY_BLOCK[25].shift_array_reg[26][5]__0/Q
                         net (fo=2, routed)           0.116     2.338    DUT_NTT/genblk3[4].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[25].shift_array_reg[26]_15[5]
    SLICE_X24Y29         SRL16E                                       r  DUT_NTT/genblk3[4].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[2].shift_array_reg[3][5]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=4834, routed)        1.087     2.606    DUT_NTT/genblk3[4].NTT_SDF_STAGE/SHIFT/clk_IBUF_BUFG
    SLICE_X24Y29         SRL16E                                       r  DUT_NTT/genblk3[4].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[2].shift_array_reg[3][5]_srl4/CLK
                         clock pessimism             -0.469     2.137    
    SLICE_X24Y29         SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     2.236    DUT_NTT/genblk3[4].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[2].shift_array_reg[3][5]_srl4
  -------------------------------------------------------------------
                         required time                         -2.236    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 DUT_NTT/genblk3[3].NTT_SDF_STAGE/SHIFT_REG/DELAY_BLOCK[57].shift_array_reg[58][19]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[3].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[2].shift_array_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.118ns (50.717%)  route 0.115ns (49.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.602ns
    Source Clock Delay      (SCD):    2.099ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=4834, routed)        0.821     2.099    DUT_NTT/genblk3[3].NTT_SDF_STAGE/SHIFT_REG/clk_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  DUT_NTT/genblk3[3].NTT_SDF_STAGE/SHIFT_REG/DELAY_BLOCK[57].shift_array_reg[58][19]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.118     2.217 r  DUT_NTT/genblk3[3].NTT_SDF_STAGE/SHIFT_REG/DELAY_BLOCK[57].shift_array_reg[58][19]__0/Q
                         net (fo=2, routed)           0.115     2.332    DUT_NTT/genblk3[3].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[57].shift_array_reg[58]_11[19]
    SLICE_X40Y34         SRL16E                                       r  DUT_NTT/genblk3[3].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[2].shift_array_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=4834, routed)        1.083     2.602    DUT_NTT/genblk3[3].NTT_SDF_STAGE/SHIFT/clk_IBUF_BUFG
    SLICE_X40Y34         SRL16E                                       r  DUT_NTT/genblk3[3].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[2].shift_array_reg[3][19]_srl4/CLK
                         clock pessimism             -0.469     2.133    
    SLICE_X40Y34         SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     2.228    DUT_NTT/genblk3[3].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[2].shift_array_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 DUT_NTT/genblk3[2].NTT_SDF_STAGE/counter_intt_ct_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[2].NTT_SDF_STAGE/counter_intt_ct_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.128ns (62.267%)  route 0.078ns (37.733%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.649ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=4834, routed)        0.866     2.144    DUT_NTT/genblk3[2].NTT_SDF_STAGE/clk_IBUF_BUFG
    SLICE_X3Y1           FDRE                                         r  DUT_NTT/genblk3[2].NTT_SDF_STAGE/counter_intt_ct_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.100     2.244 r  DUT_NTT/genblk3[2].NTT_SDF_STAGE/counter_intt_ct_reg[5]/Q
                         net (fo=4, routed)           0.078     2.322    DUT_NTT/genblk3[2].NTT_SDF_STAGE/counter_intt_ct_reg[5]
    SLICE_X2Y1           LUT3 (Prop_lut3_I0_O)        0.028     2.350 r  DUT_NTT/genblk3[2].NTT_SDF_STAGE/counter_intt_ct[6]_i_1__1/O
                         net (fo=1, routed)           0.000     2.350    DUT_NTT/genblk3[2].NTT_SDF_STAGE/p_0_in__0[6]
    SLICE_X2Y1           FDRE                                         r  DUT_NTT/genblk3[2].NTT_SDF_STAGE/counter_intt_ct_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=4834, routed)        1.130     2.649    DUT_NTT/genblk3[2].NTT_SDF_STAGE/clk_IBUF_BUFG
    SLICE_X2Y1           FDRE                                         r  DUT_NTT/genblk3[2].NTT_SDF_STAGE/counter_intt_ct_reg[6]/C
                         clock pessimism             -0.494     2.155    
    SLICE_X2Y1           FDRE (Hold_fdre_C_D)         0.087     2.242    DUT_NTT/genblk3[2].NTT_SDF_STAGE/counter_intt_ct_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.242    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 DUT_NTT/genblk2[6].TW_ROM/tw6/brom_out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk2[6].TW_ROM/data_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.177ns (55.105%)  route 0.144ns (44.895%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.545ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=4834, routed)        0.836     2.114    DUT_NTT/genblk2[6].TW_ROM/tw6/clk_IBUF_BUFG
    SLICE_X27Y49         FDRE                                         r  DUT_NTT/genblk2[6].TW_ROM/tw6/brom_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.100     2.214 r  DUT_NTT/genblk2[6].TW_ROM/tw6/brom_out_reg[21]/Q
                         net (fo=3, routed)           0.144     2.358    DUT_NTT/genblk2[6].TW_ROM/tw6/data_tw[21]
    SLICE_X29Y50         LUT6 (Prop_lut6_I5_O)        0.028     2.386 r  DUT_NTT/genblk2[6].TW_ROM/tw6/data_out[23]_i_8__5/O
                         net (fo=1, routed)           0.000     2.386    DUT_NTT/genblk2[6].TW_ROM/tw6/data_out[23]_i_8__5_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     2.435 r  DUT_NTT/genblk2[6].TW_ROM/tw6/data_out_reg[23]_i_1__4/O[1]
                         net (fo=1, routed)           0.000     2.435    DUT_NTT/genblk2[6].TW_ROM/tw6_n_6
    SLICE_X29Y50         FDRE                                         r  DUT_NTT/genblk2[6].TW_ROM/data_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=4834, routed)        1.026     2.545    DUT_NTT/genblk2[6].TW_ROM/clk_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  DUT_NTT/genblk2[6].TW_ROM/data_out_reg[21]/C
                         clock pessimism             -0.289     2.256    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.071     2.327    DUT_NTT/genblk2[6].TW_ROM/data_out_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 DUT_NTT/genblk3[4].NTT_SDF_STAGE/SHIFT_REG/DELAY_BLOCK[25].shift_array_reg[26][7]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[4].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[2].shift_array_reg[3][7]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.118ns (43.090%)  route 0.156ns (56.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.606ns
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=4834, routed)        0.828     2.106    DUT_NTT/genblk3[4].NTT_SDF_STAGE/SHIFT_REG/clk_IBUF_BUFG
    SLICE_X26Y31         FDRE                                         r  DUT_NTT/genblk3[4].NTT_SDF_STAGE/SHIFT_REG/DELAY_BLOCK[25].shift_array_reg[26][7]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y31         FDRE (Prop_fdre_C_Q)         0.118     2.224 r  DUT_NTT/genblk3[4].NTT_SDF_STAGE/SHIFT_REG/DELAY_BLOCK[25].shift_array_reg[26][7]__0/Q
                         net (fo=2, routed)           0.156     2.380    DUT_NTT/genblk3[4].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[25].shift_array_reg[26]_15[7]
    SLICE_X24Y29         SRL16E                                       r  DUT_NTT/genblk3[4].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[2].shift_array_reg[3][7]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=4834, routed)        1.087     2.606    DUT_NTT/genblk3[4].NTT_SDF_STAGE/SHIFT/clk_IBUF_BUFG
    SLICE_X24Y29         SRL16E                                       r  DUT_NTT/genblk3[4].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[2].shift_array_reg[3][7]_srl4/CLK
                         clock pessimism             -0.490     2.116    
    SLICE_X24Y29         SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     2.270    DUT_NTT/genblk3[4].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[2].shift_array_reg[3][7]_srl4
  -------------------------------------------------------------------
                         required time                         -2.270    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 DUT_NTT/genblk3[5].NTT_SDF_STAGE/SHIFT_REG/DELAY_BLOCK[9].shift_array_reg[10][1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[5].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[2].shift_array_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.118ns (48.845%)  route 0.124ns (51.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=4834, routed)        0.852     2.130    DUT_NTT/genblk3[5].NTT_SDF_STAGE/SHIFT_REG/clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  DUT_NTT/genblk3[5].NTT_SDF_STAGE/SHIFT_REG/DELAY_BLOCK[9].shift_array_reg[10][1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.118     2.248 r  DUT_NTT/genblk3[5].NTT_SDF_STAGE/SHIFT_REG/DELAY_BLOCK[9].shift_array_reg[10][1]__0/Q
                         net (fo=2, routed)           0.124     2.372    DUT_NTT/genblk3[5].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[9].shift_array_reg[10]_19[1]
    SLICE_X2Y24          SRL16E                                       r  DUT_NTT/genblk3[5].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[2].shift_array_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=4834, routed)        1.113     2.632    DUT_NTT/genblk3[5].NTT_SDF_STAGE/SHIFT/clk_IBUF_BUFG
    SLICE_X2Y24          SRL16E                                       r  DUT_NTT/genblk3[5].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[2].shift_array_reg[3][1]_srl4/CLK
                         clock pessimism             -0.469     2.163    
    SLICE_X2Y24          SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     2.261    DUT_NTT/genblk3[5].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[2].shift_array_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                         -2.261    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.495         6.667       4.172      RAMB18_X2Y4   DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/fifo_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.495         6.667       4.172      RAMB18_X2Y4   DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/fifo_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.495         6.667       4.172      RAMB18_X3Y2   DUT_NTT/genblk3[0].NTT_SDF_STAGE/FIFO/fifo_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.495         6.667       4.172      RAMB18_X3Y2   DUT_NTT/genblk3[0].NTT_SDF_STAGE/FIFO/fifo_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.183         6.667       4.484      RAMB18_X1Y0   DUT_NTT/genblk2[8].TW_ROM/tw8/brom_out_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.183         6.667       4.484      RAMB18_X1Y0   DUT_NTT/genblk2[8].TW_ROM/tw8/brom_out_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.183         6.667       4.484      RAMB18_X4Y0   DUT_NTT/genblk2[9].TW_ROM/tw9/brom_out_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.183         6.667       4.484      RAMB18_X4Y0   DUT_NTT/genblk2[9].TW_ROM/tw9/brom_out_reg/CLKBWRCLK
Min Period        n/a     DSP48E1/CLK         n/a            1.825         6.667       4.842      DSP48_X0Y8    DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.825         6.667       4.842      DSP48_X1Y2    DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X54Y22  DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][24]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X54Y22  DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][25]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X54Y22  DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][26]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X54Y22  DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][27]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X20Y28  DUT_NTT/genblk3[4].NTT_SDF_STAGE/BTF_UNIFIED/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X20Y28  DUT_NTT/genblk3[4].NTT_SDF_STAGE/BTF_UNIFIED/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X36Y11  DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_UNIFIED/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X20Y28  DUT_NTT/genblk3[4].NTT_SDF_STAGE/BTF_UNIFIED/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][2]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X20Y28  DUT_NTT/genblk3[4].NTT_SDF_STAGE/BTF_UNIFIED/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X20Y28  DUT_NTT/genblk3[4].NTT_SDF_STAGE/BTF_UNIFIED/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][4]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X20Y28  DUT_NTT/genblk3[4].NTT_SDF_STAGE/BTF_UNIFIED/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X6Y15   DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_UNIFIED/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X20Y28  DUT_NTT/genblk3[4].NTT_SDF_STAGE/BTF_UNIFIED/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X6Y15   DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_UNIFIED/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X6Y15   DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_UNIFIED/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][2]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X6Y15   DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_UNIFIED/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X12Y35  DUT_NTT/genblk3[4].NTT_SDF_STAGE/BTF_UNIFIED/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][24]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X12Y35  DUT_NTT/genblk3[4].NTT_SDF_STAGE/BTF_UNIFIED/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][25]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X12Y35  DUT_NTT/genblk3[4].NTT_SDF_STAGE/BTF_UNIFIED/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][26]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X12Y35  DUT_NTT/genblk3[4].NTT_SDF_STAGE/BTF_UNIFIED/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][27]_srl3/CLK



