[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ForeachForeach/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 102
LIB: work
FILE: ${SURELOG_DIR}/tests/ForeachForeach/dut.sv
n<> u<101> t<Top_level_rule> c<1> l<1:1> el<24:1>
  n<> u<1> t<Null_rule> p<101> s<100> l<1:1>
  n<> u<100> t<Source_text> p<101> c<99> l<1:1> el<23:11>
    n<> u<99> t<Description> p<100> c<98> l<1:1> el<23:11>
      n<> u<98> t<Package_declaration> p<99> c<2> l<1:1> el<23:11>
        n<> u<2> t<PACKAGE> p<98> s<3> l<1:1> el<1:8>
        n<uvm> u<3> t<STRING_CONST> p<98> s<24> l<1:9> el<1:12>
        n<> u<24> t<Package_item> p<98> c<23> s<96> l<3:1> el<5:9>
          n<> u<23> t<Package_or_generate_item_declaration> p<24> c<22> l<3:1> el<5:9>
            n<> u<22> t<Class_declaration> p<23> c<20> l<3:1> el<5:9>
              n<> u<20> t<CLASS> p<22> s<4> l<3:1> el<3:6>
              n<uvm_phase> u<4> t<STRING_CONST> p<22> s<19> l<3:7> el<3:16>
              n<> u<19> t<Class_item> p<22> c<18> s<21> l<4:3> el<4:34>
                n<> u<18> t<Class_property> p<19> c<17> l<4:3> el<4:34>
                  n<> u<17> t<Data_declaration> p<18> c<16> l<4:3> el<4:34>
                    n<> u<16> t<Variable_declaration> p<17> c<6> l<4:3> el<4:34>
                      n<> u<6> t<Data_type> p<16> c<5> s<15> l<4:3> el<4:6>
                        n<> u<5> t<IntVec_TypeBit> p<6> l<4:3> el<4:6>
                      n<> u<15> t<Variable_decl_assignment_list> p<16> c<14> l<4:8> el<4:33>
                        n<> u<14> t<Variable_decl_assignment> p<15> c<7> l<4:8> el<4:33>
                          n<m_predecessors> u<7> t<STRING_CONST> p<14> s<13> l<4:8> el<4:22>
                          n<> u<13> t<Variable_dimension> p<14> c<12> l<4:22> el<4:33>
                            n<> u<12> t<Unpacked_dimension> p<13> c<11> l<4:22> el<4:33>
                              n<> u<11> t<Constant_expression> p<12> c<10> l<4:23> el<4:32>
                                n<> u<10> t<Constant_primary> p<11> c<9> l<4:23> el<4:32>
                                  n<> u<9> t<Primary_literal> p<10> c<8> l<4:23> el<4:32>
                                    n<uvm_phase> u<8> t<STRING_CONST> p<9> l<4:23> el<4:32>
              n<> u<21> t<ENDCLASS> p<22> l<5:1> el<5:9>
        n<> u<96> t<Package_item> p<98> c<95> s<97> l<8:3> el<20:14>
          n<> u<95> t<Package_or_generate_item_declaration> p<96> c<94> l<8:3> el<20:14>
            n<> u<94> t<Function_declaration> p<95> c<93> l<8:3> el<20:14>
              n<> u<93> t<Function_body_declaration> p<94> c<26> l<8:12> el<20:14>
                n<> u<26> t<Function_data_type_or_implicit> p<93> c<25> s<29> l<8:12> el<8:16>
                  n<> u<25> t<Function_data_type> p<26> l<8:12> el<8:16>
                n<> u<29> t<Class_scope> p<93> c<28> s<30> l<8:17> el<8:28>
                  n<> u<28> t<Class_type> p<29> c<27> l<8:17> el<8:26>
                    n<uvm_phase> u<27> t<STRING_CONST> p<28> l<8:17> el<8:26>
                n<get_adjacent_predecessor_nodes> u<30> t<STRING_CONST> p<93> s<31> l<8:28> el<8:58>
                n<> u<31> t<Tf_port_item_list> p<93> s<45> l<8:58> el<8:60>
                n<> u<45> t<Block_item_declaration> p<93> c<44> s<91> l<11:6> el<11:34>
                  n<> u<44> t<Data_declaration> p<45> c<43> l<11:6> el<11:34>
                    n<> u<43> t<Variable_declaration> p<44> c<33> l<11:6> el<11:34>
                      n<> u<33> t<Data_type> p<43> c<32> s<42> l<11:6> el<11:9>
                        n<> u<32> t<IntVec_TypeBit> p<33> l<11:6> el<11:9>
                      n<> u<42> t<Variable_decl_assignment_list> p<43> c<41> l<11:10> el<11:33>
                        n<> u<41> t<Variable_decl_assignment> p<42> c<34> l<11:10> el<11:33>
                          n<predecessors> u<34> t<STRING_CONST> p<41> s<40> l<11:10> el<11:22>
                          n<> u<40> t<Variable_dimension> p<41> c<39> l<11:22> el<11:33>
                            n<> u<39> t<Unpacked_dimension> p<40> c<38> l<11:22> el<11:33>
                              n<> u<38> t<Constant_expression> p<39> c<37> l<11:23> el<11:32>
                                n<> u<37> t<Constant_primary> p<38> c<36> l<11:23> el<11:32>
                                  n<> u<36> t<Primary_literal> p<37> c<35> l<11:23> el<11:32>
                                    n<uvm_phase> u<35> t<STRING_CONST> p<36> l<11:23> el<11:32>
                n<> u<91> t<Function_statement_or_null> p<93> c<90> s<92> l<13:6> el<17:9>
                  n<> u<90> t<Statement> p<91> c<89> l<13:6> el<17:9>
                    n<> u<89> t<Statement_item> p<90> c<88> l<13:6> el<17:9>
                      n<> u<88> t<Loop_statement> p<89> c<87> l<13:6> el<17:9>
                        n<> u<87> t<FOREACH> p<88> s<47> l<13:6> el<13:13>
                        n<> u<47> t<Ps_or_hierarchical_array_identifier> p<88> c<46> s<49> l<13:15> el<13:27>
                          n<predecessors> u<46> t<STRING_CONST> p<47> l<13:15> el<13:27>
                        n<> u<49> t<Loop_variables> p<88> c<48> s<86> l<13:28> el<13:29>
                          n<p> u<48> t<STRING_CONST> p<49> l<13:28> el<13:29>
                        n<> u<86> t<Statement> p<88> c<85> l<13:32> el<17:9>
                          n<> u<85> t<Statement_item> p<86> c<84> l<13:32> el<17:9>
                            n<> u<84> t<Seq_block> p<85> c<82> l<13:32> el<17:9>
                              n<> u<82> t<Statement_or_null> p<84> c<81> s<83> l<14:12> el<16:15>
                                n<> u<81> t<Statement> p<82> c<80> l<14:12> el<16:15>
                                  n<> u<80> t<Statement_item> p<81> c<79> l<14:12> el<16:15>
                                    n<> u<79> t<Loop_statement> p<80> c<78> l<14:12> el<16:15>
                                      n<> u<78> t<FOREACH> p<79> s<52> l<14:12> el<14:19>
                                      n<> u<52> t<Ps_or_hierarchical_array_identifier> p<79> c<50> s<54> l<14:21> el<14:37>
                                        n<p> u<50> t<STRING_CONST> p<52> s<51> l<14:21> el<14:22>
                                        n<m_predecessors> u<51> t<STRING_CONST> p<52> l<14:23> el<14:37>
                                      n<> u<54> t<Loop_variables> p<79> c<53> s<77> l<14:38> el<14:44>
                                        n<next_p> u<53> t<STRING_CONST> p<54> l<14:38> el<14:44>
                                      n<> u<77> t<Statement> p<79> c<76> l<14:47> el<16:15>
                                        n<> u<76> t<Statement_item> p<77> c<75> l<14:47> el<16:15>
                                          n<> u<75> t<Seq_block> p<76> c<73> l<14:47> el<16:15>
                                            n<> u<73> t<Statement_or_null> p<75> c<72> s<74> l<15:14> el<15:39>
                                              n<> u<72> t<Statement> p<73> c<71> l<15:14> el<15:39>
                                                n<> u<71> t<Statement_item> p<72> c<70> l<15:14> el<15:39>
                                                  n<> u<70> t<Blocking_assignment> p<71> c<69> l<15:14> el<15:38>
                                                    n<> u<69> t<Operator_assignment> p<70> c<63> l<15:14> el<15:38>
                                                      n<> u<63> t<Variable_lvalue> p<69> c<56> s<64> l<15:14> el<15:34>
                                                        n<> u<56> t<Ps_or_hierarchical_identifier> p<63> c<55> s<62> l<15:14> el<15:26>
                                                          n<predecessors> u<55> t<STRING_CONST> p<56> l<15:14> el<15:26>
                                                        n<> u<62> t<Select> p<63> c<61> l<15:26> el<15:34>
                                                          n<> u<61> t<Bit_select> p<62> c<60> l<15:26> el<15:34>
                                                            n<> u<60> t<Expression> p<61> c<59> l<15:27> el<15:33>
                                                              n<> u<59> t<Primary> p<60> c<58> l<15:27> el<15:33>
                                                                n<> u<58> t<Primary_literal> p<59> c<57> l<15:27> el<15:33>
                                                                  n<next_p> u<57> t<STRING_CONST> p<58> l<15:27> el<15:33>
                                                      n<> u<64> t<AssignOp_Assign> p<69> s<68> l<15:35> el<15:36>
                                                      n<> u<68> t<Expression> p<69> c<67> l<15:37> el<15:38>
                                                        n<> u<67> t<Primary> p<68> c<66> l<15:37> el<15:38>
                                                          n<> u<66> t<Primary_literal> p<67> c<65> l<15:37> el<15:38>
                                                            n<1> u<65> t<INT_CONST> p<66> l<15:37> el<15:38>
                                            n<> u<74> t<END> p<75> l<16:12> el<16:15>
                              n<> u<83> t<END> p<84> l<17:6> el<17:9>
                n<> u<92> t<ENDFUNCTION> p<93> l<20:3> el<20:14>
        n<> u<97> t<ENDPACKAGE> p<98> l<23:1> el<23:11>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ForeachForeach/dut.sv:1:1: No timescale set for "uvm".
[INF:CP0300] Compilation...
[INF:CP0301] ${SURELOG_DIR}/tests/ForeachForeach/dut.sv:1:1: Compile package "uvm".
[INF:CP0302] ${SURELOG_DIR}/tests/ForeachForeach/dut.sv:3:1: Compile class "uvm::uvm_phase".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ArrayTypespec                                          2
Assignment                                             2
Begin                                                  3
BitSelect                                              1
BitTypespec                                            2
ClassDefn                                              1
ClassTypespec                                          1
Constant                                               1
Design                                                 1
ForeachStmt                                            2
Function                                               1
HierPath                                               1
Identifier                                             3
IntTypespec                                            1
Operation                                              2
Package                                                1
Range                                                  2
RefObj                                                 6
RefTypespec                                            8
SourceFile                                             1
UnsupportedTypespec                                    2
Variable                                               4
VoidTypespec                                           1
------------------------------------------------------------
Total:                                                49
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ForeachForeach/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/ForeachForeach/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllPackages:
\_Package: uvm (uvm), file:${SURELOG_DIR}/tests/ForeachForeach/dut.sv, line:1:1, endln:23:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (uvm), line:1:9, endln:1:12
    |vpiParent:
    \_Package: uvm (uvm), file:${SURELOG_DIR}/tests/ForeachForeach/dut.sv, line:1:1, endln:23:11
    |vpiName:uvm
  |vpiInternalScope:
  \_ClassDefn: (uvm::uvm_phase), file:${SURELOG_DIR}/tests/ForeachForeach/dut.sv, line:3:1, endln:5:9
    |vpiParent:
    \_Package: uvm (uvm), file:${SURELOG_DIR}/tests/ForeachForeach/dut.sv, line:1:1, endln:23:11
    |vpiName:
    \_Identifier: (uvm_phase), line:3:7, endln:3:16
      |vpiParent:
      \_ClassDefn: (uvm::uvm_phase), file:${SURELOG_DIR}/tests/ForeachForeach/dut.sv, line:3:1, endln:5:9
      |vpiName:uvm_phase
    |vpiFullName:uvm::uvm_phase
    |vpiVariable:
    \_Variable: (uvm::uvm_phase::m_predecessors), line:4:8, endln:4:22
      |vpiParent:
      \_ClassDefn: (uvm::uvm_phase), file:${SURELOG_DIR}/tests/ForeachForeach/dut.sv, line:3:1, endln:5:9
      |vpiTypespec:
      \_RefTypespec: (uvm::uvm_phase::m_predecessors), line:4:3, endln:4:6
        |vpiParent:
        \_Variable: (uvm::uvm_phase::m_predecessors), line:4:8, endln:4:22
        |vpiFullName:uvm::uvm_phase::m_predecessors
        |vpiActual:
        \_ArrayTypespec: , line:4:22, endln:4:33
      |vpiName:m_predecessors
      |vpiFullName:uvm::uvm_phase::m_predecessors
      |vpiAutomatic:1
      |vpiRandType:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Function: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:8:3, endln:20:14
      |vpiParent:
      \_ClassDefn: (uvm::uvm_phase), file:${SURELOG_DIR}/tests/ForeachForeach/dut.sv, line:3:1, endln:5:9
      |vpiName:
      \_Identifier: (get_adjacent_predecessor_nodes), line:8:17, endln:8:58
        |vpiParent:
        \_Function: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:8:3, endln:20:14
        |vpiName:get_adjacent_predecessor_nodes
      |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes
      |vpiInternalScope:
      \_Begin: (uvm::uvm_phase::get_adjacent_predecessor_nodes)
        |vpiParent:
        \_Function: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:8:3, endln:20:14
        |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes
        |vpiVariable:
        \_Variable: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:11:10, endln:11:22
          |vpiParent:
          \_Begin: (uvm::uvm_phase::get_adjacent_predecessor_nodes)
          |vpiTypespec:
          \_RefTypespec: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:11:6, endln:11:9
            |vpiParent:
            \_Variable: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:11:10, endln:11:22
            |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors
            |vpiActual:
            \_ArrayTypespec: , line:11:22, endln:11:33
          |vpiName:predecessors
          |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors
        |vpiInternalScope:
        \_ForeachStmt: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:13:6, endln:17:9
          |vpiParent:
          \_Begin: (uvm::uvm_phase::get_adjacent_predecessor_nodes)
          |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes
          |vpiInternalScope:
          \_Begin: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:13:32, endln:17:9
            |vpiParent:
            \_ForeachStmt: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:13:6, endln:17:9
            |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes
            |vpiInternalScope:
            \_ForeachStmt: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:14:12, endln:16:15
              |vpiParent:
              \_Begin: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:13:32, endln:17:9
              |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes
              |vpiInternalScope:
              \_Begin: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:14:47, endln:16:15
                |vpiParent:
                \_ForeachStmt: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:14:12, endln:16:15
                |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes
                |vpiTypespec:
                \_IntTypespec: 
                  |vpiParent:
                  \_Begin: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:14:47, endln:16:15
                |vpiImportTypespec:
                \_IntTypespec: 
                |vpiStmt:
                \_Assignment: , line:15:14, endln:15:38
                  |vpiParent:
                  \_Begin: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:14:47, endln:16:15
                  |vpiOpType:82
                  |vpiBlocking:1
                  |vpiRhs:
                  \_Constant: , line:15:37, endln:15:38
                    |vpiParent:
                    \_Assignment: , line:15:14, endln:15:38
                    |vpiDecompile:1
                    |vpiSize:64
                    |UINT:1
                    |vpiTypespec:
                    \_RefTypespec: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:15:37, endln:15:38
                      |vpiParent:
                      \_Constant: , line:15:37, endln:15:38
                      |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes
                      |vpiActual:
                      \_IntTypespec: 
                    |vpiConstType:9
                  |vpiLhs:
                  \_BitSelect: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:15:26, endln:15:34
                    |vpiParent:
                    \_Assignment: , line:15:14, endln:15:38
                    |vpiName:predecessors
                    |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors
                    |vpiActual:
                    \_Variable: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:11:10, endln:11:22
                    |vpiIndex:
                    \_RefObj: (uvm::uvm_phase::get_adjacent_predecessor_nodes::next_p), line:15:27, endln:15:33
                      |vpiParent:
                      \_BitSelect: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:15:26, endln:15:34
                      |vpiName:next_p
                      |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::next_p
                      |vpiActual:
                      \_Variable: (uvm::uvm_phase::get_adjacent_predecessor_nodes::next_p), line:14:38, endln:14:44
              |vpiImportTypespec:
              \_Variable: (uvm::uvm_phase::get_adjacent_predecessor_nodes::next_p), line:14:38, endln:14:44
                |vpiParent:
                \_ForeachStmt: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:14:12, endln:16:15
                |vpiTypespec:
                \_RefTypespec: (uvm::uvm_phase::get_adjacent_predecessor_nodes::next_p)
                  |vpiParent:
                  \_Variable: (uvm::uvm_phase::get_adjacent_predecessor_nodes::next_p), line:14:38, endln:14:44
                  |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::next_p
                  |vpiActual:
                  \_UnsupportedTypespec: 
                |vpiName:next_p
                |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::next_p
              |vpiVariable:
              \_HierPath: (uvm::uvm_phase::get_adjacent_predecessor_nodes::p.m_predecessors), line:14:21, endln:14:37
                |vpiParent:
                \_ForeachStmt: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:14:12, endln:16:15
                |vpiActual:
                \_RefObj: (uvm::uvm_phase::get_adjacent_predecessor_nodes::p), line:14:21, endln:14:22
                  |vpiParent:
                  \_HierPath: (uvm::uvm_phase::get_adjacent_predecessor_nodes::p.m_predecessors), line:14:21, endln:14:37
                  |vpiName:p
                  |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::p
                  |vpiActual:
                  \_Variable: (uvm::uvm_phase::get_adjacent_predecessor_nodes::p), line:13:28, endln:13:29
                |vpiActual:
                \_RefObj: (uvm::uvm_phase::get_adjacent_predecessor_nodes::m_predecessors), line:14:23, endln:14:37
                  |vpiParent:
                  \_HierPath: (uvm::uvm_phase::get_adjacent_predecessor_nodes::p.m_predecessors), line:14:21, endln:14:37
                  |vpiName:m_predecessors
                  |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::m_predecessors
                  |vpiActual:
                  \_Variable: (uvm::uvm_phase::m_predecessors), line:4:8, endln:4:22
                |vpiName:p.m_predecessors
                |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::p.m_predecessors
              |vpiLoopVars:
              \_Variable: (uvm::uvm_phase::get_adjacent_predecessor_nodes::next_p), line:14:38, endln:14:44
              |vpiStmt:
              \_Begin: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:14:47, endln:16:15
            |vpiTypespec:
            \_UnsupportedTypespec: 
              |vpiParent:
              \_Begin: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:13:32, endln:17:9
            |vpiImportTypespec:
            \_UnsupportedTypespec: 
            |vpiStmt:
            \_ForeachStmt: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:14:12, endln:16:15
          |vpiImportTypespec:
          \_Variable: (uvm::uvm_phase::get_adjacent_predecessor_nodes::p), line:13:28, endln:13:29
            |vpiParent:
            \_ForeachStmt: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:13:6, endln:17:9
            |vpiTypespec:
            \_RefTypespec: (uvm::uvm_phase::get_adjacent_predecessor_nodes::p)
              |vpiParent:
              \_Variable: (uvm::uvm_phase::get_adjacent_predecessor_nodes::p), line:13:28, endln:13:29
              |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::p
              |vpiActual:
              \_UnsupportedTypespec: 
            |vpiName:p
            |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::p
          |vpiVariable:
          \_RefObj: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:13:15, endln:13:27
            |vpiParent:
            \_ForeachStmt: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:13:6, endln:17:9
            |vpiName:predecessors
            |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors
            |vpiActual:
            \_Variable: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:11:10, endln:11:22
          |vpiLoopVars:
          \_Variable: (uvm::uvm_phase::get_adjacent_predecessor_nodes::p), line:13:28, endln:13:29
          |vpiStmt:
          \_Begin: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:13:32, endln:17:9
        |vpiTypespec:
        \_BitTypespec: , line:11:6, endln:11:9
          |vpiParent:
          \_Begin: (uvm::uvm_phase::get_adjacent_predecessor_nodes)
        |vpiTypespec:
        \_ArrayTypespec: , line:11:22, endln:11:33
          |vpiParent:
          \_Begin: (uvm::uvm_phase::get_adjacent_predecessor_nodes)
          |vpiArrayType:3
          |vpiIndexTypespec:
          \_RefTypespec: (uvm::uvm_phase::get_adjacent_predecessor_nodes::uvm_phase), line:11:23, endln:11:32
            |vpiParent:
            \_ArrayTypespec: , line:11:22, endln:11:33
            |vpiName:uvm_phase
            |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::uvm_phase
            |vpiActual:
            \_ClassTypespec: (uvm_phase)
          |vpiElemTypespec:
          \_RefTypespec: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:11:6, endln:11:9
            |vpiParent:
            \_ArrayTypespec: , line:11:22, endln:11:33
            |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes
            |vpiActual:
            \_BitTypespec: , line:11:6, endln:11:9
        |vpiTypespec:
        \_UnsupportedTypespec: 
          |vpiParent:
          \_Begin: (uvm::uvm_phase::get_adjacent_predecessor_nodes)
        |vpiImportTypespec:
        \_BitTypespec: , line:11:6, endln:11:9
        |vpiImportTypespec:
        \_ArrayTypespec: , line:11:22, endln:11:33
        |vpiImportTypespec:
        \_Variable: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:11:10, endln:11:22
        |vpiImportTypespec:
        \_UnsupportedTypespec: 
        |vpiStmt:
        \_ForeachStmt: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:13:6, endln:17:9
      |vpiTypespec:
      \_VoidTypespec: , line:8:12, endln:8:16
        |vpiParent:
        \_Function: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:8:3, endln:20:14
      |vpiImportTypespec:
      \_VoidTypespec: , line:8:12, endln:8:16
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (uvm::uvm_phase::get_adjacent_predecessor_nodes)
        |vpiParent:
        \_Function: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:8:3, endln:20:14
        |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes
        |vpiActual:
        \_VoidTypespec: , line:8:12, endln:8:16
      |vpiStmt:
      \_Begin: (uvm::uvm_phase::get_adjacent_predecessor_nodes)
      |vpiInstance:
      \_Package: uvm (uvm), file:${SURELOG_DIR}/tests/ForeachForeach/dut.sv, line:1:1, endln:23:11
    |vpiTypespec:
    \_BitTypespec: , line:4:3, endln:4:6
      |vpiParent:
      \_ClassDefn: (uvm::uvm_phase), file:${SURELOG_DIR}/tests/ForeachForeach/dut.sv, line:3:1, endln:5:9
    |vpiTypespec:
    \_ArrayTypespec: , line:4:22, endln:4:33
      |vpiParent:
      \_ClassDefn: (uvm::uvm_phase), file:${SURELOG_DIR}/tests/ForeachForeach/dut.sv, line:3:1, endln:5:9
      |vpiArrayType:3
      |vpiIndexTypespec:
      \_RefTypespec: (uvm::uvm_phase::uvm_phase), line:4:23, endln:4:32
        |vpiParent:
        \_ArrayTypespec: , line:4:22, endln:4:33
        |vpiName:uvm_phase
        |vpiFullName:uvm::uvm_phase::uvm_phase
        |vpiActual:
        \_ClassTypespec: (uvm_phase)
      |vpiElemTypespec:
      \_RefTypespec: (uvm::uvm_phase), line:4:3, endln:4:6
        |vpiParent:
        \_ArrayTypespec: , line:4:22, endln:4:33
        |vpiFullName:uvm::uvm_phase
        |vpiActual:
        \_BitTypespec: , line:4:3, endln:4:6
    |vpiImportTypespec:
    \_BitTypespec: , line:4:3, endln:4:6
    |vpiImportTypespec:
    \_ArrayTypespec: , line:4:22, endln:4:33
    |vpiImportTypespec:
    \_Variable: (uvm::uvm_phase::m_predecessors), line:4:8, endln:4:22
    |vpiImportTypespec:
    \_Function: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:8:3, endln:20:14
    |vpiMethod:
    \_Function: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:8:3, endln:20:14
  |vpiTypespec:
  \_ClassTypespec: (uvm_phase)
    |vpiParent:
    \_Package: uvm (uvm), file:${SURELOG_DIR}/tests/ForeachForeach/dut.sv, line:1:1, endln:23:11
    |vpiName:uvm_phase
    |vpiClassDefn:
    \_ClassDefn: (uvm::uvm_phase), file:${SURELOG_DIR}/tests/ForeachForeach/dut.sv, line:3:1, endln:5:9
  |vpiImportTypespec:
  \_ClassDefn: (uvm::uvm_phase), file:${SURELOG_DIR}/tests/ForeachForeach/dut.sv, line:3:1, endln:5:9
  |vpiImportTypespec:
  \_ClassTypespec: (uvm_phase)
  |vpiDefName:uvm
  |vpiClassDefn:
  \_ClassDefn: (uvm::uvm_phase), file:${SURELOG_DIR}/tests/ForeachForeach/dut.sv, line:3:1, endln:5:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
