#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Fri May 20 16:56:49 2022
# Process ID: 16516
# Log file: C:/Users/ASUS/Desktop/FPGA_Project/Mechanical_clock/planAhead_run_2/planAhead.log
# Journal file: C:/Users/ASUS/Desktop/FPGA_Project/Mechanical_clock/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/Users/ASUS/Desktop/FPGA_Project/Mechanical_clock/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin P30 [get_ports {SEGMENT_GROUNDS[3]}]
endgroup
startgroup
set_property package_pin P33 [get_ports {SEGMENT_GROUNDS[2]}]
endgroup
startgroup
set_property package_pin P43 [get_ports {SEGMENT_GROUNDS[1]}]
endgroup
startgroup
set_property package_pin P44 [get_ports {SEGMENT_GROUNDS[0]}]
endgroup
startgroup
set_property package_pin P41 [get_ports {SEGMENTS[7]}]
endgroup
set_property package_pin "" [get_ports [list  {SEGMENTS[3]}]]
set_property package_pin "" [get_ports [list  {SEGMENTS[6]}]]
set_property package_pin "" [get_ports [list  {SEGMENTS[5]}]]
startgroup
set_property package_pin P40 [get_ports {SEGMENTS[6]}]
endgroup
startgroup
set_property package_pin P35 [get_ports {SEGMENTS[5]}]
endgroup
startgroup
set_property package_pin P34 [get_ports {SEGMENTS[4]}]
endgroup
startgroup
set_property package_pin P32 [get_ports {SEGMENTS[3]}]
endgroup
startgroup
set_property package_pin P29 [get_ports {SEGMENTS[2]}]
endgroup
startgroup
set_property package_pin P27 [get_ports {SEGMENTS[1]}]
endgroup
set_property package_pin "" [get_ports [list  {SEGMENTS[0]}]]
save_constraints
