ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"arm_iir_lattice_q31.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c"
  20              		.section	.text.arm_iir_lattice_q31,"ax",%progbits
  21              		.align	1
  22              		.global	arm_iir_lattice_q31
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	arm_iir_lattice_q31:
  28              	.LVL0:
  29              	.LFB139:
   1:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** /* ----------------------------------------------------------------------
   2:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****  * Project:      CMSIS DSP Library
   3:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****  * Title:        arm_iir_lattice_q31.c
   4:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****  * Description:  Q31 IIR lattice filter processing function
   5:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****  *
   6:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****  * $Date:        27. January 2017
   7:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****  * $Revision:    V.1.5.1
   8:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****  *
   9:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****  * Target Processor: Cortex-M cores
  10:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****  * -------------------------------------------------------------------- */
  11:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** /*
  12:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****  * Copyright (C) 2010-2017 ARM Limited or its affiliates. All rights reserved.
  13:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****  *
  14:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****  * SPDX-License-Identifier: Apache-2.0
  15:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****  *
  16:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****  * not use this file except in compliance with the License.
  18:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****  * You may obtain a copy of the License at
  19:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****  *
  20:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****  *
  22:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****  * Unless required by applicable law or agreed to in writing, software
  23:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****  * See the License for the specific language governing permissions and
  26:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****  * limitations under the License.
  27:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****  */
  28:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
  29:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** #include "arm_math.h"
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 2


  30:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
  31:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** /**
  32:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****  * @ingroup groupFilters
  33:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****  */
  34:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
  35:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** /**
  36:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****  * @addtogroup IIR_Lattice
  37:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****  * @{
  38:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****  */
  39:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
  40:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** /**
  41:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****  * @brief Processing function for the Q31 IIR lattice filter.
  42:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****  * @param[in] *S points to an instance of the Q31 IIR lattice structure.
  43:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****  * @param[in] *pSrc points to the block of input data.
  44:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****  * @param[out] *pDst points to the block of output data.
  45:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****  * @param[in] blockSize number of samples to process.
  46:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****  * @return none.
  47:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****  *
  48:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****  * @details
  49:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****  * <b>Scaling and Overflow Behavior:</b>
  50:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****  * \par
  51:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****  * The function is implemented using an internal 64-bit accumulator.
  52:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****  * The accumulator has a 2.62 format and maintains full precision of the intermediate multiplicatio
  53:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****  * Thus, if the accumulator result overflows it wraps around rather than clip.
  54:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****  * In order to avoid overflows completely the input signal must be scaled down by 2*log2(numStages)
  55:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****  * After all multiply-accumulates are performed, the 2.62 accumulator is saturated to 1.32 format a
  56:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****  */
  57:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
  58:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** void arm_iir_lattice_q31(
  59:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****   const arm_iir_lattice_instance_q31 * S,
  60:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****   q31_t * pSrc,
  61:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****   q31_t * pDst,
  62:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****   uint32_t blockSize)
  63:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** {
  30              		.loc 1 63 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 32
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 63 1 is_stmt 0 view .LVU1
  35 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 36
  38              		.cfi_offset 4, -36
  39              		.cfi_offset 5, -32
  40              		.cfi_offset 6, -28
  41              		.cfi_offset 7, -24
  42              		.cfi_offset 8, -20
  43              		.cfi_offset 9, -16
  44              		.cfi_offset 10, -12
  45              		.cfi_offset 11, -8
  46              		.cfi_offset 14, -4
  47 0004 89B0     		sub	sp, sp, #36
  48              	.LCFI1:
  49              		.cfi_def_cfa_offset 72
  50 0006 0192     		str	r2, [sp, #4]
  51 0008 1A46     		mov	r2, r3
  52              	.LVL1:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 3


  64:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****   q31_t fcurr, fnext = 0, gcurr = 0, gnext;      /* Temporary variables for lattice stages */
  53              		.loc 1 64 3 is_stmt 1 view .LVU2
  65:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****   q63_t acc;                                     /* Accumlator */
  54              		.loc 1 65 3 view .LVU3
  66:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****   uint32_t blkCnt, tapCnt;                       /* Temporary variables for counts */
  55              		.loc 1 66 3 view .LVU4
  67:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****   q31_t *px1, *px2, *pk, *pv;                    /* Temporary pointers for state and coef */
  56              		.loc 1 67 3 view .LVU5
  68:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****   uint32_t numStages = S->numStages;             /* number of stages */
  57              		.loc 1 68 3 view .LVU6
  58              		.loc 1 68 25 is_stmt 0 view .LVU7
  59 000a 0388     		ldrh	r3, [r0]
  60              	.LVL2:
  61              		.loc 1 68 25 view .LVU8
  62 000c 0593     		str	r3, [sp, #20]
  63              	.LVL3:
  69:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****   q31_t *pState;                                 /* State pointer */
  64              		.loc 1 69 3 is_stmt 1 view .LVU9
  70:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****   q31_t *pStateCurnt;                            /* State current pointer */
  65              		.loc 1 70 3 view .LVU10
  71:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
  72:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****   blkCnt = blockSize;
  66              		.loc 1 72 3 view .LVU11
  73:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
  74:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****   pState = &S->pState[0];
  67              		.loc 1 74 3 view .LVU12
  68              		.loc 1 74 10 is_stmt 0 view .LVU13
  69 000e D0F804E0 		ldr	lr, [r0, #4]
  70              	.LVL4:
  75:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
  76:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
  77:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** #if defined (ARM_MATH_DSP)
  78:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
  79:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****   /* Run the below code for Cortex-M4 and Cortex-M3 */
  80:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
  81:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****   /* Sample processing */
  82:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****   while (blkCnt > 0U)
  71              		.loc 1 82 3 is_stmt 1 view .LVU14
  72 0012 0092     		str	r2, [sp]
  73 0014 F446     		mov	ip, lr
  74 0016 0690     		str	r0, [sp, #24]
  75 0018 8E46     		mov	lr, r1
  76              	.LVL5:
  77              		.loc 1 82 3 is_stmt 0 view .LVU15
  78 001a 0792     		str	r2, [sp, #28]
  79              		.loc 1 82 9 view .LVU16
  80 001c 34E1     		b	.L2
  81              	.LVL6:
  82              	.L4:
  83:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****   {
  84:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     /* Read Sample from input buffer */
  85:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     /* fN(n) = x(n) */
  86:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     fcurr = *pSrc++;
  87:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
  88:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     /* Initialize state read pointer */
  89:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     px1 = pState;
  90:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     /* Initialize state write pointer */
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 4


  91:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     px2 = pState;
  92:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     /* Set accumulator to zero */
  93:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     acc = 0;
  94:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     /* Initialize Ladder coeff pointer */
  95:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     pv = &S->pvCoeffs[0];
  96:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     /* Initialize Reflection coeff pointer */
  97:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     pk = &S->pkCoeffs[0];
  98:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
  99:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 100:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     /* Process sample for first tap */
 101:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     gcurr = *px1++;
 102:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     /* fN-1(n) = fN(n) - kN * gN-1(n-1) */
 103:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     fnext = __QSUB(fcurr, (q31_t) (((q63_t) gcurr * (*pk)) >> 31));
 104:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     /* gN(n) = kN * fN-1(n) + gN-1(n-1) */
 105:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     gnext = __QADD(gcurr, (q31_t) (((q63_t) fnext * (*pk++)) >> 31));
 106:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     /* write gN-1(n-1) into state for next sample processing */
 107:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     *px2++ = gnext;
 108:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     /* y(n) += gN(n) * vN  */
 109:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     acc += ((q63_t) gnext * *pv++);
 110:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 111:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     /* Update f values for next coefficient processing */
 112:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     fcurr = fnext;
 113:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 114:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     /* Loop unrolling.  Process 4 taps at a time. */
 115:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     tapCnt = (numStages - 1U) >> 2;
 116:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 117:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     while (tapCnt > 0U)
 118:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     {
 119:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 120:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       /* Process sample for 2nd, 6th .. taps */
 121:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       /* Read gN-2(n-1) from state buffer */
 122:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       gcurr = *px1++;
  83              		.loc 1 122 7 is_stmt 1 view .LVU17
  84              		.loc 1 122 13 is_stmt 0 view .LVU18
  85 001e DCF800E0 		ldr	lr, [ip]
  86              	.LVL7:
 123:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       /* fN-2(n) = fN-1(n) - kN-1 * gN-2(n-1) */
 124:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       fnext = __QSUB(fcurr, (q31_t) (((q63_t) gcurr * (*pk)) >> 31));
  87              		.loc 1 124 7 is_stmt 1 view .LVU19
  88              		.loc 1 124 39 is_stmt 0 view .LVU20
  89 0022 4FEAEE78 		asr	r8, lr, #31
  90              		.loc 1 124 56 view .LVU21
  91 0026 3268     		ldr	r2, [r6]
  92 0028 4FEAE27A 		asr	r10, r2, #31
  93              		.loc 1 124 53 view .LVU22
  94 002c 0EFB0AFB 		mul	fp, lr, r10
  95 0030 02FB08BB 		mla	fp, r2, r8, fp
  96 0034 AEFB0289 		umull	r8, r9, lr, r2
  97 0038 D944     		add	r9, r9, fp
  98              		.loc 1 124 62 view .LVU23
  99 003a 4FEAD878 		lsr	r8, r8, #31
 100 003e 48EA4908 		orr	r8, r8, r9, lsl #1
 101              	.LVL8:
 102              	.LBB26:
 103              	.LBI26:
 104              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 5


   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 6


  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 7


 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 8


 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 9


 230:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 245:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 278:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 10


 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 298:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 307:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 308:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 309:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 312:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 316:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 324:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 343:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 11


 344:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 348:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 349:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 350:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 351:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 354:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 355:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 359:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 362:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 363:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 366:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 381:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 388:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 389:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 390:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 391:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 394:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 395:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 396:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 398:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 400:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 12


 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 405:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
 407:Drivers/CMSIS/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****      is non-zero".
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****      single CLZ instruction.
 413:Drivers/CMSIS/Include/cmsis_gcc.h ****    */
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (value == 0U)
 415:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****     return 32U;
 417:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 418:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 424:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 426:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 427:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
 428:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
 429:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 430:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 431:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
 433:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 435:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 436:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 439:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 440:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 442:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 444:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 446:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 447:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 448:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
 450:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
 451:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 456:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 457:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 13


 458:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
 460:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 461:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 462:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 464:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 465:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 471:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 486:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 491:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 492:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 493:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 495:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 498:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 499:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 500:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 501:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 502:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
 504:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 506:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 507:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 508:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 509:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
 511:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 513:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 14


 515:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 520:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
 521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
 522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 537:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 540:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
 541:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 542:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 544:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 548:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 552:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 557:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 558:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 560:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT(ARG1, ARG2) \
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 564:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 568:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 15


 572:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 573:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 574:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
 575:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 577:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT(ARG1, ARG2) \
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 580:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 582:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 583:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 584:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 585:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 586:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 592:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 596:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 598:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 599:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 600:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 601:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 603:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
 604:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
 605:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 606:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 608:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
 609:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 610:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 611:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 612:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 615:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 616:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 621:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 622:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 625:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
 626:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
 627:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 628:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 16


 629:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 630:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
 631:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 633:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 634:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
 636:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 637:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 638:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 639:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 641:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 644:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 647:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
 648:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
 649:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 650:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 652:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
 653:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 654:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 655:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 661:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
 663:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 665:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 666:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 669:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 671:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 672:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 673:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
 675:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 682:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 683:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 684:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 17


 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 689:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 690:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 693:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 695:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 696:Drivers/CMSIS/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 698:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 699:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 700:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 702:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 703:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 704:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
 708:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 711:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
 712:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
 713:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > max)
 714:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 715:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 716:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < min)
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****       return min;
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 721:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   return val;
 723:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 724:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 726:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 727:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 731:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 732:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 734:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (sat <= 31U)
 735:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 736:Drivers/CMSIS/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
 737:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
 738:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < 0)
 742:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 18


 743:Drivers/CMSIS/Include/cmsis_gcc.h ****       return 0U;
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 746:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (uint32_t)val;
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 749:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 751:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 752:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 755:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 757:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
 759:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 760:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 761:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 762:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
 763:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 765:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 766:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 767:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 769:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 772:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 775:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
 778:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 781:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 787:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 795:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 796:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 797:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 799:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 19


 800:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
 803:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
 804:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 806:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 809:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 814:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 817:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 818:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
 820:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 826:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
 827:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
 828:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 829:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 830:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 834:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 835:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 838:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 842:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 845:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 846:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 849:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 853:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 20


 857:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 860:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 861:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 864:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 865:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
 869:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
 870:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 871:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 872:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 873:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
 874:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 877:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 878:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 883:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 888:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 889:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 890:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 892:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 895:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 896:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 897:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 898:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 899:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 900:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
 901:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
 902:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 903:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 904:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 905:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 906:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 907:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
 908:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 909:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 911:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 912:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 913:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 21


 914:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 915:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 916:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 917:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
 918:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
 919:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 920:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 922:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 924:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 926:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memo
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 930:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 931:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 932:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 933:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 937:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 939:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 940:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 943:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 945:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 946:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
 947:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 948:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 949:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 950:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 952:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 953:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
 958:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 959:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 960:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 962:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 963:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 964:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 965:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 966:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 967:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 968:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 969:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 970:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 22


 971:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 972:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 973:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 974:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 975:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 976:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 977:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 978:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 979:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 980:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 982:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 983:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 984:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 985:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 986:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 987:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 988:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 989:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 990:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 991:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 992:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 993:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 994:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 995:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 996:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 997:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 998:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 999:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
1000:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1001:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
1002:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1003:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
1004:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ISB();
1005:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1006:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1007:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1008:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1009:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1010:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
1011:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
1012:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
1013:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1014:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
1015:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1016:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
1017:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ISB();
1018:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1019:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1020:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1021:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1022:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1023:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
1024:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
1025:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
1026:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1027:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 23


1028:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1029:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1030:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1031:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
1032:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1033:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1034:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1035:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1036:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1037:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
1038:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
1039:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
1040:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1041:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
1042:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1043:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1044:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1045:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
1046:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1047:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1048:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1049:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1050:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1051:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
1052:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
1053:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
1054:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1055:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
1056:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1057:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1058:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1059:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
1060:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1061:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1062:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1063:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1064:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1065:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
1066:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
1067:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
1068:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1069:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
1070:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1071:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1072:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1073:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
1074:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1075:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1076:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1077:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1078:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1079:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1080:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
1081:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
1082:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
1083:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1084:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 24


1085:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1086:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1087:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1088:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
1089:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1090:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1091:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1092:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1093:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1094:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1095:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
1096:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
1097:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
1098:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1099:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
1100:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1101:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
1102:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1103:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1104:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1105:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1106:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1107:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
1108:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
1109:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
1110:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1111:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
1112:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1113:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
1114:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1118:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1119:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
1120:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
1121:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
1122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1123:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
1124:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1125:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1126:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1127:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
1128:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1129:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1130:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1131:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1132:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1133:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1134:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
1135:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
1136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
1137:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1138:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
1139:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1140:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1141:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 25


1142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
1143:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1144:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1145:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1146:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1147:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1148:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1149:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
1150:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
1151:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
1152:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1153:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
1154:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1155:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
1156:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1157:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1158:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1159:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1160:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1161:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
1162:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
1163:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
1164:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1165:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
1166:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1167:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
1168:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1169:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1170:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1171:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1172:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1173:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1174:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
1175:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
1176:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
1177:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1178:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
1179:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1180:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1181:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1182:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
1183:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1184:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1185:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1186:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1187:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1188:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
1189:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
1190:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
1191:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1192:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
1193:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1194:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
1195:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 26


1199:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1200:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
1201:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
1202:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
1203:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1204:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
1205:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1206:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1207:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1208:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
1209:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1210:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1211:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1212:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1213:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1214:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1215:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
1216:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
1217:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
1218:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1219:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
1220:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1221:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1222:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1223:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) );
1224:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1225:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1226:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1227:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1228:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1229:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1230:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
1231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
1232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
1233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1234:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
1235:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1236:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
1237:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1238:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1239:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1240:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1241:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1242:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
1243:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
1244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
1245:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1246:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
1247:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1248:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
1249:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1250:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1252:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1253:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1254:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1255:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 27


1256:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1257:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
1258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing special-purpose register FAULTMASK.
1259:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
1260:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1261:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
1262:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1263:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
1264:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1265:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1266:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1267:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1268:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
1269:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting special-purpose register FAULTMASK.
1270:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
1271:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1272:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
1273:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1274:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
1275:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1276:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1277:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1278:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1279:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
1280:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
1281:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
1282:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1283:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
1284:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1285:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1286:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1287:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
1288:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1289:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1290:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1291:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1292:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1293:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1294:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
1295:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
1296:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
1297:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1298:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
1299:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1300:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1301:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1302:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
1303:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1304:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1305:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1306:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1307:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1308:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1309:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
1310:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
1311:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
1312:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 28


1313:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
1314:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1315:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
1316:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1317:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1319:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1320:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1321:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
1322:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
1323:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
1324:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1325:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
1326:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1327:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
1328:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1329:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1330:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1331:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1332:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1333:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
1334:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
1335:Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
1336:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
1337:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1338:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
1339:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1340:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
1341:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1342:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1343:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1344:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1345:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
1346:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
1347:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
1348:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1349:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
1350:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1351:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1352:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1353:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
1354:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1355:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1356:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1357:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1358:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1359:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1360:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
1361:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
1362:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
1363:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1364:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
1365:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1366:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1367:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1368:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
1369:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 29


1370:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1371:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1372:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1373:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1374:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1375:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
1376:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
1377:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
1378:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1379:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
1380:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1381:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
1382:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1383:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1384:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1385:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1386:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1387:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
1388:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
1389:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
1390:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1391:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
1392:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1393:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
1394:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1395:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1396:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1397:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1398:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1399:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
1400:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1401:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1402:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1403:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1404:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1405:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1406:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
1407:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1408:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
1409:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
1410:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1411:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
1412:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
1413:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1414:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
1415:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1416:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
1417:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
1418:Drivers/CMSIS/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
1419:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
1420:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1421:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1422:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
1423:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
1424:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1425:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1426:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 30


1427:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
1428:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1429:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
1430:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1431:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
1432:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1433:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
1434:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
1435:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1436:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
1437:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1438:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
1439:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
1440:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
1441:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1442:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1443:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
1444:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
1445:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1446:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1447:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1448:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1449:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1450:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1451:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
1452:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1453:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
1454:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
1455:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1456:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
1457:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
1458:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1459:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
1460:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1461:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
1462:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
1463:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
1464:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
1465:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1466:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
1467:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1468:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1470:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1471:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
1472:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
1474:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1475:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
1476:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1477:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
1478:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
1479:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1480:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
1481:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1482:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
1483:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 31


1484:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
1485:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1486:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
1487:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1488:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1489:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1490:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1491:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1492:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1493:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
1494:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1495:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
1496:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
1497:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1498:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
1499:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
1500:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1501:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
1502:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1503:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
1504:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
1505:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
1506:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
1507:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1508:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1509:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
1510:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
1511:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1512:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1513:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1514:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1515:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
1516:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1517:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
1518:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1519:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
1520:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
1522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
1523:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1524:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
1525:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1526:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
1527:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
1528:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
1529:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1530:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1531:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
1532:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
1533:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1534:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1535:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1536:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1537:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1538:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1539:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
1540:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 32


1541:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
1542:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
1543:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1544:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
1545:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
1546:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1547:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
1548:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1549:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
1550:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
1551:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
1552:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
1553:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1554:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
1555:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1556:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1557:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1558:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1559:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
1560:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1561:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
1562:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1563:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
1564:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1565:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
1566:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
1567:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1568:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
1569:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1570:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
1571:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
1572:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
1573:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1574:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
1575:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1576:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1577:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1578:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1579:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1580:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1581:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1582:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1583:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1584:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
1585:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
1586:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
1587:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1588:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
1589:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1590:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
1591:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
1592:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr)
1593:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
1594:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
1595:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
1596:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
1597:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 33


1598:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1599:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1600:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
1601:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1602:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1603:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1604:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(0U);
1605:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1606:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1607:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1608:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1609:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1610:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
1611:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
1612:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
1613:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1614:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
1615:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1616:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
1617:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
1618:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
1619:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
1620:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
1621:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
1622:Drivers/CMSIS/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
1623:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1624:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
1625:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1626:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1627:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
1628:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1629:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1630:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1631:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1632:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
1633:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1634:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1635:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###################  Compiler specific Intrinsics  ########################### */
1636:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
1637:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated SIMD instructions
1638:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
1639:Drivers/CMSIS/Include/cmsis_gcc.h **** */
1640:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1641:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
1642:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1643:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)
1644:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1645:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1646:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1647:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1648:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1649:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1650:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1651:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)
1652:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1653:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 34


1655:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1658:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1659:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)
1660:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1661:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1662:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1663:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1664:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1665:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1666:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1667:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)
1668:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1669:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1670:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1671:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1672:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1673:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1674:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1675:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)
1676:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1677:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1678:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1679:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1680:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1681:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1682:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1683:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)
1684:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1685:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1686:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1687:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1688:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1689:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1690:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1691:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1692:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)
1693:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1694:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1695:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1696:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1697:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1698:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1699:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1700:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)
1701:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1702:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1703:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1704:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1705:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1706:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1707:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1708:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)
1709:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1710:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1711:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 35


1712:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1713:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1714:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1715:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1716:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)
1717:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1718:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1719:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1720:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1721:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1722:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1723:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1724:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)
1725:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1726:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1727:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1728:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1729:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1730:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1731:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1732:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)
1733:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1734:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1735:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1736:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1737:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1738:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1739:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1740:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1741:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)
1742:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1743:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1744:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1745:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1746:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1747:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1748:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1749:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)
1750:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1751:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1752:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1753:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1754:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1755:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1756:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1757:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)
1758:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1759:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1760:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1761:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1762:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1763:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1764:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1765:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)
1766:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1767:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1768:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 36


1769:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1770:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1771:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1772:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1773:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)
1774:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1775:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1776:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1777:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1778:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1779:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1780:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1781:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)
1782:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1783:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1784:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1785:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1786:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1787:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1788:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1789:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)
1790:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1791:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1792:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1793:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1794:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1795:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1796:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1797:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)
1798:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1799:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1800:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1801:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1802:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1803:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1804:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1805:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)
1806:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1807:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1808:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1809:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1810:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1811:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1813:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)
1814:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1815:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1816:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1817:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1818:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1819:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1820:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1821:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)
1822:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1823:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1824:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1825:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 37


1826:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1827:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1828:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1829:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)
1830:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1831:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1832:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1833:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1834:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1835:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1836:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1837:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SASX(uint32_t op1, uint32_t op2)
1838:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1839:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1840:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1841:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1842:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1843:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1844:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1845:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QASX(uint32_t op1, uint32_t op2)
1846:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1847:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1848:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1849:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1850:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1851:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1852:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1853:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
1854:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1855:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1856:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1857:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1858:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1859:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1860:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1861:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UASX(uint32_t op1, uint32_t op2)
1862:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1863:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1864:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1865:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1866:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1867:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1868:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1869:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)
1870:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1871:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1872:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1873:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1874:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1875:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1877:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)
1878:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1879:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1880:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1881:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1882:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 38


1883:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1884:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1885:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)
1886:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1887:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1888:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1889:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1890:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1891:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1892:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1893:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)
1894:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1895:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1896:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1897:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1898:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1899:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1900:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1901:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)
1902:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1903:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1904:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1905:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1906:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1907:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1908:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1909:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAX(uint32_t op1, uint32_t op2)
1910:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1911:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1912:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1913:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1914:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1915:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1916:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1917:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)
1918:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1919:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1920:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1921:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1922:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1923:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1924:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1925:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)
1926:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1927:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1928:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1929:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1930:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1931:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1932:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1933:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)
1934:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1935:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1936:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1937:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1938:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1939:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 39


1940:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1941:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)
1942:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1943:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1944:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1945:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1946:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1947:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1948:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1949:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT16(ARG1, ARG2) \
1950:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
1951:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
1952:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1953:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
1954:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
1955:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
1956:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1957:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT16(ARG1, ARG2) \
1958:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
1959:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
1960:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1961:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
1962:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
1963:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
1964:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1965:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UXTB16(uint32_t op1)
1966:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1967:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1968:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1969:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uxtb16 %0, %1" : "=r" (result) : "r" (op1));
1970:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1971:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1972:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1973:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)
1974:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1975:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1976:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1977:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1978:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1979:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1980:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1981:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTB16(uint32_t op1)
1982:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1983:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1984:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1985:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
1986:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1987:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1988:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1989:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTB16_RORn(uint32_t op1, uint32_t rotate)
1990:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1991:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1992:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U))) {
1993:Drivers/CMSIS/Include/cmsis_gcc.h ****     __ASM volatile ("sxtb16 %0, %1, ROR %2" : "=r" (result) : "r" (op1), "i" (rotate) );
1994:Drivers/CMSIS/Include/cmsis_gcc.h ****   } else {
1995:Drivers/CMSIS/Include/cmsis_gcc.h ****     result = __SXTB16(__ROR(op1, rotate)) ;
1996:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 40


1997:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
1998:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1999:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2000:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)
2001:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2002:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
2003:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2004:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
2005:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
2006:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2007:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2008:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTAB16_RORn(uint32_t op1, uint32_t op2, uint32_t rotate)
2009:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2010:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
2011:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U))) {
2012:Drivers/CMSIS/Include/cmsis_gcc.h ****     __ASM volatile ("sxtab16 %0, %1, %2, ROR %3" : "=r" (result) : "r" (op1) , "r" (op2) , "i" (rot
2013:Drivers/CMSIS/Include/cmsis_gcc.h ****   } else {
2014:Drivers/CMSIS/Include/cmsis_gcc.h ****     result = __SXTAB16(op1, __ROR(op2, rotate));
2015:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
2016:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
2017:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2018:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2019:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2020:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)
2021:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2022:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
2023:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2024:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
2025:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
2026:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2027:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2028:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)
2029:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2030:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
2031:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2032:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
2033:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
2034:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2035:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2036:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)
2037:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2038:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
2039:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2040:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
2041:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
2042:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2043:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2044:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3)
2045:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2046:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
2047:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2048:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
2049:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
2050:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2051:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2052:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc)
2053:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 41


2054:Drivers/CMSIS/Include/cmsis_gcc.h ****   union llreg_u{
2055:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t w32[2];
2056:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint64_t w64;
2057:Drivers/CMSIS/Include/cmsis_gcc.h ****   } llr;
2058:Drivers/CMSIS/Include/cmsis_gcc.h ****   llr.w64 = acc;
2059:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2060:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __ARMEB__   /* Little endian */
2061:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (o
2062:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
2063:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (o
2064:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
2065:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2066:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(llr.w64);
2067:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2068:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2069:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint64_t acc)
2070:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2071:Drivers/CMSIS/Include/cmsis_gcc.h ****   union llreg_u{
2072:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t w32[2];
2073:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint64_t w64;
2074:Drivers/CMSIS/Include/cmsis_gcc.h ****   } llr;
2075:Drivers/CMSIS/Include/cmsis_gcc.h ****   llr.w64 = acc;
2076:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2077:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __ARMEB__   /* Little endian */
2078:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (
2079:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
2080:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (
2081:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
2082:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2083:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(llr.w64);
2084:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2085:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2086:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUSD  (uint32_t op1, uint32_t op2)
2087:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2088:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
2089:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2090:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smusd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
2091:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
2092:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2093:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2094:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUSDX (uint32_t op1, uint32_t op2)
2095:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2096:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
2097:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2098:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smusdx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
2099:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
2100:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2101:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2102:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMLSD (uint32_t op1, uint32_t op2, uint32_t op3)
2103:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2104:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
2105:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smlsd %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
2107:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
2108:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2109:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2110:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMLSDX (uint32_t op1, uint32_t op2, uint32_t op3)
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 42


2111:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2112:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
2113:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2114:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smlsdx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
2115:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
2116:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2118:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint64_t __SMLSLD (uint32_t op1, uint32_t op2, uint64_t acc)
2119:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2120:Drivers/CMSIS/Include/cmsis_gcc.h ****   union llreg_u{
2121:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t w32[2];
2122:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint64_t w64;
2123:Drivers/CMSIS/Include/cmsis_gcc.h ****   } llr;
2124:Drivers/CMSIS/Include/cmsis_gcc.h ****   llr.w64 = acc;
2125:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2126:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __ARMEB__   /* Little endian */
2127:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (o
2128:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
2129:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (o
2130:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
2131:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2132:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(llr.w64);
2133:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2135:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint64_t __SMLSLDX (uint32_t op1, uint32_t op2, uint64_t acc)
2136:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2137:Drivers/CMSIS/Include/cmsis_gcc.h ****   union llreg_u{
2138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t w32[2];
2139:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint64_t w64;
2140:Drivers/CMSIS/Include/cmsis_gcc.h ****   } llr;
2141:Drivers/CMSIS/Include/cmsis_gcc.h ****   llr.w64 = acc;
2142:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2143:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __ARMEB__   /* Little endian */
2144:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (
2145:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
2146:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (
2147:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
2148:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2149:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(llr.w64);
2150:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2151:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2152:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SEL  (uint32_t op1, uint32_t op2)
2153:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2154:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
2155:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2156:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sel %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
2157:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
2158:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2159:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2160:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE  int32_t __QADD( int32_t op1,  int32_t op2)
2161:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2162:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t result;
2163:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2164:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("qadd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
2165:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
2166:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2167:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 43


2168:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE  int32_t __QSUB( int32_t op1,  int32_t op2)
 105              		.loc 2 2168 31 is_stmt 1 view .LVU24
 106              	.LBB27:
2169:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2170:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t result;
 107              		.loc 2 2170 3 view .LVU25
2171:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2172:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("qsub %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 108              		.loc 2 2172 3 view .LVU26
 109              		.syntax unified
 110              	@ 2172 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 111 0042 88FAA0F0 		qsub r0, r0, r8
 112              	@ 0 "" 2
 113              	.LVL9:
2173:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 114              		.loc 2 2173 3 view .LVU27
 115              		.loc 2 2173 3 is_stmt 0 view .LVU28
 116              		.thumb
 117              		.syntax unified
 118              	.LBE27:
 119              	.LBE26:
 125:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       /* gN-1(n) = kN-1 * fN-2(n) + gN-2(n-1) */
 126:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       gnext = __QADD(gcurr, (q31_t) (((q63_t) fnext * (*pk++)) >> 31));
 120              		.loc 1 126 7 is_stmt 1 view .LVU29
 121              		.loc 1 126 39 is_stmt 0 view .LVU30
 122 0046 4FEAE078 		asr	r8, r0, #31
 123              	.LVL10:
 124              		.loc 1 126 53 view .LVU31
 125 004a 02FB08F8 		mul	r8, r2, r8
 126 004e 00FB0A88 		mla	r8, r0, r10, r8
 127 0052 A2FB0029 		umull	r2, r9, r2, r0
 128 0056 C144     		add	r9, r9, r8
 129              		.loc 1 126 64 view .LVU32
 130 0058 D20F     		lsrs	r2, r2, #31
 131 005a 42EA4902 		orr	r2, r2, r9, lsl #1
 132              	.LVL11:
 133              	.LBB28:
 134              	.LBI28:
2160:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 135              		.loc 2 2160 31 is_stmt 1 view .LVU33
 136              	.LBB29:
2162:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 137              		.loc 2 2162 3 view .LVU34
2164:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 138              		.loc 2 2164 3 view .LVU35
 139              		.syntax unified
 140              	@ 2164 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 141 005e 82FA8EF2 		qadd r2, lr, r2
 142              	@ 0 "" 2
 143              	.LVL12:
2165:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 144              		.loc 2 2165 3 view .LVU36
2165:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 145              		.loc 2 2165 3 is_stmt 0 view .LVU37
 146              		.thumb
 147              		.syntax unified
 148              	.LBE29:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 44


 149              	.LBE28:
 127:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       /* y(n) += gN-1(n) * vN-1  */
 128:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       /* process for gN-5(n) * vN-5, gN-9(n) * vN-9 ... */
 129:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       acc += ((q63_t) gnext * *pv++);
 150              		.loc 1 129 7 is_stmt 1 view .LVU38
 151              		.loc 1 129 15 is_stmt 0 view .LVU39
 152 0062 4FEAE279 		asr	r9, r2, #31
 153              	.LVL13:
 154              		.loc 1 129 31 view .LVU40
 155 0066 D4F800E0 		ldr	lr, [r4]
 156              	.LVL14:
 157              		.loc 1 129 31 view .LVU41
 158 006a 4FEAEE78 		asr	r8, lr, #31
 159              		.loc 1 129 29 view .LVU42
 160 006e 02FB08F8 		mul	r8, r2, r8
 161 0072 0EFB0988 		mla	r8, lr, r9, r8
 162 0076 A2FB0E9E 		umull	r9, lr, r2, lr
 163 007a C644     		add	lr, lr, r8
 164              		.loc 1 129 11 view .LVU43
 165 007c 13EB0903 		adds	r3, r3, r9
 166              	.LVL15:
 167              		.loc 1 129 11 view .LVU44
 168 0080 4EEB0101 		adc	r1, lr, r1
 169              	.LVL16:
 130:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       /* write gN-1(n) into state for next sample processing */
 131:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       *px2++ = gnext;
 170              		.loc 1 131 7 is_stmt 1 view .LVU45
 171              		.loc 1 131 14 is_stmt 0 view .LVU46
 172 0084 2A60     		str	r2, [r5]
 173              	.LVL17:
 132:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 133:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       /* Process sample for 3nd, 7th ...taps */
 134:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       /* Read gN-3(n-1) from state buffer */
 135:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       gcurr = *px1++;
 174              		.loc 1 135 7 is_stmt 1 view .LVU47
 175              		.loc 1 135 13 is_stmt 0 view .LVU48
 176 0086 DCF804E0 		ldr	lr, [ip, #4]
 177              	.LVL18:
 136:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       /* Process sample for 3rd, 7th .. taps */
 137:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       /* fN-3(n) = fN-2(n) - kN-2 * gN-3(n-1) */
 138:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       fcurr = __QSUB(fnext, (q31_t) (((q63_t) gcurr * (*pk)) >> 31));
 178              		.loc 1 138 7 is_stmt 1 view .LVU49
 179              		.loc 1 138 39 is_stmt 0 view .LVU50
 180 008a 4FEAEE78 		asr	r8, lr, #31
 181              		.loc 1 138 56 view .LVU51
 182 008e 7268     		ldr	r2, [r6, #4]
 183              	.LVL19:
 184              		.loc 1 138 56 view .LVU52
 185 0090 4FEAE27A 		asr	r10, r2, #31
 186              		.loc 1 138 53 view .LVU53
 187 0094 0EFB0AFB 		mul	fp, lr, r10
 188 0098 02FB08BB 		mla	fp, r2, r8, fp
 189 009c AEFB0289 		umull	r8, r9, lr, r2
 190 00a0 D944     		add	r9, r9, fp
 191              		.loc 1 138 62 view .LVU54
 192 00a2 4FEAD878 		lsr	r8, r8, #31
 193 00a6 48EA4908 		orr	r8, r8, r9, lsl #1
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 45


 194              	.LVL20:
 195              	.LBB30:
 196              	.LBI30:
2168:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 197              		.loc 2 2168 31 is_stmt 1 view .LVU55
 198              	.LBB31:
2170:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199              		.loc 2 2170 3 view .LVU56
2172:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 200              		.loc 2 2172 3 view .LVU57
 201              		.syntax unified
 202              	@ 2172 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 203 00aa 88FAA0F0 		qsub r0, r0, r8
 204              	@ 0 "" 2
 205              	.LVL21:
 206              		.loc 2 2173 3 view .LVU58
 207              		.loc 2 2173 3 is_stmt 0 view .LVU59
 208              		.thumb
 209              		.syntax unified
 210              	.LBE31:
 211              	.LBE30:
 139:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       /* gN-2(n) = kN-2 * fN-3(n) + gN-3(n-1) */
 140:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       gnext = __QADD(gcurr, (q31_t) (((q63_t) fcurr * (*pk++)) >> 31));
 212              		.loc 1 140 7 is_stmt 1 view .LVU60
 213              		.loc 1 140 39 is_stmt 0 view .LVU61
 214 00ae 4FEAE078 		asr	r8, r0, #31
 215              	.LVL22:
 216              		.loc 1 140 53 view .LVU62
 217 00b2 02FB08F8 		mul	r8, r2, r8
 218 00b6 00FB0A88 		mla	r8, r0, r10, r8
 219 00ba A2FB0029 		umull	r2, r9, r2, r0
 220 00be C144     		add	r9, r9, r8
 221              		.loc 1 140 64 view .LVU63
 222 00c0 D20F     		lsrs	r2, r2, #31
 223 00c2 42EA4902 		orr	r2, r2, r9, lsl #1
 224              	.LVL23:
 225              	.LBB32:
 226              	.LBI32:
2160:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 227              		.loc 2 2160 31 is_stmt 1 view .LVU64
 228              	.LBB33:
2162:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 229              		.loc 2 2162 3 view .LVU65
2164:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 230              		.loc 2 2164 3 view .LVU66
 231              		.syntax unified
 232              	@ 2164 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 233 00c6 82FA8EF2 		qadd r2, lr, r2
 234              	@ 0 "" 2
 235              	.LVL24:
2165:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 236              		.loc 2 2165 3 view .LVU67
2165:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 237              		.loc 2 2165 3 is_stmt 0 view .LVU68
 238              		.thumb
 239              		.syntax unified
 240              	.LBE33:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 46


 241              	.LBE32:
 141:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       /* y(n) += gN-2(n) * vN-2  */
 142:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       /* process for gN-6(n) * vN-6, gN-10(n) * vN-10 ... */
 143:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       acc += ((q63_t) gnext * *pv++);
 242              		.loc 1 143 7 is_stmt 1 view .LVU69
 243              		.loc 1 143 15 is_stmt 0 view .LVU70
 244 00ca 4FEAE279 		asr	r9, r2, #31
 245              	.LVL25:
 246              		.loc 1 143 31 view .LVU71
 247 00ce D4F80480 		ldr	r8, [r4, #4]
 248 00d2 4FEAE87E 		asr	lr, r8, #31
 249              	.LVL26:
 250              		.loc 1 143 29 view .LVU72
 251 00d6 02FB0EFE 		mul	lr, r2, lr
 252 00da 08FB09EE 		mla	lr, r8, r9, lr
 253 00de A2FB0898 		umull	r9, r8, r2, r8
 254 00e2 F044     		add	r8, r8, lr
 255              		.loc 1 143 11 view .LVU73
 256 00e4 13EB090E 		adds	lr, r3, r9
 257 00e8 48EB0108 		adc	r8, r8, r1
 258              	.LVL27:
 144:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       /* write gN-2(n) into state for next sample processing */
 145:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       *px2++ = gnext;
 259              		.loc 1 145 7 is_stmt 1 view .LVU74
 260              		.loc 1 145 14 is_stmt 0 view .LVU75
 261 00ec 6A60     		str	r2, [r5, #4]
 262              	.LVL28:
 146:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 147:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 148:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       /* Process sample for 4th, 8th ...taps */
 149:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       /* Read gN-4(n-1) from state buffer */
 150:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       gcurr = *px1++;
 263              		.loc 1 150 7 is_stmt 1 view .LVU76
 264              		.loc 1 150 13 is_stmt 0 view .LVU77
 265 00ee DCF80820 		ldr	r2, [ip, #8]
 266              	.LVL29:
 151:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       /* Process sample for 4th, 8th .. taps */
 152:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       /* fN-4(n) = fN-3(n) - kN-3 * gN-4(n-1) */
 153:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       fnext = __QSUB(fcurr, (q31_t) (((q63_t) gcurr * (*pk)) >> 31));
 267              		.loc 1 153 7 is_stmt 1 view .LVU78
 268              		.loc 1 153 39 is_stmt 0 view .LVU79
 269 00f2 D117     		asrs	r1, r2, #31
 270              		.loc 1 153 56 view .LVU80
 271 00f4 B368     		ldr	r3, [r6, #8]
 272 00f6 4FEAE37A 		asr	r10, r3, #31
 273              		.loc 1 153 53 view .LVU81
 274 00fa 02FB0AFB 		mul	fp, r2, r10
 275 00fe 03FB01BB 		mla	fp, r3, r1, fp
 276 0102 A2FB0319 		umull	r1, r9, r2, r3
 277 0106 D944     		add	r9, r9, fp
 278              		.loc 1 153 62 view .LVU82
 279 0108 C90F     		lsrs	r1, r1, #31
 280 010a 41EA4901 		orr	r1, r1, r9, lsl #1
 281              	.LVL30:
 282              	.LBB34:
 283              	.LBI34:
2168:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 47


 284              		.loc 2 2168 31 is_stmt 1 view .LVU83
 285              	.LBB35:
2170:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 286              		.loc 2 2170 3 view .LVU84
2172:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 287              		.loc 2 2172 3 view .LVU85
 288              		.syntax unified
 289              	@ 2172 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 290 010e 81FAA0F1 		qsub r1, r0, r1
 291              	@ 0 "" 2
 292              	.LVL31:
 293              		.loc 2 2173 3 view .LVU86
 294              		.loc 2 2173 3 is_stmt 0 view .LVU87
 295              		.thumb
 296              		.syntax unified
 297              	.LBE35:
 298              	.LBE34:
 154:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       /* gN-3(n) = kN-3 * fN-4(n) + gN-4(n-1) */
 155:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       gnext = __QADD(gcurr, (q31_t) (((q63_t) fnext * (*pk++)) >> 31));
 299              		.loc 1 155 7 is_stmt 1 view .LVU88
 300              		.loc 1 155 39 is_stmt 0 view .LVU89
 301 0112 C817     		asrs	r0, r1, #31
 302              	.LVL32:
 303              		.loc 1 155 53 view .LVU90
 304 0114 03FB00F0 		mul	r0, r3, r0
 305 0118 01FB0A00 		mla	r0, r1, r10, r0
 306 011c A3FB0139 		umull	r3, r9, r3, r1
 307 0120 8144     		add	r9, r9, r0
 308              		.loc 1 155 64 view .LVU91
 309 0122 DB0F     		lsrs	r3, r3, #31
 310 0124 43EA4903 		orr	r3, r3, r9, lsl #1
 311              	.LVL33:
 312              	.LBB36:
 313              	.LBI36:
2160:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 314              		.loc 2 2160 31 is_stmt 1 view .LVU92
 315              	.LBB37:
2162:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 316              		.loc 2 2162 3 view .LVU93
2164:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 317              		.loc 2 2164 3 view .LVU94
 318              		.syntax unified
 319              	@ 2164 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 320 0128 83FA82F3 		qadd r3, r2, r3
 321              	@ 0 "" 2
 322              	.LVL34:
2165:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 323              		.loc 2 2165 3 view .LVU95
2165:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 324              		.loc 2 2165 3 is_stmt 0 view .LVU96
 325              		.thumb
 326              		.syntax unified
 327              	.LBE37:
 328              	.LBE36:
 156:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       /* y(n) += gN-3(n) * vN-3  */
 157:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       /* process for gN-7(n) * vN-7, gN-11(n) * vN-11 ... */
 158:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       acc += ((q63_t) gnext * *pv++);
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 48


 329              		.loc 1 158 7 is_stmt 1 view .LVU97
 330              		.loc 1 158 15 is_stmt 0 view .LVU98
 331 012c 4FEAE379 		asr	r9, r3, #31
 332              	.LVL35:
 333              		.loc 1 158 31 view .LVU99
 334 0130 A268     		ldr	r2, [r4, #8]
 335              	.LVL36:
 336              		.loc 1 158 31 view .LVU100
 337 0132 D017     		asrs	r0, r2, #31
 338              		.loc 1 158 29 view .LVU101
 339 0134 03FB00F0 		mul	r0, r3, r0
 340 0138 02FB0900 		mla	r0, r2, r9, r0
 341 013c A3FB0292 		umull	r9, r2, r3, r2
 342 0140 0244     		add	r2, r2, r0
 343              		.loc 1 158 11 view .LVU102
 344 0142 1EEB0909 		adds	r9, lr, r9
 345 0146 42EB080E 		adc	lr, r2, r8
 346              	.LVL37:
 159:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       /* write gN-3(n) into state for next sample processing */
 160:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       *px2++ = gnext;
 347              		.loc 1 160 7 is_stmt 1 view .LVU103
 348              		.loc 1 160 14 is_stmt 0 view .LVU104
 349 014a AB60     		str	r3, [r5, #8]
 350              	.LVL38:
 161:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 162:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 163:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       /* Process sample for 5th, 9th ...taps */
 164:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       /* Read gN-5(n-1) from state buffer */
 165:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       gcurr = *px1++;
 351              		.loc 1 165 7 is_stmt 1 view .LVU105
 352              		.loc 1 165 19 is_stmt 0 view .LVU106
 353 014c 0CF11008 		add	r8, ip, #16
 354              	.LVL39:
 355              		.loc 1 165 13 view .LVU107
 356 0150 DCF80C30 		ldr	r3, [ip, #12]
 357              	.LVL40:
 166:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       /* Process sample for 5th, 9th .. taps */
 167:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       /* fN-5(n) = fN-4(n) - kN-4 * gN-1(n-1) */
 168:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       fcurr = __QSUB(fnext, (q31_t) (((q63_t) gcurr * (*pk)) >> 31));
 358              		.loc 1 168 7 is_stmt 1 view .LVU108
 359              		.loc 1 168 39 is_stmt 0 view .LVU109
 360 0154 D817     		asrs	r0, r3, #31
 361              		.loc 1 168 56 view .LVU110
 362 0156 F268     		ldr	r2, [r6, #12]
 363 0158 4FEAE27A 		asr	r10, r2, #31
 364              		.loc 1 168 53 view .LVU111
 365 015c 03FB0AFB 		mul	fp, r3, r10
 366 0160 02FB00BB 		mla	fp, r2, r0, fp
 367 0164 A3FB020C 		umull	r0, ip, r3, r2
 368 0168 DC44     		add	ip, ip, fp
 369              		.loc 1 168 62 view .LVU112
 370 016a C00F     		lsrs	r0, r0, #31
 371 016c 40EA4C00 		orr	r0, r0, ip, lsl #1
 372              	.LVL41:
 373              	.LBB38:
 374              	.LBI38:
2168:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 49


 375              		.loc 2 2168 31 is_stmt 1 view .LVU113
 376              	.LBB39:
2170:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377              		.loc 2 2170 3 view .LVU114
2172:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 378              		.loc 2 2172 3 view .LVU115
 379              		.syntax unified
 380              	@ 2172 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 381 0170 80FAA1F0 		qsub r0, r1, r0
 382              	@ 0 "" 2
 383              	.LVL42:
 384              		.loc 2 2173 3 view .LVU116
 385              		.loc 2 2173 3 is_stmt 0 view .LVU117
 386              		.thumb
 387              		.syntax unified
 388              	.LBE39:
 389              	.LBE38:
 169:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       /* gN-4(n) = kN-4 * fN-5(n) + gN-5(n-1) */
 170:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       gnext = __QADD(gcurr, (q31_t) (((q63_t) fcurr * (*pk++)) >> 31));
 390              		.loc 1 170 7 is_stmt 1 view .LVU118
 391              		.loc 1 170 39 is_stmt 0 view .LVU119
 392 0174 C117     		asrs	r1, r0, #31
 393              	.LVL43:
 394              		.loc 1 170 59 view .LVU120
 395 0176 1036     		adds	r6, r6, #16
 396              	.LVL44:
 397              		.loc 1 170 53 view .LVU121
 398 0178 02FB01F1 		mul	r1, r2, r1
 399 017c 00FB0A11 		mla	r1, r0, r10, r1
 400 0180 A2FB002C 		umull	r2, ip, r2, r0
 401 0184 8C44     		add	ip, ip, r1
 402              		.loc 1 170 64 view .LVU122
 403 0186 D20F     		lsrs	r2, r2, #31
 404 0188 42EA4C02 		orr	r2, r2, ip, lsl #1
 405              	.LVL45:
 406              	.LBB40:
 407              	.LBI40:
2160:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 408              		.loc 2 2160 31 is_stmt 1 view .LVU123
 409              	.LBB41:
2162:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 410              		.loc 2 2162 3 view .LVU124
2164:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 411              		.loc 2 2164 3 view .LVU125
 412              		.syntax unified
 413              	@ 2164 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 414 018c 82FA83F2 		qadd r2, r3, r2
 415              	@ 0 "" 2
 416              	.LVL46:
2165:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 417              		.loc 2 2165 3 view .LVU126
2165:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 418              		.loc 2 2165 3 is_stmt 0 view .LVU127
 419              		.thumb
 420              		.syntax unified
 421              	.LBE41:
 422              	.LBE40:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 50


 171:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       /* y(n) += gN-4(n) * vN-4  */
 172:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       /* process for gN-8(n) * vN-8, gN-12(n) * vN-12 ... */
 173:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       acc += ((q63_t) gnext * *pv++);
 423              		.loc 1 173 7 is_stmt 1 view .LVU128
 424              		.loc 1 173 15 is_stmt 0 view .LVU129
 425 0190 D317     		asrs	r3, r2, #31
 426              	.LVL47:
 427              		.loc 1 173 31 view .LVU130
 428 0192 E168     		ldr	r1, [r4, #12]
 429 0194 4FEAE17C 		asr	ip, r1, #31
 430              		.loc 1 173 29 view .LVU131
 431 0198 02FB0CFC 		mul	ip, r2, ip
 432 019c 01FB03CC 		mla	ip, r1, r3, ip
 433 01a0 A2FB0131 		umull	r3, r1, r2, r1
 434 01a4 6144     		add	r1, r1, ip
 435              		.loc 1 173 11 view .LVU132
 436 01a6 19EB0303 		adds	r3, r9, r3
 437 01aa 41EB0E01 		adc	r1, r1, lr
 438              	.LVL48:
 174:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       /* write gN-4(n) into state for next sample processing */
 175:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       *px2++ = gnext;
 439              		.loc 1 175 7 is_stmt 1 view .LVU133
 440              		.loc 1 175 14 is_stmt 0 view .LVU134
 441 01ae EA60     		str	r2, [r5, #12]
 442              	.LVL49:
 176:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 177:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       tapCnt--;
 443              		.loc 1 177 7 is_stmt 1 view .LVU135
 444              		.loc 1 177 13 is_stmt 0 view .LVU136
 445 01b0 013F     		subs	r7, r7, #1
 446              	.LVL50:
 173:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       /* write gN-4(n) into state for next sample processing */
 447              		.loc 1 173 34 view .LVU137
 448 01b2 1034     		adds	r4, r4, #16
 449              	.LVL51:
 175:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 450              		.loc 1 175 11 view .LVU138
 451 01b4 1035     		adds	r5, r5, #16
 452              	.LVL52:
 165:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       /* Process sample for 5th, 9th .. taps */
 453              		.loc 1 165 19 view .LVU139
 454 01b6 C446     		mov	ip, r8
 455              	.LVL53:
 456              	.L3:
 117:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     {
 457              		.loc 1 117 19 is_stmt 1 view .LVU140
 458 01b8 002F     		cmp	r7, #0
 459 01ba 7FF430AF 		bne	.L4
 178:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 179:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     }
 180:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 181:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     fnext = fcurr;
 182:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 183:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     /* If the filter length is not a multiple of 4, compute the remaining filter taps */
 184:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     tapCnt = (numStages - 1U) % 0x4U;
 460              		.loc 1 184 12 is_stmt 0 view .LVU141
 461 01be DDF808A0 		ldr	r10, [sp, #8]
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 51


 462 01c2 DDF80CE0 		ldr	lr, [sp, #12]
 463 01c6 DDF81090 		ldr	r9, [sp, #16]
 181:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 464              		.loc 1 181 5 is_stmt 1 view .LVU142
 465              	.LVL54:
 466              		.loc 1 184 5 view .LVU143
 467              		.loc 1 184 12 is_stmt 0 view .LVU144
 468 01ca 0AF0030A 		and	r10, r10, #3
 469              	.LVL55:
 185:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 186:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     while (tapCnt > 0U)
 470              		.loc 1 186 5 is_stmt 1 view .LVU145
 471 01ce B346     		mov	fp, r6
 472 01d0 5646     		mov	r6, r10
 473              	.LVL56:
 474              		.loc 1 186 5 is_stmt 0 view .LVU146
 475 01d2 CDF808E0 		str	lr, [sp, #8]
 476 01d6 CDF80C90 		str	r9, [sp, #12]
 477              	.LVL57:
 478              		.loc 1 186 11 view .LVU147
 479 01da 36E0     		b	.L5
 480              	.LVL58:
 481              	.L6:
 187:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     {
 188:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       gcurr = *px1++;
 482              		.loc 1 188 7 is_stmt 1 view .LVU148
 483              		.loc 1 188 13 is_stmt 0 view .LVU149
 484 01dc 5CF8047B 		ldr	r7, [ip], #4
 485              	.LVL59:
 189:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       /* Process sample for last taps */
 190:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       fnext = __QSUB(fcurr, (q31_t) (((q63_t) gcurr * (*pk)) >> 31));
 486              		.loc 1 190 7 is_stmt 1 view .LVU150
 487              		.loc 1 190 39 is_stmt 0 view .LVU151
 488 01e0 4FEAE77E 		asr	lr, r7, #31
 489              		.loc 1 190 56 view .LVU152
 490 01e4 5BF8042B 		ldr	r2, [fp], #4
 491              	.LVL60:
 492              		.loc 1 190 56 view .LVU153
 493 01e8 4FEAE27A 		asr	r10, r2, #31
 494              		.loc 1 190 53 view .LVU154
 495 01ec 07FB0AF9 		mul	r9, r7, r10
 496 01f0 02FB0E99 		mla	r9, r2, lr, r9
 497 01f4 A7FB02E8 		umull	lr, r8, r7, r2
 498 01f8 C844     		add	r8, r8, r9
 499              		.loc 1 190 62 view .LVU155
 500 01fa 4FEADE7E 		lsr	lr, lr, #31
 501 01fe 4EEA480E 		orr	lr, lr, r8, lsl #1
 502              	.LVL61:
 503              	.LBB42:
 504              	.LBI42:
2168:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 505              		.loc 2 2168 31 is_stmt 1 view .LVU156
 506              	.LBB43:
2170:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 507              		.loc 2 2170 3 view .LVU157
2172:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 508              		.loc 2 2172 3 view .LVU158
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 52


 509              		.syntax unified
 510              	@ 2172 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 511 0202 8EFAA0F0 		qsub r0, r0, lr
 512              	@ 0 "" 2
 513              	.LVL62:
 514              		.loc 2 2173 3 view .LVU159
 515              		.loc 2 2173 3 is_stmt 0 view .LVU160
 516              		.thumb
 517              		.syntax unified
 518              	.LBE43:
 519              	.LBE42:
 191:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       gnext = __QADD(gcurr, (q31_t) (((q63_t) fnext * (*pk++)) >> 31));
 520              		.loc 1 191 7 is_stmt 1 view .LVU161
 521              		.loc 1 191 39 is_stmt 0 view .LVU162
 522 0206 4FEAE07E 		asr	lr, r0, #31
 523              	.LVL63:
 524              		.loc 1 191 53 view .LVU163
 525 020a 02FB0EFE 		mul	lr, r2, lr
 526 020e 00FB0AEE 		mla	lr, r0, r10, lr
 527 0212 A2FB0028 		umull	r2, r8, r2, r0
 528 0216 F044     		add	r8, r8, lr
 529              		.loc 1 191 64 view .LVU164
 530 0218 D20F     		lsrs	r2, r2, #31
 531 021a 42EA4802 		orr	r2, r2, r8, lsl #1
 532              	.LVL64:
 533              	.LBB44:
 534              	.LBI44:
2160:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 535              		.loc 2 2160 31 is_stmt 1 view .LVU165
 536              	.LBB45:
2162:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 537              		.loc 2 2162 3 view .LVU166
2164:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 538              		.loc 2 2164 3 view .LVU167
 539              		.syntax unified
 540              	@ 2164 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 541 021e 82FA87F2 		qadd r2, r7, r2
 542              	@ 0 "" 2
 543              	.LVL65:
2165:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 544              		.loc 2 2165 3 view .LVU168
2165:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 545              		.loc 2 2165 3 is_stmt 0 view .LVU169
 546              		.thumb
 547              		.syntax unified
 548              	.LBE45:
 549              	.LBE44:
 192:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       /* Output samples for last taps */
 193:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       acc += ((q63_t) gnext * *pv++);
 550              		.loc 1 193 7 is_stmt 1 view .LVU170
 551              		.loc 1 193 15 is_stmt 0 view .LVU171
 552 0222 4FEAE278 		asr	r8, r2, #31
 553              	.LVL66:
 554              		.loc 1 193 31 view .LVU172
 555 0226 54F8047B 		ldr	r7, [r4], #4
 556              	.LVL67:
 557              		.loc 1 193 31 view .LVU173
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 53


 558 022a 4FEAE77E 		asr	lr, r7, #31
 559              		.loc 1 193 29 view .LVU174
 560 022e 02FB0EFE 		mul	lr, r2, lr
 561 0232 07FB08EE 		mla	lr, r7, r8, lr
 562 0236 A2FB0778 		umull	r7, r8, r2, r7
 563 023a C644     		add	lr, lr, r8
 564              		.loc 1 193 11 view .LVU175
 565 023c DF19     		adds	r7, r3, r7
 566 023e 3B46     		mov	r3, r7
 567              	.LVL68:
 568              		.loc 1 193 11 view .LVU176
 569 0240 4EEB0101 		adc	r1, lr, r1
 570              	.LVL69:
 194:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       *px2++ = gnext;
 571              		.loc 1 194 7 is_stmt 1 view .LVU177
 572              		.loc 1 194 14 is_stmt 0 view .LVU178
 573 0244 45F8042B 		str	r2, [r5], #4
 574              	.LVL70:
 195:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       fcurr = fnext;
 575              		.loc 1 195 7 is_stmt 1 view .LVU179
 196:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 197:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       tapCnt--;
 576              		.loc 1 197 7 view .LVU180
 577              		.loc 1 197 13 is_stmt 0 view .LVU181
 578 0248 013E     		subs	r6, r6, #1
 579              	.LVL71:
 580              	.L5:
 186:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     {
 581              		.loc 1 186 19 is_stmt 1 view .LVU182
 582 024a 002E     		cmp	r6, #0
 583 024c C6D1     		bne	.L6
 198:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 199:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     }
 200:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 201:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     /* y(n) += g0(n) * v0 */
 202:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     acc += (q63_t) fnext *(
 584              		.loc 1 202 12 is_stmt 0 view .LVU183
 585 024e DDF808E0 		ldr	lr, [sp, #8]
 586 0252 DDF80C90 		ldr	r9, [sp, #12]
 587              		.loc 1 202 5 is_stmt 1 view .LVU184
 588              		.loc 1 202 12 is_stmt 0 view .LVU185
 589 0256 C617     		asrs	r6, r0, #31
 590              	.LVL72:
 203:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****   *pv++);
 591              		.loc 1 203 3 view .LVU186
 592 0258 2268     		ldr	r2, [r4]
 593 025a D417     		asrs	r4, r2, #31
 594              	.LVL73:
 202:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****   *pv++);
 595              		.loc 1 202 26 view .LVU187
 596 025c 00FB04F4 		mul	r4, r0, r4
 597 0260 02FB0644 		mla	r4, r2, r6, r4
 598 0264 A0FB0262 		umull	r6, r2, r0, r2
 599 0268 2244     		add	r2, r2, r4
 202:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****   *pv++);
 600              		.loc 1 202 9 view .LVU188
 601 026a 9B19     		adds	r3, r3, r6
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 54


 602              	.LVL74:
 202:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****   *pv++);
 603              		.loc 1 202 9 view .LVU189
 604 026c 42EB0102 		adc	r2, r2, r1
 605              	.LVL75:
 204:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 205:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     *px2++ = fnext;
 606              		.loc 1 205 5 is_stmt 1 view .LVU190
 607              		.loc 1 205 12 is_stmt 0 view .LVU191
 608 0270 2860     		str	r0, [r5]
 206:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 207:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     /* write out into pDst */
 208:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     *pDst++ = (q31_t) (acc >> 31U);
 609              		.loc 1 208 5 is_stmt 1 view .LVU192
 610              		.loc 1 208 28 is_stmt 0 view .LVU193
 611 0272 DB0F     		lsrs	r3, r3, #31
 612              	.LVL76:
 613              		.loc 1 208 28 view .LVU194
 614 0274 43EA4203 		orr	r3, r3, r2, lsl #1
 615              		.loc 1 208 10 view .LVU195
 616 0278 019A     		ldr	r2, [sp, #4]
 617              	.LVL77:
 618              		.loc 1 208 13 view .LVU196
 619 027a 42F8043B 		str	r3, [r2], #4
 620              	.LVL78:
 209:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 210:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     /* Advance the state pointer by 4 to process the next group of 4 samples */
 211:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     pState = pState + 1U;
 621              		.loc 1 211 5 is_stmt 1 view .LVU197
 212:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     blkCnt--;
 622              		.loc 1 212 5 view .LVU198
 623              		.loc 1 212 11 is_stmt 0 view .LVU199
 624 027e 009B     		ldr	r3, [sp]
 625 0280 013B     		subs	r3, r3, #1
 626 0282 0093     		str	r3, [sp]
 627              	.LVL79:
 211:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     blkCnt--;
 628              		.loc 1 211 12 view .LVU200
 629 0284 CC46     		mov	ip, r9
 630              	.LVL80:
 208:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 631              		.loc 1 208 10 view .LVU201
 632 0286 0192     		str	r2, [sp, #4]
 633              	.LVL81:
 634              	.L2:
  82:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****   {
 635              		.loc 1 82 17 is_stmt 1 view .LVU202
 636 0288 009B     		ldr	r3, [sp]
 637 028a 002B     		cmp	r3, #0
 638 028c 40D0     		beq	.L13
  86:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 639              		.loc 1 86 5 view .LVU203
 640              	.LVL82:
  86:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 641              		.loc 1 86 11 is_stmt 0 view .LVU204
 642 028e 5EF8040B 		ldr	r0, [lr], #4
 643              	.LVL83:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 55


  89:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     /* Initialize state write pointer */
 644              		.loc 1 89 5 is_stmt 1 view .LVU205
  91:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     /* Set accumulator to zero */
 645              		.loc 1 91 5 view .LVU206
  93:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     /* Initialize Ladder coeff pointer */
 646              		.loc 1 93 5 view .LVU207
  95:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     /* Initialize Reflection coeff pointer */
 647              		.loc 1 95 5 view .LVU208
  95:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     /* Initialize Reflection coeff pointer */
 648              		.loc 1 95 8 is_stmt 0 view .LVU209
 649 0292 069B     		ldr	r3, [sp, #24]
 650 0294 DC68     		ldr	r4, [r3, #12]
 651              	.LVL84:
  97:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 652              		.loc 1 97 5 is_stmt 1 view .LVU210
 101:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     /* fN-1(n) = fN(n) - kN * gN-1(n-1) */
 653              		.loc 1 101 5 view .LVU211
 101:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     /* fN-1(n) = fN(n) - kN * gN-1(n-1) */
 654              		.loc 1 101 17 is_stmt 0 view .LVU212
 655 0296 E146     		mov	r9, ip
 656              	.LVL85:
 101:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     /* fN-1(n) = fN(n) - kN * gN-1(n-1) */
 657              		.loc 1 101 11 view .LVU213
 658 0298 59F8042B 		ldr	r2, [r9], #4
 659              	.LVL86:
 103:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     /* gN(n) = kN * fN-1(n) + gN-1(n-1) */
 660              		.loc 1 103 5 is_stmt 1 view .LVU214
 103:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     /* gN(n) = kN * fN-1(n) + gN-1(n-1) */
 661              		.loc 1 103 37 is_stmt 0 view .LVU215
 662 029c D117     		asrs	r1, r2, #31
 103:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     /* gN(n) = kN * fN-1(n) + gN-1(n-1) */
 663              		.loc 1 103 54 view .LVU216
 664 029e 9E68     		ldr	r6, [r3, #8]
 665 02a0 56F8043B 		ldr	r3, [r6], #4
 666              	.LVL87:
 103:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     /* gN(n) = kN * fN-1(n) + gN-1(n-1) */
 667              		.loc 1 103 54 view .LVU217
 668 02a4 4FEAE37A 		asr	r10, r3, #31
 103:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     /* gN(n) = kN * fN-1(n) + gN-1(n-1) */
 669              		.loc 1 103 51 view .LVU218
 670 02a8 02FB0AF7 		mul	r7, r2, r10
 671 02ac 03FB0177 		mla	r7, r3, r1, r7
 672 02b0 A2FB0315 		umull	r1, r5, r2, r3
 673 02b4 3D44     		add	r5, r5, r7
 103:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     /* gN(n) = kN * fN-1(n) + gN-1(n-1) */
 674              		.loc 1 103 60 view .LVU219
 675 02b6 C90F     		lsrs	r1, r1, #31
 676 02b8 41EA4501 		orr	r1, r1, r5, lsl #1
 677              	.LVL88:
 678              	.LBB46:
 679              	.LBI46:
2168:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 680              		.loc 2 2168 31 is_stmt 1 view .LVU220
 681              	.LBB47:
2170:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 682              		.loc 2 2170 3 view .LVU221
2172:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 56


 683              		.loc 2 2172 3 view .LVU222
 684              		.syntax unified
 685              	@ 2172 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 686 02bc 81FAA0F0 		qsub r0, r0, r1
 687              	@ 0 "" 2
 688              	.LVL89:
 689              		.loc 2 2173 3 view .LVU223
 690              		.loc 2 2173 3 is_stmt 0 view .LVU224
 691              		.thumb
 692              		.syntax unified
 693              	.LBE47:
 694              	.LBE46:
 105:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     /* write gN-1(n-1) into state for next sample processing */
 695              		.loc 1 105 5 is_stmt 1 view .LVU225
 105:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     /* write gN-1(n-1) into state for next sample processing */
 696              		.loc 1 105 37 is_stmt 0 view .LVU226
 697 02c0 C117     		asrs	r1, r0, #31
 698              	.LVL90:
 105:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     /* write gN-1(n-1) into state for next sample processing */
 699              		.loc 1 105 51 view .LVU227
 700 02c2 03FB01F1 		mul	r1, r3, r1
 701 02c6 00FB0A11 		mla	r1, r0, r10, r1
 702 02ca A3FB0035 		umull	r3, r5, r3, r0
 703 02ce 0D44     		add	r5, r5, r1
 105:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     /* write gN-1(n-1) into state for next sample processing */
 704              		.loc 1 105 62 view .LVU228
 705 02d0 DB0F     		lsrs	r3, r3, #31
 706 02d2 43EA4503 		orr	r3, r3, r5, lsl #1
 707              	.LVL91:
 708              	.LBB48:
 709              	.LBI48:
2160:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 710              		.loc 2 2160 31 is_stmt 1 view .LVU229
 711              	.LBB49:
2162:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 712              		.loc 2 2162 3 view .LVU230
2164:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 713              		.loc 2 2164 3 view .LVU231
 714              		.syntax unified
 715              	@ 2164 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 716 02d6 83FA82F1 		qadd r1, r2, r3
 717              	@ 0 "" 2
 718              	.LVL92:
2165:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 719              		.loc 2 2165 3 view .LVU232
2165:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 720              		.loc 2 2165 3 is_stmt 0 view .LVU233
 721              		.thumb
 722              		.syntax unified
 723              	.LBE49:
 724              	.LBE48:
 107:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     /* y(n) += gN(n) * vN  */
 725              		.loc 1 107 5 is_stmt 1 view .LVU234
 107:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     /* y(n) += gN(n) * vN  */
 726              		.loc 1 107 12 is_stmt 0 view .LVU235
 727 02da CCF80010 		str	r1, [ip]
 728              	.LVL93:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 57


 109:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 729              		.loc 1 109 5 is_stmt 1 view .LVU236
 109:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 730              		.loc 1 109 13 is_stmt 0 view .LVU237
 731 02de CD17     		asrs	r5, r1, #31
 732              	.LVL94:
 109:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 733              		.loc 1 109 29 view .LVU238
 734 02e0 54F8043B 		ldr	r3, [r4], #4
 735              	.LVL95:
 109:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 736              		.loc 1 109 29 view .LVU239
 737 02e4 DA17     		asrs	r2, r3, #31
 738              	.LVL96:
 109:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 739              		.loc 1 109 27 view .LVU240
 740 02e6 01FB02F2 		mul	r2, r1, r2
 741 02ea 03FB0522 		mla	r2, r3, r5, r2
 742 02ee A1FB0331 		umull	r3, r1, r1, r3
 743              	.LVL97:
 109:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 744              		.loc 1 109 27 view .LVU241
 745 02f2 1144     		add	r1, r1, r2
 746              	.LVL98:
 112:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 747              		.loc 1 112 5 is_stmt 1 view .LVU242
 115:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 748              		.loc 1 115 5 view .LVU243
 115:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 749              		.loc 1 115 25 is_stmt 0 view .LVU244
 750 02f4 059A     		ldr	r2, [sp, #20]
 751 02f6 02F1FF3A 		add	r10, r2, #-1
 115:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 752              		.loc 1 115 12 view .LVU245
 753 02fa 4FEA9A07 		lsr	r7, r10, #2
 754              	.LVL99:
 117:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     {
 755              		.loc 1 117 5 is_stmt 1 view .LVU246
 107:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     /* y(n) += gN(n) * vN  */
 756              		.loc 1 107 9 is_stmt 0 view .LVU247
 757 02fe 4D46     		mov	r5, r9
 101:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     /* fN-1(n) = fN(n) - kN * gN-1(n-1) */
 758              		.loc 1 101 17 view .LVU248
 759 0300 CC46     		mov	ip, r9
 760              	.LVL100:
 101:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     /* fN-1(n) = fN(n) - kN * gN-1(n-1) */
 761              		.loc 1 101 17 view .LVU249
 762 0302 CDF808A0 		str	r10, [sp, #8]
 763 0306 CDF80CE0 		str	lr, [sp, #12]
 764 030a CDF81090 		str	r9, [sp, #16]
 117:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     {
 765              		.loc 1 117 11 view .LVU250
 766 030e 53E7     		b	.L3
 767              	.LVL101:
 768              	.L13:
 213:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 214:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****   }
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 58


 215:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 216:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****   /* Processing is complete. Now copy last S->numStages samples to start of the buffer
 217:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****      for the preperation of next frame process */
 218:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 219:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****   /* Points to the start of the state buffer */
 220:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****   pStateCurnt = &S->pState[0];
 769              		.loc 1 220 15 view .LVU251
 770 0310 DDF81890 		ldr	r9, [sp, #24]
 771 0314 079A     		ldr	r2, [sp, #28]
 772              		.loc 1 220 3 is_stmt 1 view .LVU252
 773              		.loc 1 220 15 is_stmt 0 view .LVU253
 774 0316 D9F80430 		ldr	r3, [r9, #4]
 775              	.LVL102:
 221:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****   pState = &S->pState[blockSize];
 776              		.loc 1 221 3 is_stmt 1 view .LVU254
 777              		.loc 1 221 10 is_stmt 0 view .LVU255
 778 031a 03EB8202 		add	r2, r3, r2, lsl #2
 779              	.LVL103:
 222:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 223:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****   tapCnt = numStages >> 2U;
 780              		.loc 1 223 3 is_stmt 1 view .LVU256
 781              		.loc 1 223 10 is_stmt 0 view .LVU257
 782 031e 0599     		ldr	r1, [sp, #20]
 783 0320 8908     		lsrs	r1, r1, #2
 784              	.LVL104:
 224:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 225:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****   /* copy data */
 226:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****   while (tapCnt > 0U)
 785              		.loc 1 226 3 is_stmt 1 view .LVU258
 786              		.loc 1 226 9 is_stmt 0 view .LVU259
 787 0322 0AE0     		b	.L8
 788              	.L9:
 227:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****   {
 228:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     *pStateCurnt++ = *pState++;
 789              		.loc 1 228 5 is_stmt 1 view .LVU260
 790              	.LVL105:
 791              		.loc 1 228 22 is_stmt 0 view .LVU261
 792 0324 1068     		ldr	r0, [r2]
 793              		.loc 1 228 20 view .LVU262
 794 0326 1860     		str	r0, [r3]
 229:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     *pStateCurnt++ = *pState++;
 795              		.loc 1 229 5 is_stmt 1 view .LVU263
 796              	.LVL106:
 797              		.loc 1 229 22 is_stmt 0 view .LVU264
 798 0328 5068     		ldr	r0, [r2, #4]
 799              		.loc 1 229 20 view .LVU265
 800 032a 5860     		str	r0, [r3, #4]
 230:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     *pStateCurnt++ = *pState++;
 801              		.loc 1 230 5 is_stmt 1 view .LVU266
 802              	.LVL107:
 803              		.loc 1 230 22 is_stmt 0 view .LVU267
 804 032c 9068     		ldr	r0, [r2, #8]
 805              		.loc 1 230 20 view .LVU268
 806 032e 9860     		str	r0, [r3, #8]
 231:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     *pStateCurnt++ = *pState++;
 807              		.loc 1 231 5 is_stmt 1 view .LVU269
 808              	.LVL108:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 59


 809              		.loc 1 231 22 is_stmt 0 view .LVU270
 810 0330 D068     		ldr	r0, [r2, #12]
 811              		.loc 1 231 20 view .LVU271
 812 0332 D860     		str	r0, [r3, #12]
 232:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 233:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     /* Decrement the loop counter */
 234:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     tapCnt--;
 813              		.loc 1 234 5 is_stmt 1 view .LVU272
 814              		.loc 1 234 11 is_stmt 0 view .LVU273
 815 0334 0139     		subs	r1, r1, #1
 816              	.LVL109:
 231:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     *pStateCurnt++ = *pState++;
 817              		.loc 1 231 17 view .LVU274
 818 0336 1033     		adds	r3, r3, #16
 819              	.LVL110:
 231:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     *pStateCurnt++ = *pState++;
 820              		.loc 1 231 29 view .LVU275
 821 0338 1032     		adds	r2, r2, #16
 822              	.LVL111:
 823              	.L8:
 226:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****   {
 824              		.loc 1 226 17 is_stmt 1 view .LVU276
 825 033a 0029     		cmp	r1, #0
 826 033c F2D1     		bne	.L9
 235:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 236:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****   }
 237:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 238:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****   /* Calculate remaining number of copies */
 239:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****   tapCnt = (numStages) % 0x4U;
 827              		.loc 1 239 3 view .LVU277
 828              		.loc 1 239 10 is_stmt 0 view .LVU278
 829 033e 0599     		ldr	r1, [sp, #20]
 830              	.LVL112:
 831              		.loc 1 239 10 view .LVU279
 832 0340 01F00301 		and	r1, r1, #3
 833              	.LVL113:
 240:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 241:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****   /* Copy the remaining q31_t data */
 242:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****   while (tapCnt > 0U)
 834              		.loc 1 242 3 is_stmt 1 view .LVU280
 835              		.loc 1 242 9 is_stmt 0 view .LVU281
 836 0344 04E0     		b	.L10
 837              	.L11:
 243:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****   {
 244:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     *pStateCurnt++ = *pState++;
 838              		.loc 1 244 5 is_stmt 1 view .LVU282
 839              	.LVL114:
 840              		.loc 1 244 22 is_stmt 0 view .LVU283
 841 0346 52F8040B 		ldr	r0, [r2], #4
 842              	.LVL115:
 843              		.loc 1 244 20 view .LVU284
 844 034a 43F8040B 		str	r0, [r3], #4
 845              	.LVL116:
 245:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 246:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     /* Decrement the loop counter */
 247:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     tapCnt--;
 846              		.loc 1 247 5 is_stmt 1 view .LVU285
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 60


 847              		.loc 1 247 11 is_stmt 0 view .LVU286
 848 034e 0139     		subs	r1, r1, #1
 849              	.LVL117:
 850              	.L10:
 242:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****   {
 851              		.loc 1 242 17 is_stmt 1 view .LVU287
 852 0350 0029     		cmp	r1, #0
 853 0352 F8D1     		bne	.L11
 248:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****   };
 249:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 250:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** #else
 251:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 252:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****   /* Run the below code for Cortex-M0 */
 253:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****   /* Sample processing */
 254:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****   while (blkCnt > 0U)
 255:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****   {
 256:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     /* Read Sample from input buffer */
 257:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     /* fN(n) = x(n) */
 258:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     fcurr = *pSrc++;
 259:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 260:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     /* Initialize state read pointer */
 261:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     px1 = pState;
 262:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     /* Initialize state write pointer */
 263:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     px2 = pState;
 264:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     /* Set accumulator to zero */
 265:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     acc = 0;
 266:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     /* Initialize Ladder coeff pointer */
 267:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     pv = &S->pvCoeffs[0];
 268:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     /* Initialize Reflection coeff pointer */
 269:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     pk = &S->pkCoeffs[0];
 270:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 271:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     tapCnt = numStages;
 272:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 273:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     while (tapCnt > 0U)
 274:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     {
 275:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       gcurr = *px1++;
 276:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       /* Process sample */
 277:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       /* fN-1(n) = fN(n) - kN * gN-1(n-1) */
 278:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       fnext =
 279:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****         clip_q63_to_q31(((q63_t) fcurr -
 280:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****                          ((q31_t) (((q63_t) gcurr * (*pk)) >> 31))));
 281:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       /* gN(n) = kN * fN-1(n) + gN-1(n-1) */
 282:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       gnext =
 283:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****         clip_q63_to_q31(((q63_t) gcurr +
 284:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****                          ((q31_t) (((q63_t) fnext * (*pk++)) >> 31))));
 285:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       /* Output samples */
 286:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       /* y(n) += gN(n) * vN  */
 287:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       acc += ((q63_t) gnext * *pv++);
 288:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       /* write gN-1(n-1) into state for next sample processing */
 289:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       *px2++ = gnext;
 290:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       /* Update f values for next coefficient processing */
 291:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       fcurr = fnext;
 292:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 293:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****       tapCnt--;
 294:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     }
 295:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 296:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     /* y(n) += g0(n) * v0 */
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 61


 297:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     acc += (q63_t) fnext *(
 298:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****   *pv++);
 299:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 300:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     *px2++ = fnext;
 301:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 302:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     /* write out into pDst */
 303:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     *pDst++ = (q31_t) (acc >> 31U);
 304:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 305:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     /* Advance the state pointer by 1 to process the next group of samples */
 306:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     pState = pState + 1U;
 307:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     blkCnt--;
 308:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 309:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****   }
 310:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 311:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****   /* Processing is complete. Now copy last S->numStages samples to start of the buffer
 312:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****      for the preperation of next frame process */
 313:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 314:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****   /* Points to the start of the state buffer */
 315:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****   pStateCurnt = &S->pState[0];
 316:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****   pState = &S->pState[blockSize];
 317:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 318:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****   tapCnt = numStages;
 319:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 320:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****   /* Copy the remaining q31_t data */
 321:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****   while (tapCnt > 0U)
 322:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****   {
 323:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     *pStateCurnt++ = *pState++;
 324:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 325:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     /* Decrement the loop counter */
 326:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****     tapCnt--;
 327:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c ****   }
 328:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 329:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** #endif /*   #if defined (ARM_MATH_DSP) */
 330:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** 
 331:DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c **** }
 854              		.loc 1 331 1 is_stmt 0 view .LVU288
 855 0354 09B0     		add	sp, sp, #36
 856              	.LCFI2:
 857              		.cfi_def_cfa_offset 36
 858              	.LVL118:
 859              		.loc 1 331 1 view .LVU289
 860              		@ sp needed
 861 0356 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 862              		.loc 1 331 1 view .LVU290
 863              		.cfi_endproc
 864              	.LFE139:
 866              		.text
 867              	.Letext0:
 868              		.file 3 "/Users/luban/.local/xPacks/arm-none-eabi-gcc/xpack-arm-none-eabi-gcc-13.2.1-1.1/arm-none-
 869              		.file 4 "/Users/luban/.local/xPacks/arm-none-eabi-gcc/xpack-arm-none-eabi-gcc-13.2.1-1.1/arm-none-
 870              		.file 5 "DSP/Inc/arm_math.h"
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s 			page 62


DEFINED SYMBOLS
                            *ABS*:00000000 arm_iir_lattice_q31.c
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s:21     .text.arm_iir_lattice_q31:00000000 $t
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccFjLalW.s:27     .text.arm_iir_lattice_q31:00000000 arm_iir_lattice_q31

NO UNDEFINED SYMBOLS
