--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml fpga_main.twx fpga_main.ncd -o fpga_main.twr fpga_main.pcf
-ucf ports.ucf

Design file:              fpga_main.ncd
Physical constraint file: fpga_main.pcf
Device,package,speed:     xc3s100e,tq144,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
BTN<3>      |    2.225(R)|   -0.412(R)|Clk_BUFGP         |   0.000|
HallA<0>    |    5.768(R)|    0.265(R)|Clk_BUFGP         |   0.000|
HallA<1>    |    5.650(R)|    0.512(R)|Clk_BUFGP         |   0.000|
HallA<2>    |    1.558(R)|    0.308(R)|Clk_BUFGP         |   0.000|
HallB<0>    |    5.283(R)|    0.400(R)|Clk_BUFGP         |   0.000|
HallB<1>    |    4.945(R)|    0.753(R)|Clk_BUFGP         |   0.000|
HallB<2>    |    2.035(R)|    0.177(R)|Clk_BUFGP         |   0.000|
SW<0>       |    5.317(R)|   -1.788(R)|Clk_BUFGP         |   0.000|
SW<1>       |    5.077(R)|   -1.777(R)|Clk_BUFGP         |   0.000|
SW<2>       |    4.313(R)|   -1.509(R)|Clk_BUFGP         |   0.000|
SW<3>       |    4.682(R)|   -1.165(R)|Clk_BUFGP         |   0.000|
SW<4>       |    4.176(R)|   -1.439(R)|Clk_BUFGP         |   0.000|
SW<5>       |    4.561(R)|   -1.756(R)|Clk_BUFGP         |   0.000|
SW<6>       |    6.701(R)|   -2.152(R)|Clk_BUFGP         |   0.000|
SW<7>       |    4.242(R)|   -1.493(R)|Clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
AN<0>       |    8.812(R)|Clk_BUFGP         |   0.000|
AN<1>       |    8.848(R)|Clk_BUFGP         |   0.000|
AN<2>       |    8.808(R)|Clk_BUFGP         |   0.000|
AN<3>       |    9.581(R)|Clk_BUFGP         |   0.000|
MotorA<0>   |   16.113(R)|Clk_BUFGP         |   0.000|
MotorA<1>   |   16.913(R)|Clk_BUFGP         |   0.000|
MotorA<2>   |   10.854(R)|Clk_BUFGP         |   0.000|
MotorB<0>   |   17.242(R)|Clk_BUFGP         |   0.000|
MotorB<1>   |   17.951(R)|Clk_BUFGP         |   0.000|
MotorB<2>   |   10.379(R)|Clk_BUFGP         |   0.000|
Seg<0>      |   15.831(R)|Clk_BUFGP         |   0.000|
Seg<1>      |   15.797(R)|Clk_BUFGP         |   0.000|
Seg<2>      |   15.667(R)|Clk_BUFGP         |   0.000|
Seg<3>      |   15.528(R)|Clk_BUFGP         |   0.000|
Seg<4>      |   15.391(R)|Clk_BUFGP         |   0.000|
Seg<5>      |   15.794(R)|Clk_BUFGP         |   0.000|
Seg<6>      |   15.965(R)|Clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    9.775|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
BTN<0>         |MotorA<0>      |    8.387|
BTN<0>         |MotorA<1>      |    8.334|
BTN<0>         |MotorA<2>      |    7.344|
BTN<0>         |MotorB<0>      |    8.992|
BTN<0>         |MotorB<1>      |    9.492|
BTN<0>         |MotorB<2>      |    8.367|
BTN<1>         |MotorA<0>      |    8.331|
BTN<1>         |MotorA<1>      |    9.050|
BTN<1>         |MotorA<2>      |    7.896|
BTN<1>         |MotorB<0>      |    8.814|
BTN<1>         |MotorB<1>      |    9.357|
BTN<1>         |MotorB<2>      |    8.343|
BTN<2>         |Seg<0>         |   10.489|
BTN<2>         |Seg<1>         |   10.455|
BTN<2>         |Seg<2>         |   10.325|
BTN<2>         |Seg<3>         |   10.186|
BTN<2>         |Seg<4>         |   10.049|
BTN<2>         |Seg<5>         |   10.452|
BTN<2>         |Seg<6>         |   10.623|
SW<0>          |MotorA<0>      |   10.956|
SW<0>          |MotorA<1>      |   11.756|
SW<0>          |MotorB<0>      |   13.041|
SW<0>          |MotorB<1>      |   13.748|
SW<1>          |MotorA<0>      |   11.044|
SW<1>          |MotorA<1>      |   11.844|
SW<1>          |MotorB<0>      |   12.801|
SW<1>          |MotorB<1>      |   13.508|
SW<2>          |MotorA<0>      |   10.608|
SW<2>          |MotorA<1>      |   11.408|
SW<2>          |MotorB<0>      |   12.037|
SW<2>          |MotorB<1>      |   12.744|
SW<3>          |MotorA<0>      |   10.278|
SW<3>          |MotorA<1>      |   11.078|
SW<3>          |MotorB<0>      |   12.406|
SW<3>          |MotorB<1>      |   13.113|
SW<4>          |MotorA<0>      |   10.714|
SW<4>          |MotorA<1>      |   11.514|
SW<4>          |MotorB<0>      |   11.398|
SW<4>          |MotorB<1>      |   12.105|
SW<5>          |MotorA<0>      |   11.099|
SW<5>          |MotorA<1>      |   11.899|
SW<5>          |MotorB<0>      |   11.894|
SW<5>          |MotorB<1>      |   12.601|
SW<6>          |MotorA<0>      |   13.239|
SW<6>          |MotorA<1>      |   14.039|
SW<6>          |MotorB<0>      |   13.948|
SW<6>          |MotorB<1>      |   14.655|
SW<7>          |MotorA<0>      |   10.780|
SW<7>          |MotorA<1>      |   11.580|
SW<7>          |MotorB<0>      |   11.565|
SW<7>          |MotorB<1>      |   12.272|
---------------+---------------+---------+


Analysis completed Tue Apr 01 07:31:07 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 164 MB



