
LoRaWAN_End_Node.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001a890  08000138  08000138  00010138  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e80  0801a9c8  0801a9c8  0002a9c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801b848  0801b848  000301c8  2**0
                  CONTENTS
  4 .ARM          00000008  0801b848  0801b848  0002b848  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801b850  0801b850  000301c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801b850  0801b850  0002b850  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801b854  0801b854  0002b854  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001c8  20000000  0801b858  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000016b4  200001c8  0801ba20  000301c8  2**2
                  ALLOC
 10 ._user_heap_stack 00000a04  2000187c  0801ba20  0003187c  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  000301c8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0005f184  00000000  00000000  000301f2  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000a11a  00000000  00000000  0008f376  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00003110  00000000  00000000  00099490  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002d30  00000000  00000000  0009c5a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002b0d0  00000000  00000000  0009f2d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0002c6fc  00000000  00000000  000ca3a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000e3724  00000000  00000000  000f6a9c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001da1c0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000c984  00000000  00000000  001da23c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000138 <__do_global_dtors_aux>:
 8000138:	b510      	push	{r4, lr}
 800013a:	4c05      	ldr	r4, [pc, #20]	; (8000150 <__do_global_dtors_aux+0x18>)
 800013c:	7823      	ldrb	r3, [r4, #0]
 800013e:	b933      	cbnz	r3, 800014e <__do_global_dtors_aux+0x16>
 8000140:	4b04      	ldr	r3, [pc, #16]	; (8000154 <__do_global_dtors_aux+0x1c>)
 8000142:	b113      	cbz	r3, 800014a <__do_global_dtors_aux+0x12>
 8000144:	4804      	ldr	r0, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x20>)
 8000146:	f3af 8000 	nop.w
 800014a:	2301      	movs	r3, #1
 800014c:	7023      	strb	r3, [r4, #0]
 800014e:	bd10      	pop	{r4, pc}
 8000150:	200001c8 	.word	0x200001c8
 8000154:	00000000 	.word	0x00000000
 8000158:	0801a9b0 	.word	0x0801a9b0

0800015c <frame_dummy>:
 800015c:	b508      	push	{r3, lr}
 800015e:	4b03      	ldr	r3, [pc, #12]	; (800016c <frame_dummy+0x10>)
 8000160:	b11b      	cbz	r3, 800016a <frame_dummy+0xe>
 8000162:	4903      	ldr	r1, [pc, #12]	; (8000170 <frame_dummy+0x14>)
 8000164:	4803      	ldr	r0, [pc, #12]	; (8000174 <frame_dummy+0x18>)
 8000166:	f3af 8000 	nop.w
 800016a:	bd08      	pop	{r3, pc}
 800016c:	00000000 	.word	0x00000000
 8000170:	200001cc 	.word	0x200001cc
 8000174:	0801a9b0 	.word	0x0801a9b0

08000178 <strlen>:
 8000178:	4603      	mov	r3, r0
 800017a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800017e:	2a00      	cmp	r2, #0
 8000180:	d1fb      	bne.n	800017a <strlen+0x2>
 8000182:	1a18      	subs	r0, r3, r0
 8000184:	3801      	subs	r0, #1
 8000186:	4770      	bx	lr

08000188 <__aeabi_drsub>:
 8000188:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800018c:	e002      	b.n	8000194 <__adddf3>
 800018e:	bf00      	nop

08000190 <__aeabi_dsub>:
 8000190:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000194 <__adddf3>:
 8000194:	b530      	push	{r4, r5, lr}
 8000196:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800019a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800019e:	ea94 0f05 	teq	r4, r5
 80001a2:	bf08      	it	eq
 80001a4:	ea90 0f02 	teqeq	r0, r2
 80001a8:	bf1f      	itttt	ne
 80001aa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ae:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001b2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001b6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001ba:	f000 80e2 	beq.w	8000382 <__adddf3+0x1ee>
 80001be:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001c2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001c6:	bfb8      	it	lt
 80001c8:	426d      	neglt	r5, r5
 80001ca:	dd0c      	ble.n	80001e6 <__adddf3+0x52>
 80001cc:	442c      	add	r4, r5
 80001ce:	ea80 0202 	eor.w	r2, r0, r2
 80001d2:	ea81 0303 	eor.w	r3, r1, r3
 80001d6:	ea82 0000 	eor.w	r0, r2, r0
 80001da:	ea83 0101 	eor.w	r1, r3, r1
 80001de:	ea80 0202 	eor.w	r2, r0, r2
 80001e2:	ea81 0303 	eor.w	r3, r1, r3
 80001e6:	2d36      	cmp	r5, #54	; 0x36
 80001e8:	bf88      	it	hi
 80001ea:	bd30      	pophi	{r4, r5, pc}
 80001ec:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001f0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001f4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001f8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x70>
 80001fe:	4240      	negs	r0, r0
 8000200:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000204:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000208:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800020c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000210:	d002      	beq.n	8000218 <__adddf3+0x84>
 8000212:	4252      	negs	r2, r2
 8000214:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000218:	ea94 0f05 	teq	r4, r5
 800021c:	f000 80a7 	beq.w	800036e <__adddf3+0x1da>
 8000220:	f1a4 0401 	sub.w	r4, r4, #1
 8000224:	f1d5 0e20 	rsbs	lr, r5, #32
 8000228:	db0d      	blt.n	8000246 <__adddf3+0xb2>
 800022a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800022e:	fa22 f205 	lsr.w	r2, r2, r5
 8000232:	1880      	adds	r0, r0, r2
 8000234:	f141 0100 	adc.w	r1, r1, #0
 8000238:	fa03 f20e 	lsl.w	r2, r3, lr
 800023c:	1880      	adds	r0, r0, r2
 800023e:	fa43 f305 	asr.w	r3, r3, r5
 8000242:	4159      	adcs	r1, r3
 8000244:	e00e      	b.n	8000264 <__adddf3+0xd0>
 8000246:	f1a5 0520 	sub.w	r5, r5, #32
 800024a:	f10e 0e20 	add.w	lr, lr, #32
 800024e:	2a01      	cmp	r2, #1
 8000250:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000254:	bf28      	it	cs
 8000256:	f04c 0c02 	orrcs.w	ip, ip, #2
 800025a:	fa43 f305 	asr.w	r3, r3, r5
 800025e:	18c0      	adds	r0, r0, r3
 8000260:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000264:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000268:	d507      	bpl.n	800027a <__adddf3+0xe6>
 800026a:	f04f 0e00 	mov.w	lr, #0
 800026e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000272:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000276:	eb6e 0101 	sbc.w	r1, lr, r1
 800027a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800027e:	d31b      	bcc.n	80002b8 <__adddf3+0x124>
 8000280:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000284:	d30c      	bcc.n	80002a0 <__adddf3+0x10c>
 8000286:	0849      	lsrs	r1, r1, #1
 8000288:	ea5f 0030 	movs.w	r0, r0, rrx
 800028c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000290:	f104 0401 	add.w	r4, r4, #1
 8000294:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000298:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800029c:	f080 809a 	bcs.w	80003d4 <__adddf3+0x240>
 80002a0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002a4:	bf08      	it	eq
 80002a6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002aa:	f150 0000 	adcs.w	r0, r0, #0
 80002ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002b2:	ea41 0105 	orr.w	r1, r1, r5
 80002b6:	bd30      	pop	{r4, r5, pc}
 80002b8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002bc:	4140      	adcs	r0, r0
 80002be:	eb41 0101 	adc.w	r1, r1, r1
 80002c2:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80002c6:	f1a4 0401 	sub.w	r4, r4, #1
 80002ca:	d1e9      	bne.n	80002a0 <__adddf3+0x10c>
 80002cc:	f091 0f00 	teq	r1, #0
 80002d0:	bf04      	itt	eq
 80002d2:	4601      	moveq	r1, r0
 80002d4:	2000      	moveq	r0, #0
 80002d6:	fab1 f381 	clz	r3, r1
 80002da:	bf08      	it	eq
 80002dc:	3320      	addeq	r3, #32
 80002de:	f1a3 030b 	sub.w	r3, r3, #11
 80002e2:	f1b3 0220 	subs.w	r2, r3, #32
 80002e6:	da0c      	bge.n	8000302 <__adddf3+0x16e>
 80002e8:	320c      	adds	r2, #12
 80002ea:	dd08      	ble.n	80002fe <__adddf3+0x16a>
 80002ec:	f102 0c14 	add.w	ip, r2, #20
 80002f0:	f1c2 020c 	rsb	r2, r2, #12
 80002f4:	fa01 f00c 	lsl.w	r0, r1, ip
 80002f8:	fa21 f102 	lsr.w	r1, r1, r2
 80002fc:	e00c      	b.n	8000318 <__adddf3+0x184>
 80002fe:	f102 0214 	add.w	r2, r2, #20
 8000302:	bfd8      	it	le
 8000304:	f1c2 0c20 	rsble	ip, r2, #32
 8000308:	fa01 f102 	lsl.w	r1, r1, r2
 800030c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000310:	bfdc      	itt	le
 8000312:	ea41 010c 	orrle.w	r1, r1, ip
 8000316:	4090      	lslle	r0, r2
 8000318:	1ae4      	subs	r4, r4, r3
 800031a:	bfa2      	ittt	ge
 800031c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000320:	4329      	orrge	r1, r5
 8000322:	bd30      	popge	{r4, r5, pc}
 8000324:	ea6f 0404 	mvn.w	r4, r4
 8000328:	3c1f      	subs	r4, #31
 800032a:	da1c      	bge.n	8000366 <__adddf3+0x1d2>
 800032c:	340c      	adds	r4, #12
 800032e:	dc0e      	bgt.n	800034e <__adddf3+0x1ba>
 8000330:	f104 0414 	add.w	r4, r4, #20
 8000334:	f1c4 0220 	rsb	r2, r4, #32
 8000338:	fa20 f004 	lsr.w	r0, r0, r4
 800033c:	fa01 f302 	lsl.w	r3, r1, r2
 8000340:	ea40 0003 	orr.w	r0, r0, r3
 8000344:	fa21 f304 	lsr.w	r3, r1, r4
 8000348:	ea45 0103 	orr.w	r1, r5, r3
 800034c:	bd30      	pop	{r4, r5, pc}
 800034e:	f1c4 040c 	rsb	r4, r4, #12
 8000352:	f1c4 0220 	rsb	r2, r4, #32
 8000356:	fa20 f002 	lsr.w	r0, r0, r2
 800035a:	fa01 f304 	lsl.w	r3, r1, r4
 800035e:	ea40 0003 	orr.w	r0, r0, r3
 8000362:	4629      	mov	r1, r5
 8000364:	bd30      	pop	{r4, r5, pc}
 8000366:	fa21 f004 	lsr.w	r0, r1, r4
 800036a:	4629      	mov	r1, r5
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	f094 0f00 	teq	r4, #0
 8000372:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000376:	bf06      	itte	eq
 8000378:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800037c:	3401      	addeq	r4, #1
 800037e:	3d01      	subne	r5, #1
 8000380:	e74e      	b.n	8000220 <__adddf3+0x8c>
 8000382:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000386:	bf18      	it	ne
 8000388:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800038c:	d029      	beq.n	80003e2 <__adddf3+0x24e>
 800038e:	ea94 0f05 	teq	r4, r5
 8000392:	bf08      	it	eq
 8000394:	ea90 0f02 	teqeq	r0, r2
 8000398:	d005      	beq.n	80003a6 <__adddf3+0x212>
 800039a:	ea54 0c00 	orrs.w	ip, r4, r0
 800039e:	bf04      	itt	eq
 80003a0:	4619      	moveq	r1, r3
 80003a2:	4610      	moveq	r0, r2
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	ea91 0f03 	teq	r1, r3
 80003aa:	bf1e      	ittt	ne
 80003ac:	2100      	movne	r1, #0
 80003ae:	2000      	movne	r0, #0
 80003b0:	bd30      	popne	{r4, r5, pc}
 80003b2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003b6:	d105      	bne.n	80003c4 <__adddf3+0x230>
 80003b8:	0040      	lsls	r0, r0, #1
 80003ba:	4149      	adcs	r1, r1
 80003bc:	bf28      	it	cs
 80003be:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003c2:	bd30      	pop	{r4, r5, pc}
 80003c4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003c8:	bf3c      	itt	cc
 80003ca:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003ce:	bd30      	popcc	{r4, r5, pc}
 80003d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003d4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003d8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003dc:	f04f 0000 	mov.w	r0, #0
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003e6:	bf1a      	itte	ne
 80003e8:	4619      	movne	r1, r3
 80003ea:	4610      	movne	r0, r2
 80003ec:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003f0:	bf1c      	itt	ne
 80003f2:	460b      	movne	r3, r1
 80003f4:	4602      	movne	r2, r0
 80003f6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003fa:	bf06      	itte	eq
 80003fc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000400:	ea91 0f03 	teqeq	r1, r3
 8000404:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000408:	bd30      	pop	{r4, r5, pc}
 800040a:	bf00      	nop

0800040c <__aeabi_ui2d>:
 800040c:	f090 0f00 	teq	r0, #0
 8000410:	bf04      	itt	eq
 8000412:	2100      	moveq	r1, #0
 8000414:	4770      	bxeq	lr
 8000416:	b530      	push	{r4, r5, lr}
 8000418:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800041c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000420:	f04f 0500 	mov.w	r5, #0
 8000424:	f04f 0100 	mov.w	r1, #0
 8000428:	e750      	b.n	80002cc <__adddf3+0x138>
 800042a:	bf00      	nop

0800042c <__aeabi_i2d>:
 800042c:	f090 0f00 	teq	r0, #0
 8000430:	bf04      	itt	eq
 8000432:	2100      	moveq	r1, #0
 8000434:	4770      	bxeq	lr
 8000436:	b530      	push	{r4, r5, lr}
 8000438:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800043c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000440:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000444:	bf48      	it	mi
 8000446:	4240      	negmi	r0, r0
 8000448:	f04f 0100 	mov.w	r1, #0
 800044c:	e73e      	b.n	80002cc <__adddf3+0x138>
 800044e:	bf00      	nop

08000450 <__aeabi_f2d>:
 8000450:	0042      	lsls	r2, r0, #1
 8000452:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000456:	ea4f 0131 	mov.w	r1, r1, rrx
 800045a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800045e:	bf1f      	itttt	ne
 8000460:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000464:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000468:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800046c:	4770      	bxne	lr
 800046e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000472:	bf08      	it	eq
 8000474:	4770      	bxeq	lr
 8000476:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800047a:	bf04      	itt	eq
 800047c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000480:	4770      	bxeq	lr
 8000482:	b530      	push	{r4, r5, lr}
 8000484:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000488:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800048c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000490:	e71c      	b.n	80002cc <__adddf3+0x138>
 8000492:	bf00      	nop

08000494 <__aeabi_ul2d>:
 8000494:	ea50 0201 	orrs.w	r2, r0, r1
 8000498:	bf08      	it	eq
 800049a:	4770      	bxeq	lr
 800049c:	b530      	push	{r4, r5, lr}
 800049e:	f04f 0500 	mov.w	r5, #0
 80004a2:	e00a      	b.n	80004ba <__aeabi_l2d+0x16>

080004a4 <__aeabi_l2d>:
 80004a4:	ea50 0201 	orrs.w	r2, r0, r1
 80004a8:	bf08      	it	eq
 80004aa:	4770      	bxeq	lr
 80004ac:	b530      	push	{r4, r5, lr}
 80004ae:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004b2:	d502      	bpl.n	80004ba <__aeabi_l2d+0x16>
 80004b4:	4240      	negs	r0, r0
 80004b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004ba:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004be:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004c6:	f43f aed8 	beq.w	800027a <__adddf3+0xe6>
 80004ca:	f04f 0203 	mov.w	r2, #3
 80004ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004d2:	bf18      	it	ne
 80004d4:	3203      	addne	r2, #3
 80004d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004da:	bf18      	it	ne
 80004dc:	3203      	addne	r2, #3
 80004de:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004e2:	f1c2 0320 	rsb	r3, r2, #32
 80004e6:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ea:	fa20 f002 	lsr.w	r0, r0, r2
 80004ee:	fa01 fe03 	lsl.w	lr, r1, r3
 80004f2:	ea40 000e 	orr.w	r0, r0, lr
 80004f6:	fa21 f102 	lsr.w	r1, r1, r2
 80004fa:	4414      	add	r4, r2
 80004fc:	e6bd      	b.n	800027a <__adddf3+0xe6>
 80004fe:	bf00      	nop

08000500 <__gedf2>:
 8000500:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000504:	e006      	b.n	8000514 <__cmpdf2+0x4>
 8000506:	bf00      	nop

08000508 <__ledf2>:
 8000508:	f04f 0c01 	mov.w	ip, #1
 800050c:	e002      	b.n	8000514 <__cmpdf2+0x4>
 800050e:	bf00      	nop

08000510 <__cmpdf2>:
 8000510:	f04f 0c01 	mov.w	ip, #1
 8000514:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000518:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800051c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000520:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000524:	bf18      	it	ne
 8000526:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800052a:	d01b      	beq.n	8000564 <__cmpdf2+0x54>
 800052c:	b001      	add	sp, #4
 800052e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000532:	bf0c      	ite	eq
 8000534:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000538:	ea91 0f03 	teqne	r1, r3
 800053c:	bf02      	ittt	eq
 800053e:	ea90 0f02 	teqeq	r0, r2
 8000542:	2000      	moveq	r0, #0
 8000544:	4770      	bxeq	lr
 8000546:	f110 0f00 	cmn.w	r0, #0
 800054a:	ea91 0f03 	teq	r1, r3
 800054e:	bf58      	it	pl
 8000550:	4299      	cmppl	r1, r3
 8000552:	bf08      	it	eq
 8000554:	4290      	cmpeq	r0, r2
 8000556:	bf2c      	ite	cs
 8000558:	17d8      	asrcs	r0, r3, #31
 800055a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800055e:	f040 0001 	orr.w	r0, r0, #1
 8000562:	4770      	bx	lr
 8000564:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000568:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800056c:	d102      	bne.n	8000574 <__cmpdf2+0x64>
 800056e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000572:	d107      	bne.n	8000584 <__cmpdf2+0x74>
 8000574:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000578:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800057c:	d1d6      	bne.n	800052c <__cmpdf2+0x1c>
 800057e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000582:	d0d3      	beq.n	800052c <__cmpdf2+0x1c>
 8000584:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop

0800058c <__aeabi_cdrcmple>:
 800058c:	4684      	mov	ip, r0
 800058e:	4610      	mov	r0, r2
 8000590:	4662      	mov	r2, ip
 8000592:	468c      	mov	ip, r1
 8000594:	4619      	mov	r1, r3
 8000596:	4663      	mov	r3, ip
 8000598:	e000      	b.n	800059c <__aeabi_cdcmpeq>
 800059a:	bf00      	nop

0800059c <__aeabi_cdcmpeq>:
 800059c:	b501      	push	{r0, lr}
 800059e:	f7ff ffb7 	bl	8000510 <__cmpdf2>
 80005a2:	2800      	cmp	r0, #0
 80005a4:	bf48      	it	mi
 80005a6:	f110 0f00 	cmnmi.w	r0, #0
 80005aa:	bd01      	pop	{r0, pc}

080005ac <__aeabi_dcmpeq>:
 80005ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005b0:	f7ff fff4 	bl	800059c <__aeabi_cdcmpeq>
 80005b4:	bf0c      	ite	eq
 80005b6:	2001      	moveq	r0, #1
 80005b8:	2000      	movne	r0, #0
 80005ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80005be:	bf00      	nop

080005c0 <__aeabi_dcmplt>:
 80005c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005c4:	f7ff ffea 	bl	800059c <__aeabi_cdcmpeq>
 80005c8:	bf34      	ite	cc
 80005ca:	2001      	movcc	r0, #1
 80005cc:	2000      	movcs	r0, #0
 80005ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80005d2:	bf00      	nop

080005d4 <__aeabi_dcmple>:
 80005d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005d8:	f7ff ffe0 	bl	800059c <__aeabi_cdcmpeq>
 80005dc:	bf94      	ite	ls
 80005de:	2001      	movls	r0, #1
 80005e0:	2000      	movhi	r0, #0
 80005e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80005e6:	bf00      	nop

080005e8 <__aeabi_dcmpge>:
 80005e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005ec:	f7ff ffce 	bl	800058c <__aeabi_cdrcmple>
 80005f0:	bf94      	ite	ls
 80005f2:	2001      	movls	r0, #1
 80005f4:	2000      	movhi	r0, #0
 80005f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80005fa:	bf00      	nop

080005fc <__aeabi_dcmpgt>:
 80005fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000600:	f7ff ffc4 	bl	800058c <__aeabi_cdrcmple>
 8000604:	bf34      	ite	cc
 8000606:	2001      	movcc	r0, #1
 8000608:	2000      	movcs	r0, #0
 800060a:	f85d fb08 	ldr.w	pc, [sp], #8
 800060e:	bf00      	nop

08000610 <__aeabi_d2iz>:
 8000610:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000614:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000618:	d215      	bcs.n	8000646 <__aeabi_d2iz+0x36>
 800061a:	d511      	bpl.n	8000640 <__aeabi_d2iz+0x30>
 800061c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000620:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000624:	d912      	bls.n	800064c <__aeabi_d2iz+0x3c>
 8000626:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800062a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800062e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000632:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000636:	fa23 f002 	lsr.w	r0, r3, r2
 800063a:	bf18      	it	ne
 800063c:	4240      	negne	r0, r0
 800063e:	4770      	bx	lr
 8000640:	f04f 0000 	mov.w	r0, #0
 8000644:	4770      	bx	lr
 8000646:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800064a:	d105      	bne.n	8000658 <__aeabi_d2iz+0x48>
 800064c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000650:	bf08      	it	eq
 8000652:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000656:	4770      	bx	lr
 8000658:	f04f 0000 	mov.w	r0, #0
 800065c:	4770      	bx	lr
 800065e:	bf00      	nop

08000660 <__aeabi_frsub>:
 8000660:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000664:	e002      	b.n	800066c <__addsf3>
 8000666:	bf00      	nop

08000668 <__aeabi_fsub>:
 8000668:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

0800066c <__addsf3>:
 800066c:	0042      	lsls	r2, r0, #1
 800066e:	bf1f      	itttt	ne
 8000670:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000674:	ea92 0f03 	teqne	r2, r3
 8000678:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800067c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000680:	d06a      	beq.n	8000758 <__addsf3+0xec>
 8000682:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000686:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800068a:	bfc1      	itttt	gt
 800068c:	18d2      	addgt	r2, r2, r3
 800068e:	4041      	eorgt	r1, r0
 8000690:	4048      	eorgt	r0, r1
 8000692:	4041      	eorgt	r1, r0
 8000694:	bfb8      	it	lt
 8000696:	425b      	neglt	r3, r3
 8000698:	2b19      	cmp	r3, #25
 800069a:	bf88      	it	hi
 800069c:	4770      	bxhi	lr
 800069e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80006a2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80006a6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80006aa:	bf18      	it	ne
 80006ac:	4240      	negne	r0, r0
 80006ae:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80006b2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80006b6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80006ba:	bf18      	it	ne
 80006bc:	4249      	negne	r1, r1
 80006be:	ea92 0f03 	teq	r2, r3
 80006c2:	d03f      	beq.n	8000744 <__addsf3+0xd8>
 80006c4:	f1a2 0201 	sub.w	r2, r2, #1
 80006c8:	fa41 fc03 	asr.w	ip, r1, r3
 80006cc:	eb10 000c 	adds.w	r0, r0, ip
 80006d0:	f1c3 0320 	rsb	r3, r3, #32
 80006d4:	fa01 f103 	lsl.w	r1, r1, r3
 80006d8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80006dc:	d502      	bpl.n	80006e4 <__addsf3+0x78>
 80006de:	4249      	negs	r1, r1
 80006e0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80006e4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80006e8:	d313      	bcc.n	8000712 <__addsf3+0xa6>
 80006ea:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80006ee:	d306      	bcc.n	80006fe <__addsf3+0x92>
 80006f0:	0840      	lsrs	r0, r0, #1
 80006f2:	ea4f 0131 	mov.w	r1, r1, rrx
 80006f6:	f102 0201 	add.w	r2, r2, #1
 80006fa:	2afe      	cmp	r2, #254	; 0xfe
 80006fc:	d251      	bcs.n	80007a2 <__addsf3+0x136>
 80006fe:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000702:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000706:	bf08      	it	eq
 8000708:	f020 0001 	biceq.w	r0, r0, #1
 800070c:	ea40 0003 	orr.w	r0, r0, r3
 8000710:	4770      	bx	lr
 8000712:	0049      	lsls	r1, r1, #1
 8000714:	eb40 0000 	adc.w	r0, r0, r0
 8000718:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 800071c:	f1a2 0201 	sub.w	r2, r2, #1
 8000720:	d1ed      	bne.n	80006fe <__addsf3+0x92>
 8000722:	fab0 fc80 	clz	ip, r0
 8000726:	f1ac 0c08 	sub.w	ip, ip, #8
 800072a:	ebb2 020c 	subs.w	r2, r2, ip
 800072e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000732:	bfaa      	itet	ge
 8000734:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000738:	4252      	neglt	r2, r2
 800073a:	4318      	orrge	r0, r3
 800073c:	bfbc      	itt	lt
 800073e:	40d0      	lsrlt	r0, r2
 8000740:	4318      	orrlt	r0, r3
 8000742:	4770      	bx	lr
 8000744:	f092 0f00 	teq	r2, #0
 8000748:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 800074c:	bf06      	itte	eq
 800074e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000752:	3201      	addeq	r2, #1
 8000754:	3b01      	subne	r3, #1
 8000756:	e7b5      	b.n	80006c4 <__addsf3+0x58>
 8000758:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800075c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000760:	bf18      	it	ne
 8000762:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000766:	d021      	beq.n	80007ac <__addsf3+0x140>
 8000768:	ea92 0f03 	teq	r2, r3
 800076c:	d004      	beq.n	8000778 <__addsf3+0x10c>
 800076e:	f092 0f00 	teq	r2, #0
 8000772:	bf08      	it	eq
 8000774:	4608      	moveq	r0, r1
 8000776:	4770      	bx	lr
 8000778:	ea90 0f01 	teq	r0, r1
 800077c:	bf1c      	itt	ne
 800077e:	2000      	movne	r0, #0
 8000780:	4770      	bxne	lr
 8000782:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000786:	d104      	bne.n	8000792 <__addsf3+0x126>
 8000788:	0040      	lsls	r0, r0, #1
 800078a:	bf28      	it	cs
 800078c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000790:	4770      	bx	lr
 8000792:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000796:	bf3c      	itt	cc
 8000798:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 800079c:	4770      	bxcc	lr
 800079e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80007a2:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80007a6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80007aa:	4770      	bx	lr
 80007ac:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80007b0:	bf16      	itet	ne
 80007b2:	4608      	movne	r0, r1
 80007b4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80007b8:	4601      	movne	r1, r0
 80007ba:	0242      	lsls	r2, r0, #9
 80007bc:	bf06      	itte	eq
 80007be:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80007c2:	ea90 0f01 	teqeq	r0, r1
 80007c6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80007ca:	4770      	bx	lr

080007cc <__aeabi_ui2f>:
 80007cc:	f04f 0300 	mov.w	r3, #0
 80007d0:	e004      	b.n	80007dc <__aeabi_i2f+0x8>
 80007d2:	bf00      	nop

080007d4 <__aeabi_i2f>:
 80007d4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80007d8:	bf48      	it	mi
 80007da:	4240      	negmi	r0, r0
 80007dc:	ea5f 0c00 	movs.w	ip, r0
 80007e0:	bf08      	it	eq
 80007e2:	4770      	bxeq	lr
 80007e4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80007e8:	4601      	mov	r1, r0
 80007ea:	f04f 0000 	mov.w	r0, #0
 80007ee:	e01c      	b.n	800082a <__aeabi_l2f+0x2a>

080007f0 <__aeabi_ul2f>:
 80007f0:	ea50 0201 	orrs.w	r2, r0, r1
 80007f4:	bf08      	it	eq
 80007f6:	4770      	bxeq	lr
 80007f8:	f04f 0300 	mov.w	r3, #0
 80007fc:	e00a      	b.n	8000814 <__aeabi_l2f+0x14>
 80007fe:	bf00      	nop

08000800 <__aeabi_l2f>:
 8000800:	ea50 0201 	orrs.w	r2, r0, r1
 8000804:	bf08      	it	eq
 8000806:	4770      	bxeq	lr
 8000808:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 800080c:	d502      	bpl.n	8000814 <__aeabi_l2f+0x14>
 800080e:	4240      	negs	r0, r0
 8000810:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000814:	ea5f 0c01 	movs.w	ip, r1
 8000818:	bf02      	ittt	eq
 800081a:	4684      	moveq	ip, r0
 800081c:	4601      	moveq	r1, r0
 800081e:	2000      	moveq	r0, #0
 8000820:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000824:	bf08      	it	eq
 8000826:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 800082a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800082e:	fabc f28c 	clz	r2, ip
 8000832:	3a08      	subs	r2, #8
 8000834:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000838:	db10      	blt.n	800085c <__aeabi_l2f+0x5c>
 800083a:	fa01 fc02 	lsl.w	ip, r1, r2
 800083e:	4463      	add	r3, ip
 8000840:	fa00 fc02 	lsl.w	ip, r0, r2
 8000844:	f1c2 0220 	rsb	r2, r2, #32
 8000848:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800084c:	fa20 f202 	lsr.w	r2, r0, r2
 8000850:	eb43 0002 	adc.w	r0, r3, r2
 8000854:	bf08      	it	eq
 8000856:	f020 0001 	biceq.w	r0, r0, #1
 800085a:	4770      	bx	lr
 800085c:	f102 0220 	add.w	r2, r2, #32
 8000860:	fa01 fc02 	lsl.w	ip, r1, r2
 8000864:	f1c2 0220 	rsb	r2, r2, #32
 8000868:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800086c:	fa21 f202 	lsr.w	r2, r1, r2
 8000870:	eb43 0002 	adc.w	r0, r3, r2
 8000874:	bf08      	it	eq
 8000876:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800087a:	4770      	bx	lr

0800087c <__aeabi_fmul>:
 800087c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000880:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000884:	bf1e      	ittt	ne
 8000886:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800088a:	ea92 0f0c 	teqne	r2, ip
 800088e:	ea93 0f0c 	teqne	r3, ip
 8000892:	d06f      	beq.n	8000974 <__aeabi_fmul+0xf8>
 8000894:	441a      	add	r2, r3
 8000896:	ea80 0c01 	eor.w	ip, r0, r1
 800089a:	0240      	lsls	r0, r0, #9
 800089c:	bf18      	it	ne
 800089e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80008a2:	d01e      	beq.n	80008e2 <__aeabi_fmul+0x66>
 80008a4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80008a8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80008ac:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80008b0:	fba0 3101 	umull	r3, r1, r0, r1
 80008b4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80008b8:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80008bc:	bf3e      	ittt	cc
 80008be:	0049      	lslcc	r1, r1, #1
 80008c0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80008c4:	005b      	lslcc	r3, r3, #1
 80008c6:	ea40 0001 	orr.w	r0, r0, r1
 80008ca:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80008ce:	2afd      	cmp	r2, #253	; 0xfd
 80008d0:	d81d      	bhi.n	800090e <__aeabi_fmul+0x92>
 80008d2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80008d6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80008da:	bf08      	it	eq
 80008dc:	f020 0001 	biceq.w	r0, r0, #1
 80008e0:	4770      	bx	lr
 80008e2:	f090 0f00 	teq	r0, #0
 80008e6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80008ea:	bf08      	it	eq
 80008ec:	0249      	lsleq	r1, r1, #9
 80008ee:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80008f2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80008f6:	3a7f      	subs	r2, #127	; 0x7f
 80008f8:	bfc2      	ittt	gt
 80008fa:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80008fe:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000902:	4770      	bxgt	lr
 8000904:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000908:	f04f 0300 	mov.w	r3, #0
 800090c:	3a01      	subs	r2, #1
 800090e:	dc5d      	bgt.n	80009cc <__aeabi_fmul+0x150>
 8000910:	f112 0f19 	cmn.w	r2, #25
 8000914:	bfdc      	itt	le
 8000916:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 800091a:	4770      	bxle	lr
 800091c:	f1c2 0200 	rsb	r2, r2, #0
 8000920:	0041      	lsls	r1, r0, #1
 8000922:	fa21 f102 	lsr.w	r1, r1, r2
 8000926:	f1c2 0220 	rsb	r2, r2, #32
 800092a:	fa00 fc02 	lsl.w	ip, r0, r2
 800092e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000932:	f140 0000 	adc.w	r0, r0, #0
 8000936:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800093a:	bf08      	it	eq
 800093c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000940:	4770      	bx	lr
 8000942:	f092 0f00 	teq	r2, #0
 8000946:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800094a:	bf02      	ittt	eq
 800094c:	0040      	lsleq	r0, r0, #1
 800094e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000952:	3a01      	subeq	r2, #1
 8000954:	d0f9      	beq.n	800094a <__aeabi_fmul+0xce>
 8000956:	ea40 000c 	orr.w	r0, r0, ip
 800095a:	f093 0f00 	teq	r3, #0
 800095e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000962:	bf02      	ittt	eq
 8000964:	0049      	lsleq	r1, r1, #1
 8000966:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800096a:	3b01      	subeq	r3, #1
 800096c:	d0f9      	beq.n	8000962 <__aeabi_fmul+0xe6>
 800096e:	ea41 010c 	orr.w	r1, r1, ip
 8000972:	e78f      	b.n	8000894 <__aeabi_fmul+0x18>
 8000974:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000978:	ea92 0f0c 	teq	r2, ip
 800097c:	bf18      	it	ne
 800097e:	ea93 0f0c 	teqne	r3, ip
 8000982:	d00a      	beq.n	800099a <__aeabi_fmul+0x11e>
 8000984:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000988:	bf18      	it	ne
 800098a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800098e:	d1d8      	bne.n	8000942 <__aeabi_fmul+0xc6>
 8000990:	ea80 0001 	eor.w	r0, r0, r1
 8000994:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000998:	4770      	bx	lr
 800099a:	f090 0f00 	teq	r0, #0
 800099e:	bf17      	itett	ne
 80009a0:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 80009a4:	4608      	moveq	r0, r1
 80009a6:	f091 0f00 	teqne	r1, #0
 80009aa:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 80009ae:	d014      	beq.n	80009da <__aeabi_fmul+0x15e>
 80009b0:	ea92 0f0c 	teq	r2, ip
 80009b4:	d101      	bne.n	80009ba <__aeabi_fmul+0x13e>
 80009b6:	0242      	lsls	r2, r0, #9
 80009b8:	d10f      	bne.n	80009da <__aeabi_fmul+0x15e>
 80009ba:	ea93 0f0c 	teq	r3, ip
 80009be:	d103      	bne.n	80009c8 <__aeabi_fmul+0x14c>
 80009c0:	024b      	lsls	r3, r1, #9
 80009c2:	bf18      	it	ne
 80009c4:	4608      	movne	r0, r1
 80009c6:	d108      	bne.n	80009da <__aeabi_fmul+0x15e>
 80009c8:	ea80 0001 	eor.w	r0, r0, r1
 80009cc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80009d0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80009d4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009d8:	4770      	bx	lr
 80009da:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80009de:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80009e2:	4770      	bx	lr

080009e4 <__aeabi_fdiv>:
 80009e4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80009e8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80009ec:	bf1e      	ittt	ne
 80009ee:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80009f2:	ea92 0f0c 	teqne	r2, ip
 80009f6:	ea93 0f0c 	teqne	r3, ip
 80009fa:	d069      	beq.n	8000ad0 <__aeabi_fdiv+0xec>
 80009fc:	eba2 0203 	sub.w	r2, r2, r3
 8000a00:	ea80 0c01 	eor.w	ip, r0, r1
 8000a04:	0249      	lsls	r1, r1, #9
 8000a06:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000a0a:	d037      	beq.n	8000a7c <__aeabi_fdiv+0x98>
 8000a0c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000a10:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000a14:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000a18:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000a1c:	428b      	cmp	r3, r1
 8000a1e:	bf38      	it	cc
 8000a20:	005b      	lslcc	r3, r3, #1
 8000a22:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000a26:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000a2a:	428b      	cmp	r3, r1
 8000a2c:	bf24      	itt	cs
 8000a2e:	1a5b      	subcs	r3, r3, r1
 8000a30:	ea40 000c 	orrcs.w	r0, r0, ip
 8000a34:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000a38:	bf24      	itt	cs
 8000a3a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000a3e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000a42:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000a46:	bf24      	itt	cs
 8000a48:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000a4c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000a50:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000a54:	bf24      	itt	cs
 8000a56:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000a5a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000a5e:	011b      	lsls	r3, r3, #4
 8000a60:	bf18      	it	ne
 8000a62:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000a66:	d1e0      	bne.n	8000a2a <__aeabi_fdiv+0x46>
 8000a68:	2afd      	cmp	r2, #253	; 0xfd
 8000a6a:	f63f af50 	bhi.w	800090e <__aeabi_fmul+0x92>
 8000a6e:	428b      	cmp	r3, r1
 8000a70:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a74:	bf08      	it	eq
 8000a76:	f020 0001 	biceq.w	r0, r0, #1
 8000a7a:	4770      	bx	lr
 8000a7c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000a80:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000a84:	327f      	adds	r2, #127	; 0x7f
 8000a86:	bfc2      	ittt	gt
 8000a88:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000a8c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000a90:	4770      	bxgt	lr
 8000a92:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a96:	f04f 0300 	mov.w	r3, #0
 8000a9a:	3a01      	subs	r2, #1
 8000a9c:	e737      	b.n	800090e <__aeabi_fmul+0x92>
 8000a9e:	f092 0f00 	teq	r2, #0
 8000aa2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000aa6:	bf02      	ittt	eq
 8000aa8:	0040      	lsleq	r0, r0, #1
 8000aaa:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000aae:	3a01      	subeq	r2, #1
 8000ab0:	d0f9      	beq.n	8000aa6 <__aeabi_fdiv+0xc2>
 8000ab2:	ea40 000c 	orr.w	r0, r0, ip
 8000ab6:	f093 0f00 	teq	r3, #0
 8000aba:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000abe:	bf02      	ittt	eq
 8000ac0:	0049      	lsleq	r1, r1, #1
 8000ac2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000ac6:	3b01      	subeq	r3, #1
 8000ac8:	d0f9      	beq.n	8000abe <__aeabi_fdiv+0xda>
 8000aca:	ea41 010c 	orr.w	r1, r1, ip
 8000ace:	e795      	b.n	80009fc <__aeabi_fdiv+0x18>
 8000ad0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ad4:	ea92 0f0c 	teq	r2, ip
 8000ad8:	d108      	bne.n	8000aec <__aeabi_fdiv+0x108>
 8000ada:	0242      	lsls	r2, r0, #9
 8000adc:	f47f af7d 	bne.w	80009da <__aeabi_fmul+0x15e>
 8000ae0:	ea93 0f0c 	teq	r3, ip
 8000ae4:	f47f af70 	bne.w	80009c8 <__aeabi_fmul+0x14c>
 8000ae8:	4608      	mov	r0, r1
 8000aea:	e776      	b.n	80009da <__aeabi_fmul+0x15e>
 8000aec:	ea93 0f0c 	teq	r3, ip
 8000af0:	d104      	bne.n	8000afc <__aeabi_fdiv+0x118>
 8000af2:	024b      	lsls	r3, r1, #9
 8000af4:	f43f af4c 	beq.w	8000990 <__aeabi_fmul+0x114>
 8000af8:	4608      	mov	r0, r1
 8000afa:	e76e      	b.n	80009da <__aeabi_fmul+0x15e>
 8000afc:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000b00:	bf18      	it	ne
 8000b02:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000b06:	d1ca      	bne.n	8000a9e <__aeabi_fdiv+0xba>
 8000b08:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000b0c:	f47f af5c 	bne.w	80009c8 <__aeabi_fmul+0x14c>
 8000b10:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000b14:	f47f af3c 	bne.w	8000990 <__aeabi_fmul+0x114>
 8000b18:	e75f      	b.n	80009da <__aeabi_fmul+0x15e>
 8000b1a:	bf00      	nop

08000b1c <__aeabi_f2uiz>:
 8000b1c:	0042      	lsls	r2, r0, #1
 8000b1e:	d20e      	bcs.n	8000b3e <__aeabi_f2uiz+0x22>
 8000b20:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000b24:	d30b      	bcc.n	8000b3e <__aeabi_f2uiz+0x22>
 8000b26:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000b2a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000b2e:	d409      	bmi.n	8000b44 <__aeabi_f2uiz+0x28>
 8000b30:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000b34:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b38:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3c:	4770      	bx	lr
 8000b3e:	f04f 0000 	mov.w	r0, #0
 8000b42:	4770      	bx	lr
 8000b44:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000b48:	d101      	bne.n	8000b4e <__aeabi_f2uiz+0x32>
 8000b4a:	0242      	lsls	r2, r0, #9
 8000b4c:	d102      	bne.n	8000b54 <__aeabi_f2uiz+0x38>
 8000b4e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000b52:	4770      	bx	lr
 8000b54:	f04f 0000 	mov.w	r0, #0
 8000b58:	4770      	bx	lr
 8000b5a:	bf00      	nop

08000b5c <__aeabi_uldivmod>:
 8000b5c:	b953      	cbnz	r3, 8000b74 <__aeabi_uldivmod+0x18>
 8000b5e:	b94a      	cbnz	r2, 8000b74 <__aeabi_uldivmod+0x18>
 8000b60:	2900      	cmp	r1, #0
 8000b62:	bf08      	it	eq
 8000b64:	2800      	cmpeq	r0, #0
 8000b66:	bf1c      	itt	ne
 8000b68:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000b6c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000b70:	f000 b972 	b.w	8000e58 <__aeabi_idiv0>
 8000b74:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b78:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b7c:	f000 f806 	bl	8000b8c <__udivmoddi4>
 8000b80:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b88:	b004      	add	sp, #16
 8000b8a:	4770      	bx	lr

08000b8c <__udivmoddi4>:
 8000b8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b90:	9e08      	ldr	r6, [sp, #32]
 8000b92:	4604      	mov	r4, r0
 8000b94:	4688      	mov	r8, r1
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d14b      	bne.n	8000c32 <__udivmoddi4+0xa6>
 8000b9a:	428a      	cmp	r2, r1
 8000b9c:	4615      	mov	r5, r2
 8000b9e:	d967      	bls.n	8000c70 <__udivmoddi4+0xe4>
 8000ba0:	fab2 f282 	clz	r2, r2
 8000ba4:	b14a      	cbz	r2, 8000bba <__udivmoddi4+0x2e>
 8000ba6:	f1c2 0720 	rsb	r7, r2, #32
 8000baa:	fa01 f302 	lsl.w	r3, r1, r2
 8000bae:	fa20 f707 	lsr.w	r7, r0, r7
 8000bb2:	4095      	lsls	r5, r2
 8000bb4:	ea47 0803 	orr.w	r8, r7, r3
 8000bb8:	4094      	lsls	r4, r2
 8000bba:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000bbe:	0c23      	lsrs	r3, r4, #16
 8000bc0:	fbb8 f7fe 	udiv	r7, r8, lr
 8000bc4:	fa1f fc85 	uxth.w	ip, r5
 8000bc8:	fb0e 8817 	mls	r8, lr, r7, r8
 8000bcc:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000bd0:	fb07 f10c 	mul.w	r1, r7, ip
 8000bd4:	4299      	cmp	r1, r3
 8000bd6:	d909      	bls.n	8000bec <__udivmoddi4+0x60>
 8000bd8:	18eb      	adds	r3, r5, r3
 8000bda:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000bde:	f080 811b 	bcs.w	8000e18 <__udivmoddi4+0x28c>
 8000be2:	4299      	cmp	r1, r3
 8000be4:	f240 8118 	bls.w	8000e18 <__udivmoddi4+0x28c>
 8000be8:	3f02      	subs	r7, #2
 8000bea:	442b      	add	r3, r5
 8000bec:	1a5b      	subs	r3, r3, r1
 8000bee:	b2a4      	uxth	r4, r4
 8000bf0:	fbb3 f0fe 	udiv	r0, r3, lr
 8000bf4:	fb0e 3310 	mls	r3, lr, r0, r3
 8000bf8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000bfc:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c00:	45a4      	cmp	ip, r4
 8000c02:	d909      	bls.n	8000c18 <__udivmoddi4+0x8c>
 8000c04:	192c      	adds	r4, r5, r4
 8000c06:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c0a:	f080 8107 	bcs.w	8000e1c <__udivmoddi4+0x290>
 8000c0e:	45a4      	cmp	ip, r4
 8000c10:	f240 8104 	bls.w	8000e1c <__udivmoddi4+0x290>
 8000c14:	3802      	subs	r0, #2
 8000c16:	442c      	add	r4, r5
 8000c18:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c1c:	eba4 040c 	sub.w	r4, r4, ip
 8000c20:	2700      	movs	r7, #0
 8000c22:	b11e      	cbz	r6, 8000c2c <__udivmoddi4+0xa0>
 8000c24:	40d4      	lsrs	r4, r2
 8000c26:	2300      	movs	r3, #0
 8000c28:	e9c6 4300 	strd	r4, r3, [r6]
 8000c2c:	4639      	mov	r1, r7
 8000c2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c32:	428b      	cmp	r3, r1
 8000c34:	d909      	bls.n	8000c4a <__udivmoddi4+0xbe>
 8000c36:	2e00      	cmp	r6, #0
 8000c38:	f000 80eb 	beq.w	8000e12 <__udivmoddi4+0x286>
 8000c3c:	2700      	movs	r7, #0
 8000c3e:	e9c6 0100 	strd	r0, r1, [r6]
 8000c42:	4638      	mov	r0, r7
 8000c44:	4639      	mov	r1, r7
 8000c46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c4a:	fab3 f783 	clz	r7, r3
 8000c4e:	2f00      	cmp	r7, #0
 8000c50:	d147      	bne.n	8000ce2 <__udivmoddi4+0x156>
 8000c52:	428b      	cmp	r3, r1
 8000c54:	d302      	bcc.n	8000c5c <__udivmoddi4+0xd0>
 8000c56:	4282      	cmp	r2, r0
 8000c58:	f200 80fa 	bhi.w	8000e50 <__udivmoddi4+0x2c4>
 8000c5c:	1a84      	subs	r4, r0, r2
 8000c5e:	eb61 0303 	sbc.w	r3, r1, r3
 8000c62:	2001      	movs	r0, #1
 8000c64:	4698      	mov	r8, r3
 8000c66:	2e00      	cmp	r6, #0
 8000c68:	d0e0      	beq.n	8000c2c <__udivmoddi4+0xa0>
 8000c6a:	e9c6 4800 	strd	r4, r8, [r6]
 8000c6e:	e7dd      	b.n	8000c2c <__udivmoddi4+0xa0>
 8000c70:	b902      	cbnz	r2, 8000c74 <__udivmoddi4+0xe8>
 8000c72:	deff      	udf	#255	; 0xff
 8000c74:	fab2 f282 	clz	r2, r2
 8000c78:	2a00      	cmp	r2, #0
 8000c7a:	f040 808f 	bne.w	8000d9c <__udivmoddi4+0x210>
 8000c7e:	1b49      	subs	r1, r1, r5
 8000c80:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c84:	fa1f f885 	uxth.w	r8, r5
 8000c88:	2701      	movs	r7, #1
 8000c8a:	fbb1 fcfe 	udiv	ip, r1, lr
 8000c8e:	0c23      	lsrs	r3, r4, #16
 8000c90:	fb0e 111c 	mls	r1, lr, ip, r1
 8000c94:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c98:	fb08 f10c 	mul.w	r1, r8, ip
 8000c9c:	4299      	cmp	r1, r3
 8000c9e:	d907      	bls.n	8000cb0 <__udivmoddi4+0x124>
 8000ca0:	18eb      	adds	r3, r5, r3
 8000ca2:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000ca6:	d202      	bcs.n	8000cae <__udivmoddi4+0x122>
 8000ca8:	4299      	cmp	r1, r3
 8000caa:	f200 80cd 	bhi.w	8000e48 <__udivmoddi4+0x2bc>
 8000cae:	4684      	mov	ip, r0
 8000cb0:	1a59      	subs	r1, r3, r1
 8000cb2:	b2a3      	uxth	r3, r4
 8000cb4:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cb8:	fb0e 1410 	mls	r4, lr, r0, r1
 8000cbc:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000cc0:	fb08 f800 	mul.w	r8, r8, r0
 8000cc4:	45a0      	cmp	r8, r4
 8000cc6:	d907      	bls.n	8000cd8 <__udivmoddi4+0x14c>
 8000cc8:	192c      	adds	r4, r5, r4
 8000cca:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000cce:	d202      	bcs.n	8000cd6 <__udivmoddi4+0x14a>
 8000cd0:	45a0      	cmp	r8, r4
 8000cd2:	f200 80b6 	bhi.w	8000e42 <__udivmoddi4+0x2b6>
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	eba4 0408 	sub.w	r4, r4, r8
 8000cdc:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000ce0:	e79f      	b.n	8000c22 <__udivmoddi4+0x96>
 8000ce2:	f1c7 0c20 	rsb	ip, r7, #32
 8000ce6:	40bb      	lsls	r3, r7
 8000ce8:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000cec:	ea4e 0e03 	orr.w	lr, lr, r3
 8000cf0:	fa01 f407 	lsl.w	r4, r1, r7
 8000cf4:	fa20 f50c 	lsr.w	r5, r0, ip
 8000cf8:	fa21 f30c 	lsr.w	r3, r1, ip
 8000cfc:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d00:	4325      	orrs	r5, r4
 8000d02:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d06:	0c2c      	lsrs	r4, r5, #16
 8000d08:	fb08 3319 	mls	r3, r8, r9, r3
 8000d0c:	fa1f fa8e 	uxth.w	sl, lr
 8000d10:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d14:	fb09 f40a 	mul.w	r4, r9, sl
 8000d18:	429c      	cmp	r4, r3
 8000d1a:	fa02 f207 	lsl.w	r2, r2, r7
 8000d1e:	fa00 f107 	lsl.w	r1, r0, r7
 8000d22:	d90b      	bls.n	8000d3c <__udivmoddi4+0x1b0>
 8000d24:	eb1e 0303 	adds.w	r3, lr, r3
 8000d28:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000d2c:	f080 8087 	bcs.w	8000e3e <__udivmoddi4+0x2b2>
 8000d30:	429c      	cmp	r4, r3
 8000d32:	f240 8084 	bls.w	8000e3e <__udivmoddi4+0x2b2>
 8000d36:	f1a9 0902 	sub.w	r9, r9, #2
 8000d3a:	4473      	add	r3, lr
 8000d3c:	1b1b      	subs	r3, r3, r4
 8000d3e:	b2ad      	uxth	r5, r5
 8000d40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d44:	fb08 3310 	mls	r3, r8, r0, r3
 8000d48:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d4c:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d50:	45a2      	cmp	sl, r4
 8000d52:	d908      	bls.n	8000d66 <__udivmoddi4+0x1da>
 8000d54:	eb1e 0404 	adds.w	r4, lr, r4
 8000d58:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d5c:	d26b      	bcs.n	8000e36 <__udivmoddi4+0x2aa>
 8000d5e:	45a2      	cmp	sl, r4
 8000d60:	d969      	bls.n	8000e36 <__udivmoddi4+0x2aa>
 8000d62:	3802      	subs	r0, #2
 8000d64:	4474      	add	r4, lr
 8000d66:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d6a:	fba0 8902 	umull	r8, r9, r0, r2
 8000d6e:	eba4 040a 	sub.w	r4, r4, sl
 8000d72:	454c      	cmp	r4, r9
 8000d74:	46c2      	mov	sl, r8
 8000d76:	464b      	mov	r3, r9
 8000d78:	d354      	bcc.n	8000e24 <__udivmoddi4+0x298>
 8000d7a:	d051      	beq.n	8000e20 <__udivmoddi4+0x294>
 8000d7c:	2e00      	cmp	r6, #0
 8000d7e:	d069      	beq.n	8000e54 <__udivmoddi4+0x2c8>
 8000d80:	ebb1 050a 	subs.w	r5, r1, sl
 8000d84:	eb64 0403 	sbc.w	r4, r4, r3
 8000d88:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000d8c:	40fd      	lsrs	r5, r7
 8000d8e:	40fc      	lsrs	r4, r7
 8000d90:	ea4c 0505 	orr.w	r5, ip, r5
 8000d94:	e9c6 5400 	strd	r5, r4, [r6]
 8000d98:	2700      	movs	r7, #0
 8000d9a:	e747      	b.n	8000c2c <__udivmoddi4+0xa0>
 8000d9c:	f1c2 0320 	rsb	r3, r2, #32
 8000da0:	fa20 f703 	lsr.w	r7, r0, r3
 8000da4:	4095      	lsls	r5, r2
 8000da6:	fa01 f002 	lsl.w	r0, r1, r2
 8000daa:	fa21 f303 	lsr.w	r3, r1, r3
 8000dae:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000db2:	4338      	orrs	r0, r7
 8000db4:	0c01      	lsrs	r1, r0, #16
 8000db6:	fbb3 f7fe 	udiv	r7, r3, lr
 8000dba:	fa1f f885 	uxth.w	r8, r5
 8000dbe:	fb0e 3317 	mls	r3, lr, r7, r3
 8000dc2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dc6:	fb07 f308 	mul.w	r3, r7, r8
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	fa04 f402 	lsl.w	r4, r4, r2
 8000dd0:	d907      	bls.n	8000de2 <__udivmoddi4+0x256>
 8000dd2:	1869      	adds	r1, r5, r1
 8000dd4:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000dd8:	d22f      	bcs.n	8000e3a <__udivmoddi4+0x2ae>
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d92d      	bls.n	8000e3a <__udivmoddi4+0x2ae>
 8000dde:	3f02      	subs	r7, #2
 8000de0:	4429      	add	r1, r5
 8000de2:	1acb      	subs	r3, r1, r3
 8000de4:	b281      	uxth	r1, r0
 8000de6:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dea:	fb0e 3310 	mls	r3, lr, r0, r3
 8000dee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000df2:	fb00 f308 	mul.w	r3, r0, r8
 8000df6:	428b      	cmp	r3, r1
 8000df8:	d907      	bls.n	8000e0a <__udivmoddi4+0x27e>
 8000dfa:	1869      	adds	r1, r5, r1
 8000dfc:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000e00:	d217      	bcs.n	8000e32 <__udivmoddi4+0x2a6>
 8000e02:	428b      	cmp	r3, r1
 8000e04:	d915      	bls.n	8000e32 <__udivmoddi4+0x2a6>
 8000e06:	3802      	subs	r0, #2
 8000e08:	4429      	add	r1, r5
 8000e0a:	1ac9      	subs	r1, r1, r3
 8000e0c:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e10:	e73b      	b.n	8000c8a <__udivmoddi4+0xfe>
 8000e12:	4637      	mov	r7, r6
 8000e14:	4630      	mov	r0, r6
 8000e16:	e709      	b.n	8000c2c <__udivmoddi4+0xa0>
 8000e18:	4607      	mov	r7, r0
 8000e1a:	e6e7      	b.n	8000bec <__udivmoddi4+0x60>
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	e6fb      	b.n	8000c18 <__udivmoddi4+0x8c>
 8000e20:	4541      	cmp	r1, r8
 8000e22:	d2ab      	bcs.n	8000d7c <__udivmoddi4+0x1f0>
 8000e24:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e28:	eb69 020e 	sbc.w	r2, r9, lr
 8000e2c:	3801      	subs	r0, #1
 8000e2e:	4613      	mov	r3, r2
 8000e30:	e7a4      	b.n	8000d7c <__udivmoddi4+0x1f0>
 8000e32:	4660      	mov	r0, ip
 8000e34:	e7e9      	b.n	8000e0a <__udivmoddi4+0x27e>
 8000e36:	4618      	mov	r0, r3
 8000e38:	e795      	b.n	8000d66 <__udivmoddi4+0x1da>
 8000e3a:	4667      	mov	r7, ip
 8000e3c:	e7d1      	b.n	8000de2 <__udivmoddi4+0x256>
 8000e3e:	4681      	mov	r9, r0
 8000e40:	e77c      	b.n	8000d3c <__udivmoddi4+0x1b0>
 8000e42:	3802      	subs	r0, #2
 8000e44:	442c      	add	r4, r5
 8000e46:	e747      	b.n	8000cd8 <__udivmoddi4+0x14c>
 8000e48:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e4c:	442b      	add	r3, r5
 8000e4e:	e72f      	b.n	8000cb0 <__udivmoddi4+0x124>
 8000e50:	4638      	mov	r0, r7
 8000e52:	e708      	b.n	8000c66 <__udivmoddi4+0xda>
 8000e54:	4637      	mov	r7, r6
 8000e56:	e6e9      	b.n	8000c2c <__udivmoddi4+0xa0>

08000e58 <__aeabi_idiv0>:
 8000e58:	4770      	bx	lr
 8000e5a:	bf00      	nop

08000e5c <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	b085      	sub	sp, #20
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000e64:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000e68:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000e6a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	4313      	orrs	r3, r2
 8000e72:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000e74:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000e78:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	4013      	ands	r3, r2
 8000e7e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000e80:	68fb      	ldr	r3, [r7, #12]
}
 8000e82:	bf00      	nop
 8000e84:	3714      	adds	r7, #20
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bc80      	pop	{r7}
 8000e8a:	4770      	bx	lr

08000e8c <LL_APB2_GRP1_DisableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	b083      	sub	sp, #12
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 8000e94:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000e98:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	43db      	mvns	r3, r3
 8000e9e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000ea2:	4013      	ands	r3, r2
 8000ea4:	660b      	str	r3, [r1, #96]	; 0x60
}
 8000ea6:	bf00      	nop
 8000ea8:	370c      	adds	r7, #12
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bc80      	pop	{r7}
 8000eae:	4770      	bx	lr

08000eb0 <MX_ADC_Init>:

ADC_HandleTypeDef hadc;

/* ADC init function */
void MX_ADC_Init(void)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	af00      	add	r7, sp, #0

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC;
 8000eb4:	4b23      	ldr	r3, [pc, #140]	; (8000f44 <MX_ADC_Init+0x94>)
 8000eb6:	4a24      	ldr	r2, [pc, #144]	; (8000f48 <MX_ADC_Init+0x98>)
 8000eb8:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000eba:	4b22      	ldr	r3, [pc, #136]	; (8000f44 <MX_ADC_Init+0x94>)
 8000ebc:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8000ec0:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000ec2:	4b20      	ldr	r3, [pc, #128]	; (8000f44 <MX_ADC_Init+0x94>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ec8:	4b1e      	ldr	r3, [pc, #120]	; (8000f44 <MX_ADC_Init+0x94>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000ece:	4b1d      	ldr	r3, [pc, #116]	; (8000f44 <MX_ADC_Init+0x94>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ed4:	4b1b      	ldr	r3, [pc, #108]	; (8000f44 <MX_ADC_Init+0x94>)
 8000ed6:	2204      	movs	r2, #4
 8000ed8:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000eda:	4b1a      	ldr	r3, [pc, #104]	; (8000f44 <MX_ADC_Init+0x94>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000ee0:	4b18      	ldr	r3, [pc, #96]	; (8000f44 <MX_ADC_Init+0x94>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8000ee6:	4b17      	ldr	r3, [pc, #92]	; (8000f44 <MX_ADC_Init+0x94>)
 8000ee8:	2200      	movs	r2, #0
 8000eea:	769a      	strb	r2, [r3, #26]
  hadc.Init.NbrOfConversion = 1;
 8000eec:	4b15      	ldr	r3, [pc, #84]	; (8000f44 <MX_ADC_Init+0x94>)
 8000eee:	2201      	movs	r2, #1
 8000ef0:	61da      	str	r2, [r3, #28]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000ef2:	4b14      	ldr	r3, [pc, #80]	; (8000f44 <MX_ADC_Init+0x94>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000efa:	4b12      	ldr	r3, [pc, #72]	; (8000f44 <MX_ADC_Init+0x94>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f00:	4b10      	ldr	r3, [pc, #64]	; (8000f44 <MX_ADC_Init+0x94>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000f06:	4b0f      	ldr	r3, [pc, #60]	; (8000f44 <MX_ADC_Init+0x94>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hadc.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000f0e:	4b0d      	ldr	r3, [pc, #52]	; (8000f44 <MX_ADC_Init+0x94>)
 8000f10:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000f14:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 8000f16:	4b0b      	ldr	r3, [pc, #44]	; (8000f44 <MX_ADC_Init+0x94>)
 8000f18:	2207      	movs	r2, #7
 8000f1a:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_160CYCLES_5;
 8000f1c:	4b09      	ldr	r3, [pc, #36]	; (8000f44 <MX_ADC_Init+0x94>)
 8000f1e:	2207      	movs	r2, #7
 8000f20:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.OversamplingMode = DISABLE;
 8000f22:	4b08      	ldr	r3, [pc, #32]	; (8000f44 <MX_ADC_Init+0x94>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  hadc.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8000f2a:	4b06      	ldr	r3, [pc, #24]	; (8000f44 <MX_ADC_Init+0x94>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000f30:	4804      	ldr	r0, [pc, #16]	; (8000f44 <MX_ADC_Init+0x94>)
 8000f32:	f001 fe31 	bl	8002b98 <HAL_ADC_Init>
 8000f36:	4603      	mov	r3, r0
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d001      	beq.n	8000f40 <MX_ADC_Init+0x90>
  {
    Error_Handler();
 8000f3c:	f000 fb9a 	bl	8001674 <Error_Handler>
  }

}
 8000f40:	bf00      	nop
 8000f42:	bd80      	pop	{r7, pc}
 8000f44:	20001628 	.word	0x20001628
 8000f48:	40012400 	.word	0x40012400

08000f4c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b082      	sub	sp, #8
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC)
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	4a05      	ldr	r2, [pc, #20]	; (8000f70 <HAL_ADC_MspInit+0x24>)
 8000f5a:	4293      	cmp	r3, r2
 8000f5c:	d103      	bne.n	8000f66 <HAL_ADC_MspInit+0x1a>
  {
  /* USER CODE BEGIN ADC_MspInit 0 */

  /* USER CODE END ADC_MspInit 0 */
    /* ADC clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000f5e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000f62:	f7ff ff7b 	bl	8000e5c <LL_APB2_GRP1_EnableClock>
  /* USER CODE BEGIN ADC_MspInit 1 */

  /* USER CODE END ADC_MspInit 1 */
  }
}
 8000f66:	bf00      	nop
 8000f68:	3708      	adds	r7, #8
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bd80      	pop	{r7, pc}
 8000f6e:	bf00      	nop
 8000f70:	40012400 	.word	0x40012400

08000f74 <HAL_ADC_MspDeInit>:

void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b082      	sub	sp, #8
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC)
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	4a05      	ldr	r2, [pc, #20]	; (8000f98 <HAL_ADC_MspDeInit+0x24>)
 8000f82:	4293      	cmp	r3, r2
 8000f84:	d103      	bne.n	8000f8e <HAL_ADC_MspDeInit+0x1a>
  {
  /* USER CODE BEGIN ADC_MspDeInit 0 */

  /* USER CODE END ADC_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_ADC_CLK_DISABLE();
 8000f86:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000f8a:	f7ff ff7f 	bl	8000e8c <LL_APB2_GRP1_DisableClock>
  /* USER CODE BEGIN ADC_MspDeInit 1 */

  /* USER CODE END ADC_MspDeInit 1 */
  }
}
 8000f8e:	bf00      	nop
 8000f90:	3708      	adds	r7, #8
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}
 8000f96:	bf00      	nop
 8000f98:	40012400 	.word	0x40012400

08000f9c <SYS_InitMeasurement>:
/* USER CODE BEGIN EF */

/* USER CODE END EF */

void SYS_InitMeasurement(void)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_InitMeasurement_1 */

  /* USER CODE END SYS_InitMeasurement_1 */
  hadc.Instance = ADC;
 8000fa0:	4b03      	ldr	r3, [pc, #12]	; (8000fb0 <SYS_InitMeasurement+0x14>)
 8000fa2:	4a04      	ldr	r2, [pc, #16]	; (8000fb4 <SYS_InitMeasurement+0x18>)
 8000fa4:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN SYS_InitMeasurement_2 */

  /* USER CODE END SYS_InitMeasurement_2 */
}
 8000fa6:	bf00      	nop
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bc80      	pop	{r7}
 8000fac:	4770      	bx	lr
 8000fae:	bf00      	nop
 8000fb0:	20001628 	.word	0x20001628
 8000fb4:	40012400 	.word	0x40012400

08000fb8 <SYS_GetTemperatureLevel>:

  /* USER CODE END SYS_DeInitMeasurement_1 */
}

int16_t SYS_GetTemperatureLevel(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b086      	sub	sp, #24
 8000fbc:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN SYS_GetTemperatureLevel_1 */

  /* USER CODE END SYS_GetTemperatureLevel_1 */
  int16_t temperatureDegreeC = 0;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	81fb      	strh	r3, [r7, #14]
  uint32_t measuredLevel = 0;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	60bb      	str	r3, [r7, #8]
  uint16_t batteryLevelmV = SYS_GetBatteryLevel();
 8000fc6:	f000 f871 	bl	80010ac <SYS_GetBatteryLevel>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	80fb      	strh	r3, [r7, #6]

  measuredLevel = ADC_ReadChannels(ADC_CHANNEL_TEMPSENSOR);
 8000fce:	4830      	ldr	r0, [pc, #192]	; (8001090 <SYS_GetTemperatureLevel+0xd8>)
 8000fd0:	f000 f8a0 	bl	8001114 <ADC_ReadChannels>
 8000fd4:	60b8      	str	r0, [r7, #8]

  /* convert ADC level to temperature */
  /* check whether device has temperature sensor calibrated in production */
  if (((int32_t)*TEMPSENSOR_CAL2_ADDR - (int32_t)*TEMPSENSOR_CAL1_ADDR) != 0)
 8000fd6:	4b2f      	ldr	r3, [pc, #188]	; (8001094 <SYS_GetTemperatureLevel+0xdc>)
 8000fd8:	881a      	ldrh	r2, [r3, #0]
 8000fda:	4b2f      	ldr	r3, [pc, #188]	; (8001098 <SYS_GetTemperatureLevel+0xe0>)
 8000fdc:	881b      	ldrh	r3, [r3, #0]
 8000fde:	429a      	cmp	r2, r3
 8000fe0:	d026      	beq.n	8001030 <SYS_GetTemperatureLevel+0x78>
  {
    /* Device with temperature sensor calibrated in production:
       use device optimized parameters */
    temperatureDegreeC = __LL_ADC_CALC_TEMPERATURE(batteryLevelmV,
 8000fe2:	4b2c      	ldr	r3, [pc, #176]	; (8001094 <SYS_GetTemperatureLevel+0xdc>)
 8000fe4:	881a      	ldrh	r2, [r3, #0]
 8000fe6:	4b2c      	ldr	r3, [pc, #176]	; (8001098 <SYS_GetTemperatureLevel+0xe0>)
 8000fe8:	881b      	ldrh	r3, [r3, #0]
 8000fea:	429a      	cmp	r2, r3
 8000fec:	d01c      	beq.n	8001028 <SYS_GetTemperatureLevel+0x70>
 8000fee:	88fb      	ldrh	r3, [r7, #6]
 8000ff0:	68ba      	ldr	r2, [r7, #8]
 8000ff2:	fb02 f303 	mul.w	r3, r2, r3
 8000ff6:	089b      	lsrs	r3, r3, #2
 8000ff8:	4a28      	ldr	r2, [pc, #160]	; (800109c <SYS_GetTemperatureLevel+0xe4>)
 8000ffa:	fba2 2303 	umull	r2, r3, r2, r3
 8000ffe:	095b      	lsrs	r3, r3, #5
 8001000:	461a      	mov	r2, r3
 8001002:	4b25      	ldr	r3, [pc, #148]	; (8001098 <SYS_GetTemperatureLevel+0xe0>)
 8001004:	881b      	ldrh	r3, [r3, #0]
 8001006:	1ad3      	subs	r3, r2, r3
 8001008:	2264      	movs	r2, #100	; 0x64
 800100a:	fb02 f203 	mul.w	r2, r2, r3
 800100e:	4b21      	ldr	r3, [pc, #132]	; (8001094 <SYS_GetTemperatureLevel+0xdc>)
 8001010:	881b      	ldrh	r3, [r3, #0]
 8001012:	4619      	mov	r1, r3
 8001014:	4b20      	ldr	r3, [pc, #128]	; (8001098 <SYS_GetTemperatureLevel+0xe0>)
 8001016:	881b      	ldrh	r3, [r3, #0]
 8001018:	1acb      	subs	r3, r1, r3
 800101a:	fb92 f3f3 	sdiv	r3, r2, r3
 800101e:	b29b      	uxth	r3, r3
 8001020:	331e      	adds	r3, #30
 8001022:	b29b      	uxth	r3, r3
 8001024:	b21b      	sxth	r3, r3
 8001026:	e001      	b.n	800102c <SYS_GetTemperatureLevel+0x74>
 8001028:	f647 73ff 	movw	r3, #32767	; 0x7fff
 800102c:	81fb      	strh	r3, [r7, #14]
 800102e:	e01c      	b.n	800106a <SYS_GetTemperatureLevel+0xb2>
  }
  else
  {
    /* Device with temperature sensor not calibrated in production:
       use generic parameters */
    temperatureDegreeC = __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS(TEMPSENSOR_TYP_AVGSLOPE,
 8001030:	88fb      	ldrh	r3, [r7, #6]
 8001032:	68ba      	ldr	r2, [r7, #8]
 8001034:	fb02 f203 	mul.w	r2, r2, r3
 8001038:	4b19      	ldr	r3, [pc, #100]	; (80010a0 <SYS_GetTemperatureLevel+0xe8>)
 800103a:	fba3 1302 	umull	r1, r3, r3, r2
 800103e:	1ad2      	subs	r2, r2, r3
 8001040:	0852      	lsrs	r2, r2, #1
 8001042:	4413      	add	r3, r2
 8001044:	0adb      	lsrs	r3, r3, #11
 8001046:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800104a:	fb02 f303 	mul.w	r3, r2, r3
 800104e:	f5a3 2339 	sub.w	r3, r3, #757760	; 0xb9000
 8001052:	f5a3 630c 	sub.w	r3, r3, #2240	; 0x8c0
 8001056:	4a13      	ldr	r2, [pc, #76]	; (80010a4 <SYS_GetTemperatureLevel+0xec>)
 8001058:	fb82 1203 	smull	r1, r2, r2, r3
 800105c:	1292      	asrs	r2, r2, #10
 800105e:	17db      	asrs	r3, r3, #31
 8001060:	1ad3      	subs	r3, r2, r3
 8001062:	b29b      	uxth	r3, r3
 8001064:	331e      	adds	r3, #30
 8001066:	b29b      	uxth	r3, r3
 8001068:	81fb      	strh	r3, [r7, #14]
                                                              batteryLevelmV,
                                                              measuredLevel,
                                                              LL_ADC_RESOLUTION_12B);
  }

  APP_LOG(TS_ON, VLEVEL_L, "temp= %d\n\r", temperatureDegreeC);
 800106a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800106e:	9300      	str	r3, [sp, #0]
 8001070:	4b0d      	ldr	r3, [pc, #52]	; (80010a8 <SYS_GetTemperatureLevel+0xf0>)
 8001072:	2201      	movs	r2, #1
 8001074:	2100      	movs	r1, #0
 8001076:	2001      	movs	r0, #1
 8001078:	f019 f980 	bl	801a37c <UTIL_ADV_TRACE_COND_FSend>

  /* from int16 to q8.7*/
  temperatureDegreeC <<= 8;
 800107c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001080:	021b      	lsls	r3, r3, #8
 8001082:	81fb      	strh	r3, [r7, #14]

  return (int16_t) temperatureDegreeC;
 8001084:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
  /* USER CODE BEGIN SYS_GetTemperatureLevel_2 */

  /* USER CODE END SYS_GetTemperatureLevel_2 */
}
 8001088:	4618      	mov	r0, r3
 800108a:	3710      	adds	r7, #16
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	b0001000 	.word	0xb0001000
 8001094:	1fff75c8 	.word	0x1fff75c8
 8001098:	1fff75a8 	.word	0x1fff75a8
 800109c:	09ee009f 	.word	0x09ee009f
 80010a0:	00100101 	.word	0x00100101
 80010a4:	68db8bad 	.word	0x68db8bad
 80010a8:	0801a9c8 	.word	0x0801a9c8

080010ac <SYS_GetBatteryLevel>:

uint16_t SYS_GetBatteryLevel(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b082      	sub	sp, #8
 80010b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_GetBatteryLevel_1 */

  /* USER CODE END SYS_GetBatteryLevel_1 */
  uint16_t batteryLevelmV = 0;
 80010b2:	2300      	movs	r3, #0
 80010b4:	80fb      	strh	r3, [r7, #6]
  uint32_t measuredLevel = 0;
 80010b6:	2300      	movs	r3, #0
 80010b8:	603b      	str	r3, [r7, #0]

  measuredLevel = ADC_ReadChannels(ADC_CHANNEL_VREFINT);
 80010ba:	4813      	ldr	r0, [pc, #76]	; (8001108 <SYS_GetBatteryLevel+0x5c>)
 80010bc:	f000 f82a 	bl	8001114 <ADC_ReadChannels>
 80010c0:	6038      	str	r0, [r7, #0]

  if (measuredLevel == 0)
 80010c2:	683b      	ldr	r3, [r7, #0]
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d102      	bne.n	80010ce <SYS_GetBatteryLevel+0x22>
  {
    batteryLevelmV = 0;
 80010c8:	2300      	movs	r3, #0
 80010ca:	80fb      	strh	r3, [r7, #6]
 80010cc:	e016      	b.n	80010fc <SYS_GetBatteryLevel+0x50>
  }
  else
  {
    if ((uint32_t)*VREFINT_CAL_ADDR != (uint32_t)0xFFFFU)
 80010ce:	4b0f      	ldr	r3, [pc, #60]	; (800110c <SYS_GetBatteryLevel+0x60>)
 80010d0:	881b      	ldrh	r3, [r3, #0]
 80010d2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80010d6:	4293      	cmp	r3, r2
 80010d8:	d00b      	beq.n	80010f2 <SYS_GetBatteryLevel+0x46>
    {
      /* Device with Reference voltage calibrated in production:
         use device optimized parameters */
      batteryLevelmV = __LL_ADC_CALC_VREFANALOG_VOLTAGE(measuredLevel,
 80010da:	4b0c      	ldr	r3, [pc, #48]	; (800110c <SYS_GetBatteryLevel+0x60>)
 80010dc:	881b      	ldrh	r3, [r3, #0]
 80010de:	461a      	mov	r2, r3
 80010e0:	f640 43e4 	movw	r3, #3300	; 0xce4
 80010e4:	fb03 f202 	mul.w	r2, r3, r2
 80010e8:	683b      	ldr	r3, [r7, #0]
 80010ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80010ee:	80fb      	strh	r3, [r7, #6]
 80010f0:	e004      	b.n	80010fc <SYS_GetBatteryLevel+0x50>
    }
    else
    {
      /* Device with Reference voltage not calibrated in production:
         use generic parameters */
      batteryLevelmV = (VREFINT_CAL_VREF * 1510) / measuredLevel;
 80010f2:	4a07      	ldr	r2, [pc, #28]	; (8001110 <SYS_GetBatteryLevel+0x64>)
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80010fa:	80fb      	strh	r3, [r7, #6]
    }
  }

  return batteryLevelmV;
 80010fc:	88fb      	ldrh	r3, [r7, #6]
  /* USER CODE BEGIN SYS_GetBatteryLevel_2 */

  /* USER CODE END SYS_GetBatteryLevel_2 */
}
 80010fe:	4618      	mov	r0, r3
 8001100:	3708      	adds	r7, #8
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}
 8001106:	bf00      	nop
 8001108:	b4002000 	.word	0xb4002000
 800110c:	1fff75aa 	.word	0x1fff75aa
 8001110:	004c08d8 	.word	0x004c08d8

08001114 <ADC_ReadChannels>:
/* USER CODE BEGIN PrFD */

/* USER CODE END PrFD */

static uint32_t ADC_ReadChannels(uint32_t channel)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b086      	sub	sp, #24
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ADC_ReadChannels_1 */

  /* USER CODE END ADC_ReadChannels_1 */
  uint32_t ADCxConvertedValues = 0;
 800111c:	2300      	movs	r3, #0
 800111e:	617b      	str	r3, [r7, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001120:	f107 0308 	add.w	r3, r7, #8
 8001124:	2200      	movs	r2, #0
 8001126:	601a      	str	r2, [r3, #0]
 8001128:	605a      	str	r2, [r3, #4]
 800112a:	609a      	str	r2, [r3, #8]

  MX_ADC_Init();
 800112c:	f7ff fec0 	bl	8000eb0 <MX_ADC_Init>

  /* Start Calibration */
  if (HAL_ADCEx_Calibration_Start(&hadc) != HAL_OK)
 8001130:	481a      	ldr	r0, [pc, #104]	; (800119c <ADC_ReadChannels+0x88>)
 8001132:	f002 faf6 	bl	8003722 <HAL_ADCEx_Calibration_Start>
 8001136:	4603      	mov	r3, r0
 8001138:	2b00      	cmp	r3, #0
 800113a:	d001      	beq.n	8001140 <ADC_ReadChannels+0x2c>
  {
    Error_Handler();
 800113c:	f000 fa9a 	bl	8001674 <Error_Handler>
  }

  /* Configure Regular Channel */
  sConfig.Channel = channel;
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	60bb      	str	r3, [r7, #8]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001144:	2300      	movs	r3, #0
 8001146:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8001148:	2300      	movs	r3, #0
 800114a:	613b      	str	r3, [r7, #16]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800114c:	f107 0308 	add.w	r3, r7, #8
 8001150:	4619      	mov	r1, r3
 8001152:	4812      	ldr	r0, [pc, #72]	; (800119c <ADC_ReadChannels+0x88>)
 8001154:	f002 f874 	bl	8003240 <HAL_ADC_ConfigChannel>
 8001158:	4603      	mov	r3, r0
 800115a:	2b00      	cmp	r3, #0
 800115c:	d001      	beq.n	8001162 <ADC_ReadChannels+0x4e>
  {
    Error_Handler();
 800115e:	f000 fa89 	bl	8001674 <Error_Handler>
  }

  if (HAL_ADC_Start(&hadc) != HAL_OK)
 8001162:	480e      	ldr	r0, [pc, #56]	; (800119c <ADC_ReadChannels+0x88>)
 8001164:	f001 ff58 	bl	8003018 <HAL_ADC_Start>
 8001168:	4603      	mov	r3, r0
 800116a:	2b00      	cmp	r3, #0
 800116c:	d001      	beq.n	8001172 <ADC_ReadChannels+0x5e>
  {
    /* Start Error */
    Error_Handler();
 800116e:	f000 fa81 	bl	8001674 <Error_Handler>
  }
  /** Wait for end of conversion */
  HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 8001172:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001176:	4809      	ldr	r0, [pc, #36]	; (800119c <ADC_ReadChannels+0x88>)
 8001178:	f001 ffc6 	bl	8003108 <HAL_ADC_PollForConversion>

  /** Wait for end of conversion */
  HAL_ADC_Stop(&hadc) ;   /* it calls also ADC_Disable() */
 800117c:	4807      	ldr	r0, [pc, #28]	; (800119c <ADC_ReadChannels+0x88>)
 800117e:	f001 ff91 	bl	80030a4 <HAL_ADC_Stop>

  ADCxConvertedValues = HAL_ADC_GetValue(&hadc);
 8001182:	4806      	ldr	r0, [pc, #24]	; (800119c <ADC_ReadChannels+0x88>)
 8001184:	f002 f850 	bl	8003228 <HAL_ADC_GetValue>
 8001188:	6178      	str	r0, [r7, #20]

  HAL_ADC_DeInit(&hadc);
 800118a:	4804      	ldr	r0, [pc, #16]	; (800119c <ADC_ReadChannels+0x88>)
 800118c:	f001 fec8 	bl	8002f20 <HAL_ADC_DeInit>

  return ADCxConvertedValues;
 8001190:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN ADC_ReadChannels_2 */

  /* USER CODE END ADC_ReadChannels_2 */
}
 8001192:	4618      	mov	r0, r3
 8001194:	3718      	adds	r7, #24
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}
 800119a:	bf00      	nop
 800119c:	20001628 	.word	0x20001628

080011a0 <LL_AHB2_GRP1_EnableClock>:
{
 80011a0:	b480      	push	{r7}
 80011a2:	b085      	sub	sp, #20
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80011a8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80011ac:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80011ae:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	4313      	orrs	r3, r2
 80011b6:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80011b8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80011bc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	4013      	ands	r3, r2
 80011c2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80011c4:	68fb      	ldr	r3, [r7, #12]
}
 80011c6:	bf00      	nop
 80011c8:	3714      	adds	r7, #20
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bc80      	pop	{r7}
 80011ce:	4770      	bx	lr

080011d0 <SYS_LED_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t SYS_LED_Init(Sys_Led_TypeDef Led)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b088      	sub	sp, #32
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	4603      	mov	r3, r0
 80011d8:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure = {0};
 80011da:	f107 030c 	add.w	r3, r7, #12
 80011de:	2200      	movs	r2, #0
 80011e0:	601a      	str	r2, [r3, #0]
 80011e2:	605a      	str	r2, [r3, #4]
 80011e4:	609a      	str	r2, [r3, #8]
 80011e6:	60da      	str	r2, [r3, #12]
 80011e8:	611a      	str	r2, [r3, #16]
  /* Enable the GPIO_SYS_LED Clock */
  SYS_LEDx_GPIO_CLK_ENABLE(Led);
 80011ea:	2002      	movs	r0, #2
 80011ec:	f7ff ffd8 	bl	80011a0 <LL_AHB2_GRP1_EnableClock>

  /* Configure the GPIO_SYS_LED pin */
  gpio_init_structure.Pin = SYS_LED_PIN[Led];
 80011f0:	79fb      	ldrb	r3, [r7, #7]
 80011f2:	4a12      	ldr	r2, [pc, #72]	; (800123c <SYS_LED_Init+0x6c>)
 80011f4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80011f8:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode = GPIO_MODE_OUTPUT_PP;
 80011fa:	2301      	movs	r3, #1
 80011fc:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull = GPIO_NOPULL;
 80011fe:	2300      	movs	r3, #0
 8001200:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001202:	2302      	movs	r3, #2
 8001204:	61bb      	str	r3, [r7, #24]

  HAL_GPIO_Init(SYS_LED_PORT[Led], &gpio_init_structure);
 8001206:	79fb      	ldrb	r3, [r7, #7]
 8001208:	4a0d      	ldr	r2, [pc, #52]	; (8001240 <SYS_LED_Init+0x70>)
 800120a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800120e:	f107 020c 	add.w	r2, r7, #12
 8001212:	4611      	mov	r1, r2
 8001214:	4618      	mov	r0, r3
 8001216:	f003 f851 	bl	80042bc <HAL_GPIO_Init>
  HAL_GPIO_WritePin(SYS_LED_PORT[Led], SYS_LED_PIN[Led], GPIO_PIN_RESET);
 800121a:	79fb      	ldrb	r3, [r7, #7]
 800121c:	4a08      	ldr	r2, [pc, #32]	; (8001240 <SYS_LED_Init+0x70>)
 800121e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001222:	79fb      	ldrb	r3, [r7, #7]
 8001224:	4a05      	ldr	r2, [pc, #20]	; (800123c <SYS_LED_Init+0x6c>)
 8001226:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800122a:	2200      	movs	r2, #0
 800122c:	4619      	mov	r1, r3
 800122e:	f003 fa6f 	bl	8004710 <HAL_GPIO_WritePin>

  return 0;
 8001232:	2300      	movs	r3, #0
}
 8001234:	4618      	mov	r0, r3
 8001236:	3720      	adds	r7, #32
 8001238:	46bd      	mov	sp, r7
 800123a:	bd80      	pop	{r7, pc}
 800123c:	0801b150 	.word	0x0801b150
 8001240:	20000000 	.word	0x20000000

08001244 <SYS_LED_On>:

  return 0;
}

int32_t SYS_LED_On(Sys_Led_TypeDef Led)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b082      	sub	sp, #8
 8001248:	af00      	add	r7, sp, #0
 800124a:	4603      	mov	r3, r0
 800124c:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(SYS_LED_PORT[Led], SYS_LED_PIN[Led], GPIO_PIN_SET);
 800124e:	79fb      	ldrb	r3, [r7, #7]
 8001250:	4a07      	ldr	r2, [pc, #28]	; (8001270 <SYS_LED_On+0x2c>)
 8001252:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001256:	79fb      	ldrb	r3, [r7, #7]
 8001258:	4a06      	ldr	r2, [pc, #24]	; (8001274 <SYS_LED_On+0x30>)
 800125a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800125e:	2201      	movs	r2, #1
 8001260:	4619      	mov	r1, r3
 8001262:	f003 fa55 	bl	8004710 <HAL_GPIO_WritePin>

  return 0;
 8001266:	2300      	movs	r3, #0
}
 8001268:	4618      	mov	r0, r3
 800126a:	3708      	adds	r7, #8
 800126c:	46bd      	mov	sp, r7
 800126e:	bd80      	pop	{r7, pc}
 8001270:	20000000 	.word	0x20000000
 8001274:	0801b150 	.word	0x0801b150

08001278 <SYS_LED_Off>:

int32_t SYS_LED_Off(Sys_Led_TypeDef Led)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b082      	sub	sp, #8
 800127c:	af00      	add	r7, sp, #0
 800127e:	4603      	mov	r3, r0
 8001280:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(SYS_LED_PORT[Led], SYS_LED_PIN[Led], GPIO_PIN_RESET);
 8001282:	79fb      	ldrb	r3, [r7, #7]
 8001284:	4a07      	ldr	r2, [pc, #28]	; (80012a4 <SYS_LED_Off+0x2c>)
 8001286:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800128a:	79fb      	ldrb	r3, [r7, #7]
 800128c:	4a06      	ldr	r2, [pc, #24]	; (80012a8 <SYS_LED_Off+0x30>)
 800128e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001292:	2200      	movs	r2, #0
 8001294:	4619      	mov	r1, r3
 8001296:	f003 fa3b 	bl	8004710 <HAL_GPIO_WritePin>

  return 0;
 800129a:	2300      	movs	r3, #0
}
 800129c:	4618      	mov	r0, r3
 800129e:	3708      	adds	r7, #8
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bd80      	pop	{r7, pc}
 80012a4:	20000000 	.word	0x20000000
 80012a8:	0801b150 	.word	0x0801b150

080012ac <SYS_LED_Toggle>:

int32_t SYS_LED_Toggle(Sys_Led_TypeDef Led)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b082      	sub	sp, #8
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	4603      	mov	r3, r0
 80012b4:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(SYS_LED_PORT[Led], SYS_LED_PIN[Led]);
 80012b6:	79fb      	ldrb	r3, [r7, #7]
 80012b8:	4a07      	ldr	r2, [pc, #28]	; (80012d8 <SYS_LED_Toggle+0x2c>)
 80012ba:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80012be:	79fb      	ldrb	r3, [r7, #7]
 80012c0:	4a06      	ldr	r2, [pc, #24]	; (80012dc <SYS_LED_Toggle+0x30>)
 80012c2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80012c6:	4619      	mov	r1, r3
 80012c8:	f003 fa39 	bl	800473e <HAL_GPIO_TogglePin>

  return 0;
 80012cc:	2300      	movs	r3, #0
}
 80012ce:	4618      	mov	r0, r3
 80012d0:	3708      	adds	r7, #8
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	20000000 	.word	0x20000000
 80012dc:	0801b150 	.word	0x0801b150

080012e0 <SYS_PB_Init>:
{
  return (int32_t)HAL_GPIO_ReadPin(SYS_LED_PORT[Led], SYS_LED_PIN[Led]);
}

int32_t SYS_PB_Init(Sys_Button_TypeDef Button, Sys_ButtonMode_TypeDef ButtonMode)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b088      	sub	sp, #32
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	4603      	mov	r3, r0
 80012e8:	460a      	mov	r2, r1
 80012ea:	71fb      	strb	r3, [r7, #7]
 80012ec:	4613      	mov	r3, r2
 80012ee:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef gpio_init_structure = {0};
 80012f0:	f107 030c 	add.w	r3, r7, #12
 80012f4:	2200      	movs	r2, #0
 80012f6:	601a      	str	r2, [r3, #0]
 80012f8:	605a      	str	r2, [r3, #4]
 80012fa:	609a      	str	r2, [r3, #8]
 80012fc:	60da      	str	r2, [r3, #12]
 80012fe:	611a      	str	r2, [r3, #16]
  static SYS_RES_EXTI_LineCallback button_callback[SYS_BUTTONn] = {SYS_BUTTON1_EXTI_Callback, SYS_BUTTON2_EXTI_Callback, SYS_BUTTON3_EXTI_Callback};
  static uint32_t button_interrupt_priority[SYS_BUTTONn] = {SYS_BUTTONx_IT_PRIORITY, SYS_BUTTONx_IT_PRIORITY, SYS_BUTTONx_IT_PRIORITY};
  static const uint32_t button_exti_line[SYS_BUTTONn] = {SYS_BUTTON1_EXTI_LINE, SYS_BUTTON2_EXTI_LINE, SYS_BUTTON3_EXTI_LINE};

  /* Enable the SYS_BUTTON Clock */
  SYS_BUTTONx_GPIO_CLK_ENABLE(Button);
 8001300:	79fb      	ldrb	r3, [r7, #7]
 8001302:	2b00      	cmp	r3, #0
 8001304:	d103      	bne.n	800130e <SYS_PB_Init+0x2e>
 8001306:	2001      	movs	r0, #1
 8001308:	f7ff ff4a 	bl	80011a0 <LL_AHB2_GRP1_EnableClock>
 800130c:	e00c      	b.n	8001328 <SYS_PB_Init+0x48>
 800130e:	79fb      	ldrb	r3, [r7, #7]
 8001310:	2b02      	cmp	r3, #2
 8001312:	d103      	bne.n	800131c <SYS_PB_Init+0x3c>
 8001314:	2001      	movs	r0, #1
 8001316:	f7ff ff43 	bl	80011a0 <LL_AHB2_GRP1_EnableClock>
 800131a:	e005      	b.n	8001328 <SYS_PB_Init+0x48>
 800131c:	79fb      	ldrb	r3, [r7, #7]
 800131e:	2b01      	cmp	r3, #1
 8001320:	d102      	bne.n	8001328 <SYS_PB_Init+0x48>
 8001322:	2004      	movs	r0, #4
 8001324:	f7ff ff3c 	bl	80011a0 <LL_AHB2_GRP1_EnableClock>

  gpio_init_structure.Pin = SYS_BUTTON_PIN[Button];
 8001328:	79fb      	ldrb	r3, [r7, #7]
 800132a:	4a28      	ldr	r2, [pc, #160]	; (80013cc <SYS_PB_Init+0xec>)
 800132c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001330:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8001332:	2301      	movs	r3, #1
 8001334:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001336:	2302      	movs	r3, #2
 8001338:	61bb      	str	r3, [r7, #24]

  if (ButtonMode == SYS_BUTTON_MODE_GPIO)
 800133a:	79bb      	ldrb	r3, [r7, #6]
 800133c:	2b00      	cmp	r3, #0
 800133e:	d10c      	bne.n	800135a <SYS_PB_Init+0x7a>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8001340:	2300      	movs	r3, #0
 8001342:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(SYS_BUTTON_PORT[Button], &gpio_init_structure);
 8001344:	79fb      	ldrb	r3, [r7, #7]
 8001346:	4a22      	ldr	r2, [pc, #136]	; (80013d0 <SYS_PB_Init+0xf0>)
 8001348:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800134c:	f107 020c 	add.w	r2, r7, #12
 8001350:	4611      	mov	r1, r2
 8001352:	4618      	mov	r0, r3
 8001354:	f002 ffb2 	bl	80042bc <HAL_GPIO_Init>
 8001358:	e033      	b.n	80013c2 <SYS_PB_Init+0xe2>
  }
  else /* (ButtonMode == SYS_BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_FALLING;
 800135a:	4b1e      	ldr	r3, [pc, #120]	; (80013d4 <SYS_PB_Init+0xf4>)
 800135c:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(SYS_BUTTON_PORT[Button], &gpio_init_structure);
 800135e:	79fb      	ldrb	r3, [r7, #7]
 8001360:	4a1b      	ldr	r2, [pc, #108]	; (80013d0 <SYS_PB_Init+0xf0>)
 8001362:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001366:	f107 020c 	add.w	r2, r7, #12
 800136a:	4611      	mov	r1, r2
 800136c:	4618      	mov	r0, r3
 800136e:	f002 ffa5 	bl	80042bc <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&sys_hpb_exti[Button], button_exti_line[Button]);
 8001372:	79fb      	ldrb	r3, [r7, #7]
 8001374:	00db      	lsls	r3, r3, #3
 8001376:	4a18      	ldr	r2, [pc, #96]	; (80013d8 <SYS_PB_Init+0xf8>)
 8001378:	1898      	adds	r0, r3, r2
 800137a:	79fb      	ldrb	r3, [r7, #7]
 800137c:	4a17      	ldr	r2, [pc, #92]	; (80013dc <SYS_PB_Init+0xfc>)
 800137e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001382:	4619      	mov	r1, r3
 8001384:	f002 ff87 	bl	8004296 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&sys_hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, button_callback[Button]);
 8001388:	79fb      	ldrb	r3, [r7, #7]
 800138a:	00db      	lsls	r3, r3, #3
 800138c:	4a12      	ldr	r2, [pc, #72]	; (80013d8 <SYS_PB_Init+0xf8>)
 800138e:	1898      	adds	r0, r3, r2
 8001390:	79fb      	ldrb	r3, [r7, #7]
 8001392:	4a13      	ldr	r2, [pc, #76]	; (80013e0 <SYS_PB_Init+0x100>)
 8001394:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001398:	461a      	mov	r2, r3
 800139a:	2100      	movs	r1, #0
 800139c:	f002 ff62 	bl	8004264 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((SYS_BUTTON_IRQn[Button]), button_interrupt_priority[Button], 0x00);
 80013a0:	79fb      	ldrb	r3, [r7, #7]
 80013a2:	4a10      	ldr	r2, [pc, #64]	; (80013e4 <SYS_PB_Init+0x104>)
 80013a4:	56d0      	ldrsb	r0, [r2, r3]
 80013a6:	79fb      	ldrb	r3, [r7, #7]
 80013a8:	4a0f      	ldr	r2, [pc, #60]	; (80013e8 <SYS_PB_Init+0x108>)
 80013aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013ae:	2200      	movs	r2, #0
 80013b0:	4619      	mov	r1, r3
 80013b2:	f002 fb08 	bl	80039c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((SYS_BUTTON_IRQn[Button]));
 80013b6:	79fb      	ldrb	r3, [r7, #7]
 80013b8:	4a0a      	ldr	r2, [pc, #40]	; (80013e4 <SYS_PB_Init+0x104>)
 80013ba:	56d3      	ldrsb	r3, [r2, r3]
 80013bc:	4618      	mov	r0, r3
 80013be:	f002 fb1c 	bl	80039fa <HAL_NVIC_EnableIRQ>
  }

  return 0;
 80013c2:	2300      	movs	r3, #0
}
 80013c4:	4618      	mov	r0, r3
 80013c6:	3720      	adds	r7, #32
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	0801b158 	.word	0x0801b158
 80013d0:	2000000c 	.word	0x2000000c
 80013d4:	10210000 	.word	0x10210000
 80013d8:	2000168c 	.word	0x2000168c
 80013dc:	0801b164 	.word	0x0801b164
 80013e0:	20000018 	.word	0x20000018
 80013e4:	0801b160 	.word	0x0801b160
 80013e8:	20000024 	.word	0x20000024

080013ec <SYS_PB_Callback>:
{
  HAL_EXTI_IRQHandler(&sys_hpb_exti[Button]);
}

__weak void SYS_PB_Callback(Sys_Button_TypeDef Button)
{
 80013ec:	b480      	push	{r7}
 80013ee:	b083      	sub	sp, #12
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	4603      	mov	r3, r0
 80013f4:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered.*/
}
 80013f6:	bf00      	nop
 80013f8:	370c      	adds	r7, #12
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bc80      	pop	{r7}
 80013fe:	4770      	bx	lr

08001400 <SYS_BUTTON1_EXTI_Callback>:

/* USER CODE END EF */

/* Private Functions Definition -----------------------------------------------*/
static void SYS_BUTTON1_EXTI_Callback(void)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	af00      	add	r7, sp, #0
  SYS_PB_Callback(SYS_BUTTON1);
 8001404:	2000      	movs	r0, #0
 8001406:	f7ff fff1 	bl	80013ec <SYS_PB_Callback>
}
 800140a:	bf00      	nop
 800140c:	bd80      	pop	{r7, pc}

0800140e <SYS_BUTTON3_EXTI_Callback>:

static void SYS_BUTTON3_EXTI_Callback(void)
{
 800140e:	b580      	push	{r7, lr}
 8001410:	af00      	add	r7, sp, #0
  SYS_PB_Callback(SYS_BUTTON3);
 8001412:	2001      	movs	r0, #1
 8001414:	f7ff ffea 	bl	80013ec <SYS_PB_Callback>
}
 8001418:	bf00      	nop
 800141a:	bd80      	pop	{r7, pc}

0800141c <SYS_BUTTON2_EXTI_Callback>:

static void SYS_BUTTON2_EXTI_Callback(void)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	af00      	add	r7, sp, #0
  SYS_PB_Callback(SYS_BUTTON2);
 8001420:	2002      	movs	r0, #2
 8001422:	f7ff ffe3 	bl	80013ec <SYS_PB_Callback>
}
 8001426:	bf00      	nop
 8001428:	bd80      	pop	{r7, pc}

0800142a <LL_AHB1_GRP1_EnableClock>:
{
 800142a:	b480      	push	{r7}
 800142c:	b085      	sub	sp, #20
 800142e:	af00      	add	r7, sp, #0
 8001430:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001432:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001436:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001438:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	4313      	orrs	r3, r2
 8001440:	648b      	str	r3, [r1, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001442:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001446:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	4013      	ands	r3, r2
 800144c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800144e:	68fb      	ldr	r3, [r7, #12]
}
 8001450:	bf00      	nop
 8001452:	3714      	adds	r7, #20
 8001454:	46bd      	mov	sp, r7
 8001456:	bc80      	pop	{r7}
 8001458:	4770      	bx	lr

0800145a <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800145a:	b580      	push	{r7, lr}
 800145c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800145e:	2004      	movs	r0, #4
 8001460:	f7ff ffe3 	bl	800142a <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001464:	2001      	movs	r0, #1
 8001466:	f7ff ffe0 	bl	800142a <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 2, 0);
 800146a:	2200      	movs	r2, #0
 800146c:	2102      	movs	r1, #2
 800146e:	200f      	movs	r0, #15
 8001470:	f002 faa9 	bl	80039c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001474:	200f      	movs	r0, #15
 8001476:	f002 fac0 	bl	80039fa <HAL_NVIC_EnableIRQ>

}
 800147a:	bf00      	nop
 800147c:	bd80      	pop	{r7, pc}

0800147e <LL_AHB2_GRP1_EnableClock>:
{
 800147e:	b480      	push	{r7}
 8001480:	b085      	sub	sp, #20
 8001482:	af00      	add	r7, sp, #0
 8001484:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001486:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800148a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800148c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	4313      	orrs	r3, r2
 8001494:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001496:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800149a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	4013      	ands	r3, r2
 80014a0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80014a2:	68fb      	ldr	r3, [r7, #12]
}
 80014a4:	bf00      	nop
 80014a6:	3714      	adds	r7, #20
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bc80      	pop	{r7}
 80014ac:	4770      	bx	lr
	...

080014b0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b086      	sub	sp, #24
 80014b4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014b6:	1d3b      	adds	r3, r7, #4
 80014b8:	2200      	movs	r2, #0
 80014ba:	601a      	str	r2, [r3, #0]
 80014bc:	605a      	str	r2, [r3, #4]
 80014be:	609a      	str	r2, [r3, #8]
 80014c0:	60da      	str	r2, [r3, #12]
 80014c2:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014c4:	2001      	movs	r0, #1
 80014c6:	f7ff ffda 	bl	800147e <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014ca:	2002      	movs	r0, #2
 80014cc:	f7ff ffd7 	bl	800147e <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014d0:	2004      	movs	r0, #4
 80014d2:	f7ff ffd4 	bl	800147e <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED1_Pin|LED2_Pin|DBG3_Pin|DBG2_Pin
 80014d6:	2200      	movs	r2, #0
 80014d8:	f44f 417e 	mov.w	r1, #65024	; 0xfe00
 80014dc:	4826      	ldr	r0, [pc, #152]	; (8001578 <MX_GPIO_Init+0xc8>)
 80014de:	f003 f917 	bl	8004710 <HAL_GPIO_WritePin>
                          |DBG1_Pin|LED3_Pin|DBG4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, RF_CTRL3_Pin|RF_CTRL2_Pin|RF_CTRL1_Pin, GPIO_PIN_RESET);
 80014e2:	2200      	movs	r2, #0
 80014e4:	2138      	movs	r1, #56	; 0x38
 80014e6:	4825      	ldr	r0, [pc, #148]	; (800157c <MX_GPIO_Init+0xcc>)
 80014e8:	f003 f912 	bl	8004710 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|DBG3_Pin|DBG2_Pin
 80014ec:	f44f 437e 	mov.w	r3, #65024	; 0xfe00
 80014f0:	607b      	str	r3, [r7, #4]
                          |DBG1_Pin|LED3_Pin|DBG4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014f2:	2301      	movs	r3, #1
 80014f4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f6:	2300      	movs	r3, #0
 80014f8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014fa:	2300      	movs	r3, #0
 80014fc:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014fe:	1d3b      	adds	r3, r7, #4
 8001500:	4619      	mov	r1, r3
 8001502:	481d      	ldr	r0, [pc, #116]	; (8001578 <MX_GPIO_Init+0xc8>)
 8001504:	f002 feda 	bl	80042bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RF_CTRL3_Pin|RF_CTRL2_Pin|RF_CTRL1_Pin;
 8001508:	2338      	movs	r3, #56	; 0x38
 800150a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800150c:	2301      	movs	r3, #1
 800150e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001510:	2300      	movs	r3, #0
 8001512:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001514:	2300      	movs	r3, #0
 8001516:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001518:	1d3b      	adds	r3, r7, #4
 800151a:	4619      	mov	r1, r3
 800151c:	4817      	ldr	r0, [pc, #92]	; (800157c <MX_GPIO_Init+0xcc>)
 800151e:	f002 fecd 	bl	80042bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = BUT1_Pin|BUT2_Pin;
 8001522:	2303      	movs	r3, #3
 8001524:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001526:	4b16      	ldr	r3, [pc, #88]	; (8001580 <MX_GPIO_Init+0xd0>)
 8001528:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800152a:	2300      	movs	r3, #0
 800152c:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800152e:	1d3b      	adds	r3, r7, #4
 8001530:	4619      	mov	r1, r3
 8001532:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001536:	f002 fec1 	bl	80042bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUT3_Pin;
 800153a:	2340      	movs	r3, #64	; 0x40
 800153c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800153e:	4b10      	ldr	r3, [pc, #64]	; (8001580 <MX_GPIO_Init+0xd0>)
 8001540:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001542:	2300      	movs	r3, #0
 8001544:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(BUT3_GPIO_Port, &GPIO_InitStruct);
 8001546:	1d3b      	adds	r3, r7, #4
 8001548:	4619      	mov	r1, r3
 800154a:	480c      	ldr	r0, [pc, #48]	; (800157c <MX_GPIO_Init+0xcc>)
 800154c:	f002 feb6 	bl	80042bc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001550:	2200      	movs	r2, #0
 8001552:	2100      	movs	r1, #0
 8001554:	2006      	movs	r0, #6
 8001556:	f002 fa36 	bl	80039c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800155a:	2006      	movs	r0, #6
 800155c:	f002 fa4d 	bl	80039fa <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001560:	2200      	movs	r2, #0
 8001562:	2100      	movs	r1, #0
 8001564:	2007      	movs	r0, #7
 8001566:	f002 fa2e 	bl	80039c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800156a:	2007      	movs	r0, #7
 800156c:	f002 fa45 	bl	80039fa <HAL_NVIC_EnableIRQ>

}
 8001570:	bf00      	nop
 8001572:	3718      	adds	r7, #24
 8001574:	46bd      	mov	sp, r7
 8001576:	bd80      	pop	{r7, pc}
 8001578:	48000400 	.word	0x48000400
 800157c:	48000800 	.word	0x48000800
 8001580:	10110000 	.word	0x10110000

08001584 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 8001584:	b480      	push	{r7}
 8001586:	b083      	sub	sp, #12
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 800158c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001590:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001594:	f023 0218 	bic.w	r2, r3, #24
 8001598:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	4313      	orrs	r3, r2
 80015a0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 80015a4:	bf00      	nop
 80015a6:	370c      	adds	r7, #12
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bc80      	pop	{r7}
 80015ac:	4770      	bx	lr

080015ae <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015ae:	b580      	push	{r7, lr}
 80015b0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015b2:	f001 f909 	bl	80027c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015b6:	f000 f807 	bl	80015c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015ba:	f7ff ff79 	bl	80014b0 <MX_GPIO_Init>
  MX_LoRaWAN_Init();
 80015be:	f007 fa87 	bl	8008ad0 <MX_LoRaWAN_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_LoRaWAN_Process();
 80015c2:	f007 fa8d 	bl	8008ae0 <MX_LoRaWAN_Process>
 80015c6:	e7fc      	b.n	80015c2 <main+0x14>

080015c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b09a      	sub	sp, #104	; 0x68
 80015cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015ce:	f107 0320 	add.w	r3, r7, #32
 80015d2:	2248      	movs	r2, #72	; 0x48
 80015d4:	2100      	movs	r1, #0
 80015d6:	4618      	mov	r0, r3
 80015d8:	f019 f95c 	bl	801a894 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015dc:	1d3b      	adds	r3, r7, #4
 80015de:	2200      	movs	r2, #0
 80015e0:	601a      	str	r2, [r3, #0]
 80015e2:	605a      	str	r2, [r3, #4]
 80015e4:	609a      	str	r2, [r3, #8]
 80015e6:	60da      	str	r2, [r3, #12]
 80015e8:	611a      	str	r2, [r3, #16]
 80015ea:	615a      	str	r2, [r3, #20]
 80015ec:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80015ee:	2000      	movs	r0, #0
 80015f0:	f7ff ffc8 	bl	8001584 <LL_RCC_LSE_SetDriveCapability>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80015f4:	4b1e      	ldr	r3, [pc, #120]	; (8001670 <SystemClock_Config+0xa8>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80015fc:	4a1c      	ldr	r2, [pc, #112]	; (8001670 <SystemClock_Config+0xa8>)
 80015fe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001602:	6013      	str	r3, [r2, #0]
 8001604:	4b1a      	ldr	r3, [pc, #104]	; (8001670 <SystemClock_Config+0xa8>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800160c:	603b      	str	r3, [r7, #0]
 800160e:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001610:	2324      	movs	r3, #36	; 0x24
 8001612:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001614:	2381      	movs	r3, #129	; 0x81
 8001616:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001618:	2301      	movs	r3, #1
 800161a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 800161c:	2300      	movs	r3, #0
 800161e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8001620:	23b0      	movs	r3, #176	; 0xb0
 8001622:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001624:	2300      	movs	r3, #0
 8001626:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001628:	f107 0320 	add.w	r3, r7, #32
 800162c:	4618      	mov	r0, r3
 800162e:	f003 fc2b 	bl	8004e88 <HAL_RCC_OscConfig>
 8001632:	4603      	mov	r3, r0
 8001634:	2b00      	cmp	r3, #0
 8001636:	d001      	beq.n	800163c <SystemClock_Config+0x74>
  {
    Error_Handler();
 8001638:	f000 f81c 	bl	8001674 <Error_Handler>
  }
  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 800163c:	234f      	movs	r3, #79	; 0x4f
 800163e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001640:	2300      	movs	r3, #0
 8001642:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001644:	2300      	movs	r3, #0
 8001646:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001648:	2300      	movs	r3, #0
 800164a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800164c:	2300      	movs	r3, #0
 800164e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 8001650:	2300      	movs	r3, #0
 8001652:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001654:	1d3b      	adds	r3, r7, #4
 8001656:	2102      	movs	r1, #2
 8001658:	4618      	mov	r0, r3
 800165a:	f003 ffaf 	bl	80055bc <HAL_RCC_ClockConfig>
 800165e:	4603      	mov	r3, r0
 8001660:	2b00      	cmp	r3, #0
 8001662:	d001      	beq.n	8001668 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8001664:	f000 f806 	bl	8001674 <Error_Handler>
  }
}
 8001668:	bf00      	nop
 800166a:	3768      	adds	r7, #104	; 0x68
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}
 8001670:	58000400 	.word	0x58000400

08001674 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001674:	b480      	push	{r7}
 8001676:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001678:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800167a:	e7fe      	b.n	800167a <Error_Handler+0x6>

0800167c <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 800167c:	b480      	push	{r7}
 800167e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8001680:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001684:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001688:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800168c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001690:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8001694:	bf00      	nop
 8001696:	46bd      	mov	sp, r7
 8001698:	bc80      	pop	{r7}
 800169a:	4770      	bx	lr

0800169c <LL_APB1_GRP1_EnableClock>:
{
 800169c:	b480      	push	{r7}
 800169e:	b085      	sub	sp, #20
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 80016a4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80016a8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80016aa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	4313      	orrs	r3, r2
 80016b2:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80016b4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80016b8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	4013      	ands	r3, r2
 80016be:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80016c0:	68fb      	ldr	r3, [r7, #12]
}
 80016c2:	bf00      	nop
 80016c4:	3714      	adds	r7, #20
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bc80      	pop	{r7}
 80016ca:	4770      	bx	lr

080016cc <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b08c      	sub	sp, #48	; 0x30
 80016d0:	af00      	add	r7, sp, #0
  RTC_AlarmTypeDef sAlarm = {0};
 80016d2:	1d3b      	adds	r3, r7, #4
 80016d4:	222c      	movs	r2, #44	; 0x2c
 80016d6:	2100      	movs	r1, #0
 80016d8:	4618      	mov	r0, r3
 80016da:	f019 f8db 	bl	801a894 <memset>

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80016de:	4b22      	ldr	r3, [pc, #136]	; (8001768 <MX_RTC_Init+0x9c>)
 80016e0:	4a22      	ldr	r2, [pc, #136]	; (800176c <MX_RTC_Init+0xa0>)
 80016e2:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_PREDIV_A;
 80016e4:	4b20      	ldr	r3, [pc, #128]	; (8001768 <MX_RTC_Init+0x9c>)
 80016e6:	221f      	movs	r2, #31
 80016e8:	609a      	str	r2, [r3, #8]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80016ea:	4b1f      	ldr	r3, [pc, #124]	; (8001768 <MX_RTC_Init+0x9c>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80016f0:	4b1d      	ldr	r3, [pc, #116]	; (8001768 <MX_RTC_Init+0x9c>)
 80016f2:	2200      	movs	r2, #0
 80016f4:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80016f6:	4b1c      	ldr	r3, [pc, #112]	; (8001768 <MX_RTC_Init+0x9c>)
 80016f8:	2200      	movs	r2, #0
 80016fa:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80016fc:	4b1a      	ldr	r3, [pc, #104]	; (8001768 <MX_RTC_Init+0x9c>)
 80016fe:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001702:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8001704:	4b18      	ldr	r3, [pc, #96]	; (8001768 <MX_RTC_Init+0x9c>)
 8001706:	2200      	movs	r2, #0
 8001708:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_ONLY;
 800170a:	4b17      	ldr	r3, [pc, #92]	; (8001768 <MX_RTC_Init+0x9c>)
 800170c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001710:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001712:	4815      	ldr	r0, [pc, #84]	; (8001768 <MX_RTC_Init+0x9c>)
 8001714:	f004 fc30 	bl	8005f78 <HAL_RTC_Init>
 8001718:	4603      	mov	r3, r0
 800171a:	2b00      	cmp	r3, #0
 800171c:	d001      	beq.n	8001722 <MX_RTC_Init+0x56>
  {
    Error_Handler();
 800171e:	f7ff ffa9 	bl	8001674 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  if (HAL_RTCEx_SetSSRU_IT(&hrtc) != HAL_OK)
 8001722:	4811      	ldr	r0, [pc, #68]	; (8001768 <MX_RTC_Init+0x9c>)
 8001724:	f004 ff0a 	bl	800653c <HAL_RTCEx_SetSSRU_IT>
 8001728:	4603      	mov	r3, r0
 800172a:	2b00      	cmp	r3, #0
 800172c:	d001      	beq.n	8001732 <MX_RTC_Init+0x66>
  {
    Error_Handler();
 800172e:	f7ff ffa1 	bl	8001674 <Error_Handler>
  }
  /** Enable the Alarm A
  */
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8001732:	2300      	movs	r3, #0
 8001734:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8001736:	2300      	movs	r3, #0
 8001738:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 800173a:	2300      	movs	r3, #0
 800173c:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 800173e:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8001742:	61fb      	str	r3, [r7, #28]
  sAlarm.Alarm = RTC_ALARM_A;
 8001744:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001748:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 800174a:	1d3b      	adds	r3, r7, #4
 800174c:	2201      	movs	r2, #1
 800174e:	4619      	mov	r1, r3
 8001750:	4805      	ldr	r0, [pc, #20]	; (8001768 <MX_RTC_Init+0x9c>)
 8001752:	f004 fc8b 	bl	800606c <HAL_RTC_SetAlarm_IT>
 8001756:	4603      	mov	r3, r0
 8001758:	2b00      	cmp	r3, #0
 800175a:	d001      	beq.n	8001760 <MX_RTC_Init+0x94>
  {
    Error_Handler();
 800175c:	f7ff ff8a 	bl	8001674 <Error_Handler>
  }

}
 8001760:	bf00      	nop
 8001762:	3730      	adds	r7, #48	; 0x30
 8001764:	46bd      	mov	sp, r7
 8001766:	bd80      	pop	{r7, pc}
 8001768:	200016a4 	.word	0x200016a4
 800176c:	40002800 	.word	0x40002800

08001770 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b090      	sub	sp, #64	; 0x40
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001778:	f107 0308 	add.w	r3, r7, #8
 800177c:	2238      	movs	r2, #56	; 0x38
 800177e:	2100      	movs	r1, #0
 8001780:	4618      	mov	r0, r3
 8001782:	f019 f887 	bl	801a894 <memset>
  if(rtcHandle->Instance==RTC)
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	4a16      	ldr	r2, [pc, #88]	; (80017e4 <HAL_RTC_MspInit+0x74>)
 800178c:	4293      	cmp	r3, r2
 800178e:	d125      	bne.n	80017dc <HAL_RTC_MspInit+0x6c>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001790:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001794:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001796:	f44f 7380 	mov.w	r3, #256	; 0x100
 800179a:	63fb      	str	r3, [r7, #60]	; 0x3c

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800179c:	f107 0308 	add.w	r3, r7, #8
 80017a0:	4618      	mov	r0, r3
 80017a2:	f004 facf 	bl	8005d44 <HAL_RCCEx_PeriphCLKConfig>
 80017a6:	4603      	mov	r3, r0
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d001      	beq.n	80017b0 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 80017ac:	f7ff ff62 	bl	8001674 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80017b0:	f7ff ff64 	bl	800167c <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 80017b4:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80017b8:	f7ff ff70 	bl	800169c <LL_APB1_GRP1_EnableClock>

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(TAMP_STAMP_LSECSS_SSRU_IRQn, 0, 0);
 80017bc:	2200      	movs	r2, #0
 80017be:	2100      	movs	r1, #0
 80017c0:	2002      	movs	r0, #2
 80017c2:	f002 f900 	bl	80039c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TAMP_STAMP_LSECSS_SSRU_IRQn);
 80017c6:	2002      	movs	r0, #2
 80017c8:	f002 f917 	bl	80039fa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 80017cc:	2200      	movs	r2, #0
 80017ce:	2100      	movs	r1, #0
 80017d0:	202a      	movs	r0, #42	; 0x2a
 80017d2:	f002 f8f8 	bl	80039c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 80017d6:	202a      	movs	r0, #42	; 0x2a
 80017d8:	f002 f90f 	bl	80039fa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80017dc:	bf00      	nop
 80017de:	3740      	adds	r7, #64	; 0x40
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}
 80017e4:	40002800 	.word	0x40002800

080017e8 <LL_PWR_ClearFlag_C1STOP_C1STB>:
  * @brief  Clear standby and stop flags for CPU1
  * @rmtoll EXTSCR       C1CSSF        LL_PWR_ClearFlag_C1STOP_C1STB
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_C1STOP_C1STB(void)
{
 80017e8:	b480      	push	{r7}
 80017ea:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->EXTSCR, PWR_EXTSCR_C1CSSF);
 80017ec:	4b03      	ldr	r3, [pc, #12]	; (80017fc <LL_PWR_ClearFlag_C1STOP_C1STB+0x14>)
 80017ee:	2201      	movs	r2, #1
 80017f0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
}
 80017f4:	bf00      	nop
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bc80      	pop	{r7}
 80017fa:	4770      	bx	lr
 80017fc:	58000400 	.word	0x58000400

08001800 <PWR_EnterOffMode>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void PWR_EnterOffMode(void)
{
 8001800:	b480      	push	{r7}
 8001802:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterOffMode_1 */

  /* USER CODE END EnterOffMode_1 */
}
 8001804:	bf00      	nop
 8001806:	46bd      	mov	sp, r7
 8001808:	bc80      	pop	{r7}
 800180a:	4770      	bx	lr

0800180c <PWR_ExitOffMode>:

void PWR_ExitOffMode(void)
{
 800180c:	b480      	push	{r7}
 800180e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitOffMode_1 */

  /* USER CODE END ExitOffMode_1 */
}
 8001810:	bf00      	nop
 8001812:	46bd      	mov	sp, r7
 8001814:	bc80      	pop	{r7}
 8001816:	4770      	bx	lr

08001818 <PWR_EnterStopMode>:

void PWR_EnterStopMode(void)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterStopMode_1 */

  /* USER CODE END EnterStopMode_1 */
  /* Suspend sysTick : work around for degugger problem in dual core (tickets 71085,  72038, 71087 ) */
  HAL_SuspendTick();
 800181c:	f001 f806 	bl	800282c <HAL_SuspendTick>
  /* Clear Status Flag before entering STOP/STANDBY Mode */
  LL_PWR_ClearFlag_C1STOP_C1STB();
 8001820:	f7ff ffe2 	bl	80017e8 <LL_PWR_ClearFlag_C1STOP_C1STB>

  /* USER CODE BEGIN EnterStopMode_2 */

  /* USER CODE END EnterStopMode_2 */
  HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
 8001824:	2001      	movs	r0, #1
 8001826:	f003 f84d 	bl	80048c4 <HAL_PWREx_EnterSTOP2Mode>
  /* USER CODE BEGIN EnterStopMode_3 */

  /* USER CODE END EnterStopMode_3 */
}
 800182a:	bf00      	nop
 800182c:	bd80      	pop	{r7, pc}

0800182e <PWR_ExitStopMode>:

void PWR_ExitStopMode(void)
{
 800182e:	b580      	push	{r7, lr}
 8001830:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitStopMode_1 */

  /* USER CODE END ExitStopMode_1 */
  /* Resume sysTick : work around for degugger problem in dual core */
  HAL_ResumeTick();
 8001832:	f001 f809 	bl	8002848 <HAL_ResumeTick>
    ADC interface
    DAC interface USARTx, TIMx, i2Cx, SPIx
    SRAM ctrls, DMAx, DMAMux, AES, RNG, HSEM  */

  /* Resume not retained USARTx and DMA */
  vcom_Resume();
 8001836:	f000 ff2d 	bl	8002694 <vcom_Resume>
  /* USER CODE BEGIN ExitStopMode_2 */

  /* USER CODE END ExitStopMode_2 */
}
 800183a:	bf00      	nop
 800183c:	bd80      	pop	{r7, pc}

0800183e <PWR_EnterSleepMode>:

void PWR_EnterSleepMode(void)
{
 800183e:	b580      	push	{r7, lr}
 8001840:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterSleepMode_1 */

  /* USER CODE END EnterSleepMode_1 */
  /* Suspend sysTick */
  HAL_SuspendTick();
 8001842:	f000 fff3 	bl	800282c <HAL_SuspendTick>
  /* USER CODE BEGIN EnterSleepMode_2 */

  /* USER CODE END EnterSleepMode_2 */
  HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8001846:	2101      	movs	r1, #1
 8001848:	2000      	movs	r0, #0
 800184a:	f002 ffb7 	bl	80047bc <HAL_PWR_EnterSLEEPMode>
  /* USER CODE BEGIN EnterSleepMode_3 */

  /* USER CODE END EnterSleepMode_3 */
}
 800184e:	bf00      	nop
 8001850:	bd80      	pop	{r7, pc}

08001852 <PWR_ExitSleepMode>:

void PWR_ExitSleepMode(void)
{
 8001852:	b580      	push	{r7, lr}
 8001854:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitSleepMode_1 */

  /* USER CODE END ExitSleepMode_1 */
  /* Suspend sysTick */
  HAL_ResumeTick();
 8001856:	f000 fff7 	bl	8002848 <HAL_ResumeTick>

  /* USER CODE BEGIN ExitSleepMode_2 */

  /* USER CODE END ExitSleepMode_2 */
}
 800185a:	bf00      	nop
 800185c:	bd80      	pop	{r7, pc}

0800185e <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800185e:	b480      	push	{r7}
 8001860:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001862:	bf00      	nop
 8001864:	46bd      	mov	sp, r7
 8001866:	bc80      	pop	{r7}
 8001868:	4770      	bx	lr

0800186a <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800186a:	b480      	push	{r7}
 800186c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800186e:	e7fe      	b.n	800186e <NMI_Handler+0x4>

08001870 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001870:	b480      	push	{r7}
 8001872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001874:	e7fe      	b.n	8001874 <HardFault_Handler+0x4>

08001876 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001876:	b480      	push	{r7}
 8001878:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800187a:	e7fe      	b.n	800187a <MemManage_Handler+0x4>

0800187c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800187c:	b480      	push	{r7}
 800187e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001880:	e7fe      	b.n	8001880 <BusFault_Handler+0x4>

08001882 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001882:	b480      	push	{r7}
 8001884:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001886:	e7fe      	b.n	8001886 <UsageFault_Handler+0x4>

08001888 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001888:	b480      	push	{r7}
 800188a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800188c:	bf00      	nop
 800188e:	46bd      	mov	sp, r7
 8001890:	bc80      	pop	{r7}
 8001892:	4770      	bx	lr

08001894 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001894:	b480      	push	{r7}
 8001896:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001898:	bf00      	nop
 800189a:	46bd      	mov	sp, r7
 800189c:	bc80      	pop	{r7}
 800189e:	4770      	bx	lr

080018a0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018a0:	b480      	push	{r7}
 80018a2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018a4:	bf00      	nop
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bc80      	pop	{r7}
 80018aa:	4770      	bx	lr

080018ac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018b0:	f000 ffaa 	bl	8002808 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018b4:	bf00      	nop
 80018b6:	bd80      	pop	{r7, pc}

080018b8 <TAMP_STAMP_LSECSS_SSRU_IRQHandler>:

/**
  * @brief This function handles RTC Tamper, RTC TimeStamp, LSECSS and RTC SSRU Interrupts.
  */
void TAMP_STAMP_LSECSS_SSRU_IRQHandler(void)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 0 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 0 */
  HAL_RTCEx_SSRUIRQHandler(&hrtc);
 80018bc:	4802      	ldr	r0, [pc, #8]	; (80018c8 <TAMP_STAMP_LSECSS_SSRU_IRQHandler+0x10>)
 80018be:	f004 fe79 	bl	80065b4 <HAL_RTCEx_SSRUIRQHandler>
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 1 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 1 */
}
 80018c2:	bf00      	nop
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	200016a4 	.word	0x200016a4

080018cc <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI Line 0 Interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80018d0:	2001      	movs	r0, #1
 80018d2:	f002 ff4d 	bl	8004770 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80018d6:	bf00      	nop
 80018d8:	bd80      	pop	{r7, pc}

080018da <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI Line 1 Interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80018da:	b580      	push	{r7, lr}
 80018dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 80018de:	2002      	movs	r0, #2
 80018e0:	f002 ff46 	bl	8004770 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80018e4:	bf00      	nop
 80018e6:	bd80      	pop	{r7, pc}

080018e8 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 5 Interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80018ec:	4802      	ldr	r0, [pc, #8]	; (80018f8 <DMA1_Channel5_IRQHandler+0x10>)
 80018ee:	f002 fb1b 	bl	8003f28 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80018f2:	bf00      	nop
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	200016e8 	.word	0x200016e8

080018fc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 Interrupt.
  */
void USART2_IRQHandler(void)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001900:	4802      	ldr	r0, [pc, #8]	; (800190c <USART2_IRQHandler+0x10>)
 8001902:	f005 fc71 	bl	80071e8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001906:	bf00      	nop
 8001908:	bd80      	pop	{r7, pc}
 800190a:	bf00      	nop
 800190c:	20001748 	.word	0x20001748

08001910 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC Alarms (A and B) Interrupt.
  */
void RTC_Alarm_IRQHandler(void)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8001914:	4802      	ldr	r0, [pc, #8]	; (8001920 <RTC_Alarm_IRQHandler+0x10>)
 8001916:	f004 fcfd 	bl	8006314 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 800191a:	bf00      	nop
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	200016a4 	.word	0x200016a4

08001924 <SUBGHZ_Radio_IRQHandler>:

/**
  * @brief This function handles SUBGHZ Radio Interrupt.
  */
void SUBGHZ_Radio_IRQHandler(void)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 0 */

  /* USER CODE END SUBGHZ_Radio_IRQn 0 */
  HAL_SUBGHZ_IRQHandler(&hsubghz);
 8001928:	4802      	ldr	r0, [pc, #8]	; (8001934 <SUBGHZ_Radio_IRQHandler+0x10>)
 800192a:	f005 f9ab 	bl	8006c84 <HAL_SUBGHZ_IRQHandler>
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 1 */

  /* USER CODE END SUBGHZ_Radio_IRQn 1 */
}
 800192e:	bf00      	nop
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	200016dc 	.word	0x200016dc

08001938 <LL_APB3_GRP1_EnableClock>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
 8001938:	b480      	push	{r7}
 800193a:	b085      	sub	sp, #20
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 8001940:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001944:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001946:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	4313      	orrs	r3, r2
 800194e:	664b      	str	r3, [r1, #100]	; 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 8001950:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001954:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	4013      	ands	r3, r2
 800195a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800195c:	68fb      	ldr	r3, [r7, #12]
}
 800195e:	bf00      	nop
 8001960:	3714      	adds	r7, #20
 8001962:	46bd      	mov	sp, r7
 8001964:	bc80      	pop	{r7}
 8001966:	4770      	bx	lr

08001968 <MX_SUBGHZ_Init>:

SUBGHZ_HandleTypeDef hsubghz;

/* SUBGHZ init function */
void MX_SUBGHZ_Init(void)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	af00      	add	r7, sp, #0

  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 800196c:	4b06      	ldr	r3, [pc, #24]	; (8001988 <MX_SUBGHZ_Init+0x20>)
 800196e:	2208      	movs	r2, #8
 8001970:	601a      	str	r2, [r3, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 8001972:	4805      	ldr	r0, [pc, #20]	; (8001988 <MX_SUBGHZ_Init+0x20>)
 8001974:	f004 ff0a 	bl	800678c <HAL_SUBGHZ_Init>
 8001978:	4603      	mov	r3, r0
 800197a:	2b00      	cmp	r3, #0
 800197c:	d001      	beq.n	8001982 <MX_SUBGHZ_Init+0x1a>
  {
    Error_Handler();
 800197e:	f7ff fe79 	bl	8001674 <Error_Handler>
  }

}
 8001982:	bf00      	nop
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	200016dc 	.word	0x200016dc

0800198c <HAL_SUBGHZ_MspInit>:

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b082      	sub	sp, #8
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN SUBGHZ_MspInit 0 */

  /* USER CODE END SUBGHZ_MspInit 0 */
    /* SUBGHZ clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();
 8001994:	2001      	movs	r0, #1
 8001996:	f7ff ffcf 	bl	8001938 <LL_APB3_GRP1_EnableClock>

    /* SUBGHZ interrupt Init */
    HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 0, 0);
 800199a:	2200      	movs	r2, #0
 800199c:	2100      	movs	r1, #0
 800199e:	2032      	movs	r0, #50	; 0x32
 80019a0:	f002 f811 	bl	80039c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 80019a4:	2032      	movs	r0, #50	; 0x32
 80019a6:	f002 f828 	bl	80039fa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */
}
 80019aa:	bf00      	nop
 80019ac:	3708      	adds	r7, #8
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd80      	pop	{r7, pc}

080019b2 <LL_RCC_SetClkAfterWakeFromStop>:
{
 80019b2:	b480      	push	{r7}
 80019b4:	b083      	sub	sp, #12
 80019b6:	af00      	add	r7, sp, #0
 80019b8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 80019ba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80019be:	689b      	ldr	r3, [r3, #8]
 80019c0:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80019c4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	4313      	orrs	r3, r2
 80019cc:	608b      	str	r3, [r1, #8]
}
 80019ce:	bf00      	nop
 80019d0:	370c      	adds	r7, #12
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bc80      	pop	{r7}
 80019d6:	4770      	bx	lr

080019d8 <LL_AHB2_GRP1_EnableClock>:
{
 80019d8:	b480      	push	{r7}
 80019da:	b085      	sub	sp, #20
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80019e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80019e4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80019e6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	4313      	orrs	r3, r2
 80019ee:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80019f0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80019f4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	4013      	ands	r3, r2
 80019fa:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80019fc:	68fb      	ldr	r3, [r7, #12]
}
 80019fe:	bf00      	nop
 8001a00:	3714      	adds	r7, #20
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bc80      	pop	{r7}
 8001a06:	4770      	bx	lr

08001a08 <LL_AHB2_GRP1_DisableClock>:
{
 8001a08:	b480      	push	{r7}
 8001a0a:	b083      	sub	sp, #12
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->AHB2ENR, Periphs);
 8001a10:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a14:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	43db      	mvns	r3, r3
 8001a1a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001a1e:	4013      	ands	r3, r2
 8001a20:	64cb      	str	r3, [r1, #76]	; 0x4c
}
 8001a22:	bf00      	nop
 8001a24:	370c      	adds	r7, #12
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bc80      	pop	{r7}
 8001a2a:	4770      	bx	lr

08001a2c <LL_FLASH_GetUDN>:
/**
  * @brief  Return the Unique Device Number
  * @retval Values between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID64_BASE)));
 8001a30:	4b02      	ldr	r3, [pc, #8]	; (8001a3c <LL_FLASH_GetUDN+0x10>)
 8001a32:	681b      	ldr	r3, [r3, #0]
}
 8001a34:	4618      	mov	r0, r3
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bc80      	pop	{r7}
 8001a3a:	4770      	bx	lr
 8001a3c:	1fff7580 	.word	0x1fff7580

08001a40 <LL_FLASH_GetDeviceID>:
  * @brief  Return the Device ID
  *         For STM32WLxxxx devices, the device ID is 0x15
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x15)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 8001a40:	b480      	push	{r7}
 8001a42:	af00      	add	r7, sp, #0
  return ((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 8001a44:	4b03      	ldr	r3, [pc, #12]	; (8001a54 <LL_FLASH_GetDeviceID+0x14>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	b2db      	uxtb	r3, r3
}
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bc80      	pop	{r7}
 8001a50:	4770      	bx	lr
 8001a52:	bf00      	nop
 8001a54:	1fff7584 	.word	0x1fff7584

08001a58 <LL_FLASH_GetSTCompanyID>:
  * @brief  Return the ST Company ID
  * @note   For STM32WLxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	af00      	add	r7, sp, #0
  return (((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 8001a5c:	4b03      	ldr	r3, [pc, #12]	; (8001a6c <LL_FLASH_GetSTCompanyID+0x14>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	0a1b      	lsrs	r3, r3, #8
}
 8001a62:	4618      	mov	r0, r3
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bc80      	pop	{r7}
 8001a68:	4770      	bx	lr
 8001a6a:	bf00      	nop
 8001a6c:	1fff7584 	.word	0x1fff7584

08001a70 <SystemApp_Init>:
  * @brief initialises the system (dbg pins, trace, mbmux, systiemr, LPM, ...)
  * @param none
  * @retval  none
  */
void SystemApp_Init(void)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SystemApp_Init_1 */

  /* USER CODE END SystemApp_Init_1 */

  /* Ensure that MSI is wake-up system clock */
  __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(RCC_STOP_WAKEUPCLOCK_MSI);
 8001a74:	2000      	movs	r0, #0
 8001a76:	f7ff ff9c 	bl	80019b2 <LL_RCC_SetClkAfterWakeFromStop>
  /*Initialises timer and RTC*/
  UTIL_TIMER_Init();
 8001a7a:	f018 f9d7 	bl	8019e2c <UTIL_TIMER_Init>

  Gpio_PreInit();
 8001a7e:	f000 f923 	bl	8001cc8 <Gpio_PreInit>

  /* Configure the debug mode*/
  DBG_Init();
 8001a82:	f000 f9c8 	bl	8001e16 <DBG_Init>

  /*Initialize the terminal */
  UTIL_ADV_TRACE_Init();
 8001a86:	f018 fc5d 	bl	801a344 <UTIL_ADV_TRACE_Init>
  UTIL_ADV_TRACE_RegisterTimeStampFunction(TimestampNow);
 8001a8a:	4809      	ldr	r0, [pc, #36]	; (8001ab0 <SystemApp_Init+0x40>)
 8001a8c:	f018 fcf8 	bl	801a480 <UTIL_ADV_TRACE_RegisterTimeStampFunction>

  /*Set verbose LEVEL*/
  UTIL_ADV_TRACE_SetVerboseLevel(VERBOSE_LEVEL);
 8001a90:	2002      	movs	r0, #2
 8001a92:	f018 fd03 	bl	801a49c <UTIL_ADV_TRACE_SetVerboseLevel>
  /*Initialize the temperature and Battery measurement services */
  SYS_InitMeasurement();
 8001a96:	f7ff fa81 	bl	8000f9c <SYS_InitMeasurement>

  /*Initialize the Sensors */
  EnvSensors_Init();
 8001a9a:	f000 fa09 	bl	8001eb0 <EnvSensors_Init>

  /*Init low power manager*/
  UTIL_LPM_Init();
 8001a9e:	f017 fc1b 	bl	80192d8 <UTIL_LPM_Init>
  /* Disable Stand-by mode */
  UTIL_LPM_SetOffMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 8001aa2:	2101      	movs	r1, #1
 8001aa4:	2001      	movs	r0, #1
 8001aa6:	f017 fc55 	bl	8019354 <UTIL_LPM_SetOffMode>
#error LOW_POWER_DISABLE not defined
#endif /* LOW_POWER_DISABLE */
  /* USER CODE BEGIN SystemApp_Init_2 */

  /* USER CODE END SystemApp_Init_2 */
}
 8001aaa:	bf00      	nop
 8001aac:	bd80      	pop	{r7, pc}
 8001aae:	bf00      	nop
 8001ab0:	08001c89 	.word	0x08001c89

08001ab4 <UTIL_SEQ_Idle>:
  * @brief redefines __weak function in stm32_seq.c such to enter low power
  * @param none
  * @retval  none
  */
void UTIL_SEQ_Idle(void)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_SEQ_Idle_1 */

  /* USER CODE END UTIL_SEQ_Idle_1 */
  UTIL_LPM_EnterLowPower();
 8001ab8:	f017 fc7a 	bl	80193b0 <UTIL_LPM_EnterLowPower>
  /* USER CODE BEGIN UTIL_SEQ_Idle_2 */

  /* USER CODE END UTIL_SEQ_Idle_2 */
}
 8001abc:	bf00      	nop
 8001abe:	bd80      	pop	{r7, pc}

08001ac0 <GetBatteryLevel>:

uint8_t GetBatteryLevel(void)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b084      	sub	sp, #16
 8001ac4:	af02      	add	r7, sp, #8
  uint8_t batteryLevel = 0;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN GetBatteryLevel_0 */

  /* USER CODE END GetBatteryLevel_0 */

  batteryLevelmV = (uint16_t) SYS_GetBatteryLevel();
 8001aca:	f7ff faef 	bl	80010ac <SYS_GetBatteryLevel>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	80bb      	strh	r3, [r7, #4]

  /* Convert batterey level from mV to linea scale: 1 (very low) to 254 (fully charged) */
  if (batteryLevelmV > VDD_BAT)
 8001ad2:	88bb      	ldrh	r3, [r7, #4]
 8001ad4:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001ad8:	4293      	cmp	r3, r2
 8001ada:	d902      	bls.n	8001ae2 <GetBatteryLevel+0x22>
  {
    batteryLevel = LORAWAN_MAX_BAT;
 8001adc:	23fe      	movs	r3, #254	; 0xfe
 8001ade:	71fb      	strb	r3, [r7, #7]
 8001ae0:	e014      	b.n	8001b0c <GetBatteryLevel+0x4c>
  }
  else if (batteryLevelmV < VDD_MIN)
 8001ae2:	88bb      	ldrh	r3, [r7, #4]
 8001ae4:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 8001ae8:	d202      	bcs.n	8001af0 <GetBatteryLevel+0x30>
  {
    batteryLevel = 0;
 8001aea:	2300      	movs	r3, #0
 8001aec:	71fb      	strb	r3, [r7, #7]
 8001aee:	e00d      	b.n	8001b0c <GetBatteryLevel+0x4c>
  }
  else
  {
    batteryLevel = (((uint32_t)(batteryLevelmV - VDD_MIN) * LORAWAN_MAX_BAT) / (VDD_BAT - VDD_MIN));
 8001af0:	88bb      	ldrh	r3, [r7, #4]
 8001af2:	f5a3 63e1 	sub.w	r3, r3, #1800	; 0x708
 8001af6:	461a      	mov	r2, r3
 8001af8:	4613      	mov	r3, r2
 8001afa:	01db      	lsls	r3, r3, #7
 8001afc:	1a9b      	subs	r3, r3, r2
 8001afe:	005b      	lsls	r3, r3, #1
 8001b00:	461a      	mov	r2, r3
 8001b02:	4b09      	ldr	r3, [pc, #36]	; (8001b28 <GetBatteryLevel+0x68>)
 8001b04:	fba3 2302 	umull	r2, r3, r3, r2
 8001b08:	09db      	lsrs	r3, r3, #7
 8001b0a:	71fb      	strb	r3, [r7, #7]
  }

  APP_LOG(TS_ON, VLEVEL_M, "VDDA= %d\r\n", batteryLevel);
 8001b0c:	79fb      	ldrb	r3, [r7, #7]
 8001b0e:	9300      	str	r3, [sp, #0]
 8001b10:	4b06      	ldr	r3, [pc, #24]	; (8001b2c <GetBatteryLevel+0x6c>)
 8001b12:	2201      	movs	r2, #1
 8001b14:	2100      	movs	r1, #0
 8001b16:	2002      	movs	r0, #2
 8001b18:	f018 fc30 	bl	801a37c <UTIL_ADV_TRACE_COND_FSend>

  /* USER CODE BEGIN GetBatteryLevel_2 */

  /* USER CODE END GetBatteryLevel_2 */

  return batteryLevel;  /* 1 (very low) to 254 (fully charged) */
 8001b1c:	79fb      	ldrb	r3, [r7, #7]
}
 8001b1e:	4618      	mov	r0, r3
 8001b20:	3708      	adds	r7, #8
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bd80      	pop	{r7, pc}
 8001b26:	bf00      	nop
 8001b28:	1b4e81b5 	.word	0x1b4e81b5
 8001b2c:	0801a9d4 	.word	0x0801a9d4

08001b30 <GetTemperatureLevel>:

uint16_t GetTemperatureLevel(void)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b082      	sub	sp, #8
 8001b34:	af00      	add	r7, sp, #0
  uint16_t temperatureLevel = 0;
 8001b36:	2300      	movs	r3, #0
 8001b38:	80fb      	strh	r3, [r7, #6]

  temperatureLevel = (uint16_t)(SYS_GetTemperatureLevel() / 256);
 8001b3a:	f7ff fa3d 	bl	8000fb8 <SYS_GetTemperatureLevel>
 8001b3e:	4603      	mov	r3, r0
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	da00      	bge.n	8001b46 <GetTemperatureLevel+0x16>
 8001b44:	33ff      	adds	r3, #255	; 0xff
 8001b46:	121b      	asrs	r3, r3, #8
 8001b48:	b21b      	sxth	r3, r3
 8001b4a:	80fb      	strh	r3, [r7, #6]
  /* USER CODE BEGIN GetTemperatureLevel */

  /* USER CODE END GetTemperatureLevel */
  return temperatureLevel;
 8001b4c:	88fb      	ldrh	r3, [r7, #6]
}
 8001b4e:	4618      	mov	r0, r3
 8001b50:	3708      	adds	r7, #8
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}

08001b56 <GetUniqueId>:

void GetUniqueId(uint8_t *id)
{
 8001b56:	b590      	push	{r4, r7, lr}
 8001b58:	b087      	sub	sp, #28
 8001b5a:	af00      	add	r7, sp, #0
 8001b5c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GetUniqueId_1 */

  /* USER CODE END GetUniqueId_1 */
  uint32_t val = 0;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	617b      	str	r3, [r7, #20]
  val = LL_FLASH_GetUDN();
 8001b62:	f7ff ff63 	bl	8001a2c <LL_FLASH_GetUDN>
 8001b66:	6178      	str	r0, [r7, #20]
  if (val == 0xFFFFFFFF)  /* Normally this should not happen */
 8001b68:	697b      	ldr	r3, [r7, #20]
 8001b6a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001b6e:	d138      	bne.n	8001be2 <GetUniqueId+0x8c>
  {
    uint32_t ID_1_3_val = HAL_GetUIDw0() + HAL_GetUIDw2();
 8001b70:	f000 fe78 	bl	8002864 <HAL_GetUIDw0>
 8001b74:	4604      	mov	r4, r0
 8001b76:	f000 fe89 	bl	800288c <HAL_GetUIDw2>
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	4423      	add	r3, r4
 8001b7e:	613b      	str	r3, [r7, #16]
    uint32_t ID_2_val = HAL_GetUIDw1();
 8001b80:	f000 fe7a 	bl	8002878 <HAL_GetUIDw1>
 8001b84:	60f8      	str	r0, [r7, #12]

    id[7] = (ID_1_3_val) >> 24;
 8001b86:	693b      	ldr	r3, [r7, #16]
 8001b88:	0e1a      	lsrs	r2, r3, #24
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	3307      	adds	r3, #7
 8001b8e:	b2d2      	uxtb	r2, r2
 8001b90:	701a      	strb	r2, [r3, #0]
    id[6] = (ID_1_3_val) >> 16;
 8001b92:	693b      	ldr	r3, [r7, #16]
 8001b94:	0c1a      	lsrs	r2, r3, #16
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	3306      	adds	r3, #6
 8001b9a:	b2d2      	uxtb	r2, r2
 8001b9c:	701a      	strb	r2, [r3, #0]
    id[5] = (ID_1_3_val) >> 8;
 8001b9e:	693b      	ldr	r3, [r7, #16]
 8001ba0:	0a1a      	lsrs	r2, r3, #8
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	3305      	adds	r3, #5
 8001ba6:	b2d2      	uxtb	r2, r2
 8001ba8:	701a      	strb	r2, [r3, #0]
    id[4] = (ID_1_3_val);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	3304      	adds	r3, #4
 8001bae:	693a      	ldr	r2, [r7, #16]
 8001bb0:	b2d2      	uxtb	r2, r2
 8001bb2:	701a      	strb	r2, [r3, #0]
    id[3] = (ID_2_val) >> 24;
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	0e1a      	lsrs	r2, r3, #24
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	3303      	adds	r3, #3
 8001bbc:	b2d2      	uxtb	r2, r2
 8001bbe:	701a      	strb	r2, [r3, #0]
    id[2] = (ID_2_val) >> 16;
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	0c1a      	lsrs	r2, r3, #16
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	3302      	adds	r3, #2
 8001bc8:	b2d2      	uxtb	r2, r2
 8001bca:	701a      	strb	r2, [r3, #0]
    id[1] = (ID_2_val) >> 8;
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	0a1a      	lsrs	r2, r3, #8
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	3301      	adds	r3, #1
 8001bd4:	b2d2      	uxtb	r2, r2
 8001bd6:	701a      	strb	r2, [r3, #0]
    id[0] = (ID_2_val);
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	b2da      	uxtb	r2, r3
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN GetUniqueId_2 */

  /* USER CODE END GetUniqueId_2 */
}
 8001be0:	e031      	b.n	8001c46 <GetUniqueId+0xf0>
    id[7] = val & 0xFF;
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	3307      	adds	r3, #7
 8001be6:	697a      	ldr	r2, [r7, #20]
 8001be8:	b2d2      	uxtb	r2, r2
 8001bea:	701a      	strb	r2, [r3, #0]
    id[6] = (val >> 8) & 0xFF;
 8001bec:	697b      	ldr	r3, [r7, #20]
 8001bee:	0a1a      	lsrs	r2, r3, #8
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	3306      	adds	r3, #6
 8001bf4:	b2d2      	uxtb	r2, r2
 8001bf6:	701a      	strb	r2, [r3, #0]
    id[5] = (val >> 16) & 0xFF;
 8001bf8:	697b      	ldr	r3, [r7, #20]
 8001bfa:	0c1a      	lsrs	r2, r3, #16
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	3305      	adds	r3, #5
 8001c00:	b2d2      	uxtb	r2, r2
 8001c02:	701a      	strb	r2, [r3, #0]
    id[4] = (val >> 24) & 0xFF;
 8001c04:	697b      	ldr	r3, [r7, #20]
 8001c06:	0e1a      	lsrs	r2, r3, #24
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	3304      	adds	r3, #4
 8001c0c:	b2d2      	uxtb	r2, r2
 8001c0e:	701a      	strb	r2, [r3, #0]
    val = LL_FLASH_GetDeviceID();
 8001c10:	f7ff ff16 	bl	8001a40 <LL_FLASH_GetDeviceID>
 8001c14:	6178      	str	r0, [r7, #20]
    id[3] = val & 0xFF;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	3303      	adds	r3, #3
 8001c1a:	697a      	ldr	r2, [r7, #20]
 8001c1c:	b2d2      	uxtb	r2, r2
 8001c1e:	701a      	strb	r2, [r3, #0]
    val = LL_FLASH_GetSTCompanyID();
 8001c20:	f7ff ff1a 	bl	8001a58 <LL_FLASH_GetSTCompanyID>
 8001c24:	6178      	str	r0, [r7, #20]
    id[2] = val & 0xFF;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	3302      	adds	r3, #2
 8001c2a:	697a      	ldr	r2, [r7, #20]
 8001c2c:	b2d2      	uxtb	r2, r2
 8001c2e:	701a      	strb	r2, [r3, #0]
    id[1] = (val >> 8) & 0xFF;
 8001c30:	697b      	ldr	r3, [r7, #20]
 8001c32:	0a1a      	lsrs	r2, r3, #8
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	3301      	adds	r3, #1
 8001c38:	b2d2      	uxtb	r2, r2
 8001c3a:	701a      	strb	r2, [r3, #0]
    id[0] = (val >> 16) & 0xFF;
 8001c3c:	697b      	ldr	r3, [r7, #20]
 8001c3e:	0c1b      	lsrs	r3, r3, #16
 8001c40:	b2da      	uxtb	r2, r3
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	701a      	strb	r2, [r3, #0]
}
 8001c46:	bf00      	nop
 8001c48:	371c      	adds	r7, #28
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd90      	pop	{r4, r7, pc}

08001c4e <GetDevAddr>:

uint32_t GetDevAddr(void)
{
 8001c4e:	b590      	push	{r4, r7, lr}
 8001c50:	b083      	sub	sp, #12
 8001c52:	af00      	add	r7, sp, #0
  uint32_t val = 0;
 8001c54:	2300      	movs	r3, #0
 8001c56:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN GetDevAddr_1 */

  /* USER CODE END GetDevAddr_1 */

  val = LL_FLASH_GetUDN();
 8001c58:	f7ff fee8 	bl	8001a2c <LL_FLASH_GetUDN>
 8001c5c:	6078      	str	r0, [r7, #4]
  if (val == 0xFFFFFFFF)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001c64:	d10b      	bne.n	8001c7e <GetDevAddr+0x30>
  {
    val = ((HAL_GetUIDw0()) ^ (HAL_GetUIDw1()) ^ (HAL_GetUIDw2()));
 8001c66:	f000 fdfd 	bl	8002864 <HAL_GetUIDw0>
 8001c6a:	4604      	mov	r4, r0
 8001c6c:	f000 fe04 	bl	8002878 <HAL_GetUIDw1>
 8001c70:	4603      	mov	r3, r0
 8001c72:	405c      	eors	r4, r3
 8001c74:	f000 fe0a 	bl	800288c <HAL_GetUIDw2>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	4063      	eors	r3, r4
 8001c7c:	607b      	str	r3, [r7, #4]
  }

  /* USER CODE BEGIN GetDevAddr_2 */

  /* USER CODE END GetDevAddr_2 */
  return val;
 8001c7e:	687b      	ldr	r3, [r7, #4]

}
 8001c80:	4618      	mov	r0, r3
 8001c82:	370c      	adds	r7, #12
 8001c84:	46bd      	mov	sp, r7
 8001c86:	bd90      	pop	{r4, r7, pc}

08001c88 <TimestampNow>:

/* USER CODE END ExF */

/* Private functions ---------------------------------------------------------*/
static void TimestampNow(uint8_t *buff, uint16_t *size)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b086      	sub	sp, #24
 8001c8c:	af02      	add	r7, sp, #8
 8001c8e:	6078      	str	r0, [r7, #4]
 8001c90:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN TimestampNow_1 */

  /* USER CODE END TimestampNow_1 */
  SysTime_t curtime = SysTimeGet();
 8001c92:	f107 0308 	add.w	r3, r7, #8
 8001c96:	4618      	mov	r0, r3
 8001c98:	f017 fc96 	bl	80195c8 <SysTimeGet>
  tiny_snprintf_like((char *)buff, MAX_TS_SIZE, "%ds%03d:", curtime.Seconds, curtime.SubSeconds);
 8001c9c:	68bb      	ldr	r3, [r7, #8]
 8001c9e:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001ca2:	9200      	str	r2, [sp, #0]
 8001ca4:	4a07      	ldr	r2, [pc, #28]	; (8001cc4 <TimestampNow+0x3c>)
 8001ca6:	2110      	movs	r1, #16
 8001ca8:	6878      	ldr	r0, [r7, #4]
 8001caa:	f000 f869 	bl	8001d80 <tiny_snprintf_like>
  *size = strlen((char *)buff);
 8001cae:	6878      	ldr	r0, [r7, #4]
 8001cb0:	f7fe fa62 	bl	8000178 <strlen>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	b29a      	uxth	r2, r3
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN TimestampNow_2 */

  /* USER CODE END TimestampNow_2 */
}
 8001cbc:	bf00      	nop
 8001cbe:	3710      	adds	r7, #16
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bd80      	pop	{r7, pc}
 8001cc4:	0801a9e0 	.word	0x0801a9e0

08001cc8 <Gpio_PreInit>:

static void Gpio_PreInit(void)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b086      	sub	sp, #24
 8001ccc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Gpio_PreInit_1 */

  /* USER CODE END Gpio_PreInit_1 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cce:	1d3b      	adds	r3, r7, #4
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	601a      	str	r2, [r3, #0]
 8001cd4:	605a      	str	r2, [r3, #4]
 8001cd6:	609a      	str	r2, [r3, #8]
 8001cd8:	60da      	str	r2, [r3, #12]
 8001cda:	611a      	str	r2, [r3, #16]
  /* Configure all IOs in analog input              */
  /* Except PA143 and PA14 (SWCLK and SWD) for debug*/
  /* PA13 and PA14 are configured in debug_init     */
  /* Configure all GPIO as analog to reduce current consumption on non used IOs */
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cdc:	2001      	movs	r0, #1
 8001cde:	f7ff fe7b 	bl	80019d8 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ce2:	2002      	movs	r0, #2
 8001ce4:	f7ff fe78 	bl	80019d8 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ce8:	2004      	movs	r0, #4
 8001cea:	f7ff fe75 	bl	80019d8 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001cee:	2080      	movs	r0, #128	; 0x80
 8001cf0:	f7ff fe72 	bl	80019d8 <LL_AHB2_GRP1_EnableClock>

  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001cf4:	2303      	movs	r3, #3
 8001cf6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	60fb      	str	r3, [r7, #12]
  /* All GPIOs except debug pins (SWCLK and SWD) */
  GPIO_InitStruct.Pin = GPIO_PIN_All & (~(GPIO_PIN_13 | GPIO_PIN_14));
 8001cfc:	f649 73ff 	movw	r3, #40959	; 0x9fff
 8001d00:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d02:	1d3b      	adds	r3, r7, #4
 8001d04:	4619      	mov	r1, r3
 8001d06:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d0a:	f002 fad7 	bl	80042bc <HAL_GPIO_Init>

  /* All GPIOs */
  GPIO_InitStruct.Pin = GPIO_PIN_All;
 8001d0e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d12:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d14:	1d3b      	adds	r3, r7, #4
 8001d16:	4619      	mov	r1, r3
 8001d18:	480e      	ldr	r0, [pc, #56]	; (8001d54 <Gpio_PreInit+0x8c>)
 8001d1a:	f002 facf 	bl	80042bc <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d1e:	1d3b      	adds	r3, r7, #4
 8001d20:	4619      	mov	r1, r3
 8001d22:	480d      	ldr	r0, [pc, #52]	; (8001d58 <Gpio_PreInit+0x90>)
 8001d24:	f002 faca 	bl	80042bc <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001d28:	1d3b      	adds	r3, r7, #4
 8001d2a:	4619      	mov	r1, r3
 8001d2c:	480b      	ldr	r0, [pc, #44]	; (8001d5c <Gpio_PreInit+0x94>)
 8001d2e:	f002 fac5 	bl	80042bc <HAL_GPIO_Init>

  /* Disable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_DISABLE();
 8001d32:	2001      	movs	r0, #1
 8001d34:	f7ff fe68 	bl	8001a08 <LL_AHB2_GRP1_DisableClock>
  __HAL_RCC_GPIOB_CLK_DISABLE();
 8001d38:	2002      	movs	r0, #2
 8001d3a:	f7ff fe65 	bl	8001a08 <LL_AHB2_GRP1_DisableClock>
  __HAL_RCC_GPIOC_CLK_DISABLE();
 8001d3e:	2004      	movs	r0, #4
 8001d40:	f7ff fe62 	bl	8001a08 <LL_AHB2_GRP1_DisableClock>
  __HAL_RCC_GPIOH_CLK_DISABLE();
 8001d44:	2080      	movs	r0, #128	; 0x80
 8001d46:	f7ff fe5f 	bl	8001a08 <LL_AHB2_GRP1_DisableClock>
  /* USER CODE BEGIN Gpio_PreInit_2 */

  /* USER CODE END Gpio_PreInit_2 */
}
 8001d4a:	bf00      	nop
 8001d4c:	3718      	adds	r7, #24
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	bf00      	nop
 8001d54:	48000400 	.word	0x48000400
 8001d58:	48000800 	.word	0x48000800
 8001d5c:	48001c00 	.word	0x48001c00

08001d60 <UTIL_ADV_TRACE_PreSendHook>:

/* Disable StopMode when traces need to be printed */
void UTIL_ADV_TRACE_PreSendHook(void)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_1 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_DISABLE);
 8001d64:	2101      	movs	r1, #1
 8001d66:	2002      	movs	r0, #2
 8001d68:	f017 fac6 	bl	80192f8 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_2 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_2 */
}
 8001d6c:	bf00      	nop
 8001d6e:	bd80      	pop	{r7, pc}

08001d70 <UTIL_ADV_TRACE_PostSendHook>:
/* Re-enable StopMode when traces have been printed */
void UTIL_ADV_TRACE_PostSendHook(void)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_1 */

  /* USER CODE END UTIL_LPM_SetStopMode_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_ENABLE);
 8001d74:	2100      	movs	r1, #0
 8001d76:	2002      	movs	r0, #2
 8001d78:	f017 fabe 	bl	80192f8 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_2 */

  /* USER CODE END UTIL_LPM_SetStopMode_2 */
}
 8001d7c:	bf00      	nop
 8001d7e:	bd80      	pop	{r7, pc}

08001d80 <tiny_snprintf_like>:

static void tiny_snprintf_like(char *buf, uint32_t maxsize, const char *strFormat, ...)
{
 8001d80:	b40c      	push	{r2, r3}
 8001d82:	b580      	push	{r7, lr}
 8001d84:	b084      	sub	sp, #16
 8001d86:	af00      	add	r7, sp, #0
 8001d88:	6078      	str	r0, [r7, #4]
 8001d8a:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN tiny_snprintf_like_1 */

  /* USER CODE END tiny_snprintf_like_1 */
  va_list vaArgs;
  va_start(vaArgs, strFormat);
 8001d8c:	f107 031c 	add.w	r3, r7, #28
 8001d90:	60fb      	str	r3, [r7, #12]
  UTIL_ADV_TRACE_VSNPRINTF(buf, maxsize, strFormat, vaArgs);
 8001d92:	6839      	ldr	r1, [r7, #0]
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	69ba      	ldr	r2, [r7, #24]
 8001d98:	6878      	ldr	r0, [r7, #4]
 8001d9a:	f017 fd83 	bl	80198a4 <tiny_vsnprintf_like>
  va_end(vaArgs);
  /* USER CODE BEGIN tiny_snprintf_like_2 */

  /* USER CODE END tiny_snprintf_like_2 */
}
 8001d9e:	bf00      	nop
 8001da0:	3710      	adds	r7, #16
 8001da2:	46bd      	mov	sp, r7
 8001da4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001da8:	b002      	add	sp, #8
 8001daa:	4770      	bx	lr

08001dac <HAL_InitTick>:
  * @brief  don't enable systick
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001dac:	b480      	push	{r7}
 8001dae:	b083      	sub	sp, #12
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
  /*Don't enable SysTick if TIMER_IF is based on other counters (e.g. RTC) */
  /* USER CODE BEGIN HAL_InitTick_1 */

  /* USER CODE END HAL_InitTick_1 */
  return HAL_OK;
 8001db4:	2300      	movs	r3, #0
  /* USER CODE BEGIN HAL_InitTick_2 */

  /* USER CODE END HAL_InitTick_2 */
}
 8001db6:	4618      	mov	r0, r3
 8001db8:	370c      	adds	r7, #12
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bc80      	pop	{r7}
 8001dbe:	4770      	bx	lr

08001dc0 <HAL_GetTick>:
  * @brief Provide a tick value in millisecond measured using RTC
  * @note This function overwrites the __weak one from HAL
  * @retval tick value
  */
uint32_t HAL_GetTick(void)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	af00      	add	r7, sp, #0
  /* TIMER_IF can be based onother counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_GetTick_1 */

  /* USER CODE END HAL_GetTick_1 */
  return TIMER_IF_GetTimerValue();
 8001dc4:	f000 f934 	bl	8002030 <TIMER_IF_GetTimerValue>
 8001dc8:	4603      	mov	r3, r0
  /* USER CODE BEGIN HAL_GetTick_2 */

  /* USER CODE END HAL_GetTick_2 */
}
 8001dca:	4618      	mov	r0, r3
 8001dcc:	bd80      	pop	{r7, pc}

08001dce <HAL_Delay>:
  * @brief This function provides delay (in ms)
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
void HAL_Delay(__IO uint32_t Delay)
{
 8001dce:	b580      	push	{r7, lr}
 8001dd0:	b082      	sub	sp, #8
 8001dd2:	af00      	add	r7, sp, #0
 8001dd4:	6078      	str	r0, [r7, #4]
  /* TIMER_IF can be based onother counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_Delay_1 */

  /* USER CODE END HAL_Delay_1 */
  TIMER_IF_DelayMs(Delay);
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f000 f994 	bl	8002106 <TIMER_IF_DelayMs>
  /* USER CODE BEGIN HAL_Delay_2 */

  /* USER CODE END HAL_Delay_2 */
}
 8001dde:	bf00      	nop
 8001de0:	3708      	adds	r7, #8
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}

08001de6 <LL_AHB2_GRP1_EnableClock>:
{
 8001de6:	b480      	push	{r7}
 8001de8:	b085      	sub	sp, #20
 8001dea:	af00      	add	r7, sp, #0
 8001dec:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001dee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001df2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001df4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	4313      	orrs	r3, r2
 8001dfc:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001dfe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e02:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	4013      	ands	r3, r2
 8001e08:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001e0a:	68fb      	ldr	r3, [r7, #12]
}
 8001e0c:	bf00      	nop
 8001e0e:	3714      	adds	r7, #20
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bc80      	pop	{r7}
 8001e14:	4770      	bx	lr

08001e16 <DBG_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void DBG_Init(void)
{
 8001e16:	b580      	push	{r7, lr}
 8001e18:	b086      	sub	sp, #24
 8001e1a:	af00      	add	r7, sp, #0
  HAL_DBGMCU_EnableDBGStandbyMode();

#elif defined (DEBUGGER_ON) && (DEBUGGER_ON == 0) /* DEBUGGER_OFF */
  /* Put the debugger pin PA13 and P14 in analog for LowPower*/
  /* The 4 debug lines above are simply not set in this case */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e1c:	1d3b      	adds	r3, r7, #4
 8001e1e:	2200      	movs	r2, #0
 8001e20:	601a      	str	r2, [r3, #0]
 8001e22:	605a      	str	r2, [r3, #4]
 8001e24:	609a      	str	r2, [r3, #8]
 8001e26:	60da      	str	r2, [r3, #12]
 8001e28:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Mode   = GPIO_MODE_ANALOG;
 8001e2a:	2303      	movs	r3, #3
 8001e2c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull   = GPIO_NOPULL;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pin    = (GPIO_PIN_13 | GPIO_PIN_14);
 8001e32:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8001e36:	607b      	str	r3, [r7, #4]
  /* make sure clock is enabled before setting the pins with HAL_GPIO_Init() */
  __HAL_RCC_GPIOA_CLK_ENABLE() ;
 8001e38:	2001      	movs	r0, #1
 8001e3a:	f7ff ffd4 	bl	8001de6 <LL_AHB2_GRP1_EnableClock>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e3e:	1d3b      	adds	r3, r7, #4
 8001e40:	4619      	mov	r1, r3
 8001e42:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e46:	f002 fa39 	bl	80042bc <HAL_GPIO_Init>

  HAL_DBGMCU_DisableDBGSleepMode();
 8001e4a:	f000 fd29 	bl	80028a0 <HAL_DBGMCU_DisableDBGSleepMode>
  HAL_DBGMCU_DisableDBGStopMode();
 8001e4e:	f000 fd2d 	bl	80028ac <HAL_DBGMCU_DisableDBGStopMode>
  HAL_DBGMCU_DisableDBGStandbyMode();
 8001e52:	f000 fd31 	bl	80028b8 <HAL_DBGMCU_DisableDBGStandbyMode>
#error "DEBUGGER_ON not defined or out of range <0,1>"
#endif /* DEBUGGER_OFF */
  /* USER CODE BEGIN DBG_Init_Last */

  /* USER CODE END DBG_Init_Last */
}
 8001e56:	bf00      	nop
 8001e58:	3718      	adds	r7, #24
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bd80      	pop	{r7, pc}
	...

08001e60 <EnvSensors_Read>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
void EnvSensors_Read(sensor_t *sensor_data)
{
 8001e60:	b480      	push	{r7}
 8001e62:	b087      	sub	sp, #28
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN EnvSensors_Read_1 */

  /* USER CODE END EnvSensors_Read_1 */
  float HUMIDITY_Value = HUMIDITY_DEFAULT_VAL;
 8001e68:	4b0c      	ldr	r3, [pc, #48]	; (8001e9c <EnvSensors_Read+0x3c>)
 8001e6a:	617b      	str	r3, [r7, #20]
  float TEMPERATURE_Value = TEMPERATURE_DEFAULT_VAL;
 8001e6c:	4b0c      	ldr	r3, [pc, #48]	; (8001ea0 <EnvSensors_Read+0x40>)
 8001e6e:	613b      	str	r3, [r7, #16]
  float PRESSURE_Value = PRESSURE_DEFAULT_VAL;
 8001e70:	4b0c      	ldr	r3, [pc, #48]	; (8001ea4 <EnvSensors_Read+0x44>)
 8001e72:	60fb      	str	r3, [r7, #12]
#endif /* USE_IKS01A3_ENV_SENSOR_LPS22HH_0 */
#elif !defined (SENSOR_ENABLED)
#error SENSOR_ENABLED not defined
#endif  /* SENSOR_ENABLED */

  sensor_data->humidity    = HUMIDITY_Value;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	697a      	ldr	r2, [r7, #20]
 8001e78:	609a      	str	r2, [r3, #8]
  sensor_data->temperature = TEMPERATURE_Value;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	693a      	ldr	r2, [r7, #16]
 8001e7e:	605a      	str	r2, [r3, #4]
  sensor_data->pressure    = PRESSURE_Value;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	68fa      	ldr	r2, [r7, #12]
 8001e84:	601a      	str	r2, [r3, #0]

  sensor_data->latitude  = (int32_t)((STSOP_LATTITUDE  * MAX_GPS_POS) / 90);
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	4a07      	ldr	r2, [pc, #28]	; (8001ea8 <EnvSensors_Read+0x48>)
 8001e8a:	60da      	str	r2, [r3, #12]
  sensor_data->longitude = (int32_t)((STSOP_LONGITUDE  * MAX_GPS_POS) / 180);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	4a07      	ldr	r2, [pc, #28]	; (8001eac <EnvSensors_Read+0x4c>)
 8001e90:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN EnvSensors_Read_Last */

  /* USER CODE END EnvSensors_Read_Last */
}
 8001e92:	bf00      	nop
 8001e94:	371c      	adds	r7, #28
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bc80      	pop	{r7}
 8001e9a:	4770      	bx	lr
 8001e9c:	42480000 	.word	0x42480000
 8001ea0:	41900000 	.word	0x41900000
 8001ea4:	447a0000 	.word	0x447a0000
 8001ea8:	003e090d 	.word	0x003e090d
 8001eac:	000503ab 	.word	0x000503ab

08001eb0 <EnvSensors_Init>:

void  EnvSensors_Init(void)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	af00      	add	r7, sp, #0
#error SENSOR_ENABLED not defined
#endif /* SENSOR_ENABLED  */
  /* USER CODE BEGIN EnvSensors_Init_Last */

  /* USER CODE END EnvSensors_Init_Last */
}
 8001eb4:	bf00      	nop
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bc80      	pop	{r7}
 8001eba:	4770      	bx	lr

08001ebc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8001ec0:	bf00      	nop
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bc80      	pop	{r7}
 8001ec6:	4770      	bx	lr

08001ec8 <LL_RTC_TIME_GetSubSecond>:
  * @param  RTCx RTC Instance
  * @retval If binary mode is none, Value between Min_Data=0x0 and Max_Data=0x7FFF
  *         else Value between Min_Data=0x0 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	b083      	sub	sp, #12
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	689b      	ldr	r3, [r3, #8]
}
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	370c      	adds	r7, #12
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	bc80      	pop	{r7}
 8001edc:	4770      	bx	lr
	...

08001ee0 <TIMER_IF_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
UTIL_TIMER_Status_t TIMER_IF_Init(void)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b082      	sub	sp, #8
 8001ee4:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_Init_1 */

  /* USER CODE END TIMER_IF_Init_1 */
  if (RTC_Initialized == false)
 8001eea:	4b14      	ldr	r3, [pc, #80]	; (8001f3c <TIMER_IF_Init+0x5c>)
 8001eec:	781b      	ldrb	r3, [r3, #0]
 8001eee:	f083 0301 	eor.w	r3, r3, #1
 8001ef2:	b2db      	uxtb	r3, r3
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d01b      	beq.n	8001f30 <TIMER_IF_Init+0x50>
  {
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8001ef8:	4b11      	ldr	r3, [pc, #68]	; (8001f40 <TIMER_IF_Init+0x60>)
 8001efa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001efe:	631a      	str	r2, [r3, #48]	; 0x30
    /*Init RTC*/
    MX_RTC_Init();
 8001f00:	f7ff fbe4 	bl	80016cc <MX_RTC_Init>
    /*Stop Timer */
    TIMER_IF_StopTimer();
 8001f04:	f000 f856 	bl	8001fb4 <TIMER_IF_StopTimer>
    /** DeActivate the Alarm A enabled by MX during MX_RTC_Init() */
    HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8001f08:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001f0c:	480c      	ldr	r0, [pc, #48]	; (8001f40 <TIMER_IF_Init+0x60>)
 8001f0e:	f004 f9ab 	bl	8006268 <HAL_RTC_DeactivateAlarm>
    /*overload RTC feature enable*/
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8001f12:	4b0b      	ldr	r3, [pc, #44]	; (8001f40 <TIMER_IF_Init+0x60>)
 8001f14:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001f18:	631a      	str	r2, [r3, #48]	; 0x30

    /*Enable Direct Read of the calendar registers (not through Shadow) */
    HAL_RTCEx_EnableBypassShadow(&hrtc);
 8001f1a:	4809      	ldr	r0, [pc, #36]	; (8001f40 <TIMER_IF_Init+0x60>)
 8001f1c:	f004 fadc 	bl	80064d8 <HAL_RTCEx_EnableBypassShadow>
    /*Initialise MSB ticks*/
    TIMER_IF_BkUp_Write_MSBticks(0);
 8001f20:	2000      	movs	r0, #0
 8001f22:	f000 f9a3 	bl	800226c <TIMER_IF_BkUp_Write_MSBticks>

    TIMER_IF_SetTimerContext();
 8001f26:	f000 f85f 	bl	8001fe8 <TIMER_IF_SetTimerContext>

    RTC_Initialized = true;
 8001f2a:	4b04      	ldr	r3, [pc, #16]	; (8001f3c <TIMER_IF_Init+0x5c>)
 8001f2c:	2201      	movs	r2, #1
 8001f2e:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN TIMER_IF_Init_Last */

  /* USER CODE END TIMER_IF_Init_Last */
  return ret;
 8001f30:	79fb      	ldrb	r3, [r7, #7]
}
 8001f32:	4618      	mov	r0, r3
 8001f34:	3708      	adds	r7, #8
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bd80      	pop	{r7, pc}
 8001f3a:	bf00      	nop
 8001f3c:	200001e4 	.word	0x200001e4
 8001f40:	200016a4 	.word	0x200016a4

08001f44 <TIMER_IF_StartTimer>:

UTIL_TIMER_Status_t TIMER_IF_StartTimer(uint32_t timeout)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b08e      	sub	sp, #56	; 0x38
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  /* USER CODE BEGIN TIMER_IF_StartTimer */

  /* USER CODE END TIMER_IF_StartTimer */
  RTC_AlarmTypeDef sAlarm = {0};
 8001f52:	f107 0308 	add.w	r3, r7, #8
 8001f56:	222c      	movs	r2, #44	; 0x2c
 8001f58:	2100      	movs	r1, #0
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	f018 fc9a 	bl	801a894 <memset>
  /*Stop timer if one is already started*/
  TIMER_IF_StopTimer();
 8001f60:	f000 f828 	bl	8001fb4 <TIMER_IF_StopTimer>
  timeout += RtcTimerContext;
 8001f64:	4b11      	ldr	r3, [pc, #68]	; (8001fac <TIMER_IF_StartTimer+0x68>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	687a      	ldr	r2, [r7, #4]
 8001f6a:	4413      	add	r3, r2
 8001f6c:	607b      	str	r3, [r7, #4]

  TIMER_IF_DBG_PRINTF("Start timer: time=%d, alarm=%d\n\r",  GetTimerTicks(), timeout);
  /* starts timer*/
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	627b      	str	r3, [r7, #36]	; 0x24
  sAlarm.AlarmTime.SubSeconds = UINT32_MAX - timeout;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	43db      	mvns	r3, r3
 8001f76:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001f78:	2300      	movs	r3, #0
 8001f7a:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8001f7c:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8001f80:	623b      	str	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8001f82:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001f86:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8001f88:	f107 0308 	add.w	r3, r7, #8
 8001f8c:	2201      	movs	r2, #1
 8001f8e:	4619      	mov	r1, r3
 8001f90:	4807      	ldr	r0, [pc, #28]	; (8001fb0 <TIMER_IF_StartTimer+0x6c>)
 8001f92:	f004 f86b 	bl	800606c <HAL_RTC_SetAlarm_IT>
 8001f96:	4603      	mov	r3, r0
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d001      	beq.n	8001fa0 <TIMER_IF_StartTimer+0x5c>
  {
    Error_Handler();
 8001f9c:	f7ff fb6a 	bl	8001674 <Error_Handler>
  }
  /* USER CODE BEGIN TIMER_IF_StartTimer_Last */

  /* USER CODE END TIMER_IF_StartTimer_Last */
  return ret;
 8001fa0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	3738      	adds	r7, #56	; 0x38
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	bd80      	pop	{r7, pc}
 8001fac:	200001e8 	.word	0x200001e8
 8001fb0:	200016a4 	.word	0x200016a4

08001fb4 <TIMER_IF_StopTimer>:

UTIL_TIMER_Status_t TIMER_IF_StopTimer(void)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b082      	sub	sp, #8
 8001fb8:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_StopTimer */

  /* USER CODE END TIMER_IF_StopTimer */
  /* Clear RTC Alarm Flag */
  __HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 8001fbe:	4b08      	ldr	r3, [pc, #32]	; (8001fe0 <TIMER_IF_StopTimer+0x2c>)
 8001fc0:	2201      	movs	r2, #1
 8001fc2:	65da      	str	r2, [r3, #92]	; 0x5c
  /* Disable the Alarm A interrupt */
  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8001fc4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001fc8:	4806      	ldr	r0, [pc, #24]	; (8001fe4 <TIMER_IF_StopTimer+0x30>)
 8001fca:	f004 f94d 	bl	8006268 <HAL_RTC_DeactivateAlarm>
  /*overload RTC feature enable*/
  hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8001fce:	4b05      	ldr	r3, [pc, #20]	; (8001fe4 <TIMER_IF_StopTimer+0x30>)
 8001fd0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001fd4:	631a      	str	r2, [r3, #48]	; 0x30
  /* USER CODE BEGIN TIMER_IF_StopTimer_Last */

  /* USER CODE END TIMER_IF_StopTimer_Last */
  return ret;
 8001fd6:	79fb      	ldrb	r3, [r7, #7]
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	3708      	adds	r7, #8
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bd80      	pop	{r7, pc}
 8001fe0:	40002800 	.word	0x40002800
 8001fe4:	200016a4 	.word	0x200016a4

08001fe8 <TIMER_IF_SetTimerContext>:

uint32_t TIMER_IF_SetTimerContext(void)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	af00      	add	r7, sp, #0
  /*store time context*/
  RtcTimerContext = GetTimerTicks();
 8001fec:	f000 f95e 	bl	80022ac <GetTimerTicks>
 8001ff0:	4602      	mov	r2, r0
 8001ff2:	4b03      	ldr	r3, [pc, #12]	; (8002000 <TIMER_IF_SetTimerContext+0x18>)
 8001ff4:	601a      	str	r2, [r3, #0]

  /* USER CODE END TIMER_IF_SetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_SetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 8001ff6:	4b02      	ldr	r3, [pc, #8]	; (8002000 <TIMER_IF_SetTimerContext+0x18>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
}
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	bd80      	pop	{r7, pc}
 8001ffe:	bf00      	nop
 8002000:	200001e8 	.word	0x200001e8

08002004 <TIMER_IF_GetTimerContext>:

uint32_t TIMER_IF_GetTimerContext(void)
{
 8002004:	b480      	push	{r7}
 8002006:	af00      	add	r7, sp, #0

  /* USER CODE END TIMER_IF_GetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_GetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 8002008:	4b02      	ldr	r3, [pc, #8]	; (8002014 <TIMER_IF_GetTimerContext+0x10>)
 800200a:	681b      	ldr	r3, [r3, #0]
}
 800200c:	4618      	mov	r0, r3
 800200e:	46bd      	mov	sp, r7
 8002010:	bc80      	pop	{r7}
 8002012:	4770      	bx	lr
 8002014:	200001e8 	.word	0x200001e8

08002018 <TIMER_IF_GetTimerElapsedTime>:

uint32_t TIMER_IF_GetTimerElapsedTime(void)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  return ((uint32_t)(GetTimerTicks() - RtcTimerContext));
 800201c:	f000 f946 	bl	80022ac <GetTimerTicks>
 8002020:	4602      	mov	r2, r0
 8002022:	4b02      	ldr	r3, [pc, #8]	; (800202c <TIMER_IF_GetTimerElapsedTime+0x14>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	1ad3      	subs	r3, r2, r3
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime_Last */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime_Last */
}
 8002028:	4618      	mov	r0, r3
 800202a:	bd80      	pop	{r7, pc}
 800202c:	200001e8 	.word	0x200001e8

08002030 <TIMER_IF_GetTimerValue>:

uint32_t TIMER_IF_GetTimerValue(void)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_GetTimerValue */

  /* USER CODE END TIMER_IF_GetTimerValue */
  if (RTC_Initialized == true)
 8002034:	4b05      	ldr	r3, [pc, #20]	; (800204c <TIMER_IF_GetTimerValue+0x1c>)
 8002036:	781b      	ldrb	r3, [r3, #0]
 8002038:	2b00      	cmp	r3, #0
 800203a:	d003      	beq.n	8002044 <TIMER_IF_GetTimerValue+0x14>
  {
    return GetTimerTicks();
 800203c:	f000 f936 	bl	80022ac <GetTimerTicks>
 8002040:	4603      	mov	r3, r0
 8002042:	e000      	b.n	8002046 <TIMER_IF_GetTimerValue+0x16>
  }
  else
  {
    return 0;
 8002044:	2300      	movs	r3, #0
  }
  /* USER CODE BEGIN TIMER_IF_GetTimerValue_Last */

  /* USER CODE END TIMER_IF_GetTimerValue_Last */
}
 8002046:	4618      	mov	r0, r3
 8002048:	bd80      	pop	{r7, pc}
 800204a:	bf00      	nop
 800204c:	200001e4 	.word	0x200001e4

08002050 <TIMER_IF_GetMinimumTimeout>:

uint32_t TIMER_IF_GetMinimumTimeout(void)
{
 8002050:	b480      	push	{r7}
 8002052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  return (MIN_ALARM_DELAY);
 8002054:	2303      	movs	r3, #3
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime_Last */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime_Last */
}
 8002056:	4618      	mov	r0, r3
 8002058:	46bd      	mov	sp, r7
 800205a:	bc80      	pop	{r7}
 800205c:	4770      	bx	lr

0800205e <TIMER_IF_Convert_ms2Tick>:

uint32_t TIMER_IF_Convert_ms2Tick(uint32_t timeMilliSec)
{
 800205e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002060:	b083      	sub	sp, #12
 8002062:	af00      	add	r7, sp, #0
 8002064:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  return ((uint32_t)((((uint64_t) timeMilliSec) << RTC_N_PREDIV_S) / 1000));
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	f04f 0400 	mov.w	r4, #0
 800206c:	0d9e      	lsrs	r6, r3, #22
 800206e:	029d      	lsls	r5, r3, #10
 8002070:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002074:	f04f 0300 	mov.w	r3, #0
 8002078:	4628      	mov	r0, r5
 800207a:	4631      	mov	r1, r6
 800207c:	f7fe fd6e 	bl	8000b5c <__aeabi_uldivmod>
 8002080:	4603      	mov	r3, r0
 8002082:	460c      	mov	r4, r1
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick_Last */

  /* USER CODE END TIMER_IF_Convert_ms2Tick_Last */
}
 8002084:	4618      	mov	r0, r3
 8002086:	370c      	adds	r7, #12
 8002088:	46bd      	mov	sp, r7
 800208a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800208c <TIMER_IF_Convert_Tick2ms>:

uint32_t TIMER_IF_Convert_Tick2ms(uint32_t tick)
{
 800208c:	b4f0      	push	{r4, r5, r6, r7}
 800208e:	b082      	sub	sp, #8
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  return ((uint32_t)((((uint64_t)(tick)) * 1000) >> RTC_N_PREDIV_S));
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	461d      	mov	r5, r3
 8002098:	f04f 0600 	mov.w	r6, #0
 800209c:	462b      	mov	r3, r5
 800209e:	4634      	mov	r4, r6
 80020a0:	f04f 0100 	mov.w	r1, #0
 80020a4:	f04f 0200 	mov.w	r2, #0
 80020a8:	0162      	lsls	r2, r4, #5
 80020aa:	ea42 62d3 	orr.w	r2, r2, r3, lsr #27
 80020ae:	0159      	lsls	r1, r3, #5
 80020b0:	460b      	mov	r3, r1
 80020b2:	4614      	mov	r4, r2
 80020b4:	1b5b      	subs	r3, r3, r5
 80020b6:	eb64 0406 	sbc.w	r4, r4, r6
 80020ba:	f04f 0100 	mov.w	r1, #0
 80020be:	f04f 0200 	mov.w	r2, #0
 80020c2:	00a2      	lsls	r2, r4, #2
 80020c4:	ea42 7293 	orr.w	r2, r2, r3, lsr #30
 80020c8:	0099      	lsls	r1, r3, #2
 80020ca:	460b      	mov	r3, r1
 80020cc:	4614      	mov	r4, r2
 80020ce:	195b      	adds	r3, r3, r5
 80020d0:	eb44 0406 	adc.w	r4, r4, r6
 80020d4:	f04f 0100 	mov.w	r1, #0
 80020d8:	f04f 0200 	mov.w	r2, #0
 80020dc:	00e2      	lsls	r2, r4, #3
 80020de:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80020e2:	00d9      	lsls	r1, r3, #3
 80020e4:	460b      	mov	r3, r1
 80020e6:	4614      	mov	r4, r2
 80020e8:	4619      	mov	r1, r3
 80020ea:	4622      	mov	r2, r4
 80020ec:	f04f 0300 	mov.w	r3, #0
 80020f0:	f04f 0400 	mov.w	r4, #0
 80020f4:	0a8b      	lsrs	r3, r1, #10
 80020f6:	ea43 5382 	orr.w	r3, r3, r2, lsl #22
 80020fa:	0a94      	lsrs	r4, r2, #10
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick_Last */

  /* USER CODE END TIMER_IF_Convert_ms2Tick_Last */
}
 80020fc:	4618      	mov	r0, r3
 80020fe:	3708      	adds	r7, #8
 8002100:	46bd      	mov	sp, r7
 8002102:	bcf0      	pop	{r4, r5, r6, r7}
 8002104:	4770      	bx	lr

08002106 <TIMER_IF_DelayMs>:

void TIMER_IF_DelayMs(uint32_t delay)
{
 8002106:	b580      	push	{r7, lr}
 8002108:	b084      	sub	sp, #16
 800210a:	af00      	add	r7, sp, #0
 800210c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_DelayMs */

  /* USER CODE END TIMER_IF_DelayMs */
  uint32_t delayTicks = TIMER_IF_Convert_ms2Tick(delay);
 800210e:	6878      	ldr	r0, [r7, #4]
 8002110:	f7ff ffa5 	bl	800205e <TIMER_IF_Convert_ms2Tick>
 8002114:	60f8      	str	r0, [r7, #12]
  uint32_t timeout = GetTimerTicks();
 8002116:	f000 f8c9 	bl	80022ac <GetTimerTicks>
 800211a:	60b8      	str	r0, [r7, #8]

  /* Wait delay ms */
  while (((GetTimerTicks() - timeout)) < delayTicks)
 800211c:	e000      	b.n	8002120 <TIMER_IF_DelayMs+0x1a>
  {
    __NOP();
 800211e:	bf00      	nop
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8002120:	f000 f8c4 	bl	80022ac <GetTimerTicks>
 8002124:	4602      	mov	r2, r0
 8002126:	68bb      	ldr	r3, [r7, #8]
 8002128:	1ad3      	subs	r3, r2, r3
 800212a:	68fa      	ldr	r2, [r7, #12]
 800212c:	429a      	cmp	r2, r3
 800212e:	d8f6      	bhi.n	800211e <TIMER_IF_DelayMs+0x18>
  }
  /* USER CODE BEGIN TIMER_IF_DelayMs_Last */

  /* USER CODE END TIMER_IF_DelayMs_Last */
}
 8002130:	bf00      	nop
 8002132:	3710      	adds	r7, #16
 8002134:	46bd      	mov	sp, r7
 8002136:	bd80      	pop	{r7, pc}

08002138 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b082      	sub	sp, #8
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback */

  /* USER CODE END HAL_RTC_AlarmAEventCallback */
  UTIL_TIMER_IRQ_Handler();
 8002140:	f017 ffc0 	bl	801a0c4 <UTIL_TIMER_IRQ_Handler>
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback_Last */

  /* USER CODE END HAL_RTC_AlarmAEventCallback_Last */
}
 8002144:	bf00      	nop
 8002146:	3708      	adds	r7, #8
 8002148:	46bd      	mov	sp, r7
 800214a:	bd80      	pop	{r7, pc}

0800214c <HAL_RTCEx_SSRUEventCallback>:

void HAL_RTCEx_SSRUEventCallback(RTC_HandleTypeDef *hrtc)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b084      	sub	sp, #16
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]

  /* USER CODE END HAL_RTCEx_SSRUEventCallback */
  /*called every 48 days with 1024 ticks per seconds*/
  TIMER_IF_DBG_PRINTF(">>Handler SSRUnderflow at %d\n\r", GetTimerTicks());
  /*Increment MSBticks*/
  uint32_t MSB_ticks = TIMER_IF_BkUp_Read_MSBticks();
 8002154:	f000 f89a 	bl	800228c <TIMER_IF_BkUp_Read_MSBticks>
 8002158:	60f8      	str	r0, [r7, #12]
  TIMER_IF_BkUp_Write_MSBticks(MSB_ticks + 1);
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	3301      	adds	r3, #1
 800215e:	4618      	mov	r0, r3
 8002160:	f000 f884 	bl	800226c <TIMER_IF_BkUp_Write_MSBticks>
  /* USER CODE BEGIN HAL_RTCEx_SSRUEventCallback_Last */

  /* USER CODE END HAL_RTCEx_SSRUEventCallback_Last */
}
 8002164:	bf00      	nop
 8002166:	3710      	adds	r7, #16
 8002168:	46bd      	mov	sp, r7
 800216a:	bd80      	pop	{r7, pc}

0800216c <TIMER_IF_GetTime>:

uint32_t TIMER_IF_GetTime(uint16_t *mSeconds)
{
 800216c:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8002170:	b088      	sub	sp, #32
 8002172:	af00      	add	r7, sp, #0
 8002174:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTime */

  /* USER CODE END TIMER_IF_GetTime */
  uint64_t ticks;
  uint32_t timerValueLsb = GetTimerTicks();
 8002176:	f000 f899 	bl	80022ac <GetTimerTicks>
 800217a:	61f8      	str	r0, [r7, #28]
  uint32_t timerValueMSB = TIMER_IF_BkUp_Read_MSBticks();
 800217c:	f000 f886 	bl	800228c <TIMER_IF_BkUp_Read_MSBticks>
 8002180:	61b8      	str	r0, [r7, #24]

  ticks = (((uint64_t) timerValueMSB) << 32) + timerValueLsb;
 8002182:	69bb      	ldr	r3, [r7, #24]
 8002184:	4619      	mov	r1, r3
 8002186:	f04f 0200 	mov.w	r2, #0
 800218a:	f04f 0b00 	mov.w	fp, #0
 800218e:	f04f 0c00 	mov.w	ip, #0
 8002192:	468c      	mov	ip, r1
 8002194:	f04f 0b00 	mov.w	fp, #0
 8002198:	69fa      	ldr	r2, [r7, #28]
 800219a:	4611      	mov	r1, r2
 800219c:	f04f 0200 	mov.w	r2, #0
 80021a0:	eb1b 0301 	adds.w	r3, fp, r1
 80021a4:	eb4c 0402 	adc.w	r4, ip, r2
 80021a8:	e9c7 3404 	strd	r3, r4, [r7, #16]

  uint32_t seconds = (uint32_t)(ticks >> RTC_N_PREDIV_S);
 80021ac:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80021b0:	f04f 0300 	mov.w	r3, #0
 80021b4:	f04f 0400 	mov.w	r4, #0
 80021b8:	0a8b      	lsrs	r3, r1, #10
 80021ba:	ea43 5382 	orr.w	r3, r3, r2, lsl #22
 80021be:	0a94      	lsrs	r4, r2, #10
 80021c0:	60fb      	str	r3, [r7, #12]

  ticks = (uint32_t) ticks & RTC_PREDIV_S;
 80021c2:	693b      	ldr	r3, [r7, #16]
 80021c4:	469b      	mov	fp, r3
 80021c6:	f04f 0c00 	mov.w	ip, #0
 80021ca:	f240 31ff 	movw	r1, #1023	; 0x3ff
 80021ce:	f04f 0200 	mov.w	r2, #0
 80021d2:	ea0b 0301 	and.w	r3, fp, r1
 80021d6:	ea0c 0402 	and.w	r4, ip, r2
 80021da:	e9c7 3404 	strd	r3, r4, [r7, #16]

  *mSeconds = TIMER_IF_Convert_Tick2ms(ticks);
 80021de:	693b      	ldr	r3, [r7, #16]
 80021e0:	4618      	mov	r0, r3
 80021e2:	f7ff ff53 	bl	800208c <TIMER_IF_Convert_Tick2ms>
 80021e6:	4603      	mov	r3, r0
 80021e8:	b29a      	uxth	r2, r3
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	801a      	strh	r2, [r3, #0]

  return seconds;
 80021ee:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_GetTime_Last */

  /* USER CODE END TIMER_IF_GetTime_Last */
}
 80021f0:	4618      	mov	r0, r3
 80021f2:	3720      	adds	r7, #32
 80021f4:	46bd      	mov	sp, r7
 80021f6:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
	...

080021fc <TIMER_IF_BkUp_Write_Seconds>:

void TIMER_IF_BkUp_Write_Seconds(uint32_t Seconds)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b082      	sub	sp, #8
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SECONDS, Seconds);
 8002204:	687a      	ldr	r2, [r7, #4]
 8002206:	2100      	movs	r1, #0
 8002208:	4803      	ldr	r0, [pc, #12]	; (8002218 <TIMER_IF_BkUp_Write_Seconds+0x1c>)
 800220a:	f004 f9f7 	bl	80065fc <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds_Last */
}
 800220e:	bf00      	nop
 8002210:	3708      	adds	r7, #8
 8002212:	46bd      	mov	sp, r7
 8002214:	bd80      	pop	{r7, pc}
 8002216:	bf00      	nop
 8002218:	200016a4 	.word	0x200016a4

0800221c <TIMER_IF_BkUp_Write_SubSeconds>:

void TIMER_IF_BkUp_Write_SubSeconds(uint32_t SubSeconds)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b082      	sub	sp, #8
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SUBSECONDS, SubSeconds);
 8002224:	687a      	ldr	r2, [r7, #4]
 8002226:	2101      	movs	r1, #1
 8002228:	4803      	ldr	r0, [pc, #12]	; (8002238 <TIMER_IF_BkUp_Write_SubSeconds+0x1c>)
 800222a:	f004 f9e7 	bl	80065fc <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds_Last */
}
 800222e:	bf00      	nop
 8002230:	3708      	adds	r7, #8
 8002232:	46bd      	mov	sp, r7
 8002234:	bd80      	pop	{r7, pc}
 8002236:	bf00      	nop
 8002238:	200016a4 	.word	0x200016a4

0800223c <TIMER_IF_BkUp_Read_Seconds>:

uint32_t TIMER_IF_BkUp_Read_Seconds(void)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds */
  return HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SECONDS);
 8002240:	2100      	movs	r1, #0
 8002242:	4803      	ldr	r0, [pc, #12]	; (8002250 <TIMER_IF_BkUp_Read_Seconds+0x14>)
 8002244:	f004 f9f2 	bl	800662c <HAL_RTCEx_BKUPRead>
 8002248:	4603      	mov	r3, r0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds_Last */
}
 800224a:	4618      	mov	r0, r3
 800224c:	bd80      	pop	{r7, pc}
 800224e:	bf00      	nop
 8002250:	200016a4 	.word	0x200016a4

08002254 <TIMER_IF_BkUp_Read_SubSeconds>:

uint32_t TIMER_IF_BkUp_Read_SubSeconds(void)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds */
  return HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SUBSECONDS);
 8002258:	2101      	movs	r1, #1
 800225a:	4803      	ldr	r0, [pc, #12]	; (8002268 <TIMER_IF_BkUp_Read_SubSeconds+0x14>)
 800225c:	f004 f9e6 	bl	800662c <HAL_RTCEx_BKUPRead>
 8002260:	4603      	mov	r3, r0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds_Last */
}
 8002262:	4618      	mov	r0, r3
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	200016a4 	.word	0x200016a4

0800226c <TIMER_IF_BkUp_Write_MSBticks>:

/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/
static void TIMER_IF_BkUp_Write_MSBticks(uint32_t MSBticks)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b082      	sub	sp, #8
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_MSBTICKS, MSBticks);
 8002274:	687a      	ldr	r2, [r7, #4]
 8002276:	2102      	movs	r1, #2
 8002278:	4803      	ldr	r0, [pc, #12]	; (8002288 <TIMER_IF_BkUp_Write_MSBticks+0x1c>)
 800227a:	f004 f9bf 	bl	80065fc <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks_Last */
}
 800227e:	bf00      	nop
 8002280:	3708      	adds	r7, #8
 8002282:	46bd      	mov	sp, r7
 8002284:	bd80      	pop	{r7, pc}
 8002286:	bf00      	nop
 8002288:	200016a4 	.word	0x200016a4

0800228c <TIMER_IF_BkUp_Read_MSBticks>:

static uint32_t TIMER_IF_BkUp_Read_MSBticks(void)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b082      	sub	sp, #8
 8002290:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks */
  uint32_t MSBticks;
  MSBticks = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_MSBTICKS);
 8002292:	2102      	movs	r1, #2
 8002294:	4804      	ldr	r0, [pc, #16]	; (80022a8 <TIMER_IF_BkUp_Read_MSBticks+0x1c>)
 8002296:	f004 f9c9 	bl	800662c <HAL_RTCEx_BKUPRead>
 800229a:	6078      	str	r0, [r7, #4]
  return MSBticks;
 800229c:	687b      	ldr	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks_Last */
}
 800229e:	4618      	mov	r0, r3
 80022a0:	3708      	adds	r7, #8
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}
 80022a6:	bf00      	nop
 80022a8:	200016a4 	.word	0x200016a4

080022ac <GetTimerTicks>:

static inline uint32_t GetTimerTicks(void)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GetTimerTicks */

  /* USER CODE END GetTimerTicks */
  return (UINT32_MAX - LL_RTC_TIME_GetSubSecond(RTC));
 80022b0:	4803      	ldr	r0, [pc, #12]	; (80022c0 <GetTimerTicks+0x14>)
 80022b2:	f7ff fe09 	bl	8001ec8 <LL_RTC_TIME_GetSubSecond>
 80022b6:	4603      	mov	r3, r0
 80022b8:	43db      	mvns	r3, r3
  /* USER CODE BEGIN GetTimerTicks_Last */

  /* USER CODE END GetTimerTicks_Last */
}
 80022ba:	4618      	mov	r0, r3
 80022bc:	bd80      	pop	{r7, pc}
 80022be:	bf00      	nop
 80022c0:	40002800 	.word	0x40002800

080022c4 <LL_AHB2_GRP1_EnableClock>:
{
 80022c4:	b480      	push	{r7}
 80022c6:	b085      	sub	sp, #20
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80022cc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80022d0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80022d2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	4313      	orrs	r3, r2
 80022da:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80022dc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80022e0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	4013      	ands	r3, r2
 80022e6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80022e8:	68fb      	ldr	r3, [r7, #12]
}
 80022ea:	bf00      	nop
 80022ec:	3714      	adds	r7, #20
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bc80      	pop	{r7}
 80022f2:	4770      	bx	lr

080022f4 <LL_APB1_GRP1_EnableClock>:
{
 80022f4:	b480      	push	{r7}
 80022f6:	b085      	sub	sp, #20
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 80022fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002300:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002302:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	4313      	orrs	r3, r2
 800230a:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800230c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002310:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	4013      	ands	r3, r2
 8002316:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002318:	68fb      	ldr	r3, [r7, #12]
}
 800231a:	bf00      	nop
 800231c:	3714      	adds	r7, #20
 800231e:	46bd      	mov	sp, r7
 8002320:	bc80      	pop	{r7}
 8002322:	4770      	bx	lr

08002324 <LL_APB1_GRP1_DisableClock>:
{
 8002324:	b480      	push	{r7}
 8002326:	b083      	sub	sp, #12
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 800232c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002330:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	43db      	mvns	r3, r3
 8002336:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800233a:	4013      	ands	r3, r2
 800233c:	658b      	str	r3, [r1, #88]	; 0x58
}
 800233e:	bf00      	nop
 8002340:	370c      	adds	r7, #12
 8002342:	46bd      	mov	sp, r7
 8002344:	bc80      	pop	{r7}
 8002346:	4770      	bx	lr

08002348 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 800234c:	4b22      	ldr	r3, [pc, #136]	; (80023d8 <MX_USART2_UART_Init+0x90>)
 800234e:	4a23      	ldr	r2, [pc, #140]	; (80023dc <MX_USART2_UART_Init+0x94>)
 8002350:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = USART_BAUDRATE;
 8002352:	4b21      	ldr	r3, [pc, #132]	; (80023d8 <MX_USART2_UART_Init+0x90>)
 8002354:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002358:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800235a:	4b1f      	ldr	r3, [pc, #124]	; (80023d8 <MX_USART2_UART_Init+0x90>)
 800235c:	2200      	movs	r2, #0
 800235e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002360:	4b1d      	ldr	r3, [pc, #116]	; (80023d8 <MX_USART2_UART_Init+0x90>)
 8002362:	2200      	movs	r2, #0
 8002364:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002366:	4b1c      	ldr	r3, [pc, #112]	; (80023d8 <MX_USART2_UART_Init+0x90>)
 8002368:	2200      	movs	r2, #0
 800236a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800236c:	4b1a      	ldr	r3, [pc, #104]	; (80023d8 <MX_USART2_UART_Init+0x90>)
 800236e:	220c      	movs	r2, #12
 8002370:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002372:	4b19      	ldr	r3, [pc, #100]	; (80023d8 <MX_USART2_UART_Init+0x90>)
 8002374:	2200      	movs	r2, #0
 8002376:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002378:	4b17      	ldr	r3, [pc, #92]	; (80023d8 <MX_USART2_UART_Init+0x90>)
 800237a:	2200      	movs	r2, #0
 800237c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800237e:	4b16      	ldr	r3, [pc, #88]	; (80023d8 <MX_USART2_UART_Init+0x90>)
 8002380:	2200      	movs	r2, #0
 8002382:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002384:	4b14      	ldr	r3, [pc, #80]	; (80023d8 <MX_USART2_UART_Init+0x90>)
 8002386:	2200      	movs	r2, #0
 8002388:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800238a:	4b13      	ldr	r3, [pc, #76]	; (80023d8 <MX_USART2_UART_Init+0x90>)
 800238c:	2200      	movs	r2, #0
 800238e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002390:	4811      	ldr	r0, [pc, #68]	; (80023d8 <MX_USART2_UART_Init+0x90>)
 8002392:	f004 fe2a 	bl	8006fea <HAL_UART_Init>
 8002396:	4603      	mov	r3, r0
 8002398:	2b00      	cmp	r3, #0
 800239a:	d001      	beq.n	80023a0 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 800239c:	f7ff f96a 	bl	8001674 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80023a0:	2100      	movs	r1, #0
 80023a2:	480d      	ldr	r0, [pc, #52]	; (80023d8 <MX_USART2_UART_Init+0x90>)
 80023a4:	f006 fa90 	bl	80088c8 <HAL_UARTEx_SetTxFifoThreshold>
 80023a8:	4603      	mov	r3, r0
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d001      	beq.n	80023b2 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80023ae:	f7ff f961 	bl	8001674 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80023b2:	2100      	movs	r1, #0
 80023b4:	4808      	ldr	r0, [pc, #32]	; (80023d8 <MX_USART2_UART_Init+0x90>)
 80023b6:	f006 fac5 	bl	8008944 <HAL_UARTEx_SetRxFifoThreshold>
 80023ba:	4603      	mov	r3, r0
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d001      	beq.n	80023c4 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80023c0:	f7ff f958 	bl	8001674 <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&huart2) != HAL_OK)
 80023c4:	4804      	ldr	r0, [pc, #16]	; (80023d8 <MX_USART2_UART_Init+0x90>)
 80023c6:	f006 fa44 	bl	8008852 <HAL_UARTEx_EnableFifoMode>
 80023ca:	4603      	mov	r3, r0
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d001      	beq.n	80023d4 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80023d0:	f7ff f950 	bl	8001674 <Error_Handler>
  }

}
 80023d4:	bf00      	nop
 80023d6:	bd80      	pop	{r7, pc}
 80023d8:	20001748 	.word	0x20001748
 80023dc:	40004400 	.word	0x40004400

080023e0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b096      	sub	sp, #88	; 0x58
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023e8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80023ec:	2200      	movs	r2, #0
 80023ee:	601a      	str	r2, [r3, #0]
 80023f0:	605a      	str	r2, [r3, #4]
 80023f2:	609a      	str	r2, [r3, #8]
 80023f4:	60da      	str	r2, [r3, #12]
 80023f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80023f8:	f107 030c 	add.w	r3, r7, #12
 80023fc:	2238      	movs	r2, #56	; 0x38
 80023fe:	2100      	movs	r1, #0
 8002400:	4618      	mov	r0, r3
 8002402:	f018 fa47 	bl	801a894 <memset>
  if(uartHandle->Instance==USART2)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	4a33      	ldr	r2, [pc, #204]	; (80024d8 <HAL_UART_MspInit+0xf8>)
 800240c:	4293      	cmp	r3, r2
 800240e:	d15f      	bne.n	80024d0 <HAL_UART_MspInit+0xf0>
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002410:	2302      	movs	r3, #2
 8002412:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 8002414:	4b31      	ldr	r3, [pc, #196]	; (80024dc <HAL_UART_MspInit+0xfc>)
 8002416:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002418:	f107 030c 	add.w	r3, r7, #12
 800241c:	4618      	mov	r0, r3
 800241e:	f003 fc91 	bl	8005d44 <HAL_RCCEx_PeriphCLKConfig>
 8002422:	4603      	mov	r3, r0
 8002424:	2b00      	cmp	r3, #0
 8002426:	d001      	beq.n	800242c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002428:	f7ff f924 	bl	8001674 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800242c:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002430:	f7ff ff60 	bl	80022f4 <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002434:	2001      	movs	r0, #1
 8002436:	f7ff ff45 	bl	80022c4 <LL_AHB2_GRP1_EnableClock>
    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = USARTx_RX_Pin|USARTx_TX_Pin;
 800243a:	230c      	movs	r3, #12
 800243c:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800243e:	2302      	movs	r3, #2
 8002440:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002442:	2300      	movs	r3, #0
 8002444:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002446:	2303      	movs	r3, #3
 8002448:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800244a:	2307      	movs	r3, #7
 800244c:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800244e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002452:	4619      	mov	r1, r3
 8002454:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002458:	f001 ff30 	bl	80042bc <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel5;
 800245c:	4b20      	ldr	r3, [pc, #128]	; (80024e0 <HAL_UART_MspInit+0x100>)
 800245e:	4a21      	ldr	r2, [pc, #132]	; (80024e4 <HAL_UART_MspInit+0x104>)
 8002460:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8002462:	4b1f      	ldr	r3, [pc, #124]	; (80024e0 <HAL_UART_MspInit+0x100>)
 8002464:	2214      	movs	r2, #20
 8002466:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002468:	4b1d      	ldr	r3, [pc, #116]	; (80024e0 <HAL_UART_MspInit+0x100>)
 800246a:	2210      	movs	r2, #16
 800246c:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800246e:	4b1c      	ldr	r3, [pc, #112]	; (80024e0 <HAL_UART_MspInit+0x100>)
 8002470:	2200      	movs	r2, #0
 8002472:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002474:	4b1a      	ldr	r3, [pc, #104]	; (80024e0 <HAL_UART_MspInit+0x100>)
 8002476:	2280      	movs	r2, #128	; 0x80
 8002478:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800247a:	4b19      	ldr	r3, [pc, #100]	; (80024e0 <HAL_UART_MspInit+0x100>)
 800247c:	2200      	movs	r2, #0
 800247e:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002480:	4b17      	ldr	r3, [pc, #92]	; (80024e0 <HAL_UART_MspInit+0x100>)
 8002482:	2200      	movs	r2, #0
 8002484:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002486:	4b16      	ldr	r3, [pc, #88]	; (80024e0 <HAL_UART_MspInit+0x100>)
 8002488:	2200      	movs	r2, #0
 800248a:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800248c:	4b14      	ldr	r3, [pc, #80]	; (80024e0 <HAL_UART_MspInit+0x100>)
 800248e:	2200      	movs	r2, #0
 8002490:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002492:	4813      	ldr	r0, [pc, #76]	; (80024e0 <HAL_UART_MspInit+0x100>)
 8002494:	f001 face 	bl	8003a34 <HAL_DMA_Init>
 8002498:	4603      	mov	r3, r0
 800249a:	2b00      	cmp	r3, #0
 800249c:	d001      	beq.n	80024a2 <HAL_UART_MspInit+0xc2>
    {
      Error_Handler();
 800249e:	f7ff f8e9 	bl	8001674 <Error_Handler>
    }

    if (HAL_DMA_ConfigChannelAttributes(&hdma_usart2_tx, DMA_CHANNEL_NPRIV) != HAL_OK)
 80024a2:	2110      	movs	r1, #16
 80024a4:	480e      	ldr	r0, [pc, #56]	; (80024e0 <HAL_UART_MspInit+0x100>)
 80024a6:	f001 fe05 	bl	80040b4 <HAL_DMA_ConfigChannelAttributes>
 80024aa:	4603      	mov	r3, r0
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d001      	beq.n	80024b4 <HAL_UART_MspInit+0xd4>
    {
      Error_Handler();
 80024b0:	f7ff f8e0 	bl	8001674 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	4a0a      	ldr	r2, [pc, #40]	; (80024e0 <HAL_UART_MspInit+0x100>)
 80024b8:	679a      	str	r2, [r3, #120]	; 0x78
 80024ba:	4a09      	ldr	r2, [pc, #36]	; (80024e0 <HAL_UART_MspInit+0x100>)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 80024c0:	2200      	movs	r2, #0
 80024c2:	2102      	movs	r1, #2
 80024c4:	2025      	movs	r0, #37	; 0x25
 80024c6:	f001 fa7e 	bl	80039c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80024ca:	2025      	movs	r0, #37	; 0x25
 80024cc:	f001 fa95 	bl	80039fa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80024d0:	bf00      	nop
 80024d2:	3758      	adds	r7, #88	; 0x58
 80024d4:	46bd      	mov	sp, r7
 80024d6:	bd80      	pop	{r7, pc}
 80024d8:	40004400 	.word	0x40004400
 80024dc:	000c0004 	.word	0x000c0004
 80024e0:	200016e8 	.word	0x200016e8
 80024e4:	40020058 	.word	0x40020058

080024e8 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b082      	sub	sp, #8
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART2)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	4a0b      	ldr	r2, [pc, #44]	; (8002524 <HAL_UART_MspDeInit+0x3c>)
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d110      	bne.n	800251c <HAL_UART_MspDeInit+0x34>
  {
  /* USER CODE BEGIN USART2_MspDeInit 0 */

  /* USER CODE END USART2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 80024fa:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80024fe:	f7ff ff11 	bl	8002324 <LL_APB1_GRP1_DisableClock>

    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    HAL_GPIO_DeInit(GPIOA, USARTx_RX_Pin|USARTx_TX_Pin);
 8002502:	210c      	movs	r1, #12
 8002504:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002508:	f002 f836 	bl	8004578 <HAL_GPIO_DeInit>

    /* USART2 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002510:	4618      	mov	r0, r3
 8002512:	f001 fb37 	bl	8003b84 <HAL_DMA_DeInit>

    /* USART2 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 8002516:	2025      	movs	r0, #37	; 0x25
 8002518:	f001 fa7d 	bl	8003a16 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
}
 800251c:	bf00      	nop
 800251e:	3708      	adds	r7, #8
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}
 8002524:	40004400 	.word	0x40004400

08002528 <LL_APB1_GRP1_ForceReset>:
{
 8002528:	b480      	push	{r7}
 800252a:	b083      	sub	sp, #12
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR1, Periphs);
 8002530:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002534:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002536:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	4313      	orrs	r3, r2
 800253e:	638b      	str	r3, [r1, #56]	; 0x38
}
 8002540:	bf00      	nop
 8002542:	370c      	adds	r7, #12
 8002544:	46bd      	mov	sp, r7
 8002546:	bc80      	pop	{r7}
 8002548:	4770      	bx	lr

0800254a <LL_APB1_GRP1_ReleaseReset>:
{
 800254a:	b480      	push	{r7}
 800254c:	b083      	sub	sp, #12
 800254e:	af00      	add	r7, sp, #0
 8002550:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR1, Periphs);
 8002552:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002556:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	43db      	mvns	r3, r3
 800255c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002560:	4013      	ands	r3, r2
 8002562:	638b      	str	r3, [r1, #56]	; 0x38
}
 8002564:	bf00      	nop
 8002566:	370c      	adds	r7, #12
 8002568:	46bd      	mov	sp, r7
 800256a:	bc80      	pop	{r7}
 800256c:	4770      	bx	lr
	...

08002570 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8002570:	b480      	push	{r7}
 8002572:	b083      	sub	sp, #12
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8002578:	4b06      	ldr	r3, [pc, #24]	; (8002594 <LL_EXTI_EnableIT_0_31+0x24>)
 800257a:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 800257e:	4905      	ldr	r1, [pc, #20]	; (8002594 <LL_EXTI_EnableIT_0_31+0x24>)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	4313      	orrs	r3, r2
 8002584:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 8002588:	bf00      	nop
 800258a:	370c      	adds	r7, #12
 800258c:	46bd      	mov	sp, r7
 800258e:	bc80      	pop	{r7}
 8002590:	4770      	bx	lr
 8002592:	bf00      	nop
 8002594:	58000800 	.word	0x58000800

08002598 <vcom_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

UTIL_ADV_TRACE_Status_t vcom_Init(void (*cb)(void *))
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b082      	sub	sp, #8
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vcom_Init_1 */

  /* USER CODE END vcom_Init_1 */
  TxCpltCallback = cb;
 80025a0:	4a07      	ldr	r2, [pc, #28]	; (80025c0 <vcom_Init+0x28>)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6013      	str	r3, [r2, #0]
  MX_DMA_Init();
 80025a6:	f7fe ff58 	bl	800145a <MX_DMA_Init>
  MX_USART2_UART_Init();
 80025aa:	f7ff fecd 	bl	8002348 <MX_USART2_UART_Init>
  LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_27);
 80025ae:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 80025b2:	f7ff ffdd 	bl	8002570 <LL_EXTI_EnableIT_0_31>
  return UTIL_ADV_TRACE_OK;
 80025b6:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Init_2 */

  /* USER CODE END vcom_Init_2 */
}
 80025b8:	4618      	mov	r0, r3
 80025ba:	3708      	adds	r7, #8
 80025bc:	46bd      	mov	sp, r7
 80025be:	bd80      	pop	{r7, pc}
 80025c0:	200001ec 	.word	0x200001ec

080025c4 <vcom_DeInit>:

UTIL_ADV_TRACE_Status_t vcom_DeInit(void)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_DeInit_1 */

  /* USER CODE END vcom_DeInit_1 */
  /* ##-1- Reset peripherals ################################################## */
  __HAL_RCC_USART2_FORCE_RESET();
 80025c8:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80025cc:	f7ff ffac 	bl	8002528 <LL_APB1_GRP1_ForceReset>
  __HAL_RCC_USART2_RELEASE_RESET();
 80025d0:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80025d4:	f7ff ffb9 	bl	800254a <LL_APB1_GRP1_ReleaseReset>

  /* ##-2- MspDeInit ################################################## */
  HAL_UART_MspDeInit(&huart2);
 80025d8:	4804      	ldr	r0, [pc, #16]	; (80025ec <vcom_DeInit+0x28>)
 80025da:	f7ff ff85 	bl	80024e8 <HAL_UART_MspDeInit>

  /* ##-3- Disable the NVIC for DMA ########################################### */
  /* temporary while waiting CR 50840: MX implementation of  MX_DMA_DeInit() */
  /* For the time being user should change manually the channel according to the MX settings */
  /* USER CODE BEGIN 1 */
  HAL_NVIC_DisableIRQ(DMA1_Channel5_IRQn);
 80025de:	200f      	movs	r0, #15
 80025e0:	f001 fa19 	bl	8003a16 <HAL_NVIC_DisableIRQ>

  return UTIL_ADV_TRACE_OK;
 80025e4:	2300      	movs	r3, #0
  /* USER CODE END 1 */
  /* USER CODE BEGIN vcom_DeInit_2 */

  /* USER CODE END vcom_DeInit_2 */
}
 80025e6:	4618      	mov	r0, r3
 80025e8:	bd80      	pop	{r7, pc}
 80025ea:	bf00      	nop
 80025ec:	20001748 	.word	0x20001748

080025f0 <vcom_Trace_DMA>:

  /* USER CODE END vcom_Trace_2 */
}

UTIL_ADV_TRACE_Status_t vcom_Trace_DMA(uint8_t *p_data, uint16_t size)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b082      	sub	sp, #8
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
 80025f8:	460b      	mov	r3, r1
 80025fa:	807b      	strh	r3, [r7, #2]
  /* USER CODE BEGIN vcom_Trace_DMA_1 */

  /* USER CODE END vcom_Trace_DMA_1 */
  HAL_UART_Transmit_DMA(&huart2, p_data, size);
 80025fc:	887b      	ldrh	r3, [r7, #2]
 80025fe:	461a      	mov	r2, r3
 8002600:	6879      	ldr	r1, [r7, #4]
 8002602:	4804      	ldr	r0, [pc, #16]	; (8002614 <vcom_Trace_DMA+0x24>)
 8002604:	f004 fd70 	bl	80070e8 <HAL_UART_Transmit_DMA>
  return UTIL_ADV_TRACE_OK;
 8002608:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Trace_DMA_2 */

  /* USER CODE END vcom_Trace_DMA_2 */
}
 800260a:	4618      	mov	r0, r3
 800260c:	3708      	adds	r7, #8
 800260e:	46bd      	mov	sp, r7
 8002610:	bd80      	pop	{r7, pc}
 8002612:	bf00      	nop
 8002614:	20001748 	.word	0x20001748

08002618 <vcom_ReceiveInit>:

UTIL_ADV_TRACE_Status_t vcom_ReceiveInit(void (*RxCb)(uint8_t *rxChar, uint16_t size, uint8_t error))
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b084      	sub	sp, #16
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]

  /* USER CODE END vcom_ReceiveInit_1 */
  UART_WakeUpTypeDef WakeUpSelection;

  /*record call back*/
  RxCpltCallback = RxCb;
 8002620:	4a19      	ldr	r2, [pc, #100]	; (8002688 <vcom_ReceiveInit+0x70>)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	6013      	str	r3, [r2, #0]

  /*Set wakeUp event on start bit*/
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 8002626:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800262a:	60bb      	str	r3, [r7, #8]

  HAL_UARTEx_StopModeWakeUpSourceConfig(&huart2, WakeUpSelection);
 800262c:	f107 0308 	add.w	r3, r7, #8
 8002630:	e893 0006 	ldmia.w	r3, {r1, r2}
 8002634:	4815      	ldr	r0, [pc, #84]	; (800268c <vcom_ReceiveInit+0x74>)
 8002636:	f006 f890 	bl	800875a <HAL_UARTEx_StopModeWakeUpSourceConfig>

  /* Make sure that no UART transfer is on-going */
  while (__HAL_UART_GET_FLAG(&huart2, USART_ISR_BUSY) == SET);
 800263a:	bf00      	nop
 800263c:	4b13      	ldr	r3, [pc, #76]	; (800268c <vcom_ReceiveInit+0x74>)
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	69db      	ldr	r3, [r3, #28]
 8002642:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002646:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800264a:	d0f7      	beq.n	800263c <vcom_ReceiveInit+0x24>

  /* Make sure that UART is ready to receive)   */
  while (__HAL_UART_GET_FLAG(&huart2, USART_ISR_REACK) == RESET);
 800264c:	bf00      	nop
 800264e:	4b0f      	ldr	r3, [pc, #60]	; (800268c <vcom_ReceiveInit+0x74>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	69db      	ldr	r3, [r3, #28]
 8002654:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002658:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800265c:	d1f7      	bne.n	800264e <vcom_ReceiveInit+0x36>

  /* Enable USART interrupt */
  __HAL_UART_ENABLE_IT(&huart2, UART_IT_WUF);
 800265e:	4b0b      	ldr	r3, [pc, #44]	; (800268c <vcom_ReceiveInit+0x74>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	689a      	ldr	r2, [r3, #8]
 8002664:	4b09      	ldr	r3, [pc, #36]	; (800268c <vcom_ReceiveInit+0x74>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 800266c:	609a      	str	r2, [r3, #8]

  /*Enable wakeup from stop mode*/
  HAL_UARTEx_EnableStopMode(&huart2);
 800266e:	4807      	ldr	r0, [pc, #28]	; (800268c <vcom_ReceiveInit+0x74>)
 8002670:	f006 f8ce 	bl	8008810 <HAL_UARTEx_EnableStopMode>

  /*Start LPUART receive on IT*/
  HAL_UART_Receive_IT(&huart2, &charRx, 1);
 8002674:	2201      	movs	r2, #1
 8002676:	4906      	ldr	r1, [pc, #24]	; (8002690 <vcom_ReceiveInit+0x78>)
 8002678:	4804      	ldr	r0, [pc, #16]	; (800268c <vcom_ReceiveInit+0x74>)
 800267a:	f004 fd06 	bl	800708a <HAL_UART_Receive_IT>

  return UTIL_ADV_TRACE_OK;
 800267e:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_ReceiveInit_2 */

  /* USER CODE END vcom_ReceiveInit_2 */
}
 8002680:	4618      	mov	r0, r3
 8002682:	3710      	adds	r7, #16
 8002684:	46bd      	mov	sp, r7
 8002686:	bd80      	pop	{r7, pc}
 8002688:	200001f0 	.word	0x200001f0
 800268c:	20001748 	.word	0x20001748
 8002690:	200017d8 	.word	0x200017d8

08002694 <vcom_Resume>:

void vcom_Resume(void)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_Resume_1 */

  /* USER CODE END vcom_Resume_1 */
  /*to re-enable lost UART settings*/
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002698:	4808      	ldr	r0, [pc, #32]	; (80026bc <vcom_Resume+0x28>)
 800269a:	f004 fca6 	bl	8006fea <HAL_UART_Init>
 800269e:	4603      	mov	r3, r0
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d001      	beq.n	80026a8 <vcom_Resume+0x14>
  {
    Error_Handler();
 80026a4:	f7fe ffe6 	bl	8001674 <Error_Handler>
  }

  /*to re-enable lost DMA settings*/
  if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80026a8:	4805      	ldr	r0, [pc, #20]	; (80026c0 <vcom_Resume+0x2c>)
 80026aa:	f001 f9c3 	bl	8003a34 <HAL_DMA_Init>
 80026ae:	4603      	mov	r3, r0
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d001      	beq.n	80026b8 <vcom_Resume+0x24>
  {
    Error_Handler();
 80026b4:	f7fe ffde 	bl	8001674 <Error_Handler>
  }
  /* USER CODE BEGIN vcom_Resume_2 */

  /* USER CODE END vcom_Resume_2 */
}
 80026b8:	bf00      	nop
 80026ba:	bd80      	pop	{r7, pc}
 80026bc:	20001748 	.word	0x20001748
 80026c0:	200016e8 	.word	0x200016e8

080026c4 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart2)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b082      	sub	sp, #8
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_1 */

  /* USER CODE END HAL_UART_TxCpltCallback_1 */
  /* buffer transmission complete*/
  TxCpltCallback(NULL);
 80026cc:	4b03      	ldr	r3, [pc, #12]	; (80026dc <HAL_UART_TxCpltCallback+0x18>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	2000      	movs	r0, #0
 80026d2:	4798      	blx	r3
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_2 */

  /* USER CODE END HAL_UART_TxCpltCallback_2 */
}
 80026d4:	bf00      	nop
 80026d6:	3708      	adds	r7, #8
 80026d8:	46bd      	mov	sp, r7
 80026da:	bd80      	pop	{r7, pc}
 80026dc:	200001ec 	.word	0x200001ec

080026e0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart2)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b082      	sub	sp, #8
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_1 */

  /* USER CODE END HAL_UART_RxCpltCallback_1 */
  if ((NULL != RxCpltCallback) && (HAL_UART_ERROR_NONE == huart2->ErrorCode))
 80026e8:	4b0b      	ldr	r3, [pc, #44]	; (8002718 <HAL_UART_RxCpltCallback+0x38>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d00a      	beq.n	8002706 <HAL_UART_RxCpltCallback+0x26>
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d105      	bne.n	8002706 <HAL_UART_RxCpltCallback+0x26>
  {
    RxCpltCallback(&charRx, 1, 0);
 80026fa:	4b07      	ldr	r3, [pc, #28]	; (8002718 <HAL_UART_RxCpltCallback+0x38>)
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	2200      	movs	r2, #0
 8002700:	2101      	movs	r1, #1
 8002702:	4806      	ldr	r0, [pc, #24]	; (800271c <HAL_UART_RxCpltCallback+0x3c>)
 8002704:	4798      	blx	r3
  }
  HAL_UART_Receive_IT(huart2, &charRx, 1);
 8002706:	2201      	movs	r2, #1
 8002708:	4904      	ldr	r1, [pc, #16]	; (800271c <HAL_UART_RxCpltCallback+0x3c>)
 800270a:	6878      	ldr	r0, [r7, #4]
 800270c:	f004 fcbd 	bl	800708a <HAL_UART_Receive_IT>
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_2 */

  /* USER CODE END HAL_UART_RxCpltCallback_2 */
}
 8002710:	bf00      	nop
 8002712:	3708      	adds	r7, #8
 8002714:	46bd      	mov	sp, r7
 8002716:	bd80      	pop	{r7, pc}
 8002718:	200001f0 	.word	0x200001f0
 800271c:	200017d8 	.word	0x200017d8

08002720 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002720:	480d      	ldr	r0, [pc, #52]	; (8002758 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002722:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002724:	f7ff fbca 	bl	8001ebc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002728:	480c      	ldr	r0, [pc, #48]	; (800275c <LoopForever+0x6>)
  ldr r1, =_edata
 800272a:	490d      	ldr	r1, [pc, #52]	; (8002760 <LoopForever+0xa>)
  ldr r2, =_sidata
 800272c:	4a0d      	ldr	r2, [pc, #52]	; (8002764 <LoopForever+0xe>)
  movs r3, #0
 800272e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002730:	e002      	b.n	8002738 <LoopCopyDataInit>

08002732 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002732:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002734:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002736:	3304      	adds	r3, #4

08002738 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002738:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800273a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800273c:	d3f9      	bcc.n	8002732 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800273e:	4a0a      	ldr	r2, [pc, #40]	; (8002768 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002740:	4c0a      	ldr	r4, [pc, #40]	; (800276c <LoopForever+0x16>)
  movs r3, #0
 8002742:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002744:	e001      	b.n	800274a <LoopFillZerobss>

08002746 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002746:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002748:	3204      	adds	r2, #4

0800274a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800274a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800274c:	d3fb      	bcc.n	8002746 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800274e:	f018 f87d 	bl	801a84c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002752:	f7fe ff2c 	bl	80015ae <main>

08002756 <LoopForever>:

LoopForever:
    b LoopForever
 8002756:	e7fe      	b.n	8002756 <LoopForever>
  ldr   r0, =_estack
 8002758:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 800275c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002760:	200001c8 	.word	0x200001c8
  ldr r2, =_sidata
 8002764:	0801b858 	.word	0x0801b858
  ldr r2, =_sbss
 8002768:	200001c8 	.word	0x200001c8
  ldr r4, =_ebss
 800276c:	2000187c 	.word	0x2000187c

08002770 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002770:	e7fe      	b.n	8002770 <ADC_IRQHandler>
	...

08002774 <LL_DBGMCU_DisableDBGSleepMode>:
{
 8002774:	b480      	push	{r7}
 8002776:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8002778:	4b04      	ldr	r3, [pc, #16]	; (800278c <LL_DBGMCU_DisableDBGSleepMode+0x18>)
 800277a:	685b      	ldr	r3, [r3, #4]
 800277c:	4a03      	ldr	r2, [pc, #12]	; (800278c <LL_DBGMCU_DisableDBGSleepMode+0x18>)
 800277e:	f023 0301 	bic.w	r3, r3, #1
 8002782:	6053      	str	r3, [r2, #4]
}
 8002784:	bf00      	nop
 8002786:	46bd      	mov	sp, r7
 8002788:	bc80      	pop	{r7}
 800278a:	4770      	bx	lr
 800278c:	e0042000 	.word	0xe0042000

08002790 <LL_DBGMCU_DisableDBGStopMode>:
{
 8002790:	b480      	push	{r7}
 8002792:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8002794:	4b04      	ldr	r3, [pc, #16]	; (80027a8 <LL_DBGMCU_DisableDBGStopMode+0x18>)
 8002796:	685b      	ldr	r3, [r3, #4]
 8002798:	4a03      	ldr	r2, [pc, #12]	; (80027a8 <LL_DBGMCU_DisableDBGStopMode+0x18>)
 800279a:	f023 0302 	bic.w	r3, r3, #2
 800279e:	6053      	str	r3, [r2, #4]
}
 80027a0:	bf00      	nop
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bc80      	pop	{r7}
 80027a6:	4770      	bx	lr
 80027a8:	e0042000 	.word	0xe0042000

080027ac <LL_DBGMCU_DisableDBGStandbyMode>:
{
 80027ac:	b480      	push	{r7}
 80027ae:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 80027b0:	4b04      	ldr	r3, [pc, #16]	; (80027c4 <LL_DBGMCU_DisableDBGStandbyMode+0x18>)
 80027b2:	685b      	ldr	r3, [r3, #4]
 80027b4:	4a03      	ldr	r2, [pc, #12]	; (80027c4 <LL_DBGMCU_DisableDBGStandbyMode+0x18>)
 80027b6:	f023 0304 	bic.w	r3, r3, #4
 80027ba:	6053      	str	r3, [r2, #4]
}
 80027bc:	bf00      	nop
 80027be:	46bd      	mov	sp, r7
 80027c0:	bc80      	pop	{r7}
 80027c2:	4770      	bx	lr
 80027c4:	e0042000 	.word	0xe0042000

080027c8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b082      	sub	sp, #8
 80027cc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80027ce:	2300      	movs	r3, #0
 80027d0:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80027d2:	2003      	movs	r0, #3
 80027d4:	f001 f8ec 	bl	80039b0 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80027d8:	f003 f8d2 	bl	8005980 <HAL_RCC_GetHCLKFreq>
 80027dc:	4602      	mov	r2, r0
 80027de:	4b09      	ldr	r3, [pc, #36]	; (8002804 <HAL_Init+0x3c>)
 80027e0:	601a      	str	r2, [r3, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80027e2:	200f      	movs	r0, #15
 80027e4:	f7ff fae2 	bl	8001dac <HAL_InitTick>
 80027e8:	4603      	mov	r3, r0
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d002      	beq.n	80027f4 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80027ee:	2301      	movs	r3, #1
 80027f0:	71fb      	strb	r3, [r7, #7]
 80027f2:	e001      	b.n	80027f8 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80027f4:	f7ff f833 	bl	800185e <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80027f8:	79fb      	ldrb	r3, [r7, #7]
}
 80027fa:	4618      	mov	r0, r3
 80027fc:	3708      	adds	r7, #8
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}
 8002802:	bf00      	nop
 8002804:	20000030 	.word	0x20000030

08002808 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002808:	b480      	push	{r7}
 800280a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800280c:	4b05      	ldr	r3, [pc, #20]	; (8002824 <HAL_IncTick+0x1c>)
 800280e:	781b      	ldrb	r3, [r3, #0]
 8002810:	461a      	mov	r2, r3
 8002812:	4b05      	ldr	r3, [pc, #20]	; (8002828 <HAL_IncTick+0x20>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4413      	add	r3, r2
 8002818:	4a03      	ldr	r2, [pc, #12]	; (8002828 <HAL_IncTick+0x20>)
 800281a:	6013      	str	r3, [r2, #0]
}
 800281c:	bf00      	nop
 800281e:	46bd      	mov	sp, r7
 8002820:	bc80      	pop	{r7}
 8002822:	4770      	bx	lr
 8002824:	20000038 	.word	0x20000038
 8002828:	200017dc 	.word	0x200017dc

0800282c <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 800282c:	b480      	push	{r7}
 800282e:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8002830:	4b04      	ldr	r3, [pc, #16]	; (8002844 <HAL_SuspendTick+0x18>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4a03      	ldr	r2, [pc, #12]	; (8002844 <HAL_SuspendTick+0x18>)
 8002836:	f023 0302 	bic.w	r3, r3, #2
 800283a:	6013      	str	r3, [r2, #0]
}
 800283c:	bf00      	nop
 800283e:	46bd      	mov	sp, r7
 8002840:	bc80      	pop	{r7}
 8002842:	4770      	bx	lr
 8002844:	e000e010 	.word	0xe000e010

08002848 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8002848:	b480      	push	{r7}
 800284a:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 800284c:	4b04      	ldr	r3, [pc, #16]	; (8002860 <HAL_ResumeTick+0x18>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	4a03      	ldr	r2, [pc, #12]	; (8002860 <HAL_ResumeTick+0x18>)
 8002852:	f043 0302 	orr.w	r3, r3, #2
 8002856:	6013      	str	r3, [r2, #0]
}
 8002858:	bf00      	nop
 800285a:	46bd      	mov	sp, r7
 800285c:	bc80      	pop	{r7}
 800285e:	4770      	bx	lr
 8002860:	e000e010 	.word	0xe000e010

08002864 <HAL_GetUIDw0>:
/**
  * @brief  Return the first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 8002864:	b480      	push	{r7}
 8002866:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID_BASE)));
 8002868:	4b02      	ldr	r3, [pc, #8]	; (8002874 <HAL_GetUIDw0+0x10>)
 800286a:	681b      	ldr	r3, [r3, #0]
}
 800286c:	4618      	mov	r0, r3
 800286e:	46bd      	mov	sp, r7
 8002870:	bc80      	pop	{r7}
 8002872:	4770      	bx	lr
 8002874:	1fff7590 	.word	0x1fff7590

08002878 <HAL_GetUIDw1>:
/**
  * @brief  Return the second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 8002878:	b480      	push	{r7}
 800287a:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 800287c:	4b02      	ldr	r3, [pc, #8]	; (8002888 <HAL_GetUIDw1+0x10>)
 800287e:	681b      	ldr	r3, [r3, #0]
}
 8002880:	4618      	mov	r0, r3
 8002882:	46bd      	mov	sp, r7
 8002884:	bc80      	pop	{r7}
 8002886:	4770      	bx	lr
 8002888:	1fff7594 	.word	0x1fff7594

0800288c <HAL_GetUIDw2>:
/**
  * @brief  Return the third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 800288c:	b480      	push	{r7}
 800288e:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 8002890:	4b02      	ldr	r3, [pc, #8]	; (800289c <HAL_GetUIDw2+0x10>)
 8002892:	681b      	ldr	r3, [r3, #0]
}
 8002894:	4618      	mov	r0, r3
 8002896:	46bd      	mov	sp, r7
 8002898:	bc80      	pop	{r7}
 800289a:	4770      	bx	lr
 800289c:	1fff7598 	.word	0x1fff7598

080028a0 <HAL_DBGMCU_DisableDBGSleepMode>:
/**
  * @brief  Disable the CPU1 Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGSleepMode(void)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGSleepMode();
 80028a4:	f7ff ff66 	bl	8002774 <LL_DBGMCU_DisableDBGSleepMode>
}
 80028a8:	bf00      	nop
 80028aa:	bd80      	pop	{r7, pc}

080028ac <HAL_DBGMCU_DisableDBGStopMode>:
/**
  * @brief  Disable the CPU1 Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStopMode(void)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGStopMode();
 80028b0:	f7ff ff6e 	bl	8002790 <LL_DBGMCU_DisableDBGStopMode>
}
 80028b4:	bf00      	nop
 80028b6:	bd80      	pop	{r7, pc}

080028b8 <HAL_DBGMCU_DisableDBGStandbyMode>:
/**
  * @brief  Disable the CPU1 Debug Module during STANDBY mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStandbyMode(void)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGStandbyMode();
 80028bc:	f7ff ff76 	bl	80027ac <LL_DBGMCU_DisableDBGStandbyMode>
}
 80028c0:	bf00      	nop
 80028c2:	bd80      	pop	{r7, pc}

080028c4 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80028c4:	b480      	push	{r7}
 80028c6:	b083      	sub	sp, #12
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
 80028cc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	431a      	orrs	r2, r3
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	601a      	str	r2, [r3, #0]
}
 80028de:	bf00      	nop
 80028e0:	370c      	adds	r7, #12
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bc80      	pop	{r7}
 80028e6:	4770      	bx	lr

080028e8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80028e8:	b480      	push	{r7}
 80028ea:	b083      	sub	sp, #12
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80028f8:	4618      	mov	r0, r3
 80028fa:	370c      	adds	r7, #12
 80028fc:	46bd      	mov	sp, r7
 80028fe:	bc80      	pop	{r7}
 8002900:	4770      	bx	lr

08002902 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8002902:	b480      	push	{r7}
 8002904:	b085      	sub	sp, #20
 8002906:	af00      	add	r7, sp, #0
 8002908:	60f8      	str	r0, [r7, #12]
 800290a:	60b9      	str	r1, [r7, #8]
 800290c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	695a      	ldr	r2, [r3, #20]
 8002912:	68bb      	ldr	r3, [r7, #8]
 8002914:	f003 0304 	and.w	r3, r3, #4
 8002918:	2107      	movs	r1, #7
 800291a:	fa01 f303 	lsl.w	r3, r1, r3
 800291e:	43db      	mvns	r3, r3
 8002920:	401a      	ands	r2, r3
 8002922:	68bb      	ldr	r3, [r7, #8]
 8002924:	f003 0304 	and.w	r3, r3, #4
 8002928:	6879      	ldr	r1, [r7, #4]
 800292a:	fa01 f303 	lsl.w	r3, r1, r3
 800292e:	431a      	orrs	r2, r3
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8002934:	bf00      	nop
 8002936:	3714      	adds	r7, #20
 8002938:	46bd      	mov	sp, r7
 800293a:	bc80      	pop	{r7}
 800293c:	4770      	bx	lr

0800293e <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 800293e:	b480      	push	{r7}
 8002940:	b083      	sub	sp, #12
 8002942:	af00      	add	r7, sp, #0
 8002944:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	68db      	ldr	r3, [r3, #12]
 800294a:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800294e:	2b00      	cmp	r3, #0
 8002950:	d101      	bne.n	8002956 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002952:	2301      	movs	r3, #1
 8002954:	e000      	b.n	8002958 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002956:	2300      	movs	r3, #0
}
 8002958:	4618      	mov	r0, r3
 800295a:	370c      	adds	r7, #12
 800295c:	46bd      	mov	sp, r7
 800295e:	bc80      	pop	{r7}
 8002960:	4770      	bx	lr

08002962 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002962:	b480      	push	{r7}
 8002964:	b085      	sub	sp, #20
 8002966:	af00      	add	r7, sp, #0
 8002968:	60f8      	str	r0, [r7, #12]
 800296a:	60b9      	str	r1, [r7, #8]
 800296c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002972:	68bb      	ldr	r3, [r7, #8]
 8002974:	f003 031f 	and.w	r3, r3, #31
 8002978:	210f      	movs	r1, #15
 800297a:	fa01 f303 	lsl.w	r3, r1, r3
 800297e:	43db      	mvns	r3, r3
 8002980:	401a      	ands	r2, r3
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	0e9b      	lsrs	r3, r3, #26
 8002986:	f003 010f 	and.w	r1, r3, #15
 800298a:	68bb      	ldr	r3, [r7, #8]
 800298c:	f003 031f 	and.w	r3, r3, #31
 8002990:	fa01 f303 	lsl.w	r3, r1, r3
 8002994:	431a      	orrs	r2, r3
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800299a:	bf00      	nop
 800299c:	3714      	adds	r7, #20
 800299e:	46bd      	mov	sp, r7
 80029a0:	bc80      	pop	{r7}
 80029a2:	4770      	bx	lr

080029a4 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80029a4:	b480      	push	{r7}
 80029a6:	b083      	sub	sp, #12
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
 80029ac:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	f3c3 0311 	ubfx	r3, r3, #0, #18
 80029b8:	431a      	orrs	r2, r3
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	629a      	str	r2, [r3, #40]	; 0x28
}
 80029be:	bf00      	nop
 80029c0:	370c      	adds	r7, #12
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bc80      	pop	{r7}
 80029c6:	4770      	bx	lr

080029c8 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b083      	sub	sp, #12
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
 80029d0:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	f3c3 0311 	ubfx	r3, r3, #0, #18
 80029dc:	43db      	mvns	r3, r3
 80029de:	401a      	ands	r2, r3
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80029e4:	bf00      	nop
 80029e6:	370c      	adds	r7, #12
 80029e8:	46bd      	mov	sp, r7
 80029ea:	bc80      	pop	{r7}
 80029ec:	4770      	bx	lr

080029ee <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 80029ee:	b480      	push	{r7}
 80029f0:	b085      	sub	sp, #20
 80029f2:	af00      	add	r7, sp, #0
 80029f4:	60f8      	str	r0, [r7, #12]
 80029f6:	60b9      	str	r1, [r7, #8]
 80029f8:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	695a      	ldr	r2, [r3, #20]
 80029fe:	68bb      	ldr	r3, [r7, #8]
 8002a00:	021b      	lsls	r3, r3, #8
 8002a02:	43db      	mvns	r3, r3
 8002a04:	401a      	ands	r2, r3
 8002a06:	68bb      	ldr	r3, [r7, #8]
 8002a08:	0219      	lsls	r1, r3, #8
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	400b      	ands	r3, r1
 8002a0e:	f023 437c 	bic.w	r3, r3, #4227858432	; 0xfc000000
 8002a12:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002a16:	431a      	orrs	r2, r3
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8002a1c:	bf00      	nop
 8002a1e:	3714      	adds	r7, #20
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bc80      	pop	{r7}
 8002a24:	4770      	bx	lr

08002a26 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002a26:	b480      	push	{r7}
 8002a28:	b083      	sub	sp, #12
 8002a2a:	af00      	add	r7, sp, #0
 8002a2c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	689b      	ldr	r3, [r3, #8]
 8002a32:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002a36:	f023 0317 	bic.w	r3, r3, #23
 8002a3a:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002a42:	bf00      	nop
 8002a44:	370c      	adds	r7, #12
 8002a46:	46bd      	mov	sp, r7
 8002a48:	bc80      	pop	{r7}
 8002a4a:	4770      	bx	lr

08002a4c <LL_ADC_DisableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_DisableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	b083      	sub	sp, #12
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->CR, (ADC_CR_ADVREGEN | ADC_CR_BITS_PROPERTY_RS));
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	689b      	ldr	r3, [r3, #8]
 8002a58:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002a5c:	f023 0317 	bic.w	r3, r3, #23
 8002a60:	687a      	ldr	r2, [r7, #4]
 8002a62:	6093      	str	r3, [r2, #8]
}
 8002a64:	bf00      	nop
 8002a66:	370c      	adds	r7, #12
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bc80      	pop	{r7}
 8002a6c:	4770      	bx	lr

08002a6e <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002a6e:	b480      	push	{r7}
 8002a70:	b083      	sub	sp, #12
 8002a72:	af00      	add	r7, sp, #0
 8002a74:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	689b      	ldr	r3, [r3, #8]
 8002a7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a7e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002a82:	d101      	bne.n	8002a88 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002a84:	2301      	movs	r3, #1
 8002a86:	e000      	b.n	8002a8a <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002a88:	2300      	movs	r3, #0
}
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	370c      	adds	r7, #12
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bc80      	pop	{r7}
 8002a92:	4770      	bx	lr

08002a94 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002a94:	b480      	push	{r7}
 8002a96:	b083      	sub	sp, #12
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	689b      	ldr	r3, [r3, #8]
 8002aa0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002aa4:	f023 0317 	bic.w	r3, r3, #23
 8002aa8:	f043 0201 	orr.w	r2, r3, #1
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002ab0:	bf00      	nop
 8002ab2:	370c      	adds	r7, #12
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bc80      	pop	{r7}
 8002ab8:	4770      	bx	lr

08002aba <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002aba:	b480      	push	{r7}
 8002abc:	b083      	sub	sp, #12
 8002abe:	af00      	add	r7, sp, #0
 8002ac0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	689b      	ldr	r3, [r3, #8]
 8002ac6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002aca:	f023 0317 	bic.w	r3, r3, #23
 8002ace:	f043 0202 	orr.w	r2, r3, #2
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002ad6:	bf00      	nop
 8002ad8:	370c      	adds	r7, #12
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bc80      	pop	{r7}
 8002ade:	4770      	bx	lr

08002ae0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	b083      	sub	sp, #12
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	689b      	ldr	r3, [r3, #8]
 8002aec:	f003 0301 	and.w	r3, r3, #1
 8002af0:	2b01      	cmp	r3, #1
 8002af2:	d101      	bne.n	8002af8 <LL_ADC_IsEnabled+0x18>
 8002af4:	2301      	movs	r3, #1
 8002af6:	e000      	b.n	8002afa <LL_ADC_IsEnabled+0x1a>
 8002af8:	2300      	movs	r3, #0
}
 8002afa:	4618      	mov	r0, r3
 8002afc:	370c      	adds	r7, #12
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bc80      	pop	{r7}
 8002b02:	4770      	bx	lr

08002b04 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8002b04:	b480      	push	{r7}
 8002b06:	b083      	sub	sp, #12
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	689b      	ldr	r3, [r3, #8]
 8002b10:	f003 0302 	and.w	r3, r3, #2
 8002b14:	2b02      	cmp	r3, #2
 8002b16:	d101      	bne.n	8002b1c <LL_ADC_IsDisableOngoing+0x18>
 8002b18:	2301      	movs	r3, #1
 8002b1a:	e000      	b.n	8002b1e <LL_ADC_IsDisableOngoing+0x1a>
 8002b1c:	2300      	movs	r3, #0
}
 8002b1e:	4618      	mov	r0, r3
 8002b20:	370c      	adds	r7, #12
 8002b22:	46bd      	mov	sp, r7
 8002b24:	bc80      	pop	{r7}
 8002b26:	4770      	bx	lr

08002b28 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b083      	sub	sp, #12
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	689b      	ldr	r3, [r3, #8]
 8002b34:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002b38:	f023 0317 	bic.w	r3, r3, #23
 8002b3c:	f043 0204 	orr.w	r2, r3, #4
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002b44:	bf00      	nop
 8002b46:	370c      	adds	r7, #12
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	bc80      	pop	{r7}
 8002b4c:	4770      	bx	lr

08002b4e <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8002b4e:	b480      	push	{r7}
 8002b50:	b083      	sub	sp, #12
 8002b52:	af00      	add	r7, sp, #0
 8002b54:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	689b      	ldr	r3, [r3, #8]
 8002b5a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002b5e:	f023 0317 	bic.w	r3, r3, #23
 8002b62:	f043 0210 	orr.w	r2, r3, #16
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8002b6a:	bf00      	nop
 8002b6c:	370c      	adds	r7, #12
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bc80      	pop	{r7}
 8002b72:	4770      	bx	lr

08002b74 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002b74:	b480      	push	{r7}
 8002b76:	b083      	sub	sp, #12
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	689b      	ldr	r3, [r3, #8]
 8002b80:	f003 0304 	and.w	r3, r3, #4
 8002b84:	2b04      	cmp	r3, #4
 8002b86:	d101      	bne.n	8002b8c <LL_ADC_REG_IsConversionOngoing+0x18>
 8002b88:	2301      	movs	r3, #1
 8002b8a:	e000      	b.n	8002b8e <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002b8c:	2300      	movs	r3, #0
}
 8002b8e:	4618      	mov	r0, r3
 8002b90:	370c      	adds	r7, #12
 8002b92:	46bd      	mov	sp, r7
 8002b94:	bc80      	pop	{r7}
 8002b96:	4770      	bx	lr

08002b98 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b088      	sub	sp, #32
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR1 = 0UL;
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8002ba8:	2300      	movs	r3, #0
 8002baa:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002bac:	2300      	movs	r3, #0
 8002bae:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if (hadc == NULL)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d101      	bne.n	8002bba <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002bb6:	2301      	movs	r3, #1
 8002bb8:	e1ab      	b.n	8002f12 <HAL_ADC_Init+0x37a>
  assert_param(IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon2));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  assert_param(IS_ADC_TRIGGER_FREQ(hadc->Init.TriggerFrequencyMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	691b      	ldr	r3, [r3, #16]
 8002bbe:	2b00      	cmp	r3, #0
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d109      	bne.n	8002bdc <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002bc8:	6878      	ldr	r0, [r7, #4]
 8002bca:	f7fe f9bf 	bl	8000f4c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4618      	mov	r0, r3
 8002be2:	f7ff ff44 	bl	8002a6e <LL_ADC_IsInternalRegulatorEnabled>
 8002be6:	4603      	mov	r3, r0
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d114      	bne.n	8002c16 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	f7ff ff18 	bl	8002a26 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8002bf6:	4b9f      	ldr	r3, [pc, #636]	; (8002e74 <HAL_ADC_Init+0x2dc>)
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	099b      	lsrs	r3, r3, #6
 8002bfc:	4a9e      	ldr	r2, [pc, #632]	; (8002e78 <HAL_ADC_Init+0x2e0>)
 8002bfe:	fba2 2303 	umull	r2, r3, r2, r3
 8002c02:	099b      	lsrs	r3, r3, #6
 8002c04:	005b      	lsls	r3, r3, #1
 8002c06:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002c08:	e002      	b.n	8002c10 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8002c0a:	68bb      	ldr	r3, [r7, #8]
 8002c0c:	3b01      	subs	r3, #1
 8002c0e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002c10:	68bb      	ldr	r3, [r7, #8]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d1f9      	bne.n	8002c0a <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	f7ff ff27 	bl	8002a6e <LL_ADC_IsInternalRegulatorEnabled>
 8002c20:	4603      	mov	r3, r0
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d10d      	bne.n	8002c42 <HAL_ADC_Init+0xaa>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c2a:	f043 0210 	orr.w	r2, r3, #16
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c36:	f043 0201 	orr.w	r2, r3, #1
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4618      	mov	r0, r3
 8002c48:	f7ff ff94 	bl	8002b74 <LL_ADC_REG_IsConversionOngoing>
 8002c4c:	60f8      	str	r0, [r7, #12]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c52:	f003 0310 	and.w	r3, r3, #16
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	f040 8152 	bne.w	8002f00 <HAL_ADC_Init+0x368>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	f040 814e 	bne.w	8002f00 <HAL_ADC_Init+0x368>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c68:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002c6c:	f043 0202 	orr.w	r2, r3, #2
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - Oversampling                                                        */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4618      	mov	r0, r3
 8002c7a:	f7ff ff31 	bl	8002ae0 <LL_ADC_IsEnabled>
 8002c7e:	4603      	mov	r3, r0
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d14a      	bne.n	8002d1a <HAL_ADC_Init+0x182>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	68db      	ldr	r3, [r3, #12]
 8002c8a:	f023 0118 	bic.w	r1, r3, #24
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	689a      	ldr	r2, [r3, #8]
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	430a      	orrs	r2, r1
 8002c98:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES,
                 hadc->Init.Resolution);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	685b      	ldr	r3, [r3, #4]
 8002c9e:	f003 4240 	and.w	r2, r3, #3221225472	; 0xc0000000
                   hadc->Init.Oversampling.Ratio         |
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002ca6:	431a      	orrs	r2, r3
                   hadc->Init.Oversampling.RightBitShift |
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                   hadc->Init.Oversampling.Ratio         |
 8002cac:	431a      	orrs	r2, r3
                   hadc->Init.Oversampling.TriggeredMode |
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                   hadc->Init.Oversampling.RightBitShift |
 8002cb2:	431a      	orrs	r2, r3
                   hadc->Init.TriggerFrequencyMode
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
                   hadc->Init.Oversampling.TriggeredMode |
 8002cb8:	4313      	orrs	r3, r2
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002cba:	697a      	ldr	r2, [r7, #20]
 8002cbc:	4313      	orrs	r3, r2
 8002cbe:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002cc6:	2b01      	cmp	r3, #1
 8002cc8:	d103      	bne.n	8002cd2 <HAL_ADC_Init+0x13a>
      {
        SET_BIT(tmpCFGR2, ADC_CFGR2_OVSE);
 8002cca:	697b      	ldr	r3, [r7, #20]
 8002ccc:	f043 0301 	orr.w	r3, r3, #1
 8002cd0:	617b      	str	r3, [r7, #20]
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	691a      	ldr	r2, [r3, #16]
 8002cd8:	4b68      	ldr	r3, [pc, #416]	; (8002e7c <HAL_ADC_Init+0x2e4>)
 8002cda:	4013      	ands	r3, r2
 8002cdc:	687a      	ldr	r2, [r7, #4]
 8002cde:	6812      	ldr	r2, [r2, #0]
 8002ce0:	6979      	ldr	r1, [r7, #20]
 8002ce2:	430b      	orrs	r3, r1
 8002ce4:	6113      	str	r3, [r2, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	685b      	ldr	r3, [r3, #4]
 8002cea:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 8002cee:	d014      	beq.n	8002d1a <HAL_ADC_Init+0x182>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	685b      	ldr	r3, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8002cf4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002cf8:	d00f      	beq.n	8002d1a <HAL_ADC_Init+0x182>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	685b      	ldr	r3, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8002cfe:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002d02:	d00a      	beq.n	8002d1a <HAL_ADC_Init+0x182>
      {
        MODIFY_REG(ADC_COMMON->CCR,
 8002d04:	4b5e      	ldr	r3, [pc, #376]	; (8002e80 <HAL_ADC_Init+0x2e8>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f423 1270 	bic.w	r2, r3, #3932160	; 0x3c0000
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8002d14:	495a      	ldr	r1, [pc, #360]	; (8002e80 <HAL_ADC_Init+0x2e8>)
 8002d16:	4313      	orrs	r3, r2
 8002d18:	600b      	str	r3, [r1, #0]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	7e1b      	ldrb	r3, [r3, #24]
 8002d1e:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	7e5b      	ldrb	r3, [r3, #25]
 8002d24:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8002d26:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	7e9b      	ldrb	r3, [r3, #26]
 8002d2c:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8002d2e:	4313      	orrs	r3, r2
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8002d30:	687a      	ldr	r2, [r7, #4]
 8002d32:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002d34:	2a00      	cmp	r2, #0
 8002d36:	d002      	beq.n	8002d3e <HAL_ADC_Init+0x1a6>
 8002d38:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002d3c:	e000      	b.n	8002d40 <HAL_ADC_Init+0x1a8>
 8002d3e:	2200      	movs	r2, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8002d40:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                           |
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8002d46:	431a      	orrs	r2, r3
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	691b      	ldr	r3, [r3, #16]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	da04      	bge.n	8002d5a <HAL_ADC_Init+0x1c2>
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	691b      	ldr	r3, [r3, #16]
 8002d54:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002d58:	e001      	b.n	8002d5e <HAL_ADC_Init+0x1c6>
 8002d5a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
                 hadc->Init.DataAlign                                           |
 8002d5e:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8002d66:	005b      	lsls	r3, r3, #1
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8002d68:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8002d6a:	69ba      	ldr	r2, [r7, #24]
 8002d6c:	4313      	orrs	r3, r2
 8002d6e:	61bb      	str	r3, [r7, #24]

    /* Update setting of discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d76:	2b01      	cmp	r3, #1
 8002d78:	d114      	bne.n	8002da4 <HAL_ADC_Init+0x20c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	7e9b      	ldrb	r3, [r3, #26]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d104      	bne.n	8002d8c <HAL_ADC_Init+0x1f4>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8002d82:	69bb      	ldr	r3, [r7, #24]
 8002d84:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d88:	61bb      	str	r3, [r7, #24]
 8002d8a:	e00b      	b.n	8002da4 <HAL_ADC_Init+0x20c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */

        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d90:	f043 0220 	orr.w	r2, r3, #32
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d9c:	f043 0201 	orr.w	r2, r3, #1
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d009      	beq.n	8002dc0 <HAL_ADC_Init+0x228>
    {
      tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002db0:	f403 72e0 	and.w	r2, r3, #448	; 0x1c0
                   hadc->Init.ExternalTrigConvEdge);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8002db8:	4313      	orrs	r3, r2
 8002dba:	69ba      	ldr	r2, [r7, #24]
 8002dbc:	4313      	orrs	r3, r2
 8002dbe:	61bb      	str	r3, [r7, #24]
    }

    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR1,
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	68db      	ldr	r3, [r3, #12]
 8002dc6:	f423 33fe 	bic.w	r3, r3, #130048	; 0x1fc00
 8002dca:	f423 73f3 	bic.w	r3, r3, #486	; 0x1e6
 8002dce:	687a      	ldr	r2, [r7, #4]
 8002dd0:	6812      	ldr	r2, [r2, #0]
 8002dd2:	69b9      	ldr	r1, [r7, #24]
 8002dd4:	430b      	orrs	r3, r1
 8002dd6:	60d3      	str	r3, [r2, #12]
               ADC_CFGR1_ALIGN   |
               ADC_CFGR1_SCANDIR |
               ADC_CFGR1_DMACFG,
               tmpCFGR1);

    MODIFY_REG(hadc->Instance->CFGR2,
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	691a      	ldr	r2, [r3, #16]
 8002dde:	4b29      	ldr	r3, [pc, #164]	; (8002e84 <HAL_ADC_Init+0x2ec>)
 8002de0:	4013      	ands	r3, r2
 8002de2:	687a      	ldr	r2, [r7, #4]
 8002de4:	6812      	ldr	r2, [r2, #0]
 8002de6:	6979      	ldr	r1, [r7, #20]
 8002de8:	430b      	orrs	r3, r1
 8002dea:	6113      	str	r3, [r2, #16]
               ADC_CFGR2_OVSS   |
               ADC_CFGR2_TOVS,
               tmpCFGR2);

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6818      	ldr	r0, [r3, #0]
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002df4:	461a      	mov	r2, r3
 8002df6:	2100      	movs	r1, #0
 8002df8:	f7ff fd83 	bl	8002902 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6818      	ldr	r0, [r3, #0]
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e04:	461a      	mov	r2, r3
 8002e06:	4920      	ldr	r1, [pc, #128]	; (8002e88 <HAL_ADC_Init+0x2f0>)
 8002e08:	f7ff fd7b 	bl	8002902 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	691b      	ldr	r3, [r3, #16]
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d108      	bne.n	8002e26 <HAL_ADC_Init+0x28e>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f062 020f 	orn	r2, r2, #15
 8002e22:	629a      	str	r2, [r3, #40]	; 0x28
 8002e24:	e047      	b.n	8002eb6 <HAL_ADC_Init+0x31e>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	691b      	ldr	r3, [r3, #16]
 8002e2a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002e2e:	d142      	bne.n	8002eb6 <HAL_ADC_Init+0x31e>
    {
      /* Count number of ranks available in HAL ADC handle variable */
      uint32_t ADCGroupRegularSequencerRanksCount;

      /* Parse all ranks from 1 to 8 */
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 8002e30:	2300      	movs	r3, #0
 8002e32:	613b      	str	r3, [r7, #16]
 8002e34:	e00c      	b.n	8002e50 <HAL_ADC_Init+0x2b8>
      {
        /* Check each sequencer rank until value of end of sequence */
        if (((hadc->ADCGroupRegularSequencerRanks >> (ADCGroupRegularSequencerRanksCount * 4UL)) & ADC_CHSELR_SQ1) ==
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002e3a:	693b      	ldr	r3, [r7, #16]
 8002e3c:	009b      	lsls	r3, r3, #2
 8002e3e:	fa22 f303 	lsr.w	r3, r2, r3
 8002e42:	f003 030f 	and.w	r3, r3, #15
 8002e46:	2b0f      	cmp	r3, #15
 8002e48:	d006      	beq.n	8002e58 <HAL_ADC_Init+0x2c0>
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 8002e4a:	693b      	ldr	r3, [r7, #16]
 8002e4c:	3301      	adds	r3, #1
 8002e4e:	613b      	str	r3, [r7, #16]
 8002e50:	693b      	ldr	r3, [r7, #16]
 8002e52:	2b07      	cmp	r3, #7
 8002e54:	d9ef      	bls.n	8002e36 <HAL_ADC_Init+0x29e>
 8002e56:	e000      	b.n	8002e5a <HAL_ADC_Init+0x2c2>
            ADC_CHSELR_SQ1)
        {
          break;
 8002e58:	bf00      	nop
        }
      }

      if (ADCGroupRegularSequencerRanksCount == 1UL)
 8002e5a:	693b      	ldr	r3, [r7, #16]
 8002e5c:	2b01      	cmp	r3, #1
 8002e5e:	d115      	bne.n	8002e8c <HAL_ADC_Init+0x2f4>
      {
        /* Set ADC group regular sequencer:                                   */
        /* Set sequencer scan length by clearing ranks above rank 1           */
        /* and do not modify rank 1 value.                                    */
        SET_BIT(hadc->Instance->CHSELR,
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f062 020f 	orn	r2, r2, #15
 8002e6e:	629a      	str	r2, [r3, #40]	; 0x28
 8002e70:	e021      	b.n	8002eb6 <HAL_ADC_Init+0x31e>
 8002e72:	bf00      	nop
 8002e74:	20000030 	.word	0x20000030
 8002e78:	053e2d63 	.word	0x053e2d63
 8002e7c:	1ffffc02 	.word	0x1ffffc02
 8002e80:	40012708 	.word	0x40012708
 8002e84:	dffffc02 	.word	0xdffffc02
 8002e88:	03ffff04 	.word	0x03ffff04
        /*          therefore after the first call of "HAL_ADC_Init()",       */
        /*          each rank corresponding to parameter "NbrOfConversion"    */
        /*          must be set using "HAL_ADC_ConfigChannel()".              */
        /*  - Set sequencer scan length by clearing ranks above maximum rank  */
        /*    and do not modify other ranks value.                            */
        MODIFY_REG(hadc->Instance->CHSELR,
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	69db      	ldr	r3, [r3, #28]
 8002e96:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002e9a:	3b01      	subs	r3, #1
 8002e9c:	009b      	lsls	r3, r3, #2
 8002e9e:	f003 031c 	and.w	r3, r3, #28
 8002ea2:	f06f 020f 	mvn.w	r2, #15
 8002ea6:	fa02 f103 	lsl.w	r1, r2, r3
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	430a      	orrs	r2, r1
 8002eb4:	629a      	str	r2, [r3, #40]	; 0x28
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	68da      	ldr	r2, [r3, #12]
 8002ebc:	4b17      	ldr	r3, [pc, #92]	; (8002f1c <HAL_ADC_Init+0x384>)
 8002ebe:	4013      	ands	r3, r2
 8002ec0:	69ba      	ldr	r2, [r7, #24]
 8002ec2:	429a      	cmp	r2, r3
 8002ec4:	d10b      	bne.n	8002ede <HAL_ADC_Init+0x346>
        == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	2200      	movs	r2, #0
 8002eca:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ed0:	f023 0303 	bic.w	r3, r3, #3
 8002ed4:	f043 0201 	orr.w	r2, r3, #1
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	659a      	str	r2, [r3, #88]	; 0x58
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8002edc:	e018      	b.n	8002f10 <HAL_ADC_Init+0x378>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ee2:	f023 0312 	bic.w	r3, r3, #18
 8002ee6:	f043 0210 	orr.w	r2, r3, #16
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ef2:	f043 0201 	orr.w	r2, r3, #1
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 8002efa:	2301      	movs	r3, #1
 8002efc:	77fb      	strb	r3, [r7, #31]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8002efe:	e007      	b.n	8002f10 <HAL_ADC_Init+0x378>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f04:	f043 0210 	orr.w	r2, r3, #16
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002f10:	7ffb      	ldrb	r3, [r7, #31]
}
 8002f12:	4618      	mov	r0, r3
 8002f14:	3720      	adds	r7, #32
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bd80      	pop	{r7, pc}
 8002f1a:	bf00      	nop
 8002f1c:	833fffe7 	.word	0x833fffe7

08002f20 <HAL_ADC_DeInit>:
  *         and is particularly interesting before entering MCU low-power modes.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef *hadc)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b084      	sub	sp, #16
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check ADC handle */
  if (hadc == NULL)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d101      	bne.n	8002f32 <HAL_ADC_DeInit+0x12>
  {
    return HAL_ERROR;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	e06a      	b.n	8003008 <HAL_ADC_DeInit+0xe8>

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f36:	f043 0202 	orr.w	r2, r3, #2
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Stop potential conversion on going, on regular group */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8002f3e:	6878      	ldr	r0, [r7, #4]
 8002f40:	f000 fab6 	bl	80034b0 <ADC_ConversionStop>
 8002f44:	4603      	mov	r3, r0
 8002f46:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8002f48:	7bfb      	ldrb	r3, [r7, #15]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d10f      	bne.n	8002f6e <HAL_ADC_DeInit+0x4e>
  {
    /* Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8002f4e:	6878      	ldr	r0, [r7, #4]
 8002f50:	f000 fb6a 	bl	8003628 <ADC_Disable>
 8002f54:	4603      	mov	r3, r0
 8002f56:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002f58:	7bfb      	ldrb	r3, [r7, #15]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d102      	bne.n	8002f64 <HAL_ADC_DeInit+0x44>
    {
      /* Change ADC state */
      hadc->State = HAL_ADC_STATE_READY;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	2201      	movs	r2, #1
 8002f62:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Disable ADC internal voltage regulator */
    LL_ADC_DisableInternalRegulator(hadc->Instance);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	4618      	mov	r0, r3
 8002f6a:	f7ff fd6f 	bl	8002a4c <LL_ADC_DisableInternalRegulator>
  /*       in HAL_ADC_MspDeInit() to reset the ADC peripheral using           */
  /*       system RCC hard reset.                                             */

  /* ========== Reset ADC registers ========== */
  /* Reset register IER */
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 |
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	687a      	ldr	r2, [r7, #4]
 8002f76:	6812      	ldr	r2, [r2, #0]
 8002f78:	f423 7367 	bic.w	r3, r3, #924	; 0x39c
 8002f7c:	f023 0303 	bic.w	r3, r3, #3
 8002f80:	6053      	str	r3, [r2, #4]
                              ADC_IT_AWD1  | ADC_IT_OVR  |
                              ADC_IT_EOS   | ADC_IT_EOC  |
                              ADC_IT_EOSMP | ADC_IT_RDY));

  /* Reset register ISR */
  __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 |
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f240 329f 	movw	r2, #927	; 0x39f
 8002f8a:	601a      	str	r2, [r3, #0]
  /* Reset register CR */
  /* Bits ADC_CR_ADCAL, ADC_CR_ADSTP, ADC_CR_ADSTART are in access mode     */
  /* "read-set": no direct reset applicable.                                */

  /* Reset register CFGR1 */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_AWD1CH   | ADC_CFGR1_AWD1EN  | ADC_CFGR1_AWD1SGL | ADC_CFGR1_DISCEN |
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	68d9      	ldr	r1, [r3, #12]
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681a      	ldr	r2, [r3, #0]
 8002f96:	4b1e      	ldr	r3, [pc, #120]	; (8003010 <HAL_ADC_DeInit+0xf0>)
 8002f98:	400b      	ands	r3, r1
 8002f9a:	60d3      	str	r3, [r2, #12]
                             ADC_CFGR1_SCANDIR | ADC_CFGR1_DMACFG | ADC_CFGR1_DMAEN);

  /* Reset register CFGR2 */
  /* Note: Update of ADC clock mode is conditioned to ADC state disabled:   */
  /*       already done above.                                              */
  hadc->Instance->CFGR2 &= ~ADC_CFGR2_CKMODE;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	691a      	ldr	r2, [r3, #16]
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
 8002faa:	611a      	str	r2, [r3, #16]

  /* Reset register SMPR */
  hadc->Instance->SMPR &= ~ADC_SMPR_SMP1;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	695a      	ldr	r2, [r3, #20]
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f022 0207 	bic.w	r2, r2, #7
 8002fba:	615a      	str	r2, [r3, #20]

  /* Reset register TR1 */
  hadc->Instance->TR1 &= ~(ADC_TR1_HT1 | ADC_TR1_LT1);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	6a1a      	ldr	r2, [r3, #32]
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f002 22f0 	and.w	r2, r2, #4026593280	; 0xf000f000
 8002fca:	621a      	str	r2, [r3, #32]

  /* Reset register CHSELR */
  hadc->Instance->CHSELR &= ~(ADC_CHSELR_SQ_ALL);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset register DR */
  /* bits in access mode read only, no direct reset applicable */

  /* Reset register CCR */
  ADC_COMMON->CCR &= ~(ADC_CCR_VBATEN | ADC_CCR_TSEN | ADC_CCR_VREFEN | ADC_CCR_PRESC);
 8002fda:	4b0e      	ldr	r3, [pc, #56]	; (8003014 <HAL_ADC_DeInit+0xf4>)
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	4a0d      	ldr	r2, [pc, #52]	; (8003014 <HAL_ADC_DeInit+0xf4>)
 8002fe0:	f023 73fe 	bic.w	r3, r3, #33292288	; 0x1fc0000
 8002fe4:	6013      	str	r3, [r2, #0]

  /* DeInit the low level hardware */
  hadc->MspDeInitCallback(hadc);
#else
  /* DeInit the low level hardware */
  HAL_ADC_MspDeInit(hadc);
 8002fe6:	6878      	ldr	r0, [r7, #4]
 8002fe8:	f7fd ffc4 	bl	8000f74 <HAL_ADC_MspDeInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

  /* Reset HAL ADC handle variable */
  hadc->ADCGroupRegularSequencerRanks = 0x00000000UL;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2200      	movs	r2, #0
 8002ff0:	661a      	str	r2, [r3, #96]	; 0x60

  /* Set ADC error code to none */
  ADC_CLEAR_ERRORCODE(hadc);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC state */
  hadc->State = HAL_ADC_STATE_RESET;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	659a      	str	r2, [r3, #88]	; 0x58

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	2200      	movs	r2, #0
 8003002:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8003006:	7bfb      	ldrb	r3, [r7, #15]
}
 8003008:	4618      	mov	r0, r3
 800300a:	3710      	adds	r7, #16
 800300c:	46bd      	mov	sp, r7
 800300e:	bd80      	pop	{r7, pc}
 8003010:	833e0200 	.word	0x833e0200
 8003014:	40012708 	.word	0x40012708

08003018 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b084      	sub	sp, #16
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	4618      	mov	r0, r3
 8003026:	f7ff fda5 	bl	8002b74 <LL_ADC_REG_IsConversionOngoing>
 800302a:	4603      	mov	r3, r0
 800302c:	2b00      	cmp	r3, #0
 800302e:	d132      	bne.n	8003096 <HAL_ADC_Start+0x7e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8003036:	2b01      	cmp	r3, #1
 8003038:	d101      	bne.n	800303e <HAL_ADC_Start+0x26>
 800303a:	2302      	movs	r3, #2
 800303c:	e02e      	b.n	800309c <HAL_ADC_Start+0x84>
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	2201      	movs	r2, #1
 8003042:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003046:	6878      	ldr	r0, [r7, #4]
 8003048:	f000 fa70 	bl	800352c <ADC_Enable>
 800304c:	4603      	mov	r3, r0
 800304e:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003050:	7bfb      	ldrb	r3, [r7, #15]
 8003052:	2b00      	cmp	r3, #0
 8003054:	d11a      	bne.n	800308c <HAL_ADC_Start+0x74>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800305a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800305e:	f023 0301 	bic.w	r3, r3, #1
 8003062:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2200      	movs	r2, #0
 800306e:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	221c      	movs	r2, #28
 8003076:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2200      	movs	r2, #0
 800307c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	4618      	mov	r0, r3
 8003086:	f7ff fd4f 	bl	8002b28 <LL_ADC_REG_StartConversion>
 800308a:	e006      	b.n	800309a <HAL_ADC_Start+0x82>
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2200      	movs	r2, #0
 8003090:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 8003094:	e001      	b.n	800309a <HAL_ADC_Start+0x82>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003096:	2302      	movs	r3, #2
 8003098:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 800309a:	7bfb      	ldrb	r3, [r7, #15]
}
 800309c:	4618      	mov	r0, r3
 800309e:	3710      	adds	r7, #16
 80030a0:	46bd      	mov	sp, r7
 80030a2:	bd80      	pop	{r7, pc}

080030a4 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b084      	sub	sp, #16
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80030b2:	2b01      	cmp	r3, #1
 80030b4:	d101      	bne.n	80030ba <HAL_ADC_Stop+0x16>
 80030b6:	2302      	movs	r3, #2
 80030b8:	e022      	b.n	8003100 <HAL_ADC_Stop+0x5c>
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	2201      	movs	r2, #1
 80030be:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 80030c2:	6878      	ldr	r0, [r7, #4]
 80030c4:	f000 f9f4 	bl	80034b0 <ADC_ConversionStop>
 80030c8:	4603      	mov	r3, r0
 80030ca:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80030cc:	7bfb      	ldrb	r3, [r7, #15]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d111      	bne.n	80030f6 <HAL_ADC_Stop+0x52>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80030d2:	6878      	ldr	r0, [r7, #4]
 80030d4:	f000 faa8 	bl	8003628 <ADC_Disable>
 80030d8:	4603      	mov	r3, r0
 80030da:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80030dc:	7bfb      	ldrb	r3, [r7, #15]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d109      	bne.n	80030f6 <HAL_ADC_Stop+0x52>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030e6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80030ea:	f023 0301 	bic.w	r3, r3, #1
 80030ee:	f043 0201 	orr.w	r2, r3, #1
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2200      	movs	r2, #0
 80030fa:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 80030fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8003100:	4618      	mov	r0, r3
 8003102:	3710      	adds	r7, #16
 8003104:	46bd      	mov	sp, r7
 8003106:	bd80      	pop	{r7, pc}

08003108 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	b084      	sub	sp, #16
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
 8003110:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	695b      	ldr	r3, [r3, #20]
 8003116:	2b08      	cmp	r3, #8
 8003118:	d102      	bne.n	8003120 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 800311a:	2308      	movs	r3, #8
 800311c:	60fb      	str	r3, [r7, #12]
 800311e:	e010      	b.n	8003142 <HAL_ADC_PollForConversion+0x3a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	68db      	ldr	r3, [r3, #12]
 8003126:	f003 0301 	and.w	r3, r3, #1
 800312a:	2b00      	cmp	r3, #0
 800312c:	d007      	beq.n	800313e <HAL_ADC_PollForConversion+0x36>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003132:	f043 0220 	orr.w	r2, r3, #32
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 800313a:	2301      	movs	r3, #1
 800313c:	e070      	b.n	8003220 <HAL_ADC_PollForConversion+0x118>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 800313e:	2304      	movs	r3, #4
 8003140:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8003142:	f7fe fe3d 	bl	8001dc0 <HAL_GetTick>
 8003146:	60b8      	str	r0, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003148:	e01a      	b.n	8003180 <HAL_ADC_PollForConversion+0x78>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003150:	d016      	beq.n	8003180 <HAL_ADC_PollForConversion+0x78>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8003152:	f7fe fe35 	bl	8001dc0 <HAL_GetTick>
 8003156:	4602      	mov	r2, r0
 8003158:	68bb      	ldr	r3, [r7, #8]
 800315a:	1ad3      	subs	r3, r2, r3
 800315c:	683a      	ldr	r2, [r7, #0]
 800315e:	429a      	cmp	r2, r3
 8003160:	d302      	bcc.n	8003168 <HAL_ADC_PollForConversion+0x60>
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	2b00      	cmp	r3, #0
 8003166:	d10b      	bne.n	8003180 <HAL_ADC_PollForConversion+0x78>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800316c:	f043 0204 	orr.w	r2, r3, #4
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	659a      	str	r2, [r3, #88]	; 0x58

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2200      	movs	r2, #0
 8003178:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        return HAL_TIMEOUT;
 800317c:	2303      	movs	r3, #3
 800317e:	e04f      	b.n	8003220 <HAL_ADC_PollForConversion+0x118>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	681a      	ldr	r2, [r3, #0]
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	4013      	ands	r3, r2
 800318a:	2b00      	cmp	r3, #0
 800318c:	d0dd      	beq.n	800314a <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003192:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	659a      	str	r2, [r3, #88]	; 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	4618      	mov	r0, r3
 80031a0:	f7ff fbcd 	bl	800293e <LL_ADC_REG_IsTriggerSourceSWStart>
 80031a4:	4603      	mov	r3, r0
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d031      	beq.n	800320e <HAL_ADC_PollForConversion+0x106>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	7e9b      	ldrb	r3, [r3, #26]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d12d      	bne.n	800320e <HAL_ADC_PollForConversion+0x106>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f003 0308 	and.w	r3, r3, #8
 80031bc:	2b08      	cmp	r3, #8
 80031be:	d126      	bne.n	800320e <HAL_ADC_PollForConversion+0x106>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	4618      	mov	r0, r3
 80031c6:	f7ff fcd5 	bl	8002b74 <LL_ADC_REG_IsConversionOngoing>
 80031ca:	4603      	mov	r3, r0
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d112      	bne.n	80031f6 <HAL_ADC_PollForConversion+0xee>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	685a      	ldr	r2, [r3, #4]
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f022 020c 	bic.w	r2, r2, #12
 80031de:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80031e8:	f023 0301 	bic.w	r3, r3, #1
 80031ec:	f043 0201 	orr.w	r2, r3, #1
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	659a      	str	r2, [r3, #88]	; 0x58
 80031f4:	e00b      	b.n	800320e <HAL_ADC_PollForConversion+0x106>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031fa:	f043 0220 	orr.w	r2, r3, #32
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003206:	f043 0201 	orr.w	r2, r3, #1
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	7e1b      	ldrb	r3, [r3, #24]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d103      	bne.n	800321e <HAL_ADC_PollForConversion+0x116>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	220c      	movs	r2, #12
 800321c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800321e:	2300      	movs	r3, #0
}
 8003220:	4618      	mov	r0, r3
 8003222:	3710      	adds	r7, #16
 8003224:	46bd      	mov	sp, r7
 8003226:	bd80      	pop	{r7, pc}

08003228 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8003228:	b480      	push	{r7}
 800322a:	b083      	sub	sp, #12
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8003236:	4618      	mov	r0, r3
 8003238:	370c      	adds	r7, #12
 800323a:	46bd      	mov	sp, r7
 800323c:	bc80      	pop	{r7}
 800323e:	4770      	bx	lr

08003240 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b088      	sub	sp, #32
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
 8003248:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800324a:	2300      	movs	r3, #0
 800324c:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800324e:	2300      	movs	r3, #0
 8003250:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_SAMPLING_TIME_COMMON(sConfig->SamplingTime));

  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	691b      	ldr	r3, [r3, #16]
 8003256:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000

    assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8003260:	2b01      	cmp	r3, #1
 8003262:	d101      	bne.n	8003268 <HAL_ADC_ConfigChannel+0x28>
 8003264:	2302      	movs	r3, #2
 8003266:	e110      	b.n	800348a <HAL_ADC_ConfigChannel+0x24a>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2201      	movs	r2, #1
 800326c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	4618      	mov	r0, r3
 8003276:	f7ff fc7d 	bl	8002b74 <LL_ADC_REG_IsConversionOngoing>
 800327a:	4603      	mov	r3, r0
 800327c:	2b00      	cmp	r3, #0
 800327e:	f040 80f7 	bne.w	8003470 <HAL_ADC_ConfigChannel+0x230>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (sConfig->Rank != ADC_RANK_NONE)
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	685b      	ldr	r3, [r3, #4]
 8003286:	2b02      	cmp	r3, #2
 8003288:	f000 80b1 	beq.w	80033ee <HAL_ADC_ConfigChannel+0x1ae>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	691b      	ldr	r3, [r3, #16]
 8003290:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003294:	d004      	beq.n	80032a0 <HAL_ADC_ConfigChannel+0x60>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800329a:	4a7e      	ldr	r2, [pc, #504]	; (8003494 <HAL_ADC_ConfigChannel+0x254>)
 800329c:	4293      	cmp	r3, r2
 800329e:	d108      	bne.n	80032b2 <HAL_ADC_ConfigChannel+0x72>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, sConfig->Channel);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681a      	ldr	r2, [r3, #0]
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	4619      	mov	r1, r3
 80032aa:	4610      	mov	r0, r2
 80032ac:	f7ff fb7a 	bl	80029a4 <LL_ADC_REG_SetSequencerChAdd>
 80032b0:	e041      	b.n	8003336 <HAL_ADC_ConfigChannel+0xf6>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	685b      	ldr	r3, [r3, #4]
 80032ba:	f003 031f 	and.w	r3, r3, #31
 80032be:	210f      	movs	r1, #15
 80032c0:	fa01 f303 	lsl.w	r3, r1, r3
 80032c4:	43db      	mvns	r3, r3
 80032c6:	401a      	ands	r2, r3
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f3c3 0311 	ubfx	r3, r3, #0, #18
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d105      	bne.n	80032e0 <HAL_ADC_ConfigChannel+0xa0>
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	0e9b      	lsrs	r3, r3, #26
 80032da:	f003 031f 	and.w	r3, r3, #31
 80032de:	e011      	b.n	8003304 <HAL_ADC_ConfigChannel+0xc4>
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032e6:	693b      	ldr	r3, [r7, #16]
 80032e8:	fa93 f3a3 	rbit	r3, r3
 80032ec:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80032f2:	697b      	ldr	r3, [r7, #20]
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d101      	bne.n	80032fc <HAL_ADC_ConfigChannel+0xbc>
  {
    return 32U;
 80032f8:	2320      	movs	r3, #32
 80032fa:	e003      	b.n	8003304 <HAL_ADC_ConfigChannel+0xc4>
  }
  return __builtin_clz(value);
 80032fc:	697b      	ldr	r3, [r7, #20]
 80032fe:	fab3 f383 	clz	r3, r3
 8003302:	b2db      	uxtb	r3, r3
 8003304:	6839      	ldr	r1, [r7, #0]
 8003306:	6849      	ldr	r1, [r1, #4]
 8003308:	f001 011f 	and.w	r1, r1, #31
 800330c:	408b      	lsls	r3, r1
 800330e:	431a      	orrs	r2, r3
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	685b      	ldr	r3, [r3, #4]
 8003318:	089b      	lsrs	r3, r3, #2
 800331a:	1c5a      	adds	r2, r3, #1
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	69db      	ldr	r3, [r3, #28]
 8003320:	429a      	cmp	r2, r3
 8003322:	d808      	bhi.n	8003336 <HAL_ADC_ConfigChannel+0xf6>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6818      	ldr	r0, [r3, #0]
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	6859      	ldr	r1, [r3, #4]
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	461a      	mov	r2, r3
 8003332:	f7ff fb16 	bl	8002962 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6818      	ldr	r0, [r3, #0]
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	6819      	ldr	r1, [r3, #0]
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	689b      	ldr	r3, [r3, #8]
 8003342:	461a      	mov	r2, r3
 8003344:	f7ff fb53 	bl	80029ee <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	2b00      	cmp	r3, #0
 800334e:	f280 8097 	bge.w	8003480 <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003352:	4851      	ldr	r0, [pc, #324]	; (8003498 <HAL_ADC_ConfigChannel+0x258>)
 8003354:	f7ff fac8 	bl	80028e8 <LL_ADC_GetCommonPathInternalCh>
 8003358:	61b8      	str	r0, [r7, #24]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	4a4f      	ldr	r2, [pc, #316]	; (800349c <HAL_ADC_ConfigChannel+0x25c>)
 8003360:	4293      	cmp	r3, r2
 8003362:	d120      	bne.n	80033a6 <HAL_ADC_ConfigChannel+0x166>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003364:	69bb      	ldr	r3, [r7, #24]
 8003366:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800336a:	2b00      	cmp	r3, #0
 800336c:	d11b      	bne.n	80033a6 <HAL_ADC_ConfigChannel+0x166>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800336e:	69bb      	ldr	r3, [r7, #24]
 8003370:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003374:	4619      	mov	r1, r3
 8003376:	4848      	ldr	r0, [pc, #288]	; (8003498 <HAL_ADC_ConfigChannel+0x258>)
 8003378:	f7ff faa4 	bl	80028c4 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 800337c:	4b48      	ldr	r3, [pc, #288]	; (80034a0 <HAL_ADC_ConfigChannel+0x260>)
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	099b      	lsrs	r3, r3, #6
 8003382:	4a48      	ldr	r2, [pc, #288]	; (80034a4 <HAL_ADC_ConfigChannel+0x264>)
 8003384:	fba2 2303 	umull	r2, r3, r2, r3
 8003388:	099a      	lsrs	r2, r3, #6
 800338a:	4613      	mov	r3, r2
 800338c:	005b      	lsls	r3, r3, #1
 800338e:	4413      	add	r3, r2
 8003390:	009b      	lsls	r3, r3, #2
 8003392:	3301      	adds	r3, #1
 8003394:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003396:	e002      	b.n	800339e <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 8003398:	68bb      	ldr	r3, [r7, #8]
 800339a:	3b01      	subs	r3, #1
 800339c:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800339e:	68bb      	ldr	r3, [r7, #8]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d1f9      	bne.n	8003398 <HAL_ADC_ConfigChannel+0x158>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80033a4:	e06c      	b.n	8003480 <HAL_ADC_ConfigChannel+0x240>
          }
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80033a6:	683b      	ldr	r3, [r7, #0]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	4a3f      	ldr	r2, [pc, #252]	; (80034a8 <HAL_ADC_ConfigChannel+0x268>)
 80033ac:	4293      	cmp	r3, r2
 80033ae:	d10c      	bne.n	80033ca <HAL_ADC_ConfigChannel+0x18a>
 80033b0:	69bb      	ldr	r3, [r7, #24]
 80033b2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d107      	bne.n	80033ca <HAL_ADC_ConfigChannel+0x18a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80033ba:	69bb      	ldr	r3, [r7, #24]
 80033bc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80033c0:	4619      	mov	r1, r3
 80033c2:	4835      	ldr	r0, [pc, #212]	; (8003498 <HAL_ADC_ConfigChannel+0x258>)
 80033c4:	f7ff fa7e 	bl	80028c4 <LL_ADC_SetCommonPathInternalCh>
 80033c8:	e05a      	b.n	8003480 <HAL_ADC_ConfigChannel+0x240>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	4a37      	ldr	r2, [pc, #220]	; (80034ac <HAL_ADC_ConfigChannel+0x26c>)
 80033d0:	4293      	cmp	r3, r2
 80033d2:	d155      	bne.n	8003480 <HAL_ADC_ConfigChannel+0x240>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80033d4:	69bb      	ldr	r3, [r7, #24]
 80033d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d150      	bne.n	8003480 <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80033de:	69bb      	ldr	r3, [r7, #24]
 80033e0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80033e4:	4619      	mov	r1, r3
 80033e6:	482c      	ldr	r0, [pc, #176]	; (8003498 <HAL_ADC_ConfigChannel+0x258>)
 80033e8:	f7ff fa6c 	bl	80028c4 <LL_ADC_SetCommonPathInternalCh>
 80033ec:	e048      	b.n	8003480 <HAL_ADC_ConfigChannel+0x240>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	691b      	ldr	r3, [r3, #16]
 80033f2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80033f6:	d004      	beq.n	8003402 <HAL_ADC_ConfigChannel+0x1c2>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80033fc:	4a25      	ldr	r2, [pc, #148]	; (8003494 <HAL_ADC_ConfigChannel+0x254>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d107      	bne.n	8003412 <HAL_ADC_ConfigChannel+0x1d2>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, sConfig->Channel);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681a      	ldr	r2, [r3, #0]
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4619      	mov	r1, r3
 800340c:	4610      	mov	r0, r2
 800340e:	f7ff fadb 	bl	80029c8 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	2b00      	cmp	r3, #0
 8003418:	da32      	bge.n	8003480 <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800341a:	481f      	ldr	r0, [pc, #124]	; (8003498 <HAL_ADC_ConfigChannel+0x258>)
 800341c:	f7ff fa64 	bl	80028e8 <LL_ADC_GetCommonPathInternalCh>
 8003420:	61b8      	str	r0, [r7, #24]

        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	4a1d      	ldr	r2, [pc, #116]	; (800349c <HAL_ADC_ConfigChannel+0x25c>)
 8003428:	4293      	cmp	r3, r2
 800342a:	d107      	bne.n	800343c <HAL_ADC_ConfigChannel+0x1fc>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800342c:	69bb      	ldr	r3, [r7, #24]
 800342e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003432:	4619      	mov	r1, r3
 8003434:	4818      	ldr	r0, [pc, #96]	; (8003498 <HAL_ADC_ConfigChannel+0x258>)
 8003436:	f7ff fa45 	bl	80028c4 <LL_ADC_SetCommonPathInternalCh>
 800343a:	e021      	b.n	8003480 <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (sConfig->Channel == ADC_CHANNEL_VBAT)
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	4a19      	ldr	r2, [pc, #100]	; (80034a8 <HAL_ADC_ConfigChannel+0x268>)
 8003442:	4293      	cmp	r3, r2
 8003444:	d107      	bne.n	8003456 <HAL_ADC_ConfigChannel+0x216>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003446:	69bb      	ldr	r3, [r7, #24]
 8003448:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800344c:	4619      	mov	r1, r3
 800344e:	4812      	ldr	r0, [pc, #72]	; (8003498 <HAL_ADC_ConfigChannel+0x258>)
 8003450:	f7ff fa38 	bl	80028c4 <LL_ADC_SetCommonPathInternalCh>
 8003454:	e014      	b.n	8003480 <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	4a14      	ldr	r2, [pc, #80]	; (80034ac <HAL_ADC_ConfigChannel+0x26c>)
 800345c:	4293      	cmp	r3, r2
 800345e:	d10f      	bne.n	8003480 <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003460:	69bb      	ldr	r3, [r7, #24]
 8003462:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8003466:	4619      	mov	r1, r3
 8003468:	480b      	ldr	r0, [pc, #44]	; (8003498 <HAL_ADC_ConfigChannel+0x258>)
 800346a:	f7ff fa2b 	bl	80028c4 <LL_ADC_SetCommonPathInternalCh>
 800346e:	e007      	b.n	8003480 <HAL_ADC_ConfigChannel+0x240>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003474:	f043 0220 	orr.w	r2, r3, #32
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800347c:	2301      	movs	r3, #1
 800347e:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2200      	movs	r2, #0
 8003484:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8003488:	7ffb      	ldrb	r3, [r7, #31]
}
 800348a:	4618      	mov	r0, r3
 800348c:	3720      	adds	r7, #32
 800348e:	46bd      	mov	sp, r7
 8003490:	bd80      	pop	{r7, pc}
 8003492:	bf00      	nop
 8003494:	80000004 	.word	0x80000004
 8003498:	40012708 	.word	0x40012708
 800349c:	b0001000 	.word	0xb0001000
 80034a0:	20000030 	.word	0x20000030
 80034a4:	053e2d63 	.word	0x053e2d63
 80034a8:	b8004000 	.word	0xb8004000
 80034ac:	b4002000 	.word	0xb4002000

080034b0 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b084      	sub	sp, #16
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4618      	mov	r0, r3
 80034be:	f7ff fb59 	bl	8002b74 <LL_ADC_REG_IsConversionOngoing>
 80034c2:	4603      	mov	r3, r0
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d02c      	beq.n	8003522 <ADC_ConversionStop+0x72>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	4618      	mov	r0, r3
 80034ce:	f7ff fb19 	bl	8002b04 <LL_ADC_IsDisableOngoing>
 80034d2:	4603      	mov	r3, r0
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d104      	bne.n	80034e2 <ADC_ConversionStop+0x32>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4618      	mov	r0, r3
 80034de:	f7ff fb36 	bl	8002b4e <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80034e2:	f7fe fc6d 	bl	8001dc0 <HAL_GetTick>
 80034e6:	60f8      	str	r0, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 80034e8:	e014      	b.n	8003514 <ADC_ConversionStop+0x64>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80034ea:	f7fe fc69 	bl	8001dc0 <HAL_GetTick>
 80034ee:	4602      	mov	r2, r0
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	1ad3      	subs	r3, r2, r3
 80034f4:	2b02      	cmp	r3, #2
 80034f6:	d90d      	bls.n	8003514 <ADC_ConversionStop+0x64>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034fc:	f043 0210 	orr.w	r2, r3, #16
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003508:	f043 0201 	orr.w	r2, r3, #1
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	65da      	str	r2, [r3, #92]	; 0x5c

        return HAL_ERROR;
 8003510:	2301      	movs	r3, #1
 8003512:	e007      	b.n	8003524 <ADC_ConversionStop+0x74>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	689b      	ldr	r3, [r3, #8]
 800351a:	f003 0304 	and.w	r3, r3, #4
 800351e:	2b00      	cmp	r3, #0
 8003520:	d1e3      	bne.n	80034ea <ADC_ConversionStop+0x3a>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8003522:	2300      	movs	r3, #0
}
 8003524:	4618      	mov	r0, r3
 8003526:	3710      	adds	r7, #16
 8003528:	46bd      	mov	sp, r7
 800352a:	bd80      	pop	{r7, pc}

0800352c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b084      	sub	sp, #16
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003534:	2300      	movs	r3, #0
 8003536:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	4618      	mov	r0, r3
 800353e:	f7ff facf 	bl	8002ae0 <LL_ADC_IsEnabled>
 8003542:	4603      	mov	r3, r0
 8003544:	2b00      	cmp	r3, #0
 8003546:	d162      	bne.n	800360e <ADC_Enable+0xe2>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	689a      	ldr	r2, [r3, #8]
 800354e:	4b32      	ldr	r3, [pc, #200]	; (8003618 <ADC_Enable+0xec>)
 8003550:	4013      	ands	r3, r2
 8003552:	2b00      	cmp	r3, #0
 8003554:	d00d      	beq.n	8003572 <ADC_Enable+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800355a:	f043 0210 	orr.w	r2, r3, #16
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003566:	f043 0201 	orr.w	r2, r3, #1
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 800356e:	2301      	movs	r3, #1
 8003570:	e04e      	b.n	8003610 <ADC_Enable+0xe4>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	4618      	mov	r0, r3
 8003578:	f7ff fa8c 	bl	8002a94 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800357c:	4827      	ldr	r0, [pc, #156]	; (800361c <ADC_Enable+0xf0>)
 800357e:	f7ff f9b3 	bl	80028e8 <LL_ADC_GetCommonPathInternalCh>
 8003582:	4603      	mov	r3, r0
 8003584:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003588:	2b00      	cmp	r3, #0
 800358a:	d00f      	beq.n	80035ac <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 800358c:	4b24      	ldr	r3, [pc, #144]	; (8003620 <ADC_Enable+0xf4>)
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	099b      	lsrs	r3, r3, #6
 8003592:	4a24      	ldr	r2, [pc, #144]	; (8003624 <ADC_Enable+0xf8>)
 8003594:	fba2 2303 	umull	r2, r3, r2, r3
 8003598:	099b      	lsrs	r3, r3, #6
 800359a:	3301      	adds	r3, #1
 800359c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800359e:	e002      	b.n	80035a6 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 80035a0:	68bb      	ldr	r3, [r7, #8]
 80035a2:	3b01      	subs	r3, #1
 80035a4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80035a6:	68bb      	ldr	r3, [r7, #8]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d1f9      	bne.n	80035a0 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	7e5b      	ldrb	r3, [r3, #25]
 80035b0:	2b01      	cmp	r3, #1
 80035b2:	d02c      	beq.n	800360e <ADC_Enable+0xe2>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 80035b4:	f7fe fc04 	bl	8001dc0 <HAL_GetTick>
 80035b8:	60f8      	str	r0, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80035ba:	e021      	b.n	8003600 <ADC_Enable+0xd4>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	4618      	mov	r0, r3
 80035c2:	f7ff fa8d 	bl	8002ae0 <LL_ADC_IsEnabled>
 80035c6:	4603      	mov	r3, r0
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d104      	bne.n	80035d6 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4618      	mov	r0, r3
 80035d2:	f7ff fa5f 	bl	8002a94 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80035d6:	f7fe fbf3 	bl	8001dc0 <HAL_GetTick>
 80035da:	4602      	mov	r2, r0
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	1ad3      	subs	r3, r2, r3
 80035e0:	2b02      	cmp	r3, #2
 80035e2:	d90d      	bls.n	8003600 <ADC_Enable+0xd4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035e8:	f043 0210 	orr.w	r2, r3, #16
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035f4:	f043 0201 	orr.w	r2, r3, #1
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 80035fc:	2301      	movs	r3, #1
 80035fe:	e007      	b.n	8003610 <ADC_Enable+0xe4>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f003 0301 	and.w	r3, r3, #1
 800360a:	2b01      	cmp	r3, #1
 800360c:	d1d6      	bne.n	80035bc <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800360e:	2300      	movs	r3, #0
}
 8003610:	4618      	mov	r0, r3
 8003612:	3710      	adds	r7, #16
 8003614:	46bd      	mov	sp, r7
 8003616:	bd80      	pop	{r7, pc}
 8003618:	80000017 	.word	0x80000017
 800361c:	40012708 	.word	0x40012708
 8003620:	20000030 	.word	0x20000030
 8003624:	053e2d63 	.word	0x053e2d63

08003628 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b084      	sub	sp, #16
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4618      	mov	r0, r3
 8003636:	f7ff fa65 	bl	8002b04 <LL_ADC_IsDisableOngoing>
 800363a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	4618      	mov	r0, r3
 8003642:	f7ff fa4d 	bl	8002ae0 <LL_ADC_IsEnabled>
 8003646:	4603      	mov	r3, r0
 8003648:	2b00      	cmp	r3, #0
 800364a:	d040      	beq.n	80036ce <ADC_Disable+0xa6>
      && (tmp_adc_is_disable_on_going == 0UL)
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	2b00      	cmp	r3, #0
 8003650:	d13d      	bne.n	80036ce <ADC_Disable+0xa6>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	689b      	ldr	r3, [r3, #8]
 8003658:	f003 0305 	and.w	r3, r3, #5
 800365c:	2b01      	cmp	r3, #1
 800365e:	d10c      	bne.n	800367a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	4618      	mov	r0, r3
 8003666:	f7ff fa28 	bl	8002aba <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	2203      	movs	r2, #3
 8003670:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003672:	f7fe fba5 	bl	8001dc0 <HAL_GetTick>
 8003676:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003678:	e022      	b.n	80036c0 <ADC_Disable+0x98>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800367e:	f043 0210 	orr.w	r2, r3, #16
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800368a:	f043 0201 	orr.w	r2, r3, #1
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 8003692:	2301      	movs	r3, #1
 8003694:	e01c      	b.n	80036d0 <ADC_Disable+0xa8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003696:	f7fe fb93 	bl	8001dc0 <HAL_GetTick>
 800369a:	4602      	mov	r2, r0
 800369c:	68bb      	ldr	r3, [r7, #8]
 800369e:	1ad3      	subs	r3, r2, r3
 80036a0:	2b02      	cmp	r3, #2
 80036a2:	d90d      	bls.n	80036c0 <ADC_Disable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036a8:	f043 0210 	orr.w	r2, r3, #16
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036b4:	f043 0201 	orr.w	r2, r3, #1
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	65da      	str	r2, [r3, #92]	; 0x5c

        return HAL_ERROR;
 80036bc:	2301      	movs	r3, #1
 80036be:	e007      	b.n	80036d0 <ADC_Disable+0xa8>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	689b      	ldr	r3, [r3, #8]
 80036c6:	f003 0301 	and.w	r3, r3, #1
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d1e3      	bne.n	8003696 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80036ce:	2300      	movs	r3, #0
}
 80036d0:	4618      	mov	r0, r3
 80036d2:	3710      	adds	r7, #16
 80036d4:	46bd      	mov	sp, r7
 80036d6:	bd80      	pop	{r7, pc}

080036d8 <LL_ADC_IsEnabled>:
{
 80036d8:	b480      	push	{r7}
 80036da:	b083      	sub	sp, #12
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	689b      	ldr	r3, [r3, #8]
 80036e4:	f003 0301 	and.w	r3, r3, #1
 80036e8:	2b01      	cmp	r3, #1
 80036ea:	d101      	bne.n	80036f0 <LL_ADC_IsEnabled+0x18>
 80036ec:	2301      	movs	r3, #1
 80036ee:	e000      	b.n	80036f2 <LL_ADC_IsEnabled+0x1a>
 80036f0:	2300      	movs	r3, #0
}
 80036f2:	4618      	mov	r0, r3
 80036f4:	370c      	adds	r7, #12
 80036f6:	46bd      	mov	sp, r7
 80036f8:	bc80      	pop	{r7}
 80036fa:	4770      	bx	lr

080036fc <LL_ADC_IsCalibrationOnGoing>:
{
 80036fc:	b480      	push	{r7}
 80036fe:	b083      	sub	sp, #12
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	689b      	ldr	r3, [r3, #8]
 8003708:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800370c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003710:	d101      	bne.n	8003716 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003712:	2301      	movs	r3, #1
 8003714:	e000      	b.n	8003718 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003716:	2300      	movs	r3, #0
}
 8003718:	4618      	mov	r0, r3
 800371a:	370c      	adds	r7, #12
 800371c:	46bd      	mov	sp, r7
 800371e:	bc80      	pop	{r7}
 8003720:	4770      	bx	lr

08003722 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 8003722:	b580      	push	{r7, lr}
 8003724:	b086      	sub	sp, #24
 8003726:	af00      	add	r7, sp, #0
 8003728:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800372a:	2300      	movs	r3, #0
 800372c:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8003734:	2b01      	cmp	r3, #1
 8003736:	d101      	bne.n	800373c <HAL_ADCEx_Calibration_Start+0x1a>
 8003738:	2302      	movs	r3, #2
 800373a:	e068      	b.n	800380e <HAL_ADCEx_Calibration_Start+0xec>
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2201      	movs	r2, #1
 8003740:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003744:	6878      	ldr	r0, [r7, #4]
 8003746:	f7ff ff6f 	bl	8003628 <ADC_Disable>
 800374a:	4603      	mov	r3, r0
 800374c:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	4618      	mov	r0, r3
 8003754:	f7ff ffc0 	bl	80036d8 <LL_ADC_IsEnabled>
 8003758:	4603      	mov	r3, r0
 800375a:	2b00      	cmp	r3, #0
 800375c:	d14c      	bne.n	80037f8 <HAL_ADCEx_Calibration_Start+0xd6>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003762:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003766:	f043 0202 	orr.w	r2, r3, #2
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	68db      	ldr	r3, [r3, #12]
 8003774:	f003 0303 	and.w	r3, r3, #3
 8003778:	613b      	str	r3, [r7, #16]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	68da      	ldr	r2, [r3, #12]
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f022 0203 	bic.w	r2, r2, #3
 8003788:	60da      	str	r2, [r3, #12]

    /* Start ADC calibration */
    SET_BIT(hadc->Instance->CR, ADC_CR_ADCAL);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	689a      	ldr	r2, [r3, #8]
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003798:	609a      	str	r2, [r3, #8]

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800379a:	e014      	b.n	80037c6 <HAL_ADCEx_Calibration_Start+0xa4>
    {
      wait_loop_index++;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	3301      	adds	r3, #1
 80037a0:	60fb      	str	r3, [r7, #12]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	f5b3 3f2e 	cmp.w	r3, #178176	; 0x2b800
 80037a8:	d30d      	bcc.n	80037c6 <HAL_ADCEx_Calibration_Start+0xa4>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037ae:	f023 0312 	bic.w	r3, r3, #18
 80037b2:	f043 0210 	orr.w	r2, r3, #16
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	659a      	str	r2, [r3, #88]	; 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2200      	movs	r2, #0
 80037be:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        return HAL_ERROR;
 80037c2:	2301      	movs	r3, #1
 80037c4:	e023      	b.n	800380e <HAL_ADCEx_Calibration_Start+0xec>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	4618      	mov	r0, r3
 80037cc:	f7ff ff96 	bl	80036fc <LL_ADC_IsCalibrationOnGoing>
 80037d0:	4603      	mov	r3, r0
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d1e2      	bne.n	800379c <HAL_ADCEx_Calibration_Start+0x7a>
      }
    }

    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	68d9      	ldr	r1, [r3, #12]
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	693a      	ldr	r2, [r7, #16]
 80037e2:	430a      	orrs	r2, r1
 80037e4:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037ea:	f023 0303 	bic.w	r3, r3, #3
 80037ee:	f043 0201 	orr.w	r2, r3, #1
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	659a      	str	r2, [r3, #88]	; 0x58
 80037f6:	e005      	b.n	8003804 <HAL_ADCEx_Calibration_Start+0xe2>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037fc:	f043 0210 	orr.w	r2, r3, #16
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2200      	movs	r2, #0
 8003808:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 800380c:	7dfb      	ldrb	r3, [r7, #23]
}
 800380e:	4618      	mov	r0, r3
 8003810:	3718      	adds	r7, #24
 8003812:	46bd      	mov	sp, r7
 8003814:	bd80      	pop	{r7, pc}
	...

08003818 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003818:	b480      	push	{r7}
 800381a:	b085      	sub	sp, #20
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	f003 0307 	and.w	r3, r3, #7
 8003826:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003828:	4b0c      	ldr	r3, [pc, #48]	; (800385c <__NVIC_SetPriorityGrouping+0x44>)
 800382a:	68db      	ldr	r3, [r3, #12]
 800382c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800382e:	68ba      	ldr	r2, [r7, #8]
 8003830:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003834:	4013      	ands	r3, r2
 8003836:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800383c:	68bb      	ldr	r3, [r7, #8]
 800383e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003840:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003844:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003848:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800384a:	4a04      	ldr	r2, [pc, #16]	; (800385c <__NVIC_SetPriorityGrouping+0x44>)
 800384c:	68bb      	ldr	r3, [r7, #8]
 800384e:	60d3      	str	r3, [r2, #12]
}
 8003850:	bf00      	nop
 8003852:	3714      	adds	r7, #20
 8003854:	46bd      	mov	sp, r7
 8003856:	bc80      	pop	{r7}
 8003858:	4770      	bx	lr
 800385a:	bf00      	nop
 800385c:	e000ed00 	.word	0xe000ed00

08003860 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003860:	b480      	push	{r7}
 8003862:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003864:	4b04      	ldr	r3, [pc, #16]	; (8003878 <__NVIC_GetPriorityGrouping+0x18>)
 8003866:	68db      	ldr	r3, [r3, #12]
 8003868:	0a1b      	lsrs	r3, r3, #8
 800386a:	f003 0307 	and.w	r3, r3, #7
}
 800386e:	4618      	mov	r0, r3
 8003870:	46bd      	mov	sp, r7
 8003872:	bc80      	pop	{r7}
 8003874:	4770      	bx	lr
 8003876:	bf00      	nop
 8003878:	e000ed00 	.word	0xe000ed00

0800387c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800387c:	b480      	push	{r7}
 800387e:	b083      	sub	sp, #12
 8003880:	af00      	add	r7, sp, #0
 8003882:	4603      	mov	r3, r0
 8003884:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003886:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800388a:	2b00      	cmp	r3, #0
 800388c:	db0b      	blt.n	80038a6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800388e:	79fb      	ldrb	r3, [r7, #7]
 8003890:	f003 021f 	and.w	r2, r3, #31
 8003894:	4906      	ldr	r1, [pc, #24]	; (80038b0 <__NVIC_EnableIRQ+0x34>)
 8003896:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800389a:	095b      	lsrs	r3, r3, #5
 800389c:	2001      	movs	r0, #1
 800389e:	fa00 f202 	lsl.w	r2, r0, r2
 80038a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80038a6:	bf00      	nop
 80038a8:	370c      	adds	r7, #12
 80038aa:	46bd      	mov	sp, r7
 80038ac:	bc80      	pop	{r7}
 80038ae:	4770      	bx	lr
 80038b0:	e000e100 	.word	0xe000e100

080038b4 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80038b4:	b480      	push	{r7}
 80038b6:	b083      	sub	sp, #12
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	4603      	mov	r3, r0
 80038bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	db10      	blt.n	80038e8 <__NVIC_DisableIRQ+0x34>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80038c6:	79fb      	ldrb	r3, [r7, #7]
 80038c8:	f003 021f 	and.w	r2, r3, #31
 80038cc:	4909      	ldr	r1, [pc, #36]	; (80038f4 <__NVIC_DisableIRQ+0x40>)
 80038ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038d2:	095b      	lsrs	r3, r3, #5
 80038d4:	2001      	movs	r0, #1
 80038d6:	fa00 f202 	lsl.w	r2, r0, r2
 80038da:	3320      	adds	r3, #32
 80038dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80038e0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80038e4:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 80038e8:	bf00      	nop
 80038ea:	370c      	adds	r7, #12
 80038ec:	46bd      	mov	sp, r7
 80038ee:	bc80      	pop	{r7}
 80038f0:	4770      	bx	lr
 80038f2:	bf00      	nop
 80038f4:	e000e100 	.word	0xe000e100

080038f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80038f8:	b480      	push	{r7}
 80038fa:	b083      	sub	sp, #12
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	4603      	mov	r3, r0
 8003900:	6039      	str	r1, [r7, #0]
 8003902:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003904:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003908:	2b00      	cmp	r3, #0
 800390a:	db0a      	blt.n	8003922 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	b2da      	uxtb	r2, r3
 8003910:	490c      	ldr	r1, [pc, #48]	; (8003944 <__NVIC_SetPriority+0x4c>)
 8003912:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003916:	0112      	lsls	r2, r2, #4
 8003918:	b2d2      	uxtb	r2, r2
 800391a:	440b      	add	r3, r1
 800391c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003920:	e00a      	b.n	8003938 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003922:	683b      	ldr	r3, [r7, #0]
 8003924:	b2da      	uxtb	r2, r3
 8003926:	4908      	ldr	r1, [pc, #32]	; (8003948 <__NVIC_SetPriority+0x50>)
 8003928:	79fb      	ldrb	r3, [r7, #7]
 800392a:	f003 030f 	and.w	r3, r3, #15
 800392e:	3b04      	subs	r3, #4
 8003930:	0112      	lsls	r2, r2, #4
 8003932:	b2d2      	uxtb	r2, r2
 8003934:	440b      	add	r3, r1
 8003936:	761a      	strb	r2, [r3, #24]
}
 8003938:	bf00      	nop
 800393a:	370c      	adds	r7, #12
 800393c:	46bd      	mov	sp, r7
 800393e:	bc80      	pop	{r7}
 8003940:	4770      	bx	lr
 8003942:	bf00      	nop
 8003944:	e000e100 	.word	0xe000e100
 8003948:	e000ed00 	.word	0xe000ed00

0800394c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800394c:	b480      	push	{r7}
 800394e:	b089      	sub	sp, #36	; 0x24
 8003950:	af00      	add	r7, sp, #0
 8003952:	60f8      	str	r0, [r7, #12]
 8003954:	60b9      	str	r1, [r7, #8]
 8003956:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	f003 0307 	and.w	r3, r3, #7
 800395e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003960:	69fb      	ldr	r3, [r7, #28]
 8003962:	f1c3 0307 	rsb	r3, r3, #7
 8003966:	2b04      	cmp	r3, #4
 8003968:	bf28      	it	cs
 800396a:	2304      	movcs	r3, #4
 800396c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800396e:	69fb      	ldr	r3, [r7, #28]
 8003970:	3304      	adds	r3, #4
 8003972:	2b06      	cmp	r3, #6
 8003974:	d902      	bls.n	800397c <NVIC_EncodePriority+0x30>
 8003976:	69fb      	ldr	r3, [r7, #28]
 8003978:	3b03      	subs	r3, #3
 800397a:	e000      	b.n	800397e <NVIC_EncodePriority+0x32>
 800397c:	2300      	movs	r3, #0
 800397e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003980:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003984:	69bb      	ldr	r3, [r7, #24]
 8003986:	fa02 f303 	lsl.w	r3, r2, r3
 800398a:	43da      	mvns	r2, r3
 800398c:	68bb      	ldr	r3, [r7, #8]
 800398e:	401a      	ands	r2, r3
 8003990:	697b      	ldr	r3, [r7, #20]
 8003992:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003994:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003998:	697b      	ldr	r3, [r7, #20]
 800399a:	fa01 f303 	lsl.w	r3, r1, r3
 800399e:	43d9      	mvns	r1, r3
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039a4:	4313      	orrs	r3, r2
         );
}
 80039a6:	4618      	mov	r0, r3
 80039a8:	3724      	adds	r7, #36	; 0x24
 80039aa:	46bd      	mov	sp, r7
 80039ac:	bc80      	pop	{r7}
 80039ae:	4770      	bx	lr

080039b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b082      	sub	sp, #8
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80039b8:	6878      	ldr	r0, [r7, #4]
 80039ba:	f7ff ff2d 	bl	8003818 <__NVIC_SetPriorityGrouping>
}
 80039be:	bf00      	nop
 80039c0:	3708      	adds	r7, #8
 80039c2:	46bd      	mov	sp, r7
 80039c4:	bd80      	pop	{r7, pc}

080039c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80039c6:	b580      	push	{r7, lr}
 80039c8:	b086      	sub	sp, #24
 80039ca:	af00      	add	r7, sp, #0
 80039cc:	4603      	mov	r3, r0
 80039ce:	60b9      	str	r1, [r7, #8]
 80039d0:	607a      	str	r2, [r7, #4]
 80039d2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80039d4:	f7ff ff44 	bl	8003860 <__NVIC_GetPriorityGrouping>
 80039d8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80039da:	687a      	ldr	r2, [r7, #4]
 80039dc:	68b9      	ldr	r1, [r7, #8]
 80039de:	6978      	ldr	r0, [r7, #20]
 80039e0:	f7ff ffb4 	bl	800394c <NVIC_EncodePriority>
 80039e4:	4602      	mov	r2, r0
 80039e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80039ea:	4611      	mov	r1, r2
 80039ec:	4618      	mov	r0, r3
 80039ee:	f7ff ff83 	bl	80038f8 <__NVIC_SetPriority>
}
 80039f2:	bf00      	nop
 80039f4:	3718      	adds	r7, #24
 80039f6:	46bd      	mov	sp, r7
 80039f8:	bd80      	pop	{r7, pc}

080039fa <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039fa:	b580      	push	{r7, lr}
 80039fc:	b082      	sub	sp, #8
 80039fe:	af00      	add	r7, sp, #0
 8003a00:	4603      	mov	r3, r0
 8003a02:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003a04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a08:	4618      	mov	r0, r3
 8003a0a:	f7ff ff37 	bl	800387c <__NVIC_EnableIRQ>
}
 8003a0e:	bf00      	nop
 8003a10:	3708      	adds	r7, #8
 8003a12:	46bd      	mov	sp, r7
 8003a14:	bd80      	pop	{r7, pc}

08003a16 <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003a16:	b580      	push	{r7, lr}
 8003a18:	b082      	sub	sp, #8
 8003a1a:	af00      	add	r7, sp, #0
 8003a1c:	4603      	mov	r3, r0
 8003a1e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003a20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a24:	4618      	mov	r0, r3
 8003a26:	f7ff ff45 	bl	80038b4 <__NVIC_DisableIRQ>
}
 8003a2a:	bf00      	nop
 8003a2c:	3708      	adds	r7, #8
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	bd80      	pop	{r7, pc}
	...

08003a34 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b082      	sub	sp, #8
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d101      	bne.n	8003a46 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003a42:	2301      	movs	r3, #1
 8003a44:	e08e      	b.n	8003b64 <HAL_DMA_Init+0x130>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	461a      	mov	r2, r3
 8003a4c:	4b47      	ldr	r3, [pc, #284]	; (8003b6c <HAL_DMA_Init+0x138>)
 8003a4e:	429a      	cmp	r2, r3
 8003a50:	d80f      	bhi.n	8003a72 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	461a      	mov	r2, r3
 8003a58:	4b45      	ldr	r3, [pc, #276]	; (8003b70 <HAL_DMA_Init+0x13c>)
 8003a5a:	4413      	add	r3, r2
 8003a5c:	4a45      	ldr	r2, [pc, #276]	; (8003b74 <HAL_DMA_Init+0x140>)
 8003a5e:	fba2 2303 	umull	r2, r3, r2, r3
 8003a62:	091b      	lsrs	r3, r3, #4
 8003a64:	009a      	lsls	r2, r3, #2
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	4a42      	ldr	r2, [pc, #264]	; (8003b78 <HAL_DMA_Init+0x144>)
 8003a6e:	641a      	str	r2, [r3, #64]	; 0x40
 8003a70:	e00e      	b.n	8003a90 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	461a      	mov	r2, r3
 8003a78:	4b40      	ldr	r3, [pc, #256]	; (8003b7c <HAL_DMA_Init+0x148>)
 8003a7a:	4413      	add	r3, r2
 8003a7c:	4a3d      	ldr	r2, [pc, #244]	; (8003b74 <HAL_DMA_Init+0x140>)
 8003a7e:	fba2 2303 	umull	r2, r3, r2, r3
 8003a82:	091b      	lsrs	r3, r3, #4
 8003a84:	009a      	lsls	r2, r3, #2
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	4a3c      	ldr	r2, [pc, #240]	; (8003b80 <HAL_DMA_Init+0x14c>)
 8003a8e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2202      	movs	r2, #2
 8003a94:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	687a      	ldr	r2, [r7, #4]
 8003aa0:	6812      	ldr	r2, [r2, #0]
 8003aa2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8003aa6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003aaa:	6013      	str	r3, [r2, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	6819      	ldr	r1, [r3, #0]
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	689a      	ldr	r2, [r3, #8]
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	68db      	ldr	r3, [r3, #12]
 8003aba:	431a      	orrs	r2, r3
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	691b      	ldr	r3, [r3, #16]
 8003ac0:	431a      	orrs	r2, r3
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	695b      	ldr	r3, [r3, #20]
 8003ac6:	431a      	orrs	r2, r3
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	699b      	ldr	r3, [r3, #24]
 8003acc:	431a      	orrs	r2, r3
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	69db      	ldr	r3, [r3, #28]
 8003ad2:	431a      	orrs	r2, r3
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	6a1b      	ldr	r3, [r3, #32]
 8003ad8:	431a      	orrs	r2, r3
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	430a      	orrs	r2, r1
 8003ae0:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003ae2:	6878      	ldr	r0, [r7, #4]
 8003ae4:	f000 fb52 	bl	800418c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	689b      	ldr	r3, [r3, #8]
 8003aec:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003af0:	d102      	bne.n	8003af8 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	2200      	movs	r2, #0
 8003af6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	685a      	ldr	r2, [r3, #4]
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b00:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003b04:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b0a:	687a      	ldr	r2, [r7, #4]
 8003b0c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003b0e:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	685b      	ldr	r3, [r3, #4]
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d010      	beq.n	8003b3a <HAL_DMA_Init+0x106>
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	685b      	ldr	r3, [r3, #4]
 8003b1c:	2b04      	cmp	r3, #4
 8003b1e:	d80c      	bhi.n	8003b3a <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003b20:	6878      	ldr	r0, [r7, #4]
 8003b22:	f000 fb7b 	bl	800421c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b32:	687a      	ldr	r2, [r7, #4]
 8003b34:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003b36:	605a      	str	r2, [r3, #4]
 8003b38:	e008      	b.n	8003b4c <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2200      	movs	r2, #0
 8003b44:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	2200      	movs	r2, #0
 8003b4a:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2200      	movs	r2, #0
 8003b50:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	2201      	movs	r2, #1
 8003b56:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003b62:	2300      	movs	r3, #0
}
 8003b64:	4618      	mov	r0, r3
 8003b66:	3708      	adds	r7, #8
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	bd80      	pop	{r7, pc}
 8003b6c:	40020407 	.word	0x40020407
 8003b70:	bffdfff8 	.word	0xbffdfff8
 8003b74:	cccccccd 	.word	0xcccccccd
 8003b78:	40020000 	.word	0x40020000
 8003b7c:	bffdfbf8 	.word	0xbffdfbf8
 8003b80:	40020400 	.word	0x40020400

08003b84 <HAL_DMA_DeInit>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b082      	sub	sp, #8
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d101      	bne.n	8003b96 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8003b92:	2301      	movs	r3, #1
 8003b94:	e07b      	b.n	8003c8e <HAL_DMA_DeInit+0x10a>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	681a      	ldr	r2, [r3, #0]
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f022 0201 	bic.w	r2, r2, #1
 8003ba4:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	461a      	mov	r2, r3
 8003bac:	4b3a      	ldr	r3, [pc, #232]	; (8003c98 <HAL_DMA_DeInit+0x114>)
 8003bae:	429a      	cmp	r2, r3
 8003bb0:	d80f      	bhi.n	8003bd2 <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	461a      	mov	r2, r3
 8003bb8:	4b38      	ldr	r3, [pc, #224]	; (8003c9c <HAL_DMA_DeInit+0x118>)
 8003bba:	4413      	add	r3, r2
 8003bbc:	4a38      	ldr	r2, [pc, #224]	; (8003ca0 <HAL_DMA_DeInit+0x11c>)
 8003bbe:	fba2 2303 	umull	r2, r3, r2, r3
 8003bc2:	091b      	lsrs	r3, r3, #4
 8003bc4:	009a      	lsls	r2, r3, #2
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	4a35      	ldr	r2, [pc, #212]	; (8003ca4 <HAL_DMA_DeInit+0x120>)
 8003bce:	641a      	str	r2, [r3, #64]	; 0x40
 8003bd0:	e00e      	b.n	8003bf0 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	461a      	mov	r2, r3
 8003bd8:	4b33      	ldr	r3, [pc, #204]	; (8003ca8 <HAL_DMA_DeInit+0x124>)
 8003bda:	4413      	add	r3, r2
 8003bdc:	4a30      	ldr	r2, [pc, #192]	; (8003ca0 <HAL_DMA_DeInit+0x11c>)
 8003bde:	fba2 2303 	umull	r2, r3, r2, r3
 8003be2:	091b      	lsrs	r3, r3, #4
 8003be4:	009a      	lsls	r2, r3, #2
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	4a2f      	ldr	r2, [pc, #188]	; (8003cac <HAL_DMA_DeInit+0x128>)
 8003bee:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bfc:	f003 021c 	and.w	r2, r3, #28
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c04:	2101      	movs	r1, #1
 8003c06:	fa01 f202 	lsl.w	r2, r1, r2
 8003c0a:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003c0c:	6878      	ldr	r0, [r7, #4]
 8003c0e:	f000 fabd 	bl	800418c <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0U;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c16:	2200      	movs	r2, #0
 8003c18:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c1e:	687a      	ldr	r2, [r7, #4]
 8003c20:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003c22:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	685b      	ldr	r3, [r3, #4]
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d00f      	beq.n	8003c4c <HAL_DMA_DeInit+0xc8>
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	685b      	ldr	r3, [r3, #4]
 8003c30:	2b04      	cmp	r3, #4
 8003c32:	d80b      	bhi.n	8003c4c <HAL_DMA_DeInit+0xc8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003c34:	6878      	ldr	r0, [r7, #4]
 8003c36:	f000 faf1 	bl	800421c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c3e:	2200      	movs	r2, #0
 8003c40:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c46:	687a      	ldr	r2, [r7, #4]
 8003c48:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003c4a:	605a      	str	r2, [r3, #4]
  }

  hdma->DMAmuxRequestGen = 0U;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2200      	movs	r2, #0
 8003c50:	655a      	str	r2, [r3, #84]	; 0x54
  hdma->DMAmuxRequestGenStatus = 0U;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	2200      	movs	r2, #0
 8003c56:	659a      	str	r2, [r3, #88]	; 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2200      	movs	r2, #0
 8003c62:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2200      	movs	r2, #0
 8003c68:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	635a      	str	r2, [r3, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2200      	movs	r2, #0
 8003c74:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	2200      	movs	r2, #0
 8003c7a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2200      	movs	r2, #0
 8003c80:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2200      	movs	r2, #0
 8003c88:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003c8c:	2300      	movs	r3, #0
}
 8003c8e:	4618      	mov	r0, r3
 8003c90:	3708      	adds	r7, #8
 8003c92:	46bd      	mov	sp, r7
 8003c94:	bd80      	pop	{r7, pc}
 8003c96:	bf00      	nop
 8003c98:	40020407 	.word	0x40020407
 8003c9c:	bffdfff8 	.word	0xbffdfff8
 8003ca0:	cccccccd 	.word	0xcccccccd
 8003ca4:	40020000 	.word	0x40020000
 8003ca8:	bffdfbf8 	.word	0xbffdfbf8
 8003cac:	40020400 	.word	0x40020400

08003cb0 <HAL_DMA_Start_IT>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b086      	sub	sp, #24
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	60f8      	str	r0, [r7, #12]
 8003cb8:	60b9      	str	r1, [r7, #8]
 8003cba:	607a      	str	r2, [r7, #4]
 8003cbc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003cc8:	2b01      	cmp	r3, #1
 8003cca:	d101      	bne.n	8003cd0 <HAL_DMA_Start_IT+0x20>
 8003ccc:	2302      	movs	r3, #2
 8003cce:	e069      	b.n	8003da4 <HAL_DMA_Start_IT+0xf4>
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	2201      	movs	r2, #1
 8003cd4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (hdma->State == HAL_DMA_STATE_READY)
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003cde:	b2db      	uxtb	r3, r3
 8003ce0:	2b01      	cmp	r3, #1
 8003ce2:	d155      	bne.n	8003d90 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	2202      	movs	r2, #2
 8003ce8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	2200      	movs	r2, #0
 8003cf0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	681a      	ldr	r2, [r3, #0]
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f022 0201 	bic.w	r2, r2, #1
 8003d00:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	687a      	ldr	r2, [r7, #4]
 8003d06:	68b9      	ldr	r1, [r7, #8]
 8003d08:	68f8      	ldr	r0, [r7, #12]
 8003d0a:	f000 fa02 	bl	8004112 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d008      	beq.n	8003d28 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	681a      	ldr	r2, [r3, #0]
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f042 020e 	orr.w	r2, r2, #14
 8003d24:	601a      	str	r2, [r3, #0]
 8003d26:	e00f      	b.n	8003d48 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	681a      	ldr	r2, [r3, #0]
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f022 0204 	bic.w	r2, r2, #4
 8003d36:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	681a      	ldr	r2, [r3, #0]
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f042 020a 	orr.w	r2, r2, #10
 8003d46:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d007      	beq.n	8003d66 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d5a:	681a      	ldr	r2, [r3, #0]
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d60:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003d64:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d007      	beq.n	8003d7e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d72:	681a      	ldr	r2, [r3, #0]
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d78:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003d7c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	681a      	ldr	r2, [r3, #0]
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f042 0201 	orr.w	r2, r2, #1
 8003d8c:	601a      	str	r2, [r3, #0]
 8003d8e:	e008      	b.n	8003da2 <HAL_DMA_Start_IT+0xf2>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	2280      	movs	r2, #128	; 0x80
 8003d94:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	2200      	movs	r2, #0
 8003d9a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Return error status */
    status = HAL_ERROR;
 8003d9e:	2301      	movs	r3, #1
 8003da0:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8003da2:	7dfb      	ldrb	r3, [r7, #23]
}
 8003da4:	4618      	mov	r0, r3
 8003da6:	3718      	adds	r7, #24
 8003da8:	46bd      	mov	sp, r7
 8003daa:	bd80      	pop	{r7, pc}

08003dac <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003dac:	b480      	push	{r7}
 8003dae:	b083      	sub	sp, #12
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d101      	bne.n	8003dbe <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8003dba:	2301      	movs	r3, #1
 8003dbc:	e04f      	b.n	8003e5e <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003dc4:	b2db      	uxtb	r3, r3
 8003dc6:	2b02      	cmp	r3, #2
 8003dc8:	d008      	beq.n	8003ddc <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2204      	movs	r2, #4
 8003dce:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003dd8:	2301      	movs	r3, #1
 8003dda:	e040      	b.n	8003e5e <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	681a      	ldr	r2, [r3, #0]
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f022 020e 	bic.w	r2, r2, #14
 8003dea:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003df0:	681a      	ldr	r2, [r3, #0]
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003df6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003dfa:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	681a      	ldr	r2, [r3, #0]
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f022 0201 	bic.w	r2, r2, #1
 8003e0a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e10:	f003 021c 	and.w	r2, r3, #28
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e18:	2101      	movs	r1, #1
 8003e1a:	fa01 f202 	lsl.w	r2, r1, r2
 8003e1e:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e24:	687a      	ldr	r2, [r7, #4]
 8003e26:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003e28:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d00c      	beq.n	8003e4c <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e36:	681a      	ldr	r2, [r3, #0]
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e3c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003e40:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e46:	687a      	ldr	r2, [r7, #4]
 8003e48:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003e4a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2201      	movs	r2, #1
 8003e50:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	2200      	movs	r2, #0
 8003e58:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }

  return HAL_OK;
 8003e5c:	2300      	movs	r3, #0
}
 8003e5e:	4618      	mov	r0, r3
 8003e60:	370c      	adds	r7, #12
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bc80      	pop	{r7}
 8003e66:	4770      	bx	lr

08003e68 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003e68:	b580      	push	{r7, lr}
 8003e6a:	b084      	sub	sp, #16
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003e70:	2300      	movs	r3, #0
 8003e72:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003e7a:	b2db      	uxtb	r3, r3
 8003e7c:	2b02      	cmp	r3, #2
 8003e7e:	d005      	beq.n	8003e8c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2204      	movs	r2, #4
 8003e84:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8003e86:	2301      	movs	r3, #1
 8003e88:	73fb      	strb	r3, [r7, #15]
 8003e8a:	e047      	b.n	8003f1c <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	681a      	ldr	r2, [r3, #0]
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f022 020e 	bic.w	r2, r2, #14
 8003e9a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	681a      	ldr	r2, [r3, #0]
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f022 0201 	bic.w	r2, r2, #1
 8003eaa:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003eb0:	681a      	ldr	r2, [r3, #0]
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003eb6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003eba:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ec0:	f003 021c 	and.w	r2, r3, #28
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ec8:	2101      	movs	r1, #1
 8003eca:	fa01 f202 	lsl.w	r2, r1, r2
 8003ece:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ed4:	687a      	ldr	r2, [r7, #4]
 8003ed6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003ed8:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d00c      	beq.n	8003efc <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ee6:	681a      	ldr	r2, [r3, #0]
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003eec:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003ef0:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ef6:	687a      	ldr	r2, [r7, #4]
 8003ef8:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003efa:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2201      	movs	r2, #1
 8003f00:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2200      	movs	r2, #0
 8003f08:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d003      	beq.n	8003f1c <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f18:	6878      	ldr	r0, [r7, #4]
 8003f1a:	4798      	blx	r3
    }
  }
  return status;
 8003f1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f1e:	4618      	mov	r0, r3
 8003f20:	3710      	adds	r7, #16
 8003f22:	46bd      	mov	sp, r7
 8003f24:	bd80      	pop	{r7, pc}
	...

08003f28 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	b084      	sub	sp, #16
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f44:	f003 031c 	and.w	r3, r3, #28
 8003f48:	2204      	movs	r2, #4
 8003f4a:	409a      	lsls	r2, r3
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	4013      	ands	r3, r2
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d027      	beq.n	8003fa4 <HAL_DMA_IRQHandler+0x7c>
 8003f54:	68bb      	ldr	r3, [r7, #8]
 8003f56:	f003 0304 	and.w	r3, r3, #4
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d022      	beq.n	8003fa4 <HAL_DMA_IRQHandler+0x7c>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f003 0320 	and.w	r3, r3, #32
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d107      	bne.n	8003f7c <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	681a      	ldr	r2, [r3, #0]
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f022 0204 	bic.w	r2, r2, #4
 8003f7a:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f80:	f003 021c 	and.w	r2, r3, #28
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f88:	2104      	movs	r1, #4
 8003f8a:	fa01 f202 	lsl.w	r2, r1, r2
 8003f8e:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	f000 8081 	beq.w	800409c <HAL_DMA_IRQHandler+0x174>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f9e:	6878      	ldr	r0, [r7, #4]
 8003fa0:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8003fa2:	e07b      	b.n	800409c <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fa8:	f003 031c 	and.w	r3, r3, #28
 8003fac:	2202      	movs	r2, #2
 8003fae:	409a      	lsls	r2, r3
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	4013      	ands	r3, r2
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d03d      	beq.n	8004034 <HAL_DMA_IRQHandler+0x10c>
 8003fb8:	68bb      	ldr	r3, [r7, #8]
 8003fba:	f003 0302 	and.w	r3, r3, #2
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d038      	beq.n	8004034 <HAL_DMA_IRQHandler+0x10c>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f003 0320 	and.w	r3, r3, #32
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d10b      	bne.n	8003fe8 <HAL_DMA_IRQHandler+0xc0>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	681a      	ldr	r2, [r3, #0]
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f022 020a 	bic.w	r2, r2, #10
 8003fde:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2201      	movs	r2, #1
 8003fe4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	461a      	mov	r2, r3
 8003fee:	4b2e      	ldr	r3, [pc, #184]	; (80040a8 <HAL_DMA_IRQHandler+0x180>)
 8003ff0:	429a      	cmp	r2, r3
 8003ff2:	d909      	bls.n	8004008 <HAL_DMA_IRQHandler+0xe0>
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ff8:	f003 031c 	and.w	r3, r3, #28
 8003ffc:	4a2b      	ldr	r2, [pc, #172]	; (80040ac <HAL_DMA_IRQHandler+0x184>)
 8003ffe:	2102      	movs	r1, #2
 8004000:	fa01 f303 	lsl.w	r3, r1, r3
 8004004:	6053      	str	r3, [r2, #4]
 8004006:	e008      	b.n	800401a <HAL_DMA_IRQHandler+0xf2>
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800400c:	f003 031c 	and.w	r3, r3, #28
 8004010:	4a27      	ldr	r2, [pc, #156]	; (80040b0 <HAL_DMA_IRQHandler+0x188>)
 8004012:	2102      	movs	r1, #2
 8004014:	fa01 f303 	lsl.w	r3, r1, r3
 8004018:	6053      	str	r3, [r2, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	2200      	movs	r2, #0
 800401e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

      if (hdma->XferCpltCallback != NULL)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004026:	2b00      	cmp	r3, #0
 8004028:	d038      	beq.n	800409c <HAL_DMA_IRQHandler+0x174>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800402e:	6878      	ldr	r0, [r7, #4]
 8004030:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8004032:	e033      	b.n	800409c <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004038:	f003 031c 	and.w	r3, r3, #28
 800403c:	2208      	movs	r2, #8
 800403e:	409a      	lsls	r2, r3
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	4013      	ands	r3, r2
 8004044:	2b00      	cmp	r3, #0
 8004046:	d02a      	beq.n	800409e <HAL_DMA_IRQHandler+0x176>
 8004048:	68bb      	ldr	r3, [r7, #8]
 800404a:	f003 0308 	and.w	r3, r3, #8
 800404e:	2b00      	cmp	r3, #0
 8004050:	d025      	beq.n	800409e <HAL_DMA_IRQHandler+0x176>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	681a      	ldr	r2, [r3, #0]
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f022 020e 	bic.w	r2, r2, #14
 8004060:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004066:	f003 021c 	and.w	r2, r3, #28
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800406e:	2101      	movs	r1, #1
 8004070:	fa01 f202 	lsl.w	r2, r1, r2
 8004074:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	2201      	movs	r2, #1
 800407a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2201      	movs	r2, #1
 8004080:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2200      	movs	r2, #0
 8004088:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004090:	2b00      	cmp	r3, #0
 8004092:	d004      	beq.n	800409e <HAL_DMA_IRQHandler+0x176>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004098:	6878      	ldr	r0, [r7, #4]
 800409a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800409c:	bf00      	nop
 800409e:	bf00      	nop
}
 80040a0:	3710      	adds	r7, #16
 80040a2:	46bd      	mov	sp, r7
 80040a4:	bd80      	pop	{r7, pc}
 80040a6:	bf00      	nop
 80040a8:	40020080 	.word	0x40020080
 80040ac:	40020400 	.word	0x40020400
 80040b0:	40020000 	.word	0x40020000

080040b4 <HAL_DMA_ConfigChannelAttributes>:
  * @param ChannelAttributes specifies the DMA channel secure/privilege attributes.
  *        This parameter can be a one or a combination of @ref DMA_Channel_Attributes
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *hdma, uint32_t ChannelAttributes)
{
 80040b4:	b480      	push	{r7}
 80040b6:	b085      	sub	sp, #20
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
 80040bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80040be:	2300      	movs	r3, #0
 80040c0:	72fb      	strb	r3, [r7, #11]
#if defined (CORE_CM0PLUS)
  uint32_t ccr_SECM;
#endif /* CORE_CM0PLUS */

  /* Check the DMA peripheral handle */
  if (hdma == NULL)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d103      	bne.n	80040d0 <HAL_DMA_ConfigChannelAttributes+0x1c>
  {
    status = HAL_ERROR;
 80040c8:	2301      	movs	r3, #1
 80040ca:	72fb      	strb	r3, [r7, #11]
    return status;
 80040cc:	7afb      	ldrb	r3, [r7, #11]
 80040ce:	e01b      	b.n	8004108 <HAL_DMA_ConfigChannelAttributes+0x54>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Read CCR register */
  ccr = READ_REG(hdma->Instance->CCR);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	60fb      	str	r3, [r7, #12]

  /* Apply any requested privilege/non-privilege attributes */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) != 0U)
 80040d8:	683b      	ldr	r3, [r7, #0]
 80040da:	f003 0310 	and.w	r3, r3, #16
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d00d      	beq.n	80040fe <HAL_DMA_ConfigChannelAttributes+0x4a>
  {
    if ((ChannelAttributes & DMA_CCR_PRIV) != 0U)
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d004      	beq.n	80040f6 <HAL_DMA_ConfigChannelAttributes+0x42>
    {
      SET_BIT(ccr, DMA_CCR_PRIV);
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80040f2:	60fb      	str	r3, [r7, #12]
 80040f4:	e003      	b.n	80040fe <HAL_DMA_ConfigChannelAttributes+0x4a>
    }
    else
    {
      CLEAR_BIT(ccr, DMA_CCR_PRIV);
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80040fc:	60fb      	str	r3, [r7, #12]
  }

#endif /* CORE_CM0PLUS */

  /* Update CCR Register: PRIV, SECM, SCEC, DSEC bits */
  WRITE_REG(hdma->Instance->CCR, ccr);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	68fa      	ldr	r2, [r7, #12]
 8004104:	601a      	str	r2, [r3, #0]

  return status;
 8004106:	7afb      	ldrb	r3, [r7, #11]
}
 8004108:	4618      	mov	r0, r3
 800410a:	3714      	adds	r7, #20
 800410c:	46bd      	mov	sp, r7
 800410e:	bc80      	pop	{r7}
 8004110:	4770      	bx	lr

08004112 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004112:	b480      	push	{r7}
 8004114:	b085      	sub	sp, #20
 8004116:	af00      	add	r7, sp, #0
 8004118:	60f8      	str	r0, [r7, #12]
 800411a:	60b9      	str	r1, [r7, #8]
 800411c:	607a      	str	r2, [r7, #4]
 800411e:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004124:	68fa      	ldr	r2, [r7, #12]
 8004126:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004128:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800412e:	2b00      	cmp	r3, #0
 8004130:	d004      	beq.n	800413c <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004136:	68fa      	ldr	r2, [r7, #12]
 8004138:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800413a:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004140:	f003 021c 	and.w	r2, r3, #28
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004148:	2101      	movs	r1, #1
 800414a:	fa01 f202 	lsl.w	r2, r1, r2
 800414e:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	683a      	ldr	r2, [r7, #0]
 8004156:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	689b      	ldr	r3, [r3, #8]
 800415c:	2b10      	cmp	r3, #16
 800415e:	d108      	bne.n	8004172 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	687a      	ldr	r2, [r7, #4]
 8004166:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	68ba      	ldr	r2, [r7, #8]
 800416e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004170:	e007      	b.n	8004182 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	68ba      	ldr	r2, [r7, #8]
 8004178:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	687a      	ldr	r2, [r7, #4]
 8004180:	60da      	str	r2, [r3, #12]
}
 8004182:	bf00      	nop
 8004184:	3714      	adds	r7, #20
 8004186:	46bd      	mov	sp, r7
 8004188:	bc80      	pop	{r7}
 800418a:	4770      	bx	lr

0800418c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800418c:	b480      	push	{r7}
 800418e:	b085      	sub	sp, #20
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	461a      	mov	r2, r3
 800419a:	4b1c      	ldr	r3, [pc, #112]	; (800420c <DMA_CalcDMAMUXChannelBaseAndMask+0x80>)
 800419c:	429a      	cmp	r2, r3
 800419e:	d813      	bhi.n	80041c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041a4:	089b      	lsrs	r3, r3, #2
 80041a6:	009b      	lsls	r3, r3, #2
 80041a8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80041ac:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 80041b0:	687a      	ldr	r2, [r7, #4]
 80041b2:	6493      	str	r3, [r2, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	b2db      	uxtb	r3, r3
 80041ba:	3b08      	subs	r3, #8
 80041bc:	4a14      	ldr	r2, [pc, #80]	; (8004210 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 80041be:	fba2 2303 	umull	r2, r3, r2, r3
 80041c2:	091b      	lsrs	r3, r3, #4
 80041c4:	60fb      	str	r3, [r7, #12]
 80041c6:	e011      	b.n	80041ec <DMA_CalcDMAMUXChannelBaseAndMask+0x60>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041cc:	089b      	lsrs	r3, r3, #2
 80041ce:	009a      	lsls	r2, r3, #2
 80041d0:	4b10      	ldr	r3, [pc, #64]	; (8004214 <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 80041d2:	4413      	add	r3, r2
 80041d4:	687a      	ldr	r2, [r7, #4]
 80041d6:	6493      	str	r3, [r2, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	b2db      	uxtb	r3, r3
 80041de:	3b08      	subs	r3, #8
 80041e0:	4a0b      	ldr	r2, [pc, #44]	; (8004210 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 80041e2:	fba2 2303 	umull	r2, r3, r2, r3
 80041e6:	091b      	lsrs	r3, r3, #4
 80041e8:	3307      	adds	r3, #7
 80041ea:	60fb      	str	r3, [r7, #12]
  }

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	4a0a      	ldr	r2, [pc, #40]	; (8004218 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 80041f0:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	f003 031f 	and.w	r3, r3, #31
 80041f8:	2201      	movs	r2, #1
 80041fa:	409a      	lsls	r2, r3
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004200:	bf00      	nop
 8004202:	3714      	adds	r7, #20
 8004204:	46bd      	mov	sp, r7
 8004206:	bc80      	pop	{r7}
 8004208:	4770      	bx	lr
 800420a:	bf00      	nop
 800420c:	40020407 	.word	0x40020407
 8004210:	cccccccd 	.word	0xcccccccd
 8004214:	4002081c 	.word	0x4002081c
 8004218:	40020880 	.word	0x40020880

0800421c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800421c:	b480      	push	{r7}
 800421e:	b085      	sub	sp, #20
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	685b      	ldr	r3, [r3, #4]
 8004228:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800422c:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800422e:	68fa      	ldr	r2, [r7, #12]
 8004230:	4b0a      	ldr	r3, [pc, #40]	; (800425c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004232:	4413      	add	r3, r2
 8004234:	009b      	lsls	r3, r3, #2
 8004236:	461a      	mov	r2, r3
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	4a08      	ldr	r2, [pc, #32]	; (8004260 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004240:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	3b01      	subs	r3, #1
 8004246:	f003 0303 	and.w	r3, r3, #3
 800424a:	2201      	movs	r2, #1
 800424c:	409a      	lsls	r2, r3
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8004252:	bf00      	nop
 8004254:	3714      	adds	r7, #20
 8004256:	46bd      	mov	sp, r7
 8004258:	bc80      	pop	{r7}
 800425a:	4770      	bx	lr
 800425c:	1000823f 	.word	0x1000823f
 8004260:	40020940 	.word	0x40020940

08004264 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8004264:	b480      	push	{r7}
 8004266:	b087      	sub	sp, #28
 8004268:	af00      	add	r7, sp, #0
 800426a:	60f8      	str	r0, [r7, #12]
 800426c:	460b      	mov	r3, r1
 800426e:	607a      	str	r2, [r7, #4]
 8004270:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8004272:	2300      	movs	r3, #0
 8004274:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 8004276:	7afb      	ldrb	r3, [r7, #11]
 8004278:	2b00      	cmp	r3, #0
 800427a:	d103      	bne.n	8004284 <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	687a      	ldr	r2, [r7, #4]
 8004280:	605a      	str	r2, [r3, #4]
      break;
 8004282:	e002      	b.n	800428a <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 8004284:	2301      	movs	r3, #1
 8004286:	75fb      	strb	r3, [r7, #23]
      break;
 8004288:	bf00      	nop
  }

  return status;
 800428a:	7dfb      	ldrb	r3, [r7, #23]
}
 800428c:	4618      	mov	r0, r3
 800428e:	371c      	adds	r7, #28
 8004290:	46bd      	mov	sp, r7
 8004292:	bc80      	pop	{r7}
 8004294:	4770      	bx	lr

08004296 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8004296:	b480      	push	{r7}
 8004298:	b083      	sub	sp, #12
 800429a:	af00      	add	r7, sp, #0
 800429c:	6078      	str	r0, [r7, #4]
 800429e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d101      	bne.n	80042aa <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 80042a6:	2301      	movs	r3, #1
 80042a8:	e003      	b.n	80042b2 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	683a      	ldr	r2, [r7, #0]
 80042ae:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 80042b0:	2300      	movs	r3, #0
  }
}
 80042b2:	4618      	mov	r0, r3
 80042b4:	370c      	adds	r7, #12
 80042b6:	46bd      	mov	sp, r7
 80042b8:	bc80      	pop	{r7}
 80042ba:	4770      	bx	lr

080042bc <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80042bc:	b480      	push	{r7}
 80042be:	b087      	sub	sp, #28
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
 80042c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80042c6:	2300      	movs	r3, #0
 80042c8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80042ca:	e140      	b.n	800454e <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80042cc:	683b      	ldr	r3, [r7, #0]
 80042ce:	681a      	ldr	r2, [r3, #0]
 80042d0:	2101      	movs	r1, #1
 80042d2:	697b      	ldr	r3, [r7, #20]
 80042d4:	fa01 f303 	lsl.w	r3, r1, r3
 80042d8:	4013      	ands	r3, r2
 80042da:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	f000 8132 	beq.w	8004548 <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80042e4:	683b      	ldr	r3, [r7, #0]
 80042e6:	685b      	ldr	r3, [r3, #4]
 80042e8:	2b01      	cmp	r3, #1
 80042ea:	d00b      	beq.n	8004304 <HAL_GPIO_Init+0x48>
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	685b      	ldr	r3, [r3, #4]
 80042f0:	2b02      	cmp	r3, #2
 80042f2:	d007      	beq.n	8004304 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80042f8:	2b11      	cmp	r3, #17
 80042fa:	d003      	beq.n	8004304 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80042fc:	683b      	ldr	r3, [r7, #0]
 80042fe:	685b      	ldr	r3, [r3, #4]
 8004300:	2b12      	cmp	r3, #18
 8004302:	d130      	bne.n	8004366 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	689b      	ldr	r3, [r3, #8]
 8004308:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800430a:	697b      	ldr	r3, [r7, #20]
 800430c:	005b      	lsls	r3, r3, #1
 800430e:	2203      	movs	r2, #3
 8004310:	fa02 f303 	lsl.w	r3, r2, r3
 8004314:	43db      	mvns	r3, r3
 8004316:	693a      	ldr	r2, [r7, #16]
 8004318:	4013      	ands	r3, r2
 800431a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	68da      	ldr	r2, [r3, #12]
 8004320:	697b      	ldr	r3, [r7, #20]
 8004322:	005b      	lsls	r3, r3, #1
 8004324:	fa02 f303 	lsl.w	r3, r2, r3
 8004328:	693a      	ldr	r2, [r7, #16]
 800432a:	4313      	orrs	r3, r2
 800432c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	693a      	ldr	r2, [r7, #16]
 8004332:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	685b      	ldr	r3, [r3, #4]
 8004338:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800433a:	2201      	movs	r2, #1
 800433c:	697b      	ldr	r3, [r7, #20]
 800433e:	fa02 f303 	lsl.w	r3, r2, r3
 8004342:	43db      	mvns	r3, r3
 8004344:	693a      	ldr	r2, [r7, #16]
 8004346:	4013      	ands	r3, r2
 8004348:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	685b      	ldr	r3, [r3, #4]
 800434e:	091b      	lsrs	r3, r3, #4
 8004350:	f003 0201 	and.w	r2, r3, #1
 8004354:	697b      	ldr	r3, [r7, #20]
 8004356:	fa02 f303 	lsl.w	r3, r2, r3
 800435a:	693a      	ldr	r2, [r7, #16]
 800435c:	4313      	orrs	r3, r2
 800435e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	693a      	ldr	r2, [r7, #16]
 8004364:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	68db      	ldr	r3, [r3, #12]
 800436a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800436c:	697b      	ldr	r3, [r7, #20]
 800436e:	005b      	lsls	r3, r3, #1
 8004370:	2203      	movs	r2, #3
 8004372:	fa02 f303 	lsl.w	r3, r2, r3
 8004376:	43db      	mvns	r3, r3
 8004378:	693a      	ldr	r2, [r7, #16]
 800437a:	4013      	ands	r3, r2
 800437c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800437e:	683b      	ldr	r3, [r7, #0]
 8004380:	689a      	ldr	r2, [r3, #8]
 8004382:	697b      	ldr	r3, [r7, #20]
 8004384:	005b      	lsls	r3, r3, #1
 8004386:	fa02 f303 	lsl.w	r3, r2, r3
 800438a:	693a      	ldr	r2, [r7, #16]
 800438c:	4313      	orrs	r3, r2
 800438e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	693a      	ldr	r2, [r7, #16]
 8004394:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004396:	683b      	ldr	r3, [r7, #0]
 8004398:	685b      	ldr	r3, [r3, #4]
 800439a:	2b02      	cmp	r3, #2
 800439c:	d003      	beq.n	80043a6 <HAL_GPIO_Init+0xea>
 800439e:	683b      	ldr	r3, [r7, #0]
 80043a0:	685b      	ldr	r3, [r3, #4]
 80043a2:	2b12      	cmp	r3, #18
 80043a4:	d123      	bne.n	80043ee <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80043a6:	697b      	ldr	r3, [r7, #20]
 80043a8:	08da      	lsrs	r2, r3, #3
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	3208      	adds	r2, #8
 80043ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80043b2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80043b4:	697b      	ldr	r3, [r7, #20]
 80043b6:	f003 0307 	and.w	r3, r3, #7
 80043ba:	009b      	lsls	r3, r3, #2
 80043bc:	220f      	movs	r2, #15
 80043be:	fa02 f303 	lsl.w	r3, r2, r3
 80043c2:	43db      	mvns	r3, r3
 80043c4:	693a      	ldr	r2, [r7, #16]
 80043c6:	4013      	ands	r3, r2
 80043c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	691a      	ldr	r2, [r3, #16]
 80043ce:	697b      	ldr	r3, [r7, #20]
 80043d0:	f003 0307 	and.w	r3, r3, #7
 80043d4:	009b      	lsls	r3, r3, #2
 80043d6:	fa02 f303 	lsl.w	r3, r2, r3
 80043da:	693a      	ldr	r2, [r7, #16]
 80043dc:	4313      	orrs	r3, r2
 80043de:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80043e0:	697b      	ldr	r3, [r7, #20]
 80043e2:	08da      	lsrs	r2, r3, #3
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	3208      	adds	r2, #8
 80043e8:	6939      	ldr	r1, [r7, #16]
 80043ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80043f4:	697b      	ldr	r3, [r7, #20]
 80043f6:	005b      	lsls	r3, r3, #1
 80043f8:	2203      	movs	r2, #3
 80043fa:	fa02 f303 	lsl.w	r3, r2, r3
 80043fe:	43db      	mvns	r3, r3
 8004400:	693a      	ldr	r2, [r7, #16]
 8004402:	4013      	ands	r3, r2
 8004404:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004406:	683b      	ldr	r3, [r7, #0]
 8004408:	685b      	ldr	r3, [r3, #4]
 800440a:	f003 0203 	and.w	r2, r3, #3
 800440e:	697b      	ldr	r3, [r7, #20]
 8004410:	005b      	lsls	r3, r3, #1
 8004412:	fa02 f303 	lsl.w	r3, r2, r3
 8004416:	693a      	ldr	r2, [r7, #16]
 8004418:	4313      	orrs	r3, r2
 800441a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	693a      	ldr	r2, [r7, #16]
 8004420:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	685b      	ldr	r3, [r3, #4]
 8004426:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800442a:	2b00      	cmp	r3, #0
 800442c:	f000 808c 	beq.w	8004548 <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8004430:	4a4d      	ldr	r2, [pc, #308]	; (8004568 <HAL_GPIO_Init+0x2ac>)
 8004432:	697b      	ldr	r3, [r7, #20]
 8004434:	089b      	lsrs	r3, r3, #2
 8004436:	3302      	adds	r3, #2
 8004438:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800443c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 800443e:	697b      	ldr	r3, [r7, #20]
 8004440:	f003 0303 	and.w	r3, r3, #3
 8004444:	009b      	lsls	r3, r3, #2
 8004446:	2207      	movs	r2, #7
 8004448:	fa02 f303 	lsl.w	r3, r2, r3
 800444c:	43db      	mvns	r3, r3
 800444e:	693a      	ldr	r2, [r7, #16]
 8004450:	4013      	ands	r3, r2
 8004452:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800445a:	d00d      	beq.n	8004478 <HAL_GPIO_Init+0x1bc>
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	4a43      	ldr	r2, [pc, #268]	; (800456c <HAL_GPIO_Init+0x2b0>)
 8004460:	4293      	cmp	r3, r2
 8004462:	d007      	beq.n	8004474 <HAL_GPIO_Init+0x1b8>
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	4a42      	ldr	r2, [pc, #264]	; (8004570 <HAL_GPIO_Init+0x2b4>)
 8004468:	4293      	cmp	r3, r2
 800446a:	d101      	bne.n	8004470 <HAL_GPIO_Init+0x1b4>
 800446c:	2302      	movs	r3, #2
 800446e:	e004      	b.n	800447a <HAL_GPIO_Init+0x1be>
 8004470:	2307      	movs	r3, #7
 8004472:	e002      	b.n	800447a <HAL_GPIO_Init+0x1be>
 8004474:	2301      	movs	r3, #1
 8004476:	e000      	b.n	800447a <HAL_GPIO_Init+0x1be>
 8004478:	2300      	movs	r3, #0
 800447a:	697a      	ldr	r2, [r7, #20]
 800447c:	f002 0203 	and.w	r2, r2, #3
 8004480:	0092      	lsls	r2, r2, #2
 8004482:	4093      	lsls	r3, r2
 8004484:	693a      	ldr	r2, [r7, #16]
 8004486:	4313      	orrs	r3, r2
 8004488:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800448a:	4937      	ldr	r1, [pc, #220]	; (8004568 <HAL_GPIO_Init+0x2ac>)
 800448c:	697b      	ldr	r3, [r7, #20]
 800448e:	089b      	lsrs	r3, r3, #2
 8004490:	3302      	adds	r3, #2
 8004492:	693a      	ldr	r2, [r7, #16]
 8004494:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 8004498:	4b36      	ldr	r3, [pc, #216]	; (8004574 <HAL_GPIO_Init+0x2b8>)
 800449a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800449e:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	43db      	mvns	r3, r3
 80044a4:	693a      	ldr	r2, [r7, #16]
 80044a6:	4013      	ands	r3, r2
 80044a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	685b      	ldr	r3, [r3, #4]
 80044ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d003      	beq.n	80044be <HAL_GPIO_Init+0x202>
        {
          temp |= iocurrent;
 80044b6:	693a      	ldr	r2, [r7, #16]
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	4313      	orrs	r3, r2
 80044bc:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 80044be:	4a2d      	ldr	r2, [pc, #180]	; (8004574 <HAL_GPIO_Init+0x2b8>)
 80044c0:	693b      	ldr	r3, [r7, #16]
 80044c2:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 80044c6:	4b2b      	ldr	r3, [pc, #172]	; (8004574 <HAL_GPIO_Init+0x2b8>)
 80044c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80044cc:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	43db      	mvns	r3, r3
 80044d2:	693a      	ldr	r2, [r7, #16]
 80044d4:	4013      	ands	r3, r2
 80044d6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	685b      	ldr	r3, [r3, #4]
 80044dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d003      	beq.n	80044ec <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80044e4:	693a      	ldr	r2, [r7, #16]
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	4313      	orrs	r3, r2
 80044ea:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 80044ec:	4a21      	ldr	r2, [pc, #132]	; (8004574 <HAL_GPIO_Init+0x2b8>)
 80044ee:	693b      	ldr	r3, [r7, #16]
 80044f0:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80044f4:	4b1f      	ldr	r3, [pc, #124]	; (8004574 <HAL_GPIO_Init+0x2b8>)
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	43db      	mvns	r3, r3
 80044fe:	693a      	ldr	r2, [r7, #16]
 8004500:	4013      	ands	r3, r2
 8004502:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004504:	683b      	ldr	r3, [r7, #0]
 8004506:	685b      	ldr	r3, [r3, #4]
 8004508:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800450c:	2b00      	cmp	r3, #0
 800450e:	d003      	beq.n	8004518 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8004510:	693a      	ldr	r2, [r7, #16]
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	4313      	orrs	r3, r2
 8004516:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004518:	4a16      	ldr	r2, [pc, #88]	; (8004574 <HAL_GPIO_Init+0x2b8>)
 800451a:	693b      	ldr	r3, [r7, #16]
 800451c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800451e:	4b15      	ldr	r3, [pc, #84]	; (8004574 <HAL_GPIO_Init+0x2b8>)
 8004520:	685b      	ldr	r3, [r3, #4]
 8004522:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	43db      	mvns	r3, r3
 8004528:	693a      	ldr	r2, [r7, #16]
 800452a:	4013      	ands	r3, r2
 800452c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800452e:	683b      	ldr	r3, [r7, #0]
 8004530:	685b      	ldr	r3, [r3, #4]
 8004532:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004536:	2b00      	cmp	r3, #0
 8004538:	d003      	beq.n	8004542 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800453a:	693a      	ldr	r2, [r7, #16]
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	4313      	orrs	r3, r2
 8004540:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004542:	4a0c      	ldr	r2, [pc, #48]	; (8004574 <HAL_GPIO_Init+0x2b8>)
 8004544:	693b      	ldr	r3, [r7, #16]
 8004546:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8004548:	697b      	ldr	r3, [r7, #20]
 800454a:	3301      	adds	r3, #1
 800454c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	681a      	ldr	r2, [r3, #0]
 8004552:	697b      	ldr	r3, [r7, #20]
 8004554:	fa22 f303 	lsr.w	r3, r2, r3
 8004558:	2b00      	cmp	r3, #0
 800455a:	f47f aeb7 	bne.w	80042cc <HAL_GPIO_Init+0x10>
  }
}
 800455e:	bf00      	nop
 8004560:	371c      	adds	r7, #28
 8004562:	46bd      	mov	sp, r7
 8004564:	bc80      	pop	{r7}
 8004566:	4770      	bx	lr
 8004568:	40010000 	.word	0x40010000
 800456c:	48000400 	.word	0x48000400
 8004570:	48000800 	.word	0x48000800
 8004574:	58000800 	.word	0x58000800

08004578 <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004578:	b480      	push	{r7}
 800457a:	b087      	sub	sp, #28
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
 8004580:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004582:	2300      	movs	r3, #0
 8004584:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8004586:	e0af      	b.n	80046e8 <HAL_GPIO_DeInit+0x170>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8004588:	2201      	movs	r2, #1
 800458a:	697b      	ldr	r3, [r7, #20]
 800458c:	fa02 f303 	lsl.w	r3, r2, r3
 8004590:	683a      	ldr	r2, [r7, #0]
 8004592:	4013      	ands	r3, r2
 8004594:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8004596:	693b      	ldr	r3, [r7, #16]
 8004598:	2b00      	cmp	r3, #0
 800459a:	f000 80a2 	beq.w	80046e2 <HAL_GPIO_DeInit+0x16a>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 800459e:	4a58      	ldr	r2, [pc, #352]	; (8004700 <HAL_GPIO_DeInit+0x188>)
 80045a0:	697b      	ldr	r3, [r7, #20]
 80045a2:	089b      	lsrs	r3, r3, #2
 80045a4:	3302      	adds	r3, #2
 80045a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045aa:	60fb      	str	r3, [r7, #12]
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 80045ac:	697b      	ldr	r3, [r7, #20]
 80045ae:	f003 0303 	and.w	r3, r3, #3
 80045b2:	009b      	lsls	r3, r3, #2
 80045b4:	2207      	movs	r2, #7
 80045b6:	fa02 f303 	lsl.w	r3, r2, r3
 80045ba:	68fa      	ldr	r2, [r7, #12]
 80045bc:	4013      	ands	r3, r2
 80045be:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80045c6:	d00d      	beq.n	80045e4 <HAL_GPIO_DeInit+0x6c>
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	4a4e      	ldr	r2, [pc, #312]	; (8004704 <HAL_GPIO_DeInit+0x18c>)
 80045cc:	4293      	cmp	r3, r2
 80045ce:	d007      	beq.n	80045e0 <HAL_GPIO_DeInit+0x68>
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	4a4d      	ldr	r2, [pc, #308]	; (8004708 <HAL_GPIO_DeInit+0x190>)
 80045d4:	4293      	cmp	r3, r2
 80045d6:	d101      	bne.n	80045dc <HAL_GPIO_DeInit+0x64>
 80045d8:	2302      	movs	r3, #2
 80045da:	e004      	b.n	80045e6 <HAL_GPIO_DeInit+0x6e>
 80045dc:	2307      	movs	r3, #7
 80045de:	e002      	b.n	80045e6 <HAL_GPIO_DeInit+0x6e>
 80045e0:	2301      	movs	r3, #1
 80045e2:	e000      	b.n	80045e6 <HAL_GPIO_DeInit+0x6e>
 80045e4:	2300      	movs	r3, #0
 80045e6:	697a      	ldr	r2, [r7, #20]
 80045e8:	f002 0203 	and.w	r2, r2, #3
 80045ec:	0092      	lsls	r2, r2, #2
 80045ee:	4093      	lsls	r3, r2
 80045f0:	68fa      	ldr	r2, [r7, #12]
 80045f2:	429a      	cmp	r2, r3
 80045f4:	d136      	bne.n	8004664 <HAL_GPIO_DeInit+0xec>
        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 &= ~(iocurrent);
        EXTI->C2EMR1 &= ~(iocurrent);
#else
        EXTI->IMR1 &= ~(iocurrent);
 80045f6:	4b45      	ldr	r3, [pc, #276]	; (800470c <HAL_GPIO_DeInit+0x194>)
 80045f8:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 80045fc:	693b      	ldr	r3, [r7, #16]
 80045fe:	43db      	mvns	r3, r3
 8004600:	4942      	ldr	r1, [pc, #264]	; (800470c <HAL_GPIO_DeInit+0x194>)
 8004602:	4013      	ands	r3, r2
 8004604:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8004608:	4b40      	ldr	r3, [pc, #256]	; (800470c <HAL_GPIO_DeInit+0x194>)
 800460a:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 800460e:	693b      	ldr	r3, [r7, #16]
 8004610:	43db      	mvns	r3, r3
 8004612:	493e      	ldr	r1, [pc, #248]	; (800470c <HAL_GPIO_DeInit+0x194>)
 8004614:	4013      	ands	r3, r2
 8004616:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 800461a:	4b3c      	ldr	r3, [pc, #240]	; (800470c <HAL_GPIO_DeInit+0x194>)
 800461c:	681a      	ldr	r2, [r3, #0]
 800461e:	693b      	ldr	r3, [r7, #16]
 8004620:	43db      	mvns	r3, r3
 8004622:	493a      	ldr	r1, [pc, #232]	; (800470c <HAL_GPIO_DeInit+0x194>)
 8004624:	4013      	ands	r3, r2
 8004626:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8004628:	4b38      	ldr	r3, [pc, #224]	; (800470c <HAL_GPIO_DeInit+0x194>)
 800462a:	685a      	ldr	r2, [r3, #4]
 800462c:	693b      	ldr	r3, [r7, #16]
 800462e:	43db      	mvns	r3, r3
 8004630:	4936      	ldr	r1, [pc, #216]	; (800470c <HAL_GPIO_DeInit+0x194>)
 8004632:	4013      	ands	r3, r2
 8004634:	604b      	str	r3, [r1, #4]

        /* Clear EXTICR configuration */
        tmp = 0x07uL << (4u * (position & 0x03U));
 8004636:	697b      	ldr	r3, [r7, #20]
 8004638:	f003 0303 	and.w	r3, r3, #3
 800463c:	009b      	lsls	r3, r3, #2
 800463e:	2207      	movs	r2, #7
 8004640:	fa02 f303 	lsl.w	r3, r2, r3
 8004644:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8004646:	4a2e      	ldr	r2, [pc, #184]	; (8004700 <HAL_GPIO_DeInit+0x188>)
 8004648:	697b      	ldr	r3, [r7, #20]
 800464a:	089b      	lsrs	r3, r3, #2
 800464c:	3302      	adds	r3, #2
 800464e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	43da      	mvns	r2, r3
 8004656:	482a      	ldr	r0, [pc, #168]	; (8004700 <HAL_GPIO_DeInit+0x188>)
 8004658:	697b      	ldr	r3, [r7, #20]
 800465a:	089b      	lsrs	r3, r3, #2
 800465c:	400a      	ands	r2, r1
 800465e:	3302      	adds	r3, #2
 8004660:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681a      	ldr	r2, [r3, #0]
 8004668:	697b      	ldr	r3, [r7, #20]
 800466a:	005b      	lsls	r3, r3, #1
 800466c:	2103      	movs	r1, #3
 800466e:	fa01 f303 	lsl.w	r3, r1, r3
 8004672:	431a      	orrs	r2, r3
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 8004678:	697b      	ldr	r3, [r7, #20]
 800467a:	08da      	lsrs	r2, r3, #3
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	3208      	adds	r2, #8
 8004680:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004684:	697b      	ldr	r3, [r7, #20]
 8004686:	f003 0307 	and.w	r3, r3, #7
 800468a:	009b      	lsls	r3, r3, #2
 800468c:	220f      	movs	r2, #15
 800468e:	fa02 f303 	lsl.w	r3, r2, r3
 8004692:	43db      	mvns	r3, r3
 8004694:	697a      	ldr	r2, [r7, #20]
 8004696:	08d2      	lsrs	r2, r2, #3
 8004698:	4019      	ands	r1, r3
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	3208      	adds	r2, #8
 800469e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	689a      	ldr	r2, [r3, #8]
 80046a6:	697b      	ldr	r3, [r7, #20]
 80046a8:	005b      	lsls	r3, r3, #1
 80046aa:	2103      	movs	r1, #3
 80046ac:	fa01 f303 	lsl.w	r3, r1, r3
 80046b0:	43db      	mvns	r3, r3
 80046b2:	401a      	ands	r2, r3
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	685a      	ldr	r2, [r3, #4]
 80046bc:	2101      	movs	r1, #1
 80046be:	697b      	ldr	r3, [r7, #20]
 80046c0:	fa01 f303 	lsl.w	r3, r1, r3
 80046c4:	43db      	mvns	r3, r3
 80046c6:	401a      	ands	r2, r3
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	68da      	ldr	r2, [r3, #12]
 80046d0:	697b      	ldr	r3, [r7, #20]
 80046d2:	005b      	lsls	r3, r3, #1
 80046d4:	2103      	movs	r1, #3
 80046d6:	fa01 f303 	lsl.w	r3, r1, r3
 80046da:	43db      	mvns	r3, r3
 80046dc:	401a      	ands	r2, r3
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	60da      	str	r2, [r3, #12]
    }

    position++;
 80046e2:	697b      	ldr	r3, [r7, #20]
 80046e4:	3301      	adds	r3, #1
 80046e6:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 80046e8:	683a      	ldr	r2, [r7, #0]
 80046ea:	697b      	ldr	r3, [r7, #20]
 80046ec:	fa22 f303 	lsr.w	r3, r2, r3
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	f47f af49 	bne.w	8004588 <HAL_GPIO_DeInit+0x10>
  }
}
 80046f6:	bf00      	nop
 80046f8:	371c      	adds	r7, #28
 80046fa:	46bd      	mov	sp, r7
 80046fc:	bc80      	pop	{r7}
 80046fe:	4770      	bx	lr
 8004700:	40010000 	.word	0x40010000
 8004704:	48000400 	.word	0x48000400
 8004708:	48000800 	.word	0x48000800
 800470c:	58000800 	.word	0x58000800

08004710 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004710:	b480      	push	{r7}
 8004712:	b083      	sub	sp, #12
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
 8004718:	460b      	mov	r3, r1
 800471a:	807b      	strh	r3, [r7, #2]
 800471c:	4613      	mov	r3, r2
 800471e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004720:	787b      	ldrb	r3, [r7, #1]
 8004722:	2b00      	cmp	r3, #0
 8004724:	d003      	beq.n	800472e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004726:	887a      	ldrh	r2, [r7, #2]
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800472c:	e002      	b.n	8004734 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800472e:	887a      	ldrh	r2, [r7, #2]
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004734:	bf00      	nop
 8004736:	370c      	adds	r7, #12
 8004738:	46bd      	mov	sp, r7
 800473a:	bc80      	pop	{r7}
 800473c:	4770      	bx	lr

0800473e <HAL_GPIO_TogglePin>:
  * @param GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800473e:	b480      	push	{r7}
 8004740:	b085      	sub	sp, #20
 8004742:	af00      	add	r7, sp, #0
 8004744:	6078      	str	r0, [r7, #4]
 8004746:	460b      	mov	r3, r1
 8004748:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	695b      	ldr	r3, [r3, #20]
 800474e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004750:	887a      	ldrh	r2, [r7, #2]
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	4013      	ands	r3, r2
 8004756:	041a      	lsls	r2, r3, #16
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	43d9      	mvns	r1, r3
 800475c:	887b      	ldrh	r3, [r7, #2]
 800475e:	400b      	ands	r3, r1
 8004760:	431a      	orrs	r2, r3
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	619a      	str	r2, [r3, #24]
}
 8004766:	bf00      	nop
 8004768:	3714      	adds	r7, #20
 800476a:	46bd      	mov	sp, r7
 800476c:	bc80      	pop	{r7}
 800476e:	4770      	bx	lr

08004770 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004770:	b580      	push	{r7, lr}
 8004772:	b082      	sub	sp, #8
 8004774:	af00      	add	r7, sp, #0
 8004776:	4603      	mov	r3, r0
 8004778:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800477a:	4b08      	ldr	r3, [pc, #32]	; (800479c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800477c:	68da      	ldr	r2, [r3, #12]
 800477e:	88fb      	ldrh	r3, [r7, #6]
 8004780:	4013      	ands	r3, r2
 8004782:	2b00      	cmp	r3, #0
 8004784:	d006      	beq.n	8004794 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004786:	4a05      	ldr	r2, [pc, #20]	; (800479c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004788:	88fb      	ldrh	r3, [r7, #6]
 800478a:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800478c:	88fb      	ldrh	r3, [r7, #6]
 800478e:	4618      	mov	r0, r3
 8004790:	f004 fa66 	bl	8008c60 <HAL_GPIO_EXTI_Callback>
  }
}
 8004794:	bf00      	nop
 8004796:	3708      	adds	r7, #8
 8004798:	46bd      	mov	sp, r7
 800479a:	bd80      	pop	{r7, pc}
 800479c:	58000800 	.word	0x58000800

080047a0 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80047a0:	b480      	push	{r7}
 80047a2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80047a4:	4b04      	ldr	r3, [pc, #16]	; (80047b8 <HAL_PWR_EnableBkUpAccess+0x18>)
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	4a03      	ldr	r2, [pc, #12]	; (80047b8 <HAL_PWR_EnableBkUpAccess+0x18>)
 80047aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80047ae:	6013      	str	r3, [r2, #0]
}
 80047b0:	bf00      	nop
 80047b2:	46bd      	mov	sp, r7
 80047b4:	bc80      	pop	{r7}
 80047b6:	4770      	bx	lr
 80047b8:	58000400 	.word	0x58000400

080047bc <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	b082      	sub	sp, #8
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
 80047c4:	460b      	mov	r3, r1
 80047c6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d10c      	bne.n	80047e8 <HAL_PWR_EnterSLEEPMode+0x2c>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 80047ce:	4b13      	ldr	r3, [pc, #76]	; (800481c <HAL_PWR_EnterSLEEPMode+0x60>)
 80047d0:	695b      	ldr	r3, [r3, #20]
 80047d2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80047d6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80047da:	d10d      	bne.n	80047f8 <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 80047dc:	f000 f83c 	bl	8004858 <HAL_PWREx_DisableLowPowerRunMode>
 80047e0:	4603      	mov	r3, r0
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d008      	beq.n	80047f8 <HAL_PWR_EnterSLEEPMode+0x3c>
      {
        return ;
 80047e6:	e015      	b.n	8004814 <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_CLR(PWR->SR2, (PWR_SR2_REGLPF)))
 80047e8:	4b0c      	ldr	r3, [pc, #48]	; (800481c <HAL_PWR_EnterSLEEPMode+0x60>)
 80047ea:	695b      	ldr	r3, [r3, #20]
 80047ec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d101      	bne.n	80047f8 <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 80047f4:	f000 f822 	bl	800483c <HAL_PWREx_EnableLowPowerRunMode>
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80047f8:	4b09      	ldr	r3, [pc, #36]	; (8004820 <HAL_PWR_EnterSLEEPMode+0x64>)
 80047fa:	691b      	ldr	r3, [r3, #16]
 80047fc:	4a08      	ldr	r2, [pc, #32]	; (8004820 <HAL_PWR_EnterSLEEPMode+0x64>)
 80047fe:	f023 0304 	bic.w	r3, r3, #4
 8004802:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8004804:	78fb      	ldrb	r3, [r7, #3]
 8004806:	2b01      	cmp	r3, #1
 8004808:	d101      	bne.n	800480e <HAL_PWR_EnterSLEEPMode+0x52>
  {
    /* Request Wait For Interrupt */
    __WFI();
 800480a:	bf30      	wfi
 800480c:	e002      	b.n	8004814 <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 800480e:	bf40      	sev
    __WFE();
 8004810:	bf20      	wfe
    __WFE();
 8004812:	bf20      	wfe
  }
}
 8004814:	3708      	adds	r7, #8
 8004816:	46bd      	mov	sp, r7
 8004818:	bd80      	pop	{r7, pc}
 800481a:	bf00      	nop
 800481c:	58000400 	.word	0x58000400
 8004820:	e000ed00 	.word	0xe000ed00

08004824 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004824:	b480      	push	{r7}
 8004826:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8004828:	4b03      	ldr	r3, [pc, #12]	; (8004838 <HAL_PWREx_GetVoltageRange+0x14>)
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 8004830:	4618      	mov	r0, r3
 8004832:	46bd      	mov	sp, r7
 8004834:	bc80      	pop	{r7}
 8004836:	4770      	bx	lr
 8004838:	58000400 	.word	0x58000400

0800483c <HAL_PWREx_EnableLowPowerRunMode>:
  * @note  In Low-power Run mode, all I/O pins keep the same state as in Run mode.
  * @note  Clock frequency must be reduced below 2 MHz.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 800483c:	b480      	push	{r7}
 800483e:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 8004840:	4b04      	ldr	r3, [pc, #16]	; (8004854 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	4a03      	ldr	r2, [pc, #12]	; (8004854 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 8004846:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800484a:	6013      	str	r3, [r2, #0]
}
 800484c:	bf00      	nop
 800484e:	46bd      	mov	sp, r7
 8004850:	bc80      	pop	{r7}
 8004852:	4770      	bx	lr
 8004854:	58000400 	.word	0x58000400

08004858 <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 8004858:	b480      	push	{r7}
 800485a:	b083      	sub	sp, #12
 800485c:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 800485e:	4b16      	ldr	r3, [pc, #88]	; (80048b8 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	4a15      	ldr	r2, [pc, #84]	; (80048b8 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8004864:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004868:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000UL);
 800486a:	4b14      	ldr	r3, [pc, #80]	; (80048bc <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	2232      	movs	r2, #50	; 0x32
 8004870:	fb02 f303 	mul.w	r3, r2, r3
 8004874:	4a12      	ldr	r2, [pc, #72]	; (80048c0 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 8004876:	fba2 2303 	umull	r2, r3, r2, r3
 800487a:	0c9b      	lsrs	r3, r3, #18
 800487c:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 800487e:	e002      	b.n	8004886 <HAL_PWREx_DisableLowPowerRunMode+0x2e>
  {
    wait_loop_index--;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	3b01      	subs	r3, #1
 8004884:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8004886:	4b0c      	ldr	r3, [pc, #48]	; (80048b8 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8004888:	695b      	ldr	r3, [r3, #20]
 800488a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800488e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004892:	d102      	bne.n	800489a <HAL_PWREx_DisableLowPowerRunMode+0x42>
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d1f2      	bne.n	8004880 <HAL_PWREx_DisableLowPowerRunMode+0x28>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 800489a:	4b07      	ldr	r3, [pc, #28]	; (80048b8 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 800489c:	695b      	ldr	r3, [r3, #20]
 800489e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80048a2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80048a6:	d101      	bne.n	80048ac <HAL_PWREx_DisableLowPowerRunMode+0x54>
  {
    return HAL_TIMEOUT;
 80048a8:	2303      	movs	r3, #3
 80048aa:	e000      	b.n	80048ae <HAL_PWREx_DisableLowPowerRunMode+0x56>
  }

  return HAL_OK;
 80048ac:	2300      	movs	r3, #0
}
 80048ae:	4618      	mov	r0, r3
 80048b0:	370c      	adds	r7, #12
 80048b2:	46bd      	mov	sp, r7
 80048b4:	bc80      	pop	{r7}
 80048b6:	4770      	bx	lr
 80048b8:	58000400 	.word	0x58000400
 80048bc:	20000030 	.word	0x20000030
 80048c0:	431bde83 	.word	0x431bde83

080048c4 <HAL_PWREx_EnterSTOP2Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
{
 80048c4:	b480      	push	{r7}
 80048c6:	b083      	sub	sp, #12
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	4603      	mov	r3, r0
 80048cc:	71fb      	strb	r3, [r7, #7]
#ifdef CORE_CM0PLUS
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
#else
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
 80048ce:	4b10      	ldr	r3, [pc, #64]	; (8004910 <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f023 0307 	bic.w	r3, r3, #7
 80048d6:	4a0e      	ldr	r2, [pc, #56]	; (8004910 <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 80048d8:	f043 0302 	orr.w	r3, r3, #2
 80048dc:	6013      	str	r3, [r2, #0]
#endif

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80048de:	4b0d      	ldr	r3, [pc, #52]	; (8004914 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 80048e0:	691b      	ldr	r3, [r3, #16]
 80048e2:	4a0c      	ldr	r2, [pc, #48]	; (8004914 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 80048e4:	f043 0304 	orr.w	r3, r3, #4
 80048e8:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 80048ea:	79fb      	ldrb	r3, [r7, #7]
 80048ec:	2b01      	cmp	r3, #1
 80048ee:	d101      	bne.n	80048f4 <HAL_PWREx_EnterSTOP2Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
 80048f0:	bf30      	wfi
 80048f2:	e002      	b.n	80048fa <HAL_PWREx_EnterSTOP2Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 80048f4:	bf40      	sev
    __WFE();
 80048f6:	bf20      	wfe
    __WFE();
 80048f8:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80048fa:	4b06      	ldr	r3, [pc, #24]	; (8004914 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 80048fc:	691b      	ldr	r3, [r3, #16]
 80048fe:	4a05      	ldr	r2, [pc, #20]	; (8004914 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8004900:	f023 0304 	bic.w	r3, r3, #4
 8004904:	6113      	str	r3, [r2, #16]
}
 8004906:	bf00      	nop
 8004908:	370c      	adds	r7, #12
 800490a:	46bd      	mov	sp, r7
 800490c:	bc80      	pop	{r7}
 800490e:	4770      	bx	lr
 8004910:	58000400 	.word	0x58000400
 8004914:	e000ed00 	.word	0xe000ed00

08004918 <LL_PWR_IsEnabledBkUpAccess>:
{
 8004918:	b480      	push	{r7}
 800491a:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 800491c:	4b06      	ldr	r3, [pc, #24]	; (8004938 <LL_PWR_IsEnabledBkUpAccess+0x20>)
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004924:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004928:	d101      	bne.n	800492e <LL_PWR_IsEnabledBkUpAccess+0x16>
 800492a:	2301      	movs	r3, #1
 800492c:	e000      	b.n	8004930 <LL_PWR_IsEnabledBkUpAccess+0x18>
 800492e:	2300      	movs	r3, #0
}
 8004930:	4618      	mov	r0, r3
 8004932:	46bd      	mov	sp, r7
 8004934:	bc80      	pop	{r7}
 8004936:	4770      	bx	lr
 8004938:	58000400 	.word	0x58000400

0800493c <LL_RCC_HSE_EnableTcxo>:
{
 800493c:	b480      	push	{r7}
 800493e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8004940:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800494a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800494e:	6013      	str	r3, [r2, #0]
}
 8004950:	bf00      	nop
 8004952:	46bd      	mov	sp, r7
 8004954:	bc80      	pop	{r7}
 8004956:	4770      	bx	lr

08004958 <LL_RCC_HSE_DisableTcxo>:
{
 8004958:	b480      	push	{r7}
 800495a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 800495c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004966:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800496a:	6013      	str	r3, [r2, #0]
}
 800496c:	bf00      	nop
 800496e:	46bd      	mov	sp, r7
 8004970:	bc80      	pop	{r7}
 8004972:	4770      	bx	lr

08004974 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8004974:	b480      	push	{r7}
 8004976:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8004978:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004982:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004986:	d101      	bne.n	800498c <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8004988:	2301      	movs	r3, #1
 800498a:	e000      	b.n	800498e <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 800498c:	2300      	movs	r3, #0
}
 800498e:	4618      	mov	r0, r3
 8004990:	46bd      	mov	sp, r7
 8004992:	bc80      	pop	{r7}
 8004994:	4770      	bx	lr

08004996 <LL_RCC_HSE_Enable>:
{
 8004996:	b480      	push	{r7}
 8004998:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 800499a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80049a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049a8:	6013      	str	r3, [r2, #0]
}
 80049aa:	bf00      	nop
 80049ac:	46bd      	mov	sp, r7
 80049ae:	bc80      	pop	{r7}
 80049b0:	4770      	bx	lr

080049b2 <LL_RCC_HSE_Disable>:
{
 80049b2:	b480      	push	{r7}
 80049b4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 80049b6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80049c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80049c4:	6013      	str	r3, [r2, #0]
}
 80049c6:	bf00      	nop
 80049c8:	46bd      	mov	sp, r7
 80049ca:	bc80      	pop	{r7}
 80049cc:	4770      	bx	lr

080049ce <LL_RCC_HSE_IsReady>:
{
 80049ce:	b480      	push	{r7}
 80049d0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 80049d2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049dc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80049e0:	d101      	bne.n	80049e6 <LL_RCC_HSE_IsReady+0x18>
 80049e2:	2301      	movs	r3, #1
 80049e4:	e000      	b.n	80049e8 <LL_RCC_HSE_IsReady+0x1a>
 80049e6:	2300      	movs	r3, #0
}
 80049e8:	4618      	mov	r0, r3
 80049ea:	46bd      	mov	sp, r7
 80049ec:	bc80      	pop	{r7}
 80049ee:	4770      	bx	lr

080049f0 <LL_RCC_HSI_Enable>:
{
 80049f0:	b480      	push	{r7}
 80049f2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80049f4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80049fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a02:	6013      	str	r3, [r2, #0]
}
 8004a04:	bf00      	nop
 8004a06:	46bd      	mov	sp, r7
 8004a08:	bc80      	pop	{r7}
 8004a0a:	4770      	bx	lr

08004a0c <LL_RCC_HSI_Disable>:
{
 8004a0c:	b480      	push	{r7}
 8004a0e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8004a10:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004a1a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004a1e:	6013      	str	r3, [r2, #0]
}
 8004a20:	bf00      	nop
 8004a22:	46bd      	mov	sp, r7
 8004a24:	bc80      	pop	{r7}
 8004a26:	4770      	bx	lr

08004a28 <LL_RCC_HSI_IsReady>:
{
 8004a28:	b480      	push	{r7}
 8004a2a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8004a2c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a36:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a3a:	d101      	bne.n	8004a40 <LL_RCC_HSI_IsReady+0x18>
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	e000      	b.n	8004a42 <LL_RCC_HSI_IsReady+0x1a>
 8004a40:	2300      	movs	r3, #0
}
 8004a42:	4618      	mov	r0, r3
 8004a44:	46bd      	mov	sp, r7
 8004a46:	bc80      	pop	{r7}
 8004a48:	4770      	bx	lr

08004a4a <LL_RCC_HSI_SetCalibTrimming>:
{
 8004a4a:	b480      	push	{r7}
 8004a4c:	b083      	sub	sp, #12
 8004a4e:	af00      	add	r7, sp, #0
 8004a50:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8004a52:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004a56:	685b      	ldr	r3, [r3, #4]
 8004a58:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	061b      	lsls	r3, r3, #24
 8004a60:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004a64:	4313      	orrs	r3, r2
 8004a66:	604b      	str	r3, [r1, #4]
}
 8004a68:	bf00      	nop
 8004a6a:	370c      	adds	r7, #12
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	bc80      	pop	{r7}
 8004a70:	4770      	bx	lr

08004a72 <LL_RCC_LSE_IsReady>:
{
 8004a72:	b480      	push	{r7}
 8004a74:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8004a76:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004a7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a7e:	f003 0302 	and.w	r3, r3, #2
 8004a82:	2b02      	cmp	r3, #2
 8004a84:	d101      	bne.n	8004a8a <LL_RCC_LSE_IsReady+0x18>
 8004a86:	2301      	movs	r3, #1
 8004a88:	e000      	b.n	8004a8c <LL_RCC_LSE_IsReady+0x1a>
 8004a8a:	2300      	movs	r3, #0
}
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	bc80      	pop	{r7}
 8004a92:	4770      	bx	lr

08004a94 <LL_RCC_LSI_Enable>:
{
 8004a94:	b480      	push	{r7}
 8004a96:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 8004a98:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004a9c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004aa0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004aa4:	f043 0301 	orr.w	r3, r3, #1
 8004aa8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8004aac:	bf00      	nop
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	bc80      	pop	{r7}
 8004ab2:	4770      	bx	lr

08004ab4 <LL_RCC_LSI_Disable>:
{
 8004ab4:	b480      	push	{r7}
 8004ab6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8004ab8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004abc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004ac0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004ac4:	f023 0301 	bic.w	r3, r3, #1
 8004ac8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8004acc:	bf00      	nop
 8004ace:	46bd      	mov	sp, r7
 8004ad0:	bc80      	pop	{r7}
 8004ad2:	4770      	bx	lr

08004ad4 <LL_RCC_LSI_IsReady>:
{
 8004ad4:	b480      	push	{r7}
 8004ad6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8004ad8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004adc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004ae0:	f003 0302 	and.w	r3, r3, #2
 8004ae4:	2b02      	cmp	r3, #2
 8004ae6:	d101      	bne.n	8004aec <LL_RCC_LSI_IsReady+0x18>
 8004ae8:	2301      	movs	r3, #1
 8004aea:	e000      	b.n	8004aee <LL_RCC_LSI_IsReady+0x1a>
 8004aec:	2300      	movs	r3, #0
}
 8004aee:	4618      	mov	r0, r3
 8004af0:	46bd      	mov	sp, r7
 8004af2:	bc80      	pop	{r7}
 8004af4:	4770      	bx	lr

08004af6 <LL_RCC_MSI_Enable>:
{
 8004af6:	b480      	push	{r7}
 8004af8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8004afa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004b04:	f043 0301 	orr.w	r3, r3, #1
 8004b08:	6013      	str	r3, [r2, #0]
}
 8004b0a:	bf00      	nop
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	bc80      	pop	{r7}
 8004b10:	4770      	bx	lr

08004b12 <LL_RCC_MSI_Disable>:
{
 8004b12:	b480      	push	{r7}
 8004b14:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8004b16:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004b20:	f023 0301 	bic.w	r3, r3, #1
 8004b24:	6013      	str	r3, [r2, #0]
}
 8004b26:	bf00      	nop
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	bc80      	pop	{r7}
 8004b2c:	4770      	bx	lr

08004b2e <LL_RCC_MSI_IsReady>:
{
 8004b2e:	b480      	push	{r7}
 8004b30:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8004b32:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f003 0302 	and.w	r3, r3, #2
 8004b3c:	2b02      	cmp	r3, #2
 8004b3e:	d101      	bne.n	8004b44 <LL_RCC_MSI_IsReady+0x16>
 8004b40:	2301      	movs	r3, #1
 8004b42:	e000      	b.n	8004b46 <LL_RCC_MSI_IsReady+0x18>
 8004b44:	2300      	movs	r3, #0
}
 8004b46:	4618      	mov	r0, r3
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	bc80      	pop	{r7}
 8004b4c:	4770      	bx	lr

08004b4e <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 8004b4e:	b480      	push	{r7}
 8004b50:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 8004b52:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	f003 0308 	and.w	r3, r3, #8
 8004b5c:	2b08      	cmp	r3, #8
 8004b5e:	d101      	bne.n	8004b64 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8004b60:	2301      	movs	r3, #1
 8004b62:	e000      	b.n	8004b66 <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 8004b64:	2300      	movs	r3, #0
}
 8004b66:	4618      	mov	r0, r3
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	bc80      	pop	{r7}
 8004b6c:	4770      	bx	lr

08004b6e <LL_RCC_MSI_GetRange>:
{
 8004b6e:	b480      	push	{r7}
 8004b70:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 8004b72:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	bc80      	pop	{r7}
 8004b82:	4770      	bx	lr

08004b84 <LL_RCC_MSI_GetRangeAfterStandby>:
{
 8004b84:	b480      	push	{r7}
 8004b86:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8004b88:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004b8c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004b90:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 8004b94:	4618      	mov	r0, r3
 8004b96:	46bd      	mov	sp, r7
 8004b98:	bc80      	pop	{r7}
 8004b9a:	4770      	bx	lr

08004b9c <LL_RCC_MSI_SetCalibTrimming>:
{
 8004b9c:	b480      	push	{r7}
 8004b9e:	b083      	sub	sp, #12
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8004ba4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ba8:	685b      	ldr	r3, [r3, #4]
 8004baa:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	021b      	lsls	r3, r3, #8
 8004bb2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004bb6:	4313      	orrs	r3, r2
 8004bb8:	604b      	str	r3, [r1, #4]
}
 8004bba:	bf00      	nop
 8004bbc:	370c      	adds	r7, #12
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	bc80      	pop	{r7}
 8004bc2:	4770      	bx	lr

08004bc4 <LL_RCC_SetSysClkSource>:
{
 8004bc4:	b480      	push	{r7}
 8004bc6:	b083      	sub	sp, #12
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8004bcc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004bd0:	689b      	ldr	r3, [r3, #8]
 8004bd2:	f023 0203 	bic.w	r2, r3, #3
 8004bd6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	4313      	orrs	r3, r2
 8004bde:	608b      	str	r3, [r1, #8]
}
 8004be0:	bf00      	nop
 8004be2:	370c      	adds	r7, #12
 8004be4:	46bd      	mov	sp, r7
 8004be6:	bc80      	pop	{r7}
 8004be8:	4770      	bx	lr

08004bea <LL_RCC_GetSysClkSource>:
{
 8004bea:	b480      	push	{r7}
 8004bec:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8004bee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004bf2:	689b      	ldr	r3, [r3, #8]
 8004bf4:	f003 030c 	and.w	r3, r3, #12
}
 8004bf8:	4618      	mov	r0, r3
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	bc80      	pop	{r7}
 8004bfe:	4770      	bx	lr

08004c00 <LL_RCC_SetAHBPrescaler>:
{
 8004c00:	b480      	push	{r7}
 8004c02:	b083      	sub	sp, #12
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8004c08:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004c0c:	689b      	ldr	r3, [r3, #8]
 8004c0e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004c12:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	4313      	orrs	r3, r2
 8004c1a:	608b      	str	r3, [r1, #8]
}
 8004c1c:	bf00      	nop
 8004c1e:	370c      	adds	r7, #12
 8004c20:	46bd      	mov	sp, r7
 8004c22:	bc80      	pop	{r7}
 8004c24:	4770      	bx	lr

08004c26 <LL_C2_RCC_SetAHBPrescaler>:
{
 8004c26:	b480      	push	{r7}
 8004c28:	b083      	sub	sp, #12
 8004c2a:	af00      	add	r7, sp, #0
 8004c2c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8004c2e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004c32:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8004c36:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004c3a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	4313      	orrs	r3, r2
 8004c42:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8004c46:	bf00      	nop
 8004c48:	370c      	adds	r7, #12
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	bc80      	pop	{r7}
 8004c4e:	4770      	bx	lr

08004c50 <LL_RCC_SetAHB3Prescaler>:
{
 8004c50:	b480      	push	{r7}
 8004c52:	b083      	sub	sp, #12
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8004c58:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004c5c:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8004c60:	f023 020f 	bic.w	r2, r3, #15
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	091b      	lsrs	r3, r3, #4
 8004c68:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004c6c:	4313      	orrs	r3, r2
 8004c6e:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8004c72:	bf00      	nop
 8004c74:	370c      	adds	r7, #12
 8004c76:	46bd      	mov	sp, r7
 8004c78:	bc80      	pop	{r7}
 8004c7a:	4770      	bx	lr

08004c7c <LL_RCC_SetAPB1Prescaler>:
{
 8004c7c:	b480      	push	{r7}
 8004c7e:	b083      	sub	sp, #12
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8004c84:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004c88:	689b      	ldr	r3, [r3, #8]
 8004c8a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004c8e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	4313      	orrs	r3, r2
 8004c96:	608b      	str	r3, [r1, #8]
}
 8004c98:	bf00      	nop
 8004c9a:	370c      	adds	r7, #12
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	bc80      	pop	{r7}
 8004ca0:	4770      	bx	lr

08004ca2 <LL_RCC_SetAPB2Prescaler>:
{
 8004ca2:	b480      	push	{r7}
 8004ca4:	b083      	sub	sp, #12
 8004ca6:	af00      	add	r7, sp, #0
 8004ca8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8004caa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004cae:	689b      	ldr	r3, [r3, #8]
 8004cb0:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004cb4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	4313      	orrs	r3, r2
 8004cbc:	608b      	str	r3, [r1, #8]
}
 8004cbe:	bf00      	nop
 8004cc0:	370c      	adds	r7, #12
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	bc80      	pop	{r7}
 8004cc6:	4770      	bx	lr

08004cc8 <LL_RCC_GetAHBPrescaler>:
{
 8004cc8:	b480      	push	{r7}
 8004cca:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8004ccc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004cd0:	689b      	ldr	r3, [r3, #8]
 8004cd2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	bc80      	pop	{r7}
 8004cdc:	4770      	bx	lr

08004cde <LL_RCC_GetAHB3Prescaler>:
{
 8004cde:	b480      	push	{r7}
 8004ce0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8004ce2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ce6:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8004cea:	011b      	lsls	r3, r3, #4
 8004cec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	bc80      	pop	{r7}
 8004cf6:	4770      	bx	lr

08004cf8 <LL_RCC_GetAPB1Prescaler>:
{
 8004cf8:	b480      	push	{r7}
 8004cfa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8004cfc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d00:	689b      	ldr	r3, [r3, #8]
 8004d02:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8004d06:	4618      	mov	r0, r3
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	bc80      	pop	{r7}
 8004d0c:	4770      	bx	lr

08004d0e <LL_RCC_GetAPB2Prescaler>:
{
 8004d0e:	b480      	push	{r7}
 8004d10:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8004d12:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d16:	689b      	ldr	r3, [r3, #8]
 8004d18:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	bc80      	pop	{r7}
 8004d22:	4770      	bx	lr

08004d24 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8004d24:	b480      	push	{r7}
 8004d26:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8004d28:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004d32:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004d36:	6013      	str	r3, [r2, #0]
}
 8004d38:	bf00      	nop
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	bc80      	pop	{r7}
 8004d3e:	4770      	bx	lr

08004d40 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8004d40:	b480      	push	{r7}
 8004d42:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8004d44:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004d4e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004d52:	6013      	str	r3, [r2, #0]
}
 8004d54:	bf00      	nop
 8004d56:	46bd      	mov	sp, r7
 8004d58:	bc80      	pop	{r7}
 8004d5a:	4770      	bx	lr

08004d5c <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8004d5c:	b480      	push	{r7}
 8004d5e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8004d60:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d6a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004d6e:	d101      	bne.n	8004d74 <LL_RCC_PLL_IsReady+0x18>
 8004d70:	2301      	movs	r3, #1
 8004d72:	e000      	b.n	8004d76 <LL_RCC_PLL_IsReady+0x1a>
 8004d74:	2300      	movs	r3, #0
}
 8004d76:	4618      	mov	r0, r3
 8004d78:	46bd      	mov	sp, r7
 8004d7a:	bc80      	pop	{r7}
 8004d7c:	4770      	bx	lr

08004d7e <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8004d7e:	b480      	push	{r7}
 8004d80:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8004d82:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d86:	68db      	ldr	r3, [r3, #12]
 8004d88:	0a1b      	lsrs	r3, r3, #8
 8004d8a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8004d8e:	4618      	mov	r0, r3
 8004d90:	46bd      	mov	sp, r7
 8004d92:	bc80      	pop	{r7}
 8004d94:	4770      	bx	lr

08004d96 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8004d96:	b480      	push	{r7}
 8004d98:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8004d9a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d9e:	68db      	ldr	r3, [r3, #12]
 8004da0:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 8004da4:	4618      	mov	r0, r3
 8004da6:	46bd      	mov	sp, r7
 8004da8:	bc80      	pop	{r7}
 8004daa:	4770      	bx	lr

08004dac <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8004dac:	b480      	push	{r7}
 8004dae:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8004db0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004db4:	68db      	ldr	r3, [r3, #12]
 8004db6:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 8004dba:	4618      	mov	r0, r3
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	bc80      	pop	{r7}
 8004dc0:	4770      	bx	lr

08004dc2 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8004dc2:	b480      	push	{r7}
 8004dc4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8004dc6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004dca:	68db      	ldr	r3, [r3, #12]
 8004dcc:	f003 0303 	and.w	r3, r3, #3
}
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	46bd      	mov	sp, r7
 8004dd4:	bc80      	pop	{r7}
 8004dd6:	4770      	bx	lr

08004dd8 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8004dd8:	b480      	push	{r7}
 8004dda:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8004ddc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004de0:	689b      	ldr	r3, [r3, #8]
 8004de2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004de6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004dea:	d101      	bne.n	8004df0 <LL_RCC_IsActiveFlag_HPRE+0x18>
 8004dec:	2301      	movs	r3, #1
 8004dee:	e000      	b.n	8004df2 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8004df0:	2300      	movs	r3, #0
}
 8004df2:	4618      	mov	r0, r3
 8004df4:	46bd      	mov	sp, r7
 8004df6:	bc80      	pop	{r7}
 8004df8:	4770      	bx	lr

08004dfa <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8004dfa:	b480      	push	{r7}
 8004dfc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8004dfe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004e02:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8004e06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e0a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004e0e:	d101      	bne.n	8004e14 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8004e10:	2301      	movs	r3, #1
 8004e12:	e000      	b.n	8004e16 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8004e14:	2300      	movs	r3, #0
}
 8004e16:	4618      	mov	r0, r3
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	bc80      	pop	{r7}
 8004e1c:	4770      	bx	lr

08004e1e <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8004e1e:	b480      	push	{r7}
 8004e20:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8004e22:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004e26:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8004e2a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e2e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e32:	d101      	bne.n	8004e38 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8004e34:	2301      	movs	r3, #1
 8004e36:	e000      	b.n	8004e3a <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8004e38:	2300      	movs	r3, #0
}
 8004e3a:	4618      	mov	r0, r3
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	bc80      	pop	{r7}
 8004e40:	4770      	bx	lr

08004e42 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8004e42:	b480      	push	{r7}
 8004e44:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8004e46:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004e4a:	689b      	ldr	r3, [r3, #8]
 8004e4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e50:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004e54:	d101      	bne.n	8004e5a <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8004e56:	2301      	movs	r3, #1
 8004e58:	e000      	b.n	8004e5c <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8004e5a:	2300      	movs	r3, #0
}
 8004e5c:	4618      	mov	r0, r3
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	bc80      	pop	{r7}
 8004e62:	4770      	bx	lr

08004e64 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8004e64:	b480      	push	{r7}
 8004e66:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8004e68:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004e6c:	689b      	ldr	r3, [r3, #8]
 8004e6e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004e72:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004e76:	d101      	bne.n	8004e7c <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8004e78:	2301      	movs	r3, #1
 8004e7a:	e000      	b.n	8004e7e <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8004e7c:	2300      	movs	r3, #0
}
 8004e7e:	4618      	mov	r0, r3
 8004e80:	46bd      	mov	sp, r7
 8004e82:	bc80      	pop	{r7}
 8004e84:	4770      	bx	lr
	...

08004e88 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	b088      	sub	sp, #32
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d101      	bne.n	8004e9a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004e96:	2301      	movs	r3, #1
 8004e98:	e38a      	b.n	80055b0 <HAL_RCC_OscConfig+0x728>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004e9a:	f7ff fea6 	bl	8004bea <LL_RCC_GetSysClkSource>
 8004e9e:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004ea0:	f7ff ff8f 	bl	8004dc2 <LL_RCC_PLL_GetMainSource>
 8004ea4:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f003 0320 	and.w	r3, r3, #32
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	f000 80c9 	beq.w	8005046 <HAL_RCC_OscConfig+0x1be>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8004eb4:	69fb      	ldr	r3, [r7, #28]
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d005      	beq.n	8004ec6 <HAL_RCC_OscConfig+0x3e>
 8004eba:	69fb      	ldr	r3, [r7, #28]
 8004ebc:	2b0c      	cmp	r3, #12
 8004ebe:	d17b      	bne.n	8004fb8 <HAL_RCC_OscConfig+0x130>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004ec0:	69bb      	ldr	r3, [r7, #24]
 8004ec2:	2b01      	cmp	r3, #1
 8004ec4:	d178      	bne.n	8004fb8 <HAL_RCC_OscConfig+0x130>
    {
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004ec6:	f7ff fe32 	bl	8004b2e <LL_RCC_MSI_IsReady>
 8004eca:	4603      	mov	r3, r0
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d005      	beq.n	8004edc <HAL_RCC_OscConfig+0x54>
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	6a1b      	ldr	r3, [r3, #32]
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d101      	bne.n	8004edc <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8004ed8:	2301      	movs	r3, #1
 8004eda:	e369      	b.n	80055b0 <HAL_RCC_OscConfig+0x728>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004ee0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f003 0308 	and.w	r3, r3, #8
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d005      	beq.n	8004efa <HAL_RCC_OscConfig+0x72>
 8004eee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004ef8:	e006      	b.n	8004f08 <HAL_RCC_OscConfig+0x80>
 8004efa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004efe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004f02:	091b      	lsrs	r3, r3, #4
 8004f04:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004f08:	4293      	cmp	r3, r2
 8004f0a:	d222      	bcs.n	8004f52 <HAL_RCC_OscConfig+0xca>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f10:	4618      	mov	r0, r3
 8004f12:	f000 fd6d 	bl	80059f0 <RCC_SetFlashLatencyFromMSIRange>
 8004f16:	4603      	mov	r3, r0
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d001      	beq.n	8004f20 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_ERROR;
 8004f1c:	2301      	movs	r3, #1
 8004f1e:	e347      	b.n	80055b0 <HAL_RCC_OscConfig+0x728>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004f20:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004f2a:	f043 0308 	orr.w	r3, r3, #8
 8004f2e:	6013      	str	r3, [r2, #0]
 8004f30:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f3e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004f42:	4313      	orrs	r3, r2
 8004f44:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	f7ff fe26 	bl	8004b9c <LL_RCC_MSI_SetCalibTrimming>
 8004f50:	e021      	b.n	8004f96 <HAL_RCC_OscConfig+0x10e>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004f52:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004f5c:	f043 0308 	orr.w	r3, r3, #8
 8004f60:	6013      	str	r3, [r2, #0]
 8004f62:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f70:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004f74:	4313      	orrs	r3, r2
 8004f76:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f7c:	4618      	mov	r0, r3
 8004f7e:	f7ff fe0d 	bl	8004b9c <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f86:	4618      	mov	r0, r3
 8004f88:	f000 fd32 	bl	80059f0 <RCC_SetFlashLatencyFromMSIRange>
 8004f8c:	4603      	mov	r3, r0
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d001      	beq.n	8004f96 <HAL_RCC_OscConfig+0x10e>
          {
            return HAL_ERROR;
 8004f92:	2301      	movs	r3, #1
 8004f94:	e30c      	b.n	80055b0 <HAL_RCC_OscConfig+0x728>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8004f96:	f000 fcf3 	bl	8005980 <HAL_RCC_GetHCLKFreq>
 8004f9a:	4602      	mov	r2, r0
 8004f9c:	4bb4      	ldr	r3, [pc, #720]	; (8005270 <HAL_RCC_OscConfig+0x3e8>)
 8004f9e:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004fa0:	4bb4      	ldr	r3, [pc, #720]	; (8005274 <HAL_RCC_OscConfig+0x3ec>)
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	f7fc ff01 	bl	8001dac <HAL_InitTick>
 8004faa:	4603      	mov	r3, r0
 8004fac:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 8004fae:	7cfb      	ldrb	r3, [r7, #19]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d047      	beq.n	8005044 <HAL_RCC_OscConfig+0x1bc>
        {
          return status;
 8004fb4:	7cfb      	ldrb	r3, [r7, #19]
 8004fb6:	e2fb      	b.n	80055b0 <HAL_RCC_OscConfig+0x728>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	6a1b      	ldr	r3, [r3, #32]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d02c      	beq.n	800501a <HAL_RCC_OscConfig+0x192>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004fc0:	f7ff fd99 	bl	8004af6 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004fc4:	f7fc fefc 	bl	8001dc0 <HAL_GetTick>
 8004fc8:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8004fca:	e008      	b.n	8004fde <HAL_RCC_OscConfig+0x156>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004fcc:	f7fc fef8 	bl	8001dc0 <HAL_GetTick>
 8004fd0:	4602      	mov	r2, r0
 8004fd2:	697b      	ldr	r3, [r7, #20]
 8004fd4:	1ad3      	subs	r3, r2, r3
 8004fd6:	2b02      	cmp	r3, #2
 8004fd8:	d901      	bls.n	8004fde <HAL_RCC_OscConfig+0x156>
          {
            return HAL_TIMEOUT;
 8004fda:	2303      	movs	r3, #3
 8004fdc:	e2e8      	b.n	80055b0 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_MSI_IsReady() == 0U)
 8004fde:	f7ff fda6 	bl	8004b2e <LL_RCC_MSI_IsReady>
 8004fe2:	4603      	mov	r3, r0
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d0f1      	beq.n	8004fcc <HAL_RCC_OscConfig+0x144>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004fe8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004ff2:	f043 0308 	orr.w	r3, r3, #8
 8004ff6:	6013      	str	r3, [r2, #0]
 8004ff8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005006:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800500a:	4313      	orrs	r3, r2
 800500c:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005012:	4618      	mov	r0, r3
 8005014:	f7ff fdc2 	bl	8004b9c <LL_RCC_MSI_SetCalibTrimming>
 8005018:	e015      	b.n	8005046 <HAL_RCC_OscConfig+0x1be>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800501a:	f7ff fd7a 	bl	8004b12 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800501e:	f7fc fecf 	bl	8001dc0 <HAL_GetTick>
 8005022:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8005024:	e008      	b.n	8005038 <HAL_RCC_OscConfig+0x1b0>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005026:	f7fc fecb 	bl	8001dc0 <HAL_GetTick>
 800502a:	4602      	mov	r2, r0
 800502c:	697b      	ldr	r3, [r7, #20]
 800502e:	1ad3      	subs	r3, r2, r3
 8005030:	2b02      	cmp	r3, #2
 8005032:	d901      	bls.n	8005038 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8005034:	2303      	movs	r3, #3
 8005036:	e2bb      	b.n	80055b0 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_MSI_IsReady() != 0U)
 8005038:	f7ff fd79 	bl	8004b2e <LL_RCC_MSI_IsReady>
 800503c:	4603      	mov	r3, r0
 800503e:	2b00      	cmp	r3, #0
 8005040:	d1f1      	bne.n	8005026 <HAL_RCC_OscConfig+0x19e>
 8005042:	e000      	b.n	8005046 <HAL_RCC_OscConfig+0x1be>
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005044:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f003 0301 	and.w	r3, r3, #1
 800504e:	2b00      	cmp	r3, #0
 8005050:	d05f      	beq.n	8005112 <HAL_RCC_OscConfig+0x28a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8005052:	69fb      	ldr	r3, [r7, #28]
 8005054:	2b08      	cmp	r3, #8
 8005056:	d005      	beq.n	8005064 <HAL_RCC_OscConfig+0x1dc>
 8005058:	69fb      	ldr	r3, [r7, #28]
 800505a:	2b0c      	cmp	r3, #12
 800505c:	d10d      	bne.n	800507a <HAL_RCC_OscConfig+0x1f2>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800505e:	69bb      	ldr	r3, [r7, #24]
 8005060:	2b03      	cmp	r3, #3
 8005062:	d10a      	bne.n	800507a <HAL_RCC_OscConfig+0x1f2>
    {
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005064:	f7ff fcb3 	bl	80049ce <LL_RCC_HSE_IsReady>
 8005068:	4603      	mov	r3, r0
 800506a:	2b00      	cmp	r3, #0
 800506c:	d050      	beq.n	8005110 <HAL_RCC_OscConfig+0x288>
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	685b      	ldr	r3, [r3, #4]
 8005072:	2b00      	cmp	r3, #0
 8005074:	d14c      	bne.n	8005110 <HAL_RCC_OscConfig+0x288>
      {
        return HAL_ERROR;
 8005076:	2301      	movs	r3, #1
 8005078:	e29a      	b.n	80055b0 <HAL_RCC_OscConfig+0x728>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 800507a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	689b      	ldr	r3, [r3, #8]
 8005088:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800508c:	4313      	orrs	r3, r2
 800508e:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	685b      	ldr	r3, [r3, #4]
 8005094:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005098:	d102      	bne.n	80050a0 <HAL_RCC_OscConfig+0x218>
 800509a:	f7ff fc7c 	bl	8004996 <LL_RCC_HSE_Enable>
 800509e:	e00d      	b.n	80050bc <HAL_RCC_OscConfig+0x234>
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	685b      	ldr	r3, [r3, #4]
 80050a4:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 80050a8:	d104      	bne.n	80050b4 <HAL_RCC_OscConfig+0x22c>
 80050aa:	f7ff fc47 	bl	800493c <LL_RCC_HSE_EnableTcxo>
 80050ae:	f7ff fc72 	bl	8004996 <LL_RCC_HSE_Enable>
 80050b2:	e003      	b.n	80050bc <HAL_RCC_OscConfig+0x234>
 80050b4:	f7ff fc7d 	bl	80049b2 <LL_RCC_HSE_Disable>
 80050b8:	f7ff fc4e 	bl	8004958 <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	685b      	ldr	r3, [r3, #4]
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d012      	beq.n	80050ea <HAL_RCC_OscConfig+0x262>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050c4:	f7fc fe7c 	bl	8001dc0 <HAL_GetTick>
 80050c8:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 80050ca:	e008      	b.n	80050de <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80050cc:	f7fc fe78 	bl	8001dc0 <HAL_GetTick>
 80050d0:	4602      	mov	r2, r0
 80050d2:	697b      	ldr	r3, [r7, #20]
 80050d4:	1ad3      	subs	r3, r2, r3
 80050d6:	2b64      	cmp	r3, #100	; 0x64
 80050d8:	d901      	bls.n	80050de <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 80050da:	2303      	movs	r3, #3
 80050dc:	e268      	b.n	80055b0 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSE_IsReady() == 0U)
 80050de:	f7ff fc76 	bl	80049ce <LL_RCC_HSE_IsReady>
 80050e2:	4603      	mov	r3, r0
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d0f1      	beq.n	80050cc <HAL_RCC_OscConfig+0x244>
 80050e8:	e013      	b.n	8005112 <HAL_RCC_OscConfig+0x28a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050ea:	f7fc fe69 	bl	8001dc0 <HAL_GetTick>
 80050ee:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 80050f0:	e008      	b.n	8005104 <HAL_RCC_OscConfig+0x27c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80050f2:	f7fc fe65 	bl	8001dc0 <HAL_GetTick>
 80050f6:	4602      	mov	r2, r0
 80050f8:	697b      	ldr	r3, [r7, #20]
 80050fa:	1ad3      	subs	r3, r2, r3
 80050fc:	2b64      	cmp	r3, #100	; 0x64
 80050fe:	d901      	bls.n	8005104 <HAL_RCC_OscConfig+0x27c>
          {
            return HAL_TIMEOUT;
 8005100:	2303      	movs	r3, #3
 8005102:	e255      	b.n	80055b0 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSE_IsReady() != 0U)
 8005104:	f7ff fc63 	bl	80049ce <LL_RCC_HSE_IsReady>
 8005108:	4603      	mov	r3, r0
 800510a:	2b00      	cmp	r3, #0
 800510c:	d1f1      	bne.n	80050f2 <HAL_RCC_OscConfig+0x26a>
 800510e:	e000      	b.n	8005112 <HAL_RCC_OscConfig+0x28a>
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005110:	bf00      	nop
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f003 0302 	and.w	r3, r3, #2
 800511a:	2b00      	cmp	r3, #0
 800511c:	d04b      	beq.n	80051b6 <HAL_RCC_OscConfig+0x32e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800511e:	69fb      	ldr	r3, [r7, #28]
 8005120:	2b04      	cmp	r3, #4
 8005122:	d005      	beq.n	8005130 <HAL_RCC_OscConfig+0x2a8>
 8005124:	69fb      	ldr	r3, [r7, #28]
 8005126:	2b0c      	cmp	r3, #12
 8005128:	d113      	bne.n	8005152 <HAL_RCC_OscConfig+0x2ca>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800512a:	69bb      	ldr	r3, [r7, #24]
 800512c:	2b02      	cmp	r3, #2
 800512e:	d110      	bne.n	8005152 <HAL_RCC_OscConfig+0x2ca>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005130:	f7ff fc7a 	bl	8004a28 <LL_RCC_HSI_IsReady>
 8005134:	4603      	mov	r3, r0
 8005136:	2b00      	cmp	r3, #0
 8005138:	d005      	beq.n	8005146 <HAL_RCC_OscConfig+0x2be>
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	691b      	ldr	r3, [r3, #16]
 800513e:	2b00      	cmp	r3, #0
 8005140:	d101      	bne.n	8005146 <HAL_RCC_OscConfig+0x2be>
      {
        return HAL_ERROR;
 8005142:	2301      	movs	r3, #1
 8005144:	e234      	b.n	80055b0 <HAL_RCC_OscConfig+0x728>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	695b      	ldr	r3, [r3, #20]
 800514a:	4618      	mov	r0, r3
 800514c:	f7ff fc7d 	bl	8004a4a <LL_RCC_HSI_SetCalibTrimming>
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005150:	e031      	b.n	80051b6 <HAL_RCC_OscConfig+0x32e>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	691b      	ldr	r3, [r3, #16]
 8005156:	2b00      	cmp	r3, #0
 8005158:	d019      	beq.n	800518e <HAL_RCC_OscConfig+0x306>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800515a:	f7ff fc49 	bl	80049f0 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800515e:	f7fc fe2f 	bl	8001dc0 <HAL_GetTick>
 8005162:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8005164:	e008      	b.n	8005178 <HAL_RCC_OscConfig+0x2f0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005166:	f7fc fe2b 	bl	8001dc0 <HAL_GetTick>
 800516a:	4602      	mov	r2, r0
 800516c:	697b      	ldr	r3, [r7, #20]
 800516e:	1ad3      	subs	r3, r2, r3
 8005170:	2b02      	cmp	r3, #2
 8005172:	d901      	bls.n	8005178 <HAL_RCC_OscConfig+0x2f0>
          {
            return HAL_TIMEOUT;
 8005174:	2303      	movs	r3, #3
 8005176:	e21b      	b.n	80055b0 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSI_IsReady() == 0U)
 8005178:	f7ff fc56 	bl	8004a28 <LL_RCC_HSI_IsReady>
 800517c:	4603      	mov	r3, r0
 800517e:	2b00      	cmp	r3, #0
 8005180:	d0f1      	beq.n	8005166 <HAL_RCC_OscConfig+0x2de>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	695b      	ldr	r3, [r3, #20]
 8005186:	4618      	mov	r0, r3
 8005188:	f7ff fc5f 	bl	8004a4a <LL_RCC_HSI_SetCalibTrimming>
 800518c:	e013      	b.n	80051b6 <HAL_RCC_OscConfig+0x32e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800518e:	f7ff fc3d 	bl	8004a0c <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005192:	f7fc fe15 	bl	8001dc0 <HAL_GetTick>
 8005196:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8005198:	e008      	b.n	80051ac <HAL_RCC_OscConfig+0x324>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800519a:	f7fc fe11 	bl	8001dc0 <HAL_GetTick>
 800519e:	4602      	mov	r2, r0
 80051a0:	697b      	ldr	r3, [r7, #20]
 80051a2:	1ad3      	subs	r3, r2, r3
 80051a4:	2b02      	cmp	r3, #2
 80051a6:	d901      	bls.n	80051ac <HAL_RCC_OscConfig+0x324>
          {
            return HAL_TIMEOUT;
 80051a8:	2303      	movs	r3, #3
 80051aa:	e201      	b.n	80055b0 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSI_IsReady() != 0U)
 80051ac:	f7ff fc3c 	bl	8004a28 <LL_RCC_HSI_IsReady>
 80051b0:	4603      	mov	r3, r0
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d1f1      	bne.n	800519a <HAL_RCC_OscConfig+0x312>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	f003 0308 	and.w	r3, r3, #8
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d06e      	beq.n	80052a0 <HAL_RCC_OscConfig+0x418>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	699b      	ldr	r3, [r3, #24]
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d056      	beq.n	8005278 <HAL_RCC_OscConfig+0x3f0>
    {
      uint32_t csr_temp = RCC->CSR;
 80051ca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80051ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80051d2:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	69da      	ldr	r2, [r3, #28]
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	f003 0310 	and.w	r3, r3, #16
 80051de:	429a      	cmp	r2, r3
 80051e0:	d031      	beq.n	8005246 <HAL_RCC_OscConfig+0x3be>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	f003 0302 	and.w	r3, r3, #2
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d006      	beq.n	80051fa <HAL_RCC_OscConfig+0x372>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d101      	bne.n	80051fa <HAL_RCC_OscConfig+0x372>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated  */
          return HAL_ERROR;
 80051f6:	2301      	movs	r3, #1
 80051f8:	e1da      	b.n	80055b0 <HAL_RCC_OscConfig+0x728>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	f003 0301 	and.w	r3, r3, #1
 8005200:	2b00      	cmp	r3, #0
 8005202:	d013      	beq.n	800522c <HAL_RCC_OscConfig+0x3a4>
        {
          __HAL_RCC_LSI_DISABLE();
 8005204:	f7ff fc56 	bl	8004ab4 <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005208:	f7fc fdda 	bl	8001dc0 <HAL_GetTick>
 800520c:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 800520e:	e008      	b.n	8005222 <HAL_RCC_OscConfig+0x39a>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005210:	f7fc fdd6 	bl	8001dc0 <HAL_GetTick>
 8005214:	4602      	mov	r2, r0
 8005216:	697b      	ldr	r3, [r7, #20]
 8005218:	1ad3      	subs	r3, r2, r3
 800521a:	2b11      	cmp	r3, #17
 800521c:	d901      	bls.n	8005222 <HAL_RCC_OscConfig+0x39a>
            {
              return HAL_TIMEOUT;
 800521e:	2303      	movs	r3, #3
 8005220:	e1c6      	b.n	80055b0 <HAL_RCC_OscConfig+0x728>
          while (LL_RCC_LSI_IsReady() != 0U)
 8005222:	f7ff fc57 	bl	8004ad4 <LL_RCC_LSI_IsReady>
 8005226:	4603      	mov	r3, r0
 8005228:	2b00      	cmp	r3, #0
 800522a:	d1f1      	bne.n	8005210 <HAL_RCC_OscConfig+0x388>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 800522c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005230:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005234:	f023 0210 	bic.w	r2, r3, #16
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	69db      	ldr	r3, [r3, #28]
 800523c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005240:	4313      	orrs	r3, r2
 8005242:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005246:	f7ff fc25 	bl	8004a94 <LL_RCC_LSI_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800524a:	f7fc fdb9 	bl	8001dc0 <HAL_GetTick>
 800524e:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 8005250:	e008      	b.n	8005264 <HAL_RCC_OscConfig+0x3dc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005252:	f7fc fdb5 	bl	8001dc0 <HAL_GetTick>
 8005256:	4602      	mov	r2, r0
 8005258:	697b      	ldr	r3, [r7, #20]
 800525a:	1ad3      	subs	r3, r2, r3
 800525c:	2b11      	cmp	r3, #17
 800525e:	d901      	bls.n	8005264 <HAL_RCC_OscConfig+0x3dc>
        {
          return HAL_TIMEOUT;
 8005260:	2303      	movs	r3, #3
 8005262:	e1a5      	b.n	80055b0 <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSI_IsReady() == 0U)
 8005264:	f7ff fc36 	bl	8004ad4 <LL_RCC_LSI_IsReady>
 8005268:	4603      	mov	r3, r0
 800526a:	2b00      	cmp	r3, #0
 800526c:	d0f1      	beq.n	8005252 <HAL_RCC_OscConfig+0x3ca>
 800526e:	e017      	b.n	80052a0 <HAL_RCC_OscConfig+0x418>
 8005270:	20000030 	.word	0x20000030
 8005274:	20000034 	.word	0x20000034
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005278:	f7ff fc1c 	bl	8004ab4 <LL_RCC_LSI_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800527c:	f7fc fda0 	bl	8001dc0 <HAL_GetTick>
 8005280:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 8005282:	e008      	b.n	8005296 <HAL_RCC_OscConfig+0x40e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005284:	f7fc fd9c 	bl	8001dc0 <HAL_GetTick>
 8005288:	4602      	mov	r2, r0
 800528a:	697b      	ldr	r3, [r7, #20]
 800528c:	1ad3      	subs	r3, r2, r3
 800528e:	2b11      	cmp	r3, #17
 8005290:	d901      	bls.n	8005296 <HAL_RCC_OscConfig+0x40e>
        {
          return HAL_TIMEOUT;
 8005292:	2303      	movs	r3, #3
 8005294:	e18c      	b.n	80055b0 <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSI_IsReady() != 0U)
 8005296:	f7ff fc1d 	bl	8004ad4 <LL_RCC_LSI_IsReady>
 800529a:	4603      	mov	r3, r0
 800529c:	2b00      	cmp	r3, #0
 800529e:	d1f1      	bne.n	8005284 <HAL_RCC_OscConfig+0x3fc>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	f003 0304 	and.w	r3, r3, #4
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	f000 80d8 	beq.w	800545e <HAL_RCC_OscConfig+0x5d6>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 80052ae:	f7ff fb33 	bl	8004918 <LL_PWR_IsEnabledBkUpAccess>
 80052b2:	4603      	mov	r3, r0
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d113      	bne.n	80052e0 <HAL_RCC_OscConfig+0x458>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 80052b8:	f7ff fa72 	bl	80047a0 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80052bc:	f7fc fd80 	bl	8001dc0 <HAL_GetTick>
 80052c0:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 80052c2:	e008      	b.n	80052d6 <HAL_RCC_OscConfig+0x44e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052c4:	f7fc fd7c 	bl	8001dc0 <HAL_GetTick>
 80052c8:	4602      	mov	r2, r0
 80052ca:	697b      	ldr	r3, [r7, #20]
 80052cc:	1ad3      	subs	r3, r2, r3
 80052ce:	2b02      	cmp	r3, #2
 80052d0:	d901      	bls.n	80052d6 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 80052d2:	2303      	movs	r3, #3
 80052d4:	e16c      	b.n	80055b0 <HAL_RCC_OscConfig+0x728>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 80052d6:	f7ff fb1f 	bl	8004918 <LL_PWR_IsEnabledBkUpAccess>
 80052da:	4603      	mov	r3, r0
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d0f1      	beq.n	80052c4 <HAL_RCC_OscConfig+0x43c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	68db      	ldr	r3, [r3, #12]
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d07b      	beq.n	80053e0 <HAL_RCC_OscConfig+0x558>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	68db      	ldr	r3, [r3, #12]
 80052ec:	2b85      	cmp	r3, #133	; 0x85
 80052ee:	d003      	beq.n	80052f8 <HAL_RCC_OscConfig+0x470>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	68db      	ldr	r3, [r3, #12]
 80052f4:	2b05      	cmp	r3, #5
 80052f6:	d109      	bne.n	800530c <HAL_RCC_OscConfig+0x484>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80052f8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80052fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005300:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005304:	f043 0304 	orr.w	r3, r3, #4
 8005308:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800530c:	f7fc fd58 	bl	8001dc0 <HAL_GetTick>
 8005310:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005312:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005316:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800531a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800531e:	f043 0301 	orr.w	r3, r3, #1
 8005322:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8005326:	e00a      	b.n	800533e <HAL_RCC_OscConfig+0x4b6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005328:	f7fc fd4a 	bl	8001dc0 <HAL_GetTick>
 800532c:	4602      	mov	r2, r0
 800532e:	697b      	ldr	r3, [r7, #20]
 8005330:	1ad3      	subs	r3, r2, r3
 8005332:	f241 3288 	movw	r2, #5000	; 0x1388
 8005336:	4293      	cmp	r3, r2
 8005338:	d901      	bls.n	800533e <HAL_RCC_OscConfig+0x4b6>
        {
          return HAL_TIMEOUT;
 800533a:	2303      	movs	r3, #3
 800533c:	e138      	b.n	80055b0 <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSE_IsReady() == 0U)
 800533e:	f7ff fb98 	bl	8004a72 <LL_RCC_LSE_IsReady>
 8005342:	4603      	mov	r3, r0
 8005344:	2b00      	cmp	r3, #0
 8005346:	d0ef      	beq.n	8005328 <HAL_RCC_OscConfig+0x4a0>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	68db      	ldr	r3, [r3, #12]
 800534c:	2b81      	cmp	r3, #129	; 0x81
 800534e:	d003      	beq.n	8005358 <HAL_RCC_OscConfig+0x4d0>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	68db      	ldr	r3, [r3, #12]
 8005354:	2b85      	cmp	r3, #133	; 0x85
 8005356:	d121      	bne.n	800539c <HAL_RCC_OscConfig+0x514>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005358:	f7fc fd32 	bl	8001dc0 <HAL_GetTick>
 800535c:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800535e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005362:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005366:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800536a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800536e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8005372:	e00a      	b.n	800538a <HAL_RCC_OscConfig+0x502>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005374:	f7fc fd24 	bl	8001dc0 <HAL_GetTick>
 8005378:	4602      	mov	r2, r0
 800537a:	697b      	ldr	r3, [r7, #20]
 800537c:	1ad3      	subs	r3, r2, r3
 800537e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005382:	4293      	cmp	r3, r2
 8005384:	d901      	bls.n	800538a <HAL_RCC_OscConfig+0x502>
          {
            return HAL_TIMEOUT;
 8005386:	2303      	movs	r3, #3
 8005388:	e112      	b.n	80055b0 <HAL_RCC_OscConfig+0x728>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800538a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800538e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005392:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005396:	2b00      	cmp	r3, #0
 8005398:	d0ec      	beq.n	8005374 <HAL_RCC_OscConfig+0x4ec>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 800539a:	e060      	b.n	800545e <HAL_RCC_OscConfig+0x5d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800539c:	f7fc fd10 	bl	8001dc0 <HAL_GetTick>
 80053a0:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80053a2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80053a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80053aa:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80053ae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80053b2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80053b6:	e00a      	b.n	80053ce <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80053b8:	f7fc fd02 	bl	8001dc0 <HAL_GetTick>
 80053bc:	4602      	mov	r2, r0
 80053be:	697b      	ldr	r3, [r7, #20]
 80053c0:	1ad3      	subs	r3, r2, r3
 80053c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80053c6:	4293      	cmp	r3, r2
 80053c8:	d901      	bls.n	80053ce <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 80053ca:	2303      	movs	r3, #3
 80053cc:	e0f0      	b.n	80055b0 <HAL_RCC_OscConfig+0x728>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80053ce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80053d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80053d6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d1ec      	bne.n	80053b8 <HAL_RCC_OscConfig+0x530>
 80053de:	e03e      	b.n	800545e <HAL_RCC_OscConfig+0x5d6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053e0:	f7fc fcee 	bl	8001dc0 <HAL_GetTick>
 80053e4:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80053e6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80053ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80053ee:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80053f2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80053f6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80053fa:	e00a      	b.n	8005412 <HAL_RCC_OscConfig+0x58a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80053fc:	f7fc fce0 	bl	8001dc0 <HAL_GetTick>
 8005400:	4602      	mov	r2, r0
 8005402:	697b      	ldr	r3, [r7, #20]
 8005404:	1ad3      	subs	r3, r2, r3
 8005406:	f241 3288 	movw	r2, #5000	; 0x1388
 800540a:	4293      	cmp	r3, r2
 800540c:	d901      	bls.n	8005412 <HAL_RCC_OscConfig+0x58a>
        {
          return HAL_TIMEOUT;
 800540e:	2303      	movs	r3, #3
 8005410:	e0ce      	b.n	80055b0 <HAL_RCC_OscConfig+0x728>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005412:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005416:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800541a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800541e:	2b00      	cmp	r3, #0
 8005420:	d1ec      	bne.n	80053fc <HAL_RCC_OscConfig+0x574>
        }
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005422:	f7fc fccd 	bl	8001dc0 <HAL_GetTick>
 8005426:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005428:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800542c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005430:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005434:	f023 0301 	bic.w	r3, r3, #1
 8005438:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 800543c:	e00a      	b.n	8005454 <HAL_RCC_OscConfig+0x5cc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800543e:	f7fc fcbf 	bl	8001dc0 <HAL_GetTick>
 8005442:	4602      	mov	r2, r0
 8005444:	697b      	ldr	r3, [r7, #20]
 8005446:	1ad3      	subs	r3, r2, r3
 8005448:	f241 3288 	movw	r2, #5000	; 0x1388
 800544c:	4293      	cmp	r3, r2
 800544e:	d901      	bls.n	8005454 <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 8005450:	2303      	movs	r3, #3
 8005452:	e0ad      	b.n	80055b0 <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSE_IsReady() != 0U)
 8005454:	f7ff fb0d 	bl	8004a72 <LL_RCC_LSE_IsReady>
 8005458:	4603      	mov	r3, r0
 800545a:	2b00      	cmp	r3, #0
 800545c:	d1ef      	bne.n	800543e <HAL_RCC_OscConfig+0x5b6>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005462:	2b00      	cmp	r3, #0
 8005464:	f000 80a3 	beq.w	80055ae <HAL_RCC_OscConfig+0x726>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005468:	69fb      	ldr	r3, [r7, #28]
 800546a:	2b0c      	cmp	r3, #12
 800546c:	d076      	beq.n	800555c <HAL_RCC_OscConfig+0x6d4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005472:	2b02      	cmp	r3, #2
 8005474:	d14b      	bne.n	800550e <HAL_RCC_OscConfig+0x686>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005476:	f7ff fc63 	bl	8004d40 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800547a:	f7fc fca1 	bl	8001dc0 <HAL_GetTick>
 800547e:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 8005480:	e008      	b.n	8005494 <HAL_RCC_OscConfig+0x60c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005482:	f7fc fc9d 	bl	8001dc0 <HAL_GetTick>
 8005486:	4602      	mov	r2, r0
 8005488:	697b      	ldr	r3, [r7, #20]
 800548a:	1ad3      	subs	r3, r2, r3
 800548c:	2b0a      	cmp	r3, #10
 800548e:	d901      	bls.n	8005494 <HAL_RCC_OscConfig+0x60c>
          {
            return HAL_TIMEOUT;
 8005490:	2303      	movs	r3, #3
 8005492:	e08d      	b.n	80055b0 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_PLL_IsReady() != 0U)
 8005494:	f7ff fc62 	bl	8004d5c <LL_RCC_PLL_IsReady>
 8005498:	4603      	mov	r3, r0
 800549a:	2b00      	cmp	r3, #0
 800549c:	d1f1      	bne.n	8005482 <HAL_RCC_OscConfig+0x5fa>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800549e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80054a2:	68da      	ldr	r2, [r3, #12]
 80054a4:	4b44      	ldr	r3, [pc, #272]	; (80055b8 <HAL_RCC_OscConfig+0x730>)
 80054a6:	4013      	ands	r3, r2
 80054a8:	687a      	ldr	r2, [r7, #4]
 80054aa:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80054ac:	687a      	ldr	r2, [r7, #4]
 80054ae:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80054b0:	4311      	orrs	r1, r2
 80054b2:	687a      	ldr	r2, [r7, #4]
 80054b4:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80054b6:	0212      	lsls	r2, r2, #8
 80054b8:	4311      	orrs	r1, r2
 80054ba:	687a      	ldr	r2, [r7, #4]
 80054bc:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80054be:	4311      	orrs	r1, r2
 80054c0:	687a      	ldr	r2, [r7, #4]
 80054c2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80054c4:	4311      	orrs	r1, r2
 80054c6:	687a      	ldr	r2, [r7, #4]
 80054c8:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80054ca:	430a      	orrs	r2, r1
 80054cc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80054d0:	4313      	orrs	r3, r2
 80054d2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80054d4:	f7ff fc26 	bl	8004d24 <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80054d8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80054dc:	68db      	ldr	r3, [r3, #12]
 80054de:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80054e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80054e6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054e8:	f7fc fc6a 	bl	8001dc0 <HAL_GetTick>
 80054ec:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 80054ee:	e008      	b.n	8005502 <HAL_RCC_OscConfig+0x67a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80054f0:	f7fc fc66 	bl	8001dc0 <HAL_GetTick>
 80054f4:	4602      	mov	r2, r0
 80054f6:	697b      	ldr	r3, [r7, #20]
 80054f8:	1ad3      	subs	r3, r2, r3
 80054fa:	2b0a      	cmp	r3, #10
 80054fc:	d901      	bls.n	8005502 <HAL_RCC_OscConfig+0x67a>
          {
            return HAL_TIMEOUT;
 80054fe:	2303      	movs	r3, #3
 8005500:	e056      	b.n	80055b0 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_PLL_IsReady() == 0U)
 8005502:	f7ff fc2b 	bl	8004d5c <LL_RCC_PLL_IsReady>
 8005506:	4603      	mov	r3, r0
 8005508:	2b00      	cmp	r3, #0
 800550a:	d0f1      	beq.n	80054f0 <HAL_RCC_OscConfig+0x668>
 800550c:	e04f      	b.n	80055ae <HAL_RCC_OscConfig+0x726>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800550e:	f7ff fc17 	bl	8004d40 <LL_RCC_PLL_Disable>

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 8005512:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005516:	68db      	ldr	r3, [r3, #12]
 8005518:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800551c:	f023 0303 	bic.w	r3, r3, #3
 8005520:	60d3      	str	r3, [r2, #12]

        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_RNGCLK | RCC_PLL_ADCCLK);
 8005522:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005526:	68db      	ldr	r3, [r3, #12]
 8005528:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800552c:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 8005530:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005534:	60d3      	str	r3, [r2, #12]


        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005536:	f7fc fc43 	bl	8001dc0 <HAL_GetTick>
 800553a:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 800553c:	e008      	b.n	8005550 <HAL_RCC_OscConfig+0x6c8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800553e:	f7fc fc3f 	bl	8001dc0 <HAL_GetTick>
 8005542:	4602      	mov	r2, r0
 8005544:	697b      	ldr	r3, [r7, #20]
 8005546:	1ad3      	subs	r3, r2, r3
 8005548:	2b0a      	cmp	r3, #10
 800554a:	d901      	bls.n	8005550 <HAL_RCC_OscConfig+0x6c8>
          {
            return HAL_TIMEOUT;
 800554c:	2303      	movs	r3, #3
 800554e:	e02f      	b.n	80055b0 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_PLL_IsReady() != 0U)
 8005550:	f7ff fc04 	bl	8004d5c <LL_RCC_PLL_IsReady>
 8005554:	4603      	mov	r3, r0
 8005556:	2b00      	cmp	r3, #0
 8005558:	d1f1      	bne.n	800553e <HAL_RCC_OscConfig+0x6b6>
 800555a:	e028      	b.n	80055ae <HAL_RCC_OscConfig+0x726>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005560:	2b01      	cmp	r3, #1
 8005562:	d101      	bne.n	8005568 <HAL_RCC_OscConfig+0x6e0>
      {
        return HAL_ERROR;
 8005564:	2301      	movs	r3, #1
 8005566:	e023      	b.n	80055b0 <HAL_RCC_OscConfig+0x728>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005568:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800556c:	68db      	ldr	r3, [r3, #12]
 800556e:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 8005570:	69bb      	ldr	r3, [r7, #24]
 8005572:	f003 0203 	and.w	r2, r3, #3
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800557a:	429a      	cmp	r2, r3
 800557c:	d115      	bne.n	80055aa <HAL_RCC_OscConfig+0x722>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 800557e:	69bb      	ldr	r3, [r7, #24]
 8005580:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005588:	429a      	cmp	r2, r3
 800558a:	d10e      	bne.n	80055aa <HAL_RCC_OscConfig+0x722>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 800558c:	69bb      	ldr	r3, [r7, #24]
 800558e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005596:	021b      	lsls	r3, r3, #8
 8005598:	429a      	cmp	r2, r3
 800559a:	d106      	bne.n	80055aa <HAL_RCC_OscConfig+0x722>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 800559c:	69bb      	ldr	r3, [r7, #24]
 800559e:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055a6:	429a      	cmp	r2, r3
 80055a8:	d001      	beq.n	80055ae <HAL_RCC_OscConfig+0x726>
        {
          return HAL_ERROR;
 80055aa:	2301      	movs	r3, #1
 80055ac:	e000      	b.n	80055b0 <HAL_RCC_OscConfig+0x728>
        }
      }
    }
  }
  return HAL_OK;
 80055ae:	2300      	movs	r3, #0
}
 80055b0:	4618      	mov	r0, r3
 80055b2:	3720      	adds	r7, #32
 80055b4:	46bd      	mov	sp, r7
 80055b6:	bd80      	pop	{r7, pc}
 80055b8:	11c1808c 	.word	0x11c1808c

080055bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80055bc:	b580      	push	{r7, lr}
 80055be:	b084      	sub	sp, #16
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	6078      	str	r0, [r7, #4]
 80055c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d101      	bne.n	80055d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80055cc:	2301      	movs	r3, #1
 80055ce:	e12c      	b.n	800582a <HAL_RCC_ClockConfig+0x26e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80055d0:	4b98      	ldr	r3, [pc, #608]	; (8005834 <HAL_RCC_ClockConfig+0x278>)
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f003 0307 	and.w	r3, r3, #7
 80055d8:	683a      	ldr	r2, [r7, #0]
 80055da:	429a      	cmp	r2, r3
 80055dc:	d91b      	bls.n	8005616 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80055de:	4b95      	ldr	r3, [pc, #596]	; (8005834 <HAL_RCC_ClockConfig+0x278>)
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f023 0207 	bic.w	r2, r3, #7
 80055e6:	4993      	ldr	r1, [pc, #588]	; (8005834 <HAL_RCC_ClockConfig+0x278>)
 80055e8:	683b      	ldr	r3, [r7, #0]
 80055ea:	4313      	orrs	r3, r2
 80055ec:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80055ee:	f7fc fbe7 	bl	8001dc0 <HAL_GetTick>
 80055f2:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80055f4:	e008      	b.n	8005608 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80055f6:	f7fc fbe3 	bl	8001dc0 <HAL_GetTick>
 80055fa:	4602      	mov	r2, r0
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	1ad3      	subs	r3, r2, r3
 8005600:	2b02      	cmp	r3, #2
 8005602:	d901      	bls.n	8005608 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8005604:	2303      	movs	r3, #3
 8005606:	e110      	b.n	800582a <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005608:	4b8a      	ldr	r3, [pc, #552]	; (8005834 <HAL_RCC_ClockConfig+0x278>)
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f003 0307 	and.w	r3, r3, #7
 8005610:	683a      	ldr	r2, [r7, #0]
 8005612:	429a      	cmp	r2, r3
 8005614:	d1ef      	bne.n	80055f6 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f003 0302 	and.w	r3, r3, #2
 800561e:	2b00      	cmp	r3, #0
 8005620:	d016      	beq.n	8005650 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	689b      	ldr	r3, [r3, #8]
 8005626:	4618      	mov	r0, r3
 8005628:	f7ff faea 	bl	8004c00 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800562c:	f7fc fbc8 	bl	8001dc0 <HAL_GetTick>
 8005630:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8005632:	e008      	b.n	8005646 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005634:	f7fc fbc4 	bl	8001dc0 <HAL_GetTick>
 8005638:	4602      	mov	r2, r0
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	1ad3      	subs	r3, r2, r3
 800563e:	2b02      	cmp	r3, #2
 8005640:	d901      	bls.n	8005646 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8005642:	2303      	movs	r3, #3
 8005644:	e0f1      	b.n	800582a <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8005646:	f7ff fbc7 	bl	8004dd8 <LL_RCC_IsActiveFlag_HPRE>
 800564a:	4603      	mov	r3, r0
 800564c:	2b00      	cmp	r3, #0
 800564e:	d0f1      	beq.n	8005634 <HAL_RCC_ClockConfig+0x78>
    }
  }

#if defined(DUAL_CORE)
  /*-------------------------- HCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f003 0320 	and.w	r3, r3, #32
 8005658:	2b00      	cmp	r3, #0
 800565a:	d016      	beq.n	800568a <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	695b      	ldr	r3, [r3, #20]
 8005660:	4618      	mov	r0, r3
 8005662:	f7ff fae0 	bl	8004c26 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005666:	f7fc fbab 	bl	8001dc0 <HAL_GetTick>
 800566a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800566c:	e008      	b.n	8005680 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800566e:	f7fc fba7 	bl	8001dc0 <HAL_GetTick>
 8005672:	4602      	mov	r2, r0
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	1ad3      	subs	r3, r2, r3
 8005678:	2b02      	cmp	r3, #2
 800567a:	d901      	bls.n	8005680 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 800567c:	2303      	movs	r3, #3
 800567e:	e0d4      	b.n	800582a <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8005680:	f7ff fbbb 	bl	8004dfa <LL_RCC_IsActiveFlag_C2HPRE>
 8005684:	4603      	mov	r3, r0
 8005686:	2b00      	cmp	r3, #0
 8005688:	d0f1      	beq.n	800566e <HAL_RCC_ClockConfig+0xb2>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005692:	2b00      	cmp	r3, #0
 8005694:	d016      	beq.n	80056c4 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	699b      	ldr	r3, [r3, #24]
 800569a:	4618      	mov	r0, r3
 800569c:	f7ff fad8 	bl	8004c50 <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80056a0:	f7fc fb8e 	bl	8001dc0 <HAL_GetTick>
 80056a4:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 80056a6:	e008      	b.n	80056ba <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80056a8:	f7fc fb8a 	bl	8001dc0 <HAL_GetTick>
 80056ac:	4602      	mov	r2, r0
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	1ad3      	subs	r3, r2, r3
 80056b2:	2b02      	cmp	r3, #2
 80056b4:	d901      	bls.n	80056ba <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 80056b6:	2303      	movs	r3, #3
 80056b8:	e0b7      	b.n	800582a <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 80056ba:	f7ff fbb0 	bl	8004e1e <LL_RCC_IsActiveFlag_SHDHPRE>
 80056be:	4603      	mov	r3, r0
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d0f1      	beq.n	80056a8 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f003 0304 	and.w	r3, r3, #4
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d016      	beq.n	80056fe <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	68db      	ldr	r3, [r3, #12]
 80056d4:	4618      	mov	r0, r3
 80056d6:	f7ff fad1 	bl	8004c7c <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80056da:	f7fc fb71 	bl	8001dc0 <HAL_GetTick>
 80056de:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 80056e0:	e008      	b.n	80056f4 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80056e2:	f7fc fb6d 	bl	8001dc0 <HAL_GetTick>
 80056e6:	4602      	mov	r2, r0
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	1ad3      	subs	r3, r2, r3
 80056ec:	2b02      	cmp	r3, #2
 80056ee:	d901      	bls.n	80056f4 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 80056f0:	2303      	movs	r3, #3
 80056f2:	e09a      	b.n	800582a <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 80056f4:	f7ff fba5 	bl	8004e42 <LL_RCC_IsActiveFlag_PPRE1>
 80056f8:	4603      	mov	r3, r0
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d0f1      	beq.n	80056e2 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f003 0308 	and.w	r3, r3, #8
 8005706:	2b00      	cmp	r3, #0
 8005708:	d017      	beq.n	800573a <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	691b      	ldr	r3, [r3, #16]
 800570e:	00db      	lsls	r3, r3, #3
 8005710:	4618      	mov	r0, r3
 8005712:	f7ff fac6 	bl	8004ca2 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005716:	f7fc fb53 	bl	8001dc0 <HAL_GetTick>
 800571a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800571c:	e008      	b.n	8005730 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800571e:	f7fc fb4f 	bl	8001dc0 <HAL_GetTick>
 8005722:	4602      	mov	r2, r0
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	1ad3      	subs	r3, r2, r3
 8005728:	2b02      	cmp	r3, #2
 800572a:	d901      	bls.n	8005730 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 800572c:	2303      	movs	r3, #3
 800572e:	e07c      	b.n	800582a <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8005730:	f7ff fb98 	bl	8004e64 <LL_RCC_IsActiveFlag_PPRE2>
 8005734:	4603      	mov	r3, r0
 8005736:	2b00      	cmp	r3, #0
 8005738:	d0f1      	beq.n	800571e <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f003 0301 	and.w	r3, r3, #1
 8005742:	2b00      	cmp	r3, #0
 8005744:	d043      	beq.n	80057ce <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	685b      	ldr	r3, [r3, #4]
 800574a:	2b02      	cmp	r3, #2
 800574c:	d106      	bne.n	800575c <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 800574e:	f7ff f93e 	bl	80049ce <LL_RCC_HSE_IsReady>
 8005752:	4603      	mov	r3, r0
 8005754:	2b00      	cmp	r3, #0
 8005756:	d11e      	bne.n	8005796 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8005758:	2301      	movs	r3, #1
 800575a:	e066      	b.n	800582a <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	685b      	ldr	r3, [r3, #4]
 8005760:	2b03      	cmp	r3, #3
 8005762:	d106      	bne.n	8005772 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8005764:	f7ff fafa 	bl	8004d5c <LL_RCC_PLL_IsReady>
 8005768:	4603      	mov	r3, r0
 800576a:	2b00      	cmp	r3, #0
 800576c:	d113      	bne.n	8005796 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800576e:	2301      	movs	r3, #1
 8005770:	e05b      	b.n	800582a <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	685b      	ldr	r3, [r3, #4]
 8005776:	2b00      	cmp	r3, #0
 8005778:	d106      	bne.n	8005788 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 800577a:	f7ff f9d8 	bl	8004b2e <LL_RCC_MSI_IsReady>
 800577e:	4603      	mov	r3, r0
 8005780:	2b00      	cmp	r3, #0
 8005782:	d108      	bne.n	8005796 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8005784:	2301      	movs	r3, #1
 8005786:	e050      	b.n	800582a <HAL_RCC_ClockConfig+0x26e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8005788:	f7ff f94e 	bl	8004a28 <LL_RCC_HSI_IsReady>
 800578c:	4603      	mov	r3, r0
 800578e:	2b00      	cmp	r3, #0
 8005790:	d101      	bne.n	8005796 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8005792:	2301      	movs	r3, #1
 8005794:	e049      	b.n	800582a <HAL_RCC_ClockConfig+0x26e>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	685b      	ldr	r3, [r3, #4]
 800579a:	4618      	mov	r0, r3
 800579c:	f7ff fa12 	bl	8004bc4 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80057a0:	f7fc fb0e 	bl	8001dc0 <HAL_GetTick>
 80057a4:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80057a6:	e00a      	b.n	80057be <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80057a8:	f7fc fb0a 	bl	8001dc0 <HAL_GetTick>
 80057ac:	4602      	mov	r2, r0
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	1ad3      	subs	r3, r2, r3
 80057b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80057b6:	4293      	cmp	r3, r2
 80057b8:	d901      	bls.n	80057be <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 80057ba:	2303      	movs	r3, #3
 80057bc:	e035      	b.n	800582a <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80057be:	f7ff fa14 	bl	8004bea <LL_RCC_GetSysClkSource>
 80057c2:	4602      	mov	r2, r0
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	685b      	ldr	r3, [r3, #4]
 80057c8:	009b      	lsls	r3, r3, #2
 80057ca:	429a      	cmp	r2, r3
 80057cc:	d1ec      	bne.n	80057a8 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80057ce:	4b19      	ldr	r3, [pc, #100]	; (8005834 <HAL_RCC_ClockConfig+0x278>)
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f003 0307 	and.w	r3, r3, #7
 80057d6:	683a      	ldr	r2, [r7, #0]
 80057d8:	429a      	cmp	r2, r3
 80057da:	d21b      	bcs.n	8005814 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80057dc:	4b15      	ldr	r3, [pc, #84]	; (8005834 <HAL_RCC_ClockConfig+0x278>)
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f023 0207 	bic.w	r2, r3, #7
 80057e4:	4913      	ldr	r1, [pc, #76]	; (8005834 <HAL_RCC_ClockConfig+0x278>)
 80057e6:	683b      	ldr	r3, [r7, #0]
 80057e8:	4313      	orrs	r3, r2
 80057ea:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80057ec:	f7fc fae8 	bl	8001dc0 <HAL_GetTick>
 80057f0:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80057f2:	e008      	b.n	8005806 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80057f4:	f7fc fae4 	bl	8001dc0 <HAL_GetTick>
 80057f8:	4602      	mov	r2, r0
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	1ad3      	subs	r3, r2, r3
 80057fe:	2b02      	cmp	r3, #2
 8005800:	d901      	bls.n	8005806 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8005802:	2303      	movs	r3, #3
 8005804:	e011      	b.n	800582a <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005806:	4b0b      	ldr	r3, [pc, #44]	; (8005834 <HAL_RCC_ClockConfig+0x278>)
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	f003 0307 	and.w	r3, r3, #7
 800580e:	683a      	ldr	r2, [r7, #0]
 8005810:	429a      	cmp	r2, r3
 8005812:	d1ef      	bne.n	80057f4 <HAL_RCC_ClockConfig+0x238>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8005814:	f000 f8b4 	bl	8005980 <HAL_RCC_GetHCLKFreq>
 8005818:	4602      	mov	r2, r0
 800581a:	4b07      	ldr	r3, [pc, #28]	; (8005838 <HAL_RCC_ClockConfig+0x27c>)
 800581c:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800581e:	4b07      	ldr	r3, [pc, #28]	; (800583c <HAL_RCC_ClockConfig+0x280>)
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	4618      	mov	r0, r3
 8005824:	f7fc fac2 	bl	8001dac <HAL_InitTick>
 8005828:	4603      	mov	r3, r0
}
 800582a:	4618      	mov	r0, r3
 800582c:	3710      	adds	r7, #16
 800582e:	46bd      	mov	sp, r7
 8005830:	bd80      	pop	{r7, pc}
 8005832:	bf00      	nop
 8005834:	58004000 	.word	0x58004000
 8005838:	20000030 	.word	0x20000030
 800583c:	20000034 	.word	0x20000034

08005840 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005840:	b590      	push	{r4, r7, lr}
 8005842:	b087      	sub	sp, #28
 8005844:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 8005846:	2300      	movs	r3, #0
 8005848:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 800584a:	2300      	movs	r3, #0
 800584c:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800584e:	f7ff f9cc 	bl	8004bea <LL_RCC_GetSysClkSource>
 8005852:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005854:	f7ff fab5 	bl	8004dc2 <LL_RCC_PLL_GetMainSource>
 8005858:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800585a:	68bb      	ldr	r3, [r7, #8]
 800585c:	2b00      	cmp	r3, #0
 800585e:	d005      	beq.n	800586c <HAL_RCC_GetSysClockFreq+0x2c>
 8005860:	68bb      	ldr	r3, [r7, #8]
 8005862:	2b0c      	cmp	r3, #12
 8005864:	d139      	bne.n	80058da <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	2b01      	cmp	r3, #1
 800586a:	d136      	bne.n	80058da <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /*Retrieve MSI frequency range in HZ*/
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 800586c:	f7ff f96f 	bl	8004b4e <LL_RCC_MSI_IsEnabledRangeSelect>
 8005870:	4603      	mov	r3, r0
 8005872:	2b00      	cmp	r3, #0
 8005874:	d115      	bne.n	80058a2 <HAL_RCC_GetSysClockFreq+0x62>
 8005876:	f7ff f96a 	bl	8004b4e <LL_RCC_MSI_IsEnabledRangeSelect>
 800587a:	4603      	mov	r3, r0
 800587c:	2b01      	cmp	r3, #1
 800587e:	d106      	bne.n	800588e <HAL_RCC_GetSysClockFreq+0x4e>
 8005880:	f7ff f975 	bl	8004b6e <LL_RCC_MSI_GetRange>
 8005884:	4603      	mov	r3, r0
 8005886:	0a1b      	lsrs	r3, r3, #8
 8005888:	f003 030f 	and.w	r3, r3, #15
 800588c:	e005      	b.n	800589a <HAL_RCC_GetSysClockFreq+0x5a>
 800588e:	f7ff f979 	bl	8004b84 <LL_RCC_MSI_GetRangeAfterStandby>
 8005892:	4603      	mov	r3, r0
 8005894:	0a1b      	lsrs	r3, r3, #8
 8005896:	f003 030f 	and.w	r3, r3, #15
 800589a:	4a36      	ldr	r2, [pc, #216]	; (8005974 <HAL_RCC_GetSysClockFreq+0x134>)
 800589c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80058a0:	e014      	b.n	80058cc <HAL_RCC_GetSysClockFreq+0x8c>
 80058a2:	f7ff f954 	bl	8004b4e <LL_RCC_MSI_IsEnabledRangeSelect>
 80058a6:	4603      	mov	r3, r0
 80058a8:	2b01      	cmp	r3, #1
 80058aa:	d106      	bne.n	80058ba <HAL_RCC_GetSysClockFreq+0x7a>
 80058ac:	f7ff f95f 	bl	8004b6e <LL_RCC_MSI_GetRange>
 80058b0:	4603      	mov	r3, r0
 80058b2:	091b      	lsrs	r3, r3, #4
 80058b4:	f003 030f 	and.w	r3, r3, #15
 80058b8:	e005      	b.n	80058c6 <HAL_RCC_GetSysClockFreq+0x86>
 80058ba:	f7ff f963 	bl	8004b84 <LL_RCC_MSI_GetRangeAfterStandby>
 80058be:	4603      	mov	r3, r0
 80058c0:	091b      	lsrs	r3, r3, #4
 80058c2:	f003 030f 	and.w	r3, r3, #15
 80058c6:	4a2b      	ldr	r2, [pc, #172]	; (8005974 <HAL_RCC_GetSysClockFreq+0x134>)
 80058c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80058cc:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80058ce:	68bb      	ldr	r3, [r7, #8]
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d115      	bne.n	8005900 <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 80058d4:	693b      	ldr	r3, [r7, #16]
 80058d6:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80058d8:	e012      	b.n	8005900 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80058da:	68bb      	ldr	r3, [r7, #8]
 80058dc:	2b04      	cmp	r3, #4
 80058de:	d102      	bne.n	80058e6 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80058e0:	4b25      	ldr	r3, [pc, #148]	; (8005978 <HAL_RCC_GetSysClockFreq+0x138>)
 80058e2:	617b      	str	r3, [r7, #20]
 80058e4:	e00c      	b.n	8005900 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80058e6:	68bb      	ldr	r3, [r7, #8]
 80058e8:	2b08      	cmp	r3, #8
 80058ea:	d109      	bne.n	8005900 <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80058ec:	f7ff f842 	bl	8004974 <LL_RCC_HSE_IsEnabledDiv2>
 80058f0:	4603      	mov	r3, r0
 80058f2:	2b01      	cmp	r3, #1
 80058f4:	d102      	bne.n	80058fc <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 80058f6:	4b20      	ldr	r3, [pc, #128]	; (8005978 <HAL_RCC_GetSysClockFreq+0x138>)
 80058f8:	617b      	str	r3, [r7, #20]
 80058fa:	e001      	b.n	8005900 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 80058fc:	4b1f      	ldr	r3, [pc, #124]	; (800597c <HAL_RCC_GetSysClockFreq+0x13c>)
 80058fe:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005900:	f7ff f973 	bl	8004bea <LL_RCC_GetSysClkSource>
 8005904:	4603      	mov	r3, r0
 8005906:	2b0c      	cmp	r3, #12
 8005908:	d12e      	bne.n	8005968 <HAL_RCC_GetSysClockFreq+0x128>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 800590a:	f7ff fa5a 	bl	8004dc2 <LL_RCC_PLL_GetMainSource>
 800590e:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2b02      	cmp	r3, #2
 8005914:	d002      	beq.n	800591c <HAL_RCC_GetSysClockFreq+0xdc>
 8005916:	2b03      	cmp	r3, #3
 8005918:	d003      	beq.n	8005922 <HAL_RCC_GetSysClockFreq+0xe2>
 800591a:	e00d      	b.n	8005938 <HAL_RCC_GetSysClockFreq+0xf8>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 800591c:	4b16      	ldr	r3, [pc, #88]	; (8005978 <HAL_RCC_GetSysClockFreq+0x138>)
 800591e:	60fb      	str	r3, [r7, #12]
        break;
 8005920:	e00d      	b.n	800593e <HAL_RCC_GetSysClockFreq+0xfe>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8005922:	f7ff f827 	bl	8004974 <LL_RCC_HSE_IsEnabledDiv2>
 8005926:	4603      	mov	r3, r0
 8005928:	2b01      	cmp	r3, #1
 800592a:	d102      	bne.n	8005932 <HAL_RCC_GetSysClockFreq+0xf2>
        {
          pllinputfreq = HSE_VALUE / 2U;
 800592c:	4b12      	ldr	r3, [pc, #72]	; (8005978 <HAL_RCC_GetSysClockFreq+0x138>)
 800592e:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8005930:	e005      	b.n	800593e <HAL_RCC_GetSysClockFreq+0xfe>
          pllinputfreq = HSE_VALUE;
 8005932:	4b12      	ldr	r3, [pc, #72]	; (800597c <HAL_RCC_GetSysClockFreq+0x13c>)
 8005934:	60fb      	str	r3, [r7, #12]
        break;
 8005936:	e002      	b.n	800593e <HAL_RCC_GetSysClockFreq+0xfe>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 8005938:	693b      	ldr	r3, [r7, #16]
 800593a:	60fb      	str	r3, [r7, #12]
        break;
 800593c:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800593e:	f7ff fa1e 	bl	8004d7e <LL_RCC_PLL_GetN>
 8005942:	4602      	mov	r2, r0
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	fb03 f402 	mul.w	r4, r3, r2
 800594a:	f7ff fa2f 	bl	8004dac <LL_RCC_PLL_GetDivider>
 800594e:	4603      	mov	r3, r0
 8005950:	091b      	lsrs	r3, r3, #4
 8005952:	3301      	adds	r3, #1
 8005954:	fbb4 f4f3 	udiv	r4, r4, r3
 8005958:	f7ff fa1d 	bl	8004d96 <LL_RCC_PLL_GetR>
 800595c:	4603      	mov	r3, r0
 800595e:	0f5b      	lsrs	r3, r3, #29
 8005960:	3301      	adds	r3, #1
 8005962:	fbb4 f3f3 	udiv	r3, r4, r3
 8005966:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8005968:	697b      	ldr	r3, [r7, #20]
}
 800596a:	4618      	mov	r0, r3
 800596c:	371c      	adds	r7, #28
 800596e:	46bd      	mov	sp, r7
 8005970:	bd90      	pop	{r4, r7, pc}
 8005972:	bf00      	nop
 8005974:	0801b1e8 	.word	0x0801b1e8
 8005978:	00f42400 	.word	0x00f42400
 800597c:	01e84800 	.word	0x01e84800

08005980 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005980:	b598      	push	{r3, r4, r7, lr}
 8005982:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8005984:	f7ff ff5c 	bl	8005840 <HAL_RCC_GetSysClockFreq>
 8005988:	4604      	mov	r4, r0
 800598a:	f7ff f99d 	bl	8004cc8 <LL_RCC_GetAHBPrescaler>
 800598e:	4603      	mov	r3, r0
 8005990:	091b      	lsrs	r3, r3, #4
 8005992:	f003 030f 	and.w	r3, r3, #15
 8005996:	4a03      	ldr	r2, [pc, #12]	; (80059a4 <HAL_RCC_GetHCLKFreq+0x24>)
 8005998:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800599c:	fbb4 f3f3 	udiv	r3, r4, r3
}
 80059a0:	4618      	mov	r0, r3
 80059a2:	bd98      	pop	{r3, r4, r7, pc}
 80059a4:	0801b188 	.word	0x0801b188

080059a8 <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80059a8:	b598      	push	{r3, r4, r7, lr}
 80059aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80059ac:	f7ff ffe8 	bl	8005980 <HAL_RCC_GetHCLKFreq>
 80059b0:	4604      	mov	r4, r0
 80059b2:	f7ff f9a1 	bl	8004cf8 <LL_RCC_GetAPB1Prescaler>
 80059b6:	4603      	mov	r3, r0
 80059b8:	0a1b      	lsrs	r3, r3, #8
 80059ba:	4a03      	ldr	r2, [pc, #12]	; (80059c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80059bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80059c0:	fa24 f303 	lsr.w	r3, r4, r3
}
 80059c4:	4618      	mov	r0, r3
 80059c6:	bd98      	pop	{r3, r4, r7, pc}
 80059c8:	0801b1c8 	.word	0x0801b1c8

080059cc <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80059cc:	b598      	push	{r3, r4, r7, lr}
 80059ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 80059d0:	f7ff ffd6 	bl	8005980 <HAL_RCC_GetHCLKFreq>
 80059d4:	4604      	mov	r4, r0
 80059d6:	f7ff f99a 	bl	8004d0e <LL_RCC_GetAPB2Prescaler>
 80059da:	4603      	mov	r3, r0
 80059dc:	0adb      	lsrs	r3, r3, #11
 80059de:	4a03      	ldr	r2, [pc, #12]	; (80059ec <HAL_RCC_GetPCLK2Freq+0x20>)
 80059e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80059e4:	fa24 f303 	lsr.w	r3, r4, r3
}
 80059e8:	4618      	mov	r0, r3
 80059ea:	bd98      	pop	{r3, r4, r7, pc}
 80059ec:	0801b1c8 	.word	0x0801b1c8

080059f0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 80059f0:	b590      	push	{r4, r7, lr}
 80059f2:	b085      	sub	sp, #20
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	091b      	lsrs	r3, r3, #4
 80059fc:	f003 030f 	and.w	r3, r3, #15
 8005a00:	4a10      	ldr	r2, [pc, #64]	; (8005a44 <RCC_SetFlashLatencyFromMSIRange+0x54>)
 8005a02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005a06:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 8005a08:	f7ff f969 	bl	8004cde <LL_RCC_GetAHB3Prescaler>
 8005a0c:	4603      	mov	r3, r0
 8005a0e:	091b      	lsrs	r3, r3, #4
 8005a10:	f003 030f 	and.w	r3, r3, #15
 8005a14:	4a0c      	ldr	r2, [pc, #48]	; (8005a48 <RCC_SetFlashLatencyFromMSIRange+0x58>)
 8005a16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005a1a:	68fa      	ldr	r2, [r7, #12]
 8005a1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a20:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8005a22:	68bb      	ldr	r3, [r7, #8]
 8005a24:	4a09      	ldr	r2, [pc, #36]	; (8005a4c <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 8005a26:	fba2 2303 	umull	r2, r3, r2, r3
 8005a2a:	0c9c      	lsrs	r4, r3, #18
 8005a2c:	f7fe fefa 	bl	8004824 <HAL_PWREx_GetVoltageRange>
 8005a30:	4603      	mov	r3, r0
 8005a32:	4619      	mov	r1, r3
 8005a34:	4620      	mov	r0, r4
 8005a36:	f000 f80b 	bl	8005a50 <RCC_SetFlashLatency>
 8005a3a:	4603      	mov	r3, r0
}
 8005a3c:	4618      	mov	r0, r3
 8005a3e:	3714      	adds	r7, #20
 8005a40:	46bd      	mov	sp, r7
 8005a42:	bd90      	pop	{r4, r7, pc}
 8005a44:	0801b1e8 	.word	0x0801b1e8
 8005a48:	0801b188 	.word	0x0801b188
 8005a4c:	431bde83 	.word	0x431bde83

08005a50 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8005a50:	b580      	push	{r7, lr}
 8005a52:	b08e      	sub	sp, #56	; 0x38
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	6078      	str	r0, [r7, #4]
 8005a58:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 8005a5a:	4a3c      	ldr	r2, [pc, #240]	; (8005b4c <RCC_SetFlashLatency+0xfc>)
 8005a5c:	f107 0320 	add.w	r3, r7, #32
 8005a60:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005a64:	6018      	str	r0, [r3, #0]
 8005a66:	3304      	adds	r3, #4
 8005a68:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 8005a6a:	4a39      	ldr	r2, [pc, #228]	; (8005b50 <RCC_SetFlashLatency+0x100>)
 8005a6c:	f107 0318 	add.w	r3, r7, #24
 8005a70:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005a74:	6018      	str	r0, [r3, #0]
 8005a76:	3304      	adds	r3, #4
 8005a78:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 8005a7a:	4a36      	ldr	r2, [pc, #216]	; (8005b54 <RCC_SetFlashLatency+0x104>)
 8005a7c:	f107 030c 	add.w	r3, r7, #12
 8005a80:	ca07      	ldmia	r2, {r0, r1, r2}
 8005a82:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8005a86:	2300      	movs	r3, #0
 8005a88:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005a8a:	683b      	ldr	r3, [r7, #0]
 8005a8c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005a90:	d11d      	bne.n	8005ace <RCC_SetFlashLatency+0x7e>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8005a92:	2300      	movs	r3, #0
 8005a94:	633b      	str	r3, [r7, #48]	; 0x30
 8005a96:	e016      	b.n	8005ac6 <RCC_SetFlashLatency+0x76>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8005a98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a9a:	005b      	lsls	r3, r3, #1
 8005a9c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005aa0:	4413      	add	r3, r2
 8005aa2:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8005aa6:	461a      	mov	r2, r3
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	4293      	cmp	r3, r2
 8005aac:	d808      	bhi.n	8005ac0 <RCC_SetFlashLatency+0x70>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8005aae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ab0:	009b      	lsls	r3, r3, #2
 8005ab2:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005ab6:	4413      	add	r3, r2
 8005ab8:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8005abc:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005abe:	e023      	b.n	8005b08 <RCC_SetFlashLatency+0xb8>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8005ac0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ac2:	3301      	adds	r3, #1
 8005ac4:	633b      	str	r3, [r7, #48]	; 0x30
 8005ac6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ac8:	2b02      	cmp	r3, #2
 8005aca:	d9e5      	bls.n	8005a98 <RCC_SetFlashLatency+0x48>
 8005acc:	e01c      	b.n	8005b08 <RCC_SetFlashLatency+0xb8>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8005ace:	2300      	movs	r3, #0
 8005ad0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005ad2:	e016      	b.n	8005b02 <RCC_SetFlashLatency+0xb2>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8005ad4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ad6:	005b      	lsls	r3, r3, #1
 8005ad8:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005adc:	4413      	add	r3, r2
 8005ade:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 8005ae2:	461a      	mov	r2, r3
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	4293      	cmp	r3, r2
 8005ae8:	d808      	bhi.n	8005afc <RCC_SetFlashLatency+0xac>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8005aea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005aec:	009b      	lsls	r3, r3, #2
 8005aee:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005af2:	4413      	add	r3, r2
 8005af4:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8005af8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005afa:	e005      	b.n	8005b08 <RCC_SetFlashLatency+0xb8>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8005afc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005afe:	3301      	adds	r3, #1
 8005b00:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005b02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b04:	2b02      	cmp	r3, #2
 8005b06:	d9e5      	bls.n	8005ad4 <RCC_SetFlashLatency+0x84>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005b08:	4b13      	ldr	r3, [pc, #76]	; (8005b58 <RCC_SetFlashLatency+0x108>)
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f023 0207 	bic.w	r2, r3, #7
 8005b10:	4911      	ldr	r1, [pc, #68]	; (8005b58 <RCC_SetFlashLatency+0x108>)
 8005b12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b14:	4313      	orrs	r3, r2
 8005b16:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005b18:	f7fc f952 	bl	8001dc0 <HAL_GetTick>
 8005b1c:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8005b1e:	e008      	b.n	8005b32 <RCC_SetFlashLatency+0xe2>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8005b20:	f7fc f94e 	bl	8001dc0 <HAL_GetTick>
 8005b24:	4602      	mov	r2, r0
 8005b26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b28:	1ad3      	subs	r3, r2, r3
 8005b2a:	2b02      	cmp	r3, #2
 8005b2c:	d901      	bls.n	8005b32 <RCC_SetFlashLatency+0xe2>
    {
      return HAL_TIMEOUT;
 8005b2e:	2303      	movs	r3, #3
 8005b30:	e007      	b.n	8005b42 <RCC_SetFlashLatency+0xf2>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8005b32:	4b09      	ldr	r3, [pc, #36]	; (8005b58 <RCC_SetFlashLatency+0x108>)
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	f003 0307 	and.w	r3, r3, #7
 8005b3a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005b3c:	429a      	cmp	r2, r3
 8005b3e:	d1ef      	bne.n	8005b20 <RCC_SetFlashLatency+0xd0>
    }
  }
  return HAL_OK;
 8005b40:	2300      	movs	r3, #0
}
 8005b42:	4618      	mov	r0, r3
 8005b44:	3738      	adds	r7, #56	; 0x38
 8005b46:	46bd      	mov	sp, r7
 8005b48:	bd80      	pop	{r7, pc}
 8005b4a:	bf00      	nop
 8005b4c:	0801a9ec 	.word	0x0801a9ec
 8005b50:	0801a9f4 	.word	0x0801a9f4
 8005b54:	0801a9fc 	.word	0x0801a9fc
 8005b58:	58004000 	.word	0x58004000

08005b5c <LL_RCC_LSE_IsReady>:
{
 8005b5c:	b480      	push	{r7}
 8005b5e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8005b60:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b64:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b68:	f003 0302 	and.w	r3, r3, #2
 8005b6c:	2b02      	cmp	r3, #2
 8005b6e:	d101      	bne.n	8005b74 <LL_RCC_LSE_IsReady+0x18>
 8005b70:	2301      	movs	r3, #1
 8005b72:	e000      	b.n	8005b76 <LL_RCC_LSE_IsReady+0x1a>
 8005b74:	2300      	movs	r3, #0
}
 8005b76:	4618      	mov	r0, r3
 8005b78:	46bd      	mov	sp, r7
 8005b7a:	bc80      	pop	{r7}
 8005b7c:	4770      	bx	lr

08005b7e <LL_RCC_SetUSARTClockSource>:
{
 8005b7e:	b480      	push	{r7}
 8005b80:	b083      	sub	sp, #12
 8005b82:	af00      	add	r7, sp, #0
 8005b84:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 8005b86:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b8a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	0c1b      	lsrs	r3, r3, #16
 8005b92:	43db      	mvns	r3, r3
 8005b94:	401a      	ands	r2, r3
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	b29b      	uxth	r3, r3
 8005b9a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005b9e:	4313      	orrs	r3, r2
 8005ba0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8005ba4:	bf00      	nop
 8005ba6:	370c      	adds	r7, #12
 8005ba8:	46bd      	mov	sp, r7
 8005baa:	bc80      	pop	{r7}
 8005bac:	4770      	bx	lr

08005bae <LL_RCC_SetI2SClockSource>:
{
 8005bae:	b480      	push	{r7}
 8005bb0:	b083      	sub	sp, #12
 8005bb2:	af00      	add	r7, sp, #0
 8005bb4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 8005bb6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005bba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005bbe:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005bc2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	4313      	orrs	r3, r2
 8005bca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8005bce:	bf00      	nop
 8005bd0:	370c      	adds	r7, #12
 8005bd2:	46bd      	mov	sp, r7
 8005bd4:	bc80      	pop	{r7}
 8005bd6:	4770      	bx	lr

08005bd8 <LL_RCC_SetLPUARTClockSource>:
{
 8005bd8:	b480      	push	{r7}
 8005bda:	b083      	sub	sp, #12
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8005be0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005be4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005be8:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005bec:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	4313      	orrs	r3, r2
 8005bf4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8005bf8:	bf00      	nop
 8005bfa:	370c      	adds	r7, #12
 8005bfc:	46bd      	mov	sp, r7
 8005bfe:	bc80      	pop	{r7}
 8005c00:	4770      	bx	lr

08005c02 <LL_RCC_SetI2CClockSource>:
{
 8005c02:	b480      	push	{r7}
 8005c04:	b083      	sub	sp, #12
 8005c06:	af00      	add	r7, sp, #0
 8005c08:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8005c0a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c0e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	091b      	lsrs	r3, r3, #4
 8005c16:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8005c1a:	43db      	mvns	r3, r3
 8005c1c:	401a      	ands	r2, r3
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	011b      	lsls	r3, r3, #4
 8005c22:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8005c26:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005c2a:	4313      	orrs	r3, r2
 8005c2c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8005c30:	bf00      	nop
 8005c32:	370c      	adds	r7, #12
 8005c34:	46bd      	mov	sp, r7
 8005c36:	bc80      	pop	{r7}
 8005c38:	4770      	bx	lr

08005c3a <LL_RCC_SetLPTIMClockSource>:
{
 8005c3a:	b480      	push	{r7}
 8005c3c:	b083      	sub	sp, #12
 8005c3e:	af00      	add	r7, sp, #0
 8005c40:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8005c42:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c46:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	0c1b      	lsrs	r3, r3, #16
 8005c4e:	041b      	lsls	r3, r3, #16
 8005c50:	43db      	mvns	r3, r3
 8005c52:	401a      	ands	r2, r3
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	041b      	lsls	r3, r3, #16
 8005c58:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005c5c:	4313      	orrs	r3, r2
 8005c5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8005c62:	bf00      	nop
 8005c64:	370c      	adds	r7, #12
 8005c66:	46bd      	mov	sp, r7
 8005c68:	bc80      	pop	{r7}
 8005c6a:	4770      	bx	lr

08005c6c <LL_RCC_SetRNGClockSource>:
{
 8005c6c:	b480      	push	{r7}
 8005c6e:	b083      	sub	sp, #12
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8005c74:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c7c:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8005c80:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	4313      	orrs	r3, r2
 8005c88:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8005c8c:	bf00      	nop
 8005c8e:	370c      	adds	r7, #12
 8005c90:	46bd      	mov	sp, r7
 8005c92:	bc80      	pop	{r7}
 8005c94:	4770      	bx	lr

08005c96 <LL_RCC_SetADCClockSource>:
{
 8005c96:	b480      	push	{r7}
 8005c98:	b083      	sub	sp, #12
 8005c9a:	af00      	add	r7, sp, #0
 8005c9c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8005c9e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ca2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ca6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005caa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	4313      	orrs	r3, r2
 8005cb2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8005cb6:	bf00      	nop
 8005cb8:	370c      	adds	r7, #12
 8005cba:	46bd      	mov	sp, r7
 8005cbc:	bc80      	pop	{r7}
 8005cbe:	4770      	bx	lr

08005cc0 <LL_RCC_SetRTCClockSource>:
{
 8005cc0:	b480      	push	{r7}
 8005cc2:	b083      	sub	sp, #12
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8005cc8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ccc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005cd0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005cd4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	4313      	orrs	r3, r2
 8005cdc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8005ce0:	bf00      	nop
 8005ce2:	370c      	adds	r7, #12
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	bc80      	pop	{r7}
 8005ce8:	4770      	bx	lr

08005cea <LL_RCC_GetRTCClockSource>:
{
 8005cea:	b480      	push	{r7}
 8005cec:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8005cee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005cf2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005cf6:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 8005cfa:	4618      	mov	r0, r3
 8005cfc:	46bd      	mov	sp, r7
 8005cfe:	bc80      	pop	{r7}
 8005d00:	4770      	bx	lr

08005d02 <LL_RCC_ForceBackupDomainReset>:
{
 8005d02:	b480      	push	{r7}
 8005d04:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8005d06:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d0e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005d12:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d16:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8005d1a:	bf00      	nop
 8005d1c:	46bd      	mov	sp, r7
 8005d1e:	bc80      	pop	{r7}
 8005d20:	4770      	bx	lr

08005d22 <LL_RCC_ReleaseBackupDomainReset>:
{
 8005d22:	b480      	push	{r7}
 8005d24:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8005d26:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d2e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005d32:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005d36:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8005d3a:	bf00      	nop
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	bc80      	pop	{r7}
 8005d40:	4770      	bx	lr
	...

08005d44 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005d44:	b580      	push	{r7, lr}
 8005d46:	b086      	sub	sp, #24
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 8005d4c:	2300      	movs	r3, #0
 8005d4e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 8005d50:	2300      	movs	r3, #0
 8005d52:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8005d54:	2300      	movs	r3, #0
 8005d56:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d058      	beq.n	8005e16 <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 8005d64:	f7fe fd1c 	bl	80047a0 <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005d68:	f7fc f82a 	bl	8001dc0 <HAL_GetTick>
 8005d6c:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8005d6e:	e009      	b.n	8005d84 <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005d70:	f7fc f826 	bl	8001dc0 <HAL_GetTick>
 8005d74:	4602      	mov	r2, r0
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	1ad3      	subs	r3, r2, r3
 8005d7a:	2b02      	cmp	r3, #2
 8005d7c:	d902      	bls.n	8005d84 <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 8005d7e:	2303      	movs	r3, #3
 8005d80:	74fb      	strb	r3, [r7, #19]
        break;
 8005d82:	e006      	b.n	8005d92 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8005d84:	4b7b      	ldr	r3, [pc, #492]	; (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d8c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005d90:	d1ee      	bne.n	8005d70 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 8005d92:	7cfb      	ldrb	r3, [r7, #19]
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d13c      	bne.n	8005e12 <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 8005d98:	f7ff ffa7 	bl	8005cea <LL_RCC_GetRTCClockSource>
 8005d9c:	4602      	mov	r2, r0
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005da2:	429a      	cmp	r2, r3
 8005da4:	d00f      	beq.n	8005dc6 <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005da6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005daa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005dae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005db2:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005db4:	f7ff ffa5 	bl	8005d02 <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005db8:	f7ff ffb3 	bl	8005d22 <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005dbc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005dc0:	697b      	ldr	r3, [r7, #20]
 8005dc2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 8005dc6:	697b      	ldr	r3, [r7, #20]
 8005dc8:	f003 0302 	and.w	r3, r3, #2
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d014      	beq.n	8005dfa <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005dd0:	f7fb fff6 	bl	8001dc0 <HAL_GetTick>
 8005dd4:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 8005dd6:	e00b      	b.n	8005df0 <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005dd8:	f7fb fff2 	bl	8001dc0 <HAL_GetTick>
 8005ddc:	4602      	mov	r2, r0
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	1ad3      	subs	r3, r2, r3
 8005de2:	f241 3288 	movw	r2, #5000	; 0x1388
 8005de6:	4293      	cmp	r3, r2
 8005de8:	d902      	bls.n	8005df0 <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 8005dea:	2303      	movs	r3, #3
 8005dec:	74fb      	strb	r3, [r7, #19]
            break;
 8005dee:	e004      	b.n	8005dfa <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 8005df0:	f7ff feb4 	bl	8005b5c <LL_RCC_LSE_IsReady>
 8005df4:	4603      	mov	r3, r0
 8005df6:	2b01      	cmp	r3, #1
 8005df8:	d1ee      	bne.n	8005dd8 <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 8005dfa:	7cfb      	ldrb	r3, [r7, #19]
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d105      	bne.n	8005e0c <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e04:	4618      	mov	r0, r3
 8005e06:	f7ff ff5b 	bl	8005cc0 <LL_RCC_SetRTCClockSource>
 8005e0a:	e004      	b.n	8005e16 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005e0c:	7cfb      	ldrb	r3, [r7, #19]
 8005e0e:	74bb      	strb	r3, [r7, #18]
 8005e10:	e001      	b.n	8005e16 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e12:	7cfb      	ldrb	r3, [r7, #19]
 8005e14:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	f003 0301 	and.w	r3, r3, #1
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d004      	beq.n	8005e2c <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	685b      	ldr	r3, [r3, #4]
 8005e26:	4618      	mov	r0, r3
 8005e28:	f7ff fea9 	bl	8005b7e <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f003 0302 	and.w	r3, r3, #2
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d004      	beq.n	8005e42 <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	689b      	ldr	r3, [r3, #8]
 8005e3c:	4618      	mov	r0, r3
 8005e3e:	f7ff fe9e 	bl	8005b7e <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f003 0320 	and.w	r3, r3, #32
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d004      	beq.n	8005e58 <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	691b      	ldr	r3, [r3, #16]
 8005e52:	4618      	mov	r0, r3
 8005e54:	f7ff fec0 	bl	8005bd8 <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d004      	beq.n	8005e6e <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	6a1b      	ldr	r3, [r3, #32]
 8005e68:	4618      	mov	r0, r3
 8005e6a:	f7ff fee6 	bl	8005c3a <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d004      	beq.n	8005e84 <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e7e:	4618      	mov	r0, r3
 8005e80:	f7ff fedb 	bl	8005c3a <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d004      	beq.n	8005e9a <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e94:	4618      	mov	r0, r3
 8005e96:	f7ff fed0 	bl	8005c3a <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d004      	beq.n	8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	695b      	ldr	r3, [r3, #20]
 8005eaa:	4618      	mov	r0, r3
 8005eac:	f7ff fea9 	bl	8005c02 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d004      	beq.n	8005ec6 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	699b      	ldr	r3, [r3, #24]
 8005ec0:	4618      	mov	r0, r3
 8005ec2:	f7ff fe9e 	bl	8005c02 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d004      	beq.n	8005edc <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	69db      	ldr	r3, [r3, #28]
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	f7ff fe93 	bl	8005c02 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f003 0310 	and.w	r3, r3, #16
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d011      	beq.n	8005f0c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	68db      	ldr	r3, [r3, #12]
 8005eec:	4618      	mov	r0, r3
 8005eee:	f7ff fe5e 	bl	8005bae <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	68db      	ldr	r3, [r3, #12]
 8005ef6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005efa:	d107      	bne.n	8005f0c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 8005efc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f00:	68db      	ldr	r3, [r3, #12]
 8005f02:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005f06:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005f0a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d010      	beq.n	8005f3a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f1c:	4618      	mov	r0, r3
 8005f1e:	f7ff fea5 	bl	8005c6c <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d107      	bne.n	8005f3a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8005f2a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f2e:	68db      	ldr	r3, [r3, #12]
 8005f30:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005f34:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005f38:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d011      	beq.n	8005f6a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f4a:	4618      	mov	r0, r3
 8005f4c:	f7ff fea3 	bl	8005c96 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f54:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005f58:	d107      	bne.n	8005f6a <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005f5a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f5e:	68db      	ldr	r3, [r3, #12]
 8005f60:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005f64:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005f68:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 8005f6a:	7cbb      	ldrb	r3, [r7, #18]
}
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	3718      	adds	r7, #24
 8005f70:	46bd      	mov	sp, r7
 8005f72:	bd80      	pop	{r7, pc}
 8005f74:	58000400 	.word	0x58000400

08005f78 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005f78:	b580      	push	{r7, lr}
 8005f7a:	b084      	sub	sp, #16
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005f80:	2301      	movs	r3, #1
 8005f82:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d068      	beq.n	800605c <HAL_RTC_Init+0xe4>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8005f90:	b2db      	uxtb	r3, r3
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d106      	bne.n	8005fa4 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	2200      	movs	r2, #0
 8005f9a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8005f9e:	6878      	ldr	r0, [r7, #4]
 8005fa0:	f7fb fbe6 	bl	8001770 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	2202      	movs	r2, #2
 8005fa8:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005fac:	4b2e      	ldr	r3, [pc, #184]	; (8006068 <HAL_RTC_Init+0xf0>)
 8005fae:	22ca      	movs	r2, #202	; 0xca
 8005fb0:	625a      	str	r2, [r3, #36]	; 0x24
 8005fb2:	4b2d      	ldr	r3, [pc, #180]	; (8006068 <HAL_RTC_Init+0xf0>)
 8005fb4:	2253      	movs	r2, #83	; 0x53
 8005fb6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8005fb8:	6878      	ldr	r0, [r7, #4]
 8005fba:	f000 f9fb 	bl	80063b4 <RTC_EnterInitMode>
 8005fbe:	4603      	mov	r3, r0
 8005fc0:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK)
 8005fc2:	7bfb      	ldrb	r3, [r7, #15]
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d13f      	bne.n	8006048 <HAL_RTC_Init+0xd0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 8005fc8:	4b27      	ldr	r3, [pc, #156]	; (8006068 <HAL_RTC_Init+0xf0>)
 8005fca:	699b      	ldr	r3, [r3, #24]
 8005fcc:	4a26      	ldr	r2, [pc, #152]	; (8006068 <HAL_RTC_Init+0xf0>)
 8005fce:	f023 638e 	bic.w	r3, r3, #74448896	; 0x4700000
 8005fd2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005fd6:	6193      	str	r3, [r2, #24]
      /* Set RTC_CR register */
      SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 8005fd8:	4b23      	ldr	r3, [pc, #140]	; (8006068 <HAL_RTC_Init+0xf0>)
 8005fda:	699a      	ldr	r2, [r3, #24]
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	6859      	ldr	r1, [r3, #4]
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	691b      	ldr	r3, [r3, #16]
 8005fe4:	4319      	orrs	r1, r3
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	699b      	ldr	r3, [r3, #24]
 8005fea:	430b      	orrs	r3, r1
 8005fec:	491e      	ldr	r1, [pc, #120]	; (8006068 <HAL_RTC_Init+0xf0>)
 8005fee:	4313      	orrs	r3, r2
 8005ff0:	618b      	str	r3, [r1, #24]

      /* Configure the RTC PRER */
      WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	68da      	ldr	r2, [r3, #12]
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	689b      	ldr	r3, [r3, #8]
 8005ffa:	041b      	lsls	r3, r3, #16
 8005ffc:	491a      	ldr	r1, [pc, #104]	; (8006068 <HAL_RTC_Init+0xf0>)
 8005ffe:	4313      	orrs	r3, r2
 8006000:	610b      	str	r3, [r1, #16]

      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 8006002:	4b19      	ldr	r3, [pc, #100]	; (8006068 <HAL_RTC_Init+0xf0>)
 8006004:	68db      	ldr	r3, [r3, #12]
 8006006:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006012:	430b      	orrs	r3, r1
 8006014:	4914      	ldr	r1, [pc, #80]	; (8006068 <HAL_RTC_Init+0xf0>)
 8006016:	4313      	orrs	r3, r2
 8006018:	60cb      	str	r3, [r1, #12]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800601a:	6878      	ldr	r0, [r7, #4]
 800601c:	f000 f9fe 	bl	800641c <RTC_ExitInitMode>
 8006020:	4603      	mov	r3, r0
 8006022:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 8006024:	7bfb      	ldrb	r3, [r7, #15]
 8006026:	2b00      	cmp	r3, #0
 8006028:	d10e      	bne.n	8006048 <HAL_RTC_Init+0xd0>
      {
        MODIFY_REG(RTC->CR, \
 800602a:	4b0f      	ldr	r3, [pc, #60]	; (8006068 <HAL_RTC_Init+0xf0>)
 800602c:	699b      	ldr	r3, [r3, #24]
 800602e:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	6a19      	ldr	r1, [r3, #32]
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	69db      	ldr	r3, [r3, #28]
 800603a:	4319      	orrs	r1, r3
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	695b      	ldr	r3, [r3, #20]
 8006040:	430b      	orrs	r3, r1
 8006042:	4909      	ldr	r1, [pc, #36]	; (8006068 <HAL_RTC_Init+0xf0>)
 8006044:	4313      	orrs	r3, r2
 8006046:	618b      	str	r3, [r1, #24]
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006048:	4b07      	ldr	r3, [pc, #28]	; (8006068 <HAL_RTC_Init+0xf0>)
 800604a:	22ff      	movs	r2, #255	; 0xff
 800604c:	625a      	str	r2, [r3, #36]	; 0x24

    if (status == HAL_OK)
 800604e:	7bfb      	ldrb	r3, [r7, #15]
 8006050:	2b00      	cmp	r3, #0
 8006052:	d103      	bne.n	800605c <HAL_RTC_Init+0xe4>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	2201      	movs	r2, #1
 8006058:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    }
  }

  return status;
 800605c:	7bfb      	ldrb	r3, [r7, #15]
}
 800605e:	4618      	mov	r0, r3
 8006060:	3710      	adds	r7, #16
 8006062:	46bd      	mov	sp, r7
 8006064:	bd80      	pop	{r7, pc}
 8006066:	bf00      	nop
 8006068:	40002800 	.word	0x40002800

0800606c <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800606c:	b590      	push	{r4, r7, lr}
 800606e:	b087      	sub	sp, #28
 8006070:	af00      	add	r7, sp, #0
 8006072:	60f8      	str	r0, [r7, #12]
 8006074:	60b9      	str	r1, [r7, #8]
 8006076:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 8006078:	2300      	movs	r3, #0
 800607a:	617b      	str	r3, [r7, #20]
  uint32_t binaryMode;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006082:	2b01      	cmp	r3, #1
 8006084:	d101      	bne.n	800608a <HAL_RTC_SetAlarm_IT+0x1e>
 8006086:	2302      	movs	r3, #2
 8006088:	e0e5      	b.n	8006256 <HAL_RTC_SetAlarm_IT+0x1ea>
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	2201      	movs	r2, #1
 800608e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	2202      	movs	r2, #2
 8006096:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    assert_param((sAlarm->AlarmSubSecondMask >> RTC_ALRMASSR_MASKSS_Pos) <= (8U + (READ_BIT(RTC->ICSR, RTC_ICSR_BCDU) >> RTC_ICSR_BCDU_Pos)));
  }
#endif

  /* Get Binary mode (32-bit free-running counter configuration) */
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 800609a:	4b71      	ldr	r3, [pc, #452]	; (8006260 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800609c:	68db      	ldr	r3, [r3, #12]
 800609e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80060a2:	613b      	str	r3, [r7, #16]

  if (binaryMode != RTC_BINARY_ONLY)
 80060a4:	693b      	ldr	r3, [r7, #16]
 80060a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80060aa:	d05c      	beq.n	8006166 <HAL_RTC_SetAlarm_IT+0xfa>
  {
    if (Format == RTC_FORMAT_BIN)
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d136      	bne.n	8006120 <HAL_RTC_SetAlarm_IT+0xb4>
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 80060b2:	4b6b      	ldr	r3, [pc, #428]	; (8006260 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80060b4:	699b      	ldr	r3, [r3, #24]
 80060b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d102      	bne.n	80060c4 <HAL_RTC_SetAlarm_IT+0x58>
        assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 80060be:	68bb      	ldr	r3, [r7, #8]
 80060c0:	2200      	movs	r2, #0
 80060c2:	70da      	strb	r2, [r3, #3]
      }
      else
      {
        assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
      }
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80060c4:	68bb      	ldr	r3, [r7, #8]
 80060c6:	781b      	ldrb	r3, [r3, #0]
 80060c8:	4618      	mov	r0, r3
 80060ca:	f000 f9e5 	bl	8006498 <RTC_ByteToBcd2>
 80060ce:	4603      	mov	r3, r0
 80060d0:	041c      	lsls	r4, r3, #16
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80060d2:	68bb      	ldr	r3, [r7, #8]
 80060d4:	785b      	ldrb	r3, [r3, #1]
 80060d6:	4618      	mov	r0, r3
 80060d8:	f000 f9de 	bl	8006498 <RTC_ByteToBcd2>
 80060dc:	4603      	mov	r3, r0
 80060de:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80060e0:	431c      	orrs	r4, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80060e2:	68bb      	ldr	r3, [r7, #8]
 80060e4:	789b      	ldrb	r3, [r3, #2]
 80060e6:	4618      	mov	r0, r3
 80060e8:	f000 f9d6 	bl	8006498 <RTC_ByteToBcd2>
 80060ec:	4603      	mov	r3, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80060ee:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80060f2:	68bb      	ldr	r3, [r7, #8]
 80060f4:	78db      	ldrb	r3, [r3, #3]
 80060f6:	059b      	lsls	r3, r3, #22
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80060f8:	ea42 0403 	orr.w	r4, r2, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80060fc:	68bb      	ldr	r3, [r7, #8]
 80060fe:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006102:	4618      	mov	r0, r3
 8006104:	f000 f9c8 	bl	8006498 <RTC_ByteToBcd2>
 8006108:	4603      	mov	r3, r0
 800610a:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800610c:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8006110:	68bb      	ldr	r3, [r7, #8]
 8006112:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8006114:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 8006116:	68bb      	ldr	r3, [r7, #8]
 8006118:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800611a:	4313      	orrs	r3, r2
 800611c:	617b      	str	r3, [r7, #20]
 800611e:	e022      	b.n	8006166 <HAL_RTC_SetAlarm_IT+0xfa>
    }
    else /* Format BCD */
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8006120:	4b4f      	ldr	r3, [pc, #316]	; (8006260 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8006122:	699b      	ldr	r3, [r3, #24]
 8006124:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006128:	2b00      	cmp	r3, #0
 800612a:	d102      	bne.n	8006132 <HAL_RTC_SetAlarm_IT+0xc6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 800612c:	68bb      	ldr	r3, [r7, #8]
 800612e:	2200      	movs	r2, #0
 8006130:	70da      	strb	r2, [r3, #3]
      {
        assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
      }

#endif /* USE_FULL_ASSERT */
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006132:	68bb      	ldr	r3, [r7, #8]
 8006134:	781b      	ldrb	r3, [r3, #0]
 8006136:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8006138:	68bb      	ldr	r3, [r7, #8]
 800613a:	785b      	ldrb	r3, [r3, #1]
 800613c:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800613e:	4313      	orrs	r3, r2
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8006140:	68ba      	ldr	r2, [r7, #8]
 8006142:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8006144:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8006146:	68bb      	ldr	r3, [r7, #8]
 8006148:	78db      	ldrb	r3, [r3, #3]
 800614a:	059b      	lsls	r3, r3, #22
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800614c:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800614e:	68bb      	ldr	r3, [r7, #8]
 8006150:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006154:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8006156:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8006158:	68bb      	ldr	r3, [r7, #8]
 800615a:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800615c:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 800615e:	68bb      	ldr	r3, [r7, #8]
 8006160:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006162:	4313      	orrs	r3, r2
 8006164:	617b      	str	r3, [r7, #20]

    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006166:	4b3e      	ldr	r3, [pc, #248]	; (8006260 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8006168:	22ca      	movs	r2, #202	; 0xca
 800616a:	625a      	str	r2, [r3, #36]	; 0x24
 800616c:	4b3c      	ldr	r3, [pc, #240]	; (8006260 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800616e:	2253      	movs	r2, #83	; 0x53
 8006170:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8006172:	68bb      	ldr	r3, [r7, #8]
 8006174:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006176:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800617a:	d12c      	bne.n	80061d6 <HAL_RTC_SetAlarm_IT+0x16a>
  {
    /* Disable the Alarm A interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 800617c:	4b38      	ldr	r3, [pc, #224]	; (8006260 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800617e:	699b      	ldr	r3, [r3, #24]
 8006180:	4a37      	ldr	r2, [pc, #220]	; (8006260 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8006182:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8006186:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm A */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8006188:	4b35      	ldr	r3, [pc, #212]	; (8006260 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800618a:	2201      	movs	r2, #1
 800618c:	65da      	str	r2, [r3, #92]	; 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 800618e:	693b      	ldr	r3, [r7, #16]
 8006190:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006194:	d107      	bne.n	80061a6 <HAL_RTC_SetAlarm_IT+0x13a>
    {
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 8006196:	68bb      	ldr	r3, [r7, #8]
 8006198:	699a      	ldr	r2, [r3, #24]
 800619a:	68bb      	ldr	r3, [r7, #8]
 800619c:	69db      	ldr	r3, [r3, #28]
 800619e:	4930      	ldr	r1, [pc, #192]	; (8006260 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80061a0:	4313      	orrs	r3, r2
 80061a2:	644b      	str	r3, [r1, #68]	; 0x44
 80061a4:	e006      	b.n	80061b4 <HAL_RTC_SetAlarm_IT+0x148>
    }
    else
    {
      WRITE_REG(RTC->ALRMAR, tmpreg);
 80061a6:	4a2e      	ldr	r2, [pc, #184]	; (8006260 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80061a8:	697b      	ldr	r3, [r7, #20]
 80061aa:	6413      	str	r3, [r2, #64]	; 0x40
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 80061ac:	4a2c      	ldr	r2, [pc, #176]	; (8006260 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80061ae:	68bb      	ldr	r3, [r7, #8]
 80061b0:	699b      	ldr	r3, [r3, #24]
 80061b2:	6453      	str	r3, [r2, #68]	; 0x44
    }

    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 80061b4:	4a2a      	ldr	r2, [pc, #168]	; (8006260 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80061b6:	68bb      	ldr	r3, [r7, #8]
 80061b8:	685b      	ldr	r3, [r3, #4]
 80061ba:	6713      	str	r3, [r2, #112]	; 0x70

    /* Store in the handle the Alarm A enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061c0:	f043 0201 	orr.w	r2, r3, #1
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	631a      	str	r2, [r3, #48]	; 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 80061c8:	4b25      	ldr	r3, [pc, #148]	; (8006260 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80061ca:	699b      	ldr	r3, [r3, #24]
 80061cc:	4a24      	ldr	r2, [pc, #144]	; (8006260 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80061ce:	f443 5388 	orr.w	r3, r3, #4352	; 0x1100
 80061d2:	6193      	str	r3, [r2, #24]
 80061d4:	e02b      	b.n	800622e <HAL_RTC_SetAlarm_IT+0x1c2>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 80061d6:	4b22      	ldr	r3, [pc, #136]	; (8006260 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80061d8:	699b      	ldr	r3, [r3, #24]
 80061da:	4a21      	ldr	r2, [pc, #132]	; (8006260 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80061dc:	f423 5308 	bic.w	r3, r3, #8704	; 0x2200
 80061e0:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm B */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 80061e2:	4b1f      	ldr	r3, [pc, #124]	; (8006260 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80061e4:	2202      	movs	r2, #2
 80061e6:	65da      	str	r2, [r3, #92]	; 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 80061e8:	693b      	ldr	r3, [r7, #16]
 80061ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80061ee:	d107      	bne.n	8006200 <HAL_RTC_SetAlarm_IT+0x194>
    {
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 80061f0:	68bb      	ldr	r3, [r7, #8]
 80061f2:	699a      	ldr	r2, [r3, #24]
 80061f4:	68bb      	ldr	r3, [r7, #8]
 80061f6:	69db      	ldr	r3, [r3, #28]
 80061f8:	4919      	ldr	r1, [pc, #100]	; (8006260 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80061fa:	4313      	orrs	r3, r2
 80061fc:	64cb      	str	r3, [r1, #76]	; 0x4c
 80061fe:	e006      	b.n	800620e <HAL_RTC_SetAlarm_IT+0x1a2>
    }
    else
    {
      WRITE_REG(RTC->ALRMBR, tmpreg);
 8006200:	4a17      	ldr	r2, [pc, #92]	; (8006260 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8006202:	697b      	ldr	r3, [r7, #20]
 8006204:	6493      	str	r3, [r2, #72]	; 0x48
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask);
 8006206:	4a16      	ldr	r2, [pc, #88]	; (8006260 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8006208:	68bb      	ldr	r3, [r7, #8]
 800620a:	699b      	ldr	r3, [r3, #24]
 800620c:	64d3      	str	r3, [r2, #76]	; 0x4c
    }

    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 800620e:	4a14      	ldr	r2, [pc, #80]	; (8006260 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8006210:	68bb      	ldr	r3, [r7, #8]
 8006212:	685b      	ldr	r3, [r3, #4]
 8006214:	6753      	str	r3, [r2, #116]	; 0x74

    /* Store in the handle the Alarm B enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800621a:	f043 0202 	orr.w	r2, r3, #2
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	631a      	str	r2, [r3, #48]	; 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8006222:	4b0f      	ldr	r3, [pc, #60]	; (8006260 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8006224:	699b      	ldr	r3, [r3, #24]
 8006226:	4a0e      	ldr	r2, [pc, #56]	; (8006260 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8006228:	f443 5308 	orr.w	r3, r3, #8704	; 0x2200
 800622c:	6193      	str	r3, [r2, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 800622e:	4b0d      	ldr	r3, [pc, #52]	; (8006264 <HAL_RTC_SetAlarm_IT+0x1f8>)
 8006230:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006234:	4a0b      	ldr	r2, [pc, #44]	; (8006264 <HAL_RTC_SetAlarm_IT+0x1f8>)
 8006236:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800623a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800623e:	4b08      	ldr	r3, [pc, #32]	; (8006260 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8006240:	22ff      	movs	r2, #255	; 0xff
 8006242:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	2201      	movs	r2, #1
 8006248:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	2200      	movs	r2, #0
 8006250:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8006254:	2300      	movs	r3, #0
}
 8006256:	4618      	mov	r0, r3
 8006258:	371c      	adds	r7, #28
 800625a:	46bd      	mov	sp, r7
 800625c:	bd90      	pop	{r4, r7, pc}
 800625e:	bf00      	nop
 8006260:	40002800 	.word	0x40002800
 8006264:	58000800 	.word	0x58000800

08006268 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 8006268:	b480      	push	{r7}
 800626a:	b083      	sub	sp, #12
 800626c:	af00      	add	r7, sp, #0
 800626e:	6078      	str	r0, [r7, #4]
 8006270:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006278:	2b01      	cmp	r3, #1
 800627a:	d101      	bne.n	8006280 <HAL_RTC_DeactivateAlarm+0x18>
 800627c:	2302      	movs	r3, #2
 800627e:	e042      	b.n	8006306 <HAL_RTC_DeactivateAlarm+0x9e>
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2201      	movs	r2, #1
 8006284:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2202      	movs	r2, #2
 800628c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006290:	4b1f      	ldr	r3, [pc, #124]	; (8006310 <HAL_RTC_DeactivateAlarm+0xa8>)
 8006292:	22ca      	movs	r2, #202	; 0xca
 8006294:	625a      	str	r2, [r3, #36]	; 0x24
 8006296:	4b1e      	ldr	r3, [pc, #120]	; (8006310 <HAL_RTC_DeactivateAlarm+0xa8>)
 8006298:	2253      	movs	r2, #83	; 0x53
 800629a:	625a      	str	r2, [r3, #36]	; 0x24

  if (Alarm == RTC_ALARM_A)
 800629c:	683b      	ldr	r3, [r7, #0]
 800629e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80062a2:	d112      	bne.n	80062ca <HAL_RTC_DeactivateAlarm+0x62>
  {
    /* AlarmA, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 80062a4:	4b1a      	ldr	r3, [pc, #104]	; (8006310 <HAL_RTC_DeactivateAlarm+0xa8>)
 80062a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80062a8:	4a19      	ldr	r2, [pc, #100]	; (8006310 <HAL_RTC_DeactivateAlarm+0xa8>)
 80062aa:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80062ae:	6453      	str	r3, [r2, #68]	; 0x44

    /* AlarmA, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 80062b0:	4b17      	ldr	r3, [pc, #92]	; (8006310 <HAL_RTC_DeactivateAlarm+0xa8>)
 80062b2:	699b      	ldr	r3, [r3, #24]
 80062b4:	4a16      	ldr	r2, [pc, #88]	; (8006310 <HAL_RTC_DeactivateAlarm+0xa8>)
 80062b6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80062ba:	6193      	str	r3, [r2, #24]

    /* Store in the handle the Alarm A disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062c0:	f023 0201 	bic.w	r2, r3, #1
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	631a      	str	r2, [r3, #48]	; 0x30
 80062c8:	e011      	b.n	80062ee <HAL_RTC_DeactivateAlarm+0x86>
  }
  else
  {
    /* AlarmB, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 80062ca:	4b11      	ldr	r3, [pc, #68]	; (8006310 <HAL_RTC_DeactivateAlarm+0xa8>)
 80062cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80062ce:	4a10      	ldr	r2, [pc, #64]	; (8006310 <HAL_RTC_DeactivateAlarm+0xa8>)
 80062d0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80062d4:	64d3      	str	r3, [r2, #76]	; 0x4c

    /* AlarmB, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 80062d6:	4b0e      	ldr	r3, [pc, #56]	; (8006310 <HAL_RTC_DeactivateAlarm+0xa8>)
 80062d8:	699b      	ldr	r3, [r3, #24]
 80062da:	4a0d      	ldr	r2, [pc, #52]	; (8006310 <HAL_RTC_DeactivateAlarm+0xa8>)
 80062dc:	f423 5308 	bic.w	r3, r3, #8704	; 0x2200
 80062e0:	6193      	str	r3, [r2, #24]

    /* Store in the handle the Alarm B disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062e6:	f023 0202 	bic.w	r2, r3, #2
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	631a      	str	r2, [r3, #48]	; 0x30
  }
  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80062ee:	4b08      	ldr	r3, [pc, #32]	; (8006310 <HAL_RTC_DeactivateAlarm+0xa8>)
 80062f0:	22ff      	movs	r2, #255	; 0xff
 80062f2:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	2201      	movs	r2, #1
 80062f8:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2200      	movs	r2, #0
 8006300:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8006304:	2300      	movs	r3, #0
}
 8006306:	4618      	mov	r0, r3
 8006308:	370c      	adds	r7, #12
 800630a:	46bd      	mov	sp, r7
 800630c:	bc80      	pop	{r7}
 800630e:	4770      	bx	lr
 8006310:	40002800 	.word	0x40002800

08006314 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8006314:	b580      	push	{r7, lr}
 8006316:	b084      	sub	sp, #16
 8006318:	af00      	add	r7, sp, #0
 800631a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = READ_REG(RTC->MISR) & READ_REG(hrtc->IsEnabled.RtcFeatures);
 800631c:	4b11      	ldr	r3, [pc, #68]	; (8006364 <HAL_RTC_AlarmIRQHandler+0x50>)
 800631e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006324:	4013      	ands	r3, r2
 8006326:	60fb      	str	r3, [r7, #12]

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	f003 0301 	and.w	r3, r3, #1
 800632e:	2b00      	cmp	r3, #0
 8006330:	d005      	beq.n	800633e <HAL_RTC_AlarmIRQHandler+0x2a>
  {
    /* Clear the AlarmA interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8006332:	4b0c      	ldr	r3, [pc, #48]	; (8006364 <HAL_RTC_AlarmIRQHandler+0x50>)
 8006334:	2201      	movs	r2, #1
 8006336:	65da      	str	r2, [r3, #92]	; 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmAEventCallback(hrtc);
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
 8006338:	6878      	ldr	r0, [r7, #4]
 800633a:	f7fb fefd 	bl	8002138 <HAL_RTC_AlarmAEventCallback>
#endif
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	f003 0302 	and.w	r3, r3, #2
 8006344:	2b00      	cmp	r3, #0
 8006346:	d005      	beq.n	8006354 <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Clear the AlarmB interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8006348:	4b06      	ldr	r3, [pc, #24]	; (8006364 <HAL_RTC_AlarmIRQHandler+0x50>)
 800634a:	2202      	movs	r2, #2
 800634c:	65da      	str	r2, [r3, #92]	; 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmBEventCallback(hrtc);
#else
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 800634e:	6878      	ldr	r0, [r7, #4]
 8006350:	f000 f94a 	bl	80065e8 <HAL_RTCEx_AlarmBEventCallback>
#endif
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	2201      	movs	r2, #1
 8006358:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
}
 800635c:	bf00      	nop
 800635e:	3710      	adds	r7, #16
 8006360:	46bd      	mov	sp, r7
 8006362:	bd80      	pop	{r7, pc}
 8006364:	40002800 	.word	0x40002800

08006368 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8006368:	b580      	push	{r7, lr}
 800636a:	b084      	sub	sp, #16
 800636c:	af00      	add	r7, sp, #0
 800636e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  SET_BIT(RTC->ICSR, RTC_RSF_MASK);
 8006370:	4b0f      	ldr	r3, [pc, #60]	; (80063b0 <HAL_RTC_WaitForSynchro+0x48>)
 8006372:	68db      	ldr	r3, [r3, #12]
 8006374:	4a0e      	ldr	r2, [pc, #56]	; (80063b0 <HAL_RTC_WaitForSynchro+0x48>)
 8006376:	f063 03a0 	orn	r3, r3, #160	; 0xa0
 800637a:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 800637c:	f7fb fd20 	bl	8001dc0 <HAL_GetTick>
 8006380:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8006382:	e009      	b.n	8006398 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006384:	f7fb fd1c 	bl	8001dc0 <HAL_GetTick>
 8006388:	4602      	mov	r2, r0
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	1ad3      	subs	r3, r2, r3
 800638e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006392:	d901      	bls.n	8006398 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8006394:	2303      	movs	r3, #3
 8006396:	e006      	b.n	80063a6 <HAL_RTC_WaitForSynchro+0x3e>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8006398:	4b05      	ldr	r3, [pc, #20]	; (80063b0 <HAL_RTC_WaitForSynchro+0x48>)
 800639a:	68db      	ldr	r3, [r3, #12]
 800639c:	f003 0320 	and.w	r3, r3, #32
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d0ef      	beq.n	8006384 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 80063a4:	2300      	movs	r3, #0
}
 80063a6:	4618      	mov	r0, r3
 80063a8:	3710      	adds	r7, #16
 80063aa:	46bd      	mov	sp, r7
 80063ac:	bd80      	pop	{r7, pc}
 80063ae:	bf00      	nop
 80063b0:	40002800 	.word	0x40002800

080063b4 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80063b4:	b580      	push	{r7, lr}
 80063b6:	b084      	sub	sp, #16
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80063bc:	2300      	movs	r3, #0
 80063be:	73fb      	strb	r3, [r7, #15]

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 80063c0:	4b15      	ldr	r3, [pc, #84]	; (8006418 <RTC_EnterInitMode+0x64>)
 80063c2:	68db      	ldr	r3, [r3, #12]
 80063c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d120      	bne.n	800640e <RTC_EnterInitMode+0x5a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80063cc:	4b12      	ldr	r3, [pc, #72]	; (8006418 <RTC_EnterInitMode+0x64>)
 80063ce:	68db      	ldr	r3, [r3, #12]
 80063d0:	4a11      	ldr	r2, [pc, #68]	; (8006418 <RTC_EnterInitMode+0x64>)
 80063d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80063d6:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 80063d8:	f7fb fcf2 	bl	8001dc0 <HAL_GetTick>
 80063dc:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80063de:	e00d      	b.n	80063fc <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80063e0:	f7fb fcee 	bl	8001dc0 <HAL_GetTick>
 80063e4:	4602      	mov	r2, r0
 80063e6:	68bb      	ldr	r3, [r7, #8]
 80063e8:	1ad3      	subs	r3, r2, r3
 80063ea:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80063ee:	d905      	bls.n	80063fc <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 80063f0:	2303      	movs	r3, #3
 80063f2:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2203      	movs	r2, #3
 80063f8:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80063fc:	4b06      	ldr	r3, [pc, #24]	; (8006418 <RTC_EnterInitMode+0x64>)
 80063fe:	68db      	ldr	r3, [r3, #12]
 8006400:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006404:	2b00      	cmp	r3, #0
 8006406:	d102      	bne.n	800640e <RTC_EnterInitMode+0x5a>
 8006408:	7bfb      	ldrb	r3, [r7, #15]
 800640a:	2b03      	cmp	r3, #3
 800640c:	d1e8      	bne.n	80063e0 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 800640e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006410:	4618      	mov	r0, r3
 8006412:	3710      	adds	r7, #16
 8006414:	46bd      	mov	sp, r7
 8006416:	bd80      	pop	{r7, pc}
 8006418:	40002800 	.word	0x40002800

0800641c <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800641c:	b580      	push	{r7, lr}
 800641e:	b084      	sub	sp, #16
 8006420:	af00      	add	r7, sp, #0
 8006422:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006424:	2300      	movs	r3, #0
 8006426:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8006428:	4b1a      	ldr	r3, [pc, #104]	; (8006494 <RTC_ExitInitMode+0x78>)
 800642a:	68db      	ldr	r3, [r3, #12]
 800642c:	4a19      	ldr	r2, [pc, #100]	; (8006494 <RTC_ExitInitMode+0x78>)
 800642e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006432:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8006434:	4b17      	ldr	r3, [pc, #92]	; (8006494 <RTC_ExitInitMode+0x78>)
 8006436:	699b      	ldr	r3, [r3, #24]
 8006438:	f003 0320 	and.w	r3, r3, #32
 800643c:	2b00      	cmp	r3, #0
 800643e:	d10c      	bne.n	800645a <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006440:	6878      	ldr	r0, [r7, #4]
 8006442:	f7ff ff91 	bl	8006368 <HAL_RTC_WaitForSynchro>
 8006446:	4603      	mov	r3, r0
 8006448:	2b00      	cmp	r3, #0
 800644a:	d01e      	beq.n	800648a <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	2203      	movs	r2, #3
 8006450:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      status = HAL_TIMEOUT;
 8006454:	2303      	movs	r3, #3
 8006456:	73fb      	strb	r3, [r7, #15]
 8006458:	e017      	b.n	800648a <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800645a:	4b0e      	ldr	r3, [pc, #56]	; (8006494 <RTC_ExitInitMode+0x78>)
 800645c:	699b      	ldr	r3, [r3, #24]
 800645e:	4a0d      	ldr	r2, [pc, #52]	; (8006494 <RTC_ExitInitMode+0x78>)
 8006460:	f023 0320 	bic.w	r3, r3, #32
 8006464:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006466:	6878      	ldr	r0, [r7, #4]
 8006468:	f7ff ff7e 	bl	8006368 <HAL_RTC_WaitForSynchro>
 800646c:	4603      	mov	r3, r0
 800646e:	2b00      	cmp	r3, #0
 8006470:	d005      	beq.n	800647e <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	2203      	movs	r2, #3
 8006476:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      status = HAL_TIMEOUT;
 800647a:	2303      	movs	r3, #3
 800647c:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800647e:	4b05      	ldr	r3, [pc, #20]	; (8006494 <RTC_ExitInitMode+0x78>)
 8006480:	699b      	ldr	r3, [r3, #24]
 8006482:	4a04      	ldr	r2, [pc, #16]	; (8006494 <RTC_ExitInitMode+0x78>)
 8006484:	f043 0320 	orr.w	r3, r3, #32
 8006488:	6193      	str	r3, [r2, #24]
  }

  return status;
 800648a:	7bfb      	ldrb	r3, [r7, #15]
}
 800648c:	4618      	mov	r0, r3
 800648e:	3710      	adds	r7, #16
 8006490:	46bd      	mov	sp, r7
 8006492:	bd80      	pop	{r7, pc}
 8006494:	40002800 	.word	0x40002800

08006498 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8006498:	b480      	push	{r7}
 800649a:	b085      	sub	sp, #20
 800649c:	af00      	add	r7, sp, #0
 800649e:	4603      	mov	r3, r0
 80064a0:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80064a2:	2300      	movs	r3, #0
 80064a4:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 80064a6:	79fb      	ldrb	r3, [r7, #7]
 80064a8:	72fb      	strb	r3, [r7, #11]

  while (tmp_Value >= 10U)
 80064aa:	e005      	b.n	80064b8 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	3301      	adds	r3, #1
 80064b0:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 80064b2:	7afb      	ldrb	r3, [r7, #11]
 80064b4:	3b0a      	subs	r3, #10
 80064b6:	72fb      	strb	r3, [r7, #11]
  while (tmp_Value >= 10U)
 80064b8:	7afb      	ldrb	r3, [r7, #11]
 80064ba:	2b09      	cmp	r3, #9
 80064bc:	d8f6      	bhi.n	80064ac <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	b2db      	uxtb	r3, r3
 80064c2:	011b      	lsls	r3, r3, #4
 80064c4:	b2da      	uxtb	r2, r3
 80064c6:	7afb      	ldrb	r3, [r7, #11]
 80064c8:	4313      	orrs	r3, r2
 80064ca:	b2db      	uxtb	r3, r3
}
 80064cc:	4618      	mov	r0, r3
 80064ce:	3714      	adds	r7, #20
 80064d0:	46bd      	mov	sp, r7
 80064d2:	bc80      	pop	{r7}
 80064d4:	4770      	bx	lr
	...

080064d8 <HAL_RTCEx_EnableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
 80064d8:	b480      	push	{r7}
 80064da:	b083      	sub	sp, #12
 80064dc:	af00      	add	r7, sp, #0
 80064de:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80064e6:	2b01      	cmp	r3, #1
 80064e8:	d101      	bne.n	80064ee <HAL_RTCEx_EnableBypassShadow+0x16>
 80064ea:	2302      	movs	r3, #2
 80064ec:	e01f      	b.n	800652e <HAL_RTCEx_EnableBypassShadow+0x56>
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	2201      	movs	r2, #1
 80064f2:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	2202      	movs	r2, #2
 80064fa:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80064fe:	4b0e      	ldr	r3, [pc, #56]	; (8006538 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8006500:	22ca      	movs	r2, #202	; 0xca
 8006502:	625a      	str	r2, [r3, #36]	; 0x24
 8006504:	4b0c      	ldr	r3, [pc, #48]	; (8006538 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8006506:	2253      	movs	r2, #83	; 0x53
 8006508:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the BYPSHAD bit */
  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800650a:	4b0b      	ldr	r3, [pc, #44]	; (8006538 <HAL_RTCEx_EnableBypassShadow+0x60>)
 800650c:	699b      	ldr	r3, [r3, #24]
 800650e:	4a0a      	ldr	r2, [pc, #40]	; (8006538 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8006510:	f043 0320 	orr.w	r3, r3, #32
 8006514:	6193      	str	r3, [r2, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006516:	4b08      	ldr	r3, [pc, #32]	; (8006538 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8006518:	22ff      	movs	r2, #255	; 0xff
 800651a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	2201      	movs	r2, #1
 8006520:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	2200      	movs	r2, #0
 8006528:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800652c:	2300      	movs	r3, #0
}
 800652e:	4618      	mov	r0, r3
 8006530:	370c      	adds	r7, #12
 8006532:	46bd      	mov	sp, r7
 8006534:	bc80      	pop	{r7}
 8006536:	4770      	bx	lr
 8006538:	40002800 	.word	0x40002800

0800653c <HAL_RTCEx_SetSSRU_IT>:
  * @brief  Set SSR Underflow detection with Interrupt.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSSRU_IT(RTC_HandleTypeDef *hrtc)
{
 800653c:	b480      	push	{r7}
 800653e:	b083      	sub	sp, #12
 8006540:	af00      	add	r7, sp, #0
 8006542:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800654a:	2b01      	cmp	r3, #1
 800654c:	d101      	bne.n	8006552 <HAL_RTCEx_SetSSRU_IT+0x16>
 800654e:	2302      	movs	r3, #2
 8006550:	e027      	b.n	80065a2 <HAL_RTCEx_SetSSRU_IT+0x66>
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	2201      	movs	r2, #1
 8006556:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	2202      	movs	r2, #2
 800655e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006562:	4b12      	ldr	r3, [pc, #72]	; (80065ac <HAL_RTCEx_SetSSRU_IT+0x70>)
 8006564:	22ca      	movs	r2, #202	; 0xca
 8006566:	625a      	str	r2, [r3, #36]	; 0x24
 8006568:	4b10      	ldr	r3, [pc, #64]	; (80065ac <HAL_RTCEx_SetSSRU_IT+0x70>)
 800656a:	2253      	movs	r2, #83	; 0x53
 800656c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enable IT SSRU */
  __HAL_RTC_SSRU_ENABLE_IT(hrtc, RTC_IT_SSRU);
 800656e:	4b0f      	ldr	r3, [pc, #60]	; (80065ac <HAL_RTCEx_SetSSRU_IT+0x70>)
 8006570:	699b      	ldr	r3, [r3, #24]
 8006572:	4a0e      	ldr	r2, [pc, #56]	; (80065ac <HAL_RTCEx_SetSSRU_IT+0x70>)
 8006574:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006578:	6193      	str	r3, [r2, #24]

  /* RTC SSRU Interrupt Configuration: EXTI configuration */
  __HAL_RTC_SSRU_EXTI_ENABLE_IT();
 800657a:	4b0d      	ldr	r3, [pc, #52]	; (80065b0 <HAL_RTCEx_SetSSRU_IT+0x74>)
 800657c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006580:	4a0b      	ldr	r2, [pc, #44]	; (80065b0 <HAL_RTCEx_SetSSRU_IT+0x74>)
 8006582:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006586:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800658a:	4b08      	ldr	r3, [pc, #32]	; (80065ac <HAL_RTCEx_SetSSRU_IT+0x70>)
 800658c:	22ff      	movs	r2, #255	; 0xff
 800658e:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2201      	movs	r2, #1
 8006594:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2200      	movs	r2, #0
 800659c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 80065a0:	2300      	movs	r3, #0
}
 80065a2:	4618      	mov	r0, r3
 80065a4:	370c      	adds	r7, #12
 80065a6:	46bd      	mov	sp, r7
 80065a8:	bc80      	pop	{r7}
 80065aa:	4770      	bx	lr
 80065ac:	40002800 	.word	0x40002800
 80065b0:	58000800 	.word	0x58000800

080065b4 <HAL_RTCEx_SSRUIRQHandler>:
  * @brief  Handle SSR underflow interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_SSRUIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80065b4:	b580      	push	{r7, lr}
 80065b6:	b082      	sub	sp, #8
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	6078      	str	r0, [r7, #4]
  if ((RTC->MISR & RTC_MISR_SSRUMF) != 0u)
 80065bc:	4b09      	ldr	r3, [pc, #36]	; (80065e4 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 80065be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d005      	beq.n	80065d4 <HAL_RTCEx_SSRUIRQHandler+0x20>
  {
    /* Immediately clear flags */
    RTC->SCR = RTC_SCR_CSSRUF;
 80065c8:	4b06      	ldr	r3, [pc, #24]	; (80065e4 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 80065ca:	2240      	movs	r2, #64	; 0x40
 80065cc:	65da      	str	r2, [r3, #92]	; 0x5c
    /* SSRU callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call SSRUEvent registered Callback */
    hrtc->SSRUEventCallback(hrtc);
#else
    HAL_RTCEx_SSRUEventCallback(hrtc);
 80065ce:	6878      	ldr	r0, [r7, #4]
 80065d0:	f7fb fdbc 	bl	800214c <HAL_RTCEx_SSRUEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	2201      	movs	r2, #1
 80065d8:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
}
 80065dc:	bf00      	nop
 80065de:	3708      	adds	r7, #8
 80065e0:	46bd      	mov	sp, r7
 80065e2:	bd80      	pop	{r7, pc}
 80065e4:	40002800 	.word	0x40002800

080065e8 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 80065e8:	b480      	push	{r7}
 80065ea:	b083      	sub	sp, #12
 80065ec:	af00      	add	r7, sp, #0
 80065ee:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 80065f0:	bf00      	nop
 80065f2:	370c      	adds	r7, #12
 80065f4:	46bd      	mov	sp, r7
 80065f6:	bc80      	pop	{r7}
 80065f8:	4770      	bx	lr
	...

080065fc <HAL_RTCEx_BKUPWrite>:
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 80065fc:	b480      	push	{r7}
 80065fe:	b087      	sub	sp, #28
 8006600:	af00      	add	r7, sp, #0
 8006602:	60f8      	str	r0, [r7, #12]
 8006604:	60b9      	str	r1, [r7, #8]
 8006606:	607a      	str	r2, [r7, #4]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 8006608:	4b07      	ldr	r3, [pc, #28]	; (8006628 <HAL_RTCEx_BKUPWrite+0x2c>)
 800660a:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 800660c:	68bb      	ldr	r3, [r7, #8]
 800660e:	009b      	lsls	r3, r3, #2
 8006610:	697a      	ldr	r2, [r7, #20]
 8006612:	4413      	add	r3, r2
 8006614:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8006616:	697b      	ldr	r3, [r7, #20]
 8006618:	687a      	ldr	r2, [r7, #4]
 800661a:	601a      	str	r2, [r3, #0]
}
 800661c:	bf00      	nop
 800661e:	371c      	adds	r7, #28
 8006620:	46bd      	mov	sp, r7
 8006622:	bc80      	pop	{r7}
 8006624:	4770      	bx	lr
 8006626:	bf00      	nop
 8006628:	4000b100 	.word	0x4000b100

0800662c <HAL_RTCEx_BKUPRead>:
  * @param  BackupRegister RTC Backup data Register number.
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 800662c:	b480      	push	{r7}
 800662e:	b085      	sub	sp, #20
 8006630:	af00      	add	r7, sp, #0
 8006632:	6078      	str	r0, [r7, #4]
 8006634:	6039      	str	r1, [r7, #0]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 8006636:	4b07      	ldr	r3, [pc, #28]	; (8006654 <HAL_RTCEx_BKUPRead+0x28>)
 8006638:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 800663a:	683b      	ldr	r3, [r7, #0]
 800663c:	009b      	lsls	r3, r3, #2
 800663e:	68fa      	ldr	r2, [r7, #12]
 8006640:	4413      	add	r3, r2
 8006642:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	681b      	ldr	r3, [r3, #0]
}
 8006648:	4618      	mov	r0, r3
 800664a:	3714      	adds	r7, #20
 800664c:	46bd      	mov	sp, r7
 800664e:	bc80      	pop	{r7}
 8006650:	4770      	bx	lr
 8006652:	bf00      	nop
 8006654:	4000b100 	.word	0x4000b100

08006658 <LL_PWR_SetRadioBusyTrigger>:
{
 8006658:	b480      	push	{r7}
 800665a:	b083      	sub	sp, #12
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 8006660:	4b06      	ldr	r3, [pc, #24]	; (800667c <LL_PWR_SetRadioBusyTrigger+0x24>)
 8006662:	689b      	ldr	r3, [r3, #8]
 8006664:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006668:	4904      	ldr	r1, [pc, #16]	; (800667c <LL_PWR_SetRadioBusyTrigger+0x24>)
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	4313      	orrs	r3, r2
 800666e:	608b      	str	r3, [r1, #8]
}
 8006670:	bf00      	nop
 8006672:	370c      	adds	r7, #12
 8006674:	46bd      	mov	sp, r7
 8006676:	bc80      	pop	{r7}
 8006678:	4770      	bx	lr
 800667a:	bf00      	nop
 800667c:	58000400 	.word	0x58000400

08006680 <LL_PWR_UnselectSUBGHZSPI_NSS>:
{
 8006680:	b480      	push	{r7}
 8006682:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8006684:	4b05      	ldr	r3, [pc, #20]	; (800669c <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8006686:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800668a:	4a04      	ldr	r2, [pc, #16]	; (800669c <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 800668c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006690:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8006694:	bf00      	nop
 8006696:	46bd      	mov	sp, r7
 8006698:	bc80      	pop	{r7}
 800669a:	4770      	bx	lr
 800669c:	58000400 	.word	0x58000400

080066a0 <LL_PWR_SelectSUBGHZSPI_NSS>:
{
 80066a0:	b480      	push	{r7}
 80066a2:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 80066a4:	4b05      	ldr	r3, [pc, #20]	; (80066bc <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 80066a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80066aa:	4a04      	ldr	r2, [pc, #16]	; (80066bc <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 80066ac:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80066b0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80066b4:	bf00      	nop
 80066b6:	46bd      	mov	sp, r7
 80066b8:	bc80      	pop	{r7}
 80066ba:	4770      	bx	lr
 80066bc:	58000400 	.word	0x58000400

080066c0 <LL_PWR_ClearFlag_RFBUSY>:
{
 80066c0:	b480      	push	{r7}
 80066c2:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 80066c4:	4b03      	ldr	r3, [pc, #12]	; (80066d4 <LL_PWR_ClearFlag_RFBUSY+0x14>)
 80066c6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80066ca:	619a      	str	r2, [r3, #24]
}
 80066cc:	bf00      	nop
 80066ce:	46bd      	mov	sp, r7
 80066d0:	bc80      	pop	{r7}
 80066d2:	4770      	bx	lr
 80066d4:	58000400 	.word	0x58000400

080066d8 <LL_PWR_IsActiveFlag_RFBUSYS>:
{
 80066d8:	b480      	push	{r7}
 80066da:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 80066dc:	4b06      	ldr	r3, [pc, #24]	; (80066f8 <LL_PWR_IsActiveFlag_RFBUSYS+0x20>)
 80066de:	695b      	ldr	r3, [r3, #20]
 80066e0:	f003 0302 	and.w	r3, r3, #2
 80066e4:	2b02      	cmp	r3, #2
 80066e6:	d101      	bne.n	80066ec <LL_PWR_IsActiveFlag_RFBUSYS+0x14>
 80066e8:	2301      	movs	r3, #1
 80066ea:	e000      	b.n	80066ee <LL_PWR_IsActiveFlag_RFBUSYS+0x16>
 80066ec:	2300      	movs	r3, #0
}
 80066ee:	4618      	mov	r0, r3
 80066f0:	46bd      	mov	sp, r7
 80066f2:	bc80      	pop	{r7}
 80066f4:	4770      	bx	lr
 80066f6:	bf00      	nop
 80066f8:	58000400 	.word	0x58000400

080066fc <LL_PWR_IsActiveFlag_RFBUSYMS>:
{
 80066fc:	b480      	push	{r7}
 80066fe:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 8006700:	4b06      	ldr	r3, [pc, #24]	; (800671c <LL_PWR_IsActiveFlag_RFBUSYMS+0x20>)
 8006702:	695b      	ldr	r3, [r3, #20]
 8006704:	f003 0304 	and.w	r3, r3, #4
 8006708:	2b04      	cmp	r3, #4
 800670a:	d101      	bne.n	8006710 <LL_PWR_IsActiveFlag_RFBUSYMS+0x14>
 800670c:	2301      	movs	r3, #1
 800670e:	e000      	b.n	8006712 <LL_PWR_IsActiveFlag_RFBUSYMS+0x16>
 8006710:	2300      	movs	r3, #0
}
 8006712:	4618      	mov	r0, r3
 8006714:	46bd      	mov	sp, r7
 8006716:	bc80      	pop	{r7}
 8006718:	4770      	bx	lr
 800671a:	bf00      	nop
 800671c:	58000400 	.word	0x58000400

08006720 <LL_RCC_RF_DisableReset>:
{
 8006720:	b480      	push	{r7}
 8006722:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 8006724:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006728:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800672c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006730:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006734:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8006738:	bf00      	nop
 800673a:	46bd      	mov	sp, r7
 800673c:	bc80      	pop	{r7}
 800673e:	4770      	bx	lr

08006740 <LL_RCC_IsRFUnderReset>:
{
 8006740:	b480      	push	{r7}
 8006742:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 8006744:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006748:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800674c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006750:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006754:	d101      	bne.n	800675a <LL_RCC_IsRFUnderReset+0x1a>
 8006756:	2301      	movs	r3, #1
 8006758:	e000      	b.n	800675c <LL_RCC_IsRFUnderReset+0x1c>
 800675a:	2300      	movs	r3, #0
}
 800675c:	4618      	mov	r0, r3
 800675e:	46bd      	mov	sp, r7
 8006760:	bc80      	pop	{r7}
 8006762:	4770      	bx	lr

08006764 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8006764:	b480      	push	{r7}
 8006766:	b083      	sub	sp, #12
 8006768:	af00      	add	r7, sp, #0
 800676a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 800676c:	4b06      	ldr	r3, [pc, #24]	; (8006788 <LL_EXTI_EnableIT_32_63+0x24>)
 800676e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8006772:	4905      	ldr	r1, [pc, #20]	; (8006788 <LL_EXTI_EnableIT_32_63+0x24>)
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	4313      	orrs	r3, r2
 8006778:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 800677c:	bf00      	nop
 800677e:	370c      	adds	r7, #12
 8006780:	46bd      	mov	sp, r7
 8006782:	bc80      	pop	{r7}
 8006784:	4770      	bx	lr
 8006786:	bf00      	nop
 8006788:	58000800 	.word	0x58000800

0800678c <HAL_SUBGHZ_Init>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SUBGHZ_Init(SUBGHZ_HandleTypeDef *hsubghz)
{
 800678c:	b580      	push	{r7, lr}
 800678e:	b084      	sub	sp, #16
 8006790:	af00      	add	r7, sp, #0
 8006792:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;

  /* Check the hsubghz handle allocation */
  if (hsubghz == NULL)
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	2b00      	cmp	r3, #0
 8006798:	d103      	bne.n	80067a2 <HAL_SUBGHZ_Init+0x16>
  {
    status = HAL_ERROR;
 800679a:	2301      	movs	r3, #1
 800679c:	73fb      	strb	r3, [r7, #15]
    return status;
 800679e:	7bfb      	ldrb	r3, [r7, #15]
 80067a0:	e04b      	b.n	800683a <HAL_SUBGHZ_Init+0xae>
  }
  else
  {
    status = HAL_OK;
 80067a2:	2300      	movs	r3, #0
 80067a4:	73fb      	strb	r3, [r7, #15]
  }

  assert_param(IS_SUBGHZSPI_BAUDRATE_PRESCALER(hsubghz->Init.BaudratePrescaler));

  if (hsubghz->State == HAL_SUBGHZ_STATE_RESET)
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	799b      	ldrb	r3, [r3, #6]
 80067aa:	b2db      	uxtb	r3, r3
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d105      	bne.n	80067bc <HAL_SUBGHZ_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsubghz->Lock = HAL_UNLOCKED;
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2200      	movs	r2, #0
 80067b4:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hsubghz->MspInitCallback(hsubghz);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SUBGHZ_MspInit(hsubghz);
 80067b6:	6878      	ldr	r0, [r7, #4]
 80067b8:	f7fb f8e8 	bl	800198c <HAL_SUBGHZ_MspInit>
#endif /* USE_HAL_ SUBGHZ_REGISTER_CALLBACKS */
  }

  hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2202      	movs	r2, #2
 80067c0:	719a      	strb	r2, [r3, #6]

  /* De-asserts the reset signal of the Radio peripheral */
  LL_RCC_RF_DisableReset();
 80067c2:	f7ff ffad 	bl	8006720 <LL_RCC_RF_DisableReset>

  /* Verify that Radio in reset status flag is set */
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80067c6:	4b1f      	ldr	r3, [pc, #124]	; (8006844 <HAL_SUBGHZ_Init+0xb8>)
 80067c8:	681a      	ldr	r2, [r3, #0]
 80067ca:	4613      	mov	r3, r2
 80067cc:	00db      	lsls	r3, r3, #3
 80067ce:	1a9b      	subs	r3, r3, r2
 80067d0:	009b      	lsls	r3, r3, #2
 80067d2:	0cdb      	lsrs	r3, r3, #19
 80067d4:	2264      	movs	r2, #100	; 0x64
 80067d6:	fb02 f303 	mul.w	r3, r2, r3
 80067da:	60bb      	str	r3, [r7, #8]

  do
  {
    if (count == 0U)
 80067dc:	68bb      	ldr	r3, [r7, #8]
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d105      	bne.n	80067ee <HAL_SUBGHZ_Init+0x62>
    {
      status  = HAL_ERROR;
 80067e2:	2301      	movs	r3, #1
 80067e4:	73fb      	strb	r3, [r7, #15]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	2201      	movs	r2, #1
 80067ea:	609a      	str	r2, [r3, #8]
      break;
 80067ec:	e007      	b.n	80067fe <HAL_SUBGHZ_Init+0x72>
    }
    count--;
 80067ee:	68bb      	ldr	r3, [r7, #8]
 80067f0:	3b01      	subs	r3, #1
 80067f2:	60bb      	str	r3, [r7, #8]
  } while (LL_RCC_IsRFUnderReset() != 0UL);
 80067f4:	f7ff ffa4 	bl	8006740 <LL_RCC_IsRFUnderReset>
 80067f8:	4603      	mov	r3, r0
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d1ee      	bne.n	80067dc <HAL_SUBGHZ_Init+0x50>

  /* Asserts the reset signal of the Radio peripheral */
  LL_PWR_UnselectSUBGHZSPI_NSS();
 80067fe:	f7ff ff3f 	bl	8006680 <LL_PWR_UnselectSUBGHZSPI_NSS>

  /* Enable wakeup signal of the Radio peripheral */
  LL_C2_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
#else
  /* Enable EXTI 44 : Radio IRQ ITs for CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
 8006802:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8006806:	f7ff ffad 	bl	8006764 <LL_EXTI_EnableIT_32_63>

  /* Enable wakeup signal of the Radio peripheral */
  LL_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
 800680a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800680e:	f7ff ff23 	bl	8006658 <LL_PWR_SetRadioBusyTrigger>
#endif /* CM0PLUS */

  /* Clear Pending Flag */
  LL_PWR_ClearFlag_RFBUSY();
 8006812:	f7ff ff55 	bl	80066c0 <LL_PWR_ClearFlag_RFBUSY>

  if (status == HAL_OK)
 8006816:	7bfb      	ldrb	r3, [r7, #15]
 8006818:	2b00      	cmp	r3, #0
 800681a:	d10a      	bne.n	8006832 <HAL_SUBGHZ_Init+0xa6>
  {
    /* Initialize SUBGHZSPI Peripheral */
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	4618      	mov	r0, r3
 8006822:	f000 faad 	bl	8006d80 <SUBGHZSPI_Init>

    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	2201      	movs	r2, #1
 800682a:	711a      	strb	r2, [r3, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	2200      	movs	r2, #0
 8006830:	609a      	str	r2, [r3, #8]
  }
  hsubghz->State     = HAL_SUBGHZ_STATE_READY;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	2201      	movs	r2, #1
 8006836:	719a      	strb	r2, [r3, #6]

  return status;
 8006838:	7bfb      	ldrb	r3, [r7, #15]
}
 800683a:	4618      	mov	r0, r3
 800683c:	3710      	adds	r7, #16
 800683e:	46bd      	mov	sp, r7
 8006840:	bd80      	pop	{r7, pc}
 8006842:	bf00      	nop
 8006844:	20000030 	.word	0x20000030

08006848 <HAL_SUBGHZ_WriteRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                            uint16_t Address,
                                            uint8_t *pBuffer,
                                            uint16_t Size)
{
 8006848:	b580      	push	{r7, lr}
 800684a:	b086      	sub	sp, #24
 800684c:	af00      	add	r7, sp, #0
 800684e:	60f8      	str	r0, [r7, #12]
 8006850:	607a      	str	r2, [r7, #4]
 8006852:	461a      	mov	r2, r3
 8006854:	460b      	mov	r3, r1
 8006856:	817b      	strh	r3, [r7, #10]
 8006858:	4613      	mov	r3, r2
 800685a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	799b      	ldrb	r3, [r3, #6]
 8006860:	b2db      	uxtb	r3, r3
 8006862:	2b01      	cmp	r3, #1
 8006864:	d14a      	bne.n	80068fc <HAL_SUBGHZ_WriteRegisters+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	795b      	ldrb	r3, [r3, #5]
 800686a:	2b01      	cmp	r3, #1
 800686c:	d101      	bne.n	8006872 <HAL_SUBGHZ_WriteRegisters+0x2a>
 800686e:	2302      	movs	r3, #2
 8006870:	e045      	b.n	80068fe <HAL_SUBGHZ_WriteRegisters+0xb6>
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	2201      	movs	r2, #1
 8006876:	715a      	strb	r2, [r3, #5]

    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	2202      	movs	r2, #2
 800687c:	719a      	strb	r2, [r3, #6]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800687e:	68f8      	ldr	r0, [r7, #12]
 8006880:	f000 fb4c 	bl	8006f1c <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8006884:	f7ff ff0c 	bl	80066a0 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 8006888:	210d      	movs	r1, #13
 800688a:	68f8      	ldr	r0, [r7, #12]
 800688c:	f000 fa98 	bl	8006dc0 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8006890:	897b      	ldrh	r3, [r7, #10]
 8006892:	0a1b      	lsrs	r3, r3, #8
 8006894:	b29b      	uxth	r3, r3
 8006896:	b2db      	uxtb	r3, r3
 8006898:	4619      	mov	r1, r3
 800689a:	68f8      	ldr	r0, [r7, #12]
 800689c:	f000 fa90 	bl	8006dc0 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 80068a0:	897b      	ldrh	r3, [r7, #10]
 80068a2:	b2db      	uxtb	r3, r3
 80068a4:	4619      	mov	r1, r3
 80068a6:	68f8      	ldr	r0, [r7, #12]
 80068a8:	f000 fa8a 	bl	8006dc0 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 80068ac:	2300      	movs	r3, #0
 80068ae:	82bb      	strh	r3, [r7, #20]
 80068b0:	e00a      	b.n	80068c8 <HAL_SUBGHZ_WriteRegisters+0x80>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 80068b2:	8abb      	ldrh	r3, [r7, #20]
 80068b4:	687a      	ldr	r2, [r7, #4]
 80068b6:	4413      	add	r3, r2
 80068b8:	781b      	ldrb	r3, [r3, #0]
 80068ba:	4619      	mov	r1, r3
 80068bc:	68f8      	ldr	r0, [r7, #12]
 80068be:	f000 fa7f 	bl	8006dc0 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 80068c2:	8abb      	ldrh	r3, [r7, #20]
 80068c4:	3301      	adds	r3, #1
 80068c6:	82bb      	strh	r3, [r7, #20]
 80068c8:	8aba      	ldrh	r2, [r7, #20]
 80068ca:	893b      	ldrh	r3, [r7, #8]
 80068cc:	429a      	cmp	r2, r3
 80068ce:	d3f0      	bcc.n	80068b2 <HAL_SUBGHZ_WriteRegisters+0x6a>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80068d0:	f7ff fed6 	bl	8006680 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 80068d4:	68f8      	ldr	r0, [r7, #12]
 80068d6:	f000 fb39 	bl	8006f4c <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	689b      	ldr	r3, [r3, #8]
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d002      	beq.n	80068e8 <HAL_SUBGHZ_WriteRegisters+0xa0>
    {
      status = HAL_ERROR;
 80068e2:	2301      	movs	r3, #1
 80068e4:	75fb      	strb	r3, [r7, #23]
 80068e6:	e001      	b.n	80068ec <HAL_SUBGHZ_WriteRegisters+0xa4>
    }
    else
    {
      status = HAL_OK;
 80068e8:	2300      	movs	r3, #0
 80068ea:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	2201      	movs	r2, #1
 80068f0:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	2200      	movs	r2, #0
 80068f6:	715a      	strb	r2, [r3, #5]

    return status;
 80068f8:	7dfb      	ldrb	r3, [r7, #23]
 80068fa:	e000      	b.n	80068fe <HAL_SUBGHZ_WriteRegisters+0xb6>
  }
  else
  {
    return HAL_BUSY;
 80068fc:	2302      	movs	r3, #2
  }
}
 80068fe:	4618      	mov	r0, r3
 8006900:	3718      	adds	r7, #24
 8006902:	46bd      	mov	sp, r7
 8006904:	bd80      	pop	{r7, pc}

08006906 <HAL_SUBGHZ_ReadRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                           uint16_t Address,
                                           uint8_t *pBuffer,
                                           uint16_t Size)
{
 8006906:	b580      	push	{r7, lr}
 8006908:	b088      	sub	sp, #32
 800690a:	af00      	add	r7, sp, #0
 800690c:	60f8      	str	r0, [r7, #12]
 800690e:	607a      	str	r2, [r7, #4]
 8006910:	461a      	mov	r2, r3
 8006912:	460b      	mov	r3, r1
 8006914:	817b      	strh	r3, [r7, #10]
 8006916:	4613      	mov	r3, r2
 8006918:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	799b      	ldrb	r3, [r3, #6]
 8006922:	b2db      	uxtb	r3, r3
 8006924:	2b01      	cmp	r3, #1
 8006926:	d14a      	bne.n	80069be <HAL_SUBGHZ_ReadRegisters+0xb8>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	795b      	ldrb	r3, [r3, #5]
 800692c:	2b01      	cmp	r3, #1
 800692e:	d101      	bne.n	8006934 <HAL_SUBGHZ_ReadRegisters+0x2e>
 8006930:	2302      	movs	r3, #2
 8006932:	e045      	b.n	80069c0 <HAL_SUBGHZ_ReadRegisters+0xba>
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	2201      	movs	r2, #1
 8006938:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800693a:	68f8      	ldr	r0, [r7, #12]
 800693c:	f000 faee 	bl	8006f1c <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8006940:	f7ff feae 	bl	80066a0 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 8006944:	211d      	movs	r1, #29
 8006946:	68f8      	ldr	r0, [r7, #12]
 8006948:	f000 fa3a 	bl	8006dc0 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 800694c:	897b      	ldrh	r3, [r7, #10]
 800694e:	0a1b      	lsrs	r3, r3, #8
 8006950:	b29b      	uxth	r3, r3
 8006952:	b2db      	uxtb	r3, r3
 8006954:	4619      	mov	r1, r3
 8006956:	68f8      	ldr	r0, [r7, #12]
 8006958:	f000 fa32 	bl	8006dc0 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 800695c:	897b      	ldrh	r3, [r7, #10]
 800695e:	b2db      	uxtb	r3, r3
 8006960:	4619      	mov	r1, r3
 8006962:	68f8      	ldr	r0, [r7, #12]
 8006964:	f000 fa2c 	bl	8006dc0 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 8006968:	2100      	movs	r1, #0
 800696a:	68f8      	ldr	r0, [r7, #12]
 800696c:	f000 fa28 	bl	8006dc0 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8006970:	2300      	movs	r3, #0
 8006972:	82fb      	strh	r3, [r7, #22]
 8006974:	e009      	b.n	800698a <HAL_SUBGHZ_ReadRegisters+0x84>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8006976:	69b9      	ldr	r1, [r7, #24]
 8006978:	68f8      	ldr	r0, [r7, #12]
 800697a:	f000 fa77 	bl	8006e6c <SUBGHZSPI_Receive>
      pData++;
 800697e:	69bb      	ldr	r3, [r7, #24]
 8006980:	3301      	adds	r3, #1
 8006982:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8006984:	8afb      	ldrh	r3, [r7, #22]
 8006986:	3301      	adds	r3, #1
 8006988:	82fb      	strh	r3, [r7, #22]
 800698a:	8afa      	ldrh	r2, [r7, #22]
 800698c:	893b      	ldrh	r3, [r7, #8]
 800698e:	429a      	cmp	r2, r3
 8006990:	d3f1      	bcc.n	8006976 <HAL_SUBGHZ_ReadRegisters+0x70>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8006992:	f7ff fe75 	bl	8006680 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8006996:	68f8      	ldr	r0, [r7, #12]
 8006998:	f000 fad8 	bl	8006f4c <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	689b      	ldr	r3, [r3, #8]
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d002      	beq.n	80069aa <HAL_SUBGHZ_ReadRegisters+0xa4>
    {
      status = HAL_ERROR;
 80069a4:	2301      	movs	r3, #1
 80069a6:	77fb      	strb	r3, [r7, #31]
 80069a8:	e001      	b.n	80069ae <HAL_SUBGHZ_ReadRegisters+0xa8>
    }
    else
    {
      status = HAL_OK;
 80069aa:	2300      	movs	r3, #0
 80069ac:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	2201      	movs	r2, #1
 80069b2:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	2200      	movs	r2, #0
 80069b8:	715a      	strb	r2, [r3, #5]

    return status;
 80069ba:	7ffb      	ldrb	r3, [r7, #31]
 80069bc:	e000      	b.n	80069c0 <HAL_SUBGHZ_ReadRegisters+0xba>
  }
  else
  {
    return HAL_BUSY;
 80069be:	2302      	movs	r3, #2
  }
}
 80069c0:	4618      	mov	r0, r3
 80069c2:	3720      	adds	r7, #32
 80069c4:	46bd      	mov	sp, r7
 80069c6:	bd80      	pop	{r7, pc}

080069c8 <HAL_SUBGHZ_ExecSetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecSetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioSetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 80069c8:	b580      	push	{r7, lr}
 80069ca:	b086      	sub	sp, #24
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	60f8      	str	r0, [r7, #12]
 80069d0:	607a      	str	r2, [r7, #4]
 80069d2:	461a      	mov	r2, r3
 80069d4:	460b      	mov	r3, r1
 80069d6:	72fb      	strb	r3, [r7, #11]
 80069d8:	4613      	mov	r3, r2
 80069da:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  /* LORA Modulation not available on STM32WLx4xx devices */
  assert_param(IS_SUBGHZ_MODULATION_SUPPORTED(Command, pBuffer[0]));

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	799b      	ldrb	r3, [r3, #6]
 80069e0:	b2db      	uxtb	r3, r3
 80069e2:	2b01      	cmp	r3, #1
 80069e4:	d14a      	bne.n	8006a7c <HAL_SUBGHZ_ExecSetCmd+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	795b      	ldrb	r3, [r3, #5]
 80069ea:	2b01      	cmp	r3, #1
 80069ec:	d101      	bne.n	80069f2 <HAL_SUBGHZ_ExecSetCmd+0x2a>
 80069ee:	2302      	movs	r3, #2
 80069f0:	e045      	b.n	8006a7e <HAL_SUBGHZ_ExecSetCmd+0xb6>
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	2201      	movs	r2, #1
 80069f6:	715a      	strb	r2, [r3, #5]

    /* Need to wakeup Radio if already in Sleep at startup */
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 80069f8:	68f8      	ldr	r0, [r7, #12]
 80069fa:	f000 fa8f 	bl	8006f1c <SUBGHZ_CheckDeviceReady>

    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 80069fe:	7afb      	ldrb	r3, [r7, #11]
 8006a00:	2b84      	cmp	r3, #132	; 0x84
 8006a02:	d002      	beq.n	8006a0a <HAL_SUBGHZ_ExecSetCmd+0x42>
 8006a04:	7afb      	ldrb	r3, [r7, #11]
 8006a06:	2b94      	cmp	r3, #148	; 0x94
 8006a08:	d103      	bne.n	8006a12 <HAL_SUBGHZ_ExecSetCmd+0x4a>
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	2201      	movs	r2, #1
 8006a0e:	711a      	strb	r2, [r3, #4]
 8006a10:	e002      	b.n	8006a18 <HAL_SUBGHZ_ExecSetCmd+0x50>
    }
    else
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	2200      	movs	r2, #0
 8006a16:	711a      	strb	r2, [r3, #4]
    }

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8006a18:	f7ff fe42 	bl	80066a0 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8006a1c:	7afb      	ldrb	r3, [r7, #11]
 8006a1e:	4619      	mov	r1, r3
 8006a20:	68f8      	ldr	r0, [r7, #12]
 8006a22:	f000 f9cd 	bl	8006dc0 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8006a26:	2300      	movs	r3, #0
 8006a28:	82bb      	strh	r3, [r7, #20]
 8006a2a:	e00a      	b.n	8006a42 <HAL_SUBGHZ_ExecSetCmd+0x7a>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8006a2c:	8abb      	ldrh	r3, [r7, #20]
 8006a2e:	687a      	ldr	r2, [r7, #4]
 8006a30:	4413      	add	r3, r2
 8006a32:	781b      	ldrb	r3, [r3, #0]
 8006a34:	4619      	mov	r1, r3
 8006a36:	68f8      	ldr	r0, [r7, #12]
 8006a38:	f000 f9c2 	bl	8006dc0 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8006a3c:	8abb      	ldrh	r3, [r7, #20]
 8006a3e:	3301      	adds	r3, #1
 8006a40:	82bb      	strh	r3, [r7, #20]
 8006a42:	8aba      	ldrh	r2, [r7, #20]
 8006a44:	893b      	ldrh	r3, [r7, #8]
 8006a46:	429a      	cmp	r2, r3
 8006a48:	d3f0      	bcc.n	8006a2c <HAL_SUBGHZ_ExecSetCmd+0x64>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8006a4a:	f7ff fe19 	bl	8006680 <LL_PWR_UnselectSUBGHZSPI_NSS>

    if (Command != RADIO_SET_SLEEP)
 8006a4e:	7afb      	ldrb	r3, [r7, #11]
 8006a50:	2b84      	cmp	r3, #132	; 0x84
 8006a52:	d002      	beq.n	8006a5a <HAL_SUBGHZ_ExecSetCmd+0x92>
    {
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 8006a54:	68f8      	ldr	r0, [r7, #12]
 8006a56:	f000 fa79 	bl	8006f4c <SUBGHZ_WaitOnBusy>
    }

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	689b      	ldr	r3, [r3, #8]
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d002      	beq.n	8006a68 <HAL_SUBGHZ_ExecSetCmd+0xa0>
    {
      status = HAL_ERROR;
 8006a62:	2301      	movs	r3, #1
 8006a64:	75fb      	strb	r3, [r7, #23]
 8006a66:	e001      	b.n	8006a6c <HAL_SUBGHZ_ExecSetCmd+0xa4>
    }
    else
    {
      status = HAL_OK;
 8006a68:	2300      	movs	r3, #0
 8006a6a:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	2201      	movs	r2, #1
 8006a70:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	2200      	movs	r2, #0
 8006a76:	715a      	strb	r2, [r3, #5]

    return status;
 8006a78:	7dfb      	ldrb	r3, [r7, #23]
 8006a7a:	e000      	b.n	8006a7e <HAL_SUBGHZ_ExecSetCmd+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8006a7c:	2302      	movs	r3, #2
  }
}
 8006a7e:	4618      	mov	r0, r3
 8006a80:	3718      	adds	r7, #24
 8006a82:	46bd      	mov	sp, r7
 8006a84:	bd80      	pop	{r7, pc}

08006a86 <HAL_SUBGHZ_ExecGetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecGetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioGetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8006a86:	b580      	push	{r7, lr}
 8006a88:	b088      	sub	sp, #32
 8006a8a:	af00      	add	r7, sp, #0
 8006a8c:	60f8      	str	r0, [r7, #12]
 8006a8e:	607a      	str	r2, [r7, #4]
 8006a90:	461a      	mov	r2, r3
 8006a92:	460b      	mov	r3, r1
 8006a94:	72fb      	strb	r3, [r7, #11]
 8006a96:	4613      	mov	r3, r2
 8006a98:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	799b      	ldrb	r3, [r3, #6]
 8006aa2:	b2db      	uxtb	r3, r3
 8006aa4:	2b01      	cmp	r3, #1
 8006aa6:	d13d      	bne.n	8006b24 <HAL_SUBGHZ_ExecGetCmd+0x9e>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	795b      	ldrb	r3, [r3, #5]
 8006aac:	2b01      	cmp	r3, #1
 8006aae:	d101      	bne.n	8006ab4 <HAL_SUBGHZ_ExecGetCmd+0x2e>
 8006ab0:	2302      	movs	r3, #2
 8006ab2:	e038      	b.n	8006b26 <HAL_SUBGHZ_ExecGetCmd+0xa0>
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	2201      	movs	r2, #1
 8006ab8:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8006aba:	68f8      	ldr	r0, [r7, #12]
 8006abc:	f000 fa2e 	bl	8006f1c <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8006ac0:	f7ff fdee 	bl	80066a0 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8006ac4:	7afb      	ldrb	r3, [r7, #11]
 8006ac6:	4619      	mov	r1, r3
 8006ac8:	68f8      	ldr	r0, [r7, #12]
 8006aca:	f000 f979 	bl	8006dc0 <SUBGHZSPI_Transmit>

    /* Use to flush the Status (First byte) receive from SUBGHZ as not use */
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8006ace:	2100      	movs	r1, #0
 8006ad0:	68f8      	ldr	r0, [r7, #12]
 8006ad2:	f000 f975 	bl	8006dc0 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8006ad6:	2300      	movs	r3, #0
 8006ad8:	82fb      	strh	r3, [r7, #22]
 8006ada:	e009      	b.n	8006af0 <HAL_SUBGHZ_ExecGetCmd+0x6a>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8006adc:	69b9      	ldr	r1, [r7, #24]
 8006ade:	68f8      	ldr	r0, [r7, #12]
 8006ae0:	f000 f9c4 	bl	8006e6c <SUBGHZSPI_Receive>
      pData++;
 8006ae4:	69bb      	ldr	r3, [r7, #24]
 8006ae6:	3301      	adds	r3, #1
 8006ae8:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8006aea:	8afb      	ldrh	r3, [r7, #22]
 8006aec:	3301      	adds	r3, #1
 8006aee:	82fb      	strh	r3, [r7, #22]
 8006af0:	8afa      	ldrh	r2, [r7, #22]
 8006af2:	893b      	ldrh	r3, [r7, #8]
 8006af4:	429a      	cmp	r2, r3
 8006af6:	d3f1      	bcc.n	8006adc <HAL_SUBGHZ_ExecGetCmd+0x56>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8006af8:	f7ff fdc2 	bl	8006680 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8006afc:	68f8      	ldr	r0, [r7, #12]
 8006afe:	f000 fa25 	bl	8006f4c <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	689b      	ldr	r3, [r3, #8]
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d002      	beq.n	8006b10 <HAL_SUBGHZ_ExecGetCmd+0x8a>
    {
      status = HAL_ERROR;
 8006b0a:	2301      	movs	r3, #1
 8006b0c:	77fb      	strb	r3, [r7, #31]
 8006b0e:	e001      	b.n	8006b14 <HAL_SUBGHZ_ExecGetCmd+0x8e>
    }
    else
    {
      status = HAL_OK;
 8006b10:	2300      	movs	r3, #0
 8006b12:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	2201      	movs	r2, #1
 8006b18:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	2200      	movs	r2, #0
 8006b1e:	715a      	strb	r2, [r3, #5]

    return status;
 8006b20:	7ffb      	ldrb	r3, [r7, #31]
 8006b22:	e000      	b.n	8006b26 <HAL_SUBGHZ_ExecGetCmd+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8006b24:	2302      	movs	r3, #2
  }
}
 8006b26:	4618      	mov	r0, r3
 8006b28:	3720      	adds	r7, #32
 8006b2a:	46bd      	mov	sp, r7
 8006b2c:	bd80      	pop	{r7, pc}

08006b2e <HAL_SUBGHZ_WriteBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                         uint8_t Offset,
                                         uint8_t *pBuffer,
                                         uint16_t Size)
{
 8006b2e:	b580      	push	{r7, lr}
 8006b30:	b086      	sub	sp, #24
 8006b32:	af00      	add	r7, sp, #0
 8006b34:	60f8      	str	r0, [r7, #12]
 8006b36:	607a      	str	r2, [r7, #4]
 8006b38:	461a      	mov	r2, r3
 8006b3a:	460b      	mov	r3, r1
 8006b3c:	72fb      	strb	r3, [r7, #11]
 8006b3e:	4613      	mov	r3, r2
 8006b40:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	799b      	ldrb	r3, [r3, #6]
 8006b46:	b2db      	uxtb	r3, r3
 8006b48:	2b01      	cmp	r3, #1
 8006b4a:	d13e      	bne.n	8006bca <HAL_SUBGHZ_WriteBuffer+0x9c>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	795b      	ldrb	r3, [r3, #5]
 8006b50:	2b01      	cmp	r3, #1
 8006b52:	d101      	bne.n	8006b58 <HAL_SUBGHZ_WriteBuffer+0x2a>
 8006b54:	2302      	movs	r3, #2
 8006b56:	e039      	b.n	8006bcc <HAL_SUBGHZ_WriteBuffer+0x9e>
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	2201      	movs	r2, #1
 8006b5c:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8006b5e:	68f8      	ldr	r0, [r7, #12]
 8006b60:	f000 f9dc 	bl	8006f1c <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8006b64:	f7ff fd9c 	bl	80066a0 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 8006b68:	210e      	movs	r1, #14
 8006b6a:	68f8      	ldr	r0, [r7, #12]
 8006b6c:	f000 f928 	bl	8006dc0 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8006b70:	7afb      	ldrb	r3, [r7, #11]
 8006b72:	4619      	mov	r1, r3
 8006b74:	68f8      	ldr	r0, [r7, #12]
 8006b76:	f000 f923 	bl	8006dc0 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8006b7a:	2300      	movs	r3, #0
 8006b7c:	82bb      	strh	r3, [r7, #20]
 8006b7e:	e00a      	b.n	8006b96 <HAL_SUBGHZ_WriteBuffer+0x68>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8006b80:	8abb      	ldrh	r3, [r7, #20]
 8006b82:	687a      	ldr	r2, [r7, #4]
 8006b84:	4413      	add	r3, r2
 8006b86:	781b      	ldrb	r3, [r3, #0]
 8006b88:	4619      	mov	r1, r3
 8006b8a:	68f8      	ldr	r0, [r7, #12]
 8006b8c:	f000 f918 	bl	8006dc0 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8006b90:	8abb      	ldrh	r3, [r7, #20]
 8006b92:	3301      	adds	r3, #1
 8006b94:	82bb      	strh	r3, [r7, #20]
 8006b96:	8aba      	ldrh	r2, [r7, #20]
 8006b98:	893b      	ldrh	r3, [r7, #8]
 8006b9a:	429a      	cmp	r2, r3
 8006b9c:	d3f0      	bcc.n	8006b80 <HAL_SUBGHZ_WriteBuffer+0x52>
    }
    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8006b9e:	f7ff fd6f 	bl	8006680 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8006ba2:	68f8      	ldr	r0, [r7, #12]
 8006ba4:	f000 f9d2 	bl	8006f4c <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	689b      	ldr	r3, [r3, #8]
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d002      	beq.n	8006bb6 <HAL_SUBGHZ_WriteBuffer+0x88>
    {
      status = HAL_ERROR;
 8006bb0:	2301      	movs	r3, #1
 8006bb2:	75fb      	strb	r3, [r7, #23]
 8006bb4:	e001      	b.n	8006bba <HAL_SUBGHZ_WriteBuffer+0x8c>
    }
    else
    {
      status = HAL_OK;
 8006bb6:	2300      	movs	r3, #0
 8006bb8:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	2201      	movs	r2, #1
 8006bbe:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	2200      	movs	r2, #0
 8006bc4:	715a      	strb	r2, [r3, #5]

    return status;
 8006bc6:	7dfb      	ldrb	r3, [r7, #23]
 8006bc8:	e000      	b.n	8006bcc <HAL_SUBGHZ_WriteBuffer+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8006bca:	2302      	movs	r3, #2
  }
}
 8006bcc:	4618      	mov	r0, r3
 8006bce:	3718      	adds	r7, #24
 8006bd0:	46bd      	mov	sp, r7
 8006bd2:	bd80      	pop	{r7, pc}

08006bd4 <HAL_SUBGHZ_ReadBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                        uint8_t Offset,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8006bd4:	b580      	push	{r7, lr}
 8006bd6:	b088      	sub	sp, #32
 8006bd8:	af00      	add	r7, sp, #0
 8006bda:	60f8      	str	r0, [r7, #12]
 8006bdc:	607a      	str	r2, [r7, #4]
 8006bde:	461a      	mov	r2, r3
 8006be0:	460b      	mov	r3, r1
 8006be2:	72fb      	strb	r3, [r7, #11]
 8006be4:	4613      	mov	r3, r2
 8006be6:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	799b      	ldrb	r3, [r3, #6]
 8006bf0:	b2db      	uxtb	r3, r3
 8006bf2:	2b01      	cmp	r3, #1
 8006bf4:	d141      	bne.n	8006c7a <HAL_SUBGHZ_ReadBuffer+0xa6>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	795b      	ldrb	r3, [r3, #5]
 8006bfa:	2b01      	cmp	r3, #1
 8006bfc:	d101      	bne.n	8006c02 <HAL_SUBGHZ_ReadBuffer+0x2e>
 8006bfe:	2302      	movs	r3, #2
 8006c00:	e03c      	b.n	8006c7c <HAL_SUBGHZ_ReadBuffer+0xa8>
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	2201      	movs	r2, #1
 8006c06:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8006c08:	68f8      	ldr	r0, [r7, #12]
 8006c0a:	f000 f987 	bl	8006f1c <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8006c0e:	f7ff fd47 	bl	80066a0 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 8006c12:	211e      	movs	r1, #30
 8006c14:	68f8      	ldr	r0, [r7, #12]
 8006c16:	f000 f8d3 	bl	8006dc0 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8006c1a:	7afb      	ldrb	r3, [r7, #11]
 8006c1c:	4619      	mov	r1, r3
 8006c1e:	68f8      	ldr	r0, [r7, #12]
 8006c20:	f000 f8ce 	bl	8006dc0 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8006c24:	2100      	movs	r1, #0
 8006c26:	68f8      	ldr	r0, [r7, #12]
 8006c28:	f000 f8ca 	bl	8006dc0 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8006c2c:	2300      	movs	r3, #0
 8006c2e:	82fb      	strh	r3, [r7, #22]
 8006c30:	e009      	b.n	8006c46 <HAL_SUBGHZ_ReadBuffer+0x72>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8006c32:	69b9      	ldr	r1, [r7, #24]
 8006c34:	68f8      	ldr	r0, [r7, #12]
 8006c36:	f000 f919 	bl	8006e6c <SUBGHZSPI_Receive>
      pData++;
 8006c3a:	69bb      	ldr	r3, [r7, #24]
 8006c3c:	3301      	adds	r3, #1
 8006c3e:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8006c40:	8afb      	ldrh	r3, [r7, #22]
 8006c42:	3301      	adds	r3, #1
 8006c44:	82fb      	strh	r3, [r7, #22]
 8006c46:	8afa      	ldrh	r2, [r7, #22]
 8006c48:	893b      	ldrh	r3, [r7, #8]
 8006c4a:	429a      	cmp	r2, r3
 8006c4c:	d3f1      	bcc.n	8006c32 <HAL_SUBGHZ_ReadBuffer+0x5e>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8006c4e:	f7ff fd17 	bl	8006680 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8006c52:	68f8      	ldr	r0, [r7, #12]
 8006c54:	f000 f97a 	bl	8006f4c <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	689b      	ldr	r3, [r3, #8]
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d002      	beq.n	8006c66 <HAL_SUBGHZ_ReadBuffer+0x92>
    {
      status = HAL_ERROR;
 8006c60:	2301      	movs	r3, #1
 8006c62:	77fb      	strb	r3, [r7, #31]
 8006c64:	e001      	b.n	8006c6a <HAL_SUBGHZ_ReadBuffer+0x96>
    }
    else
    {
      status = HAL_OK;
 8006c66:	2300      	movs	r3, #0
 8006c68:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	2201      	movs	r2, #1
 8006c6e:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	2200      	movs	r2, #0
 8006c74:	715a      	strb	r2, [r3, #5]

    return status;
 8006c76:	7ffb      	ldrb	r3, [r7, #31]
 8006c78:	e000      	b.n	8006c7c <HAL_SUBGHZ_ReadBuffer+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8006c7a:	2302      	movs	r3, #2
  }
}
 8006c7c:	4618      	mov	r0, r3
 8006c7e:	3720      	adds	r7, #32
 8006c80:	46bd      	mov	sp, r7
 8006c82:	bd80      	pop	{r7, pc}

08006c84 <HAL_SUBGHZ_IRQHandler>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for the specified SUBGHZ module.
  * @retval None
  */
void HAL_SUBGHZ_IRQHandler(SUBGHZ_HandleTypeDef *hsubghz)
{
 8006c84:	b580      	push	{r7, lr}
 8006c86:	b084      	sub	sp, #16
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	6078      	str	r0, [r7, #4]
  uint8_t tmpisr[2] = {0};
 8006c8c:	2300      	movs	r3, #0
 8006c8e:	81bb      	strh	r3, [r7, #12]
  uint16_t itsource;

  /* Retrieve Interrupts from SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2);
 8006c90:	f107 020c 	add.w	r2, r7, #12
 8006c94:	2302      	movs	r3, #2
 8006c96:	2112      	movs	r1, #18
 8006c98:	6878      	ldr	r0, [r7, #4]
 8006c9a:	f7ff fef4 	bl	8006a86 <HAL_SUBGHZ_ExecGetCmd>
  itsource = tmpisr[0];
 8006c9e:	7b3b      	ldrb	r3, [r7, #12]
 8006ca0:	81fb      	strh	r3, [r7, #14]
  itsource = (itsource << 8) | tmpisr[1];
 8006ca2:	89fb      	ldrh	r3, [r7, #14]
 8006ca4:	021b      	lsls	r3, r3, #8
 8006ca6:	b21a      	sxth	r2, r3
 8006ca8:	7b7b      	ldrb	r3, [r7, #13]
 8006caa:	b21b      	sxth	r3, r3
 8006cac:	4313      	orrs	r3, r2
 8006cae:	b21b      	sxth	r3, r3
 8006cb0:	81fb      	strh	r3, [r7, #14]

  /* Packet transmission completed Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 8006cb2:	89fb      	ldrh	r3, [r7, #14]
 8006cb4:	f003 0301 	and.w	r3, r3, #1
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d002      	beq.n	8006cc2 <HAL_SUBGHZ_IRQHandler+0x3e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->TxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 8006cbc:	6878      	ldr	r0, [r7, #4]
 8006cbe:	f012 fa59 	bl	8019174 <HAL_SUBGHZ_TxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Packet received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET)
 8006cc2:	89fb      	ldrh	r3, [r7, #14]
 8006cc4:	085b      	lsrs	r3, r3, #1
 8006cc6:	f003 0301 	and.w	r3, r3, #1
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d002      	beq.n	8006cd4 <HAL_SUBGHZ_IRQHandler+0x50>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 8006cce:	6878      	ldr	r0, [r7, #4]
 8006cd0:	f012 fa5e 	bl	8019190 <HAL_SUBGHZ_RxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Preamble Detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 8006cd4:	89fb      	ldrh	r3, [r7, #14]
 8006cd6:	089b      	lsrs	r3, r3, #2
 8006cd8:	f003 0301 	and.w	r3, r3, #1
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d002      	beq.n	8006ce6 <HAL_SUBGHZ_IRQHandler+0x62>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->PreambleDetectedCallback(hsubghz);
#else
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 8006ce0:	6878      	ldr	r0, [r7, #4]
 8006ce2:	f012 faad 	bl	8019240 <HAL_SUBGHZ_PreambleDetectedCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /*  Valid sync word detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 8006ce6:	89fb      	ldrh	r3, [r7, #14]
 8006ce8:	08db      	lsrs	r3, r3, #3
 8006cea:	f003 0301 	and.w	r3, r3, #1
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d002      	beq.n	8006cf8 <HAL_SUBGHZ_IRQHandler+0x74>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->SyncWordValidCallback(hsubghz);
#else
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 8006cf2:	6878      	ldr	r0, [r7, #4]
 8006cf4:	f012 fab2 	bl	801925c <HAL_SUBGHZ_SyncWordValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Valid LoRa header received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 8006cf8:	89fb      	ldrh	r3, [r7, #14]
 8006cfa:	091b      	lsrs	r3, r3, #4
 8006cfc:	f003 0301 	and.w	r3, r3, #1
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d002      	beq.n	8006d0a <HAL_SUBGHZ_IRQHandler+0x86>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderValidCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 8006d04:	6878      	ldr	r0, [r7, #4]
 8006d06:	f012 fab7 	bl	8019278 <HAL_SUBGHZ_HeaderValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LoRa header CRC error Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 8006d0a:	89fb      	ldrh	r3, [r7, #14]
 8006d0c:	095b      	lsrs	r3, r3, #5
 8006d0e:	f003 0301 	and.w	r3, r3, #1
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d002      	beq.n	8006d1c <HAL_SUBGHZ_IRQHandler+0x98>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 8006d16:	6878      	ldr	r0, [r7, #4]
 8006d18:	f012 fa84 	bl	8019224 <HAL_SUBGHZ_HeaderErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Wrong CRC received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 8006d1c:	89fb      	ldrh	r3, [r7, #14]
 8006d1e:	099b      	lsrs	r3, r3, #6
 8006d20:	f003 0301 	and.w	r3, r3, #1
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d002      	beq.n	8006d2e <HAL_SUBGHZ_IRQHandler+0xaa>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->CRCErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 8006d28:	6878      	ldr	r0, [r7, #4]
 8006d2a:	f012 fa3f 	bl	80191ac <HAL_SUBGHZ_CRCErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Channel activity detection finished Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 8006d2e:	89fb      	ldrh	r3, [r7, #14]
 8006d30:	09db      	lsrs	r3, r3, #7
 8006d32:	f003 0301 	and.w	r3, r3, #1
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d00e      	beq.n	8006d58 <HAL_SUBGHZ_IRQHandler+0xd4>
    {
      hsubghz->CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
    }
#else
    /* Channel activity Detected Interrupt */
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 8006d3a:	89fb      	ldrh	r3, [r7, #14]
 8006d3c:	0a1b      	lsrs	r3, r3, #8
 8006d3e:	f003 0301 	and.w	r3, r3, #1
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d004      	beq.n	8006d50 <HAL_SUBGHZ_IRQHandler+0xcc>
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 8006d46:	2101      	movs	r1, #1
 8006d48:	6878      	ldr	r0, [r7, #4]
 8006d4a:	f012 fa3d 	bl	80191c8 <HAL_SUBGHZ_CADStatusCallback>
 8006d4e:	e003      	b.n	8006d58 <HAL_SUBGHZ_IRQHandler+0xd4>
    }
    else
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 8006d50:	2100      	movs	r1, #0
 8006d52:	6878      	ldr	r0, [r7, #4]
 8006d54:	f012 fa38 	bl	80191c8 <HAL_SUBGHZ_CADStatusCallback>
    }
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Rx or Tx Timeout Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 8006d58:	89fb      	ldrh	r3, [r7, #14]
 8006d5a:	0a5b      	lsrs	r3, r3, #9
 8006d5c:	f003 0301 	and.w	r3, r3, #1
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d002      	beq.n	8006d6a <HAL_SUBGHZ_IRQHandler+0xe6>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxTxTimeoutCallback(hsubghz);
#else
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 8006d64:	6878      	ldr	r0, [r7, #4]
 8006d66:	f012 fa4d 	bl	8019204 <HAL_SUBGHZ_RxTxTimeoutCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Clear SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2);
 8006d6a:	f107 020c 	add.w	r2, r7, #12
 8006d6e:	2302      	movs	r3, #2
 8006d70:	2102      	movs	r1, #2
 8006d72:	6878      	ldr	r0, [r7, #4]
 8006d74:	f7ff fe28 	bl	80069c8 <HAL_SUBGHZ_ExecSetCmd>
}
 8006d78:	bf00      	nop
 8006d7a:	3710      	adds	r7, #16
 8006d7c:	46bd      	mov	sp, r7
 8006d7e:	bd80      	pop	{r7, pc}

08006d80 <SUBGHZSPI_Init>:
  * @brief  Initializes the SUBGHZSPI peripheral
  * @param  BaudratePrescaler SPI Baudrate prescaler
  * @retval None
  */
void SUBGHZSPI_Init(uint32_t BaudratePrescaler)
{
 8006d80:	b480      	push	{r7}
 8006d82:	b083      	sub	sp, #12
 8006d84:	af00      	add	r7, sp, #0
 8006d86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8006d88:	4b0c      	ldr	r3, [pc, #48]	; (8006dbc <SUBGHZSPI_Init+0x3c>)
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	4a0b      	ldr	r2, [pc, #44]	; (8006dbc <SUBGHZSPI_Init+0x3c>)
 8006d8e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006d92:	6013      	str	r3, [r2, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 8006d94:	4a09      	ldr	r2, [pc, #36]	; (8006dbc <SUBGHZSPI_Init+0x3c>)
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	f443 7341 	orr.w	r3, r3, #772	; 0x304
 8006d9c:	6013      	str	r3, [r2, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 8006d9e:	4b07      	ldr	r3, [pc, #28]	; (8006dbc <SUBGHZSPI_Init+0x3c>)
 8006da0:	f44f 52b8 	mov.w	r2, #5888	; 0x1700
 8006da4:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8006da6:	4b05      	ldr	r3, [pc, #20]	; (8006dbc <SUBGHZSPI_Init+0x3c>)
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	4a04      	ldr	r2, [pc, #16]	; (8006dbc <SUBGHZSPI_Init+0x3c>)
 8006dac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006db0:	6013      	str	r3, [r2, #0]
}
 8006db2:	bf00      	nop
 8006db4:	370c      	adds	r7, #12
 8006db6:	46bd      	mov	sp, r7
 8006db8:	bc80      	pop	{r7}
 8006dba:	4770      	bx	lr
 8006dbc:	58010000 	.word	0x58010000

08006dc0 <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 8006dc0:	b480      	push	{r7}
 8006dc2:	b087      	sub	sp, #28
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	6078      	str	r0, [r7, #4]
 8006dc8:	460b      	mov	r3, r1
 8006dca:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8006dcc:	2300      	movs	r3, #0
 8006dce:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8006dd0:	4b23      	ldr	r3, [pc, #140]	; (8006e60 <SUBGHZSPI_Transmit+0xa0>)
 8006dd2:	681a      	ldr	r2, [r3, #0]
 8006dd4:	4613      	mov	r3, r2
 8006dd6:	00db      	lsls	r3, r3, #3
 8006dd8:	1a9b      	subs	r3, r3, r2
 8006dda:	009b      	lsls	r3, r3, #2
 8006ddc:	0cdb      	lsrs	r3, r3, #19
 8006dde:	2264      	movs	r2, #100	; 0x64
 8006de0:	fb02 f303 	mul.w	r3, r2, r3
 8006de4:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d105      	bne.n	8006df8 <SUBGHZSPI_Transmit+0x38>
    {
      status = HAL_ERROR;
 8006dec:	2301      	movs	r3, #1
 8006dee:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	2201      	movs	r2, #1
 8006df4:	609a      	str	r2, [r3, #8]
      break;
 8006df6:	e008      	b.n	8006e0a <SUBGHZSPI_Transmit+0x4a>
    }
    count--;
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	3b01      	subs	r3, #1
 8006dfc:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8006dfe:	4b19      	ldr	r3, [pc, #100]	; (8006e64 <SUBGHZSPI_Transmit+0xa4>)
 8006e00:	689b      	ldr	r3, [r3, #8]
 8006e02:	f003 0302 	and.w	r3, r3, #2
 8006e06:	2b02      	cmp	r3, #2
 8006e08:	d1ed      	bne.n	8006de6 <SUBGHZSPI_Transmit+0x26>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8006e0a:	4b17      	ldr	r3, [pc, #92]	; (8006e68 <SUBGHZSPI_Transmit+0xa8>)
 8006e0c:	613b      	str	r3, [r7, #16]
  *spidr = Data;
 8006e0e:	693b      	ldr	r3, [r7, #16]
 8006e10:	78fa      	ldrb	r2, [r7, #3]
 8006e12:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8006e14:	4b12      	ldr	r3, [pc, #72]	; (8006e60 <SUBGHZSPI_Transmit+0xa0>)
 8006e16:	681a      	ldr	r2, [r3, #0]
 8006e18:	4613      	mov	r3, r2
 8006e1a:	00db      	lsls	r3, r3, #3
 8006e1c:	1a9b      	subs	r3, r3, r2
 8006e1e:	009b      	lsls	r3, r3, #2
 8006e20:	0cdb      	lsrs	r3, r3, #19
 8006e22:	2264      	movs	r2, #100	; 0x64
 8006e24:	fb02 f303 	mul.w	r3, r2, r3
 8006e28:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d105      	bne.n	8006e3c <SUBGHZSPI_Transmit+0x7c>
    {
      status = HAL_ERROR;
 8006e30:	2301      	movs	r3, #1
 8006e32:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	2201      	movs	r2, #1
 8006e38:	609a      	str	r2, [r3, #8]
      break;
 8006e3a:	e008      	b.n	8006e4e <SUBGHZSPI_Transmit+0x8e>
    }
    count--;
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	3b01      	subs	r3, #1
 8006e40:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8006e42:	4b08      	ldr	r3, [pc, #32]	; (8006e64 <SUBGHZSPI_Transmit+0xa4>)
 8006e44:	689b      	ldr	r3, [r3, #8]
 8006e46:	f003 0301 	and.w	r3, r3, #1
 8006e4a:	2b01      	cmp	r3, #1
 8006e4c:	d1ed      	bne.n	8006e2a <SUBGHZSPI_Transmit+0x6a>

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 8006e4e:	4b05      	ldr	r3, [pc, #20]	; (8006e64 <SUBGHZSPI_Transmit+0xa4>)
 8006e50:	68db      	ldr	r3, [r3, #12]

  return status;
 8006e52:	7dfb      	ldrb	r3, [r7, #23]
}
 8006e54:	4618      	mov	r0, r3
 8006e56:	371c      	adds	r7, #28
 8006e58:	46bd      	mov	sp, r7
 8006e5a:	bc80      	pop	{r7}
 8006e5c:	4770      	bx	lr
 8006e5e:	bf00      	nop
 8006e60:	20000030 	.word	0x20000030
 8006e64:	58010000 	.word	0x58010000
 8006e68:	5801000c 	.word	0x5801000c

08006e6c <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 8006e6c:	b480      	push	{r7}
 8006e6e:	b087      	sub	sp, #28
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	6078      	str	r0, [r7, #4]
 8006e74:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006e76:	2300      	movs	r3, #0
 8006e78:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8006e7a:	4b25      	ldr	r3, [pc, #148]	; (8006f10 <SUBGHZSPI_Receive+0xa4>)
 8006e7c:	681a      	ldr	r2, [r3, #0]
 8006e7e:	4613      	mov	r3, r2
 8006e80:	00db      	lsls	r3, r3, #3
 8006e82:	1a9b      	subs	r3, r3, r2
 8006e84:	009b      	lsls	r3, r3, #2
 8006e86:	0cdb      	lsrs	r3, r3, #19
 8006e88:	2264      	movs	r2, #100	; 0x64
 8006e8a:	fb02 f303 	mul.w	r3, r2, r3
 8006e8e:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d105      	bne.n	8006ea2 <SUBGHZSPI_Receive+0x36>
    {
      status = HAL_ERROR;
 8006e96:	2301      	movs	r3, #1
 8006e98:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	2201      	movs	r2, #1
 8006e9e:	609a      	str	r2, [r3, #8]
      break;
 8006ea0:	e008      	b.n	8006eb4 <SUBGHZSPI_Receive+0x48>
    }
    count--;
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	3b01      	subs	r3, #1
 8006ea6:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8006ea8:	4b1a      	ldr	r3, [pc, #104]	; (8006f14 <SUBGHZSPI_Receive+0xa8>)
 8006eaa:	689b      	ldr	r3, [r3, #8]
 8006eac:	f003 0302 	and.w	r3, r3, #2
 8006eb0:	2b02      	cmp	r3, #2
 8006eb2:	d1ed      	bne.n	8006e90 <SUBGHZSPI_Receive+0x24>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8006eb4:	4b18      	ldr	r3, [pc, #96]	; (8006f18 <SUBGHZSPI_Receive+0xac>)
 8006eb6:	613b      	str	r3, [r7, #16]
  *spidr = SUBGHZ_DUMMY_DATA;
 8006eb8:	693b      	ldr	r3, [r7, #16]
 8006eba:	22ff      	movs	r2, #255	; 0xff
 8006ebc:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8006ebe:	4b14      	ldr	r3, [pc, #80]	; (8006f10 <SUBGHZSPI_Receive+0xa4>)
 8006ec0:	681a      	ldr	r2, [r3, #0]
 8006ec2:	4613      	mov	r3, r2
 8006ec4:	00db      	lsls	r3, r3, #3
 8006ec6:	1a9b      	subs	r3, r3, r2
 8006ec8:	009b      	lsls	r3, r3, #2
 8006eca:	0cdb      	lsrs	r3, r3, #19
 8006ecc:	2264      	movs	r2, #100	; 0x64
 8006ece:	fb02 f303 	mul.w	r3, r2, r3
 8006ed2:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d105      	bne.n	8006ee6 <SUBGHZSPI_Receive+0x7a>
    {
      status = HAL_ERROR;
 8006eda:	2301      	movs	r3, #1
 8006edc:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	2201      	movs	r2, #1
 8006ee2:	609a      	str	r2, [r3, #8]
      break;
 8006ee4:	e008      	b.n	8006ef8 <SUBGHZSPI_Receive+0x8c>
    }
    count--;
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	3b01      	subs	r3, #1
 8006eea:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8006eec:	4b09      	ldr	r3, [pc, #36]	; (8006f14 <SUBGHZSPI_Receive+0xa8>)
 8006eee:	689b      	ldr	r3, [r3, #8]
 8006ef0:	f003 0301 	and.w	r3, r3, #1
 8006ef4:	2b01      	cmp	r3, #1
 8006ef6:	d1ed      	bne.n	8006ed4 <SUBGHZSPI_Receive+0x68>

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 8006ef8:	4b06      	ldr	r3, [pc, #24]	; (8006f14 <SUBGHZSPI_Receive+0xa8>)
 8006efa:	68db      	ldr	r3, [r3, #12]
 8006efc:	b2da      	uxtb	r2, r3
 8006efe:	683b      	ldr	r3, [r7, #0]
 8006f00:	701a      	strb	r2, [r3, #0]

  return status;
 8006f02:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f04:	4618      	mov	r0, r3
 8006f06:	371c      	adds	r7, #28
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	bc80      	pop	{r7}
 8006f0c:	4770      	bx	lr
 8006f0e:	bf00      	nop
 8006f10:	20000030 	.word	0x20000030
 8006f14:	58010000 	.word	0x58010000
 8006f18:	5801000c 	.word	0x5801000c

08006f1c <SUBGHZ_CheckDeviceReady>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_CheckDeviceReady(SUBGHZ_HandleTypeDef *hsubghz)
{
 8006f1c:	b580      	push	{r7, lr}
 8006f1e:	b082      	sub	sp, #8
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	6078      	str	r0, [r7, #4]
  /* Wakeup radio in case of sleep mode: Select-Unselect radio */
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	791b      	ldrb	r3, [r3, #4]
 8006f28:	2b01      	cmp	r3, #1
 8006f2a:	d106      	bne.n	8006f3a <SUBGHZ_CheckDeviceReady+0x1e>
  {
    /* NSS = 0; */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8006f2c:	f7ff fbb8 	bl	80066a0 <LL_PWR_SelectSUBGHZSPI_NSS>

    HAL_Delay(1);
 8006f30:	2001      	movs	r0, #1
 8006f32:	f7fa ff4c 	bl	8001dce <HAL_Delay>

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8006f36:	f7ff fba3 	bl	8006680 <LL_PWR_UnselectSUBGHZSPI_NSS>
  }
  return (SUBGHZ_WaitOnBusy(hsubghz));
 8006f3a:	6878      	ldr	r0, [r7, #4]
 8006f3c:	f000 f806 	bl	8006f4c <SUBGHZ_WaitOnBusy>
 8006f40:	4603      	mov	r3, r0
}
 8006f42:	4618      	mov	r0, r3
 8006f44:	3708      	adds	r7, #8
 8006f46:	46bd      	mov	sp, r7
 8006f48:	bd80      	pop	{r7, pc}
	...

08006f4c <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 8006f4c:	b580      	push	{r7, lr}
 8006f4e:	b086      	sub	sp, #24
 8006f50:	af00      	add	r7, sp, #0
 8006f52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
 8006f54:	2300      	movs	r3, #0
 8006f56:	75fb      	strb	r3, [r7, #23]
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 8006f58:	4b12      	ldr	r3, [pc, #72]	; (8006fa4 <SUBGHZ_WaitOnBusy+0x58>)
 8006f5a:	681a      	ldr	r2, [r3, #0]
 8006f5c:	4613      	mov	r3, r2
 8006f5e:	005b      	lsls	r3, r3, #1
 8006f60:	4413      	add	r3, r2
 8006f62:	00db      	lsls	r3, r3, #3
 8006f64:	0d1b      	lsrs	r3, r3, #20
 8006f66:	2264      	movs	r2, #100	; 0x64
 8006f68:	fb02 f303 	mul.w	r3, r2, r3
 8006f6c:	60fb      	str	r3, [r7, #12]

  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();
 8006f6e:	f7ff fbc5 	bl	80066fc <LL_PWR_IsActiveFlag_RFBUSYMS>
 8006f72:	6138      	str	r0, [r7, #16]

    if (count == 0U)
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d105      	bne.n	8006f86 <SUBGHZ_WaitOnBusy+0x3a>
    {
      status  = HAL_ERROR;
 8006f7a:	2301      	movs	r3, #1
 8006f7c:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	2202      	movs	r2, #2
 8006f82:	609a      	str	r2, [r3, #8]
      break;
 8006f84:	e009      	b.n	8006f9a <SUBGHZ_WaitOnBusy+0x4e>
    }
    count--;
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	3b01      	subs	r3, #1
 8006f8a:	60fb      	str	r3, [r7, #12]
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 8006f8c:	f7ff fba4 	bl	80066d8 <LL_PWR_IsActiveFlag_RFBUSYS>
 8006f90:	4602      	mov	r2, r0
 8006f92:	693b      	ldr	r3, [r7, #16]
 8006f94:	4013      	ands	r3, r2
 8006f96:	2b01      	cmp	r3, #1
 8006f98:	d0e9      	beq.n	8006f6e <SUBGHZ_WaitOnBusy+0x22>

  return status;
 8006f9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f9c:	4618      	mov	r0, r3
 8006f9e:	3718      	adds	r7, #24
 8006fa0:	46bd      	mov	sp, r7
 8006fa2:	bd80      	pop	{r7, pc}
 8006fa4:	20000030 	.word	0x20000030

08006fa8 <LL_RCC_GetUSARTClockSource>:
{
 8006fa8:	b480      	push	{r7}
 8006faa:	b083      	sub	sp, #12
 8006fac:	af00      	add	r7, sp, #0
 8006fae:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 8006fb0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006fb4:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	401a      	ands	r2, r3
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	041b      	lsls	r3, r3, #16
 8006fc0:	4313      	orrs	r3, r2
}
 8006fc2:	4618      	mov	r0, r3
 8006fc4:	370c      	adds	r7, #12
 8006fc6:	46bd      	mov	sp, r7
 8006fc8:	bc80      	pop	{r7}
 8006fca:	4770      	bx	lr

08006fcc <LL_RCC_GetLPUARTClockSource>:
{
 8006fcc:	b480      	push	{r7}
 8006fce:	b083      	sub	sp, #12
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8006fd4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006fd8:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	4013      	ands	r3, r2
}
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	370c      	adds	r7, #12
 8006fe4:	46bd      	mov	sp, r7
 8006fe6:	bc80      	pop	{r7}
 8006fe8:	4770      	bx	lr

08006fea <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006fea:	b580      	push	{r7, lr}
 8006fec:	b082      	sub	sp, #8
 8006fee:	af00      	add	r7, sp, #0
 8006ff0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d101      	bne.n	8006ffc <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006ff8:	2301      	movs	r3, #1
 8006ffa:	e042      	b.n	8007082 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007002:	2b00      	cmp	r3, #0
 8007004:	d106      	bne.n	8007014 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	2200      	movs	r2, #0
 800700a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800700e:	6878      	ldr	r0, [r7, #4]
 8007010:	f7fb f9e6 	bl	80023e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	2224      	movs	r2, #36	; 0x24
 8007018:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	681a      	ldr	r2, [r3, #0]
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	f022 0201 	bic.w	r2, r2, #1
 800702a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800702c:	6878      	ldr	r0, [r7, #4]
 800702e:	f000 fb2d 	bl	800768c <UART_SetConfig>
 8007032:	4603      	mov	r3, r0
 8007034:	2b01      	cmp	r3, #1
 8007036:	d101      	bne.n	800703c <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8007038:	2301      	movs	r3, #1
 800703a:	e022      	b.n	8007082 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007040:	2b00      	cmp	r3, #0
 8007042:	d002      	beq.n	800704a <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8007044:	6878      	ldr	r0, [r7, #4]
 8007046:	f000 fd73 	bl	8007b30 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	685a      	ldr	r2, [r3, #4]
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007058:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	689a      	ldr	r2, [r3, #8]
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007068:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	681a      	ldr	r2, [r3, #0]
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	f042 0201 	orr.w	r2, r2, #1
 8007078:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800707a:	6878      	ldr	r0, [r7, #4]
 800707c:	f000 fdf9 	bl	8007c72 <UART_CheckIdleState>
 8007080:	4603      	mov	r3, r0
}
 8007082:	4618      	mov	r0, r3
 8007084:	3708      	adds	r7, #8
 8007086:	46bd      	mov	sp, r7
 8007088:	bd80      	pop	{r7, pc}

0800708a <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800708a:	b580      	push	{r7, lr}
 800708c:	b084      	sub	sp, #16
 800708e:	af00      	add	r7, sp, #0
 8007090:	60f8      	str	r0, [r7, #12]
 8007092:	60b9      	str	r1, [r7, #8]
 8007094:	4613      	mov	r3, r2
 8007096:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800709e:	2b20      	cmp	r3, #32
 80070a0:	d11d      	bne.n	80070de <HAL_UART_Receive_IT+0x54>
  {
    if ((pData == NULL) || (Size == 0U))
 80070a2:	68bb      	ldr	r3, [r7, #8]
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d002      	beq.n	80070ae <HAL_UART_Receive_IT+0x24>
 80070a8:	88fb      	ldrh	r3, [r7, #6]
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d101      	bne.n	80070b2 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80070ae:	2301      	movs	r3, #1
 80070b0:	e016      	b.n	80070e0 <HAL_UART_Receive_IT+0x56>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80070b8:	2b01      	cmp	r3, #1
 80070ba:	d101      	bne.n	80070c0 <HAL_UART_Receive_IT+0x36>
 80070bc:	2302      	movs	r3, #2
 80070be:	e00f      	b.n	80070e0 <HAL_UART_Receive_IT+0x56>
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	2201      	movs	r2, #1
 80070c4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	2200      	movs	r2, #0
 80070cc:	66da      	str	r2, [r3, #108]	; 0x6c

    return(UART_Start_Receive_IT(huart, pData, Size));
 80070ce:	88fb      	ldrh	r3, [r7, #6]
 80070d0:	461a      	mov	r2, r3
 80070d2:	68b9      	ldr	r1, [r7, #8]
 80070d4:	68f8      	ldr	r0, [r7, #12]
 80070d6:	f000 fe97 	bl	8007e08 <UART_Start_Receive_IT>
 80070da:	4603      	mov	r3, r0
 80070dc:	e000      	b.n	80070e0 <HAL_UART_Receive_IT+0x56>
  }
  else
  {
    return HAL_BUSY;
 80070de:	2302      	movs	r3, #2
  }
}
 80070e0:	4618      	mov	r0, r3
 80070e2:	3710      	adds	r7, #16
 80070e4:	46bd      	mov	sp, r7
 80070e6:	bd80      	pop	{r7, pc}

080070e8 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80070e8:	b580      	push	{r7, lr}
 80070ea:	b084      	sub	sp, #16
 80070ec:	af00      	add	r7, sp, #0
 80070ee:	60f8      	str	r0, [r7, #12]
 80070f0:	60b9      	str	r1, [r7, #8]
 80070f2:	4613      	mov	r3, r2
 80070f4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80070fc:	2b20      	cmp	r3, #32
 80070fe:	d168      	bne.n	80071d2 <HAL_UART_Transmit_DMA+0xea>
  {
    if ((pData == NULL) || (Size == 0U))
 8007100:	68bb      	ldr	r3, [r7, #8]
 8007102:	2b00      	cmp	r3, #0
 8007104:	d002      	beq.n	800710c <HAL_UART_Transmit_DMA+0x24>
 8007106:	88fb      	ldrh	r3, [r7, #6]
 8007108:	2b00      	cmp	r3, #0
 800710a:	d101      	bne.n	8007110 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800710c:	2301      	movs	r3, #1
 800710e:	e061      	b.n	80071d4 <HAL_UART_Transmit_DMA+0xec>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007116:	2b01      	cmp	r3, #1
 8007118:	d101      	bne.n	800711e <HAL_UART_Transmit_DMA+0x36>
 800711a:	2302      	movs	r3, #2
 800711c:	e05a      	b.n	80071d4 <HAL_UART_Transmit_DMA+0xec>
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	2201      	movs	r2, #1
 8007122:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->pTxBuffPtr  = pData;
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	68ba      	ldr	r2, [r7, #8]
 800712a:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	88fa      	ldrh	r2, [r7, #6]
 8007130:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	88fa      	ldrh	r2, [r7, #6]
 8007138:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	2200      	movs	r2, #0
 8007140:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	2221      	movs	r2, #33	; 0x21
 8007148:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    if (huart->hdmatx != NULL)
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007150:	2b00      	cmp	r3, #0
 8007152:	d02c      	beq.n	80071ae <HAL_UART_Transmit_DMA+0xc6>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007158:	4a20      	ldr	r2, [pc, #128]	; (80071dc <HAL_UART_Transmit_DMA+0xf4>)
 800715a:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007160:	4a1f      	ldr	r2, [pc, #124]	; (80071e0 <HAL_UART_Transmit_DMA+0xf8>)
 8007162:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007168:	4a1e      	ldr	r2, [pc, #120]	; (80071e4 <HAL_UART_Transmit_DMA+0xfc>)
 800716a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007170:	2200      	movs	r2, #0
 8007172:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	6f98      	ldr	r0, [r3, #120]	; 0x78
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800717c:	4619      	mov	r1, r3
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	3328      	adds	r3, #40	; 0x28
 8007184:	461a      	mov	r2, r3
 8007186:	88fb      	ldrh	r3, [r7, #6]
 8007188:	f7fc fd92 	bl	8003cb0 <HAL_DMA_Start_IT>
 800718c:	4603      	mov	r3, r0
 800718e:	2b00      	cmp	r3, #0
 8007190:	d00d      	beq.n	80071ae <HAL_UART_Transmit_DMA+0xc6>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	2210      	movs	r2, #16
 8007196:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        __HAL_UNLOCK(huart);
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	2200      	movs	r2, #0
 800719e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	2220      	movs	r2, #32
 80071a6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        return HAL_ERROR;
 80071aa:	2301      	movs	r3, #1
 80071ac:	e012      	b.n	80071d4 <HAL_UART_Transmit_DMA+0xec>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	2240      	movs	r2, #64	; 0x40
 80071b4:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	2200      	movs	r2, #0
 80071ba:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	689a      	ldr	r2, [r3, #8]
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80071cc:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 80071ce:	2300      	movs	r3, #0
 80071d0:	e000      	b.n	80071d4 <HAL_UART_Transmit_DMA+0xec>
  }
  else
  {
    return HAL_BUSY;
 80071d2:	2302      	movs	r3, #2
  }
}
 80071d4:	4618      	mov	r0, r3
 80071d6:	3710      	adds	r7, #16
 80071d8:	46bd      	mov	sp, r7
 80071da:	bd80      	pop	{r7, pc}
 80071dc:	0800801d 	.word	0x0800801d
 80071e0:	08008071 	.word	0x08008071
 80071e4:	0800808d 	.word	0x0800808d

080071e8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80071e8:	b580      	push	{r7, lr}
 80071ea:	b088      	sub	sp, #32
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	69db      	ldr	r3, [r3, #28]
 80071f6:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	689b      	ldr	r3, [r3, #8]
 8007206:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007208:	69fa      	ldr	r2, [r7, #28]
 800720a:	f640 030f 	movw	r3, #2063	; 0x80f
 800720e:	4013      	ands	r3, r2
 8007210:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8007212:	693b      	ldr	r3, [r7, #16]
 8007214:	2b00      	cmp	r3, #0
 8007216:	d118      	bne.n	800724a <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007218:	69fb      	ldr	r3, [r7, #28]
 800721a:	f003 0320 	and.w	r3, r3, #32
 800721e:	2b00      	cmp	r3, #0
 8007220:	d013      	beq.n	800724a <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007222:	69bb      	ldr	r3, [r7, #24]
 8007224:	f003 0320 	and.w	r3, r3, #32
 8007228:	2b00      	cmp	r3, #0
 800722a:	d104      	bne.n	8007236 <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800722c:	697b      	ldr	r3, [r7, #20]
 800722e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007232:	2b00      	cmp	r3, #0
 8007234:	d009      	beq.n	800724a <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800723a:	2b00      	cmp	r3, #0
 800723c:	f000 81fc 	beq.w	8007638 <HAL_UART_IRQHandler+0x450>
      {
        huart->RxISR(huart);
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007244:	6878      	ldr	r0, [r7, #4]
 8007246:	4798      	blx	r3
      }
      return;
 8007248:	e1f6      	b.n	8007638 <HAL_UART_IRQHandler+0x450>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800724a:	693b      	ldr	r3, [r7, #16]
 800724c:	2b00      	cmp	r3, #0
 800724e:	f000 80ef 	beq.w	8007430 <HAL_UART_IRQHandler+0x248>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8007252:	697a      	ldr	r2, [r7, #20]
 8007254:	4b73      	ldr	r3, [pc, #460]	; (8007424 <HAL_UART_IRQHandler+0x23c>)
 8007256:	4013      	ands	r3, r2
 8007258:	2b00      	cmp	r3, #0
 800725a:	d105      	bne.n	8007268 <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800725c:	69ba      	ldr	r2, [r7, #24]
 800725e:	4b72      	ldr	r3, [pc, #456]	; (8007428 <HAL_UART_IRQHandler+0x240>)
 8007260:	4013      	ands	r3, r2
 8007262:	2b00      	cmp	r3, #0
 8007264:	f000 80e4 	beq.w	8007430 <HAL_UART_IRQHandler+0x248>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007268:	69fb      	ldr	r3, [r7, #28]
 800726a:	f003 0301 	and.w	r3, r3, #1
 800726e:	2b00      	cmp	r3, #0
 8007270:	d010      	beq.n	8007294 <HAL_UART_IRQHandler+0xac>
 8007272:	69bb      	ldr	r3, [r7, #24]
 8007274:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007278:	2b00      	cmp	r3, #0
 800727a:	d00b      	beq.n	8007294 <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	2201      	movs	r2, #1
 8007282:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800728a:	f043 0201 	orr.w	r2, r3, #1
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007294:	69fb      	ldr	r3, [r7, #28]
 8007296:	f003 0302 	and.w	r3, r3, #2
 800729a:	2b00      	cmp	r3, #0
 800729c:	d010      	beq.n	80072c0 <HAL_UART_IRQHandler+0xd8>
 800729e:	697b      	ldr	r3, [r7, #20]
 80072a0:	f003 0301 	and.w	r3, r3, #1
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d00b      	beq.n	80072c0 <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	2202      	movs	r2, #2
 80072ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80072b6:	f043 0204 	orr.w	r2, r3, #4
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80072c0:	69fb      	ldr	r3, [r7, #28]
 80072c2:	f003 0304 	and.w	r3, r3, #4
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d010      	beq.n	80072ec <HAL_UART_IRQHandler+0x104>
 80072ca:	697b      	ldr	r3, [r7, #20]
 80072cc:	f003 0301 	and.w	r3, r3, #1
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d00b      	beq.n	80072ec <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	2204      	movs	r2, #4
 80072da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80072e2:	f043 0202 	orr.w	r2, r3, #2
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80072ec:	69fb      	ldr	r3, [r7, #28]
 80072ee:	f003 0308 	and.w	r3, r3, #8
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d015      	beq.n	8007322 <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80072f6:	69bb      	ldr	r3, [r7, #24]
 80072f8:	f003 0320 	and.w	r3, r3, #32
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d104      	bne.n	800730a <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8007300:	697a      	ldr	r2, [r7, #20]
 8007302:	4b48      	ldr	r3, [pc, #288]	; (8007424 <HAL_UART_IRQHandler+0x23c>)
 8007304:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007306:	2b00      	cmp	r3, #0
 8007308:	d00b      	beq.n	8007322 <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	2208      	movs	r2, #8
 8007310:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007318:	f043 0208 	orr.w	r2, r3, #8
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007322:	69fb      	ldr	r3, [r7, #28]
 8007324:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007328:	2b00      	cmp	r3, #0
 800732a:	d011      	beq.n	8007350 <HAL_UART_IRQHandler+0x168>
 800732c:	69bb      	ldr	r3, [r7, #24]
 800732e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007332:	2b00      	cmp	r3, #0
 8007334:	d00c      	beq.n	8007350 <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800733e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007346:	f043 0220 	orr.w	r2, r3, #32
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007356:	2b00      	cmp	r3, #0
 8007358:	f000 8170 	beq.w	800763c <HAL_UART_IRQHandler+0x454>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800735c:	69fb      	ldr	r3, [r7, #28]
 800735e:	f003 0320 	and.w	r3, r3, #32
 8007362:	2b00      	cmp	r3, #0
 8007364:	d011      	beq.n	800738a <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007366:	69bb      	ldr	r3, [r7, #24]
 8007368:	f003 0320 	and.w	r3, r3, #32
 800736c:	2b00      	cmp	r3, #0
 800736e:	d104      	bne.n	800737a <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007370:	697b      	ldr	r3, [r7, #20]
 8007372:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007376:	2b00      	cmp	r3, #0
 8007378:	d007      	beq.n	800738a <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800737e:	2b00      	cmp	r3, #0
 8007380:	d003      	beq.n	800738a <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007386:	6878      	ldr	r0, [r7, #4]
 8007388:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007390:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	689b      	ldr	r3, [r3, #8]
 8007398:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800739c:	2b40      	cmp	r3, #64	; 0x40
 800739e:	d004      	beq.n	80073aa <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d031      	beq.n	800740e <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80073aa:	6878      	ldr	r0, [r7, #4]
 80073ac:	f000 fe05 	bl	8007fba <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	689b      	ldr	r3, [r3, #8]
 80073b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073ba:	2b40      	cmp	r3, #64	; 0x40
 80073bc:	d123      	bne.n	8007406 <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	689a      	ldr	r2, [r3, #8]
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80073cc:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d013      	beq.n	80073fe <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80073da:	4a14      	ldr	r2, [pc, #80]	; (800742c <HAL_UART_IRQHandler+0x244>)
 80073dc:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80073e2:	4618      	mov	r0, r3
 80073e4:	f7fc fd40 	bl	8003e68 <HAL_DMA_Abort_IT>
 80073e8:	4603      	mov	r3, r0
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d017      	beq.n	800741e <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80073f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073f4:	687a      	ldr	r2, [r7, #4]
 80073f6:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 80073f8:	4610      	mov	r0, r2
 80073fa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073fc:	e00f      	b.n	800741e <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80073fe:	6878      	ldr	r0, [r7, #4]
 8007400:	f000 f92f 	bl	8007662 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007404:	e00b      	b.n	800741e <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007406:	6878      	ldr	r0, [r7, #4]
 8007408:	f000 f92b 	bl	8007662 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800740c:	e007      	b.n	800741e <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800740e:	6878      	ldr	r0, [r7, #4]
 8007410:	f000 f927 	bl	8007662 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	2200      	movs	r2, #0
 8007418:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 800741c:	e10e      	b.n	800763c <HAL_UART_IRQHandler+0x454>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800741e:	bf00      	nop
    return;
 8007420:	e10c      	b.n	800763c <HAL_UART_IRQHandler+0x454>
 8007422:	bf00      	nop
 8007424:	10000001 	.word	0x10000001
 8007428:	04000120 	.word	0x04000120
 800742c:	0800810d 	.word	0x0800810d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007434:	2b01      	cmp	r3, #1
 8007436:	f040 80ab 	bne.w	8007590 <HAL_UART_IRQHandler+0x3a8>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 800743a:	69fb      	ldr	r3, [r7, #28]
 800743c:	f003 0310 	and.w	r3, r3, #16
 8007440:	2b00      	cmp	r3, #0
 8007442:	f000 80a5 	beq.w	8007590 <HAL_UART_IRQHandler+0x3a8>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 8007446:	69bb      	ldr	r3, [r7, #24]
 8007448:	f003 0310 	and.w	r3, r3, #16
 800744c:	2b00      	cmp	r3, #0
 800744e:	f000 809f 	beq.w	8007590 <HAL_UART_IRQHandler+0x3a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	2210      	movs	r2, #16
 8007458:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	689b      	ldr	r3, [r3, #8]
 8007460:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007464:	2b40      	cmp	r3, #64	; 0x40
 8007466:	d155      	bne.n	8007514 <HAL_UART_IRQHandler+0x32c>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	685b      	ldr	r3, [r3, #4]
 8007470:	813b      	strh	r3, [r7, #8]
      if (  (nb_remaining_rx_data > 0U)
 8007472:	893b      	ldrh	r3, [r7, #8]
 8007474:	2b00      	cmp	r3, #0
 8007476:	f000 80e3 	beq.w	8007640 <HAL_UART_IRQHandler+0x458>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007480:	893a      	ldrh	r2, [r7, #8]
 8007482:	429a      	cmp	r2, r3
 8007484:	f080 80dc 	bcs.w	8007640 <HAL_UART_IRQHandler+0x458>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	893a      	ldrh	r2, [r7, #8]
 800748c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	f003 0320 	and.w	r3, r3, #32
 800749c:	2b00      	cmp	r3, #0
 800749e:	d12b      	bne.n	80074f8 <HAL_UART_IRQHandler+0x310>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	681a      	ldr	r2, [r3, #0]
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80074ae:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	689a      	ldr	r2, [r3, #8]
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	f022 0201 	bic.w	r2, r2, #1
 80074be:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	689a      	ldr	r2, [r3, #8]
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80074ce:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	2220      	movs	r2, #32
 80074d4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	2200      	movs	r2, #0
 80074dc:	66da      	str	r2, [r3, #108]	; 0x6c

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	681a      	ldr	r2, [r3, #0]
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	f022 0210 	bic.w	r2, r2, #16
 80074ec:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80074f2:	4618      	mov	r0, r3
 80074f4:	f7fc fc5a 	bl	8003dac <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007504:	b29b      	uxth	r3, r3
 8007506:	1ad3      	subs	r3, r2, r3
 8007508:	b29b      	uxth	r3, r3
 800750a:	4619      	mov	r1, r3
 800750c:	6878      	ldr	r0, [r7, #4]
 800750e:	f000 f8b1 	bl	8007674 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8007512:	e095      	b.n	8007640 <HAL_UART_IRQHandler+0x458>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007520:	b29b      	uxth	r3, r3
 8007522:	1ad3      	subs	r3, r2, r3
 8007524:	817b      	strh	r3, [r7, #10]
      if (  (huart->RxXferCount > 0U)
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800752c:	b29b      	uxth	r3, r3
 800752e:	2b00      	cmp	r3, #0
 8007530:	f000 8088 	beq.w	8007644 <HAL_UART_IRQHandler+0x45c>
          &&(nb_rx_data > 0U) )
 8007534:	897b      	ldrh	r3, [r7, #10]
 8007536:	2b00      	cmp	r3, #0
 8007538:	f000 8084 	beq.w	8007644 <HAL_UART_IRQHandler+0x45c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	681a      	ldr	r2, [r3, #0]
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800754a:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	689b      	ldr	r3, [r3, #8]
 8007552:	687a      	ldr	r2, [r7, #4]
 8007554:	6812      	ldr	r2, [r2, #0]
 8007556:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800755a:	f023 0301 	bic.w	r3, r3, #1
 800755e:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	2220      	movs	r2, #32
 8007564:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	2200      	movs	r2, #0
 800756c:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	2200      	movs	r2, #0
 8007572:	671a      	str	r2, [r3, #112]	; 0x70

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	681a      	ldr	r2, [r3, #0]
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	f022 0210 	bic.w	r2, r2, #16
 8007582:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007584:	897b      	ldrh	r3, [r7, #10]
 8007586:	4619      	mov	r1, r3
 8007588:	6878      	ldr	r0, [r7, #4]
 800758a:	f000 f873 	bl	8007674 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800758e:	e059      	b.n	8007644 <HAL_UART_IRQHandler+0x45c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007590:	69fb      	ldr	r3, [r7, #28]
 8007592:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007596:	2b00      	cmp	r3, #0
 8007598:	d00d      	beq.n	80075b6 <HAL_UART_IRQHandler+0x3ce>
 800759a:	697b      	ldr	r3, [r7, #20]
 800759c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d008      	beq.n	80075b6 <HAL_UART_IRQHandler+0x3ce>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80075ac:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80075ae:	6878      	ldr	r0, [r7, #4]
 80075b0:	f001 f8b8 	bl	8008724 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80075b4:	e049      	b.n	800764a <HAL_UART_IRQHandler+0x462>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80075b6:	69fb      	ldr	r3, [r7, #28]
 80075b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d012      	beq.n	80075e6 <HAL_UART_IRQHandler+0x3fe>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80075c0:	69bb      	ldr	r3, [r7, #24]
 80075c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d104      	bne.n	80075d4 <HAL_UART_IRQHandler+0x3ec>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80075ca:	697b      	ldr	r3, [r7, #20]
 80075cc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d008      	beq.n	80075e6 <HAL_UART_IRQHandler+0x3fe>
  {
    if (huart->TxISR != NULL)
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d035      	beq.n	8007648 <HAL_UART_IRQHandler+0x460>
    {
      huart->TxISR(huart);
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80075e0:	6878      	ldr	r0, [r7, #4]
 80075e2:	4798      	blx	r3
    }
    return;
 80075e4:	e030      	b.n	8007648 <HAL_UART_IRQHandler+0x460>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80075e6:	69fb      	ldr	r3, [r7, #28]
 80075e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d008      	beq.n	8007602 <HAL_UART_IRQHandler+0x41a>
 80075f0:	69bb      	ldr	r3, [r7, #24]
 80075f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d003      	beq.n	8007602 <HAL_UART_IRQHandler+0x41a>
  {
    UART_EndTransmit_IT(huart);
 80075fa:	6878      	ldr	r0, [r7, #4]
 80075fc:	f000 fd9c 	bl	8008138 <UART_EndTransmit_IT>
    return;
 8007600:	e023      	b.n	800764a <HAL_UART_IRQHandler+0x462>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007602:	69fb      	ldr	r3, [r7, #28]
 8007604:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007608:	2b00      	cmp	r3, #0
 800760a:	d008      	beq.n	800761e <HAL_UART_IRQHandler+0x436>
 800760c:	69bb      	ldr	r3, [r7, #24]
 800760e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007612:	2b00      	cmp	r3, #0
 8007614:	d003      	beq.n	800761e <HAL_UART_IRQHandler+0x436>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8007616:	6878      	ldr	r0, [r7, #4]
 8007618:	f001 f896 	bl	8008748 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800761c:	e015      	b.n	800764a <HAL_UART_IRQHandler+0x462>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800761e:	69fb      	ldr	r3, [r7, #28]
 8007620:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007624:	2b00      	cmp	r3, #0
 8007626:	d010      	beq.n	800764a <HAL_UART_IRQHandler+0x462>
 8007628:	69bb      	ldr	r3, [r7, #24]
 800762a:	2b00      	cmp	r3, #0
 800762c:	da0d      	bge.n	800764a <HAL_UART_IRQHandler+0x462>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800762e:	6878      	ldr	r0, [r7, #4]
 8007630:	f001 f881 	bl	8008736 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007634:	bf00      	nop
 8007636:	e008      	b.n	800764a <HAL_UART_IRQHandler+0x462>
      return;
 8007638:	bf00      	nop
 800763a:	e006      	b.n	800764a <HAL_UART_IRQHandler+0x462>
    return;
 800763c:	bf00      	nop
 800763e:	e004      	b.n	800764a <HAL_UART_IRQHandler+0x462>
      return;
 8007640:	bf00      	nop
 8007642:	e002      	b.n	800764a <HAL_UART_IRQHandler+0x462>
      return;
 8007644:	bf00      	nop
 8007646:	e000      	b.n	800764a <HAL_UART_IRQHandler+0x462>
    return;
 8007648:	bf00      	nop
  }
}
 800764a:	3720      	adds	r7, #32
 800764c:	46bd      	mov	sp, r7
 800764e:	bd80      	pop	{r7, pc}

08007650 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007650:	b480      	push	{r7}
 8007652:	b083      	sub	sp, #12
 8007654:	af00      	add	r7, sp, #0
 8007656:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8007658:	bf00      	nop
 800765a:	370c      	adds	r7, #12
 800765c:	46bd      	mov	sp, r7
 800765e:	bc80      	pop	{r7}
 8007660:	4770      	bx	lr

08007662 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007662:	b480      	push	{r7}
 8007664:	b083      	sub	sp, #12
 8007666:	af00      	add	r7, sp, #0
 8007668:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800766a:	bf00      	nop
 800766c:	370c      	adds	r7, #12
 800766e:	46bd      	mov	sp, r7
 8007670:	bc80      	pop	{r7}
 8007672:	4770      	bx	lr

08007674 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007674:	b480      	push	{r7}
 8007676:	b083      	sub	sp, #12
 8007678:	af00      	add	r7, sp, #0
 800767a:	6078      	str	r0, [r7, #4]
 800767c:	460b      	mov	r3, r1
 800767e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007680:	bf00      	nop
 8007682:	370c      	adds	r7, #12
 8007684:	46bd      	mov	sp, r7
 8007686:	bc80      	pop	{r7}
 8007688:	4770      	bx	lr
	...

0800768c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800768c:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8007690:	b088      	sub	sp, #32
 8007692:	af00      	add	r7, sp, #0
 8007694:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007696:	2300      	movs	r3, #0
 8007698:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	689a      	ldr	r2, [r3, #8]
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	691b      	ldr	r3, [r3, #16]
 80076a2:	431a      	orrs	r2, r3
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	695b      	ldr	r3, [r3, #20]
 80076a8:	431a      	orrs	r2, r3
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	69db      	ldr	r3, [r3, #28]
 80076ae:	4313      	orrs	r3, r2
 80076b0:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	681a      	ldr	r2, [r3, #0]
 80076b8:	4bab      	ldr	r3, [pc, #684]	; (8007968 <UART_SetConfig+0x2dc>)
 80076ba:	4013      	ands	r3, r2
 80076bc:	687a      	ldr	r2, [r7, #4]
 80076be:	6812      	ldr	r2, [r2, #0]
 80076c0:	69f9      	ldr	r1, [r7, #28]
 80076c2:	430b      	orrs	r3, r1
 80076c4:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	685b      	ldr	r3, [r3, #4]
 80076cc:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	68da      	ldr	r2, [r3, #12]
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	430a      	orrs	r2, r1
 80076da:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	699b      	ldr	r3, [r3, #24]
 80076e0:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	4aa1      	ldr	r2, [pc, #644]	; (800796c <UART_SetConfig+0x2e0>)
 80076e8:	4293      	cmp	r3, r2
 80076ea:	d004      	beq.n	80076f6 <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	6a1b      	ldr	r3, [r3, #32]
 80076f0:	69fa      	ldr	r2, [r7, #28]
 80076f2:	4313      	orrs	r3, r2
 80076f4:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	689b      	ldr	r3, [r3, #8]
 80076fc:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8007700:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8007704:	687a      	ldr	r2, [r7, #4]
 8007706:	6812      	ldr	r2, [r2, #0]
 8007708:	69f9      	ldr	r1, [r7, #28]
 800770a:	430b      	orrs	r3, r1
 800770c:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007714:	f023 010f 	bic.w	r1, r3, #15
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	430a      	orrs	r2, r1
 8007722:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	4a91      	ldr	r2, [pc, #580]	; (8007970 <UART_SetConfig+0x2e4>)
 800772a:	4293      	cmp	r3, r2
 800772c:	d122      	bne.n	8007774 <UART_SetConfig+0xe8>
 800772e:	2003      	movs	r0, #3
 8007730:	f7ff fc3a 	bl	8006fa8 <LL_RCC_GetUSARTClockSource>
 8007734:	4603      	mov	r3, r0
 8007736:	f5a3 3340 	sub.w	r3, r3, #196608	; 0x30000
 800773a:	2b03      	cmp	r3, #3
 800773c:	d816      	bhi.n	800776c <UART_SetConfig+0xe0>
 800773e:	a201      	add	r2, pc, #4	; (adr r2, 8007744 <UART_SetConfig+0xb8>)
 8007740:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007744:	08007755 	.word	0x08007755
 8007748:	08007761 	.word	0x08007761
 800774c:	0800775b 	.word	0x0800775b
 8007750:	08007767 	.word	0x08007767
 8007754:	2301      	movs	r3, #1
 8007756:	76fb      	strb	r3, [r7, #27]
 8007758:	e072      	b.n	8007840 <UART_SetConfig+0x1b4>
 800775a:	2302      	movs	r3, #2
 800775c:	76fb      	strb	r3, [r7, #27]
 800775e:	e06f      	b.n	8007840 <UART_SetConfig+0x1b4>
 8007760:	2304      	movs	r3, #4
 8007762:	76fb      	strb	r3, [r7, #27]
 8007764:	e06c      	b.n	8007840 <UART_SetConfig+0x1b4>
 8007766:	2308      	movs	r3, #8
 8007768:	76fb      	strb	r3, [r7, #27]
 800776a:	e069      	b.n	8007840 <UART_SetConfig+0x1b4>
 800776c:	2310      	movs	r3, #16
 800776e:	76fb      	strb	r3, [r7, #27]
 8007770:	bf00      	nop
 8007772:	e065      	b.n	8007840 <UART_SetConfig+0x1b4>
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	4a7e      	ldr	r2, [pc, #504]	; (8007974 <UART_SetConfig+0x2e8>)
 800777a:	4293      	cmp	r3, r2
 800777c:	d134      	bne.n	80077e8 <UART_SetConfig+0x15c>
 800777e:	200c      	movs	r0, #12
 8007780:	f7ff fc12 	bl	8006fa8 <LL_RCC_GetUSARTClockSource>
 8007784:	4603      	mov	r3, r0
 8007786:	f5a3 2340 	sub.w	r3, r3, #786432	; 0xc0000
 800778a:	2b0c      	cmp	r3, #12
 800778c:	d828      	bhi.n	80077e0 <UART_SetConfig+0x154>
 800778e:	a201      	add	r2, pc, #4	; (adr r2, 8007794 <UART_SetConfig+0x108>)
 8007790:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007794:	080077c9 	.word	0x080077c9
 8007798:	080077e1 	.word	0x080077e1
 800779c:	080077e1 	.word	0x080077e1
 80077a0:	080077e1 	.word	0x080077e1
 80077a4:	080077d5 	.word	0x080077d5
 80077a8:	080077e1 	.word	0x080077e1
 80077ac:	080077e1 	.word	0x080077e1
 80077b0:	080077e1 	.word	0x080077e1
 80077b4:	080077cf 	.word	0x080077cf
 80077b8:	080077e1 	.word	0x080077e1
 80077bc:	080077e1 	.word	0x080077e1
 80077c0:	080077e1 	.word	0x080077e1
 80077c4:	080077db 	.word	0x080077db
 80077c8:	2300      	movs	r3, #0
 80077ca:	76fb      	strb	r3, [r7, #27]
 80077cc:	e038      	b.n	8007840 <UART_SetConfig+0x1b4>
 80077ce:	2302      	movs	r3, #2
 80077d0:	76fb      	strb	r3, [r7, #27]
 80077d2:	e035      	b.n	8007840 <UART_SetConfig+0x1b4>
 80077d4:	2304      	movs	r3, #4
 80077d6:	76fb      	strb	r3, [r7, #27]
 80077d8:	e032      	b.n	8007840 <UART_SetConfig+0x1b4>
 80077da:	2308      	movs	r3, #8
 80077dc:	76fb      	strb	r3, [r7, #27]
 80077de:	e02f      	b.n	8007840 <UART_SetConfig+0x1b4>
 80077e0:	2310      	movs	r3, #16
 80077e2:	76fb      	strb	r3, [r7, #27]
 80077e4:	bf00      	nop
 80077e6:	e02b      	b.n	8007840 <UART_SetConfig+0x1b4>
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	4a5f      	ldr	r2, [pc, #380]	; (800796c <UART_SetConfig+0x2e0>)
 80077ee:	4293      	cmp	r3, r2
 80077f0:	d124      	bne.n	800783c <UART_SetConfig+0x1b0>
 80077f2:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 80077f6:	f7ff fbe9 	bl	8006fcc <LL_RCC_GetLPUARTClockSource>
 80077fa:	4603      	mov	r3, r0
 80077fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007800:	d012      	beq.n	8007828 <UART_SetConfig+0x19c>
 8007802:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007806:	d802      	bhi.n	800780e <UART_SetConfig+0x182>
 8007808:	2b00      	cmp	r3, #0
 800780a:	d007      	beq.n	800781c <UART_SetConfig+0x190>
 800780c:	e012      	b.n	8007834 <UART_SetConfig+0x1a8>
 800780e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007812:	d006      	beq.n	8007822 <UART_SetConfig+0x196>
 8007814:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007818:	d009      	beq.n	800782e <UART_SetConfig+0x1a2>
 800781a:	e00b      	b.n	8007834 <UART_SetConfig+0x1a8>
 800781c:	2300      	movs	r3, #0
 800781e:	76fb      	strb	r3, [r7, #27]
 8007820:	e00e      	b.n	8007840 <UART_SetConfig+0x1b4>
 8007822:	2302      	movs	r3, #2
 8007824:	76fb      	strb	r3, [r7, #27]
 8007826:	e00b      	b.n	8007840 <UART_SetConfig+0x1b4>
 8007828:	2304      	movs	r3, #4
 800782a:	76fb      	strb	r3, [r7, #27]
 800782c:	e008      	b.n	8007840 <UART_SetConfig+0x1b4>
 800782e:	2308      	movs	r3, #8
 8007830:	76fb      	strb	r3, [r7, #27]
 8007832:	e005      	b.n	8007840 <UART_SetConfig+0x1b4>
 8007834:	2310      	movs	r3, #16
 8007836:	76fb      	strb	r3, [r7, #27]
 8007838:	bf00      	nop
 800783a:	e001      	b.n	8007840 <UART_SetConfig+0x1b4>
 800783c:	2310      	movs	r3, #16
 800783e:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	4a49      	ldr	r2, [pc, #292]	; (800796c <UART_SetConfig+0x2e0>)
 8007846:	4293      	cmp	r3, r2
 8007848:	f040 809a 	bne.w	8007980 <UART_SetConfig+0x2f4>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800784c:	7efb      	ldrb	r3, [r7, #27]
 800784e:	2b08      	cmp	r3, #8
 8007850:	d823      	bhi.n	800789a <UART_SetConfig+0x20e>
 8007852:	a201      	add	r2, pc, #4	; (adr r2, 8007858 <UART_SetConfig+0x1cc>)
 8007854:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007858:	0800787d 	.word	0x0800787d
 800785c:	0800789b 	.word	0x0800789b
 8007860:	08007885 	.word	0x08007885
 8007864:	0800789b 	.word	0x0800789b
 8007868:	0800788b 	.word	0x0800788b
 800786c:	0800789b 	.word	0x0800789b
 8007870:	0800789b 	.word	0x0800789b
 8007874:	0800789b 	.word	0x0800789b
 8007878:	08007893 	.word	0x08007893
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800787c:	f7fe f894 	bl	80059a8 <HAL_RCC_GetPCLK1Freq>
 8007880:	6178      	str	r0, [r7, #20]
        break;
 8007882:	e00f      	b.n	80078a4 <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007884:	4b3c      	ldr	r3, [pc, #240]	; (8007978 <UART_SetConfig+0x2ec>)
 8007886:	617b      	str	r3, [r7, #20]
        break;
 8007888:	e00c      	b.n	80078a4 <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800788a:	f7fd ffd9 	bl	8005840 <HAL_RCC_GetSysClockFreq>
 800788e:	6178      	str	r0, [r7, #20]
        break;
 8007890:	e008      	b.n	80078a4 <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007892:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007896:	617b      	str	r3, [r7, #20]
        break;
 8007898:	e004      	b.n	80078a4 <UART_SetConfig+0x218>
      default:
        pclk = 0U;
 800789a:	2300      	movs	r3, #0
 800789c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800789e:	2301      	movs	r3, #1
 80078a0:	76bb      	strb	r3, [r7, #26]
        break;
 80078a2:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80078a4:	697b      	ldr	r3, [r7, #20]
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	f000 812a 	beq.w	8007b00 <UART_SetConfig+0x474>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078b0:	4a32      	ldr	r2, [pc, #200]	; (800797c <UART_SetConfig+0x2f0>)
 80078b2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80078b6:	461a      	mov	r2, r3
 80078b8:	697b      	ldr	r3, [r7, #20]
 80078ba:	fbb3 f3f2 	udiv	r3, r3, r2
 80078be:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	685a      	ldr	r2, [r3, #4]
 80078c4:	4613      	mov	r3, r2
 80078c6:	005b      	lsls	r3, r3, #1
 80078c8:	4413      	add	r3, r2
 80078ca:	68ba      	ldr	r2, [r7, #8]
 80078cc:	429a      	cmp	r2, r3
 80078ce:	d305      	bcc.n	80078dc <UART_SetConfig+0x250>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	685b      	ldr	r3, [r3, #4]
 80078d4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80078d6:	68ba      	ldr	r2, [r7, #8]
 80078d8:	429a      	cmp	r2, r3
 80078da:	d902      	bls.n	80078e2 <UART_SetConfig+0x256>
      {
        ret = HAL_ERROR;
 80078dc:	2301      	movs	r3, #1
 80078de:	76bb      	strb	r3, [r7, #26]
 80078e0:	e10e      	b.n	8007b00 <UART_SetConfig+0x474>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80078e2:	697b      	ldr	r3, [r7, #20]
 80078e4:	4618      	mov	r0, r3
 80078e6:	f04f 0100 	mov.w	r1, #0
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078ee:	4a23      	ldr	r2, [pc, #140]	; (800797c <UART_SetConfig+0x2f0>)
 80078f0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80078f4:	b29b      	uxth	r3, r3
 80078f6:	f04f 0400 	mov.w	r4, #0
 80078fa:	461a      	mov	r2, r3
 80078fc:	4623      	mov	r3, r4
 80078fe:	f7f9 f92d 	bl	8000b5c <__aeabi_uldivmod>
 8007902:	4603      	mov	r3, r0
 8007904:	460c      	mov	r4, r1
 8007906:	4619      	mov	r1, r3
 8007908:	4622      	mov	r2, r4
 800790a:	f04f 0300 	mov.w	r3, #0
 800790e:	f04f 0400 	mov.w	r4, #0
 8007912:	0214      	lsls	r4, r2, #8
 8007914:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8007918:	020b      	lsls	r3, r1, #8
 800791a:	687a      	ldr	r2, [r7, #4]
 800791c:	6852      	ldr	r2, [r2, #4]
 800791e:	0852      	lsrs	r2, r2, #1
 8007920:	4611      	mov	r1, r2
 8007922:	f04f 0200 	mov.w	r2, #0
 8007926:	eb13 0b01 	adds.w	fp, r3, r1
 800792a:	eb44 0c02 	adc.w	ip, r4, r2
 800792e:	4658      	mov	r0, fp
 8007930:	4661      	mov	r1, ip
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	685b      	ldr	r3, [r3, #4]
 8007936:	f04f 0400 	mov.w	r4, #0
 800793a:	461a      	mov	r2, r3
 800793c:	4623      	mov	r3, r4
 800793e:	f7f9 f90d 	bl	8000b5c <__aeabi_uldivmod>
 8007942:	4603      	mov	r3, r0
 8007944:	460c      	mov	r4, r1
 8007946:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007948:	693b      	ldr	r3, [r7, #16]
 800794a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800794e:	d308      	bcc.n	8007962 <UART_SetConfig+0x2d6>
 8007950:	693b      	ldr	r3, [r7, #16]
 8007952:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007956:	d204      	bcs.n	8007962 <UART_SetConfig+0x2d6>
        {
          huart->Instance->BRR = usartdiv;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	693a      	ldr	r2, [r7, #16]
 800795e:	60da      	str	r2, [r3, #12]
 8007960:	e0ce      	b.n	8007b00 <UART_SetConfig+0x474>
        }
        else
        {
          ret = HAL_ERROR;
 8007962:	2301      	movs	r3, #1
 8007964:	76bb      	strb	r3, [r7, #26]
 8007966:	e0cb      	b.n	8007b00 <UART_SetConfig+0x474>
 8007968:	cfff69f3 	.word	0xcfff69f3
 800796c:	40008000 	.word	0x40008000
 8007970:	40013800 	.word	0x40013800
 8007974:	40004400 	.word	0x40004400
 8007978:	00f42400 	.word	0x00f42400
 800797c:	0801b278 	.word	0x0801b278
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	69db      	ldr	r3, [r3, #28]
 8007984:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007988:	d165      	bne.n	8007a56 <UART_SetConfig+0x3ca>
  {
    switch (clocksource)
 800798a:	7efb      	ldrb	r3, [r7, #27]
 800798c:	2b08      	cmp	r3, #8
 800798e:	d828      	bhi.n	80079e2 <UART_SetConfig+0x356>
 8007990:	a201      	add	r2, pc, #4	; (adr r2, 8007998 <UART_SetConfig+0x30c>)
 8007992:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007996:	bf00      	nop
 8007998:	080079bd 	.word	0x080079bd
 800799c:	080079c5 	.word	0x080079c5
 80079a0:	080079cd 	.word	0x080079cd
 80079a4:	080079e3 	.word	0x080079e3
 80079a8:	080079d3 	.word	0x080079d3
 80079ac:	080079e3 	.word	0x080079e3
 80079b0:	080079e3 	.word	0x080079e3
 80079b4:	080079e3 	.word	0x080079e3
 80079b8:	080079db 	.word	0x080079db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80079bc:	f7fd fff4 	bl	80059a8 <HAL_RCC_GetPCLK1Freq>
 80079c0:	6178      	str	r0, [r7, #20]
        break;
 80079c2:	e013      	b.n	80079ec <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80079c4:	f7fe f802 	bl	80059cc <HAL_RCC_GetPCLK2Freq>
 80079c8:	6178      	str	r0, [r7, #20]
        break;
 80079ca:	e00f      	b.n	80079ec <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80079cc:	4b56      	ldr	r3, [pc, #344]	; (8007b28 <UART_SetConfig+0x49c>)
 80079ce:	617b      	str	r3, [r7, #20]
        break;
 80079d0:	e00c      	b.n	80079ec <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80079d2:	f7fd ff35 	bl	8005840 <HAL_RCC_GetSysClockFreq>
 80079d6:	6178      	str	r0, [r7, #20]
        break;
 80079d8:	e008      	b.n	80079ec <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80079da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80079de:	617b      	str	r3, [r7, #20]
        break;
 80079e0:	e004      	b.n	80079ec <UART_SetConfig+0x360>
      default:
        pclk = 0U;
 80079e2:	2300      	movs	r3, #0
 80079e4:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80079e6:	2301      	movs	r3, #1
 80079e8:	76bb      	strb	r3, [r7, #26]
        break;
 80079ea:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80079ec:	697b      	ldr	r3, [r7, #20]
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	f000 8086 	beq.w	8007b00 <UART_SetConfig+0x474>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079f8:	4a4c      	ldr	r2, [pc, #304]	; (8007b2c <UART_SetConfig+0x4a0>)
 80079fa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80079fe:	461a      	mov	r2, r3
 8007a00:	697b      	ldr	r3, [r7, #20]
 8007a02:	fbb3 f3f2 	udiv	r3, r3, r2
 8007a06:	005a      	lsls	r2, r3, #1
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	685b      	ldr	r3, [r3, #4]
 8007a0c:	085b      	lsrs	r3, r3, #1
 8007a0e:	441a      	add	r2, r3
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	685b      	ldr	r3, [r3, #4]
 8007a14:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a18:	b29b      	uxth	r3, r3
 8007a1a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007a1c:	693b      	ldr	r3, [r7, #16]
 8007a1e:	2b0f      	cmp	r3, #15
 8007a20:	d916      	bls.n	8007a50 <UART_SetConfig+0x3c4>
 8007a22:	693b      	ldr	r3, [r7, #16]
 8007a24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007a28:	d212      	bcs.n	8007a50 <UART_SetConfig+0x3c4>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007a2a:	693b      	ldr	r3, [r7, #16]
 8007a2c:	b29b      	uxth	r3, r3
 8007a2e:	f023 030f 	bic.w	r3, r3, #15
 8007a32:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007a34:	693b      	ldr	r3, [r7, #16]
 8007a36:	085b      	lsrs	r3, r3, #1
 8007a38:	b29b      	uxth	r3, r3
 8007a3a:	f003 0307 	and.w	r3, r3, #7
 8007a3e:	b29a      	uxth	r2, r3
 8007a40:	89fb      	ldrh	r3, [r7, #14]
 8007a42:	4313      	orrs	r3, r2
 8007a44:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	89fa      	ldrh	r2, [r7, #14]
 8007a4c:	60da      	str	r2, [r3, #12]
 8007a4e:	e057      	b.n	8007b00 <UART_SetConfig+0x474>
      }
      else
      {
        ret = HAL_ERROR;
 8007a50:	2301      	movs	r3, #1
 8007a52:	76bb      	strb	r3, [r7, #26]
 8007a54:	e054      	b.n	8007b00 <UART_SetConfig+0x474>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007a56:	7efb      	ldrb	r3, [r7, #27]
 8007a58:	2b08      	cmp	r3, #8
 8007a5a:	d828      	bhi.n	8007aae <UART_SetConfig+0x422>
 8007a5c:	a201      	add	r2, pc, #4	; (adr r2, 8007a64 <UART_SetConfig+0x3d8>)
 8007a5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a62:	bf00      	nop
 8007a64:	08007a89 	.word	0x08007a89
 8007a68:	08007a91 	.word	0x08007a91
 8007a6c:	08007a99 	.word	0x08007a99
 8007a70:	08007aaf 	.word	0x08007aaf
 8007a74:	08007a9f 	.word	0x08007a9f
 8007a78:	08007aaf 	.word	0x08007aaf
 8007a7c:	08007aaf 	.word	0x08007aaf
 8007a80:	08007aaf 	.word	0x08007aaf
 8007a84:	08007aa7 	.word	0x08007aa7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007a88:	f7fd ff8e 	bl	80059a8 <HAL_RCC_GetPCLK1Freq>
 8007a8c:	6178      	str	r0, [r7, #20]
        break;
 8007a8e:	e013      	b.n	8007ab8 <UART_SetConfig+0x42c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007a90:	f7fd ff9c 	bl	80059cc <HAL_RCC_GetPCLK2Freq>
 8007a94:	6178      	str	r0, [r7, #20]
        break;
 8007a96:	e00f      	b.n	8007ab8 <UART_SetConfig+0x42c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007a98:	4b23      	ldr	r3, [pc, #140]	; (8007b28 <UART_SetConfig+0x49c>)
 8007a9a:	617b      	str	r3, [r7, #20]
        break;
 8007a9c:	e00c      	b.n	8007ab8 <UART_SetConfig+0x42c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007a9e:	f7fd fecf 	bl	8005840 <HAL_RCC_GetSysClockFreq>
 8007aa2:	6178      	str	r0, [r7, #20]
        break;
 8007aa4:	e008      	b.n	8007ab8 <UART_SetConfig+0x42c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007aa6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007aaa:	617b      	str	r3, [r7, #20]
        break;
 8007aac:	e004      	b.n	8007ab8 <UART_SetConfig+0x42c>
      default:
        pclk = 0U;
 8007aae:	2300      	movs	r3, #0
 8007ab0:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8007ab2:	2301      	movs	r3, #1
 8007ab4:	76bb      	strb	r3, [r7, #26]
        break;
 8007ab6:	bf00      	nop
    }

    if (pclk != 0U)
 8007ab8:	697b      	ldr	r3, [r7, #20]
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d020      	beq.n	8007b00 <UART_SetConfig+0x474>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ac2:	4a1a      	ldr	r2, [pc, #104]	; (8007b2c <UART_SetConfig+0x4a0>)
 8007ac4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007ac8:	461a      	mov	r2, r3
 8007aca:	697b      	ldr	r3, [r7, #20]
 8007acc:	fbb3 f2f2 	udiv	r2, r3, r2
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	685b      	ldr	r3, [r3, #4]
 8007ad4:	085b      	lsrs	r3, r3, #1
 8007ad6:	441a      	add	r2, r3
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	685b      	ldr	r3, [r3, #4]
 8007adc:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ae0:	b29b      	uxth	r3, r3
 8007ae2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007ae4:	693b      	ldr	r3, [r7, #16]
 8007ae6:	2b0f      	cmp	r3, #15
 8007ae8:	d908      	bls.n	8007afc <UART_SetConfig+0x470>
 8007aea:	693b      	ldr	r3, [r7, #16]
 8007aec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007af0:	d204      	bcs.n	8007afc <UART_SetConfig+0x470>
      {
        huart->Instance->BRR = usartdiv;
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	693a      	ldr	r2, [r7, #16]
 8007af8:	60da      	str	r2, [r3, #12]
 8007afa:	e001      	b.n	8007b00 <UART_SetConfig+0x474>
      }
      else
      {
        ret = HAL_ERROR;
 8007afc:	2301      	movs	r3, #1
 8007afe:	76bb      	strb	r3, [r7, #26]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	2201      	movs	r2, #1
 8007b04:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	2201      	movs	r2, #1
 8007b0c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	2200      	movs	r2, #0
 8007b14:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	2200      	movs	r2, #0
 8007b1a:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8007b1c:	7ebb      	ldrb	r3, [r7, #26]
}
 8007b1e:	4618      	mov	r0, r3
 8007b20:	3720      	adds	r7, #32
 8007b22:	46bd      	mov	sp, r7
 8007b24:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8007b28:	00f42400 	.word	0x00f42400
 8007b2c:	0801b278 	.word	0x0801b278

08007b30 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007b30:	b480      	push	{r7}
 8007b32:	b083      	sub	sp, #12
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b3c:	f003 0301 	and.w	r3, r3, #1
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d00a      	beq.n	8007b5a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	685b      	ldr	r3, [r3, #4]
 8007b4a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	430a      	orrs	r2, r1
 8007b58:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b5e:	f003 0302 	and.w	r3, r3, #2
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d00a      	beq.n	8007b7c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	685b      	ldr	r3, [r3, #4]
 8007b6c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	430a      	orrs	r2, r1
 8007b7a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b80:	f003 0304 	and.w	r3, r3, #4
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d00a      	beq.n	8007b9e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	685b      	ldr	r3, [r3, #4]
 8007b8e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	430a      	orrs	r2, r1
 8007b9c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ba2:	f003 0308 	and.w	r3, r3, #8
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d00a      	beq.n	8007bc0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	685b      	ldr	r3, [r3, #4]
 8007bb0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	430a      	orrs	r2, r1
 8007bbe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007bc4:	f003 0310 	and.w	r3, r3, #16
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d00a      	beq.n	8007be2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	689b      	ldr	r3, [r3, #8]
 8007bd2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	430a      	orrs	r2, r1
 8007be0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007be6:	f003 0320 	and.w	r3, r3, #32
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d00a      	beq.n	8007c04 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	689b      	ldr	r3, [r3, #8]
 8007bf4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	430a      	orrs	r2, r1
 8007c02:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d01a      	beq.n	8007c46 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	685b      	ldr	r3, [r3, #4]
 8007c16:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	430a      	orrs	r2, r1
 8007c24:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c2a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007c2e:	d10a      	bne.n	8007c46 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	685b      	ldr	r3, [r3, #4]
 8007c36:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	430a      	orrs	r2, r1
 8007c44:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d00a      	beq.n	8007c68 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	685b      	ldr	r3, [r3, #4]
 8007c58:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	430a      	orrs	r2, r1
 8007c66:	605a      	str	r2, [r3, #4]
  }
}
 8007c68:	bf00      	nop
 8007c6a:	370c      	adds	r7, #12
 8007c6c:	46bd      	mov	sp, r7
 8007c6e:	bc80      	pop	{r7}
 8007c70:	4770      	bx	lr

08007c72 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007c72:	b580      	push	{r7, lr}
 8007c74:	b086      	sub	sp, #24
 8007c76:	af02      	add	r7, sp, #8
 8007c78:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	2200      	movs	r2, #0
 8007c7e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007c82:	f7fa f89d 	bl	8001dc0 <HAL_GetTick>
 8007c86:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	f003 0308 	and.w	r3, r3, #8
 8007c92:	2b08      	cmp	r3, #8
 8007c94:	d10e      	bne.n	8007cb4 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007c96:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007c9a:	9300      	str	r3, [sp, #0]
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	2200      	movs	r2, #0
 8007ca0:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007ca4:	6878      	ldr	r0, [r7, #4]
 8007ca6:	f000 f82f 	bl	8007d08 <UART_WaitOnFlagUntilTimeout>
 8007caa:	4603      	mov	r3, r0
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d001      	beq.n	8007cb4 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007cb0:	2303      	movs	r3, #3
 8007cb2:	e025      	b.n	8007d00 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	f003 0304 	and.w	r3, r3, #4
 8007cbe:	2b04      	cmp	r3, #4
 8007cc0:	d10e      	bne.n	8007ce0 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007cc2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007cc6:	9300      	str	r3, [sp, #0]
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	2200      	movs	r2, #0
 8007ccc:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007cd0:	6878      	ldr	r0, [r7, #4]
 8007cd2:	f000 f819 	bl	8007d08 <UART_WaitOnFlagUntilTimeout>
 8007cd6:	4603      	mov	r3, r0
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d001      	beq.n	8007ce0 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007cdc:	2303      	movs	r3, #3
 8007cde:	e00f      	b.n	8007d00 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	2220      	movs	r2, #32
 8007ce4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	2220      	movs	r2, #32
 8007cec:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	2200      	movs	r2, #0
 8007cf4:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	2200      	movs	r2, #0
 8007cfa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007cfe:	2300      	movs	r3, #0
}
 8007d00:	4618      	mov	r0, r3
 8007d02:	3710      	adds	r7, #16
 8007d04:	46bd      	mov	sp, r7
 8007d06:	bd80      	pop	{r7, pc}

08007d08 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007d08:	b580      	push	{r7, lr}
 8007d0a:	b084      	sub	sp, #16
 8007d0c:	af00      	add	r7, sp, #0
 8007d0e:	60f8      	str	r0, [r7, #12]
 8007d10:	60b9      	str	r1, [r7, #8]
 8007d12:	603b      	str	r3, [r7, #0]
 8007d14:	4613      	mov	r3, r2
 8007d16:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007d18:	e062      	b.n	8007de0 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007d1a:	69bb      	ldr	r3, [r7, #24]
 8007d1c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007d20:	d05e      	beq.n	8007de0 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007d22:	f7fa f84d 	bl	8001dc0 <HAL_GetTick>
 8007d26:	4602      	mov	r2, r0
 8007d28:	683b      	ldr	r3, [r7, #0]
 8007d2a:	1ad3      	subs	r3, r2, r3
 8007d2c:	69ba      	ldr	r2, [r7, #24]
 8007d2e:	429a      	cmp	r2, r3
 8007d30:	d302      	bcc.n	8007d38 <UART_WaitOnFlagUntilTimeout+0x30>
 8007d32:	69bb      	ldr	r3, [r7, #24]
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d11d      	bne.n	8007d74 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	681a      	ldr	r2, [r3, #0]
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007d46:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	689a      	ldr	r2, [r3, #8]
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	f022 0201 	bic.w	r2, r2, #1
 8007d56:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	2220      	movs	r2, #32
 8007d5c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	2220      	movs	r2, #32
 8007d64:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	2200      	movs	r2, #0
 8007d6c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8007d70:	2303      	movs	r3, #3
 8007d72:	e045      	b.n	8007e00 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	f003 0304 	and.w	r3, r3, #4
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d02e      	beq.n	8007de0 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	69db      	ldr	r3, [r3, #28]
 8007d88:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007d8c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007d90:	d126      	bne.n	8007de0 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007d9a:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	681a      	ldr	r2, [r3, #0]
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007daa:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	689a      	ldr	r2, [r3, #8]
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	f022 0201 	bic.w	r2, r2, #1
 8007dba:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	2220      	movs	r2, #32
 8007dc0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	2220      	movs	r2, #32
 8007dc8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	2220      	movs	r2, #32
 8007dd0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	2200      	movs	r2, #0
 8007dd8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8007ddc:	2303      	movs	r3, #3
 8007dde:	e00f      	b.n	8007e00 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	69da      	ldr	r2, [r3, #28]
 8007de6:	68bb      	ldr	r3, [r7, #8]
 8007de8:	4013      	ands	r3, r2
 8007dea:	68ba      	ldr	r2, [r7, #8]
 8007dec:	429a      	cmp	r2, r3
 8007dee:	bf0c      	ite	eq
 8007df0:	2301      	moveq	r3, #1
 8007df2:	2300      	movne	r3, #0
 8007df4:	b2db      	uxtb	r3, r3
 8007df6:	461a      	mov	r2, r3
 8007df8:	79fb      	ldrb	r3, [r7, #7]
 8007dfa:	429a      	cmp	r2, r3
 8007dfc:	d08d      	beq.n	8007d1a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007dfe:	2300      	movs	r3, #0
}
 8007e00:	4618      	mov	r0, r3
 8007e02:	3710      	adds	r7, #16
 8007e04:	46bd      	mov	sp, r7
 8007e06:	bd80      	pop	{r7, pc}

08007e08 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007e08:	b480      	push	{r7}
 8007e0a:	b085      	sub	sp, #20
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	60f8      	str	r0, [r7, #12]
 8007e10:	60b9      	str	r1, [r7, #8]
 8007e12:	4613      	mov	r3, r2
 8007e14:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	68ba      	ldr	r2, [r7, #8]
 8007e1a:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	88fa      	ldrh	r2, [r7, #6]
 8007e20:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	88fa      	ldrh	r2, [r7, #6]
 8007e28:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	2200      	movs	r2, #0
 8007e30:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	689b      	ldr	r3, [r3, #8]
 8007e36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007e3a:	d10e      	bne.n	8007e5a <UART_Start_Receive_IT+0x52>
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	691b      	ldr	r3, [r3, #16]
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d105      	bne.n	8007e50 <UART_Start_Receive_IT+0x48>
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	f240 12ff 	movw	r2, #511	; 0x1ff
 8007e4a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007e4e:	e02d      	b.n	8007eac <UART_Start_Receive_IT+0xa4>
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	22ff      	movs	r2, #255	; 0xff
 8007e54:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007e58:	e028      	b.n	8007eac <UART_Start_Receive_IT+0xa4>
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	689b      	ldr	r3, [r3, #8]
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d10d      	bne.n	8007e7e <UART_Start_Receive_IT+0x76>
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	691b      	ldr	r3, [r3, #16]
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d104      	bne.n	8007e74 <UART_Start_Receive_IT+0x6c>
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	22ff      	movs	r2, #255	; 0xff
 8007e6e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007e72:	e01b      	b.n	8007eac <UART_Start_Receive_IT+0xa4>
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	227f      	movs	r2, #127	; 0x7f
 8007e78:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007e7c:	e016      	b.n	8007eac <UART_Start_Receive_IT+0xa4>
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	689b      	ldr	r3, [r3, #8]
 8007e82:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007e86:	d10d      	bne.n	8007ea4 <UART_Start_Receive_IT+0x9c>
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	691b      	ldr	r3, [r3, #16]
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d104      	bne.n	8007e9a <UART_Start_Receive_IT+0x92>
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	227f      	movs	r2, #127	; 0x7f
 8007e94:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007e98:	e008      	b.n	8007eac <UART_Start_Receive_IT+0xa4>
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	223f      	movs	r2, #63	; 0x3f
 8007e9e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007ea2:	e003      	b.n	8007eac <UART_Start_Receive_IT+0xa4>
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	2200      	movs	r2, #0
 8007ea8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	2200      	movs	r2, #0
 8007eb0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	2222      	movs	r2, #34	; 0x22
 8007eb8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	689a      	ldr	r2, [r3, #8]
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	f042 0201 	orr.w	r2, r2, #1
 8007eca:	609a      	str	r2, [r3, #8]

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007ed0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007ed4:	d12a      	bne.n	8007f2c <UART_Start_Receive_IT+0x124>
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8007edc:	88fa      	ldrh	r2, [r7, #6]
 8007ede:	429a      	cmp	r2, r3
 8007ee0:	d324      	bcc.n	8007f2c <UART_Start_Receive_IT+0x124>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	689b      	ldr	r3, [r3, #8]
 8007ee6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007eea:	d107      	bne.n	8007efc <UART_Start_Receive_IT+0xf4>
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	691b      	ldr	r3, [r3, #16]
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d103      	bne.n	8007efc <UART_Start_Receive_IT+0xf4>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	4a1e      	ldr	r2, [pc, #120]	; (8007f70 <UART_Start_Receive_IT+0x168>)
 8007ef8:	671a      	str	r2, [r3, #112]	; 0x70
 8007efa:	e002      	b.n	8007f02 <UART_Start_Receive_IT+0xfa>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	4a1d      	ldr	r2, [pc, #116]	; (8007f74 <UART_Start_Receive_IT+0x16c>)
 8007f00:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	2200      	movs	r2, #0
 8007f06:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	681a      	ldr	r2, [r3, #0]
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007f18:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	689a      	ldr	r2, [r3, #8]
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8007f28:	609a      	str	r2, [r3, #8]
 8007f2a:	e01b      	b.n	8007f64 <UART_Start_Receive_IT+0x15c>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	689b      	ldr	r3, [r3, #8]
 8007f30:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f34:	d107      	bne.n	8007f46 <UART_Start_Receive_IT+0x13e>
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	691b      	ldr	r3, [r3, #16]
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d103      	bne.n	8007f46 <UART_Start_Receive_IT+0x13e>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	4a0d      	ldr	r2, [pc, #52]	; (8007f78 <UART_Start_Receive_IT+0x170>)
 8007f42:	671a      	str	r2, [r3, #112]	; 0x70
 8007f44:	e002      	b.n	8007f4c <UART_Start_Receive_IT+0x144>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	4a0c      	ldr	r2, [pc, #48]	; (8007f7c <UART_Start_Receive_IT+0x174>)
 8007f4a:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	2200      	movs	r2, #0
 8007f50:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	681a      	ldr	r2, [r3, #0]
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8007f62:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8007f64:	2300      	movs	r3, #0
}
 8007f66:	4618      	mov	r0, r3
 8007f68:	3714      	adds	r7, #20
 8007f6a:	46bd      	mov	sp, r7
 8007f6c:	bc80      	pop	{r7}
 8007f6e:	4770      	bx	lr
 8007f70:	08008521 	.word	0x08008521
 8007f74:	0800831d 	.word	0x0800831d
 8007f78:	08008245 	.word	0x08008245
 8007f7c:	0800816d 	.word	0x0800816d

08007f80 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007f80:	b480      	push	{r7}
 8007f82:	b083      	sub	sp, #12
 8007f84:	af00      	add	r7, sp, #0
 8007f86:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	681a      	ldr	r2, [r3, #0]
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8007f96:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	689a      	ldr	r2, [r3, #8]
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8007fa6:	609a      	str	r2, [r3, #8]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	2220      	movs	r2, #32
 8007fac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 8007fb0:	bf00      	nop
 8007fb2:	370c      	adds	r7, #12
 8007fb4:	46bd      	mov	sp, r7
 8007fb6:	bc80      	pop	{r7}
 8007fb8:	4770      	bx	lr

08007fba <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007fba:	b480      	push	{r7}
 8007fbc:	b083      	sub	sp, #12
 8007fbe:	af00      	add	r7, sp, #0
 8007fc0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	681a      	ldr	r2, [r3, #0]
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007fd0:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	689b      	ldr	r3, [r3, #8]
 8007fd8:	687a      	ldr	r2, [r7, #4]
 8007fda:	6812      	ldr	r2, [r2, #0]
 8007fdc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007fe0:	f023 0301 	bic.w	r3, r3, #1
 8007fe4:	6093      	str	r3, [r2, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007fea:	2b01      	cmp	r3, #1
 8007fec:	d107      	bne.n	8007ffe <UART_EndRxTransfer+0x44>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	681a      	ldr	r2, [r3, #0]
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	f022 0210 	bic.w	r2, r2, #16
 8007ffc:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	2220      	movs	r2, #32
 8008002:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	2200      	movs	r2, #0
 800800a:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	2200      	movs	r2, #0
 8008010:	671a      	str	r2, [r3, #112]	; 0x70
}
 8008012:	bf00      	nop
 8008014:	370c      	adds	r7, #12
 8008016:	46bd      	mov	sp, r7
 8008018:	bc80      	pop	{r7}
 800801a:	4770      	bx	lr

0800801c <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800801c:	b580      	push	{r7, lr}
 800801e:	b084      	sub	sp, #16
 8008020:	af00      	add	r7, sp, #0
 8008022:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008028:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	f003 0320 	and.w	r3, r3, #32
 8008034:	2b00      	cmp	r3, #0
 8008036:	d114      	bne.n	8008062 <UART_DMATransmitCplt+0x46>
  {
    huart->TxXferCount = 0U;
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	2200      	movs	r2, #0
 800803c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	689a      	ldr	r2, [r3, #8]
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800804e:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	681a      	ldr	r2, [r3, #0]
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800805e:	601a      	str	r2, [r3, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008060:	e002      	b.n	8008068 <UART_DMATransmitCplt+0x4c>
    HAL_UART_TxCpltCallback(huart);
 8008062:	68f8      	ldr	r0, [r7, #12]
 8008064:	f7fa fb2e 	bl	80026c4 <HAL_UART_TxCpltCallback>
}
 8008068:	bf00      	nop
 800806a:	3710      	adds	r7, #16
 800806c:	46bd      	mov	sp, r7
 800806e:	bd80      	pop	{r7, pc}

08008070 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008070:	b580      	push	{r7, lr}
 8008072:	b084      	sub	sp, #16
 8008074:	af00      	add	r7, sp, #0
 8008076:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800807c:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800807e:	68f8      	ldr	r0, [r7, #12]
 8008080:	f7ff fae6 	bl	8007650 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008084:	bf00      	nop
 8008086:	3710      	adds	r7, #16
 8008088:	46bd      	mov	sp, r7
 800808a:	bd80      	pop	{r7, pc}

0800808c <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800808c:	b580      	push	{r7, lr}
 800808e:	b086      	sub	sp, #24
 8008090:	af00      	add	r7, sp, #0
 8008092:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008098:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800809a:	697b      	ldr	r3, [r7, #20]
 800809c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80080a0:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80080a2:	697b      	ldr	r3, [r7, #20]
 80080a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80080a8:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80080aa:	697b      	ldr	r3, [r7, #20]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	689b      	ldr	r3, [r3, #8]
 80080b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80080b4:	2b80      	cmp	r3, #128	; 0x80
 80080b6:	d109      	bne.n	80080cc <UART_DMAError+0x40>
 80080b8:	693b      	ldr	r3, [r7, #16]
 80080ba:	2b21      	cmp	r3, #33	; 0x21
 80080bc:	d106      	bne.n	80080cc <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80080be:	697b      	ldr	r3, [r7, #20]
 80080c0:	2200      	movs	r2, #0
 80080c2:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 80080c6:	6978      	ldr	r0, [r7, #20]
 80080c8:	f7ff ff5a 	bl	8007f80 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80080cc:	697b      	ldr	r3, [r7, #20]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	689b      	ldr	r3, [r3, #8]
 80080d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80080d6:	2b40      	cmp	r3, #64	; 0x40
 80080d8:	d109      	bne.n	80080ee <UART_DMAError+0x62>
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	2b22      	cmp	r3, #34	; 0x22
 80080de:	d106      	bne.n	80080ee <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80080e0:	697b      	ldr	r3, [r7, #20]
 80080e2:	2200      	movs	r2, #0
 80080e4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 80080e8:	6978      	ldr	r0, [r7, #20]
 80080ea:	f7ff ff66 	bl	8007fba <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80080ee:	697b      	ldr	r3, [r7, #20]
 80080f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80080f4:	f043 0210 	orr.w	r2, r3, #16
 80080f8:	697b      	ldr	r3, [r7, #20]
 80080fa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80080fe:	6978      	ldr	r0, [r7, #20]
 8008100:	f7ff faaf 	bl	8007662 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008104:	bf00      	nop
 8008106:	3718      	adds	r7, #24
 8008108:	46bd      	mov	sp, r7
 800810a:	bd80      	pop	{r7, pc}

0800810c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800810c:	b580      	push	{r7, lr}
 800810e:	b084      	sub	sp, #16
 8008110:	af00      	add	r7, sp, #0
 8008112:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008118:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	2200      	movs	r2, #0
 800811e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	2200      	movs	r2, #0
 8008126:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800812a:	68f8      	ldr	r0, [r7, #12]
 800812c:	f7ff fa99 	bl	8007662 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008130:	bf00      	nop
 8008132:	3710      	adds	r7, #16
 8008134:	46bd      	mov	sp, r7
 8008136:	bd80      	pop	{r7, pc}

08008138 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008138:	b580      	push	{r7, lr}
 800813a:	b082      	sub	sp, #8
 800813c:	af00      	add	r7, sp, #0
 800813e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	681a      	ldr	r2, [r3, #0]
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800814e:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	2220      	movs	r2, #32
 8008154:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	2200      	movs	r2, #0
 800815c:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800815e:	6878      	ldr	r0, [r7, #4]
 8008160:	f7fa fab0 	bl	80026c4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008164:	bf00      	nop
 8008166:	3708      	adds	r7, #8
 8008168:	46bd      	mov	sp, r7
 800816a:	bd80      	pop	{r7, pc}

0800816c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800816c:	b580      	push	{r7, lr}
 800816e:	b084      	sub	sp, #16
 8008170:	af00      	add	r7, sp, #0
 8008172:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800817a:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008182:	2b22      	cmp	r3, #34	; 0x22
 8008184:	d152      	bne.n	800822c <UART_RxISR_8BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800818c:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800818e:	89bb      	ldrh	r3, [r7, #12]
 8008190:	b2d9      	uxtb	r1, r3
 8008192:	89fb      	ldrh	r3, [r7, #14]
 8008194:	b2da      	uxtb	r2, r3
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800819a:	400a      	ands	r2, r1
 800819c:	b2d2      	uxtb	r2, r2
 800819e:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80081a4:	1c5a      	adds	r2, r3, #1
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80081b0:	b29b      	uxth	r3, r3
 80081b2:	3b01      	subs	r3, #1
 80081b4:	b29a      	uxth	r2, r3
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80081c2:	b29b      	uxth	r3, r3
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d139      	bne.n	800823c <UART_RxISR_8BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	681a      	ldr	r2, [r3, #0]
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80081d6:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	689a      	ldr	r2, [r3, #8]
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	f022 0201 	bic.w	r2, r2, #1
 80081e6:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	2220      	movs	r2, #32
 80081ec:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	2200      	movs	r2, #0
 80081f4:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80081fa:	2b01      	cmp	r3, #1
 80081fc:	d10f      	bne.n	800821e <UART_RxISR_8BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	681a      	ldr	r2, [r3, #0]
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	f022 0210 	bic.w	r2, r2, #16
 800820c:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008214:	4619      	mov	r1, r3
 8008216:	6878      	ldr	r0, [r7, #4]
 8008218:	f7ff fa2c 	bl	8007674 <HAL_UARTEx_RxEventCallback>
 800821c:	e002      	b.n	8008224 <UART_RxISR_8BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800821e:	6878      	ldr	r0, [r7, #4]
 8008220:	f7fa fa5e 	bl	80026e0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	2200      	movs	r2, #0
 8008228:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800822a:	e007      	b.n	800823c <UART_RxISR_8BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	699a      	ldr	r2, [r3, #24]
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	f042 0208 	orr.w	r2, r2, #8
 800823a:	619a      	str	r2, [r3, #24]
}
 800823c:	bf00      	nop
 800823e:	3710      	adds	r7, #16
 8008240:	46bd      	mov	sp, r7
 8008242:	bd80      	pop	{r7, pc}

08008244 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008244:	b580      	push	{r7, lr}
 8008246:	b084      	sub	sp, #16
 8008248:	af00      	add	r7, sp, #0
 800824a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8008252:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800825a:	2b22      	cmp	r3, #34	; 0x22
 800825c:	d152      	bne.n	8008304 <UART_RxISR_16BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008264:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800826a:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 800826c:	89ba      	ldrh	r2, [r7, #12]
 800826e:	89fb      	ldrh	r3, [r7, #14]
 8008270:	4013      	ands	r3, r2
 8008272:	b29a      	uxth	r2, r3
 8008274:	68bb      	ldr	r3, [r7, #8]
 8008276:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800827c:	1c9a      	adds	r2, r3, #2
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008288:	b29b      	uxth	r3, r3
 800828a:	3b01      	subs	r3, #1
 800828c:	b29a      	uxth	r2, r3
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800829a:	b29b      	uxth	r3, r3
 800829c:	2b00      	cmp	r3, #0
 800829e:	d139      	bne.n	8008314 <UART_RxISR_16BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	681a      	ldr	r2, [r3, #0]
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80082ae:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	689a      	ldr	r2, [r3, #8]
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	f022 0201 	bic.w	r2, r2, #1
 80082be:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	2220      	movs	r2, #32
 80082c4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	2200      	movs	r2, #0
 80082cc:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80082d2:	2b01      	cmp	r3, #1
 80082d4:	d10f      	bne.n	80082f6 <UART_RxISR_16BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	681a      	ldr	r2, [r3, #0]
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	f022 0210 	bic.w	r2, r2, #16
 80082e4:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80082ec:	4619      	mov	r1, r3
 80082ee:	6878      	ldr	r0, [r7, #4]
 80082f0:	f7ff f9c0 	bl	8007674 <HAL_UARTEx_RxEventCallback>
 80082f4:	e002      	b.n	80082fc <UART_RxISR_16BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80082f6:	6878      	ldr	r0, [r7, #4]
 80082f8:	f7fa f9f2 	bl	80026e0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	2200      	movs	r2, #0
 8008300:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008302:	e007      	b.n	8008314 <UART_RxISR_16BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	699a      	ldr	r2, [r3, #24]
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	f042 0208 	orr.w	r2, r2, #8
 8008312:	619a      	str	r2, [r3, #24]
}
 8008314:	bf00      	nop
 8008316:	3710      	adds	r7, #16
 8008318:	46bd      	mov	sp, r7
 800831a:	bd80      	pop	{r7, pc}

0800831c <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800831c:	b580      	push	{r7, lr}
 800831e:	b088      	sub	sp, #32
 8008320:	af00      	add	r7, sp, #0
 8008322:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800832a:	837b      	strh	r3, [r7, #26]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	69db      	ldr	r3, [r3, #28]
 8008332:	61fb      	str	r3, [r7, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	617b      	str	r3, [r7, #20]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	689b      	ldr	r3, [r3, #8]
 8008342:	613b      	str	r3, [r7, #16]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800834a:	2b22      	cmp	r3, #34	; 0x22
 800834c:	f040 80da 	bne.w	8008504 <UART_RxISR_8BIT_FIFOEN+0x1e8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8008356:	81fb      	strh	r3, [r7, #14]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008358:	e0aa      	b.n	80084b0 <UART_RxISR_8BIT_FIFOEN+0x194>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008360:	81bb      	strh	r3, [r7, #12]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008362:	89bb      	ldrh	r3, [r7, #12]
 8008364:	b2d9      	uxtb	r1, r3
 8008366:	8b7b      	ldrh	r3, [r7, #26]
 8008368:	b2da      	uxtb	r2, r3
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800836e:	400a      	ands	r2, r1
 8008370:	b2d2      	uxtb	r2, r2
 8008372:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008378:	1c5a      	adds	r2, r3, #1
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008384:	b29b      	uxth	r3, r3
 8008386:	3b01      	subs	r3, #1
 8008388:	b29a      	uxth	r2, r3
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	69db      	ldr	r3, [r3, #28]
 8008396:	61fb      	str	r3, [r7, #28]

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8008398:	69fb      	ldr	r3, [r7, #28]
 800839a:	f003 0307 	and.w	r3, r3, #7
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d04d      	beq.n	800843e <UART_RxISR_8BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80083a2:	69fb      	ldr	r3, [r7, #28]
 80083a4:	f003 0301 	and.w	r3, r3, #1
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d010      	beq.n	80083ce <UART_RxISR_8BIT_FIFOEN+0xb2>
 80083ac:	697b      	ldr	r3, [r7, #20]
 80083ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d00b      	beq.n	80083ce <UART_RxISR_8BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	2201      	movs	r2, #1
 80083bc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80083c4:	f043 0201 	orr.w	r2, r3, #1
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80083ce:	69fb      	ldr	r3, [r7, #28]
 80083d0:	f003 0302 	and.w	r3, r3, #2
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d010      	beq.n	80083fa <UART_RxISR_8BIT_FIFOEN+0xde>
 80083d8:	693b      	ldr	r3, [r7, #16]
 80083da:	f003 0301 	and.w	r3, r3, #1
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d00b      	beq.n	80083fa <UART_RxISR_8BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	2202      	movs	r2, #2
 80083e8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80083f0:	f043 0204 	orr.w	r2, r3, #4
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80083fa:	69fb      	ldr	r3, [r7, #28]
 80083fc:	f003 0304 	and.w	r3, r3, #4
 8008400:	2b00      	cmp	r3, #0
 8008402:	d010      	beq.n	8008426 <UART_RxISR_8BIT_FIFOEN+0x10a>
 8008404:	693b      	ldr	r3, [r7, #16]
 8008406:	f003 0301 	and.w	r3, r3, #1
 800840a:	2b00      	cmp	r3, #0
 800840c:	d00b      	beq.n	8008426 <UART_RxISR_8BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	2204      	movs	r2, #4
 8008414:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800841c:	f043 0202 	orr.w	r2, r3, #2
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800842c:	2b00      	cmp	r3, #0
 800842e:	d006      	beq.n	800843e <UART_RxISR_8BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008430:	6878      	ldr	r0, [r7, #4]
 8008432:	f7ff f916 	bl	8007662 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	2200      	movs	r2, #0
 800843a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008444:	b29b      	uxth	r3, r3
 8008446:	2b00      	cmp	r3, #0
 8008448:	d132      	bne.n	80084b0 <UART_RxISR_8BIT_FIFOEN+0x194>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	681a      	ldr	r2, [r3, #0]
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008458:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	689b      	ldr	r3, [r3, #8]
 8008460:	687a      	ldr	r2, [r7, #4]
 8008462:	6812      	ldr	r2, [r2, #0]
 8008464:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008468:	f023 0301 	bic.w	r3, r3, #1
 800846c:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	2220      	movs	r2, #32
 8008472:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	2200      	movs	r2, #0
 800847a:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008480:	2b01      	cmp	r3, #1
 8008482:	d10f      	bne.n	80084a4 <UART_RxISR_8BIT_FIFOEN+0x188>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	681a      	ldr	r2, [r3, #0]
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	f022 0210 	bic.w	r2, r2, #16
 8008492:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800849a:	4619      	mov	r1, r3
 800849c:	6878      	ldr	r0, [r7, #4]
 800849e:	f7ff f8e9 	bl	8007674 <HAL_UARTEx_RxEventCallback>
 80084a2:	e002      	b.n	80084aa <UART_RxISR_8BIT_FIFOEN+0x18e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 80084a4:	6878      	ldr	r0, [r7, #4]
 80084a6:	f7fa f91b 	bl	80026e0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	2200      	movs	r2, #0
 80084ae:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80084b0:	89fb      	ldrh	r3, [r7, #14]
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d005      	beq.n	80084c2 <UART_RxISR_8BIT_FIFOEN+0x1a6>
 80084b6:	69fb      	ldr	r3, [r7, #28]
 80084b8:	f003 0320 	and.w	r3, r3, #32
 80084bc:	2b00      	cmp	r3, #0
 80084be:	f47f af4c 	bne.w	800835a <UART_RxISR_8BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80084c8:	817b      	strh	r3, [r7, #10]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80084ca:	897b      	ldrh	r3, [r7, #10]
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d021      	beq.n	8008514 <UART_RxISR_8BIT_FIFOEN+0x1f8>
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80084d6:	897a      	ldrh	r2, [r7, #10]
 80084d8:	429a      	cmp	r2, r3
 80084da:	d21b      	bcs.n	8008514 <UART_RxISR_8BIT_FIFOEN+0x1f8>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	689a      	ldr	r2, [r3, #8]
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 80084ea:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	4a0b      	ldr	r2, [pc, #44]	; (800851c <UART_RxISR_8BIT_FIFOEN+0x200>)
 80084f0:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	681a      	ldr	r2, [r3, #0]
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	f042 0220 	orr.w	r2, r2, #32
 8008500:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008502:	e007      	b.n	8008514 <UART_RxISR_8BIT_FIFOEN+0x1f8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	699a      	ldr	r2, [r3, #24]
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	f042 0208 	orr.w	r2, r2, #8
 8008512:	619a      	str	r2, [r3, #24]
}
 8008514:	bf00      	nop
 8008516:	3720      	adds	r7, #32
 8008518:	46bd      	mov	sp, r7
 800851a:	bd80      	pop	{r7, pc}
 800851c:	0800816d 	.word	0x0800816d

08008520 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008520:	b580      	push	{r7, lr}
 8008522:	b08a      	sub	sp, #40	; 0x28
 8008524:	af00      	add	r7, sp, #0
 8008526:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800852e:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	69db      	ldr	r3, [r3, #28]
 8008536:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	61fb      	str	r3, [r7, #28]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	689b      	ldr	r3, [r3, #8]
 8008546:	61bb      	str	r3, [r7, #24]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800854e:	2b22      	cmp	r3, #34	; 0x22
 8008550:	f040 80da 	bne.w	8008708 <UART_RxISR_16BIT_FIFOEN+0x1e8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800855a:	82fb      	strh	r3, [r7, #22]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800855c:	e0aa      	b.n	80086b4 <UART_RxISR_16BIT_FIFOEN+0x194>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008564:	82bb      	strh	r3, [r7, #20]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800856a:	613b      	str	r3, [r7, #16]
      *tmp = (uint16_t)(uhdata & uhMask);
 800856c:	8aba      	ldrh	r2, [r7, #20]
 800856e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8008570:	4013      	ands	r3, r2
 8008572:	b29a      	uxth	r2, r3
 8008574:	693b      	ldr	r3, [r7, #16]
 8008576:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800857c:	1c9a      	adds	r2, r3, #2
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008588:	b29b      	uxth	r3, r3
 800858a:	3b01      	subs	r3, #1
 800858c:	b29a      	uxth	r2, r3
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	69db      	ldr	r3, [r3, #28]
 800859a:	627b      	str	r3, [r7, #36]	; 0x24

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800859c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800859e:	f003 0307 	and.w	r3, r3, #7
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d04d      	beq.n	8008642 <UART_RxISR_16BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80085a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085a8:	f003 0301 	and.w	r3, r3, #1
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d010      	beq.n	80085d2 <UART_RxISR_16BIT_FIFOEN+0xb2>
 80085b0:	69fb      	ldr	r3, [r7, #28]
 80085b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d00b      	beq.n	80085d2 <UART_RxISR_16BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	2201      	movs	r2, #1
 80085c0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80085c8:	f043 0201 	orr.w	r2, r3, #1
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80085d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085d4:	f003 0302 	and.w	r3, r3, #2
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d010      	beq.n	80085fe <UART_RxISR_16BIT_FIFOEN+0xde>
 80085dc:	69bb      	ldr	r3, [r7, #24]
 80085de:	f003 0301 	and.w	r3, r3, #1
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d00b      	beq.n	80085fe <UART_RxISR_16BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	2202      	movs	r2, #2
 80085ec:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80085f4:	f043 0204 	orr.w	r2, r3, #4
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80085fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008600:	f003 0304 	and.w	r3, r3, #4
 8008604:	2b00      	cmp	r3, #0
 8008606:	d010      	beq.n	800862a <UART_RxISR_16BIT_FIFOEN+0x10a>
 8008608:	69bb      	ldr	r3, [r7, #24]
 800860a:	f003 0301 	and.w	r3, r3, #1
 800860e:	2b00      	cmp	r3, #0
 8008610:	d00b      	beq.n	800862a <UART_RxISR_16BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	2204      	movs	r2, #4
 8008618:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008620:	f043 0202 	orr.w	r2, r3, #2
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008630:	2b00      	cmp	r3, #0
 8008632:	d006      	beq.n	8008642 <UART_RxISR_16BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008634:	6878      	ldr	r0, [r7, #4]
 8008636:	f7ff f814 	bl	8007662 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	2200      	movs	r2, #0
 800863e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008648:	b29b      	uxth	r3, r3
 800864a:	2b00      	cmp	r3, #0
 800864c:	d132      	bne.n	80086b4 <UART_RxISR_16BIT_FIFOEN+0x194>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	681a      	ldr	r2, [r3, #0]
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800865c:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	689b      	ldr	r3, [r3, #8]
 8008664:	687a      	ldr	r2, [r7, #4]
 8008666:	6812      	ldr	r2, [r2, #0]
 8008668:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800866c:	f023 0301 	bic.w	r3, r3, #1
 8008670:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	2220      	movs	r2, #32
 8008676:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	2200      	movs	r2, #0
 800867e:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008684:	2b01      	cmp	r3, #1
 8008686:	d10f      	bne.n	80086a8 <UART_RxISR_16BIT_FIFOEN+0x188>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	681a      	ldr	r2, [r3, #0]
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	f022 0210 	bic.w	r2, r2, #16
 8008696:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800869e:	4619      	mov	r1, r3
 80086a0:	6878      	ldr	r0, [r7, #4]
 80086a2:	f7fe ffe7 	bl	8007674 <HAL_UARTEx_RxEventCallback>
 80086a6:	e002      	b.n	80086ae <UART_RxISR_16BIT_FIFOEN+0x18e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 80086a8:	6878      	ldr	r0, [r7, #4]
 80086aa:	f7fa f819 	bl	80026e0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	2200      	movs	r2, #0
 80086b2:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80086b4:	8afb      	ldrh	r3, [r7, #22]
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d005      	beq.n	80086c6 <UART_RxISR_16BIT_FIFOEN+0x1a6>
 80086ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086bc:	f003 0320 	and.w	r3, r3, #32
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	f47f af4c 	bne.w	800855e <UART_RxISR_16BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80086cc:	81fb      	strh	r3, [r7, #14]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80086ce:	89fb      	ldrh	r3, [r7, #14]
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d021      	beq.n	8008718 <UART_RxISR_16BIT_FIFOEN+0x1f8>
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80086da:	89fa      	ldrh	r2, [r7, #14]
 80086dc:	429a      	cmp	r2, r3
 80086de:	d21b      	bcs.n	8008718 <UART_RxISR_16BIT_FIFOEN+0x1f8>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	689a      	ldr	r2, [r3, #8]
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 80086ee:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	4a0b      	ldr	r2, [pc, #44]	; (8008720 <UART_RxISR_16BIT_FIFOEN+0x200>)
 80086f4:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	681a      	ldr	r2, [r3, #0]
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	f042 0220 	orr.w	r2, r2, #32
 8008704:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008706:	e007      	b.n	8008718 <UART_RxISR_16BIT_FIFOEN+0x1f8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	699a      	ldr	r2, [r3, #24]
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	f042 0208 	orr.w	r2, r2, #8
 8008716:	619a      	str	r2, [r3, #24]
}
 8008718:	bf00      	nop
 800871a:	3728      	adds	r7, #40	; 0x28
 800871c:	46bd      	mov	sp, r7
 800871e:	bd80      	pop	{r7, pc}
 8008720:	08008245 	.word	0x08008245

08008724 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008724:	b480      	push	{r7}
 8008726:	b083      	sub	sp, #12
 8008728:	af00      	add	r7, sp, #0
 800872a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800872c:	bf00      	nop
 800872e:	370c      	adds	r7, #12
 8008730:	46bd      	mov	sp, r7
 8008732:	bc80      	pop	{r7}
 8008734:	4770      	bx	lr

08008736 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008736:	b480      	push	{r7}
 8008738:	b083      	sub	sp, #12
 800873a:	af00      	add	r7, sp, #0
 800873c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800873e:	bf00      	nop
 8008740:	370c      	adds	r7, #12
 8008742:	46bd      	mov	sp, r7
 8008744:	bc80      	pop	{r7}
 8008746:	4770      	bx	lr

08008748 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008748:	b480      	push	{r7}
 800874a:	b083      	sub	sp, #12
 800874c:	af00      	add	r7, sp, #0
 800874e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008750:	bf00      	nop
 8008752:	370c      	adds	r7, #12
 8008754:	46bd      	mov	sp, r7
 8008756:	bc80      	pop	{r7}
 8008758:	4770      	bx	lr

0800875a <HAL_UARTEx_StopModeWakeUpSourceConfig>:
  *          @arg @ref UART_WAKEUP_ON_STARTBIT
  *          @arg @ref UART_WAKEUP_ON_READDATA_NONEMPTY
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 800875a:	b580      	push	{r7, lr}
 800875c:	b088      	sub	sp, #32
 800875e:	af02      	add	r7, sp, #8
 8008760:	60f8      	str	r0, [r7, #12]
 8008762:	1d3b      	adds	r3, r7, #4
 8008764:	e883 0006 	stmia.w	r3, {r1, r2}
  HAL_StatusTypeDef status = HAL_OK;
 8008768:	2300      	movs	r3, #0
 800876a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance));
  /* check the wake-up selection parameter */
  assert_param(IS_UART_WAKEUP_SELECTION(WakeUpSelection.WakeUpEvent));

  /* Process Locked */
  __HAL_LOCK(huart);
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008772:	2b01      	cmp	r3, #1
 8008774:	d101      	bne.n	800877a <HAL_UARTEx_StopModeWakeUpSourceConfig+0x20>
 8008776:	2302      	movs	r3, #2
 8008778:	e046      	b.n	8008808 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xae>
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	2201      	movs	r2, #1
 800877e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	2224      	movs	r2, #36	; 0x24
 8008786:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	681a      	ldr	r2, [r3, #0]
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	f022 0201 	bic.w	r2, r2, #1
 8008798:	601a      	str	r2, [r3, #0]

  /* Set the wake-up selection scheme */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	689b      	ldr	r3, [r3, #8]
 80087a0:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 80087a4:	687a      	ldr	r2, [r7, #4]
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	430a      	orrs	r2, r1
 80087ac:	609a      	str	r2, [r3, #8]

  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d105      	bne.n	80087c0 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x66>
  {
    UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
 80087b4:	1d3b      	adds	r3, r7, #4
 80087b6:	e893 0006 	ldmia.w	r3, {r1, r2}
 80087ba:	68f8      	ldr	r0, [r7, #12]
 80087bc:	f000 f900 	bl	80089c0 <UARTEx_Wakeup_AddressConfig>
  }

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	681a      	ldr	r2, [r3, #0]
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	f042 0201 	orr.w	r2, r2, #1
 80087ce:	601a      	str	r2, [r3, #0]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80087d0:	f7f9 faf6 	bl	8001dc0 <HAL_GetTick>
 80087d4:	6138      	str	r0, [r7, #16]

  /* Wait until REACK flag is set */
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80087d6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80087da:	9300      	str	r3, [sp, #0]
 80087dc:	693b      	ldr	r3, [r7, #16]
 80087de:	2200      	movs	r2, #0
 80087e0:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80087e4:	68f8      	ldr	r0, [r7, #12]
 80087e6:	f7ff fa8f 	bl	8007d08 <UART_WaitOnFlagUntilTimeout>
 80087ea:	4603      	mov	r3, r0
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d002      	beq.n	80087f6 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x9c>
  {
    status = HAL_TIMEOUT;
 80087f0:	2303      	movs	r3, #3
 80087f2:	75fb      	strb	r3, [r7, #23]
 80087f4:	e003      	b.n	80087fe <HAL_UARTEx_StopModeWakeUpSourceConfig+0xa4>
  }
  else
  {
    /* Initialize the UART State */
    huart->gState = HAL_UART_STATE_READY;
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	2220      	movs	r2, #32
 80087fa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	2200      	movs	r2, #0
 8008802:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return status;
 8008806:	7dfb      	ldrb	r3, [r7, #23]
}
 8008808:	4618      	mov	r0, r3
 800880a:	3718      	adds	r7, #24
 800880c:	46bd      	mov	sp, r7
 800880e:	bd80      	pop	{r7, pc}

08008810 <HAL_UARTEx_EnableStopMode>:
  * @note The UART is able to wake up the MCU from Stop 1 mode as long as UART clock is HSI or LSE.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart)
{
 8008810:	b480      	push	{r7}
 8008812:	b083      	sub	sp, #12
 8008814:	af00      	add	r7, sp, #0
 8008816:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800881e:	2b01      	cmp	r3, #1
 8008820:	d101      	bne.n	8008826 <HAL_UARTEx_EnableStopMode+0x16>
 8008822:	2302      	movs	r3, #2
 8008824:	e010      	b.n	8008848 <HAL_UARTEx_EnableStopMode+0x38>
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	2201      	movs	r2, #1
 800882a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Set UESM bit */
  SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	681a      	ldr	r2, [r3, #0]
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	f042 0202 	orr.w	r2, r2, #2
 800883c:	601a      	str	r2, [r3, #0]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	2200      	movs	r2, #0
 8008842:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008846:	2300      	movs	r3, #0
}
 8008848:	4618      	mov	r0, r3
 800884a:	370c      	adds	r7, #12
 800884c:	46bd      	mov	sp, r7
 800884e:	bc80      	pop	{r7}
 8008850:	4770      	bx	lr

08008852 <HAL_UARTEx_EnableFifoMode>:
  * @brief  Enable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
{
 8008852:	b580      	push	{r7, lr}
 8008854:	b084      	sub	sp, #16
 8008856:	af00      	add	r7, sp, #0
 8008858:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008860:	2b01      	cmp	r3, #1
 8008862:	d101      	bne.n	8008868 <HAL_UARTEx_EnableFifoMode+0x16>
 8008864:	2302      	movs	r3, #2
 8008866:	e02b      	b.n	80088c0 <HAL_UARTEx_EnableFifoMode+0x6e>
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	2201      	movs	r2, #1
 800886c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	2224      	movs	r2, #36	; 0x24
 8008874:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	681a      	ldr	r2, [r3, #0]
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	f022 0201 	bic.w	r2, r2, #1
 800888e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008896:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800889e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	68fa      	ldr	r2, [r7, #12]
 80088a6:	601a      	str	r2, [r3, #0]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80088a8:	6878      	ldr	r0, [r7, #4]
 80088aa:	f000 f8ab 	bl	8008a04 <UARTEx_SetNbDataToProcess>

  huart->gState = HAL_UART_STATE_READY;
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	2220      	movs	r2, #32
 80088b2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	2200      	movs	r2, #0
 80088ba:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80088be:	2300      	movs	r3, #0
}
 80088c0:	4618      	mov	r0, r3
 80088c2:	3710      	adds	r7, #16
 80088c4:	46bd      	mov	sp, r7
 80088c6:	bd80      	pop	{r7, pc}

080088c8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80088c8:	b580      	push	{r7, lr}
 80088ca:	b084      	sub	sp, #16
 80088cc:	af00      	add	r7, sp, #0
 80088ce:	6078      	str	r0, [r7, #4]
 80088d0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80088d8:	2b01      	cmp	r3, #1
 80088da:	d101      	bne.n	80088e0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80088dc:	2302      	movs	r3, #2
 80088de:	e02d      	b.n	800893c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	2201      	movs	r2, #1
 80088e4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	2224      	movs	r2, #36	; 0x24
 80088ec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	681a      	ldr	r2, [r3, #0]
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	f022 0201 	bic.w	r2, r2, #1
 8008906:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	689b      	ldr	r3, [r3, #8]
 800890e:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	683a      	ldr	r2, [r7, #0]
 8008918:	430a      	orrs	r2, r1
 800891a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800891c:	6878      	ldr	r0, [r7, #4]
 800891e:	f000 f871 	bl	8008a04 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	68fa      	ldr	r2, [r7, #12]
 8008928:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	2220      	movs	r2, #32
 800892e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	2200      	movs	r2, #0
 8008936:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800893a:	2300      	movs	r3, #0
}
 800893c:	4618      	mov	r0, r3
 800893e:	3710      	adds	r7, #16
 8008940:	46bd      	mov	sp, r7
 8008942:	bd80      	pop	{r7, pc}

08008944 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008944:	b580      	push	{r7, lr}
 8008946:	b084      	sub	sp, #16
 8008948:	af00      	add	r7, sp, #0
 800894a:	6078      	str	r0, [r7, #4]
 800894c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008954:	2b01      	cmp	r3, #1
 8008956:	d101      	bne.n	800895c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008958:	2302      	movs	r3, #2
 800895a:	e02d      	b.n	80089b8 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	2201      	movs	r2, #1
 8008960:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	2224      	movs	r2, #36	; 0x24
 8008968:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	681a      	ldr	r2, [r3, #0]
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	f022 0201 	bic.w	r2, r2, #1
 8008982:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	689b      	ldr	r3, [r3, #8]
 800898a:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	683a      	ldr	r2, [r7, #0]
 8008994:	430a      	orrs	r2, r1
 8008996:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008998:	6878      	ldr	r0, [r7, #4]
 800899a:	f000 f833 	bl	8008a04 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	68fa      	ldr	r2, [r7, #12]
 80089a4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	2220      	movs	r2, #32
 80089aa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	2200      	movs	r2, #0
 80089b2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80089b6:	2300      	movs	r3, #0
}
 80089b8:	4618      	mov	r0, r3
 80089ba:	3710      	adds	r7, #16
 80089bc:	46bd      	mov	sp, r7
 80089be:	bd80      	pop	{r7, pc}

080089c0 <UARTEx_Wakeup_AddressConfig>:
  * @param huart           UART handle.
  * @param WakeUpSelection UART wake up from stop mode parameters.
  * @retval None
  */
static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 80089c0:	b480      	push	{r7}
 80089c2:	b085      	sub	sp, #20
 80089c4:	af00      	add	r7, sp, #0
 80089c6:	60f8      	str	r0, [r7, #12]
 80089c8:	1d3b      	adds	r3, r7, #4
 80089ca:	e883 0006 	stmia.w	r3, {r1, r2}
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));

  /* Set the USART address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	685b      	ldr	r3, [r3, #4]
 80089d4:	f023 0210 	bic.w	r2, r3, #16
 80089d8:	893b      	ldrh	r3, [r7, #8]
 80089da:	4619      	mov	r1, r3
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	430a      	orrs	r2, r1
 80089e2:	605a      	str	r2, [r3, #4]

  /* Set the USART address node */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	685b      	ldr	r3, [r3, #4]
 80089ea:	f023 417f 	bic.w	r1, r3, #4278190080	; 0xff000000
 80089ee:	7abb      	ldrb	r3, [r7, #10]
 80089f0:	061a      	lsls	r2, r3, #24
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	430a      	orrs	r2, r1
 80089f8:	605a      	str	r2, [r3, #4]
}
 80089fa:	bf00      	nop
 80089fc:	3714      	adds	r7, #20
 80089fe:	46bd      	mov	sp, r7
 8008a00:	bc80      	pop	{r7}
 8008a02:	4770      	bx	lr

08008a04 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008a04:	b480      	push	{r7}
 8008a06:	b089      	sub	sp, #36	; 0x24
 8008a08:	af00      	add	r7, sp, #0
 8008a0a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8008a0c:	4a2e      	ldr	r2, [pc, #184]	; (8008ac8 <UARTEx_SetNbDataToProcess+0xc4>)
 8008a0e:	f107 0314 	add.w	r3, r7, #20
 8008a12:	e892 0003 	ldmia.w	r2, {r0, r1}
 8008a16:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8008a1a:	4a2c      	ldr	r2, [pc, #176]	; (8008acc <UARTEx_SetNbDataToProcess+0xc8>)
 8008a1c:	f107 030c 	add.w	r3, r7, #12
 8008a20:	e892 0003 	ldmia.w	r2, {r0, r1}
 8008a24:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d108      	bne.n	8008a42 <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	2201      	movs	r2, #1
 8008a34:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	2201      	movs	r2, #1
 8008a3c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008a40:	e03d      	b.n	8008abe <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008a42:	2308      	movs	r3, #8
 8008a44:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008a46:	2308      	movs	r3, #8
 8008a48:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	689b      	ldr	r3, [r3, #8]
 8008a50:	0e5b      	lsrs	r3, r3, #25
 8008a52:	b2db      	uxtb	r3, r3
 8008a54:	f003 0307 	and.w	r3, r3, #7
 8008a58:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	689b      	ldr	r3, [r3, #8]
 8008a60:	0f5b      	lsrs	r3, r3, #29
 8008a62:	b2db      	uxtb	r3, r3
 8008a64:	f003 0307 	and.w	r3, r3, #7
 8008a68:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008a6a:	7fbb      	ldrb	r3, [r7, #30]
 8008a6c:	7f3a      	ldrb	r2, [r7, #28]
 8008a6e:	f107 0120 	add.w	r1, r7, #32
 8008a72:	440a      	add	r2, r1
 8008a74:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8008a78:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008a7c:	7f3a      	ldrb	r2, [r7, #28]
 8008a7e:	f107 0120 	add.w	r1, r7, #32
 8008a82:	440a      	add	r2, r1
 8008a84:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008a88:	fb93 f3f2 	sdiv	r3, r3, r2
 8008a8c:	b29a      	uxth	r2, r3
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008a94:	7ffb      	ldrb	r3, [r7, #31]
 8008a96:	7f7a      	ldrb	r2, [r7, #29]
 8008a98:	f107 0120 	add.w	r1, r7, #32
 8008a9c:	440a      	add	r2, r1
 8008a9e:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8008aa2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008aa6:	7f7a      	ldrb	r2, [r7, #29]
 8008aa8:	f107 0120 	add.w	r1, r7, #32
 8008aac:	440a      	add	r2, r1
 8008aae:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008ab2:	fb93 f3f2 	sdiv	r3, r3, r2
 8008ab6:	b29a      	uxth	r2, r3
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8008abe:	bf00      	nop
 8008ac0:	3724      	adds	r7, #36	; 0x24
 8008ac2:	46bd      	mov	sp, r7
 8008ac4:	bc80      	pop	{r7}
 8008ac6:	4770      	bx	lr
 8008ac8:	0801aa08 	.word	0x0801aa08
 8008acc:	0801aa10 	.word	0x0801aa10

08008ad0 <MX_LoRaWAN_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void MX_LoRaWAN_Init(void)
{
 8008ad0:	b580      	push	{r7, lr}
 8008ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_LoRaWAN_Init_1 */

  /* USER CODE END MX_LoRaWAN_Init_1 */
  SystemApp_Init();
 8008ad4:	f7f8 ffcc 	bl	8001a70 <SystemApp_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_2 */

  /* USER CODE END MX_LoRaWAN_Init_2 */
  LoRaWAN_Init();
 8008ad8:	f000 f80a 	bl	8008af0 <LoRaWAN_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_3 */

  /* USER CODE END MX_LoRaWAN_Init_3 */
}
 8008adc:	bf00      	nop
 8008ade:	bd80      	pop	{r7, pc}

08008ae0 <MX_LoRaWAN_Process>:

void MX_LoRaWAN_Process(void)
{
 8008ae0:	b580      	push	{r7, lr}
 8008ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_LoRaWAN_Process_1 */

  /* USER CODE END MX_LoRaWAN_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 8008ae4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008ae8:	f011 f832 	bl	8019b50 <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_LoRaWAN_Process_2 */

  /* USER CODE END MX_LoRaWAN_Process_2 */
}
 8008aec:	bf00      	nop
 8008aee:	bd80      	pop	{r7, pc}

08008af0 <LoRaWAN_Init>:
/* USER CODE BEGIN EF */

/* USER CODE END EF */

void LoRaWAN_Init(void)
{
 8008af0:	b580      	push	{r7, lr}
 8008af2:	b084      	sub	sp, #16
 8008af4:	af04      	add	r7, sp, #16
  BSP_LED_Init(LED_BLUE);
  BSP_LED_Init(LED_GREEN);
  BSP_LED_Init(LED_RED);
  BSP_PB_Init(BUTTON_SW2, BUTTON_MODE_EXTI);
#elif defined(MX_BOARD_PSEUDODRIVER)
  SYS_LED_Init(SYS_LED_BLUE);
 8008af6:	2002      	movs	r0, #2
 8008af8:	f7f8 fb6a 	bl	80011d0 <SYS_LED_Init>
  SYS_LED_Init(SYS_LED_GREEN);
 8008afc:	2001      	movs	r0, #1
 8008afe:	f7f8 fb67 	bl	80011d0 <SYS_LED_Init>
  SYS_LED_Init(SYS_LED_RED);
 8008b02:	2000      	movs	r0, #0
 8008b04:	f7f8 fb64 	bl	80011d0 <SYS_LED_Init>
  SYS_PB_Init(SYS_BUTTON2, SYS_BUTTON_MODE_EXTI);
 8008b08:	2101      	movs	r1, #1
 8008b0a:	2002      	movs	r0, #2
 8008b0c:	f7f8 fbe8 	bl	80012e0 <SYS_PB_Init>
#else
#error user to provide its board code or to call his board driver functions
#endif  /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */

  /* Get LoRa APP version*/
  APP_LOG(TS_OFF, VLEVEL_M, "APP_VERSION:        V%X.%X.%X\r\n",
 8008b10:	2300      	movs	r3, #0
 8008b12:	9302      	str	r3, [sp, #8]
 8008b14:	2300      	movs	r3, #0
 8008b16:	9301      	str	r3, [sp, #4]
 8008b18:	2301      	movs	r3, #1
 8008b1a:	9300      	str	r3, [sp, #0]
 8008b1c:	4b3f      	ldr	r3, [pc, #252]	; (8008c1c <LoRaWAN_Init+0x12c>)
 8008b1e:	2200      	movs	r2, #0
 8008b20:	2100      	movs	r1, #0
 8008b22:	2002      	movs	r0, #2
 8008b24:	f011 fc2a 	bl	801a37c <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(__LORA_APP_VERSION >> __APP_VERSION_MAIN_SHIFT),
          (uint8_t)(__LORA_APP_VERSION >> __APP_VERSION_SUB1_SHIFT),
          (uint8_t)(__LORA_APP_VERSION >> __APP_VERSION_SUB2_SHIFT));

  /* Get MW LoraWAN info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_LORAWAN_VERSION: V%X.%X.%X\r\n",
 8008b28:	2301      	movs	r3, #1
 8008b2a:	9302      	str	r3, [sp, #8]
 8008b2c:	2302      	movs	r3, #2
 8008b2e:	9301      	str	r3, [sp, #4]
 8008b30:	2302      	movs	r3, #2
 8008b32:	9300      	str	r3, [sp, #0]
 8008b34:	4b3a      	ldr	r3, [pc, #232]	; (8008c20 <LoRaWAN_Init+0x130>)
 8008b36:	2200      	movs	r2, #0
 8008b38:	2100      	movs	r1, #0
 8008b3a:	2002      	movs	r0, #2
 8008b3c:	f011 fc1e 	bl	801a37c <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(__LORAWAN_VERSION >> __APP_VERSION_MAIN_SHIFT),
          (uint8_t)(__LORAWAN_VERSION >> __APP_VERSION_SUB1_SHIFT),
          (uint8_t)(__LORAWAN_VERSION >> __APP_VERSION_SUB2_SHIFT));

  /* Get MW SubGhz_Phy info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_RADIO_VERSION:   V%X.%X.%X\r\n",
 8008b40:	2301      	movs	r3, #1
 8008b42:	9302      	str	r3, [sp, #8]
 8008b44:	2306      	movs	r3, #6
 8008b46:	9301      	str	r3, [sp, #4]
 8008b48:	2300      	movs	r3, #0
 8008b4a:	9300      	str	r3, [sp, #0]
 8008b4c:	4b35      	ldr	r3, [pc, #212]	; (8008c24 <LoRaWAN_Init+0x134>)
 8008b4e:	2200      	movs	r2, #0
 8008b50:	2100      	movs	r1, #0
 8008b52:	2002      	movs	r0, #2
 8008b54:	f011 fc12 	bl	801a37c <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(__SUBGHZ_PHY_VERSION >> __APP_VERSION_MAIN_SHIFT),
          (uint8_t)(__SUBGHZ_PHY_VERSION >> __APP_VERSION_SUB1_SHIFT),
          (uint8_t)(__SUBGHZ_PHY_VERSION >> __APP_VERSION_SUB2_SHIFT));

  UTIL_TIMER_Create(&TxLedTimer, 0xFFFFFFFFU, UTIL_TIMER_ONESHOT, OnTxTimerLedEvent, NULL);
 8008b58:	2300      	movs	r3, #0
 8008b5a:	9300      	str	r3, [sp, #0]
 8008b5c:	4b32      	ldr	r3, [pc, #200]	; (8008c28 <LoRaWAN_Init+0x138>)
 8008b5e:	2200      	movs	r2, #0
 8008b60:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8008b64:	4831      	ldr	r0, [pc, #196]	; (8008c2c <LoRaWAN_Init+0x13c>)
 8008b66:	f011 f971 	bl	8019e4c <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&RxLedTimer, 0xFFFFFFFFU, UTIL_TIMER_ONESHOT, OnRxTimerLedEvent, NULL);
 8008b6a:	2300      	movs	r3, #0
 8008b6c:	9300      	str	r3, [sp, #0]
 8008b6e:	4b30      	ldr	r3, [pc, #192]	; (8008c30 <LoRaWAN_Init+0x140>)
 8008b70:	2200      	movs	r2, #0
 8008b72:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8008b76:	482f      	ldr	r0, [pc, #188]	; (8008c34 <LoRaWAN_Init+0x144>)
 8008b78:	f011 f968 	bl	8019e4c <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&JoinLedTimer, 0xFFFFFFFFU, UTIL_TIMER_PERIODIC, OnJoinTimerLedEvent, NULL);
 8008b7c:	2300      	movs	r3, #0
 8008b7e:	9300      	str	r3, [sp, #0]
 8008b80:	4b2d      	ldr	r3, [pc, #180]	; (8008c38 <LoRaWAN_Init+0x148>)
 8008b82:	2201      	movs	r2, #1
 8008b84:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8008b88:	482c      	ldr	r0, [pc, #176]	; (8008c3c <LoRaWAN_Init+0x14c>)
 8008b8a:	f011 f95f 	bl	8019e4c <UTIL_TIMER_Create>
  UTIL_TIMER_SetPeriod(&TxLedTimer, 500);
 8008b8e:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8008b92:	4826      	ldr	r0, [pc, #152]	; (8008c2c <LoRaWAN_Init+0x13c>)
 8008b94:	f011 fa6c 	bl	801a070 <UTIL_TIMER_SetPeriod>
  UTIL_TIMER_SetPeriod(&RxLedTimer, 500);
 8008b98:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8008b9c:	4825      	ldr	r0, [pc, #148]	; (8008c34 <LoRaWAN_Init+0x144>)
 8008b9e:	f011 fa67 	bl	801a070 <UTIL_TIMER_SetPeriod>
  UTIL_TIMER_SetPeriod(&JoinLedTimer, 500);
 8008ba2:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8008ba6:	4825      	ldr	r0, [pc, #148]	; (8008c3c <LoRaWAN_Init+0x14c>)
 8008ba8:	f011 fa62 	bl	801a070 <UTIL_TIMER_SetPeriod>

  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LmHandlerProcess), UTIL_SEQ_RFU, LmHandlerProcess);
 8008bac:	4a24      	ldr	r2, [pc, #144]	; (8008c40 <LoRaWAN_Init+0x150>)
 8008bae:	2100      	movs	r1, #0
 8008bb0:	2001      	movs	r0, #1
 8008bb2:	f011 f8ad 	bl	8019d10 <UTIL_SEQ_RegTask>
  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), UTIL_SEQ_RFU, SendTxData);
 8008bb6:	4a23      	ldr	r2, [pc, #140]	; (8008c44 <LoRaWAN_Init+0x154>)
 8008bb8:	2100      	movs	r1, #0
 8008bba:	2002      	movs	r0, #2
 8008bbc:	f011 f8a8 	bl	8019d10 <UTIL_SEQ_RegTask>
  /* Init Info table used by LmHandler*/
  LoraInfo_Init();
 8008bc0:	f000 fb0a 	bl	80091d8 <LoraInfo_Init>

  /* Init the Lora Stack*/
  LmHandlerInit(&LmHandlerCallbacks);
 8008bc4:	4820      	ldr	r0, [pc, #128]	; (8008c48 <LoRaWAN_Init+0x158>)
 8008bc6:	f002 f85f 	bl	800ac88 <LmHandlerInit>

  LmHandlerConfigure(&LmHandlerParams);
 8008bca:	4820      	ldr	r0, [pc, #128]	; (8008c4c <LoRaWAN_Init+0x15c>)
 8008bcc:	f002 f8a2 	bl	800ad14 <LmHandlerConfigure>

  UTIL_TIMER_Start(&JoinLedTimer);
 8008bd0:	481a      	ldr	r0, [pc, #104]	; (8008c3c <LoRaWAN_Init+0x14c>)
 8008bd2:	f011 f971 	bl	8019eb8 <UTIL_TIMER_Start>

  LmHandlerJoin(ActivationType);
 8008bd6:	4b1e      	ldr	r3, [pc, #120]	; (8008c50 <LoRaWAN_Init+0x160>)
 8008bd8:	781b      	ldrb	r3, [r3, #0]
 8008bda:	4618      	mov	r0, r3
 8008bdc:	f002 f9e0 	bl	800afa0 <LmHandlerJoin>

  if (EventType == TX_ON_TIMER)
 8008be0:	4b1c      	ldr	r3, [pc, #112]	; (8008c54 <LoRaWAN_Init+0x164>)
 8008be2:	781b      	ldrb	r3, [r3, #0]
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d111      	bne.n	8008c0c <LoRaWAN_Init+0x11c>
  {
    /* send every time timer elapses */
    UTIL_TIMER_Create(&TxTimer,  0xFFFFFFFFU, UTIL_TIMER_ONESHOT, OnTxTimerEvent, NULL);
 8008be8:	2300      	movs	r3, #0
 8008bea:	9300      	str	r3, [sp, #0]
 8008bec:	4b1a      	ldr	r3, [pc, #104]	; (8008c58 <LoRaWAN_Init+0x168>)
 8008bee:	2200      	movs	r2, #0
 8008bf0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8008bf4:	4819      	ldr	r0, [pc, #100]	; (8008c5c <LoRaWAN_Init+0x16c>)
 8008bf6:	f011 f929 	bl	8019e4c <UTIL_TIMER_Create>
    UTIL_TIMER_SetPeriod(&TxTimer,  APP_TX_DUTYCYCLE);
 8008bfa:	f242 7110 	movw	r1, #10000	; 0x2710
 8008bfe:	4817      	ldr	r0, [pc, #92]	; (8008c5c <LoRaWAN_Init+0x16c>)
 8008c00:	f011 fa36 	bl	801a070 <UTIL_TIMER_SetPeriod>
    UTIL_TIMER_Start(&TxTimer);
 8008c04:	4815      	ldr	r0, [pc, #84]	; (8008c5c <LoRaWAN_Init+0x16c>)
 8008c06:	f011 f957 	bl	8019eb8 <UTIL_TIMER_Start>
  }

  /* USER CODE BEGIN LoRaWAN_Init_Last */

  /* USER CODE END LoRaWAN_Init_Last */
}
 8008c0a:	e003      	b.n	8008c14 <LoRaWAN_Init+0x124>
    SYS_PB_Init(SYS_BUTTON1, SYS_BUTTON_MODE_EXTI);
 8008c0c:	2101      	movs	r1, #1
 8008c0e:	2000      	movs	r0, #0
 8008c10:	f7f8 fb66 	bl	80012e0 <SYS_PB_Init>
}
 8008c14:	bf00      	nop
 8008c16:	46bd      	mov	sp, r7
 8008c18:	bd80      	pop	{r7, pc}
 8008c1a:	bf00      	nop
 8008c1c:	0801aa18 	.word	0x0801aa18
 8008c20:	0801aa38 	.word	0x0801aa38
 8008c24:	0801aa58 	.word	0x0801aa58
 8008c28:	08009049 	.word	0x08009049
 8008c2c:	20000300 	.word	0x20000300
 8008c30:	0800905f 	.word	0x0800905f
 8008c34:	20000318 	.word	0x20000318
 8008c38:	08009075 	.word	0x08009075
 8008c3c:	20000330 	.word	0x20000330
 8008c40:	0800aef9 	.word	0x0800aef9
 8008c44:	08008db9 	.word	0x08008db9
 8008c48:	20000048 	.word	0x20000048
 8008c4c:	20000060 	.word	0x20000060
 8008c50:	20000044 	.word	0x20000044
 8008c54:	200002e7 	.word	0x200002e7
 8008c58:	08009025 	.word	0x08009025
 8008c5c:	200002e8 	.word	0x200002e8

08008c60 <HAL_GPIO_EXTI_Callback>:
/* Calling BSP_PB_Callback() from here it shortcuts the BSP. */
/* If users wants to go through the BSP, it can remove BSP_PB_Callback() from here */
/* and add a call to BSP_PB_IRQHandler() in the USER CODE SESSION of the */
/* correspondent EXTIn_IRQHandler() in the stm32wlxx_it.c */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8008c60:	b580      	push	{r7, lr}
 8008c62:	b082      	sub	sp, #8
 8008c64:	af00      	add	r7, sp, #0
 8008c66:	4603      	mov	r3, r0
 8008c68:	80fb      	strh	r3, [r7, #6]
  /* USER CODE BEGIN HAL_GPIO_EXTI_Callback_1 */

  /* USER CODE END HAL_GPIO_EXTI_Callback_1 */
  switch (GPIO_Pin)
 8008c6a:	88fb      	ldrh	r3, [r7, #6]
 8008c6c:	2b01      	cmp	r3, #1
 8008c6e:	d002      	beq.n	8008c76 <HAL_GPIO_EXTI_Callback+0x16>
 8008c70:	2b02      	cmp	r3, #2
 8008c72:	d005      	beq.n	8008c80 <HAL_GPIO_EXTI_Callback+0x20>

    /* USER CODE END EXTI_Callback_Switch_case */
    default:
    /* USER CODE BEGIN EXTI_Callback_Switch_default */
    /* USER CODE END EXTI_Callback_Switch_default */
      break;
 8008c74:	e005      	b.n	8008c82 <HAL_GPIO_EXTI_Callback+0x22>
      UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
 8008c76:	2100      	movs	r1, #0
 8008c78:	2002      	movs	r0, #2
 8008c7a:	f011 f869 	bl	8019d50 <UTIL_SEQ_SetTask>
      break;
 8008c7e:	e000      	b.n	8008c82 <HAL_GPIO_EXTI_Callback+0x22>
      break;
 8008c80:	bf00      	nop
  }
  /* USER CODE BEGIN HAL_GPIO_EXTI_Callback_Last */

  /* USER CODE END HAL_GPIO_EXTI_Callback_Last */
}
 8008c82:	bf00      	nop
 8008c84:	3708      	adds	r7, #8
 8008c86:	46bd      	mov	sp, r7
 8008c88:	bd80      	pop	{r7, pc}
	...

08008c8c <OnRxData>:
/* USER CODE BEGIN PrFD */

/* USER CODE END PrFD */

static void OnRxData(LmHandlerAppData_t *appData, LmHandlerRxParams_t *params)
{
 8008c8c:	b5b0      	push	{r4, r5, r7, lr}
 8008c8e:	b088      	sub	sp, #32
 8008c90:	af06      	add	r7, sp, #24
 8008c92:	6078      	str	r0, [r7, #4]
 8008c94:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnRxData_1 */

  /* USER CODE END OnRxData_1 */
  if ((appData != NULL) && (params != NULL))
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d078      	beq.n	8008d8e <OnRxData+0x102>
 8008c9c:	683b      	ldr	r3, [r7, #0]
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d075      	beq.n	8008d8e <OnRxData+0x102>
  {
#if defined(USE_BSP_DRIVER)
    BSP_LED_On(LED_BLUE) ;
#elif defined(MX_BOARD_PSEUDODRIVER)
    SYS_LED_On(SYS_LED_BLUE) ;
 8008ca2:	2002      	movs	r0, #2
 8008ca4:	f7f8 face 	bl	8001244 <SYS_LED_On>
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */
    UTIL_TIMER_Start(&RxLedTimer);
 8008ca8:	483c      	ldr	r0, [pc, #240]	; (8008d9c <OnRxData+0x110>)
 8008caa:	f011 f905 	bl	8019eb8 <UTIL_TIMER_Start>

    static const char *slotStrings[] = { "1", "2", "C", "C Multicast", "B Ping-Slot", "B Multicast Ping-Slot" };

    APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### ========== MCPS-Indication ==========\r\n");
 8008cae:	4b3c      	ldr	r3, [pc, #240]	; (8008da0 <OnRxData+0x114>)
 8008cb0:	2200      	movs	r2, #0
 8008cb2:	2100      	movs	r1, #0
 8008cb4:	2002      	movs	r0, #2
 8008cb6:	f011 fb61 	bl	801a37c <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_OFF, VLEVEL_H, "###### D/L FRAME:%04d | SLOT:%s | PORT:%d | DR:%d | RSSI:%d | SNR:%d\r\n",
 8008cba:	683b      	ldr	r3, [r7, #0]
 8008cbc:	689b      	ldr	r3, [r3, #8]
 8008cbe:	683a      	ldr	r2, [r7, #0]
 8008cc0:	f992 200c 	ldrsb.w	r2, [r2, #12]
 8008cc4:	4611      	mov	r1, r2
 8008cc6:	4a37      	ldr	r2, [pc, #220]	; (8008da4 <OnRxData+0x118>)
 8008cc8:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8008ccc:	6879      	ldr	r1, [r7, #4]
 8008cce:	7809      	ldrb	r1, [r1, #0]
 8008cd0:	4608      	mov	r0, r1
 8008cd2:	6839      	ldr	r1, [r7, #0]
 8008cd4:	f991 1002 	ldrsb.w	r1, [r1, #2]
 8008cd8:	460c      	mov	r4, r1
 8008cda:	6839      	ldr	r1, [r7, #0]
 8008cdc:	f991 1003 	ldrsb.w	r1, [r1, #3]
 8008ce0:	460d      	mov	r5, r1
 8008ce2:	6839      	ldr	r1, [r7, #0]
 8008ce4:	f991 1004 	ldrsb.w	r1, [r1, #4]
 8008ce8:	9105      	str	r1, [sp, #20]
 8008cea:	9504      	str	r5, [sp, #16]
 8008cec:	9403      	str	r4, [sp, #12]
 8008cee:	9002      	str	r0, [sp, #8]
 8008cf0:	9201      	str	r2, [sp, #4]
 8008cf2:	9300      	str	r3, [sp, #0]
 8008cf4:	4b2c      	ldr	r3, [pc, #176]	; (8008da8 <OnRxData+0x11c>)
 8008cf6:	2200      	movs	r2, #0
 8008cf8:	2100      	movs	r1, #0
 8008cfa:	2003      	movs	r0, #3
 8008cfc:	f011 fb3e 	bl	801a37c <UTIL_ADV_TRACE_COND_FSend>
            params->DownlinkCounter, slotStrings[params->RxSlot], appData->Port, params->Datarate, params->Rssi, params->Snr);
    switch (appData->Port)
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	781b      	ldrb	r3, [r3, #0]
 8008d04:	2b02      	cmp	r3, #2
 8008d06:	d01e      	beq.n	8008d46 <OnRxData+0xba>
 8008d08:	2b03      	cmp	r3, #3
 8008d0a:	d000      	beq.n	8008d0e <OnRxData+0x82>
    /* USER CODE END OnRxData_Switch_case */
      default:
    /* USER CODE BEGIN OnRxData_Switch_default */

    /* USER CODE END OnRxData_Switch_default */
        break;
 8008d0c:	e042      	b.n	8008d94 <OnRxData+0x108>
        if (appData->BufferSize == 1)
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	785b      	ldrb	r3, [r3, #1]
 8008d12:	2b01      	cmp	r3, #1
 8008d14:	d115      	bne.n	8008d42 <OnRxData+0xb6>
          switch (appData->Buffer[0])
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	685b      	ldr	r3, [r3, #4]
 8008d1a:	781b      	ldrb	r3, [r3, #0]
 8008d1c:	2b01      	cmp	r3, #1
 8008d1e:	d008      	beq.n	8008d32 <OnRxData+0xa6>
 8008d20:	2b02      	cmp	r3, #2
 8008d22:	d00a      	beq.n	8008d3a <OnRxData+0xae>
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d000      	beq.n	8008d2a <OnRxData+0x9e>
              break;
 8008d28:	e00c      	b.n	8008d44 <OnRxData+0xb8>
              LmHandlerRequestClass(CLASS_A);
 8008d2a:	2000      	movs	r0, #0
 8008d2c:	f002 fa88 	bl	800b240 <LmHandlerRequestClass>
              break;
 8008d30:	e008      	b.n	8008d44 <OnRxData+0xb8>
              LmHandlerRequestClass(CLASS_B);
 8008d32:	2001      	movs	r0, #1
 8008d34:	f002 fa84 	bl	800b240 <LmHandlerRequestClass>
              break;
 8008d38:	e004      	b.n	8008d44 <OnRxData+0xb8>
              LmHandlerRequestClass(CLASS_C);
 8008d3a:	2002      	movs	r0, #2
 8008d3c:	f002 fa80 	bl	800b240 <LmHandlerRequestClass>
              break;
 8008d40:	e000      	b.n	8008d44 <OnRxData+0xb8>
        }
 8008d42:	bf00      	nop
        break;
 8008d44:	e026      	b.n	8008d94 <OnRxData+0x108>
        if (appData->BufferSize == 1)
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	785b      	ldrb	r3, [r3, #1]
 8008d4a:	2b01      	cmp	r3, #1
 8008d4c:	d121      	bne.n	8008d92 <OnRxData+0x106>
          AppLedStateOn = appData->Buffer[0] & 0x01;
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	685b      	ldr	r3, [r3, #4]
 8008d52:	781b      	ldrb	r3, [r3, #0]
 8008d54:	f003 0301 	and.w	r3, r3, #1
 8008d58:	b2da      	uxtb	r2, r3
 8008d5a:	4b14      	ldr	r3, [pc, #80]	; (8008dac <OnRxData+0x120>)
 8008d5c:	701a      	strb	r2, [r3, #0]
          if (AppLedStateOn == RESET)
 8008d5e:	4b13      	ldr	r3, [pc, #76]	; (8008dac <OnRxData+0x120>)
 8008d60:	781b      	ldrb	r3, [r3, #0]
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d109      	bne.n	8008d7a <OnRxData+0xee>
            APP_LOG(TS_OFF, VLEVEL_H,   "LED OFF\r\n");
 8008d66:	4b12      	ldr	r3, [pc, #72]	; (8008db0 <OnRxData+0x124>)
 8008d68:	2200      	movs	r2, #0
 8008d6a:	2100      	movs	r1, #0
 8008d6c:	2003      	movs	r0, #3
 8008d6e:	f011 fb05 	bl	801a37c <UTIL_ADV_TRACE_COND_FSend>
            SYS_LED_Off(SYS_LED_RED) ;
 8008d72:	2000      	movs	r0, #0
 8008d74:	f7f8 fa80 	bl	8001278 <SYS_LED_Off>
        break;
 8008d78:	e00b      	b.n	8008d92 <OnRxData+0x106>
            APP_LOG(TS_OFF, VLEVEL_H, "LED ON\r\n");
 8008d7a:	4b0e      	ldr	r3, [pc, #56]	; (8008db4 <OnRxData+0x128>)
 8008d7c:	2200      	movs	r2, #0
 8008d7e:	2100      	movs	r1, #0
 8008d80:	2003      	movs	r0, #3
 8008d82:	f011 fafb 	bl	801a37c <UTIL_ADV_TRACE_COND_FSend>
            SYS_LED_On(SYS_LED_RED) ;
 8008d86:	2000      	movs	r0, #0
 8008d88:	f7f8 fa5c 	bl	8001244 <SYS_LED_On>
        break;
 8008d8c:	e001      	b.n	8008d92 <OnRxData+0x106>
    }
  }
 8008d8e:	bf00      	nop
 8008d90:	e000      	b.n	8008d94 <OnRxData+0x108>
        break;
 8008d92:	bf00      	nop

  /* USER CODE BEGIN OnRxData_2 */

  /* USER CODE END OnRxData_2 */
}
 8008d94:	bf00      	nop
 8008d96:	3708      	adds	r7, #8
 8008d98:	46bd      	mov	sp, r7
 8008d9a:	bdb0      	pop	{r4, r5, r7, pc}
 8008d9c:	20000318 	.word	0x20000318
 8008da0:	0801aa78 	.word	0x0801aa78
 8008da4:	20000068 	.word	0x20000068
 8008da8:	0801aaac 	.word	0x0801aaac
 8008dac:	200002e6 	.word	0x200002e6
 8008db0:	0801aaf4 	.word	0x0801aaf4
 8008db4:	0801ab00 	.word	0x0801ab00

08008db8 <SendTxData>:

static void SendTxData(void)
{
 8008db8:	b590      	push	{r4, r7, lr}
 8008dba:	b091      	sub	sp, #68	; 0x44
 8008dbc:	af02      	add	r7, sp, #8
  uint16_t pressure = 0;
 8008dbe:	2300      	movs	r3, #0
 8008dc0:	867b      	strh	r3, [r7, #50]	; 0x32
  int16_t temperature = 0;
 8008dc2:	2300      	movs	r3, #0
 8008dc4:	863b      	strh	r3, [r7, #48]	; 0x30
  sensor_t sensor_data;
  UTIL_TIMER_Time_t nextTxIn = 0;
 8008dc6:	2300      	movs	r3, #0
 8008dc8:	607b      	str	r3, [r7, #4]

#ifdef CAYENNE_LPP
  uint8_t channel = 0;
#else
  uint16_t humidity = 0;
 8008dca:	2300      	movs	r3, #0
 8008dcc:	85fb      	strh	r3, [r7, #46]	; 0x2e
  uint32_t i = 0;
 8008dce:	2300      	movs	r3, #0
 8008dd0:	637b      	str	r3, [r7, #52]	; 0x34
  int32_t latitude = 0;
 8008dd2:	2300      	movs	r3, #0
 8008dd4:	62bb      	str	r3, [r7, #40]	; 0x28
  int32_t longitude = 0;
 8008dd6:	2300      	movs	r3, #0
 8008dd8:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t altitudeGps = 0;
 8008dda:	2300      	movs	r3, #0
 8008ddc:	847b      	strh	r3, [r7, #34]	; 0x22
#endif /* CAYENNE_LPP */
  /* USER CODE BEGIN SendTxData_1 */

  /* USER CODE END SendTxData_1 */

  EnvSensors_Read(&sensor_data);
 8008dde:	f107 0308 	add.w	r3, r7, #8
 8008de2:	4618      	mov	r0, r3
 8008de4:	f7f9 f83c 	bl	8001e60 <EnvSensors_Read>
  temperature = (SYS_GetTemperatureLevel() >> 8);
 8008de8:	f7f8 f8e6 	bl	8000fb8 <SYS_GetTemperatureLevel>
 8008dec:	4603      	mov	r3, r0
 8008dee:	121b      	asrs	r3, r3, #8
 8008df0:	863b      	strh	r3, [r7, #48]	; 0x30
  pressure    = (uint16_t)(sensor_data.pressure * 100 / 10);      /* in hPa / 10 */
 8008df2:	68bb      	ldr	r3, [r7, #8]
 8008df4:	4983      	ldr	r1, [pc, #524]	; (8009004 <SendTxData+0x24c>)
 8008df6:	4618      	mov	r0, r3
 8008df8:	f7f7 fd40 	bl	800087c <__aeabi_fmul>
 8008dfc:	4603      	mov	r3, r0
 8008dfe:	4982      	ldr	r1, [pc, #520]	; (8009008 <SendTxData+0x250>)
 8008e00:	4618      	mov	r0, r3
 8008e02:	f7f7 fdef 	bl	80009e4 <__aeabi_fdiv>
 8008e06:	4603      	mov	r3, r0
 8008e08:	4618      	mov	r0, r3
 8008e0a:	f7f7 fe87 	bl	8000b1c <__aeabi_f2uiz>
 8008e0e:	4603      	mov	r3, r0
 8008e10:	867b      	strh	r3, [r7, #50]	; 0x32

  AppData.Port = LORAWAN_USER_APP_PORT;
 8008e12:	4b7e      	ldr	r3, [pc, #504]	; (800900c <SendTxData+0x254>)
 8008e14:	2202      	movs	r2, #2
 8008e16:	701a      	strb	r2, [r3, #0]
  }

  CayenneLppCopy(AppData.Buffer);
  AppData.BufferSize = CayenneLppGetSize();
#else  /* not CAYENNE_LPP */
  humidity    = (uint16_t)(sensor_data.humidity * 10);            /* in %*10     */
 8008e18:	693b      	ldr	r3, [r7, #16]
 8008e1a:	497b      	ldr	r1, [pc, #492]	; (8009008 <SendTxData+0x250>)
 8008e1c:	4618      	mov	r0, r3
 8008e1e:	f7f7 fd2d 	bl	800087c <__aeabi_fmul>
 8008e22:	4603      	mov	r3, r0
 8008e24:	4618      	mov	r0, r3
 8008e26:	f7f7 fe79 	bl	8000b1c <__aeabi_f2uiz>
 8008e2a:	4603      	mov	r3, r0
 8008e2c:	85fb      	strh	r3, [r7, #46]	; 0x2e

  AppData.Buffer[i++] = AppLedStateOn;
 8008e2e:	4b77      	ldr	r3, [pc, #476]	; (800900c <SendTxData+0x254>)
 8008e30:	685a      	ldr	r2, [r3, #4]
 8008e32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e34:	1c59      	adds	r1, r3, #1
 8008e36:	6379      	str	r1, [r7, #52]	; 0x34
 8008e38:	4413      	add	r3, r2
 8008e3a:	4a75      	ldr	r2, [pc, #468]	; (8009010 <SendTxData+0x258>)
 8008e3c:	7812      	ldrb	r2, [r2, #0]
 8008e3e:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)((pressure >> 8) & 0xFF);
 8008e40:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8008e42:	0a1b      	lsrs	r3, r3, #8
 8008e44:	b298      	uxth	r0, r3
 8008e46:	4b71      	ldr	r3, [pc, #452]	; (800900c <SendTxData+0x254>)
 8008e48:	685a      	ldr	r2, [r3, #4]
 8008e4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e4c:	1c59      	adds	r1, r3, #1
 8008e4e:	6379      	str	r1, [r7, #52]	; 0x34
 8008e50:	4413      	add	r3, r2
 8008e52:	b2c2      	uxtb	r2, r0
 8008e54:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)(pressure & 0xFF);
 8008e56:	4b6d      	ldr	r3, [pc, #436]	; (800900c <SendTxData+0x254>)
 8008e58:	685a      	ldr	r2, [r3, #4]
 8008e5a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e5c:	1c59      	adds	r1, r3, #1
 8008e5e:	6379      	str	r1, [r7, #52]	; 0x34
 8008e60:	4413      	add	r3, r2
 8008e62:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 8008e64:	b2d2      	uxtb	r2, r2
 8008e66:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)(temperature & 0xFF);
 8008e68:	4b68      	ldr	r3, [pc, #416]	; (800900c <SendTxData+0x254>)
 8008e6a:	685a      	ldr	r2, [r3, #4]
 8008e6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e6e:	1c59      	adds	r1, r3, #1
 8008e70:	6379      	str	r1, [r7, #52]	; 0x34
 8008e72:	4413      	add	r3, r2
 8008e74:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8008e76:	b2d2      	uxtb	r2, r2
 8008e78:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)((humidity >> 8) & 0xFF);
 8008e7a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8008e7c:	0a1b      	lsrs	r3, r3, #8
 8008e7e:	b298      	uxth	r0, r3
 8008e80:	4b62      	ldr	r3, [pc, #392]	; (800900c <SendTxData+0x254>)
 8008e82:	685a      	ldr	r2, [r3, #4]
 8008e84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e86:	1c59      	adds	r1, r3, #1
 8008e88:	6379      	str	r1, [r7, #52]	; 0x34
 8008e8a:	4413      	add	r3, r2
 8008e8c:	b2c2      	uxtb	r2, r0
 8008e8e:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)(humidity & 0xFF);
 8008e90:	4b5e      	ldr	r3, [pc, #376]	; (800900c <SendTxData+0x254>)
 8008e92:	685a      	ldr	r2, [r3, #4]
 8008e94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e96:	1c59      	adds	r1, r3, #1
 8008e98:	6379      	str	r1, [r7, #52]	; 0x34
 8008e9a:	4413      	add	r3, r2
 8008e9c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8008e9e:	b2d2      	uxtb	r2, r2
 8008ea0:	701a      	strb	r2, [r3, #0]

  if ((LmHandlerParams.ActiveRegion == LORAMAC_REGION_US915) || (LmHandlerParams.ActiveRegion == LORAMAC_REGION_AU915)
 8008ea2:	4b5c      	ldr	r3, [pc, #368]	; (8009014 <SendTxData+0x25c>)
 8008ea4:	781b      	ldrb	r3, [r3, #0]
 8008ea6:	2b08      	cmp	r3, #8
 8008ea8:	d007      	beq.n	8008eba <SendTxData+0x102>
 8008eaa:	4b5a      	ldr	r3, [pc, #360]	; (8009014 <SendTxData+0x25c>)
 8008eac:	781b      	ldrb	r3, [r3, #0]
 8008eae:	2b01      	cmp	r3, #1
 8008eb0:	d003      	beq.n	8008eba <SendTxData+0x102>
      || (LmHandlerParams.ActiveRegion == LORAMAC_REGION_AS923))
 8008eb2:	4b58      	ldr	r3, [pc, #352]	; (8009014 <SendTxData+0x25c>)
 8008eb4:	781b      	ldrb	r3, [r3, #0]
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d120      	bne.n	8008efc <SendTxData+0x144>
  {
    AppData.Buffer[i++] = 0;
 8008eba:	4b54      	ldr	r3, [pc, #336]	; (800900c <SendTxData+0x254>)
 8008ebc:	685a      	ldr	r2, [r3, #4]
 8008ebe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008ec0:	1c59      	adds	r1, r3, #1
 8008ec2:	6379      	str	r1, [r7, #52]	; 0x34
 8008ec4:	4413      	add	r3, r2
 8008ec6:	2200      	movs	r2, #0
 8008ec8:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = 0;
 8008eca:	4b50      	ldr	r3, [pc, #320]	; (800900c <SendTxData+0x254>)
 8008ecc:	685a      	ldr	r2, [r3, #4]
 8008ece:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008ed0:	1c59      	adds	r1, r3, #1
 8008ed2:	6379      	str	r1, [r7, #52]	; 0x34
 8008ed4:	4413      	add	r3, r2
 8008ed6:	2200      	movs	r2, #0
 8008ed8:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = 0;
 8008eda:	4b4c      	ldr	r3, [pc, #304]	; (800900c <SendTxData+0x254>)
 8008edc:	685a      	ldr	r2, [r3, #4]
 8008ede:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008ee0:	1c59      	adds	r1, r3, #1
 8008ee2:	6379      	str	r1, [r7, #52]	; 0x34
 8008ee4:	4413      	add	r3, r2
 8008ee6:	2200      	movs	r2, #0
 8008ee8:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = 0;
 8008eea:	4b48      	ldr	r3, [pc, #288]	; (800900c <SendTxData+0x254>)
 8008eec:	685a      	ldr	r2, [r3, #4]
 8008eee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008ef0:	1c59      	adds	r1, r3, #1
 8008ef2:	6379      	str	r1, [r7, #52]	; 0x34
 8008ef4:	4413      	add	r3, r2
 8008ef6:	2200      	movs	r2, #0
 8008ef8:	701a      	strb	r2, [r3, #0]
 8008efa:	e05b      	b.n	8008fb4 <SendTxData+0x1fc>
  }
  else
  {
    latitude = sensor_data.latitude;
 8008efc:	697b      	ldr	r3, [r7, #20]
 8008efe:	62bb      	str	r3, [r7, #40]	; 0x28
    longitude = sensor_data.longitude;
 8008f00:	69bb      	ldr	r3, [r7, #24]
 8008f02:	627b      	str	r3, [r7, #36]	; 0x24

    AppData.Buffer[i++] = GetBatteryLevel();        /* 1 (very low) to 254 (fully charged) */
 8008f04:	4b41      	ldr	r3, [pc, #260]	; (800900c <SendTxData+0x254>)
 8008f06:	685a      	ldr	r2, [r3, #4]
 8008f08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008f0a:	1c59      	adds	r1, r3, #1
 8008f0c:	6379      	str	r1, [r7, #52]	; 0x34
 8008f0e:	18d4      	adds	r4, r2, r3
 8008f10:	f7f8 fdd6 	bl	8001ac0 <GetBatteryLevel>
 8008f14:	4603      	mov	r3, r0
 8008f16:	7023      	strb	r3, [r4, #0]
    AppData.Buffer[i++] = (uint8_t)((latitude >> 16) & 0xFF);
 8008f18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f1a:	1418      	asrs	r0, r3, #16
 8008f1c:	4b3b      	ldr	r3, [pc, #236]	; (800900c <SendTxData+0x254>)
 8008f1e:	685a      	ldr	r2, [r3, #4]
 8008f20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008f22:	1c59      	adds	r1, r3, #1
 8008f24:	6379      	str	r1, [r7, #52]	; 0x34
 8008f26:	4413      	add	r3, r2
 8008f28:	b2c2      	uxtb	r2, r0
 8008f2a:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)((latitude >> 8) & 0xFF);
 8008f2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f2e:	1218      	asrs	r0, r3, #8
 8008f30:	4b36      	ldr	r3, [pc, #216]	; (800900c <SendTxData+0x254>)
 8008f32:	685a      	ldr	r2, [r3, #4]
 8008f34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008f36:	1c59      	adds	r1, r3, #1
 8008f38:	6379      	str	r1, [r7, #52]	; 0x34
 8008f3a:	4413      	add	r3, r2
 8008f3c:	b2c2      	uxtb	r2, r0
 8008f3e:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)(latitude & 0xFF);
 8008f40:	4b32      	ldr	r3, [pc, #200]	; (800900c <SendTxData+0x254>)
 8008f42:	685a      	ldr	r2, [r3, #4]
 8008f44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008f46:	1c59      	adds	r1, r3, #1
 8008f48:	6379      	str	r1, [r7, #52]	; 0x34
 8008f4a:	4413      	add	r3, r2
 8008f4c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008f4e:	b2d2      	uxtb	r2, r2
 8008f50:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)((longitude >> 16) & 0xFF);
 8008f52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f54:	1418      	asrs	r0, r3, #16
 8008f56:	4b2d      	ldr	r3, [pc, #180]	; (800900c <SendTxData+0x254>)
 8008f58:	685a      	ldr	r2, [r3, #4]
 8008f5a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008f5c:	1c59      	adds	r1, r3, #1
 8008f5e:	6379      	str	r1, [r7, #52]	; 0x34
 8008f60:	4413      	add	r3, r2
 8008f62:	b2c2      	uxtb	r2, r0
 8008f64:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)((longitude >> 8) & 0xFF);
 8008f66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f68:	1218      	asrs	r0, r3, #8
 8008f6a:	4b28      	ldr	r3, [pc, #160]	; (800900c <SendTxData+0x254>)
 8008f6c:	685a      	ldr	r2, [r3, #4]
 8008f6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008f70:	1c59      	adds	r1, r3, #1
 8008f72:	6379      	str	r1, [r7, #52]	; 0x34
 8008f74:	4413      	add	r3, r2
 8008f76:	b2c2      	uxtb	r2, r0
 8008f78:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)(longitude & 0xFF);
 8008f7a:	4b24      	ldr	r3, [pc, #144]	; (800900c <SendTxData+0x254>)
 8008f7c:	685a      	ldr	r2, [r3, #4]
 8008f7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008f80:	1c59      	adds	r1, r3, #1
 8008f82:	6379      	str	r1, [r7, #52]	; 0x34
 8008f84:	4413      	add	r3, r2
 8008f86:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008f88:	b2d2      	uxtb	r2, r2
 8008f8a:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)((altitudeGps >> 8) & 0xFF);
 8008f8c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8008f8e:	0a1b      	lsrs	r3, r3, #8
 8008f90:	b298      	uxth	r0, r3
 8008f92:	4b1e      	ldr	r3, [pc, #120]	; (800900c <SendTxData+0x254>)
 8008f94:	685a      	ldr	r2, [r3, #4]
 8008f96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008f98:	1c59      	adds	r1, r3, #1
 8008f9a:	6379      	str	r1, [r7, #52]	; 0x34
 8008f9c:	4413      	add	r3, r2
 8008f9e:	b2c2      	uxtb	r2, r0
 8008fa0:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)(altitudeGps & 0xFF);
 8008fa2:	4b1a      	ldr	r3, [pc, #104]	; (800900c <SendTxData+0x254>)
 8008fa4:	685a      	ldr	r2, [r3, #4]
 8008fa6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008fa8:	1c59      	adds	r1, r3, #1
 8008faa:	6379      	str	r1, [r7, #52]	; 0x34
 8008fac:	4413      	add	r3, r2
 8008fae:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8008fb0:	b2d2      	uxtb	r2, r2
 8008fb2:	701a      	strb	r2, [r3, #0]
  }

  AppData.BufferSize = i;
 8008fb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008fb6:	b2da      	uxtb	r2, r3
 8008fb8:	4b14      	ldr	r3, [pc, #80]	; (800900c <SendTxData+0x254>)
 8008fba:	705a      	strb	r2, [r3, #1]
#endif /* CAYENNE_LPP */

  if (LORAMAC_HANDLER_SUCCESS == LmHandlerSend(&AppData, LORAWAN_DEFAULT_CONFIRMED_MSG_STATE, &nextTxIn, false))
 8008fbc:	1d3a      	adds	r2, r7, #4
 8008fbe:	2300      	movs	r3, #0
 8008fc0:	2100      	movs	r1, #0
 8008fc2:	4812      	ldr	r0, [pc, #72]	; (800900c <SendTxData+0x254>)
 8008fc4:	f002 f866 	bl	800b094 <LmHandlerSend>
 8008fc8:	4603      	mov	r3, r0
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d106      	bne.n	8008fdc <SendTxData+0x224>
  {
    APP_LOG(TS_ON, VLEVEL_L, "SEND REQUEST\r\n");
 8008fce:	4b12      	ldr	r3, [pc, #72]	; (8009018 <SendTxData+0x260>)
 8008fd0:	2201      	movs	r2, #1
 8008fd2:	2100      	movs	r1, #0
 8008fd4:	2001      	movs	r0, #1
 8008fd6:	f011 f9d1 	bl	801a37c <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_ON, VLEVEL_L, "Next Tx in  : ~%d second(s)\r\n", (nextTxIn / 1000));
  }
  /* USER CODE BEGIN SendTxData_2 */

  /* USER CODE END SendTxData_2 */
}
 8008fda:	e00e      	b.n	8008ffa <SendTxData+0x242>
  else if (nextTxIn > 0)
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d00b      	beq.n	8008ffa <SendTxData+0x242>
    APP_LOG(TS_ON, VLEVEL_L, "Next Tx in  : ~%d second(s)\r\n", (nextTxIn / 1000));
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	4a0d      	ldr	r2, [pc, #52]	; (800901c <SendTxData+0x264>)
 8008fe6:	fba2 2303 	umull	r2, r3, r2, r3
 8008fea:	099b      	lsrs	r3, r3, #6
 8008fec:	9300      	str	r3, [sp, #0]
 8008fee:	4b0c      	ldr	r3, [pc, #48]	; (8009020 <SendTxData+0x268>)
 8008ff0:	2201      	movs	r2, #1
 8008ff2:	2100      	movs	r1, #0
 8008ff4:	2001      	movs	r0, #1
 8008ff6:	f011 f9c1 	bl	801a37c <UTIL_ADV_TRACE_COND_FSend>
}
 8008ffa:	bf00      	nop
 8008ffc:	373c      	adds	r7, #60	; 0x3c
 8008ffe:	46bd      	mov	sp, r7
 8009000:	bd90      	pop	{r4, r7, pc}
 8009002:	bf00      	nop
 8009004:	42c80000 	.word	0x42c80000
 8009008:	41200000 	.word	0x41200000
 800900c:	2000003c 	.word	0x2000003c
 8009010:	200002e6 	.word	0x200002e6
 8009014:	20000060 	.word	0x20000060
 8009018:	0801ab0c 	.word	0x0801ab0c
 800901c:	10624dd3 	.word	0x10624dd3
 8009020:	0801ab1c 	.word	0x0801ab1c

08009024 <OnTxTimerEvent>:

static void OnTxTimerEvent(void *context)
{
 8009024:	b580      	push	{r7, lr}
 8009026:	b082      	sub	sp, #8
 8009028:	af00      	add	r7, sp, #0
 800902a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxTimerEvent_1 */

  /* USER CODE END OnTxTimerEvent_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
 800902c:	2100      	movs	r1, #0
 800902e:	2002      	movs	r0, #2
 8009030:	f010 fe8e 	bl	8019d50 <UTIL_SEQ_SetTask>

  /*Wait for next tx slot*/
  UTIL_TIMER_Start(&TxTimer);
 8009034:	4803      	ldr	r0, [pc, #12]	; (8009044 <OnTxTimerEvent+0x20>)
 8009036:	f010 ff3f 	bl	8019eb8 <UTIL_TIMER_Start>
  /* USER CODE BEGIN OnTxTimerEvent_2 */

  /* USER CODE END OnTxTimerEvent_2 */
}
 800903a:	bf00      	nop
 800903c:	3708      	adds	r7, #8
 800903e:	46bd      	mov	sp, r7
 8009040:	bd80      	pop	{r7, pc}
 8009042:	bf00      	nop
 8009044:	200002e8 	.word	0x200002e8

08009048 <OnTxTimerLedEvent>:

static void OnTxTimerLedEvent(void *context)
{
 8009048:	b580      	push	{r7, lr}
 800904a:	b082      	sub	sp, #8
 800904c:	af00      	add	r7, sp, #0
 800904e:	6078      	str	r0, [r7, #4]

  /* USER CODE END OnTxTimerLedEvent_1 */
#if defined(USE_BSP_DRIVER)
  BSP_LED_Off(LED_GREEN) ;
#else
  SYS_LED_Off(SYS_LED_GREEN) ;
 8009050:	2001      	movs	r0, #1
 8009052:	f7f8 f911 	bl	8001278 <SYS_LED_Off>
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */
  /* USER CODE BEGIN OnTxTimerLedEvent_2 */

  /* USER CODE END OnTxTimerLedEvent_2 */
}
 8009056:	bf00      	nop
 8009058:	3708      	adds	r7, #8
 800905a:	46bd      	mov	sp, r7
 800905c:	bd80      	pop	{r7, pc}

0800905e <OnRxTimerLedEvent>:

static void OnRxTimerLedEvent(void *context)
{
 800905e:	b580      	push	{r7, lr}
 8009060:	b082      	sub	sp, #8
 8009062:	af00      	add	r7, sp, #0
 8009064:	6078      	str	r0, [r7, #4]

  /* USER CODE END OnRxTimerLedEvent_1 */
#if defined(USE_BSP_DRIVER)
  BSP_LED_Off(LED_BLUE) ;
#else
  SYS_LED_Off(SYS_LED_BLUE) ;
 8009066:	2002      	movs	r0, #2
 8009068:	f7f8 f906 	bl	8001278 <SYS_LED_Off>
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */
  /* USER CODE BEGIN OnRxTimerLedEvent_2 */

  /* USER CODE END OnRxTimerLedEvent_2 */
}
 800906c:	bf00      	nop
 800906e:	3708      	adds	r7, #8
 8009070:	46bd      	mov	sp, r7
 8009072:	bd80      	pop	{r7, pc}

08009074 <OnJoinTimerLedEvent>:

static void OnJoinTimerLedEvent(void *context)
{
 8009074:	b580      	push	{r7, lr}
 8009076:	b082      	sub	sp, #8
 8009078:	af00      	add	r7, sp, #0
 800907a:	6078      	str	r0, [r7, #4]

  /* USER CODE END OnJoinTimerLedEvent_1 */
#if defined(USE_BSP_DRIVER)
  BSP_LED_Toggle(LED_RED) ;
#else
  SYS_LED_Toggle(SYS_LED_RED) ;
 800907c:	2000      	movs	r0, #0
 800907e:	f7f8 f915 	bl	80012ac <SYS_LED_Toggle>
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */
  /* USER CODE BEGIN OnJoinTimerLedEvent_2 */

  /* USER CODE END OnJoinTimerLedEvent_2 */
}
 8009082:	bf00      	nop
 8009084:	3708      	adds	r7, #8
 8009086:	46bd      	mov	sp, r7
 8009088:	bd80      	pop	{r7, pc}
	...

0800908c <OnTxData>:

static void OnTxData(LmHandlerTxParams_t *params)
{
 800908c:	b580      	push	{r7, lr}
 800908e:	b086      	sub	sp, #24
 8009090:	af04      	add	r7, sp, #16
 8009092:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxData_1 */

  /* USER CODE END OnTxData_1 */
  if ((params != NULL) && (params->IsMcpsConfirm != 0))
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	2b00      	cmp	r3, #0
 8009098:	d044      	beq.n	8009124 <OnTxData+0x98>
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	781b      	ldrb	r3, [r3, #0]
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d040      	beq.n	8009124 <OnTxData+0x98>
  {
#if defined(USE_BSP_DRIVER)
    BSP_LED_On(LED_GREEN) ;
#elif defined(MX_BOARD_PSEUDODRIVER)
    SYS_LED_On(SYS_LED_GREEN) ;
 80090a2:	2001      	movs	r0, #1
 80090a4:	f7f8 f8ce 	bl	8001244 <SYS_LED_On>
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */
    UTIL_TIMER_Start(&TxLedTimer);
 80090a8:	4820      	ldr	r0, [pc, #128]	; (800912c <OnTxData+0xa0>)
 80090aa:	f010 ff05 	bl	8019eb8 <UTIL_TIMER_Start>

    APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### ========== MCPS-Confirm =============\r\n");
 80090ae:	4b20      	ldr	r3, [pc, #128]	; (8009130 <OnTxData+0xa4>)
 80090b0:	2200      	movs	r2, #0
 80090b2:	2100      	movs	r1, #0
 80090b4:	2002      	movs	r0, #2
 80090b6:	f011 f961 	bl	801a37c <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_OFF, VLEVEL_H, "###### U/L FRAME:%04d | PORT:%d | DR:%d | PWR:%d", params->UplinkCounter,
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	689b      	ldr	r3, [r3, #8]
 80090be:	687a      	ldr	r2, [r7, #4]
 80090c0:	7b12      	ldrb	r2, [r2, #12]
 80090c2:	4611      	mov	r1, r2
 80090c4:	687a      	ldr	r2, [r7, #4]
 80090c6:	f992 2004 	ldrsb.w	r2, [r2, #4]
 80090ca:	4610      	mov	r0, r2
 80090cc:	687a      	ldr	r2, [r7, #4]
 80090ce:	f992 2014 	ldrsb.w	r2, [r2, #20]
 80090d2:	9203      	str	r2, [sp, #12]
 80090d4:	9002      	str	r0, [sp, #8]
 80090d6:	9101      	str	r1, [sp, #4]
 80090d8:	9300      	str	r3, [sp, #0]
 80090da:	4b16      	ldr	r3, [pc, #88]	; (8009134 <OnTxData+0xa8>)
 80090dc:	2200      	movs	r2, #0
 80090de:	2100      	movs	r1, #0
 80090e0:	2003      	movs	r0, #3
 80090e2:	f011 f94b 	bl	801a37c <UTIL_ADV_TRACE_COND_FSend>
            params->AppData.Port, params->Datarate, params->TxPower);

    APP_LOG(TS_OFF, VLEVEL_H, " | MSG TYPE:");
 80090e6:	4b14      	ldr	r3, [pc, #80]	; (8009138 <OnTxData+0xac>)
 80090e8:	2200      	movs	r2, #0
 80090ea:	2100      	movs	r1, #0
 80090ec:	2003      	movs	r0, #3
 80090ee:	f011 f945 	bl	801a37c <UTIL_ADV_TRACE_COND_FSend>
    if (params->MsgType == LORAMAC_HANDLER_CONFIRMED_MSG)
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	789b      	ldrb	r3, [r3, #2]
 80090f6:	2b01      	cmp	r3, #1
 80090f8:	d10e      	bne.n	8009118 <OnTxData+0x8c>
    {
      APP_LOG(TS_OFF, VLEVEL_H, "CONFIRMED [%s]\r\n", (params->AckReceived != 0) ? "ACK" : "NACK");
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	78db      	ldrb	r3, [r3, #3]
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d001      	beq.n	8009106 <OnTxData+0x7a>
 8009102:	4b0e      	ldr	r3, [pc, #56]	; (800913c <OnTxData+0xb0>)
 8009104:	e000      	b.n	8009108 <OnTxData+0x7c>
 8009106:	4b0e      	ldr	r3, [pc, #56]	; (8009140 <OnTxData+0xb4>)
 8009108:	9300      	str	r3, [sp, #0]
 800910a:	4b0e      	ldr	r3, [pc, #56]	; (8009144 <OnTxData+0xb8>)
 800910c:	2200      	movs	r2, #0
 800910e:	2100      	movs	r1, #0
 8009110:	2003      	movs	r0, #3
 8009112:	f011 f933 	bl	801a37c <UTIL_ADV_TRACE_COND_FSend>
  }

  /* USER CODE BEGIN OnTxData_2 */

  /* USER CODE END OnTxData_2 */
}
 8009116:	e005      	b.n	8009124 <OnTxData+0x98>
      APP_LOG(TS_OFF, VLEVEL_H, "UNCONFIRMED\r\n");
 8009118:	4b0b      	ldr	r3, [pc, #44]	; (8009148 <OnTxData+0xbc>)
 800911a:	2200      	movs	r2, #0
 800911c:	2100      	movs	r1, #0
 800911e:	2003      	movs	r0, #3
 8009120:	f011 f92c 	bl	801a37c <UTIL_ADV_TRACE_COND_FSend>
}
 8009124:	bf00      	nop
 8009126:	3708      	adds	r7, #8
 8009128:	46bd      	mov	sp, r7
 800912a:	bd80      	pop	{r7, pc}
 800912c:	20000300 	.word	0x20000300
 8009130:	0801ab3c 	.word	0x0801ab3c
 8009134:	0801ab70 	.word	0x0801ab70
 8009138:	0801aba4 	.word	0x0801aba4
 800913c:	0801abb4 	.word	0x0801abb4
 8009140:	0801abb8 	.word	0x0801abb8
 8009144:	0801abc0 	.word	0x0801abc0
 8009148:	0801abd4 	.word	0x0801abd4

0800914c <OnJoinRequest>:

static void OnJoinRequest(LmHandlerJoinParams_t *joinParams)
{
 800914c:	b580      	push	{r7, lr}
 800914e:	b082      	sub	sp, #8
 8009150:	af00      	add	r7, sp, #0
 8009152:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnJoinRequest_1 */

  /* USER CODE END OnJoinRequest_1 */
  if (joinParams != NULL)
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	2b00      	cmp	r3, #0
 8009158:	d028      	beq.n	80091ac <OnJoinRequest+0x60>
  {
    if (joinParams->Status == LORAMAC_HANDLER_SUCCESS)
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8009160:	2b00      	cmp	r3, #0
 8009162:	d11d      	bne.n	80091a0 <OnJoinRequest+0x54>
    {
      UTIL_TIMER_Stop(&JoinLedTimer);
 8009164:	4813      	ldr	r0, [pc, #76]	; (80091b4 <OnJoinRequest+0x68>)
 8009166:	f010 ff13 	bl	8019f90 <UTIL_TIMER_Stop>

#if defined(USE_BSP_DRIVER)
      BSP_LED_Off(LED_RED) ;
#elif defined(MX_BOARD_PSEUDODRIVER)
      SYS_LED_Off(SYS_LED_RED) ;
 800916a:	2000      	movs	r0, #0
 800916c:	f7f8 f884 	bl	8001278 <SYS_LED_Off>
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */

      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOINED = ");
 8009170:	4b11      	ldr	r3, [pc, #68]	; (80091b8 <OnJoinRequest+0x6c>)
 8009172:	2200      	movs	r2, #0
 8009174:	2100      	movs	r1, #0
 8009176:	2002      	movs	r0, #2
 8009178:	f011 f900 	bl	801a37c <UTIL_ADV_TRACE_COND_FSend>
      if (joinParams->Mode == ACTIVATION_TYPE_ABP)
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	789b      	ldrb	r3, [r3, #2]
 8009180:	2b01      	cmp	r3, #1
 8009182:	d106      	bne.n	8009192 <OnJoinRequest+0x46>
      {
        APP_LOG(TS_OFF, VLEVEL_M, "ABP ======================\r\n");
 8009184:	4b0d      	ldr	r3, [pc, #52]	; (80091bc <OnJoinRequest+0x70>)
 8009186:	2200      	movs	r2, #0
 8009188:	2100      	movs	r1, #0
 800918a:	2002      	movs	r0, #2
 800918c:	f011 f8f6 	bl	801a37c <UTIL_ADV_TRACE_COND_FSend>
  }

  /* USER CODE BEGIN OnJoinRequest_2 */

  /* USER CODE END OnJoinRequest_2 */
}
 8009190:	e00c      	b.n	80091ac <OnJoinRequest+0x60>
        APP_LOG(TS_OFF, VLEVEL_M, "OTAA =====================\r\n");
 8009192:	4b0b      	ldr	r3, [pc, #44]	; (80091c0 <OnJoinRequest+0x74>)
 8009194:	2200      	movs	r2, #0
 8009196:	2100      	movs	r1, #0
 8009198:	2002      	movs	r0, #2
 800919a:	f011 f8ef 	bl	801a37c <UTIL_ADV_TRACE_COND_FSend>
}
 800919e:	e005      	b.n	80091ac <OnJoinRequest+0x60>
      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOIN FAILED\r\n");
 80091a0:	4b08      	ldr	r3, [pc, #32]	; (80091c4 <OnJoinRequest+0x78>)
 80091a2:	2200      	movs	r2, #0
 80091a4:	2100      	movs	r1, #0
 80091a6:	2002      	movs	r0, #2
 80091a8:	f011 f8e8 	bl	801a37c <UTIL_ADV_TRACE_COND_FSend>
}
 80091ac:	bf00      	nop
 80091ae:	3708      	adds	r7, #8
 80091b0:	46bd      	mov	sp, r7
 80091b2:	bd80      	pop	{r7, pc}
 80091b4:	20000330 	.word	0x20000330
 80091b8:	0801abe4 	.word	0x0801abe4
 80091bc:	0801abfc 	.word	0x0801abfc
 80091c0:	0801ac1c 	.word	0x0801ac1c
 80091c4:	0801ac3c 	.word	0x0801ac3c

080091c8 <OnMacProcessNotify>:

static void OnMacProcessNotify(void)
{
 80091c8:	b580      	push	{r7, lr}
 80091ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnMacProcessNotify_1 */

  /* USER CODE END OnMacProcessNotify_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LmHandlerProcess), CFG_SEQ_Prio_0);
 80091cc:	2100      	movs	r1, #0
 80091ce:	2001      	movs	r0, #1
 80091d0:	f010 fdbe 	bl	8019d50 <UTIL_SEQ_SetTask>
  /* USER CODE BEGIN OnMacProcessNotify_2 */

  /* USER CODE END OnMacProcessNotify_2 */
}
 80091d4:	bf00      	nop
 80091d6:	bd80      	pop	{r7, pc}

080091d8 <LoraInfo_Init>:

/* USER CODE END EV */

/* Exported functions --------------------------------------------------------*/
void LoraInfo_Init(void)
{
 80091d8:	b580      	push	{r7, lr}
 80091da:	af00      	add	r7, sp, #0
  loraInfo.ActivationMode = 0;
 80091dc:	4b15      	ldr	r3, [pc, #84]	; (8009234 <LoraInfo_Init+0x5c>)
 80091de:	2200      	movs	r2, #0
 80091e0:	601a      	str	r2, [r3, #0]
  loraInfo.Region = 0;
 80091e2:	4b14      	ldr	r3, [pc, #80]	; (8009234 <LoraInfo_Init+0x5c>)
 80091e4:	2200      	movs	r2, #0
 80091e6:	605a      	str	r2, [r3, #4]
  loraInfo.ClassB = 0;
 80091e8:	4b12      	ldr	r3, [pc, #72]	; (8009234 <LoraInfo_Init+0x5c>)
 80091ea:	2200      	movs	r2, #0
 80091ec:	609a      	str	r2, [r3, #8]
  loraInfo.Kms = 0;
 80091ee:	4b11      	ldr	r3, [pc, #68]	; (8009234 <LoraInfo_Init+0x5c>)
 80091f0:	2200      	movs	r2, #0
 80091f2:	60da      	str	r2, [r3, #12]
#endif /* REGION_CN779 */
#ifdef  REGION_EU433
  loraInfo.Region |= (1 << LORAMAC_REGION_EU433) ;
#endif /* REGION_EU433 */
#ifdef  REGION_EU868
  loraInfo.Region |= (1 << LORAMAC_REGION_EU868) ;
 80091f4:	4b0f      	ldr	r3, [pc, #60]	; (8009234 <LoraInfo_Init+0x5c>)
 80091f6:	685b      	ldr	r3, [r3, #4]
 80091f8:	f043 0320 	orr.w	r3, r3, #32
 80091fc:	4a0d      	ldr	r2, [pc, #52]	; (8009234 <LoraInfo_Init+0x5c>)
 80091fe:	6053      	str	r3, [r2, #4]
#endif /* REGION_KR920 */
#ifdef  REGION_IN865
  loraInfo.Region |= (1 << LORAMAC_REGION_IN865) ;
#endif /* REGION_IN865 */
#ifdef  REGION_US915
  loraInfo.Region |= (1 << LORAMAC_REGION_US915) ;
 8009200:	4b0c      	ldr	r3, [pc, #48]	; (8009234 <LoraInfo_Init+0x5c>)
 8009202:	685b      	ldr	r3, [r3, #4]
 8009204:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009208:	4a0a      	ldr	r2, [pc, #40]	; (8009234 <LoraInfo_Init+0x5c>)
 800920a:	6053      	str	r3, [r2, #4]
#endif /* REGION_US915 */
#ifdef  REGION_RU864
  loraInfo.Region |= (1 << LORAMAC_REGION_RU864) ;
#endif /* REGION_RU864 */

  if (loraInfo.Region == 0)
 800920c:	4b09      	ldr	r3, [pc, #36]	; (8009234 <LoraInfo_Init+0x5c>)
 800920e:	685b      	ldr	r3, [r3, #4]
 8009210:	2b00      	cmp	r3, #0
 8009212:	d106      	bne.n	8009222 <LoraInfo_Init+0x4a>
  {
    APP_PRINTF("error: At least one region shall be defined in the MW: check lorawan_conf.h \r\n");
 8009214:	4b08      	ldr	r3, [pc, #32]	; (8009238 <LoraInfo_Init+0x60>)
 8009216:	2200      	movs	r2, #0
 8009218:	2100      	movs	r1, #0
 800921a:	2000      	movs	r0, #0
 800921c:	f011 f8ae 	bl	801a37c <UTIL_ADV_TRACE_COND_FSend>
    while (1) {} /* At least one region shall be defined */
 8009220:	e7fe      	b.n	8009220 <LoraInfo_Init+0x48>
#elif !defined (LORAMAC_CLASSB_ENABLED)
#error LORAMAC_CLASSB_ENABLED not defined ( shall be <0 or 1> )
#endif /* LORAMAC_CLASSB_ENABLED */

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  loraInfo.Kms = 0;
 8009222:	4b04      	ldr	r3, [pc, #16]	; (8009234 <LoraInfo_Init+0x5c>)
 8009224:	2200      	movs	r2, #0
 8009226:	60da      	str	r2, [r3, #12]
  loraInfo.ActivationMode = 3;
 8009228:	4b02      	ldr	r3, [pc, #8]	; (8009234 <LoraInfo_Init+0x5c>)
 800922a:	2203      	movs	r2, #3
 800922c:	601a      	str	r2, [r3, #0]
  loraInfo.ActivationMode = ACTIVATION_BY_PERSONALISATION + (OVER_THE_AIR_ACTIVATION << 1);
#endif /* LORAWAN_KMS */
  /* USER CODE BEGIN LoraInfo_Init_2 */

  /* USER CODE END LoraInfo_Init_2 */
}
 800922e:	bf00      	nop
 8009230:	bd80      	pop	{r7, pc}
 8009232:	bf00      	nop
 8009234:	20000348 	.word	0x20000348
 8009238:	0801ac94 	.word	0x0801ac94

0800923c <LoraInfo_GetPtr>:

LoraInfo_t *LoraInfo_GetPtr(void)
{
 800923c:	b480      	push	{r7}
 800923e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LoraInfo_GetPtr */

  /* USER CODE END LoraInfo_GetPtr */
  return &loraInfo;
 8009240:	4b02      	ldr	r3, [pc, #8]	; (800924c <LoraInfo_GetPtr+0x10>)
}
 8009242:	4618      	mov	r0, r3
 8009244:	46bd      	mov	sp, r7
 8009246:	bc80      	pop	{r7}
 8009248:	4770      	bx	lr
 800924a:	bf00      	nop
 800924c:	20000348 	.word	0x20000348

08009250 <LL_AHB2_GRP1_EnableClock>:
{
 8009250:	b480      	push	{r7}
 8009252:	b085      	sub	sp, #20
 8009254:	af00      	add	r7, sp, #0
 8009256:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8009258:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800925c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800925e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	4313      	orrs	r3, r2
 8009266:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8009268:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800926c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	4013      	ands	r3, r2
 8009272:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8009274:	68fb      	ldr	r3, [r7, #12]
}
 8009276:	bf00      	nop
 8009278:	3714      	adds	r7, #20
 800927a:	46bd      	mov	sp, r7
 800927c:	bc80      	pop	{r7}
 800927e:	4770      	bx	lr

08009280 <RBI_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t RBI_Init(void)
{
 8009280:	b580      	push	{r7, lr}
 8009282:	b086      	sub	sp, #24
 8009284:	af00      	add	r7, sp, #0
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_Init();
#elif defined(MX_NUCLEO_WL55JC1)
  /* should be calling BSP_RADIO_Init() but not supported by MX*/

  GPIO_InitTypeDef  gpio_init_structure = {0};
 8009286:	1d3b      	adds	r3, r7, #4
 8009288:	2200      	movs	r2, #0
 800928a:	601a      	str	r2, [r3, #0]
 800928c:	605a      	str	r2, [r3, #4]
 800928e:	609a      	str	r2, [r3, #8]
 8009290:	60da      	str	r2, [r3, #12]
 8009292:	611a      	str	r2, [r3, #16]

  /* Enable the Radio Switch Clock */
  RF_SW_CTRL3_GPIO_CLK_ENABLE();
 8009294:	2004      	movs	r0, #4
 8009296:	f7ff ffdb 	bl	8009250 <LL_AHB2_GRP1_EnableClock>

  /* Configure the Radio Switch pin */
  gpio_init_structure.Pin   = RF_SW_CTRL1_PIN;
 800929a:	2310      	movs	r3, #16
 800929c:	607b      	str	r3, [r7, #4]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 800929e:	2301      	movs	r3, #1
 80092a0:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 80092a2:	2300      	movs	r3, #0
 80092a4:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80092a6:	2303      	movs	r3, #3
 80092a8:	613b      	str	r3, [r7, #16]

  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_PORT, &gpio_init_structure);
 80092aa:	1d3b      	adds	r3, r7, #4
 80092ac:	4619      	mov	r1, r3
 80092ae:	4812      	ldr	r0, [pc, #72]	; (80092f8 <RBI_Init+0x78>)
 80092b0:	f7fb f804 	bl	80042bc <HAL_GPIO_Init>

  gpio_init_structure.Pin = RF_SW_CTRL2_PIN;
 80092b4:	2320      	movs	r3, #32
 80092b6:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_PORT, &gpio_init_structure);
 80092b8:	1d3b      	adds	r3, r7, #4
 80092ba:	4619      	mov	r1, r3
 80092bc:	480e      	ldr	r0, [pc, #56]	; (80092f8 <RBI_Init+0x78>)
 80092be:	f7fa fffd 	bl	80042bc <HAL_GPIO_Init>

  gpio_init_structure.Pin = RF_SW_CTRL3_PIN;
 80092c2:	2308      	movs	r3, #8
 80092c4:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL3_GPIO_PORT, &gpio_init_structure);
 80092c6:	1d3b      	adds	r3, r7, #4
 80092c8:	4619      	mov	r1, r3
 80092ca:	480b      	ldr	r0, [pc, #44]	; (80092f8 <RBI_Init+0x78>)
 80092cc:	f7fa fff6 	bl	80042bc <HAL_GPIO_Init>

  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 80092d0:	2200      	movs	r2, #0
 80092d2:	2120      	movs	r1, #32
 80092d4:	4808      	ldr	r0, [pc, #32]	; (80092f8 <RBI_Init+0x78>)
 80092d6:	f7fb fa1b 	bl	8004710 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 80092da:	2200      	movs	r2, #0
 80092dc:	2110      	movs	r1, #16
 80092de:	4806      	ldr	r0, [pc, #24]	; (80092f8 <RBI_Init+0x78>)
 80092e0:	f7fb fa16 	bl	8004710 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET);
 80092e4:	2200      	movs	r2, #0
 80092e6:	2108      	movs	r1, #8
 80092e8:	4803      	ldr	r0, [pc, #12]	; (80092f8 <RBI_Init+0x78>)
 80092ea:	f7fb fa11 	bl	8004710 <HAL_GPIO_WritePin>

  return 0;
 80092ee:	2300      	movs	r3, #0
  /* USER CODE END RBI_Init_2 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1  */
  /* USER CODE BEGIN RBI_Init_3 */

  /* USER CODE END RBI_Init_3 */
}
 80092f0:	4618      	mov	r0, r3
 80092f2:	3718      	adds	r7, #24
 80092f4:	46bd      	mov	sp, r7
 80092f6:	bd80      	pop	{r7, pc}
 80092f8:	48000800 	.word	0x48000800

080092fc <RBI_ConfigRFSwitch>:

  /* USER CODE END RBI_DeInit_3 */
}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 80092fc:	b580      	push	{r7, lr}
 80092fe:	b082      	sub	sp, #8
 8009300:	af00      	add	r7, sp, #0
 8009302:	4603      	mov	r3, r0
 8009304:	71fb      	strb	r3, [r7, #7]
  /* code generated by MX does not support BSP */
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_ConfigRFSwitch((BSP_RADIO_Switch_TypeDef) Config);
#elif defined(MX_NUCLEO_WL55JC1)
  switch (Config)
 8009306:	79fb      	ldrb	r3, [r7, #7]
 8009308:	2b03      	cmp	r3, #3
 800930a:	d84b      	bhi.n	80093a4 <RBI_ConfigRFSwitch+0xa8>
 800930c:	a201      	add	r2, pc, #4	; (adr r2, 8009314 <RBI_ConfigRFSwitch+0x18>)
 800930e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009312:	bf00      	nop
 8009314:	08009325 	.word	0x08009325
 8009318:	08009345 	.word	0x08009345
 800931c:	08009365 	.word	0x08009365
 8009320:	08009385 	.word	0x08009385
  {
    case RBI_SWITCH_OFF:
    {
      /* Turn off switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET);
 8009324:	2200      	movs	r2, #0
 8009326:	2108      	movs	r1, #8
 8009328:	4821      	ldr	r0, [pc, #132]	; (80093b0 <RBI_ConfigRFSwitch+0xb4>)
 800932a:	f7fb f9f1 	bl	8004710 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 800932e:	2200      	movs	r2, #0
 8009330:	2110      	movs	r1, #16
 8009332:	481f      	ldr	r0, [pc, #124]	; (80093b0 <RBI_ConfigRFSwitch+0xb4>)
 8009334:	f7fb f9ec 	bl	8004710 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 8009338:	2200      	movs	r2, #0
 800933a:	2120      	movs	r1, #32
 800933c:	481c      	ldr	r0, [pc, #112]	; (80093b0 <RBI_ConfigRFSwitch+0xb4>)
 800933e:	f7fb f9e7 	bl	8004710 <HAL_GPIO_WritePin>
      break;
 8009342:	e030      	b.n	80093a6 <RBI_ConfigRFSwitch+0xaa>
    }
    case RBI_SWITCH_RX:
    {
      /*Turns On in Rx Mode the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 8009344:	2201      	movs	r2, #1
 8009346:	2108      	movs	r1, #8
 8009348:	4819      	ldr	r0, [pc, #100]	; (80093b0 <RBI_ConfigRFSwitch+0xb4>)
 800934a:	f7fb f9e1 	bl	8004710 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET);
 800934e:	2201      	movs	r2, #1
 8009350:	2110      	movs	r1, #16
 8009352:	4817      	ldr	r0, [pc, #92]	; (80093b0 <RBI_ConfigRFSwitch+0xb4>)
 8009354:	f7fb f9dc 	bl	8004710 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 8009358:	2200      	movs	r2, #0
 800935a:	2120      	movs	r1, #32
 800935c:	4814      	ldr	r0, [pc, #80]	; (80093b0 <RBI_ConfigRFSwitch+0xb4>)
 800935e:	f7fb f9d7 	bl	8004710 <HAL_GPIO_WritePin>
      break;
 8009362:	e020      	b.n	80093a6 <RBI_ConfigRFSwitch+0xaa>
    }
    case RBI_SWITCH_RFO_LP:
    {
      /*Turns On in Tx Low Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 8009364:	2201      	movs	r2, #1
 8009366:	2108      	movs	r1, #8
 8009368:	4811      	ldr	r0, [pc, #68]	; (80093b0 <RBI_ConfigRFSwitch+0xb4>)
 800936a:	f7fb f9d1 	bl	8004710 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET);
 800936e:	2201      	movs	r2, #1
 8009370:	2110      	movs	r1, #16
 8009372:	480f      	ldr	r0, [pc, #60]	; (80093b0 <RBI_ConfigRFSwitch+0xb4>)
 8009374:	f7fb f9cc 	bl	8004710 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET);
 8009378:	2201      	movs	r2, #1
 800937a:	2120      	movs	r1, #32
 800937c:	480c      	ldr	r0, [pc, #48]	; (80093b0 <RBI_ConfigRFSwitch+0xb4>)
 800937e:	f7fb f9c7 	bl	8004710 <HAL_GPIO_WritePin>
      break;
 8009382:	e010      	b.n	80093a6 <RBI_ConfigRFSwitch+0xaa>
    }
    case RBI_SWITCH_RFO_HP:
    {
      /*Turns On in Tx High Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 8009384:	2201      	movs	r2, #1
 8009386:	2108      	movs	r1, #8
 8009388:	4809      	ldr	r0, [pc, #36]	; (80093b0 <RBI_ConfigRFSwitch+0xb4>)
 800938a:	f7fb f9c1 	bl	8004710 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 800938e:	2200      	movs	r2, #0
 8009390:	2110      	movs	r1, #16
 8009392:	4807      	ldr	r0, [pc, #28]	; (80093b0 <RBI_ConfigRFSwitch+0xb4>)
 8009394:	f7fb f9bc 	bl	8004710 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET);
 8009398:	2201      	movs	r2, #1
 800939a:	2120      	movs	r1, #32
 800939c:	4804      	ldr	r0, [pc, #16]	; (80093b0 <RBI_ConfigRFSwitch+0xb4>)
 800939e:	f7fb f9b7 	bl	8004710 <HAL_GPIO_WritePin>
      break;
 80093a2:	e000      	b.n	80093a6 <RBI_ConfigRFSwitch+0xaa>
    }
    default:
      break;
 80093a4:	bf00      	nop
  }

  return 0;
 80093a6:	2300      	movs	r3, #0
  /* USER CODE END RBI_ConfigRFSwitch_2 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_ConfigRFSwitch_3 */

  /* USER CODE END RBI_ConfigRFSwitch_3 */
}
 80093a8:	4618      	mov	r0, r3
 80093aa:	3708      	adds	r7, #8
 80093ac:	46bd      	mov	sp, r7
 80093ae:	bd80      	pop	{r7, pc}
 80093b0:	48000800 	.word	0x48000800

080093b4 <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 80093b4:	b480      	push	{r7}
 80093b6:	af00      	add	r7, sp, #0
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_GetTxConfig();

#elif defined(MX_NUCLEO_WL55JC1)
  return RBI_CONF_RFO;
 80093b8:	2300      	movs	r3, #0
  /* USER CODE END RBI_GetTxConfig_2 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_GetTxConfig_3 */

  /* USER CODE END RBI_GetTxConfig_3 */
}
 80093ba:	4618      	mov	r0, r3
 80093bc:	46bd      	mov	sp, r7
 80093be:	bc80      	pop	{r7}
 80093c0:	4770      	bx	lr

080093c2 <RBI_GetWakeUpTime>:

int32_t RBI_GetWakeUpTime(void)
{
 80093c2:	b480      	push	{r7}
 80093c4:	af00      	add	r7, sp, #0
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return  BSP_RADIO_GetWakeUpTime();

#elif defined(MX_NUCLEO_WL55JC1)
  return RF_WAKEUP_TIME;
 80093c6:	230a      	movs	r3, #10
  /* USER CODE END RBI_GetWakeUpTime_2 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_GetWakeUpTime_3 */

  /* USER CODE END RBI_GetWakeUpTime_3 */
}
 80093c8:	4618      	mov	r0, r3
 80093ca:	46bd      	mov	sp, r7
 80093cc:	bc80      	pop	{r7}
 80093ce:	4770      	bx	lr

080093d0 <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 80093d0:	b480      	push	{r7}
 80093d2:	af00      	add	r7, sp, #0
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_IsTCXO();

#elif defined(MX_NUCLEO_WL55JC1)
  return IS_TCXO_SUPPORTED;
 80093d4:	2301      	movs	r3, #1
  /* USER CODE END RBI_IsTCXO_2 */
#endif  /* USE_BSP_DRIVER   || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_IsTCXO_3 */

  /* USER CODE END RBI_IsTCXO_3 */
}
 80093d6:	4618      	mov	r0, r3
 80093d8:	46bd      	mov	sp, r7
 80093da:	bc80      	pop	{r7}
 80093dc:	4770      	bx	lr

080093de <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 80093de:	b480      	push	{r7}
 80093e0:	af00      	add	r7, sp, #0
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_IsDCDC();

#elif defined(MX_NUCLEO_WL55JC1)
  return IS_DCDC_SUPPORTED;
 80093e2:	2301      	movs	r3, #1
  /* USER CODE END RBI_IsDCDC_2 */
#endif  /* USE_BSP_DRIVER   || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_IsDCDC_3 */

  /* USER CODE END RBI_IsDCDC_3 */
}
 80093e4:	4618      	mov	r0, r3
 80093e6:	46bd      	mov	sp, r7
 80093e8:	bc80      	pop	{r7}
 80093ea:	4770      	bx	lr

080093ec <AES_CMAC_Init>:
            ( r )[i] = ( r )[i] ^ ( v )[i]; \
        }                                   \
    } while( 0 )

void AES_CMAC_Init( AES_CMAC_CTX* ctx )
{
 80093ec:	b580      	push	{r7, lr}
 80093ee:	b082      	sub	sp, #8
 80093f0:	af00      	add	r7, sp, #0
 80093f2:	6078      	str	r0, [r7, #4]
    memset1( ctx->X, 0, sizeof ctx->X );
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	33f1      	adds	r3, #241	; 0xf1
 80093f8:	2210      	movs	r2, #16
 80093fa:	2100      	movs	r1, #0
 80093fc:	4618      	mov	r0, r3
 80093fe:	f00d f977 	bl	80166f0 <memset1>
    ctx->M_n = 0;
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	2200      	movs	r2, #0
 8009406:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
    memset1( ctx->rijndael.ksch, '\0', 240 );
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	22f0      	movs	r2, #240	; 0xf0
 800940e:	2100      	movs	r1, #0
 8009410:	4618      	mov	r0, r3
 8009412:	f00d f96d 	bl	80166f0 <memset1>
}
 8009416:	bf00      	nop
 8009418:	3708      	adds	r7, #8
 800941a:	46bd      	mov	sp, r7
 800941c:	bd80      	pop	{r7, pc}

0800941e <AES_CMAC_SetKey>:

void AES_CMAC_SetKey( AES_CMAC_CTX* ctx, const uint8_t key[AES_CMAC_KEY_LENGTH] )
{
 800941e:	b580      	push	{r7, lr}
 8009420:	b082      	sub	sp, #8
 8009422:	af00      	add	r7, sp, #0
 8009424:	6078      	str	r0, [r7, #4]
 8009426:	6039      	str	r1, [r7, #0]
    lorawan_aes_set_key( key, AES_CMAC_KEY_LENGTH, &ctx->rijndael );
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	461a      	mov	r2, r3
 800942c:	2110      	movs	r1, #16
 800942e:	6838      	ldr	r0, [r7, #0]
 8009430:	f000 fe60 	bl	800a0f4 <lorawan_aes_set_key>
}
 8009434:	bf00      	nop
 8009436:	3708      	adds	r7, #8
 8009438:	46bd      	mov	sp, r7
 800943a:	bd80      	pop	{r7, pc}

0800943c <AES_CMAC_Update>:

void AES_CMAC_Update( AES_CMAC_CTX* ctx, const uint8_t* data, uint32_t len )
{
 800943c:	b580      	push	{r7, lr}
 800943e:	b08c      	sub	sp, #48	; 0x30
 8009440:	af00      	add	r7, sp, #0
 8009442:	60f8      	str	r0, [r7, #12]
 8009444:	60b9      	str	r1, [r7, #8]
 8009446:	607a      	str	r2, [r7, #4]
    uint32_t mlen;
    uint8_t  in[16];

    if( ctx->M_n > 0 )
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800944e:	2b00      	cmp	r3, #0
 8009450:	f000 80a1 	beq.w	8009596 <AES_CMAC_Update+0x15a>
    {
        mlen = MIN( 16 - ctx->M_n, len );
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800945a:	f1c3 0310 	rsb	r3, r3, #16
 800945e:	687a      	ldr	r2, [r7, #4]
 8009460:	4293      	cmp	r3, r2
 8009462:	bf28      	it	cs
 8009464:	4613      	movcs	r3, r2
 8009466:	627b      	str	r3, [r7, #36]	; 0x24
        memcpy1( ctx->M_last + ctx->M_n, data, mlen );
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	f203 1201 	addw	r2, r3, #257	; 0x101
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8009474:	4413      	add	r3, r2
 8009476:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009478:	b292      	uxth	r2, r2
 800947a:	68b9      	ldr	r1, [r7, #8]
 800947c:	4618      	mov	r0, r3
 800947e:	f00d f8fe 	bl	801667e <memcpy1>
        ctx->M_n += mlen;
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	f8d3 2114 	ldr.w	r2, [r3, #276]	; 0x114
 8009488:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800948a:	441a      	add	r2, r3
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
        if( ctx->M_n < 16 || len == mlen )
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8009498:	2b0f      	cmp	r3, #15
 800949a:	f240 808d 	bls.w	80095b8 <AES_CMAC_Update+0x17c>
 800949e:	687a      	ldr	r2, [r7, #4]
 80094a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094a2:	429a      	cmp	r2, r3
 80094a4:	f000 8088 	beq.w	80095b8 <AES_CMAC_Update+0x17c>
            return;
        XOR( ctx->M_last, ctx->X );
 80094a8:	2300      	movs	r3, #0
 80094aa:	62fb      	str	r3, [r7, #44]	; 0x2c
 80094ac:	e015      	b.n	80094da <AES_CMAC_Update+0x9e>
 80094ae:	68fa      	ldr	r2, [r7, #12]
 80094b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80094b2:	4413      	add	r3, r2
 80094b4:	33f1      	adds	r3, #241	; 0xf1
 80094b6:	781a      	ldrb	r2, [r3, #0]
 80094b8:	68f9      	ldr	r1, [r7, #12]
 80094ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80094bc:	440b      	add	r3, r1
 80094be:	f203 1301 	addw	r3, r3, #257	; 0x101
 80094c2:	781b      	ldrb	r3, [r3, #0]
 80094c4:	4053      	eors	r3, r2
 80094c6:	b2d9      	uxtb	r1, r3
 80094c8:	68fa      	ldr	r2, [r7, #12]
 80094ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80094cc:	4413      	add	r3, r2
 80094ce:	33f1      	adds	r3, #241	; 0xf1
 80094d0:	460a      	mov	r2, r1
 80094d2:	701a      	strb	r2, [r3, #0]
 80094d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80094d6:	3301      	adds	r3, #1
 80094d8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80094da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80094dc:	2b0f      	cmp	r3, #15
 80094de:	dde6      	ble.n	80094ae <AES_CMAC_Update+0x72>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	f103 01f1 	add.w	r1, r3, #241	; 0xf1
 80094e6:	f107 0314 	add.w	r3, r7, #20
 80094ea:	2210      	movs	r2, #16
 80094ec:	4618      	mov	r0, r3
 80094ee:	f00d f8c6 	bl	801667e <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 80094f2:	68fa      	ldr	r2, [r7, #12]
 80094f4:	f107 0114 	add.w	r1, r7, #20
 80094f8:	f107 0314 	add.w	r3, r7, #20
 80094fc:	4618      	mov	r0, r3
 80094fe:	f000 fec7 	bl	800a290 <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	33f1      	adds	r3, #241	; 0xf1
 8009506:	f107 0114 	add.w	r1, r7, #20
 800950a:	2210      	movs	r2, #16
 800950c:	4618      	mov	r0, r3
 800950e:	f00d f8b6 	bl	801667e <memcpy1>

        data += mlen;
 8009512:	68ba      	ldr	r2, [r7, #8]
 8009514:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009516:	4413      	add	r3, r2
 8009518:	60bb      	str	r3, [r7, #8]
        len -= mlen;
 800951a:	687a      	ldr	r2, [r7, #4]
 800951c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800951e:	1ad3      	subs	r3, r2, r3
 8009520:	607b      	str	r3, [r7, #4]
    }
    while( len > 16 )
 8009522:	e038      	b.n	8009596 <AES_CMAC_Update+0x15a>
    { /* not last block */

        XOR( data, ctx->X );
 8009524:	2300      	movs	r3, #0
 8009526:	62bb      	str	r3, [r7, #40]	; 0x28
 8009528:	e013      	b.n	8009552 <AES_CMAC_Update+0x116>
 800952a:	68fa      	ldr	r2, [r7, #12]
 800952c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800952e:	4413      	add	r3, r2
 8009530:	33f1      	adds	r3, #241	; 0xf1
 8009532:	781a      	ldrb	r2, [r3, #0]
 8009534:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009536:	68b9      	ldr	r1, [r7, #8]
 8009538:	440b      	add	r3, r1
 800953a:	781b      	ldrb	r3, [r3, #0]
 800953c:	4053      	eors	r3, r2
 800953e:	b2d9      	uxtb	r1, r3
 8009540:	68fa      	ldr	r2, [r7, #12]
 8009542:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009544:	4413      	add	r3, r2
 8009546:	33f1      	adds	r3, #241	; 0xf1
 8009548:	460a      	mov	r2, r1
 800954a:	701a      	strb	r2, [r3, #0]
 800954c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800954e:	3301      	adds	r3, #1
 8009550:	62bb      	str	r3, [r7, #40]	; 0x28
 8009552:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009554:	2b0f      	cmp	r3, #15
 8009556:	dde8      	ble.n	800952a <AES_CMAC_Update+0xee>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	f103 01f1 	add.w	r1, r3, #241	; 0xf1
 800955e:	f107 0314 	add.w	r3, r7, #20
 8009562:	2210      	movs	r2, #16
 8009564:	4618      	mov	r0, r3
 8009566:	f00d f88a 	bl	801667e <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 800956a:	68fa      	ldr	r2, [r7, #12]
 800956c:	f107 0114 	add.w	r1, r7, #20
 8009570:	f107 0314 	add.w	r3, r7, #20
 8009574:	4618      	mov	r0, r3
 8009576:	f000 fe8b 	bl	800a290 <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	33f1      	adds	r3, #241	; 0xf1
 800957e:	f107 0114 	add.w	r1, r7, #20
 8009582:	2210      	movs	r2, #16
 8009584:	4618      	mov	r0, r3
 8009586:	f00d f87a 	bl	801667e <memcpy1>

        data += 16;
 800958a:	68bb      	ldr	r3, [r7, #8]
 800958c:	3310      	adds	r3, #16
 800958e:	60bb      	str	r3, [r7, #8]
        len -= 16;
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	3b10      	subs	r3, #16
 8009594:	607b      	str	r3, [r7, #4]
    while( len > 16 )
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	2b10      	cmp	r3, #16
 800959a:	d8c3      	bhi.n	8009524 <AES_CMAC_Update+0xe8>
    }
    /* potential last block, save it */
    memcpy1( ctx->M_last, data, len );
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	f203 1301 	addw	r3, r3, #257	; 0x101
 80095a2:	687a      	ldr	r2, [r7, #4]
 80095a4:	b292      	uxth	r2, r2
 80095a6:	68b9      	ldr	r1, [r7, #8]
 80095a8:	4618      	mov	r0, r3
 80095aa:	f00d f868 	bl	801667e <memcpy1>
    ctx->M_n = len;
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	687a      	ldr	r2, [r7, #4]
 80095b2:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
 80095b6:	e000      	b.n	80095ba <AES_CMAC_Update+0x17e>
            return;
 80095b8:	bf00      	nop
}
 80095ba:	3730      	adds	r7, #48	; 0x30
 80095bc:	46bd      	mov	sp, r7
 80095be:	bd80      	pop	{r7, pc}

080095c0 <AES_CMAC_Final>:

void AES_CMAC_Final( uint8_t digest[AES_CMAC_DIGEST_LENGTH], AES_CMAC_CTX* ctx )
{
 80095c0:	b580      	push	{r7, lr}
 80095c2:	b092      	sub	sp, #72	; 0x48
 80095c4:	af00      	add	r7, sp, #0
 80095c6:	6078      	str	r0, [r7, #4]
 80095c8:	6039      	str	r1, [r7, #0]
    uint8_t K[16];
    uint8_t in[16];
    /* generate subkey K1 */
    memset1( K, '\0', 16 );
 80095ca:	f107 031c 	add.w	r3, r7, #28
 80095ce:	2210      	movs	r2, #16
 80095d0:	2100      	movs	r1, #0
 80095d2:	4618      	mov	r0, r3
 80095d4:	f00d f88c 	bl	80166f0 <memset1>

    lorawan_aes_encrypt( K, K, &ctx->rijndael );
 80095d8:	683a      	ldr	r2, [r7, #0]
 80095da:	f107 011c 	add.w	r1, r7, #28
 80095de:	f107 031c 	add.w	r3, r7, #28
 80095e2:	4618      	mov	r0, r3
 80095e4:	f000 fe54 	bl	800a290 <lorawan_aes_encrypt>

    if( K[0] & 0x80 )
 80095e8:	7f3b      	ldrb	r3, [r7, #28]
 80095ea:	b25b      	sxtb	r3, r3
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	da31      	bge.n	8009654 <AES_CMAC_Final+0x94>
    {
        LSHIFT( K, K );
 80095f0:	2300      	movs	r3, #0
 80095f2:	647b      	str	r3, [r7, #68]	; 0x44
 80095f4:	e01c      	b.n	8009630 <AES_CMAC_Final+0x70>
 80095f6:	f107 021c 	add.w	r2, r7, #28
 80095fa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80095fc:	4413      	add	r3, r2
 80095fe:	781b      	ldrb	r3, [r3, #0]
 8009600:	005b      	lsls	r3, r3, #1
 8009602:	b25a      	sxtb	r2, r3
 8009604:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009606:	3301      	adds	r3, #1
 8009608:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800960c:	440b      	add	r3, r1
 800960e:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8009612:	09db      	lsrs	r3, r3, #7
 8009614:	b2db      	uxtb	r3, r3
 8009616:	b25b      	sxtb	r3, r3
 8009618:	4313      	orrs	r3, r2
 800961a:	b25b      	sxtb	r3, r3
 800961c:	b2d9      	uxtb	r1, r3
 800961e:	f107 021c 	add.w	r2, r7, #28
 8009622:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009624:	4413      	add	r3, r2
 8009626:	460a      	mov	r2, r1
 8009628:	701a      	strb	r2, [r3, #0]
 800962a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800962c:	3301      	adds	r3, #1
 800962e:	647b      	str	r3, [r7, #68]	; 0x44
 8009630:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009632:	2b0e      	cmp	r3, #14
 8009634:	dddf      	ble.n	80095f6 <AES_CMAC_Final+0x36>
 8009636:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800963a:	005b      	lsls	r3, r3, #1
 800963c:	b2db      	uxtb	r3, r3
 800963e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        K[15] ^= 0x87;
 8009642:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009646:	f083 0378 	eor.w	r3, r3, #120	; 0x78
 800964a:	43db      	mvns	r3, r3
 800964c:	b2db      	uxtb	r3, r3
 800964e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009652:	e028      	b.n	80096a6 <AES_CMAC_Final+0xe6>
    }
    else
        LSHIFT( K, K );
 8009654:	2300      	movs	r3, #0
 8009656:	643b      	str	r3, [r7, #64]	; 0x40
 8009658:	e01c      	b.n	8009694 <AES_CMAC_Final+0xd4>
 800965a:	f107 021c 	add.w	r2, r7, #28
 800965e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009660:	4413      	add	r3, r2
 8009662:	781b      	ldrb	r3, [r3, #0]
 8009664:	005b      	lsls	r3, r3, #1
 8009666:	b25a      	sxtb	r2, r3
 8009668:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800966a:	3301      	adds	r3, #1
 800966c:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8009670:	440b      	add	r3, r1
 8009672:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8009676:	09db      	lsrs	r3, r3, #7
 8009678:	b2db      	uxtb	r3, r3
 800967a:	b25b      	sxtb	r3, r3
 800967c:	4313      	orrs	r3, r2
 800967e:	b25b      	sxtb	r3, r3
 8009680:	b2d9      	uxtb	r1, r3
 8009682:	f107 021c 	add.w	r2, r7, #28
 8009686:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009688:	4413      	add	r3, r2
 800968a:	460a      	mov	r2, r1
 800968c:	701a      	strb	r2, [r3, #0]
 800968e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009690:	3301      	adds	r3, #1
 8009692:	643b      	str	r3, [r7, #64]	; 0x40
 8009694:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009696:	2b0e      	cmp	r3, #14
 8009698:	dddf      	ble.n	800965a <AES_CMAC_Final+0x9a>
 800969a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800969e:	005b      	lsls	r3, r3, #1
 80096a0:	b2db      	uxtb	r3, r3
 80096a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

    if( ctx->M_n == 16 )
 80096a6:	683b      	ldr	r3, [r7, #0]
 80096a8:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80096ac:	2b10      	cmp	r3, #16
 80096ae:	d11d      	bne.n	80096ec <AES_CMAC_Final+0x12c>
    {
        /* last block was a complete block */
        XOR( K, ctx->M_last );
 80096b0:	2300      	movs	r3, #0
 80096b2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80096b4:	e016      	b.n	80096e4 <AES_CMAC_Final+0x124>
 80096b6:	683a      	ldr	r2, [r7, #0]
 80096b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80096ba:	4413      	add	r3, r2
 80096bc:	f203 1301 	addw	r3, r3, #257	; 0x101
 80096c0:	781a      	ldrb	r2, [r3, #0]
 80096c2:	f107 011c 	add.w	r1, r7, #28
 80096c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80096c8:	440b      	add	r3, r1
 80096ca:	781b      	ldrb	r3, [r3, #0]
 80096cc:	4053      	eors	r3, r2
 80096ce:	b2d9      	uxtb	r1, r3
 80096d0:	683a      	ldr	r2, [r7, #0]
 80096d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80096d4:	4413      	add	r3, r2
 80096d6:	f203 1301 	addw	r3, r3, #257	; 0x101
 80096da:	460a      	mov	r2, r1
 80096dc:	701a      	strb	r2, [r3, #0]
 80096de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80096e0:	3301      	adds	r3, #1
 80096e2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80096e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80096e6:	2b0f      	cmp	r3, #15
 80096e8:	dde5      	ble.n	80096b6 <AES_CMAC_Final+0xf6>
 80096ea:	e098      	b.n	800981e <AES_CMAC_Final+0x25e>
    }
    else
    {
        /* generate subkey K2 */
        if( K[0] & 0x80 )
 80096ec:	7f3b      	ldrb	r3, [r7, #28]
 80096ee:	b25b      	sxtb	r3, r3
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	da31      	bge.n	8009758 <AES_CMAC_Final+0x198>
        {
            LSHIFT( K, K );
 80096f4:	2300      	movs	r3, #0
 80096f6:	63bb      	str	r3, [r7, #56]	; 0x38
 80096f8:	e01c      	b.n	8009734 <AES_CMAC_Final+0x174>
 80096fa:	f107 021c 	add.w	r2, r7, #28
 80096fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009700:	4413      	add	r3, r2
 8009702:	781b      	ldrb	r3, [r3, #0]
 8009704:	005b      	lsls	r3, r3, #1
 8009706:	b25a      	sxtb	r2, r3
 8009708:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800970a:	3301      	adds	r3, #1
 800970c:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8009710:	440b      	add	r3, r1
 8009712:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8009716:	09db      	lsrs	r3, r3, #7
 8009718:	b2db      	uxtb	r3, r3
 800971a:	b25b      	sxtb	r3, r3
 800971c:	4313      	orrs	r3, r2
 800971e:	b25b      	sxtb	r3, r3
 8009720:	b2d9      	uxtb	r1, r3
 8009722:	f107 021c 	add.w	r2, r7, #28
 8009726:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009728:	4413      	add	r3, r2
 800972a:	460a      	mov	r2, r1
 800972c:	701a      	strb	r2, [r3, #0]
 800972e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009730:	3301      	adds	r3, #1
 8009732:	63bb      	str	r3, [r7, #56]	; 0x38
 8009734:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009736:	2b0e      	cmp	r3, #14
 8009738:	dddf      	ble.n	80096fa <AES_CMAC_Final+0x13a>
 800973a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800973e:	005b      	lsls	r3, r3, #1
 8009740:	b2db      	uxtb	r3, r3
 8009742:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
            K[15] ^= 0x87;
 8009746:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800974a:	f083 0378 	eor.w	r3, r3, #120	; 0x78
 800974e:	43db      	mvns	r3, r3
 8009750:	b2db      	uxtb	r3, r3
 8009752:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009756:	e028      	b.n	80097aa <AES_CMAC_Final+0x1ea>
        }
        else
            LSHIFT( K, K );
 8009758:	2300      	movs	r3, #0
 800975a:	637b      	str	r3, [r7, #52]	; 0x34
 800975c:	e01c      	b.n	8009798 <AES_CMAC_Final+0x1d8>
 800975e:	f107 021c 	add.w	r2, r7, #28
 8009762:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009764:	4413      	add	r3, r2
 8009766:	781b      	ldrb	r3, [r3, #0]
 8009768:	005b      	lsls	r3, r3, #1
 800976a:	b25a      	sxtb	r2, r3
 800976c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800976e:	3301      	adds	r3, #1
 8009770:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8009774:	440b      	add	r3, r1
 8009776:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800977a:	09db      	lsrs	r3, r3, #7
 800977c:	b2db      	uxtb	r3, r3
 800977e:	b25b      	sxtb	r3, r3
 8009780:	4313      	orrs	r3, r2
 8009782:	b25b      	sxtb	r3, r3
 8009784:	b2d9      	uxtb	r1, r3
 8009786:	f107 021c 	add.w	r2, r7, #28
 800978a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800978c:	4413      	add	r3, r2
 800978e:	460a      	mov	r2, r1
 8009790:	701a      	strb	r2, [r3, #0]
 8009792:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009794:	3301      	adds	r3, #1
 8009796:	637b      	str	r3, [r7, #52]	; 0x34
 8009798:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800979a:	2b0e      	cmp	r3, #14
 800979c:	dddf      	ble.n	800975e <AES_CMAC_Final+0x19e>
 800979e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80097a2:	005b      	lsls	r3, r3, #1
 80097a4:	b2db      	uxtb	r3, r3
 80097a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

        /* padding(M_last) */
        ctx->M_last[ctx->M_n] = 0x80;
 80097aa:	683b      	ldr	r3, [r7, #0]
 80097ac:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80097b0:	683a      	ldr	r2, [r7, #0]
 80097b2:	4413      	add	r3, r2
 80097b4:	2280      	movs	r2, #128	; 0x80
 80097b6:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
        while( ++ctx->M_n < 16 )
 80097ba:	e007      	b.n	80097cc <AES_CMAC_Final+0x20c>
            ctx->M_last[ctx->M_n] = 0;
 80097bc:	683b      	ldr	r3, [r7, #0]
 80097be:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80097c2:	683a      	ldr	r2, [r7, #0]
 80097c4:	4413      	add	r3, r2
 80097c6:	2200      	movs	r2, #0
 80097c8:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
        while( ++ctx->M_n < 16 )
 80097cc:	683b      	ldr	r3, [r7, #0]
 80097ce:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80097d2:	1c5a      	adds	r2, r3, #1
 80097d4:	683b      	ldr	r3, [r7, #0]
 80097d6:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
 80097da:	683b      	ldr	r3, [r7, #0]
 80097dc:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80097e0:	2b0f      	cmp	r3, #15
 80097e2:	d9eb      	bls.n	80097bc <AES_CMAC_Final+0x1fc>

        XOR( K, ctx->M_last );
 80097e4:	2300      	movs	r3, #0
 80097e6:	633b      	str	r3, [r7, #48]	; 0x30
 80097e8:	e016      	b.n	8009818 <AES_CMAC_Final+0x258>
 80097ea:	683a      	ldr	r2, [r7, #0]
 80097ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097ee:	4413      	add	r3, r2
 80097f0:	f203 1301 	addw	r3, r3, #257	; 0x101
 80097f4:	781a      	ldrb	r2, [r3, #0]
 80097f6:	f107 011c 	add.w	r1, r7, #28
 80097fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097fc:	440b      	add	r3, r1
 80097fe:	781b      	ldrb	r3, [r3, #0]
 8009800:	4053      	eors	r3, r2
 8009802:	b2d9      	uxtb	r1, r3
 8009804:	683a      	ldr	r2, [r7, #0]
 8009806:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009808:	4413      	add	r3, r2
 800980a:	f203 1301 	addw	r3, r3, #257	; 0x101
 800980e:	460a      	mov	r2, r1
 8009810:	701a      	strb	r2, [r3, #0]
 8009812:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009814:	3301      	adds	r3, #1
 8009816:	633b      	str	r3, [r7, #48]	; 0x30
 8009818:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800981a:	2b0f      	cmp	r3, #15
 800981c:	dde5      	ble.n	80097ea <AES_CMAC_Final+0x22a>
    }
    XOR( ctx->M_last, ctx->X );
 800981e:	2300      	movs	r3, #0
 8009820:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009822:	e015      	b.n	8009850 <AES_CMAC_Final+0x290>
 8009824:	683a      	ldr	r2, [r7, #0]
 8009826:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009828:	4413      	add	r3, r2
 800982a:	33f1      	adds	r3, #241	; 0xf1
 800982c:	781a      	ldrb	r2, [r3, #0]
 800982e:	6839      	ldr	r1, [r7, #0]
 8009830:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009832:	440b      	add	r3, r1
 8009834:	f203 1301 	addw	r3, r3, #257	; 0x101
 8009838:	781b      	ldrb	r3, [r3, #0]
 800983a:	4053      	eors	r3, r2
 800983c:	b2d9      	uxtb	r1, r3
 800983e:	683a      	ldr	r2, [r7, #0]
 8009840:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009842:	4413      	add	r3, r2
 8009844:	33f1      	adds	r3, #241	; 0xf1
 8009846:	460a      	mov	r2, r1
 8009848:	701a      	strb	r2, [r3, #0]
 800984a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800984c:	3301      	adds	r3, #1
 800984e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009850:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009852:	2b0f      	cmp	r3, #15
 8009854:	dde6      	ble.n	8009824 <AES_CMAC_Final+0x264>

    memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 8009856:	683b      	ldr	r3, [r7, #0]
 8009858:	f103 01f1 	add.w	r1, r3, #241	; 0xf1
 800985c:	f107 030c 	add.w	r3, r7, #12
 8009860:	2210      	movs	r2, #16
 8009862:	4618      	mov	r0, r3
 8009864:	f00c ff0b 	bl	801667e <memcpy1>
    lorawan_aes_encrypt( in, digest, &ctx->rijndael );
 8009868:	683a      	ldr	r2, [r7, #0]
 800986a:	f107 030c 	add.w	r3, r7, #12
 800986e:	6879      	ldr	r1, [r7, #4]
 8009870:	4618      	mov	r0, r3
 8009872:	f000 fd0d 	bl	800a290 <lorawan_aes_encrypt>
    memset1( K, 0, sizeof K );
 8009876:	f107 031c 	add.w	r3, r7, #28
 800987a:	2210      	movs	r2, #16
 800987c:	2100      	movs	r1, #0
 800987e:	4618      	mov	r0, r3
 8009880:	f00c ff36 	bl	80166f0 <memset1>
}
 8009884:	bf00      	nop
 8009886:	3748      	adds	r7, #72	; 0x48
 8009888:	46bd      	mov	sp, r7
 800988a:	bd80      	pop	{r7, pc}

0800988c <copy_block>:
#  define block_copy_nn(d, s, l)    copy_block_nn(d, s, l)
#  define block_copy(d, s)          copy_block(d, s)
#endif

static void copy_block( void *d, const void *s )
{
 800988c:	b480      	push	{r7}
 800988e:	b083      	sub	sp, #12
 8009890:	af00      	add	r7, sp, #0
 8009892:	6078      	str	r0, [r7, #4]
 8009894:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0];
 8009896:	683b      	ldr	r3, [r7, #0]
 8009898:	781a      	ldrb	r2, [r3, #0]
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1];
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	3301      	adds	r3, #1
 80098a2:	683a      	ldr	r2, [r7, #0]
 80098a4:	7852      	ldrb	r2, [r2, #1]
 80098a6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2];
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	3302      	adds	r3, #2
 80098ac:	683a      	ldr	r2, [r7, #0]
 80098ae:	7892      	ldrb	r2, [r2, #2]
 80098b0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3];
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	3303      	adds	r3, #3
 80098b6:	683a      	ldr	r2, [r7, #0]
 80098b8:	78d2      	ldrb	r2, [r2, #3]
 80098ba:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4];
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	3304      	adds	r3, #4
 80098c0:	683a      	ldr	r2, [r7, #0]
 80098c2:	7912      	ldrb	r2, [r2, #4]
 80098c4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5];
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	3305      	adds	r3, #5
 80098ca:	683a      	ldr	r2, [r7, #0]
 80098cc:	7952      	ldrb	r2, [r2, #5]
 80098ce:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6];
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	3306      	adds	r3, #6
 80098d4:	683a      	ldr	r2, [r7, #0]
 80098d6:	7992      	ldrb	r2, [r2, #6]
 80098d8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7];
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	3307      	adds	r3, #7
 80098de:	683a      	ldr	r2, [r7, #0]
 80098e0:	79d2      	ldrb	r2, [r2, #7]
 80098e2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8];
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	3308      	adds	r3, #8
 80098e8:	683a      	ldr	r2, [r7, #0]
 80098ea:	7a12      	ldrb	r2, [r2, #8]
 80098ec:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9];
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	3309      	adds	r3, #9
 80098f2:	683a      	ldr	r2, [r7, #0]
 80098f4:	7a52      	ldrb	r2, [r2, #9]
 80098f6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10];
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	330a      	adds	r3, #10
 80098fc:	683a      	ldr	r2, [r7, #0]
 80098fe:	7a92      	ldrb	r2, [r2, #10]
 8009900:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11];
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	330b      	adds	r3, #11
 8009906:	683a      	ldr	r2, [r7, #0]
 8009908:	7ad2      	ldrb	r2, [r2, #11]
 800990a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12];
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	330c      	adds	r3, #12
 8009910:	683a      	ldr	r2, [r7, #0]
 8009912:	7b12      	ldrb	r2, [r2, #12]
 8009914:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13];
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	330d      	adds	r3, #13
 800991a:	683a      	ldr	r2, [r7, #0]
 800991c:	7b52      	ldrb	r2, [r2, #13]
 800991e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14];
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	330e      	adds	r3, #14
 8009924:	683a      	ldr	r2, [r7, #0]
 8009926:	7b92      	ldrb	r2, [r2, #14]
 8009928:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15];
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	330f      	adds	r3, #15
 800992e:	683a      	ldr	r2, [r7, #0]
 8009930:	7bd2      	ldrb	r2, [r2, #15]
 8009932:	701a      	strb	r2, [r3, #0]
#endif
}
 8009934:	bf00      	nop
 8009936:	370c      	adds	r7, #12
 8009938:	46bd      	mov	sp, r7
 800993a:	bc80      	pop	{r7}
 800993c:	4770      	bx	lr

0800993e <copy_block_nn>:

static void copy_block_nn( uint8_t * d, const uint8_t *s, uint8_t nn )
{
 800993e:	b480      	push	{r7}
 8009940:	b085      	sub	sp, #20
 8009942:	af00      	add	r7, sp, #0
 8009944:	60f8      	str	r0, [r7, #12]
 8009946:	60b9      	str	r1, [r7, #8]
 8009948:	4613      	mov	r3, r2
 800994a:	71fb      	strb	r3, [r7, #7]
    while( nn-- )
 800994c:	e007      	b.n	800995e <copy_block_nn+0x20>
        //*((uint8_t*)d)++ = *((uint8_t*)s)++;
        *d++ = *s++;
 800994e:	68ba      	ldr	r2, [r7, #8]
 8009950:	1c53      	adds	r3, r2, #1
 8009952:	60bb      	str	r3, [r7, #8]
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	1c59      	adds	r1, r3, #1
 8009958:	60f9      	str	r1, [r7, #12]
 800995a:	7812      	ldrb	r2, [r2, #0]
 800995c:	701a      	strb	r2, [r3, #0]
    while( nn-- )
 800995e:	79fb      	ldrb	r3, [r7, #7]
 8009960:	1e5a      	subs	r2, r3, #1
 8009962:	71fa      	strb	r2, [r7, #7]
 8009964:	2b00      	cmp	r3, #0
 8009966:	d1f2      	bne.n	800994e <copy_block_nn+0x10>
}
 8009968:	bf00      	nop
 800996a:	3714      	adds	r7, #20
 800996c:	46bd      	mov	sp, r7
 800996e:	bc80      	pop	{r7}
 8009970:	4770      	bx	lr

08009972 <xor_block>:

static void xor_block( void *d, const void *s )
{
 8009972:	b480      	push	{r7}
 8009974:	b083      	sub	sp, #12
 8009976:	af00      	add	r7, sp, #0
 8009978:	6078      	str	r0, [r7, #4]
 800997a:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] ^= ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] ^= ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] ^= ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] ^= ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] ^= ((uint8_t*)s)[ 0];
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	781a      	ldrb	r2, [r3, #0]
 8009980:	683b      	ldr	r3, [r7, #0]
 8009982:	781b      	ldrb	r3, [r3, #0]
 8009984:	4053      	eors	r3, r2
 8009986:	b2da      	uxtb	r2, r3
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] ^= ((uint8_t*)s)[ 1];
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	3301      	adds	r3, #1
 8009990:	7819      	ldrb	r1, [r3, #0]
 8009992:	683b      	ldr	r3, [r7, #0]
 8009994:	3301      	adds	r3, #1
 8009996:	781a      	ldrb	r2, [r3, #0]
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	3301      	adds	r3, #1
 800999c:	404a      	eors	r2, r1
 800999e:	b2d2      	uxtb	r2, r2
 80099a0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] ^= ((uint8_t*)s)[ 2];
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	3302      	adds	r3, #2
 80099a6:	7819      	ldrb	r1, [r3, #0]
 80099a8:	683b      	ldr	r3, [r7, #0]
 80099aa:	3302      	adds	r3, #2
 80099ac:	781a      	ldrb	r2, [r3, #0]
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	3302      	adds	r3, #2
 80099b2:	404a      	eors	r2, r1
 80099b4:	b2d2      	uxtb	r2, r2
 80099b6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] ^= ((uint8_t*)s)[ 3];
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	3303      	adds	r3, #3
 80099bc:	7819      	ldrb	r1, [r3, #0]
 80099be:	683b      	ldr	r3, [r7, #0]
 80099c0:	3303      	adds	r3, #3
 80099c2:	781a      	ldrb	r2, [r3, #0]
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	3303      	adds	r3, #3
 80099c8:	404a      	eors	r2, r1
 80099ca:	b2d2      	uxtb	r2, r2
 80099cc:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] ^= ((uint8_t*)s)[ 4];
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	3304      	adds	r3, #4
 80099d2:	7819      	ldrb	r1, [r3, #0]
 80099d4:	683b      	ldr	r3, [r7, #0]
 80099d6:	3304      	adds	r3, #4
 80099d8:	781a      	ldrb	r2, [r3, #0]
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	3304      	adds	r3, #4
 80099de:	404a      	eors	r2, r1
 80099e0:	b2d2      	uxtb	r2, r2
 80099e2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] ^= ((uint8_t*)s)[ 5];
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	3305      	adds	r3, #5
 80099e8:	7819      	ldrb	r1, [r3, #0]
 80099ea:	683b      	ldr	r3, [r7, #0]
 80099ec:	3305      	adds	r3, #5
 80099ee:	781a      	ldrb	r2, [r3, #0]
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	3305      	adds	r3, #5
 80099f4:	404a      	eors	r2, r1
 80099f6:	b2d2      	uxtb	r2, r2
 80099f8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] ^= ((uint8_t*)s)[ 6];
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	3306      	adds	r3, #6
 80099fe:	7819      	ldrb	r1, [r3, #0]
 8009a00:	683b      	ldr	r3, [r7, #0]
 8009a02:	3306      	adds	r3, #6
 8009a04:	781a      	ldrb	r2, [r3, #0]
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	3306      	adds	r3, #6
 8009a0a:	404a      	eors	r2, r1
 8009a0c:	b2d2      	uxtb	r2, r2
 8009a0e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] ^= ((uint8_t*)s)[ 7];
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	3307      	adds	r3, #7
 8009a14:	7819      	ldrb	r1, [r3, #0]
 8009a16:	683b      	ldr	r3, [r7, #0]
 8009a18:	3307      	adds	r3, #7
 8009a1a:	781a      	ldrb	r2, [r3, #0]
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	3307      	adds	r3, #7
 8009a20:	404a      	eors	r2, r1
 8009a22:	b2d2      	uxtb	r2, r2
 8009a24:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] ^= ((uint8_t*)s)[ 8];
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	3308      	adds	r3, #8
 8009a2a:	7819      	ldrb	r1, [r3, #0]
 8009a2c:	683b      	ldr	r3, [r7, #0]
 8009a2e:	3308      	adds	r3, #8
 8009a30:	781a      	ldrb	r2, [r3, #0]
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	3308      	adds	r3, #8
 8009a36:	404a      	eors	r2, r1
 8009a38:	b2d2      	uxtb	r2, r2
 8009a3a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] ^= ((uint8_t*)s)[ 9];
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	3309      	adds	r3, #9
 8009a40:	7819      	ldrb	r1, [r3, #0]
 8009a42:	683b      	ldr	r3, [r7, #0]
 8009a44:	3309      	adds	r3, #9
 8009a46:	781a      	ldrb	r2, [r3, #0]
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	3309      	adds	r3, #9
 8009a4c:	404a      	eors	r2, r1
 8009a4e:	b2d2      	uxtb	r2, r2
 8009a50:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] ^= ((uint8_t*)s)[10];
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	330a      	adds	r3, #10
 8009a56:	7819      	ldrb	r1, [r3, #0]
 8009a58:	683b      	ldr	r3, [r7, #0]
 8009a5a:	330a      	adds	r3, #10
 8009a5c:	781a      	ldrb	r2, [r3, #0]
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	330a      	adds	r3, #10
 8009a62:	404a      	eors	r2, r1
 8009a64:	b2d2      	uxtb	r2, r2
 8009a66:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] ^= ((uint8_t*)s)[11];
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	330b      	adds	r3, #11
 8009a6c:	7819      	ldrb	r1, [r3, #0]
 8009a6e:	683b      	ldr	r3, [r7, #0]
 8009a70:	330b      	adds	r3, #11
 8009a72:	781a      	ldrb	r2, [r3, #0]
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	330b      	adds	r3, #11
 8009a78:	404a      	eors	r2, r1
 8009a7a:	b2d2      	uxtb	r2, r2
 8009a7c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] ^= ((uint8_t*)s)[12];
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	330c      	adds	r3, #12
 8009a82:	7819      	ldrb	r1, [r3, #0]
 8009a84:	683b      	ldr	r3, [r7, #0]
 8009a86:	330c      	adds	r3, #12
 8009a88:	781a      	ldrb	r2, [r3, #0]
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	330c      	adds	r3, #12
 8009a8e:	404a      	eors	r2, r1
 8009a90:	b2d2      	uxtb	r2, r2
 8009a92:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] ^= ((uint8_t*)s)[13];
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	330d      	adds	r3, #13
 8009a98:	7819      	ldrb	r1, [r3, #0]
 8009a9a:	683b      	ldr	r3, [r7, #0]
 8009a9c:	330d      	adds	r3, #13
 8009a9e:	781a      	ldrb	r2, [r3, #0]
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	330d      	adds	r3, #13
 8009aa4:	404a      	eors	r2, r1
 8009aa6:	b2d2      	uxtb	r2, r2
 8009aa8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] ^= ((uint8_t*)s)[14];
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	330e      	adds	r3, #14
 8009aae:	7819      	ldrb	r1, [r3, #0]
 8009ab0:	683b      	ldr	r3, [r7, #0]
 8009ab2:	330e      	adds	r3, #14
 8009ab4:	781a      	ldrb	r2, [r3, #0]
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	330e      	adds	r3, #14
 8009aba:	404a      	eors	r2, r1
 8009abc:	b2d2      	uxtb	r2, r2
 8009abe:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] ^= ((uint8_t*)s)[15];
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	330f      	adds	r3, #15
 8009ac4:	7819      	ldrb	r1, [r3, #0]
 8009ac6:	683b      	ldr	r3, [r7, #0]
 8009ac8:	330f      	adds	r3, #15
 8009aca:	781a      	ldrb	r2, [r3, #0]
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	330f      	adds	r3, #15
 8009ad0:	404a      	eors	r2, r1
 8009ad2:	b2d2      	uxtb	r2, r2
 8009ad4:	701a      	strb	r2, [r3, #0]
#endif
}
 8009ad6:	bf00      	nop
 8009ad8:	370c      	adds	r7, #12
 8009ada:	46bd      	mov	sp, r7
 8009adc:	bc80      	pop	{r7}
 8009ade:	4770      	bx	lr

08009ae0 <copy_and_key>:

static void copy_and_key( void *d, const void *s, const void *k )
{
 8009ae0:	b480      	push	{r7}
 8009ae2:	b085      	sub	sp, #20
 8009ae4:	af00      	add	r7, sp, #0
 8009ae6:	60f8      	str	r0, [r7, #12]
 8009ae8:	60b9      	str	r1, [r7, #8]
 8009aea:	607a      	str	r2, [r7, #4]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0] ^ ((uint32_t*)k)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1] ^ ((uint32_t*)k)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2] ^ ((uint32_t*)k)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3] ^ ((uint32_t*)k)[ 3];
#elif 1
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0] ^ ((uint8_t*)k)[ 0];
 8009aec:	68bb      	ldr	r3, [r7, #8]
 8009aee:	781a      	ldrb	r2, [r3, #0]
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	781b      	ldrb	r3, [r3, #0]
 8009af4:	4053      	eors	r3, r2
 8009af6:	b2da      	uxtb	r2, r3
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1] ^ ((uint8_t*)k)[ 1];
 8009afc:	68bb      	ldr	r3, [r7, #8]
 8009afe:	3301      	adds	r3, #1
 8009b00:	7819      	ldrb	r1, [r3, #0]
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	3301      	adds	r3, #1
 8009b06:	781a      	ldrb	r2, [r3, #0]
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	3301      	adds	r3, #1
 8009b0c:	404a      	eors	r2, r1
 8009b0e:	b2d2      	uxtb	r2, r2
 8009b10:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2] ^ ((uint8_t*)k)[ 2];
 8009b12:	68bb      	ldr	r3, [r7, #8]
 8009b14:	3302      	adds	r3, #2
 8009b16:	7819      	ldrb	r1, [r3, #0]
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	3302      	adds	r3, #2
 8009b1c:	781a      	ldrb	r2, [r3, #0]
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	3302      	adds	r3, #2
 8009b22:	404a      	eors	r2, r1
 8009b24:	b2d2      	uxtb	r2, r2
 8009b26:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3] ^ ((uint8_t*)k)[ 3];
 8009b28:	68bb      	ldr	r3, [r7, #8]
 8009b2a:	3303      	adds	r3, #3
 8009b2c:	7819      	ldrb	r1, [r3, #0]
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	3303      	adds	r3, #3
 8009b32:	781a      	ldrb	r2, [r3, #0]
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	3303      	adds	r3, #3
 8009b38:	404a      	eors	r2, r1
 8009b3a:	b2d2      	uxtb	r2, r2
 8009b3c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4] ^ ((uint8_t*)k)[ 4];
 8009b3e:	68bb      	ldr	r3, [r7, #8]
 8009b40:	3304      	adds	r3, #4
 8009b42:	7819      	ldrb	r1, [r3, #0]
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	3304      	adds	r3, #4
 8009b48:	781a      	ldrb	r2, [r3, #0]
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	3304      	adds	r3, #4
 8009b4e:	404a      	eors	r2, r1
 8009b50:	b2d2      	uxtb	r2, r2
 8009b52:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5] ^ ((uint8_t*)k)[ 5];
 8009b54:	68bb      	ldr	r3, [r7, #8]
 8009b56:	3305      	adds	r3, #5
 8009b58:	7819      	ldrb	r1, [r3, #0]
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	3305      	adds	r3, #5
 8009b5e:	781a      	ldrb	r2, [r3, #0]
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	3305      	adds	r3, #5
 8009b64:	404a      	eors	r2, r1
 8009b66:	b2d2      	uxtb	r2, r2
 8009b68:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6] ^ ((uint8_t*)k)[ 6];
 8009b6a:	68bb      	ldr	r3, [r7, #8]
 8009b6c:	3306      	adds	r3, #6
 8009b6e:	7819      	ldrb	r1, [r3, #0]
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	3306      	adds	r3, #6
 8009b74:	781a      	ldrb	r2, [r3, #0]
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	3306      	adds	r3, #6
 8009b7a:	404a      	eors	r2, r1
 8009b7c:	b2d2      	uxtb	r2, r2
 8009b7e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7] ^ ((uint8_t*)k)[ 7];
 8009b80:	68bb      	ldr	r3, [r7, #8]
 8009b82:	3307      	adds	r3, #7
 8009b84:	7819      	ldrb	r1, [r3, #0]
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	3307      	adds	r3, #7
 8009b8a:	781a      	ldrb	r2, [r3, #0]
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	3307      	adds	r3, #7
 8009b90:	404a      	eors	r2, r1
 8009b92:	b2d2      	uxtb	r2, r2
 8009b94:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8] ^ ((uint8_t*)k)[ 8];
 8009b96:	68bb      	ldr	r3, [r7, #8]
 8009b98:	3308      	adds	r3, #8
 8009b9a:	7819      	ldrb	r1, [r3, #0]
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	3308      	adds	r3, #8
 8009ba0:	781a      	ldrb	r2, [r3, #0]
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	3308      	adds	r3, #8
 8009ba6:	404a      	eors	r2, r1
 8009ba8:	b2d2      	uxtb	r2, r2
 8009baa:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9] ^ ((uint8_t*)k)[ 9];
 8009bac:	68bb      	ldr	r3, [r7, #8]
 8009bae:	3309      	adds	r3, #9
 8009bb0:	7819      	ldrb	r1, [r3, #0]
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	3309      	adds	r3, #9
 8009bb6:	781a      	ldrb	r2, [r3, #0]
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	3309      	adds	r3, #9
 8009bbc:	404a      	eors	r2, r1
 8009bbe:	b2d2      	uxtb	r2, r2
 8009bc0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10] ^ ((uint8_t*)k)[10];
 8009bc2:	68bb      	ldr	r3, [r7, #8]
 8009bc4:	330a      	adds	r3, #10
 8009bc6:	7819      	ldrb	r1, [r3, #0]
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	330a      	adds	r3, #10
 8009bcc:	781a      	ldrb	r2, [r3, #0]
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	330a      	adds	r3, #10
 8009bd2:	404a      	eors	r2, r1
 8009bd4:	b2d2      	uxtb	r2, r2
 8009bd6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11] ^ ((uint8_t*)k)[11];
 8009bd8:	68bb      	ldr	r3, [r7, #8]
 8009bda:	330b      	adds	r3, #11
 8009bdc:	7819      	ldrb	r1, [r3, #0]
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	330b      	adds	r3, #11
 8009be2:	781a      	ldrb	r2, [r3, #0]
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	330b      	adds	r3, #11
 8009be8:	404a      	eors	r2, r1
 8009bea:	b2d2      	uxtb	r2, r2
 8009bec:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12] ^ ((uint8_t*)k)[12];
 8009bee:	68bb      	ldr	r3, [r7, #8]
 8009bf0:	330c      	adds	r3, #12
 8009bf2:	7819      	ldrb	r1, [r3, #0]
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	330c      	adds	r3, #12
 8009bf8:	781a      	ldrb	r2, [r3, #0]
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	330c      	adds	r3, #12
 8009bfe:	404a      	eors	r2, r1
 8009c00:	b2d2      	uxtb	r2, r2
 8009c02:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13] ^ ((uint8_t*)k)[13];
 8009c04:	68bb      	ldr	r3, [r7, #8]
 8009c06:	330d      	adds	r3, #13
 8009c08:	7819      	ldrb	r1, [r3, #0]
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	330d      	adds	r3, #13
 8009c0e:	781a      	ldrb	r2, [r3, #0]
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	330d      	adds	r3, #13
 8009c14:	404a      	eors	r2, r1
 8009c16:	b2d2      	uxtb	r2, r2
 8009c18:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14] ^ ((uint8_t*)k)[14];
 8009c1a:	68bb      	ldr	r3, [r7, #8]
 8009c1c:	330e      	adds	r3, #14
 8009c1e:	7819      	ldrb	r1, [r3, #0]
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	330e      	adds	r3, #14
 8009c24:	781a      	ldrb	r2, [r3, #0]
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	330e      	adds	r3, #14
 8009c2a:	404a      	eors	r2, r1
 8009c2c:	b2d2      	uxtb	r2, r2
 8009c2e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15] ^ ((uint8_t*)k)[15];
 8009c30:	68bb      	ldr	r3, [r7, #8]
 8009c32:	330f      	adds	r3, #15
 8009c34:	7819      	ldrb	r1, [r3, #0]
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	330f      	adds	r3, #15
 8009c3a:	781a      	ldrb	r2, [r3, #0]
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	330f      	adds	r3, #15
 8009c40:	404a      	eors	r2, r1
 8009c42:	b2d2      	uxtb	r2, r2
 8009c44:	701a      	strb	r2, [r3, #0]
#else
    block_copy(d, s);
    xor_block(d, k);
#endif
}
 8009c46:	bf00      	nop
 8009c48:	3714      	adds	r7, #20
 8009c4a:	46bd      	mov	sp, r7
 8009c4c:	bc80      	pop	{r7}
 8009c4e:	4770      	bx	lr

08009c50 <add_round_key>:

static void add_round_key( uint8_t d[N_BLOCK], const uint8_t k[N_BLOCK] )
{
 8009c50:	b580      	push	{r7, lr}
 8009c52:	b082      	sub	sp, #8
 8009c54:	af00      	add	r7, sp, #0
 8009c56:	6078      	str	r0, [r7, #4]
 8009c58:	6039      	str	r1, [r7, #0]
    xor_block(d, k);
 8009c5a:	6839      	ldr	r1, [r7, #0]
 8009c5c:	6878      	ldr	r0, [r7, #4]
 8009c5e:	f7ff fe88 	bl	8009972 <xor_block>
}
 8009c62:	bf00      	nop
 8009c64:	3708      	adds	r7, #8
 8009c66:	46bd      	mov	sp, r7
 8009c68:	bd80      	pop	{r7, pc}
	...

08009c6c <shift_sub_rows>:

static void shift_sub_rows( uint8_t st[N_BLOCK] )
{   uint8_t tt;
 8009c6c:	b480      	push	{r7}
 8009c6e:	b085      	sub	sp, #20
 8009c70:	af00      	add	r7, sp, #0
 8009c72:	6078      	str	r0, [r7, #4]

    st[ 0] = s_box(st[ 0]); st[ 4] = s_box(st[ 4]);
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	781b      	ldrb	r3, [r3, #0]
 8009c78:	461a      	mov	r2, r3
 8009c7a:	4b48      	ldr	r3, [pc, #288]	; (8009d9c <shift_sub_rows+0x130>)
 8009c7c:	5c9a      	ldrb	r2, [r3, r2]
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	701a      	strb	r2, [r3, #0]
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	3304      	adds	r3, #4
 8009c86:	781b      	ldrb	r3, [r3, #0]
 8009c88:	4619      	mov	r1, r3
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	3304      	adds	r3, #4
 8009c8e:	4a43      	ldr	r2, [pc, #268]	; (8009d9c <shift_sub_rows+0x130>)
 8009c90:	5c52      	ldrb	r2, [r2, r1]
 8009c92:	701a      	strb	r2, [r3, #0]
    st[ 8] = s_box(st[ 8]); st[12] = s_box(st[12]);
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	3308      	adds	r3, #8
 8009c98:	781b      	ldrb	r3, [r3, #0]
 8009c9a:	4619      	mov	r1, r3
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	3308      	adds	r3, #8
 8009ca0:	4a3e      	ldr	r2, [pc, #248]	; (8009d9c <shift_sub_rows+0x130>)
 8009ca2:	5c52      	ldrb	r2, [r2, r1]
 8009ca4:	701a      	strb	r2, [r3, #0]
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	330c      	adds	r3, #12
 8009caa:	781b      	ldrb	r3, [r3, #0]
 8009cac:	4619      	mov	r1, r3
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	330c      	adds	r3, #12
 8009cb2:	4a3a      	ldr	r2, [pc, #232]	; (8009d9c <shift_sub_rows+0x130>)
 8009cb4:	5c52      	ldrb	r2, [r2, r1]
 8009cb6:	701a      	strb	r2, [r3, #0]

    tt = st[1]; st[ 1] = s_box(st[ 5]); st[ 5] = s_box(st[ 9]);
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	785b      	ldrb	r3, [r3, #1]
 8009cbc:	73fb      	strb	r3, [r7, #15]
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	3305      	adds	r3, #5
 8009cc2:	781b      	ldrb	r3, [r3, #0]
 8009cc4:	4619      	mov	r1, r3
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	3301      	adds	r3, #1
 8009cca:	4a34      	ldr	r2, [pc, #208]	; (8009d9c <shift_sub_rows+0x130>)
 8009ccc:	5c52      	ldrb	r2, [r2, r1]
 8009cce:	701a      	strb	r2, [r3, #0]
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	3309      	adds	r3, #9
 8009cd4:	781b      	ldrb	r3, [r3, #0]
 8009cd6:	4619      	mov	r1, r3
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	3305      	adds	r3, #5
 8009cdc:	4a2f      	ldr	r2, [pc, #188]	; (8009d9c <shift_sub_rows+0x130>)
 8009cde:	5c52      	ldrb	r2, [r2, r1]
 8009ce0:	701a      	strb	r2, [r3, #0]
    st[ 9] = s_box(st[13]); st[13] = s_box( tt );
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	330d      	adds	r3, #13
 8009ce6:	781b      	ldrb	r3, [r3, #0]
 8009ce8:	4619      	mov	r1, r3
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	3309      	adds	r3, #9
 8009cee:	4a2b      	ldr	r2, [pc, #172]	; (8009d9c <shift_sub_rows+0x130>)
 8009cf0:	5c52      	ldrb	r2, [r2, r1]
 8009cf2:	701a      	strb	r2, [r3, #0]
 8009cf4:	7bfa      	ldrb	r2, [r7, #15]
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	330d      	adds	r3, #13
 8009cfa:	4928      	ldr	r1, [pc, #160]	; (8009d9c <shift_sub_rows+0x130>)
 8009cfc:	5c8a      	ldrb	r2, [r1, r2]
 8009cfe:	701a      	strb	r2, [r3, #0]

    tt = st[2]; st[ 2] = s_box(st[10]); st[10] = s_box( tt );
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	789b      	ldrb	r3, [r3, #2]
 8009d04:	73fb      	strb	r3, [r7, #15]
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	330a      	adds	r3, #10
 8009d0a:	781b      	ldrb	r3, [r3, #0]
 8009d0c:	4619      	mov	r1, r3
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	3302      	adds	r3, #2
 8009d12:	4a22      	ldr	r2, [pc, #136]	; (8009d9c <shift_sub_rows+0x130>)
 8009d14:	5c52      	ldrb	r2, [r2, r1]
 8009d16:	701a      	strb	r2, [r3, #0]
 8009d18:	7bfa      	ldrb	r2, [r7, #15]
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	330a      	adds	r3, #10
 8009d1e:	491f      	ldr	r1, [pc, #124]	; (8009d9c <shift_sub_rows+0x130>)
 8009d20:	5c8a      	ldrb	r2, [r1, r2]
 8009d22:	701a      	strb	r2, [r3, #0]
    tt = st[6]; st[ 6] = s_box(st[14]); st[14] = s_box( tt );
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	799b      	ldrb	r3, [r3, #6]
 8009d28:	73fb      	strb	r3, [r7, #15]
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	330e      	adds	r3, #14
 8009d2e:	781b      	ldrb	r3, [r3, #0]
 8009d30:	4619      	mov	r1, r3
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	3306      	adds	r3, #6
 8009d36:	4a19      	ldr	r2, [pc, #100]	; (8009d9c <shift_sub_rows+0x130>)
 8009d38:	5c52      	ldrb	r2, [r2, r1]
 8009d3a:	701a      	strb	r2, [r3, #0]
 8009d3c:	7bfa      	ldrb	r2, [r7, #15]
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	330e      	adds	r3, #14
 8009d42:	4916      	ldr	r1, [pc, #88]	; (8009d9c <shift_sub_rows+0x130>)
 8009d44:	5c8a      	ldrb	r2, [r1, r2]
 8009d46:	701a      	strb	r2, [r3, #0]

    tt = st[15]; st[15] = s_box(st[11]); st[11] = s_box(st[ 7]);
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	7bdb      	ldrb	r3, [r3, #15]
 8009d4c:	73fb      	strb	r3, [r7, #15]
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	330b      	adds	r3, #11
 8009d52:	781b      	ldrb	r3, [r3, #0]
 8009d54:	4619      	mov	r1, r3
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	330f      	adds	r3, #15
 8009d5a:	4a10      	ldr	r2, [pc, #64]	; (8009d9c <shift_sub_rows+0x130>)
 8009d5c:	5c52      	ldrb	r2, [r2, r1]
 8009d5e:	701a      	strb	r2, [r3, #0]
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	3307      	adds	r3, #7
 8009d64:	781b      	ldrb	r3, [r3, #0]
 8009d66:	4619      	mov	r1, r3
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	330b      	adds	r3, #11
 8009d6c:	4a0b      	ldr	r2, [pc, #44]	; (8009d9c <shift_sub_rows+0x130>)
 8009d6e:	5c52      	ldrb	r2, [r2, r1]
 8009d70:	701a      	strb	r2, [r3, #0]
    st[ 7] = s_box(st[ 3]); st[ 3] = s_box( tt );
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	3303      	adds	r3, #3
 8009d76:	781b      	ldrb	r3, [r3, #0]
 8009d78:	4619      	mov	r1, r3
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	3307      	adds	r3, #7
 8009d7e:	4a07      	ldr	r2, [pc, #28]	; (8009d9c <shift_sub_rows+0x130>)
 8009d80:	5c52      	ldrb	r2, [r2, r1]
 8009d82:	701a      	strb	r2, [r3, #0]
 8009d84:	7bfa      	ldrb	r2, [r7, #15]
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	3303      	adds	r3, #3
 8009d8a:	4904      	ldr	r1, [pc, #16]	; (8009d9c <shift_sub_rows+0x130>)
 8009d8c:	5c8a      	ldrb	r2, [r1, r2]
 8009d8e:	701a      	strb	r2, [r3, #0]
}
 8009d90:	bf00      	nop
 8009d92:	3714      	adds	r7, #20
 8009d94:	46bd      	mov	sp, r7
 8009d96:	bc80      	pop	{r7}
 8009d98:	4770      	bx	lr
 8009d9a:	bf00      	nop
 8009d9c:	0801b290 	.word	0x0801b290

08009da0 <mix_sub_columns>:

#endif

#if defined( VERSION_1 )
  static void mix_sub_columns( uint8_t dt[N_BLOCK] )
  { uint8_t st[N_BLOCK];
 8009da0:	b580      	push	{r7, lr}
 8009da2:	b086      	sub	sp, #24
 8009da4:	af00      	add	r7, sp, #0
 8009da6:	6078      	str	r0, [r7, #4]
    block_copy(st, dt);
 8009da8:	f107 0308 	add.w	r3, r7, #8
 8009dac:	6879      	ldr	r1, [r7, #4]
 8009dae:	4618      	mov	r0, r3
 8009db0:	f7ff fd6c 	bl	800988c <copy_block>
#else
  static void mix_sub_columns( uint8_t dt[N_BLOCK], uint8_t st[N_BLOCK] )
  {
#endif
    dt[ 0] = gfm2_sb(st[0]) ^ gfm3_sb(st[5]) ^ s_box(st[10]) ^ s_box(st[15]);
 8009db4:	7a3b      	ldrb	r3, [r7, #8]
 8009db6:	461a      	mov	r2, r3
 8009db8:	4b9a      	ldr	r3, [pc, #616]	; (800a024 <mix_sub_columns+0x284>)
 8009dba:	5c9a      	ldrb	r2, [r3, r2]
 8009dbc:	7b7b      	ldrb	r3, [r7, #13]
 8009dbe:	4619      	mov	r1, r3
 8009dc0:	4b99      	ldr	r3, [pc, #612]	; (800a028 <mix_sub_columns+0x288>)
 8009dc2:	5c5b      	ldrb	r3, [r3, r1]
 8009dc4:	4053      	eors	r3, r2
 8009dc6:	b2da      	uxtb	r2, r3
 8009dc8:	7cbb      	ldrb	r3, [r7, #18]
 8009dca:	4619      	mov	r1, r3
 8009dcc:	4b97      	ldr	r3, [pc, #604]	; (800a02c <mix_sub_columns+0x28c>)
 8009dce:	5c5b      	ldrb	r3, [r3, r1]
 8009dd0:	4053      	eors	r3, r2
 8009dd2:	b2da      	uxtb	r2, r3
 8009dd4:	7dfb      	ldrb	r3, [r7, #23]
 8009dd6:	4619      	mov	r1, r3
 8009dd8:	4b94      	ldr	r3, [pc, #592]	; (800a02c <mix_sub_columns+0x28c>)
 8009dda:	5c5b      	ldrb	r3, [r3, r1]
 8009ddc:	4053      	eors	r3, r2
 8009dde:	b2da      	uxtb	r2, r3
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	701a      	strb	r2, [r3, #0]
    dt[ 1] = s_box(st[0]) ^ gfm2_sb(st[5]) ^ gfm3_sb(st[10]) ^ s_box(st[15]);
 8009de4:	7a3b      	ldrb	r3, [r7, #8]
 8009de6:	461a      	mov	r2, r3
 8009de8:	4b90      	ldr	r3, [pc, #576]	; (800a02c <mix_sub_columns+0x28c>)
 8009dea:	5c9a      	ldrb	r2, [r3, r2]
 8009dec:	7b7b      	ldrb	r3, [r7, #13]
 8009dee:	4619      	mov	r1, r3
 8009df0:	4b8c      	ldr	r3, [pc, #560]	; (800a024 <mix_sub_columns+0x284>)
 8009df2:	5c5b      	ldrb	r3, [r3, r1]
 8009df4:	4053      	eors	r3, r2
 8009df6:	b2da      	uxtb	r2, r3
 8009df8:	7cbb      	ldrb	r3, [r7, #18]
 8009dfa:	4619      	mov	r1, r3
 8009dfc:	4b8a      	ldr	r3, [pc, #552]	; (800a028 <mix_sub_columns+0x288>)
 8009dfe:	5c5b      	ldrb	r3, [r3, r1]
 8009e00:	4053      	eors	r3, r2
 8009e02:	b2d9      	uxtb	r1, r3
 8009e04:	7dfb      	ldrb	r3, [r7, #23]
 8009e06:	461a      	mov	r2, r3
 8009e08:	4b88      	ldr	r3, [pc, #544]	; (800a02c <mix_sub_columns+0x28c>)
 8009e0a:	5c9a      	ldrb	r2, [r3, r2]
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	3301      	adds	r3, #1
 8009e10:	404a      	eors	r2, r1
 8009e12:	b2d2      	uxtb	r2, r2
 8009e14:	701a      	strb	r2, [r3, #0]
    dt[ 2] = s_box(st[0]) ^ s_box(st[5]) ^ gfm2_sb(st[10]) ^ gfm3_sb(st[15]);
 8009e16:	7a3b      	ldrb	r3, [r7, #8]
 8009e18:	461a      	mov	r2, r3
 8009e1a:	4b84      	ldr	r3, [pc, #528]	; (800a02c <mix_sub_columns+0x28c>)
 8009e1c:	5c9a      	ldrb	r2, [r3, r2]
 8009e1e:	7b7b      	ldrb	r3, [r7, #13]
 8009e20:	4619      	mov	r1, r3
 8009e22:	4b82      	ldr	r3, [pc, #520]	; (800a02c <mix_sub_columns+0x28c>)
 8009e24:	5c5b      	ldrb	r3, [r3, r1]
 8009e26:	4053      	eors	r3, r2
 8009e28:	b2da      	uxtb	r2, r3
 8009e2a:	7cbb      	ldrb	r3, [r7, #18]
 8009e2c:	4619      	mov	r1, r3
 8009e2e:	4b7d      	ldr	r3, [pc, #500]	; (800a024 <mix_sub_columns+0x284>)
 8009e30:	5c5b      	ldrb	r3, [r3, r1]
 8009e32:	4053      	eors	r3, r2
 8009e34:	b2d9      	uxtb	r1, r3
 8009e36:	7dfb      	ldrb	r3, [r7, #23]
 8009e38:	461a      	mov	r2, r3
 8009e3a:	4b7b      	ldr	r3, [pc, #492]	; (800a028 <mix_sub_columns+0x288>)
 8009e3c:	5c9a      	ldrb	r2, [r3, r2]
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	3302      	adds	r3, #2
 8009e42:	404a      	eors	r2, r1
 8009e44:	b2d2      	uxtb	r2, r2
 8009e46:	701a      	strb	r2, [r3, #0]
    dt[ 3] = gfm3_sb(st[0]) ^ s_box(st[5]) ^ s_box(st[10]) ^ gfm2_sb(st[15]);
 8009e48:	7a3b      	ldrb	r3, [r7, #8]
 8009e4a:	461a      	mov	r2, r3
 8009e4c:	4b76      	ldr	r3, [pc, #472]	; (800a028 <mix_sub_columns+0x288>)
 8009e4e:	5c9a      	ldrb	r2, [r3, r2]
 8009e50:	7b7b      	ldrb	r3, [r7, #13]
 8009e52:	4619      	mov	r1, r3
 8009e54:	4b75      	ldr	r3, [pc, #468]	; (800a02c <mix_sub_columns+0x28c>)
 8009e56:	5c5b      	ldrb	r3, [r3, r1]
 8009e58:	4053      	eors	r3, r2
 8009e5a:	b2da      	uxtb	r2, r3
 8009e5c:	7cbb      	ldrb	r3, [r7, #18]
 8009e5e:	4619      	mov	r1, r3
 8009e60:	4b72      	ldr	r3, [pc, #456]	; (800a02c <mix_sub_columns+0x28c>)
 8009e62:	5c5b      	ldrb	r3, [r3, r1]
 8009e64:	4053      	eors	r3, r2
 8009e66:	b2d9      	uxtb	r1, r3
 8009e68:	7dfb      	ldrb	r3, [r7, #23]
 8009e6a:	461a      	mov	r2, r3
 8009e6c:	4b6d      	ldr	r3, [pc, #436]	; (800a024 <mix_sub_columns+0x284>)
 8009e6e:	5c9a      	ldrb	r2, [r3, r2]
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	3303      	adds	r3, #3
 8009e74:	404a      	eors	r2, r1
 8009e76:	b2d2      	uxtb	r2, r2
 8009e78:	701a      	strb	r2, [r3, #0]

    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 8009e7a:	7b3b      	ldrb	r3, [r7, #12]
 8009e7c:	461a      	mov	r2, r3
 8009e7e:	4b69      	ldr	r3, [pc, #420]	; (800a024 <mix_sub_columns+0x284>)
 8009e80:	5c9a      	ldrb	r2, [r3, r2]
 8009e82:	7c7b      	ldrb	r3, [r7, #17]
 8009e84:	4619      	mov	r1, r3
 8009e86:	4b68      	ldr	r3, [pc, #416]	; (800a028 <mix_sub_columns+0x288>)
 8009e88:	5c5b      	ldrb	r3, [r3, r1]
 8009e8a:	4053      	eors	r3, r2
 8009e8c:	b2da      	uxtb	r2, r3
 8009e8e:	7dbb      	ldrb	r3, [r7, #22]
 8009e90:	4619      	mov	r1, r3
 8009e92:	4b66      	ldr	r3, [pc, #408]	; (800a02c <mix_sub_columns+0x28c>)
 8009e94:	5c5b      	ldrb	r3, [r3, r1]
 8009e96:	4053      	eors	r3, r2
 8009e98:	b2d9      	uxtb	r1, r3
 8009e9a:	7afb      	ldrb	r3, [r7, #11]
 8009e9c:	461a      	mov	r2, r3
 8009e9e:	4b63      	ldr	r3, [pc, #396]	; (800a02c <mix_sub_columns+0x28c>)
 8009ea0:	5c9a      	ldrb	r2, [r3, r2]
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	3304      	adds	r3, #4
 8009ea6:	404a      	eors	r2, r1
 8009ea8:	b2d2      	uxtb	r2, r2
 8009eaa:	701a      	strb	r2, [r3, #0]
    dt[ 5] = s_box(st[4]) ^ gfm2_sb(st[9]) ^ gfm3_sb(st[14]) ^ s_box(st[3]);
 8009eac:	7b3b      	ldrb	r3, [r7, #12]
 8009eae:	461a      	mov	r2, r3
 8009eb0:	4b5e      	ldr	r3, [pc, #376]	; (800a02c <mix_sub_columns+0x28c>)
 8009eb2:	5c9a      	ldrb	r2, [r3, r2]
 8009eb4:	7c7b      	ldrb	r3, [r7, #17]
 8009eb6:	4619      	mov	r1, r3
 8009eb8:	4b5a      	ldr	r3, [pc, #360]	; (800a024 <mix_sub_columns+0x284>)
 8009eba:	5c5b      	ldrb	r3, [r3, r1]
 8009ebc:	4053      	eors	r3, r2
 8009ebe:	b2da      	uxtb	r2, r3
 8009ec0:	7dbb      	ldrb	r3, [r7, #22]
 8009ec2:	4619      	mov	r1, r3
 8009ec4:	4b58      	ldr	r3, [pc, #352]	; (800a028 <mix_sub_columns+0x288>)
 8009ec6:	5c5b      	ldrb	r3, [r3, r1]
 8009ec8:	4053      	eors	r3, r2
 8009eca:	b2d9      	uxtb	r1, r3
 8009ecc:	7afb      	ldrb	r3, [r7, #11]
 8009ece:	461a      	mov	r2, r3
 8009ed0:	4b56      	ldr	r3, [pc, #344]	; (800a02c <mix_sub_columns+0x28c>)
 8009ed2:	5c9a      	ldrb	r2, [r3, r2]
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	3305      	adds	r3, #5
 8009ed8:	404a      	eors	r2, r1
 8009eda:	b2d2      	uxtb	r2, r2
 8009edc:	701a      	strb	r2, [r3, #0]
    dt[ 6] = s_box(st[4]) ^ s_box(st[9]) ^ gfm2_sb(st[14]) ^ gfm3_sb(st[3]);
 8009ede:	7b3b      	ldrb	r3, [r7, #12]
 8009ee0:	461a      	mov	r2, r3
 8009ee2:	4b52      	ldr	r3, [pc, #328]	; (800a02c <mix_sub_columns+0x28c>)
 8009ee4:	5c9a      	ldrb	r2, [r3, r2]
 8009ee6:	7c7b      	ldrb	r3, [r7, #17]
 8009ee8:	4619      	mov	r1, r3
 8009eea:	4b50      	ldr	r3, [pc, #320]	; (800a02c <mix_sub_columns+0x28c>)
 8009eec:	5c5b      	ldrb	r3, [r3, r1]
 8009eee:	4053      	eors	r3, r2
 8009ef0:	b2da      	uxtb	r2, r3
 8009ef2:	7dbb      	ldrb	r3, [r7, #22]
 8009ef4:	4619      	mov	r1, r3
 8009ef6:	4b4b      	ldr	r3, [pc, #300]	; (800a024 <mix_sub_columns+0x284>)
 8009ef8:	5c5b      	ldrb	r3, [r3, r1]
 8009efa:	4053      	eors	r3, r2
 8009efc:	b2d9      	uxtb	r1, r3
 8009efe:	7afb      	ldrb	r3, [r7, #11]
 8009f00:	461a      	mov	r2, r3
 8009f02:	4b49      	ldr	r3, [pc, #292]	; (800a028 <mix_sub_columns+0x288>)
 8009f04:	5c9a      	ldrb	r2, [r3, r2]
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	3306      	adds	r3, #6
 8009f0a:	404a      	eors	r2, r1
 8009f0c:	b2d2      	uxtb	r2, r2
 8009f0e:	701a      	strb	r2, [r3, #0]
    dt[ 7] = gfm3_sb(st[4]) ^ s_box(st[9]) ^ s_box(st[14]) ^ gfm2_sb(st[3]);
 8009f10:	7b3b      	ldrb	r3, [r7, #12]
 8009f12:	461a      	mov	r2, r3
 8009f14:	4b44      	ldr	r3, [pc, #272]	; (800a028 <mix_sub_columns+0x288>)
 8009f16:	5c9a      	ldrb	r2, [r3, r2]
 8009f18:	7c7b      	ldrb	r3, [r7, #17]
 8009f1a:	4619      	mov	r1, r3
 8009f1c:	4b43      	ldr	r3, [pc, #268]	; (800a02c <mix_sub_columns+0x28c>)
 8009f1e:	5c5b      	ldrb	r3, [r3, r1]
 8009f20:	4053      	eors	r3, r2
 8009f22:	b2da      	uxtb	r2, r3
 8009f24:	7dbb      	ldrb	r3, [r7, #22]
 8009f26:	4619      	mov	r1, r3
 8009f28:	4b40      	ldr	r3, [pc, #256]	; (800a02c <mix_sub_columns+0x28c>)
 8009f2a:	5c5b      	ldrb	r3, [r3, r1]
 8009f2c:	4053      	eors	r3, r2
 8009f2e:	b2d9      	uxtb	r1, r3
 8009f30:	7afb      	ldrb	r3, [r7, #11]
 8009f32:	461a      	mov	r2, r3
 8009f34:	4b3b      	ldr	r3, [pc, #236]	; (800a024 <mix_sub_columns+0x284>)
 8009f36:	5c9a      	ldrb	r2, [r3, r2]
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	3307      	adds	r3, #7
 8009f3c:	404a      	eors	r2, r1
 8009f3e:	b2d2      	uxtb	r2, r2
 8009f40:	701a      	strb	r2, [r3, #0]

    dt[ 8] = gfm2_sb(st[8]) ^ gfm3_sb(st[13]) ^ s_box(st[2]) ^ s_box(st[7]);
 8009f42:	7c3b      	ldrb	r3, [r7, #16]
 8009f44:	461a      	mov	r2, r3
 8009f46:	4b37      	ldr	r3, [pc, #220]	; (800a024 <mix_sub_columns+0x284>)
 8009f48:	5c9a      	ldrb	r2, [r3, r2]
 8009f4a:	7d7b      	ldrb	r3, [r7, #21]
 8009f4c:	4619      	mov	r1, r3
 8009f4e:	4b36      	ldr	r3, [pc, #216]	; (800a028 <mix_sub_columns+0x288>)
 8009f50:	5c5b      	ldrb	r3, [r3, r1]
 8009f52:	4053      	eors	r3, r2
 8009f54:	b2da      	uxtb	r2, r3
 8009f56:	7abb      	ldrb	r3, [r7, #10]
 8009f58:	4619      	mov	r1, r3
 8009f5a:	4b34      	ldr	r3, [pc, #208]	; (800a02c <mix_sub_columns+0x28c>)
 8009f5c:	5c5b      	ldrb	r3, [r3, r1]
 8009f5e:	4053      	eors	r3, r2
 8009f60:	b2d9      	uxtb	r1, r3
 8009f62:	7bfb      	ldrb	r3, [r7, #15]
 8009f64:	461a      	mov	r2, r3
 8009f66:	4b31      	ldr	r3, [pc, #196]	; (800a02c <mix_sub_columns+0x28c>)
 8009f68:	5c9a      	ldrb	r2, [r3, r2]
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	3308      	adds	r3, #8
 8009f6e:	404a      	eors	r2, r1
 8009f70:	b2d2      	uxtb	r2, r2
 8009f72:	701a      	strb	r2, [r3, #0]
    dt[ 9] = s_box(st[8]) ^ gfm2_sb(st[13]) ^ gfm3_sb(st[2]) ^ s_box(st[7]);
 8009f74:	7c3b      	ldrb	r3, [r7, #16]
 8009f76:	461a      	mov	r2, r3
 8009f78:	4b2c      	ldr	r3, [pc, #176]	; (800a02c <mix_sub_columns+0x28c>)
 8009f7a:	5c9a      	ldrb	r2, [r3, r2]
 8009f7c:	7d7b      	ldrb	r3, [r7, #21]
 8009f7e:	4619      	mov	r1, r3
 8009f80:	4b28      	ldr	r3, [pc, #160]	; (800a024 <mix_sub_columns+0x284>)
 8009f82:	5c5b      	ldrb	r3, [r3, r1]
 8009f84:	4053      	eors	r3, r2
 8009f86:	b2da      	uxtb	r2, r3
 8009f88:	7abb      	ldrb	r3, [r7, #10]
 8009f8a:	4619      	mov	r1, r3
 8009f8c:	4b26      	ldr	r3, [pc, #152]	; (800a028 <mix_sub_columns+0x288>)
 8009f8e:	5c5b      	ldrb	r3, [r3, r1]
 8009f90:	4053      	eors	r3, r2
 8009f92:	b2d9      	uxtb	r1, r3
 8009f94:	7bfb      	ldrb	r3, [r7, #15]
 8009f96:	461a      	mov	r2, r3
 8009f98:	4b24      	ldr	r3, [pc, #144]	; (800a02c <mix_sub_columns+0x28c>)
 8009f9a:	5c9a      	ldrb	r2, [r3, r2]
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	3309      	adds	r3, #9
 8009fa0:	404a      	eors	r2, r1
 8009fa2:	b2d2      	uxtb	r2, r2
 8009fa4:	701a      	strb	r2, [r3, #0]
    dt[10] = s_box(st[8]) ^ s_box(st[13]) ^ gfm2_sb(st[2]) ^ gfm3_sb(st[7]);
 8009fa6:	7c3b      	ldrb	r3, [r7, #16]
 8009fa8:	461a      	mov	r2, r3
 8009faa:	4b20      	ldr	r3, [pc, #128]	; (800a02c <mix_sub_columns+0x28c>)
 8009fac:	5c9a      	ldrb	r2, [r3, r2]
 8009fae:	7d7b      	ldrb	r3, [r7, #21]
 8009fb0:	4619      	mov	r1, r3
 8009fb2:	4b1e      	ldr	r3, [pc, #120]	; (800a02c <mix_sub_columns+0x28c>)
 8009fb4:	5c5b      	ldrb	r3, [r3, r1]
 8009fb6:	4053      	eors	r3, r2
 8009fb8:	b2da      	uxtb	r2, r3
 8009fba:	7abb      	ldrb	r3, [r7, #10]
 8009fbc:	4619      	mov	r1, r3
 8009fbe:	4b19      	ldr	r3, [pc, #100]	; (800a024 <mix_sub_columns+0x284>)
 8009fc0:	5c5b      	ldrb	r3, [r3, r1]
 8009fc2:	4053      	eors	r3, r2
 8009fc4:	b2d9      	uxtb	r1, r3
 8009fc6:	7bfb      	ldrb	r3, [r7, #15]
 8009fc8:	461a      	mov	r2, r3
 8009fca:	4b17      	ldr	r3, [pc, #92]	; (800a028 <mix_sub_columns+0x288>)
 8009fcc:	5c9a      	ldrb	r2, [r3, r2]
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	330a      	adds	r3, #10
 8009fd2:	404a      	eors	r2, r1
 8009fd4:	b2d2      	uxtb	r2, r2
 8009fd6:	701a      	strb	r2, [r3, #0]
    dt[11] = gfm3_sb(st[8]) ^ s_box(st[13]) ^ s_box(st[2]) ^ gfm2_sb(st[7]);
 8009fd8:	7c3b      	ldrb	r3, [r7, #16]
 8009fda:	461a      	mov	r2, r3
 8009fdc:	4b12      	ldr	r3, [pc, #72]	; (800a028 <mix_sub_columns+0x288>)
 8009fde:	5c9a      	ldrb	r2, [r3, r2]
 8009fe0:	7d7b      	ldrb	r3, [r7, #21]
 8009fe2:	4619      	mov	r1, r3
 8009fe4:	4b11      	ldr	r3, [pc, #68]	; (800a02c <mix_sub_columns+0x28c>)
 8009fe6:	5c5b      	ldrb	r3, [r3, r1]
 8009fe8:	4053      	eors	r3, r2
 8009fea:	b2da      	uxtb	r2, r3
 8009fec:	7abb      	ldrb	r3, [r7, #10]
 8009fee:	4619      	mov	r1, r3
 8009ff0:	4b0e      	ldr	r3, [pc, #56]	; (800a02c <mix_sub_columns+0x28c>)
 8009ff2:	5c5b      	ldrb	r3, [r3, r1]
 8009ff4:	4053      	eors	r3, r2
 8009ff6:	b2d9      	uxtb	r1, r3
 8009ff8:	7bfb      	ldrb	r3, [r7, #15]
 8009ffa:	461a      	mov	r2, r3
 8009ffc:	4b09      	ldr	r3, [pc, #36]	; (800a024 <mix_sub_columns+0x284>)
 8009ffe:	5c9a      	ldrb	r2, [r3, r2]
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	330b      	adds	r3, #11
 800a004:	404a      	eors	r2, r1
 800a006:	b2d2      	uxtb	r2, r2
 800a008:	701a      	strb	r2, [r3, #0]

    dt[12] = gfm2_sb(st[12]) ^ gfm3_sb(st[1]) ^ s_box(st[6]) ^ s_box(st[11]);
 800a00a:	7d3b      	ldrb	r3, [r7, #20]
 800a00c:	461a      	mov	r2, r3
 800a00e:	4b05      	ldr	r3, [pc, #20]	; (800a024 <mix_sub_columns+0x284>)
 800a010:	5c9a      	ldrb	r2, [r3, r2]
 800a012:	7a7b      	ldrb	r3, [r7, #9]
 800a014:	4619      	mov	r1, r3
 800a016:	4b04      	ldr	r3, [pc, #16]	; (800a028 <mix_sub_columns+0x288>)
 800a018:	5c5b      	ldrb	r3, [r3, r1]
 800a01a:	4053      	eors	r3, r2
 800a01c:	b2da      	uxtb	r2, r3
 800a01e:	7bbb      	ldrb	r3, [r7, #14]
 800a020:	4619      	mov	r1, r3
 800a022:	e005      	b.n	800a030 <mix_sub_columns+0x290>
 800a024:	0801b390 	.word	0x0801b390
 800a028:	0801b490 	.word	0x0801b490
 800a02c:	0801b290 	.word	0x0801b290
 800a030:	4b2d      	ldr	r3, [pc, #180]	; (800a0e8 <mix_sub_columns+0x348>)
 800a032:	5c5b      	ldrb	r3, [r3, r1]
 800a034:	4053      	eors	r3, r2
 800a036:	b2d9      	uxtb	r1, r3
 800a038:	7cfb      	ldrb	r3, [r7, #19]
 800a03a:	461a      	mov	r2, r3
 800a03c:	4b2a      	ldr	r3, [pc, #168]	; (800a0e8 <mix_sub_columns+0x348>)
 800a03e:	5c9a      	ldrb	r2, [r3, r2]
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	330c      	adds	r3, #12
 800a044:	404a      	eors	r2, r1
 800a046:	b2d2      	uxtb	r2, r2
 800a048:	701a      	strb	r2, [r3, #0]
    dt[13] = s_box(st[12]) ^ gfm2_sb(st[1]) ^ gfm3_sb(st[6]) ^ s_box(st[11]);
 800a04a:	7d3b      	ldrb	r3, [r7, #20]
 800a04c:	461a      	mov	r2, r3
 800a04e:	4b26      	ldr	r3, [pc, #152]	; (800a0e8 <mix_sub_columns+0x348>)
 800a050:	5c9a      	ldrb	r2, [r3, r2]
 800a052:	7a7b      	ldrb	r3, [r7, #9]
 800a054:	4619      	mov	r1, r3
 800a056:	4b25      	ldr	r3, [pc, #148]	; (800a0ec <mix_sub_columns+0x34c>)
 800a058:	5c5b      	ldrb	r3, [r3, r1]
 800a05a:	4053      	eors	r3, r2
 800a05c:	b2da      	uxtb	r2, r3
 800a05e:	7bbb      	ldrb	r3, [r7, #14]
 800a060:	4619      	mov	r1, r3
 800a062:	4b23      	ldr	r3, [pc, #140]	; (800a0f0 <mix_sub_columns+0x350>)
 800a064:	5c5b      	ldrb	r3, [r3, r1]
 800a066:	4053      	eors	r3, r2
 800a068:	b2d9      	uxtb	r1, r3
 800a06a:	7cfb      	ldrb	r3, [r7, #19]
 800a06c:	461a      	mov	r2, r3
 800a06e:	4b1e      	ldr	r3, [pc, #120]	; (800a0e8 <mix_sub_columns+0x348>)
 800a070:	5c9a      	ldrb	r2, [r3, r2]
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	330d      	adds	r3, #13
 800a076:	404a      	eors	r2, r1
 800a078:	b2d2      	uxtb	r2, r2
 800a07a:	701a      	strb	r2, [r3, #0]
    dt[14] = s_box(st[12]) ^ s_box(st[1]) ^ gfm2_sb(st[6]) ^ gfm3_sb(st[11]);
 800a07c:	7d3b      	ldrb	r3, [r7, #20]
 800a07e:	461a      	mov	r2, r3
 800a080:	4b19      	ldr	r3, [pc, #100]	; (800a0e8 <mix_sub_columns+0x348>)
 800a082:	5c9a      	ldrb	r2, [r3, r2]
 800a084:	7a7b      	ldrb	r3, [r7, #9]
 800a086:	4619      	mov	r1, r3
 800a088:	4b17      	ldr	r3, [pc, #92]	; (800a0e8 <mix_sub_columns+0x348>)
 800a08a:	5c5b      	ldrb	r3, [r3, r1]
 800a08c:	4053      	eors	r3, r2
 800a08e:	b2da      	uxtb	r2, r3
 800a090:	7bbb      	ldrb	r3, [r7, #14]
 800a092:	4619      	mov	r1, r3
 800a094:	4b15      	ldr	r3, [pc, #84]	; (800a0ec <mix_sub_columns+0x34c>)
 800a096:	5c5b      	ldrb	r3, [r3, r1]
 800a098:	4053      	eors	r3, r2
 800a09a:	b2d9      	uxtb	r1, r3
 800a09c:	7cfb      	ldrb	r3, [r7, #19]
 800a09e:	461a      	mov	r2, r3
 800a0a0:	4b13      	ldr	r3, [pc, #76]	; (800a0f0 <mix_sub_columns+0x350>)
 800a0a2:	5c9a      	ldrb	r2, [r3, r2]
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	330e      	adds	r3, #14
 800a0a8:	404a      	eors	r2, r1
 800a0aa:	b2d2      	uxtb	r2, r2
 800a0ac:	701a      	strb	r2, [r3, #0]
    dt[15] = gfm3_sb(st[12]) ^ s_box(st[1]) ^ s_box(st[6]) ^ gfm2_sb(st[11]);
 800a0ae:	7d3b      	ldrb	r3, [r7, #20]
 800a0b0:	461a      	mov	r2, r3
 800a0b2:	4b0f      	ldr	r3, [pc, #60]	; (800a0f0 <mix_sub_columns+0x350>)
 800a0b4:	5c9a      	ldrb	r2, [r3, r2]
 800a0b6:	7a7b      	ldrb	r3, [r7, #9]
 800a0b8:	4619      	mov	r1, r3
 800a0ba:	4b0b      	ldr	r3, [pc, #44]	; (800a0e8 <mix_sub_columns+0x348>)
 800a0bc:	5c5b      	ldrb	r3, [r3, r1]
 800a0be:	4053      	eors	r3, r2
 800a0c0:	b2da      	uxtb	r2, r3
 800a0c2:	7bbb      	ldrb	r3, [r7, #14]
 800a0c4:	4619      	mov	r1, r3
 800a0c6:	4b08      	ldr	r3, [pc, #32]	; (800a0e8 <mix_sub_columns+0x348>)
 800a0c8:	5c5b      	ldrb	r3, [r3, r1]
 800a0ca:	4053      	eors	r3, r2
 800a0cc:	b2d9      	uxtb	r1, r3
 800a0ce:	7cfb      	ldrb	r3, [r7, #19]
 800a0d0:	461a      	mov	r2, r3
 800a0d2:	4b06      	ldr	r3, [pc, #24]	; (800a0ec <mix_sub_columns+0x34c>)
 800a0d4:	5c9a      	ldrb	r2, [r3, r2]
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	330f      	adds	r3, #15
 800a0da:	404a      	eors	r2, r1
 800a0dc:	b2d2      	uxtb	r2, r2
 800a0de:	701a      	strb	r2, [r3, #0]
  }
 800a0e0:	bf00      	nop
 800a0e2:	3718      	adds	r7, #24
 800a0e4:	46bd      	mov	sp, r7
 800a0e6:	bd80      	pop	{r7, pc}
 800a0e8:	0801b290 	.word	0x0801b290
 800a0ec:	0801b390 	.word	0x0801b390
 800a0f0:	0801b490 	.word	0x0801b490

0800a0f4 <lorawan_aes_set_key>:
#if defined( AES_ENC_PREKEYED ) || defined( AES_DEC_PREKEYED )

/*  Set the cipher key for the pre-keyed version */

return_type lorawan_aes_set_key( const uint8_t key[], length_type keylen, lorawan_aes_context ctx[1] )
{
 800a0f4:	b580      	push	{r7, lr}
 800a0f6:	b086      	sub	sp, #24
 800a0f8:	af00      	add	r7, sp, #0
 800a0fa:	60f8      	str	r0, [r7, #12]
 800a0fc:	460b      	mov	r3, r1
 800a0fe:	607a      	str	r2, [r7, #4]
 800a100:	72fb      	strb	r3, [r7, #11]
    uint8_t cc, rc, hi;

    switch( keylen )
 800a102:	7afb      	ldrb	r3, [r7, #11]
 800a104:	2b18      	cmp	r3, #24
 800a106:	d009      	beq.n	800a11c <lorawan_aes_set_key+0x28>
 800a108:	2b20      	cmp	r3, #32
 800a10a:	d007      	beq.n	800a11c <lorawan_aes_set_key+0x28>
 800a10c:	2b10      	cmp	r3, #16
 800a10e:	d005      	beq.n	800a11c <lorawan_aes_set_key+0x28>
    case 16:
    case 24:
    case 32:
        break;
    default:
        ctx->rnd = 0;
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	2200      	movs	r2, #0
 800a114:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
        return ( uint8_t )-1;
 800a118:	23ff      	movs	r3, #255	; 0xff
 800a11a:	e0b2      	b.n	800a282 <lorawan_aes_set_key+0x18e>
        break;
 800a11c:	bf00      	nop
    }
    block_copy_nn(ctx->ksch, key, keylen);
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	7afa      	ldrb	r2, [r7, #11]
 800a122:	68f9      	ldr	r1, [r7, #12]
 800a124:	4618      	mov	r0, r3
 800a126:	f7ff fc0a 	bl	800993e <copy_block_nn>
    hi = (keylen + 28) << 2;
 800a12a:	7afb      	ldrb	r3, [r7, #11]
 800a12c:	331c      	adds	r3, #28
 800a12e:	b2db      	uxtb	r3, r3
 800a130:	009b      	lsls	r3, r3, #2
 800a132:	747b      	strb	r3, [r7, #17]
    ctx->rnd = (hi >> 4) - 1;
 800a134:	7c7b      	ldrb	r3, [r7, #17]
 800a136:	091b      	lsrs	r3, r3, #4
 800a138:	b2db      	uxtb	r3, r3
 800a13a:	3b01      	subs	r3, #1
 800a13c:	b2da      	uxtb	r2, r3
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 800a144:	7afb      	ldrb	r3, [r7, #11]
 800a146:	75fb      	strb	r3, [r7, #23]
 800a148:	2301      	movs	r3, #1
 800a14a:	75bb      	strb	r3, [r7, #22]
 800a14c:	e093      	b.n	800a276 <lorawan_aes_set_key+0x182>
    {   uint8_t tt, t0, t1, t2, t3;

        t0 = ctx->ksch[cc - 4];
 800a14e:	7dfb      	ldrb	r3, [r7, #23]
 800a150:	3b04      	subs	r3, #4
 800a152:	687a      	ldr	r2, [r7, #4]
 800a154:	5cd3      	ldrb	r3, [r2, r3]
 800a156:	757b      	strb	r3, [r7, #21]
        t1 = ctx->ksch[cc - 3];
 800a158:	7dfb      	ldrb	r3, [r7, #23]
 800a15a:	3b03      	subs	r3, #3
 800a15c:	687a      	ldr	r2, [r7, #4]
 800a15e:	5cd3      	ldrb	r3, [r2, r3]
 800a160:	753b      	strb	r3, [r7, #20]
        t2 = ctx->ksch[cc - 2];
 800a162:	7dfb      	ldrb	r3, [r7, #23]
 800a164:	3b02      	subs	r3, #2
 800a166:	687a      	ldr	r2, [r7, #4]
 800a168:	5cd3      	ldrb	r3, [r2, r3]
 800a16a:	74fb      	strb	r3, [r7, #19]
        t3 = ctx->ksch[cc - 1];
 800a16c:	7dfb      	ldrb	r3, [r7, #23]
 800a16e:	3b01      	subs	r3, #1
 800a170:	687a      	ldr	r2, [r7, #4]
 800a172:	5cd3      	ldrb	r3, [r2, r3]
 800a174:	74bb      	strb	r3, [r7, #18]
        if( cc % keylen == 0 )
 800a176:	7dfb      	ldrb	r3, [r7, #23]
 800a178:	7afa      	ldrb	r2, [r7, #11]
 800a17a:	fbb3 f1f2 	udiv	r1, r3, r2
 800a17e:	fb02 f201 	mul.w	r2, r2, r1
 800a182:	1a9b      	subs	r3, r3, r2
 800a184:	b2db      	uxtb	r3, r3
 800a186:	2b00      	cmp	r3, #0
 800a188:	d127      	bne.n	800a1da <lorawan_aes_set_key+0xe6>
        {
            tt = t0;
 800a18a:	7d7b      	ldrb	r3, [r7, #21]
 800a18c:	743b      	strb	r3, [r7, #16]
            t0 = s_box(t1) ^ rc;
 800a18e:	7d3b      	ldrb	r3, [r7, #20]
 800a190:	4a3e      	ldr	r2, [pc, #248]	; (800a28c <lorawan_aes_set_key+0x198>)
 800a192:	5cd2      	ldrb	r2, [r2, r3]
 800a194:	7dbb      	ldrb	r3, [r7, #22]
 800a196:	4053      	eors	r3, r2
 800a198:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t2);
 800a19a:	7cfb      	ldrb	r3, [r7, #19]
 800a19c:	4a3b      	ldr	r2, [pc, #236]	; (800a28c <lorawan_aes_set_key+0x198>)
 800a19e:	5cd3      	ldrb	r3, [r2, r3]
 800a1a0:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t3);
 800a1a2:	7cbb      	ldrb	r3, [r7, #18]
 800a1a4:	4a39      	ldr	r2, [pc, #228]	; (800a28c <lorawan_aes_set_key+0x198>)
 800a1a6:	5cd3      	ldrb	r3, [r2, r3]
 800a1a8:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(tt);
 800a1aa:	7c3b      	ldrb	r3, [r7, #16]
 800a1ac:	4a37      	ldr	r2, [pc, #220]	; (800a28c <lorawan_aes_set_key+0x198>)
 800a1ae:	5cd3      	ldrb	r3, [r2, r3]
 800a1b0:	74bb      	strb	r3, [r7, #18]
            rc = f2(rc);
 800a1b2:	7dbb      	ldrb	r3, [r7, #22]
 800a1b4:	005b      	lsls	r3, r3, #1
 800a1b6:	b25a      	sxtb	r2, r3
 800a1b8:	7dbb      	ldrb	r3, [r7, #22]
 800a1ba:	09db      	lsrs	r3, r3, #7
 800a1bc:	b2db      	uxtb	r3, r3
 800a1be:	4619      	mov	r1, r3
 800a1c0:	0049      	lsls	r1, r1, #1
 800a1c2:	440b      	add	r3, r1
 800a1c4:	4619      	mov	r1, r3
 800a1c6:	00c8      	lsls	r0, r1, #3
 800a1c8:	4619      	mov	r1, r3
 800a1ca:	4603      	mov	r3, r0
 800a1cc:	440b      	add	r3, r1
 800a1ce:	b2db      	uxtb	r3, r3
 800a1d0:	b25b      	sxtb	r3, r3
 800a1d2:	4053      	eors	r3, r2
 800a1d4:	b25b      	sxtb	r3, r3
 800a1d6:	75bb      	strb	r3, [r7, #22]
 800a1d8:	e01c      	b.n	800a214 <lorawan_aes_set_key+0x120>
        }
        else if( keylen > 24 && cc % keylen == 16 )
 800a1da:	7afb      	ldrb	r3, [r7, #11]
 800a1dc:	2b18      	cmp	r3, #24
 800a1de:	d919      	bls.n	800a214 <lorawan_aes_set_key+0x120>
 800a1e0:	7dfb      	ldrb	r3, [r7, #23]
 800a1e2:	7afa      	ldrb	r2, [r7, #11]
 800a1e4:	fbb3 f1f2 	udiv	r1, r3, r2
 800a1e8:	fb02 f201 	mul.w	r2, r2, r1
 800a1ec:	1a9b      	subs	r3, r3, r2
 800a1ee:	b2db      	uxtb	r3, r3
 800a1f0:	2b10      	cmp	r3, #16
 800a1f2:	d10f      	bne.n	800a214 <lorawan_aes_set_key+0x120>
        {
            t0 = s_box(t0);
 800a1f4:	7d7b      	ldrb	r3, [r7, #21]
 800a1f6:	4a25      	ldr	r2, [pc, #148]	; (800a28c <lorawan_aes_set_key+0x198>)
 800a1f8:	5cd3      	ldrb	r3, [r2, r3]
 800a1fa:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t1);
 800a1fc:	7d3b      	ldrb	r3, [r7, #20]
 800a1fe:	4a23      	ldr	r2, [pc, #140]	; (800a28c <lorawan_aes_set_key+0x198>)
 800a200:	5cd3      	ldrb	r3, [r2, r3]
 800a202:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t2);
 800a204:	7cfb      	ldrb	r3, [r7, #19]
 800a206:	4a21      	ldr	r2, [pc, #132]	; (800a28c <lorawan_aes_set_key+0x198>)
 800a208:	5cd3      	ldrb	r3, [r2, r3]
 800a20a:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(t3);
 800a20c:	7cbb      	ldrb	r3, [r7, #18]
 800a20e:	4a1f      	ldr	r2, [pc, #124]	; (800a28c <lorawan_aes_set_key+0x198>)
 800a210:	5cd3      	ldrb	r3, [r2, r3]
 800a212:	74bb      	strb	r3, [r7, #18]
        }
        tt = cc - keylen;
 800a214:	7dfa      	ldrb	r2, [r7, #23]
 800a216:	7afb      	ldrb	r3, [r7, #11]
 800a218:	1ad3      	subs	r3, r2, r3
 800a21a:	743b      	strb	r3, [r7, #16]
        ctx->ksch[cc + 0] = ctx->ksch[tt + 0] ^ t0;
 800a21c:	7c3b      	ldrb	r3, [r7, #16]
 800a21e:	687a      	ldr	r2, [r7, #4]
 800a220:	5cd1      	ldrb	r1, [r2, r3]
 800a222:	7dfb      	ldrb	r3, [r7, #23]
 800a224:	7d7a      	ldrb	r2, [r7, #21]
 800a226:	404a      	eors	r2, r1
 800a228:	b2d1      	uxtb	r1, r2
 800a22a:	687a      	ldr	r2, [r7, #4]
 800a22c:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 1] = ctx->ksch[tt + 1] ^ t1;
 800a22e:	7c3b      	ldrb	r3, [r7, #16]
 800a230:	3301      	adds	r3, #1
 800a232:	687a      	ldr	r2, [r7, #4]
 800a234:	5cd1      	ldrb	r1, [r2, r3]
 800a236:	7dfb      	ldrb	r3, [r7, #23]
 800a238:	3301      	adds	r3, #1
 800a23a:	7d3a      	ldrb	r2, [r7, #20]
 800a23c:	404a      	eors	r2, r1
 800a23e:	b2d1      	uxtb	r1, r2
 800a240:	687a      	ldr	r2, [r7, #4]
 800a242:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 2] = ctx->ksch[tt + 2] ^ t2;
 800a244:	7c3b      	ldrb	r3, [r7, #16]
 800a246:	3302      	adds	r3, #2
 800a248:	687a      	ldr	r2, [r7, #4]
 800a24a:	5cd1      	ldrb	r1, [r2, r3]
 800a24c:	7dfb      	ldrb	r3, [r7, #23]
 800a24e:	3302      	adds	r3, #2
 800a250:	7cfa      	ldrb	r2, [r7, #19]
 800a252:	404a      	eors	r2, r1
 800a254:	b2d1      	uxtb	r1, r2
 800a256:	687a      	ldr	r2, [r7, #4]
 800a258:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 3] = ctx->ksch[tt + 3] ^ t3;
 800a25a:	7c3b      	ldrb	r3, [r7, #16]
 800a25c:	3303      	adds	r3, #3
 800a25e:	687a      	ldr	r2, [r7, #4]
 800a260:	5cd1      	ldrb	r1, [r2, r3]
 800a262:	7dfb      	ldrb	r3, [r7, #23]
 800a264:	3303      	adds	r3, #3
 800a266:	7cba      	ldrb	r2, [r7, #18]
 800a268:	404a      	eors	r2, r1
 800a26a:	b2d1      	uxtb	r1, r2
 800a26c:	687a      	ldr	r2, [r7, #4]
 800a26e:	54d1      	strb	r1, [r2, r3]
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 800a270:	7dfb      	ldrb	r3, [r7, #23]
 800a272:	3304      	adds	r3, #4
 800a274:	75fb      	strb	r3, [r7, #23]
 800a276:	7dfa      	ldrb	r2, [r7, #23]
 800a278:	7c7b      	ldrb	r3, [r7, #17]
 800a27a:	429a      	cmp	r2, r3
 800a27c:	f4ff af67 	bcc.w	800a14e <lorawan_aes_set_key+0x5a>
    }
    return 0;
 800a280:	2300      	movs	r3, #0
}
 800a282:	4618      	mov	r0, r3
 800a284:	3718      	adds	r7, #24
 800a286:	46bd      	mov	sp, r7
 800a288:	bd80      	pop	{r7, pc}
 800a28a:	bf00      	nop
 800a28c:	0801b290 	.word	0x0801b290

0800a290 <lorawan_aes_encrypt>:
#if defined( AES_ENC_PREKEYED )

/*  Encrypt a single block of 16 bytes */

return_type lorawan_aes_encrypt( const uint8_t in[N_BLOCK], uint8_t  out[N_BLOCK], const lorawan_aes_context ctx[1] )
{
 800a290:	b580      	push	{r7, lr}
 800a292:	b08a      	sub	sp, #40	; 0x28
 800a294:	af00      	add	r7, sp, #0
 800a296:	60f8      	str	r0, [r7, #12]
 800a298:	60b9      	str	r1, [r7, #8]
 800a29a:	607a      	str	r2, [r7, #4]
    if( ctx->rnd )
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d038      	beq.n	800a318 <lorawan_aes_encrypt+0x88>
    {
        uint8_t s1[N_BLOCK], r;
        copy_and_key( s1, in, ctx->ksch );
 800a2a6:	687a      	ldr	r2, [r7, #4]
 800a2a8:	f107 0314 	add.w	r3, r7, #20
 800a2ac:	68f9      	ldr	r1, [r7, #12]
 800a2ae:	4618      	mov	r0, r3
 800a2b0:	f7ff fc16 	bl	8009ae0 <copy_and_key>

        for( r = 1 ; r < ctx->rnd ; ++r )
 800a2b4:	2301      	movs	r3, #1
 800a2b6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800a2ba:	e014      	b.n	800a2e6 <lorawan_aes_encrypt+0x56>
#if defined( VERSION_1 )
        {
            mix_sub_columns( s1 );
 800a2bc:	f107 0314 	add.w	r3, r7, #20
 800a2c0:	4618      	mov	r0, r3
 800a2c2:	f7ff fd6d 	bl	8009da0 <mix_sub_columns>
            add_round_key( s1, ctx->ksch + r * N_BLOCK);
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800a2cc:	0112      	lsls	r2, r2, #4
 800a2ce:	441a      	add	r2, r3
 800a2d0:	f107 0314 	add.w	r3, r7, #20
 800a2d4:	4611      	mov	r1, r2
 800a2d6:	4618      	mov	r0, r3
 800a2d8:	f7ff fcba 	bl	8009c50 <add_round_key>
        for( r = 1 ; r < ctx->rnd ; ++r )
 800a2dc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a2e0:	3301      	adds	r3, #1
 800a2e2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 800a2ec:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800a2f0:	429a      	cmp	r2, r3
 800a2f2:	d3e3      	bcc.n	800a2bc <lorawan_aes_encrypt+0x2c>
        {   uint8_t s2[N_BLOCK];
            mix_sub_columns( s2, s1 );
            copy_and_key( s1, s2, ctx->ksch + r * N_BLOCK);
        }
#endif
        shift_sub_rows( s1 );
 800a2f4:	f107 0314 	add.w	r3, r7, #20
 800a2f8:	4618      	mov	r0, r3
 800a2fa:	f7ff fcb7 	bl	8009c6c <shift_sub_rows>
        copy_and_key( out, s1, ctx->ksch + r * N_BLOCK );
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800a304:	0112      	lsls	r2, r2, #4
 800a306:	441a      	add	r2, r3
 800a308:	f107 0314 	add.w	r3, r7, #20
 800a30c:	4619      	mov	r1, r3
 800a30e:	68b8      	ldr	r0, [r7, #8]
 800a310:	f7ff fbe6 	bl	8009ae0 <copy_and_key>
    }
    else
        return ( uint8_t )-1;
    return 0;
 800a314:	2300      	movs	r3, #0
 800a316:	e000      	b.n	800a31a <lorawan_aes_encrypt+0x8a>
        return ( uint8_t )-1;
 800a318:	23ff      	movs	r3, #255	; 0xff
}
 800a31a:	4618      	mov	r0, r3
 800a31c:	3728      	adds	r7, #40	; 0x28
 800a31e:	46bd      	mov	sp, r7
 800a320:	bd80      	pop	{r7, pc}
	...

0800a324 <GetKeyByID>:
 * \param[IN]  keyID          - Key identifier
 * \param[OUT] keyItem        - Key item reference
 * \retval                    - Status of the operation
 */
static SecureElementStatus_t GetKeyByID(KeyIdentifier_t keyID, Key_t **keyItem)
{
 800a324:	b480      	push	{r7}
 800a326:	b085      	sub	sp, #20
 800a328:	af00      	add	r7, sp, #0
 800a32a:	4603      	mov	r3, r0
 800a32c:	6039      	str	r1, [r7, #0]
 800a32e:	71fb      	strb	r3, [r7, #7]
  for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 800a330:	2300      	movs	r3, #0
 800a332:	73fb      	strb	r3, [r7, #15]
 800a334:	e018      	b.n	800a368 <GetKeyByID+0x44>
  {
    if (SeNvmCtx.KeyList[i].KeyID == keyID)
 800a336:	7bfa      	ldrb	r2, [r7, #15]
 800a338:	4910      	ldr	r1, [pc, #64]	; (800a37c <GetKeyByID+0x58>)
 800a33a:	4613      	mov	r3, r2
 800a33c:	011b      	lsls	r3, r3, #4
 800a33e:	4413      	add	r3, r2
 800a340:	440b      	add	r3, r1
 800a342:	3310      	adds	r3, #16
 800a344:	781b      	ldrb	r3, [r3, #0]
 800a346:	79fa      	ldrb	r2, [r7, #7]
 800a348:	429a      	cmp	r2, r3
 800a34a:	d10a      	bne.n	800a362 <GetKeyByID+0x3e>
    {
      *keyItem = &(SeNvmCtx.KeyList[i]);
 800a34c:	7bfa      	ldrb	r2, [r7, #15]
 800a34e:	4613      	mov	r3, r2
 800a350:	011b      	lsls	r3, r3, #4
 800a352:	4413      	add	r3, r2
 800a354:	3310      	adds	r3, #16
 800a356:	4a09      	ldr	r2, [pc, #36]	; (800a37c <GetKeyByID+0x58>)
 800a358:	441a      	add	r2, r3
 800a35a:	683b      	ldr	r3, [r7, #0]
 800a35c:	601a      	str	r2, [r3, #0]
      return SECURE_ELEMENT_SUCCESS;
 800a35e:	2300      	movs	r3, #0
 800a360:	e006      	b.n	800a370 <GetKeyByID+0x4c>
  for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 800a362:	7bfb      	ldrb	r3, [r7, #15]
 800a364:	3301      	adds	r3, #1
 800a366:	73fb      	strb	r3, [r7, #15]
 800a368:	7bfb      	ldrb	r3, [r7, #15]
 800a36a:	2b09      	cmp	r3, #9
 800a36c:	d9e3      	bls.n	800a336 <GetKeyByID+0x12>
    }
  }
  return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800a36e:	2303      	movs	r3, #3
}
 800a370:	4618      	mov	r0, r3
 800a372:	3714      	adds	r7, #20
 800a374:	46bd      	mov	sp, r7
 800a376:	bc80      	pop	{r7}
 800a378:	4770      	bx	lr
 800a37a:	bf00      	nop
 800a37c:	20000080 	.word	0x20000080

0800a380 <DummyCB>:

/*
 * Dummy callback in case if the user provides NULL function pointer
 */
static void DummyCB(void)
{
 800a380:	b480      	push	{r7}
 800a382:	af00      	add	r7, sp, #0
  return;
 800a384:	bf00      	nop
}
 800a386:	46bd      	mov	sp, r7
 800a388:	bc80      	pop	{r7}
 800a38a:	4770      	bx	lr

0800a38c <ComputeCmac>:
 * \param[OUT] cmac           - Computed cmac
 * \retval                    - Status of the operation
 */
static SecureElementStatus_t ComputeCmac(uint8_t *micBxBuffer, uint8_t *buffer, uint16_t size, KeyIdentifier_t keyID,
                                         uint32_t *cmac)
{
 800a38c:	b590      	push	{r4, r7, lr}
 800a38e:	b0d1      	sub	sp, #324	; 0x144
 800a390:	af00      	add	r7, sp, #0
 800a392:	f107 040c 	add.w	r4, r7, #12
 800a396:	6020      	str	r0, [r4, #0]
 800a398:	f107 0008 	add.w	r0, r7, #8
 800a39c:	6001      	str	r1, [r0, #0]
 800a39e:	4619      	mov	r1, r3
 800a3a0:	1dbb      	adds	r3, r7, #6
 800a3a2:	801a      	strh	r2, [r3, #0]
 800a3a4:	1d7b      	adds	r3, r7, #5
 800a3a6:	460a      	mov	r2, r1
 800a3a8:	701a      	strb	r2, [r3, #0]
  SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 800a3aa:	2306      	movs	r3, #6
 800a3ac:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
  if ((buffer == NULL) || (cmac == NULL))
 800a3b0:	f107 0308 	add.w	r3, r7, #8
 800a3b4:	681b      	ldr	r3, [r3, #0]
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d003      	beq.n	800a3c2 <ComputeCmac+0x36>
 800a3ba:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	d101      	bne.n	800a3c6 <ComputeCmac+0x3a>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800a3c2:	2302      	movs	r3, #2
 800a3c4:	e04e      	b.n	800a464 <ComputeCmac+0xd8>

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  uint8_t Cmac[16];
  AES_CMAC_CTX aesCmacCtx[1];

  AES_CMAC_Init(aesCmacCtx);
 800a3c6:	f107 0314 	add.w	r3, r7, #20
 800a3ca:	4618      	mov	r0, r3
 800a3cc:	f7ff f80e 	bl	80093ec <AES_CMAC_Init>

  Key_t *keyItem;
  retval = GetKeyByID(keyID, &keyItem);
 800a3d0:	f107 0210 	add.w	r2, r7, #16
 800a3d4:	1d7b      	adds	r3, r7, #5
 800a3d6:	781b      	ldrb	r3, [r3, #0]
 800a3d8:	4611      	mov	r1, r2
 800a3da:	4618      	mov	r0, r3
 800a3dc:	f7ff ffa2 	bl	800a324 <GetKeyByID>
 800a3e0:	4603      	mov	r3, r0
 800a3e2:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f

  if (retval == SECURE_ELEMENT_SUCCESS)
 800a3e6:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d138      	bne.n	800a460 <ComputeCmac+0xd4>
  {
    AES_CMAC_SetKey(aesCmacCtx, keyItem->KeyValue);
 800a3ee:	f107 0310 	add.w	r3, r7, #16
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	1c5a      	adds	r2, r3, #1
 800a3f6:	f107 0314 	add.w	r3, r7, #20
 800a3fa:	4611      	mov	r1, r2
 800a3fc:	4618      	mov	r0, r3
 800a3fe:	f7ff f80e 	bl	800941e <AES_CMAC_SetKey>

    if (micBxBuffer != NULL)
 800a402:	f107 030c 	add.w	r3, r7, #12
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	2b00      	cmp	r3, #0
 800a40a:	d007      	beq.n	800a41c <ComputeCmac+0x90>
    {
      AES_CMAC_Update(aesCmacCtx, micBxBuffer, 16);
 800a40c:	f107 030c 	add.w	r3, r7, #12
 800a410:	f107 0014 	add.w	r0, r7, #20
 800a414:	2210      	movs	r2, #16
 800a416:	6819      	ldr	r1, [r3, #0]
 800a418:	f7ff f810 	bl	800943c <AES_CMAC_Update>
    }

    AES_CMAC_Update(aesCmacCtx, buffer, size);
 800a41c:	1dbb      	adds	r3, r7, #6
 800a41e:	881a      	ldrh	r2, [r3, #0]
 800a420:	f107 0308 	add.w	r3, r7, #8
 800a424:	f107 0014 	add.w	r0, r7, #20
 800a428:	6819      	ldr	r1, [r3, #0]
 800a42a:	f7ff f807 	bl	800943c <AES_CMAC_Update>

    AES_CMAC_Final(Cmac, aesCmacCtx);
 800a42e:	f107 0214 	add.w	r2, r7, #20
 800a432:	f507 7396 	add.w	r3, r7, #300	; 0x12c
 800a436:	4611      	mov	r1, r2
 800a438:	4618      	mov	r0, r3
 800a43a:	f7ff f8c1 	bl	80095c0 <AES_CMAC_Final>

    /* Bring into the required format */
    *cmac = (uint32_t)((uint32_t) Cmac[3] << 24 | (uint32_t) Cmac[2] << 16 | (uint32_t) Cmac[1] << 8 |
 800a43e:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 800a442:	061a      	lsls	r2, r3, #24
 800a444:	f897 312e 	ldrb.w	r3, [r7, #302]	; 0x12e
 800a448:	041b      	lsls	r3, r3, #16
 800a44a:	431a      	orrs	r2, r3
 800a44c:	f897 312d 	ldrb.w	r3, [r7, #301]	; 0x12d
 800a450:	021b      	lsls	r3, r3, #8
 800a452:	4313      	orrs	r3, r2
                       (uint32_t) Cmac[0]);
 800a454:	f897 212c 	ldrb.w	r2, [r7, #300]	; 0x12c
    *cmac = (uint32_t)((uint32_t) Cmac[3] << 24 | (uint32_t) Cmac[2] << 16 | (uint32_t) Cmac[1] << 8 |
 800a458:	431a      	orrs	r2, r3
 800a45a:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 800a45e:	601a      	str	r2, [r3, #0]
  {
    retval = SECURE_ELEMENT_ERROR;
  }
#endif /* LORAWAN_KMS */

  return retval;
 800a460:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
}
 800a464:	4618      	mov	r0, r3
 800a466:	f507 77a2 	add.w	r7, r7, #324	; 0x144
 800a46a:	46bd      	mov	sp, r7
 800a46c:	bd90      	pop	{r4, r7, pc}
	...

0800a470 <SecureElementInit>:
/*
 * API functions
 */

SecureElementStatus_t SecureElementInit(SecureElementNvmEvent seNvmCtxChanged)
{
 800a470:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a472:	b09d      	sub	sp, #116	; 0x74
 800a474:	af10      	add	r7, sp, #64	; 0x40
 800a476:	6278      	str	r0, [r7, #36]	; 0x24
#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  Key_t *keyItem;
  SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 800a478:	2306      	movs	r3, #6
 800a47a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Initialize LoRaWAN Key List buffer */
  memcpy1((uint8_t *)(SeNvmCtx.KeyList), (const uint8_t *)InitialKeyList, sizeof(Key_t)*NUM_OF_KEYS);
 800a47e:	22aa      	movs	r2, #170	; 0xaa
 800a480:	4990      	ldr	r1, [pc, #576]	; (800a6c4 <SecureElementInit+0x254>)
 800a482:	4891      	ldr	r0, [pc, #580]	; (800a6c8 <SecureElementInit+0x258>)
 800a484:	f00c f8fb 	bl	801667e <memcpy1>

  retval = GetKeyByID(APP_KEY, &keyItem);
 800a488:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800a48c:	4619      	mov	r1, r3
 800a48e:	2000      	movs	r0, #0
 800a490:	f7ff ff48 	bl	800a324 <GetKeyByID>
 800a494:	4603      	mov	r3, r0
 800a496:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  KEY_LOG(TS_OFF, VLEVEL_M, "###### OTAA ######\r\n");
 800a49a:	4b8c      	ldr	r3, [pc, #560]	; (800a6cc <SecureElementInit+0x25c>)
 800a49c:	2200      	movs	r2, #0
 800a49e:	2100      	movs	r1, #0
 800a4a0:	2002      	movs	r0, #2
 800a4a2:	f00f ff6b 	bl	801a37c <UTIL_ADV_TRACE_COND_FSend>
  if (retval == SECURE_ELEMENT_SUCCESS)
 800a4a6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	d14d      	bne.n	800a54a <SecureElementInit+0xda>
  {
    KEY_LOG(TS_OFF, VLEVEL_M, "###### AppKey:  %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X\r\n", HEX16(keyItem->KeyValue));
 800a4ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a4b0:	785b      	ldrb	r3, [r3, #1]
 800a4b2:	4618      	mov	r0, r3
 800a4b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a4b6:	789b      	ldrb	r3, [r3, #2]
 800a4b8:	461c      	mov	r4, r3
 800a4ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a4bc:	78db      	ldrb	r3, [r3, #3]
 800a4be:	461d      	mov	r5, r3
 800a4c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a4c2:	791b      	ldrb	r3, [r3, #4]
 800a4c4:	461e      	mov	r6, r3
 800a4c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a4c8:	795b      	ldrb	r3, [r3, #5]
 800a4ca:	623b      	str	r3, [r7, #32]
 800a4cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a4ce:	799b      	ldrb	r3, [r3, #6]
 800a4d0:	61fb      	str	r3, [r7, #28]
 800a4d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a4d4:	79db      	ldrb	r3, [r3, #7]
 800a4d6:	61bb      	str	r3, [r7, #24]
 800a4d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a4da:	7a1b      	ldrb	r3, [r3, #8]
 800a4dc:	617b      	str	r3, [r7, #20]
 800a4de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a4e0:	7a5b      	ldrb	r3, [r3, #9]
 800a4e2:	613b      	str	r3, [r7, #16]
 800a4e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a4e6:	7a9b      	ldrb	r3, [r3, #10]
 800a4e8:	60fb      	str	r3, [r7, #12]
 800a4ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a4ec:	7adb      	ldrb	r3, [r3, #11]
 800a4ee:	60bb      	str	r3, [r7, #8]
 800a4f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a4f2:	7b1b      	ldrb	r3, [r3, #12]
 800a4f4:	607b      	str	r3, [r7, #4]
 800a4f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a4f8:	7b5b      	ldrb	r3, [r3, #13]
 800a4fa:	603b      	str	r3, [r7, #0]
 800a4fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a4fe:	7b9b      	ldrb	r3, [r3, #14]
 800a500:	4619      	mov	r1, r3
 800a502:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a504:	7bdb      	ldrb	r3, [r3, #15]
 800a506:	461a      	mov	r2, r3
 800a508:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a50a:	7c1b      	ldrb	r3, [r3, #16]
 800a50c:	930f      	str	r3, [sp, #60]	; 0x3c
 800a50e:	920e      	str	r2, [sp, #56]	; 0x38
 800a510:	910d      	str	r1, [sp, #52]	; 0x34
 800a512:	683a      	ldr	r2, [r7, #0]
 800a514:	920c      	str	r2, [sp, #48]	; 0x30
 800a516:	687a      	ldr	r2, [r7, #4]
 800a518:	920b      	str	r2, [sp, #44]	; 0x2c
 800a51a:	68ba      	ldr	r2, [r7, #8]
 800a51c:	920a      	str	r2, [sp, #40]	; 0x28
 800a51e:	68fa      	ldr	r2, [r7, #12]
 800a520:	9209      	str	r2, [sp, #36]	; 0x24
 800a522:	693a      	ldr	r2, [r7, #16]
 800a524:	9208      	str	r2, [sp, #32]
 800a526:	697a      	ldr	r2, [r7, #20]
 800a528:	9207      	str	r2, [sp, #28]
 800a52a:	69ba      	ldr	r2, [r7, #24]
 800a52c:	9206      	str	r2, [sp, #24]
 800a52e:	69fa      	ldr	r2, [r7, #28]
 800a530:	9205      	str	r2, [sp, #20]
 800a532:	6a3b      	ldr	r3, [r7, #32]
 800a534:	9304      	str	r3, [sp, #16]
 800a536:	9603      	str	r6, [sp, #12]
 800a538:	9502      	str	r5, [sp, #8]
 800a53a:	9401      	str	r4, [sp, #4]
 800a53c:	9000      	str	r0, [sp, #0]
 800a53e:	4b64      	ldr	r3, [pc, #400]	; (800a6d0 <SecureElementInit+0x260>)
 800a540:	2200      	movs	r2, #0
 800a542:	2100      	movs	r1, #0
 800a544:	2002      	movs	r0, #2
 800a546:	f00f ff19 	bl	801a37c <UTIL_ADV_TRACE_COND_FSend>
  }
  retval = GetKeyByID(NWK_KEY, &keyItem);
 800a54a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800a54e:	4619      	mov	r1, r3
 800a550:	2001      	movs	r0, #1
 800a552:	f7ff fee7 	bl	800a324 <GetKeyByID>
 800a556:	4603      	mov	r3, r0
 800a558:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (retval == SECURE_ELEMENT_SUCCESS)
 800a55c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a560:	2b00      	cmp	r3, #0
 800a562:	d14d      	bne.n	800a600 <SecureElementInit+0x190>
  {
    KEY_LOG(TS_OFF, VLEVEL_M, "###### NwkKey:  %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X\r\n", HEX16(keyItem->KeyValue));
 800a564:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a566:	785b      	ldrb	r3, [r3, #1]
 800a568:	4618      	mov	r0, r3
 800a56a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a56c:	789b      	ldrb	r3, [r3, #2]
 800a56e:	461c      	mov	r4, r3
 800a570:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a572:	78db      	ldrb	r3, [r3, #3]
 800a574:	461d      	mov	r5, r3
 800a576:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a578:	791b      	ldrb	r3, [r3, #4]
 800a57a:	461e      	mov	r6, r3
 800a57c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a57e:	795b      	ldrb	r3, [r3, #5]
 800a580:	623b      	str	r3, [r7, #32]
 800a582:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a584:	799b      	ldrb	r3, [r3, #6]
 800a586:	61fb      	str	r3, [r7, #28]
 800a588:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a58a:	79db      	ldrb	r3, [r3, #7]
 800a58c:	61bb      	str	r3, [r7, #24]
 800a58e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a590:	7a1b      	ldrb	r3, [r3, #8]
 800a592:	617b      	str	r3, [r7, #20]
 800a594:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a596:	7a5b      	ldrb	r3, [r3, #9]
 800a598:	613b      	str	r3, [r7, #16]
 800a59a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a59c:	7a9b      	ldrb	r3, [r3, #10]
 800a59e:	60fb      	str	r3, [r7, #12]
 800a5a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5a2:	7adb      	ldrb	r3, [r3, #11]
 800a5a4:	60bb      	str	r3, [r7, #8]
 800a5a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5a8:	7b1b      	ldrb	r3, [r3, #12]
 800a5aa:	607b      	str	r3, [r7, #4]
 800a5ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5ae:	7b5b      	ldrb	r3, [r3, #13]
 800a5b0:	603b      	str	r3, [r7, #0]
 800a5b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5b4:	7b9b      	ldrb	r3, [r3, #14]
 800a5b6:	4619      	mov	r1, r3
 800a5b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5ba:	7bdb      	ldrb	r3, [r3, #15]
 800a5bc:	461a      	mov	r2, r3
 800a5be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5c0:	7c1b      	ldrb	r3, [r3, #16]
 800a5c2:	930f      	str	r3, [sp, #60]	; 0x3c
 800a5c4:	920e      	str	r2, [sp, #56]	; 0x38
 800a5c6:	910d      	str	r1, [sp, #52]	; 0x34
 800a5c8:	683a      	ldr	r2, [r7, #0]
 800a5ca:	920c      	str	r2, [sp, #48]	; 0x30
 800a5cc:	687a      	ldr	r2, [r7, #4]
 800a5ce:	920b      	str	r2, [sp, #44]	; 0x2c
 800a5d0:	68ba      	ldr	r2, [r7, #8]
 800a5d2:	920a      	str	r2, [sp, #40]	; 0x28
 800a5d4:	68fa      	ldr	r2, [r7, #12]
 800a5d6:	9209      	str	r2, [sp, #36]	; 0x24
 800a5d8:	693a      	ldr	r2, [r7, #16]
 800a5da:	9208      	str	r2, [sp, #32]
 800a5dc:	697a      	ldr	r2, [r7, #20]
 800a5de:	9207      	str	r2, [sp, #28]
 800a5e0:	69ba      	ldr	r2, [r7, #24]
 800a5e2:	9206      	str	r2, [sp, #24]
 800a5e4:	69fa      	ldr	r2, [r7, #28]
 800a5e6:	9205      	str	r2, [sp, #20]
 800a5e8:	6a3b      	ldr	r3, [r7, #32]
 800a5ea:	9304      	str	r3, [sp, #16]
 800a5ec:	9603      	str	r6, [sp, #12]
 800a5ee:	9502      	str	r5, [sp, #8]
 800a5f0:	9401      	str	r4, [sp, #4]
 800a5f2:	9000      	str	r0, [sp, #0]
 800a5f4:	4b37      	ldr	r3, [pc, #220]	; (800a6d4 <SecureElementInit+0x264>)
 800a5f6:	2200      	movs	r2, #0
 800a5f8:	2100      	movs	r1, #0
 800a5fa:	2002      	movs	r0, #2
 800a5fc:	f00f febe 	bl	801a37c <UTIL_ADV_TRACE_COND_FSend>
  }
  KEY_LOG(TS_OFF, VLEVEL_M, "###### ABP  ######\r\n");
 800a600:	4b35      	ldr	r3, [pc, #212]	; (800a6d8 <SecureElementInit+0x268>)
 800a602:	2200      	movs	r2, #0
 800a604:	2100      	movs	r1, #0
 800a606:	2002      	movs	r0, #2
 800a608:	f00f feb8 	bl	801a37c <UTIL_ADV_TRACE_COND_FSend>
  retval = GetKeyByID(APP_S_KEY, &keyItem);
 800a60c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800a610:	4619      	mov	r1, r3
 800a612:	2003      	movs	r0, #3
 800a614:	f7ff fe86 	bl	800a324 <GetKeyByID>
 800a618:	4603      	mov	r3, r0
 800a61a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (retval == SECURE_ELEMENT_SUCCESS)
 800a61e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a622:	2b00      	cmp	r3, #0
 800a624:	d15c      	bne.n	800a6e0 <SecureElementInit+0x270>
  {
    KEY_LOG(TS_OFF, VLEVEL_M, "###### AppSKey: %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X\r\n", HEX16(keyItem->KeyValue));
 800a626:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a628:	785b      	ldrb	r3, [r3, #1]
 800a62a:	4618      	mov	r0, r3
 800a62c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a62e:	789b      	ldrb	r3, [r3, #2]
 800a630:	461c      	mov	r4, r3
 800a632:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a634:	78db      	ldrb	r3, [r3, #3]
 800a636:	461d      	mov	r5, r3
 800a638:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a63a:	791b      	ldrb	r3, [r3, #4]
 800a63c:	461e      	mov	r6, r3
 800a63e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a640:	795b      	ldrb	r3, [r3, #5]
 800a642:	623b      	str	r3, [r7, #32]
 800a644:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a646:	799b      	ldrb	r3, [r3, #6]
 800a648:	61fb      	str	r3, [r7, #28]
 800a64a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a64c:	79db      	ldrb	r3, [r3, #7]
 800a64e:	61bb      	str	r3, [r7, #24]
 800a650:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a652:	7a1b      	ldrb	r3, [r3, #8]
 800a654:	617b      	str	r3, [r7, #20]
 800a656:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a658:	7a5b      	ldrb	r3, [r3, #9]
 800a65a:	613b      	str	r3, [r7, #16]
 800a65c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a65e:	7a9b      	ldrb	r3, [r3, #10]
 800a660:	60fb      	str	r3, [r7, #12]
 800a662:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a664:	7adb      	ldrb	r3, [r3, #11]
 800a666:	60bb      	str	r3, [r7, #8]
 800a668:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a66a:	7b1b      	ldrb	r3, [r3, #12]
 800a66c:	607b      	str	r3, [r7, #4]
 800a66e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a670:	7b5b      	ldrb	r3, [r3, #13]
 800a672:	603b      	str	r3, [r7, #0]
 800a674:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a676:	7b9b      	ldrb	r3, [r3, #14]
 800a678:	4619      	mov	r1, r3
 800a67a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a67c:	7bdb      	ldrb	r3, [r3, #15]
 800a67e:	461a      	mov	r2, r3
 800a680:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a682:	7c1b      	ldrb	r3, [r3, #16]
 800a684:	930f      	str	r3, [sp, #60]	; 0x3c
 800a686:	920e      	str	r2, [sp, #56]	; 0x38
 800a688:	910d      	str	r1, [sp, #52]	; 0x34
 800a68a:	683a      	ldr	r2, [r7, #0]
 800a68c:	920c      	str	r2, [sp, #48]	; 0x30
 800a68e:	687a      	ldr	r2, [r7, #4]
 800a690:	920b      	str	r2, [sp, #44]	; 0x2c
 800a692:	68ba      	ldr	r2, [r7, #8]
 800a694:	920a      	str	r2, [sp, #40]	; 0x28
 800a696:	68fa      	ldr	r2, [r7, #12]
 800a698:	9209      	str	r2, [sp, #36]	; 0x24
 800a69a:	693a      	ldr	r2, [r7, #16]
 800a69c:	9208      	str	r2, [sp, #32]
 800a69e:	697a      	ldr	r2, [r7, #20]
 800a6a0:	9207      	str	r2, [sp, #28]
 800a6a2:	69ba      	ldr	r2, [r7, #24]
 800a6a4:	9206      	str	r2, [sp, #24]
 800a6a6:	69fa      	ldr	r2, [r7, #28]
 800a6a8:	9205      	str	r2, [sp, #20]
 800a6aa:	6a3b      	ldr	r3, [r7, #32]
 800a6ac:	9304      	str	r3, [sp, #16]
 800a6ae:	9603      	str	r6, [sp, #12]
 800a6b0:	9502      	str	r5, [sp, #8]
 800a6b2:	9401      	str	r4, [sp, #4]
 800a6b4:	9000      	str	r0, [sp, #0]
 800a6b6:	4b09      	ldr	r3, [pc, #36]	; (800a6dc <SecureElementInit+0x26c>)
 800a6b8:	2200      	movs	r2, #0
 800a6ba:	2100      	movs	r1, #0
 800a6bc:	2002      	movs	r0, #2
 800a6be:	f00f fe5d 	bl	801a37c <UTIL_ADV_TRACE_COND_FSend>
 800a6c2:	e00d      	b.n	800a6e0 <SecureElementInit+0x270>
 800a6c4:	0801b590 	.word	0x0801b590
 800a6c8:	20000090 	.word	0x20000090
 800a6cc:	0801ace4 	.word	0x0801ace4
 800a6d0:	0801acfc 	.word	0x0801acfc
 800a6d4:	0801ad60 	.word	0x0801ad60
 800a6d8:	0801adc4 	.word	0x0801adc4
 800a6dc:	0801addc 	.word	0x0801addc
  }
  retval = GetKeyByID(NWK_S_KEY, &keyItem);
 800a6e0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800a6e4:	4619      	mov	r1, r3
 800a6e6:	2002      	movs	r0, #2
 800a6e8:	f7ff fe1c 	bl	800a324 <GetKeyByID>
 800a6ec:	4603      	mov	r3, r0
 800a6ee:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (retval == SECURE_ELEMENT_SUCCESS)
 800a6f2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	d14d      	bne.n	800a796 <SecureElementInit+0x326>
  {
    KEY_LOG(TS_OFF, VLEVEL_M, "###### NwkSKey: %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X\r\n", HEX16(keyItem->KeyValue));
 800a6fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a6fc:	785b      	ldrb	r3, [r3, #1]
 800a6fe:	4618      	mov	r0, r3
 800a700:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a702:	789b      	ldrb	r3, [r3, #2]
 800a704:	461c      	mov	r4, r3
 800a706:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a708:	78db      	ldrb	r3, [r3, #3]
 800a70a:	461d      	mov	r5, r3
 800a70c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a70e:	791b      	ldrb	r3, [r3, #4]
 800a710:	461e      	mov	r6, r3
 800a712:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a714:	795b      	ldrb	r3, [r3, #5]
 800a716:	623b      	str	r3, [r7, #32]
 800a718:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a71a:	799b      	ldrb	r3, [r3, #6]
 800a71c:	61fb      	str	r3, [r7, #28]
 800a71e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a720:	79db      	ldrb	r3, [r3, #7]
 800a722:	61bb      	str	r3, [r7, #24]
 800a724:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a726:	7a1b      	ldrb	r3, [r3, #8]
 800a728:	617b      	str	r3, [r7, #20]
 800a72a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a72c:	7a5b      	ldrb	r3, [r3, #9]
 800a72e:	613b      	str	r3, [r7, #16]
 800a730:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a732:	7a9b      	ldrb	r3, [r3, #10]
 800a734:	60fb      	str	r3, [r7, #12]
 800a736:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a738:	7adb      	ldrb	r3, [r3, #11]
 800a73a:	60bb      	str	r3, [r7, #8]
 800a73c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a73e:	7b1b      	ldrb	r3, [r3, #12]
 800a740:	607b      	str	r3, [r7, #4]
 800a742:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a744:	7b5b      	ldrb	r3, [r3, #13]
 800a746:	603b      	str	r3, [r7, #0]
 800a748:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a74a:	7b9b      	ldrb	r3, [r3, #14]
 800a74c:	4619      	mov	r1, r3
 800a74e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a750:	7bdb      	ldrb	r3, [r3, #15]
 800a752:	461a      	mov	r2, r3
 800a754:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a756:	7c1b      	ldrb	r3, [r3, #16]
 800a758:	930f      	str	r3, [sp, #60]	; 0x3c
 800a75a:	920e      	str	r2, [sp, #56]	; 0x38
 800a75c:	910d      	str	r1, [sp, #52]	; 0x34
 800a75e:	683a      	ldr	r2, [r7, #0]
 800a760:	920c      	str	r2, [sp, #48]	; 0x30
 800a762:	687a      	ldr	r2, [r7, #4]
 800a764:	920b      	str	r2, [sp, #44]	; 0x2c
 800a766:	68ba      	ldr	r2, [r7, #8]
 800a768:	920a      	str	r2, [sp, #40]	; 0x28
 800a76a:	68fa      	ldr	r2, [r7, #12]
 800a76c:	9209      	str	r2, [sp, #36]	; 0x24
 800a76e:	693a      	ldr	r2, [r7, #16]
 800a770:	9208      	str	r2, [sp, #32]
 800a772:	697a      	ldr	r2, [r7, #20]
 800a774:	9207      	str	r2, [sp, #28]
 800a776:	69ba      	ldr	r2, [r7, #24]
 800a778:	9206      	str	r2, [sp, #24]
 800a77a:	69fa      	ldr	r2, [r7, #28]
 800a77c:	9205      	str	r2, [sp, #20]
 800a77e:	6a3b      	ldr	r3, [r7, #32]
 800a780:	9304      	str	r3, [sp, #16]
 800a782:	9603      	str	r6, [sp, #12]
 800a784:	9502      	str	r5, [sp, #8]
 800a786:	9401      	str	r4, [sp, #4]
 800a788:	9000      	str	r0, [sp, #0]
 800a78a:	4b0d      	ldr	r3, [pc, #52]	; (800a7c0 <SecureElementInit+0x350>)
 800a78c:	2200      	movs	r2, #0
 800a78e:	2100      	movs	r1, #0
 800a790:	2002      	movs	r0, #2
 800a792:	f00f fdf3 	bl	801a37c <UTIL_ADV_TRACE_COND_FSend>
  SeNvmCtx.KeyList[itr].KeyID = SLOT_RAND_ZERO_KEY;

#endif /* LORAWAN_KMS */

  /* Assign callback */
  if (seNvmCtxChanged != 0)
 800a796:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d003      	beq.n	800a7a4 <SecureElementInit+0x334>
  {
    SeNvmCtxChanged = seNvmCtxChanged;
 800a79c:	4a09      	ldr	r2, [pc, #36]	; (800a7c4 <SecureElementInit+0x354>)
 800a79e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7a0:	6013      	str	r3, [r2, #0]
 800a7a2:	e002      	b.n	800a7aa <SecureElementInit+0x33a>
  }
  else
  {
    SeNvmCtxChanged = DummyCB;
 800a7a4:	4b07      	ldr	r3, [pc, #28]	; (800a7c4 <SecureElementInit+0x354>)
 800a7a6:	4a08      	ldr	r2, [pc, #32]	; (800a7c8 <SecureElementInit+0x358>)
 800a7a8:	601a      	str	r2, [r3, #0]
  }

#if !defined( SECURE_ELEMENT_PRE_PROVISIONED )
#if ( STATIC_DEVICE_EUI == 0 )
  /* Get a DevEUI from MCU unique ID */
  GetUniqueId(SeNvmCtx.DevEui);
 800a7aa:	4808      	ldr	r0, [pc, #32]	; (800a7cc <SecureElementInit+0x35c>)
 800a7ac:	f7f7 f9d3 	bl	8001b56 <GetUniqueId>
#endif /* STATIC_DEVICE_EUI */
#endif /* !SECURE_ELEMENT_PRE_PROVISIONED */
  SeNvmCtxChanged();
 800a7b0:	4b04      	ldr	r3, [pc, #16]	; (800a7c4 <SecureElementInit+0x354>)
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	4798      	blx	r3

  return SECURE_ELEMENT_SUCCESS;
 800a7b6:	2300      	movs	r3, #0
}
 800a7b8:	4618      	mov	r0, r3
 800a7ba:	3734      	adds	r7, #52	; 0x34
 800a7bc:	46bd      	mov	sp, r7
 800a7be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a7c0:	0801ae40 	.word	0x0801ae40
 800a7c4:	20000358 	.word	0x20000358
 800a7c8:	0800a381 	.word	0x0800a381
 800a7cc:	20000080 	.word	0x20000080

0800a7d0 <SecureElementRestoreNvmCtx>:
  return SECURE_ELEMENT_SUCCESS;
#endif /* LORAWAN_KMS == 1 */
}

SecureElementStatus_t SecureElementRestoreNvmCtx(void *seNvmCtx)
{
 800a7d0:	b580      	push	{r7, lr}
 800a7d2:	b082      	sub	sp, #8
 800a7d4:	af00      	add	r7, sp, #0
 800a7d6:	6078      	str	r0, [r7, #4]
  /* Restore nvm context */
  if (seNvmCtx != 0)
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d006      	beq.n	800a7ec <SecureElementRestoreNvmCtx+0x1c>
  {
    memcpy1((uint8_t *) &SeNvmCtx, (uint8_t *) seNvmCtx, sizeof(SeNvmCtx));
 800a7de:	22ba      	movs	r2, #186	; 0xba
 800a7e0:	6879      	ldr	r1, [r7, #4]
 800a7e2:	4805      	ldr	r0, [pc, #20]	; (800a7f8 <SecureElementRestoreNvmCtx+0x28>)
 800a7e4:	f00b ff4b 	bl	801667e <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800a7e8:	2300      	movs	r3, #0
 800a7ea:	e000      	b.n	800a7ee <SecureElementRestoreNvmCtx+0x1e>
  }
  else
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800a7ec:	2302      	movs	r3, #2
  }
}
 800a7ee:	4618      	mov	r0, r3
 800a7f0:	3708      	adds	r7, #8
 800a7f2:	46bd      	mov	sp, r7
 800a7f4:	bd80      	pop	{r7, pc}
 800a7f6:	bf00      	nop
 800a7f8:	20000080 	.word	0x20000080

0800a7fc <SecureElementGetNvmCtx>:

void *SecureElementGetNvmCtx(size_t *seNvmCtxSize)
{
 800a7fc:	b480      	push	{r7}
 800a7fe:	b083      	sub	sp, #12
 800a800:	af00      	add	r7, sp, #0
 800a802:	6078      	str	r0, [r7, #4]
  *seNvmCtxSize = sizeof(SeNvmCtx);
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	22ba      	movs	r2, #186	; 0xba
 800a808:	601a      	str	r2, [r3, #0]
  return &SeNvmCtx;
 800a80a:	4b03      	ldr	r3, [pc, #12]	; (800a818 <SecureElementGetNvmCtx+0x1c>)
}
 800a80c:	4618      	mov	r0, r3
 800a80e:	370c      	adds	r7, #12
 800a810:	46bd      	mov	sp, r7
 800a812:	bc80      	pop	{r7}
 800a814:	4770      	bx	lr
 800a816:	bf00      	nop
 800a818:	20000080 	.word	0x20000080

0800a81c <SecureElementSetKey>:

SecureElementStatus_t SecureElementSetKey(KeyIdentifier_t keyID, uint8_t *key)
{
 800a81c:	b580      	push	{r7, lr}
 800a81e:	b088      	sub	sp, #32
 800a820:	af00      	add	r7, sp, #0
 800a822:	4603      	mov	r3, r0
 800a824:	6039      	str	r1, [r7, #0]
 800a826:	71fb      	strb	r3, [r7, #7]
  if (key == NULL)
 800a828:	683b      	ldr	r3, [r7, #0]
 800a82a:	2b00      	cmp	r3, #0
 800a82c:	d101      	bne.n	800a832 <SecureElementSetKey+0x16>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800a82e:	2302      	movs	r3, #2
 800a830:	e04e      	b.n	800a8d0 <SecureElementSetKey+0xb4>
  }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 800a832:	2300      	movs	r3, #0
 800a834:	77fb      	strb	r3, [r7, #31]
 800a836:	e047      	b.n	800a8c8 <SecureElementSetKey+0xac>
  {
    if (SeNvmCtx.KeyList[i].KeyID == keyID)
 800a838:	7ffa      	ldrb	r2, [r7, #31]
 800a83a:	4927      	ldr	r1, [pc, #156]	; (800a8d8 <SecureElementSetKey+0xbc>)
 800a83c:	4613      	mov	r3, r2
 800a83e:	011b      	lsls	r3, r3, #4
 800a840:	4413      	add	r3, r2
 800a842:	440b      	add	r3, r1
 800a844:	3310      	adds	r3, #16
 800a846:	781b      	ldrb	r3, [r3, #0]
 800a848:	79fa      	ldrb	r2, [r7, #7]
 800a84a:	429a      	cmp	r2, r3
 800a84c:	d139      	bne.n	800a8c2 <SecureElementSetKey+0xa6>
    {
#if ( LORAMAC_MAX_MC_CTX == 1 )
      if (keyID == MC_KEY_0)
 800a84e:	79fb      	ldrb	r3, [r7, #7]
 800a850:	2b80      	cmp	r3, #128	; 0x80
 800a852:	d124      	bne.n	800a89e <SecureElementSetKey+0x82>
#else /* LORAMAC_MAX_MC_CTX > 1 */
      if ((keyID == MC_KEY_0) || (keyID == MC_KEY_1) || (keyID == MC_KEY_2) || (keyID == MC_KEY_3))
#endif /* LORAMAC_MAX_MC_CTX */
      {
        /* Decrypt the key if its a Mckey */
        SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 800a854:	2306      	movs	r3, #6
 800a856:	77bb      	strb	r3, [r7, #30]
        uint8_t decryptedKey[16] = { 0 };
 800a858:	f107 030c 	add.w	r3, r7, #12
 800a85c:	2200      	movs	r2, #0
 800a85e:	601a      	str	r2, [r3, #0]
 800a860:	605a      	str	r2, [r3, #4]
 800a862:	609a      	str	r2, [r3, #8]
 800a864:	60da      	str	r2, [r3, #12]

        retval = SecureElementAesEncrypt(key, 16, MC_KE_KEY, decryptedKey);
 800a866:	f107 030c 	add.w	r3, r7, #12
 800a86a:	227f      	movs	r2, #127	; 0x7f
 800a86c:	2110      	movs	r1, #16
 800a86e:	6838      	ldr	r0, [r7, #0]
 800a870:	f000 f883 	bl	800a97a <SecureElementAesEncrypt>
 800a874:	4603      	mov	r3, r0
 800a876:	77bb      	strb	r3, [r7, #30]

        memcpy1(SeNvmCtx.KeyList[i].KeyValue, decryptedKey, SE_KEY_SIZE);
 800a878:	7ffa      	ldrb	r2, [r7, #31]
 800a87a:	4613      	mov	r3, r2
 800a87c:	011b      	lsls	r3, r3, #4
 800a87e:	4413      	add	r3, r2
 800a880:	3310      	adds	r3, #16
 800a882:	4a15      	ldr	r2, [pc, #84]	; (800a8d8 <SecureElementSetKey+0xbc>)
 800a884:	4413      	add	r3, r2
 800a886:	3301      	adds	r3, #1
 800a888:	f107 010c 	add.w	r1, r7, #12
 800a88c:	2210      	movs	r2, #16
 800a88e:	4618      	mov	r0, r3
 800a890:	f00b fef5 	bl	801667e <memcpy1>
        SeNvmCtxChanged();
 800a894:	4b11      	ldr	r3, [pc, #68]	; (800a8dc <SecureElementSetKey+0xc0>)
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	4798      	blx	r3

        return retval;
 800a89a:	7fbb      	ldrb	r3, [r7, #30]
 800a89c:	e018      	b.n	800a8d0 <SecureElementSetKey+0xb4>
      }
      else
      {
        memcpy1(SeNvmCtx.KeyList[i].KeyValue, key, SE_KEY_SIZE);
 800a89e:	7ffa      	ldrb	r2, [r7, #31]
 800a8a0:	4613      	mov	r3, r2
 800a8a2:	011b      	lsls	r3, r3, #4
 800a8a4:	4413      	add	r3, r2
 800a8a6:	3310      	adds	r3, #16
 800a8a8:	4a0b      	ldr	r2, [pc, #44]	; (800a8d8 <SecureElementSetKey+0xbc>)
 800a8aa:	4413      	add	r3, r2
 800a8ac:	3301      	adds	r3, #1
 800a8ae:	2210      	movs	r2, #16
 800a8b0:	6839      	ldr	r1, [r7, #0]
 800a8b2:	4618      	mov	r0, r3
 800a8b4:	f00b fee3 	bl	801667e <memcpy1>
        SeNvmCtxChanged();
 800a8b8:	4b08      	ldr	r3, [pc, #32]	; (800a8dc <SecureElementSetKey+0xc0>)
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	4798      	blx	r3
        return SECURE_ELEMENT_SUCCESS;
 800a8be:	2300      	movs	r3, #0
 800a8c0:	e006      	b.n	800a8d0 <SecureElementSetKey+0xb4>
  for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 800a8c2:	7ffb      	ldrb	r3, [r7, #31]
 800a8c4:	3301      	adds	r3, #1
 800a8c6:	77fb      	strb	r3, [r7, #31]
 800a8c8:	7ffb      	ldrb	r3, [r7, #31]
 800a8ca:	2b09      	cmp	r3, #9
 800a8cc:	d9b4      	bls.n	800a838 <SecureElementSetKey+0x1c>
      }
    }
  }
  return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800a8ce:	2303      	movs	r3, #3
#else /* LORAWAN_KMS == 1 */
  /* Indexes are already stored at init or when deriving the key */
  CK_OBJECT_HANDLE keyIndex;
  return GetKeyIndexByID(keyID, &keyIndex);
#endif /* LORAWAN_KMS */
}
 800a8d0:	4618      	mov	r0, r3
 800a8d2:	3720      	adds	r7, #32
 800a8d4:	46bd      	mov	sp, r7
 800a8d6:	bd80      	pop	{r7, pc}
 800a8d8:	20000080 	.word	0x20000080
 800a8dc:	20000358 	.word	0x20000358

0800a8e0 <SecureElementComputeAesCmac>:
#endif /* LORAWAN_KMS */
}

SecureElementStatus_t SecureElementComputeAesCmac(uint8_t *micBxBuffer, uint8_t *buffer, uint16_t size,
                                                  KeyIdentifier_t keyID, uint32_t *cmac)
{
 800a8e0:	b580      	push	{r7, lr}
 800a8e2:	b086      	sub	sp, #24
 800a8e4:	af02      	add	r7, sp, #8
 800a8e6:	60f8      	str	r0, [r7, #12]
 800a8e8:	60b9      	str	r1, [r7, #8]
 800a8ea:	4611      	mov	r1, r2
 800a8ec:	461a      	mov	r2, r3
 800a8ee:	460b      	mov	r3, r1
 800a8f0:	80fb      	strh	r3, [r7, #6]
 800a8f2:	4613      	mov	r3, r2
 800a8f4:	717b      	strb	r3, [r7, #5]
  if (keyID >= LORAMAC_CRYPTO_MULTICAST_KEYS)
 800a8f6:	797b      	ldrb	r3, [r7, #5]
 800a8f8:	2b7e      	cmp	r3, #126	; 0x7e
 800a8fa:	d901      	bls.n	800a900 <SecureElementComputeAesCmac+0x20>
  {
    /* Never accept multicast key identifier for cmac computation */
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800a8fc:	2303      	movs	r3, #3
 800a8fe:	e009      	b.n	800a914 <SecureElementComputeAesCmac+0x34>
  }

  return ComputeCmac(micBxBuffer, buffer, size, keyID, cmac);
 800a900:	7979      	ldrb	r1, [r7, #5]
 800a902:	88fa      	ldrh	r2, [r7, #6]
 800a904:	69bb      	ldr	r3, [r7, #24]
 800a906:	9300      	str	r3, [sp, #0]
 800a908:	460b      	mov	r3, r1
 800a90a:	68b9      	ldr	r1, [r7, #8]
 800a90c:	68f8      	ldr	r0, [r7, #12]
 800a90e:	f7ff fd3d 	bl	800a38c <ComputeCmac>
 800a912:	4603      	mov	r3, r0
}
 800a914:	4618      	mov	r0, r3
 800a916:	3710      	adds	r7, #16
 800a918:	46bd      	mov	sp, r7
 800a91a:	bd80      	pop	{r7, pc}

0800a91c <SecureElementVerifyAesCmac>:

SecureElementStatus_t SecureElementVerifyAesCmac(uint8_t *buffer, uint16_t size, uint32_t expectedCmac,
                                                 KeyIdentifier_t keyID)
{
 800a91c:	b580      	push	{r7, lr}
 800a91e:	b088      	sub	sp, #32
 800a920:	af02      	add	r7, sp, #8
 800a922:	60f8      	str	r0, [r7, #12]
 800a924:	607a      	str	r2, [r7, #4]
 800a926:	461a      	mov	r2, r3
 800a928:	460b      	mov	r3, r1
 800a92a:	817b      	strh	r3, [r7, #10]
 800a92c:	4613      	mov	r3, r2
 800a92e:	727b      	strb	r3, [r7, #9]
  SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 800a930:	2306      	movs	r3, #6
 800a932:	75fb      	strb	r3, [r7, #23]
  if (buffer == NULL)
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	2b00      	cmp	r3, #0
 800a938:	d101      	bne.n	800a93e <SecureElementVerifyAesCmac+0x22>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800a93a:	2302      	movs	r3, #2
 800a93c:	e019      	b.n	800a972 <SecureElementVerifyAesCmac+0x56>
  }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  uint32_t compCmac = 0;
 800a93e:	2300      	movs	r3, #0
 800a940:	613b      	str	r3, [r7, #16]

  retval = ComputeCmac(NULL, buffer, size, keyID, &compCmac);
 800a942:	7a79      	ldrb	r1, [r7, #9]
 800a944:	897a      	ldrh	r2, [r7, #10]
 800a946:	f107 0310 	add.w	r3, r7, #16
 800a94a:	9300      	str	r3, [sp, #0]
 800a94c:	460b      	mov	r3, r1
 800a94e:	68f9      	ldr	r1, [r7, #12]
 800a950:	2000      	movs	r0, #0
 800a952:	f7ff fd1b 	bl	800a38c <ComputeCmac>
 800a956:	4603      	mov	r3, r0
 800a958:	75fb      	strb	r3, [r7, #23]
  if (retval != SECURE_ELEMENT_SUCCESS)
 800a95a:	7dfb      	ldrb	r3, [r7, #23]
 800a95c:	2b00      	cmp	r3, #0
 800a95e:	d001      	beq.n	800a964 <SecureElementVerifyAesCmac+0x48>
  {
    return retval;
 800a960:	7dfb      	ldrb	r3, [r7, #23]
 800a962:	e006      	b.n	800a972 <SecureElementVerifyAesCmac+0x56>
  }

  if (expectedCmac != compCmac)
 800a964:	693b      	ldr	r3, [r7, #16]
 800a966:	687a      	ldr	r2, [r7, #4]
 800a968:	429a      	cmp	r2, r3
 800a96a:	d001      	beq.n	800a970 <SecureElementVerifyAesCmac+0x54>
  {
    retval = SECURE_ELEMENT_FAIL_CMAC;
 800a96c:	2301      	movs	r3, #1
 800a96e:	75fb      	strb	r3, [r7, #23]
    retval = SECURE_ELEMENT_ERROR;
  }

#endif /* LORAWAN_KMS */

  return retval;
 800a970:	7dfb      	ldrb	r3, [r7, #23]
}
 800a972:	4618      	mov	r0, r3
 800a974:	3718      	adds	r7, #24
 800a976:	46bd      	mov	sp, r7
 800a978:	bd80      	pop	{r7, pc}

0800a97a <SecureElementAesEncrypt>:

SecureElementStatus_t SecureElementAesEncrypt(uint8_t *buffer, uint16_t size, KeyIdentifier_t keyID,
                                              uint8_t *encBuffer)
{
 800a97a:	b580      	push	{r7, lr}
 800a97c:	b0c2      	sub	sp, #264	; 0x108
 800a97e:	af00      	add	r7, sp, #0
 800a980:	60f8      	str	r0, [r7, #12]
 800a982:	4608      	mov	r0, r1
 800a984:	4611      	mov	r1, r2
 800a986:	1d3a      	adds	r2, r7, #4
 800a988:	6013      	str	r3, [r2, #0]
 800a98a:	4603      	mov	r3, r0
 800a98c:	817b      	strh	r3, [r7, #10]
 800a98e:	460b      	mov	r3, r1
 800a990:	727b      	strb	r3, [r7, #9]
  SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 800a992:	2306      	movs	r3, #6
 800a994:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106
  if (buffer == NULL || encBuffer == NULL)
 800a998:	68fb      	ldr	r3, [r7, #12]
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	d003      	beq.n	800a9a6 <SecureElementAesEncrypt+0x2c>
 800a99e:	1d3b      	adds	r3, r7, #4
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	2b00      	cmp	r3, #0
 800a9a4:	d101      	bne.n	800a9aa <SecureElementAesEncrypt+0x30>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800a9a6:	2302      	movs	r3, #2
 800a9a8:	e043      	b.n	800aa32 <SecureElementAesEncrypt+0xb8>
  }

  /* Check if the size is divisible by 16 */
  if ((size % 16) != 0)
 800a9aa:	897b      	ldrh	r3, [r7, #10]
 800a9ac:	f003 030f 	and.w	r3, r3, #15
 800a9b0:	b29b      	uxth	r3, r3
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	d001      	beq.n	800a9ba <SecureElementAesEncrypt+0x40>
  {
    return SECURE_ELEMENT_ERROR_BUF_SIZE;
 800a9b6:	2305      	movs	r3, #5
 800a9b8:	e03b      	b.n	800aa32 <SecureElementAesEncrypt+0xb8>
  }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  lorawan_aes_context aesContext;
  memset1(aesContext.ksch, '\0', 240);
 800a9ba:	f107 0314 	add.w	r3, r7, #20
 800a9be:	22f0      	movs	r2, #240	; 0xf0
 800a9c0:	2100      	movs	r1, #0
 800a9c2:	4618      	mov	r0, r3
 800a9c4:	f00b fe94 	bl	80166f0 <memset1>

  Key_t *pItem;
  retval = GetKeyByID(keyID, &pItem);
 800a9c8:	f107 0210 	add.w	r2, r7, #16
 800a9cc:	7a7b      	ldrb	r3, [r7, #9]
 800a9ce:	4611      	mov	r1, r2
 800a9d0:	4618      	mov	r0, r3
 800a9d2:	f7ff fca7 	bl	800a324 <GetKeyByID>
 800a9d6:	4603      	mov	r3, r0
 800a9d8:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106

  if (retval == SECURE_ELEMENT_SUCCESS)
 800a9dc:	f897 3106 	ldrb.w	r3, [r7, #262]	; 0x106
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	d124      	bne.n	800aa2e <SecureElementAesEncrypt+0xb4>
  {
    lorawan_aes_set_key(pItem->KeyValue, 16, &aesContext);
 800a9e4:	693b      	ldr	r3, [r7, #16]
 800a9e6:	3301      	adds	r3, #1
 800a9e8:	f107 0214 	add.w	r2, r7, #20
 800a9ec:	2110      	movs	r1, #16
 800a9ee:	4618      	mov	r0, r3
 800a9f0:	f7ff fb80 	bl	800a0f4 <lorawan_aes_set_key>

    uint8_t block = 0;
 800a9f4:	2300      	movs	r3, #0
 800a9f6:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107

    while (size != 0)
 800a9fa:	e015      	b.n	800aa28 <SecureElementAesEncrypt+0xae>
    {
      lorawan_aes_encrypt(&buffer[block], &encBuffer[block], &aesContext);
 800a9fc:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 800aa00:	68fa      	ldr	r2, [r7, #12]
 800aa02:	18d0      	adds	r0, r2, r3
 800aa04:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 800aa08:	1d3a      	adds	r2, r7, #4
 800aa0a:	6812      	ldr	r2, [r2, #0]
 800aa0c:	4413      	add	r3, r2
 800aa0e:	f107 0214 	add.w	r2, r7, #20
 800aa12:	4619      	mov	r1, r3
 800aa14:	f7ff fc3c 	bl	800a290 <lorawan_aes_encrypt>
      block = block + 16;
 800aa18:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 800aa1c:	3310      	adds	r3, #16
 800aa1e:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107
      size = size - 16;
 800aa22:	897b      	ldrh	r3, [r7, #10]
 800aa24:	3b10      	subs	r3, #16
 800aa26:	817b      	strh	r3, [r7, #10]
    while (size != 0)
 800aa28:	897b      	ldrh	r3, [r7, #10]
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	d1e6      	bne.n	800a9fc <SecureElementAesEncrypt+0x82>
  {
    retval = SECURE_ELEMENT_ERROR;
  }
#endif /* LORAWAN_KMS */

  return retval;
 800aa2e:	f897 3106 	ldrb.w	r3, [r7, #262]	; 0x106
}
 800aa32:	4618      	mov	r0, r3
 800aa34:	f507 7784 	add.w	r7, r7, #264	; 0x108
 800aa38:	46bd      	mov	sp, r7
 800aa3a:	bd80      	pop	{r7, pc}

0800aa3c <SecureElementDeriveAndStoreKey>:

SecureElementStatus_t SecureElementDeriveAndStoreKey(Version_t version, uint8_t *input, KeyIdentifier_t rootKeyID,
                                                     KeyIdentifier_t targetKeyID)
{
 800aa3c:	b580      	push	{r7, lr}
 800aa3e:	b08a      	sub	sp, #40	; 0x28
 800aa40:	af00      	add	r7, sp, #0
 800aa42:	60f8      	str	r0, [r7, #12]
 800aa44:	60b9      	str	r1, [r7, #8]
 800aa46:	4611      	mov	r1, r2
 800aa48:	461a      	mov	r2, r3
 800aa4a:	460b      	mov	r3, r1
 800aa4c:	71fb      	strb	r3, [r7, #7]
 800aa4e:	4613      	mov	r3, r2
 800aa50:	71bb      	strb	r3, [r7, #6]
  SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 800aa52:	2306      	movs	r3, #6
 800aa54:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if (input == NULL)
 800aa58:	68bb      	ldr	r3, [r7, #8]
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d101      	bne.n	800aa62 <SecureElementDeriveAndStoreKey+0x26>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800aa5e:	2302      	movs	r3, #2
 800aa60:	e032      	b.n	800aac8 <SecureElementDeriveAndStoreKey+0x8c>
  }

  /* In case of MC_KE_KEY, only McRootKey can be used as root key */
  if (targetKeyID == MC_KE_KEY)
 800aa62:	79bb      	ldrb	r3, [r7, #6]
 800aa64:	2b7f      	cmp	r3, #127	; 0x7f
 800aa66:	d104      	bne.n	800aa72 <SecureElementDeriveAndStoreKey+0x36>
  {
    if (rootKeyID != MC_ROOT_KEY)
 800aa68:	79fb      	ldrb	r3, [r7, #7]
 800aa6a:	2b04      	cmp	r3, #4
 800aa6c:	d001      	beq.n	800aa72 <SecureElementDeriveAndStoreKey+0x36>
    {
      return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800aa6e:	2303      	movs	r3, #3
 800aa70:	e02a      	b.n	800aac8 <SecureElementDeriveAndStoreKey+0x8c>
    }
  }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  uint8_t key[16] = { 0 };
 800aa72:	f107 0314 	add.w	r3, r7, #20
 800aa76:	2200      	movs	r2, #0
 800aa78:	601a      	str	r2, [r3, #0]
 800aa7a:	605a      	str	r2, [r3, #4]
 800aa7c:	609a      	str	r2, [r3, #8]
 800aa7e:	60da      	str	r2, [r3, #12]
  /* Derive key */
  retval = SecureElementAesEncrypt(input, 16, rootKeyID, key);
 800aa80:	f107 0314 	add.w	r3, r7, #20
 800aa84:	79fa      	ldrb	r2, [r7, #7]
 800aa86:	2110      	movs	r1, #16
 800aa88:	68b8      	ldr	r0, [r7, #8]
 800aa8a:	f7ff ff76 	bl	800a97a <SecureElementAesEncrypt>
 800aa8e:	4603      	mov	r3, r0
 800aa90:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if (retval != SECURE_ELEMENT_SUCCESS)
 800aa94:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	d002      	beq.n	800aaa2 <SecureElementDeriveAndStoreKey+0x66>
  {
    return retval;
 800aa9c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800aaa0:	e012      	b.n	800aac8 <SecureElementDeriveAndStoreKey+0x8c>
  }

  /* Store key */
  retval = SecureElementSetKey(targetKeyID, key);
 800aaa2:	f107 0214 	add.w	r2, r7, #20
 800aaa6:	79bb      	ldrb	r3, [r7, #6]
 800aaa8:	4611      	mov	r1, r2
 800aaaa:	4618      	mov	r0, r3
 800aaac:	f7ff feb6 	bl	800a81c <SecureElementSetKey>
 800aab0:	4603      	mov	r3, r0
 800aab2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if (retval != SECURE_ELEMENT_SUCCESS)
 800aab6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	d002      	beq.n	800aac4 <SecureElementDeriveAndStoreKey+0x88>
  {
    return retval;
 800aabe:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800aac2:	e001      	b.n	800aac8 <SecureElementDeriveAndStoreKey+0x8c>
  {
    retval = SECURE_ELEMENT_ERROR;
  }
#endif /* LORAWAN_KMS */

  return retval;
 800aac4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800aac8:	4618      	mov	r0, r3
 800aaca:	3728      	adds	r7, #40	; 0x28
 800aacc:	46bd      	mov	sp, r7
 800aace:	bd80      	pop	{r7, pc}

0800aad0 <SecureElementProcessJoinAccept>:

SecureElementStatus_t SecureElementProcessJoinAccept(JoinReqIdentifier_t joinReqType, uint8_t *joinEui,
                                                     uint16_t devNonce, uint8_t *encJoinAccept,
                                                     uint8_t encJoinAcceptSize, uint8_t *decJoinAccept,
                                                     uint8_t *versionMinor)
{
 800aad0:	b580      	push	{r7, lr}
 800aad2:	b086      	sub	sp, #24
 800aad4:	af00      	add	r7, sp, #0
 800aad6:	60b9      	str	r1, [r7, #8]
 800aad8:	607b      	str	r3, [r7, #4]
 800aada:	4603      	mov	r3, r0
 800aadc:	73fb      	strb	r3, [r7, #15]
 800aade:	4613      	mov	r3, r2
 800aae0:	81bb      	strh	r3, [r7, #12]
  if ((encJoinAccept == NULL) || (decJoinAccept == NULL) || (versionMinor == NULL))
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d005      	beq.n	800aaf4 <SecureElementProcessJoinAccept+0x24>
 800aae8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	d002      	beq.n	800aaf4 <SecureElementProcessJoinAccept+0x24>
 800aaee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aaf0:	2b00      	cmp	r3, #0
 800aaf2:	d101      	bne.n	800aaf8 <SecureElementProcessJoinAccept+0x28>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800aaf4:	2302      	movs	r3, #2
 800aaf6:	e064      	b.n	800abc2 <SecureElementProcessJoinAccept+0xf2>
  }

  /* Check that frame size isn't bigger than a JoinAccept with CFList size */
  if (encJoinAcceptSize > LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE)
 800aaf8:	f897 3020 	ldrb.w	r3, [r7, #32]
 800aafc:	2b21      	cmp	r3, #33	; 0x21
 800aafe:	d901      	bls.n	800ab04 <SecureElementProcessJoinAccept+0x34>
  {
    return SECURE_ELEMENT_ERROR_BUF_SIZE;
 800ab00:	2305      	movs	r3, #5
 800ab02:	e05e      	b.n	800abc2 <SecureElementProcessJoinAccept+0xf2>
  }

  /* Determine decryption key */
  KeyIdentifier_t encKeyID = NWK_KEY;
 800ab04:	2301      	movs	r3, #1
 800ab06:	75fb      	strb	r3, [r7, #23]
  {
    encKeyID = J_S_ENC_KEY;
  }
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */

  memcpy1(decJoinAccept, encJoinAccept, encJoinAcceptSize);
 800ab08:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ab0c:	b29b      	uxth	r3, r3
 800ab0e:	461a      	mov	r2, r3
 800ab10:	6879      	ldr	r1, [r7, #4]
 800ab12:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ab14:	f00b fdb3 	bl	801667e <memcpy1>

  /* Decrypt JoinAccept, skip MHDR */
  if (SecureElementAesEncrypt(encJoinAccept + LORAMAC_MHDR_FIELD_SIZE, encJoinAcceptSize - LORAMAC_MHDR_FIELD_SIZE,
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	1c58      	adds	r0, r3, #1
 800ab1c:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ab20:	b29b      	uxth	r3, r3
 800ab22:	3b01      	subs	r3, #1
 800ab24:	b299      	uxth	r1, r3
 800ab26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab28:	3301      	adds	r3, #1
 800ab2a:	7dfa      	ldrb	r2, [r7, #23]
 800ab2c:	f7ff ff25 	bl	800a97a <SecureElementAesEncrypt>
 800ab30:	4603      	mov	r3, r0
 800ab32:	2b00      	cmp	r3, #0
 800ab34:	d001      	beq.n	800ab3a <SecureElementProcessJoinAccept+0x6a>
                              encKeyID, decJoinAccept + LORAMAC_MHDR_FIELD_SIZE) != SECURE_ELEMENT_SUCCESS)
  {
    return SECURE_ELEMENT_FAIL_ENCRYPT;
 800ab36:	2307      	movs	r3, #7
 800ab38:	e043      	b.n	800abc2 <SecureElementProcessJoinAccept+0xf2>
  }

  *versionMinor = ((decJoinAccept[11] & 0x80) == 0x80) ? 1 : 0;
 800ab3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab3c:	330b      	adds	r3, #11
 800ab3e:	781b      	ldrb	r3, [r3, #0]
 800ab40:	09db      	lsrs	r3, r3, #7
 800ab42:	b2da      	uxtb	r2, r3
 800ab44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab46:	701a      	strb	r2, [r3, #0]

  uint32_t mic = 0;
 800ab48:	2300      	movs	r3, #0
 800ab4a:	613b      	str	r3, [r7, #16]

  mic = ((uint32_t) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE] << 0);
 800ab4c:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ab50:	3b04      	subs	r3, #4
 800ab52:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ab54:	4413      	add	r3, r2
 800ab56:	781b      	ldrb	r3, [r3, #0]
 800ab58:	613b      	str	r3, [r7, #16]
  mic |= ((uint32_t) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 1] << 8);
 800ab5a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ab5e:	3b03      	subs	r3, #3
 800ab60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ab62:	4413      	add	r3, r2
 800ab64:	781b      	ldrb	r3, [r3, #0]
 800ab66:	021b      	lsls	r3, r3, #8
 800ab68:	693a      	ldr	r2, [r7, #16]
 800ab6a:	4313      	orrs	r3, r2
 800ab6c:	613b      	str	r3, [r7, #16]
  mic |= ((uint32_t) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 2] << 16);
 800ab6e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ab72:	3b02      	subs	r3, #2
 800ab74:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ab76:	4413      	add	r3, r2
 800ab78:	781b      	ldrb	r3, [r3, #0]
 800ab7a:	041b      	lsls	r3, r3, #16
 800ab7c:	693a      	ldr	r2, [r7, #16]
 800ab7e:	4313      	orrs	r3, r2
 800ab80:	613b      	str	r3, [r7, #16]
  mic |= ((uint32_t) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 3] << 24);
 800ab82:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ab86:	3b01      	subs	r3, #1
 800ab88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ab8a:	4413      	add	r3, r2
 800ab8c:	781b      	ldrb	r3, [r3, #0]
 800ab8e:	061b      	lsls	r3, r3, #24
 800ab90:	693a      	ldr	r2, [r7, #16]
 800ab92:	4313      	orrs	r3, r2
 800ab94:	613b      	str	r3, [r7, #16]
  /*  - Header buffer to be used for MIC computation
   *        - LoRaWAN 1.0.x : micHeader = [MHDR(1)]
   *        - LoRaWAN 1.1.x : micHeader = [JoinReqType(1), JoinEUI(8), DevNonce(2), MHDR(1)] */

  /* Verify mic */
  if (*versionMinor == 0)
 800ab96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab98:	781b      	ldrb	r3, [r3, #0]
 800ab9a:	2b00      	cmp	r3, #0
 800ab9c:	d10e      	bne.n	800abbc <SecureElementProcessJoinAccept+0xec>
  {
    /* For LoRaWAN 1.0.x
     *   cmac = aes128_cmac(NwkKey, MHDR |  JoinNonce | NetID | DevAddr | DLSettings | RxDelay | CFList |
     *   CFListType) */
    if (SecureElementVerifyAesCmac(decJoinAccept, (encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE), mic, NWK_KEY) !=
 800ab9e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800aba2:	b29b      	uxth	r3, r3
 800aba4:	3b04      	subs	r3, #4
 800aba6:	b299      	uxth	r1, r3
 800aba8:	2301      	movs	r3, #1
 800abaa:	693a      	ldr	r2, [r7, #16]
 800abac:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800abae:	f7ff feb5 	bl	800a91c <SecureElementVerifyAesCmac>
 800abb2:	4603      	mov	r3, r0
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	d003      	beq.n	800abc0 <SecureElementProcessJoinAccept+0xf0>
        SECURE_ELEMENT_SUCCESS)
    {
      return SECURE_ELEMENT_FAIL_CMAC;
 800abb8:	2301      	movs	r3, #1
 800abba:	e002      	b.n	800abc2 <SecureElementProcessJoinAccept+0xf2>
    }
  }
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */
  else
  {
    return SECURE_ELEMENT_ERROR_INVALID_LORAWAM_SPEC_VERSION;
 800abbc:	2304      	movs	r3, #4
 800abbe:	e000      	b.n	800abc2 <SecureElementProcessJoinAccept+0xf2>
  }

  return SECURE_ELEMENT_SUCCESS;
 800abc0:	2300      	movs	r3, #0
}
 800abc2:	4618      	mov	r0, r3
 800abc4:	3718      	adds	r7, #24
 800abc6:	46bd      	mov	sp, r7
 800abc8:	bd80      	pop	{r7, pc}
	...

0800abcc <SecureElementRandomNumber>:

SecureElementStatus_t SecureElementRandomNumber(uint32_t *randomNum)
{
 800abcc:	b580      	push	{r7, lr}
 800abce:	b082      	sub	sp, #8
 800abd0:	af00      	add	r7, sp, #0
 800abd2:	6078      	str	r0, [r7, #4]
  if (randomNum == NULL)
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d101      	bne.n	800abde <SecureElementRandomNumber+0x12>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800abda:	2302      	movs	r3, #2
 800abdc:	e006      	b.n	800abec <SecureElementRandomNumber+0x20>
  }
  *randomNum = Radio.Random( );
 800abde:	4b05      	ldr	r3, [pc, #20]	; (800abf4 <SecureElementRandomNumber+0x28>)
 800abe0:	695b      	ldr	r3, [r3, #20]
 800abe2:	4798      	blx	r3
 800abe4:	4602      	mov	r2, r0
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	601a      	str	r2, [r3, #0]
  return SECURE_ELEMENT_SUCCESS;
 800abea:	2300      	movs	r3, #0
}
 800abec:	4618      	mov	r0, r3
 800abee:	3708      	adds	r7, #8
 800abf0:	46bd      	mov	sp, r7
 800abf2:	bd80      	pop	{r7, pc}
 800abf4:	0801b708 	.word	0x0801b708

0800abf8 <SecureElementSetDevEui>:

SecureElementStatus_t SecureElementSetDevEui(uint8_t *devEui)
{
 800abf8:	b580      	push	{r7, lr}
 800abfa:	b082      	sub	sp, #8
 800abfc:	af00      	add	r7, sp, #0
 800abfe:	6078      	str	r0, [r7, #4]
  if (devEui == NULL)
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	2b00      	cmp	r3, #0
 800ac04:	d101      	bne.n	800ac0a <SecureElementSetDevEui+0x12>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800ac06:	2302      	movs	r3, #2
 800ac08:	e008      	b.n	800ac1c <SecureElementSetDevEui+0x24>
  }
  memcpy1(SeNvmCtx.DevEui, devEui, SE_EUI_SIZE);
 800ac0a:	2208      	movs	r2, #8
 800ac0c:	6879      	ldr	r1, [r7, #4]
 800ac0e:	4805      	ldr	r0, [pc, #20]	; (800ac24 <SecureElementSetDevEui+0x2c>)
 800ac10:	f00b fd35 	bl	801667e <memcpy1>
  SeNvmCtxChanged();
 800ac14:	4b04      	ldr	r3, [pc, #16]	; (800ac28 <SecureElementSetDevEui+0x30>)
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	4798      	blx	r3
  return SECURE_ELEMENT_SUCCESS;
 800ac1a:	2300      	movs	r3, #0
}
 800ac1c:	4618      	mov	r0, r3
 800ac1e:	3708      	adds	r7, #8
 800ac20:	46bd      	mov	sp, r7
 800ac22:	bd80      	pop	{r7, pc}
 800ac24:	20000080 	.word	0x20000080
 800ac28:	20000358 	.word	0x20000358

0800ac2c <SecureElementGetDevEui>:

uint8_t *SecureElementGetDevEui(void)
{
 800ac2c:	b480      	push	{r7}
 800ac2e:	af00      	add	r7, sp, #0
  return SeNvmCtx.DevEui;
 800ac30:	4b02      	ldr	r3, [pc, #8]	; (800ac3c <SecureElementGetDevEui+0x10>)
}
 800ac32:	4618      	mov	r0, r3
 800ac34:	46bd      	mov	sp, r7
 800ac36:	bc80      	pop	{r7}
 800ac38:	4770      	bx	lr
 800ac3a:	bf00      	nop
 800ac3c:	20000080 	.word	0x20000080

0800ac40 <SecureElementSetJoinEui>:

SecureElementStatus_t SecureElementSetJoinEui(uint8_t *joinEui)
{
 800ac40:	b580      	push	{r7, lr}
 800ac42:	b082      	sub	sp, #8
 800ac44:	af00      	add	r7, sp, #0
 800ac46:	6078      	str	r0, [r7, #4]
  if (joinEui == NULL)
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	2b00      	cmp	r3, #0
 800ac4c:	d101      	bne.n	800ac52 <SecureElementSetJoinEui+0x12>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800ac4e:	2302      	movs	r3, #2
 800ac50:	e008      	b.n	800ac64 <SecureElementSetJoinEui+0x24>
  }
  memcpy1(SeNvmCtx.JoinEui, joinEui, SE_EUI_SIZE);
 800ac52:	2208      	movs	r2, #8
 800ac54:	6879      	ldr	r1, [r7, #4]
 800ac56:	4805      	ldr	r0, [pc, #20]	; (800ac6c <SecureElementSetJoinEui+0x2c>)
 800ac58:	f00b fd11 	bl	801667e <memcpy1>
  SeNvmCtxChanged();
 800ac5c:	4b04      	ldr	r3, [pc, #16]	; (800ac70 <SecureElementSetJoinEui+0x30>)
 800ac5e:	681b      	ldr	r3, [r3, #0]
 800ac60:	4798      	blx	r3
  return SECURE_ELEMENT_SUCCESS;
 800ac62:	2300      	movs	r3, #0
}
 800ac64:	4618      	mov	r0, r3
 800ac66:	3708      	adds	r7, #8
 800ac68:	46bd      	mov	sp, r7
 800ac6a:	bd80      	pop	{r7, pc}
 800ac6c:	20000088 	.word	0x20000088
 800ac70:	20000358 	.word	0x20000358

0800ac74 <SecureElementGetJoinEui>:

uint8_t *SecureElementGetJoinEui(void)
{
 800ac74:	b480      	push	{r7}
 800ac76:	af00      	add	r7, sp, #0
  return SeNvmCtx.JoinEui;
 800ac78:	4b02      	ldr	r3, [pc, #8]	; (800ac84 <SecureElementGetJoinEui+0x10>)
}
 800ac7a:	4618      	mov	r0, r3
 800ac7c:	46bd      	mov	sp, r7
 800ac7e:	bc80      	pop	{r7}
 800ac80:	4770      	bx	lr
 800ac82:	bf00      	nop
 800ac84:	20000088 	.word	0x20000088

0800ac88 <LmHandlerInit>:

static bool CtxRestoreDone = false;

/* Exported functions ---------------------------------------------------------*/
LmHandlerErrorStatus_t LmHandlerInit(LmHandlerCallbacks_t *handlerCallbacks)
{
 800ac88:	b580      	push	{r7, lr}
 800ac8a:	b082      	sub	sp, #8
 800ac8c:	af00      	add	r7, sp, #0
 800ac8e:	6078      	str	r0, [r7, #4]
  UTIL_MEM_cpy_8((void *)&LmHandlerCallbacks, (const void *)handlerCallbacks, sizeof(LmHandlerCallbacks_t));
 800ac90:	2218      	movs	r2, #24
 800ac92:	6879      	ldr	r1, [r7, #4]
 800ac94:	4816      	ldr	r0, [pc, #88]	; (800acf0 <LmHandlerInit+0x68>)
 800ac96:	f00e fbbf 	bl	8019418 <UTIL_MEM_cpy_8>

  LoRaMacPrimitives.MacMcpsConfirm = McpsConfirm;
 800ac9a:	4b16      	ldr	r3, [pc, #88]	; (800acf4 <LmHandlerInit+0x6c>)
 800ac9c:	4a16      	ldr	r2, [pc, #88]	; (800acf8 <LmHandlerInit+0x70>)
 800ac9e:	601a      	str	r2, [r3, #0]
  LoRaMacPrimitives.MacMcpsIndication = McpsIndication;
 800aca0:	4b14      	ldr	r3, [pc, #80]	; (800acf4 <LmHandlerInit+0x6c>)
 800aca2:	4a16      	ldr	r2, [pc, #88]	; (800acfc <LmHandlerInit+0x74>)
 800aca4:	605a      	str	r2, [r3, #4]
  LoRaMacPrimitives.MacMlmeConfirm = MlmeConfirm;
 800aca6:	4b13      	ldr	r3, [pc, #76]	; (800acf4 <LmHandlerInit+0x6c>)
 800aca8:	4a15      	ldr	r2, [pc, #84]	; (800ad00 <LmHandlerInit+0x78>)
 800acaa:	609a      	str	r2, [r3, #8]
  LoRaMacPrimitives.MacMlmeIndication = MlmeIndication;
 800acac:	4b11      	ldr	r3, [pc, #68]	; (800acf4 <LmHandlerInit+0x6c>)
 800acae:	4a15      	ldr	r2, [pc, #84]	; (800ad04 <LmHandlerInit+0x7c>)
 800acb0:	60da      	str	r2, [r3, #12]
  LoRaMacCallbacks.GetBatteryLevel = LmHandlerCallbacks.GetBatteryLevel;
 800acb2:	4b0f      	ldr	r3, [pc, #60]	; (800acf0 <LmHandlerInit+0x68>)
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	4a14      	ldr	r2, [pc, #80]	; (800ad08 <LmHandlerInit+0x80>)
 800acb8:	6013      	str	r3, [r2, #0]
  LoRaMacCallbacks.GetTemperatureLevel = LmHandlerCallbacks.GetTemperature;
 800acba:	4b0d      	ldr	r3, [pc, #52]	; (800acf0 <LmHandlerInit+0x68>)
 800acbc:	685b      	ldr	r3, [r3, #4]
 800acbe:	4a12      	ldr	r2, [pc, #72]	; (800ad08 <LmHandlerInit+0x80>)
 800acc0:	6053      	str	r3, [r2, #4]
  LoRaMacCallbacks.NvmContextChange = NvmCtxMgmtEvent;
 800acc2:	4b11      	ldr	r3, [pc, #68]	; (800ad08 <LmHandlerInit+0x80>)
 800acc4:	4a11      	ldr	r2, [pc, #68]	; (800ad0c <LmHandlerInit+0x84>)
 800acc6:	609a      	str	r2, [r3, #8]
  LoRaMacCallbacks.MacProcessNotify = LmHandlerCallbacks.OnMacProcess;
 800acc8:	4b09      	ldr	r3, [pc, #36]	; (800acf0 <LmHandlerInit+0x68>)
 800acca:	689b      	ldr	r3, [r3, #8]
 800accc:	4a0e      	ldr	r2, [pc, #56]	; (800ad08 <LmHandlerInit+0x80>)
 800acce:	60d3      	str	r3, [r2, #12]

  /*The LoRa-Alliance Compliance protocol package should always be initialized and activated.*/
  if (LmHandlerPackageRegister(PACKAGE_ID_COMPLIANCE, &LmhpComplianceParams) != LORAMAC_HANDLER_SUCCESS)
 800acd0:	490f      	ldr	r1, [pc, #60]	; (800ad10 <LmHandlerInit+0x88>)
 800acd2:	2000      	movs	r0, #0
 800acd4:	f000 fb1e 	bl	800b314 <LmHandlerPackageRegister>
 800acd8:	4603      	mov	r3, r0
 800acda:	2b00      	cmp	r3, #0
 800acdc:	d002      	beq.n	800ace4 <LmHandlerInit+0x5c>
  {
    return LORAMAC_HANDLER_ERROR;
 800acde:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ace2:	e000      	b.n	800ace6 <LmHandlerInit+0x5e>
  if (LmhpDataDistributionInit() != LORAMAC_HANDLER_SUCCESS)
  {
    return LORAMAC_HANDLER_ERROR;
  }
#endif /*LORAWAN_DATA_DISTRIB_MGT*/
  return LORAMAC_HANDLER_SUCCESS;
 800ace4:	2300      	movs	r3, #0
}
 800ace6:	4618      	mov	r0, r3
 800ace8:	3708      	adds	r7, #8
 800acea:	46bd      	mov	sp, r7
 800acec:	bd80      	pop	{r7, pc}
 800acee:	bf00      	nop
 800acf0:	20000378 	.word	0x20000378
 800acf4:	20000390 	.word	0x20000390
 800acf8:	0800b459 	.word	0x0800b459
 800acfc:	0800b4c1 	.word	0x0800b4c1
 800ad00:	0800b585 	.word	0x0800b585
 800ad04:	0800b61d 	.word	0x0800b61d
 800ad08:	200003a0 	.word	0x200003a0
 800ad0c:	0800b7a1 	.word	0x0800b7a1
 800ad10:	20000154 	.word	0x20000154

0800ad14 <LmHandlerConfigure>:

LmHandlerErrorStatus_t LmHandlerConfigure(LmHandlerParams_t *handlerParams)
{
 800ad14:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ad16:	b099      	sub	sp, #100	; 0x64
 800ad18:	af08      	add	r7, sp, #32
 800ad1a:	6078      	str	r0, [r7, #4]
  MibRequestConfirm_t mibReq;
  LoraInfo_t *loraInfo;

  UTIL_MEM_cpy_8((void *)&LmHandlerParams, (const void *)handlerParams, sizeof(LmHandlerParams_t));
 800ad1c:	2206      	movs	r2, #6
 800ad1e:	6879      	ldr	r1, [r7, #4]
 800ad20:	486c      	ldr	r0, [pc, #432]	; (800aed4 <LmHandlerConfigure+0x1c0>)
 800ad22:	f00e fb79 	bl	8019418 <UTIL_MEM_cpy_8>

#if ( LORAMAC_CLASSB_ENABLED == 1 )
  IsClassBSwitchPending = false;
#endif /* LORAMAC_CLASSB_ENABLED == 1 */

  loraInfo = LoraInfo_GetPtr();
 800ad26:	f7fe fa89 	bl	800923c <LoraInfo_GetPtr>
 800ad2a:	63f8      	str	r0, [r7, #60]	; 0x3c

  if (0U != ((1 << (LmHandlerParams.ActiveRegion)) & (loraInfo->Region)))
 800ad2c:	4b69      	ldr	r3, [pc, #420]	; (800aed4 <LmHandlerConfigure+0x1c0>)
 800ad2e:	781b      	ldrb	r3, [r3, #0]
 800ad30:	461a      	mov	r2, r3
 800ad32:	2301      	movs	r3, #1
 800ad34:	4093      	lsls	r3, r2
 800ad36:	461a      	mov	r2, r3
 800ad38:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ad3a:	685b      	ldr	r3, [r3, #4]
 800ad3c:	4013      	ands	r3, r2
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	d00c      	beq.n	800ad5c <LmHandlerConfigure+0x48>
  {
    if (LoRaMacInitialization(&LoRaMacPrimitives, &LoRaMacCallbacks, LmHandlerParams.ActiveRegion) != LORAMAC_STATUS_OK)
 800ad42:	4b64      	ldr	r3, [pc, #400]	; (800aed4 <LmHandlerConfigure+0x1c0>)
 800ad44:	781b      	ldrb	r3, [r3, #0]
 800ad46:	461a      	mov	r2, r3
 800ad48:	4963      	ldr	r1, [pc, #396]	; (800aed8 <LmHandlerConfigure+0x1c4>)
 800ad4a:	4864      	ldr	r0, [pc, #400]	; (800aedc <LmHandlerConfigure+0x1c8>)
 800ad4c:	f004 fb14 	bl	800f378 <LoRaMacInitialization>
 800ad50:	4603      	mov	r3, r0
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	d009      	beq.n	800ad6a <LmHandlerConfigure+0x56>
    {
      return LORAMAC_HANDLER_ERROR;
 800ad56:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ad5a:	e0b7      	b.n	800aecc <LmHandlerConfigure+0x1b8>
    }
  }
  else
  {
    MW_LOG(TS_ON, VLEVEL_ALWAYS, "error: Region is not defined in the MW: set lorawan_conf.h accordingly\r\n");
 800ad5c:	4b60      	ldr	r3, [pc, #384]	; (800aee0 <LmHandlerConfigure+0x1cc>)
 800ad5e:	2201      	movs	r2, #1
 800ad60:	2100      	movs	r1, #0
 800ad62:	2000      	movs	r0, #0
 800ad64:	f00f fb0a 	bl	801a37c <UTIL_ADV_TRACE_COND_FSend>
    while (1) {}  /* error: Region is not defined in the MW */
 800ad68:	e7fe      	b.n	800ad68 <LmHandlerConfigure+0x54>
  }

  /* Try to restore from NVM and query the mac if possible. */
  if (NvmCtxMgmtRestore() == NVMCTXMGMT_STATUS_SUCCESS)
 800ad6a:	f000 fd2a 	bl	800b7c2 <NvmCtxMgmtRestore>
 800ad6e:	4603      	mov	r3, r0
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	d103      	bne.n	800ad7c <LmHandlerConfigure+0x68>
  {
    CtxRestoreDone = true;
 800ad74:	4b5b      	ldr	r3, [pc, #364]	; (800aee4 <LmHandlerConfigure+0x1d0>)
 800ad76:	2201      	movs	r2, #1
 800ad78:	701a      	strb	r2, [r3, #0]
 800ad7a:	e01c      	b.n	800adb6 <LmHandlerConfigure+0xa2>
  }
  else
  {
    CtxRestoreDone = false;
 800ad7c:	4b59      	ldr	r3, [pc, #356]	; (800aee4 <LmHandlerConfigure+0x1d0>)
 800ad7e:	2200      	movs	r2, #0
 800ad80:	701a      	strb	r2, [r3, #0]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    SecureElementSetObjHandler(SLOT_RAND_ZERO_KEY, KMS_ZERO_KEY_OBJECT_HANDLE);
#endif /* LORAMAC_CLASSB_ENABLED */
#endif /* LORAWAN_KMS == 1 */
    /* Read secure-element DEV_EUI and JOIN_EUI values. */
    mibReq.Type = MIB_DEV_EUI;
 800ad82:	2302      	movs	r3, #2
 800ad84:	763b      	strb	r3, [r7, #24]
    LoRaMacMibGetRequestConfirm(&mibReq);
 800ad86:	f107 0318 	add.w	r3, r7, #24
 800ad8a:	4618      	mov	r0, r3
 800ad8c:	f004 feec 	bl	800fb68 <LoRaMacMibGetRequestConfirm>
    memcpy1(CommissioningParams.DevEui, mibReq.Param.DevEui, 8);
 800ad90:	69fb      	ldr	r3, [r7, #28]
 800ad92:	2208      	movs	r2, #8
 800ad94:	4619      	mov	r1, r3
 800ad96:	4854      	ldr	r0, [pc, #336]	; (800aee8 <LmHandlerConfigure+0x1d4>)
 800ad98:	f00b fc71 	bl	801667e <memcpy1>

    mibReq.Type = MIB_JOIN_EUI;
 800ad9c:	2303      	movs	r3, #3
 800ad9e:	763b      	strb	r3, [r7, #24]
    LoRaMacMibGetRequestConfirm(&mibReq);
 800ada0:	f107 0318 	add.w	r3, r7, #24
 800ada4:	4618      	mov	r0, r3
 800ada6:	f004 fedf 	bl	800fb68 <LoRaMacMibGetRequestConfirm>
    memcpy1(CommissioningParams.JoinEui, mibReq.Param.JoinEui, 8);
 800adaa:	69fb      	ldr	r3, [r7, #28]
 800adac:	2208      	movs	r2, #8
 800adae:	4619      	mov	r1, r3
 800adb0:	484e      	ldr	r0, [pc, #312]	; (800aeec <LmHandlerConfigure+0x1d8>)
 800adb2:	f00b fc64 	bl	801667e <memcpy1>
  }
  MW_LOG(TS_OFF, VLEVEL_M, "###### DevEui:  %02X-%02X-%02X-%02X-%02X-%02X-%02X-%02X\r\n",
 800adb6:	4b4c      	ldr	r3, [pc, #304]	; (800aee8 <LmHandlerConfigure+0x1d4>)
 800adb8:	781b      	ldrb	r3, [r3, #0]
 800adba:	461a      	mov	r2, r3
 800adbc:	4b4a      	ldr	r3, [pc, #296]	; (800aee8 <LmHandlerConfigure+0x1d4>)
 800adbe:	785b      	ldrb	r3, [r3, #1]
 800adc0:	4619      	mov	r1, r3
 800adc2:	4b49      	ldr	r3, [pc, #292]	; (800aee8 <LmHandlerConfigure+0x1d4>)
 800adc4:	789b      	ldrb	r3, [r3, #2]
 800adc6:	4618      	mov	r0, r3
 800adc8:	4b47      	ldr	r3, [pc, #284]	; (800aee8 <LmHandlerConfigure+0x1d4>)
 800adca:	78db      	ldrb	r3, [r3, #3]
 800adcc:	461c      	mov	r4, r3
 800adce:	4b46      	ldr	r3, [pc, #280]	; (800aee8 <LmHandlerConfigure+0x1d4>)
 800add0:	791b      	ldrb	r3, [r3, #4]
 800add2:	461d      	mov	r5, r3
 800add4:	4b44      	ldr	r3, [pc, #272]	; (800aee8 <LmHandlerConfigure+0x1d4>)
 800add6:	795b      	ldrb	r3, [r3, #5]
 800add8:	461e      	mov	r6, r3
 800adda:	4b43      	ldr	r3, [pc, #268]	; (800aee8 <LmHandlerConfigure+0x1d4>)
 800addc:	799b      	ldrb	r3, [r3, #6]
 800adde:	603b      	str	r3, [r7, #0]
 800ade0:	4b41      	ldr	r3, [pc, #260]	; (800aee8 <LmHandlerConfigure+0x1d4>)
 800ade2:	79db      	ldrb	r3, [r3, #7]
 800ade4:	9307      	str	r3, [sp, #28]
 800ade6:	683b      	ldr	r3, [r7, #0]
 800ade8:	9306      	str	r3, [sp, #24]
 800adea:	9605      	str	r6, [sp, #20]
 800adec:	9504      	str	r5, [sp, #16]
 800adee:	9403      	str	r4, [sp, #12]
 800adf0:	9002      	str	r0, [sp, #8]
 800adf2:	9101      	str	r1, [sp, #4]
 800adf4:	9200      	str	r2, [sp, #0]
 800adf6:	4b3e      	ldr	r3, [pc, #248]	; (800aef0 <LmHandlerConfigure+0x1dc>)
 800adf8:	2200      	movs	r2, #0
 800adfa:	2100      	movs	r1, #0
 800adfc:	2002      	movs	r0, #2
 800adfe:	f00f fabd 	bl	801a37c <UTIL_ADV_TRACE_COND_FSend>
         HEX8(CommissioningParams.DevEui));
  MW_LOG(TS_OFF, VLEVEL_M, "###### AppEui:  %02X-%02X-%02X-%02X-%02X-%02X-%02X-%02X\r\n",
 800ae02:	4b39      	ldr	r3, [pc, #228]	; (800aee8 <LmHandlerConfigure+0x1d4>)
 800ae04:	7a1b      	ldrb	r3, [r3, #8]
 800ae06:	461a      	mov	r2, r3
 800ae08:	4b37      	ldr	r3, [pc, #220]	; (800aee8 <LmHandlerConfigure+0x1d4>)
 800ae0a:	7a5b      	ldrb	r3, [r3, #9]
 800ae0c:	4619      	mov	r1, r3
 800ae0e:	4b36      	ldr	r3, [pc, #216]	; (800aee8 <LmHandlerConfigure+0x1d4>)
 800ae10:	7a9b      	ldrb	r3, [r3, #10]
 800ae12:	4618      	mov	r0, r3
 800ae14:	4b34      	ldr	r3, [pc, #208]	; (800aee8 <LmHandlerConfigure+0x1d4>)
 800ae16:	7adb      	ldrb	r3, [r3, #11]
 800ae18:	461c      	mov	r4, r3
 800ae1a:	4b33      	ldr	r3, [pc, #204]	; (800aee8 <LmHandlerConfigure+0x1d4>)
 800ae1c:	7b1b      	ldrb	r3, [r3, #12]
 800ae1e:	461d      	mov	r5, r3
 800ae20:	4b31      	ldr	r3, [pc, #196]	; (800aee8 <LmHandlerConfigure+0x1d4>)
 800ae22:	7b5b      	ldrb	r3, [r3, #13]
 800ae24:	461e      	mov	r6, r3
 800ae26:	4b30      	ldr	r3, [pc, #192]	; (800aee8 <LmHandlerConfigure+0x1d4>)
 800ae28:	7b9b      	ldrb	r3, [r3, #14]
 800ae2a:	603b      	str	r3, [r7, #0]
 800ae2c:	4b2e      	ldr	r3, [pc, #184]	; (800aee8 <LmHandlerConfigure+0x1d4>)
 800ae2e:	7bdb      	ldrb	r3, [r3, #15]
 800ae30:	9307      	str	r3, [sp, #28]
 800ae32:	683b      	ldr	r3, [r7, #0]
 800ae34:	9306      	str	r3, [sp, #24]
 800ae36:	9605      	str	r6, [sp, #20]
 800ae38:	9504      	str	r5, [sp, #16]
 800ae3a:	9403      	str	r4, [sp, #12]
 800ae3c:	9002      	str	r0, [sp, #8]
 800ae3e:	9101      	str	r1, [sp, #4]
 800ae40:	9200      	str	r2, [sp, #0]
 800ae42:	4b2c      	ldr	r3, [pc, #176]	; (800aef4 <LmHandlerConfigure+0x1e0>)
 800ae44:	2200      	movs	r2, #0
 800ae46:	2100      	movs	r1, #0
 800ae48:	2002      	movs	r0, #2
 800ae4a:	f00f fa97 	bl	801a37c <UTIL_ADV_TRACE_COND_FSend>
         HEX8(CommissioningParams.JoinEui));
#if (defined (LORAWAN_KMS) && (LORAWAN_KMS == 1))
  MW_LOG(TS_OFF, VLEVEL_L, "###### KMS ENABLED \r\n");
#endif /* LORAWAN_KMS == 1 */

  mibReq.Type = MIB_PUBLIC_NETWORK;
 800ae4e:	230f      	movs	r3, #15
 800ae50:	763b      	strb	r3, [r7, #24]
  mibReq.Param.EnablePublicNetwork = LORAWAN_PUBLIC_NETWORK;
 800ae52:	2301      	movs	r3, #1
 800ae54:	773b      	strb	r3, [r7, #28]
  LoRaMacMibSetRequestConfirm(&mibReq);
 800ae56:	f107 0318 	add.w	r3, r7, #24
 800ae5a:	4618      	mov	r0, r3
 800ae5c:	f005 f81c 	bl	800fe98 <LoRaMacMibSetRequestConfirm>

  mibReq.Type = MIB_REPEATER_SUPPORT;
 800ae60:	2310      	movs	r3, #16
 800ae62:	763b      	strb	r3, [r7, #24]
  mibReq.Param.EnableRepeaterSupport = LORAWAN_REPEATER_SUPPORT;
 800ae64:	2300      	movs	r3, #0
 800ae66:	773b      	strb	r3, [r7, #28]
  LoRaMacMibSetRequestConfirm(&mibReq);
 800ae68:	f107 0318 	add.w	r3, r7, #24
 800ae6c:	4618      	mov	r0, r3
 800ae6e:	f005 f813 	bl	800fe98 <LoRaMacMibSetRequestConfirm>

  mibReq.Type = MIB_ADR;
 800ae72:	2304      	movs	r3, #4
 800ae74:	763b      	strb	r3, [r7, #24]
  mibReq.Param.AdrEnable = LmHandlerParams.AdrEnable;
 800ae76:	4b17      	ldr	r3, [pc, #92]	; (800aed4 <LmHandlerConfigure+0x1c0>)
 800ae78:	789b      	ldrb	r3, [r3, #2]
 800ae7a:	773b      	strb	r3, [r7, #28]
  LoRaMacMibSetRequestConfirm(&mibReq);
 800ae7c:	f107 0318 	add.w	r3, r7, #24
 800ae80:	4618      	mov	r0, r3
 800ae82:	f005 f809 	bl	800fe98 <LoRaMacMibSetRequestConfirm>

  mibReq.Type = MIB_SYSTEM_MAX_RX_ERROR;
 800ae86:	2322      	movs	r3, #34	; 0x22
 800ae88:	763b      	strb	r3, [r7, #24]
  mibReq.Param.SystemMaxRxError = 20;
 800ae8a:	2314      	movs	r3, #20
 800ae8c:	61fb      	str	r3, [r7, #28]
  LoRaMacMibSetRequestConfirm(&mibReq);
 800ae8e:	f107 0318 	add.w	r3, r7, #24
 800ae92:	4618      	mov	r0, r3
 800ae94:	f005 f800 	bl	800fe98 <LoRaMacMibSetRequestConfirm>

  GetPhyParams_t getPhy;
  PhyParam_t phyParam;
  getPhy.Attribute = PHY_DUTY_CYCLE;
 800ae98:	230f      	movs	r3, #15
 800ae9a:	743b      	strb	r3, [r7, #16]
  phyParam = RegionGetPhyParam(LmHandlerParams.ActiveRegion, &getPhy);
 800ae9c:	4b0d      	ldr	r3, [pc, #52]	; (800aed4 <LmHandlerConfigure+0x1c0>)
 800ae9e:	781b      	ldrb	r3, [r3, #0]
 800aea0:	f107 0210 	add.w	r2, r7, #16
 800aea4:	4611      	mov	r1, r2
 800aea6:	4618      	mov	r0, r3
 800aea8:	f007 feba 	bl	8012c20 <RegionGetPhyParam>
 800aeac:	4603      	mov	r3, r0
 800aeae:	60fb      	str	r3, [r7, #12]
  LmHandlerParams.DutyCycleEnabled = (bool) phyParam.Value;
 800aeb0:	68fb      	ldr	r3, [r7, #12]
 800aeb2:	2b00      	cmp	r3, #0
 800aeb4:	bf14      	ite	ne
 800aeb6:	2301      	movne	r3, #1
 800aeb8:	2300      	moveq	r3, #0
 800aeba:	b2da      	uxtb	r2, r3
 800aebc:	4b05      	ldr	r3, [pc, #20]	; (800aed4 <LmHandlerConfigure+0x1c0>)
 800aebe:	711a      	strb	r2, [r3, #4]

  /* override previous value if reconfigure new region */
  LoRaMacTestSetDutyCycleOn(LmHandlerParams.DutyCycleEnabled);
 800aec0:	4b04      	ldr	r3, [pc, #16]	; (800aed4 <LmHandlerConfigure+0x1c0>)
 800aec2:	791b      	ldrb	r3, [r3, #4]
 800aec4:	4618      	mov	r0, r3
 800aec6:	f005 fdb3 	bl	8010a30 <LoRaMacTestSetDutyCycleOn>

  return LORAMAC_HANDLER_SUCCESS;
 800aeca:	2300      	movs	r3, #0
}
 800aecc:	4618      	mov	r0, r3
 800aece:	3744      	adds	r7, #68	; 0x44
 800aed0:	46bd      	mov	sp, r7
 800aed2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aed4:	20000370 	.word	0x20000370
 800aed8:	200003a0 	.word	0x200003a0
 800aedc:	20000390 	.word	0x20000390
 800aee0:	0801aea4 	.word	0x0801aea4
 800aee4:	200004ba 	.word	0x200004ba
 800aee8:	2000013c 	.word	0x2000013c
 800aeec:	20000144 	.word	0x20000144
 800aef0:	0801aef0 	.word	0x0801aef0
 800aef4:	0801af2c 	.word	0x0801af2c

0800aef8 <LmHandlerProcess>:
  }
  return false;
}

void LmHandlerProcess(void)
{
 800aef8:	b580      	push	{r7, lr}
 800aefa:	b082      	sub	sp, #8
 800aefc:	af00      	add	r7, sp, #0
  /* Call at first the LoRaMAC process before to run all package process features */
  /* Processes the LoRaMac events */
  LoRaMacProcess();
 800aefe:	f004 f9fb 	bl	800f2f8 <LoRaMacProcess>

  /* Call all packages process functions */
  for (int8_t i = 0; i < PKG_MAX_NUMBER; i++)
 800af02:	2300      	movs	r3, #0
 800af04:	71fb      	strb	r3, [r7, #7]
 800af06:	e022      	b.n	800af4e <LmHandlerProcess+0x56>
  {
    if ((LmHandlerPackages[i] != NULL) &&
 800af08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800af0c:	4a15      	ldr	r2, [pc, #84]	; (800af64 <LmHandlerProcess+0x6c>)
 800af0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800af12:	2b00      	cmp	r3, #0
 800af14:	d015      	beq.n	800af42 <LmHandlerProcess+0x4a>
        (LmHandlerPackages[i]->Process != NULL) &&
 800af16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800af1a:	4a12      	ldr	r2, [pc, #72]	; (800af64 <LmHandlerProcess+0x6c>)
 800af1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800af20:	691b      	ldr	r3, [r3, #16]
    if ((LmHandlerPackages[i] != NULL) &&
 800af22:	2b00      	cmp	r3, #0
 800af24:	d00d      	beq.n	800af42 <LmHandlerProcess+0x4a>
        (LmHandlerPackageIsInitialized(i) != false))
 800af26:	79fb      	ldrb	r3, [r7, #7]
 800af28:	4618      	mov	r0, r3
 800af2a:	f000 fb8b 	bl	800b644 <LmHandlerPackageIsInitialized>
 800af2e:	4603      	mov	r3, r0
        (LmHandlerPackages[i]->Process != NULL) &&
 800af30:	2b00      	cmp	r3, #0
 800af32:	d006      	beq.n	800af42 <LmHandlerProcess+0x4a>
    {
      LmHandlerPackages[i]->Process();
 800af34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800af38:	4a0a      	ldr	r2, [pc, #40]	; (800af64 <LmHandlerProcess+0x6c>)
 800af3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800af3e:	691b      	ldr	r3, [r3, #16]
 800af40:	4798      	blx	r3
  for (int8_t i = 0; i < PKG_MAX_NUMBER; i++)
 800af42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800af46:	b2db      	uxtb	r3, r3
 800af48:	3301      	adds	r3, #1
 800af4a:	b2db      	uxtb	r3, r3
 800af4c:	71fb      	strb	r3, [r7, #7]
 800af4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800af52:	2b04      	cmp	r3, #4
 800af54:	ddd8      	ble.n	800af08 <LmHandlerProcess+0x10>
    }
  }

  NvmCtxMgmtStore();
 800af56:	f000 fc2d 	bl	800b7b4 <NvmCtxMgmtStore>
}
 800af5a:	bf00      	nop
 800af5c:	3708      	adds	r7, #8
 800af5e:	46bd      	mov	sp, r7
 800af60:	bd80      	pop	{r7, pc}
 800af62:	bf00      	nop
 800af64:	2000035c 	.word	0x2000035c

0800af68 <LmHandlerJoinStatus>:

LmHandlerFlagStatus_t LmHandlerJoinStatus(void)
{
 800af68:	b580      	push	{r7, lr}
 800af6a:	b08a      	sub	sp, #40	; 0x28
 800af6c:	af00      	add	r7, sp, #0
  MibRequestConfirm_t mibReq;
  LoRaMacStatus_t status;

  mibReq.Type = MIB_NETWORK_ACTIVATION;
 800af6e:	2301      	movs	r3, #1
 800af70:	703b      	strb	r3, [r7, #0]
  status = LoRaMacMibGetRequestConfirm(&mibReq);
 800af72:	463b      	mov	r3, r7
 800af74:	4618      	mov	r0, r3
 800af76:	f004 fdf7 	bl	800fb68 <LoRaMacMibGetRequestConfirm>
 800af7a:	4603      	mov	r3, r0
 800af7c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  if (status == LORAMAC_STATUS_OK)
 800af80:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800af84:	2b00      	cmp	r3, #0
 800af86:	d106      	bne.n	800af96 <LmHandlerJoinStatus+0x2e>
  {
    if (mibReq.Param.NetworkActivation == ACTIVATION_TYPE_NONE)
 800af88:	793b      	ldrb	r3, [r7, #4]
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	d101      	bne.n	800af92 <LmHandlerJoinStatus+0x2a>
    {
      return LORAMAC_HANDLER_RESET;
 800af8e:	2300      	movs	r3, #0
 800af90:	e002      	b.n	800af98 <LmHandlerJoinStatus+0x30>
    }
    else
    {
      return LORAMAC_HANDLER_SET;
 800af92:	2301      	movs	r3, #1
 800af94:	e000      	b.n	800af98 <LmHandlerJoinStatus+0x30>
    }
  }
  else
  {
    return LORAMAC_HANDLER_RESET;
 800af96:	2300      	movs	r3, #0
  }
}
 800af98:	4618      	mov	r0, r3
 800af9a:	3728      	adds	r7, #40	; 0x28
 800af9c:	46bd      	mov	sp, r7
 800af9e:	bd80      	pop	{r7, pc}

0800afa0 <LmHandlerJoin>:

void LmHandlerJoin(ActivationType_t mode)
{
 800afa0:	b580      	push	{r7, lr}
 800afa2:	b092      	sub	sp, #72	; 0x48
 800afa4:	af02      	add	r7, sp, #8
 800afa6:	4603      	mov	r3, r0
 800afa8:	71fb      	strb	r3, [r7, #7]
  }
#endif /* ACTIVATION_BY_PERSONALISATION */
  SecureElementDeleteDerivedKeys(NULL);
#endif /* LORAWAN_KMS */

  if (mode == ACTIVATION_TYPE_OTAA)
 800afaa:	79fb      	ldrb	r3, [r7, #7]
 800afac:	2b02      	cmp	r3, #2
 800afae:	d111      	bne.n	800afd4 <LmHandlerJoin+0x34>
  {
    MlmeReq_t mlmeReq;
    JoinParams.Mode = ACTIVATION_TYPE_OTAA;
 800afb0:	4b31      	ldr	r3, [pc, #196]	; (800b078 <LmHandlerJoin+0xd8>)
 800afb2:	2202      	movs	r2, #2
 800afb4:	709a      	strb	r2, [r3, #2]

    LoRaMacStart();
 800afb6:	f004 fd2f 	bl	800fa18 <LoRaMacStart>

    /* Starts the OTAA join procedure */
    mlmeReq.Type = MLME_JOIN;
 800afba:	2301      	movs	r3, #1
 800afbc:	723b      	strb	r3, [r7, #8]
    mlmeReq.Req.Join.Datarate = LmHandlerParams.TxDatarate;
 800afbe:	4b2f      	ldr	r3, [pc, #188]	; (800b07c <LmHandlerJoin+0xdc>)
 800afc0:	f993 3003 	ldrsb.w	r3, [r3, #3]
 800afc4:	b2db      	uxtb	r3, r3
 800afc6:	733b      	strb	r3, [r7, #12]
    LoRaMacMlmeRequest(&mlmeReq);
 800afc8:	f107 0308 	add.w	r3, r7, #8
 800afcc:	4618      	mov	r0, r3
 800afce:	f005 faef 	bl	80105b0 <LoRaMacMlmeRequest>
    LoRaMacMibSetRequestConfirm(&mibReq);

    LmHandlerCallbacks.OnJoinRequest(&JoinParams);
    LmHandlerRequestClass(LmHandlerParams.DefaultClass);
  }
}
 800afd2:	e04c      	b.n	800b06e <LmHandlerJoin+0xce>
    JoinParams.Mode = ACTIVATION_TYPE_ABP;
 800afd4:	4b28      	ldr	r3, [pc, #160]	; (800b078 <LmHandlerJoin+0xd8>)
 800afd6:	2201      	movs	r2, #1
 800afd8:	709a      	strb	r2, [r3, #2]
    JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 800afda:	4b27      	ldr	r3, [pc, #156]	; (800b078 <LmHandlerJoin+0xd8>)
 800afdc:	2200      	movs	r2, #0
 800afde:	705a      	strb	r2, [r3, #1]
    if (CtxRestoreDone == false)
 800afe0:	4b27      	ldr	r3, [pc, #156]	; (800b080 <LmHandlerJoin+0xe0>)
 800afe2:	781b      	ldrb	r3, [r3, #0]
 800afe4:	f083 0301 	eor.w	r3, r3, #1
 800afe8:	b2db      	uxtb	r3, r3
 800afea:	2b00      	cmp	r3, #0
 800afec:	d02a      	beq.n	800b044 <LmHandlerJoin+0xa4>
      mibReq.Type = MIB_ABP_LORAWAN_VERSION;
 800afee:	2327      	movs	r3, #39	; 0x27
 800aff0:	773b      	strb	r3, [r7, #28]
      mibReq.Param.AbpLrWanVersion.Value = ABP_ACTIVATION_LRWAN_VERSION;
 800aff2:	4b24      	ldr	r3, [pc, #144]	; (800b084 <LmHandlerJoin+0xe4>)
 800aff4:	623b      	str	r3, [r7, #32]
      LoRaMacMibSetRequestConfirm(&mibReq);
 800aff6:	f107 031c 	add.w	r3, r7, #28
 800affa:	4618      	mov	r0, r3
 800affc:	f004 ff4c 	bl	800fe98 <LoRaMacMibSetRequestConfirm>
      mibReq.Type = MIB_NET_ID;
 800b000:	2305      	movs	r3, #5
 800b002:	773b      	strb	r3, [r7, #28]
      mibReq.Param.NetID = CommissioningParams.NetworkId;
 800b004:	4b20      	ldr	r3, [pc, #128]	; (800b088 <LmHandlerJoin+0xe8>)
 800b006:	691b      	ldr	r3, [r3, #16]
 800b008:	623b      	str	r3, [r7, #32]
      LoRaMacMibSetRequestConfirm(&mibReq);
 800b00a:	f107 031c 	add.w	r3, r7, #28
 800b00e:	4618      	mov	r0, r3
 800b010:	f004 ff42 	bl	800fe98 <LoRaMacMibSetRequestConfirm>
      CommissioningParams.DevAddr = GetDevAddr();
 800b014:	f7f6 fe1b 	bl	8001c4e <GetDevAddr>
 800b018:	4602      	mov	r2, r0
 800b01a:	4b1b      	ldr	r3, [pc, #108]	; (800b088 <LmHandlerJoin+0xe8>)
 800b01c:	615a      	str	r2, [r3, #20]
      mibReq.Type = MIB_DEV_ADDR;
 800b01e:	2306      	movs	r3, #6
 800b020:	773b      	strb	r3, [r7, #28]
      mibReq.Param.DevAddr = CommissioningParams.DevAddr;
 800b022:	4b19      	ldr	r3, [pc, #100]	; (800b088 <LmHandlerJoin+0xe8>)
 800b024:	695b      	ldr	r3, [r3, #20]
 800b026:	623b      	str	r3, [r7, #32]
      LoRaMacMibSetRequestConfirm(&mibReq);
 800b028:	f107 031c 	add.w	r3, r7, #28
 800b02c:	4618      	mov	r0, r3
 800b02e:	f004 ff33 	bl	800fe98 <LoRaMacMibSetRequestConfirm>
      MW_LOG(TS_OFF, VLEVEL_M, "###### DevAddr:   %08X\r\n", CommissioningParams.DevAddr);
 800b032:	4b15      	ldr	r3, [pc, #84]	; (800b088 <LmHandlerJoin+0xe8>)
 800b034:	695b      	ldr	r3, [r3, #20]
 800b036:	9300      	str	r3, [sp, #0]
 800b038:	4b14      	ldr	r3, [pc, #80]	; (800b08c <LmHandlerJoin+0xec>)
 800b03a:	2200      	movs	r2, #0
 800b03c:	2100      	movs	r1, #0
 800b03e:	2002      	movs	r0, #2
 800b040:	f00f f99c 	bl	801a37c <UTIL_ADV_TRACE_COND_FSend>
    LoRaMacStart();
 800b044:	f004 fce8 	bl	800fa18 <LoRaMacStart>
    mibReq.Type = MIB_NETWORK_ACTIVATION;
 800b048:	2301      	movs	r3, #1
 800b04a:	773b      	strb	r3, [r7, #28]
    mibReq.Param.NetworkActivation = ACTIVATION_TYPE_ABP;
 800b04c:	2301      	movs	r3, #1
 800b04e:	f887 3020 	strb.w	r3, [r7, #32]
    LoRaMacMibSetRequestConfirm(&mibReq);
 800b052:	f107 031c 	add.w	r3, r7, #28
 800b056:	4618      	mov	r0, r3
 800b058:	f004 ff1e 	bl	800fe98 <LoRaMacMibSetRequestConfirm>
    LmHandlerCallbacks.OnJoinRequest(&JoinParams);
 800b05c:	4b0c      	ldr	r3, [pc, #48]	; (800b090 <LmHandlerJoin+0xf0>)
 800b05e:	68db      	ldr	r3, [r3, #12]
 800b060:	4805      	ldr	r0, [pc, #20]	; (800b078 <LmHandlerJoin+0xd8>)
 800b062:	4798      	blx	r3
    LmHandlerRequestClass(LmHandlerParams.DefaultClass);
 800b064:	4b05      	ldr	r3, [pc, #20]	; (800b07c <LmHandlerJoin+0xdc>)
 800b066:	785b      	ldrb	r3, [r3, #1]
 800b068:	4618      	mov	r0, r3
 800b06a:	f000 f8e9 	bl	800b240 <LmHandlerRequestClass>
}
 800b06e:	bf00      	nop
 800b070:	3740      	adds	r7, #64	; 0x40
 800b072:	46bd      	mov	sp, r7
 800b074:	bd80      	pop	{r7, pc}
 800b076:	bf00      	nop
 800b078:	20000160 	.word	0x20000160
 800b07c:	20000370 	.word	0x20000370
 800b080:	200004ba 	.word	0x200004ba
 800b084:	01000300 	.word	0x01000300
 800b088:	2000013c 	.word	0x2000013c
 800b08c:	0801af68 	.word	0x0801af68
 800b090:	20000378 	.word	0x20000378

0800b094 <LmHandlerSend>:
  }
}

LmHandlerErrorStatus_t LmHandlerSend(LmHandlerAppData_t *appData, LmHandlerMsgTypes_t isTxConfirmed,
                                     TimerTime_t *nextTxIn, bool allowDelayedTx)
{
 800b094:	b580      	push	{r7, lr}
 800b096:	b08c      	sub	sp, #48	; 0x30
 800b098:	af00      	add	r7, sp, #0
 800b09a:	60f8      	str	r0, [r7, #12]
 800b09c:	607a      	str	r2, [r7, #4]
 800b09e:	461a      	mov	r2, r3
 800b0a0:	460b      	mov	r3, r1
 800b0a2:	72fb      	strb	r3, [r7, #11]
 800b0a4:	4613      	mov	r3, r2
 800b0a6:	72bb      	strb	r3, [r7, #10]
  LoRaMacStatus_t status;
  LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_ERROR;
 800b0a8:	23ff      	movs	r3, #255	; 0xff
 800b0aa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  McpsReq_t mcpsReq;
  LoRaMacTxInfo_t txInfo;

  if (LoRaMacIsBusy() == true)
 800b0ae:	f004 f90d 	bl	800f2cc <LoRaMacIsBusy>
 800b0b2:	4603      	mov	r3, r0
 800b0b4:	2b00      	cmp	r3, #0
 800b0b6:	d002      	beq.n	800b0be <LmHandlerSend+0x2a>
  {
    return LORAMAC_HANDLER_BUSY_ERROR;
 800b0b8:	f06f 0301 	mvn.w	r3, #1
 800b0bc:	e0b4      	b.n	800b228 <LmHandlerSend+0x194>
  }

  if (LmHandlerJoinStatus() != LORAMAC_HANDLER_SET)
 800b0be:	f7ff ff53 	bl	800af68 <LmHandlerJoinStatus>
 800b0c2:	4603      	mov	r3, r0
 800b0c4:	2b01      	cmp	r3, #1
 800b0c6:	d007      	beq.n	800b0d8 <LmHandlerSend+0x44>
  {
    /* The network isn't yet joined, try again later. */
    LmHandlerJoin(JoinParams.Mode);
 800b0c8:	4b59      	ldr	r3, [pc, #356]	; (800b230 <LmHandlerSend+0x19c>)
 800b0ca:	789b      	ldrb	r3, [r3, #2]
 800b0cc:	4618      	mov	r0, r3
 800b0ce:	f7ff ff67 	bl	800afa0 <LmHandlerJoin>
    return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800b0d2:	f06f 0302 	mvn.w	r3, #2
 800b0d6:	e0a7      	b.n	800b228 <LmHandlerSend+0x194>
  }

  if ((LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->IsRunning() == true)
 800b0d8:	4b56      	ldr	r3, [pc, #344]	; (800b234 <LmHandlerSend+0x1a0>)
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	68db      	ldr	r3, [r3, #12]
 800b0de:	4798      	blx	r3
 800b0e0:	4603      	mov	r3, r0
 800b0e2:	2b00      	cmp	r3, #0
 800b0e4:	d00d      	beq.n	800b102 <LmHandlerSend+0x6e>
      && (appData->Port != LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->Port) && (appData->Port != 0))
 800b0e6:	68fb      	ldr	r3, [r7, #12]
 800b0e8:	781a      	ldrb	r2, [r3, #0]
 800b0ea:	4b52      	ldr	r3, [pc, #328]	; (800b234 <LmHandlerSend+0x1a0>)
 800b0ec:	681b      	ldr	r3, [r3, #0]
 800b0ee:	781b      	ldrb	r3, [r3, #0]
 800b0f0:	429a      	cmp	r2, r3
 800b0f2:	d006      	beq.n	800b102 <LmHandlerSend+0x6e>
 800b0f4:	68fb      	ldr	r3, [r7, #12]
 800b0f6:	781b      	ldrb	r3, [r3, #0]
 800b0f8:	2b00      	cmp	r3, #0
 800b0fa:	d002      	beq.n	800b102 <LmHandlerSend+0x6e>
  {
    return LORAMAC_HANDLER_COMPLIANCE_RUNNING;
 800b0fc:	f06f 0303 	mvn.w	r3, #3
 800b100:	e092      	b.n	800b228 <LmHandlerSend+0x194>
  }

  mcpsReq.Req.Unconfirmed.Datarate = LmHandlerParams.TxDatarate;
 800b102:	4b4d      	ldr	r3, [pc, #308]	; (800b238 <LmHandlerSend+0x1a4>)
 800b104:	f993 3003 	ldrsb.w	r3, [r3, #3]
 800b108:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  if (LoRaMacQueryTxPossible(appData->BufferSize, &txInfo) != LORAMAC_STATUS_OK)
 800b10c:	68fb      	ldr	r3, [r7, #12]
 800b10e:	785b      	ldrb	r3, [r3, #1]
 800b110:	f107 0214 	add.w	r2, r7, #20
 800b114:	4611      	mov	r1, r2
 800b116:	4618      	mov	r0, r3
 800b118:	f004 fc8c 	bl	800fa34 <LoRaMacQueryTxPossible>
 800b11c:	4603      	mov	r3, r0
 800b11e:	2b00      	cmp	r3, #0
 800b120:	d009      	beq.n	800b136 <LmHandlerSend+0xa2>
  {
    /* Send empty frame in order to flush MAC commands */
    TxParams.MsgType = LORAMAC_HANDLER_UNCONFIRMED_MSG;
 800b122:	4b46      	ldr	r3, [pc, #280]	; (800b23c <LmHandlerSend+0x1a8>)
 800b124:	2200      	movs	r2, #0
 800b126:	709a      	strb	r2, [r3, #2]
    mcpsReq.Type = MCPS_UNCONFIRMED;
 800b128:	2300      	movs	r3, #0
 800b12a:	763b      	strb	r3, [r7, #24]
    mcpsReq.Req.Unconfirmed.fBuffer = NULL;
 800b12c:	2300      	movs	r3, #0
 800b12e:	623b      	str	r3, [r7, #32]
    mcpsReq.Req.Unconfirmed.fBufferSize = 0;
 800b130:	2300      	movs	r3, #0
 800b132:	84bb      	strh	r3, [r7, #36]	; 0x24
 800b134:	e017      	b.n	800b166 <LmHandlerSend+0xd2>
  }
  else
  {
    TxParams.MsgType = isTxConfirmed;
 800b136:	4a41      	ldr	r2, [pc, #260]	; (800b23c <LmHandlerSend+0x1a8>)
 800b138:	7afb      	ldrb	r3, [r7, #11]
 800b13a:	7093      	strb	r3, [r2, #2]
    mcpsReq.Req.Unconfirmed.fPort = appData->Port;
 800b13c:	68fb      	ldr	r3, [r7, #12]
 800b13e:	781b      	ldrb	r3, [r3, #0]
 800b140:	773b      	strb	r3, [r7, #28]
    mcpsReq.Req.Unconfirmed.fBufferSize = appData->BufferSize;
 800b142:	68fb      	ldr	r3, [r7, #12]
 800b144:	785b      	ldrb	r3, [r3, #1]
 800b146:	b29b      	uxth	r3, r3
 800b148:	84bb      	strh	r3, [r7, #36]	; 0x24
    mcpsReq.Req.Unconfirmed.fBuffer = appData->Buffer;
 800b14a:	68fb      	ldr	r3, [r7, #12]
 800b14c:	685b      	ldr	r3, [r3, #4]
 800b14e:	623b      	str	r3, [r7, #32]
    if (isTxConfirmed == LORAMAC_HANDLER_UNCONFIRMED_MSG)
 800b150:	7afb      	ldrb	r3, [r7, #11]
 800b152:	2b00      	cmp	r3, #0
 800b154:	d102      	bne.n	800b15c <LmHandlerSend+0xc8>
    {
      mcpsReq.Type = MCPS_UNCONFIRMED;
 800b156:	2300      	movs	r3, #0
 800b158:	763b      	strb	r3, [r7, #24]
 800b15a:	e004      	b.n	800b166 <LmHandlerSend+0xd2>
    }
    else
    {
      mcpsReq.Type = MCPS_CONFIRMED;
 800b15c:	2301      	movs	r3, #1
 800b15e:	763b      	strb	r3, [r7, #24]
      mcpsReq.Req.Confirmed.NbTrials = 8;
 800b160:	2308      	movs	r3, #8
 800b162:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }

  TxParams.AppData = *appData;
 800b166:	4b35      	ldr	r3, [pc, #212]	; (800b23c <LmHandlerSend+0x1a8>)
 800b168:	68fa      	ldr	r2, [r7, #12]
 800b16a:	330c      	adds	r3, #12
 800b16c:	e892 0003 	ldmia.w	r2, {r0, r1}
 800b170:	e883 0003 	stmia.w	r3, {r0, r1}
  TxParams.Datarate = LmHandlerParams.TxDatarate;
 800b174:	4b30      	ldr	r3, [pc, #192]	; (800b238 <LmHandlerSend+0x1a4>)
 800b176:	f993 2003 	ldrsb.w	r2, [r3, #3]
 800b17a:	4b30      	ldr	r3, [pc, #192]	; (800b23c <LmHandlerSend+0x1a8>)
 800b17c:	711a      	strb	r2, [r3, #4]

  status = LoRaMacMcpsRequest(&mcpsReq, allowDelayedTx);
 800b17e:	7aba      	ldrb	r2, [r7, #10]
 800b180:	f107 0318 	add.w	r3, r7, #24
 800b184:	4611      	mov	r1, r2
 800b186:	4618      	mov	r0, r3
 800b188:	f005 fb56 	bl	8010838 <LoRaMacMcpsRequest>
 800b18c:	4603      	mov	r3, r0
 800b18e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  if (nextTxIn != NULL)
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	2b00      	cmp	r3, #0
 800b196:	d002      	beq.n	800b19e <LmHandlerSend+0x10a>
  {
    *nextTxIn = mcpsReq.ReqReturn.DutyCycleWaitTime;
 800b198:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	601a      	str	r2, [r3, #0]
  }

  switch(status)
 800b19e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800b1a2:	2b11      	cmp	r3, #17
 800b1a4:	d83a      	bhi.n	800b21c <LmHandlerSend+0x188>
 800b1a6:	a201      	add	r2, pc, #4	; (adr r2, 800b1ac <LmHandlerSend+0x118>)
 800b1a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b1ac:	0800b1f5 	.word	0x0800b1f5
 800b1b0:	0800b1fd 	.word	0x0800b1fd
 800b1b4:	0800b21d 	.word	0x0800b21d
 800b1b8:	0800b21d 	.word	0x0800b21d
 800b1bc:	0800b21d 	.word	0x0800b21d
 800b1c0:	0800b21d 	.word	0x0800b21d
 800b1c4:	0800b21d 	.word	0x0800b21d
 800b1c8:	0800b205 	.word	0x0800b205
 800b1cc:	0800b21d 	.word	0x0800b21d
 800b1d0:	0800b21d 	.word	0x0800b21d
 800b1d4:	0800b21d 	.word	0x0800b21d
 800b1d8:	0800b215 	.word	0x0800b215
 800b1dc:	0800b21d 	.word	0x0800b21d
 800b1e0:	0800b21d 	.word	0x0800b21d
 800b1e4:	0800b1fd 	.word	0x0800b1fd
 800b1e8:	0800b1fd 	.word	0x0800b1fd
 800b1ec:	0800b1fd 	.word	0x0800b1fd
 800b1f0:	0800b20d 	.word	0x0800b20d
  {
  case LORAMAC_STATUS_OK:
    lmhStatus = LORAMAC_HANDLER_SUCCESS;
 800b1f4:	2300      	movs	r3, #0
 800b1f6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800b1fa:	e013      	b.n	800b224 <LmHandlerSend+0x190>
  case LORAMAC_STATUS_BUSY:
  case LORAMAC_STATUS_BUSY_UPLINK_COLLISION:
  case LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME:
  case LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME:
    lmhStatus = LORAMAC_HANDLER_BUSY_ERROR;
 800b1fc:	23fe      	movs	r3, #254	; 0xfe
 800b1fe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800b202:	e00f      	b.n	800b224 <LmHandlerSend+0x190>
  case LORAMAC_STATUS_NO_NETWORK_JOINED:
    lmhStatus = LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800b204:	23fd      	movs	r3, #253	; 0xfd
 800b206:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800b20a:	e00b      	b.n	800b224 <LmHandlerSend+0x190>
  case LORAMAC_STATUS_CRYPTO_ERROR:
    lmhStatus = LORAMAC_HANDLER_CRYPTO_ERROR;
 800b20c:	23fb      	movs	r3, #251	; 0xfb
 800b20e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800b212:	e007      	b.n	800b224 <LmHandlerSend+0x190>
  case LORAMAC_STATUS_DUTYCYCLE_RESTRICTED:
    lmhStatus = LORAMAC_HANDLER_DUTYCYCLE_RESTRICTED;
 800b214:	23fa      	movs	r3, #250	; 0xfa
 800b216:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800b21a:	e003      	b.n	800b224 <LmHandlerSend+0x190>
  case LORAMAC_STATUS_REGION_NOT_SUPPORTED:
  case LORAMAC_STATUS_NO_FREE_CHANNEL_FOUND:
  case LORAMAC_STATUS_NO_CHANNEL_FOUND:
  case LORAMAC_STATUS_LENGTH_ERROR:
  default:
    lmhStatus = LORAMAC_HANDLER_ERROR;
 800b21c:	23ff      	movs	r3, #255	; 0xff
 800b21e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800b222:	bf00      	nop
  }
      
  return lmhStatus;
 800b224:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800b228:	4618      	mov	r0, r3
 800b22a:	3730      	adds	r7, #48	; 0x30
 800b22c:	46bd      	mov	sp, r7
 800b22e:	bd80      	pop	{r7, pc}
 800b230:	20000160 	.word	0x20000160
 800b234:	2000035c 	.word	0x2000035c
 800b238:	20000370 	.word	0x20000370
 800b23c:	200003b0 	.word	0x200003b0

0800b240 <LmHandlerRequestClass>:

LmHandlerErrorStatus_t LmHandlerRequestClass(DeviceClass_t newClass)
{
 800b240:	b580      	push	{r7, lr}
 800b242:	b08c      	sub	sp, #48	; 0x30
 800b244:	af00      	add	r7, sp, #0
 800b246:	4603      	mov	r3, r0
 800b248:	71fb      	strb	r3, [r7, #7]
  MibRequestConfirm_t mibReq;
  DeviceClass_t currentClass;
  LmHandlerErrorStatus_t errorStatus = LORAMAC_HANDLER_SUCCESS;
 800b24a:	2300      	movs	r3, #0
 800b24c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  if (LmHandlerJoinStatus() != LORAMAC_HANDLER_SET)
 800b250:	f7ff fe8a 	bl	800af68 <LmHandlerJoinStatus>
 800b254:	4603      	mov	r3, r0
 800b256:	2b01      	cmp	r3, #1
 800b258:	d002      	beq.n	800b260 <LmHandlerRequestClass+0x20>
  {
    return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800b25a:	f06f 0302 	mvn.w	r3, #2
 800b25e:	e055      	b.n	800b30c <LmHandlerRequestClass+0xcc>
  }

  mibReq.Type = MIB_DEVICE_CLASS;
 800b260:	2300      	movs	r3, #0
 800b262:	723b      	strb	r3, [r7, #8]
  if (LoRaMacMibGetRequestConfirm(&mibReq) != LORAMAC_STATUS_OK)
 800b264:	f107 0308 	add.w	r3, r7, #8
 800b268:	4618      	mov	r0, r3
 800b26a:	f004 fc7d 	bl	800fb68 <LoRaMacMibGetRequestConfirm>
 800b26e:	4603      	mov	r3, r0
 800b270:	2b00      	cmp	r3, #0
 800b272:	d002      	beq.n	800b27a <LmHandlerRequestClass+0x3a>
  {
    return LORAMAC_HANDLER_ERROR;
 800b274:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b278:	e048      	b.n	800b30c <LmHandlerRequestClass+0xcc>
  }
  currentClass = mibReq.Param.Class;
 800b27a:	7b3b      	ldrb	r3, [r7, #12]
 800b27c:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

  /* Attempt to switch only if class update */
  if (currentClass != newClass)
 800b280:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800b284:	79fb      	ldrb	r3, [r7, #7]
 800b286:	429a      	cmp	r2, r3
 800b288:	d03b      	beq.n	800b302 <LmHandlerRequestClass+0xc2>
  {
    switch (newClass)
 800b28a:	79fb      	ldrb	r3, [r7, #7]
 800b28c:	2b01      	cmp	r3, #1
 800b28e:	d01a      	beq.n	800b2c6 <LmHandlerRequestClass+0x86>
 800b290:	2b02      	cmp	r3, #2
 800b292:	d01c      	beq.n	800b2ce <LmHandlerRequestClass+0x8e>
 800b294:	2b00      	cmp	r3, #0
 800b296:	d000      	beq.n	800b29a <LmHandlerRequestClass+0x5a>
          }
        }
      }
      break;
      default:
        break;
 800b298:	e036      	b.n	800b308 <LmHandlerRequestClass+0xc8>
        if (currentClass != CLASS_A)
 800b29a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800b29e:	2b00      	cmp	r3, #0
 800b2a0:	d031      	beq.n	800b306 <LmHandlerRequestClass+0xc6>
          mibReq.Param.Class = CLASS_A;
 800b2a2:	2300      	movs	r3, #0
 800b2a4:	733b      	strb	r3, [r7, #12]
          if (LoRaMacMibSetRequestConfirm(&mibReq) == LORAMAC_STATUS_OK)
 800b2a6:	f107 0308 	add.w	r3, r7, #8
 800b2aa:	4618      	mov	r0, r3
 800b2ac:	f004 fdf4 	bl	800fe98 <LoRaMacMibSetRequestConfirm>
 800b2b0:	4603      	mov	r3, r0
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	d103      	bne.n	800b2be <LmHandlerRequestClass+0x7e>
            DisplayClassUpdate(CLASS_A);
 800b2b6:	2000      	movs	r0, #0
 800b2b8:	f000 fa5a 	bl	800b770 <DisplayClassUpdate>
      break;
 800b2bc:	e023      	b.n	800b306 <LmHandlerRequestClass+0xc6>
            errorStatus = LORAMAC_HANDLER_ERROR;
 800b2be:	23ff      	movs	r3, #255	; 0xff
 800b2c0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      break;
 800b2c4:	e01f      	b.n	800b306 <LmHandlerRequestClass+0xc6>
        errorStatus = LORAMAC_HANDLER_ERROR;
 800b2c6:	23ff      	movs	r3, #255	; 0xff
 800b2c8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      break;
 800b2cc:	e01c      	b.n	800b308 <LmHandlerRequestClass+0xc8>
        if (currentClass != CLASS_A)
 800b2ce:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800b2d2:	2b00      	cmp	r3, #0
 800b2d4:	d003      	beq.n	800b2de <LmHandlerRequestClass+0x9e>
          errorStatus = LORAMAC_HANDLER_ERROR;
 800b2d6:	23ff      	movs	r3, #255	; 0xff
 800b2d8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      break;
 800b2dc:	e014      	b.n	800b308 <LmHandlerRequestClass+0xc8>
          mibReq.Param.Class = CLASS_C;
 800b2de:	2302      	movs	r3, #2
 800b2e0:	733b      	strb	r3, [r7, #12]
          if (LoRaMacMibSetRequestConfirm(&mibReq) == LORAMAC_STATUS_OK)
 800b2e2:	f107 0308 	add.w	r3, r7, #8
 800b2e6:	4618      	mov	r0, r3
 800b2e8:	f004 fdd6 	bl	800fe98 <LoRaMacMibSetRequestConfirm>
 800b2ec:	4603      	mov	r3, r0
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	d103      	bne.n	800b2fa <LmHandlerRequestClass+0xba>
            DisplayClassUpdate(CLASS_C);
 800b2f2:	2002      	movs	r0, #2
 800b2f4:	f000 fa3c 	bl	800b770 <DisplayClassUpdate>
      break;
 800b2f8:	e006      	b.n	800b308 <LmHandlerRequestClass+0xc8>
            errorStatus = LORAMAC_HANDLER_ERROR;
 800b2fa:	23ff      	movs	r3, #255	; 0xff
 800b2fc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      break;
 800b300:	e002      	b.n	800b308 <LmHandlerRequestClass+0xc8>
    }
  }
 800b302:	bf00      	nop
 800b304:	e000      	b.n	800b308 <LmHandlerRequestClass+0xc8>
      break;
 800b306:	bf00      	nop
  return errorStatus;
 800b308:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800b30c:	4618      	mov	r0, r3
 800b30e:	3730      	adds	r7, #48	; 0x30
 800b310:	46bd      	mov	sp, r7
 800b312:	bd80      	pop	{r7, pc}

0800b314 <LmHandlerPackageRegister>:

LmHandlerErrorStatus_t LmHandlerPackageRegister(uint8_t id, void *params)
{
 800b314:	b580      	push	{r7, lr}
 800b316:	b084      	sub	sp, #16
 800b318:	af00      	add	r7, sp, #0
 800b31a:	4603      	mov	r3, r0
 800b31c:	6039      	str	r1, [r7, #0]
 800b31e:	71fb      	strb	r3, [r7, #7]
  LmhPackage_t *package = NULL;
 800b320:	2300      	movs	r3, #0
 800b322:	60fb      	str	r3, [r7, #12]
  switch (id)
 800b324:	79fb      	ldrb	r3, [r7, #7]
 800b326:	2b00      	cmp	r3, #0
 800b328:	d000      	beq.n	800b32c <LmHandlerPackageRegister+0x18>
    default:
#if (!defined (LORAWAN_DATA_DISTRIB_MGT) || (LORAWAN_DATA_DISTRIB_MGT == 0))
#else /*LORAWAN_DATA_DISTRIB_MGT == 1*/
      LmhpDataDistributionPackageRegister(id, &package);
#endif /*LORAWAN_DATA_DISTRIB_MGT*/
      break;
 800b32a:	e003      	b.n	800b334 <LmHandlerPackageRegister+0x20>
      package = LmphCompliancePackageFactory();
 800b32c:	f000 fa50 	bl	800b7d0 <LmphCompliancePackageFactory>
 800b330:	60f8      	str	r0, [r7, #12]
      break;
 800b332:	bf00      	nop
  }

  if (package != NULL)
 800b334:	68fb      	ldr	r3, [r7, #12]
 800b336:	2b00      	cmp	r3, #0
 800b338:	d022      	beq.n	800b380 <LmHandlerPackageRegister+0x6c>
  {
    LmHandlerPackages[id] = package;
 800b33a:	79fb      	ldrb	r3, [r7, #7]
 800b33c:	4913      	ldr	r1, [pc, #76]	; (800b38c <LmHandlerPackageRegister+0x78>)
 800b33e:	68fa      	ldr	r2, [r7, #12]
 800b340:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    LmHandlerPackages[id]->OnJoinRequest = LmHandlerJoin;
 800b344:	79fb      	ldrb	r3, [r7, #7]
 800b346:	4a11      	ldr	r2, [pc, #68]	; (800b38c <LmHandlerPackageRegister+0x78>)
 800b348:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b34c:	4a10      	ldr	r2, [pc, #64]	; (800b390 <LmHandlerPackageRegister+0x7c>)
 800b34e:	621a      	str	r2, [r3, #32]
    LmHandlerPackages[id]->OnSendRequest = LmHandlerSend;
 800b350:	79fb      	ldrb	r3, [r7, #7]
 800b352:	4a0e      	ldr	r2, [pc, #56]	; (800b38c <LmHandlerPackageRegister+0x78>)
 800b354:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b358:	4a0e      	ldr	r2, [pc, #56]	; (800b394 <LmHandlerPackageRegister+0x80>)
 800b35a:	625a      	str	r2, [r3, #36]	; 0x24
    LmHandlerPackages[id]->OnDeviceTimeRequest = LmHandlerDeviceTimeReq;
 800b35c:	79fb      	ldrb	r3, [r7, #7]
 800b35e:	4a0b      	ldr	r2, [pc, #44]	; (800b38c <LmHandlerPackageRegister+0x78>)
 800b360:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b364:	4a0c      	ldr	r2, [pc, #48]	; (800b398 <LmHandlerPackageRegister+0x84>)
 800b366:	629a      	str	r2, [r3, #40]	; 0x28
    LmHandlerPackages[id]->Init(params, AppData.Buffer, LORAWAN_APP_DATA_BUFFER_MAX_SIZE);
 800b368:	79fb      	ldrb	r3, [r7, #7]
 800b36a:	4a08      	ldr	r2, [pc, #32]	; (800b38c <LmHandlerPackageRegister+0x78>)
 800b36c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b370:	685b      	ldr	r3, [r3, #4]
 800b372:	4a0a      	ldr	r2, [pc, #40]	; (800b39c <LmHandlerPackageRegister+0x88>)
 800b374:	6851      	ldr	r1, [r2, #4]
 800b376:	22f2      	movs	r2, #242	; 0xf2
 800b378:	6838      	ldr	r0, [r7, #0]
 800b37a:	4798      	blx	r3

    return LORAMAC_HANDLER_SUCCESS;
 800b37c:	2300      	movs	r3, #0
 800b37e:	e001      	b.n	800b384 <LmHandlerPackageRegister+0x70>
  }
  else
  {
    return LORAMAC_HANDLER_ERROR;
 800b380:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
  }
}
 800b384:	4618      	mov	r0, r3
 800b386:	3710      	adds	r7, #16
 800b388:	46bd      	mov	sp, r7
 800b38a:	bd80      	pop	{r7, pc}
 800b38c:	2000035c 	.word	0x2000035c
 800b390:	0800afa1 	.word	0x0800afa1
 800b394:	0800b095 	.word	0x0800b095
 800b398:	0800b42d 	.word	0x0800b42d
 800b39c:	20000174 	.word	0x20000174

0800b3a0 <LmHandlerGetCurrentClass>:

int32_t LmHandlerGetCurrentClass(DeviceClass_t *deviceClass)
{
 800b3a0:	b580      	push	{r7, lr}
 800b3a2:	b08c      	sub	sp, #48	; 0x30
 800b3a4:	af00      	add	r7, sp, #0
 800b3a6:	6078      	str	r0, [r7, #4]
  MibRequestConfirm_t mibReq;
  if (deviceClass == NULL)
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d102      	bne.n	800b3b4 <LmHandlerGetCurrentClass+0x14>
  {
    return LORAMAC_HANDLER_ERROR;
 800b3ae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b3b2:	e010      	b.n	800b3d6 <LmHandlerGetCurrentClass+0x36>
  }

  mibReq.Type = MIB_DEVICE_CLASS;
 800b3b4:	2300      	movs	r3, #0
 800b3b6:	733b      	strb	r3, [r7, #12]
  if (LoRaMacMibGetRequestConfirm(&mibReq) != LORAMAC_STATUS_OK)
 800b3b8:	f107 030c 	add.w	r3, r7, #12
 800b3bc:	4618      	mov	r0, r3
 800b3be:	f004 fbd3 	bl	800fb68 <LoRaMacMibGetRequestConfirm>
 800b3c2:	4603      	mov	r3, r0
 800b3c4:	2b00      	cmp	r3, #0
 800b3c6:	d002      	beq.n	800b3ce <LmHandlerGetCurrentClass+0x2e>
  {
    return LORAMAC_HANDLER_ERROR;
 800b3c8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b3cc:	e003      	b.n	800b3d6 <LmHandlerGetCurrentClass+0x36>
  }

  *deviceClass = mibReq.Param.Class;
 800b3ce:	7c3a      	ldrb	r2, [r7, #16]
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	701a      	strb	r2, [r3, #0]
  return LORAMAC_HANDLER_SUCCESS;
 800b3d4:	2300      	movs	r3, #0
}
 800b3d6:	4618      	mov	r0, r3
 800b3d8:	3730      	adds	r7, #48	; 0x30
 800b3da:	46bd      	mov	sp, r7
 800b3dc:	bd80      	pop	{r7, pc}
	...

0800b3e0 <LmHandlerGetTxDatarate>:

int32_t LmHandlerGetTxDatarate(int8_t *txDatarate)
{
 800b3e0:	b580      	push	{r7, lr}
 800b3e2:	b08c      	sub	sp, #48	; 0x30
 800b3e4:	af00      	add	r7, sp, #0
 800b3e6:	6078      	str	r0, [r7, #4]
  MibRequestConfirm_t mibGet;
  if (txDatarate == NULL)
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	2b00      	cmp	r3, #0
 800b3ec:	d102      	bne.n	800b3f4 <LmHandlerGetTxDatarate+0x14>
  {
    return LORAMAC_HANDLER_ERROR;
 800b3ee:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b3f2:	e015      	b.n	800b420 <LmHandlerGetTxDatarate+0x40>
  }

  mibGet.Type = MIB_CHANNELS_DATARATE;
 800b3f4:	231f      	movs	r3, #31
 800b3f6:	733b      	strb	r3, [r7, #12]
  if (LoRaMacMibGetRequestConfirm(&mibGet) != LORAMAC_STATUS_OK)
 800b3f8:	f107 030c 	add.w	r3, r7, #12
 800b3fc:	4618      	mov	r0, r3
 800b3fe:	f004 fbb3 	bl	800fb68 <LoRaMacMibGetRequestConfirm>
 800b402:	4603      	mov	r3, r0
 800b404:	2b00      	cmp	r3, #0
 800b406:	d002      	beq.n	800b40e <LmHandlerGetTxDatarate+0x2e>
  {
    return LORAMAC_HANDLER_ERROR;
 800b408:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b40c:	e008      	b.n	800b420 <LmHandlerGetTxDatarate+0x40>
  }

  *txDatarate = mibGet.Param.ChannelsDatarate;
 800b40e:	f997 2010 	ldrsb.w	r2, [r7, #16]
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	701a      	strb	r2, [r3, #0]
  LmHandlerParams.TxDatarate = mibGet.Param.ChannelsDatarate;
 800b416:	f997 2010 	ldrsb.w	r2, [r7, #16]
 800b41a:	4b03      	ldr	r3, [pc, #12]	; (800b428 <LmHandlerGetTxDatarate+0x48>)
 800b41c:	70da      	strb	r2, [r3, #3]
  return LORAMAC_HANDLER_SUCCESS;
 800b41e:	2300      	movs	r3, #0
}
 800b420:	4618      	mov	r0, r3
 800b422:	3730      	adds	r7, #48	; 0x30
 800b424:	46bd      	mov	sp, r7
 800b426:	bd80      	pop	{r7, pc}
 800b428:	20000370 	.word	0x20000370

0800b42c <LmHandlerDeviceTimeReq>:
#endif /* LORAMAC_CLASSB_ENABLED */
}

/* Private  functions ---------------------------------------------------------*/
static LmHandlerErrorStatus_t LmHandlerDeviceTimeReq(void)
{
 800b42c:	b580      	push	{r7, lr}
 800b42e:	b086      	sub	sp, #24
 800b430:	af00      	add	r7, sp, #0
  LoRaMacStatus_t status;
  MlmeReq_t mlmeReq;

  mlmeReq.Type = MLME_DEVICE_TIME;
 800b432:	230a      	movs	r3, #10
 800b434:	703b      	strb	r3, [r7, #0]

  status = LoRaMacMlmeRequest(&mlmeReq);
 800b436:	463b      	mov	r3, r7
 800b438:	4618      	mov	r0, r3
 800b43a:	f005 f8b9 	bl	80105b0 <LoRaMacMlmeRequest>
 800b43e:	4603      	mov	r3, r0
 800b440:	75fb      	strb	r3, [r7, #23]

  if (status == LORAMAC_STATUS_OK)
 800b442:	7dfb      	ldrb	r3, [r7, #23]
 800b444:	2b00      	cmp	r3, #0
 800b446:	d101      	bne.n	800b44c <LmHandlerDeviceTimeReq+0x20>
  {
    return LORAMAC_HANDLER_SUCCESS;
 800b448:	2300      	movs	r3, #0
 800b44a:	e001      	b.n	800b450 <LmHandlerDeviceTimeReq+0x24>
  }
  else
  {
    return LORAMAC_HANDLER_ERROR;
 800b44c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
  }
}
 800b450:	4618      	mov	r0, r3
 800b452:	3718      	adds	r7, #24
 800b454:	46bd      	mov	sp, r7
 800b456:	bd80      	pop	{r7, pc}

0800b458 <McpsConfirm>:
  }
}
#endif /* LORAMAC_CLASSB_ENABLED == 1 */

static void McpsConfirm(McpsConfirm_t *mcpsConfirm)
{
 800b458:	b580      	push	{r7, lr}
 800b45a:	b082      	sub	sp, #8
 800b45c:	af00      	add	r7, sp, #0
 800b45e:	6078      	str	r0, [r7, #4]
  TxParams.IsMcpsConfirm = 1;
 800b460:	4b15      	ldr	r3, [pc, #84]	; (800b4b8 <McpsConfirm+0x60>)
 800b462:	2201      	movs	r2, #1
 800b464:	701a      	strb	r2, [r3, #0]
  TxParams.Status = mcpsConfirm->Status;
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	785a      	ldrb	r2, [r3, #1]
 800b46a:	4b13      	ldr	r3, [pc, #76]	; (800b4b8 <McpsConfirm+0x60>)
 800b46c:	705a      	strb	r2, [r3, #1]
  TxParams.Datarate = mcpsConfirm->Datarate;
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	789b      	ldrb	r3, [r3, #2]
 800b472:	b25a      	sxtb	r2, r3
 800b474:	4b10      	ldr	r3, [pc, #64]	; (800b4b8 <McpsConfirm+0x60>)
 800b476:	711a      	strb	r2, [r3, #4]
  TxParams.UplinkCounter = mcpsConfirm->UpLinkCounter;
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	68db      	ldr	r3, [r3, #12]
 800b47c:	4a0e      	ldr	r2, [pc, #56]	; (800b4b8 <McpsConfirm+0x60>)
 800b47e:	6093      	str	r3, [r2, #8]
  TxParams.TxPower = mcpsConfirm->TxPower;
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	f993 2003 	ldrsb.w	r2, [r3, #3]
 800b486:	4b0c      	ldr	r3, [pc, #48]	; (800b4b8 <McpsConfirm+0x60>)
 800b488:	751a      	strb	r2, [r3, #20]
  TxParams.Channel = mcpsConfirm->Channel;
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	691b      	ldr	r3, [r3, #16]
 800b48e:	b2da      	uxtb	r2, r3
 800b490:	4b09      	ldr	r3, [pc, #36]	; (800b4b8 <McpsConfirm+0x60>)
 800b492:	755a      	strb	r2, [r3, #21]
  TxParams.AckReceived = mcpsConfirm->AckReceived;
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	791b      	ldrb	r3, [r3, #4]
 800b498:	461a      	mov	r2, r3
 800b49a:	4b07      	ldr	r3, [pc, #28]	; (800b4b8 <McpsConfirm+0x60>)
 800b49c:	70da      	strb	r2, [r3, #3]

  LmHandlerCallbacks.OnTxData(&TxParams);
 800b49e:	4b07      	ldr	r3, [pc, #28]	; (800b4bc <McpsConfirm+0x64>)
 800b4a0:	691b      	ldr	r3, [r3, #16]
 800b4a2:	4805      	ldr	r0, [pc, #20]	; (800b4b8 <McpsConfirm+0x60>)
 800b4a4:	4798      	blx	r3

  LmHandlerPackagesNotify(PACKAGE_MCPS_CONFIRM, mcpsConfirm);
 800b4a6:	6879      	ldr	r1, [r7, #4]
 800b4a8:	2000      	movs	r0, #0
 800b4aa:	f000 f8e9 	bl	800b680 <LmHandlerPackagesNotify>
}
 800b4ae:	bf00      	nop
 800b4b0:	3708      	adds	r7, #8
 800b4b2:	46bd      	mov	sp, r7
 800b4b4:	bd80      	pop	{r7, pc}
 800b4b6:	bf00      	nop
 800b4b8:	200003b0 	.word	0x200003b0
 800b4bc:	20000378 	.word	0x20000378

0800b4c0 <McpsIndication>:

static void McpsIndication(McpsIndication_t *mcpsIndication)
{
 800b4c0:	b580      	push	{r7, lr}
 800b4c2:	b088      	sub	sp, #32
 800b4c4:	af00      	add	r7, sp, #0
 800b4c6:	6078      	str	r0, [r7, #4]
  LmHandlerAppData_t appData;
  DeviceClass_t deviceClass;
  RxParams.IsMcpsIndication = 1;
 800b4c8:	4b2c      	ldr	r3, [pc, #176]	; (800b57c <McpsIndication+0xbc>)
 800b4ca:	2201      	movs	r2, #1
 800b4cc:	701a      	strb	r2, [r3, #0]
  RxParams.Status = mcpsIndication->Status;
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	785a      	ldrb	r2, [r3, #1]
 800b4d2:	4b2a      	ldr	r3, [pc, #168]	; (800b57c <McpsIndication+0xbc>)
 800b4d4:	705a      	strb	r2, [r3, #1]

  if (RxParams.Status != LORAMAC_EVENT_INFO_STATUS_OK)
 800b4d6:	4b29      	ldr	r3, [pc, #164]	; (800b57c <McpsIndication+0xbc>)
 800b4d8:	785b      	ldrb	r3, [r3, #1]
 800b4da:	2b00      	cmp	r3, #0
 800b4dc:	d14a      	bne.n	800b574 <McpsIndication+0xb4>
  {
    return;
  }

  if (mcpsIndication->BufferSize > 0)
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	7b1b      	ldrb	r3, [r3, #12]
 800b4e2:	2b00      	cmp	r3, #0
 800b4e4:	d028      	beq.n	800b538 <McpsIndication+0x78>
  {
    RxParams.Datarate = mcpsIndication->RxDatarate;
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	791b      	ldrb	r3, [r3, #4]
 800b4ea:	b25a      	sxtb	r2, r3
 800b4ec:	4b23      	ldr	r3, [pc, #140]	; (800b57c <McpsIndication+0xbc>)
 800b4ee:	709a      	strb	r2, [r3, #2]
    RxParams.Rssi = mcpsIndication->Rssi;
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800b4f6:	b25a      	sxtb	r2, r3
 800b4f8:	4b20      	ldr	r3, [pc, #128]	; (800b57c <McpsIndication+0xbc>)
 800b4fa:	70da      	strb	r2, [r3, #3]
    RxParams.Snr = mcpsIndication->Snr;
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	f993 2010 	ldrsb.w	r2, [r3, #16]
 800b502:	4b1e      	ldr	r3, [pc, #120]	; (800b57c <McpsIndication+0xbc>)
 800b504:	711a      	strb	r2, [r3, #4]
    RxParams.DownlinkCounter = mcpsIndication->DownLinkCounter;
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	695b      	ldr	r3, [r3, #20]
 800b50a:	4a1c      	ldr	r2, [pc, #112]	; (800b57c <McpsIndication+0xbc>)
 800b50c:	6093      	str	r3, [r2, #8]
    RxParams.RxSlot = mcpsIndication->RxSlot;
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	7c5b      	ldrb	r3, [r3, #17]
 800b512:	b25a      	sxtb	r2, r3
 800b514:	4b19      	ldr	r3, [pc, #100]	; (800b57c <McpsIndication+0xbc>)
 800b516:	731a      	strb	r2, [r3, #12]

    appData.Port = mcpsIndication->Port;
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	78db      	ldrb	r3, [r3, #3]
 800b51c:	763b      	strb	r3, [r7, #24]
    appData.BufferSize = mcpsIndication->BufferSize;
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	7b1b      	ldrb	r3, [r3, #12]
 800b522:	767b      	strb	r3, [r7, #25]
    appData.Buffer = mcpsIndication->Buffer;
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	689b      	ldr	r3, [r3, #8]
 800b528:	61fb      	str	r3, [r7, #28]

    LmHandlerCallbacks.OnRxData(&appData, &RxParams);
 800b52a:	4b15      	ldr	r3, [pc, #84]	; (800b580 <McpsIndication+0xc0>)
 800b52c:	695b      	ldr	r3, [r3, #20]
 800b52e:	f107 0218 	add.w	r2, r7, #24
 800b532:	4912      	ldr	r1, [pc, #72]	; (800b57c <McpsIndication+0xbc>)
 800b534:	4610      	mov	r0, r2
 800b536:	4798      	blx	r3
  }

  /* Call packages RxProcess function */
  LmHandlerPackagesNotify(PACKAGE_MCPS_INDICATION, mcpsIndication);
 800b538:	6879      	ldr	r1, [r7, #4]
 800b53a:	2001      	movs	r0, #1
 800b53c:	f000 f8a0 	bl	800b680 <LmHandlerPackagesNotify>
  LmHandlerGetCurrentClass(&deviceClass);
 800b540:	f107 0317 	add.w	r3, r7, #23
 800b544:	4618      	mov	r0, r3
 800b546:	f7ff ff2b 	bl	800b3a0 <LmHandlerGetCurrentClass>
  if ((mcpsIndication->FramePending == true) && (deviceClass == CLASS_A))
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	795b      	ldrb	r3, [r3, #5]
 800b54e:	2b01      	cmp	r3, #1
 800b550:	d111      	bne.n	800b576 <McpsIndication+0xb6>
 800b552:	7dfb      	ldrb	r3, [r7, #23]
 800b554:	2b00      	cmp	r3, #0
 800b556:	d10e      	bne.n	800b576 <McpsIndication+0xb6>
  {
    /* The server signals that it has pending data to be sent. */
    /* We schedule an uplink as soon as possible to flush the server. */

    /* Send an empty message */
    LmHandlerAppData_t appData =
 800b558:	2300      	movs	r3, #0
 800b55a:	733b      	strb	r3, [r7, #12]
 800b55c:	2300      	movs	r3, #0
 800b55e:	737b      	strb	r3, [r7, #13]
 800b560:	2300      	movs	r3, #0
 800b562:	613b      	str	r3, [r7, #16]
    {
      .Buffer = NULL,
      .BufferSize = 0,
      .Port = 0
    };
    LmHandlerSend(&appData, LORAMAC_HANDLER_UNCONFIRMED_MSG, NULL, true);
 800b564:	f107 000c 	add.w	r0, r7, #12
 800b568:	2301      	movs	r3, #1
 800b56a:	2200      	movs	r2, #0
 800b56c:	2100      	movs	r1, #0
 800b56e:	f7ff fd91 	bl	800b094 <LmHandlerSend>
 800b572:	e000      	b.n	800b576 <McpsIndication+0xb6>
    return;
 800b574:	bf00      	nop
  }
}
 800b576:	3720      	adds	r7, #32
 800b578:	46bd      	mov	sp, r7
 800b57a:	bd80      	pop	{r7, pc}
 800b57c:	20000164 	.word	0x20000164
 800b580:	20000378 	.word	0x20000378

0800b584 <MlmeConfirm>:

static void MlmeConfirm(MlmeConfirm_t *mlmeConfirm)
{
 800b584:	b580      	push	{r7, lr}
 800b586:	b08c      	sub	sp, #48	; 0x30
 800b588:	af00      	add	r7, sp, #0
 800b58a:	6078      	str	r0, [r7, #4]
  TxParams.IsMcpsConfirm = 0;
 800b58c:	4b1e      	ldr	r3, [pc, #120]	; (800b608 <MlmeConfirm+0x84>)
 800b58e:	2200      	movs	r2, #0
 800b590:	701a      	strb	r2, [r3, #0]
  TxParams.Status = mlmeConfirm->Status;
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	785a      	ldrb	r2, [r3, #1]
 800b596:	4b1c      	ldr	r3, [pc, #112]	; (800b608 <MlmeConfirm+0x84>)
 800b598:	705a      	strb	r2, [r3, #1]

  LmHandlerPackagesNotify(PACKAGE_MLME_CONFIRM, mlmeConfirm);
 800b59a:	6879      	ldr	r1, [r7, #4]
 800b59c:	2002      	movs	r0, #2
 800b59e:	f000 f86f 	bl	800b680 <LmHandlerPackagesNotify>

  switch (mlmeConfirm->MlmeRequest)
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	781b      	ldrb	r3, [r3, #0]
 800b5a6:	2b04      	cmp	r3, #4
 800b5a8:	d026      	beq.n	800b5f8 <MlmeConfirm+0x74>
 800b5aa:	2b0a      	cmp	r3, #10
 800b5ac:	d026      	beq.n	800b5fc <MlmeConfirm+0x78>
 800b5ae:	2b01      	cmp	r3, #1
 800b5b0:	d000      	beq.n	800b5b4 <MlmeConfirm+0x30>
      }
    }
    break;
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
    default:
      break;
 800b5b2:	e024      	b.n	800b5fe <MlmeConfirm+0x7a>
      mibReq.Type = MIB_DEV_ADDR;
 800b5b4:	2306      	movs	r3, #6
 800b5b6:	733b      	strb	r3, [r7, #12]
      LoRaMacMibGetRequestConfirm(&mibReq);
 800b5b8:	f107 030c 	add.w	r3, r7, #12
 800b5bc:	4618      	mov	r0, r3
 800b5be:	f004 fad3 	bl	800fb68 <LoRaMacMibGetRequestConfirm>
      CommissioningParams.DevAddr = mibReq.Param.DevAddr;
 800b5c2:	693b      	ldr	r3, [r7, #16]
 800b5c4:	4a11      	ldr	r2, [pc, #68]	; (800b60c <MlmeConfirm+0x88>)
 800b5c6:	6153      	str	r3, [r2, #20]
      LmHandlerGetTxDatarate(&JoinParams.Datarate);
 800b5c8:	4811      	ldr	r0, [pc, #68]	; (800b610 <MlmeConfirm+0x8c>)
 800b5ca:	f7ff ff09 	bl	800b3e0 <LmHandlerGetTxDatarate>
      if (mlmeConfirm->Status == LORAMAC_EVENT_INFO_STATUS_OK)
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	785b      	ldrb	r3, [r3, #1]
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	d108      	bne.n	800b5e8 <MlmeConfirm+0x64>
        JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 800b5d6:	4b0e      	ldr	r3, [pc, #56]	; (800b610 <MlmeConfirm+0x8c>)
 800b5d8:	2200      	movs	r2, #0
 800b5da:	705a      	strb	r2, [r3, #1]
        LmHandlerRequestClass(LmHandlerParams.DefaultClass);
 800b5dc:	4b0d      	ldr	r3, [pc, #52]	; (800b614 <MlmeConfirm+0x90>)
 800b5de:	785b      	ldrb	r3, [r3, #1]
 800b5e0:	4618      	mov	r0, r3
 800b5e2:	f7ff fe2d 	bl	800b240 <LmHandlerRequestClass>
 800b5e6:	e002      	b.n	800b5ee <MlmeConfirm+0x6a>
        JoinParams.Status = LORAMAC_HANDLER_ERROR;
 800b5e8:	4b09      	ldr	r3, [pc, #36]	; (800b610 <MlmeConfirm+0x8c>)
 800b5ea:	22ff      	movs	r2, #255	; 0xff
 800b5ec:	705a      	strb	r2, [r3, #1]
      LmHandlerCallbacks.OnJoinRequest(&JoinParams);
 800b5ee:	4b0a      	ldr	r3, [pc, #40]	; (800b618 <MlmeConfirm+0x94>)
 800b5f0:	68db      	ldr	r3, [r3, #12]
 800b5f2:	4807      	ldr	r0, [pc, #28]	; (800b610 <MlmeConfirm+0x8c>)
 800b5f4:	4798      	blx	r3
    break;
 800b5f6:	e002      	b.n	800b5fe <MlmeConfirm+0x7a>
    break;
 800b5f8:	bf00      	nop
 800b5fa:	e000      	b.n	800b5fe <MlmeConfirm+0x7a>
    break;
 800b5fc:	bf00      	nop
  }
}
 800b5fe:	bf00      	nop
 800b600:	3730      	adds	r7, #48	; 0x30
 800b602:	46bd      	mov	sp, r7
 800b604:	bd80      	pop	{r7, pc}
 800b606:	bf00      	nop
 800b608:	200003b0 	.word	0x200003b0
 800b60c:	2000013c 	.word	0x2000013c
 800b610:	20000160 	.word	0x20000160
 800b614:	20000370 	.word	0x20000370
 800b618:	20000378 	.word	0x20000378

0800b61c <MlmeIndication>:

static void MlmeIndication(MlmeIndication_t *mlmeIndication)
{
 800b61c:	b480      	push	{r7}
 800b61e:	b083      	sub	sp, #12
 800b620:	af00      	add	r7, sp, #0
 800b622:	6078      	str	r0, [r7, #4]
  RxParams.IsMcpsIndication = 0;
 800b624:	4b06      	ldr	r3, [pc, #24]	; (800b640 <MlmeIndication+0x24>)
 800b626:	2200      	movs	r2, #0
 800b628:	701a      	strb	r2, [r3, #0]
  RxParams.Status = mlmeIndication->Status;
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	785a      	ldrb	r2, [r3, #1]
 800b62e:	4b04      	ldr	r3, [pc, #16]	; (800b640 <MlmeIndication+0x24>)
 800b630:	705a      	strb	r2, [r3, #1]
      }
      break;
    }
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
    default:
      break;
 800b632:	bf00      	nop
  }
}
 800b634:	bf00      	nop
 800b636:	370c      	adds	r7, #12
 800b638:	46bd      	mov	sp, r7
 800b63a:	bc80      	pop	{r7}
 800b63c:	4770      	bx	lr
 800b63e:	bf00      	nop
 800b640:	20000164 	.word	0x20000164

0800b644 <LmHandlerPackageIsInitialized>:

static bool LmHandlerPackageIsInitialized(uint8_t id)
{
 800b644:	b580      	push	{r7, lr}
 800b646:	b082      	sub	sp, #8
 800b648:	af00      	add	r7, sp, #0
 800b64a:	4603      	mov	r3, r0
 800b64c:	71fb      	strb	r3, [r7, #7]
  if ((id < PKG_MAX_NUMBER) && (LmHandlerPackages[id]->IsInitialized != NULL))
 800b64e:	79fb      	ldrb	r3, [r7, #7]
 800b650:	2b04      	cmp	r3, #4
 800b652:	d80e      	bhi.n	800b672 <LmHandlerPackageIsInitialized+0x2e>
 800b654:	79fb      	ldrb	r3, [r7, #7]
 800b656:	4a09      	ldr	r2, [pc, #36]	; (800b67c <LmHandlerPackageIsInitialized+0x38>)
 800b658:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b65c:	689b      	ldr	r3, [r3, #8]
 800b65e:	2b00      	cmp	r3, #0
 800b660:	d007      	beq.n	800b672 <LmHandlerPackageIsInitialized+0x2e>
  {
    return LmHandlerPackages[id]->IsInitialized();
 800b662:	79fb      	ldrb	r3, [r7, #7]
 800b664:	4a05      	ldr	r2, [pc, #20]	; (800b67c <LmHandlerPackageIsInitialized+0x38>)
 800b666:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b66a:	689b      	ldr	r3, [r3, #8]
 800b66c:	4798      	blx	r3
 800b66e:	4603      	mov	r3, r0
 800b670:	e000      	b.n	800b674 <LmHandlerPackageIsInitialized+0x30>
  }
  else
  {
    return false;
 800b672:	2300      	movs	r3, #0
  }
}
 800b674:	4618      	mov	r0, r3
 800b676:	3708      	adds	r7, #8
 800b678:	46bd      	mov	sp, r7
 800b67a:	bd80      	pop	{r7, pc}
 800b67c:	2000035c 	.word	0x2000035c

0800b680 <LmHandlerPackagesNotify>:

static void LmHandlerPackagesNotify(PackageNotifyTypes_t notifyType, void *params)
{
 800b680:	b580      	push	{r7, lr}
 800b682:	b084      	sub	sp, #16
 800b684:	af00      	add	r7, sp, #0
 800b686:	4603      	mov	r3, r0
 800b688:	6039      	str	r1, [r7, #0]
 800b68a:	71fb      	strb	r3, [r7, #7]
  for (int8_t i = 0; i < PKG_MAX_NUMBER; i++)
 800b68c:	2300      	movs	r3, #0
 800b68e:	73fb      	strb	r3, [r7, #15]
 800b690:	e063      	b.n	800b75a <LmHandlerPackagesNotify+0xda>
  {
    if (LmHandlerPackages[i] != NULL)
 800b692:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b696:	4a35      	ldr	r2, [pc, #212]	; (800b76c <LmHandlerPackagesNotify+0xec>)
 800b698:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b69c:	2b00      	cmp	r3, #0
 800b69e:	d04f      	beq.n	800b740 <LmHandlerPackagesNotify+0xc0>
    {
      switch (notifyType)
 800b6a0:	79fb      	ldrb	r3, [r7, #7]
 800b6a2:	2b01      	cmp	r3, #1
 800b6a4:	d015      	beq.n	800b6d2 <LmHandlerPackagesNotify+0x52>
 800b6a6:	2b02      	cmp	r3, #2
 800b6a8:	d039      	beq.n	800b71e <LmHandlerPackagesNotify+0x9e>
 800b6aa:	2b00      	cmp	r3, #0
 800b6ac:	d000      	beq.n	800b6b0 <LmHandlerPackagesNotify+0x30>
            LmHandlerPackages[i]->OnMlmeConfirmProcess(params);
          }
          break;
        }
        default:
          break;
 800b6ae:	e04e      	b.n	800b74e <LmHandlerPackagesNotify+0xce>
          if (LmHandlerPackages[i]->OnMcpsConfirmProcess != NULL)
 800b6b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b6b4:	4a2d      	ldr	r2, [pc, #180]	; (800b76c <LmHandlerPackagesNotify+0xec>)
 800b6b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b6ba:	695b      	ldr	r3, [r3, #20]
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	d041      	beq.n	800b744 <LmHandlerPackagesNotify+0xc4>
            LmHandlerPackages[i]->OnMcpsConfirmProcess(params);
 800b6c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b6c4:	4a29      	ldr	r2, [pc, #164]	; (800b76c <LmHandlerPackagesNotify+0xec>)
 800b6c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b6ca:	695b      	ldr	r3, [r3, #20]
 800b6cc:	6838      	ldr	r0, [r7, #0]
 800b6ce:	4798      	blx	r3
          break;
 800b6d0:	e038      	b.n	800b744 <LmHandlerPackagesNotify+0xc4>
          if ((LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL) &&
 800b6d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b6d6:	4a25      	ldr	r2, [pc, #148]	; (800b76c <LmHandlerPackagesNotify+0xec>)
 800b6d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b6dc:	699b      	ldr	r3, [r3, #24]
 800b6de:	2b00      	cmp	r3, #0
 800b6e0:	d032      	beq.n	800b748 <LmHandlerPackagesNotify+0xc8>
              ((LmHandlerPackages[i]->Port == ((McpsIndication_t *)params)->Port) ||
 800b6e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b6e6:	4a21      	ldr	r2, [pc, #132]	; (800b76c <LmHandlerPackagesNotify+0xec>)
 800b6e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b6ec:	781a      	ldrb	r2, [r3, #0]
 800b6ee:	683b      	ldr	r3, [r7, #0]
 800b6f0:	78db      	ldrb	r3, [r3, #3]
          if ((LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL) &&
 800b6f2:	429a      	cmp	r2, r3
 800b6f4:	d00a      	beq.n	800b70c <LmHandlerPackagesNotify+0x8c>
              ((LmHandlerPackages[i]->Port == ((McpsIndication_t *)params)->Port) ||
 800b6f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b6fa:	2b00      	cmp	r3, #0
 800b6fc:	d124      	bne.n	800b748 <LmHandlerPackagesNotify+0xc8>
               ((i == PACKAGE_ID_COMPLIANCE) && (LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->IsRunning()))))
 800b6fe:	4b1b      	ldr	r3, [pc, #108]	; (800b76c <LmHandlerPackagesNotify+0xec>)
 800b700:	681b      	ldr	r3, [r3, #0]
 800b702:	68db      	ldr	r3, [r3, #12]
 800b704:	4798      	blx	r3
 800b706:	4603      	mov	r3, r0
 800b708:	2b00      	cmp	r3, #0
 800b70a:	d01d      	beq.n	800b748 <LmHandlerPackagesNotify+0xc8>
            LmHandlerPackages[i]->OnMcpsIndicationProcess(params);
 800b70c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b710:	4a16      	ldr	r2, [pc, #88]	; (800b76c <LmHandlerPackagesNotify+0xec>)
 800b712:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b716:	699b      	ldr	r3, [r3, #24]
 800b718:	6838      	ldr	r0, [r7, #0]
 800b71a:	4798      	blx	r3
          break;
 800b71c:	e014      	b.n	800b748 <LmHandlerPackagesNotify+0xc8>
          if (LmHandlerPackages[i]->OnMlmeConfirmProcess != NULL)
 800b71e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b722:	4a12      	ldr	r2, [pc, #72]	; (800b76c <LmHandlerPackagesNotify+0xec>)
 800b724:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b728:	69db      	ldr	r3, [r3, #28]
 800b72a:	2b00      	cmp	r3, #0
 800b72c:	d00e      	beq.n	800b74c <LmHandlerPackagesNotify+0xcc>
            LmHandlerPackages[i]->OnMlmeConfirmProcess(params);
 800b72e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b732:	4a0e      	ldr	r2, [pc, #56]	; (800b76c <LmHandlerPackagesNotify+0xec>)
 800b734:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b738:	69db      	ldr	r3, [r3, #28]
 800b73a:	6838      	ldr	r0, [r7, #0]
 800b73c:	4798      	blx	r3
          break;
 800b73e:	e005      	b.n	800b74c <LmHandlerPackagesNotify+0xcc>
      }
    }
 800b740:	bf00      	nop
 800b742:	e004      	b.n	800b74e <LmHandlerPackagesNotify+0xce>
          break;
 800b744:	bf00      	nop
 800b746:	e002      	b.n	800b74e <LmHandlerPackagesNotify+0xce>
          break;
 800b748:	bf00      	nop
 800b74a:	e000      	b.n	800b74e <LmHandlerPackagesNotify+0xce>
          break;
 800b74c:	bf00      	nop
  for (int8_t i = 0; i < PKG_MAX_NUMBER; i++)
 800b74e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b752:	b2db      	uxtb	r3, r3
 800b754:	3301      	adds	r3, #1
 800b756:	b2db      	uxtb	r3, r3
 800b758:	73fb      	strb	r3, [r7, #15]
 800b75a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b75e:	2b04      	cmp	r3, #4
 800b760:	dd97      	ble.n	800b692 <LmHandlerPackagesNotify+0x12>
  }
}
 800b762:	bf00      	nop
 800b764:	3710      	adds	r7, #16
 800b766:	46bd      	mov	sp, r7
 800b768:	bd80      	pop	{r7, pc}
 800b76a:	bf00      	nop
 800b76c:	2000035c 	.word	0x2000035c

0800b770 <DisplayClassUpdate>:

static void DisplayClassUpdate(DeviceClass_t deviceClass)
{
 800b770:	b580      	push	{r7, lr}
 800b772:	b084      	sub	sp, #16
 800b774:	af02      	add	r7, sp, #8
 800b776:	4603      	mov	r3, r0
 800b778:	71fb      	strb	r3, [r7, #7]
  MW_LOG(TS_OFF, VLEVEL_M, "Switch to Class %c done\r\n", "ABC"[deviceClass]);
 800b77a:	79fb      	ldrb	r3, [r7, #7]
 800b77c:	4a06      	ldr	r2, [pc, #24]	; (800b798 <DisplayClassUpdate+0x28>)
 800b77e:	5cd3      	ldrb	r3, [r2, r3]
 800b780:	9300      	str	r3, [sp, #0]
 800b782:	4b06      	ldr	r3, [pc, #24]	; (800b79c <DisplayClassUpdate+0x2c>)
 800b784:	2200      	movs	r2, #0
 800b786:	2100      	movs	r1, #0
 800b788:	2002      	movs	r0, #2
 800b78a:	f00e fdf7 	bl	801a37c <UTIL_ADV_TRACE_COND_FSend>
}
 800b78e:	bf00      	nop
 800b790:	3708      	adds	r7, #8
 800b792:	46bd      	mov	sp, r7
 800b794:	bd80      	pop	{r7, pc}
 800b796:	bf00      	nop
 800b798:	0801afa0 	.word	0x0801afa0
 800b79c:	0801af84 	.word	0x0801af84

0800b7a0 <NvmCtxMgmtEvent>:
#endif /* MAX_PERSISTENT_CTX_MGMT_ENABLED == 1 */
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */

/* Exported functions ---------------------------------------------------------*/
void NvmCtxMgmtEvent(LoRaMacNvmCtxModule_t module)
{
 800b7a0:	b480      	push	{r7}
 800b7a2:	b083      	sub	sp, #12
 800b7a4:	af00      	add	r7, sp, #0
 800b7a6:	4603      	mov	r3, r0
 800b7a8:	71fb      	strb	r3, [r7, #7]
    {
      break;
    }
  }
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */
}
 800b7aa:	bf00      	nop
 800b7ac:	370c      	adds	r7, #12
 800b7ae:	46bd      	mov	sp, r7
 800b7b0:	bc80      	pop	{r7}
 800b7b2:	4770      	bx	lr

0800b7b4 <NvmCtxMgmtStore>:

NvmCtxMgmtStatus_t NvmCtxMgmtStore(void)
{
 800b7b4:	b480      	push	{r7}
 800b7b6:	af00      	add	r7, sp, #0
  /* Resume LoRaMac */
  LoRaMacStart();

  return NVMCTXMGMT_STATUS_SUCCESS;
#else /* CONTEXT_MANAGEMENT_ENABLED == 0 */
  return NVMCTXMGMT_STATUS_FAIL;
 800b7b8:	2301      	movs	r3, #1
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 800b7ba:	4618      	mov	r0, r3
 800b7bc:	46bd      	mov	sp, r7
 800b7be:	bc80      	pop	{r7}
 800b7c0:	4770      	bx	lr

0800b7c2 <NvmCtxMgmtRestore>:

NvmCtxMgmtStatus_t NvmCtxMgmtRestore(void)
{
 800b7c2:	b480      	push	{r7}
 800b7c4:	af00      	add	r7, sp, #0
    LoRaMacMibSetRequestConfirm(&mibReq);
  }

  return status;
#else /* CONTEXT_MANAGEMENT_ENABLED == 0 */
  return NVMCTXMGMT_STATUS_FAIL;
 800b7c6:	2301      	movs	r3, #1
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 800b7c8:	4618      	mov	r0, r3
 800b7ca:	46bd      	mov	sp, r7
 800b7cc:	bc80      	pop	{r7}
 800b7ce:	4770      	bx	lr

0800b7d0 <LmphCompliancePackageFactory>:
  .OnDeviceTimeRequest =        NULL,                           /* To be initialized by LmHandler */
};

/* Exported functions ---------------------------------------------------------*/
LmhPackage_t *LmphCompliancePackageFactory(void)
{
 800b7d0:	b480      	push	{r7}
 800b7d2:	af00      	add	r7, sp, #0
  return &LmhpCompliancePackage;
 800b7d4:	4b02      	ldr	r3, [pc, #8]	; (800b7e0 <LmphCompliancePackageFactory+0x10>)
}
 800b7d6:	4618      	mov	r0, r3
 800b7d8:	46bd      	mov	sp, r7
 800b7da:	bc80      	pop	{r7}
 800b7dc:	4770      	bx	lr
 800b7de:	bf00      	nop
 800b7e0:	2000017c 	.word	0x2000017c

0800b7e4 <LmhpComplianceInit>:

/* Private  functions ---------------------------------------------------------*/
static void LmhpComplianceInit(void *params, uint8_t *dataBuffer, uint8_t dataBufferMaxSize)
{
 800b7e4:	b480      	push	{r7}
 800b7e6:	b085      	sub	sp, #20
 800b7e8:	af00      	add	r7, sp, #0
 800b7ea:	60f8      	str	r0, [r7, #12]
 800b7ec:	60b9      	str	r1, [r7, #8]
 800b7ee:	4613      	mov	r3, r2
 800b7f0:	71fb      	strb	r3, [r7, #7]
  if ((params != NULL) && (dataBuffer != NULL))
 800b7f2:	68fb      	ldr	r3, [r7, #12]
 800b7f4:	2b00      	cmp	r3, #0
 800b7f6:	d00f      	beq.n	800b818 <LmhpComplianceInit+0x34>
 800b7f8:	68bb      	ldr	r3, [r7, #8]
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	d00c      	beq.n	800b818 <LmhpComplianceInit+0x34>
  {
    LmhpComplianceParams = (LmhpComplianceParams_t *)params;
 800b7fe:	4a0c      	ldr	r2, [pc, #48]	; (800b830 <LmhpComplianceInit+0x4c>)
 800b800:	68fb      	ldr	r3, [r7, #12]
 800b802:	6013      	str	r3, [r2, #0]
    ComplianceTestState.DataBuffer = dataBuffer;
 800b804:	4a0b      	ldr	r2, [pc, #44]	; (800b834 <LmhpComplianceInit+0x50>)
 800b806:	68bb      	ldr	r3, [r7, #8]
 800b808:	6093      	str	r3, [r2, #8]
    ComplianceTestState.DataBufferMaxSize = dataBufferMaxSize;
 800b80a:	4a0a      	ldr	r2, [pc, #40]	; (800b834 <LmhpComplianceInit+0x50>)
 800b80c:	79fb      	ldrb	r3, [r7, #7]
 800b80e:	7193      	strb	r3, [r2, #6]
    ComplianceTestState.Initialized = true;
 800b810:	4b08      	ldr	r3, [pc, #32]	; (800b834 <LmhpComplianceInit+0x50>)
 800b812:	2201      	movs	r2, #1
 800b814:	701a      	strb	r2, [r3, #0]
 800b816:	e005      	b.n	800b824 <LmhpComplianceInit+0x40>
  }
  else
  {
    LmhpComplianceParams = NULL;
 800b818:	4b05      	ldr	r3, [pc, #20]	; (800b830 <LmhpComplianceInit+0x4c>)
 800b81a:	2200      	movs	r2, #0
 800b81c:	601a      	str	r2, [r3, #0]
    ComplianceTestState.Initialized = false;
 800b81e:	4b05      	ldr	r3, [pc, #20]	; (800b834 <LmhpComplianceInit+0x50>)
 800b820:	2200      	movs	r2, #0
 800b822:	701a      	strb	r2, [r3, #0]
  }
}
 800b824:	bf00      	nop
 800b826:	3714      	adds	r7, #20
 800b828:	46bd      	mov	sp, r7
 800b82a:	bc80      	pop	{r7}
 800b82c:	4770      	bx	lr
 800b82e:	bf00      	nop
 800b830:	200004e8 	.word	0x200004e8
 800b834:	200004d4 	.word	0x200004d4

0800b838 <LmhpComplianceIsInitialized>:

static bool LmhpComplianceIsInitialized(void)
{
 800b838:	b480      	push	{r7}
 800b83a:	af00      	add	r7, sp, #0
  return ComplianceTestState.Initialized;
 800b83c:	4b02      	ldr	r3, [pc, #8]	; (800b848 <LmhpComplianceIsInitialized+0x10>)
 800b83e:	781b      	ldrb	r3, [r3, #0]
}
 800b840:	4618      	mov	r0, r3
 800b842:	46bd      	mov	sp, r7
 800b844:	bc80      	pop	{r7}
 800b846:	4770      	bx	lr
 800b848:	200004d4 	.word	0x200004d4

0800b84c <LmhpComplianceIsRunning>:

static bool LmhpComplianceIsRunning(void)
{
 800b84c:	b480      	push	{r7}
 800b84e:	af00      	add	r7, sp, #0
  if (ComplianceTestState.Initialized == false)
 800b850:	4b07      	ldr	r3, [pc, #28]	; (800b870 <LmhpComplianceIsRunning+0x24>)
 800b852:	781b      	ldrb	r3, [r3, #0]
 800b854:	f083 0301 	eor.w	r3, r3, #1
 800b858:	b2db      	uxtb	r3, r3
 800b85a:	2b00      	cmp	r3, #0
 800b85c:	d001      	beq.n	800b862 <LmhpComplianceIsRunning+0x16>
  {
    return false;
 800b85e:	2300      	movs	r3, #0
 800b860:	e001      	b.n	800b866 <LmhpComplianceIsRunning+0x1a>
  }

  return ComplianceTestState.IsRunning;
 800b862:	4b03      	ldr	r3, [pc, #12]	; (800b870 <LmhpComplianceIsRunning+0x24>)
 800b864:	785b      	ldrb	r3, [r3, #1]
}
 800b866:	4618      	mov	r0, r3
 800b868:	46bd      	mov	sp, r7
 800b86a:	bc80      	pop	{r7}
 800b86c:	4770      	bx	lr
 800b86e:	bf00      	nop
 800b870:	200004d4 	.word	0x200004d4

0800b874 <LmhpComplianceOnMcpsConfirm>:

static void LmhpComplianceOnMcpsConfirm(McpsConfirm_t *mcpsConfirm)
{
 800b874:	b480      	push	{r7}
 800b876:	b083      	sub	sp, #12
 800b878:	af00      	add	r7, sp, #0
 800b87a:	6078      	str	r0, [r7, #4]
  if (ComplianceTestState.Initialized == false)
 800b87c:	4b0f      	ldr	r3, [pc, #60]	; (800b8bc <LmhpComplianceOnMcpsConfirm+0x48>)
 800b87e:	781b      	ldrb	r3, [r3, #0]
 800b880:	f083 0301 	eor.w	r3, r3, #1
 800b884:	b2db      	uxtb	r3, r3
 800b886:	2b00      	cmp	r3, #0
 800b888:	d112      	bne.n	800b8b0 <LmhpComplianceOnMcpsConfirm+0x3c>
  {
    return;
  }

  if ((ComplianceTestState.IsRunning == true) &&
 800b88a:	4b0c      	ldr	r3, [pc, #48]	; (800b8bc <LmhpComplianceOnMcpsConfirm+0x48>)
 800b88c:	785b      	ldrb	r3, [r3, #1]
 800b88e:	2b00      	cmp	r3, #0
 800b890:	d00f      	beq.n	800b8b2 <LmhpComplianceOnMcpsConfirm+0x3e>
      (mcpsConfirm->McpsRequest == MCPS_CONFIRMED) &&
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	781b      	ldrb	r3, [r3, #0]
  if ((ComplianceTestState.IsRunning == true) &&
 800b896:	2b01      	cmp	r3, #1
 800b898:	d10b      	bne.n	800b8b2 <LmhpComplianceOnMcpsConfirm+0x3e>
      (mcpsConfirm->AckReceived != 0))
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	791b      	ldrb	r3, [r3, #4]
      (mcpsConfirm->McpsRequest == MCPS_CONFIRMED) &&
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	d007      	beq.n	800b8b2 <LmhpComplianceOnMcpsConfirm+0x3e>
  {
    /* Increment the compliance certification protocol downlink counter */
    ComplianceTestState.DownLinkCounter++;
 800b8a2:	4b06      	ldr	r3, [pc, #24]	; (800b8bc <LmhpComplianceOnMcpsConfirm+0x48>)
 800b8a4:	899b      	ldrh	r3, [r3, #12]
 800b8a6:	3301      	adds	r3, #1
 800b8a8:	b29a      	uxth	r2, r3
 800b8aa:	4b04      	ldr	r3, [pc, #16]	; (800b8bc <LmhpComplianceOnMcpsConfirm+0x48>)
 800b8ac:	819a      	strh	r2, [r3, #12]
 800b8ae:	e000      	b.n	800b8b2 <LmhpComplianceOnMcpsConfirm+0x3e>
    return;
 800b8b0:	bf00      	nop
  }
}
 800b8b2:	370c      	adds	r7, #12
 800b8b4:	46bd      	mov	sp, r7
 800b8b6:	bc80      	pop	{r7}
 800b8b8:	4770      	bx	lr
 800b8ba:	bf00      	nop
 800b8bc:	200004d4 	.word	0x200004d4

0800b8c0 <LmhpComplianceOnMlmeConfirm>:

static void LmhpComplianceOnMlmeConfirm(MlmeConfirm_t *mlmeConfirm)
{
 800b8c0:	b480      	push	{r7}
 800b8c2:	b083      	sub	sp, #12
 800b8c4:	af00      	add	r7, sp, #0
 800b8c6:	6078      	str	r0, [r7, #4]
  if (ComplianceTestState.Initialized == false)
 800b8c8:	4b0d      	ldr	r3, [pc, #52]	; (800b900 <LmhpComplianceOnMlmeConfirm+0x40>)
 800b8ca:	781b      	ldrb	r3, [r3, #0]
 800b8cc:	f083 0301 	eor.w	r3, r3, #1
 800b8d0:	b2db      	uxtb	r3, r3
 800b8d2:	2b00      	cmp	r3, #0
 800b8d4:	d10f      	bne.n	800b8f6 <LmhpComplianceOnMlmeConfirm+0x36>
  {
    return;
  }

  if (mlmeConfirm->MlmeRequest == MLME_LINK_CHECK)
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	781b      	ldrb	r3, [r3, #0]
 800b8da:	2b04      	cmp	r3, #4
 800b8dc:	d10c      	bne.n	800b8f8 <LmhpComplianceOnMlmeConfirm+0x38>
  {
    ComplianceTestState.LinkCheck = true;
 800b8de:	4b08      	ldr	r3, [pc, #32]	; (800b900 <LmhpComplianceOnMlmeConfirm+0x40>)
 800b8e0:	2201      	movs	r2, #1
 800b8e2:	739a      	strb	r2, [r3, #14]
    ComplianceTestState.DemodMargin = mlmeConfirm->DemodMargin;
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	7a1a      	ldrb	r2, [r3, #8]
 800b8e8:	4b05      	ldr	r3, [pc, #20]	; (800b900 <LmhpComplianceOnMlmeConfirm+0x40>)
 800b8ea:	73da      	strb	r2, [r3, #15]
    ComplianceTestState.NbGateways = mlmeConfirm->NbGateways;
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	7a5a      	ldrb	r2, [r3, #9]
 800b8f0:	4b03      	ldr	r3, [pc, #12]	; (800b900 <LmhpComplianceOnMlmeConfirm+0x40>)
 800b8f2:	741a      	strb	r2, [r3, #16]
 800b8f4:	e000      	b.n	800b8f8 <LmhpComplianceOnMlmeConfirm+0x38>
    return;
 800b8f6:	bf00      	nop
  }
}
 800b8f8:	370c      	adds	r7, #12
 800b8fa:	46bd      	mov	sp, r7
 800b8fc:	bc80      	pop	{r7}
 800b8fe:	4770      	bx	lr
 800b900:	200004d4 	.word	0x200004d4

0800b904 <LmhpComplianceTxProcess>:

static LmHandlerErrorStatus_t LmhpComplianceTxProcess(void)
{
 800b904:	b590      	push	{r4, r7, lr}
 800b906:	b085      	sub	sp, #20
 800b908:	af00      	add	r7, sp, #0
  if (ComplianceTestState.Initialized == false)
 800b90a:	4b30      	ldr	r3, [pc, #192]	; (800b9cc <LmhpComplianceTxProcess+0xc8>)
 800b90c:	781b      	ldrb	r3, [r3, #0]
 800b90e:	f083 0301 	eor.w	r3, r3, #1
 800b912:	b2db      	uxtb	r3, r3
 800b914:	2b00      	cmp	r3, #0
 800b916:	d002      	beq.n	800b91e <LmhpComplianceTxProcess+0x1a>
  {
    return LORAMAC_HANDLER_ERROR;
 800b918:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b91c:	e052      	b.n	800b9c4 <LmhpComplianceTxProcess+0xc0>
  }

  if (ComplianceTestState.LinkCheck == true)
 800b91e:	4b2b      	ldr	r3, [pc, #172]	; (800b9cc <LmhpComplianceTxProcess+0xc8>)
 800b920:	7b9b      	ldrb	r3, [r3, #14]
 800b922:	2b00      	cmp	r3, #0
 800b924:	d019      	beq.n	800b95a <LmhpComplianceTxProcess+0x56>
  {
    ComplianceTestState.LinkCheck = false;
 800b926:	4b29      	ldr	r3, [pc, #164]	; (800b9cc <LmhpComplianceTxProcess+0xc8>)
 800b928:	2200      	movs	r2, #0
 800b92a:	739a      	strb	r2, [r3, #14]
    ComplianceTestState.DataBufferSize = 3;
 800b92c:	4b27      	ldr	r3, [pc, #156]	; (800b9cc <LmhpComplianceTxProcess+0xc8>)
 800b92e:	2203      	movs	r2, #3
 800b930:	71da      	strb	r2, [r3, #7]
    ComplianceTestState.DataBuffer[0] = 5;
 800b932:	4b26      	ldr	r3, [pc, #152]	; (800b9cc <LmhpComplianceTxProcess+0xc8>)
 800b934:	689b      	ldr	r3, [r3, #8]
 800b936:	2205      	movs	r2, #5
 800b938:	701a      	strb	r2, [r3, #0]
    ComplianceTestState.DataBuffer[1] = ComplianceTestState.DemodMargin;
 800b93a:	4b24      	ldr	r3, [pc, #144]	; (800b9cc <LmhpComplianceTxProcess+0xc8>)
 800b93c:	689b      	ldr	r3, [r3, #8]
 800b93e:	3301      	adds	r3, #1
 800b940:	4a22      	ldr	r2, [pc, #136]	; (800b9cc <LmhpComplianceTxProcess+0xc8>)
 800b942:	7bd2      	ldrb	r2, [r2, #15]
 800b944:	701a      	strb	r2, [r3, #0]
    ComplianceTestState.DataBuffer[2] = ComplianceTestState.NbGateways;
 800b946:	4b21      	ldr	r3, [pc, #132]	; (800b9cc <LmhpComplianceTxProcess+0xc8>)
 800b948:	689b      	ldr	r3, [r3, #8]
 800b94a:	3302      	adds	r3, #2
 800b94c:	4a1f      	ldr	r2, [pc, #124]	; (800b9cc <LmhpComplianceTxProcess+0xc8>)
 800b94e:	7c12      	ldrb	r2, [r2, #16]
 800b950:	701a      	strb	r2, [r3, #0]
    ComplianceTestState.State = 1;
 800b952:	4b1e      	ldr	r3, [pc, #120]	; (800b9cc <LmhpComplianceTxProcess+0xc8>)
 800b954:	2201      	movs	r2, #1
 800b956:	709a      	strb	r2, [r3, #2]
 800b958:	e01c      	b.n	800b994 <LmhpComplianceTxProcess+0x90>
  }
  else
  {
    switch (ComplianceTestState.State)
 800b95a:	4b1c      	ldr	r3, [pc, #112]	; (800b9cc <LmhpComplianceTxProcess+0xc8>)
 800b95c:	789b      	ldrb	r3, [r3, #2]
 800b95e:	2b01      	cmp	r3, #1
 800b960:	d005      	beq.n	800b96e <LmhpComplianceTxProcess+0x6a>
 800b962:	2b04      	cmp	r3, #4
 800b964:	d116      	bne.n	800b994 <LmhpComplianceTxProcess+0x90>
    {
      case 4:
        ComplianceTestState.State = 1;
 800b966:	4b19      	ldr	r3, [pc, #100]	; (800b9cc <LmhpComplianceTxProcess+0xc8>)
 800b968:	2201      	movs	r2, #1
 800b96a:	709a      	strb	r2, [r3, #2]
        break;
 800b96c:	e012      	b.n	800b994 <LmhpComplianceTxProcess+0x90>
      case 1:
        ComplianceTestState.DataBufferSize = 2;
 800b96e:	4b17      	ldr	r3, [pc, #92]	; (800b9cc <LmhpComplianceTxProcess+0xc8>)
 800b970:	2202      	movs	r2, #2
 800b972:	71da      	strb	r2, [r3, #7]
        ComplianceTestState.DataBuffer[0] = ComplianceTestState.DownLinkCounter >> 8;
 800b974:	4b15      	ldr	r3, [pc, #84]	; (800b9cc <LmhpComplianceTxProcess+0xc8>)
 800b976:	899b      	ldrh	r3, [r3, #12]
 800b978:	0a1b      	lsrs	r3, r3, #8
 800b97a:	b29a      	uxth	r2, r3
 800b97c:	4b13      	ldr	r3, [pc, #76]	; (800b9cc <LmhpComplianceTxProcess+0xc8>)
 800b97e:	689b      	ldr	r3, [r3, #8]
 800b980:	b2d2      	uxtb	r2, r2
 800b982:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[1] = ComplianceTestState.DownLinkCounter;
 800b984:	4b11      	ldr	r3, [pc, #68]	; (800b9cc <LmhpComplianceTxProcess+0xc8>)
 800b986:	899a      	ldrh	r2, [r3, #12]
 800b988:	4b10      	ldr	r3, [pc, #64]	; (800b9cc <LmhpComplianceTxProcess+0xc8>)
 800b98a:	689b      	ldr	r3, [r3, #8]
 800b98c:	3301      	adds	r3, #1
 800b98e:	b2d2      	uxtb	r2, r2
 800b990:	701a      	strb	r2, [r3, #0]
        break;
 800b992:	bf00      	nop
    }
  }
  LmHandlerAppData_t appData =
 800b994:	23e0      	movs	r3, #224	; 0xe0
 800b996:	723b      	strb	r3, [r7, #8]
  {
    .Buffer = ComplianceTestState.DataBuffer,
    .BufferSize = ComplianceTestState.DataBufferSize,
 800b998:	4b0c      	ldr	r3, [pc, #48]	; (800b9cc <LmhpComplianceTxProcess+0xc8>)
 800b99a:	79db      	ldrb	r3, [r3, #7]
  LmHandlerAppData_t appData =
 800b99c:	727b      	strb	r3, [r7, #9]
    .Buffer = ComplianceTestState.DataBuffer,
 800b99e:	4b0b      	ldr	r3, [pc, #44]	; (800b9cc <LmhpComplianceTxProcess+0xc8>)
 800b9a0:	689b      	ldr	r3, [r3, #8]
  LmHandlerAppData_t appData =
 800b9a2:	60fb      	str	r3, [r7, #12]
    .Port = COMPLIANCE_PORT
  };
  TimerTime_t nextTxIn = 0;
 800b9a4:	2300      	movs	r3, #0
 800b9a6:	607b      	str	r3, [r7, #4]

  /* Schedule next transmission */
  TimerStart(&ComplianceTxNextPacketTimer);
 800b9a8:	4809      	ldr	r0, [pc, #36]	; (800b9d0 <LmhpComplianceTxProcess+0xcc>)
 800b9aa:	f00e fa85 	bl	8019eb8 <UTIL_TIMER_Start>

  return LmhpCompliancePackage.OnSendRequest(&appData, (LmHandlerMsgTypes_t)ComplianceTestState.IsTxConfirmed, &nextTxIn,
 800b9ae:	4b09      	ldr	r3, [pc, #36]	; (800b9d4 <LmhpComplianceTxProcess+0xd0>)
 800b9b0:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 800b9b2:	4b06      	ldr	r3, [pc, #24]	; (800b9cc <LmhpComplianceTxProcess+0xc8>)
 800b9b4:	791b      	ldrb	r3, [r3, #4]
 800b9b6:	4619      	mov	r1, r3
 800b9b8:	1d3a      	adds	r2, r7, #4
 800b9ba:	f107 0008 	add.w	r0, r7, #8
 800b9be:	2301      	movs	r3, #1
 800b9c0:	47a0      	blx	r4
 800b9c2:	4603      	mov	r3, r0
                                             true);
}
 800b9c4:	4618      	mov	r0, r3
 800b9c6:	3714      	adds	r7, #20
 800b9c8:	46bd      	mov	sp, r7
 800b9ca:	bd90      	pop	{r4, r7, pc}
 800b9cc:	200004d4 	.word	0x200004d4
 800b9d0:	200004bc 	.word	0x200004bc
 800b9d4:	2000017c 	.word	0x2000017c

0800b9d8 <LmhpComplianceOnMcpsIndication>:

static void LmhpComplianceOnMcpsIndication(McpsIndication_t *mcpsIndication)
{
 800b9d8:	b580      	push	{r7, lr}
 800b9da:	b0a2      	sub	sp, #136	; 0x88
 800b9dc:	af02      	add	r7, sp, #8
 800b9de:	6078      	str	r0, [r7, #4]
  if (ComplianceTestState.Initialized == false)
 800b9e0:	4ba4      	ldr	r3, [pc, #656]	; (800bc74 <LmhpComplianceOnMcpsIndication+0x29c>)
 800b9e2:	781b      	ldrb	r3, [r3, #0]
 800b9e4:	f083 0301 	eor.w	r3, r3, #1
 800b9e8:	b2db      	uxtb	r3, r3
 800b9ea:	2b00      	cmp	r3, #0
 800b9ec:	f040 81c2 	bne.w	800bd74 <LmhpComplianceOnMcpsIndication+0x39c>
  {
    return;
  }

  if (mcpsIndication->RxData == false)
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	7b5b      	ldrb	r3, [r3, #13]
 800b9f4:	f083 0301 	eor.w	r3, r3, #1
 800b9f8:	b2db      	uxtb	r3, r3
 800b9fa:	2b00      	cmp	r3, #0
 800b9fc:	f040 81bc 	bne.w	800bd78 <LmhpComplianceOnMcpsIndication+0x3a0>
  {
    return;
  }

  if ((ComplianceTestState.IsRunning == true) &&
 800ba00:	4b9c      	ldr	r3, [pc, #624]	; (800bc74 <LmhpComplianceOnMcpsIndication+0x29c>)
 800ba02:	785b      	ldrb	r3, [r3, #1]
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	d00c      	beq.n	800ba22 <LmhpComplianceOnMcpsIndication+0x4a>
      (mcpsIndication->AckReceived == 0))
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	7c9b      	ldrb	r3, [r3, #18]
 800ba0c:	f083 0301 	eor.w	r3, r3, #1
 800ba10:	b2db      	uxtb	r3, r3
  if ((ComplianceTestState.IsRunning == true) &&
 800ba12:	2b00      	cmp	r3, #0
 800ba14:	d005      	beq.n	800ba22 <LmhpComplianceOnMcpsIndication+0x4a>
  {
    /* Increment the compliance certification protocol downlink counter */
    ComplianceTestState.DownLinkCounter++;
 800ba16:	4b97      	ldr	r3, [pc, #604]	; (800bc74 <LmhpComplianceOnMcpsIndication+0x29c>)
 800ba18:	899b      	ldrh	r3, [r3, #12]
 800ba1a:	3301      	adds	r3, #1
 800ba1c:	b29a      	uxth	r2, r3
 800ba1e:	4b95      	ldr	r3, [pc, #596]	; (800bc74 <LmhpComplianceOnMcpsIndication+0x29c>)
 800ba20:	819a      	strh	r2, [r3, #12]
  }

  if (mcpsIndication->Port != COMPLIANCE_PORT)
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	78db      	ldrb	r3, [r3, #3]
 800ba26:	2be0      	cmp	r3, #224	; 0xe0
 800ba28:	f040 81a8 	bne.w	800bd7c <LmhpComplianceOnMcpsIndication+0x3a4>
  {
    return;
  }

  if (ComplianceTestState.IsRunning == false)
 800ba2c:	4b91      	ldr	r3, [pc, #580]	; (800bc74 <LmhpComplianceOnMcpsIndication+0x29c>)
 800ba2e:	785b      	ldrb	r3, [r3, #1]
 800ba30:	f083 0301 	eor.w	r3, r3, #1
 800ba34:	b2db      	uxtb	r3, r3
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	d060      	beq.n	800bafc <LmhpComplianceOnMcpsIndication+0x124>
  {
    /* Check compliance test enable command (i) */
    if ((mcpsIndication->BufferSize == 4) &&
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	7b1b      	ldrb	r3, [r3, #12]
 800ba3e:	2b04      	cmp	r3, #4
 800ba40:	f040 81a1 	bne.w	800bd86 <LmhpComplianceOnMcpsIndication+0x3ae>
        (mcpsIndication->Buffer[0] == 0x01) &&
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	689b      	ldr	r3, [r3, #8]
 800ba48:	781b      	ldrb	r3, [r3, #0]
    if ((mcpsIndication->BufferSize == 4) &&
 800ba4a:	2b01      	cmp	r3, #1
 800ba4c:	f040 819b 	bne.w	800bd86 <LmhpComplianceOnMcpsIndication+0x3ae>
        (mcpsIndication->Buffer[1] == 0x01) &&
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	689b      	ldr	r3, [r3, #8]
 800ba54:	3301      	adds	r3, #1
 800ba56:	781b      	ldrb	r3, [r3, #0]
        (mcpsIndication->Buffer[0] == 0x01) &&
 800ba58:	2b01      	cmp	r3, #1
 800ba5a:	f040 8194 	bne.w	800bd86 <LmhpComplianceOnMcpsIndication+0x3ae>
        (mcpsIndication->Buffer[2] == 0x01) &&
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	689b      	ldr	r3, [r3, #8]
 800ba62:	3302      	adds	r3, #2
 800ba64:	781b      	ldrb	r3, [r3, #0]
        (mcpsIndication->Buffer[1] == 0x01) &&
 800ba66:	2b01      	cmp	r3, #1
 800ba68:	f040 818d 	bne.w	800bd86 <LmhpComplianceOnMcpsIndication+0x3ae>
        (mcpsIndication->Buffer[3] == 0x01))
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	689b      	ldr	r3, [r3, #8]
 800ba70:	3303      	adds	r3, #3
 800ba72:	781b      	ldrb	r3, [r3, #0]
        (mcpsIndication->Buffer[2] == 0x01) &&
 800ba74:	2b01      	cmp	r3, #1
 800ba76:	f040 8186 	bne.w	800bd86 <LmhpComplianceOnMcpsIndication+0x3ae>
    {
      MibRequestConfirm_t mibReq;

      /* Initialize compliance test mode context */
      ComplianceTestState.IsTxConfirmed = false;
 800ba7a:	4b7e      	ldr	r3, [pc, #504]	; (800bc74 <LmhpComplianceOnMcpsIndication+0x29c>)
 800ba7c:	2200      	movs	r2, #0
 800ba7e:	711a      	strb	r2, [r3, #4]
      ComplianceTestState.Port = 224;
 800ba80:	4b7c      	ldr	r3, [pc, #496]	; (800bc74 <LmhpComplianceOnMcpsIndication+0x29c>)
 800ba82:	22e0      	movs	r2, #224	; 0xe0
 800ba84:	715a      	strb	r2, [r3, #5]
      ComplianceTestState.DataBufferSize = 2;
 800ba86:	4b7b      	ldr	r3, [pc, #492]	; (800bc74 <LmhpComplianceOnMcpsIndication+0x29c>)
 800ba88:	2202      	movs	r2, #2
 800ba8a:	71da      	strb	r2, [r3, #7]
      ComplianceTestState.DownLinkCounter = 0;
 800ba8c:	4b79      	ldr	r3, [pc, #484]	; (800bc74 <LmhpComplianceOnMcpsIndication+0x29c>)
 800ba8e:	2200      	movs	r2, #0
 800ba90:	819a      	strh	r2, [r3, #12]
      ComplianceTestState.LinkCheck = false;
 800ba92:	4b78      	ldr	r3, [pc, #480]	; (800bc74 <LmhpComplianceOnMcpsIndication+0x29c>)
 800ba94:	2200      	movs	r2, #0
 800ba96:	739a      	strb	r2, [r3, #14]
      ComplianceTestState.DemodMargin = 0;
 800ba98:	4b76      	ldr	r3, [pc, #472]	; (800bc74 <LmhpComplianceOnMcpsIndication+0x29c>)
 800ba9a:	2200      	movs	r2, #0
 800ba9c:	73da      	strb	r2, [r3, #15]
      ComplianceTestState.NbGateways = 0;
 800ba9e:	4b75      	ldr	r3, [pc, #468]	; (800bc74 <LmhpComplianceOnMcpsIndication+0x29c>)
 800baa0:	2200      	movs	r2, #0
 800baa2:	741a      	strb	r2, [r3, #16]
      ComplianceTestState.IsRunning = true;
 800baa4:	4b73      	ldr	r3, [pc, #460]	; (800bc74 <LmhpComplianceOnMcpsIndication+0x29c>)
 800baa6:	2201      	movs	r2, #1
 800baa8:	705a      	strb	r2, [r3, #1]
      ComplianceTestState.State = 1;
 800baaa:	4b72      	ldr	r3, [pc, #456]	; (800bc74 <LmhpComplianceOnMcpsIndication+0x29c>)
 800baac:	2201      	movs	r2, #1
 800baae:	709a      	strb	r2, [r3, #2]

      /* Enable ADR while in compliance test mode */
      mibReq.Type = MIB_ADR;
 800bab0:	2304      	movs	r3, #4
 800bab2:	723b      	strb	r3, [r7, #8]
      mibReq.Param.AdrEnable = true;
 800bab4:	2301      	movs	r3, #1
 800bab6:	733b      	strb	r3, [r7, #12]
      LoRaMacMibSetRequestConfirm(&mibReq);
 800bab8:	f107 0308 	add.w	r3, r7, #8
 800babc:	4618      	mov	r0, r3
 800babe:	f004 f9eb 	bl	800fe98 <LoRaMacMibSetRequestConfirm>

      /* Disable duty cycle enforcement while in compliance test mode */
      LoRaMacTestSetDutyCycleOn(false);
 800bac2:	2000      	movs	r0, #0
 800bac4:	f004 ffb4 	bl	8010a30 <LoRaMacTestSetDutyCycleOn>

      /* Stop peripherals */
      if (LmhpComplianceParams->StopPeripherals != NULL)
 800bac8:	4b6b      	ldr	r3, [pc, #428]	; (800bc78 <LmhpComplianceOnMcpsIndication+0x2a0>)
 800baca:	681b      	ldr	r3, [r3, #0]
 800bacc:	685b      	ldr	r3, [r3, #4]
 800bace:	2b00      	cmp	r3, #0
 800bad0:	d003      	beq.n	800bada <LmhpComplianceOnMcpsIndication+0x102>
      {
        LmhpComplianceParams->StopPeripherals();
 800bad2:	4b69      	ldr	r3, [pc, #420]	; (800bc78 <LmhpComplianceOnMcpsIndication+0x2a0>)
 800bad4:	681b      	ldr	r3, [r3, #0]
 800bad6:	685b      	ldr	r3, [r3, #4]
 800bad8:	4798      	blx	r3
      }
      /* Initialize compliance protocol transmission timer */
      TimerInit(&ComplianceTxNextPacketTimer, OnComplianceTxNextPacketTimerEvent);
 800bada:	2300      	movs	r3, #0
 800badc:	9300      	str	r3, [sp, #0]
 800bade:	4b67      	ldr	r3, [pc, #412]	; (800bc7c <LmhpComplianceOnMcpsIndication+0x2a4>)
 800bae0:	2200      	movs	r2, #0
 800bae2:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800bae6:	4866      	ldr	r0, [pc, #408]	; (800bc80 <LmhpComplianceOnMcpsIndication+0x2a8>)
 800bae8:	f00e f9b0 	bl	8019e4c <UTIL_TIMER_Create>
      TimerSetValue(&ComplianceTxNextPacketTimer, COMPLIANCE_TX_DUTYCYCLE);
 800baec:	f241 3188 	movw	r1, #5000	; 0x1388
 800baf0:	4863      	ldr	r0, [pc, #396]	; (800bc80 <LmhpComplianceOnMcpsIndication+0x2a8>)
 800baf2:	f00e fabd 	bl	801a070 <UTIL_TIMER_SetPeriod>

      /* Confirm compliance test protocol activation */
      LmhpComplianceTxProcess();
 800baf6:	f7ff ff05 	bl	800b904 <LmhpComplianceTxProcess>
 800bafa:	e144      	b.n	800bd86 <LmhpComplianceOnMcpsIndication+0x3ae>
    }
  }
  else
  {
    /* Parse compliance test protocol */
    ComplianceTestState.State = mcpsIndication->Buffer[0];
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	689b      	ldr	r3, [r3, #8]
 800bb00:	781a      	ldrb	r2, [r3, #0]
 800bb02:	4b5c      	ldr	r3, [pc, #368]	; (800bc74 <LmhpComplianceOnMcpsIndication+0x29c>)
 800bb04:	709a      	strb	r2, [r3, #2]
    switch (ComplianceTestState.State)
 800bb06:	4b5b      	ldr	r3, [pc, #364]	; (800bc74 <LmhpComplianceOnMcpsIndication+0x29c>)
 800bb08:	789b      	ldrb	r3, [r3, #2]
 800bb0a:	2b0a      	cmp	r3, #10
 800bb0c:	f200 8138 	bhi.w	800bd80 <LmhpComplianceOnMcpsIndication+0x3a8>
 800bb10:	a201      	add	r2, pc, #4	; (adr r2, 800bb18 <LmhpComplianceOnMcpsIndication+0x140>)
 800bb12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb16:	bf00      	nop
 800bb18:	0800bb45 	.word	0x0800bb45
 800bb1c:	0800bb8f 	.word	0x0800bb8f
 800bb20:	0800bb97 	.word	0x0800bb97
 800bb24:	0800bba5 	.word	0x0800bba5
 800bb28:	0800bbb3 	.word	0x0800bbb3
 800bb2c:	0800bc11 	.word	0x0800bc11
 800bb30:	0800bc23 	.word	0x0800bc23
 800bb34:	0800bc89 	.word	0x0800bc89
 800bb38:	0800bd2d 	.word	0x0800bd2d
 800bb3c:	0800bd3f 	.word	0x0800bd3f
 800bb40:	0800bd59 	.word	0x0800bd59
    {
      case 0: /* Check compliance test disable command (ii) */
      {
        MibRequestConfirm_t mibReq;

        TimerStop(&ComplianceTxNextPacketTimer);
 800bb44:	484e      	ldr	r0, [pc, #312]	; (800bc80 <LmhpComplianceOnMcpsIndication+0x2a8>)
 800bb46:	f00e fa23 	bl	8019f90 <UTIL_TIMER_Stop>

        /* Disable compliance test mode and reset the downlink counter. */
        ComplianceTestState.DownLinkCounter = 0;
 800bb4a:	4b4a      	ldr	r3, [pc, #296]	; (800bc74 <LmhpComplianceOnMcpsIndication+0x29c>)
 800bb4c:	2200      	movs	r2, #0
 800bb4e:	819a      	strh	r2, [r3, #12]
        ComplianceTestState.IsRunning = false;
 800bb50:	4b48      	ldr	r3, [pc, #288]	; (800bc74 <LmhpComplianceOnMcpsIndication+0x29c>)
 800bb52:	2200      	movs	r2, #0
 800bb54:	705a      	strb	r2, [r3, #1]

        /* Restore previous ADR seeting */
        mibReq.Type = MIB_ADR;
 800bb56:	2304      	movs	r3, #4
 800bb58:	723b      	strb	r3, [r7, #8]
        mibReq.Param.AdrEnable = LmhpComplianceParams->AdrEnabled;
 800bb5a:	4b47      	ldr	r3, [pc, #284]	; (800bc78 <LmhpComplianceOnMcpsIndication+0x2a0>)
 800bb5c:	681b      	ldr	r3, [r3, #0]
 800bb5e:	781b      	ldrb	r3, [r3, #0]
 800bb60:	733b      	strb	r3, [r7, #12]
        LoRaMacMibSetRequestConfirm(&mibReq);
 800bb62:	f107 0308 	add.w	r3, r7, #8
 800bb66:	4618      	mov	r0, r3
 800bb68:	f004 f996 	bl	800fe98 <LoRaMacMibSetRequestConfirm>

        /* Enable duty cycle enforcement */
        LoRaMacTestSetDutyCycleOn(LmhpComplianceParams->DutyCycleEnabled);
 800bb6c:	4b42      	ldr	r3, [pc, #264]	; (800bc78 <LmhpComplianceOnMcpsIndication+0x2a0>)
 800bb6e:	681b      	ldr	r3, [r3, #0]
 800bb70:	785b      	ldrb	r3, [r3, #1]
 800bb72:	4618      	mov	r0, r3
 800bb74:	f004 ff5c 	bl	8010a30 <LoRaMacTestSetDutyCycleOn>

        /* Restart peripherals */
        if (LmhpComplianceParams->StartPeripherals != NULL)
 800bb78:	4b3f      	ldr	r3, [pc, #252]	; (800bc78 <LmhpComplianceOnMcpsIndication+0x2a0>)
 800bb7a:	681b      	ldr	r3, [r3, #0]
 800bb7c:	689b      	ldr	r3, [r3, #8]
 800bb7e:	2b00      	cmp	r3, #0
 800bb80:	f000 8100 	beq.w	800bd84 <LmhpComplianceOnMcpsIndication+0x3ac>
        {
          LmhpComplianceParams->StartPeripherals();
 800bb84:	4b3c      	ldr	r3, [pc, #240]	; (800bc78 <LmhpComplianceOnMcpsIndication+0x2a0>)
 800bb86:	681b      	ldr	r3, [r3, #0]
 800bb88:	689b      	ldr	r3, [r3, #8]
 800bb8a:	4798      	blx	r3
        }
      }
      break;
 800bb8c:	e0fa      	b.n	800bd84 <LmhpComplianceOnMcpsIndication+0x3ac>
      case 1: /* (iii, iv) */
        ComplianceTestState.DataBufferSize = 2;
 800bb8e:	4b39      	ldr	r3, [pc, #228]	; (800bc74 <LmhpComplianceOnMcpsIndication+0x29c>)
 800bb90:	2202      	movs	r2, #2
 800bb92:	71da      	strb	r2, [r3, #7]
        break;
 800bb94:	e0f7      	b.n	800bd86 <LmhpComplianceOnMcpsIndication+0x3ae>
      case 2: /* Enable confirmed messages (v) */
        ComplianceTestState.IsTxConfirmed = true;
 800bb96:	4b37      	ldr	r3, [pc, #220]	; (800bc74 <LmhpComplianceOnMcpsIndication+0x29c>)
 800bb98:	2201      	movs	r2, #1
 800bb9a:	711a      	strb	r2, [r3, #4]
        ComplianceTestState.State = 1;
 800bb9c:	4b35      	ldr	r3, [pc, #212]	; (800bc74 <LmhpComplianceOnMcpsIndication+0x29c>)
 800bb9e:	2201      	movs	r2, #1
 800bba0:	709a      	strb	r2, [r3, #2]
        break;
 800bba2:	e0f0      	b.n	800bd86 <LmhpComplianceOnMcpsIndication+0x3ae>
      case 3:  /* Disable confirmed messages (vi) */
        ComplianceTestState.IsTxConfirmed = false;
 800bba4:	4b33      	ldr	r3, [pc, #204]	; (800bc74 <LmhpComplianceOnMcpsIndication+0x29c>)
 800bba6:	2200      	movs	r2, #0
 800bba8:	711a      	strb	r2, [r3, #4]
        ComplianceTestState.State = 1;
 800bbaa:	4b32      	ldr	r3, [pc, #200]	; (800bc74 <LmhpComplianceOnMcpsIndication+0x29c>)
 800bbac:	2201      	movs	r2, #1
 800bbae:	709a      	strb	r2, [r3, #2]
        break;
 800bbb0:	e0e9      	b.n	800bd86 <LmhpComplianceOnMcpsIndication+0x3ae>
      case 4: /* (vii) */
        ComplianceTestState.DataBufferSize = mcpsIndication->BufferSize;
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	7b1a      	ldrb	r2, [r3, #12]
 800bbb6:	4b2f      	ldr	r3, [pc, #188]	; (800bc74 <LmhpComplianceOnMcpsIndication+0x29c>)
 800bbb8:	71da      	strb	r2, [r3, #7]

        ComplianceTestState.DataBuffer[0] = 4;
 800bbba:	4b2e      	ldr	r3, [pc, #184]	; (800bc74 <LmhpComplianceOnMcpsIndication+0x29c>)
 800bbbc:	689b      	ldr	r3, [r3, #8]
 800bbbe:	2204      	movs	r2, #4
 800bbc0:	701a      	strb	r2, [r3, #0]
        for (uint8_t i = 1; i < MIN(ComplianceTestState.DataBufferSize, ComplianceTestState.DataBufferMaxSize); i++)
 800bbc2:	2301      	movs	r3, #1
 800bbc4:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800bbc8:	e012      	b.n	800bbf0 <LmhpComplianceOnMcpsIndication+0x218>
        {
          ComplianceTestState.DataBuffer[i] = mcpsIndication->Buffer[i] + 1;
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	689a      	ldr	r2, [r3, #8]
 800bbce:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800bbd2:	4413      	add	r3, r2
 800bbd4:	781a      	ldrb	r2, [r3, #0]
 800bbd6:	4b27      	ldr	r3, [pc, #156]	; (800bc74 <LmhpComplianceOnMcpsIndication+0x29c>)
 800bbd8:	6899      	ldr	r1, [r3, #8]
 800bbda:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800bbde:	440b      	add	r3, r1
 800bbe0:	3201      	adds	r2, #1
 800bbe2:	b2d2      	uxtb	r2, r2
 800bbe4:	701a      	strb	r2, [r3, #0]
        for (uint8_t i = 1; i < MIN(ComplianceTestState.DataBufferSize, ComplianceTestState.DataBufferMaxSize); i++)
 800bbe6:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800bbea:	3301      	adds	r3, #1
 800bbec:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800bbf0:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800bbf4:	4a1f      	ldr	r2, [pc, #124]	; (800bc74 <LmhpComplianceOnMcpsIndication+0x29c>)
 800bbf6:	79d1      	ldrb	r1, [r2, #7]
 800bbf8:	4a1e      	ldr	r2, [pc, #120]	; (800bc74 <LmhpComplianceOnMcpsIndication+0x29c>)
 800bbfa:	7992      	ldrb	r2, [r2, #6]
 800bbfc:	4291      	cmp	r1, r2
 800bbfe:	d202      	bcs.n	800bc06 <LmhpComplianceOnMcpsIndication+0x22e>
 800bc00:	4a1c      	ldr	r2, [pc, #112]	; (800bc74 <LmhpComplianceOnMcpsIndication+0x29c>)
 800bc02:	79d2      	ldrb	r2, [r2, #7]
 800bc04:	e001      	b.n	800bc0a <LmhpComplianceOnMcpsIndication+0x232>
 800bc06:	4a1b      	ldr	r2, [pc, #108]	; (800bc74 <LmhpComplianceOnMcpsIndication+0x29c>)
 800bc08:	7992      	ldrb	r2, [r2, #6]
 800bc0a:	429a      	cmp	r2, r3
 800bc0c:	dcdd      	bgt.n	800bbca <LmhpComplianceOnMcpsIndication+0x1f2>
        }
        break;
 800bc0e:	e0ba      	b.n	800bd86 <LmhpComplianceOnMcpsIndication+0x3ae>
      case 5: /* (viii) */
      {
        MlmeReq_t mlmeReq;

        mlmeReq.Type = MLME_LINK_CHECK;
 800bc10:	2304      	movs	r3, #4
 800bc12:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68

        LoRaMacMlmeRequest(&mlmeReq);
 800bc16:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800bc1a:	4618      	mov	r0, r3
 800bc1c:	f004 fcc8 	bl	80105b0 <LoRaMacMlmeRequest>
      }
      break;
 800bc20:	e0b1      	b.n	800bd86 <LmhpComplianceOnMcpsIndication+0x3ae>
      case 6: /* (ix) */
      {
        MibRequestConfirm_t mibReq;

        TimerStop(&ComplianceTxNextPacketTimer);
 800bc22:	4817      	ldr	r0, [pc, #92]	; (800bc80 <LmhpComplianceOnMcpsIndication+0x2a8>)
 800bc24:	f00e f9b4 	bl	8019f90 <UTIL_TIMER_Stop>

        /* Disable TestMode and revert back to normal operation */
        /* Disable compliance test mode and reset the downlink counter. */
        ComplianceTestState.DownLinkCounter = 0;
 800bc28:	4b12      	ldr	r3, [pc, #72]	; (800bc74 <LmhpComplianceOnMcpsIndication+0x29c>)
 800bc2a:	2200      	movs	r2, #0
 800bc2c:	819a      	strh	r2, [r3, #12]
        ComplianceTestState.IsRunning = false;
 800bc2e:	4b11      	ldr	r3, [pc, #68]	; (800bc74 <LmhpComplianceOnMcpsIndication+0x29c>)
 800bc30:	2200      	movs	r2, #0
 800bc32:	705a      	strb	r2, [r3, #1]

        /* Restore previous ADR seeting */
        mibReq.Type = MIB_ADR;
 800bc34:	2304      	movs	r3, #4
 800bc36:	723b      	strb	r3, [r7, #8]
        mibReq.Param.AdrEnable = LmhpComplianceParams->AdrEnabled;
 800bc38:	4b0f      	ldr	r3, [pc, #60]	; (800bc78 <LmhpComplianceOnMcpsIndication+0x2a0>)
 800bc3a:	681b      	ldr	r3, [r3, #0]
 800bc3c:	781b      	ldrb	r3, [r3, #0]
 800bc3e:	733b      	strb	r3, [r7, #12]
        LoRaMacMibSetRequestConfirm(&mibReq);
 800bc40:	f107 0308 	add.w	r3, r7, #8
 800bc44:	4618      	mov	r0, r3
 800bc46:	f004 f927 	bl	800fe98 <LoRaMacMibSetRequestConfirm>

        /* Enable duty cycle enforcement */
        LoRaMacTestSetDutyCycleOn(LmhpComplianceParams->DutyCycleEnabled);
 800bc4a:	4b0b      	ldr	r3, [pc, #44]	; (800bc78 <LmhpComplianceOnMcpsIndication+0x2a0>)
 800bc4c:	681b      	ldr	r3, [r3, #0]
 800bc4e:	785b      	ldrb	r3, [r3, #1]
 800bc50:	4618      	mov	r0, r3
 800bc52:	f004 feed 	bl	8010a30 <LoRaMacTestSetDutyCycleOn>

        /* Restart peripherals */
        if (LmhpComplianceParams->StartPeripherals != NULL)
 800bc56:	4b08      	ldr	r3, [pc, #32]	; (800bc78 <LmhpComplianceOnMcpsIndication+0x2a0>)
 800bc58:	681b      	ldr	r3, [r3, #0]
 800bc5a:	689b      	ldr	r3, [r3, #8]
 800bc5c:	2b00      	cmp	r3, #0
 800bc5e:	d003      	beq.n	800bc68 <LmhpComplianceOnMcpsIndication+0x290>
        {
          LmhpComplianceParams->StartPeripherals();
 800bc60:	4b05      	ldr	r3, [pc, #20]	; (800bc78 <LmhpComplianceOnMcpsIndication+0x2a0>)
 800bc62:	681b      	ldr	r3, [r3, #0]
 800bc64:	689b      	ldr	r3, [r3, #8]
 800bc66:	4798      	blx	r3
        }

        LmhpCompliancePackage.OnJoinRequest(ACTIVATION_TYPE_OTAA);
 800bc68:	4b06      	ldr	r3, [pc, #24]	; (800bc84 <LmhpComplianceOnMcpsIndication+0x2ac>)
 800bc6a:	6a1b      	ldr	r3, [r3, #32]
 800bc6c:	2002      	movs	r0, #2
 800bc6e:	4798      	blx	r3
      }
      break;
 800bc70:	e089      	b.n	800bd86 <LmhpComplianceOnMcpsIndication+0x3ae>
 800bc72:	bf00      	nop
 800bc74:	200004d4 	.word	0x200004d4
 800bc78:	200004e8 	.word	0x200004e8
 800bc7c:	0800bd9d 	.word	0x0800bd9d
 800bc80:	200004bc 	.word	0x200004bc
 800bc84:	2000017c 	.word	0x2000017c
      case 7: /* (x) */
      {
        MlmeReq_t mlmeReq;
        if (mcpsIndication->BufferSize == 3)
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	7b1b      	ldrb	r3, [r3, #12]
 800bc8c:	2b03      	cmp	r3, #3
 800bc8e:	d113      	bne.n	800bcb8 <LmhpComplianceOnMcpsIndication+0x2e0>
        {
          mlmeReq.Type = MLME_TXCW;
 800bc90:	2305      	movs	r3, #5
 800bc92:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
          mlmeReq.Req.TxCw.Timeout = (uint16_t)((mcpsIndication->Buffer[1] << 8) | mcpsIndication->Buffer[2]);
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	689b      	ldr	r3, [r3, #8]
 800bc9a:	3301      	adds	r3, #1
 800bc9c:	781b      	ldrb	r3, [r3, #0]
 800bc9e:	021b      	lsls	r3, r3, #8
 800bca0:	b21a      	sxth	r2, r3
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	689b      	ldr	r3, [r3, #8]
 800bca6:	3302      	adds	r3, #2
 800bca8:	781b      	ldrb	r3, [r3, #0]
 800bcaa:	b21b      	sxth	r3, r3
 800bcac:	4313      	orrs	r3, r2
 800bcae:	b21b      	sxth	r3, r3
 800bcb0:	b29b      	uxth	r3, r3
 800bcb2:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
 800bcb6:	e030      	b.n	800bd1a <LmhpComplianceOnMcpsIndication+0x342>
        }
        else if (mcpsIndication->BufferSize == 7)
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	7b1b      	ldrb	r3, [r3, #12]
 800bcbc:	2b07      	cmp	r3, #7
 800bcbe:	d12c      	bne.n	800bd1a <LmhpComplianceOnMcpsIndication+0x342>
        {
          mlmeReq.Type = MLME_TXCW_1;
 800bcc0:	2306      	movs	r3, #6
 800bcc2:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
          mlmeReq.Req.TxCw.Timeout = (uint16_t)((mcpsIndication->Buffer[1] << 8) | mcpsIndication->Buffer[2]);
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	689b      	ldr	r3, [r3, #8]
 800bcca:	3301      	adds	r3, #1
 800bccc:	781b      	ldrb	r3, [r3, #0]
 800bcce:	021b      	lsls	r3, r3, #8
 800bcd0:	b21a      	sxth	r2, r3
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	689b      	ldr	r3, [r3, #8]
 800bcd6:	3302      	adds	r3, #2
 800bcd8:	781b      	ldrb	r3, [r3, #0]
 800bcda:	b21b      	sxth	r3, r3
 800bcdc:	4313      	orrs	r3, r2
 800bcde:	b21b      	sxth	r3, r3
 800bce0:	b29b      	uxth	r3, r3
 800bce2:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
          mlmeReq.Req.TxCw.Frequency = (uint32_t)((mcpsIndication->Buffer[3] << 16) | (mcpsIndication->Buffer[4] << 8) | mcpsIndication->Buffer[5]) * 100;
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	689b      	ldr	r3, [r3, #8]
 800bcea:	3303      	adds	r3, #3
 800bcec:	781b      	ldrb	r3, [r3, #0]
 800bcee:	041a      	lsls	r2, r3, #16
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	689b      	ldr	r3, [r3, #8]
 800bcf4:	3304      	adds	r3, #4
 800bcf6:	781b      	ldrb	r3, [r3, #0]
 800bcf8:	021b      	lsls	r3, r3, #8
 800bcfa:	4313      	orrs	r3, r2
 800bcfc:	687a      	ldr	r2, [r7, #4]
 800bcfe:	6892      	ldr	r2, [r2, #8]
 800bd00:	3205      	adds	r2, #5
 800bd02:	7812      	ldrb	r2, [r2, #0]
 800bd04:	4313      	orrs	r3, r2
 800bd06:	461a      	mov	r2, r3
 800bd08:	2364      	movs	r3, #100	; 0x64
 800bd0a:	fb03 f302 	mul.w	r3, r3, r2
 800bd0e:	65fb      	str	r3, [r7, #92]	; 0x5c
          mlmeReq.Req.TxCw.Power = mcpsIndication->Buffer[6];
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	689b      	ldr	r3, [r3, #8]
 800bd14:	799b      	ldrb	r3, [r3, #6]
 800bd16:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
        }
        LoRaMacMlmeRequest(&mlmeReq);
 800bd1a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800bd1e:	4618      	mov	r0, r3
 800bd20:	f004 fc46 	bl	80105b0 <LoRaMacMlmeRequest>
        ComplianceTestState.State = 1;
 800bd24:	4b19      	ldr	r3, [pc, #100]	; (800bd8c <LmhpComplianceOnMcpsIndication+0x3b4>)
 800bd26:	2201      	movs	r2, #1
 800bd28:	709a      	strb	r2, [r3, #2]
      }
      break;
 800bd2a:	e02c      	b.n	800bd86 <LmhpComplianceOnMcpsIndication+0x3ae>
      case 8: /* Send DeviceTimeReq */
      {
        MlmeReq_t mlmeReq;

        mlmeReq.Type = MLME_DEVICE_TIME;
 800bd2c:	230a      	movs	r3, #10
 800bd2e:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40

        LoRaMacMlmeRequest(&mlmeReq);
 800bd32:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800bd36:	4618      	mov	r0, r3
 800bd38:	f004 fc3a 	bl	80105b0 <LoRaMacMlmeRequest>
      }
      break;
 800bd3c:	e023      	b.n	800bd86 <LmhpComplianceOnMcpsIndication+0x3ae>
      case 9: /* Switch end device Class */
      {
        MibRequestConfirm_t mibReq;

        mibReq.Type = MIB_DEVICE_CLASS;
 800bd3e:	2300      	movs	r3, #0
 800bd40:	723b      	strb	r3, [r7, #8]
        /* CLASS_A = 0, CLASS_B = 1, CLASS_C = 2 */
        mibReq.Param.Class = (DeviceClass_t)mcpsIndication->Buffer[1];;
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	689b      	ldr	r3, [r3, #8]
 800bd46:	3301      	adds	r3, #1
 800bd48:	781b      	ldrb	r3, [r3, #0]
 800bd4a:	733b      	strb	r3, [r7, #12]
        LoRaMacMibSetRequestConfirm(&mibReq);
 800bd4c:	f107 0308 	add.w	r3, r7, #8
 800bd50:	4618      	mov	r0, r3
 800bd52:	f004 f8a1 	bl	800fe98 <LoRaMacMibSetRequestConfirm>
      }
      break;
 800bd56:	e016      	b.n	800bd86 <LmhpComplianceOnMcpsIndication+0x3ae>
      case 10: /* Send PingSlotInfoReq */
      {
        MlmeReq_t mlmeReq;

        mlmeReq.Type = MLME_PING_SLOT_INFO;
 800bd58:	230d      	movs	r3, #13
 800bd5a:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
        mlmeReq.Req.PingSlotInfo.PingSlot.Value = mcpsIndication->Buffer[1];
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	689b      	ldr	r3, [r3, #8]
 800bd62:	785b      	ldrb	r3, [r3, #1]
 800bd64:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30

        LoRaMacMlmeRequest(&mlmeReq);
 800bd68:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800bd6c:	4618      	mov	r0, r3
 800bd6e:	f004 fc1f 	bl	80105b0 <LoRaMacMlmeRequest>
      }
      break;
 800bd72:	e008      	b.n	800bd86 <LmhpComplianceOnMcpsIndication+0x3ae>
    return;
 800bd74:	bf00      	nop
 800bd76:	e006      	b.n	800bd86 <LmhpComplianceOnMcpsIndication+0x3ae>
    return;
 800bd78:	bf00      	nop
 800bd7a:	e004      	b.n	800bd86 <LmhpComplianceOnMcpsIndication+0x3ae>
    return;
 800bd7c:	bf00      	nop
 800bd7e:	e002      	b.n	800bd86 <LmhpComplianceOnMcpsIndication+0x3ae>
      default:
        break;
 800bd80:	bf00      	nop
 800bd82:	e000      	b.n	800bd86 <LmhpComplianceOnMcpsIndication+0x3ae>
      break;
 800bd84:	bf00      	nop
    }
  }
}
 800bd86:	3780      	adds	r7, #128	; 0x80
 800bd88:	46bd      	mov	sp, r7
 800bd8a:	bd80      	pop	{r7, pc}
 800bd8c:	200004d4 	.word	0x200004d4

0800bd90 <LmhpComplianceProcess>:

static void LmhpComplianceProcess(void)
{
 800bd90:	b480      	push	{r7}
 800bd92:	af00      	add	r7, sp, #0
  /* Nothing to process */
}
 800bd94:	bf00      	nop
 800bd96:	46bd      	mov	sp, r7
 800bd98:	bc80      	pop	{r7}
 800bd9a:	4770      	bx	lr

0800bd9c <OnComplianceTxNextPacketTimerEvent>:

static void OnComplianceTxNextPacketTimerEvent(void *context)
{
 800bd9c:	b580      	push	{r7, lr}
 800bd9e:	b082      	sub	sp, #8
 800bda0:	af00      	add	r7, sp, #0
 800bda2:	6078      	str	r0, [r7, #4]
  LmhpComplianceTxProcess();
 800bda4:	f7ff fdae 	bl	800b904 <LmhpComplianceTxProcess>
}
 800bda8:	bf00      	nop
 800bdaa:	3708      	adds	r7, #8
 800bdac:	46bd      	mov	sp, r7
 800bdae:	bd80      	pop	{r7, pc}

0800bdb0 <OnRadioTxDone>:
 */
static void LoRaMacHandleIndicationEvents( void );

/* Private  functions ---------------------------------------------------------*/
static void OnRadioTxDone( void )
{
 800bdb0:	b590      	push	{r4, r7, lr}
 800bdb2:	b083      	sub	sp, #12
 800bdb4:	af00      	add	r7, sp, #0
    TxDoneParams.CurTime = TimerGetCurrentTime( );
 800bdb6:	f00e fa03 	bl	801a1c0 <UTIL_TIMER_GetCurrentTime>
 800bdba:	4602      	mov	r2, r0
 800bdbc:	4b16      	ldr	r3, [pc, #88]	; (800be18 <OnRadioTxDone+0x68>)
 800bdbe:	601a      	str	r2, [r3, #0]
    MacCtx.LastTxSysTime = SysTimeGet( );
 800bdc0:	4c16      	ldr	r4, [pc, #88]	; (800be1c <OnRadioTxDone+0x6c>)
 800bdc2:	463b      	mov	r3, r7
 800bdc4:	4618      	mov	r0, r3
 800bdc6:	f00d fbff 	bl	80195c8 <SysTimeGet>
 800bdca:	f504 734e 	add.w	r3, r4, #824	; 0x338
 800bdce:	463a      	mov	r2, r7
 800bdd0:	e892 0003 	ldmia.w	r2, {r0, r1}
 800bdd4:	e883 0003 	stmia.w	r3, {r0, r1}

    LoRaMacRadioEvents.Events.TxDone = 1;
 800bdd8:	4a11      	ldr	r2, [pc, #68]	; (800be20 <OnRadioTxDone+0x70>)
 800bdda:	7813      	ldrb	r3, [r2, #0]
 800bddc:	f043 0310 	orr.w	r3, r3, #16
 800bde0:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800bde2:	4b0e      	ldr	r3, [pc, #56]	; (800be1c <OnRadioTxDone+0x6c>)
 800bde4:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800bde8:	2b00      	cmp	r3, #0
 800bdea:	d00a      	beq.n	800be02 <OnRadioTxDone+0x52>
 800bdec:	4b0b      	ldr	r3, [pc, #44]	; (800be1c <OnRadioTxDone+0x6c>)
 800bdee:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800bdf2:	68db      	ldr	r3, [r3, #12]
 800bdf4:	2b00      	cmp	r3, #0
 800bdf6:	d004      	beq.n	800be02 <OnRadioTxDone+0x52>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800bdf8:	4b08      	ldr	r3, [pc, #32]	; (800be1c <OnRadioTxDone+0x6c>)
 800bdfa:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800bdfe:	68db      	ldr	r3, [r3, #12]
 800be00:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC txDone\r\n" );
 800be02:	4b08      	ldr	r3, [pc, #32]	; (800be24 <OnRadioTxDone+0x74>)
 800be04:	2201      	movs	r2, #1
 800be06:	2100      	movs	r1, #0
 800be08:	2002      	movs	r0, #2
 800be0a:	f00e fab7 	bl	801a37c <UTIL_ADV_TRACE_COND_FSend>
}
 800be0e:	bf00      	nop
 800be10:	370c      	adds	r7, #12
 800be12:	46bd      	mov	sp, r7
 800be14:	bd90      	pop	{r4, r7, pc}
 800be16:	bf00      	nop
 800be18:	200017e0 	.word	0x200017e0
 800be1c:	200004ec 	.word	0x200004ec
 800be20:	20000b1c 	.word	0x20000b1c
 800be24:	0801afa4 	.word	0x0801afa4

0800be28 <OnRadioRxDone>:

static void OnRadioRxDone( uint8_t *payload, uint16_t size, int16_t rssi, int8_t snr )
{
 800be28:	b580      	push	{r7, lr}
 800be2a:	b084      	sub	sp, #16
 800be2c:	af00      	add	r7, sp, #0
 800be2e:	60f8      	str	r0, [r7, #12]
 800be30:	4608      	mov	r0, r1
 800be32:	4611      	mov	r1, r2
 800be34:	461a      	mov	r2, r3
 800be36:	4603      	mov	r3, r0
 800be38:	817b      	strh	r3, [r7, #10]
 800be3a:	460b      	mov	r3, r1
 800be3c:	813b      	strh	r3, [r7, #8]
 800be3e:	4613      	mov	r3, r2
 800be40:	71fb      	strb	r3, [r7, #7]
    RxDoneParams.LastRxDone = TimerGetCurrentTime( );
 800be42:	f00e f9bd 	bl	801a1c0 <UTIL_TIMER_GetCurrentTime>
 800be46:	4602      	mov	r2, r0
 800be48:	4b16      	ldr	r3, [pc, #88]	; (800bea4 <OnRadioRxDone+0x7c>)
 800be4a:	601a      	str	r2, [r3, #0]
    RxDoneParams.Payload = payload;
 800be4c:	4a15      	ldr	r2, [pc, #84]	; (800bea4 <OnRadioRxDone+0x7c>)
 800be4e:	68fb      	ldr	r3, [r7, #12]
 800be50:	6053      	str	r3, [r2, #4]
    RxDoneParams.Size = size;
 800be52:	4a14      	ldr	r2, [pc, #80]	; (800bea4 <OnRadioRxDone+0x7c>)
 800be54:	897b      	ldrh	r3, [r7, #10]
 800be56:	8113      	strh	r3, [r2, #8]
    RxDoneParams.Rssi = rssi;
 800be58:	4a12      	ldr	r2, [pc, #72]	; (800bea4 <OnRadioRxDone+0x7c>)
 800be5a:	893b      	ldrh	r3, [r7, #8]
 800be5c:	8153      	strh	r3, [r2, #10]
    RxDoneParams.Snr = snr;
 800be5e:	4a11      	ldr	r2, [pc, #68]	; (800bea4 <OnRadioRxDone+0x7c>)
 800be60:	79fb      	ldrb	r3, [r7, #7]
 800be62:	7313      	strb	r3, [r2, #12]

    LoRaMacRadioEvents.Events.RxDone = 1;
 800be64:	4a10      	ldr	r2, [pc, #64]	; (800bea8 <OnRadioRxDone+0x80>)
 800be66:	7813      	ldrb	r3, [r2, #0]
 800be68:	f043 0308 	orr.w	r3, r3, #8
 800be6c:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800be6e:	4b0f      	ldr	r3, [pc, #60]	; (800beac <OnRadioRxDone+0x84>)
 800be70:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800be74:	2b00      	cmp	r3, #0
 800be76:	d00a      	beq.n	800be8e <OnRadioRxDone+0x66>
 800be78:	4b0c      	ldr	r3, [pc, #48]	; (800beac <OnRadioRxDone+0x84>)
 800be7a:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800be7e:	68db      	ldr	r3, [r3, #12]
 800be80:	2b00      	cmp	r3, #0
 800be82:	d004      	beq.n	800be8e <OnRadioRxDone+0x66>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800be84:	4b09      	ldr	r3, [pc, #36]	; (800beac <OnRadioRxDone+0x84>)
 800be86:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800be8a:	68db      	ldr	r3, [r3, #12]
 800be8c:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxDone\r\n" );
 800be8e:	4b08      	ldr	r3, [pc, #32]	; (800beb0 <OnRadioRxDone+0x88>)
 800be90:	2201      	movs	r2, #1
 800be92:	2100      	movs	r1, #0
 800be94:	2002      	movs	r0, #2
 800be96:	f00e fa71 	bl	801a37c <UTIL_ADV_TRACE_COND_FSend>
}
 800be9a:	bf00      	nop
 800be9c:	3710      	adds	r7, #16
 800be9e:	46bd      	mov	sp, r7
 800bea0:	bd80      	pop	{r7, pc}
 800bea2:	bf00      	nop
 800bea4:	200017e4 	.word	0x200017e4
 800bea8:	20000b1c 	.word	0x20000b1c
 800beac:	200004ec 	.word	0x200004ec
 800beb0:	0801afb4 	.word	0x0801afb4

0800beb4 <OnRadioTxTimeout>:

static void OnRadioTxTimeout( void )
{
 800beb4:	b580      	push	{r7, lr}
 800beb6:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.TxTimeout = 1;
 800beb8:	4a0e      	ldr	r2, [pc, #56]	; (800bef4 <OnRadioTxTimeout+0x40>)
 800beba:	7813      	ldrb	r3, [r2, #0]
 800bebc:	f043 0304 	orr.w	r3, r3, #4
 800bec0:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800bec2:	4b0d      	ldr	r3, [pc, #52]	; (800bef8 <OnRadioTxTimeout+0x44>)
 800bec4:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800bec8:	2b00      	cmp	r3, #0
 800beca:	d00a      	beq.n	800bee2 <OnRadioTxTimeout+0x2e>
 800becc:	4b0a      	ldr	r3, [pc, #40]	; (800bef8 <OnRadioTxTimeout+0x44>)
 800bece:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800bed2:	68db      	ldr	r3, [r3, #12]
 800bed4:	2b00      	cmp	r3, #0
 800bed6:	d004      	beq.n	800bee2 <OnRadioTxTimeout+0x2e>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800bed8:	4b07      	ldr	r3, [pc, #28]	; (800bef8 <OnRadioTxTimeout+0x44>)
 800beda:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800bede:	68db      	ldr	r3, [r3, #12]
 800bee0:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC txTimeOut\r\n" );
 800bee2:	4b06      	ldr	r3, [pc, #24]	; (800befc <OnRadioTxTimeout+0x48>)
 800bee4:	2201      	movs	r2, #1
 800bee6:	2100      	movs	r1, #0
 800bee8:	2002      	movs	r0, #2
 800beea:	f00e fa47 	bl	801a37c <UTIL_ADV_TRACE_COND_FSend>
}
 800beee:	bf00      	nop
 800bef0:	bd80      	pop	{r7, pc}
 800bef2:	bf00      	nop
 800bef4:	20000b1c 	.word	0x20000b1c
 800bef8:	200004ec 	.word	0x200004ec
 800befc:	0801afc4 	.word	0x0801afc4

0800bf00 <OnRadioRxError>:

static void OnRadioRxError( void )
{
 800bf00:	b580      	push	{r7, lr}
 800bf02:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxError = 1;
 800bf04:	4a0b      	ldr	r2, [pc, #44]	; (800bf34 <OnRadioRxError+0x34>)
 800bf06:	7813      	ldrb	r3, [r2, #0]
 800bf08:	f043 0302 	orr.w	r3, r3, #2
 800bf0c:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800bf0e:	4b0a      	ldr	r3, [pc, #40]	; (800bf38 <OnRadioRxError+0x38>)
 800bf10:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800bf14:	2b00      	cmp	r3, #0
 800bf16:	d00a      	beq.n	800bf2e <OnRadioRxError+0x2e>
 800bf18:	4b07      	ldr	r3, [pc, #28]	; (800bf38 <OnRadioRxError+0x38>)
 800bf1a:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800bf1e:	68db      	ldr	r3, [r3, #12]
 800bf20:	2b00      	cmp	r3, #0
 800bf22:	d004      	beq.n	800bf2e <OnRadioRxError+0x2e>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800bf24:	4b04      	ldr	r3, [pc, #16]	; (800bf38 <OnRadioRxError+0x38>)
 800bf26:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800bf2a:	68db      	ldr	r3, [r3, #12]
 800bf2c:	4798      	blx	r3
    }
}
 800bf2e:	bf00      	nop
 800bf30:	bd80      	pop	{r7, pc}
 800bf32:	bf00      	nop
 800bf34:	20000b1c 	.word	0x20000b1c
 800bf38:	200004ec 	.word	0x200004ec

0800bf3c <OnRadioRxTimeout>:

static void OnRadioRxTimeout( void )
{
 800bf3c:	b580      	push	{r7, lr}
 800bf3e:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxTimeout = 1;
 800bf40:	4a0e      	ldr	r2, [pc, #56]	; (800bf7c <OnRadioRxTimeout+0x40>)
 800bf42:	7813      	ldrb	r3, [r2, #0]
 800bf44:	f043 0301 	orr.w	r3, r3, #1
 800bf48:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800bf4a:	4b0d      	ldr	r3, [pc, #52]	; (800bf80 <OnRadioRxTimeout+0x44>)
 800bf4c:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800bf50:	2b00      	cmp	r3, #0
 800bf52:	d00a      	beq.n	800bf6a <OnRadioRxTimeout+0x2e>
 800bf54:	4b0a      	ldr	r3, [pc, #40]	; (800bf80 <OnRadioRxTimeout+0x44>)
 800bf56:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800bf5a:	68db      	ldr	r3, [r3, #12]
 800bf5c:	2b00      	cmp	r3, #0
 800bf5e:	d004      	beq.n	800bf6a <OnRadioRxTimeout+0x2e>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800bf60:	4b07      	ldr	r3, [pc, #28]	; (800bf80 <OnRadioRxTimeout+0x44>)
 800bf62:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800bf66:	68db      	ldr	r3, [r3, #12]
 800bf68:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxTimeOut\r\n" );
 800bf6a:	4b06      	ldr	r3, [pc, #24]	; (800bf84 <OnRadioRxTimeout+0x48>)
 800bf6c:	2201      	movs	r2, #1
 800bf6e:	2100      	movs	r1, #0
 800bf70:	2002      	movs	r0, #2
 800bf72:	f00e fa03 	bl	801a37c <UTIL_ADV_TRACE_COND_FSend>
}
 800bf76:	bf00      	nop
 800bf78:	bd80      	pop	{r7, pc}
 800bf7a:	bf00      	nop
 800bf7c:	20000b1c 	.word	0x20000b1c
 800bf80:	200004ec 	.word	0x200004ec
 800bf84:	0801afd4 	.word	0x0801afd4

0800bf88 <UpdateRxSlotIdleState>:

static void UpdateRxSlotIdleState( void )
{
 800bf88:	b480      	push	{r7}
 800bf8a:	af00      	add	r7, sp, #0
    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 800bf8c:	4b09      	ldr	r3, [pc, #36]	; (800bfb4 <UpdateRxSlotIdleState+0x2c>)
 800bf8e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800bf92:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800bf96:	2b02      	cmp	r3, #2
 800bf98:	d004      	beq.n	800bfa4 <UpdateRxSlotIdleState+0x1c>
    {
        MacCtx.RxSlot = RX_SLOT_NONE;
 800bf9a:	4b06      	ldr	r3, [pc, #24]	; (800bfb4 <UpdateRxSlotIdleState+0x2c>)
 800bf9c:	2206      	movs	r2, #6
 800bf9e:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
    }
    else
    {
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
    }
}
 800bfa2:	e003      	b.n	800bfac <UpdateRxSlotIdleState+0x24>
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
 800bfa4:	4b03      	ldr	r3, [pc, #12]	; (800bfb4 <UpdateRxSlotIdleState+0x2c>)
 800bfa6:	2202      	movs	r2, #2
 800bfa8:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
}
 800bfac:	bf00      	nop
 800bfae:	46bd      	mov	sp, r7
 800bfb0:	bc80      	pop	{r7}
 800bfb2:	4770      	bx	lr
 800bfb4:	200004ec 	.word	0x200004ec

0800bfb8 <ProcessRadioTxDone>:

static void ProcessRadioTxDone( void )
{
 800bfb8:	b580      	push	{r7, lr}
 800bfba:	b08e      	sub	sp, #56	; 0x38
 800bfbc:	af02      	add	r7, sp, #8
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    SetBandTxDoneParams_t txDone;

    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 800bfbe:	4b4b      	ldr	r3, [pc, #300]	; (800c0ec <ProcessRadioTxDone+0x134>)
 800bfc0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800bfc4:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800bfc8:	2b02      	cmp	r3, #2
 800bfca:	d002      	beq.n	800bfd2 <ProcessRadioTxDone+0x1a>
    {
        Radio.Sleep( );
 800bfcc:	4b48      	ldr	r3, [pc, #288]	; (800c0f0 <ProcessRadioTxDone+0x138>)
 800bfce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bfd0:	4798      	blx	r3
    }
    // Setup timers
    TimerSetValue( &MacCtx.RxWindowTimer1, MacCtx.RxWindow1Delay );
 800bfd2:	4b46      	ldr	r3, [pc, #280]	; (800c0ec <ProcessRadioTxDone+0x134>)
 800bfd4:	f8d3 33b0 	ldr.w	r3, [r3, #944]	; 0x3b0
 800bfd8:	4619      	mov	r1, r3
 800bfda:	4846      	ldr	r0, [pc, #280]	; (800c0f4 <ProcessRadioTxDone+0x13c>)
 800bfdc:	f00e f848 	bl	801a070 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer1 );
 800bfe0:	4844      	ldr	r0, [pc, #272]	; (800c0f4 <ProcessRadioTxDone+0x13c>)
 800bfe2:	f00d ff69 	bl	8019eb8 <UTIL_TIMER_Start>
    TimerSetValue( &MacCtx.RxWindowTimer2, MacCtx.RxWindow2Delay );
 800bfe6:	4b41      	ldr	r3, [pc, #260]	; (800c0ec <ProcessRadioTxDone+0x134>)
 800bfe8:	f8d3 33b4 	ldr.w	r3, [r3, #948]	; 0x3b4
 800bfec:	4619      	mov	r1, r3
 800bfee:	4842      	ldr	r0, [pc, #264]	; (800c0f8 <ProcessRadioTxDone+0x140>)
 800bff0:	f00e f83e 	bl	801a070 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer2 );
 800bff4:	4840      	ldr	r0, [pc, #256]	; (800c0f8 <ProcessRadioTxDone+0x140>)
 800bff6:	f00d ff5f 	bl	8019eb8 <UTIL_TIMER_Start>

    if( ( MacCtx.NvmCtx->DeviceClass == CLASS_C ) || ( MacCtx.NodeAckRequested == true ) )
 800bffa:	4b3c      	ldr	r3, [pc, #240]	; (800c0ec <ProcessRadioTxDone+0x134>)
 800bffc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c000:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800c004:	2b02      	cmp	r3, #2
 800c006:	d004      	beq.n	800c012 <ProcessRadioTxDone+0x5a>
 800c008:	4b38      	ldr	r3, [pc, #224]	; (800c0ec <ProcessRadioTxDone+0x134>)
 800c00a:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800c00e:	2b00      	cmp	r3, #0
 800c010:	d01a      	beq.n	800c048 <ProcessRadioTxDone+0x90>
    {
        getPhy.Attribute = PHY_ACK_TIMEOUT;
 800c012:	2316      	movs	r3, #22
 800c014:	f887 3020 	strb.w	r3, [r7, #32]
        phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800c018:	4b34      	ldr	r3, [pc, #208]	; (800c0ec <ProcessRadioTxDone+0x134>)
 800c01a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c01e:	781b      	ldrb	r3, [r3, #0]
 800c020:	f107 0220 	add.w	r2, r7, #32
 800c024:	4611      	mov	r1, r2
 800c026:	4618      	mov	r0, r3
 800c028:	f006 fdfa 	bl	8012c20 <RegionGetPhyParam>
 800c02c:	4603      	mov	r3, r0
 800c02e:	61fb      	str	r3, [r7, #28]
        TimerSetValue( &MacCtx.AckTimeoutTimer, MacCtx.RxWindow2Delay + phyParam.Value );
 800c030:	4b2e      	ldr	r3, [pc, #184]	; (800c0ec <ProcessRadioTxDone+0x134>)
 800c032:	f8d3 23b4 	ldr.w	r2, [r3, #948]	; 0x3b4
 800c036:	69fb      	ldr	r3, [r7, #28]
 800c038:	4413      	add	r3, r2
 800c03a:	4619      	mov	r1, r3
 800c03c:	482f      	ldr	r0, [pc, #188]	; (800c0fc <ProcessRadioTxDone+0x144>)
 800c03e:	f00e f817 	bl	801a070 <UTIL_TIMER_SetPeriod>
        TimerStart( &MacCtx.AckTimeoutTimer );
 800c042:	482e      	ldr	r0, [pc, #184]	; (800c0fc <ProcessRadioTxDone+0x144>)
 800c044:	f00d ff38 	bl	8019eb8 <UTIL_TIMER_Start>
    }

    // Update Aggregated last tx done time
    MacCtx.NvmCtx->LastTxDoneTime = TxDoneParams.CurTime;
 800c048:	4b28      	ldr	r3, [pc, #160]	; (800c0ec <ProcessRadioTxDone+0x134>)
 800c04a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c04e:	4a2c      	ldr	r2, [pc, #176]	; (800c100 <ProcessRadioTxDone+0x148>)
 800c050:	6812      	ldr	r2, [r2, #0]
 800c052:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150

    // Update last tx done time for the current channel
    txDone.Channel = MacCtx.Channel;
 800c056:	4b25      	ldr	r3, [pc, #148]	; (800c0ec <ProcessRadioTxDone+0x134>)
 800c058:	f893 3415 	ldrb.w	r3, [r3, #1045]	; 0x415
 800c05c:	723b      	strb	r3, [r7, #8]
    txDone.LastTxDoneTime = TxDoneParams.CurTime;
 800c05e:	4b28      	ldr	r3, [pc, #160]	; (800c100 <ProcessRadioTxDone+0x148>)
 800c060:	681b      	ldr	r3, [r3, #0]
 800c062:	60fb      	str	r3, [r7, #12]
    txDone.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), MacCtx.NvmCtx->InitializationTime );
 800c064:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800c068:	4618      	mov	r0, r3
 800c06a:	f00d fae5 	bl	8019638 <SysTimeGetMcuTime>
 800c06e:	4b1f      	ldr	r3, [pc, #124]	; (800c0ec <ProcessRadioTxDone+0x134>)
 800c070:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c074:	4638      	mov	r0, r7
 800c076:	f8d3 215c 	ldr.w	r2, [r3, #348]	; 0x15c
 800c07a:	9200      	str	r2, [sp, #0]
 800c07c:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 800c080:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800c084:	ca06      	ldmia	r2, {r1, r2}
 800c086:	f00d fa38 	bl	80194fa <SysTimeSub>
 800c08a:	f107 0314 	add.w	r3, r7, #20
 800c08e:	463a      	mov	r2, r7
 800c090:	e892 0003 	ldmia.w	r2, {r0, r1}
 800c094:	e883 0003 	stmia.w	r3, {r0, r1}
    txDone.LastTxAirTime = MacCtx.TxTimeOnAir;
 800c098:	4b14      	ldr	r3, [pc, #80]	; (800c0ec <ProcessRadioTxDone+0x134>)
 800c09a:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 800c09e:	613b      	str	r3, [r7, #16]
    txDone.Joined  = true;
 800c0a0:	2301      	movs	r3, #1
 800c0a2:	727b      	strb	r3, [r7, #9]
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 800c0a4:	4b11      	ldr	r3, [pc, #68]	; (800c0ec <ProcessRadioTxDone+0x134>)
 800c0a6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c0aa:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 800c0ae:	2b00      	cmp	r3, #0
 800c0b0:	d101      	bne.n	800c0b6 <ProcessRadioTxDone+0xfe>
    {
        txDone.Joined  = false;
 800c0b2:	2300      	movs	r3, #0
 800c0b4:	727b      	strb	r3, [r7, #9]
    }

    RegionSetBandTxDone( MacCtx.NvmCtx->Region, &txDone );
 800c0b6:	4b0d      	ldr	r3, [pc, #52]	; (800c0ec <ProcessRadioTxDone+0x134>)
 800c0b8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c0bc:	781b      	ldrb	r3, [r3, #0]
 800c0be:	f107 0208 	add.w	r2, r7, #8
 800c0c2:	4611      	mov	r1, r2
 800c0c4:	4618      	mov	r0, r3
 800c0c6:	f006 fdcd 	bl	8012c64 <RegionSetBandTxDone>

    if( MacCtx.NodeAckRequested == false )
 800c0ca:	4b08      	ldr	r3, [pc, #32]	; (800c0ec <ProcessRadioTxDone+0x134>)
 800c0cc:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800c0d0:	f083 0301 	eor.w	r3, r3, #1
 800c0d4:	b2db      	uxtb	r3, r3
 800c0d6:	2b00      	cmp	r3, #0
 800c0d8:	d003      	beq.n	800c0e2 <ProcessRadioTxDone+0x12a>
    {
        MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800c0da:	4b04      	ldr	r3, [pc, #16]	; (800c0ec <ProcessRadioTxDone+0x134>)
 800c0dc:	2200      	movs	r2, #0
 800c0de:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
    }
}
 800c0e2:	bf00      	nop
 800c0e4:	3730      	adds	r7, #48	; 0x30
 800c0e6:	46bd      	mov	sp, r7
 800c0e8:	bd80      	pop	{r7, pc}
 800c0ea:	bf00      	nop
 800c0ec:	200004ec 	.word	0x200004ec
 800c0f0:	0801b708 	.word	0x0801b708
 800c0f4:	2000086c 	.word	0x2000086c
 800c0f8:	20000884 	.word	0x20000884
 800c0fc:	200008e4 	.word	0x200008e4
 800c100:	200017e0 	.word	0x200017e0

0800c104 <PrepareRxDoneAbort>:

static void PrepareRxDoneAbort( void )
{
 800c104:	b580      	push	{r7, lr}
 800c106:	af00      	add	r7, sp, #0
    MacCtx.MacState |= LORAMAC_RX_ABORT;
 800c108:	4b10      	ldr	r3, [pc, #64]	; (800c14c <PrepareRxDoneAbort+0x48>)
 800c10a:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800c10e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c112:	4a0e      	ldr	r2, [pc, #56]	; (800c14c <PrepareRxDoneAbort+0x48>)
 800c114:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    if( MacCtx.NodeAckRequested == true )
 800c118:	4b0c      	ldr	r3, [pc, #48]	; (800c14c <PrepareRxDoneAbort+0x48>)
 800c11a:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800c11e:	2b00      	cmp	r3, #0
 800c120:	d002      	beq.n	800c128 <PrepareRxDoneAbort+0x24>
    {
        OnAckTimeoutTimerEvent( NULL );
 800c122:	2000      	movs	r0, #0
 800c124:	f001 f844 	bl	800d1b0 <OnAckTimeoutTimerEvent>
    }

    MacCtx.MacFlags.Bits.McpsInd = 1;
 800c128:	4a08      	ldr	r2, [pc, #32]	; (800c14c <PrepareRxDoneAbort+0x48>)
 800c12a:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800c12e:	f043 0302 	orr.w	r3, r3, #2
 800c132:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    MacCtx.MacFlags.Bits.MacDone = 1;
 800c136:	4a05      	ldr	r2, [pc, #20]	; (800c14c <PrepareRxDoneAbort+0x48>)
 800c138:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800c13c:	f043 0320 	orr.w	r3, r3, #32
 800c140:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481

    UpdateRxSlotIdleState( );
 800c144:	f7ff ff20 	bl	800bf88 <UpdateRxSlotIdleState>
}
 800c148:	bf00      	nop
 800c14a:	bd80      	pop	{r7, pc}
 800c14c:	200004ec 	.word	0x200004ec

0800c150 <ProcessRadioRxDone>:

static void ProcessRadioRxDone( void )
{
 800c150:	b5b0      	push	{r4, r5, r7, lr}
 800c152:	b0a6      	sub	sp, #152	; 0x98
 800c154:	af04      	add	r7, sp, #16
    LoRaMacHeader_t macHdr;
    ApplyCFListParams_t applyCFList;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 800c156:	2313      	movs	r3, #19
 800c158:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80

    LoRaMacMessageData_t macMsgData;
    LoRaMacMessageJoinAccept_t macMsgJoinAccept;
    uint8_t *payload = RxDoneParams.Payload;
 800c15c:	4bcb      	ldr	r3, [pc, #812]	; (800c48c <ProcessRadioRxDone+0x33c>)
 800c15e:	685b      	ldr	r3, [r3, #4]
 800c160:	67fb      	str	r3, [r7, #124]	; 0x7c
    uint16_t size = RxDoneParams.Size;
 800c162:	4bca      	ldr	r3, [pc, #808]	; (800c48c <ProcessRadioRxDone+0x33c>)
 800c164:	891b      	ldrh	r3, [r3, #8]
 800c166:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
    int16_t rssi = RxDoneParams.Rssi;
 800c16a:	4bc8      	ldr	r3, [pc, #800]	; (800c48c <ProcessRadioRxDone+0x33c>)
 800c16c:	895b      	ldrh	r3, [r3, #10]
 800c16e:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
    int8_t snr = RxDoneParams.Snr;
 800c172:	4bc6      	ldr	r3, [pc, #792]	; (800c48c <ProcessRadioRxDone+0x33c>)
 800c174:	7b1b      	ldrb	r3, [r3, #12]
 800c176:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77

    uint8_t pktHeaderLen = 0;
 800c17a:	2300      	movs	r3, #0
 800c17c:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76

    uint32_t downLinkCounter = 0;
 800c180:	2300      	movs	r3, #0
 800c182:	607b      	str	r3, [r7, #4]
    uint32_t address = MacCtx.NvmCtx->DevAddr;
 800c184:	4bc2      	ldr	r3, [pc, #776]	; (800c490 <ProcessRadioRxDone+0x340>)
 800c186:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c18a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c18c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    uint8_t multicast = 0;
 800c190:	2300      	movs	r3, #0
 800c192:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
    AddressIdentifier_t addrID = UNICAST_DEV_ADDR;
 800c196:	2301      	movs	r3, #1
 800c198:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
    FCntIdentifier_t fCntID;

    MacCtx.McpsConfirm.AckReceived = false;
 800c19c:	4bbc      	ldr	r3, [pc, #752]	; (800c490 <ProcessRadioRxDone+0x340>)
 800c19e:	2200      	movs	r2, #0
 800c1a0:	f883 2440 	strb.w	r2, [r3, #1088]	; 0x440
    MacCtx.McpsIndication.Rssi = rssi;
 800c1a4:	4aba      	ldr	r2, [pc, #744]	; (800c490 <ProcessRadioRxDone+0x340>)
 800c1a6:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 800c1aa:	f8a2 342a 	strh.w	r3, [r2, #1066]	; 0x42a
    MacCtx.McpsIndication.Snr = snr;
 800c1ae:	4ab8      	ldr	r2, [pc, #736]	; (800c490 <ProcessRadioRxDone+0x340>)
 800c1b0:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800c1b4:	f882 342c 	strb.w	r3, [r2, #1068]	; 0x42c
    MacCtx.McpsIndication.RxSlot = MacCtx.RxSlot;
 800c1b8:	4bb5      	ldr	r3, [pc, #724]	; (800c490 <ProcessRadioRxDone+0x340>)
 800c1ba:	f893 2480 	ldrb.w	r2, [r3, #1152]	; 0x480
 800c1be:	4bb4      	ldr	r3, [pc, #720]	; (800c490 <ProcessRadioRxDone+0x340>)
 800c1c0:	f883 242d 	strb.w	r2, [r3, #1069]	; 0x42d
    MacCtx.McpsIndication.Port = 0;
 800c1c4:	4bb2      	ldr	r3, [pc, #712]	; (800c490 <ProcessRadioRxDone+0x340>)
 800c1c6:	2200      	movs	r2, #0
 800c1c8:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
    MacCtx.McpsIndication.Multicast = 0;
 800c1cc:	4bb0      	ldr	r3, [pc, #704]	; (800c490 <ProcessRadioRxDone+0x340>)
 800c1ce:	2200      	movs	r2, #0
 800c1d0:	f883 241e 	strb.w	r2, [r3, #1054]	; 0x41e
    MacCtx.McpsIndication.FramePending = 0;
 800c1d4:	4bae      	ldr	r3, [pc, #696]	; (800c490 <ProcessRadioRxDone+0x340>)
 800c1d6:	2200      	movs	r2, #0
 800c1d8:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
    MacCtx.McpsIndication.Buffer = NULL;
 800c1dc:	4bac      	ldr	r3, [pc, #688]	; (800c490 <ProcessRadioRxDone+0x340>)
 800c1de:	2200      	movs	r2, #0
 800c1e0:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
    MacCtx.McpsIndication.BufferSize = 0;
 800c1e4:	4baa      	ldr	r3, [pc, #680]	; (800c490 <ProcessRadioRxDone+0x340>)
 800c1e6:	2200      	movs	r2, #0
 800c1e8:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
    MacCtx.McpsIndication.RxData = false;
 800c1ec:	4ba8      	ldr	r3, [pc, #672]	; (800c490 <ProcessRadioRxDone+0x340>)
 800c1ee:	2200      	movs	r2, #0
 800c1f0:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
    MacCtx.McpsIndication.AckReceived = false;
 800c1f4:	4ba6      	ldr	r3, [pc, #664]	; (800c490 <ProcessRadioRxDone+0x340>)
 800c1f6:	2200      	movs	r2, #0
 800c1f8:	f883 242e 	strb.w	r2, [r3, #1070]	; 0x42e
    MacCtx.McpsIndication.DownLinkCounter = 0;
 800c1fc:	4ba4      	ldr	r3, [pc, #656]	; (800c490 <ProcessRadioRxDone+0x340>)
 800c1fe:	2200      	movs	r2, #0
 800c200:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 800c204:	4ba2      	ldr	r3, [pc, #648]	; (800c490 <ProcessRadioRxDone+0x340>)
 800c206:	2200      	movs	r2, #0
 800c208:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
    MacCtx.McpsIndication.DevAddress = 0;
 800c20c:	4ba0      	ldr	r3, [pc, #640]	; (800c490 <ProcessRadioRxDone+0x340>)
 800c20e:	2200      	movs	r2, #0
 800c210:	f8c3 2434 	str.w	r2, [r3, #1076]	; 0x434
    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
 800c214:	4b9e      	ldr	r3, [pc, #632]	; (800c490 <ProcessRadioRxDone+0x340>)
 800c216:	2200      	movs	r2, #0
 800c218:	f883 2438 	strb.w	r2, [r3, #1080]	; 0x438

    Radio.Sleep( );
 800c21c:	4b9d      	ldr	r3, [pc, #628]	; (800c494 <ProcessRadioRxDone+0x344>)
 800c21e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c220:	4798      	blx	r3
    TimerStop( &MacCtx.RxWindowTimer2 );
 800c222:	489d      	ldr	r0, [pc, #628]	; (800c498 <ProcessRadioRxDone+0x348>)
 800c224:	f00d feb4 	bl	8019f90 <UTIL_TIMER_Stop>

    // This function must be called even if we are not in class b mode yet.
    if( LoRaMacClassBRxBeacon( payload, size ) == true )
 800c228:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800c22c:	4619      	mov	r1, r3
 800c22e:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800c230:	f004 fd46 	bl	8010cc0 <LoRaMacClassBRxBeacon>
 800c234:	4603      	mov	r3, r0
 800c236:	2b00      	cmp	r3, #0
 800c238:	d00b      	beq.n	800c252 <ProcessRadioRxDone+0x102>
    {
        MacCtx.MlmeIndication.BeaconInfo.Rssi = rssi;
 800c23a:	4a95      	ldr	r2, [pc, #596]	; (800c490 <ProcessRadioRxDone+0x340>)
 800c23c:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 800c240:	f8a2 3476 	strh.w	r3, [r2, #1142]	; 0x476
        MacCtx.MlmeIndication.BeaconInfo.Snr = snr;
 800c244:	4a92      	ldr	r2, [pc, #584]	; (800c490 <ProcessRadioRxDone+0x340>)
 800c246:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800c24a:	f882 3478 	strb.w	r3, [r2, #1144]	; 0x478
        return;
 800c24e:	f000 bc09 	b.w	800ca64 <ProcessRadioRxDone+0x914>
    }
    // Check if we expect a ping or a multicast slot.
    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 800c252:	4b8f      	ldr	r3, [pc, #572]	; (800c490 <ProcessRadioRxDone+0x340>)
 800c254:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c258:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800c25c:	2b01      	cmp	r3, #1
 800c25e:	d11e      	bne.n	800c29e <ProcessRadioRxDone+0x14e>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 800c260:	f004 fd41 	bl	8010ce6 <LoRaMacClassBIsPingExpected>
 800c264:	4603      	mov	r3, r0
 800c266:	2b00      	cmp	r3, #0
 800c268:	d00a      	beq.n	800c280 <ProcessRadioRxDone+0x130>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800c26a:	2000      	movs	r0, #0
 800c26c:	f004 fcf2 	bl	8010c54 <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 800c270:	2000      	movs	r0, #0
 800c272:	f004 fd13 	bl	8010c9c <LoRaMacClassBPingSlotTimerEvent>
            MacCtx.McpsIndication.RxSlot = RX_SLOT_WIN_CLASS_B_PING_SLOT;
 800c276:	4b86      	ldr	r3, [pc, #536]	; (800c490 <ProcessRadioRxDone+0x340>)
 800c278:	2204      	movs	r2, #4
 800c27a:	f883 242d 	strb.w	r2, [r3, #1069]	; 0x42d
 800c27e:	e00e      	b.n	800c29e <ProcessRadioRxDone+0x14e>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 800c280:	f004 fd38 	bl	8010cf4 <LoRaMacClassBIsMulticastExpected>
 800c284:	4603      	mov	r3, r0
 800c286:	2b00      	cmp	r3, #0
 800c288:	d009      	beq.n	800c29e <ProcessRadioRxDone+0x14e>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800c28a:	2000      	movs	r0, #0
 800c28c:	f004 fcec 	bl	8010c68 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 800c290:	2000      	movs	r0, #0
 800c292:	f004 fd0c 	bl	8010cae <LoRaMacClassBMulticastSlotTimerEvent>
            MacCtx.McpsIndication.RxSlot = RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT;
 800c296:	4b7e      	ldr	r3, [pc, #504]	; (800c490 <ProcessRadioRxDone+0x340>)
 800c298:	2205      	movs	r2, #5
 800c29a:	f883 242d 	strb.w	r2, [r3, #1069]	; 0x42d
        }
    }

    macHdr.Value = payload[pktHeaderLen++];
 800c29e:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800c2a2:	1c5a      	adds	r2, r3, #1
 800c2a4:	f887 2076 	strb.w	r2, [r7, #118]	; 0x76
 800c2a8:	461a      	mov	r2, r3
 800c2aa:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800c2ac:	4413      	add	r3, r2
 800c2ae:	781b      	ldrb	r3, [r3, #0]
 800c2b0:	f887 3074 	strb.w	r3, [r7, #116]	; 0x74

    switch( macHdr.Bits.MType )
 800c2b4:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 800c2b8:	f3c3 1342 	ubfx	r3, r3, #5, #3
 800c2bc:	b2db      	uxtb	r3, r3
 800c2be:	3b01      	subs	r3, #1
 800c2c0:	2b06      	cmp	r3, #6
 800c2c2:	f200 83a6 	bhi.w	800ca12 <ProcessRadioRxDone+0x8c2>
 800c2c6:	a201      	add	r2, pc, #4	; (adr r2, 800c2cc <ProcessRadioRxDone+0x17c>)
 800c2c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c2cc:	0800c2e9 	.word	0x0800c2e9
 800c2d0:	0800ca13 	.word	0x0800ca13
 800c2d4:	0800c4a5 	.word	0x0800c4a5
 800c2d8:	0800ca13 	.word	0x0800ca13
 800c2dc:	0800c49d 	.word	0x0800c49d
 800c2e0:	0800ca13 	.word	0x0800ca13
 800c2e4:	0800c9b9 	.word	0x0800c9b9
    {
        case FRAME_TYPE_JOIN_ACCEPT:
            // Check if the received frame size is valid
            if( size < LORAMAC_JOIN_ACCEPT_FRAME_MIN_SIZE )
 800c2e8:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800c2ec:	2b10      	cmp	r3, #16
 800c2ee:	d806      	bhi.n	800c2fe <ProcessRadioRxDone+0x1ae>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c2f0:	4b67      	ldr	r3, [pc, #412]	; (800c490 <ProcessRadioRxDone+0x340>)
 800c2f2:	2201      	movs	r2, #1
 800c2f4:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 800c2f8:	f7ff ff04 	bl	800c104 <PrepareRxDoneAbort>
                return;
 800c2fc:	e3b2      	b.n	800ca64 <ProcessRadioRxDone+0x914>
            }
            macMsgJoinAccept.Buffer = payload;
 800c2fe:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800c300:	60bb      	str	r3, [r7, #8]
            macMsgJoinAccept.BufSize = size;
 800c302:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800c306:	b2db      	uxtb	r3, r3
 800c308:	733b      	strb	r3, [r7, #12]

            // Abort in case if the device isn't joined yet and no rejoin request is ongoing.
            if( MacCtx.NvmCtx->NetworkActivation != ACTIVATION_TYPE_NONE )
 800c30a:	4b61      	ldr	r3, [pc, #388]	; (800c490 <ProcessRadioRxDone+0x340>)
 800c30c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c310:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 800c314:	2b00      	cmp	r3, #0
 800c316:	d006      	beq.n	800c326 <ProcessRadioRxDone+0x1d6>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c318:	4b5d      	ldr	r3, [pc, #372]	; (800c490 <ProcessRadioRxDone+0x340>)
 800c31a:	2201      	movs	r2, #1
 800c31c:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 800c320:	f7ff fef0 	bl	800c104 <PrepareRxDoneAbort>
                return;
 800c324:	e39e      	b.n	800ca64 <ProcessRadioRxDone+0x914>
            }
            macCryptoStatus = LoRaMacCryptoHandleJoinAccept( JOIN_REQ, SecureElementGetJoinEui( ), &macMsgJoinAccept );
 800c326:	f7fe fca5 	bl	800ac74 <SecureElementGetJoinEui>
 800c32a:	4601      	mov	r1, r0
 800c32c:	f107 0308 	add.w	r3, r7, #8
 800c330:	461a      	mov	r2, r3
 800c332:	20ff      	movs	r0, #255	; 0xff
 800c334:	f005 ff0c 	bl	8012150 <LoRaMacCryptoHandleJoinAccept>
 800c338:	4603      	mov	r3, r0
 800c33a:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80

            if( LORAMAC_CRYPTO_SUCCESS == macCryptoStatus )
 800c33e:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800c342:	2b00      	cmp	r3, #0
 800c344:	f040 8095 	bne.w	800c472 <ProcessRadioRxDone+0x322>
            {
                // Network ID
                MacCtx.NvmCtx->NetID = ( uint32_t ) macMsgJoinAccept.NetID[0];
 800c348:	7c7a      	ldrb	r2, [r7, #17]
 800c34a:	4b51      	ldr	r3, [pc, #324]	; (800c490 <ProcessRadioRxDone+0x340>)
 800c34c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c350:	649a      	str	r2, [r3, #72]	; 0x48
                MacCtx.NvmCtx->NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[1] << 8 );
 800c352:	4b4f      	ldr	r3, [pc, #316]	; (800c490 <ProcessRadioRxDone+0x340>)
 800c354:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c358:	6c99      	ldr	r1, [r3, #72]	; 0x48
 800c35a:	7cbb      	ldrb	r3, [r7, #18]
 800c35c:	021a      	lsls	r2, r3, #8
 800c35e:	4b4c      	ldr	r3, [pc, #304]	; (800c490 <ProcessRadioRxDone+0x340>)
 800c360:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c364:	430a      	orrs	r2, r1
 800c366:	649a      	str	r2, [r3, #72]	; 0x48
                MacCtx.NvmCtx->NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[2] << 16 );
 800c368:	4b49      	ldr	r3, [pc, #292]	; (800c490 <ProcessRadioRxDone+0x340>)
 800c36a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c36e:	6c99      	ldr	r1, [r3, #72]	; 0x48
 800c370:	7cfb      	ldrb	r3, [r7, #19]
 800c372:	041a      	lsls	r2, r3, #16
 800c374:	4b46      	ldr	r3, [pc, #280]	; (800c490 <ProcessRadioRxDone+0x340>)
 800c376:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c37a:	430a      	orrs	r2, r1
 800c37c:	649a      	str	r2, [r3, #72]	; 0x48

                // Device Address
                MacCtx.NvmCtx->DevAddr = macMsgJoinAccept.DevAddr;
 800c37e:	4b44      	ldr	r3, [pc, #272]	; (800c490 <ProcessRadioRxDone+0x340>)
 800c380:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c384:	697a      	ldr	r2, [r7, #20]
 800c386:	64da      	str	r2, [r3, #76]	; 0x4c

                // DLSettings
                MacCtx.NvmCtx->MacParams.Rx1DrOffset = macMsgJoinAccept.DLSettings.Bits.RX1DRoffset;
 800c388:	7e3b      	ldrb	r3, [r7, #24]
 800c38a:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800c38e:	b2da      	uxtb	r2, r3
 800c390:	4b3f      	ldr	r3, [pc, #252]	; (800c490 <ProcessRadioRxDone+0x340>)
 800c392:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c396:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
                MacCtx.NvmCtx->MacParams.Rx2Channel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800c39a:	7e3b      	ldrb	r3, [r7, #24]
 800c39c:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800c3a0:	b2da      	uxtb	r2, r3
 800c3a2:	4b3b      	ldr	r3, [pc, #236]	; (800c490 <ProcessRadioRxDone+0x340>)
 800c3a4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c3a8:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
                MacCtx.NvmCtx->MacParams.RxCChannel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800c3ac:	7e3b      	ldrb	r3, [r7, #24]
 800c3ae:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800c3b2:	b2da      	uxtb	r2, r3
 800c3b4:	4b36      	ldr	r3, [pc, #216]	; (800c490 <ProcessRadioRxDone+0x340>)
 800c3b6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c3ba:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4

                // RxDelay
                MacCtx.NvmCtx->MacParams.ReceiveDelay1 = macMsgJoinAccept.RxDelay;
 800c3be:	7e7a      	ldrb	r2, [r7, #25]
 800c3c0:	4b33      	ldr	r3, [pc, #204]	; (800c490 <ProcessRadioRxDone+0x340>)
 800c3c2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c3c6:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
                if( MacCtx.NvmCtx->MacParams.ReceiveDelay1 == 0 )
 800c3ca:	4b31      	ldr	r3, [pc, #196]	; (800c490 <ProcessRadioRxDone+0x340>)
 800c3cc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c3d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c3d4:	2b00      	cmp	r3, #0
 800c3d6:	d105      	bne.n	800c3e4 <ProcessRadioRxDone+0x294>
                {
                    MacCtx.NvmCtx->MacParams.ReceiveDelay1 = 1;
 800c3d8:	4b2d      	ldr	r3, [pc, #180]	; (800c490 <ProcessRadioRxDone+0x340>)
 800c3da:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c3de:	2201      	movs	r2, #1
 800c3e0:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
                }
                MacCtx.NvmCtx->MacParams.ReceiveDelay1 *= 1000;
 800c3e4:	4b2a      	ldr	r3, [pc, #168]	; (800c490 <ProcessRadioRxDone+0x340>)
 800c3e6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c3ea:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 800c3ee:	4b28      	ldr	r3, [pc, #160]	; (800c490 <ProcessRadioRxDone+0x340>)
 800c3f0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c3f4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800c3f8:	fb01 f202 	mul.w	r2, r1, r2
 800c3fc:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
                MacCtx.NvmCtx->MacParams.ReceiveDelay2 = MacCtx.NvmCtx->MacParams.ReceiveDelay1 + 1000;
 800c400:	4b23      	ldr	r3, [pc, #140]	; (800c490 <ProcessRadioRxDone+0x340>)
 800c402:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c406:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 800c40a:	4b21      	ldr	r3, [pc, #132]	; (800c490 <ProcessRadioRxDone+0x340>)
 800c40c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c410:	f502 727a 	add.w	r2, r2, #1000	; 0x3e8
 800c414:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

                MacCtx.NvmCtx->Version.Fields.Minor = 0;
 800c418:	4b1d      	ldr	r3, [pc, #116]	; (800c490 <ProcessRadioRxDone+0x340>)
 800c41a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c41e:	2200      	movs	r2, #0
 800c420:	f883 2162 	strb.w	r2, [r3, #354]	; 0x162

                // Apply CF list
                applyCFList.Payload = macMsgJoinAccept.CFList;
 800c424:	f107 0308 	add.w	r3, r7, #8
 800c428:	3312      	adds	r3, #18
 800c42a:	66fb      	str	r3, [r7, #108]	; 0x6c
                // Size of the regular payload is 12. Plus 1 byte MHDR and 4 bytes MIC
                applyCFList.Size = size - 17;
 800c42c:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800c430:	b2db      	uxtb	r3, r3
 800c432:	3b11      	subs	r3, #17
 800c434:	b2db      	uxtb	r3, r3
 800c436:	f887 3070 	strb.w	r3, [r7, #112]	; 0x70

                RegionApplyCFList( MacCtx.NvmCtx->Region, &applyCFList );
 800c43a:	4b15      	ldr	r3, [pc, #84]	; (800c490 <ProcessRadioRxDone+0x340>)
 800c43c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c440:	781b      	ldrb	r3, [r3, #0]
 800c442:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 800c446:	4611      	mov	r1, r2
 800c448:	4618      	mov	r0, r3
 800c44a:	f006 fc76 	bl	8012d3a <RegionApplyCFList>

                MacCtx.NvmCtx->NetworkActivation = ACTIVATION_TYPE_OTAA;
 800c44e:	4b10      	ldr	r3, [pc, #64]	; (800c490 <ProcessRadioRxDone+0x340>)
 800c450:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c454:	2202      	movs	r2, #2
 800c456:	f883 2164 	strb.w	r2, [r3, #356]	; 0x164

                // MLME handling
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800c45a:	2001      	movs	r0, #1
 800c45c:	f005 f986 	bl	801176c <LoRaMacConfirmQueueIsCmdActive>
 800c460:	4603      	mov	r3, r0
 800c462:	2b00      	cmp	r3, #0
 800c464:	f000 82dc 	beq.w	800ca20 <ProcessRadioRxDone+0x8d0>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_JOIN );
 800c468:	2101      	movs	r1, #1
 800c46a:	2000      	movs	r0, #0
 800c46c:	f005 f8f2 	bl	8011654 <LoRaMacConfirmQueueSetStatus>
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
                }
            }
            break;
 800c470:	e2d6      	b.n	800ca20 <ProcessRadioRxDone+0x8d0>
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800c472:	2001      	movs	r0, #1
 800c474:	f005 f97a 	bl	801176c <LoRaMacConfirmQueueIsCmdActive>
 800c478:	4603      	mov	r3, r0
 800c47a:	2b00      	cmp	r3, #0
 800c47c:	f000 82d0 	beq.w	800ca20 <ProcessRadioRxDone+0x8d0>
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
 800c480:	2101      	movs	r1, #1
 800c482:	2007      	movs	r0, #7
 800c484:	f005 f8e6 	bl	8011654 <LoRaMacConfirmQueueSetStatus>
            break;
 800c488:	e2ca      	b.n	800ca20 <ProcessRadioRxDone+0x8d0>
 800c48a:	bf00      	nop
 800c48c:	200017e4 	.word	0x200017e4
 800c490:	200004ec 	.word	0x200004ec
 800c494:	0801b708 	.word	0x0801b708
 800c498:	20000884 	.word	0x20000884
        case FRAME_TYPE_DATA_CONFIRMED_DOWN:
            MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 800c49c:	4bbc      	ldr	r3, [pc, #752]	; (800c790 <ProcessRadioRxDone+0x640>)
 800c49e:	2201      	movs	r2, #1
 800c4a0:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_DOWN:
            // Check if the received payload size is valid
            getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 800c4a4:	4bba      	ldr	r3, [pc, #744]	; (800c790 <ProcessRadioRxDone+0x640>)
 800c4a6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c4aa:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800c4ae:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
            getPhy.Datarate = MacCtx.McpsIndication.RxDatarate;
 800c4b2:	4bb7      	ldr	r3, [pc, #732]	; (800c790 <ProcessRadioRxDone+0x640>)
 800c4b4:	f893 3420 	ldrb.w	r3, [r3, #1056]	; 0x420
 800c4b8:	b25b      	sxtb	r3, r3
 800c4ba:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
            getPhy.Attribute = PHY_MAX_PAYLOAD;
 800c4be:	230d      	movs	r3, #13
 800c4c0:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64

            // Get the maximum payload length
            if( MacCtx.NvmCtx->RepeaterSupport == true )
 800c4c4:	4bb2      	ldr	r3, [pc, #712]	; (800c790 <ProcessRadioRxDone+0x640>)
 800c4c6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c4ca:	f893 30ca 	ldrb.w	r3, [r3, #202]	; 0xca
 800c4ce:	2b00      	cmp	r3, #0
 800c4d0:	d002      	beq.n	800c4d8 <ProcessRadioRxDone+0x388>
            {
                getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 800c4d2:	230e      	movs	r3, #14
 800c4d4:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
            }

            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800c4d8:	4bad      	ldr	r3, [pc, #692]	; (800c790 <ProcessRadioRxDone+0x640>)
 800c4da:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c4de:	781b      	ldrb	r3, [r3, #0]
 800c4e0:	f107 0264 	add.w	r2, r7, #100	; 0x64
 800c4e4:	4611      	mov	r1, r2
 800c4e6:	4618      	mov	r0, r3
 800c4e8:	f006 fb9a 	bl	8012c20 <RegionGetPhyParam>
 800c4ec:	4603      	mov	r3, r0
 800c4ee:	663b      	str	r3, [r7, #96]	; 0x60
            if( ( MAX( 0, ( int16_t )( ( int16_t ) size - ( int16_t ) LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE ) ) > ( int16_t )phyParam.Value ) ||
 800c4f0:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800c4f4:	3b0d      	subs	r3, #13
 800c4f6:	b29b      	uxth	r3, r3
 800c4f8:	b21b      	sxth	r3, r3
 800c4fa:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800c4fe:	b21a      	sxth	r2, r3
 800c500:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800c502:	b21b      	sxth	r3, r3
 800c504:	429a      	cmp	r2, r3
 800c506:	dc03      	bgt.n	800c510 <ProcessRadioRxDone+0x3c0>
 800c508:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800c50c:	2b0b      	cmp	r3, #11
 800c50e:	d806      	bhi.n	800c51e <ProcessRadioRxDone+0x3ce>
                ( size < LORAMAC_FRAME_PAYLOAD_MIN_SIZE ) )
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c510:	4b9f      	ldr	r3, [pc, #636]	; (800c790 <ProcessRadioRxDone+0x640>)
 800c512:	2201      	movs	r2, #1
 800c514:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 800c518:	f7ff fdf4 	bl	800c104 <PrepareRxDoneAbort>
                return;
 800c51c:	e2a2      	b.n	800ca64 <ProcessRadioRxDone+0x914>
            }
            macMsgData.Buffer = payload;
 800c51e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800c520:	633b      	str	r3, [r7, #48]	; 0x30
            macMsgData.BufSize = size;
 800c522:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800c526:	b2db      	uxtb	r3, r3
 800c528:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
            macMsgData.FRMPayload = MacCtx.RxPayload;
 800c52c:	4b99      	ldr	r3, [pc, #612]	; (800c794 <ProcessRadioRxDone+0x644>)
 800c52e:	657b      	str	r3, [r7, #84]	; 0x54
            macMsgData.FRMPayloadSize = LORAMAC_PHY_MAXPAYLOAD;
 800c530:	23ff      	movs	r3, #255	; 0xff
 800c532:	f887 3058 	strb.w	r3, [r7, #88]	; 0x58

            if( LORAMAC_PARSER_SUCCESS != LoRaMacParserData( &macMsgData ) )
 800c536:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800c53a:	4618      	mov	r0, r3
 800c53c:	f006 f8ed 	bl	801271a <LoRaMacParserData>
 800c540:	4603      	mov	r3, r0
 800c542:	2b00      	cmp	r3, #0
 800c544:	d006      	beq.n	800c554 <ProcessRadioRxDone+0x404>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c546:	4b92      	ldr	r3, [pc, #584]	; (800c790 <ProcessRadioRxDone+0x640>)
 800c548:	2201      	movs	r2, #1
 800c54a:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 800c54e:	f7ff fdd9 	bl	800c104 <PrepareRxDoneAbort>
                return;
 800c552:	e287      	b.n	800ca64 <ProcessRadioRxDone+0x914>
            }

            // Store device address
            MacCtx.McpsIndication.DevAddress = macMsgData.FHDR.DevAddr;
 800c554:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c556:	4a8e      	ldr	r2, [pc, #568]	; (800c790 <ProcessRadioRxDone+0x640>)
 800c558:	f8c2 3434 	str.w	r3, [r2, #1076]	; 0x434

            FType_t fType;
            if( LORAMAC_STATUS_OK != DetermineFrameType( &macMsgData, &fType ) )
 800c55c:	1cba      	adds	r2, r7, #2
 800c55e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800c562:	4611      	mov	r1, r2
 800c564:	4618      	mov	r0, r3
 800c566:	f002 fcf7 	bl	800ef58 <DetermineFrameType>
 800c56a:	4603      	mov	r3, r0
 800c56c:	2b00      	cmp	r3, #0
 800c56e:	d006      	beq.n	800c57e <ProcessRadioRxDone+0x42e>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c570:	4b87      	ldr	r3, [pc, #540]	; (800c790 <ProcessRadioRxDone+0x640>)
 800c572:	2201      	movs	r2, #1
 800c574:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 800c578:	f7ff fdc4 	bl	800c104 <PrepareRxDoneAbort>
                return;
 800c57c:	e272      	b.n	800ca64 <ProcessRadioRxDone+0x914>
            }

            //Check if it is a multicast message
            multicast = 0;
 800c57e:	2300      	movs	r3, #0
 800c580:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
            downLinkCounter = 0;
 800c584:	2300      	movs	r3, #0
 800c586:	607b      	str	r3, [r7, #4]
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800c588:	2300      	movs	r3, #0
 800c58a:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
 800c58e:	e055      	b.n	800c63c <ProcessRadioRxDone+0x4ec>
            {
                if( ( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 800c590:	4b7f      	ldr	r3, [pc, #508]	; (800c790 <ProcessRadioRxDone+0x640>)
 800c592:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800c596:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800c59a:	212c      	movs	r1, #44	; 0x2c
 800c59c:	fb01 f303 	mul.w	r3, r1, r3
 800c5a0:	4413      	add	r3, r2
 800c5a2:	3354      	adds	r3, #84	; 0x54
 800c5a4:	681a      	ldr	r2, [r3, #0]
 800c5a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c5a8:	429a      	cmp	r2, r3
 800c5aa:	d142      	bne.n	800c632 <ProcessRadioRxDone+0x4e2>
                    ( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.IsEnabled == true ) )
 800c5ac:	4b78      	ldr	r3, [pc, #480]	; (800c790 <ProcessRadioRxDone+0x640>)
 800c5ae:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800c5b2:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800c5b6:	212c      	movs	r1, #44	; 0x2c
 800c5b8:	fb01 f303 	mul.w	r3, r1, r3
 800c5bc:	4413      	add	r3, r2
 800c5be:	3352      	adds	r3, #82	; 0x52
 800c5c0:	781b      	ldrb	r3, [r3, #0]
                if( ( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 800c5c2:	2b00      	cmp	r3, #0
 800c5c4:	d035      	beq.n	800c632 <ProcessRadioRxDone+0x4e2>
                {
                    multicast = 1;
 800c5c6:	2301      	movs	r3, #1
 800c5c8:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
                    addrID = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.GroupID;
 800c5cc:	4b70      	ldr	r3, [pc, #448]	; (800c790 <ProcessRadioRxDone+0x640>)
 800c5ce:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800c5d2:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800c5d6:	212c      	movs	r1, #44	; 0x2c
 800c5d8:	fb01 f303 	mul.w	r3, r1, r3
 800c5dc:	4413      	add	r3, r2
 800c5de:	3353      	adds	r3, #83	; 0x53
 800c5e0:	781b      	ldrb	r3, [r3, #0]
 800c5e2:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
                    downLinkCounter = *( MacCtx.NvmCtx->MulticastChannelList[i].DownLinkCounter );
 800c5e6:	4b6a      	ldr	r3, [pc, #424]	; (800c790 <ProcessRadioRxDone+0x640>)
 800c5e8:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800c5ec:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800c5f0:	212c      	movs	r1, #44	; 0x2c
 800c5f2:	fb01 f303 	mul.w	r3, r1, r3
 800c5f6:	4413      	add	r3, r2
 800c5f8:	3370      	adds	r3, #112	; 0x70
 800c5fa:	681b      	ldr	r3, [r3, #0]
 800c5fc:	681b      	ldr	r3, [r3, #0]
 800c5fe:	607b      	str	r3, [r7, #4]
                    address = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.Address;
 800c600:	4b63      	ldr	r3, [pc, #396]	; (800c790 <ProcessRadioRxDone+0x640>)
 800c602:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800c606:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800c60a:	212c      	movs	r1, #44	; 0x2c
 800c60c:	fb01 f303 	mul.w	r3, r1, r3
 800c610:	4413      	add	r3, r2
 800c612:	3354      	adds	r3, #84	; 0x54
 800c614:	681b      	ldr	r3, [r3, #0]
 800c616:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
                    if( MacCtx.NvmCtx->DeviceClass == CLASS_C )
 800c61a:	4b5d      	ldr	r3, [pc, #372]	; (800c790 <ProcessRadioRxDone+0x640>)
 800c61c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c620:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800c624:	2b02      	cmp	r3, #2
 800c626:	d10e      	bne.n	800c646 <ProcessRadioRxDone+0x4f6>
                    {
                        MacCtx.McpsIndication.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 800c628:	4b59      	ldr	r3, [pc, #356]	; (800c790 <ProcessRadioRxDone+0x640>)
 800c62a:	2203      	movs	r2, #3
 800c62c:	f883 242d 	strb.w	r2, [r3, #1069]	; 0x42d
                    }
                    break;
 800c630:	e009      	b.n	800c646 <ProcessRadioRxDone+0x4f6>
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800c632:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800c636:	3301      	adds	r3, #1
 800c638:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
 800c63c:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800c640:	2b00      	cmp	r3, #0
 800c642:	d0a5      	beq.n	800c590 <ProcessRadioRxDone+0x440>
 800c644:	e000      	b.n	800c648 <ProcessRadioRxDone+0x4f8>
                    break;
 800c646:	bf00      	nop
                }
            }

            // Filter messages according to multicast downlink exceptions
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 800c648:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800c64c:	2b01      	cmp	r3, #1
 800c64e:	d117      	bne.n	800c680 <ProcessRadioRxDone+0x530>
 800c650:	78bb      	ldrb	r3, [r7, #2]
 800c652:	2b03      	cmp	r3, #3
 800c654:	d10d      	bne.n	800c672 <ProcessRadioRxDone+0x522>
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 800c656:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800c65a:	f003 0320 	and.w	r3, r3, #32
 800c65e:	b2db      	uxtb	r3, r3
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 800c660:	2b00      	cmp	r3, #0
 800c662:	d106      	bne.n	800c672 <ProcessRadioRxDone+0x522>
                                        ( macMsgData.FHDR.FCtrl.Bits.AdrAckReq != 0 ) ) )
 800c664:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800c668:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c66c:	b2db      	uxtb	r3, r3
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 800c66e:	2b00      	cmp	r3, #0
 800c670:	d006      	beq.n	800c680 <ProcessRadioRxDone+0x530>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c672:	4b47      	ldr	r3, [pc, #284]	; (800c790 <ProcessRadioRxDone+0x640>)
 800c674:	2201      	movs	r2, #1
 800c676:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 800c67a:	f7ff fd43 	bl	800c104 <PrepareRxDoneAbort>
                return;
 800c67e:	e1f1      	b.n	800ca64 <ProcessRadioRxDone+0x914>
            }

            // Get maximum allowed counter difference
            getPhy.Attribute = PHY_MAX_FCNT_GAP;
 800c680:	2315      	movs	r3, #21
 800c682:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800c686:	4b42      	ldr	r3, [pc, #264]	; (800c790 <ProcessRadioRxDone+0x640>)
 800c688:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c68c:	781b      	ldrb	r3, [r3, #0]
 800c68e:	f107 0264 	add.w	r2, r7, #100	; 0x64
 800c692:	4611      	mov	r1, r2
 800c694:	4618      	mov	r0, r3
 800c696:	f006 fac3 	bl	8012c20 <RegionGetPhyParam>
 800c69a:	4603      	mov	r3, r0
 800c69c:	663b      	str	r3, [r7, #96]	; 0x60

            // Get downlink frame counter value
            macCryptoStatus = GetFCntDown( addrID, fType, &macMsgData, MacCtx.NvmCtx->Version, phyParam.Value, &fCntID, &downLinkCounter );
 800c69e:	78bc      	ldrb	r4, [r7, #2]
 800c6a0:	4b3b      	ldr	r3, [pc, #236]	; (800c790 <ProcessRadioRxDone+0x640>)
 800c6a2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c6a6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c6a8:	b292      	uxth	r2, r2
 800c6aa:	f107 0530 	add.w	r5, r7, #48	; 0x30
 800c6ae:	f897 0082 	ldrb.w	r0, [r7, #130]	; 0x82
 800c6b2:	1d39      	adds	r1, r7, #4
 800c6b4:	9102      	str	r1, [sp, #8]
 800c6b6:	1cf9      	adds	r1, r7, #3
 800c6b8:	9101      	str	r1, [sp, #4]
 800c6ba:	9200      	str	r2, [sp, #0]
 800c6bc:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 800c6c0:	462a      	mov	r2, r5
 800c6c2:	4621      	mov	r1, r4
 800c6c4:	f000 fdaa 	bl	800d21c <GetFCntDown>
 800c6c8:	4603      	mov	r3, r0
 800c6ca:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 800c6ce:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800c6d2:	2b00      	cmp	r3, #0
 800c6d4:	d038      	beq.n	800c748 <ProcessRadioRxDone+0x5f8>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED )
 800c6d6:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800c6da:	2b07      	cmp	r3, #7
 800c6dc:	d120      	bne.n	800c720 <ProcessRadioRxDone+0x5d0>
                {
                    // Catch the case of repeated downlink frame counter
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_REPEATED;
 800c6de:	4b2c      	ldr	r3, [pc, #176]	; (800c790 <ProcessRadioRxDone+0x640>)
 800c6e0:	2208      	movs	r2, #8
 800c6e2:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                    if( ( MacCtx.NvmCtx->Version.Fields.Minor == 0 ) && ( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN ) && ( MacCtx.NvmCtx->LastRxMic == macMsgData.MIC ) )
 800c6e6:	4b2a      	ldr	r3, [pc, #168]	; (800c790 <ProcessRadioRxDone+0x640>)
 800c6e8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c6ec:	f893 3162 	ldrb.w	r3, [r3, #354]	; 0x162
 800c6f0:	2b00      	cmp	r3, #0
 800c6f2:	d122      	bne.n	800c73a <ProcessRadioRxDone+0x5ea>
 800c6f4:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 800c6f8:	f023 031f 	bic.w	r3, r3, #31
 800c6fc:	b2db      	uxtb	r3, r3
 800c6fe:	2ba0      	cmp	r3, #160	; 0xa0
 800c700:	d11b      	bne.n	800c73a <ProcessRadioRxDone+0x5ea>
 800c702:	4b23      	ldr	r3, [pc, #140]	; (800c790 <ProcessRadioRxDone+0x640>)
 800c704:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c708:	f8d3 2168 	ldr.w	r2, [r3, #360]	; 0x168
 800c70c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c70e:	429a      	cmp	r2, r3
 800c710:	d113      	bne.n	800c73a <ProcessRadioRxDone+0x5ea>
                    {
                        MacCtx.NvmCtx->SrvAckRequested = true;
 800c712:	4b1f      	ldr	r3, [pc, #124]	; (800c790 <ProcessRadioRxDone+0x640>)
 800c714:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c718:	2201      	movs	r2, #1
 800c71a:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b
 800c71e:	e00c      	b.n	800c73a <ProcessRadioRxDone+0x5ea>
                    }
                }
                else if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_MAX_GAP_FCNT )
 800c720:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800c724:	2b08      	cmp	r3, #8
 800c726:	d104      	bne.n	800c732 <ProcessRadioRxDone+0x5e2>
                {
                    // Lost too many frames
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_TOO_MANY_FRAMES_LOSS;
 800c728:	4b19      	ldr	r3, [pc, #100]	; (800c790 <ProcessRadioRxDone+0x640>)
 800c72a:	220a      	movs	r2, #10
 800c72c:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
 800c730:	e003      	b.n	800c73a <ProcessRadioRxDone+0x5ea>
                }
                else
                {
                    // Other errors
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c732:	4b17      	ldr	r3, [pc, #92]	; (800c790 <ProcessRadioRxDone+0x640>)
 800c734:	2201      	movs	r2, #1
 800c736:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                }
                MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	4a14      	ldr	r2, [pc, #80]	; (800c790 <ProcessRadioRxDone+0x640>)
 800c73e:	f8c2 3430 	str.w	r3, [r2, #1072]	; 0x430
                PrepareRxDoneAbort( );
 800c742:	f7ff fcdf 	bl	800c104 <PrepareRxDoneAbort>
                return;
 800c746:	e18d      	b.n	800ca64 <ProcessRadioRxDone+0x914>
            }

            macCryptoStatus = LoRaMacCryptoUnsecureMessage( addrID, address, fCntID, downLinkCounter, &macMsgData );
 800c748:	78fa      	ldrb	r2, [r7, #3]
 800c74a:	6879      	ldr	r1, [r7, #4]
 800c74c:	f897 0082 	ldrb.w	r0, [r7, #130]	; 0x82
 800c750:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800c754:	9300      	str	r3, [sp, #0]
 800c756:	460b      	mov	r3, r1
 800c758:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 800c75c:	f005 fe24 	bl	80123a8 <LoRaMacCryptoUnsecureMessage>
 800c760:	4603      	mov	r3, r0
 800c762:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 800c766:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800c76a:	2b00      	cmp	r3, #0
 800c76c:	d014      	beq.n	800c798 <ProcessRadioRxDone+0x648>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_ADDRESS )
 800c76e:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800c772:	2b02      	cmp	r3, #2
 800c774:	d104      	bne.n	800c780 <ProcessRadioRxDone+0x630>
                {
                    // We are not the destination of this frame.
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ADDRESS_FAIL;
 800c776:	4b06      	ldr	r3, [pc, #24]	; (800c790 <ProcessRadioRxDone+0x640>)
 800c778:	220b      	movs	r2, #11
 800c77a:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
 800c77e:	e003      	b.n	800c788 <ProcessRadioRxDone+0x638>
                }
                else
                {
                    // MIC calculation fail
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_MIC_FAIL;
 800c780:	4b03      	ldr	r3, [pc, #12]	; (800c790 <ProcessRadioRxDone+0x640>)
 800c782:	220c      	movs	r2, #12
 800c784:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                }
                PrepareRxDoneAbort( );
 800c788:	f7ff fcbc 	bl	800c104 <PrepareRxDoneAbort>
                return;
 800c78c:	bf00      	nop
 800c78e:	e169      	b.n	800ca64 <ProcessRadioRxDone+0x914>
 800c790:	200004ec 	.word	0x200004ec
 800c794:	20000724 	.word	0x20000724
            }

            // Frame is valid
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800c798:	4bb4      	ldr	r3, [pc, #720]	; (800ca6c <ProcessRadioRxDone+0x91c>)
 800c79a:	2200      	movs	r2, #0
 800c79c:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
            MacCtx.McpsIndication.Multicast = multicast;
 800c7a0:	4ab2      	ldr	r2, [pc, #712]	; (800ca6c <ProcessRadioRxDone+0x91c>)
 800c7a2:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800c7a6:	f882 341e 	strb.w	r3, [r2, #1054]	; 0x41e
            MacCtx.McpsIndication.FramePending = macMsgData.FHDR.FCtrl.Bits.FPending;
 800c7aa:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800c7ae:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800c7b2:	b2db      	uxtb	r3, r3
 800c7b4:	461a      	mov	r2, r3
 800c7b6:	4bad      	ldr	r3, [pc, #692]	; (800ca6c <ProcessRadioRxDone+0x91c>)
 800c7b8:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
            MacCtx.McpsIndication.Buffer = NULL;
 800c7bc:	4bab      	ldr	r3, [pc, #684]	; (800ca6c <ProcessRadioRxDone+0x91c>)
 800c7be:	2200      	movs	r2, #0
 800c7c0:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
            MacCtx.McpsIndication.BufferSize = 0;
 800c7c4:	4ba9      	ldr	r3, [pc, #676]	; (800ca6c <ProcessRadioRxDone+0x91c>)
 800c7c6:	2200      	movs	r2, #0
 800c7c8:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
            MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	4aa7      	ldr	r2, [pc, #668]	; (800ca6c <ProcessRadioRxDone+0x91c>)
 800c7d0:	f8c2 3430 	str.w	r3, [r2, #1072]	; 0x430
            MacCtx.McpsIndication.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 800c7d4:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800c7d8:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800c7dc:	b2db      	uxtb	r3, r3
 800c7de:	2b00      	cmp	r3, #0
 800c7e0:	bf14      	ite	ne
 800c7e2:	2301      	movne	r3, #1
 800c7e4:	2300      	moveq	r3, #0
 800c7e6:	b2da      	uxtb	r2, r3
 800c7e8:	4ba0      	ldr	r3, [pc, #640]	; (800ca6c <ProcessRadioRxDone+0x91c>)
 800c7ea:	f883 242e 	strb.w	r2, [r3, #1070]	; 0x42e

            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800c7ee:	4b9f      	ldr	r3, [pc, #636]	; (800ca6c <ProcessRadioRxDone+0x91c>)
 800c7f0:	2200      	movs	r2, #0
 800c7f2:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
            MacCtx.McpsConfirm.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 800c7f6:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800c7fa:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800c7fe:	b2db      	uxtb	r3, r3
 800c800:	2b00      	cmp	r3, #0
 800c802:	bf14      	ite	ne
 800c804:	2301      	movne	r3, #1
 800c806:	2300      	moveq	r3, #0
 800c808:	b2da      	uxtb	r2, r3
 800c80a:	4b98      	ldr	r3, [pc, #608]	; (800ca6c <ProcessRadioRxDone+0x91c>)
 800c80c:	f883 2440 	strb.w	r2, [r3, #1088]	; 0x440

            // Reset ADR ACK Counter only, when RX1 or RX2 slot
            if( ( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_1 ) ||
 800c810:	4b96      	ldr	r3, [pc, #600]	; (800ca6c <ProcessRadioRxDone+0x91c>)
 800c812:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 800c816:	2b00      	cmp	r3, #0
 800c818:	d004      	beq.n	800c824 <ProcessRadioRxDone+0x6d4>
                ( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_2 ) )
 800c81a:	4b94      	ldr	r3, [pc, #592]	; (800ca6c <ProcessRadioRxDone+0x91c>)
 800c81c:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
            if( ( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_1 ) ||
 800c820:	2b01      	cmp	r3, #1
 800c822:	d105      	bne.n	800c830 <ProcessRadioRxDone+0x6e0>
            {
                MacCtx.NvmCtx->AdrAckCounter = 0;
 800c824:	4b91      	ldr	r3, [pc, #580]	; (800ca6c <ProcessRadioRxDone+0x91c>)
 800c826:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c82a:	2200      	movs	r2, #0
 800c82c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
            }

            // MCPS Indication and ack requested handling
            if( multicast == 1 )
 800c830:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800c834:	2b01      	cmp	r3, #1
 800c836:	d104      	bne.n	800c842 <ProcessRadioRxDone+0x6f2>
            {
                MacCtx.McpsIndication.McpsIndication = MCPS_MULTICAST;
 800c838:	4b8c      	ldr	r3, [pc, #560]	; (800ca6c <ProcessRadioRxDone+0x91c>)
 800c83a:	2202      	movs	r2, #2
 800c83c:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
 800c840:	e028      	b.n	800c894 <ProcessRadioRxDone+0x744>
            }
            else
            {
                if( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN )
 800c842:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 800c846:	f023 031f 	bic.w	r3, r3, #31
 800c84a:	b2db      	uxtb	r3, r3
 800c84c:	2ba0      	cmp	r3, #160	; 0xa0
 800c84e:	d117      	bne.n	800c880 <ProcessRadioRxDone+0x730>
                {
                    MacCtx.NvmCtx->SrvAckRequested = true;
 800c850:	4b86      	ldr	r3, [pc, #536]	; (800ca6c <ProcessRadioRxDone+0x91c>)
 800c852:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c856:	2201      	movs	r2, #1
 800c858:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b
                    if( MacCtx.NvmCtx->Version.Fields.Minor == 0 )
 800c85c:	4b83      	ldr	r3, [pc, #524]	; (800ca6c <ProcessRadioRxDone+0x91c>)
 800c85e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c862:	f893 3162 	ldrb.w	r3, [r3, #354]	; 0x162
 800c866:	2b00      	cmp	r3, #0
 800c868:	d105      	bne.n	800c876 <ProcessRadioRxDone+0x726>
                    {
                        MacCtx.NvmCtx->LastRxMic = macMsgData.MIC;
 800c86a:	4b80      	ldr	r3, [pc, #512]	; (800ca6c <ProcessRadioRxDone+0x91c>)
 800c86c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c870:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800c872:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
                    }
                    MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 800c876:	4b7d      	ldr	r3, [pc, #500]	; (800ca6c <ProcessRadioRxDone+0x91c>)
 800c878:	2201      	movs	r2, #1
 800c87a:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
 800c87e:	e009      	b.n	800c894 <ProcessRadioRxDone+0x744>
                }
                else
                {
                    MacCtx.NvmCtx->SrvAckRequested = false;
 800c880:	4b7a      	ldr	r3, [pc, #488]	; (800ca6c <ProcessRadioRxDone+0x91c>)
 800c882:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c886:	2200      	movs	r2, #0
 800c888:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b
                    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 800c88c:	4b77      	ldr	r3, [pc, #476]	; (800ca6c <ProcessRadioRxDone+0x91c>)
 800c88e:	2200      	movs	r2, #0
 800c890:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
                }
            }

            RemoveMacCommands( MacCtx.McpsIndication.RxSlot, macMsgData.FHDR.FCtrl, MacCtx.McpsConfirm.McpsRequest );
 800c894:	4b75      	ldr	r3, [pc, #468]	; (800ca6c <ProcessRadioRxDone+0x91c>)
 800c896:	f893 042d 	ldrb.w	r0, [r3, #1069]	; 0x42d
 800c89a:	4b74      	ldr	r3, [pc, #464]	; (800ca6c <ProcessRadioRxDone+0x91c>)
 800c89c:	f893 343c 	ldrb.w	r3, [r3, #1084]	; 0x43c
 800c8a0:	461a      	mov	r2, r3
 800c8a2:	f897 103c 	ldrb.w	r1, [r7, #60]	; 0x3c
 800c8a6:	f001 fecb 	bl	800e640 <RemoveMacCommands>

            switch( fType )
 800c8aa:	78bb      	ldrb	r3, [r7, #2]
 800c8ac:	2b03      	cmp	r3, #3
 800c8ae:	d874      	bhi.n	800c99a <ProcessRadioRxDone+0x84a>
 800c8b0:	a201      	add	r2, pc, #4	; (adr r2, 800c8b8 <ProcessRadioRxDone+0x768>)
 800c8b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c8b6:	bf00      	nop
 800c8b8:	0800c8c9 	.word	0x0800c8c9
 800c8bc:	0800c919 	.word	0x0800c919
 800c8c0:	0800c94f 	.word	0x0800c94f
 800c8c4:	0800c975 	.word	0x0800c975
                    * |    > 0   |   X  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.McpsIndication.RxSlot );
 800c8c8:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800c8cc:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800c8d0:	b2db      	uxtb	r3, r3
 800c8d2:	461c      	mov	r4, r3
 800c8d4:	4b65      	ldr	r3, [pc, #404]	; (800ca6c <ProcessRadioRxDone+0x91c>)
 800c8d6:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 800c8da:	f997 1077 	ldrsb.w	r1, [r7, #119]	; 0x77
 800c8de:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800c8e2:	f102 0010 	add.w	r0, r2, #16
 800c8e6:	9300      	str	r3, [sp, #0]
 800c8e8:	460b      	mov	r3, r1
 800c8ea:	4622      	mov	r2, r4
 800c8ec:	2100      	movs	r1, #0
 800c8ee:	f000 fe25 	bl	800d53c <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800c8f2:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 800c8f6:	4b5d      	ldr	r3, [pc, #372]	; (800ca6c <ProcessRadioRxDone+0x91c>)
 800c8f8:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 800c8fc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c8fe:	4a5b      	ldr	r2, [pc, #364]	; (800ca6c <ProcessRadioRxDone+0x91c>)
 800c900:	f8c2 3424 	str.w	r3, [r2, #1060]	; 0x424
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 800c904:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 800c908:	4b58      	ldr	r3, [pc, #352]	; (800ca6c <ProcessRadioRxDone+0x91c>)
 800c90a:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
                    MacCtx.McpsIndication.RxData = true;
 800c90e:	4b57      	ldr	r3, [pc, #348]	; (800ca6c <ProcessRadioRxDone+0x91c>)
 800c910:	2201      	movs	r2, #1
 800c912:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
                    break;
 800c916:	e047      	b.n	800c9a8 <ProcessRadioRxDone+0x858>
                    * |    > 0   |   X  |   -   |       -      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.McpsIndication.RxSlot );
 800c918:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800c91c:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800c920:	b2db      	uxtb	r3, r3
 800c922:	461c      	mov	r4, r3
 800c924:	4b51      	ldr	r3, [pc, #324]	; (800ca6c <ProcessRadioRxDone+0x91c>)
 800c926:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 800c92a:	f997 1077 	ldrsb.w	r1, [r7, #119]	; 0x77
 800c92e:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800c932:	f102 0010 	add.w	r0, r2, #16
 800c936:	9300      	str	r3, [sp, #0]
 800c938:	460b      	mov	r3, r1
 800c93a:	4622      	mov	r2, r4
 800c93c:	2100      	movs	r1, #0
 800c93e:	f000 fdfd 	bl	800d53c <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800c942:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 800c946:	4b49      	ldr	r3, [pc, #292]	; (800ca6c <ProcessRadioRxDone+0x91c>)
 800c948:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
                    break;
 800c94c:	e02c      	b.n	800c9a8 <ProcessRadioRxDone+0x858>
                    * |    = 0   |   -  |  = 0  | MAC commands |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FRMPayload
                    ProcessMacCommands( macMsgData.FRMPayload, 0, macMsgData.FRMPayloadSize, snr, MacCtx.McpsIndication.RxSlot );
 800c94e:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800c950:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 800c954:	4b45      	ldr	r3, [pc, #276]	; (800ca6c <ProcessRadioRxDone+0x91c>)
 800c956:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 800c95a:	f997 1077 	ldrsb.w	r1, [r7, #119]	; 0x77
 800c95e:	9300      	str	r3, [sp, #0]
 800c960:	460b      	mov	r3, r1
 800c962:	2100      	movs	r1, #0
 800c964:	f000 fdea 	bl	800d53c <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800c968:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 800c96c:	4b3f      	ldr	r3, [pc, #252]	; (800ca6c <ProcessRadioRxDone+0x91c>)
 800c96e:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
                    break;
 800c972:	e019      	b.n	800c9a8 <ProcessRadioRxDone+0x858>
                    * |    = 0   |   -  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // No MAC commands just application payload
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800c974:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 800c978:	4b3c      	ldr	r3, [pc, #240]	; (800ca6c <ProcessRadioRxDone+0x91c>)
 800c97a:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 800c97e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c980:	4a3a      	ldr	r2, [pc, #232]	; (800ca6c <ProcessRadioRxDone+0x91c>)
 800c982:	f8c2 3424 	str.w	r3, [r2, #1060]	; 0x424
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 800c986:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 800c98a:	4b38      	ldr	r3, [pc, #224]	; (800ca6c <ProcessRadioRxDone+0x91c>)
 800c98c:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
                    MacCtx.McpsIndication.RxData = true;
 800c990:	4b36      	ldr	r3, [pc, #216]	; (800ca6c <ProcessRadioRxDone+0x91c>)
 800c992:	2201      	movs	r2, #1
 800c994:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
                    break;
 800c998:	e006      	b.n	800c9a8 <ProcessRadioRxDone+0x858>
                }
                default:
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c99a:	4b34      	ldr	r3, [pc, #208]	; (800ca6c <ProcessRadioRxDone+0x91c>)
 800c99c:	2201      	movs	r2, #1
 800c99e:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                    PrepareRxDoneAbort( );
 800c9a2:	f7ff fbaf 	bl	800c104 <PrepareRxDoneAbort>
                    break;
 800c9a6:	bf00      	nop
            }

            // Provide always an indication, skip the callback to the user application,
            // in case of a confirmed downlink retransmission.
            MacCtx.MacFlags.Bits.McpsInd = 1;
 800c9a8:	4a30      	ldr	r2, [pc, #192]	; (800ca6c <ProcessRadioRxDone+0x91c>)
 800c9aa:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800c9ae:	f043 0302 	orr.w	r3, r3, #2
 800c9b2:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481

            break;
 800c9b6:	e034      	b.n	800ca22 <ProcessRadioRxDone+0x8d2>
        case FRAME_TYPE_PROPRIETARY:
            memcpy1( MacCtx.RxPayload, &payload[pktHeaderLen], size - pktHeaderLen );
 800c9b8:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800c9bc:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800c9be:	18d1      	adds	r1, r2, r3
 800c9c0:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800c9c4:	b29b      	uxth	r3, r3
 800c9c6:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 800c9ca:	1ad3      	subs	r3, r2, r3
 800c9cc:	b29b      	uxth	r3, r3
 800c9ce:	461a      	mov	r2, r3
 800c9d0:	4827      	ldr	r0, [pc, #156]	; (800ca70 <ProcessRadioRxDone+0x920>)
 800c9d2:	f009 fe54 	bl	801667e <memcpy1>

            MacCtx.McpsIndication.McpsIndication = MCPS_PROPRIETARY;
 800c9d6:	4b25      	ldr	r3, [pc, #148]	; (800ca6c <ProcessRadioRxDone+0x91c>)
 800c9d8:	2203      	movs	r2, #3
 800c9da:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800c9de:	4b23      	ldr	r3, [pc, #140]	; (800ca6c <ProcessRadioRxDone+0x91c>)
 800c9e0:	2200      	movs	r2, #0
 800c9e2:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
            MacCtx.McpsIndication.Buffer = MacCtx.RxPayload;
 800c9e6:	4b21      	ldr	r3, [pc, #132]	; (800ca6c <ProcessRadioRxDone+0x91c>)
 800c9e8:	4a21      	ldr	r2, [pc, #132]	; (800ca70 <ProcessRadioRxDone+0x920>)
 800c9ea:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
            MacCtx.McpsIndication.BufferSize = size - pktHeaderLen;
 800c9ee:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800c9f2:	b2da      	uxtb	r2, r3
 800c9f4:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800c9f8:	1ad3      	subs	r3, r2, r3
 800c9fa:	b2da      	uxtb	r2, r3
 800c9fc:	4b1b      	ldr	r3, [pc, #108]	; (800ca6c <ProcessRadioRxDone+0x91c>)
 800c9fe:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428

            MacCtx.MacFlags.Bits.McpsInd = 1;
 800ca02:	4a1a      	ldr	r2, [pc, #104]	; (800ca6c <ProcessRadioRxDone+0x91c>)
 800ca04:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800ca08:	f043 0302 	orr.w	r3, r3, #2
 800ca0c:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            break;
 800ca10:	e007      	b.n	800ca22 <ProcessRadioRxDone+0x8d2>
        default:
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800ca12:	4b16      	ldr	r3, [pc, #88]	; (800ca6c <ProcessRadioRxDone+0x91c>)
 800ca14:	2201      	movs	r2, #1
 800ca16:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
            PrepareRxDoneAbort( );
 800ca1a:	f7ff fb73 	bl	800c104 <PrepareRxDoneAbort>
            break;
 800ca1e:	e000      	b.n	800ca22 <ProcessRadioRxDone+0x8d2>
            break;
 800ca20:	bf00      	nop
    }

    // Verify if we need to disable the AckTimeoutTimer
    if( MacCtx.NodeAckRequested == true )
 800ca22:	4b12      	ldr	r3, [pc, #72]	; (800ca6c <ProcessRadioRxDone+0x91c>)
 800ca24:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800ca28:	2b00      	cmp	r3, #0
 800ca2a:	d008      	beq.n	800ca3e <ProcessRadioRxDone+0x8ee>
    {
        if( MacCtx.McpsConfirm.AckReceived == true )
 800ca2c:	4b0f      	ldr	r3, [pc, #60]	; (800ca6c <ProcessRadioRxDone+0x91c>)
 800ca2e:	f893 3440 	ldrb.w	r3, [r3, #1088]	; 0x440
 800ca32:	2b00      	cmp	r3, #0
 800ca34:	d00d      	beq.n	800ca52 <ProcessRadioRxDone+0x902>
        {
            OnAckTimeoutTimerEvent( NULL );
 800ca36:	2000      	movs	r0, #0
 800ca38:	f000 fbba 	bl	800d1b0 <OnAckTimeoutTimerEvent>
 800ca3c:	e009      	b.n	800ca52 <ProcessRadioRxDone+0x902>
        }
    }
    else
    {
        if( MacCtx.NvmCtx->DeviceClass == CLASS_C )
 800ca3e:	4b0b      	ldr	r3, [pc, #44]	; (800ca6c <ProcessRadioRxDone+0x91c>)
 800ca40:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ca44:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800ca48:	2b02      	cmp	r3, #2
 800ca4a:	d102      	bne.n	800ca52 <ProcessRadioRxDone+0x902>
        {
            OnAckTimeoutTimerEvent( NULL );
 800ca4c:	2000      	movs	r0, #0
 800ca4e:	f000 fbaf 	bl	800d1b0 <OnAckTimeoutTimerEvent>
        }
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
 800ca52:	4a06      	ldr	r2, [pc, #24]	; (800ca6c <ProcessRadioRxDone+0x91c>)
 800ca54:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800ca58:	f043 0320 	orr.w	r3, r3, #32
 800ca5c:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481

    UpdateRxSlotIdleState( );
 800ca60:	f7ff fa92 	bl	800bf88 <UpdateRxSlotIdleState>
}
 800ca64:	3788      	adds	r7, #136	; 0x88
 800ca66:	46bd      	mov	sp, r7
 800ca68:	bdb0      	pop	{r4, r5, r7, pc}
 800ca6a:	bf00      	nop
 800ca6c:	200004ec 	.word	0x200004ec
 800ca70:	20000724 	.word	0x20000724

0800ca74 <ProcessRadioTxTimeout>:

static void ProcessRadioTxTimeout( void )
{
 800ca74:	b580      	push	{r7, lr}
 800ca76:	af00      	add	r7, sp, #0
    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 800ca78:	4b12      	ldr	r3, [pc, #72]	; (800cac4 <ProcessRadioTxTimeout+0x50>)
 800ca7a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ca7e:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800ca82:	2b02      	cmp	r3, #2
 800ca84:	d002      	beq.n	800ca8c <ProcessRadioTxTimeout+0x18>
    {
        Radio.Sleep( );
 800ca86:	4b10      	ldr	r3, [pc, #64]	; (800cac8 <ProcessRadioTxTimeout+0x54>)
 800ca88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ca8a:	4798      	blx	r3
    }
    UpdateRxSlotIdleState( );
 800ca8c:	f7ff fa7c 	bl	800bf88 <UpdateRxSlotIdleState>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT;
 800ca90:	4b0c      	ldr	r3, [pc, #48]	; (800cac4 <ProcessRadioTxTimeout+0x50>)
 800ca92:	2202      	movs	r2, #2
 800ca94:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
    LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT );
 800ca98:	2002      	movs	r0, #2
 800ca9a:	f004 fe33 	bl	8011704 <LoRaMacConfirmQueueSetStatusCmn>
    if( MacCtx.NodeAckRequested == true )
 800ca9e:	4b09      	ldr	r3, [pc, #36]	; (800cac4 <ProcessRadioTxTimeout+0x50>)
 800caa0:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800caa4:	2b00      	cmp	r3, #0
 800caa6:	d003      	beq.n	800cab0 <ProcessRadioTxTimeout+0x3c>
    {
        MacCtx.AckTimeoutRetry = true;
 800caa8:	4b06      	ldr	r3, [pc, #24]	; (800cac4 <ProcessRadioTxTimeout+0x50>)
 800caaa:	2201      	movs	r2, #1
 800caac:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
 800cab0:	4a04      	ldr	r2, [pc, #16]	; (800cac4 <ProcessRadioTxTimeout+0x50>)
 800cab2:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800cab6:	f043 0320 	orr.w	r3, r3, #32
 800caba:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
}
 800cabe:	bf00      	nop
 800cac0:	bd80      	pop	{r7, pc}
 800cac2:	bf00      	nop
 800cac4:	200004ec 	.word	0x200004ec
 800cac8:	0801b708 	.word	0x0801b708

0800cacc <HandleRadioRxErrorTimeout>:

static void HandleRadioRxErrorTimeout( LoRaMacEventInfoStatus_t rx1EventInfoStatus, LoRaMacEventInfoStatus_t rx2EventInfoStatus )
{
 800cacc:	b580      	push	{r7, lr}
 800cace:	b084      	sub	sp, #16
 800cad0:	af00      	add	r7, sp, #0
 800cad2:	4603      	mov	r3, r0
 800cad4:	460a      	mov	r2, r1
 800cad6:	71fb      	strb	r3, [r7, #7]
 800cad8:	4613      	mov	r3, r2
 800cada:	71bb      	strb	r3, [r7, #6]
    bool classBRx = false;
 800cadc:	2300      	movs	r3, #0
 800cade:	73fb      	strb	r3, [r7, #15]

    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 800cae0:	4b44      	ldr	r3, [pc, #272]	; (800cbf4 <HandleRadioRxErrorTimeout+0x128>)
 800cae2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cae6:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800caea:	2b02      	cmp	r3, #2
 800caec:	d002      	beq.n	800caf4 <HandleRadioRxErrorTimeout+0x28>
    {
        Radio.Sleep( );
 800caee:	4b42      	ldr	r3, [pc, #264]	; (800cbf8 <HandleRadioRxErrorTimeout+0x12c>)
 800caf0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800caf2:	4798      	blx	r3
    }

    if( LoRaMacClassBIsBeaconExpected( ) == true )
 800caf4:	f004 f8f0 	bl	8010cd8 <LoRaMacClassBIsBeaconExpected>
 800caf8:	4603      	mov	r3, r0
 800cafa:	2b00      	cmp	r3, #0
 800cafc:	d007      	beq.n	800cb0e <HandleRadioRxErrorTimeout+0x42>
    {
        LoRaMacClassBSetBeaconState( BEACON_STATE_TIMEOUT );
 800cafe:	2002      	movs	r0, #2
 800cb00:	f004 f89e 	bl	8010c40 <LoRaMacClassBSetBeaconState>
        LoRaMacClassBBeaconTimerEvent( NULL );
 800cb04:	2000      	movs	r0, #0
 800cb06:	f004 f8c0 	bl	8010c8a <LoRaMacClassBBeaconTimerEvent>
        classBRx = true;
 800cb0a:	2301      	movs	r3, #1
 800cb0c:	73fb      	strb	r3, [r7, #15]
    }
    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 800cb0e:	4b39      	ldr	r3, [pc, #228]	; (800cbf4 <HandleRadioRxErrorTimeout+0x128>)
 800cb10:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cb14:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800cb18:	2b01      	cmp	r3, #1
 800cb1a:	d119      	bne.n	800cb50 <HandleRadioRxErrorTimeout+0x84>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 800cb1c:	f004 f8e3 	bl	8010ce6 <LoRaMacClassBIsPingExpected>
 800cb20:	4603      	mov	r3, r0
 800cb22:	2b00      	cmp	r3, #0
 800cb24:	d007      	beq.n	800cb36 <HandleRadioRxErrorTimeout+0x6a>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800cb26:	2000      	movs	r0, #0
 800cb28:	f004 f894 	bl	8010c54 <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 800cb2c:	2000      	movs	r0, #0
 800cb2e:	f004 f8b5 	bl	8010c9c <LoRaMacClassBPingSlotTimerEvent>
            classBRx = true;
 800cb32:	2301      	movs	r3, #1
 800cb34:	73fb      	strb	r3, [r7, #15]
        }
        if( LoRaMacClassBIsMulticastExpected( ) == true )
 800cb36:	f004 f8dd 	bl	8010cf4 <LoRaMacClassBIsMulticastExpected>
 800cb3a:	4603      	mov	r3, r0
 800cb3c:	2b00      	cmp	r3, #0
 800cb3e:	d007      	beq.n	800cb50 <HandleRadioRxErrorTimeout+0x84>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800cb40:	2000      	movs	r0, #0
 800cb42:	f004 f891 	bl	8010c68 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 800cb46:	2000      	movs	r0, #0
 800cb48:	f004 f8b1 	bl	8010cae <LoRaMacClassBMulticastSlotTimerEvent>
            classBRx = true;
 800cb4c:	2301      	movs	r3, #1
 800cb4e:	73fb      	strb	r3, [r7, #15]
        }
    }

    if( classBRx == false )
 800cb50:	7bfb      	ldrb	r3, [r7, #15]
 800cb52:	f083 0301 	eor.w	r3, r3, #1
 800cb56:	b2db      	uxtb	r3, r3
 800cb58:	2b00      	cmp	r3, #0
 800cb5a:	d045      	beq.n	800cbe8 <HandleRadioRxErrorTimeout+0x11c>
    {
        if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 800cb5c:	4b25      	ldr	r3, [pc, #148]	; (800cbf4 <HandleRadioRxErrorTimeout+0x128>)
 800cb5e:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 800cb62:	2b00      	cmp	r3, #0
 800cb64:	d125      	bne.n	800cbb2 <HandleRadioRxErrorTimeout+0xe6>
        {
            if( MacCtx.NodeAckRequested == true )
 800cb66:	4b23      	ldr	r3, [pc, #140]	; (800cbf4 <HandleRadioRxErrorTimeout+0x128>)
 800cb68:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800cb6c:	2b00      	cmp	r3, #0
 800cb6e:	d003      	beq.n	800cb78 <HandleRadioRxErrorTimeout+0xac>
            {
                MacCtx.McpsConfirm.Status = rx1EventInfoStatus;
 800cb70:	4a20      	ldr	r2, [pc, #128]	; (800cbf4 <HandleRadioRxErrorTimeout+0x128>)
 800cb72:	79fb      	ldrb	r3, [r7, #7]
 800cb74:	f882 343d 	strb.w	r3, [r2, #1085]	; 0x43d
            }
            LoRaMacConfirmQueueSetStatusCmn( rx1EventInfoStatus );
 800cb78:	79fb      	ldrb	r3, [r7, #7]
 800cb7a:	4618      	mov	r0, r3
 800cb7c:	f004 fdc2 	bl	8011704 <LoRaMacConfirmQueueSetStatusCmn>

            if( TimerGetElapsedTime( MacCtx.NvmCtx->LastTxDoneTime ) >= MacCtx.RxWindow2Delay )
 800cb80:	4b1c      	ldr	r3, [pc, #112]	; (800cbf4 <HandleRadioRxErrorTimeout+0x128>)
 800cb82:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cb86:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 800cb8a:	4618      	mov	r0, r3
 800cb8c:	f00d fb2a 	bl	801a1e4 <UTIL_TIMER_GetElapsedTime>
 800cb90:	4602      	mov	r2, r0
 800cb92:	4b18      	ldr	r3, [pc, #96]	; (800cbf4 <HandleRadioRxErrorTimeout+0x128>)
 800cb94:	f8d3 33b4 	ldr.w	r3, [r3, #948]	; 0x3b4
 800cb98:	429a      	cmp	r2, r3
 800cb9a:	d325      	bcc.n	800cbe8 <HandleRadioRxErrorTimeout+0x11c>
            {
                TimerStop( &MacCtx.RxWindowTimer2 );
 800cb9c:	4817      	ldr	r0, [pc, #92]	; (800cbfc <HandleRadioRxErrorTimeout+0x130>)
 800cb9e:	f00d f9f7 	bl	8019f90 <UTIL_TIMER_Stop>
                MacCtx.MacFlags.Bits.MacDone = 1;
 800cba2:	4a14      	ldr	r2, [pc, #80]	; (800cbf4 <HandleRadioRxErrorTimeout+0x128>)
 800cba4:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800cba8:	f043 0320 	orr.w	r3, r3, #32
 800cbac:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
 800cbb0:	e01a      	b.n	800cbe8 <HandleRadioRxErrorTimeout+0x11c>
            }
        }
        else
        {
            if( MacCtx.NodeAckRequested == true )
 800cbb2:	4b10      	ldr	r3, [pc, #64]	; (800cbf4 <HandleRadioRxErrorTimeout+0x128>)
 800cbb4:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800cbb8:	2b00      	cmp	r3, #0
 800cbba:	d003      	beq.n	800cbc4 <HandleRadioRxErrorTimeout+0xf8>
            {
                MacCtx.McpsConfirm.Status = rx2EventInfoStatus;
 800cbbc:	4a0d      	ldr	r2, [pc, #52]	; (800cbf4 <HandleRadioRxErrorTimeout+0x128>)
 800cbbe:	79bb      	ldrb	r3, [r7, #6]
 800cbc0:	f882 343d 	strb.w	r3, [r2, #1085]	; 0x43d
            }
            LoRaMacConfirmQueueSetStatusCmn( rx2EventInfoStatus );
 800cbc4:	79bb      	ldrb	r3, [r7, #6]
 800cbc6:	4618      	mov	r0, r3
 800cbc8:	f004 fd9c 	bl	8011704 <LoRaMacConfirmQueueSetStatusCmn>

            if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 800cbcc:	4b09      	ldr	r3, [pc, #36]	; (800cbf4 <HandleRadioRxErrorTimeout+0x128>)
 800cbce:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cbd2:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800cbd6:	2b02      	cmp	r3, #2
 800cbd8:	d006      	beq.n	800cbe8 <HandleRadioRxErrorTimeout+0x11c>
            {
                MacCtx.MacFlags.Bits.MacDone = 1;
 800cbda:	4a06      	ldr	r2, [pc, #24]	; (800cbf4 <HandleRadioRxErrorTimeout+0x128>)
 800cbdc:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800cbe0:	f043 0320 	orr.w	r3, r3, #32
 800cbe4:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            }
        }
    }

    UpdateRxSlotIdleState( );
 800cbe8:	f7ff f9ce 	bl	800bf88 <UpdateRxSlotIdleState>
}
 800cbec:	bf00      	nop
 800cbee:	3710      	adds	r7, #16
 800cbf0:	46bd      	mov	sp, r7
 800cbf2:	bd80      	pop	{r7, pc}
 800cbf4:	200004ec 	.word	0x200004ec
 800cbf8:	0801b708 	.word	0x0801b708
 800cbfc:	20000884 	.word	0x20000884

0800cc00 <ProcessRadioRxError>:

static void ProcessRadioRxError( void )
{
 800cc00:	b580      	push	{r7, lr}
 800cc02:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_ERROR, LORAMAC_EVENT_INFO_STATUS_RX2_ERROR );
 800cc04:	2106      	movs	r1, #6
 800cc06:	2005      	movs	r0, #5
 800cc08:	f7ff ff60 	bl	800cacc <HandleRadioRxErrorTimeout>
}
 800cc0c:	bf00      	nop
 800cc0e:	bd80      	pop	{r7, pc}

0800cc10 <ProcessRadioRxTimeout>:

static void ProcessRadioRxTimeout( void )
{
 800cc10:	b580      	push	{r7, lr}
 800cc12:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_TIMEOUT, LORAMAC_EVENT_INFO_STATUS_RX2_TIMEOUT );
 800cc14:	2104      	movs	r1, #4
 800cc16:	2003      	movs	r0, #3
 800cc18:	f7ff ff58 	bl	800cacc <HandleRadioRxErrorTimeout>
}
 800cc1c:	bf00      	nop
 800cc1e:	bd80      	pop	{r7, pc}

0800cc20 <LoRaMacHandleIrqEvents>:

static void LoRaMacHandleIrqEvents( void )
{
 800cc20:	b580      	push	{r7, lr}
 800cc22:	b084      	sub	sp, #16
 800cc24:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cc26:	f3ef 8310 	mrs	r3, PRIMASK
 800cc2a:	607b      	str	r3, [r7, #4]
  return(result);
 800cc2c:	687b      	ldr	r3, [r7, #4]
    LoRaMacRadioEvents_t events;

    CRITICAL_SECTION_BEGIN( );
 800cc2e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800cc30:	b672      	cpsid	i
    events = LoRaMacRadioEvents;
 800cc32:	4b1d      	ldr	r3, [pc, #116]	; (800cca8 <LoRaMacHandleIrqEvents+0x88>)
 800cc34:	681b      	ldr	r3, [r3, #0]
 800cc36:	603b      	str	r3, [r7, #0]
    LoRaMacRadioEvents.Value = 0;
 800cc38:	4b1b      	ldr	r3, [pc, #108]	; (800cca8 <LoRaMacHandleIrqEvents+0x88>)
 800cc3a:	2200      	movs	r2, #0
 800cc3c:	601a      	str	r2, [r3, #0]
 800cc3e:	68fb      	ldr	r3, [r7, #12]
 800cc40:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cc42:	68bb      	ldr	r3, [r7, #8]
 800cc44:	f383 8810 	msr	PRIMASK, r3
    CRITICAL_SECTION_END( );

    if( events.Value != 0 )
 800cc48:	683b      	ldr	r3, [r7, #0]
 800cc4a:	2b00      	cmp	r3, #0
 800cc4c:	d027      	beq.n	800cc9e <LoRaMacHandleIrqEvents+0x7e>
    {
        if( events.Events.TxDone == 1 )
 800cc4e:	783b      	ldrb	r3, [r7, #0]
 800cc50:	f003 0310 	and.w	r3, r3, #16
 800cc54:	b2db      	uxtb	r3, r3
 800cc56:	2b00      	cmp	r3, #0
 800cc58:	d001      	beq.n	800cc5e <LoRaMacHandleIrqEvents+0x3e>
        {
            ProcessRadioTxDone( );
 800cc5a:	f7ff f9ad 	bl	800bfb8 <ProcessRadioTxDone>
        }
        if( events.Events.RxDone == 1 )
 800cc5e:	783b      	ldrb	r3, [r7, #0]
 800cc60:	f003 0308 	and.w	r3, r3, #8
 800cc64:	b2db      	uxtb	r3, r3
 800cc66:	2b00      	cmp	r3, #0
 800cc68:	d001      	beq.n	800cc6e <LoRaMacHandleIrqEvents+0x4e>
        {
            ProcessRadioRxDone( );
 800cc6a:	f7ff fa71 	bl	800c150 <ProcessRadioRxDone>
        }
        if( events.Events.TxTimeout == 1 )
 800cc6e:	783b      	ldrb	r3, [r7, #0]
 800cc70:	f003 0304 	and.w	r3, r3, #4
 800cc74:	b2db      	uxtb	r3, r3
 800cc76:	2b00      	cmp	r3, #0
 800cc78:	d001      	beq.n	800cc7e <LoRaMacHandleIrqEvents+0x5e>
        {
            ProcessRadioTxTimeout( );
 800cc7a:	f7ff fefb 	bl	800ca74 <ProcessRadioTxTimeout>
        }
        if( events.Events.RxError == 1 )
 800cc7e:	783b      	ldrb	r3, [r7, #0]
 800cc80:	f003 0302 	and.w	r3, r3, #2
 800cc84:	b2db      	uxtb	r3, r3
 800cc86:	2b00      	cmp	r3, #0
 800cc88:	d001      	beq.n	800cc8e <LoRaMacHandleIrqEvents+0x6e>
        {
            ProcessRadioRxError( );
 800cc8a:	f7ff ffb9 	bl	800cc00 <ProcessRadioRxError>
        }
        if( events.Events.RxTimeout == 1 )
 800cc8e:	783b      	ldrb	r3, [r7, #0]
 800cc90:	f003 0301 	and.w	r3, r3, #1
 800cc94:	b2db      	uxtb	r3, r3
 800cc96:	2b00      	cmp	r3, #0
 800cc98:	d001      	beq.n	800cc9e <LoRaMacHandleIrqEvents+0x7e>
        {
            ProcessRadioRxTimeout( );
 800cc9a:	f7ff ffb9 	bl	800cc10 <ProcessRadioRxTimeout>
        }
    }
}
 800cc9e:	bf00      	nop
 800cca0:	3710      	adds	r7, #16
 800cca2:	46bd      	mov	sp, r7
 800cca4:	bd80      	pop	{r7, pc}
 800cca6:	bf00      	nop
 800cca8:	20000b1c 	.word	0x20000b1c

0800ccac <LoRaMacEnableRequests>:

static void LoRaMacEnableRequests( LoRaMacRequestHandling_t requestState )
{
 800ccac:	b480      	push	{r7}
 800ccae:	b083      	sub	sp, #12
 800ccb0:	af00      	add	r7, sp, #0
 800ccb2:	4603      	mov	r3, r0
 800ccb4:	71fb      	strb	r3, [r7, #7]
    MacCtx.AllowRequests = requestState;
 800ccb6:	4a04      	ldr	r2, [pc, #16]	; (800ccc8 <LoRaMacEnableRequests+0x1c>)
 800ccb8:	79fb      	ldrb	r3, [r7, #7]
 800ccba:	f882 3482 	strb.w	r3, [r2, #1154]	; 0x482
}
 800ccbe:	bf00      	nop
 800ccc0:	370c      	adds	r7, #12
 800ccc2:	46bd      	mov	sp, r7
 800ccc4:	bc80      	pop	{r7}
 800ccc6:	4770      	bx	lr
 800ccc8:	200004ec 	.word	0x200004ec

0800cccc <LoRaMacHandleRequestEvents>:

static void LoRaMacHandleRequestEvents( void )
{
 800cccc:	b580      	push	{r7, lr}
 800ccce:	b082      	sub	sp, #8
 800ccd0:	af00      	add	r7, sp, #0
    // Handle events
    LoRaMacFlags_t reqEvents = MacCtx.MacFlags;
 800ccd2:	4b2c      	ldr	r3, [pc, #176]	; (800cd84 <LoRaMacHandleRequestEvents+0xb8>)
 800ccd4:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800ccd8:	713b      	strb	r3, [r7, #4]

    if( MacCtx.MacState == LORAMAC_IDLE )
 800ccda:	4b2a      	ldr	r3, [pc, #168]	; (800cd84 <LoRaMacHandleRequestEvents+0xb8>)
 800ccdc:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800cce0:	2b00      	cmp	r3, #0
 800cce2:	d14a      	bne.n	800cd7a <LoRaMacHandleRequestEvents+0xae>
    {
        // Update event bits
        if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 800cce4:	4b27      	ldr	r3, [pc, #156]	; (800cd84 <LoRaMacHandleRequestEvents+0xb8>)
 800cce6:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800ccea:	f003 0301 	and.w	r3, r3, #1
 800ccee:	b2db      	uxtb	r3, r3
 800ccf0:	2b00      	cmp	r3, #0
 800ccf2:	d006      	beq.n	800cd02 <LoRaMacHandleRequestEvents+0x36>
        {
            MacCtx.MacFlags.Bits.McpsReq = 0;
 800ccf4:	4a23      	ldr	r2, [pc, #140]	; (800cd84 <LoRaMacHandleRequestEvents+0xb8>)
 800ccf6:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800ccfa:	f36f 0300 	bfc	r3, #0, #1
 800ccfe:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
        }

        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800cd02:	4b20      	ldr	r3, [pc, #128]	; (800cd84 <LoRaMacHandleRequestEvents+0xb8>)
 800cd04:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800cd08:	f003 0304 	and.w	r3, r3, #4
 800cd0c:	b2db      	uxtb	r3, r3
 800cd0e:	2b00      	cmp	r3, #0
 800cd10:	d006      	beq.n	800cd20 <LoRaMacHandleRequestEvents+0x54>
        {
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 800cd12:	4a1c      	ldr	r2, [pc, #112]	; (800cd84 <LoRaMacHandleRequestEvents+0xb8>)
 800cd14:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800cd18:	f36f 0382 	bfc	r3, #2, #1
 800cd1c:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
        }

        // Allow requests again
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 800cd20:	2001      	movs	r0, #1
 800cd22:	f7ff ffc3 	bl	800ccac <LoRaMacEnableRequests>

        // Handle callbacks
        if( reqEvents.Bits.McpsReq == 1 )
 800cd26:	793b      	ldrb	r3, [r7, #4]
 800cd28:	f003 0301 	and.w	r3, r3, #1
 800cd2c:	b2db      	uxtb	r3, r3
 800cd2e:	2b00      	cmp	r3, #0
 800cd30:	d005      	beq.n	800cd3e <LoRaMacHandleRequestEvents+0x72>
        {
            MacCtx.MacPrimitives->MacMcpsConfirm( &MacCtx.McpsConfirm );
 800cd32:	4b14      	ldr	r3, [pc, #80]	; (800cd84 <LoRaMacHandleRequestEvents+0xb8>)
 800cd34:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 800cd38:	681b      	ldr	r3, [r3, #0]
 800cd3a:	4813      	ldr	r0, [pc, #76]	; (800cd88 <LoRaMacHandleRequestEvents+0xbc>)
 800cd3c:	4798      	blx	r3
        }

        if( reqEvents.Bits.MlmeReq == 1 )
 800cd3e:	793b      	ldrb	r3, [r7, #4]
 800cd40:	f003 0304 	and.w	r3, r3, #4
 800cd44:	b2db      	uxtb	r3, r3
 800cd46:	2b00      	cmp	r3, #0
 800cd48:	d00e      	beq.n	800cd68 <LoRaMacHandleRequestEvents+0x9c>
        {
            LoRaMacConfirmQueueHandleCb( &MacCtx.MlmeConfirm );
 800cd4a:	4810      	ldr	r0, [pc, #64]	; (800cd8c <LoRaMacHandleRequestEvents+0xc0>)
 800cd4c:	f004 fd28 	bl	80117a0 <LoRaMacConfirmQueueHandleCb>
            if( LoRaMacConfirmQueueGetCnt( ) > 0 )
 800cd50:	f004 fd70 	bl	8011834 <LoRaMacConfirmQueueGetCnt>
 800cd54:	4603      	mov	r3, r0
 800cd56:	2b00      	cmp	r3, #0
 800cd58:	d006      	beq.n	800cd68 <LoRaMacHandleRequestEvents+0x9c>
            {
                MacCtx.MacFlags.Bits.MlmeReq = 1;
 800cd5a:	4a0a      	ldr	r2, [pc, #40]	; (800cd84 <LoRaMacHandleRequestEvents+0xb8>)
 800cd5c:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800cd60:	f043 0304 	orr.w	r3, r3, #4
 800cd64:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            }
        }

        // Start beaconing again
        LoRaMacClassBResumeBeaconing( );
 800cd68:	f003 ffe2 	bl	8010d30 <LoRaMacClassBResumeBeaconing>

        // Procedure done. Reset variables.
        MacCtx.MacFlags.Bits.MacDone = 0;
 800cd6c:	4a05      	ldr	r2, [pc, #20]	; (800cd84 <LoRaMacHandleRequestEvents+0xb8>)
 800cd6e:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800cd72:	f36f 1345 	bfc	r3, #5, #1
 800cd76:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    }
}
 800cd7a:	bf00      	nop
 800cd7c:	3708      	adds	r7, #8
 800cd7e:	46bd      	mov	sp, r7
 800cd80:	bd80      	pop	{r7, pc}
 800cd82:	bf00      	nop
 800cd84:	200004ec 	.word	0x200004ec
 800cd88:	20000928 	.word	0x20000928
 800cd8c:	2000093c 	.word	0x2000093c

0800cd90 <LoRaMacHandleScheduleUplinkEvent>:

static void LoRaMacHandleScheduleUplinkEvent( void )
{
 800cd90:	b580      	push	{r7, lr}
 800cd92:	b082      	sub	sp, #8
 800cd94:	af00      	add	r7, sp, #0
    // Handle events
    if( MacCtx.MacState == LORAMAC_IDLE )
 800cd96:	4b0a      	ldr	r3, [pc, #40]	; (800cdc0 <LoRaMacHandleScheduleUplinkEvent+0x30>)
 800cd98:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800cd9c:	2b00      	cmp	r3, #0
 800cd9e:	d10a      	bne.n	800cdb6 <LoRaMacHandleScheduleUplinkEvent+0x26>
    {
        // Verify if sticky MAC commands are pending or not
        bool isStickyMacCommandPending = false;
 800cda0:	2300      	movs	r3, #0
 800cda2:	71fb      	strb	r3, [r7, #7]
        LoRaMacCommandsStickyCmdsPending( &isStickyMacCommandPending );
 800cda4:	1dfb      	adds	r3, r7, #7
 800cda6:	4618      	mov	r0, r3
 800cda8:	f004 faae 	bl	8011308 <LoRaMacCommandsStickyCmdsPending>
        if( isStickyMacCommandPending == true )
 800cdac:	79fb      	ldrb	r3, [r7, #7]
 800cdae:	2b00      	cmp	r3, #0
 800cdb0:	d001      	beq.n	800cdb6 <LoRaMacHandleScheduleUplinkEvent+0x26>
        {// Setup MLME indication
            SetMlmeScheduleUplinkIndication( );
 800cdb2:	f000 fbb3 	bl	800d51c <SetMlmeScheduleUplinkIndication>
        }
    }
}
 800cdb6:	bf00      	nop
 800cdb8:	3708      	adds	r7, #8
 800cdba:	46bd      	mov	sp, r7
 800cdbc:	bd80      	pop	{r7, pc}
 800cdbe:	bf00      	nop
 800cdc0:	200004ec 	.word	0x200004ec

0800cdc4 <LoRaMacHandleIndicationEvents>:

static void LoRaMacHandleIndicationEvents( void )
{
 800cdc4:	b580      	push	{r7, lr}
 800cdc6:	b088      	sub	sp, #32
 800cdc8:	af00      	add	r7, sp, #0
    // Handle MLME indication
    if( MacCtx.MacFlags.Bits.MlmeInd == 1 )
 800cdca:	4b24      	ldr	r3, [pc, #144]	; (800ce5c <LoRaMacHandleIndicationEvents+0x98>)
 800cdcc:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800cdd0:	f003 0308 	and.w	r3, r3, #8
 800cdd4:	b2db      	uxtb	r3, r3
 800cdd6:	2b00      	cmp	r3, #0
 800cdd8:	d00c      	beq.n	800cdf4 <LoRaMacHandleIndicationEvents+0x30>
    {
        MacCtx.MacFlags.Bits.MlmeInd = 0;
 800cdda:	4a20      	ldr	r2, [pc, #128]	; (800ce5c <LoRaMacHandleIndicationEvents+0x98>)
 800cddc:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800cde0:	f36f 03c3 	bfc	r3, #3, #1
 800cde4:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
        MacCtx.MacPrimitives->MacMlmeIndication( &MacCtx.MlmeIndication );
 800cde8:	4b1c      	ldr	r3, [pc, #112]	; (800ce5c <LoRaMacHandleIndicationEvents+0x98>)
 800cdea:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 800cdee:	68db      	ldr	r3, [r3, #12]
 800cdf0:	481b      	ldr	r0, [pc, #108]	; (800ce60 <LoRaMacHandleIndicationEvents+0x9c>)
 800cdf2:	4798      	blx	r3
    }

    if( MacCtx.MacFlags.Bits.MlmeSchedUplinkInd == 1 )
 800cdf4:	4b19      	ldr	r3, [pc, #100]	; (800ce5c <LoRaMacHandleIndicationEvents+0x98>)
 800cdf6:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800cdfa:	f003 0310 	and.w	r3, r3, #16
 800cdfe:	b2db      	uxtb	r3, r3
 800ce00:	2b00      	cmp	r3, #0
 800ce02:	d011      	beq.n	800ce28 <LoRaMacHandleIndicationEvents+0x64>
    {
        MlmeIndication_t schduleUplinkIndication;
        schduleUplinkIndication.MlmeIndication = MLME_SCHEDULE_UPLINK;
 800ce04:	2307      	movs	r3, #7
 800ce06:	713b      	strb	r3, [r7, #4]
        schduleUplinkIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800ce08:	2300      	movs	r3, #0
 800ce0a:	717b      	strb	r3, [r7, #5]

        MacCtx.MacPrimitives->MacMlmeIndication( &schduleUplinkIndication );
 800ce0c:	4b13      	ldr	r3, [pc, #76]	; (800ce5c <LoRaMacHandleIndicationEvents+0x98>)
 800ce0e:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 800ce12:	68db      	ldr	r3, [r3, #12]
 800ce14:	1d3a      	adds	r2, r7, #4
 800ce16:	4610      	mov	r0, r2
 800ce18:	4798      	blx	r3
        MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 0;
 800ce1a:	4a10      	ldr	r2, [pc, #64]	; (800ce5c <LoRaMacHandleIndicationEvents+0x98>)
 800ce1c:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800ce20:	f36f 1304 	bfc	r3, #4, #1
 800ce24:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    }

    // Handle MCPS indication
    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 800ce28:	4b0c      	ldr	r3, [pc, #48]	; (800ce5c <LoRaMacHandleIndicationEvents+0x98>)
 800ce2a:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800ce2e:	f003 0302 	and.w	r3, r3, #2
 800ce32:	b2db      	uxtb	r3, r3
 800ce34:	2b00      	cmp	r3, #0
 800ce36:	d00c      	beq.n	800ce52 <LoRaMacHandleIndicationEvents+0x8e>
    {
        MacCtx.MacFlags.Bits.McpsInd = 0;
 800ce38:	4a08      	ldr	r2, [pc, #32]	; (800ce5c <LoRaMacHandleIndicationEvents+0x98>)
 800ce3a:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800ce3e:	f36f 0341 	bfc	r3, #1, #1
 800ce42:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
        MacCtx.MacPrimitives->MacMcpsIndication( &MacCtx.McpsIndication );
 800ce46:	4b05      	ldr	r3, [pc, #20]	; (800ce5c <LoRaMacHandleIndicationEvents+0x98>)
 800ce48:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 800ce4c:	685b      	ldr	r3, [r3, #4]
 800ce4e:	4805      	ldr	r0, [pc, #20]	; (800ce64 <LoRaMacHandleIndicationEvents+0xa0>)
 800ce50:	4798      	blx	r3
    }
}
 800ce52:	bf00      	nop
 800ce54:	3720      	adds	r7, #32
 800ce56:	46bd      	mov	sp, r7
 800ce58:	bd80      	pop	{r7, pc}
 800ce5a:	bf00      	nop
 800ce5c:	200004ec 	.word	0x200004ec
 800ce60:	20000950 	.word	0x20000950
 800ce64:	20000908 	.word	0x20000908

0800ce68 <LoRaMacHandleMcpsRequest>:

static void LoRaMacHandleMcpsRequest( void )
{
 800ce68:	b580      	push	{r7, lr}
 800ce6a:	b082      	sub	sp, #8
 800ce6c:	af00      	add	r7, sp, #0
    // Handle MCPS uplinks
    if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 800ce6e:	4b33      	ldr	r3, [pc, #204]	; (800cf3c <LoRaMacHandleMcpsRequest+0xd4>)
 800ce70:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800ce74:	f003 0301 	and.w	r3, r3, #1
 800ce78:	b2db      	uxtb	r3, r3
 800ce7a:	2b00      	cmp	r3, #0
 800ce7c:	d05a      	beq.n	800cf34 <LoRaMacHandleMcpsRequest+0xcc>
    {
        bool stopRetransmission = false;
 800ce7e:	2300      	movs	r3, #0
 800ce80:	71fb      	strb	r3, [r7, #7]
        bool waitForRetransmission = false;
 800ce82:	2300      	movs	r3, #0
 800ce84:	71bb      	strb	r3, [r7, #6]

        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 800ce86:	4b2d      	ldr	r3, [pc, #180]	; (800cf3c <LoRaMacHandleMcpsRequest+0xd4>)
 800ce88:	f893 343c 	ldrb.w	r3, [r3, #1084]	; 0x43c
 800ce8c:	2b00      	cmp	r3, #0
 800ce8e:	d004      	beq.n	800ce9a <LoRaMacHandleMcpsRequest+0x32>
            ( MacCtx.McpsConfirm.McpsRequest == MCPS_PROPRIETARY ) )
 800ce90:	4b2a      	ldr	r3, [pc, #168]	; (800cf3c <LoRaMacHandleMcpsRequest+0xd4>)
 800ce92:	f893 343c 	ldrb.w	r3, [r3, #1084]	; 0x43c
        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 800ce96:	2b03      	cmp	r3, #3
 800ce98:	d104      	bne.n	800cea4 <LoRaMacHandleMcpsRequest+0x3c>
        {
            stopRetransmission = CheckRetransUnconfirmedUplink( );
 800ce9a:	f002 f8ab 	bl	800eff4 <CheckRetransUnconfirmedUplink>
 800ce9e:	4603      	mov	r3, r0
 800cea0:	71fb      	strb	r3, [r7, #7]
 800cea2:	e022      	b.n	800ceea <LoRaMacHandleMcpsRequest+0x82>
        }
        else if( MacCtx.McpsConfirm.McpsRequest == MCPS_CONFIRMED )
 800cea4:	4b25      	ldr	r3, [pc, #148]	; (800cf3c <LoRaMacHandleMcpsRequest+0xd4>)
 800cea6:	f893 343c 	ldrb.w	r3, [r3, #1084]	; 0x43c
 800ceaa:	2b01      	cmp	r3, #1
 800ceac:	d11d      	bne.n	800ceea <LoRaMacHandleMcpsRequest+0x82>
        {
            if( MacCtx.AckTimeoutRetry == true )
 800ceae:	4b23      	ldr	r3, [pc, #140]	; (800cf3c <LoRaMacHandleMcpsRequest+0xd4>)
 800ceb0:	f893 3413 	ldrb.w	r3, [r3, #1043]	; 0x413
 800ceb4:	2b00      	cmp	r3, #0
 800ceb6:	d016      	beq.n	800cee6 <LoRaMacHandleMcpsRequest+0x7e>
            {
                stopRetransmission = CheckRetransConfirmedUplink( );
 800ceb8:	f002 f8ca 	bl	800f050 <CheckRetransConfirmedUplink>
 800cebc:	4603      	mov	r3, r0
 800cebe:	71fb      	strb	r3, [r7, #7]

                if( MacCtx.NvmCtx->Version.Fields.Minor == 0 )
 800cec0:	4b1e      	ldr	r3, [pc, #120]	; (800cf3c <LoRaMacHandleMcpsRequest+0xd4>)
 800cec2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cec6:	f893 3162 	ldrb.w	r3, [r3, #354]	; 0x162
 800ceca:	2b00      	cmp	r3, #0
 800cecc:	d10d      	bne.n	800ceea <LoRaMacHandleMcpsRequest+0x82>
                {
                    if( stopRetransmission == false )
 800cece:	79fb      	ldrb	r3, [r7, #7]
 800ced0:	f083 0301 	eor.w	r3, r3, #1
 800ced4:	b2db      	uxtb	r3, r3
 800ced6:	2b00      	cmp	r3, #0
 800ced8:	d002      	beq.n	800cee0 <LoRaMacHandleMcpsRequest+0x78>
                    {
                        AckTimeoutRetriesProcess( );
 800ceda:	f002 f919 	bl	800f110 <AckTimeoutRetriesProcess>
 800cede:	e004      	b.n	800ceea <LoRaMacHandleMcpsRequest+0x82>
                    }
                    else
                    {
                        AckTimeoutRetriesFinalize( );
 800cee0:	f002 f958 	bl	800f194 <AckTimeoutRetriesFinalize>
 800cee4:	e001      	b.n	800ceea <LoRaMacHandleMcpsRequest+0x82>
                    }
                }
            }
            else
            {
                waitForRetransmission = true;
 800cee6:	2301      	movs	r3, #1
 800cee8:	71bb      	strb	r3, [r7, #6]
            }
        }

        if( stopRetransmission == true )
 800ceea:	79fb      	ldrb	r3, [r7, #7]
 800ceec:	2b00      	cmp	r3, #0
 800ceee:	d00d      	beq.n	800cf0c <LoRaMacHandleMcpsRequest+0xa4>
        {// Stop retransmission
            TimerStop( &MacCtx.TxDelayedTimer );
 800cef0:	4813      	ldr	r0, [pc, #76]	; (800cf40 <LoRaMacHandleMcpsRequest+0xd8>)
 800cef2:	f00d f84d 	bl	8019f90 <UTIL_TIMER_Stop>
            MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 800cef6:	4b11      	ldr	r3, [pc, #68]	; (800cf3c <LoRaMacHandleMcpsRequest+0xd4>)
 800cef8:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800cefc:	f023 0320 	bic.w	r3, r3, #32
 800cf00:	4a0e      	ldr	r2, [pc, #56]	; (800cf3c <LoRaMacHandleMcpsRequest+0xd4>)
 800cf02:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
            StopRetransmission( );
 800cf06:	f002 f8c5 	bl	800f094 <StopRetransmission>
            MacCtx.AckTimeoutRetry = false;
            // Sends the same frame again
            OnTxDelayedTimerEvent( NULL );
        }
    }
}
 800cf0a:	e013      	b.n	800cf34 <LoRaMacHandleMcpsRequest+0xcc>
        else if( waitForRetransmission == false )
 800cf0c:	79bb      	ldrb	r3, [r7, #6]
 800cf0e:	f083 0301 	eor.w	r3, r3, #1
 800cf12:	b2db      	uxtb	r3, r3
 800cf14:	2b00      	cmp	r3, #0
 800cf16:	d00d      	beq.n	800cf34 <LoRaMacHandleMcpsRequest+0xcc>
            MacCtx.MacFlags.Bits.MacDone = 0;
 800cf18:	4a08      	ldr	r2, [pc, #32]	; (800cf3c <LoRaMacHandleMcpsRequest+0xd4>)
 800cf1a:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800cf1e:	f36f 1345 	bfc	r3, #5, #1
 800cf22:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            MacCtx.AckTimeoutRetry = false;
 800cf26:	4b05      	ldr	r3, [pc, #20]	; (800cf3c <LoRaMacHandleMcpsRequest+0xd4>)
 800cf28:	2200      	movs	r2, #0
 800cf2a:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
            OnTxDelayedTimerEvent( NULL );
 800cf2e:	2000      	movs	r0, #0
 800cf30:	f000 f88c 	bl	800d04c <OnTxDelayedTimerEvent>
}
 800cf34:	bf00      	nop
 800cf36:	3708      	adds	r7, #8
 800cf38:	46bd      	mov	sp, r7
 800cf3a:	bd80      	pop	{r7, pc}
 800cf3c:	200004ec 	.word	0x200004ec
 800cf40:	20000854 	.word	0x20000854

0800cf44 <LoRaMacHandleMlmeRequest>:

static void LoRaMacHandleMlmeRequest( void )
{
 800cf44:	b580      	push	{r7, lr}
 800cf46:	af00      	add	r7, sp, #0
    // Handle join request
    if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800cf48:	4b1b      	ldr	r3, [pc, #108]	; (800cfb8 <LoRaMacHandleMlmeRequest+0x74>)
 800cf4a:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800cf4e:	f003 0304 	and.w	r3, r3, #4
 800cf52:	b2db      	uxtb	r3, r3
 800cf54:	2b00      	cmp	r3, #0
 800cf56:	d02c      	beq.n	800cfb2 <LoRaMacHandleMlmeRequest+0x6e>
    {
        if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800cf58:	2001      	movs	r0, #1
 800cf5a:	f004 fc07 	bl	801176c <LoRaMacConfirmQueueIsCmdActive>
 800cf5e:	4603      	mov	r3, r0
 800cf60:	2b00      	cmp	r3, #0
 800cf62:	d012      	beq.n	800cf8a <LoRaMacHandleMlmeRequest+0x46>
        {
            if( LoRaMacConfirmQueueGetStatus( MLME_JOIN ) == LORAMAC_EVENT_INFO_STATUS_OK )
 800cf64:	2001      	movs	r0, #1
 800cf66:	f004 fba3 	bl	80116b0 <LoRaMacConfirmQueueGetStatus>
 800cf6a:	4603      	mov	r3, r0
 800cf6c:	2b00      	cmp	r3, #0
 800cf6e:	d103      	bne.n	800cf78 <LoRaMacHandleMlmeRequest+0x34>
            {// Node joined successfully
                MacCtx.ChannelsNbTransCounter = 0;
 800cf70:	4b11      	ldr	r3, [pc, #68]	; (800cfb8 <LoRaMacHandleMlmeRequest+0x74>)
 800cf72:	2200      	movs	r2, #0
 800cf74:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
            }
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800cf78:	4b0f      	ldr	r3, [pc, #60]	; (800cfb8 <LoRaMacHandleMlmeRequest+0x74>)
 800cf7a:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800cf7e:	f023 0302 	bic.w	r3, r3, #2
 800cf82:	4a0d      	ldr	r2, [pc, #52]	; (800cfb8 <LoRaMacHandleMlmeRequest+0x74>)
 800cf84:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
                 ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW_1 ) == true ) )
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
        }
    }
}
 800cf88:	e013      	b.n	800cfb2 <LoRaMacHandleMlmeRequest+0x6e>
        else if( ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true ) ||
 800cf8a:	2005      	movs	r0, #5
 800cf8c:	f004 fbee 	bl	801176c <LoRaMacConfirmQueueIsCmdActive>
 800cf90:	4603      	mov	r3, r0
 800cf92:	2b00      	cmp	r3, #0
 800cf94:	d105      	bne.n	800cfa2 <LoRaMacHandleMlmeRequest+0x5e>
                 ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW_1 ) == true ) )
 800cf96:	2006      	movs	r0, #6
 800cf98:	f004 fbe8 	bl	801176c <LoRaMacConfirmQueueIsCmdActive>
 800cf9c:	4603      	mov	r3, r0
        else if( ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true ) ||
 800cf9e:	2b00      	cmp	r3, #0
 800cfa0:	d007      	beq.n	800cfb2 <LoRaMacHandleMlmeRequest+0x6e>
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800cfa2:	4b05      	ldr	r3, [pc, #20]	; (800cfb8 <LoRaMacHandleMlmeRequest+0x74>)
 800cfa4:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800cfa8:	f023 0302 	bic.w	r3, r3, #2
 800cfac:	4a02      	ldr	r2, [pc, #8]	; (800cfb8 <LoRaMacHandleMlmeRequest+0x74>)
 800cfae:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
}
 800cfb2:	bf00      	nop
 800cfb4:	bd80      	pop	{r7, pc}
 800cfb6:	bf00      	nop
 800cfb8:	200004ec 	.word	0x200004ec

0800cfbc <LoRaMacCheckForBeaconAcquisition>:

static uint8_t LoRaMacCheckForBeaconAcquisition( void )
{
 800cfbc:	b580      	push	{r7, lr}
 800cfbe:	af00      	add	r7, sp, #0
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 800cfc0:	200c      	movs	r0, #12
 800cfc2:	f004 fbd3 	bl	801176c <LoRaMacConfirmQueueIsCmdActive>
 800cfc6:	4603      	mov	r3, r0
 800cfc8:	2b00      	cmp	r3, #0
 800cfca:	d019      	beq.n	800d000 <LoRaMacCheckForBeaconAcquisition+0x44>
        ( MacCtx.MacFlags.Bits.McpsReq == 0 ) )
 800cfcc:	4b0e      	ldr	r3, [pc, #56]	; (800d008 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800cfce:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800cfd2:	f003 0301 	and.w	r3, r3, #1
 800cfd6:	b2db      	uxtb	r3, r3
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 800cfd8:	2b00      	cmp	r3, #0
 800cfda:	d111      	bne.n	800d000 <LoRaMacCheckForBeaconAcquisition+0x44>
    {
        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800cfdc:	4b0a      	ldr	r3, [pc, #40]	; (800d008 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800cfde:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800cfe2:	f003 0304 	and.w	r3, r3, #4
 800cfe6:	b2db      	uxtb	r3, r3
 800cfe8:	2b00      	cmp	r3, #0
 800cfea:	d009      	beq.n	800d000 <LoRaMacCheckForBeaconAcquisition+0x44>
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800cfec:	4b06      	ldr	r3, [pc, #24]	; (800d008 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800cfee:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800cff2:	f023 0302 	bic.w	r3, r3, #2
 800cff6:	4a04      	ldr	r2, [pc, #16]	; (800d008 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800cff8:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
            return 0x01;
 800cffc:	2301      	movs	r3, #1
 800cffe:	e000      	b.n	800d002 <LoRaMacCheckForBeaconAcquisition+0x46>
        }
    }
    return 0x00;
 800d000:	2300      	movs	r3, #0
}
 800d002:	4618      	mov	r0, r3
 800d004:	bd80      	pop	{r7, pc}
 800d006:	bf00      	nop
 800d008:	200004ec 	.word	0x200004ec

0800d00c <LoRaMacCheckForRxAbort>:

static void LoRaMacCheckForRxAbort( void )
{
 800d00c:	b480      	push	{r7}
 800d00e:	af00      	add	r7, sp, #0
    // A error occurs during receiving
    if( ( MacCtx.MacState & LORAMAC_RX_ABORT ) == LORAMAC_RX_ABORT )
 800d010:	4b0d      	ldr	r3, [pc, #52]	; (800d048 <LoRaMacCheckForRxAbort+0x3c>)
 800d012:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800d016:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d01a:	2b00      	cmp	r3, #0
 800d01c:	d00f      	beq.n	800d03e <LoRaMacCheckForRxAbort+0x32>
    {
        MacCtx.MacState &= ~LORAMAC_RX_ABORT;
 800d01e:	4b0a      	ldr	r3, [pc, #40]	; (800d048 <LoRaMacCheckForRxAbort+0x3c>)
 800d020:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800d024:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d028:	4a07      	ldr	r2, [pc, #28]	; (800d048 <LoRaMacCheckForRxAbort+0x3c>)
 800d02a:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
        MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800d02e:	4b06      	ldr	r3, [pc, #24]	; (800d048 <LoRaMacCheckForRxAbort+0x3c>)
 800d030:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800d034:	f023 0302 	bic.w	r3, r3, #2
 800d038:	4a03      	ldr	r2, [pc, #12]	; (800d048 <LoRaMacCheckForRxAbort+0x3c>)
 800d03a:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
    }
}
 800d03e:	bf00      	nop
 800d040:	46bd      	mov	sp, r7
 800d042:	bc80      	pop	{r7}
 800d044:	4770      	bx	lr
 800d046:	bf00      	nop
 800d048:	200004ec 	.word	0x200004ec

0800d04c <OnTxDelayedTimerEvent>:

static void OnTxDelayedTimerEvent( void* context )
{
 800d04c:	b580      	push	{r7, lr}
 800d04e:	b082      	sub	sp, #8
 800d050:	af00      	add	r7, sp, #0
 800d052:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.TxDelayedTimer );
 800d054:	4818      	ldr	r0, [pc, #96]	; (800d0b8 <OnTxDelayedTimerEvent+0x6c>)
 800d056:	f00c ff9b 	bl	8019f90 <UTIL_TIMER_Stop>
    MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 800d05a:	4b18      	ldr	r3, [pc, #96]	; (800d0bc <OnTxDelayedTimerEvent+0x70>)
 800d05c:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800d060:	f023 0320 	bic.w	r3, r3, #32
 800d064:	4a15      	ldr	r2, [pc, #84]	; (800d0bc <OnTxDelayedTimerEvent+0x70>)
 800d066:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    // Schedule frame, allow delayed frame transmissions
    switch( ScheduleTx( true ) )
 800d06a:	2001      	movs	r0, #1
 800d06c:	f001 f9a8 	bl	800e3c0 <ScheduleTx>
 800d070:	4603      	mov	r3, r0
 800d072:	2b00      	cmp	r3, #0
 800d074:	d01a      	beq.n	800d0ac <OnTxDelayedTimerEvent+0x60>
 800d076:	2b0b      	cmp	r3, #11
 800d078:	d018      	beq.n	800d0ac <OnTxDelayedTimerEvent+0x60>
            break;
        }
        default:
        {
            // Stop retransmission attempt
            MacCtx.McpsConfirm.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800d07a:	4b10      	ldr	r3, [pc, #64]	; (800d0bc <OnTxDelayedTimerEvent+0x70>)
 800d07c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d080:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800d084:	b2da      	uxtb	r2, r3
 800d086:	4b0d      	ldr	r3, [pc, #52]	; (800d0bc <OnTxDelayedTimerEvent+0x70>)
 800d088:	f883 243e 	strb.w	r2, [r3, #1086]	; 0x43e
            MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
 800d08c:	4b0b      	ldr	r3, [pc, #44]	; (800d0bc <OnTxDelayedTimerEvent+0x70>)
 800d08e:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
 800d092:	4b0a      	ldr	r3, [pc, #40]	; (800d0bc <OnTxDelayedTimerEvent+0x70>)
 800d094:	f883 2441 	strb.w	r2, [r3, #1089]	; 0x441
            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR;
 800d098:	4b08      	ldr	r3, [pc, #32]	; (800d0bc <OnTxDelayedTimerEvent+0x70>)
 800d09a:	2209      	movs	r2, #9
 800d09c:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
            LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR );
 800d0a0:	2009      	movs	r0, #9
 800d0a2:	f004 fb2f 	bl	8011704 <LoRaMacConfirmQueueSetStatusCmn>
            StopRetransmission( );
 800d0a6:	f001 fff5 	bl	800f094 <StopRetransmission>
            break;
 800d0aa:	e000      	b.n	800d0ae <OnTxDelayedTimerEvent+0x62>
            break;
 800d0ac:	bf00      	nop
        }
    }
}
 800d0ae:	bf00      	nop
 800d0b0:	3708      	adds	r7, #8
 800d0b2:	46bd      	mov	sp, r7
 800d0b4:	bd80      	pop	{r7, pc}
 800d0b6:	bf00      	nop
 800d0b8:	20000854 	.word	0x20000854
 800d0bc:	200004ec 	.word	0x200004ec

0800d0c0 <OnRxWindow1TimerEvent>:

static void OnRxWindow1TimerEvent( void* context )
{
 800d0c0:	b580      	push	{r7, lr}
 800d0c2:	b082      	sub	sp, #8
 800d0c4:	af00      	add	r7, sp, #0
 800d0c6:	6078      	str	r0, [r7, #4]
    MacCtx.RxWindow1Config.Channel = MacCtx.Channel;
 800d0c8:	4b17      	ldr	r3, [pc, #92]	; (800d128 <OnRxWindow1TimerEvent+0x68>)
 800d0ca:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 800d0ce:	4b16      	ldr	r3, [pc, #88]	; (800d128 <OnRxWindow1TimerEvent+0x68>)
 800d0d0:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
    MacCtx.RxWindow1Config.DrOffset = MacCtx.NvmCtx->MacParams.Rx1DrOffset;
 800d0d4:	4b14      	ldr	r3, [pc, #80]	; (800d128 <OnRxWindow1TimerEvent+0x68>)
 800d0d6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d0da:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 800d0de:	b25a      	sxtb	r2, r3
 800d0e0:	4b11      	ldr	r3, [pc, #68]	; (800d128 <OnRxWindow1TimerEvent+0x68>)
 800d0e2:	f883 23bb 	strb.w	r2, [r3, #955]	; 0x3bb
    MacCtx.RxWindow1Config.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 800d0e6:	4b10      	ldr	r3, [pc, #64]	; (800d128 <OnRxWindow1TimerEvent+0x68>)
 800d0e8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d0ec:	f893 20b9 	ldrb.w	r2, [r3, #185]	; 0xb9
 800d0f0:	4b0d      	ldr	r3, [pc, #52]	; (800d128 <OnRxWindow1TimerEvent+0x68>)
 800d0f2:	f883 23c8 	strb.w	r2, [r3, #968]	; 0x3c8
    MacCtx.RxWindow1Config.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 800d0f6:	4b0c      	ldr	r3, [pc, #48]	; (800d128 <OnRxWindow1TimerEvent+0x68>)
 800d0f8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d0fc:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 800d100:	4b09      	ldr	r3, [pc, #36]	; (800d128 <OnRxWindow1TimerEvent+0x68>)
 800d102:	f883 23c9 	strb.w	r2, [r3, #969]	; 0x3c9
    MacCtx.RxWindow1Config.RxContinuous = false;
 800d106:	4b08      	ldr	r3, [pc, #32]	; (800d128 <OnRxWindow1TimerEvent+0x68>)
 800d108:	2200      	movs	r2, #0
 800d10a:	f883 23ca 	strb.w	r2, [r3, #970]	; 0x3ca
    MacCtx.RxWindow1Config.RxSlot = RX_SLOT_WIN_1;
 800d10e:	4b06      	ldr	r3, [pc, #24]	; (800d128 <OnRxWindow1TimerEvent+0x68>)
 800d110:	2200      	movs	r2, #0
 800d112:	f883 23cb 	strb.w	r2, [r3, #971]	; 0x3cb

    RxWindowSetup( &MacCtx.RxWindowTimer1, &MacCtx.RxWindow1Config );
 800d116:	4905      	ldr	r1, [pc, #20]	; (800d12c <OnRxWindow1TimerEvent+0x6c>)
 800d118:	4805      	ldr	r0, [pc, #20]	; (800d130 <OnRxWindow1TimerEvent+0x70>)
 800d11a:	f001 fb91 	bl	800e840 <RxWindowSetup>
}
 800d11e:	bf00      	nop
 800d120:	3708      	adds	r7, #8
 800d122:	46bd      	mov	sp, r7
 800d124:	bd80      	pop	{r7, pc}
 800d126:	bf00      	nop
 800d128:	200004ec 	.word	0x200004ec
 800d12c:	200008a4 	.word	0x200008a4
 800d130:	2000086c 	.word	0x2000086c

0800d134 <OnRxWindow2TimerEvent>:

static void OnRxWindow2TimerEvent( void* context )
{
 800d134:	b580      	push	{r7, lr}
 800d136:	b082      	sub	sp, #8
 800d138:	af00      	add	r7, sp, #0
 800d13a:	6078      	str	r0, [r7, #4]
    // Check if we are processing Rx1 window.
    // If yes, we don't setup the Rx2 window.
    if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 800d13c:	4b19      	ldr	r3, [pc, #100]	; (800d1a4 <OnRxWindow2TimerEvent+0x70>)
 800d13e:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 800d142:	2b00      	cmp	r3, #0
 800d144:	d02a      	beq.n	800d19c <OnRxWindow2TimerEvent+0x68>
    {
        return;
    }
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 800d146:	4b17      	ldr	r3, [pc, #92]	; (800d1a4 <OnRxWindow2TimerEvent+0x70>)
 800d148:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 800d14c:	4b15      	ldr	r3, [pc, #84]	; (800d1a4 <OnRxWindow2TimerEvent+0x70>)
 800d14e:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc
    MacCtx.RxWindow2Config.Frequency = MacCtx.NvmCtx->MacParams.Rx2Channel.Frequency;
 800d152:	4b14      	ldr	r3, [pc, #80]	; (800d1a4 <OnRxWindow2TimerEvent+0x70>)
 800d154:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d158:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800d15c:	4a11      	ldr	r2, [pc, #68]	; (800d1a4 <OnRxWindow2TimerEvent+0x70>)
 800d15e:	f8c2 33d0 	str.w	r3, [r2, #976]	; 0x3d0
    MacCtx.RxWindow2Config.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 800d162:	4b10      	ldr	r3, [pc, #64]	; (800d1a4 <OnRxWindow2TimerEvent+0x70>)
 800d164:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d168:	f893 20b9 	ldrb.w	r2, [r3, #185]	; 0xb9
 800d16c:	4b0d      	ldr	r3, [pc, #52]	; (800d1a4 <OnRxWindow2TimerEvent+0x70>)
 800d16e:	f883 23dc 	strb.w	r2, [r3, #988]	; 0x3dc
    MacCtx.RxWindow2Config.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 800d172:	4b0c      	ldr	r3, [pc, #48]	; (800d1a4 <OnRxWindow2TimerEvent+0x70>)
 800d174:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d178:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 800d17c:	4b09      	ldr	r3, [pc, #36]	; (800d1a4 <OnRxWindow2TimerEvent+0x70>)
 800d17e:	f883 23dd 	strb.w	r2, [r3, #989]	; 0x3dd
    MacCtx.RxWindow2Config.RxContinuous = false;
 800d182:	4b08      	ldr	r3, [pc, #32]	; (800d1a4 <OnRxWindow2TimerEvent+0x70>)
 800d184:	2200      	movs	r2, #0
 800d186:	f883 23de 	strb.w	r2, [r3, #990]	; 0x3de
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 800d18a:	4b06      	ldr	r3, [pc, #24]	; (800d1a4 <OnRxWindow2TimerEvent+0x70>)
 800d18c:	2201      	movs	r2, #1
 800d18e:	f883 23df 	strb.w	r2, [r3, #991]	; 0x3df

    RxWindowSetup( &MacCtx.RxWindowTimer2, &MacCtx.RxWindow2Config );
 800d192:	4905      	ldr	r1, [pc, #20]	; (800d1a8 <OnRxWindow2TimerEvent+0x74>)
 800d194:	4805      	ldr	r0, [pc, #20]	; (800d1ac <OnRxWindow2TimerEvent+0x78>)
 800d196:	f001 fb53 	bl	800e840 <RxWindowSetup>
 800d19a:	e000      	b.n	800d19e <OnRxWindow2TimerEvent+0x6a>
        return;
 800d19c:	bf00      	nop
}
 800d19e:	3708      	adds	r7, #8
 800d1a0:	46bd      	mov	sp, r7
 800d1a2:	bd80      	pop	{r7, pc}
 800d1a4:	200004ec 	.word	0x200004ec
 800d1a8:	200008b8 	.word	0x200008b8
 800d1ac:	20000884 	.word	0x20000884

0800d1b0 <OnAckTimeoutTimerEvent>:

static void OnAckTimeoutTimerEvent( void* context )
{
 800d1b0:	b580      	push	{r7, lr}
 800d1b2:	b082      	sub	sp, #8
 800d1b4:	af00      	add	r7, sp, #0
 800d1b6:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.AckTimeoutTimer );
 800d1b8:	4816      	ldr	r0, [pc, #88]	; (800d214 <OnAckTimeoutTimerEvent+0x64>)
 800d1ba:	f00c fee9 	bl	8019f90 <UTIL_TIMER_Stop>

    if( MacCtx.NodeAckRequested == true )
 800d1be:	4b16      	ldr	r3, [pc, #88]	; (800d218 <OnAckTimeoutTimerEvent+0x68>)
 800d1c0:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800d1c4:	2b00      	cmp	r3, #0
 800d1c6:	d003      	beq.n	800d1d0 <OnAckTimeoutTimerEvent+0x20>
    {
        MacCtx.AckTimeoutRetry = true;
 800d1c8:	4b13      	ldr	r3, [pc, #76]	; (800d218 <OnAckTimeoutTimerEvent+0x68>)
 800d1ca:	2201      	movs	r2, #1
 800d1cc:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
    }
    if( MacCtx.NvmCtx->DeviceClass == CLASS_C )
 800d1d0:	4b11      	ldr	r3, [pc, #68]	; (800d218 <OnAckTimeoutTimerEvent+0x68>)
 800d1d2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d1d6:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800d1da:	2b02      	cmp	r3, #2
 800d1dc:	d106      	bne.n	800d1ec <OnAckTimeoutTimerEvent+0x3c>
    {
        MacCtx.MacFlags.Bits.MacDone = 1;
 800d1de:	4a0e      	ldr	r2, [pc, #56]	; (800d218 <OnAckTimeoutTimerEvent+0x68>)
 800d1e0:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800d1e4:	f043 0320 	orr.w	r3, r3, #32
 800d1e8:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    }
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800d1ec:	4b0a      	ldr	r3, [pc, #40]	; (800d218 <OnAckTimeoutTimerEvent+0x68>)
 800d1ee:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800d1f2:	2b00      	cmp	r3, #0
 800d1f4:	d00a      	beq.n	800d20c <OnAckTimeoutTimerEvent+0x5c>
 800d1f6:	4b08      	ldr	r3, [pc, #32]	; (800d218 <OnAckTimeoutTimerEvent+0x68>)
 800d1f8:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800d1fc:	68db      	ldr	r3, [r3, #12]
 800d1fe:	2b00      	cmp	r3, #0
 800d200:	d004      	beq.n	800d20c <OnAckTimeoutTimerEvent+0x5c>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800d202:	4b05      	ldr	r3, [pc, #20]	; (800d218 <OnAckTimeoutTimerEvent+0x68>)
 800d204:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800d208:	68db      	ldr	r3, [r3, #12]
 800d20a:	4798      	blx	r3
    }
}
 800d20c:	bf00      	nop
 800d20e:	3708      	adds	r7, #8
 800d210:	46bd      	mov	sp, r7
 800d212:	bd80      	pop	{r7, pc}
 800d214:	200008e4 	.word	0x200008e4
 800d218:	200004ec 	.word	0x200004ec

0800d21c <GetFCntDown>:

static LoRaMacCryptoStatus_t GetFCntDown( AddressIdentifier_t addrID, FType_t fType, LoRaMacMessageData_t* macMsg, Version_t lrWanVersion,
                                          uint16_t maxFCntGap, FCntIdentifier_t* fCntID, uint32_t* currentDown )
{
 800d21c:	b580      	push	{r7, lr}
 800d21e:	b084      	sub	sp, #16
 800d220:	af00      	add	r7, sp, #0
 800d222:	60ba      	str	r2, [r7, #8]
 800d224:	607b      	str	r3, [r7, #4]
 800d226:	4603      	mov	r3, r0
 800d228:	73fb      	strb	r3, [r7, #15]
 800d22a:	460b      	mov	r3, r1
 800d22c:	73bb      	strb	r3, [r7, #14]
    if( ( macMsg == NULL ) || ( fCntID == NULL ) ||
 800d22e:	68bb      	ldr	r3, [r7, #8]
 800d230:	2b00      	cmp	r3, #0
 800d232:	d005      	beq.n	800d240 <GetFCntDown+0x24>
 800d234:	69fb      	ldr	r3, [r7, #28]
 800d236:	2b00      	cmp	r3, #0
 800d238:	d002      	beq.n	800d240 <GetFCntDown+0x24>
 800d23a:	6a3b      	ldr	r3, [r7, #32]
 800d23c:	2b00      	cmp	r3, #0
 800d23e:	d101      	bne.n	800d244 <GetFCntDown+0x28>
        ( currentDown == NULL ) )
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 800d240:	230a      	movs	r3, #10
 800d242:	e029      	b.n	800d298 <GetFCntDown+0x7c>
    }

    // Determine the frame counter identifier and choose counter from FCntList
    switch( addrID )
 800d244:	7bfb      	ldrb	r3, [r7, #15]
 800d246:	2b00      	cmp	r3, #0
 800d248:	d016      	beq.n	800d278 <GetFCntDown+0x5c>
 800d24a:	2b01      	cmp	r3, #1
 800d24c:	d118      	bne.n	800d280 <GetFCntDown+0x64>
    {
        case UNICAST_DEV_ADDR:
            if( lrWanVersion.Fields.Minor == 1 )
 800d24e:	79bb      	ldrb	r3, [r7, #6]
 800d250:	2b01      	cmp	r3, #1
 800d252:	d10d      	bne.n	800d270 <GetFCntDown+0x54>
            {
                if( ( fType == FRAME_TYPE_A ) || ( fType == FRAME_TYPE_D ) )
 800d254:	7bbb      	ldrb	r3, [r7, #14]
 800d256:	2b00      	cmp	r3, #0
 800d258:	d002      	beq.n	800d260 <GetFCntDown+0x44>
 800d25a:	7bbb      	ldrb	r3, [r7, #14]
 800d25c:	2b03      	cmp	r3, #3
 800d25e:	d103      	bne.n	800d268 <GetFCntDown+0x4c>
                {
                    *fCntID = A_FCNT_DOWN;
 800d260:	69fb      	ldr	r3, [r7, #28]
 800d262:	2202      	movs	r2, #2
 800d264:	701a      	strb	r2, [r3, #0]
            }
            else
            { // For LoRaWAN 1.0.X
                *fCntID = FCNT_DOWN;
            }
            break;
 800d266:	e00d      	b.n	800d284 <GetFCntDown+0x68>
                    *fCntID = N_FCNT_DOWN;
 800d268:	69fb      	ldr	r3, [r7, #28]
 800d26a:	2201      	movs	r2, #1
 800d26c:	701a      	strb	r2, [r3, #0]
            break;
 800d26e:	e009      	b.n	800d284 <GetFCntDown+0x68>
                *fCntID = FCNT_DOWN;
 800d270:	69fb      	ldr	r3, [r7, #28]
 800d272:	2203      	movs	r2, #3
 800d274:	701a      	strb	r2, [r3, #0]
            break;
 800d276:	e005      	b.n	800d284 <GetFCntDown+0x68>
        case MULTICAST_0_ADDR:
            *fCntID = MC_FCNT_DOWN_0;
 800d278:	69fb      	ldr	r3, [r7, #28]
 800d27a:	2204      	movs	r2, #4
 800d27c:	701a      	strb	r2, [r3, #0]
            break;
 800d27e:	e001      	b.n	800d284 <GetFCntDown+0x68>
        case MULTICAST_3_ADDR:
            *fCntID = MC_FCNT_DOWN_3;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 1 */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 800d280:	2305      	movs	r3, #5
 800d282:	e009      	b.n	800d298 <GetFCntDown+0x7c>
    }

    return LoRaMacCryptoGetFCntDown( *fCntID, maxFCntGap, macMsg->FHDR.FCnt, currentDown );
 800d284:	69fb      	ldr	r3, [r7, #28]
 800d286:	7818      	ldrb	r0, [r3, #0]
 800d288:	68bb      	ldr	r3, [r7, #8]
 800d28a:	89db      	ldrh	r3, [r3, #14]
 800d28c:	461a      	mov	r2, r3
 800d28e:	8b39      	ldrh	r1, [r7, #24]
 800d290:	6a3b      	ldr	r3, [r7, #32]
 800d292:	f004 fe67 	bl	8011f64 <LoRaMacCryptoGetFCntDown>
 800d296:	4603      	mov	r3, r0
}
 800d298:	4618      	mov	r0, r3
 800d29a:	3710      	adds	r7, #16
 800d29c:	46bd      	mov	sp, r7
 800d29e:	bd80      	pop	{r7, pc}

0800d2a0 <SwitchClass>:

static LoRaMacStatus_t SwitchClass( DeviceClass_t deviceClass )
{
 800d2a0:	b5b0      	push	{r4, r5, r7, lr}
 800d2a2:	b084      	sub	sp, #16
 800d2a4:	af00      	add	r7, sp, #0
 800d2a6:	4603      	mov	r3, r0
 800d2a8:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 800d2aa:	2303      	movs	r3, #3
 800d2ac:	73fb      	strb	r3, [r7, #15]

    switch( MacCtx.NvmCtx->DeviceClass )
 800d2ae:	4b6f      	ldr	r3, [pc, #444]	; (800d46c <SwitchClass+0x1cc>)
 800d2b0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d2b4:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800d2b8:	2b01      	cmp	r3, #1
 800d2ba:	f000 80ae 	beq.w	800d41a <SwitchClass+0x17a>
 800d2be:	2b02      	cmp	r3, #2
 800d2c0:	f000 80bb 	beq.w	800d43a <SwitchClass+0x19a>
 800d2c4:	2b00      	cmp	r3, #0
 800d2c6:	f040 80cc 	bne.w	800d462 <SwitchClass+0x1c2>
    {
        case CLASS_A:
        {
            if( deviceClass == CLASS_A )
 800d2ca:	79fb      	ldrb	r3, [r7, #7]
 800d2cc:	2b00      	cmp	r3, #0
 800d2ce:	d10b      	bne.n	800d2e8 <SwitchClass+0x48>
            {
                // Revert back RxC parameters
                MacCtx.NvmCtx->MacParams.RxCChannel = MacCtx.NvmCtx->MacParams.Rx2Channel;
 800d2d0:	4b66      	ldr	r3, [pc, #408]	; (800d46c <SwitchClass+0x1cc>)
 800d2d2:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800d2d6:	4b65      	ldr	r3, [pc, #404]	; (800d46c <SwitchClass+0x1cc>)
 800d2d8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d2dc:	33b0      	adds	r3, #176	; 0xb0
 800d2de:	32a8      	adds	r2, #168	; 0xa8
 800d2e0:	e892 0003 	ldmia.w	r2, {r0, r1}
 800d2e4:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            if( deviceClass == CLASS_B )
 800d2e8:	79fb      	ldrb	r3, [r7, #7]
 800d2ea:	2b01      	cmp	r3, #1
 800d2ec:	d10e      	bne.n	800d30c <SwitchClass+0x6c>
            {
                status = LoRaMacClassBSwitchClass( deviceClass );
 800d2ee:	79fb      	ldrb	r3, [r7, #7]
 800d2f0:	4618      	mov	r0, r3
 800d2f2:	f003 fd23 	bl	8010d3c <LoRaMacClassBSwitchClass>
 800d2f6:	4603      	mov	r3, r0
 800d2f8:	73fb      	strb	r3, [r7, #15]
                if( status == LORAMAC_STATUS_OK )
 800d2fa:	7bfb      	ldrb	r3, [r7, #15]
 800d2fc:	2b00      	cmp	r3, #0
 800d2fe:	d105      	bne.n	800d30c <SwitchClass+0x6c>
                {
                    MacCtx.NvmCtx->DeviceClass = deviceClass;
 800d300:	4b5a      	ldr	r3, [pc, #360]	; (800d46c <SwitchClass+0x1cc>)
 800d302:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d306:	79fa      	ldrb	r2, [r7, #7]
 800d308:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
                }
            }

            if( deviceClass == CLASS_C )
 800d30c:	79fb      	ldrb	r3, [r7, #7]
 800d30e:	2b02      	cmp	r3, #2
 800d310:	f040 80a2 	bne.w	800d458 <SwitchClass+0x1b8>
            {
                MacCtx.NvmCtx->DeviceClass = deviceClass;
 800d314:	4b55      	ldr	r3, [pc, #340]	; (800d46c <SwitchClass+0x1cc>)
 800d316:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d31a:	79fa      	ldrb	r2, [r7, #7]
 800d31c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

                MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 800d320:	4a52      	ldr	r2, [pc, #328]	; (800d46c <SwitchClass+0x1cc>)
 800d322:	4b52      	ldr	r3, [pc, #328]	; (800d46c <SwitchClass+0x1cc>)
 800d324:	f502 7478 	add.w	r4, r2, #992	; 0x3e0
 800d328:	f503 7573 	add.w	r5, r3, #972	; 0x3cc
 800d32c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d32e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d330:	682b      	ldr	r3, [r5, #0]
 800d332:	6023      	str	r3, [r4, #0]
                MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 800d334:	4b4d      	ldr	r3, [pc, #308]	; (800d46c <SwitchClass+0x1cc>)
 800d336:	2202      	movs	r2, #2
 800d338:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3

                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800d33c:	2300      	movs	r3, #0
 800d33e:	73bb      	strb	r3, [r7, #14]
 800d340:	e05b      	b.n	800d3fa <SwitchClass+0x15a>
                {
                    if( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.IsEnabled == true )
 800d342:	4b4a      	ldr	r3, [pc, #296]	; (800d46c <SwitchClass+0x1cc>)
 800d344:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800d348:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d34c:	212c      	movs	r1, #44	; 0x2c
 800d34e:	fb01 f303 	mul.w	r3, r1, r3
 800d352:	4413      	add	r3, r2
 800d354:	3352      	adds	r3, #82	; 0x52
 800d356:	781b      	ldrb	r3, [r3, #0]
 800d358:	2b00      	cmp	r3, #0
 800d35a:	d048      	beq.n	800d3ee <SwitchClass+0x14e>
                    {
                        MacCtx.NvmCtx->MacParams.RxCChannel.Frequency = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.RxParams.ClassC.Frequency;
 800d35c:	4b43      	ldr	r3, [pc, #268]	; (800d46c <SwitchClass+0x1cc>)
 800d35e:	f8d3 1484 	ldr.w	r1, [r3, #1156]	; 0x484
 800d362:	f997 200e 	ldrsb.w	r2, [r7, #14]
 800d366:	4b41      	ldr	r3, [pc, #260]	; (800d46c <SwitchClass+0x1cc>)
 800d368:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d36c:	202c      	movs	r0, #44	; 0x2c
 800d36e:	fb00 f202 	mul.w	r2, r0, r2
 800d372:	440a      	add	r2, r1
 800d374:	3268      	adds	r2, #104	; 0x68
 800d376:	6812      	ldr	r2, [r2, #0]
 800d378:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
                        MacCtx.NvmCtx->MacParams.RxCChannel.Datarate = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.RxParams.ClassC.Datarate;
 800d37c:	4b3b      	ldr	r3, [pc, #236]	; (800d46c <SwitchClass+0x1cc>)
 800d37e:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800d382:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d386:	212c      	movs	r1, #44	; 0x2c
 800d388:	fb01 f303 	mul.w	r3, r1, r3
 800d38c:	4413      	add	r3, r2
 800d38e:	336c      	adds	r3, #108	; 0x6c
 800d390:	f993 2000 	ldrsb.w	r2, [r3]
 800d394:	4b35      	ldr	r3, [pc, #212]	; (800d46c <SwitchClass+0x1cc>)
 800d396:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d39a:	b2d2      	uxtb	r2, r2
 800d39c:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4

                        MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 800d3a0:	4b32      	ldr	r3, [pc, #200]	; (800d46c <SwitchClass+0x1cc>)
 800d3a2:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 800d3a6:	4b31      	ldr	r3, [pc, #196]	; (800d46c <SwitchClass+0x1cc>)
 800d3a8:	f883 23e0 	strb.w	r2, [r3, #992]	; 0x3e0
                        MacCtx.RxWindowCConfig.Frequency = MacCtx.NvmCtx->MacParams.RxCChannel.Frequency;
 800d3ac:	4b2f      	ldr	r3, [pc, #188]	; (800d46c <SwitchClass+0x1cc>)
 800d3ae:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d3b2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800d3b6:	4a2d      	ldr	r2, [pc, #180]	; (800d46c <SwitchClass+0x1cc>)
 800d3b8:	f8c2 33e4 	str.w	r3, [r2, #996]	; 0x3e4
                        MacCtx.RxWindowCConfig.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 800d3bc:	4b2b      	ldr	r3, [pc, #172]	; (800d46c <SwitchClass+0x1cc>)
 800d3be:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d3c2:	f893 20b9 	ldrb.w	r2, [r3, #185]	; 0xb9
 800d3c6:	4b29      	ldr	r3, [pc, #164]	; (800d46c <SwitchClass+0x1cc>)
 800d3c8:	f883 23f0 	strb.w	r2, [r3, #1008]	; 0x3f0
                        MacCtx.RxWindowCConfig.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 800d3cc:	4b27      	ldr	r3, [pc, #156]	; (800d46c <SwitchClass+0x1cc>)
 800d3ce:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d3d2:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 800d3d6:	4b25      	ldr	r3, [pc, #148]	; (800d46c <SwitchClass+0x1cc>)
 800d3d8:	f883 23f1 	strb.w	r2, [r3, #1009]	; 0x3f1
                        MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 800d3dc:	4b23      	ldr	r3, [pc, #140]	; (800d46c <SwitchClass+0x1cc>)
 800d3de:	2203      	movs	r2, #3
 800d3e0:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3
                        MacCtx.RxWindowCConfig.RxContinuous = true;
 800d3e4:	4b21      	ldr	r3, [pc, #132]	; (800d46c <SwitchClass+0x1cc>)
 800d3e6:	2201      	movs	r2, #1
 800d3e8:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2
                        break;
 800d3ec:	e009      	b.n	800d402 <SwitchClass+0x162>
                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800d3ee:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d3f2:	b2db      	uxtb	r3, r3
 800d3f4:	3301      	adds	r3, #1
 800d3f6:	b2db      	uxtb	r3, r3
 800d3f8:	73bb      	strb	r3, [r7, #14]
 800d3fa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d3fe:	2b00      	cmp	r3, #0
 800d400:	dd9f      	ble.n	800d342 <SwitchClass+0xa2>
                    }
                }

                // Set the NodeAckRequested indicator to default
                MacCtx.NodeAckRequested = false;
 800d402:	4b1a      	ldr	r3, [pc, #104]	; (800d46c <SwitchClass+0x1cc>)
 800d404:	2200      	movs	r2, #0
 800d406:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
                // Set the radio into sleep mode in case we are still in RX mode
                Radio.Sleep( );
 800d40a:	4b19      	ldr	r3, [pc, #100]	; (800d470 <SwitchClass+0x1d0>)
 800d40c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d40e:	4798      	blx	r3

                OpenContinuousRxCWindow( );
 800d410:	f001 fa46 	bl	800e8a0 <OpenContinuousRxCWindow>

                status = LORAMAC_STATUS_OK;
 800d414:	2300      	movs	r3, #0
 800d416:	73fb      	strb	r3, [r7, #15]
            }
            break;
 800d418:	e01e      	b.n	800d458 <SwitchClass+0x1b8>
        }
        case CLASS_B:
        {
            status = LoRaMacClassBSwitchClass( deviceClass );
 800d41a:	79fb      	ldrb	r3, [r7, #7]
 800d41c:	4618      	mov	r0, r3
 800d41e:	f003 fc8d 	bl	8010d3c <LoRaMacClassBSwitchClass>
 800d422:	4603      	mov	r3, r0
 800d424:	73fb      	strb	r3, [r7, #15]
            if( status == LORAMAC_STATUS_OK )
 800d426:	7bfb      	ldrb	r3, [r7, #15]
 800d428:	2b00      	cmp	r3, #0
 800d42a:	d117      	bne.n	800d45c <SwitchClass+0x1bc>
            {
                MacCtx.NvmCtx->DeviceClass = deviceClass;
 800d42c:	4b0f      	ldr	r3, [pc, #60]	; (800d46c <SwitchClass+0x1cc>)
 800d42e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d432:	79fa      	ldrb	r2, [r7, #7]
 800d434:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
            }
            break;
 800d438:	e010      	b.n	800d45c <SwitchClass+0x1bc>
        }
        case CLASS_C:
        {
            if( deviceClass == CLASS_A )
 800d43a:	79fb      	ldrb	r3, [r7, #7]
 800d43c:	2b00      	cmp	r3, #0
 800d43e:	d10f      	bne.n	800d460 <SwitchClass+0x1c0>
            {
                MacCtx.NvmCtx->DeviceClass = deviceClass;
 800d440:	4b0a      	ldr	r3, [pc, #40]	; (800d46c <SwitchClass+0x1cc>)
 800d442:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d446:	79fa      	ldrb	r2, [r7, #7]
 800d448:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

                // Set the radio into sleep to setup a defined state
                Radio.Sleep( );
 800d44c:	4b08      	ldr	r3, [pc, #32]	; (800d470 <SwitchClass+0x1d0>)
 800d44e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d450:	4798      	blx	r3

                status = LORAMAC_STATUS_OK;
 800d452:	2300      	movs	r3, #0
 800d454:	73fb      	strb	r3, [r7, #15]
            }
            break;
 800d456:	e003      	b.n	800d460 <SwitchClass+0x1c0>
            break;
 800d458:	bf00      	nop
 800d45a:	e002      	b.n	800d462 <SwitchClass+0x1c2>
            break;
 800d45c:	bf00      	nop
 800d45e:	e000      	b.n	800d462 <SwitchClass+0x1c2>
            break;
 800d460:	bf00      	nop
        }
    }

    return status;
 800d462:	7bfb      	ldrb	r3, [r7, #15]
}
 800d464:	4618      	mov	r0, r3
 800d466:	3710      	adds	r7, #16
 800d468:	46bd      	mov	sp, r7
 800d46a:	bdb0      	pop	{r4, r5, r7, pc}
 800d46c:	200004ec 	.word	0x200004ec
 800d470:	0801b708 	.word	0x0801b708

0800d474 <GetMaxAppPayloadWithoutFOptsLength>:

static uint8_t GetMaxAppPayloadWithoutFOptsLength( int8_t datarate )
{
 800d474:	b580      	push	{r7, lr}
 800d476:	b086      	sub	sp, #24
 800d478:	af00      	add	r7, sp, #0
 800d47a:	4603      	mov	r3, r0
 800d47c:	71fb      	strb	r3, [r7, #7]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Setup PHY request
    getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 800d47e:	4b12      	ldr	r3, [pc, #72]	; (800d4c8 <GetMaxAppPayloadWithoutFOptsLength+0x54>)
 800d480:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d484:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800d488:	74bb      	strb	r3, [r7, #18]
    getPhy.Datarate = datarate;
 800d48a:	79fb      	ldrb	r3, [r7, #7]
 800d48c:	747b      	strb	r3, [r7, #17]
    getPhy.Attribute = PHY_MAX_PAYLOAD;
 800d48e:	230d      	movs	r3, #13
 800d490:	743b      	strb	r3, [r7, #16]

    // Get the maximum payload length
    if( MacCtx.NvmCtx->RepeaterSupport == true )
 800d492:	4b0d      	ldr	r3, [pc, #52]	; (800d4c8 <GetMaxAppPayloadWithoutFOptsLength+0x54>)
 800d494:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d498:	f893 30ca 	ldrb.w	r3, [r3, #202]	; 0xca
 800d49c:	2b00      	cmp	r3, #0
 800d49e:	d001      	beq.n	800d4a4 <GetMaxAppPayloadWithoutFOptsLength+0x30>
    {
        getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 800d4a0:	230e      	movs	r3, #14
 800d4a2:	743b      	strb	r3, [r7, #16]
    }

    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800d4a4:	4b08      	ldr	r3, [pc, #32]	; (800d4c8 <GetMaxAppPayloadWithoutFOptsLength+0x54>)
 800d4a6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d4aa:	781b      	ldrb	r3, [r3, #0]
 800d4ac:	f107 0210 	add.w	r2, r7, #16
 800d4b0:	4611      	mov	r1, r2
 800d4b2:	4618      	mov	r0, r3
 800d4b4:	f005 fbb4 	bl	8012c20 <RegionGetPhyParam>
 800d4b8:	4603      	mov	r3, r0
 800d4ba:	60fb      	str	r3, [r7, #12]

    return phyParam.Value;
 800d4bc:	68fb      	ldr	r3, [r7, #12]
 800d4be:	b2db      	uxtb	r3, r3
}
 800d4c0:	4618      	mov	r0, r3
 800d4c2:	3718      	adds	r7, #24
 800d4c4:	46bd      	mov	sp, r7
 800d4c6:	bd80      	pop	{r7, pc}
 800d4c8:	200004ec 	.word	0x200004ec

0800d4cc <ValidatePayloadLength>:

static bool ValidatePayloadLength( uint8_t lenN, int8_t datarate, uint8_t fOptsLen )
{
 800d4cc:	b580      	push	{r7, lr}
 800d4ce:	b084      	sub	sp, #16
 800d4d0:	af00      	add	r7, sp, #0
 800d4d2:	4603      	mov	r3, r0
 800d4d4:	71fb      	strb	r3, [r7, #7]
 800d4d6:	460b      	mov	r3, r1
 800d4d8:	71bb      	strb	r3, [r7, #6]
 800d4da:	4613      	mov	r3, r2
 800d4dc:	717b      	strb	r3, [r7, #5]
    uint16_t maxN = 0;
 800d4de:	2300      	movs	r3, #0
 800d4e0:	81fb      	strh	r3, [r7, #14]
    uint16_t payloadSize = 0;
 800d4e2:	2300      	movs	r3, #0
 800d4e4:	81bb      	strh	r3, [r7, #12]

    maxN = GetMaxAppPayloadWithoutFOptsLength( datarate );
 800d4e6:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800d4ea:	4618      	mov	r0, r3
 800d4ec:	f7ff ffc2 	bl	800d474 <GetMaxAppPayloadWithoutFOptsLength>
 800d4f0:	4603      	mov	r3, r0
 800d4f2:	81fb      	strh	r3, [r7, #14]

    // Calculate the resulting payload size
    payloadSize = ( lenN + fOptsLen );
 800d4f4:	79fb      	ldrb	r3, [r7, #7]
 800d4f6:	b29a      	uxth	r2, r3
 800d4f8:	797b      	ldrb	r3, [r7, #5]
 800d4fa:	b29b      	uxth	r3, r3
 800d4fc:	4413      	add	r3, r2
 800d4fe:	81bb      	strh	r3, [r7, #12]

    // Validation of the application payload size
    if( ( payloadSize <= maxN ) && ( payloadSize <= LORAMAC_PHY_MAXPAYLOAD ) )
 800d500:	89ba      	ldrh	r2, [r7, #12]
 800d502:	89fb      	ldrh	r3, [r7, #14]
 800d504:	429a      	cmp	r2, r3
 800d506:	d804      	bhi.n	800d512 <ValidatePayloadLength+0x46>
 800d508:	89bb      	ldrh	r3, [r7, #12]
 800d50a:	2bff      	cmp	r3, #255	; 0xff
 800d50c:	d801      	bhi.n	800d512 <ValidatePayloadLength+0x46>
    {
        return true;
 800d50e:	2301      	movs	r3, #1
 800d510:	e000      	b.n	800d514 <ValidatePayloadLength+0x48>
    }
    return false;
 800d512:	2300      	movs	r3, #0
}
 800d514:	4618      	mov	r0, r3
 800d516:	3710      	adds	r7, #16
 800d518:	46bd      	mov	sp, r7
 800d51a:	bd80      	pop	{r7, pc}

0800d51c <SetMlmeScheduleUplinkIndication>:

static void SetMlmeScheduleUplinkIndication( void )
{
 800d51c:	b480      	push	{r7}
 800d51e:	af00      	add	r7, sp, #0
    MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 1;
 800d520:	4a05      	ldr	r2, [pc, #20]	; (800d538 <SetMlmeScheduleUplinkIndication+0x1c>)
 800d522:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800d526:	f043 0310 	orr.w	r3, r3, #16
 800d52a:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
}
 800d52e:	bf00      	nop
 800d530:	46bd      	mov	sp, r7
 800d532:	bc80      	pop	{r7}
 800d534:	4770      	bx	lr
 800d536:	bf00      	nop
 800d538:	200004ec 	.word	0x200004ec

0800d53c <ProcessMacCommands>:

static void ProcessMacCommands( uint8_t *payload, uint8_t macIndex, uint8_t commandsSize, int8_t snr, LoRaMacRxSlot_t rxSlot )
{
 800d53c:	b590      	push	{r4, r7, lr}
 800d53e:	b0a5      	sub	sp, #148	; 0x94
 800d540:	af02      	add	r7, sp, #8
 800d542:	6078      	str	r0, [r7, #4]
 800d544:	4608      	mov	r0, r1
 800d546:	4611      	mov	r1, r2
 800d548:	461a      	mov	r2, r3
 800d54a:	4603      	mov	r3, r0
 800d54c:	70fb      	strb	r3, [r7, #3]
 800d54e:	460b      	mov	r3, r1
 800d550:	70bb      	strb	r3, [r7, #2]
 800d552:	4613      	mov	r3, r2
 800d554:	707b      	strb	r3, [r7, #1]
    uint8_t status = 0;
 800d556:	2300      	movs	r3, #0
 800d558:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
    bool adrBlockFound = false;
 800d55c:	2300      	movs	r3, #0
 800d55e:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 800d562:	2300      	movs	r3, #0
 800d564:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
 800d568:	2300      	movs	r3, #0
 800d56a:	f887 3069 	strb.w	r3, [r7, #105]	; 0x69

    while( macIndex < commandsSize )
 800d56e:	f000 bca4 	b.w	800deba <ProcessMacCommands+0x97e>
    {
        // Make sure to parse only complete MAC commands
        if( ( LoRaMacCommandsGetCmdSize( payload[macIndex] ) + macIndex ) > commandsSize )
 800d572:	78fb      	ldrb	r3, [r7, #3]
 800d574:	687a      	ldr	r2, [r7, #4]
 800d576:	4413      	add	r3, r2
 800d578:	781b      	ldrb	r3, [r3, #0]
 800d57a:	4618      	mov	r0, r3
 800d57c:	f003 feec 	bl	8011358 <LoRaMacCommandsGetCmdSize>
 800d580:	4603      	mov	r3, r0
 800d582:	461a      	mov	r2, r3
 800d584:	78fb      	ldrb	r3, [r7, #3]
 800d586:	441a      	add	r2, r3
 800d588:	78bb      	ldrb	r3, [r7, #2]
 800d58a:	429a      	cmp	r2, r3
 800d58c:	f300 849b 	bgt.w	800dec6 <ProcessMacCommands+0x98a>
        {
            return;
        }

        // Decode Frame MAC commands
        switch( payload[macIndex++] )
 800d590:	78fb      	ldrb	r3, [r7, #3]
 800d592:	1c5a      	adds	r2, r3, #1
 800d594:	70fa      	strb	r2, [r7, #3]
 800d596:	461a      	mov	r2, r3
 800d598:	687b      	ldr	r3, [r7, #4]
 800d59a:	4413      	add	r3, r2
 800d59c:	781b      	ldrb	r3, [r3, #0]
 800d59e:	3b02      	subs	r3, #2
 800d5a0:	2b11      	cmp	r3, #17
 800d5a2:	f200 8492 	bhi.w	800deca <ProcessMacCommands+0x98e>
 800d5a6:	a201      	add	r2, pc, #4	; (adr r2, 800d5ac <ProcessMacCommands+0x70>)
 800d5a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d5ac:	0800d5f5 	.word	0x0800d5f5
 800d5b0:	0800d637 	.word	0x0800d637
 800d5b4:	0800d77b 	.word	0x0800d77b
 800d5b8:	0800d7c7 	.word	0x0800d7c7
 800d5bc:	0800d8d1 	.word	0x0800d8d1
 800d5c0:	0800d929 	.word	0x0800d929
 800d5c4:	0800d9db 	.word	0x0800d9db
 800d5c8:	0800da45 	.word	0x0800da45
 800d5cc:	0800db47 	.word	0x0800db47
 800d5d0:	0800decb 	.word	0x0800decb
 800d5d4:	0800decb 	.word	0x0800decb
 800d5d8:	0800dbe5 	.word	0x0800dbe5
 800d5dc:	0800decb 	.word	0x0800decb
 800d5e0:	0800decb 	.word	0x0800decb
 800d5e4:	0800dcfb 	.word	0x0800dcfb
 800d5e8:	0800dd2f 	.word	0x0800dd2f
 800d5ec:	0800ddbf 	.word	0x0800ddbf
 800d5f0:	0800de35 	.word	0x0800de35
        {
            case SRV_MAC_LINK_CHECK_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_LINK_CHECK ) == true )
 800d5f4:	2004      	movs	r0, #4
 800d5f6:	f004 f8b9 	bl	801176c <LoRaMacConfirmQueueIsCmdActive>
 800d5fa:	4603      	mov	r3, r0
 800d5fc:	2b00      	cmp	r3, #0
 800d5fe:	f000 845c 	beq.w	800deba <ProcessMacCommands+0x97e>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_LINK_CHECK );
 800d602:	2104      	movs	r1, #4
 800d604:	2000      	movs	r0, #0
 800d606:	f004 f825 	bl	8011654 <LoRaMacConfirmQueueSetStatus>
                    MacCtx.MlmeConfirm.DemodMargin = payload[macIndex++];
 800d60a:	78fb      	ldrb	r3, [r7, #3]
 800d60c:	1c5a      	adds	r2, r3, #1
 800d60e:	70fa      	strb	r2, [r7, #3]
 800d610:	461a      	mov	r2, r3
 800d612:	687b      	ldr	r3, [r7, #4]
 800d614:	4413      	add	r3, r2
 800d616:	781a      	ldrb	r2, [r3, #0]
 800d618:	4bc1      	ldr	r3, [pc, #772]	; (800d920 <ProcessMacCommands+0x3e4>)
 800d61a:	f883 2458 	strb.w	r2, [r3, #1112]	; 0x458
                    MacCtx.MlmeConfirm.NbGateways = payload[macIndex++];
 800d61e:	78fb      	ldrb	r3, [r7, #3]
 800d620:	1c5a      	adds	r2, r3, #1
 800d622:	70fa      	strb	r2, [r7, #3]
 800d624:	461a      	mov	r2, r3
 800d626:	687b      	ldr	r3, [r7, #4]
 800d628:	4413      	add	r3, r2
 800d62a:	781a      	ldrb	r2, [r3, #0]
 800d62c:	4bbc      	ldr	r3, [pc, #752]	; (800d920 <ProcessMacCommands+0x3e4>)
 800d62e:	f883 2459 	strb.w	r2, [r3, #1113]	; 0x459
                }
                break;
 800d632:	f000 bc42 	b.w	800deba <ProcessMacCommands+0x97e>
            }
            case SRV_MAC_LINK_ADR_REQ:
            {
                LinkAdrReqParams_t linkAdrReq;
                int8_t linkAdrDatarate = DR_0;
 800d636:	2300      	movs	r3, #0
 800d638:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
                int8_t linkAdrTxPower = TX_POWER_0;
 800d63c:	2300      	movs	r3, #0
 800d63e:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
                uint8_t linkAdrNbRep = 0;
 800d642:	2300      	movs	r3, #0
 800d644:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
                uint8_t linkAdrNbBytesParsed = 0;
 800d648:	2300      	movs	r3, #0
 800d64a:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54

                if( adrBlockFound == false )
 800d64e:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 800d652:	f083 0301 	eor.w	r3, r3, #1
 800d656:	b2db      	uxtb	r3, r3
 800d658:	2b00      	cmp	r3, #0
 800d65a:	f000 808c 	beq.w	800d776 <ProcessMacCommands+0x23a>
                {
                    adrBlockFound = true;
 800d65e:	2301      	movs	r3, #1
 800d660:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87

                    // Fill parameter structure
                    linkAdrReq.Payload = &payload[macIndex - 1];
 800d664:	78fb      	ldrb	r3, [r7, #3]
 800d666:	3b01      	subs	r3, #1
 800d668:	687a      	ldr	r2, [r7, #4]
 800d66a:	4413      	add	r3, r2
 800d66c:	65fb      	str	r3, [r7, #92]	; 0x5c
                    linkAdrReq.PayloadSize = commandsSize - ( macIndex - 1 );
 800d66e:	78ba      	ldrb	r2, [r7, #2]
 800d670:	78fb      	ldrb	r3, [r7, #3]
 800d672:	1ad3      	subs	r3, r2, r3
 800d674:	b2db      	uxtb	r3, r3
 800d676:	3301      	adds	r3, #1
 800d678:	b2db      	uxtb	r3, r3
 800d67a:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
                    linkAdrReq.AdrEnabled = MacCtx.NvmCtx->AdrCtrlOn;
 800d67e:	4ba8      	ldr	r3, [pc, #672]	; (800d920 <ProcessMacCommands+0x3e4>)
 800d680:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d684:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 800d688:	f887 3062 	strb.w	r3, [r7, #98]	; 0x62
                    linkAdrReq.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 800d68c:	4ba4      	ldr	r3, [pc, #656]	; (800d920 <ProcessMacCommands+0x3e4>)
 800d68e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d692:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800d696:	f887 3061 	strb.w	r3, [r7, #97]	; 0x61
                    linkAdrReq.CurrentDatarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800d69a:	4ba1      	ldr	r3, [pc, #644]	; (800d920 <ProcessMacCommands+0x3e4>)
 800d69c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d6a0:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800d6a4:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
                    linkAdrReq.CurrentTxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 800d6a8:	4b9d      	ldr	r3, [pc, #628]	; (800d920 <ProcessMacCommands+0x3e4>)
 800d6aa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d6ae:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 800d6b2:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
                    linkAdrReq.CurrentNbRep = MacCtx.NvmCtx->MacParams.ChannelsNbTrans;
 800d6b6:	4b9a      	ldr	r3, [pc, #616]	; (800d920 <ProcessMacCommands+0x3e4>)
 800d6b8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d6bc:	f893 30a4 	ldrb.w	r3, [r3, #164]	; 0xa4
 800d6c0:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
                    linkAdrReq.Version = MacCtx.NvmCtx->Version;
 800d6c4:	4b96      	ldr	r3, [pc, #600]	; (800d920 <ProcessMacCommands+0x3e4>)
 800d6c6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d6ca:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 800d6ce:	65bb      	str	r3, [r7, #88]	; 0x58

                    // Process the ADR requests
                    status = RegionLinkAdrReq( MacCtx.NvmCtx->Region, &linkAdrReq, &linkAdrDatarate,
 800d6d0:	4b93      	ldr	r3, [pc, #588]	; (800d920 <ProcessMacCommands+0x3e4>)
 800d6d2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d6d6:	7818      	ldrb	r0, [r3, #0]
 800d6d8:	f107 0456 	add.w	r4, r7, #86	; 0x56
 800d6dc:	f107 0257 	add.w	r2, r7, #87	; 0x57
 800d6e0:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800d6e4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800d6e8:	9301      	str	r3, [sp, #4]
 800d6ea:	f107 0355 	add.w	r3, r7, #85	; 0x55
 800d6ee:	9300      	str	r3, [sp, #0]
 800d6f0:	4623      	mov	r3, r4
 800d6f2:	f005 fbb8 	bl	8012e66 <RegionLinkAdrReq>
 800d6f6:	4603      	mov	r3, r0
 800d6f8:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
                                               &linkAdrTxPower, &linkAdrNbRep, &linkAdrNbBytesParsed );

                    if( ( status & 0x07 ) == 0x07 )
 800d6fc:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 800d700:	f003 0307 	and.w	r3, r3, #7
 800d704:	2b07      	cmp	r3, #7
 800d706:	d114      	bne.n	800d732 <ProcessMacCommands+0x1f6>
                    {
                        MacCtx.NvmCtx->MacParams.ChannelsDatarate = linkAdrDatarate;
 800d708:	4b85      	ldr	r3, [pc, #532]	; (800d920 <ProcessMacCommands+0x3e4>)
 800d70a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d70e:	f997 2057 	ldrsb.w	r2, [r7, #87]	; 0x57
 800d712:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
                        MacCtx.NvmCtx->MacParams.ChannelsTxPower = linkAdrTxPower;
 800d716:	4b82      	ldr	r3, [pc, #520]	; (800d920 <ProcessMacCommands+0x3e4>)
 800d718:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d71c:	f997 2056 	ldrsb.w	r2, [r7, #86]	; 0x56
 800d720:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
                        MacCtx.NvmCtx->MacParams.ChannelsNbTrans = linkAdrNbRep;
 800d724:	4b7e      	ldr	r3, [pc, #504]	; (800d920 <ProcessMacCommands+0x3e4>)
 800d726:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d72a:	f897 2055 	ldrb.w	r2, [r7, #85]	; 0x55
 800d72e:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
                    }

                    // Add the answers to the buffer
                    for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 800d732:	2300      	movs	r3, #0
 800d734:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
 800d738:	e00b      	b.n	800d752 <ProcessMacCommands+0x216>
                    {
                        LoRaMacCommandsAddCmd( MOTE_MAC_LINK_ADR_ANS, &status, 1 );
 800d73a:	f107 036b 	add.w	r3, r7, #107	; 0x6b
 800d73e:	2201      	movs	r2, #1
 800d740:	4619      	mov	r1, r3
 800d742:	2003      	movs	r0, #3
 800d744:	f003 fcb0 	bl	80110a8 <LoRaMacCommandsAddCmd>
                    for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 800d748:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 800d74c:	3301      	adds	r3, #1
 800d74e:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
 800d752:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 800d756:	4a73      	ldr	r2, [pc, #460]	; (800d924 <ProcessMacCommands+0x3e8>)
 800d758:	fba2 2303 	umull	r2, r3, r2, r3
 800d75c:	089b      	lsrs	r3, r3, #2
 800d75e:	b2db      	uxtb	r3, r3
 800d760:	f897 2086 	ldrb.w	r2, [r7, #134]	; 0x86
 800d764:	429a      	cmp	r2, r3
 800d766:	d3e8      	bcc.n	800d73a <ProcessMacCommands+0x1fe>
                    }
                    // Update MAC index
                    macIndex += linkAdrNbBytesParsed - 1;
 800d768:	f897 2054 	ldrb.w	r2, [r7, #84]	; 0x54
 800d76c:	78fb      	ldrb	r3, [r7, #3]
 800d76e:	4413      	add	r3, r2
 800d770:	b2db      	uxtb	r3, r3
 800d772:	3b01      	subs	r3, #1
 800d774:	70fb      	strb	r3, [r7, #3]
                }
                break;
 800d776:	bf00      	nop
 800d778:	e39f      	b.n	800deba <ProcessMacCommands+0x97e>
            }
            case SRV_MAC_DUTY_CYCLE_REQ:
            {
                MacCtx.NvmCtx->MaxDCycle = payload[macIndex++] & 0x0F;
 800d77a:	78fb      	ldrb	r3, [r7, #3]
 800d77c:	1c5a      	adds	r2, r3, #1
 800d77e:	70fa      	strb	r2, [r7, #3]
 800d780:	461a      	mov	r2, r3
 800d782:	687b      	ldr	r3, [r7, #4]
 800d784:	4413      	add	r3, r2
 800d786:	781a      	ldrb	r2, [r3, #0]
 800d788:	4b65      	ldr	r3, [pc, #404]	; (800d920 <ProcessMacCommands+0x3e4>)
 800d78a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d78e:	f002 020f 	and.w	r2, r2, #15
 800d792:	b2d2      	uxtb	r2, r2
 800d794:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
                MacCtx.NvmCtx->AggregatedDCycle = 1 << MacCtx.NvmCtx->MaxDCycle;
 800d798:	4b61      	ldr	r3, [pc, #388]	; (800d920 <ProcessMacCommands+0x3e4>)
 800d79a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d79e:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 800d7a2:	461a      	mov	r2, r3
 800d7a4:	2301      	movs	r3, #1
 800d7a6:	fa03 f202 	lsl.w	r2, r3, r2
 800d7aa:	4b5d      	ldr	r3, [pc, #372]	; (800d920 <ProcessMacCommands+0x3e4>)
 800d7ac:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d7b0:	b292      	uxth	r2, r2
 800d7b2:	f8a3 214c 	strh.w	r2, [r3, #332]	; 0x14c
                LoRaMacCommandsAddCmd( MOTE_MAC_DUTY_CYCLE_ANS, macCmdPayload, 0 );
 800d7b6:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800d7ba:	2200      	movs	r2, #0
 800d7bc:	4619      	mov	r1, r3
 800d7be:	2004      	movs	r0, #4
 800d7c0:	f003 fc72 	bl	80110a8 <LoRaMacCommandsAddCmd>
                break;
 800d7c4:	e379      	b.n	800deba <ProcessMacCommands+0x97e>
            }
            case SRV_MAC_RX_PARAM_SETUP_REQ:
            {
                RxParamSetupReqParams_t rxParamSetupReq;
                status = 0x07;
 800d7c6:	2307      	movs	r3, #7
 800d7c8:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                rxParamSetupReq.DrOffset = ( payload[macIndex] >> 4 ) & 0x07;
 800d7cc:	78fb      	ldrb	r3, [r7, #3]
 800d7ce:	687a      	ldr	r2, [r7, #4]
 800d7d0:	4413      	add	r3, r2
 800d7d2:	781b      	ldrb	r3, [r3, #0]
 800d7d4:	091b      	lsrs	r3, r3, #4
 800d7d6:	b2db      	uxtb	r3, r3
 800d7d8:	b25b      	sxtb	r3, r3
 800d7da:	f003 0307 	and.w	r3, r3, #7
 800d7de:	b25b      	sxtb	r3, r3
 800d7e0:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
                rxParamSetupReq.Datarate = payload[macIndex] & 0x0F;
 800d7e4:	78fb      	ldrb	r3, [r7, #3]
 800d7e6:	687a      	ldr	r2, [r7, #4]
 800d7e8:	4413      	add	r3, r2
 800d7ea:	781b      	ldrb	r3, [r3, #0]
 800d7ec:	b25b      	sxtb	r3, r3
 800d7ee:	f003 030f 	and.w	r3, r3, #15
 800d7f2:	b25b      	sxtb	r3, r3
 800d7f4:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
                macIndex++;
 800d7f8:	78fb      	ldrb	r3, [r7, #3]
 800d7fa:	3301      	adds	r3, #1
 800d7fc:	70fb      	strb	r3, [r7, #3]

                rxParamSetupReq.Frequency = ( uint32_t ) payload[macIndex++];
 800d7fe:	78fb      	ldrb	r3, [r7, #3]
 800d800:	1c5a      	adds	r2, r3, #1
 800d802:	70fa      	strb	r2, [r7, #3]
 800d804:	461a      	mov	r2, r3
 800d806:	687b      	ldr	r3, [r7, #4]
 800d808:	4413      	add	r3, r2
 800d80a:	781b      	ldrb	r3, [r3, #0]
 800d80c:	653b      	str	r3, [r7, #80]	; 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 800d80e:	78fb      	ldrb	r3, [r7, #3]
 800d810:	1c5a      	adds	r2, r3, #1
 800d812:	70fa      	strb	r2, [r7, #3]
 800d814:	461a      	mov	r2, r3
 800d816:	687b      	ldr	r3, [r7, #4]
 800d818:	4413      	add	r3, r2
 800d81a:	781b      	ldrb	r3, [r3, #0]
 800d81c:	021a      	lsls	r2, r3, #8
 800d81e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d820:	4313      	orrs	r3, r2
 800d822:	653b      	str	r3, [r7, #80]	; 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 800d824:	78fb      	ldrb	r3, [r7, #3]
 800d826:	1c5a      	adds	r2, r3, #1
 800d828:	70fa      	strb	r2, [r7, #3]
 800d82a:	461a      	mov	r2, r3
 800d82c:	687b      	ldr	r3, [r7, #4]
 800d82e:	4413      	add	r3, r2
 800d830:	781b      	ldrb	r3, [r3, #0]
 800d832:	041a      	lsls	r2, r3, #16
 800d834:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d836:	4313      	orrs	r3, r2
 800d838:	653b      	str	r3, [r7, #80]	; 0x50
                rxParamSetupReq.Frequency *= 100;
 800d83a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d83c:	2264      	movs	r2, #100	; 0x64
 800d83e:	fb02 f303 	mul.w	r3, r2, r3
 800d842:	653b      	str	r3, [r7, #80]	; 0x50

                // Perform request on region
                status = RegionRxParamSetupReq( MacCtx.NvmCtx->Region, &rxParamSetupReq );
 800d844:	4b36      	ldr	r3, [pc, #216]	; (800d920 <ProcessMacCommands+0x3e4>)
 800d846:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d84a:	781b      	ldrb	r3, [r3, #0]
 800d84c:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 800d850:	4611      	mov	r1, r2
 800d852:	4618      	mov	r0, r3
 800d854:	f005 fb2e 	bl	8012eb4 <RegionRxParamSetupReq>
 800d858:	4603      	mov	r3, r0
 800d85a:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                if( ( status & 0x07 ) == 0x07 )
 800d85e:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 800d862:	f003 0307 	and.w	r3, r3, #7
 800d866:	2b07      	cmp	r3, #7
 800d868:	d123      	bne.n	800d8b2 <ProcessMacCommands+0x376>
                {
                    MacCtx.NvmCtx->MacParams.Rx2Channel.Datarate = rxParamSetupReq.Datarate;
 800d86a:	f997 204c 	ldrsb.w	r2, [r7, #76]	; 0x4c
 800d86e:	4b2c      	ldr	r3, [pc, #176]	; (800d920 <ProcessMacCommands+0x3e4>)
 800d870:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d874:	b2d2      	uxtb	r2, r2
 800d876:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
                    MacCtx.NvmCtx->MacParams.RxCChannel.Datarate = rxParamSetupReq.Datarate;
 800d87a:	f997 204c 	ldrsb.w	r2, [r7, #76]	; 0x4c
 800d87e:	4b28      	ldr	r3, [pc, #160]	; (800d920 <ProcessMacCommands+0x3e4>)
 800d880:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d884:	b2d2      	uxtb	r2, r2
 800d886:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
                    MacCtx.NvmCtx->MacParams.Rx2Channel.Frequency = rxParamSetupReq.Frequency;
 800d88a:	4b25      	ldr	r3, [pc, #148]	; (800d920 <ProcessMacCommands+0x3e4>)
 800d88c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d890:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800d892:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
                    MacCtx.NvmCtx->MacParams.RxCChannel.Frequency = rxParamSetupReq.Frequency;
 800d896:	4b22      	ldr	r3, [pc, #136]	; (800d920 <ProcessMacCommands+0x3e4>)
 800d898:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d89c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800d89e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
                    MacCtx.NvmCtx->MacParams.Rx1DrOffset = rxParamSetupReq.DrOffset;
 800d8a2:	f997 204d 	ldrsb.w	r2, [r7, #77]	; 0x4d
 800d8a6:	4b1e      	ldr	r3, [pc, #120]	; (800d920 <ProcessMacCommands+0x3e4>)
 800d8a8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d8ac:	b2d2      	uxtb	r2, r2
 800d8ae:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
                }
                macCmdPayload[0] = status;
 800d8b2:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 800d8b6:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_PARAM_SETUP_ANS, macCmdPayload, 1 );
 800d8ba:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800d8be:	2201      	movs	r2, #1
 800d8c0:	4619      	mov	r1, r3
 800d8c2:	2005      	movs	r0, #5
 800d8c4:	f003 fbf0 	bl	80110a8 <LoRaMacCommandsAddCmd>
                // Setup indication to inform the application
                SetMlmeScheduleUplinkIndication( );
 800d8c8:	f7ff fe28 	bl	800d51c <SetMlmeScheduleUplinkIndication>
                break;
 800d8cc:	bf00      	nop
 800d8ce:	e2f4      	b.n	800deba <ProcessMacCommands+0x97e>
            }
            case SRV_MAC_DEV_STATUS_REQ:
            {
                uint8_t batteryLevel = BAT_LEVEL_NO_MEASURE;
 800d8d0:	23ff      	movs	r3, #255	; 0xff
 800d8d2:	f887 3085 	strb.w	r3, [r7, #133]	; 0x85
                if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->GetBatteryLevel != NULL ) )
 800d8d6:	4b12      	ldr	r3, [pc, #72]	; (800d920 <ProcessMacCommands+0x3e4>)
 800d8d8:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800d8dc:	2b00      	cmp	r3, #0
 800d8de:	d00d      	beq.n	800d8fc <ProcessMacCommands+0x3c0>
 800d8e0:	4b0f      	ldr	r3, [pc, #60]	; (800d920 <ProcessMacCommands+0x3e4>)
 800d8e2:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800d8e6:	681b      	ldr	r3, [r3, #0]
 800d8e8:	2b00      	cmp	r3, #0
 800d8ea:	d007      	beq.n	800d8fc <ProcessMacCommands+0x3c0>
                {
                    batteryLevel = MacCtx.MacCallbacks->GetBatteryLevel( );
 800d8ec:	4b0c      	ldr	r3, [pc, #48]	; (800d920 <ProcessMacCommands+0x3e4>)
 800d8ee:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800d8f2:	681b      	ldr	r3, [r3, #0]
 800d8f4:	4798      	blx	r3
 800d8f6:	4603      	mov	r3, r0
 800d8f8:	f887 3085 	strb.w	r3, [r7, #133]	; 0x85
                }
                macCmdPayload[0] = batteryLevel;
 800d8fc:	f897 3085 	ldrb.w	r3, [r7, #133]	; 0x85
 800d900:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                macCmdPayload[1] = ( uint8_t )( snr & 0x3F );
 800d904:	787b      	ldrb	r3, [r7, #1]
 800d906:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d90a:	b2db      	uxtb	r3, r3
 800d90c:	f887 3069 	strb.w	r3, [r7, #105]	; 0x69
                LoRaMacCommandsAddCmd( MOTE_MAC_DEV_STATUS_ANS, macCmdPayload, 2 );
 800d910:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800d914:	2202      	movs	r2, #2
 800d916:	4619      	mov	r1, r3
 800d918:	2006      	movs	r0, #6
 800d91a:	f003 fbc5 	bl	80110a8 <LoRaMacCommandsAddCmd>
                break;
 800d91e:	e2cc      	b.n	800deba <ProcessMacCommands+0x97e>
 800d920:	200004ec 	.word	0x200004ec
 800d924:	cccccccd 	.word	0xcccccccd
            }
            case SRV_MAC_NEW_CHANNEL_REQ:
            {
                NewChannelReqParams_t newChannelReq;
                ChannelParams_t chParam;
                status = 0x03;
 800d928:	2303      	movs	r3, #3
 800d92a:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                newChannelReq.ChannelId = payload[macIndex++];
 800d92e:	78fb      	ldrb	r3, [r7, #3]
 800d930:	1c5a      	adds	r2, r3, #1
 800d932:	70fa      	strb	r2, [r7, #3]
 800d934:	461a      	mov	r2, r3
 800d936:	687b      	ldr	r3, [r7, #4]
 800d938:	4413      	add	r3, r2
 800d93a:	781b      	ldrb	r3, [r3, #0]
 800d93c:	b25b      	sxtb	r3, r3
 800d93e:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
                newChannelReq.NewChannel = &chParam;
 800d942:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800d946:	647b      	str	r3, [r7, #68]	; 0x44

                chParam.Frequency = ( uint32_t ) payload[macIndex++];
 800d948:	78fb      	ldrb	r3, [r7, #3]
 800d94a:	1c5a      	adds	r2, r3, #1
 800d94c:	70fa      	strb	r2, [r7, #3]
 800d94e:	461a      	mov	r2, r3
 800d950:	687b      	ldr	r3, [r7, #4]
 800d952:	4413      	add	r3, r2
 800d954:	781b      	ldrb	r3, [r3, #0]
 800d956:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 800d958:	78fb      	ldrb	r3, [r7, #3]
 800d95a:	1c5a      	adds	r2, r3, #1
 800d95c:	70fa      	strb	r2, [r7, #3]
 800d95e:	461a      	mov	r2, r3
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	4413      	add	r3, r2
 800d964:	781b      	ldrb	r3, [r3, #0]
 800d966:	021a      	lsls	r2, r3, #8
 800d968:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d96a:	4313      	orrs	r3, r2
 800d96c:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 800d96e:	78fb      	ldrb	r3, [r7, #3]
 800d970:	1c5a      	adds	r2, r3, #1
 800d972:	70fa      	strb	r2, [r7, #3]
 800d974:	461a      	mov	r2, r3
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	4413      	add	r3, r2
 800d97a:	781b      	ldrb	r3, [r3, #0]
 800d97c:	041a      	lsls	r2, r3, #16
 800d97e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d980:	4313      	orrs	r3, r2
 800d982:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Frequency *= 100;
 800d984:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d986:	2264      	movs	r2, #100	; 0x64
 800d988:	fb02 f303 	mul.w	r3, r2, r3
 800d98c:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Rx1Frequency = 0;
 800d98e:	2300      	movs	r3, #0
 800d990:	63fb      	str	r3, [r7, #60]	; 0x3c
                chParam.DrRange.Value = payload[macIndex++];
 800d992:	78fb      	ldrb	r3, [r7, #3]
 800d994:	1c5a      	adds	r2, r3, #1
 800d996:	70fa      	strb	r2, [r7, #3]
 800d998:	461a      	mov	r2, r3
 800d99a:	687b      	ldr	r3, [r7, #4]
 800d99c:	4413      	add	r3, r2
 800d99e:	781b      	ldrb	r3, [r3, #0]
 800d9a0:	b25b      	sxtb	r3, r3
 800d9a2:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40

                status = RegionNewChannelReq( MacCtx.NvmCtx->Region, &newChannelReq );
 800d9a6:	4b8d      	ldr	r3, [pc, #564]	; (800dbdc <ProcessMacCommands+0x6a0>)
 800d9a8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d9ac:	781b      	ldrb	r3, [r3, #0]
 800d9ae:	f107 0244 	add.w	r2, r7, #68	; 0x44
 800d9b2:	4611      	mov	r1, r2
 800d9b4:	4618      	mov	r0, r3
 800d9b6:	f005 fa98 	bl	8012eea <RegionNewChannelReq>
 800d9ba:	4603      	mov	r3, r0
 800d9bc:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                macCmdPayload[0] = status;
 800d9c0:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 800d9c4:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_NEW_CHANNEL_ANS, macCmdPayload, 1 );
 800d9c8:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800d9cc:	2201      	movs	r2, #1
 800d9ce:	4619      	mov	r1, r3
 800d9d0:	2007      	movs	r0, #7
 800d9d2:	f003 fb69 	bl	80110a8 <LoRaMacCommandsAddCmd>
                break;
 800d9d6:	bf00      	nop
 800d9d8:	e26f      	b.n	800deba <ProcessMacCommands+0x97e>
            }
            case SRV_MAC_RX_TIMING_SETUP_REQ:
            {
                uint8_t delay = payload[macIndex++] & 0x0F;
 800d9da:	78fb      	ldrb	r3, [r7, #3]
 800d9dc:	1c5a      	adds	r2, r3, #1
 800d9de:	70fa      	strb	r2, [r7, #3]
 800d9e0:	461a      	mov	r2, r3
 800d9e2:	687b      	ldr	r3, [r7, #4]
 800d9e4:	4413      	add	r3, r2
 800d9e6:	781b      	ldrb	r3, [r3, #0]
 800d9e8:	f003 030f 	and.w	r3, r3, #15
 800d9ec:	f887 3084 	strb.w	r3, [r7, #132]	; 0x84

                if( delay == 0 )
 800d9f0:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 800d9f4:	2b00      	cmp	r3, #0
 800d9f6:	d104      	bne.n	800da02 <ProcessMacCommands+0x4c6>
                {
                    delay++;
 800d9f8:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 800d9fc:	3301      	adds	r3, #1
 800d9fe:	f887 3084 	strb.w	r3, [r7, #132]	; 0x84
                }
                MacCtx.NvmCtx->MacParams.ReceiveDelay1 = delay * 1000;
 800da02:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 800da06:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800da0a:	fb02 f203 	mul.w	r2, r2, r3
 800da0e:	4b73      	ldr	r3, [pc, #460]	; (800dbdc <ProcessMacCommands+0x6a0>)
 800da10:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800da14:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
                MacCtx.NvmCtx->MacParams.ReceiveDelay2 = MacCtx.NvmCtx->MacParams.ReceiveDelay1 + 1000;
 800da18:	4b70      	ldr	r3, [pc, #448]	; (800dbdc <ProcessMacCommands+0x6a0>)
 800da1a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800da1e:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 800da22:	4b6e      	ldr	r3, [pc, #440]	; (800dbdc <ProcessMacCommands+0x6a0>)
 800da24:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800da28:	f502 727a 	add.w	r2, r2, #1000	; 0x3e8
 800da2c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_TIMING_SETUP_ANS, macCmdPayload, 0 );
 800da30:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800da34:	2200      	movs	r2, #0
 800da36:	4619      	mov	r1, r3
 800da38:	2008      	movs	r0, #8
 800da3a:	f003 fb35 	bl	80110a8 <LoRaMacCommandsAddCmd>
                // Setup indication to inform the application
                SetMlmeScheduleUplinkIndication( );
 800da3e:	f7ff fd6d 	bl	800d51c <SetMlmeScheduleUplinkIndication>
                break;
 800da42:	e23a      	b.n	800deba <ProcessMacCommands+0x97e>
            case SRV_MAC_TX_PARAM_SETUP_REQ:
            {
                TxParamSetupReqParams_t txParamSetupReq;
                GetPhyParams_t getPhy;
                PhyParam_t phyParam;
                uint8_t eirpDwellTime = payload[macIndex++];
 800da44:	78fb      	ldrb	r3, [r7, #3]
 800da46:	1c5a      	adds	r2, r3, #1
 800da48:	70fa      	strb	r2, [r7, #3]
 800da4a:	461a      	mov	r2, r3
 800da4c:	687b      	ldr	r3, [r7, #4]
 800da4e:	4413      	add	r3, r2
 800da50:	781b      	ldrb	r3, [r3, #0]
 800da52:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76

                txParamSetupReq.UplinkDwellTime = 0;
 800da56:	2300      	movs	r3, #0
 800da58:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
                txParamSetupReq.DownlinkDwellTime = 0;
 800da5c:	2300      	movs	r3, #0
 800da5e:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35

                if( ( eirpDwellTime & 0x20 ) == 0x20 )
 800da62:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800da66:	f003 0320 	and.w	r3, r3, #32
 800da6a:	2b00      	cmp	r3, #0
 800da6c:	d002      	beq.n	800da74 <ProcessMacCommands+0x538>
                {
                    txParamSetupReq.DownlinkDwellTime = 1;
 800da6e:	2301      	movs	r3, #1
 800da70:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
                }
                if( ( eirpDwellTime & 0x10 ) == 0x10 )
 800da74:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800da78:	f003 0310 	and.w	r3, r3, #16
 800da7c:	2b00      	cmp	r3, #0
 800da7e:	d002      	beq.n	800da86 <ProcessMacCommands+0x54a>
                {
                    txParamSetupReq.UplinkDwellTime = 1;
 800da80:	2301      	movs	r3, #1
 800da82:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
                }
                txParamSetupReq.MaxEirp = eirpDwellTime & 0x0F;
 800da86:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800da8a:	f003 030f 	and.w	r3, r3, #15
 800da8e:	b2db      	uxtb	r3, r3
 800da90:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

                // Check the status for correctness
                if( RegionTxParamSetupReq( MacCtx.NvmCtx->Region, &txParamSetupReq ) != -1 )
 800da94:	4b51      	ldr	r3, [pc, #324]	; (800dbdc <ProcessMacCommands+0x6a0>)
 800da96:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800da9a:	781b      	ldrb	r3, [r3, #0]
 800da9c:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800daa0:	4611      	mov	r1, r2
 800daa2:	4618      	mov	r0, r3
 800daa4:	f005 fa3c 	bl	8012f20 <RegionTxParamSetupReq>
 800daa8:	4603      	mov	r3, r0
 800daaa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800daae:	d048      	beq.n	800db42 <ProcessMacCommands+0x606>
                {
                    // Accept command
                    MacCtx.NvmCtx->MacParams.UplinkDwellTime = txParamSetupReq.UplinkDwellTime;
 800dab0:	4b4a      	ldr	r3, [pc, #296]	; (800dbdc <ProcessMacCommands+0x6a0>)
 800dab2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dab6:	f897 2034 	ldrb.w	r2, [r7, #52]	; 0x34
 800daba:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
                    MacCtx.NvmCtx->MacParams.DownlinkDwellTime = txParamSetupReq.DownlinkDwellTime;
 800dabe:	4b47      	ldr	r3, [pc, #284]	; (800dbdc <ProcessMacCommands+0x6a0>)
 800dac0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dac4:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 800dac8:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
                    MacCtx.NvmCtx->MacParams.MaxEirp = LoRaMacMaxEirpTable[txParamSetupReq.MaxEirp];
 800dacc:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800dad0:	461a      	mov	r2, r3
 800dad2:	4b43      	ldr	r3, [pc, #268]	; (800dbe0 <ProcessMacCommands+0x6a4>)
 800dad4:	5c9a      	ldrb	r2, [r3, r2]
 800dad6:	4b41      	ldr	r3, [pc, #260]	; (800dbdc <ProcessMacCommands+0x6a0>)
 800dad8:	f8d3 4484 	ldr.w	r4, [r3, #1156]	; 0x484
 800dadc:	4610      	mov	r0, r2
 800dade:	f7f2 fe75 	bl	80007cc <__aeabi_ui2f>
 800dae2:	4603      	mov	r3, r0
 800dae4:	f8c4 30bc 	str.w	r3, [r4, #188]	; 0xbc
                    // Update the datarate in case of the new configuration limits it
                    getPhy.Attribute = PHY_MIN_TX_DR;
 800dae8:	2302      	movs	r3, #2
 800daea:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
                    getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 800daee:	4b3b      	ldr	r3, [pc, #236]	; (800dbdc <ProcessMacCommands+0x6a0>)
 800daf0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800daf4:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800daf8:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
                    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800dafc:	4b37      	ldr	r3, [pc, #220]	; (800dbdc <ProcessMacCommands+0x6a0>)
 800dafe:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800db02:	781b      	ldrb	r3, [r3, #0]
 800db04:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 800db08:	4611      	mov	r1, r2
 800db0a:	4618      	mov	r0, r3
 800db0c:	f005 f888 	bl	8012c20 <RegionGetPhyParam>
 800db10:	4603      	mov	r3, r0
 800db12:	62bb      	str	r3, [r7, #40]	; 0x28
                    MacCtx.NvmCtx->MacParams.ChannelsDatarate = MAX( MacCtx.NvmCtx->MacParams.ChannelsDatarate, ( int8_t )phyParam.Value );
 800db14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db16:	b259      	sxtb	r1, r3
 800db18:	4b30      	ldr	r3, [pc, #192]	; (800dbdc <ProcessMacCommands+0x6a0>)
 800db1a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800db1e:	f993 2085 	ldrsb.w	r2, [r3, #133]	; 0x85
 800db22:	4b2e      	ldr	r3, [pc, #184]	; (800dbdc <ProcessMacCommands+0x6a0>)
 800db24:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800db28:	428a      	cmp	r2, r1
 800db2a:	bfb8      	it	lt
 800db2c:	460a      	movlt	r2, r1
 800db2e:	b252      	sxtb	r2, r2
 800db30:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85

                    // Add command response
                    LoRaMacCommandsAddCmd( MOTE_MAC_TX_PARAM_SETUP_ANS, macCmdPayload, 0 );
 800db34:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800db38:	2200      	movs	r2, #0
 800db3a:	4619      	mov	r1, r3
 800db3c:	2009      	movs	r0, #9
 800db3e:	f003 fab3 	bl	80110a8 <LoRaMacCommandsAddCmd>
                }
                break;
 800db42:	bf00      	nop
 800db44:	e1b9      	b.n	800deba <ProcessMacCommands+0x97e>
            }
            case SRV_MAC_DL_CHANNEL_REQ:
            {
                DlChannelReqParams_t dlChannelReq;
                status = 0x03;
 800db46:	2303      	movs	r3, #3
 800db48:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                dlChannelReq.ChannelId = payload[macIndex++];
 800db4c:	78fb      	ldrb	r3, [r7, #3]
 800db4e:	1c5a      	adds	r2, r3, #1
 800db50:	70fa      	strb	r2, [r7, #3]
 800db52:	461a      	mov	r2, r3
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	4413      	add	r3, r2
 800db58:	781b      	ldrb	r3, [r3, #0]
 800db5a:	f887 3020 	strb.w	r3, [r7, #32]
                dlChannelReq.Rx1Frequency = ( uint32_t ) payload[macIndex++];
 800db5e:	78fb      	ldrb	r3, [r7, #3]
 800db60:	1c5a      	adds	r2, r3, #1
 800db62:	70fa      	strb	r2, [r7, #3]
 800db64:	461a      	mov	r2, r3
 800db66:	687b      	ldr	r3, [r7, #4]
 800db68:	4413      	add	r3, r2
 800db6a:	781b      	ldrb	r3, [r3, #0]
 800db6c:	627b      	str	r3, [r7, #36]	; 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 800db6e:	78fb      	ldrb	r3, [r7, #3]
 800db70:	1c5a      	adds	r2, r3, #1
 800db72:	70fa      	strb	r2, [r7, #3]
 800db74:	461a      	mov	r2, r3
 800db76:	687b      	ldr	r3, [r7, #4]
 800db78:	4413      	add	r3, r2
 800db7a:	781b      	ldrb	r3, [r3, #0]
 800db7c:	021a      	lsls	r2, r3, #8
 800db7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db80:	4313      	orrs	r3, r2
 800db82:	627b      	str	r3, [r7, #36]	; 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 800db84:	78fb      	ldrb	r3, [r7, #3]
 800db86:	1c5a      	adds	r2, r3, #1
 800db88:	70fa      	strb	r2, [r7, #3]
 800db8a:	461a      	mov	r2, r3
 800db8c:	687b      	ldr	r3, [r7, #4]
 800db8e:	4413      	add	r3, r2
 800db90:	781b      	ldrb	r3, [r3, #0]
 800db92:	041a      	lsls	r2, r3, #16
 800db94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db96:	4313      	orrs	r3, r2
 800db98:	627b      	str	r3, [r7, #36]	; 0x24
                dlChannelReq.Rx1Frequency *= 100;
 800db9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db9c:	2264      	movs	r2, #100	; 0x64
 800db9e:	fb02 f303 	mul.w	r3, r2, r3
 800dba2:	627b      	str	r3, [r7, #36]	; 0x24

                status = RegionDlChannelReq( MacCtx.NvmCtx->Region, &dlChannelReq );
 800dba4:	4b0d      	ldr	r3, [pc, #52]	; (800dbdc <ProcessMacCommands+0x6a0>)
 800dba6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dbaa:	781b      	ldrb	r3, [r3, #0]
 800dbac:	f107 0220 	add.w	r2, r7, #32
 800dbb0:	4611      	mov	r1, r2
 800dbb2:	4618      	mov	r0, r3
 800dbb4:	f005 f9cf 	bl	8012f56 <RegionDlChannelReq>
 800dbb8:	4603      	mov	r3, r0
 800dbba:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
                macCmdPayload[0] = status;
 800dbbe:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 800dbc2:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_DL_CHANNEL_ANS, macCmdPayload, 1 );
 800dbc6:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800dbca:	2201      	movs	r2, #1
 800dbcc:	4619      	mov	r1, r3
 800dbce:	200a      	movs	r0, #10
 800dbd0:	f003 fa6a 	bl	80110a8 <LoRaMacCommandsAddCmd>
                // Setup indication to inform the application
                SetMlmeScheduleUplinkIndication( );
 800dbd4:	f7ff fca2 	bl	800d51c <SetMlmeScheduleUplinkIndication>
                break;
 800dbd8:	bf00      	nop
 800dbda:	e16e      	b.n	800deba <ProcessMacCommands+0x97e>
 800dbdc:	200004ec 	.word	0x200004ec
 800dbe0:	0801b63c 	.word	0x0801b63c
            }
            case SRV_MAC_DEVICE_TIME_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_DEVICE_TIME ) == true )
 800dbe4:	200a      	movs	r0, #10
 800dbe6:	f003 fdc1 	bl	801176c <LoRaMacConfirmQueueIsCmdActive>
 800dbea:	4603      	mov	r3, r0
 800dbec:	2b00      	cmp	r3, #0
 800dbee:	f000 8164 	beq.w	800deba <ProcessMacCommands+0x97e>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
 800dbf2:	210a      	movs	r1, #10
 800dbf4:	2000      	movs	r0, #0
 800dbf6:	f003 fd2d 	bl	8011654 <LoRaMacConfirmQueueSetStatus>
                    SysTime_t gpsEpochTime = { 0 };
 800dbfa:	f107 0318 	add.w	r3, r7, #24
 800dbfe:	2200      	movs	r2, #0
 800dc00:	601a      	str	r2, [r3, #0]
 800dc02:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTime = { 0 };
 800dc04:	f107 0310 	add.w	r3, r7, #16
 800dc08:	2200      	movs	r2, #0
 800dc0a:	601a      	str	r2, [r3, #0]
 800dc0c:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTimeCurrent = { 0 };
 800dc0e:	f107 0308 	add.w	r3, r7, #8
 800dc12:	2200      	movs	r2, #0
 800dc14:	601a      	str	r2, [r3, #0]
 800dc16:	605a      	str	r2, [r3, #4]

                    gpsEpochTime.Seconds = ( uint32_t )payload[macIndex++];
 800dc18:	78fb      	ldrb	r3, [r7, #3]
 800dc1a:	1c5a      	adds	r2, r3, #1
 800dc1c:	70fa      	strb	r2, [r7, #3]
 800dc1e:	461a      	mov	r2, r3
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	4413      	add	r3, r2
 800dc24:	781b      	ldrb	r3, [r3, #0]
 800dc26:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 8;
 800dc28:	78fb      	ldrb	r3, [r7, #3]
 800dc2a:	1c5a      	adds	r2, r3, #1
 800dc2c:	70fa      	strb	r2, [r7, #3]
 800dc2e:	461a      	mov	r2, r3
 800dc30:	687b      	ldr	r3, [r7, #4]
 800dc32:	4413      	add	r3, r2
 800dc34:	781b      	ldrb	r3, [r3, #0]
 800dc36:	021a      	lsls	r2, r3, #8
 800dc38:	69bb      	ldr	r3, [r7, #24]
 800dc3a:	4313      	orrs	r3, r2
 800dc3c:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 16;
 800dc3e:	78fb      	ldrb	r3, [r7, #3]
 800dc40:	1c5a      	adds	r2, r3, #1
 800dc42:	70fa      	strb	r2, [r7, #3]
 800dc44:	461a      	mov	r2, r3
 800dc46:	687b      	ldr	r3, [r7, #4]
 800dc48:	4413      	add	r3, r2
 800dc4a:	781b      	ldrb	r3, [r3, #0]
 800dc4c:	041a      	lsls	r2, r3, #16
 800dc4e:	69bb      	ldr	r3, [r7, #24]
 800dc50:	4313      	orrs	r3, r2
 800dc52:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 24;
 800dc54:	78fb      	ldrb	r3, [r7, #3]
 800dc56:	1c5a      	adds	r2, r3, #1
 800dc58:	70fa      	strb	r2, [r7, #3]
 800dc5a:	461a      	mov	r2, r3
 800dc5c:	687b      	ldr	r3, [r7, #4]
 800dc5e:	4413      	add	r3, r2
 800dc60:	781b      	ldrb	r3, [r3, #0]
 800dc62:	061a      	lsls	r2, r3, #24
 800dc64:	69bb      	ldr	r3, [r7, #24]
 800dc66:	4313      	orrs	r3, r2
 800dc68:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.SubSeconds = payload[macIndex++];
 800dc6a:	78fb      	ldrb	r3, [r7, #3]
 800dc6c:	1c5a      	adds	r2, r3, #1
 800dc6e:	70fa      	strb	r2, [r7, #3]
 800dc70:	461a      	mov	r2, r3
 800dc72:	687b      	ldr	r3, [r7, #4]
 800dc74:	4413      	add	r3, r2
 800dc76:	781b      	ldrb	r3, [r3, #0]
 800dc78:	b21b      	sxth	r3, r3
 800dc7a:	83bb      	strh	r3, [r7, #28]

                    // Convert the fractional second received in ms
                    // round( pow( 0.5, 8.0 ) * 1000 ) = 3.90625
                    gpsEpochTime.SubSeconds = ( int16_t )( ( ( int32_t )gpsEpochTime.SubSeconds * 1000 ) >> 8 );
 800dc7c:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800dc80:	461a      	mov	r2, r3
 800dc82:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800dc86:	fb03 f302 	mul.w	r3, r3, r2
 800dc8a:	121b      	asrs	r3, r3, #8
 800dc8c:	b21b      	sxth	r3, r3
 800dc8e:	83bb      	strh	r3, [r7, #28]

                    // Copy received GPS Epoch time into system time
                    sysTime = gpsEpochTime;
 800dc90:	f107 0310 	add.w	r3, r7, #16
 800dc94:	f107 0218 	add.w	r2, r7, #24
 800dc98:	e892 0003 	ldmia.w	r2, {r0, r1}
 800dc9c:	e883 0003 	stmia.w	r3, {r0, r1}
                    // Add Unix to Gps epcoh offset. The system time is based on Unix time.
                    sysTime.Seconds += UNIX_GPS_EPOCH_OFFSET;
 800dca0:	693a      	ldr	r2, [r7, #16]
 800dca2:	4b8c      	ldr	r3, [pc, #560]	; (800ded4 <ProcessMacCommands+0x998>)
 800dca4:	4413      	add	r3, r2
 800dca6:	613b      	str	r3, [r7, #16]

                    // Compensate time difference between Tx Done time and now
                    sysTimeCurrent = SysTimeGet( );
 800dca8:	f107 0308 	add.w	r3, r7, #8
 800dcac:	4618      	mov	r0, r3
 800dcae:	f00b fc8b 	bl	80195c8 <SysTimeGet>
                    sysTime = SysTimeAdd( sysTimeCurrent, SysTimeSub( sysTime, MacCtx.LastTxSysTime ) );
 800dcb2:	f107 006c 	add.w	r0, r7, #108	; 0x6c
 800dcb6:	4b88      	ldr	r3, [pc, #544]	; (800ded8 <ProcessMacCommands+0x99c>)
 800dcb8:	f8d3 233c 	ldr.w	r2, [r3, #828]	; 0x33c
 800dcbc:	9200      	str	r2, [sp, #0]
 800dcbe:	f8d3 3338 	ldr.w	r3, [r3, #824]	; 0x338
 800dcc2:	f107 0210 	add.w	r2, r7, #16
 800dcc6:	ca06      	ldmia	r2, {r1, r2}
 800dcc8:	f00b fc17 	bl	80194fa <SysTimeSub>
 800dccc:	f107 0010 	add.w	r0, r7, #16
 800dcd0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800dcd2:	9300      	str	r3, [sp, #0]
 800dcd4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800dcd6:	f107 0208 	add.w	r2, r7, #8
 800dcda:	ca06      	ldmia	r2, {r1, r2}
 800dcdc:	f00b fbd4 	bl	8019488 <SysTimeAdd>

                    // Apply the new system time.
                    SysTimeSet( sysTime );
 800dce0:	f107 0310 	add.w	r3, r7, #16
 800dce4:	e893 0003 	ldmia.w	r3, {r0, r1}
 800dce8:	f00b fc40 	bl	801956c <SysTimeSet>
                    LoRaMacClassBDeviceTimeAns( );
 800dcec:	f003 f864 	bl	8010db8 <LoRaMacClassBDeviceTimeAns>
                    MacCtx.McpsIndication.DeviceTimeAnsReceived = true;
 800dcf0:	4b79      	ldr	r3, [pc, #484]	; (800ded8 <ProcessMacCommands+0x99c>)
 800dcf2:	2201      	movs	r2, #1
 800dcf4:	f883 2438 	strb.w	r2, [r3, #1080]	; 0x438
                }
                break;
 800dcf8:	e0df      	b.n	800deba <ProcessMacCommands+0x97e>
            }
            case SRV_MAC_PING_SLOT_INFO_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_PING_SLOT_INFO ) == true )
 800dcfa:	200d      	movs	r0, #13
 800dcfc:	f003 fd36 	bl	801176c <LoRaMacConfirmQueueIsCmdActive>
 800dd00:	4603      	mov	r3, r0
 800dd02:	2b00      	cmp	r3, #0
 800dd04:	f000 80d9 	beq.w	800deba <ProcessMacCommands+0x97e>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
 800dd08:	210d      	movs	r1, #13
 800dd0a:	2000      	movs	r0, #0
 800dd0c:	f003 fca2 	bl	8011654 <LoRaMacConfirmQueueSetStatus>
                    // According to the specification, it is not allowed to process this answer in
                    // a ping or multicast slot
                    if( ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_PING_SLOT ) && ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT ) )
 800dd10:	4b71      	ldr	r3, [pc, #452]	; (800ded8 <ProcessMacCommands+0x99c>)
 800dd12:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 800dd16:	2b04      	cmp	r3, #4
 800dd18:	f000 80cf 	beq.w	800deba <ProcessMacCommands+0x97e>
 800dd1c:	4b6e      	ldr	r3, [pc, #440]	; (800ded8 <ProcessMacCommands+0x99c>)
 800dd1e:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 800dd22:	2b05      	cmp	r3, #5
 800dd24:	f000 80c9 	beq.w	800deba <ProcessMacCommands+0x97e>
                    {
                        LoRaMacClassBPingSlotInfoAns( );
 800dd28:	f003 f827 	bl	8010d7a <LoRaMacClassBPingSlotInfoAns>
                    }
                }
                break;
 800dd2c:	e0c5      	b.n	800deba <ProcessMacCommands+0x97e>
            }
            case SRV_MAC_PING_SLOT_CHANNEL_REQ:
            {
                uint8_t status = 0x03;
 800dd2e:	2303      	movs	r3, #3
 800dd30:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
                uint32_t frequency = 0;
 800dd34:	2300      	movs	r3, #0
 800dd36:	67bb      	str	r3, [r7, #120]	; 0x78
                uint8_t datarate;

                frequency = ( uint32_t )payload[macIndex++];
 800dd38:	78fb      	ldrb	r3, [r7, #3]
 800dd3a:	1c5a      	adds	r2, r3, #1
 800dd3c:	70fa      	strb	r2, [r7, #3]
 800dd3e:	461a      	mov	r2, r3
 800dd40:	687b      	ldr	r3, [r7, #4]
 800dd42:	4413      	add	r3, r2
 800dd44:	781b      	ldrb	r3, [r3, #0]
 800dd46:	67bb      	str	r3, [r7, #120]	; 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 8;
 800dd48:	78fb      	ldrb	r3, [r7, #3]
 800dd4a:	1c5a      	adds	r2, r3, #1
 800dd4c:	70fa      	strb	r2, [r7, #3]
 800dd4e:	461a      	mov	r2, r3
 800dd50:	687b      	ldr	r3, [r7, #4]
 800dd52:	4413      	add	r3, r2
 800dd54:	781b      	ldrb	r3, [r3, #0]
 800dd56:	021b      	lsls	r3, r3, #8
 800dd58:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800dd5a:	4313      	orrs	r3, r2
 800dd5c:	67bb      	str	r3, [r7, #120]	; 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 16;
 800dd5e:	78fb      	ldrb	r3, [r7, #3]
 800dd60:	1c5a      	adds	r2, r3, #1
 800dd62:	70fa      	strb	r2, [r7, #3]
 800dd64:	461a      	mov	r2, r3
 800dd66:	687b      	ldr	r3, [r7, #4]
 800dd68:	4413      	add	r3, r2
 800dd6a:	781b      	ldrb	r3, [r3, #0]
 800dd6c:	041b      	lsls	r3, r3, #16
 800dd6e:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800dd70:	4313      	orrs	r3, r2
 800dd72:	67bb      	str	r3, [r7, #120]	; 0x78
                frequency *= 100;
 800dd74:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800dd76:	2264      	movs	r2, #100	; 0x64
 800dd78:	fb02 f303 	mul.w	r3, r2, r3
 800dd7c:	67bb      	str	r3, [r7, #120]	; 0x78
                datarate = payload[macIndex++] & 0x0F;
 800dd7e:	78fb      	ldrb	r3, [r7, #3]
 800dd80:	1c5a      	adds	r2, r3, #1
 800dd82:	70fa      	strb	r2, [r7, #3]
 800dd84:	461a      	mov	r2, r3
 800dd86:	687b      	ldr	r3, [r7, #4]
 800dd88:	4413      	add	r3, r2
 800dd8a:	781b      	ldrb	r3, [r3, #0]
 800dd8c:	f003 030f 	and.w	r3, r3, #15
 800dd90:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77

                status = LoRaMacClassBPingSlotChannelReq( datarate, frequency );
 800dd94:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800dd98:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800dd9a:	4618      	mov	r0, r3
 800dd9c:	f002 fff3 	bl	8010d86 <LoRaMacClassBPingSlotChannelReq>
 800dda0:	4603      	mov	r3, r0
 800dda2:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
                macCmdPayload[0] = status;
 800dda6:	f897 307c 	ldrb.w	r3, [r7, #124]	; 0x7c
 800ddaa:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_FREQ_ANS, macCmdPayload, 1 );
 800ddae:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800ddb2:	2201      	movs	r2, #1
 800ddb4:	4619      	mov	r1, r3
 800ddb6:	2011      	movs	r0, #17
 800ddb8:	f003 f976 	bl	80110a8 <LoRaMacCommandsAddCmd>
                break;
 800ddbc:	e07d      	b.n	800deba <ProcessMacCommands+0x97e>
            }
            case SRV_MAC_BEACON_TIMING_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_TIMING ) == true )
 800ddbe:	200e      	movs	r0, #14
 800ddc0:	f003 fcd4 	bl	801176c <LoRaMacConfirmQueueIsCmdActive>
 800ddc4:	4603      	mov	r3, r0
 800ddc6:	2b00      	cmp	r3, #0
 800ddc8:	d077      	beq.n	800deba <ProcessMacCommands+0x97e>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_BEACON_TIMING );
 800ddca:	210e      	movs	r1, #14
 800ddcc:	2000      	movs	r0, #0
 800ddce:	f003 fc41 	bl	8011654 <LoRaMacConfirmQueueSetStatus>
                    uint16_t beaconTimingDelay = 0;
 800ddd2:	2300      	movs	r3, #0
 800ddd4:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
                    uint8_t beaconTimingChannel = 0;
 800ddd8:	2300      	movs	r3, #0
 800ddda:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d

                    beaconTimingDelay = ( uint16_t )payload[macIndex++];
 800ddde:	78fb      	ldrb	r3, [r7, #3]
 800dde0:	1c5a      	adds	r2, r3, #1
 800dde2:	70fa      	strb	r2, [r7, #3]
 800dde4:	461a      	mov	r2, r3
 800dde6:	687b      	ldr	r3, [r7, #4]
 800dde8:	4413      	add	r3, r2
 800ddea:	781b      	ldrb	r3, [r3, #0]
 800ddec:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
                    beaconTimingDelay |= ( uint16_t )payload[macIndex++] << 8;
 800ddf0:	78fb      	ldrb	r3, [r7, #3]
 800ddf2:	1c5a      	adds	r2, r3, #1
 800ddf4:	70fa      	strb	r2, [r7, #3]
 800ddf6:	461a      	mov	r2, r3
 800ddf8:	687b      	ldr	r3, [r7, #4]
 800ddfa:	4413      	add	r3, r2
 800ddfc:	781b      	ldrb	r3, [r3, #0]
 800ddfe:	021b      	lsls	r3, r3, #8
 800de00:	b21a      	sxth	r2, r3
 800de02:	f9b7 307e 	ldrsh.w	r3, [r7, #126]	; 0x7e
 800de06:	4313      	orrs	r3, r2
 800de08:	b21b      	sxth	r3, r3
 800de0a:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
                    beaconTimingChannel = payload[macIndex++];
 800de0e:	78fb      	ldrb	r3, [r7, #3]
 800de10:	1c5a      	adds	r2, r3, #1
 800de12:	70fa      	strb	r2, [r7, #3]
 800de14:	461a      	mov	r2, r3
 800de16:	687b      	ldr	r3, [r7, #4]
 800de18:	4413      	add	r3, r2
 800de1a:	781b      	ldrb	r3, [r3, #0]
 800de1c:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d

                    LoRaMacClassBBeaconTimingAns( beaconTimingDelay, beaconTimingChannel, RxDoneParams.LastRxDone );
 800de20:	4b2e      	ldr	r3, [pc, #184]	; (800dedc <ProcessMacCommands+0x9a0>)
 800de22:	681a      	ldr	r2, [r3, #0]
 800de24:	f897 107d 	ldrb.w	r1, [r7, #125]	; 0x7d
 800de28:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 800de2c:	4618      	mov	r0, r3
 800de2e:	f002 ffb6 	bl	8010d9e <LoRaMacClassBBeaconTimingAns>
                }
                break;
 800de32:	e042      	b.n	800deba <ProcessMacCommands+0x97e>
            }
            case SRV_MAC_BEACON_FREQ_REQ:
                {
                    uint32_t frequency = 0;
 800de34:	2300      	movs	r3, #0
 800de36:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

                    frequency = ( uint32_t )payload[macIndex++];
 800de3a:	78fb      	ldrb	r3, [r7, #3]
 800de3c:	1c5a      	adds	r2, r3, #1
 800de3e:	70fa      	strb	r2, [r7, #3]
 800de40:	461a      	mov	r2, r3
 800de42:	687b      	ldr	r3, [r7, #4]
 800de44:	4413      	add	r3, r2
 800de46:	781b      	ldrb	r3, [r3, #0]
 800de48:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 8;
 800de4c:	78fb      	ldrb	r3, [r7, #3]
 800de4e:	1c5a      	adds	r2, r3, #1
 800de50:	70fa      	strb	r2, [r7, #3]
 800de52:	461a      	mov	r2, r3
 800de54:	687b      	ldr	r3, [r7, #4]
 800de56:	4413      	add	r3, r2
 800de58:	781b      	ldrb	r3, [r3, #0]
 800de5a:	021b      	lsls	r3, r3, #8
 800de5c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800de60:	4313      	orrs	r3, r2
 800de62:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 16;
 800de66:	78fb      	ldrb	r3, [r7, #3]
 800de68:	1c5a      	adds	r2, r3, #1
 800de6a:	70fa      	strb	r2, [r7, #3]
 800de6c:	461a      	mov	r2, r3
 800de6e:	687b      	ldr	r3, [r7, #4]
 800de70:	4413      	add	r3, r2
 800de72:	781b      	ldrb	r3, [r3, #0]
 800de74:	041b      	lsls	r3, r3, #16
 800de76:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800de7a:	4313      	orrs	r3, r2
 800de7c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
                    frequency *= 100;
 800de80:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800de84:	2264      	movs	r2, #100	; 0x64
 800de86:	fb02 f303 	mul.w	r3, r2, r3
 800de8a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

                    if( LoRaMacClassBBeaconFreqReq( frequency ) == true )
 800de8e:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800de92:	f002 ff97 	bl	8010dc4 <LoRaMacClassBBeaconFreqReq>
 800de96:	4603      	mov	r3, r0
 800de98:	2b00      	cmp	r3, #0
 800de9a:	d003      	beq.n	800dea4 <ProcessMacCommands+0x968>
                    {
                        macCmdPayload[0] = 1;
 800de9c:	2301      	movs	r3, #1
 800de9e:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
 800dea2:	e002      	b.n	800deaa <ProcessMacCommands+0x96e>
                    }
                    else
                    {
                        macCmdPayload[0] = 0;
 800dea4:	2300      	movs	r3, #0
 800dea6:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                    }
                    LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_FREQ_ANS, macCmdPayload, 1 );
 800deaa:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800deae:	2201      	movs	r2, #1
 800deb0:	4619      	mov	r1, r3
 800deb2:	2013      	movs	r0, #19
 800deb4:	f003 f8f8 	bl	80110a8 <LoRaMacCommandsAddCmd>
                }
                break;
 800deb8:	bf00      	nop
    while( macIndex < commandsSize )
 800deba:	78fa      	ldrb	r2, [r7, #3]
 800debc:	78bb      	ldrb	r3, [r7, #2]
 800debe:	429a      	cmp	r2, r3
 800dec0:	f4ff ab57 	bcc.w	800d572 <ProcessMacCommands+0x36>
 800dec4:	e002      	b.n	800decc <ProcessMacCommands+0x990>
            return;
 800dec6:	bf00      	nop
 800dec8:	e000      	b.n	800decc <ProcessMacCommands+0x990>
            default:
                // Unknown command. ABORT MAC commands processing
                return;
 800deca:	bf00      	nop
        }
    }
}
 800decc:	378c      	adds	r7, #140	; 0x8c
 800dece:	46bd      	mov	sp, r7
 800ded0:	bd90      	pop	{r4, r7, pc}
 800ded2:	bf00      	nop
 800ded4:	12d53d80 	.word	0x12d53d80
 800ded8:	200004ec 	.word	0x200004ec
 800dedc:	200017e4 	.word	0x200017e4

0800dee0 <Send>:

static LoRaMacStatus_t Send( LoRaMacHeader_t* macHdr, uint8_t fPort, void* fBuffer, uint16_t fBufferSize, bool allowDelayedTx )
{
 800dee0:	b580      	push	{r7, lr}
 800dee2:	b08e      	sub	sp, #56	; 0x38
 800dee4:	af02      	add	r7, sp, #8
 800dee6:	60f8      	str	r0, [r7, #12]
 800dee8:	607a      	str	r2, [r7, #4]
 800deea:	461a      	mov	r2, r3
 800deec:	460b      	mov	r3, r1
 800deee:	72fb      	strb	r3, [r7, #11]
 800def0:	4613      	mov	r3, r2
 800def2:	813b      	strh	r3, [r7, #8]
    LoRaMacFrameCtrl_t fCtrl;
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 800def4:	2303      	movs	r3, #3
 800def6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    int8_t datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800defa:	4b7d      	ldr	r3, [pc, #500]	; (800e0f0 <Send+0x210>)
 800defc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800df00:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 800df04:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    int8_t txPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 800df08:	4b79      	ldr	r3, [pc, #484]	; (800e0f0 <Send+0x210>)
 800df0a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800df0e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800df12:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    uint32_t adrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 800df16:	4b76      	ldr	r3, [pc, #472]	; (800e0f0 <Send+0x210>)
 800df18:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800df1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800df20:	62bb      	str	r3, [r7, #40]	; 0x28
    CalcNextAdrParams_t adrNext;

    // Check if we are joined
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 800df22:	4b73      	ldr	r3, [pc, #460]	; (800e0f0 <Send+0x210>)
 800df24:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800df28:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 800df2c:	2b00      	cmp	r3, #0
 800df2e:	d101      	bne.n	800df34 <Send+0x54>
    {
        return LORAMAC_STATUS_NO_NETWORK_JOINED;
 800df30:	2307      	movs	r3, #7
 800df32:	e0d9      	b.n	800e0e8 <Send+0x208>
    }
    if( MacCtx.NvmCtx->MaxDCycle == 0 )
 800df34:	4b6e      	ldr	r3, [pc, #440]	; (800e0f0 <Send+0x210>)
 800df36:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800df3a:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 800df3e:	2b00      	cmp	r3, #0
 800df40:	d105      	bne.n	800df4e <Send+0x6e>
    {
        MacCtx.NvmCtx->AggregatedTimeOff = 0;
 800df42:	4b6b      	ldr	r3, [pc, #428]	; (800e0f0 <Send+0x210>)
 800df44:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800df48:	2200      	movs	r2, #0
 800df4a:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
    }

    fCtrl.Value = 0;
 800df4e:	2300      	movs	r3, #0
 800df50:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    fCtrl.Bits.FOptsLen      = 0;
 800df54:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800df58:	f36f 0303 	bfc	r3, #0, #4
 800df5c:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    fCtrl.Bits.Adr           = MacCtx.NvmCtx->AdrCtrlOn;
 800df60:	4b63      	ldr	r3, [pc, #396]	; (800e0f0 <Send+0x210>)
 800df62:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800df66:	f893 207e 	ldrb.w	r2, [r3, #126]	; 0x7e
 800df6a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800df6e:	f362 13c7 	bfi	r3, r2, #7, #1
 800df72:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c

    // Check class b
    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 800df76:	4b5e      	ldr	r3, [pc, #376]	; (800e0f0 <Send+0x210>)
 800df78:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800df7c:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800df80:	2b01      	cmp	r3, #1
 800df82:	d106      	bne.n	800df92 <Send+0xb2>
    {
        fCtrl.Bits.FPending      = 1;
 800df84:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800df88:	f043 0310 	orr.w	r3, r3, #16
 800df8c:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 800df90:	e005      	b.n	800df9e <Send+0xbe>
    }
    else
    {
        fCtrl.Bits.FPending      = 0;
 800df92:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800df96:	f36f 1304 	bfc	r3, #4, #1
 800df9a:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    }

    // Check server ack
    if( MacCtx.NvmCtx->SrvAckRequested == true )
 800df9e:	4b54      	ldr	r3, [pc, #336]	; (800e0f0 <Send+0x210>)
 800dfa0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dfa4:	f893 314b 	ldrb.w	r3, [r3, #331]	; 0x14b
 800dfa8:	2b00      	cmp	r3, #0
 800dfaa:	d005      	beq.n	800dfb8 <Send+0xd8>
    {
        fCtrl.Bits.Ack = 1;
 800dfac:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800dfb0:	f043 0320 	orr.w	r3, r3, #32
 800dfb4:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    }

    // ADR next request
    adrNext.Version = MacCtx.NvmCtx->Version;
 800dfb8:	4b4d      	ldr	r3, [pc, #308]	; (800e0f0 <Send+0x210>)
 800dfba:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dfbe:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 800dfc2:	617b      	str	r3, [r7, #20]
    adrNext.UpdateChanMask = true;
 800dfc4:	2301      	movs	r3, #1
 800dfc6:	763b      	strb	r3, [r7, #24]
    adrNext.AdrEnabled = fCtrl.Bits.Adr;
 800dfc8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800dfcc:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800dfd0:	b2db      	uxtb	r3, r3
 800dfd2:	2b00      	cmp	r3, #0
 800dfd4:	bf14      	ite	ne
 800dfd6:	2301      	movne	r3, #1
 800dfd8:	2300      	moveq	r3, #0
 800dfda:	b2db      	uxtb	r3, r3
 800dfdc:	767b      	strb	r3, [r7, #25]
    adrNext.AdrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 800dfde:	4b44      	ldr	r3, [pc, #272]	; (800e0f0 <Send+0x210>)
 800dfe0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dfe4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800dfe8:	61fb      	str	r3, [r7, #28]
    adrNext.AdrAckLimit = MacCtx.AdrAckLimit;
 800dfea:	4b41      	ldr	r3, [pc, #260]	; (800e0f0 <Send+0x210>)
 800dfec:	f8b3 33f4 	ldrh.w	r3, [r3, #1012]	; 0x3f4
 800dff0:	843b      	strh	r3, [r7, #32]
    adrNext.AdrAckDelay = MacCtx.AdrAckDelay;
 800dff2:	4b3f      	ldr	r3, [pc, #252]	; (800e0f0 <Send+0x210>)
 800dff4:	f8b3 33f6 	ldrh.w	r3, [r3, #1014]	; 0x3f6
 800dff8:	847b      	strh	r3, [r7, #34]	; 0x22
    adrNext.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800dffa:	4b3d      	ldr	r3, [pc, #244]	; (800e0f0 <Send+0x210>)
 800dffc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e000:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800e004:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    adrNext.TxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 800e008:	4b39      	ldr	r3, [pc, #228]	; (800e0f0 <Send+0x210>)
 800e00a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e00e:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 800e012:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    adrNext.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 800e016:	4b36      	ldr	r3, [pc, #216]	; (800e0f0 <Send+0x210>)
 800e018:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e01c:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800e020:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    adrNext.Region = MacCtx.NvmCtx->Region;
 800e024:	4b32      	ldr	r3, [pc, #200]	; (800e0f0 <Send+0x210>)
 800e026:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e02a:	781b      	ldrb	r3, [r3, #0]
 800e02c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &MacCtx.NvmCtx->MacParams.ChannelsDatarate,
 800e030:	4b2f      	ldr	r3, [pc, #188]	; (800e0f0 <Send+0x210>)
 800e032:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e036:	f103 0185 	add.w	r1, r3, #133	; 0x85
                                               &MacCtx.NvmCtx->MacParams.ChannelsTxPower, &adrAckCounter );
 800e03a:	4b2d      	ldr	r3, [pc, #180]	; (800e0f0 <Send+0x210>)
 800e03c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &MacCtx.NvmCtx->MacParams.ChannelsDatarate,
 800e040:	f103 0284 	add.w	r2, r3, #132	; 0x84
 800e044:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800e048:	f107 0014 	add.w	r0, r7, #20
 800e04c:	f002 fdbe 	bl	8010bcc <LoRaMacAdrCalcNext>
 800e050:	4603      	mov	r3, r0
 800e052:	461a      	mov	r2, r3
 800e054:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800e058:	f362 1386 	bfi	r3, r2, #6, #1
 800e05c:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c

    // Prepare the frame
    status = PrepareFrame( macHdr, &fCtrl, fPort, fBuffer, fBufferSize );
 800e060:	7afa      	ldrb	r2, [r7, #11]
 800e062:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 800e066:	893b      	ldrh	r3, [r7, #8]
 800e068:	9300      	str	r3, [sp, #0]
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	68f8      	ldr	r0, [r7, #12]
 800e06e:	f000 fc5d 	bl	800e92c <PrepareFrame>
 800e072:	4603      	mov	r3, r0
 800e074:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    // Validate status
    if( ( status == LORAMAC_STATUS_OK ) || ( status == LORAMAC_STATUS_SKIPPED_APP_DATA ) )
 800e078:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e07c:	2b00      	cmp	r3, #0
 800e07e:	d003      	beq.n	800e088 <Send+0x1a8>
 800e080:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e084:	2b0a      	cmp	r3, #10
 800e086:	d107      	bne.n	800e098 <Send+0x1b8>
    {
        // Schedule frame, do not allow delayed transmissions
        status = ScheduleTx( allowDelayedTx );
 800e088:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 800e08c:	4618      	mov	r0, r3
 800e08e:	f000 f997 	bl	800e3c0 <ScheduleTx>
 800e092:	4603      	mov	r3, r0
 800e094:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    // Post processing
    if( status != LORAMAC_STATUS_OK )
 800e098:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e09c:	2b00      	cmp	r3, #0
 800e09e:	d00e      	beq.n	800e0be <Send+0x1de>
    {
        // Bad case - restore
        // Store local variables
        MacCtx.NvmCtx->MacParams.ChannelsDatarate = datarate;
 800e0a0:	4b13      	ldr	r3, [pc, #76]	; (800e0f0 <Send+0x210>)
 800e0a2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e0a6:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800e0aa:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
        MacCtx.NvmCtx->MacParams.ChannelsTxPower = txPower;
 800e0ae:	4b10      	ldr	r3, [pc, #64]	; (800e0f0 <Send+0x210>)
 800e0b0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e0b4:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 800e0b8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
 800e0bc:	e012      	b.n	800e0e4 <Send+0x204>
    }
    else
    {
        // Good case
        MacCtx.NvmCtx->SrvAckRequested = false;
 800e0be:	4b0c      	ldr	r3, [pc, #48]	; (800e0f0 <Send+0x210>)
 800e0c0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e0c4:	2200      	movs	r2, #0
 800e0c6:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b
        MacCtx.NvmCtx->AdrAckCounter = adrAckCounter;
 800e0ca:	4b09      	ldr	r3, [pc, #36]	; (800e0f0 <Send+0x210>)
 800e0cc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e0d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e0d2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        // Remove all none sticky MAC commands
        if( LoRaMacCommandsRemoveNoneStickyCmds( ) != LORAMAC_COMMANDS_SUCCESS )
 800e0d6:	f003 f863 	bl	80111a0 <LoRaMacCommandsRemoveNoneStickyCmds>
 800e0da:	4603      	mov	r3, r0
 800e0dc:	2b00      	cmp	r3, #0
 800e0de:	d001      	beq.n	800e0e4 <Send+0x204>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800e0e0:	2313      	movs	r3, #19
 800e0e2:	e001      	b.n	800e0e8 <Send+0x208>
        }
    }
    return status;
 800e0e4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800e0e8:	4618      	mov	r0, r3
 800e0ea:	3730      	adds	r7, #48	; 0x30
 800e0ec:	46bd      	mov	sp, r7
 800e0ee:	bd80      	pop	{r7, pc}
 800e0f0:	200004ec 	.word	0x200004ec

0800e0f4 <SendReJoinReq>:

static LoRaMacStatus_t SendReJoinReq( JoinReqIdentifier_t joinReqType )
{
 800e0f4:	b580      	push	{r7, lr}
 800e0f6:	b084      	sub	sp, #16
 800e0f8:	af00      	add	r7, sp, #0
 800e0fa:	4603      	mov	r3, r0
 800e0fc:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e0fe:	2300      	movs	r3, #0
 800e100:	73bb      	strb	r3, [r7, #14]
    LoRaMacHeader_t macHdr;
    macHdr.Value = 0;
 800e102:	2300      	movs	r3, #0
 800e104:	733b      	strb	r3, [r7, #12]
    bool allowDelayedTx = true;
 800e106:	2301      	movs	r3, #1
 800e108:	73fb      	strb	r3, [r7, #15]

    // Setup join/rejoin message
    switch( joinReqType )
 800e10a:	79fb      	ldrb	r3, [r7, #7]
 800e10c:	2bff      	cmp	r3, #255	; 0xff
 800e10e:	d129      	bne.n	800e164 <SendReJoinReq+0x70>
    {
        case JOIN_REQ:
        {
            SwitchClass( CLASS_A );
 800e110:	2000      	movs	r0, #0
 800e112:	f7ff f8c5 	bl	800d2a0 <SwitchClass>

            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_JOIN_REQUEST;
 800e116:	4b1a      	ldr	r3, [pc, #104]	; (800e180 <SendReJoinReq+0x8c>)
 800e118:	2200      	movs	r2, #0
 800e11a:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
            MacCtx.TxMsg.Message.JoinReq.Buffer = MacCtx.PktBuffer;
 800e11e:	4b18      	ldr	r3, [pc, #96]	; (800e180 <SendReJoinReq+0x8c>)
 800e120:	4a18      	ldr	r2, [pc, #96]	; (800e184 <SendReJoinReq+0x90>)
 800e122:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
            MacCtx.TxMsg.Message.JoinReq.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 800e126:	4b16      	ldr	r3, [pc, #88]	; (800e180 <SendReJoinReq+0x8c>)
 800e128:	22ff      	movs	r2, #255	; 0xff
 800e12a:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c

            macHdr.Bits.MType = FRAME_TYPE_JOIN_REQ;
 800e12e:	7b3b      	ldrb	r3, [r7, #12]
 800e130:	f36f 1347 	bfc	r3, #5, #3
 800e134:	733b      	strb	r3, [r7, #12]
            MacCtx.TxMsg.Message.JoinReq.MHDR.Value = macHdr.Value;
 800e136:	7b3a      	ldrb	r2, [r7, #12]
 800e138:	4b11      	ldr	r3, [pc, #68]	; (800e180 <SendReJoinReq+0x8c>)
 800e13a:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d

            memcpy1( MacCtx.TxMsg.Message.JoinReq.JoinEUI, SecureElementGetJoinEui( ), LORAMAC_JOIN_EUI_FIELD_SIZE );
 800e13e:	f7fc fd99 	bl	800ac74 <SecureElementGetJoinEui>
 800e142:	4603      	mov	r3, r0
 800e144:	2208      	movs	r2, #8
 800e146:	4619      	mov	r1, r3
 800e148:	480f      	ldr	r0, [pc, #60]	; (800e188 <SendReJoinReq+0x94>)
 800e14a:	f008 fa98 	bl	801667e <memcpy1>
            memcpy1( MacCtx.TxMsg.Message.JoinReq.DevEUI, SecureElementGetDevEui( ), LORAMAC_DEV_EUI_FIELD_SIZE );
 800e14e:	f7fc fd6d 	bl	800ac2c <SecureElementGetDevEui>
 800e152:	4603      	mov	r3, r0
 800e154:	2208      	movs	r2, #8
 800e156:	4619      	mov	r1, r3
 800e158:	480c      	ldr	r0, [pc, #48]	; (800e18c <SendReJoinReq+0x98>)
 800e15a:	f008 fa90 	bl	801667e <memcpy1>

            allowDelayedTx = false;
 800e15e:	2300      	movs	r3, #0
 800e160:	73fb      	strb	r3, [r7, #15]

            break;
 800e162:	e002      	b.n	800e16a <SendReJoinReq+0x76>
        }
        default:
            status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 800e164:	2302      	movs	r3, #2
 800e166:	73bb      	strb	r3, [r7, #14]
            break;
 800e168:	bf00      	nop
    }

    // Schedule frame
    status = ScheduleTx( allowDelayedTx );
 800e16a:	7bfb      	ldrb	r3, [r7, #15]
 800e16c:	4618      	mov	r0, r3
 800e16e:	f000 f927 	bl	800e3c0 <ScheduleTx>
 800e172:	4603      	mov	r3, r0
 800e174:	73bb      	strb	r3, [r7, #14]
    return status;
 800e176:	7bbb      	ldrb	r3, [r7, #14]
}
 800e178:	4618      	mov	r0, r3
 800e17a:	3710      	adds	r7, #16
 800e17c:	46bd      	mov	sp, r7
 800e17e:	bd80      	pop	{r7, pc}
 800e180:	200004ec 	.word	0x200004ec
 800e184:	200004ee 	.word	0x200004ee
 800e188:	200005fa 	.word	0x200005fa
 800e18c:	20000602 	.word	0x20000602

0800e190 <CheckForClassBCollision>:

static LoRaMacStatus_t CheckForClassBCollision( void )
{
 800e190:	b580      	push	{r7, lr}
 800e192:	af00      	add	r7, sp, #0
    if( LoRaMacClassBIsBeaconExpected( ) == true )
 800e194:	f002 fda0 	bl	8010cd8 <LoRaMacClassBIsBeaconExpected>
 800e198:	4603      	mov	r3, r0
 800e19a:	2b00      	cmp	r3, #0
 800e19c:	d001      	beq.n	800e1a2 <CheckForClassBCollision+0x12>
    {
        return LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME;
 800e19e:	230e      	movs	r3, #14
 800e1a0:	e015      	b.n	800e1ce <CheckForClassBCollision+0x3e>
    }

    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 800e1a2:	4b0c      	ldr	r3, [pc, #48]	; (800e1d4 <CheckForClassBCollision+0x44>)
 800e1a4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e1a8:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800e1ac:	2b01      	cmp	r3, #1
 800e1ae:	d10d      	bne.n	800e1cc <CheckForClassBCollision+0x3c>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 800e1b0:	f002 fd99 	bl	8010ce6 <LoRaMacClassBIsPingExpected>
 800e1b4:	4603      	mov	r3, r0
 800e1b6:	2b00      	cmp	r3, #0
 800e1b8:	d001      	beq.n	800e1be <CheckForClassBCollision+0x2e>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 800e1ba:	230f      	movs	r3, #15
 800e1bc:	e007      	b.n	800e1ce <CheckForClassBCollision+0x3e>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 800e1be:	f002 fd99 	bl	8010cf4 <LoRaMacClassBIsMulticastExpected>
 800e1c2:	4603      	mov	r3, r0
 800e1c4:	2b00      	cmp	r3, #0
 800e1c6:	d001      	beq.n	800e1cc <CheckForClassBCollision+0x3c>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 800e1c8:	230f      	movs	r3, #15
 800e1ca:	e000      	b.n	800e1ce <CheckForClassBCollision+0x3e>
        }
    }
    return LORAMAC_STATUS_OK;
 800e1cc:	2300      	movs	r3, #0
}
 800e1ce:	4618      	mov	r0, r3
 800e1d0:	bd80      	pop	{r7, pc}
 800e1d2:	bf00      	nop
 800e1d4:	200004ec 	.word	0x200004ec

0800e1d8 <ComputeRxWindowParameters>:

static void ComputeRxWindowParameters( void )
{
 800e1d8:	b590      	push	{r4, r7, lr}
 800e1da:	b083      	sub	sp, #12
 800e1dc:	af02      	add	r7, sp, #8
    // Compute Rx1 windows parameters
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800e1de:	4b40      	ldr	r3, [pc, #256]	; (800e2e0 <ComputeRxWindowParameters+0x108>)
 800e1e0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e1e4:	781c      	ldrb	r4, [r3, #0]
                                     RegionApplyDrOffset( MacCtx.NvmCtx->Region,
 800e1e6:	4b3e      	ldr	r3, [pc, #248]	; (800e2e0 <ComputeRxWindowParameters+0x108>)
 800e1e8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e1ec:	7818      	ldrb	r0, [r3, #0]
                                                          MacCtx.NvmCtx->MacParams.DownlinkDwellTime,
 800e1ee:	4b3c      	ldr	r3, [pc, #240]	; (800e2e0 <ComputeRxWindowParameters+0x108>)
 800e1f0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
                                     RegionApplyDrOffset( MacCtx.NvmCtx->Region,
 800e1f4:	f893 10b9 	ldrb.w	r1, [r3, #185]	; 0xb9
                                                          MacCtx.NvmCtx->MacParams.ChannelsDatarate,
 800e1f8:	4b39      	ldr	r3, [pc, #228]	; (800e2e0 <ComputeRxWindowParameters+0x108>)
 800e1fa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
                                     RegionApplyDrOffset( MacCtx.NvmCtx->Region,
 800e1fe:	f993 2085 	ldrsb.w	r2, [r3, #133]	; 0x85
                                                          MacCtx.NvmCtx->MacParams.Rx1DrOffset ),
 800e202:	4b37      	ldr	r3, [pc, #220]	; (800e2e0 <ComputeRxWindowParameters+0x108>)
 800e204:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e208:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
                                     RegionApplyDrOffset( MacCtx.NvmCtx->Region,
 800e20c:	b25b      	sxtb	r3, r3
 800e20e:	f004 ff1e 	bl	801304e <RegionApplyDrOffset>
 800e212:	4603      	mov	r3, r0
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800e214:	b259      	sxtb	r1, r3
                                     MacCtx.NvmCtx->MacParams.MinRxSymbols,
 800e216:	4b32      	ldr	r3, [pc, #200]	; (800e2e0 <ComputeRxWindowParameters+0x108>)
 800e218:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800e21c:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
                                     MacCtx.NvmCtx->MacParams.SystemMaxRxError,
 800e220:	4b2f      	ldr	r3, [pc, #188]	; (800e2e0 <ComputeRxWindowParameters+0x108>)
 800e222:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800e226:	f8d3 0088 	ldr.w	r0, [r3, #136]	; 0x88
 800e22a:	4b2e      	ldr	r3, [pc, #184]	; (800e2e4 <ComputeRxWindowParameters+0x10c>)
 800e22c:	9300      	str	r3, [sp, #0]
 800e22e:	4603      	mov	r3, r0
 800e230:	4620      	mov	r0, r4
 800e232:	f004 fdb5 	bl	8012da0 <RegionComputeRxWindowParameters>
                                     &MacCtx.RxWindow1Config );
    // Compute Rx2 windows parameters
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800e236:	4b2a      	ldr	r3, [pc, #168]	; (800e2e0 <ComputeRxWindowParameters+0x108>)
 800e238:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e23c:	7818      	ldrb	r0, [r3, #0]
                                     MacCtx.NvmCtx->MacParams.Rx2Channel.Datarate,
 800e23e:	4b28      	ldr	r3, [pc, #160]	; (800e2e0 <ComputeRxWindowParameters+0x108>)
 800e240:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e244:	f893 30ac 	ldrb.w	r3, [r3, #172]	; 0xac
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800e248:	b259      	sxtb	r1, r3
                                     MacCtx.NvmCtx->MacParams.MinRxSymbols,
 800e24a:	4b25      	ldr	r3, [pc, #148]	; (800e2e0 <ComputeRxWindowParameters+0x108>)
 800e24c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800e250:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
                                     MacCtx.NvmCtx->MacParams.SystemMaxRxError,
 800e254:	4b22      	ldr	r3, [pc, #136]	; (800e2e0 <ComputeRxWindowParameters+0x108>)
 800e256:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800e25a:	f8d3 4088 	ldr.w	r4, [r3, #136]	; 0x88
 800e25e:	4b22      	ldr	r3, [pc, #136]	; (800e2e8 <ComputeRxWindowParameters+0x110>)
 800e260:	9300      	str	r3, [sp, #0]
 800e262:	4623      	mov	r3, r4
 800e264:	f004 fd9c 	bl	8012da0 <RegionComputeRxWindowParameters>
                                     &MacCtx.RxWindow2Config );

    // Default setup, in case the device joined
    MacCtx.RxWindow1Delay = MacCtx.NvmCtx->MacParams.ReceiveDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 800e268:	4b1d      	ldr	r3, [pc, #116]	; (800e2e0 <ComputeRxWindowParameters+0x108>)
 800e26a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e26e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800e272:	4a1b      	ldr	r2, [pc, #108]	; (800e2e0 <ComputeRxWindowParameters+0x108>)
 800e274:	f8d2 23c4 	ldr.w	r2, [r2, #964]	; 0x3c4
 800e278:	4413      	add	r3, r2
 800e27a:	4a19      	ldr	r2, [pc, #100]	; (800e2e0 <ComputeRxWindowParameters+0x108>)
 800e27c:	f8c2 33b0 	str.w	r3, [r2, #944]	; 0x3b0
    MacCtx.RxWindow2Delay = MacCtx.NvmCtx->MacParams.ReceiveDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 800e280:	4b17      	ldr	r3, [pc, #92]	; (800e2e0 <ComputeRxWindowParameters+0x108>)
 800e282:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e286:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800e28a:	4a15      	ldr	r2, [pc, #84]	; (800e2e0 <ComputeRxWindowParameters+0x108>)
 800e28c:	f8d2 23d8 	ldr.w	r2, [r2, #984]	; 0x3d8
 800e290:	4413      	add	r3, r2
 800e292:	4a13      	ldr	r2, [pc, #76]	; (800e2e0 <ComputeRxWindowParameters+0x108>)
 800e294:	f8c2 33b4 	str.w	r3, [r2, #948]	; 0x3b4

    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 800e298:	4b11      	ldr	r3, [pc, #68]	; (800e2e0 <ComputeRxWindowParameters+0x108>)
 800e29a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e29e:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 800e2a2:	2b00      	cmp	r3, #0
 800e2a4:	d117      	bne.n	800e2d6 <ComputeRxWindowParameters+0xfe>
    {
        MacCtx.RxWindow1Delay = MacCtx.NvmCtx->MacParams.JoinAcceptDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 800e2a6:	4b0e      	ldr	r3, [pc, #56]	; (800e2e0 <ComputeRxWindowParameters+0x108>)
 800e2a8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e2ac:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800e2b0:	4a0b      	ldr	r2, [pc, #44]	; (800e2e0 <ComputeRxWindowParameters+0x108>)
 800e2b2:	f8d2 23c4 	ldr.w	r2, [r2, #964]	; 0x3c4
 800e2b6:	4413      	add	r3, r2
 800e2b8:	4a09      	ldr	r2, [pc, #36]	; (800e2e0 <ComputeRxWindowParameters+0x108>)
 800e2ba:	f8c2 33b0 	str.w	r3, [r2, #944]	; 0x3b0
        MacCtx.RxWindow2Delay = MacCtx.NvmCtx->MacParams.JoinAcceptDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 800e2be:	4b08      	ldr	r3, [pc, #32]	; (800e2e0 <ComputeRxWindowParameters+0x108>)
 800e2c0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e2c4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800e2c8:	4a05      	ldr	r2, [pc, #20]	; (800e2e0 <ComputeRxWindowParameters+0x108>)
 800e2ca:	f8d2 23d8 	ldr.w	r2, [r2, #984]	; 0x3d8
 800e2ce:	4413      	add	r3, r2
 800e2d0:	4a03      	ldr	r2, [pc, #12]	; (800e2e0 <ComputeRxWindowParameters+0x108>)
 800e2d2:	f8c2 33b4 	str.w	r3, [r2, #948]	; 0x3b4
    }
}
 800e2d6:	bf00      	nop
 800e2d8:	3704      	adds	r7, #4
 800e2da:	46bd      	mov	sp, r7
 800e2dc:	bd90      	pop	{r4, r7, pc}
 800e2de:	bf00      	nop
 800e2e0:	200004ec 	.word	0x200004ec
 800e2e4:	200008a4 	.word	0x200008a4
 800e2e8:	200008b8 	.word	0x200008b8

0800e2ec <VerifyTxFrame>:

static LoRaMacStatus_t VerifyTxFrame( void )
{
 800e2ec:	b580      	push	{r7, lr}
 800e2ee:	b082      	sub	sp, #8
 800e2f0:	af00      	add	r7, sp, #0
    size_t macCmdsSize = 0;
 800e2f2:	2300      	movs	r3, #0
 800e2f4:	607b      	str	r3, [r7, #4]

    if( MacCtx.NvmCtx->NetworkActivation != ACTIVATION_TYPE_NONE )
 800e2f6:	4b15      	ldr	r3, [pc, #84]	; (800e34c <VerifyTxFrame+0x60>)
 800e2f8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e2fc:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 800e300:	2b00      	cmp	r3, #0
 800e302:	d01d      	beq.n	800e340 <VerifyTxFrame+0x54>
    {
        if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 800e304:	1d3b      	adds	r3, r7, #4
 800e306:	4618      	mov	r0, r3
 800e308:	f002 ff94 	bl	8011234 <LoRaMacCommandsGetSizeSerializedCmds>
 800e30c:	4603      	mov	r3, r0
 800e30e:	2b00      	cmp	r3, #0
 800e310:	d001      	beq.n	800e316 <VerifyTxFrame+0x2a>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800e312:	2313      	movs	r3, #19
 800e314:	e015      	b.n	800e342 <VerifyTxFrame+0x56>
        }

        if( ValidatePayloadLength( MacCtx.AppDataSize, MacCtx.NvmCtx->MacParams.ChannelsDatarate, macCmdsSize ) == false )
 800e316:	4b0d      	ldr	r3, [pc, #52]	; (800e34c <VerifyTxFrame+0x60>)
 800e318:	f893 0237 	ldrb.w	r0, [r3, #567]	; 0x237
 800e31c:	4b0b      	ldr	r3, [pc, #44]	; (800e34c <VerifyTxFrame+0x60>)
 800e31e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e322:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800e326:	687a      	ldr	r2, [r7, #4]
 800e328:	b2d2      	uxtb	r2, r2
 800e32a:	4619      	mov	r1, r3
 800e32c:	f7ff f8ce 	bl	800d4cc <ValidatePayloadLength>
 800e330:	4603      	mov	r3, r0
 800e332:	f083 0301 	eor.w	r3, r3, #1
 800e336:	b2db      	uxtb	r3, r3
 800e338:	2b00      	cmp	r3, #0
 800e33a:	d001      	beq.n	800e340 <VerifyTxFrame+0x54>
        {
            return LORAMAC_STATUS_LENGTH_ERROR;
 800e33c:	2308      	movs	r3, #8
 800e33e:	e000      	b.n	800e342 <VerifyTxFrame+0x56>
        }
    }
    return LORAMAC_STATUS_OK;
 800e340:	2300      	movs	r3, #0
}
 800e342:	4618      	mov	r0, r3
 800e344:	3708      	adds	r7, #8
 800e346:	46bd      	mov	sp, r7
 800e348:	bd80      	pop	{r7, pc}
 800e34a:	bf00      	nop
 800e34c:	200004ec 	.word	0x200004ec

0800e350 <SerializeTxFrame>:

static LoRaMacStatus_t SerializeTxFrame( void )
{
 800e350:	b580      	push	{r7, lr}
 800e352:	b082      	sub	sp, #8
 800e354:	af00      	add	r7, sp, #0
    LoRaMacSerializerStatus_t serializeStatus;

    switch( MacCtx.TxMsg.Type )
 800e356:	4b18      	ldr	r3, [pc, #96]	; (800e3b8 <SerializeTxFrame+0x68>)
 800e358:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 800e35c:	2b00      	cmp	r3, #0
 800e35e:	d002      	beq.n	800e366 <SerializeTxFrame+0x16>
 800e360:	2b04      	cmp	r3, #4
 800e362:	d011      	beq.n	800e388 <SerializeTxFrame+0x38>
 800e364:	e021      	b.n	800e3aa <SerializeTxFrame+0x5a>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            serializeStatus = LoRaMacSerializerJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 800e366:	4815      	ldr	r0, [pc, #84]	; (800e3bc <SerializeTxFrame+0x6c>)
 800e368:	f004 facc 	bl	8012904 <LoRaMacSerializerJoinRequest>
 800e36c:	4603      	mov	r3, r0
 800e36e:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 800e370:	79fb      	ldrb	r3, [r7, #7]
 800e372:	2b00      	cmp	r3, #0
 800e374:	d001      	beq.n	800e37a <SerializeTxFrame+0x2a>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 800e376:	2311      	movs	r3, #17
 800e378:	e01a      	b.n	800e3b0 <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 800e37a:	4b0f      	ldr	r3, [pc, #60]	; (800e3b8 <SerializeTxFrame+0x68>)
 800e37c:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 800e380:	b29a      	uxth	r2, r3
 800e382:	4b0d      	ldr	r3, [pc, #52]	; (800e3b8 <SerializeTxFrame+0x68>)
 800e384:	801a      	strh	r2, [r3, #0]
            break;
 800e386:	e012      	b.n	800e3ae <SerializeTxFrame+0x5e>
        case LORAMAC_MSG_TYPE_DATA:
            serializeStatus = LoRaMacSerializerData( &MacCtx.TxMsg.Message.Data );
 800e388:	480c      	ldr	r0, [pc, #48]	; (800e3bc <SerializeTxFrame+0x6c>)
 800e38a:	f004 fb3d 	bl	8012a08 <LoRaMacSerializerData>
 800e38e:	4603      	mov	r3, r0
 800e390:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 800e392:	79fb      	ldrb	r3, [r7, #7]
 800e394:	2b00      	cmp	r3, #0
 800e396:	d001      	beq.n	800e39c <SerializeTxFrame+0x4c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 800e398:	2311      	movs	r3, #17
 800e39a:	e009      	b.n	800e3b0 <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 800e39c:	4b06      	ldr	r3, [pc, #24]	; (800e3b8 <SerializeTxFrame+0x68>)
 800e39e:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 800e3a2:	b29a      	uxth	r2, r3
 800e3a4:	4b04      	ldr	r3, [pc, #16]	; (800e3b8 <SerializeTxFrame+0x68>)
 800e3a6:	801a      	strh	r2, [r3, #0]
            break;
 800e3a8:	e001      	b.n	800e3ae <SerializeTxFrame+0x5e>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 800e3aa:	2303      	movs	r3, #3
 800e3ac:	e000      	b.n	800e3b0 <SerializeTxFrame+0x60>
    }
    return LORAMAC_STATUS_OK;
 800e3ae:	2300      	movs	r3, #0
}
 800e3b0:	4618      	mov	r0, r3
 800e3b2:	3708      	adds	r7, #8
 800e3b4:	46bd      	mov	sp, r7
 800e3b6:	bd80      	pop	{r7, pc}
 800e3b8:	200004ec 	.word	0x200004ec
 800e3bc:	200005f4 	.word	0x200005f4

0800e3c0 <ScheduleTx>:

static LoRaMacStatus_t ScheduleTx( bool allowDelayedTx )
{
 800e3c0:	b580      	push	{r7, lr}
 800e3c2:	b090      	sub	sp, #64	; 0x40
 800e3c4:	af02      	add	r7, sp, #8
 800e3c6:	4603      	mov	r3, r0
 800e3c8:	73fb      	strb	r3, [r7, #15]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 800e3ca:	2303      	movs	r3, #3
 800e3cc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    NextChanParams_t nextChan;

    // Check class b collisions
    status = CheckForClassBCollision( );
 800e3d0:	f7ff fede 	bl	800e190 <CheckForClassBCollision>
 800e3d4:	4603      	mov	r3, r0
 800e3d6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if( status != LORAMAC_STATUS_OK )
 800e3da:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e3de:	2b00      	cmp	r3, #0
 800e3e0:	d002      	beq.n	800e3e8 <ScheduleTx+0x28>
    {
        return status;
 800e3e2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e3e6:	e0a2      	b.n	800e52e <ScheduleTx+0x16e>
    }

    // Update back-off
    CalculateBackOff( );
 800e3e8:	f000 f90a 	bl	800e600 <CalculateBackOff>

    // Serialize frame
    status = SerializeTxFrame( );
 800e3ec:	f7ff ffb0 	bl	800e350 <SerializeTxFrame>
 800e3f0:	4603      	mov	r3, r0
 800e3f2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if( status != LORAMAC_STATUS_OK )
 800e3f6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e3fa:	2b00      	cmp	r3, #0
 800e3fc:	d002      	beq.n	800e404 <ScheduleTx+0x44>
    {
        return status;
 800e3fe:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e402:	e094      	b.n	800e52e <ScheduleTx+0x16e>
    }

    nextChan.AggrTimeOff = MacCtx.NvmCtx->AggregatedTimeOff;
 800e404:	4b4c      	ldr	r3, [pc, #304]	; (800e538 <ScheduleTx+0x178>)
 800e406:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e40a:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800e40e:	617b      	str	r3, [r7, #20]
    nextChan.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800e410:	4b49      	ldr	r3, [pc, #292]	; (800e538 <ScheduleTx+0x178>)
 800e412:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e416:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800e41a:	773b      	strb	r3, [r7, #28]
    nextChan.DutyCycleEnabled = MacCtx.NvmCtx->DutyCycleOn;
 800e41c:	4b46      	ldr	r3, [pc, #280]	; (800e538 <ScheduleTx+0x178>)
 800e41e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e422:	f893 30c9 	ldrb.w	r3, [r3, #201]	; 0xc9
 800e426:	77bb      	strb	r3, [r7, #30]
    nextChan.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), MacCtx.NvmCtx->InitializationTime );
 800e428:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800e42c:	4618      	mov	r0, r3
 800e42e:	f00b f903 	bl	8019638 <SysTimeGetMcuTime>
 800e432:	4b41      	ldr	r3, [pc, #260]	; (800e538 <ScheduleTx+0x178>)
 800e434:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e438:	4638      	mov	r0, r7
 800e43a:	f8d3 215c 	ldr.w	r2, [r3, #348]	; 0x15c
 800e43e:	9200      	str	r2, [sp, #0]
 800e440:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 800e444:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 800e448:	ca06      	ldmia	r2, {r1, r2}
 800e44a:	f00b f856 	bl	80194fa <SysTimeSub>
 800e44e:	f107 0320 	add.w	r3, r7, #32
 800e452:	463a      	mov	r2, r7
 800e454:	e892 0003 	ldmia.w	r2, {r0, r1}
 800e458:	e883 0003 	stmia.w	r3, {r0, r1}
    nextChan.LastAggrTx = MacCtx.NvmCtx->LastTxDoneTime;
 800e45c:	4b36      	ldr	r3, [pc, #216]	; (800e538 <ScheduleTx+0x178>)
 800e45e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e462:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 800e466:	61bb      	str	r3, [r7, #24]
    nextChan.LastTxIsJoinRequest = false;
 800e468:	2300      	movs	r3, #0
 800e46a:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    nextChan.Joined = true;
 800e46e:	2301      	movs	r3, #1
 800e470:	777b      	strb	r3, [r7, #29]
    nextChan.PktLen = MacCtx.PktBufferLen;
 800e472:	4b31      	ldr	r3, [pc, #196]	; (800e538 <ScheduleTx+0x178>)
 800e474:	881b      	ldrh	r3, [r3, #0]
 800e476:	857b      	strh	r3, [r7, #42]	; 0x2a

    // Setup the parameters based on the join status
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 800e478:	4b2f      	ldr	r3, [pc, #188]	; (800e538 <ScheduleTx+0x178>)
 800e47a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e47e:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 800e482:	2b00      	cmp	r3, #0
 800e484:	d104      	bne.n	800e490 <ScheduleTx+0xd0>
    {
        nextChan.LastTxIsJoinRequest = true;
 800e486:	2301      	movs	r3, #1
 800e488:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
        nextChan.Joined = false;
 800e48c:	2300      	movs	r3, #0
 800e48e:	777b      	strb	r3, [r7, #29]
    }

    // Select channel
    status = RegionNextChannel( MacCtx.NvmCtx->Region, &nextChan, &MacCtx.Channel, &MacCtx.DutyCycleWaitTime, &MacCtx.NvmCtx->AggregatedTimeOff );
 800e490:	4b29      	ldr	r3, [pc, #164]	; (800e538 <ScheduleTx+0x178>)
 800e492:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e496:	7818      	ldrb	r0, [r3, #0]
 800e498:	4b27      	ldr	r3, [pc, #156]	; (800e538 <ScheduleTx+0x178>)
 800e49a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e49e:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800e4a2:	f107 0114 	add.w	r1, r7, #20
 800e4a6:	9300      	str	r3, [sp, #0]
 800e4a8:	4b24      	ldr	r3, [pc, #144]	; (800e53c <ScheduleTx+0x17c>)
 800e4aa:	4a25      	ldr	r2, [pc, #148]	; (800e540 <ScheduleTx+0x180>)
 800e4ac:	f004 fd94 	bl	8012fd8 <RegionNextChannel>
 800e4b0:	4603      	mov	r3, r0
 800e4b2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

    if( status != LORAMAC_STATUS_OK )
 800e4b6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e4ba:	2b00      	cmp	r3, #0
 800e4bc:	d022      	beq.n	800e504 <ScheduleTx+0x144>
    {
        if( ( status == LORAMAC_STATUS_DUTYCYCLE_RESTRICTED ) &&
 800e4be:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e4c2:	2b0b      	cmp	r3, #11
 800e4c4:	d11b      	bne.n	800e4fe <ScheduleTx+0x13e>
 800e4c6:	7bfb      	ldrb	r3, [r7, #15]
 800e4c8:	2b00      	cmp	r3, #0
 800e4ca:	d018      	beq.n	800e4fe <ScheduleTx+0x13e>
            ( allowDelayedTx == true ) )
        {
            // Allow delayed transmissions. We have to allow it in case
            // the MAC must retransmit a frame with the frame repetitions
            if( MacCtx.DutyCycleWaitTime != 0 )
 800e4cc:	4b1a      	ldr	r3, [pc, #104]	; (800e538 <ScheduleTx+0x178>)
 800e4ce:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 800e4d2:	2b00      	cmp	r3, #0
 800e4d4:	d011      	beq.n	800e4fa <ScheduleTx+0x13a>
            {// Send later - prepare timer
                MacCtx.MacState |= LORAMAC_TX_DELAYED;
 800e4d6:	4b18      	ldr	r3, [pc, #96]	; (800e538 <ScheduleTx+0x178>)
 800e4d8:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800e4dc:	f043 0320 	orr.w	r3, r3, #32
 800e4e0:	4a15      	ldr	r2, [pc, #84]	; (800e538 <ScheduleTx+0x178>)
 800e4e2:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
                TimerSetValue( &MacCtx.TxDelayedTimer, MacCtx.DutyCycleWaitTime );
 800e4e6:	4b14      	ldr	r3, [pc, #80]	; (800e538 <ScheduleTx+0x178>)
 800e4e8:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 800e4ec:	4619      	mov	r1, r3
 800e4ee:	4815      	ldr	r0, [pc, #84]	; (800e544 <ScheduleTx+0x184>)
 800e4f0:	f00b fdbe 	bl	801a070 <UTIL_TIMER_SetPeriod>
                TimerStart( &MacCtx.TxDelayedTimer );
 800e4f4:	4813      	ldr	r0, [pc, #76]	; (800e544 <ScheduleTx+0x184>)
 800e4f6:	f00b fcdf 	bl	8019eb8 <UTIL_TIMER_Start>
            }
            return LORAMAC_STATUS_OK;
 800e4fa:	2300      	movs	r3, #0
 800e4fc:	e017      	b.n	800e52e <ScheduleTx+0x16e>
        }
        else
        {// State where the MAC cannot send a frame
            return status;
 800e4fe:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e502:	e014      	b.n	800e52e <ScheduleTx+0x16e>
        }
    }

    // Compute window parameters, offsets, rx symbols, system errors etc.
    ComputeRxWindowParameters( );
 800e504:	f7ff fe68 	bl	800e1d8 <ComputeRxWindowParameters>

    // Verify TX frame
    status = VerifyTxFrame( );
 800e508:	f7ff fef0 	bl	800e2ec <VerifyTxFrame>
 800e50c:	4603      	mov	r3, r0
 800e50e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if( status != LORAMAC_STATUS_OK )
 800e512:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e516:	2b00      	cmp	r3, #0
 800e518:	d002      	beq.n	800e520 <ScheduleTx+0x160>
    {
        return status;
 800e51a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e51e:	e006      	b.n	800e52e <ScheduleTx+0x16e>
    }

    // Try to send now
    return SendFrameOnChannel( MacCtx.Channel );
 800e520:	4b05      	ldr	r3, [pc, #20]	; (800e538 <ScheduleTx+0x178>)
 800e522:	f893 3415 	ldrb.w	r3, [r3, #1045]	; 0x415
 800e526:	4618      	mov	r0, r3
 800e528:	f000 fb24 	bl	800eb74 <SendFrameOnChannel>
 800e52c:	4603      	mov	r3, r0
}
 800e52e:	4618      	mov	r0, r3
 800e530:	3738      	adds	r7, #56	; 0x38
 800e532:	46bd      	mov	sp, r7
 800e534:	bd80      	pop	{r7, pc}
 800e536:	bf00      	nop
 800e538:	200004ec 	.word	0x200004ec
 800e53c:	20000974 	.word	0x20000974
 800e540:	20000901 	.word	0x20000901
 800e544:	20000854 	.word	0x20000854

0800e548 <SecureFrame>:

static LoRaMacStatus_t SecureFrame( uint8_t txDr, uint8_t txCh )
{
 800e548:	b580      	push	{r7, lr}
 800e54a:	b084      	sub	sp, #16
 800e54c:	af00      	add	r7, sp, #0
 800e54e:	4603      	mov	r3, r0
 800e550:	460a      	mov	r2, r1
 800e552:	71fb      	strb	r3, [r7, #7]
 800e554:	4613      	mov	r3, r2
 800e556:	71bb      	strb	r3, [r7, #6]
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 800e558:	2313      	movs	r3, #19
 800e55a:	73fb      	strb	r3, [r7, #15]
    uint32_t fCntUp = 0;
 800e55c:	2300      	movs	r3, #0
 800e55e:	60bb      	str	r3, [r7, #8]

    switch( MacCtx.TxMsg.Type )
 800e560:	4b25      	ldr	r3, [pc, #148]	; (800e5f8 <SecureFrame+0xb0>)
 800e562:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 800e566:	2b00      	cmp	r3, #0
 800e568:	d002      	beq.n	800e570 <SecureFrame+0x28>
 800e56a:	2b04      	cmp	r3, #4
 800e56c:	d011      	beq.n	800e592 <SecureFrame+0x4a>
 800e56e:	e03b      	b.n	800e5e8 <SecureFrame+0xa0>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            macCryptoStatus = LoRaMacCryptoPrepareJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 800e570:	4822      	ldr	r0, [pc, #136]	; (800e5fc <SecureFrame+0xb4>)
 800e572:	f003 fda7 	bl	80120c4 <LoRaMacCryptoPrepareJoinRequest>
 800e576:	4603      	mov	r3, r0
 800e578:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 800e57a:	7bfb      	ldrb	r3, [r7, #15]
 800e57c:	2b00      	cmp	r3, #0
 800e57e:	d001      	beq.n	800e584 <SecureFrame+0x3c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 800e580:	2311      	movs	r3, #17
 800e582:	e034      	b.n	800e5ee <SecureFrame+0xa6>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 800e584:	4b1c      	ldr	r3, [pc, #112]	; (800e5f8 <SecureFrame+0xb0>)
 800e586:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 800e58a:	b29a      	uxth	r2, r3
 800e58c:	4b1a      	ldr	r3, [pc, #104]	; (800e5f8 <SecureFrame+0xb0>)
 800e58e:	801a      	strh	r2, [r3, #0]
            break;
 800e590:	e02c      	b.n	800e5ec <SecureFrame+0xa4>
        case LORAMAC_MSG_TYPE_DATA:

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 800e592:	f107 0308 	add.w	r3, r7, #8
 800e596:	4618      	mov	r0, r3
 800e598:	f003 fccc 	bl	8011f34 <LoRaMacCryptoGetFCntUp>
 800e59c:	4603      	mov	r3, r0
 800e59e:	2b00      	cmp	r3, #0
 800e5a0:	d001      	beq.n	800e5a6 <SecureFrame+0x5e>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 800e5a2:	2312      	movs	r3, #18
 800e5a4:	e023      	b.n	800e5ee <SecureFrame+0xa6>
            }

            if( ( MacCtx.ChannelsNbTransCounter >= 1 ) || ( MacCtx.AckTimeoutRetriesCounter > 1 ) )
 800e5a6:	4b14      	ldr	r3, [pc, #80]	; (800e5f8 <SecureFrame+0xb0>)
 800e5a8:	f893 3410 	ldrb.w	r3, [r3, #1040]	; 0x410
 800e5ac:	2b00      	cmp	r3, #0
 800e5ae:	d104      	bne.n	800e5ba <SecureFrame+0x72>
 800e5b0:	4b11      	ldr	r3, [pc, #68]	; (800e5f8 <SecureFrame+0xb0>)
 800e5b2:	f893 3412 	ldrb.w	r3, [r3, #1042]	; 0x412
 800e5b6:	2b01      	cmp	r3, #1
 800e5b8:	d902      	bls.n	800e5c0 <SecureFrame+0x78>
            {
                fCntUp -= 1;
 800e5ba:	68bb      	ldr	r3, [r7, #8]
 800e5bc:	3b01      	subs	r3, #1
 800e5be:	60bb      	str	r3, [r7, #8]
            }

            macCryptoStatus = LoRaMacCryptoSecureMessage( fCntUp, txDr, txCh, &MacCtx.TxMsg.Message.Data );
 800e5c0:	68b8      	ldr	r0, [r7, #8]
 800e5c2:	79ba      	ldrb	r2, [r7, #6]
 800e5c4:	79f9      	ldrb	r1, [r7, #7]
 800e5c6:	4b0d      	ldr	r3, [pc, #52]	; (800e5fc <SecureFrame+0xb4>)
 800e5c8:	f003 fe72 	bl	80122b0 <LoRaMacCryptoSecureMessage>
 800e5cc:	4603      	mov	r3, r0
 800e5ce:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 800e5d0:	7bfb      	ldrb	r3, [r7, #15]
 800e5d2:	2b00      	cmp	r3, #0
 800e5d4:	d001      	beq.n	800e5da <SecureFrame+0x92>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 800e5d6:	2311      	movs	r3, #17
 800e5d8:	e009      	b.n	800e5ee <SecureFrame+0xa6>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 800e5da:	4b07      	ldr	r3, [pc, #28]	; (800e5f8 <SecureFrame+0xb0>)
 800e5dc:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 800e5e0:	b29a      	uxth	r2, r3
 800e5e2:	4b05      	ldr	r3, [pc, #20]	; (800e5f8 <SecureFrame+0xb0>)
 800e5e4:	801a      	strh	r2, [r3, #0]
            break;
 800e5e6:	e001      	b.n	800e5ec <SecureFrame+0xa4>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 800e5e8:	2303      	movs	r3, #3
 800e5ea:	e000      	b.n	800e5ee <SecureFrame+0xa6>
    }
    return LORAMAC_STATUS_OK;
 800e5ec:	2300      	movs	r3, #0
}
 800e5ee:	4618      	mov	r0, r3
 800e5f0:	3710      	adds	r7, #16
 800e5f2:	46bd      	mov	sp, r7
 800e5f4:	bd80      	pop	{r7, pc}
 800e5f6:	bf00      	nop
 800e5f8:	200004ec 	.word	0x200004ec
 800e5fc:	200005f4 	.word	0x200005f4

0800e600 <CalculateBackOff>:

static void CalculateBackOff( void )
{
 800e600:	b480      	push	{r7}
 800e602:	af00      	add	r7, sp, #0
    // Make sure that the calculation of the backoff time for the aggregated time off will only be done in
    // case the value is zero. It will be set to zero in the function RegionNextChannel.
    if( MacCtx.NvmCtx->AggregatedTimeOff == 0 )
 800e604:	4b0d      	ldr	r3, [pc, #52]	; (800e63c <CalculateBackOff+0x3c>)
 800e606:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e60a:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800e60e:	2b00      	cmp	r3, #0
 800e610:	d10f      	bne.n	800e632 <CalculateBackOff+0x32>
    {
        // Update aggregated time-off. This must be an assignment and no incremental
        // update as we do only calculate the time-off based on the last transmission
        MacCtx.NvmCtx->AggregatedTimeOff = ( MacCtx.TxTimeOnAir * MacCtx.NvmCtx->AggregatedDCycle - MacCtx.TxTimeOnAir );
 800e612:	4b0a      	ldr	r3, [pc, #40]	; (800e63c <CalculateBackOff+0x3c>)
 800e614:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e618:	f8b3 314c 	ldrh.w	r3, [r3, #332]	; 0x14c
 800e61c:	1e5a      	subs	r2, r3, #1
 800e61e:	4b07      	ldr	r3, [pc, #28]	; (800e63c <CalculateBackOff+0x3c>)
 800e620:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
 800e624:	4b05      	ldr	r3, [pc, #20]	; (800e63c <CalculateBackOff+0x3c>)
 800e626:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e62a:	fb01 f202 	mul.w	r2, r1, r2
 800e62e:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
    }
}
 800e632:	bf00      	nop
 800e634:	46bd      	mov	sp, r7
 800e636:	bc80      	pop	{r7}
 800e638:	4770      	bx	lr
 800e63a:	bf00      	nop
 800e63c:	200004ec 	.word	0x200004ec

0800e640 <RemoveMacCommands>:

static void RemoveMacCommands( LoRaMacRxSlot_t rxSlot, LoRaMacFrameCtrl_t fCtrl, Mcps_t request )
{
 800e640:	b580      	push	{r7, lr}
 800e642:	b082      	sub	sp, #8
 800e644:	af00      	add	r7, sp, #0
 800e646:	4603      	mov	r3, r0
 800e648:	7139      	strb	r1, [r7, #4]
 800e64a:	71fb      	strb	r3, [r7, #7]
 800e64c:	4613      	mov	r3, r2
 800e64e:	71bb      	strb	r3, [r7, #6]
    if( rxSlot == RX_SLOT_WIN_1 || rxSlot == RX_SLOT_WIN_2  )
 800e650:	79fb      	ldrb	r3, [r7, #7]
 800e652:	2b00      	cmp	r3, #0
 800e654:	d002      	beq.n	800e65c <RemoveMacCommands+0x1c>
 800e656:	79fb      	ldrb	r3, [r7, #7]
 800e658:	2b01      	cmp	r3, #1
 800e65a:	d10d      	bne.n	800e678 <RemoveMacCommands+0x38>
    {
        // Remove all sticky MAC commands answers since we can assume
        // that they have been received by the server.
        if( request == MCPS_CONFIRMED )
 800e65c:	79bb      	ldrb	r3, [r7, #6]
 800e65e:	2b01      	cmp	r3, #1
 800e660:	d108      	bne.n	800e674 <RemoveMacCommands+0x34>
        {
            if( fCtrl.Bits.Ack == 1 )
 800e662:	793b      	ldrb	r3, [r7, #4]
 800e664:	f003 0320 	and.w	r3, r3, #32
 800e668:	b2db      	uxtb	r3, r3
 800e66a:	2b00      	cmp	r3, #0
 800e66c:	d004      	beq.n	800e678 <RemoveMacCommands+0x38>
            {  // For confirmed uplinks only if we have received an ACK.
                LoRaMacCommandsRemoveStickyAnsCmds( );
 800e66e:	f002 fdbd 	bl	80111ec <LoRaMacCommandsRemoveStickyAnsCmds>
        else
        {
            LoRaMacCommandsRemoveStickyAnsCmds( );
        }
    }
}
 800e672:	e001      	b.n	800e678 <RemoveMacCommands+0x38>
            LoRaMacCommandsRemoveStickyAnsCmds( );
 800e674:	f002 fdba 	bl	80111ec <LoRaMacCommandsRemoveStickyAnsCmds>
}
 800e678:	bf00      	nop
 800e67a:	3708      	adds	r7, #8
 800e67c:	46bd      	mov	sp, r7
 800e67e:	bd80      	pop	{r7, pc}

0800e680 <ResetMacParameters>:

static void ResetMacParameters( void )
{
 800e680:	b5b0      	push	{r4, r5, r7, lr}
 800e682:	b082      	sub	sp, #8
 800e684:	af00      	add	r7, sp, #0
    MacCtx.NvmCtx->NetworkActivation = ACTIVATION_TYPE_NONE;
 800e686:	4b6d      	ldr	r3, [pc, #436]	; (800e83c <ResetMacParameters+0x1bc>)
 800e688:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e68c:	2200      	movs	r2, #0
 800e68e:	f883 2164 	strb.w	r2, [r3, #356]	; 0x164

    // ADR counter
    MacCtx.NvmCtx->AdrAckCounter = 0;
 800e692:	4b6a      	ldr	r3, [pc, #424]	; (800e83c <ResetMacParameters+0x1bc>)
 800e694:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e698:	2200      	movs	r2, #0
 800e69a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    MacCtx.ChannelsNbTransCounter = 0;
 800e69e:	4b67      	ldr	r3, [pc, #412]	; (800e83c <ResetMacParameters+0x1bc>)
 800e6a0:	2200      	movs	r2, #0
 800e6a2:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
    MacCtx.AckTimeoutRetries = 1;
 800e6a6:	4b65      	ldr	r3, [pc, #404]	; (800e83c <ResetMacParameters+0x1bc>)
 800e6a8:	2201      	movs	r2, #1
 800e6aa:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
    MacCtx.AckTimeoutRetriesCounter = 1;
 800e6ae:	4b63      	ldr	r3, [pc, #396]	; (800e83c <ResetMacParameters+0x1bc>)
 800e6b0:	2201      	movs	r2, #1
 800e6b2:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
    MacCtx.AckTimeoutRetry = false;
 800e6b6:	4b61      	ldr	r3, [pc, #388]	; (800e83c <ResetMacParameters+0x1bc>)
 800e6b8:	2200      	movs	r2, #0
 800e6ba:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413

    MacCtx.NvmCtx->MaxDCycle = 0;
 800e6be:	4b5f      	ldr	r3, [pc, #380]	; (800e83c <ResetMacParameters+0x1bc>)
 800e6c0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e6c4:	2200      	movs	r2, #0
 800e6c6:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
    MacCtx.NvmCtx->AggregatedDCycle = 1;
 800e6ca:	4b5c      	ldr	r3, [pc, #368]	; (800e83c <ResetMacParameters+0x1bc>)
 800e6cc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e6d0:	2201      	movs	r2, #1
 800e6d2:	f8a3 214c 	strh.w	r2, [r3, #332]	; 0x14c

    MacCtx.NvmCtx->MacParams.ChannelsTxPower = MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower;
 800e6d6:	4b59      	ldr	r3, [pc, #356]	; (800e83c <ResetMacParameters+0x1bc>)
 800e6d8:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800e6dc:	4b57      	ldr	r3, [pc, #348]	; (800e83c <ResetMacParameters+0x1bc>)
 800e6de:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e6e2:	f992 2004 	ldrsb.w	r2, [r2, #4]
 800e6e6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
    MacCtx.NvmCtx->MacParams.ChannelsDatarate = MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate;
 800e6ea:	4b54      	ldr	r3, [pc, #336]	; (800e83c <ResetMacParameters+0x1bc>)
 800e6ec:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800e6f0:	4b52      	ldr	r3, [pc, #328]	; (800e83c <ResetMacParameters+0x1bc>)
 800e6f2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e6f6:	f992 2005 	ldrsb.w	r2, [r2, #5]
 800e6fa:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
    MacCtx.NvmCtx->MacParams.Rx1DrOffset = MacCtx.NvmCtx->MacParamsDefaults.Rx1DrOffset;
 800e6fe:	4b4f      	ldr	r3, [pc, #316]	; (800e83c <ResetMacParameters+0x1bc>)
 800e700:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800e704:	4b4d      	ldr	r3, [pc, #308]	; (800e83c <ResetMacParameters+0x1bc>)
 800e706:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e70a:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 800e70e:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
    MacCtx.NvmCtx->MacParams.Rx2Channel = MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel;
 800e712:	4b4a      	ldr	r3, [pc, #296]	; (800e83c <ResetMacParameters+0x1bc>)
 800e714:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800e718:	4b48      	ldr	r3, [pc, #288]	; (800e83c <ResetMacParameters+0x1bc>)
 800e71a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e71e:	33a8      	adds	r3, #168	; 0xa8
 800e720:	3228      	adds	r2, #40	; 0x28
 800e722:	e892 0003 	ldmia.w	r2, {r0, r1}
 800e726:	e883 0003 	stmia.w	r3, {r0, r1}
    MacCtx.NvmCtx->MacParams.RxCChannel = MacCtx.NvmCtx->MacParamsDefaults.RxCChannel;
 800e72a:	4b44      	ldr	r3, [pc, #272]	; (800e83c <ResetMacParameters+0x1bc>)
 800e72c:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800e730:	4b42      	ldr	r3, [pc, #264]	; (800e83c <ResetMacParameters+0x1bc>)
 800e732:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e736:	33b0      	adds	r3, #176	; 0xb0
 800e738:	3230      	adds	r2, #48	; 0x30
 800e73a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800e73e:	e883 0003 	stmia.w	r3, {r0, r1}
    MacCtx.NvmCtx->MacParams.UplinkDwellTime = MacCtx.NvmCtx->MacParamsDefaults.UplinkDwellTime;
 800e742:	4b3e      	ldr	r3, [pc, #248]	; (800e83c <ResetMacParameters+0x1bc>)
 800e744:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800e748:	4b3c      	ldr	r3, [pc, #240]	; (800e83c <ResetMacParameters+0x1bc>)
 800e74a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e74e:	f892 2038 	ldrb.w	r2, [r2, #56]	; 0x38
 800e752:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
    MacCtx.NvmCtx->MacParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParamsDefaults.DownlinkDwellTime;
 800e756:	4b39      	ldr	r3, [pc, #228]	; (800e83c <ResetMacParameters+0x1bc>)
 800e758:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800e75c:	4b37      	ldr	r3, [pc, #220]	; (800e83c <ResetMacParameters+0x1bc>)
 800e75e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e762:	f892 2039 	ldrb.w	r2, [r2, #57]	; 0x39
 800e766:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
    MacCtx.NvmCtx->MacParams.MaxEirp = MacCtx.NvmCtx->MacParamsDefaults.MaxEirp;
 800e76a:	4b34      	ldr	r3, [pc, #208]	; (800e83c <ResetMacParameters+0x1bc>)
 800e76c:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800e770:	4b32      	ldr	r3, [pc, #200]	; (800e83c <ResetMacParameters+0x1bc>)
 800e772:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e776:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800e778:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
    MacCtx.NvmCtx->MacParams.AntennaGain = MacCtx.NvmCtx->MacParamsDefaults.AntennaGain;
 800e77c:	4b2f      	ldr	r3, [pc, #188]	; (800e83c <ResetMacParameters+0x1bc>)
 800e77e:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800e782:	4b2e      	ldr	r3, [pc, #184]	; (800e83c <ResetMacParameters+0x1bc>)
 800e784:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e788:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800e78a:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

    MacCtx.NodeAckRequested = false;
 800e78e:	4b2b      	ldr	r3, [pc, #172]	; (800e83c <ResetMacParameters+0x1bc>)
 800e790:	2200      	movs	r2, #0
 800e792:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
    MacCtx.NvmCtx->SrvAckRequested = false;
 800e796:	4b29      	ldr	r3, [pc, #164]	; (800e83c <ResetMacParameters+0x1bc>)
 800e798:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e79c:	2200      	movs	r2, #0
 800e79e:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b

    // Reset to application defaults
    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_RESET_TO_DEFAULT_CHANNELS;
 800e7a2:	2301      	movs	r3, #1
 800e7a4:	713b      	strb	r3, [r7, #4]
    params.NvmCtx = NULL;
 800e7a6:	2300      	movs	r3, #0
 800e7a8:	603b      	str	r3, [r7, #0]
    RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 800e7aa:	4b24      	ldr	r3, [pc, #144]	; (800e83c <ResetMacParameters+0x1bc>)
 800e7ac:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e7b0:	781b      	ldrb	r3, [r3, #0]
 800e7b2:	463a      	mov	r2, r7
 800e7b4:	4611      	mov	r1, r2
 800e7b6:	4618      	mov	r0, r3
 800e7b8:	f004 fa6b 	bl	8012c92 <RegionInitDefaults>

    // Initialize channel index.
    MacCtx.Channel = 0;
 800e7bc:	4b1f      	ldr	r3, [pc, #124]	; (800e83c <ResetMacParameters+0x1bc>)
 800e7be:	2200      	movs	r2, #0
 800e7c0:	f883 2415 	strb.w	r2, [r3, #1045]	; 0x415

    // Initialize Rx2 config parameters.
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 800e7c4:	4b1d      	ldr	r3, [pc, #116]	; (800e83c <ResetMacParameters+0x1bc>)
 800e7c6:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 800e7ca:	4b1c      	ldr	r3, [pc, #112]	; (800e83c <ResetMacParameters+0x1bc>)
 800e7cc:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc
    MacCtx.RxWindow2Config.Frequency = MacCtx.NvmCtx->MacParams.Rx2Channel.Frequency;
 800e7d0:	4b1a      	ldr	r3, [pc, #104]	; (800e83c <ResetMacParameters+0x1bc>)
 800e7d2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e7d6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800e7da:	4a18      	ldr	r2, [pc, #96]	; (800e83c <ResetMacParameters+0x1bc>)
 800e7dc:	f8c2 33d0 	str.w	r3, [r2, #976]	; 0x3d0
    MacCtx.RxWindow2Config.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 800e7e0:	4b16      	ldr	r3, [pc, #88]	; (800e83c <ResetMacParameters+0x1bc>)
 800e7e2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e7e6:	f893 20b9 	ldrb.w	r2, [r3, #185]	; 0xb9
 800e7ea:	4b14      	ldr	r3, [pc, #80]	; (800e83c <ResetMacParameters+0x1bc>)
 800e7ec:	f883 23dc 	strb.w	r2, [r3, #988]	; 0x3dc
    MacCtx.RxWindow2Config.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 800e7f0:	4b12      	ldr	r3, [pc, #72]	; (800e83c <ResetMacParameters+0x1bc>)
 800e7f2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e7f6:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 800e7fa:	4b10      	ldr	r3, [pc, #64]	; (800e83c <ResetMacParameters+0x1bc>)
 800e7fc:	f883 23dd 	strb.w	r2, [r3, #989]	; 0x3dd
    MacCtx.RxWindow2Config.RxContinuous = false;
 800e800:	4b0e      	ldr	r3, [pc, #56]	; (800e83c <ResetMacParameters+0x1bc>)
 800e802:	2200      	movs	r2, #0
 800e804:	f883 23de 	strb.w	r2, [r3, #990]	; 0x3de
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 800e808:	4b0c      	ldr	r3, [pc, #48]	; (800e83c <ResetMacParameters+0x1bc>)
 800e80a:	2201      	movs	r2, #1
 800e80c:	f883 23df 	strb.w	r2, [r3, #991]	; 0x3df

    // Initialize RxC config parameters.
    MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 800e810:	4a0a      	ldr	r2, [pc, #40]	; (800e83c <ResetMacParameters+0x1bc>)
 800e812:	4b0a      	ldr	r3, [pc, #40]	; (800e83c <ResetMacParameters+0x1bc>)
 800e814:	f502 7478 	add.w	r4, r2, #992	; 0x3e0
 800e818:	f503 7573 	add.w	r5, r3, #972	; 0x3cc
 800e81c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800e81e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800e820:	682b      	ldr	r3, [r5, #0]
 800e822:	6023      	str	r3, [r4, #0]
    MacCtx.RxWindowCConfig.RxContinuous = true;
 800e824:	4b05      	ldr	r3, [pc, #20]	; (800e83c <ResetMacParameters+0x1bc>)
 800e826:	2201      	movs	r2, #1
 800e828:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 800e82c:	4b03      	ldr	r3, [pc, #12]	; (800e83c <ResetMacParameters+0x1bc>)
 800e82e:	2202      	movs	r2, #2
 800e830:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3

}
 800e834:	bf00      	nop
 800e836:	3708      	adds	r7, #8
 800e838:	46bd      	mov	sp, r7
 800e83a:	bdb0      	pop	{r4, r5, r7, pc}
 800e83c:	200004ec 	.word	0x200004ec

0800e840 <RxWindowSetup>:
 *
 * \param [IN] rxTimer  Window timer to be topped.
 * \param [IN] rxConfig Window parameters to be setup
 */
static void RxWindowSetup( TimerEvent_t* rxTimer, RxConfigParams_t* rxConfig )
{
 800e840:	b580      	push	{r7, lr}
 800e842:	b082      	sub	sp, #8
 800e844:	af00      	add	r7, sp, #0
 800e846:	6078      	str	r0, [r7, #4]
 800e848:	6039      	str	r1, [r7, #0]
    TimerStop( rxTimer );
 800e84a:	6878      	ldr	r0, [r7, #4]
 800e84c:	f00b fba0 	bl	8019f90 <UTIL_TIMER_Stop>

    // Ensure the radio is Idle
    Radio.Standby( );
 800e850:	4b10      	ldr	r3, [pc, #64]	; (800e894 <RxWindowSetup+0x54>)
 800e852:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e854:	4798      	blx	r3

    if( RegionRxConfig( MacCtx.NvmCtx->Region, rxConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 800e856:	4b10      	ldr	r3, [pc, #64]	; (800e898 <RxWindowSetup+0x58>)
 800e858:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e85c:	781b      	ldrb	r3, [r3, #0]
 800e85e:	4a0f      	ldr	r2, [pc, #60]	; (800e89c <RxWindowSetup+0x5c>)
 800e860:	6839      	ldr	r1, [r7, #0]
 800e862:	4618      	mov	r0, r3
 800e864:	f004 fac0 	bl	8012de8 <RegionRxConfig>
 800e868:	4603      	mov	r3, r0
 800e86a:	2b00      	cmp	r3, #0
 800e86c:	d00d      	beq.n	800e88a <RxWindowSetup+0x4a>
    {
        Radio.Rx( MacCtx.NvmCtx->MacParams.MaxRxWindow );
 800e86e:	4b09      	ldr	r3, [pc, #36]	; (800e894 <RxWindowSetup+0x54>)
 800e870:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e872:	4a09      	ldr	r2, [pc, #36]	; (800e898 <RxWindowSetup+0x58>)
 800e874:	f8d2 2484 	ldr.w	r2, [r2, #1156]	; 0x484
 800e878:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 800e87c:	4610      	mov	r0, r2
 800e87e:	4798      	blx	r3
        MacCtx.RxSlot = rxConfig->RxSlot;
 800e880:	683b      	ldr	r3, [r7, #0]
 800e882:	7cda      	ldrb	r2, [r3, #19]
 800e884:	4b04      	ldr	r3, [pc, #16]	; (800e898 <RxWindowSetup+0x58>)
 800e886:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
    }
}
 800e88a:	bf00      	nop
 800e88c:	3708      	adds	r7, #8
 800e88e:	46bd      	mov	sp, r7
 800e890:	bd80      	pop	{r7, pc}
 800e892:	bf00      	nop
 800e894:	0801b708 	.word	0x0801b708
 800e898:	200004ec 	.word	0x200004ec
 800e89c:	2000090c 	.word	0x2000090c

0800e8a0 <OpenContinuousRxCWindow>:

static void OpenContinuousRxCWindow( void )
{
 800e8a0:	b590      	push	{r4, r7, lr}
 800e8a2:	b083      	sub	sp, #12
 800e8a4:	af02      	add	r7, sp, #8
    // Compute RxC windows parameters
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800e8a6:	4b1d      	ldr	r3, [pc, #116]	; (800e91c <OpenContinuousRxCWindow+0x7c>)
 800e8a8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e8ac:	7818      	ldrb	r0, [r3, #0]
                                     MacCtx.NvmCtx->MacParams.RxCChannel.Datarate,
 800e8ae:	4b1b      	ldr	r3, [pc, #108]	; (800e91c <OpenContinuousRxCWindow+0x7c>)
 800e8b0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e8b4:	f893 30b4 	ldrb.w	r3, [r3, #180]	; 0xb4
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800e8b8:	b259      	sxtb	r1, r3
                                     MacCtx.NvmCtx->MacParams.MinRxSymbols,
 800e8ba:	4b18      	ldr	r3, [pc, #96]	; (800e91c <OpenContinuousRxCWindow+0x7c>)
 800e8bc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800e8c0:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
                                     MacCtx.NvmCtx->MacParams.SystemMaxRxError,
 800e8c4:	4b15      	ldr	r3, [pc, #84]	; (800e91c <OpenContinuousRxCWindow+0x7c>)
 800e8c6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800e8ca:	f8d3 4088 	ldr.w	r4, [r3, #136]	; 0x88
 800e8ce:	4b14      	ldr	r3, [pc, #80]	; (800e920 <OpenContinuousRxCWindow+0x80>)
 800e8d0:	9300      	str	r3, [sp, #0]
 800e8d2:	4623      	mov	r3, r4
 800e8d4:	f004 fa64 	bl	8012da0 <RegionComputeRxWindowParameters>
                                     &MacCtx.RxWindowCConfig );

    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 800e8d8:	4b10      	ldr	r3, [pc, #64]	; (800e91c <OpenContinuousRxCWindow+0x7c>)
 800e8da:	2202      	movs	r2, #2
 800e8dc:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3
    // Setup continuous listening
    MacCtx.RxWindowCConfig.RxContinuous = true;
 800e8e0:	4b0e      	ldr	r3, [pc, #56]	; (800e91c <OpenContinuousRxCWindow+0x7c>)
 800e8e2:	2201      	movs	r2, #1
 800e8e4:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2

    // At this point the Radio should be idle.
    // Thus, there is no need to set the radio in standby mode.
    if( RegionRxConfig( MacCtx.NvmCtx->Region, &MacCtx.RxWindowCConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 800e8e8:	4b0c      	ldr	r3, [pc, #48]	; (800e91c <OpenContinuousRxCWindow+0x7c>)
 800e8ea:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e8ee:	781b      	ldrb	r3, [r3, #0]
 800e8f0:	4a0c      	ldr	r2, [pc, #48]	; (800e924 <OpenContinuousRxCWindow+0x84>)
 800e8f2:	490b      	ldr	r1, [pc, #44]	; (800e920 <OpenContinuousRxCWindow+0x80>)
 800e8f4:	4618      	mov	r0, r3
 800e8f6:	f004 fa77 	bl	8012de8 <RegionRxConfig>
 800e8fa:	4603      	mov	r3, r0
 800e8fc:	2b00      	cmp	r3, #0
 800e8fe:	d009      	beq.n	800e914 <OpenContinuousRxCWindow+0x74>
    {
        Radio.Rx( 0 ); // Continuous mode
 800e900:	4b09      	ldr	r3, [pc, #36]	; (800e928 <OpenContinuousRxCWindow+0x88>)
 800e902:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e904:	2000      	movs	r0, #0
 800e906:	4798      	blx	r3
        MacCtx.RxSlot = MacCtx.RxWindowCConfig.RxSlot;
 800e908:	4b04      	ldr	r3, [pc, #16]	; (800e91c <OpenContinuousRxCWindow+0x7c>)
 800e90a:	f893 23f3 	ldrb.w	r2, [r3, #1011]	; 0x3f3
 800e90e:	4b03      	ldr	r3, [pc, #12]	; (800e91c <OpenContinuousRxCWindow+0x7c>)
 800e910:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
    }
}
 800e914:	bf00      	nop
 800e916:	3704      	adds	r7, #4
 800e918:	46bd      	mov	sp, r7
 800e91a:	bd90      	pop	{r4, r7, pc}
 800e91c:	200004ec 	.word	0x200004ec
 800e920:	200008cc 	.word	0x200008cc
 800e924:	2000090c 	.word	0x2000090c
 800e928:	0801b708 	.word	0x0801b708

0800e92c <PrepareFrame>:

static LoRaMacStatus_t PrepareFrame( LoRaMacHeader_t* macHdr, LoRaMacFrameCtrl_t* fCtrl, uint8_t fPort, void* fBuffer, uint16_t fBufferSize )
{
 800e92c:	b580      	push	{r7, lr}
 800e92e:	b088      	sub	sp, #32
 800e930:	af00      	add	r7, sp, #0
 800e932:	60f8      	str	r0, [r7, #12]
 800e934:	60b9      	str	r1, [r7, #8]
 800e936:	603b      	str	r3, [r7, #0]
 800e938:	4613      	mov	r3, r2
 800e93a:	71fb      	strb	r3, [r7, #7]
    MacCtx.PktBufferLen = 0;
 800e93c:	4b88      	ldr	r3, [pc, #544]	; (800eb60 <PrepareFrame+0x234>)
 800e93e:	2200      	movs	r2, #0
 800e940:	801a      	strh	r2, [r3, #0]
    MacCtx.NodeAckRequested = false;
 800e942:	4b87      	ldr	r3, [pc, #540]	; (800eb60 <PrepareFrame+0x234>)
 800e944:	2200      	movs	r2, #0
 800e946:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
    uint32_t fCntUp = 0;
 800e94a:	2300      	movs	r3, #0
 800e94c:	61bb      	str	r3, [r7, #24]
    size_t macCmdsSize = 0;
 800e94e:	2300      	movs	r3, #0
 800e950:	617b      	str	r3, [r7, #20]
    uint8_t availableSize = 0;
 800e952:	2300      	movs	r3, #0
 800e954:	77fb      	strb	r3, [r7, #31]

    if( fBuffer == NULL )
 800e956:	683b      	ldr	r3, [r7, #0]
 800e958:	2b00      	cmp	r3, #0
 800e95a:	d101      	bne.n	800e960 <PrepareFrame+0x34>
    {
        fBufferSize = 0;
 800e95c:	2300      	movs	r3, #0
 800e95e:	853b      	strh	r3, [r7, #40]	; 0x28
    }

    memcpy1( MacCtx.AppData, ( uint8_t* ) fBuffer, fBufferSize );
 800e960:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800e962:	461a      	mov	r2, r3
 800e964:	6839      	ldr	r1, [r7, #0]
 800e966:	487f      	ldr	r0, [pc, #508]	; (800eb64 <PrepareFrame+0x238>)
 800e968:	f007 fe89 	bl	801667e <memcpy1>
    MacCtx.AppDataSize = fBufferSize;
 800e96c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800e96e:	b2da      	uxtb	r2, r3
 800e970:	4b7b      	ldr	r3, [pc, #492]	; (800eb60 <PrepareFrame+0x234>)
 800e972:	f883 2237 	strb.w	r2, [r3, #567]	; 0x237
    MacCtx.PktBuffer[0] = macHdr->Value;
 800e976:	68fb      	ldr	r3, [r7, #12]
 800e978:	781a      	ldrb	r2, [r3, #0]
 800e97a:	4b79      	ldr	r3, [pc, #484]	; (800eb60 <PrepareFrame+0x234>)
 800e97c:	709a      	strb	r2, [r3, #2]

    switch( macHdr->Bits.MType )
 800e97e:	68fb      	ldr	r3, [r7, #12]
 800e980:	781b      	ldrb	r3, [r3, #0]
 800e982:	f3c3 1342 	ubfx	r3, r3, #5, #3
 800e986:	b2db      	uxtb	r3, r3
 800e988:	2b04      	cmp	r3, #4
 800e98a:	d005      	beq.n	800e998 <PrepareFrame+0x6c>
 800e98c:	2b07      	cmp	r3, #7
 800e98e:	f000 80c3 	beq.w	800eb18 <PrepareFrame+0x1ec>
 800e992:	2b02      	cmp	r3, #2
 800e994:	d004      	beq.n	800e9a0 <PrepareFrame+0x74>
 800e996:	e0d9      	b.n	800eb4c <PrepareFrame+0x220>
    {
        case FRAME_TYPE_DATA_CONFIRMED_UP:
            MacCtx.NodeAckRequested = true;
 800e998:	4b71      	ldr	r3, [pc, #452]	; (800eb60 <PrepareFrame+0x234>)
 800e99a:	2201      	movs	r2, #1
 800e99c:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_UP:
            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_DATA;
 800e9a0:	4b6f      	ldr	r3, [pc, #444]	; (800eb60 <PrepareFrame+0x234>)
 800e9a2:	2204      	movs	r2, #4
 800e9a4:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
            MacCtx.TxMsg.Message.Data.Buffer = MacCtx.PktBuffer;
 800e9a8:	4b6d      	ldr	r3, [pc, #436]	; (800eb60 <PrepareFrame+0x234>)
 800e9aa:	4a6f      	ldr	r2, [pc, #444]	; (800eb68 <PrepareFrame+0x23c>)
 800e9ac:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
            MacCtx.TxMsg.Message.Data.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 800e9b0:	4b6b      	ldr	r3, [pc, #428]	; (800eb60 <PrepareFrame+0x234>)
 800e9b2:	22ff      	movs	r2, #255	; 0xff
 800e9b4:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
            MacCtx.TxMsg.Message.Data.MHDR.Value = macHdr->Value;
 800e9b8:	68fb      	ldr	r3, [r7, #12]
 800e9ba:	781a      	ldrb	r2, [r3, #0]
 800e9bc:	4b68      	ldr	r3, [pc, #416]	; (800eb60 <PrepareFrame+0x234>)
 800e9be:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d
            MacCtx.TxMsg.Message.Data.FPort = fPort;
 800e9c2:	4a67      	ldr	r2, [pc, #412]	; (800eb60 <PrepareFrame+0x234>)
 800e9c4:	79fb      	ldrb	r3, [r7, #7]
 800e9c6:	f882 3128 	strb.w	r3, [r2, #296]	; 0x128
            MacCtx.TxMsg.Message.Data.FHDR.DevAddr = MacCtx.NvmCtx->DevAddr;
 800e9ca:	4b65      	ldr	r3, [pc, #404]	; (800eb60 <PrepareFrame+0x234>)
 800e9cc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e9d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e9d2:	4a63      	ldr	r2, [pc, #396]	; (800eb60 <PrepareFrame+0x234>)
 800e9d4:	f8c2 3110 	str.w	r3, [r2, #272]	; 0x110
            MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 800e9d8:	68bb      	ldr	r3, [r7, #8]
 800e9da:	781a      	ldrb	r2, [r3, #0]
 800e9dc:	4b60      	ldr	r3, [pc, #384]	; (800eb60 <PrepareFrame+0x234>)
 800e9de:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
            MacCtx.TxMsg.Message.Data.FRMPayloadSize = MacCtx.AppDataSize;
 800e9e2:	4b5f      	ldr	r3, [pc, #380]	; (800eb60 <PrepareFrame+0x234>)
 800e9e4:	f893 2237 	ldrb.w	r2, [r3, #567]	; 0x237
 800e9e8:	4b5d      	ldr	r3, [pc, #372]	; (800eb60 <PrepareFrame+0x234>)
 800e9ea:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
            MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.AppData;
 800e9ee:	4b5c      	ldr	r3, [pc, #368]	; (800eb60 <PrepareFrame+0x234>)
 800e9f0:	4a5c      	ldr	r2, [pc, #368]	; (800eb64 <PrepareFrame+0x238>)
 800e9f2:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 800e9f6:	f107 0318 	add.w	r3, r7, #24
 800e9fa:	4618      	mov	r0, r3
 800e9fc:	f003 fa9a 	bl	8011f34 <LoRaMacCryptoGetFCntUp>
 800ea00:	4603      	mov	r3, r0
 800ea02:	2b00      	cmp	r3, #0
 800ea04:	d001      	beq.n	800ea0a <PrepareFrame+0xde>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 800ea06:	2312      	movs	r3, #18
 800ea08:	e0a6      	b.n	800eb58 <PrepareFrame+0x22c>
            }
            MacCtx.TxMsg.Message.Data.FHDR.FCnt = ( uint16_t )fCntUp;
 800ea0a:	69bb      	ldr	r3, [r7, #24]
 800ea0c:	b29a      	uxth	r2, r3
 800ea0e:	4b54      	ldr	r3, [pc, #336]	; (800eb60 <PrepareFrame+0x234>)
 800ea10:	f8a3 2116 	strh.w	r2, [r3, #278]	; 0x116

            // Reset confirm parameters
            MacCtx.McpsConfirm.NbRetries = 0;
 800ea14:	4b52      	ldr	r3, [pc, #328]	; (800eb60 <PrepareFrame+0x234>)
 800ea16:	2200      	movs	r2, #0
 800ea18:	f883 2441 	strb.w	r2, [r3, #1089]	; 0x441
            MacCtx.McpsConfirm.AckReceived = false;
 800ea1c:	4b50      	ldr	r3, [pc, #320]	; (800eb60 <PrepareFrame+0x234>)
 800ea1e:	2200      	movs	r2, #0
 800ea20:	f883 2440 	strb.w	r2, [r3, #1088]	; 0x440
            MacCtx.McpsConfirm.UpLinkCounter = fCntUp;
 800ea24:	69bb      	ldr	r3, [r7, #24]
 800ea26:	4a4e      	ldr	r2, [pc, #312]	; (800eb60 <PrepareFrame+0x234>)
 800ea28:	f8c2 3448 	str.w	r3, [r2, #1096]	; 0x448

            // Handle the MAC commands if there are any available
            if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 800ea2c:	f107 0314 	add.w	r3, r7, #20
 800ea30:	4618      	mov	r0, r3
 800ea32:	f002 fbff 	bl	8011234 <LoRaMacCommandsGetSizeSerializedCmds>
 800ea36:	4603      	mov	r3, r0
 800ea38:	2b00      	cmp	r3, #0
 800ea3a:	d001      	beq.n	800ea40 <PrepareFrame+0x114>
            {
                return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800ea3c:	2313      	movs	r3, #19
 800ea3e:	e08b      	b.n	800eb58 <PrepareFrame+0x22c>
            }

            if( macCmdsSize > 0 )
 800ea40:	697b      	ldr	r3, [r7, #20]
 800ea42:	2b00      	cmp	r3, #0
 800ea44:	f000 8084 	beq.w	800eb50 <PrepareFrame+0x224>
            {
                availableSize = GetMaxAppPayloadWithoutFOptsLength( MacCtx.NvmCtx->MacParams.ChannelsDatarate );
 800ea48:	4b45      	ldr	r3, [pc, #276]	; (800eb60 <PrepareFrame+0x234>)
 800ea4a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ea4e:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800ea52:	4618      	mov	r0, r3
 800ea54:	f7fe fd0e 	bl	800d474 <GetMaxAppPayloadWithoutFOptsLength>
 800ea58:	4603      	mov	r3, r0
 800ea5a:	77fb      	strb	r3, [r7, #31]

                // There is application payload available and the MAC commands fit into FOpts field.
                if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize <= LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 800ea5c:	4b40      	ldr	r3, [pc, #256]	; (800eb60 <PrepareFrame+0x234>)
 800ea5e:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 800ea62:	2b00      	cmp	r3, #0
 800ea64:	d01d      	beq.n	800eaa2 <PrepareFrame+0x176>
 800ea66:	697b      	ldr	r3, [r7, #20]
 800ea68:	2b0f      	cmp	r3, #15
 800ea6a:	d81a      	bhi.n	800eaa2 <PrepareFrame+0x176>
                {
                    if( LoRaMacCommandsSerializeCmds( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH, &macCmdsSize, MacCtx.TxMsg.Message.Data.FHDR.FOpts ) != LORAMAC_COMMANDS_SUCCESS )
 800ea6c:	f107 0314 	add.w	r3, r7, #20
 800ea70:	4a3e      	ldr	r2, [pc, #248]	; (800eb6c <PrepareFrame+0x240>)
 800ea72:	4619      	mov	r1, r3
 800ea74:	200f      	movs	r0, #15
 800ea76:	f002 fbf3 	bl	8011260 <LoRaMacCommandsSerializeCmds>
 800ea7a:	4603      	mov	r3, r0
 800ea7c:	2b00      	cmp	r3, #0
 800ea7e:	d001      	beq.n	800ea84 <PrepareFrame+0x158>
                    {
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800ea80:	2313      	movs	r3, #19
 800ea82:	e069      	b.n	800eb58 <PrepareFrame+0x22c>
                    }
                    fCtrl->Bits.FOptsLen = macCmdsSize;
 800ea84:	697b      	ldr	r3, [r7, #20]
 800ea86:	f003 030f 	and.w	r3, r3, #15
 800ea8a:	b2d9      	uxtb	r1, r3
 800ea8c:	68ba      	ldr	r2, [r7, #8]
 800ea8e:	7813      	ldrb	r3, [r2, #0]
 800ea90:	f361 0303 	bfi	r3, r1, #0, #4
 800ea94:	7013      	strb	r3, [r2, #0]
                    // Update FCtrl field with new value of FOptionsLength
                    MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 800ea96:	68bb      	ldr	r3, [r7, #8]
 800ea98:	781a      	ldrb	r2, [r3, #0]
 800ea9a:	4b31      	ldr	r3, [pc, #196]	; (800eb60 <PrepareFrame+0x234>)
 800ea9c:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.NvmCtx->MacCommandsBuffer;
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
                }
            }

            break;
 800eaa0:	e056      	b.n	800eb50 <PrepareFrame+0x224>
                else if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize > LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 800eaa2:	4b2f      	ldr	r3, [pc, #188]	; (800eb60 <PrepareFrame+0x234>)
 800eaa4:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 800eaa8:	2b00      	cmp	r3, #0
 800eaaa:	d014      	beq.n	800ead6 <PrepareFrame+0x1aa>
 800eaac:	697b      	ldr	r3, [r7, #20]
 800eaae:	2b0f      	cmp	r3, #15
 800eab0:	d911      	bls.n	800ead6 <PrepareFrame+0x1aa>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.NvmCtx->MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 800eab2:	7ff8      	ldrb	r0, [r7, #31]
 800eab4:	4b2a      	ldr	r3, [pc, #168]	; (800eb60 <PrepareFrame+0x234>)
 800eab6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800eaba:	f103 02cb 	add.w	r2, r3, #203	; 0xcb
 800eabe:	f107 0314 	add.w	r3, r7, #20
 800eac2:	4619      	mov	r1, r3
 800eac4:	f002 fbcc 	bl	8011260 <LoRaMacCommandsSerializeCmds>
 800eac8:	4603      	mov	r3, r0
 800eaca:	2b00      	cmp	r3, #0
 800eacc:	d001      	beq.n	800ead2 <PrepareFrame+0x1a6>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800eace:	2313      	movs	r3, #19
 800ead0:	e042      	b.n	800eb58 <PrepareFrame+0x22c>
                    return LORAMAC_STATUS_SKIPPED_APP_DATA;
 800ead2:	230a      	movs	r3, #10
 800ead4:	e040      	b.n	800eb58 <PrepareFrame+0x22c>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.NvmCtx->MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 800ead6:	7ff8      	ldrb	r0, [r7, #31]
 800ead8:	4b21      	ldr	r3, [pc, #132]	; (800eb60 <PrepareFrame+0x234>)
 800eada:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800eade:	f103 02cb 	add.w	r2, r3, #203	; 0xcb
 800eae2:	f107 0314 	add.w	r3, r7, #20
 800eae6:	4619      	mov	r1, r3
 800eae8:	f002 fbba 	bl	8011260 <LoRaMacCommandsSerializeCmds>
 800eaec:	4603      	mov	r3, r0
 800eaee:	2b00      	cmp	r3, #0
 800eaf0:	d001      	beq.n	800eaf6 <PrepareFrame+0x1ca>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800eaf2:	2313      	movs	r3, #19
 800eaf4:	e030      	b.n	800eb58 <PrepareFrame+0x22c>
                    MacCtx.TxMsg.Message.Data.FPort = 0;
 800eaf6:	4b1a      	ldr	r3, [pc, #104]	; (800eb60 <PrepareFrame+0x234>)
 800eaf8:	2200      	movs	r2, #0
 800eafa:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.NvmCtx->MacCommandsBuffer;
 800eafe:	4b18      	ldr	r3, [pc, #96]	; (800eb60 <PrepareFrame+0x234>)
 800eb00:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800eb04:	33cb      	adds	r3, #203	; 0xcb
 800eb06:	4a16      	ldr	r2, [pc, #88]	; (800eb60 <PrepareFrame+0x234>)
 800eb08:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
 800eb0c:	697b      	ldr	r3, [r7, #20]
 800eb0e:	b2da      	uxtb	r2, r3
 800eb10:	4b13      	ldr	r3, [pc, #76]	; (800eb60 <PrepareFrame+0x234>)
 800eb12:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
            break;
 800eb16:	e01b      	b.n	800eb50 <PrepareFrame+0x224>
        case FRAME_TYPE_PROPRIETARY:
            if( ( fBuffer != NULL ) && ( MacCtx.AppDataSize > 0 ) )
 800eb18:	683b      	ldr	r3, [r7, #0]
 800eb1a:	2b00      	cmp	r3, #0
 800eb1c:	d01a      	beq.n	800eb54 <PrepareFrame+0x228>
 800eb1e:	4b10      	ldr	r3, [pc, #64]	; (800eb60 <PrepareFrame+0x234>)
 800eb20:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 800eb24:	2b00      	cmp	r3, #0
 800eb26:	d015      	beq.n	800eb54 <PrepareFrame+0x228>
            {
                memcpy1( MacCtx.PktBuffer + LORAMAC_MHDR_FIELD_SIZE, ( uint8_t* ) fBuffer, MacCtx.AppDataSize );
 800eb28:	4811      	ldr	r0, [pc, #68]	; (800eb70 <PrepareFrame+0x244>)
 800eb2a:	4b0d      	ldr	r3, [pc, #52]	; (800eb60 <PrepareFrame+0x234>)
 800eb2c:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 800eb30:	b29b      	uxth	r3, r3
 800eb32:	461a      	mov	r2, r3
 800eb34:	6839      	ldr	r1, [r7, #0]
 800eb36:	f007 fda2 	bl	801667e <memcpy1>
                MacCtx.PktBufferLen = LORAMAC_MHDR_FIELD_SIZE + MacCtx.AppDataSize;
 800eb3a:	4b09      	ldr	r3, [pc, #36]	; (800eb60 <PrepareFrame+0x234>)
 800eb3c:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 800eb40:	b29b      	uxth	r3, r3
 800eb42:	3301      	adds	r3, #1
 800eb44:	b29a      	uxth	r2, r3
 800eb46:	4b06      	ldr	r3, [pc, #24]	; (800eb60 <PrepareFrame+0x234>)
 800eb48:	801a      	strh	r2, [r3, #0]
            }
            break;
 800eb4a:	e003      	b.n	800eb54 <PrepareFrame+0x228>
        default:
            return LORAMAC_STATUS_SERVICE_UNKNOWN;
 800eb4c:	2302      	movs	r3, #2
 800eb4e:	e003      	b.n	800eb58 <PrepareFrame+0x22c>
            break;
 800eb50:	bf00      	nop
 800eb52:	e000      	b.n	800eb56 <PrepareFrame+0x22a>
            break;
 800eb54:	bf00      	nop
    }

    return LORAMAC_STATUS_OK;
 800eb56:	2300      	movs	r3, #0
}
 800eb58:	4618      	mov	r0, r3
 800eb5a:	3720      	adds	r7, #32
 800eb5c:	46bd      	mov	sp, r7
 800eb5e:	bd80      	pop	{r7, pc}
 800eb60:	200004ec 	.word	0x200004ec
 800eb64:	20000624 	.word	0x20000624
 800eb68:	200004ee 	.word	0x200004ee
 800eb6c:	20000604 	.word	0x20000604
 800eb70:	200004ef 	.word	0x200004ef

0800eb74 <SendFrameOnChannel>:

static LoRaMacStatus_t SendFrameOnChannel( uint8_t channel )
{
 800eb74:	b580      	push	{r7, lr}
 800eb76:	b08a      	sub	sp, #40	; 0x28
 800eb78:	af00      	add	r7, sp, #0
 800eb7a:	4603      	mov	r3, r0
 800eb7c:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 800eb7e:	2303      	movs	r3, #3
 800eb80:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    TxConfigParams_t txConfig;
    int8_t txPower = 0;
 800eb84:	2300      	movs	r3, #0
 800eb86:	73fb      	strb	r3, [r7, #15]

    txConfig.Channel = channel;
 800eb88:	79fb      	ldrb	r3, [r7, #7]
 800eb8a:	743b      	strb	r3, [r7, #16]
    txConfig.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800eb8c:	4b4f      	ldr	r3, [pc, #316]	; (800eccc <SendFrameOnChannel+0x158>)
 800eb8e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800eb92:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800eb96:	747b      	strb	r3, [r7, #17]
    txConfig.TxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 800eb98:	4b4c      	ldr	r3, [pc, #304]	; (800eccc <SendFrameOnChannel+0x158>)
 800eb9a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800eb9e:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 800eba2:	74bb      	strb	r3, [r7, #18]
    txConfig.MaxEirp = MacCtx.NvmCtx->MacParams.MaxEirp;
 800eba4:	4b49      	ldr	r3, [pc, #292]	; (800eccc <SendFrameOnChannel+0x158>)
 800eba6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ebaa:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800ebae:	617b      	str	r3, [r7, #20]
    txConfig.AntennaGain = MacCtx.NvmCtx->MacParams.AntennaGain;
 800ebb0:	4b46      	ldr	r3, [pc, #280]	; (800eccc <SendFrameOnChannel+0x158>)
 800ebb2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ebb6:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800ebba:	61bb      	str	r3, [r7, #24]
    txConfig.PktLen = MacCtx.PktBufferLen;
 800ebbc:	4b43      	ldr	r3, [pc, #268]	; (800eccc <SendFrameOnChannel+0x158>)
 800ebbe:	881b      	ldrh	r3, [r3, #0]
 800ebc0:	83bb      	strh	r3, [r7, #28]

    RegionTxConfig( MacCtx.NvmCtx->Region, &txConfig, &txPower, &MacCtx.TxTimeOnAir );
 800ebc2:	4b42      	ldr	r3, [pc, #264]	; (800eccc <SendFrameOnChannel+0x158>)
 800ebc4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ebc8:	7818      	ldrb	r0, [r3, #0]
 800ebca:	f107 020f 	add.w	r2, r7, #15
 800ebce:	f107 0110 	add.w	r1, r7, #16
 800ebd2:	4b3f      	ldr	r3, [pc, #252]	; (800ecd0 <SendFrameOnChannel+0x15c>)
 800ebd4:	f004 f926 	bl	8012e24 <RegionTxConfig>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800ebd8:	4b3c      	ldr	r3, [pc, #240]	; (800eccc <SendFrameOnChannel+0x158>)
 800ebda:	2201      	movs	r2, #1
 800ebdc:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
    MacCtx.McpsConfirm.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800ebe0:	4b3a      	ldr	r3, [pc, #232]	; (800eccc <SendFrameOnChannel+0x158>)
 800ebe2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ebe6:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800ebea:	b2da      	uxtb	r2, r3
 800ebec:	4b37      	ldr	r3, [pc, #220]	; (800eccc <SendFrameOnChannel+0x158>)
 800ebee:	f883 243e 	strb.w	r2, [r3, #1086]	; 0x43e
    MacCtx.McpsConfirm.TxPower = txPower;
 800ebf2:	f997 200f 	ldrsb.w	r2, [r7, #15]
 800ebf6:	4b35      	ldr	r3, [pc, #212]	; (800eccc <SendFrameOnChannel+0x158>)
 800ebf8:	f883 243f 	strb.w	r2, [r3, #1087]	; 0x43f
    MacCtx.McpsConfirm.Channel = channel;
 800ebfc:	79fb      	ldrb	r3, [r7, #7]
 800ebfe:	4a33      	ldr	r2, [pc, #204]	; (800eccc <SendFrameOnChannel+0x158>)
 800ec00:	f8c2 344c 	str.w	r3, [r2, #1100]	; 0x44c

    // Store the time on air
    MacCtx.McpsConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 800ec04:	4b31      	ldr	r3, [pc, #196]	; (800eccc <SendFrameOnChannel+0x158>)
 800ec06:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 800ec0a:	4a30      	ldr	r2, [pc, #192]	; (800eccc <SendFrameOnChannel+0x158>)
 800ec0c:	f8c2 3444 	str.w	r3, [r2, #1092]	; 0x444
    MacCtx.MlmeConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 800ec10:	4b2e      	ldr	r3, [pc, #184]	; (800eccc <SendFrameOnChannel+0x158>)
 800ec12:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 800ec16:	4a2d      	ldr	r2, [pc, #180]	; (800eccc <SendFrameOnChannel+0x158>)
 800ec18:	f8c2 3454 	str.w	r3, [r2, #1108]	; 0x454

    if( LoRaMacClassBIsBeaconModeActive( ) == true )
 800ec1c:	f002 f871 	bl	8010d02 <LoRaMacClassBIsBeaconModeActive>
 800ec20:	4603      	mov	r3, r0
 800ec22:	2b00      	cmp	r3, #0
 800ec24:	d00b      	beq.n	800ec3e <SendFrameOnChannel+0xca>
    {
        // Currently, the Time-On-Air can only be computed when the radio is configured with
        // the TX configuration
        TimerTime_t collisionTime = LoRaMacClassBIsUplinkCollision( MacCtx.TxTimeOnAir );
 800ec26:	4b29      	ldr	r3, [pc, #164]	; (800eccc <SendFrameOnChannel+0x158>)
 800ec28:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 800ec2c:	4618      	mov	r0, r3
 800ec2e:	f002 f8d3 	bl	8010dd8 <LoRaMacClassBIsUplinkCollision>
 800ec32:	6238      	str	r0, [r7, #32]

        if( collisionTime > 0 )
 800ec34:	6a3b      	ldr	r3, [r7, #32]
 800ec36:	2b00      	cmp	r3, #0
 800ec38:	d001      	beq.n	800ec3e <SendFrameOnChannel+0xca>
        {
            return LORAMAC_STATUS_BUSY_UPLINK_COLLISION;
 800ec3a:	2310      	movs	r3, #16
 800ec3c:	e042      	b.n	800ecc4 <SendFrameOnChannel+0x150>
        }
    }

    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 800ec3e:	4b23      	ldr	r3, [pc, #140]	; (800eccc <SendFrameOnChannel+0x158>)
 800ec40:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ec44:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800ec48:	2b01      	cmp	r3, #1
 800ec4a:	d101      	bne.n	800ec50 <SendFrameOnChannel+0xdc>
    {
        // Stop slots for class b
        LoRaMacClassBStopRxSlots( );
 800ec4c:	f002 f8ce 	bl	8010dec <LoRaMacClassBStopRxSlots>
    }

    LoRaMacClassBHaltBeaconing( );
 800ec50:	f002 f868 	bl	8010d24 <LoRaMacClassBHaltBeaconing>

    // Secure frame
    status = SecureFrame( MacCtx.NvmCtx->MacParams.ChannelsDatarate, MacCtx.Channel );
 800ec54:	4b1d      	ldr	r3, [pc, #116]	; (800eccc <SendFrameOnChannel+0x158>)
 800ec56:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ec5a:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800ec5e:	b2da      	uxtb	r2, r3
 800ec60:	4b1a      	ldr	r3, [pc, #104]	; (800eccc <SendFrameOnChannel+0x158>)
 800ec62:	f893 3415 	ldrb.w	r3, [r3, #1045]	; 0x415
 800ec66:	4619      	mov	r1, r3
 800ec68:	4610      	mov	r0, r2
 800ec6a:	f7ff fc6d 	bl	800e548 <SecureFrame>
 800ec6e:	4603      	mov	r3, r0
 800ec70:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if( status != LORAMAC_STATUS_OK )
 800ec74:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ec78:	2b00      	cmp	r3, #0
 800ec7a:	d002      	beq.n	800ec82 <SendFrameOnChannel+0x10e>
    {
        return status;
 800ec7c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ec80:	e020      	b.n	800ecc4 <SendFrameOnChannel+0x150>
    }

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 800ec82:	4b12      	ldr	r3, [pc, #72]	; (800eccc <SendFrameOnChannel+0x158>)
 800ec84:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800ec88:	f043 0302 	orr.w	r3, r3, #2
 800ec8c:	4a0f      	ldr	r2, [pc, #60]	; (800eccc <SendFrameOnChannel+0x158>)
 800ec8e:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
    if( MacCtx.NodeAckRequested == false )
 800ec92:	4b0e      	ldr	r3, [pc, #56]	; (800eccc <SendFrameOnChannel+0x158>)
 800ec94:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800ec98:	f083 0301 	eor.w	r3, r3, #1
 800ec9c:	b2db      	uxtb	r3, r3
 800ec9e:	2b00      	cmp	r3, #0
 800eca0:	d007      	beq.n	800ecb2 <SendFrameOnChannel+0x13e>
    {
        MacCtx.ChannelsNbTransCounter++;
 800eca2:	4b0a      	ldr	r3, [pc, #40]	; (800eccc <SendFrameOnChannel+0x158>)
 800eca4:	f893 3410 	ldrb.w	r3, [r3, #1040]	; 0x410
 800eca8:	3301      	adds	r3, #1
 800ecaa:	b2da      	uxtb	r2, r3
 800ecac:	4b07      	ldr	r3, [pc, #28]	; (800eccc <SendFrameOnChannel+0x158>)
 800ecae:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
    }

    // Send now
    Radio.Send( MacCtx.PktBuffer, MacCtx.PktBufferLen );
 800ecb2:	4b08      	ldr	r3, [pc, #32]	; (800ecd4 <SendFrameOnChannel+0x160>)
 800ecb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ecb6:	4a05      	ldr	r2, [pc, #20]	; (800eccc <SendFrameOnChannel+0x158>)
 800ecb8:	8812      	ldrh	r2, [r2, #0]
 800ecba:	b2d2      	uxtb	r2, r2
 800ecbc:	4611      	mov	r1, r2
 800ecbe:	4806      	ldr	r0, [pc, #24]	; (800ecd8 <SendFrameOnChannel+0x164>)
 800ecc0:	4798      	blx	r3

    return LORAMAC_STATUS_OK;
 800ecc2:	2300      	movs	r3, #0
}
 800ecc4:	4618      	mov	r0, r3
 800ecc6:	3728      	adds	r7, #40	; 0x28
 800ecc8:	46bd      	mov	sp, r7
 800ecca:	bd80      	pop	{r7, pc}
 800eccc:	200004ec 	.word	0x200004ec
 800ecd0:	20000904 	.word	0x20000904
 800ecd4:	0801b708 	.word	0x0801b708
 800ecd8:	200004ee 	.word	0x200004ee

0800ecdc <SetTxContinuousWave>:

static LoRaMacStatus_t SetTxContinuousWave( uint16_t timeout )
{
 800ecdc:	b580      	push	{r7, lr}
 800ecde:	b086      	sub	sp, #24
 800ece0:	af00      	add	r7, sp, #0
 800ece2:	4603      	mov	r3, r0
 800ece4:	80fb      	strh	r3, [r7, #6]
    ContinuousWaveParams_t continuousWave;

    continuousWave.Channel = MacCtx.Channel;
 800ece6:	4b1a      	ldr	r3, [pc, #104]	; (800ed50 <SetTxContinuousWave+0x74>)
 800ece8:	f893 3415 	ldrb.w	r3, [r3, #1045]	; 0x415
 800ecec:	723b      	strb	r3, [r7, #8]
    continuousWave.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800ecee:	4b18      	ldr	r3, [pc, #96]	; (800ed50 <SetTxContinuousWave+0x74>)
 800ecf0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ecf4:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800ecf8:	727b      	strb	r3, [r7, #9]
    continuousWave.TxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 800ecfa:	4b15      	ldr	r3, [pc, #84]	; (800ed50 <SetTxContinuousWave+0x74>)
 800ecfc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ed00:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 800ed04:	72bb      	strb	r3, [r7, #10]
    continuousWave.MaxEirp = MacCtx.NvmCtx->MacParams.MaxEirp;
 800ed06:	4b12      	ldr	r3, [pc, #72]	; (800ed50 <SetTxContinuousWave+0x74>)
 800ed08:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ed0c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800ed10:	60fb      	str	r3, [r7, #12]
    continuousWave.AntennaGain = MacCtx.NvmCtx->MacParams.AntennaGain;
 800ed12:	4b0f      	ldr	r3, [pc, #60]	; (800ed50 <SetTxContinuousWave+0x74>)
 800ed14:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ed18:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800ed1c:	613b      	str	r3, [r7, #16]
    continuousWave.Timeout = timeout;
 800ed1e:	88fb      	ldrh	r3, [r7, #6]
 800ed20:	82bb      	strh	r3, [r7, #20]

    RegionSetContinuousWave( MacCtx.NvmCtx->Region, &continuousWave );
 800ed22:	4b0b      	ldr	r3, [pc, #44]	; (800ed50 <SetTxContinuousWave+0x74>)
 800ed24:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ed28:	781b      	ldrb	r3, [r3, #0]
 800ed2a:	f107 0208 	add.w	r2, r7, #8
 800ed2e:	4611      	mov	r1, r2
 800ed30:	4618      	mov	r0, r3
 800ed32:	f004 f974 	bl	801301e <RegionSetContinuousWave>

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 800ed36:	4b06      	ldr	r3, [pc, #24]	; (800ed50 <SetTxContinuousWave+0x74>)
 800ed38:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800ed3c:	f043 0302 	orr.w	r3, r3, #2
 800ed40:	4a03      	ldr	r2, [pc, #12]	; (800ed50 <SetTxContinuousWave+0x74>)
 800ed42:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    return LORAMAC_STATUS_OK;
 800ed46:	2300      	movs	r3, #0
}
 800ed48:	4618      	mov	r0, r3
 800ed4a:	3718      	adds	r7, #24
 800ed4c:	46bd      	mov	sp, r7
 800ed4e:	bd80      	pop	{r7, pc}
 800ed50:	200004ec 	.word	0x200004ec

0800ed54 <SetTxContinuousWave1>:

static LoRaMacStatus_t SetTxContinuousWave1( uint16_t timeout, uint32_t frequency, uint8_t power )
{
 800ed54:	b580      	push	{r7, lr}
 800ed56:	b082      	sub	sp, #8
 800ed58:	af00      	add	r7, sp, #0
 800ed5a:	4603      	mov	r3, r0
 800ed5c:	6039      	str	r1, [r7, #0]
 800ed5e:	80fb      	strh	r3, [r7, #6]
 800ed60:	4613      	mov	r3, r2
 800ed62:	717b      	strb	r3, [r7, #5]
    Radio.SetTxContinuousWave( frequency, power, timeout );
 800ed64:	4b09      	ldr	r3, [pc, #36]	; (800ed8c <SetTxContinuousWave1+0x38>)
 800ed66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ed68:	f997 1005 	ldrsb.w	r1, [r7, #5]
 800ed6c:	88fa      	ldrh	r2, [r7, #6]
 800ed6e:	6838      	ldr	r0, [r7, #0]
 800ed70:	4798      	blx	r3

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 800ed72:	4b07      	ldr	r3, [pc, #28]	; (800ed90 <SetTxContinuousWave1+0x3c>)
 800ed74:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800ed78:	f043 0302 	orr.w	r3, r3, #2
 800ed7c:	4a04      	ldr	r2, [pc, #16]	; (800ed90 <SetTxContinuousWave1+0x3c>)
 800ed7e:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    return LORAMAC_STATUS_OK;
 800ed82:	2300      	movs	r3, #0
}
 800ed84:	4618      	mov	r0, r3
 800ed86:	3708      	adds	r7, #8
 800ed88:	46bd      	mov	sp, r7
 800ed8a:	bd80      	pop	{r7, pc}
 800ed8c:	0801b708 	.word	0x0801b708
 800ed90:	200004ec 	.word	0x200004ec

0800ed94 <GetCtxs>:

static LoRaMacCtxs_t* GetCtxs( void )
{
 800ed94:	b580      	push	{r7, lr}
 800ed96:	b082      	sub	sp, #8
 800ed98:	af00      	add	r7, sp, #0
    Contexts.MacNvmCtx = &NvmMacCtx;
 800ed9a:	4b1d      	ldr	r3, [pc, #116]	; (800ee10 <GetCtxs+0x7c>)
 800ed9c:	4a1d      	ldr	r2, [pc, #116]	; (800ee14 <GetCtxs+0x80>)
 800ed9e:	601a      	str	r2, [r3, #0]
    Contexts.MacNvmCtxSize = sizeof( NvmMacCtx );
 800eda0:	4b1b      	ldr	r3, [pc, #108]	; (800ee10 <GetCtxs+0x7c>)
 800eda2:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 800eda6:	605a      	str	r2, [r3, #4]
    Contexts.CryptoNvmCtx = LoRaMacCryptoGetNvmCtx( &Contexts.CryptoNvmCtxSize );
 800eda8:	481b      	ldr	r0, [pc, #108]	; (800ee18 <GetCtxs+0x84>)
 800edaa:	f003 f8b3 	bl	8011f14 <LoRaMacCryptoGetNvmCtx>
 800edae:	4602      	mov	r2, r0
 800edb0:	4b17      	ldr	r3, [pc, #92]	; (800ee10 <GetCtxs+0x7c>)
 800edb2:	611a      	str	r2, [r3, #16]
    GetNvmCtxParams_t params ={ 0 };
 800edb4:	2300      	movs	r3, #0
 800edb6:	607b      	str	r3, [r7, #4]
    Contexts.RegionNvmCtx = RegionGetNvmCtx( MacCtx.NvmCtx->Region, &params );
 800edb8:	4b18      	ldr	r3, [pc, #96]	; (800ee1c <GetCtxs+0x88>)
 800edba:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800edbe:	781b      	ldrb	r3, [r3, #0]
 800edc0:	1d3a      	adds	r2, r7, #4
 800edc2:	4611      	mov	r1, r2
 800edc4:	4618      	mov	r0, r3
 800edc6:	f003 ff7c 	bl	8012cc2 <RegionGetNvmCtx>
 800edca:	4602      	mov	r2, r0
 800edcc:	4b10      	ldr	r3, [pc, #64]	; (800ee10 <GetCtxs+0x7c>)
 800edce:	609a      	str	r2, [r3, #8]
    Contexts.RegionNvmCtxSize = params.nvmCtxSize;
 800edd0:	687b      	ldr	r3, [r7, #4]
 800edd2:	4a0f      	ldr	r2, [pc, #60]	; (800ee10 <GetCtxs+0x7c>)
 800edd4:	60d3      	str	r3, [r2, #12]
    Contexts.SecureElementNvmCtx = SecureElementGetNvmCtx( &Contexts.SecureElementNvmCtxSize );
 800edd6:	4812      	ldr	r0, [pc, #72]	; (800ee20 <GetCtxs+0x8c>)
 800edd8:	f7fb fd10 	bl	800a7fc <SecureElementGetNvmCtx>
 800eddc:	4602      	mov	r2, r0
 800edde:	4b0c      	ldr	r3, [pc, #48]	; (800ee10 <GetCtxs+0x7c>)
 800ede0:	619a      	str	r2, [r3, #24]
    Contexts.CommandsNvmCtx = LoRaMacCommandsGetNvmCtx( &Contexts.CommandsNvmCtxSize );
 800ede2:	4810      	ldr	r0, [pc, #64]	; (800ee24 <GetCtxs+0x90>)
 800ede4:	f002 f950 	bl	8011088 <LoRaMacCommandsGetNvmCtx>
 800ede8:	4602      	mov	r2, r0
 800edea:	4b09      	ldr	r3, [pc, #36]	; (800ee10 <GetCtxs+0x7c>)
 800edec:	621a      	str	r2, [r3, #32]
    Contexts.ClassBNvmCtx = LoRaMacClassBGetNvmCtx( &Contexts.ClassBNvmCtxSize );
 800edee:	480e      	ldr	r0, [pc, #56]	; (800ee28 <GetCtxs+0x94>)
 800edf0:	f001 ff19 	bl	8010c26 <LoRaMacClassBGetNvmCtx>
 800edf4:	4602      	mov	r2, r0
 800edf6:	4b06      	ldr	r3, [pc, #24]	; (800ee10 <GetCtxs+0x7c>)
 800edf8:	629a      	str	r2, [r3, #40]	; 0x28
    Contexts.ConfirmQueueNvmCtx = LoRaMacConfirmQueueGetNvmCtx( &Contexts.ConfirmQueueNvmCtxSize );
 800edfa:	480c      	ldr	r0, [pc, #48]	; (800ee2c <GetCtxs+0x98>)
 800edfc:	f002 fbc2 	bl	8011584 <LoRaMacConfirmQueueGetNvmCtx>
 800ee00:	4602      	mov	r2, r0
 800ee02:	4b03      	ldr	r3, [pc, #12]	; (800ee10 <GetCtxs+0x7c>)
 800ee04:	631a      	str	r2, [r3, #48]	; 0x30
    return &Contexts;
 800ee06:	4b02      	ldr	r3, [pc, #8]	; (800ee10 <GetCtxs+0x7c>)
}
 800ee08:	4618      	mov	r0, r3
 800ee0a:	3708      	adds	r7, #8
 800ee0c:	46bd      	mov	sp, r7
 800ee0e:	bd80      	pop	{r7, pc}
 800ee10:	20000ae4 	.word	0x20000ae4
 800ee14:	20000978 	.word	0x20000978
 800ee18:	20000af8 	.word	0x20000af8
 800ee1c:	200004ec 	.word	0x200004ec
 800ee20:	20000b00 	.word	0x20000b00
 800ee24:	20000b08 	.word	0x20000b08
 800ee28:	20000b10 	.word	0x20000b10
 800ee2c:	20000b18 	.word	0x20000b18

0800ee30 <RestoreCtxs>:

static LoRaMacStatus_t RestoreCtxs( LoRaMacCtxs_t* contexts )
{
 800ee30:	b580      	push	{r7, lr}
 800ee32:	b084      	sub	sp, #16
 800ee34:	af00      	add	r7, sp, #0
 800ee36:	6078      	str	r0, [r7, #4]
    if( contexts == NULL )
 800ee38:	687b      	ldr	r3, [r7, #4]
 800ee3a:	2b00      	cmp	r3, #0
 800ee3c:	d101      	bne.n	800ee42 <RestoreCtxs+0x12>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800ee3e:	2303      	movs	r3, #3
 800ee40:	e081      	b.n	800ef46 <RestoreCtxs+0x116>
    }
    if( MacCtx.MacState != LORAMAC_STOPPED )
 800ee42:	4b43      	ldr	r3, [pc, #268]	; (800ef50 <RestoreCtxs+0x120>)
 800ee44:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800ee48:	2b01      	cmp	r3, #1
 800ee4a:	d001      	beq.n	800ee50 <RestoreCtxs+0x20>
    {
        return LORAMAC_STATUS_BUSY;
 800ee4c:	2301      	movs	r3, #1
 800ee4e:	e07a      	b.n	800ef46 <RestoreCtxs+0x116>
    }

    if( contexts->MacNvmCtx != NULL )
 800ee50:	687b      	ldr	r3, [r7, #4]
 800ee52:	681b      	ldr	r3, [r3, #0]
 800ee54:	2b00      	cmp	r3, #0
 800ee56:	d008      	beq.n	800ee6a <RestoreCtxs+0x3a>
    {
        memcpy1( ( uint8_t* ) &NvmMacCtx, ( uint8_t* ) contexts->MacNvmCtx, contexts->MacNvmCtxSize );
 800ee58:	687b      	ldr	r3, [r7, #4]
 800ee5a:	6819      	ldr	r1, [r3, #0]
 800ee5c:	687b      	ldr	r3, [r7, #4]
 800ee5e:	685b      	ldr	r3, [r3, #4]
 800ee60:	b29b      	uxth	r3, r3
 800ee62:	461a      	mov	r2, r3
 800ee64:	483b      	ldr	r0, [pc, #236]	; (800ef54 <RestoreCtxs+0x124>)
 800ee66:	f007 fc0a 	bl	801667e <memcpy1>
    }

    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_RESTORE_CTX;
 800ee6a:	2303      	movs	r3, #3
 800ee6c:	733b      	strb	r3, [r7, #12]
    params.NvmCtx = contexts->RegionNvmCtx;
 800ee6e:	687b      	ldr	r3, [r7, #4]
 800ee70:	689b      	ldr	r3, [r3, #8]
 800ee72:	60bb      	str	r3, [r7, #8]
    RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 800ee74:	4b36      	ldr	r3, [pc, #216]	; (800ef50 <RestoreCtxs+0x120>)
 800ee76:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ee7a:	781b      	ldrb	r3, [r3, #0]
 800ee7c:	f107 0208 	add.w	r2, r7, #8
 800ee80:	4611      	mov	r1, r2
 800ee82:	4618      	mov	r0, r3
 800ee84:	f003 ff05 	bl	8012c92 <RegionInitDefaults>

    // Initialize RxC config parameters.
    MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 800ee88:	4b31      	ldr	r3, [pc, #196]	; (800ef50 <RestoreCtxs+0x120>)
 800ee8a:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 800ee8e:	4b30      	ldr	r3, [pc, #192]	; (800ef50 <RestoreCtxs+0x120>)
 800ee90:	f883 23e0 	strb.w	r2, [r3, #992]	; 0x3e0
    MacCtx.RxWindowCConfig.Frequency = MacCtx.NvmCtx->MacParams.RxCChannel.Frequency;
 800ee94:	4b2e      	ldr	r3, [pc, #184]	; (800ef50 <RestoreCtxs+0x120>)
 800ee96:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ee9a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800ee9e:	4a2c      	ldr	r2, [pc, #176]	; (800ef50 <RestoreCtxs+0x120>)
 800eea0:	f8c2 33e4 	str.w	r3, [r2, #996]	; 0x3e4
    MacCtx.RxWindowCConfig.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 800eea4:	4b2a      	ldr	r3, [pc, #168]	; (800ef50 <RestoreCtxs+0x120>)
 800eea6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800eeaa:	f893 20b9 	ldrb.w	r2, [r3, #185]	; 0xb9
 800eeae:	4b28      	ldr	r3, [pc, #160]	; (800ef50 <RestoreCtxs+0x120>)
 800eeb0:	f883 23f0 	strb.w	r2, [r3, #1008]	; 0x3f0
    MacCtx.RxWindowCConfig.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 800eeb4:	4b26      	ldr	r3, [pc, #152]	; (800ef50 <RestoreCtxs+0x120>)
 800eeb6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800eeba:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 800eebe:	4b24      	ldr	r3, [pc, #144]	; (800ef50 <RestoreCtxs+0x120>)
 800eec0:	f883 23f1 	strb.w	r2, [r3, #1009]	; 0x3f1
    MacCtx.RxWindowCConfig.RxContinuous = true;
 800eec4:	4b22      	ldr	r3, [pc, #136]	; (800ef50 <RestoreCtxs+0x120>)
 800eec6:	2201      	movs	r2, #1
 800eec8:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 800eecc:	4b20      	ldr	r3, [pc, #128]	; (800ef50 <RestoreCtxs+0x120>)
 800eece:	2202      	movs	r2, #2
 800eed0:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3

    if( SecureElementRestoreNvmCtx( contexts->SecureElementNvmCtx ) != SECURE_ELEMENT_SUCCESS )
 800eed4:	687b      	ldr	r3, [r7, #4]
 800eed6:	699b      	ldr	r3, [r3, #24]
 800eed8:	4618      	mov	r0, r3
 800eeda:	f7fb fc79 	bl	800a7d0 <SecureElementRestoreNvmCtx>
 800eede:	4603      	mov	r3, r0
 800eee0:	2b00      	cmp	r3, #0
 800eee2:	d001      	beq.n	800eee8 <RestoreCtxs+0xb8>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 800eee4:	2311      	movs	r3, #17
 800eee6:	e02e      	b.n	800ef46 <RestoreCtxs+0x116>
    }

    if( LoRaMacCryptoRestoreNvmCtx( contexts->CryptoNvmCtx ) != LORAMAC_CRYPTO_SUCCESS )
 800eee8:	687b      	ldr	r3, [r7, #4]
 800eeea:	691b      	ldr	r3, [r3, #16]
 800eeec:	4618      	mov	r0, r3
 800eeee:	f002 fffb 	bl	8011ee8 <LoRaMacCryptoRestoreNvmCtx>
 800eef2:	4603      	mov	r3, r0
 800eef4:	2b00      	cmp	r3, #0
 800eef6:	d001      	beq.n	800eefc <RestoreCtxs+0xcc>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 800eef8:	2311      	movs	r3, #17
 800eefa:	e024      	b.n	800ef46 <RestoreCtxs+0x116>
    }

    if( LoRaMacCommandsRestoreNvmCtx( contexts->CommandsNvmCtx ) != LORAMAC_COMMANDS_SUCCESS )
 800eefc:	687b      	ldr	r3, [r7, #4]
 800eefe:	6a1b      	ldr	r3, [r3, #32]
 800ef00:	4618      	mov	r0, r3
 800ef02:	f002 f8ab 	bl	801105c <LoRaMacCommandsRestoreNvmCtx>
 800ef06:	4603      	mov	r3, r0
 800ef08:	2b00      	cmp	r3, #0
 800ef0a:	d001      	beq.n	800ef10 <RestoreCtxs+0xe0>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800ef0c:	2313      	movs	r3, #19
 800ef0e:	e01a      	b.n	800ef46 <RestoreCtxs+0x116>
    }

    if( LoRaMacClassBRestoreNvmCtx( contexts->ClassBNvmCtx ) != true )
 800ef10:	687b      	ldr	r3, [r7, #4]
 800ef12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ef14:	4618      	mov	r0, r3
 800ef16:	f001 fe7c 	bl	8010c12 <LoRaMacClassBRestoreNvmCtx>
 800ef1a:	4603      	mov	r3, r0
 800ef1c:	f083 0301 	eor.w	r3, r3, #1
 800ef20:	b2db      	uxtb	r3, r3
 800ef22:	2b00      	cmp	r3, #0
 800ef24:	d001      	beq.n	800ef2a <RestoreCtxs+0xfa>
    {
        return LORAMAC_STATUS_CLASS_B_ERROR;
 800ef26:	2314      	movs	r3, #20
 800ef28:	e00d      	b.n	800ef46 <RestoreCtxs+0x116>
    }

    if( LoRaMacConfirmQueueRestoreNvmCtx( contexts->ConfirmQueueNvmCtx ) != true )
 800ef2a:	687b      	ldr	r3, [r7, #4]
 800ef2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ef2e:	4618      	mov	r0, r3
 800ef30:	f002 fb12 	bl	8011558 <LoRaMacConfirmQueueRestoreNvmCtx>
 800ef34:	4603      	mov	r3, r0
 800ef36:	f083 0301 	eor.w	r3, r3, #1
 800ef3a:	b2db      	uxtb	r3, r3
 800ef3c:	2b00      	cmp	r3, #0
 800ef3e:	d001      	beq.n	800ef44 <RestoreCtxs+0x114>
    {
        return LORAMAC_STATUS_CONFIRM_QUEUE_ERROR;
 800ef40:	2315      	movs	r3, #21
 800ef42:	e000      	b.n	800ef46 <RestoreCtxs+0x116>
    }

    return LORAMAC_STATUS_OK;
 800ef44:	2300      	movs	r3, #0
}
 800ef46:	4618      	mov	r0, r3
 800ef48:	3710      	adds	r7, #16
 800ef4a:	46bd      	mov	sp, r7
 800ef4c:	bd80      	pop	{r7, pc}
 800ef4e:	bf00      	nop
 800ef50:	200004ec 	.word	0x200004ec
 800ef54:	20000978 	.word	0x20000978

0800ef58 <DetermineFrameType>:

static LoRaMacStatus_t DetermineFrameType( LoRaMacMessageData_t* macMsg, FType_t* fType )
{
 800ef58:	b480      	push	{r7}
 800ef5a:	b083      	sub	sp, #12
 800ef5c:	af00      	add	r7, sp, #0
 800ef5e:	6078      	str	r0, [r7, #4]
 800ef60:	6039      	str	r1, [r7, #0]
    if( ( macMsg == NULL ) || ( fType == NULL ) )
 800ef62:	687b      	ldr	r3, [r7, #4]
 800ef64:	2b00      	cmp	r3, #0
 800ef66:	d002      	beq.n	800ef6e <DetermineFrameType+0x16>
 800ef68:	683b      	ldr	r3, [r7, #0]
 800ef6a:	2b00      	cmp	r3, #0
 800ef6c:	d101      	bne.n	800ef72 <DetermineFrameType+0x1a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800ef6e:	2303      	movs	r3, #3
 800ef70:	e03b      	b.n	800efea <DetermineFrameType+0x92>
     * +-------+  +----------+------+-------+--------------+
     * |   D   |  |    = 0   |   -  |  > 0  |       X      |
     * +-------+  +----------+------+-------+--------------+
     */

    if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen > 0 ) && ( macMsg->FPort > 0 ) )
 800ef72:	687b      	ldr	r3, [r7, #4]
 800ef74:	7b1b      	ldrb	r3, [r3, #12]
 800ef76:	f003 030f 	and.w	r3, r3, #15
 800ef7a:	b2db      	uxtb	r3, r3
 800ef7c:	2b00      	cmp	r3, #0
 800ef7e:	d008      	beq.n	800ef92 <DetermineFrameType+0x3a>
 800ef80:	687b      	ldr	r3, [r7, #4]
 800ef82:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ef86:	2b00      	cmp	r3, #0
 800ef88:	d003      	beq.n	800ef92 <DetermineFrameType+0x3a>
    {
        *fType = FRAME_TYPE_A;
 800ef8a:	683b      	ldr	r3, [r7, #0]
 800ef8c:	2200      	movs	r2, #0
 800ef8e:	701a      	strb	r2, [r3, #0]
 800ef90:	e02a      	b.n	800efe8 <DetermineFrameType+0x90>
    }
    else if( macMsg->FRMPayloadSize == 0 )
 800ef92:	687b      	ldr	r3, [r7, #4]
 800ef94:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ef98:	2b00      	cmp	r3, #0
 800ef9a:	d103      	bne.n	800efa4 <DetermineFrameType+0x4c>
    {
        *fType = FRAME_TYPE_B;
 800ef9c:	683b      	ldr	r3, [r7, #0]
 800ef9e:	2201      	movs	r2, #1
 800efa0:	701a      	strb	r2, [r3, #0]
 800efa2:	e021      	b.n	800efe8 <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort == 0 ) )
 800efa4:	687b      	ldr	r3, [r7, #4]
 800efa6:	7b1b      	ldrb	r3, [r3, #12]
 800efa8:	f003 030f 	and.w	r3, r3, #15
 800efac:	b2db      	uxtb	r3, r3
 800efae:	2b00      	cmp	r3, #0
 800efb0:	d108      	bne.n	800efc4 <DetermineFrameType+0x6c>
 800efb2:	687b      	ldr	r3, [r7, #4]
 800efb4:	f893 3020 	ldrb.w	r3, [r3, #32]
 800efb8:	2b00      	cmp	r3, #0
 800efba:	d103      	bne.n	800efc4 <DetermineFrameType+0x6c>
    {
        *fType = FRAME_TYPE_C;
 800efbc:	683b      	ldr	r3, [r7, #0]
 800efbe:	2202      	movs	r2, #2
 800efc0:	701a      	strb	r2, [r3, #0]
 800efc2:	e011      	b.n	800efe8 <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort > 0 ) )
 800efc4:	687b      	ldr	r3, [r7, #4]
 800efc6:	7b1b      	ldrb	r3, [r3, #12]
 800efc8:	f003 030f 	and.w	r3, r3, #15
 800efcc:	b2db      	uxtb	r3, r3
 800efce:	2b00      	cmp	r3, #0
 800efd0:	d108      	bne.n	800efe4 <DetermineFrameType+0x8c>
 800efd2:	687b      	ldr	r3, [r7, #4]
 800efd4:	f893 3020 	ldrb.w	r3, [r3, #32]
 800efd8:	2b00      	cmp	r3, #0
 800efda:	d003      	beq.n	800efe4 <DetermineFrameType+0x8c>
    {
        *fType = FRAME_TYPE_D;
 800efdc:	683b      	ldr	r3, [r7, #0]
 800efde:	2203      	movs	r2, #3
 800efe0:	701a      	strb	r2, [r3, #0]
 800efe2:	e001      	b.n	800efe8 <DetermineFrameType+0x90>
    }
    else
    {
        // Should never happen.
        return LORAMAC_STATUS_ERROR;
 800efe4:	2317      	movs	r3, #23
 800efe6:	e000      	b.n	800efea <DetermineFrameType+0x92>
    }

    return LORAMAC_STATUS_OK;
 800efe8:	2300      	movs	r3, #0
}
 800efea:	4618      	mov	r0, r3
 800efec:	370c      	adds	r7, #12
 800efee:	46bd      	mov	sp, r7
 800eff0:	bc80      	pop	{r7}
 800eff2:	4770      	bx	lr

0800eff4 <CheckRetransUnconfirmedUplink>:

static bool CheckRetransUnconfirmedUplink( void )
{
 800eff4:	b480      	push	{r7}
 800eff6:	af00      	add	r7, sp, #0
    // Unconfirmed uplink, when all retransmissions are done.
    if( MacCtx.ChannelsNbTransCounter >=
 800eff8:	4b14      	ldr	r3, [pc, #80]	; (800f04c <CheckRetransUnconfirmedUplink+0x58>)
 800effa:	f893 2410 	ldrb.w	r2, [r3, #1040]	; 0x410
        MacCtx.NvmCtx->MacParams.ChannelsNbTrans )
 800effe:	4b13      	ldr	r3, [pc, #76]	; (800f04c <CheckRetransUnconfirmedUplink+0x58>)
 800f000:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f004:	f893 30a4 	ldrb.w	r3, [r3, #164]	; 0xa4
    if( MacCtx.ChannelsNbTransCounter >=
 800f008:	429a      	cmp	r2, r3
 800f00a:	d301      	bcc.n	800f010 <CheckRetransUnconfirmedUplink+0x1c>
    {
        return true;
 800f00c:	2301      	movs	r3, #1
 800f00e:	e018      	b.n	800f042 <CheckRetransUnconfirmedUplink+0x4e>
    }
    else if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 800f010:	4b0e      	ldr	r3, [pc, #56]	; (800f04c <CheckRetransUnconfirmedUplink+0x58>)
 800f012:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800f016:	f003 0302 	and.w	r3, r3, #2
 800f01a:	b2db      	uxtb	r3, r3
 800f01c:	2b00      	cmp	r3, #0
 800f01e:	d00f      	beq.n	800f040 <CheckRetransUnconfirmedUplink+0x4c>
    {
        // For Class A stop in each case
        if( MacCtx.NvmCtx->DeviceClass == CLASS_A )
 800f020:	4b0a      	ldr	r3, [pc, #40]	; (800f04c <CheckRetransUnconfirmedUplink+0x58>)
 800f022:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f026:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800f02a:	2b00      	cmp	r3, #0
 800f02c:	d101      	bne.n	800f032 <CheckRetransUnconfirmedUplink+0x3e>
        {
            return true;
 800f02e:	2301      	movs	r3, #1
 800f030:	e007      	b.n	800f042 <CheckRetransUnconfirmedUplink+0x4e>
        }
        else
        {// For Class B & C stop only if the frame was received in RX1 window
            if( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_1 )
 800f032:	4b06      	ldr	r3, [pc, #24]	; (800f04c <CheckRetransUnconfirmedUplink+0x58>)
 800f034:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 800f038:	2b00      	cmp	r3, #0
 800f03a:	d101      	bne.n	800f040 <CheckRetransUnconfirmedUplink+0x4c>
            {
                return true;
 800f03c:	2301      	movs	r3, #1
 800f03e:	e000      	b.n	800f042 <CheckRetransUnconfirmedUplink+0x4e>
            }
        }
    }
    return false;
 800f040:	2300      	movs	r3, #0
}
 800f042:	4618      	mov	r0, r3
 800f044:	46bd      	mov	sp, r7
 800f046:	bc80      	pop	{r7}
 800f048:	4770      	bx	lr
 800f04a:	bf00      	nop
 800f04c:	200004ec 	.word	0x200004ec

0800f050 <CheckRetransConfirmedUplink>:

static bool CheckRetransConfirmedUplink( void )
{
 800f050:	b480      	push	{r7}
 800f052:	af00      	add	r7, sp, #0
    // Confirmed uplink, when all retransmissions ( tries to get a ack ) are done.
    if( MacCtx.AckTimeoutRetriesCounter >=
 800f054:	4b0e      	ldr	r3, [pc, #56]	; (800f090 <CheckRetransConfirmedUplink+0x40>)
 800f056:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
        MacCtx.AckTimeoutRetries )
 800f05a:	4b0d      	ldr	r3, [pc, #52]	; (800f090 <CheckRetransConfirmedUplink+0x40>)
 800f05c:	f893 3411 	ldrb.w	r3, [r3, #1041]	; 0x411
    if( MacCtx.AckTimeoutRetriesCounter >=
 800f060:	429a      	cmp	r2, r3
 800f062:	d301      	bcc.n	800f068 <CheckRetransConfirmedUplink+0x18>
    {
        return true;
 800f064:	2301      	movs	r3, #1
 800f066:	e00f      	b.n	800f088 <CheckRetransConfirmedUplink+0x38>
    }
    else if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 800f068:	4b09      	ldr	r3, [pc, #36]	; (800f090 <CheckRetransConfirmedUplink+0x40>)
 800f06a:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800f06e:	f003 0302 	and.w	r3, r3, #2
 800f072:	b2db      	uxtb	r3, r3
 800f074:	2b00      	cmp	r3, #0
 800f076:	d006      	beq.n	800f086 <CheckRetransConfirmedUplink+0x36>
    {
        if( MacCtx.McpsConfirm.AckReceived == true )
 800f078:	4b05      	ldr	r3, [pc, #20]	; (800f090 <CheckRetransConfirmedUplink+0x40>)
 800f07a:	f893 3440 	ldrb.w	r3, [r3, #1088]	; 0x440
 800f07e:	2b00      	cmp	r3, #0
 800f080:	d001      	beq.n	800f086 <CheckRetransConfirmedUplink+0x36>
        {
            return true;
 800f082:	2301      	movs	r3, #1
 800f084:	e000      	b.n	800f088 <CheckRetransConfirmedUplink+0x38>
        }
    }
    return false;
 800f086:	2300      	movs	r3, #0
}
 800f088:	4618      	mov	r0, r3
 800f08a:	46bd      	mov	sp, r7
 800f08c:	bc80      	pop	{r7}
 800f08e:	4770      	bx	lr
 800f090:	200004ec 	.word	0x200004ec

0800f094 <StopRetransmission>:

static bool StopRetransmission( void )
{
 800f094:	b480      	push	{r7}
 800f096:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 800f098:	4b1c      	ldr	r3, [pc, #112]	; (800f10c <StopRetransmission+0x78>)
 800f09a:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800f09e:	f003 0302 	and.w	r3, r3, #2
 800f0a2:	b2db      	uxtb	r3, r3
 800f0a4:	2b00      	cmp	r3, #0
 800f0a6:	d009      	beq.n	800f0bc <StopRetransmission+0x28>
        ( ( MacCtx.McpsIndication.RxSlot != RX_SLOT_WIN_1 ) &&
 800f0a8:	4b18      	ldr	r3, [pc, #96]	; (800f10c <StopRetransmission+0x78>)
 800f0aa:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 800f0ae:	2b00      	cmp	r3, #0
 800f0b0:	d013      	beq.n	800f0da <StopRetransmission+0x46>
          ( MacCtx.McpsIndication.RxSlot != RX_SLOT_WIN_2 ) ) )
 800f0b2:	4b16      	ldr	r3, [pc, #88]	; (800f10c <StopRetransmission+0x78>)
 800f0b4:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
        ( ( MacCtx.McpsIndication.RxSlot != RX_SLOT_WIN_1 ) &&
 800f0b8:	2b01      	cmp	r3, #1
 800f0ba:	d00e      	beq.n	800f0da <StopRetransmission+0x46>
    {   // Maximum repetitions without downlink. Increase ADR Ack counter.
        // Only process the case when the MAC did not receive a downlink.
        if( MacCtx.NvmCtx->AdrCtrlOn == true )
 800f0bc:	4b13      	ldr	r3, [pc, #76]	; (800f10c <StopRetransmission+0x78>)
 800f0be:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f0c2:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 800f0c6:	2b00      	cmp	r3, #0
 800f0c8:	d007      	beq.n	800f0da <StopRetransmission+0x46>
        {
            MacCtx.NvmCtx->AdrAckCounter++;
 800f0ca:	4b10      	ldr	r3, [pc, #64]	; (800f10c <StopRetransmission+0x78>)
 800f0cc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f0d0:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 800f0d4:	3201      	adds	r2, #1
 800f0d6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        }
    }

    MacCtx.ChannelsNbTransCounter = 0;
 800f0da:	4b0c      	ldr	r3, [pc, #48]	; (800f10c <StopRetransmission+0x78>)
 800f0dc:	2200      	movs	r2, #0
 800f0de:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
    MacCtx.NodeAckRequested = false;
 800f0e2:	4b0a      	ldr	r3, [pc, #40]	; (800f10c <StopRetransmission+0x78>)
 800f0e4:	2200      	movs	r2, #0
 800f0e6:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
    MacCtx.AckTimeoutRetry = false;
 800f0ea:	4b08      	ldr	r3, [pc, #32]	; (800f10c <StopRetransmission+0x78>)
 800f0ec:	2200      	movs	r2, #0
 800f0ee:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
    MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800f0f2:	4b06      	ldr	r3, [pc, #24]	; (800f10c <StopRetransmission+0x78>)
 800f0f4:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800f0f8:	f023 0302 	bic.w	r3, r3, #2
 800f0fc:	4a03      	ldr	r2, [pc, #12]	; (800f10c <StopRetransmission+0x78>)
 800f0fe:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    return true;
 800f102:	2301      	movs	r3, #1
}
 800f104:	4618      	mov	r0, r3
 800f106:	46bd      	mov	sp, r7
 800f108:	bc80      	pop	{r7}
 800f10a:	4770      	bx	lr
 800f10c:	200004ec 	.word	0x200004ec

0800f110 <AckTimeoutRetriesProcess>:

static void AckTimeoutRetriesProcess( void )
{
 800f110:	b580      	push	{r7, lr}
 800f112:	b084      	sub	sp, #16
 800f114:	af00      	add	r7, sp, #0
    if( MacCtx.AckTimeoutRetriesCounter < MacCtx.AckTimeoutRetries )
 800f116:	4b1e      	ldr	r3, [pc, #120]	; (800f190 <AckTimeoutRetriesProcess+0x80>)
 800f118:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
 800f11c:	4b1c      	ldr	r3, [pc, #112]	; (800f190 <AckTimeoutRetriesProcess+0x80>)
 800f11e:	f893 3411 	ldrb.w	r3, [r3, #1041]	; 0x411
 800f122:	429a      	cmp	r2, r3
 800f124:	d230      	bcs.n	800f188 <AckTimeoutRetriesProcess+0x78>
    {
        MacCtx.AckTimeoutRetriesCounter++;
 800f126:	4b1a      	ldr	r3, [pc, #104]	; (800f190 <AckTimeoutRetriesProcess+0x80>)
 800f128:	f893 3412 	ldrb.w	r3, [r3, #1042]	; 0x412
 800f12c:	3301      	adds	r3, #1
 800f12e:	b2da      	uxtb	r2, r3
 800f130:	4b17      	ldr	r3, [pc, #92]	; (800f190 <AckTimeoutRetriesProcess+0x80>)
 800f132:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
        if( ( MacCtx.AckTimeoutRetriesCounter % 2 ) == 1 )
 800f136:	4b16      	ldr	r3, [pc, #88]	; (800f190 <AckTimeoutRetriesProcess+0x80>)
 800f138:	f893 3412 	ldrb.w	r3, [r3, #1042]	; 0x412
 800f13c:	f003 0301 	and.w	r3, r3, #1
 800f140:	b2db      	uxtb	r3, r3
 800f142:	2b00      	cmp	r3, #0
 800f144:	d020      	beq.n	800f188 <AckTimeoutRetriesProcess+0x78>
        {
            GetPhyParams_t getPhy;
            PhyParam_t phyParam;

            getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 800f146:	2322      	movs	r3, #34	; 0x22
 800f148:	723b      	strb	r3, [r7, #8]
            getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 800f14a:	4b11      	ldr	r3, [pc, #68]	; (800f190 <AckTimeoutRetriesProcess+0x80>)
 800f14c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f150:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800f154:	72bb      	strb	r3, [r7, #10]
            getPhy.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800f156:	4b0e      	ldr	r3, [pc, #56]	; (800f190 <AckTimeoutRetriesProcess+0x80>)
 800f158:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f15c:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800f160:	727b      	strb	r3, [r7, #9]
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f162:	4b0b      	ldr	r3, [pc, #44]	; (800f190 <AckTimeoutRetriesProcess+0x80>)
 800f164:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f168:	781b      	ldrb	r3, [r3, #0]
 800f16a:	f107 0208 	add.w	r2, r7, #8
 800f16e:	4611      	mov	r1, r2
 800f170:	4618      	mov	r0, r3
 800f172:	f003 fd55 	bl	8012c20 <RegionGetPhyParam>
 800f176:	4603      	mov	r3, r0
 800f178:	607b      	str	r3, [r7, #4]
            MacCtx.NvmCtx->MacParams.ChannelsDatarate = phyParam.Value;
 800f17a:	687a      	ldr	r2, [r7, #4]
 800f17c:	4b04      	ldr	r3, [pc, #16]	; (800f190 <AckTimeoutRetriesProcess+0x80>)
 800f17e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f182:	b252      	sxtb	r2, r2
 800f184:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
        }
    }
}
 800f188:	bf00      	nop
 800f18a:	3710      	adds	r7, #16
 800f18c:	46bd      	mov	sp, r7
 800f18e:	bd80      	pop	{r7, pc}
 800f190:	200004ec 	.word	0x200004ec

0800f194 <AckTimeoutRetriesFinalize>:

static void AckTimeoutRetriesFinalize( void )
{
 800f194:	b580      	push	{r7, lr}
 800f196:	b082      	sub	sp, #8
 800f198:	af00      	add	r7, sp, #0
    if( MacCtx.McpsConfirm.AckReceived == false )
 800f19a:	4b14      	ldr	r3, [pc, #80]	; (800f1ec <AckTimeoutRetriesFinalize+0x58>)
 800f19c:	f893 3440 	ldrb.w	r3, [r3, #1088]	; 0x440
 800f1a0:	f083 0301 	eor.w	r3, r3, #1
 800f1a4:	b2db      	uxtb	r3, r3
 800f1a6:	2b00      	cmp	r3, #0
 800f1a8:	d015      	beq.n	800f1d6 <AckTimeoutRetriesFinalize+0x42>
    {
        InitDefaultsParams_t params;
        params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 800f1aa:	2302      	movs	r3, #2
 800f1ac:	713b      	strb	r3, [r7, #4]
        params.NvmCtx = Contexts.RegionNvmCtx;
 800f1ae:	4b10      	ldr	r3, [pc, #64]	; (800f1f0 <AckTimeoutRetriesFinalize+0x5c>)
 800f1b0:	689b      	ldr	r3, [r3, #8]
 800f1b2:	603b      	str	r3, [r7, #0]
        RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 800f1b4:	4b0d      	ldr	r3, [pc, #52]	; (800f1ec <AckTimeoutRetriesFinalize+0x58>)
 800f1b6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f1ba:	781b      	ldrb	r3, [r3, #0]
 800f1bc:	463a      	mov	r2, r7
 800f1be:	4611      	mov	r1, r2
 800f1c0:	4618      	mov	r0, r3
 800f1c2:	f003 fd66 	bl	8012c92 <RegionInitDefaults>

        MacCtx.NodeAckRequested = false;
 800f1c6:	4b09      	ldr	r3, [pc, #36]	; (800f1ec <AckTimeoutRetriesFinalize+0x58>)
 800f1c8:	2200      	movs	r2, #0
 800f1ca:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
        MacCtx.McpsConfirm.AckReceived = false;
 800f1ce:	4b07      	ldr	r3, [pc, #28]	; (800f1ec <AckTimeoutRetriesFinalize+0x58>)
 800f1d0:	2200      	movs	r2, #0
 800f1d2:	f883 2440 	strb.w	r2, [r3, #1088]	; 0x440
    }
    MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
 800f1d6:	4b05      	ldr	r3, [pc, #20]	; (800f1ec <AckTimeoutRetriesFinalize+0x58>)
 800f1d8:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
 800f1dc:	4b03      	ldr	r3, [pc, #12]	; (800f1ec <AckTimeoutRetriesFinalize+0x58>)
 800f1de:	f883 2441 	strb.w	r2, [r3, #1089]	; 0x441
}
 800f1e2:	bf00      	nop
 800f1e4:	3708      	adds	r7, #8
 800f1e6:	46bd      	mov	sp, r7
 800f1e8:	bd80      	pop	{r7, pc}
 800f1ea:	bf00      	nop
 800f1ec:	200004ec 	.word	0x200004ec
 800f1f0:	20000ae4 	.word	0x20000ae4

0800f1f4 <CallNvmCtxCallback>:

static void CallNvmCtxCallback( LoRaMacNvmCtxModule_t module )
{
 800f1f4:	b580      	push	{r7, lr}
 800f1f6:	b082      	sub	sp, #8
 800f1f8:	af00      	add	r7, sp, #0
 800f1fa:	4603      	mov	r3, r0
 800f1fc:	71fb      	strb	r3, [r7, #7]
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->NvmContextChange != NULL ) )
 800f1fe:	4b0b      	ldr	r3, [pc, #44]	; (800f22c <CallNvmCtxCallback+0x38>)
 800f200:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800f204:	2b00      	cmp	r3, #0
 800f206:	d00c      	beq.n	800f222 <CallNvmCtxCallback+0x2e>
 800f208:	4b08      	ldr	r3, [pc, #32]	; (800f22c <CallNvmCtxCallback+0x38>)
 800f20a:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800f20e:	689b      	ldr	r3, [r3, #8]
 800f210:	2b00      	cmp	r3, #0
 800f212:	d006      	beq.n	800f222 <CallNvmCtxCallback+0x2e>
    {
        MacCtx.MacCallbacks->NvmContextChange( module );
 800f214:	4b05      	ldr	r3, [pc, #20]	; (800f22c <CallNvmCtxCallback+0x38>)
 800f216:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800f21a:	689b      	ldr	r3, [r3, #8]
 800f21c:	79fa      	ldrb	r2, [r7, #7]
 800f21e:	4610      	mov	r0, r2
 800f220:	4798      	blx	r3
    }
}
 800f222:	bf00      	nop
 800f224:	3708      	adds	r7, #8
 800f226:	46bd      	mov	sp, r7
 800f228:	bd80      	pop	{r7, pc}
 800f22a:	bf00      	nop
 800f22c:	200004ec 	.word	0x200004ec

0800f230 <EventMacNvmCtxChanged>:

static void EventMacNvmCtxChanged( void )
{
 800f230:	b580      	push	{r7, lr}
 800f232:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_MAC );
 800f234:	2000      	movs	r0, #0
 800f236:	f7ff ffdd 	bl	800f1f4 <CallNvmCtxCallback>
}
 800f23a:	bf00      	nop
 800f23c:	bd80      	pop	{r7, pc}

0800f23e <EventRegionNvmCtxChanged>:

static void EventRegionNvmCtxChanged( void )
{
 800f23e:	b580      	push	{r7, lr}
 800f240:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_REGION );
 800f242:	2001      	movs	r0, #1
 800f244:	f7ff ffd6 	bl	800f1f4 <CallNvmCtxCallback>
}
 800f248:	bf00      	nop
 800f24a:	bd80      	pop	{r7, pc}

0800f24c <EventCryptoNvmCtxChanged>:

static void EventCryptoNvmCtxChanged( void )
{
 800f24c:	b580      	push	{r7, lr}
 800f24e:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_CRYPTO );
 800f250:	2002      	movs	r0, #2
 800f252:	f7ff ffcf 	bl	800f1f4 <CallNvmCtxCallback>
}
 800f256:	bf00      	nop
 800f258:	bd80      	pop	{r7, pc}

0800f25a <EventSecureElementNvmCtxChanged>:

static void EventSecureElementNvmCtxChanged( void )
{
 800f25a:	b580      	push	{r7, lr}
 800f25c:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_SECURE_ELEMENT );
 800f25e:	2003      	movs	r0, #3
 800f260:	f7ff ffc8 	bl	800f1f4 <CallNvmCtxCallback>
}
 800f264:	bf00      	nop
 800f266:	bd80      	pop	{r7, pc}

0800f268 <EventCommandsNvmCtxChanged>:

static void EventCommandsNvmCtxChanged( void )
{
 800f268:	b580      	push	{r7, lr}
 800f26a:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_COMMANDS );
 800f26c:	2004      	movs	r0, #4
 800f26e:	f7ff ffc1 	bl	800f1f4 <CallNvmCtxCallback>
}
 800f272:	bf00      	nop
 800f274:	bd80      	pop	{r7, pc}

0800f276 <EventClassBNvmCtxChanged>:

static void EventClassBNvmCtxChanged( void )
{
 800f276:	b580      	push	{r7, lr}
 800f278:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_CLASS_B );
 800f27a:	2005      	movs	r0, #5
 800f27c:	f7ff ffba 	bl	800f1f4 <CallNvmCtxCallback>
}
 800f280:	bf00      	nop
 800f282:	bd80      	pop	{r7, pc}

0800f284 <EventConfirmQueueNvmCtxChanged>:

static void EventConfirmQueueNvmCtxChanged( void )
{
 800f284:	b580      	push	{r7, lr}
 800f286:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_CONFIRM_QUEUE );
 800f288:	2006      	movs	r0, #6
 800f28a:	f7ff ffb3 	bl	800f1f4 <CallNvmCtxCallback>
}
 800f28e:	bf00      	nop
 800f290:	bd80      	pop	{r7, pc}
	...

0800f294 <IsRequestPending>:

static uint8_t IsRequestPending( void )
{
 800f294:	b480      	push	{r7}
 800f296:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 800f298:	4b0b      	ldr	r3, [pc, #44]	; (800f2c8 <IsRequestPending+0x34>)
 800f29a:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800f29e:	f003 0304 	and.w	r3, r3, #4
 800f2a2:	b2db      	uxtb	r3, r3
 800f2a4:	2b00      	cmp	r3, #0
 800f2a6:	d107      	bne.n	800f2b8 <IsRequestPending+0x24>
        ( MacCtx.MacFlags.Bits.McpsReq == 1 ) )
 800f2a8:	4b07      	ldr	r3, [pc, #28]	; (800f2c8 <IsRequestPending+0x34>)
 800f2aa:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800f2ae:	f003 0301 	and.w	r3, r3, #1
 800f2b2:	b2db      	uxtb	r3, r3
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 800f2b4:	2b00      	cmp	r3, #0
 800f2b6:	d001      	beq.n	800f2bc <IsRequestPending+0x28>
    {
        return 1;
 800f2b8:	2301      	movs	r3, #1
 800f2ba:	e000      	b.n	800f2be <IsRequestPending+0x2a>
    }
    return 0;
 800f2bc:	2300      	movs	r3, #0
}
 800f2be:	4618      	mov	r0, r3
 800f2c0:	46bd      	mov	sp, r7
 800f2c2:	bc80      	pop	{r7}
 800f2c4:	4770      	bx	lr
 800f2c6:	bf00      	nop
 800f2c8:	200004ec 	.word	0x200004ec

0800f2cc <LoRaMacIsBusy>:

/* Exported functions ---------------------------------------------------------*/
bool LoRaMacIsBusy( void )
{
 800f2cc:	b480      	push	{r7}
 800f2ce:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 800f2d0:	4b08      	ldr	r3, [pc, #32]	; (800f2f4 <LoRaMacIsBusy+0x28>)
 800f2d2:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800f2d6:	2b00      	cmp	r3, #0
 800f2d8:	d106      	bne.n	800f2e8 <LoRaMacIsBusy+0x1c>
        ( MacCtx.AllowRequests == LORAMAC_REQUEST_HANDLING_ON ) )
 800f2da:	4b06      	ldr	r3, [pc, #24]	; (800f2f4 <LoRaMacIsBusy+0x28>)
 800f2dc:	f893 3482 	ldrb.w	r3, [r3, #1154]	; 0x482
    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 800f2e0:	2b01      	cmp	r3, #1
 800f2e2:	d101      	bne.n	800f2e8 <LoRaMacIsBusy+0x1c>
    {
        return false;
 800f2e4:	2300      	movs	r3, #0
 800f2e6:	e000      	b.n	800f2ea <LoRaMacIsBusy+0x1e>
    }
    return true;
 800f2e8:	2301      	movs	r3, #1
}
 800f2ea:	4618      	mov	r0, r3
 800f2ec:	46bd      	mov	sp, r7
 800f2ee:	bc80      	pop	{r7}
 800f2f0:	4770      	bx	lr
 800f2f2:	bf00      	nop
 800f2f4:	200004ec 	.word	0x200004ec

0800f2f8 <LoRaMacProcess>:

void LoRaMacProcess( void )
{
 800f2f8:	b580      	push	{r7, lr}
 800f2fa:	b082      	sub	sp, #8
 800f2fc:	af00      	add	r7, sp, #0
    uint8_t noTx = 0x00;
 800f2fe:	2300      	movs	r3, #0
 800f300:	71fb      	strb	r3, [r7, #7]

    LoRaMacHandleIrqEvents( );
 800f302:	f7fd fc8d 	bl	800cc20 <LoRaMacHandleIrqEvents>
    LoRaMacClassBProcess( );
 800f306:	f001 fd77 	bl	8010df8 <LoRaMacClassBProcess>

    // MAC proceeded a state and is ready to check
    if( MacCtx.MacFlags.Bits.MacDone == 1 )
 800f30a:	4b1a      	ldr	r3, [pc, #104]	; (800f374 <LoRaMacProcess+0x7c>)
 800f30c:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800f310:	f003 0320 	and.w	r3, r3, #32
 800f314:	b2db      	uxtb	r3, r3
 800f316:	2b00      	cmp	r3, #0
 800f318:	d01e      	beq.n	800f358 <LoRaMacProcess+0x60>
    {
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_OFF );
 800f31a:	2000      	movs	r0, #0
 800f31c:	f7fd fcc6 	bl	800ccac <LoRaMacEnableRequests>
        LoRaMacCheckForRxAbort( );
 800f320:	f7fd fe74 	bl	800d00c <LoRaMacCheckForRxAbort>

        // An error occurs during transmitting
        if( IsRequestPending( ) > 0 )
 800f324:	f7ff ffb6 	bl	800f294 <IsRequestPending>
 800f328:	4603      	mov	r3, r0
 800f32a:	2b00      	cmp	r3, #0
 800f32c:	d006      	beq.n	800f33c <LoRaMacProcess+0x44>
        {
            noTx |= LoRaMacCheckForBeaconAcquisition( );
 800f32e:	f7fd fe45 	bl	800cfbc <LoRaMacCheckForBeaconAcquisition>
 800f332:	4603      	mov	r3, r0
 800f334:	461a      	mov	r2, r3
 800f336:	79fb      	ldrb	r3, [r7, #7]
 800f338:	4313      	orrs	r3, r2
 800f33a:	71fb      	strb	r3, [r7, #7]
        }

        if( noTx == 0x00 )
 800f33c:	79fb      	ldrb	r3, [r7, #7]
 800f33e:	2b00      	cmp	r3, #0
 800f340:	d103      	bne.n	800f34a <LoRaMacProcess+0x52>
        {
            LoRaMacHandleMlmeRequest( );
 800f342:	f7fd fdff 	bl	800cf44 <LoRaMacHandleMlmeRequest>
            LoRaMacHandleMcpsRequest( );
 800f346:	f7fd fd8f 	bl	800ce68 <LoRaMacHandleMcpsRequest>
        }
        LoRaMacHandleRequestEvents( );
 800f34a:	f7fd fcbf 	bl	800cccc <LoRaMacHandleRequestEvents>
        LoRaMacHandleScheduleUplinkEvent( );
 800f34e:	f7fd fd1f 	bl	800cd90 <LoRaMacHandleScheduleUplinkEvent>
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 800f352:	2001      	movs	r0, #1
 800f354:	f7fd fcaa 	bl	800ccac <LoRaMacEnableRequests>
    }
    LoRaMacHandleIndicationEvents( );
 800f358:	f7fd fd34 	bl	800cdc4 <LoRaMacHandleIndicationEvents>
    if( MacCtx.RxSlot == RX_SLOT_WIN_CLASS_C )
 800f35c:	4b05      	ldr	r3, [pc, #20]	; (800f374 <LoRaMacProcess+0x7c>)
 800f35e:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 800f362:	2b02      	cmp	r3, #2
 800f364:	d101      	bne.n	800f36a <LoRaMacProcess+0x72>
    {
        OpenContinuousRxCWindow( );
 800f366:	f7ff fa9b 	bl	800e8a0 <OpenContinuousRxCWindow>
    }
}
 800f36a:	bf00      	nop
 800f36c:	3708      	adds	r7, #8
 800f36e:	46bd      	mov	sp, r7
 800f370:	bd80      	pop	{r7, pc}
 800f372:	bf00      	nop
 800f374:	200004ec 	.word	0x200004ec

0800f378 <LoRaMacInitialization>:

LoRaMacStatus_t LoRaMacInitialization( LoRaMacPrimitives_t* primitives, LoRaMacCallback_t* callbacks, LoRaMacRegion_t region )
{
 800f378:	b590      	push	{r4, r7, lr}
 800f37a:	b099      	sub	sp, #100	; 0x64
 800f37c:	af02      	add	r7, sp, #8
 800f37e:	6178      	str	r0, [r7, #20]
 800f380:	6139      	str	r1, [r7, #16]
 800f382:	4613      	mov	r3, r2
 800f384:	73fb      	strb	r3, [r7, #15]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacClassBCallback_t classBCallbacks;
    LoRaMacClassBParams_t classBParams;

    if( ( primitives == NULL ) ||
 800f386:	697b      	ldr	r3, [r7, #20]
 800f388:	2b00      	cmp	r3, #0
 800f38a:	d002      	beq.n	800f392 <LoRaMacInitialization+0x1a>
 800f38c:	693b      	ldr	r3, [r7, #16]
 800f38e:	2b00      	cmp	r3, #0
 800f390:	d101      	bne.n	800f396 <LoRaMacInitialization+0x1e>
        ( callbacks == NULL ) )
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800f392:	2303      	movs	r3, #3
 800f394:	e30b      	b.n	800f9ae <LoRaMacInitialization+0x636>
    }

    if( ( primitives->MacMcpsConfirm == NULL ) ||
 800f396:	697b      	ldr	r3, [r7, #20]
 800f398:	681b      	ldr	r3, [r3, #0]
 800f39a:	2b00      	cmp	r3, #0
 800f39c:	d00b      	beq.n	800f3b6 <LoRaMacInitialization+0x3e>
        ( primitives->MacMcpsIndication == NULL ) ||
 800f39e:	697b      	ldr	r3, [r7, #20]
 800f3a0:	685b      	ldr	r3, [r3, #4]
    if( ( primitives->MacMcpsConfirm == NULL ) ||
 800f3a2:	2b00      	cmp	r3, #0
 800f3a4:	d007      	beq.n	800f3b6 <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeConfirm == NULL ) ||
 800f3a6:	697b      	ldr	r3, [r7, #20]
 800f3a8:	689b      	ldr	r3, [r3, #8]
        ( primitives->MacMcpsIndication == NULL ) ||
 800f3aa:	2b00      	cmp	r3, #0
 800f3ac:	d003      	beq.n	800f3b6 <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeIndication == NULL ) )
 800f3ae:	697b      	ldr	r3, [r7, #20]
 800f3b0:	68db      	ldr	r3, [r3, #12]
        ( primitives->MacMlmeConfirm == NULL ) ||
 800f3b2:	2b00      	cmp	r3, #0
 800f3b4:	d101      	bne.n	800f3ba <LoRaMacInitialization+0x42>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800f3b6:	2303      	movs	r3, #3
 800f3b8:	e2f9      	b.n	800f9ae <LoRaMacInitialization+0x636>
    }
    // Verify if the region is supported
    if( RegionIsActive( region ) == false )
 800f3ba:	7bfb      	ldrb	r3, [r7, #15]
 800f3bc:	4618      	mov	r0, r3
 800f3be:	f003 fc1a 	bl	8012bf6 <RegionIsActive>
 800f3c2:	4603      	mov	r3, r0
 800f3c4:	f083 0301 	eor.w	r3, r3, #1
 800f3c8:	b2db      	uxtb	r3, r3
 800f3ca:	2b00      	cmp	r3, #0
 800f3cc:	d001      	beq.n	800f3d2 <LoRaMacInitialization+0x5a>
    {
        return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 800f3ce:	2309      	movs	r3, #9
 800f3d0:	e2ed      	b.n	800f9ae <LoRaMacInitialization+0x636>
    }

    // Confirm queue reset
    LoRaMacConfirmQueueInit( primitives, EventConfirmQueueNvmCtxChanged );
 800f3d2:	49c5      	ldr	r1, [pc, #788]	; (800f6e8 <LoRaMacInitialization+0x370>)
 800f3d4:	6978      	ldr	r0, [r7, #20]
 800f3d6:	f002 f88f 	bl	80114f8 <LoRaMacConfirmQueueInit>

    // Initialize the module context with zeros
    memset1( ( uint8_t* ) &NvmMacCtx, 0x00, sizeof( LoRaMacNvmCtx_t ) );
 800f3da:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 800f3de:	2100      	movs	r1, #0
 800f3e0:	48c2      	ldr	r0, [pc, #776]	; (800f6ec <LoRaMacInitialization+0x374>)
 800f3e2:	f007 f985 	bl	80166f0 <memset1>
    memset1( ( uint8_t* ) &MacCtx, 0x00, sizeof( LoRaMacCtx_t ) );
 800f3e6:	f240 428c 	movw	r2, #1164	; 0x48c
 800f3ea:	2100      	movs	r1, #0
 800f3ec:	48c0      	ldr	r0, [pc, #768]	; (800f6f0 <LoRaMacInitialization+0x378>)
 800f3ee:	f007 f97f 	bl	80166f0 <memset1>
    MacCtx.NvmCtx = &NvmMacCtx;
 800f3f2:	4bbf      	ldr	r3, [pc, #764]	; (800f6f0 <LoRaMacInitialization+0x378>)
 800f3f4:	4abd      	ldr	r2, [pc, #756]	; (800f6ec <LoRaMacInitialization+0x374>)
 800f3f6:	f8c3 2484 	str.w	r2, [r3, #1156]	; 0x484

    // Set non zero variables to its default value
    MacCtx.AckTimeoutRetriesCounter = 1;
 800f3fa:	4bbd      	ldr	r3, [pc, #756]	; (800f6f0 <LoRaMacInitialization+0x378>)
 800f3fc:	2201      	movs	r2, #1
 800f3fe:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
    MacCtx.AckTimeoutRetries = 1;
 800f402:	4bbb      	ldr	r3, [pc, #748]	; (800f6f0 <LoRaMacInitialization+0x378>)
 800f404:	2201      	movs	r2, #1
 800f406:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
    MacCtx.NvmCtx->Region = region;
 800f40a:	4bb9      	ldr	r3, [pc, #740]	; (800f6f0 <LoRaMacInitialization+0x378>)
 800f40c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f410:	7bfa      	ldrb	r2, [r7, #15]
 800f412:	701a      	strb	r2, [r3, #0]
    MacCtx.NvmCtx->DeviceClass = CLASS_A;
 800f414:	4bb6      	ldr	r3, [pc, #728]	; (800f6f0 <LoRaMacInitialization+0x378>)
 800f416:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f41a:	2200      	movs	r2, #0
 800f41c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
    MacCtx.NvmCtx->RepeaterSupport = false;
 800f420:	4bb3      	ldr	r3, [pc, #716]	; (800f6f0 <LoRaMacInitialization+0x378>)
 800f422:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f426:	2200      	movs	r2, #0
 800f428:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca

    // Setup version
    MacCtx.NvmCtx->Version.Value = LORAMAC_VERSION;
 800f42c:	4bb0      	ldr	r3, [pc, #704]	; (800f6f0 <LoRaMacInitialization+0x378>)
 800f42e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f432:	4ab0      	ldr	r2, [pc, #704]	; (800f6f4 <LoRaMacInitialization+0x37c>)
 800f434:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

    // Reset to defaults
    getPhy.Attribute = PHY_DUTY_CYCLE;
 800f438:	230f      	movs	r3, #15
 800f43a:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f43e:	4bac      	ldr	r3, [pc, #688]	; (800f6f0 <LoRaMacInitialization+0x378>)
 800f440:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f444:	781b      	ldrb	r3, [r3, #0]
 800f446:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f44a:	4611      	mov	r1, r2
 800f44c:	4618      	mov	r0, r3
 800f44e:	f003 fbe7 	bl	8012c20 <RegionGetPhyParam>
 800f452:	4603      	mov	r3, r0
 800f454:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->DutyCycleOn = ( bool ) phyParam.Value;
 800f456:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f458:	4ba5      	ldr	r3, [pc, #660]	; (800f6f0 <LoRaMacInitialization+0x378>)
 800f45a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f45e:	2a00      	cmp	r2, #0
 800f460:	bf14      	ite	ne
 800f462:	2201      	movne	r2, #1
 800f464:	2200      	moveq	r2, #0
 800f466:	b2d2      	uxtb	r2, r2
 800f468:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9

    getPhy.Attribute = PHY_DEF_TX_POWER;
 800f46c:	230a      	movs	r3, #10
 800f46e:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f472:	4b9f      	ldr	r3, [pc, #636]	; (800f6f0 <LoRaMacInitialization+0x378>)
 800f474:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f478:	781b      	ldrb	r3, [r3, #0]
 800f47a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f47e:	4611      	mov	r1, r2
 800f480:	4618      	mov	r0, r3
 800f482:	f003 fbcd 	bl	8012c20 <RegionGetPhyParam>
 800f486:	4603      	mov	r3, r0
 800f488:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower = phyParam.Value;
 800f48a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f48c:	4b98      	ldr	r3, [pc, #608]	; (800f6f0 <LoRaMacInitialization+0x378>)
 800f48e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f492:	b252      	sxtb	r2, r2
 800f494:	711a      	strb	r2, [r3, #4]

    getPhy.Attribute = PHY_DEF_TX_DR;
 800f496:	2306      	movs	r3, #6
 800f498:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f49c:	4b94      	ldr	r3, [pc, #592]	; (800f6f0 <LoRaMacInitialization+0x378>)
 800f49e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f4a2:	781b      	ldrb	r3, [r3, #0]
 800f4a4:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f4a8:	4611      	mov	r1, r2
 800f4aa:	4618      	mov	r0, r3
 800f4ac:	f003 fbb8 	bl	8012c20 <RegionGetPhyParam>
 800f4b0:	4603      	mov	r3, r0
 800f4b2:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate = phyParam.Value;
 800f4b4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f4b6:	4b8e      	ldr	r3, [pc, #568]	; (800f6f0 <LoRaMacInitialization+0x378>)
 800f4b8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f4bc:	b252      	sxtb	r2, r2
 800f4be:	715a      	strb	r2, [r3, #5]

    getPhy.Attribute = PHY_MAX_RX_WINDOW;
 800f4c0:	2310      	movs	r3, #16
 800f4c2:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f4c6:	4b8a      	ldr	r3, [pc, #552]	; (800f6f0 <LoRaMacInitialization+0x378>)
 800f4c8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f4cc:	781b      	ldrb	r3, [r3, #0]
 800f4ce:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f4d2:	4611      	mov	r1, r2
 800f4d4:	4618      	mov	r0, r3
 800f4d6:	f003 fba3 	bl	8012c20 <RegionGetPhyParam>
 800f4da:	4603      	mov	r3, r0
 800f4dc:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.MaxRxWindow = phyParam.Value;
 800f4de:	4b84      	ldr	r3, [pc, #528]	; (800f6f0 <LoRaMacInitialization+0x378>)
 800f4e0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f4e4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f4e6:	611a      	str	r2, [r3, #16]

    getPhy.Attribute = PHY_RECEIVE_DELAY1;
 800f4e8:	2311      	movs	r3, #17
 800f4ea:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f4ee:	4b80      	ldr	r3, [pc, #512]	; (800f6f0 <LoRaMacInitialization+0x378>)
 800f4f0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f4f4:	781b      	ldrb	r3, [r3, #0]
 800f4f6:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f4fa:	4611      	mov	r1, r2
 800f4fc:	4618      	mov	r0, r3
 800f4fe:	f003 fb8f 	bl	8012c20 <RegionGetPhyParam>
 800f502:	4603      	mov	r3, r0
 800f504:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay1 = phyParam.Value;
 800f506:	4b7a      	ldr	r3, [pc, #488]	; (800f6f0 <LoRaMacInitialization+0x378>)
 800f508:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f50c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f50e:	615a      	str	r2, [r3, #20]

    getPhy.Attribute = PHY_RECEIVE_DELAY2;
 800f510:	2312      	movs	r3, #18
 800f512:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f516:	4b76      	ldr	r3, [pc, #472]	; (800f6f0 <LoRaMacInitialization+0x378>)
 800f518:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f51c:	781b      	ldrb	r3, [r3, #0]
 800f51e:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f522:	4611      	mov	r1, r2
 800f524:	4618      	mov	r0, r3
 800f526:	f003 fb7b 	bl	8012c20 <RegionGetPhyParam>
 800f52a:	4603      	mov	r3, r0
 800f52c:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay2 = phyParam.Value;
 800f52e:	4b70      	ldr	r3, [pc, #448]	; (800f6f0 <LoRaMacInitialization+0x378>)
 800f530:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f534:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f536:	619a      	str	r2, [r3, #24]

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY1;
 800f538:	2313      	movs	r3, #19
 800f53a:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f53e:	4b6c      	ldr	r3, [pc, #432]	; (800f6f0 <LoRaMacInitialization+0x378>)
 800f540:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f544:	781b      	ldrb	r3, [r3, #0]
 800f546:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f54a:	4611      	mov	r1, r2
 800f54c:	4618      	mov	r0, r3
 800f54e:	f003 fb67 	bl	8012c20 <RegionGetPhyParam>
 800f552:	4603      	mov	r3, r0
 800f554:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay1 = phyParam.Value;
 800f556:	4b66      	ldr	r3, [pc, #408]	; (800f6f0 <LoRaMacInitialization+0x378>)
 800f558:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f55c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f55e:	61da      	str	r2, [r3, #28]

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY2;
 800f560:	2314      	movs	r3, #20
 800f562:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f566:	4b62      	ldr	r3, [pc, #392]	; (800f6f0 <LoRaMacInitialization+0x378>)
 800f568:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f56c:	781b      	ldrb	r3, [r3, #0]
 800f56e:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f572:	4611      	mov	r1, r2
 800f574:	4618      	mov	r0, r3
 800f576:	f003 fb53 	bl	8012c20 <RegionGetPhyParam>
 800f57a:	4603      	mov	r3, r0
 800f57c:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay2 = phyParam.Value;
 800f57e:	4b5c      	ldr	r3, [pc, #368]	; (800f6f0 <LoRaMacInitialization+0x378>)
 800f580:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f584:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f586:	621a      	str	r2, [r3, #32]

    getPhy.Attribute = PHY_DEF_DR1_OFFSET;
 800f588:	2317      	movs	r3, #23
 800f58a:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f58e:	4b58      	ldr	r3, [pc, #352]	; (800f6f0 <LoRaMacInitialization+0x378>)
 800f590:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f594:	781b      	ldrb	r3, [r3, #0]
 800f596:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f59a:	4611      	mov	r1, r2
 800f59c:	4618      	mov	r0, r3
 800f59e:	f003 fb3f 	bl	8012c20 <RegionGetPhyParam>
 800f5a2:	4603      	mov	r3, r0
 800f5a4:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.Rx1DrOffset = phyParam.Value;
 800f5a6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f5a8:	4b51      	ldr	r3, [pc, #324]	; (800f6f0 <LoRaMacInitialization+0x378>)
 800f5aa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f5ae:	b2d2      	uxtb	r2, r2
 800f5b0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    getPhy.Attribute = PHY_DEF_RX2_FREQUENCY;
 800f5b4:	2318      	movs	r3, #24
 800f5b6:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f5ba:	4b4d      	ldr	r3, [pc, #308]	; (800f6f0 <LoRaMacInitialization+0x378>)
 800f5bc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f5c0:	781b      	ldrb	r3, [r3, #0]
 800f5c2:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f5c6:	4611      	mov	r1, r2
 800f5c8:	4618      	mov	r0, r3
 800f5ca:	f003 fb29 	bl	8012c20 <RegionGetPhyParam>
 800f5ce:	4603      	mov	r3, r0
 800f5d0:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel.Frequency = phyParam.Value;
 800f5d2:	4b47      	ldr	r3, [pc, #284]	; (800f6f0 <LoRaMacInitialization+0x378>)
 800f5d4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f5d8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f5da:	629a      	str	r2, [r3, #40]	; 0x28
    MacCtx.NvmCtx->MacParamsDefaults.RxCChannel.Frequency = phyParam.Value;
 800f5dc:	4b44      	ldr	r3, [pc, #272]	; (800f6f0 <LoRaMacInitialization+0x378>)
 800f5de:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f5e2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f5e4:	631a      	str	r2, [r3, #48]	; 0x30

    getPhy.Attribute = PHY_DEF_RX2_DR;
 800f5e6:	2319      	movs	r3, #25
 800f5e8:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f5ec:	4b40      	ldr	r3, [pc, #256]	; (800f6f0 <LoRaMacInitialization+0x378>)
 800f5ee:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f5f2:	781b      	ldrb	r3, [r3, #0]
 800f5f4:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f5f8:	4611      	mov	r1, r2
 800f5fa:	4618      	mov	r0, r3
 800f5fc:	f003 fb10 	bl	8012c20 <RegionGetPhyParam>
 800f600:	4603      	mov	r3, r0
 800f602:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel.Datarate = phyParam.Value;
 800f604:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f606:	4b3a      	ldr	r3, [pc, #232]	; (800f6f0 <LoRaMacInitialization+0x378>)
 800f608:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f60c:	b2d2      	uxtb	r2, r2
 800f60e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    MacCtx.NvmCtx->MacParamsDefaults.RxCChannel.Datarate = phyParam.Value;
 800f612:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f614:	4b36      	ldr	r3, [pc, #216]	; (800f6f0 <LoRaMacInitialization+0x378>)
 800f616:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f61a:	b2d2      	uxtb	r2, r2
 800f61c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    getPhy.Attribute = PHY_DEF_UPLINK_DWELL_TIME;
 800f620:	231e      	movs	r3, #30
 800f622:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f626:	4b32      	ldr	r3, [pc, #200]	; (800f6f0 <LoRaMacInitialization+0x378>)
 800f628:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f62c:	781b      	ldrb	r3, [r3, #0]
 800f62e:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f632:	4611      	mov	r1, r2
 800f634:	4618      	mov	r0, r3
 800f636:	f003 faf3 	bl	8012c20 <RegionGetPhyParam>
 800f63a:	4603      	mov	r3, r0
 800f63c:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.UplinkDwellTime = phyParam.Value;
 800f63e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f640:	4b2b      	ldr	r3, [pc, #172]	; (800f6f0 <LoRaMacInitialization+0x378>)
 800f642:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f646:	b2d2      	uxtb	r2, r2
 800f648:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    getPhy.Attribute = PHY_DEF_DOWNLINK_DWELL_TIME;
 800f64c:	231f      	movs	r3, #31
 800f64e:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f652:	4b27      	ldr	r3, [pc, #156]	; (800f6f0 <LoRaMacInitialization+0x378>)
 800f654:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f658:	781b      	ldrb	r3, [r3, #0]
 800f65a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f65e:	4611      	mov	r1, r2
 800f660:	4618      	mov	r0, r3
 800f662:	f003 fadd 	bl	8012c20 <RegionGetPhyParam>
 800f666:	4603      	mov	r3, r0
 800f668:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.DownlinkDwellTime = phyParam.Value;
 800f66a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f66c:	4b20      	ldr	r3, [pc, #128]	; (800f6f0 <LoRaMacInitialization+0x378>)
 800f66e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f672:	b2d2      	uxtb	r2, r2
 800f674:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    getPhy.Attribute = PHY_DEF_MAX_EIRP;
 800f678:	2320      	movs	r3, #32
 800f67a:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f67e:	4b1c      	ldr	r3, [pc, #112]	; (800f6f0 <LoRaMacInitialization+0x378>)
 800f680:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f684:	781b      	ldrb	r3, [r3, #0]
 800f686:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f68a:	4611      	mov	r1, r2
 800f68c:	4618      	mov	r0, r3
 800f68e:	f003 fac7 	bl	8012c20 <RegionGetPhyParam>
 800f692:	4603      	mov	r3, r0
 800f694:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.MaxEirp = phyParam.fValue;
 800f696:	4b16      	ldr	r3, [pc, #88]	; (800f6f0 <LoRaMacInitialization+0x378>)
 800f698:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f69c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f69e:	63da      	str	r2, [r3, #60]	; 0x3c

    getPhy.Attribute = PHY_DEF_ANTENNA_GAIN;
 800f6a0:	2321      	movs	r3, #33	; 0x21
 800f6a2:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f6a6:	4b12      	ldr	r3, [pc, #72]	; (800f6f0 <LoRaMacInitialization+0x378>)
 800f6a8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f6ac:	781b      	ldrb	r3, [r3, #0]
 800f6ae:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f6b2:	4611      	mov	r1, r2
 800f6b4:	4618      	mov	r0, r3
 800f6b6:	f003 fab3 	bl	8012c20 <RegionGetPhyParam>
 800f6ba:	4603      	mov	r3, r0
 800f6bc:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.AntennaGain = phyParam.fValue;
 800f6be:	4b0c      	ldr	r3, [pc, #48]	; (800f6f0 <LoRaMacInitialization+0x378>)
 800f6c0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f6c4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f6c6:	641a      	str	r2, [r3, #64]	; 0x40

    getPhy.Attribute = PHY_DEF_ADR_ACK_LIMIT;
 800f6c8:	230b      	movs	r3, #11
 800f6ca:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f6ce:	4b08      	ldr	r3, [pc, #32]	; (800f6f0 <LoRaMacInitialization+0x378>)
 800f6d0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f6d4:	781b      	ldrb	r3, [r3, #0]
 800f6d6:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f6da:	4611      	mov	r1, r2
 800f6dc:	4618      	mov	r0, r3
 800f6de:	f003 fa9f 	bl	8012c20 <RegionGetPhyParam>
 800f6e2:	4603      	mov	r3, r0
 800f6e4:	e008      	b.n	800f6f8 <LoRaMacInitialization+0x380>
 800f6e6:	bf00      	nop
 800f6e8:	0800f285 	.word	0x0800f285
 800f6ec:	20000978 	.word	0x20000978
 800f6f0:	200004ec 	.word	0x200004ec
 800f6f4:	01000300 	.word	0x01000300
 800f6f8:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.AdrAckLimit = phyParam.Value;
 800f6fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f6fc:	b29a      	uxth	r2, r3
 800f6fe:	4bae      	ldr	r3, [pc, #696]	; (800f9b8 <LoRaMacInitialization+0x640>)
 800f700:	f8a3 23f4 	strh.w	r2, [r3, #1012]	; 0x3f4

    getPhy.Attribute = PHY_DEF_ADR_ACK_DELAY;
 800f704:	230c      	movs	r3, #12
 800f706:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f70a:	4bab      	ldr	r3, [pc, #684]	; (800f9b8 <LoRaMacInitialization+0x640>)
 800f70c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f710:	781b      	ldrb	r3, [r3, #0]
 800f712:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f716:	4611      	mov	r1, r2
 800f718:	4618      	mov	r0, r3
 800f71a:	f003 fa81 	bl	8012c20 <RegionGetPhyParam>
 800f71e:	4603      	mov	r3, r0
 800f720:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.AdrAckDelay = phyParam.Value;
 800f722:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f724:	b29a      	uxth	r2, r3
 800f726:	4ba4      	ldr	r3, [pc, #656]	; (800f9b8 <LoRaMacInitialization+0x640>)
 800f728:	f8a3 23f6 	strh.w	r2, [r3, #1014]	; 0x3f6

    // Init parameters which are not set in function ResetMacParameters
    MacCtx.NvmCtx->MacParamsDefaults.ChannelsNbTrans = 1;
 800f72c:	4ba2      	ldr	r3, [pc, #648]	; (800f9b8 <LoRaMacInitialization+0x640>)
 800f72e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f732:	2201      	movs	r2, #1
 800f734:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    MacCtx.NvmCtx->MacParamsDefaults.SystemMaxRxError = 10;
 800f738:	4b9f      	ldr	r3, [pc, #636]	; (800f9b8 <LoRaMacInitialization+0x640>)
 800f73a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f73e:	220a      	movs	r2, #10
 800f740:	609a      	str	r2, [r3, #8]
    MacCtx.NvmCtx->MacParamsDefaults.MinRxSymbols = 6;
 800f742:	4b9d      	ldr	r3, [pc, #628]	; (800f9b8 <LoRaMacInitialization+0x640>)
 800f744:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f748:	2206      	movs	r2, #6
 800f74a:	731a      	strb	r2, [r3, #12]

    MacCtx.NvmCtx->MacParams.SystemMaxRxError = MacCtx.NvmCtx->MacParamsDefaults.SystemMaxRxError;
 800f74c:	4b9a      	ldr	r3, [pc, #616]	; (800f9b8 <LoRaMacInitialization+0x640>)
 800f74e:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800f752:	4b99      	ldr	r3, [pc, #612]	; (800f9b8 <LoRaMacInitialization+0x640>)
 800f754:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f758:	6892      	ldr	r2, [r2, #8]
 800f75a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    MacCtx.NvmCtx->MacParams.MinRxSymbols = MacCtx.NvmCtx->MacParamsDefaults.MinRxSymbols;
 800f75e:	4b96      	ldr	r3, [pc, #600]	; (800f9b8 <LoRaMacInitialization+0x640>)
 800f760:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800f764:	4b94      	ldr	r3, [pc, #592]	; (800f9b8 <LoRaMacInitialization+0x640>)
 800f766:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f76a:	7b12      	ldrb	r2, [r2, #12]
 800f76c:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
    MacCtx.NvmCtx->MacParams.MaxRxWindow = MacCtx.NvmCtx->MacParamsDefaults.MaxRxWindow;
 800f770:	4b91      	ldr	r3, [pc, #580]	; (800f9b8 <LoRaMacInitialization+0x640>)
 800f772:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800f776:	4b90      	ldr	r3, [pc, #576]	; (800f9b8 <LoRaMacInitialization+0x640>)
 800f778:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f77c:	6912      	ldr	r2, [r2, #16]
 800f77e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    MacCtx.NvmCtx->MacParams.ReceiveDelay1 = MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay1;
 800f782:	4b8d      	ldr	r3, [pc, #564]	; (800f9b8 <LoRaMacInitialization+0x640>)
 800f784:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800f788:	4b8b      	ldr	r3, [pc, #556]	; (800f9b8 <LoRaMacInitialization+0x640>)
 800f78a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f78e:	6952      	ldr	r2, [r2, #20]
 800f790:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    MacCtx.NvmCtx->MacParams.ReceiveDelay2 = MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay2;
 800f794:	4b88      	ldr	r3, [pc, #544]	; (800f9b8 <LoRaMacInitialization+0x640>)
 800f796:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800f79a:	4b87      	ldr	r3, [pc, #540]	; (800f9b8 <LoRaMacInitialization+0x640>)
 800f79c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f7a0:	6992      	ldr	r2, [r2, #24]
 800f7a2:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    MacCtx.NvmCtx->MacParams.JoinAcceptDelay1 = MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay1;
 800f7a6:	4b84      	ldr	r3, [pc, #528]	; (800f9b8 <LoRaMacInitialization+0x640>)
 800f7a8:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800f7ac:	4b82      	ldr	r3, [pc, #520]	; (800f9b8 <LoRaMacInitialization+0x640>)
 800f7ae:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f7b2:	69d2      	ldr	r2, [r2, #28]
 800f7b4:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    MacCtx.NvmCtx->MacParams.JoinAcceptDelay2 = MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay2;
 800f7b8:	4b7f      	ldr	r3, [pc, #508]	; (800f9b8 <LoRaMacInitialization+0x640>)
 800f7ba:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800f7be:	4b7e      	ldr	r3, [pc, #504]	; (800f9b8 <LoRaMacInitialization+0x640>)
 800f7c0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f7c4:	6a12      	ldr	r2, [r2, #32]
 800f7c6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    MacCtx.NvmCtx->MacParams.ChannelsNbTrans = MacCtx.NvmCtx->MacParamsDefaults.ChannelsNbTrans;
 800f7ca:	4b7b      	ldr	r3, [pc, #492]	; (800f9b8 <LoRaMacInitialization+0x640>)
 800f7cc:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800f7d0:	4b79      	ldr	r3, [pc, #484]	; (800f9b8 <LoRaMacInitialization+0x640>)
 800f7d2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f7d6:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 800f7da:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4

    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_DEFAULTS;
 800f7de:	2300      	movs	r3, #0
 800f7e0:	f887 3020 	strb.w	r3, [r7, #32]
    params.NvmCtx = NULL;
 800f7e4:	2300      	movs	r3, #0
 800f7e6:	61fb      	str	r3, [r7, #28]
    RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 800f7e8:	4b73      	ldr	r3, [pc, #460]	; (800f9b8 <LoRaMacInitialization+0x640>)
 800f7ea:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f7ee:	781b      	ldrb	r3, [r3, #0]
 800f7f0:	f107 021c 	add.w	r2, r7, #28
 800f7f4:	4611      	mov	r1, r2
 800f7f6:	4618      	mov	r0, r3
 800f7f8:	f003 fa4b 	bl	8012c92 <RegionInitDefaults>

    ResetMacParameters( );
 800f7fc:	f7fe ff40 	bl	800e680 <ResetMacParameters>

    MacCtx.NvmCtx->PublicNetwork = true;
 800f800:	4b6d      	ldr	r3, [pc, #436]	; (800f9b8 <LoRaMacInitialization+0x640>)
 800f802:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f806:	2201      	movs	r2, #1
 800f808:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

    MacCtx.MacPrimitives = primitives;
 800f80c:	4a6a      	ldr	r2, [pc, #424]	; (800f9b8 <LoRaMacInitialization+0x640>)
 800f80e:	697b      	ldr	r3, [r7, #20]
 800f810:	f8c2 3344 	str.w	r3, [r2, #836]	; 0x344
    MacCtx.MacCallbacks = callbacks;
 800f814:	4a68      	ldr	r2, [pc, #416]	; (800f9b8 <LoRaMacInitialization+0x640>)
 800f816:	693b      	ldr	r3, [r7, #16]
 800f818:	f8c2 3348 	str.w	r3, [r2, #840]	; 0x348
    MacCtx.MacFlags.Value = 0;
 800f81c:	4b66      	ldr	r3, [pc, #408]	; (800f9b8 <LoRaMacInitialization+0x640>)
 800f81e:	2200      	movs	r2, #0
 800f820:	f883 2481 	strb.w	r2, [r3, #1153]	; 0x481
    MacCtx.MacState = LORAMAC_STOPPED;
 800f824:	4b64      	ldr	r3, [pc, #400]	; (800f9b8 <LoRaMacInitialization+0x640>)
 800f826:	2201      	movs	r2, #1
 800f828:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340

    // Reset duty cycle times
    MacCtx.NvmCtx->LastTxDoneTime = 0;
 800f82c:	4b62      	ldr	r3, [pc, #392]	; (800f9b8 <LoRaMacInitialization+0x640>)
 800f82e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f832:	2200      	movs	r2, #0
 800f834:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
    MacCtx.NvmCtx->AggregatedTimeOff = 0;
 800f838:	4b5f      	ldr	r3, [pc, #380]	; (800f9b8 <LoRaMacInitialization+0x640>)
 800f83a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f83e:	2200      	movs	r2, #0
 800f840:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154

    // Initialize timers
    TimerInit( &MacCtx.TxDelayedTimer, OnTxDelayedTimerEvent );
 800f844:	2300      	movs	r3, #0
 800f846:	9300      	str	r3, [sp, #0]
 800f848:	4b5c      	ldr	r3, [pc, #368]	; (800f9bc <LoRaMacInitialization+0x644>)
 800f84a:	2200      	movs	r2, #0
 800f84c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800f850:	485b      	ldr	r0, [pc, #364]	; (800f9c0 <LoRaMacInitialization+0x648>)
 800f852:	f00a fafb 	bl	8019e4c <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer1, OnRxWindow1TimerEvent );
 800f856:	2300      	movs	r3, #0
 800f858:	9300      	str	r3, [sp, #0]
 800f85a:	4b5a      	ldr	r3, [pc, #360]	; (800f9c4 <LoRaMacInitialization+0x64c>)
 800f85c:	2200      	movs	r2, #0
 800f85e:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800f862:	4859      	ldr	r0, [pc, #356]	; (800f9c8 <LoRaMacInitialization+0x650>)
 800f864:	f00a faf2 	bl	8019e4c <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer2, OnRxWindow2TimerEvent );
 800f868:	2300      	movs	r3, #0
 800f86a:	9300      	str	r3, [sp, #0]
 800f86c:	4b57      	ldr	r3, [pc, #348]	; (800f9cc <LoRaMacInitialization+0x654>)
 800f86e:	2200      	movs	r2, #0
 800f870:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800f874:	4856      	ldr	r0, [pc, #344]	; (800f9d0 <LoRaMacInitialization+0x658>)
 800f876:	f00a fae9 	bl	8019e4c <UTIL_TIMER_Create>
    TimerInit( &MacCtx.AckTimeoutTimer, OnAckTimeoutTimerEvent );
 800f87a:	2300      	movs	r3, #0
 800f87c:	9300      	str	r3, [sp, #0]
 800f87e:	4b55      	ldr	r3, [pc, #340]	; (800f9d4 <LoRaMacInitialization+0x65c>)
 800f880:	2200      	movs	r2, #0
 800f882:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800f886:	4854      	ldr	r0, [pc, #336]	; (800f9d8 <LoRaMacInitialization+0x660>)
 800f888:	f00a fae0 	bl	8019e4c <UTIL_TIMER_Create>

    // Store the current initialization time
    MacCtx.NvmCtx->InitializationTime = SysTimeGetMcuTime( );
 800f88c:	4b4a      	ldr	r3, [pc, #296]	; (800f9b8 <LoRaMacInitialization+0x640>)
 800f88e:	f8d3 4484 	ldr.w	r4, [r3, #1156]	; 0x484
 800f892:	463b      	mov	r3, r7
 800f894:	4618      	mov	r0, r3
 800f896:	f009 fecf 	bl	8019638 <SysTimeGetMcuTime>
 800f89a:	f504 73ac 	add.w	r3, r4, #344	; 0x158
 800f89e:	463a      	mov	r2, r7
 800f8a0:	e892 0003 	ldmia.w	r2, {r0, r1}
 800f8a4:	e883 0003 	stmia.w	r3, {r0, r1}

    // Initialize Radio driver
    MacCtx.RadioEvents.TxDone = OnRadioTxDone;
 800f8a8:	4b43      	ldr	r3, [pc, #268]	; (800f9b8 <LoRaMacInitialization+0x640>)
 800f8aa:	4a4c      	ldr	r2, [pc, #304]	; (800f9dc <LoRaMacInitialization+0x664>)
 800f8ac:	f8c3 234c 	str.w	r2, [r3, #844]	; 0x34c
    MacCtx.RadioEvents.RxDone = OnRadioRxDone;
 800f8b0:	4b41      	ldr	r3, [pc, #260]	; (800f9b8 <LoRaMacInitialization+0x640>)
 800f8b2:	4a4b      	ldr	r2, [pc, #300]	; (800f9e0 <LoRaMacInitialization+0x668>)
 800f8b4:	f8c3 2354 	str.w	r2, [r3, #852]	; 0x354
    MacCtx.RadioEvents.RxError = OnRadioRxError;
 800f8b8:	4b3f      	ldr	r3, [pc, #252]	; (800f9b8 <LoRaMacInitialization+0x640>)
 800f8ba:	4a4a      	ldr	r2, [pc, #296]	; (800f9e4 <LoRaMacInitialization+0x66c>)
 800f8bc:	f8c3 235c 	str.w	r2, [r3, #860]	; 0x35c
    MacCtx.RadioEvents.TxTimeout = OnRadioTxTimeout;
 800f8c0:	4b3d      	ldr	r3, [pc, #244]	; (800f9b8 <LoRaMacInitialization+0x640>)
 800f8c2:	4a49      	ldr	r2, [pc, #292]	; (800f9e8 <LoRaMacInitialization+0x670>)
 800f8c4:	f8c3 2350 	str.w	r2, [r3, #848]	; 0x350
    MacCtx.RadioEvents.RxTimeout = OnRadioRxTimeout;
 800f8c8:	4b3b      	ldr	r3, [pc, #236]	; (800f9b8 <LoRaMacInitialization+0x640>)
 800f8ca:	4a48      	ldr	r2, [pc, #288]	; (800f9ec <LoRaMacInitialization+0x674>)
 800f8cc:	f8c3 2358 	str.w	r2, [r3, #856]	; 0x358
    Radio.Init( &MacCtx.RadioEvents );
 800f8d0:	4b47      	ldr	r3, [pc, #284]	; (800f9f0 <LoRaMacInitialization+0x678>)
 800f8d2:	681b      	ldr	r3, [r3, #0]
 800f8d4:	4847      	ldr	r0, [pc, #284]	; (800f9f4 <LoRaMacInitialization+0x67c>)
 800f8d6:	4798      	blx	r3

    // Initialize the Secure Element driver
    if( SecureElementInit( EventSecureElementNvmCtxChanged ) != SECURE_ELEMENT_SUCCESS )
 800f8d8:	4847      	ldr	r0, [pc, #284]	; (800f9f8 <LoRaMacInitialization+0x680>)
 800f8da:	f7fa fdc9 	bl	800a470 <SecureElementInit>
 800f8de:	4603      	mov	r3, r0
 800f8e0:	2b00      	cmp	r3, #0
 800f8e2:	d001      	beq.n	800f8e8 <LoRaMacInitialization+0x570>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 800f8e4:	2311      	movs	r3, #17
 800f8e6:	e062      	b.n	800f9ae <LoRaMacInitialization+0x636>
    }

    // Initialize Crypto module
    if( LoRaMacCryptoInit( EventCryptoNvmCtxChanged ) != LORAMAC_CRYPTO_SUCCESS )
 800f8e8:	4844      	ldr	r0, [pc, #272]	; (800f9fc <LoRaMacInitialization+0x684>)
 800f8ea:	f002 fab7 	bl	8011e5c <LoRaMacCryptoInit>
 800f8ee:	4603      	mov	r3, r0
 800f8f0:	2b00      	cmp	r3, #0
 800f8f2:	d001      	beq.n	800f8f8 <LoRaMacInitialization+0x580>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 800f8f4:	2311      	movs	r3, #17
 800f8f6:	e05a      	b.n	800f9ae <LoRaMacInitialization+0x636>
    }

    // Initialize MAC commands module
    if( LoRaMacCommandsInit( EventCommandsNvmCtxChanged ) != LORAMAC_COMMANDS_SUCCESS )
 800f8f8:	4841      	ldr	r0, [pc, #260]	; (800fa00 <LoRaMacInitialization+0x688>)
 800f8fa:	f001 fb97 	bl	801102c <LoRaMacCommandsInit>
 800f8fe:	4603      	mov	r3, r0
 800f900:	2b00      	cmp	r3, #0
 800f902:	d001      	beq.n	800f908 <LoRaMacInitialization+0x590>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800f904:	2313      	movs	r3, #19
 800f906:	e052      	b.n	800f9ae <LoRaMacInitialization+0x636>
    }

    // Set multicast downlink counter reference
    if( LoRaMacCryptoSetMulticastReference( MacCtx.NvmCtx->MulticastChannelList ) != LORAMAC_CRYPTO_SUCCESS )
 800f908:	4b2b      	ldr	r3, [pc, #172]	; (800f9b8 <LoRaMacInitialization+0x640>)
 800f90a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f90e:	3350      	adds	r3, #80	; 0x50
 800f910:	4618      	mov	r0, r3
 800f912:	f002 fb95 	bl	8012040 <LoRaMacCryptoSetMulticastReference>
 800f916:	4603      	mov	r3, r0
 800f918:	2b00      	cmp	r3, #0
 800f91a:	d001      	beq.n	800f920 <LoRaMacInitialization+0x5a8>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 800f91c:	2311      	movs	r3, #17
 800f91e:	e046      	b.n	800f9ae <LoRaMacInitialization+0x636>
    }

    // Random seed initialization
    srand1( Radio.Random( ) );
 800f920:	4b33      	ldr	r3, [pc, #204]	; (800f9f0 <LoRaMacInitialization+0x678>)
 800f922:	695b      	ldr	r3, [r3, #20]
 800f924:	4798      	blx	r3
 800f926:	4603      	mov	r3, r0
 800f928:	4618      	mov	r0, r3
 800f92a:	f006 fe83 	bl	8016634 <srand1>

    Radio.SetPublicNetwork( MacCtx.NvmCtx->PublicNetwork );
 800f92e:	4b30      	ldr	r3, [pc, #192]	; (800f9f0 <LoRaMacInitialization+0x678>)
 800f930:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f932:	4a21      	ldr	r2, [pc, #132]	; (800f9b8 <LoRaMacInitialization+0x640>)
 800f934:	f8d2 2484 	ldr.w	r2, [r2, #1156]	; 0x484
 800f938:	f892 207d 	ldrb.w	r2, [r2, #125]	; 0x7d
 800f93c:	4610      	mov	r0, r2
 800f93e:	4798      	blx	r3
    Radio.Sleep( );
 800f940:	4b2b      	ldr	r3, [pc, #172]	; (800f9f0 <LoRaMacInitialization+0x678>)
 800f942:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f944:	4798      	blx	r3

    // Initialize class b
    // Apply callback
    classBCallbacks.GetTemperatureLevel = NULL;
 800f946:	2300      	movs	r3, #0
 800f948:	647b      	str	r3, [r7, #68]	; 0x44
    classBCallbacks.MacProcessNotify = NULL;
 800f94a:	2300      	movs	r3, #0
 800f94c:	64bb      	str	r3, [r7, #72]	; 0x48
    if( callbacks != NULL )
 800f94e:	693b      	ldr	r3, [r7, #16]
 800f950:	2b00      	cmp	r3, #0
 800f952:	d005      	beq.n	800f960 <LoRaMacInitialization+0x5e8>
    {
        classBCallbacks.GetTemperatureLevel = callbacks->GetTemperatureLevel;
 800f954:	693b      	ldr	r3, [r7, #16]
 800f956:	685b      	ldr	r3, [r3, #4]
 800f958:	647b      	str	r3, [r7, #68]	; 0x44
        classBCallbacks.MacProcessNotify = callbacks->MacProcessNotify;
 800f95a:	693b      	ldr	r3, [r7, #16]
 800f95c:	68db      	ldr	r3, [r3, #12]
 800f95e:	64bb      	str	r3, [r7, #72]	; 0x48
    }

    // Must all be static. Don't use local references.
    classBParams.MlmeIndication = &MacCtx.MlmeIndication;
 800f960:	4b28      	ldr	r3, [pc, #160]	; (800fa04 <LoRaMacInitialization+0x68c>)
 800f962:	627b      	str	r3, [r7, #36]	; 0x24
    classBParams.McpsIndication = &MacCtx.McpsIndication;
 800f964:	4b28      	ldr	r3, [pc, #160]	; (800fa08 <LoRaMacInitialization+0x690>)
 800f966:	62bb      	str	r3, [r7, #40]	; 0x28
    classBParams.MlmeConfirm = &MacCtx.MlmeConfirm;
 800f968:	4b28      	ldr	r3, [pc, #160]	; (800fa0c <LoRaMacInitialization+0x694>)
 800f96a:	62fb      	str	r3, [r7, #44]	; 0x2c
    classBParams.LoRaMacFlags = &MacCtx.MacFlags;
 800f96c:	4b28      	ldr	r3, [pc, #160]	; (800fa10 <LoRaMacInitialization+0x698>)
 800f96e:	633b      	str	r3, [r7, #48]	; 0x30
    classBParams.LoRaMacDevAddr = &MacCtx.NvmCtx->DevAddr;
 800f970:	4b11      	ldr	r3, [pc, #68]	; (800f9b8 <LoRaMacInitialization+0x640>)
 800f972:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f976:	334c      	adds	r3, #76	; 0x4c
 800f978:	637b      	str	r3, [r7, #52]	; 0x34
    classBParams.LoRaMacRegion = &MacCtx.NvmCtx->Region;
 800f97a:	4b0f      	ldr	r3, [pc, #60]	; (800f9b8 <LoRaMacInitialization+0x640>)
 800f97c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f980:	63bb      	str	r3, [r7, #56]	; 0x38
    classBParams.LoRaMacParams = &MacCtx.NvmCtx->MacParams;
 800f982:	4b0d      	ldr	r3, [pc, #52]	; (800f9b8 <LoRaMacInitialization+0x640>)
 800f984:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f988:	3384      	adds	r3, #132	; 0x84
 800f98a:	63fb      	str	r3, [r7, #60]	; 0x3c
    classBParams.MulticastChannels = &MacCtx.NvmCtx->MulticastChannelList[0];
 800f98c:	4b0a      	ldr	r3, [pc, #40]	; (800f9b8 <LoRaMacInitialization+0x640>)
 800f98e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f992:	3350      	adds	r3, #80	; 0x50
 800f994:	643b      	str	r3, [r7, #64]	; 0x40

    LoRaMacClassBInit( &classBParams, &classBCallbacks, &EventClassBNvmCtxChanged );
 800f996:	f107 0144 	add.w	r1, r7, #68	; 0x44
 800f99a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f99e:	4a1d      	ldr	r2, [pc, #116]	; (800fa14 <LoRaMacInitialization+0x69c>)
 800f9a0:	4618      	mov	r0, r3
 800f9a2:	f001 f92b 	bl	8010bfc <LoRaMacClassBInit>

    LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 800f9a6:	2001      	movs	r0, #1
 800f9a8:	f7fd f980 	bl	800ccac <LoRaMacEnableRequests>

    return LORAMAC_STATUS_OK;
 800f9ac:	2300      	movs	r3, #0
}
 800f9ae:	4618      	mov	r0, r3
 800f9b0:	375c      	adds	r7, #92	; 0x5c
 800f9b2:	46bd      	mov	sp, r7
 800f9b4:	bd90      	pop	{r4, r7, pc}
 800f9b6:	bf00      	nop
 800f9b8:	200004ec 	.word	0x200004ec
 800f9bc:	0800d04d 	.word	0x0800d04d
 800f9c0:	20000854 	.word	0x20000854
 800f9c4:	0800d0c1 	.word	0x0800d0c1
 800f9c8:	2000086c 	.word	0x2000086c
 800f9cc:	0800d135 	.word	0x0800d135
 800f9d0:	20000884 	.word	0x20000884
 800f9d4:	0800d1b1 	.word	0x0800d1b1
 800f9d8:	200008e4 	.word	0x200008e4
 800f9dc:	0800bdb1 	.word	0x0800bdb1
 800f9e0:	0800be29 	.word	0x0800be29
 800f9e4:	0800bf01 	.word	0x0800bf01
 800f9e8:	0800beb5 	.word	0x0800beb5
 800f9ec:	0800bf3d 	.word	0x0800bf3d
 800f9f0:	0801b708 	.word	0x0801b708
 800f9f4:	20000838 	.word	0x20000838
 800f9f8:	0800f25b 	.word	0x0800f25b
 800f9fc:	0800f24d 	.word	0x0800f24d
 800fa00:	0800f269 	.word	0x0800f269
 800fa04:	20000950 	.word	0x20000950
 800fa08:	20000908 	.word	0x20000908
 800fa0c:	2000093c 	.word	0x2000093c
 800fa10:	2000096d 	.word	0x2000096d
 800fa14:	0800f277 	.word	0x0800f277

0800fa18 <LoRaMacStart>:

LoRaMacStatus_t LoRaMacStart( void )
{
 800fa18:	b480      	push	{r7}
 800fa1a:	af00      	add	r7, sp, #0
    MacCtx.MacState = LORAMAC_IDLE;
 800fa1c:	4b04      	ldr	r3, [pc, #16]	; (800fa30 <LoRaMacStart+0x18>)
 800fa1e:	2200      	movs	r2, #0
 800fa20:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340
    return LORAMAC_STATUS_OK;
 800fa24:	2300      	movs	r3, #0
}
 800fa26:	4618      	mov	r0, r3
 800fa28:	46bd      	mov	sp, r7
 800fa2a:	bc80      	pop	{r7}
 800fa2c:	4770      	bx	lr
 800fa2e:	bf00      	nop
 800fa30:	200004ec 	.word	0x200004ec

0800fa34 <LoRaMacQueryTxPossible>:
    }
    return LORAMAC_STATUS_BUSY;
}

LoRaMacStatus_t LoRaMacQueryTxPossible( uint8_t size, LoRaMacTxInfo_t* txInfo )
{
 800fa34:	b580      	push	{r7, lr}
 800fa36:	b08a      	sub	sp, #40	; 0x28
 800fa38:	af00      	add	r7, sp, #0
 800fa3a:	4603      	mov	r3, r0
 800fa3c:	6039      	str	r1, [r7, #0]
 800fa3e:	71fb      	strb	r3, [r7, #7]
    CalcNextAdrParams_t adrNext;
    uint32_t adrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 800fa40:	4b48      	ldr	r3, [pc, #288]	; (800fb64 <LoRaMacQueryTxPossible+0x130>)
 800fa42:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fa46:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800fa4a:	613b      	str	r3, [r7, #16]
    int8_t datarate = MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate;
 800fa4c:	4b45      	ldr	r3, [pc, #276]	; (800fb64 <LoRaMacQueryTxPossible+0x130>)
 800fa4e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fa52:	f993 3005 	ldrsb.w	r3, [r3, #5]
 800fa56:	73fb      	strb	r3, [r7, #15]
    int8_t txPower = MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower;
 800fa58:	4b42      	ldr	r3, [pc, #264]	; (800fb64 <LoRaMacQueryTxPossible+0x130>)
 800fa5a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fa5e:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800fa62:	73bb      	strb	r3, [r7, #14]
    size_t macCmdsSize = 0;
 800fa64:	2300      	movs	r3, #0
 800fa66:	60bb      	str	r3, [r7, #8]

    if( txInfo == NULL )
 800fa68:	683b      	ldr	r3, [r7, #0]
 800fa6a:	2b00      	cmp	r3, #0
 800fa6c:	d101      	bne.n	800fa72 <LoRaMacQueryTxPossible+0x3e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800fa6e:	2303      	movs	r3, #3
 800fa70:	e074      	b.n	800fb5c <LoRaMacQueryTxPossible+0x128>
    }

    // Setup ADR request
    adrNext.Version = MacCtx.NvmCtx->Version;
 800fa72:	4b3c      	ldr	r3, [pc, #240]	; (800fb64 <LoRaMacQueryTxPossible+0x130>)
 800fa74:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fa78:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 800fa7c:	617b      	str	r3, [r7, #20]
    adrNext.UpdateChanMask = false;
 800fa7e:	2300      	movs	r3, #0
 800fa80:	763b      	strb	r3, [r7, #24]
    adrNext.AdrEnabled = MacCtx.NvmCtx->AdrCtrlOn;
 800fa82:	4b38      	ldr	r3, [pc, #224]	; (800fb64 <LoRaMacQueryTxPossible+0x130>)
 800fa84:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fa88:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 800fa8c:	767b      	strb	r3, [r7, #25]
    adrNext.AdrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 800fa8e:	4b35      	ldr	r3, [pc, #212]	; (800fb64 <LoRaMacQueryTxPossible+0x130>)
 800fa90:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fa94:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800fa98:	61fb      	str	r3, [r7, #28]
    adrNext.AdrAckLimit = MacCtx.AdrAckLimit;
 800fa9a:	4b32      	ldr	r3, [pc, #200]	; (800fb64 <LoRaMacQueryTxPossible+0x130>)
 800fa9c:	f8b3 33f4 	ldrh.w	r3, [r3, #1012]	; 0x3f4
 800faa0:	843b      	strh	r3, [r7, #32]
    adrNext.AdrAckDelay = MacCtx.AdrAckDelay;
 800faa2:	4b30      	ldr	r3, [pc, #192]	; (800fb64 <LoRaMacQueryTxPossible+0x130>)
 800faa4:	f8b3 33f6 	ldrh.w	r3, [r3, #1014]	; 0x3f6
 800faa8:	847b      	strh	r3, [r7, #34]	; 0x22
    adrNext.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800faaa:	4b2e      	ldr	r3, [pc, #184]	; (800fb64 <LoRaMacQueryTxPossible+0x130>)
 800faac:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fab0:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800fab4:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    adrNext.TxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 800fab8:	4b2a      	ldr	r3, [pc, #168]	; (800fb64 <LoRaMacQueryTxPossible+0x130>)
 800faba:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fabe:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 800fac2:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    adrNext.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 800fac6:	4b27      	ldr	r3, [pc, #156]	; (800fb64 <LoRaMacQueryTxPossible+0x130>)
 800fac8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800facc:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800fad0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    adrNext.Region = MacCtx.NvmCtx->Region;
 800fad4:	4b23      	ldr	r3, [pc, #140]	; (800fb64 <LoRaMacQueryTxPossible+0x130>)
 800fad6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fada:	781b      	ldrb	r3, [r3, #0]
 800fadc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    // We call the function for information purposes only. We don't want to
    // apply the datarate, the tx power and the ADR ack counter.
    LoRaMacAdrCalcNext( &adrNext, &datarate, &txPower, &adrAckCounter );
 800fae0:	f107 0310 	add.w	r3, r7, #16
 800fae4:	f107 020e 	add.w	r2, r7, #14
 800fae8:	f107 010f 	add.w	r1, r7, #15
 800faec:	f107 0014 	add.w	r0, r7, #20
 800faf0:	f001 f86c 	bl	8010bcc <LoRaMacAdrCalcNext>

    txInfo->CurrentPossiblePayloadSize = GetMaxAppPayloadWithoutFOptsLength( datarate );
 800faf4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800faf8:	4618      	mov	r0, r3
 800fafa:	f7fd fcbb 	bl	800d474 <GetMaxAppPayloadWithoutFOptsLength>
 800fafe:	4603      	mov	r3, r0
 800fb00:	461a      	mov	r2, r3
 800fb02:	683b      	ldr	r3, [r7, #0]
 800fb04:	705a      	strb	r2, [r3, #1]

    if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 800fb06:	f107 0308 	add.w	r3, r7, #8
 800fb0a:	4618      	mov	r0, r3
 800fb0c:	f001 fb92 	bl	8011234 <LoRaMacCommandsGetSizeSerializedCmds>
 800fb10:	4603      	mov	r3, r0
 800fb12:	2b00      	cmp	r3, #0
 800fb14:	d001      	beq.n	800fb1a <LoRaMacQueryTxPossible+0xe6>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800fb16:	2313      	movs	r3, #19
 800fb18:	e020      	b.n	800fb5c <LoRaMacQueryTxPossible+0x128>
    }

    // Verify if the MAC commands fit into the FOpts and into the maximum payload.
    if( ( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH >= macCmdsSize ) && ( txInfo->CurrentPossiblePayloadSize >= macCmdsSize ) )
 800fb1a:	68bb      	ldr	r3, [r7, #8]
 800fb1c:	2b0f      	cmp	r3, #15
 800fb1e:	d819      	bhi.n	800fb54 <LoRaMacQueryTxPossible+0x120>
 800fb20:	683b      	ldr	r3, [r7, #0]
 800fb22:	785b      	ldrb	r3, [r3, #1]
 800fb24:	461a      	mov	r2, r3
 800fb26:	68bb      	ldr	r3, [r7, #8]
 800fb28:	429a      	cmp	r2, r3
 800fb2a:	d313      	bcc.n	800fb54 <LoRaMacQueryTxPossible+0x120>
    {
        txInfo->MaxPossibleApplicationDataSize = txInfo->CurrentPossiblePayloadSize - macCmdsSize;
 800fb2c:	683b      	ldr	r3, [r7, #0]
 800fb2e:	785a      	ldrb	r2, [r3, #1]
 800fb30:	68bb      	ldr	r3, [r7, #8]
 800fb32:	b2db      	uxtb	r3, r3
 800fb34:	1ad3      	subs	r3, r2, r3
 800fb36:	b2da      	uxtb	r2, r3
 800fb38:	683b      	ldr	r3, [r7, #0]
 800fb3a:	701a      	strb	r2, [r3, #0]

        // Verify if the application data together with MAC command fit into the maximum payload.
        if( txInfo->CurrentPossiblePayloadSize >= ( macCmdsSize + size ) )
 800fb3c:	683b      	ldr	r3, [r7, #0]
 800fb3e:	785b      	ldrb	r3, [r3, #1]
 800fb40:	4619      	mov	r1, r3
 800fb42:	79fa      	ldrb	r2, [r7, #7]
 800fb44:	68bb      	ldr	r3, [r7, #8]
 800fb46:	4413      	add	r3, r2
 800fb48:	4299      	cmp	r1, r3
 800fb4a:	d301      	bcc.n	800fb50 <LoRaMacQueryTxPossible+0x11c>
        {
            return LORAMAC_STATUS_OK;
 800fb4c:	2300      	movs	r3, #0
 800fb4e:	e005      	b.n	800fb5c <LoRaMacQueryTxPossible+0x128>
        }
        else
        {
           return LORAMAC_STATUS_LENGTH_ERROR;
 800fb50:	2308      	movs	r3, #8
 800fb52:	e003      	b.n	800fb5c <LoRaMacQueryTxPossible+0x128>
        }
    }
    else
    {
        txInfo->MaxPossibleApplicationDataSize = 0;
 800fb54:	683b      	ldr	r3, [r7, #0]
 800fb56:	2200      	movs	r2, #0
 800fb58:	701a      	strb	r2, [r3, #0]
        return LORAMAC_STATUS_LENGTH_ERROR;
 800fb5a:	2308      	movs	r3, #8
    }
}
 800fb5c:	4618      	mov	r0, r3
 800fb5e:	3728      	adds	r7, #40	; 0x28
 800fb60:	46bd      	mov	sp, r7
 800fb62:	bd80      	pop	{r7, pc}
 800fb64:	200004ec 	.word	0x200004ec

0800fb68 <LoRaMacMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibGetRequestConfirm( MibRequestConfirm_t* mibGet )
{
 800fb68:	b590      	push	{r4, r7, lr}
 800fb6a:	b087      	sub	sp, #28
 800fb6c:	af00      	add	r7, sp, #0
 800fb6e:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800fb70:	2300      	movs	r3, #0
 800fb72:	75fb      	strb	r3, [r7, #23]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    if( mibGet == NULL )
 800fb74:	687b      	ldr	r3, [r7, #4]
 800fb76:	2b00      	cmp	r3, #0
 800fb78:	d101      	bne.n	800fb7e <LoRaMacMibGetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800fb7a:	2303      	movs	r3, #3
 800fb7c:	e186      	b.n	800fe8c <LoRaMacMibGetRequestConfirm+0x324>
    }

    switch( mibGet->Type )
 800fb7e:	687b      	ldr	r3, [r7, #4]
 800fb80:	781b      	ldrb	r3, [r3, #0]
 800fb82:	2b28      	cmp	r3, #40	; 0x28
 800fb84:	f200 817b 	bhi.w	800fe7e <LoRaMacMibGetRequestConfirm+0x316>
 800fb88:	a201      	add	r2, pc, #4	; (adr r2, 800fb90 <LoRaMacMibGetRequestConfirm+0x28>)
 800fb8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fb8e:	bf00      	nop
 800fb90:	0800fc35 	.word	0x0800fc35
 800fb94:	0800fc45 	.word	0x0800fc45
 800fb98:	0800fc55 	.word	0x0800fc55
 800fb9c:	0800fc61 	.word	0x0800fc61
 800fba0:	0800fc6d 	.word	0x0800fc6d
 800fba4:	0800fc7d 	.word	0x0800fc7d
 800fba8:	0800fc8b 	.word	0x0800fc8b
 800fbac:	0800fe7f 	.word	0x0800fe7f
 800fbb0:	0800fe7f 	.word	0x0800fe7f
 800fbb4:	0800fe7f 	.word	0x0800fe7f
 800fbb8:	0800fe7f 	.word	0x0800fe7f
 800fbbc:	0800fe7f 	.word	0x0800fe7f
 800fbc0:	0800fe7f 	.word	0x0800fe7f
 800fbc4:	0800fe7f 	.word	0x0800fe7f
 800fbc8:	0800fe7f 	.word	0x0800fe7f
 800fbcc:	0800fc99 	.word	0x0800fc99
 800fbd0:	0800fca9 	.word	0x0800fca9
 800fbd4:	0800fcb9 	.word	0x0800fcb9
 800fbd8:	0800fcdd 	.word	0x0800fcdd
 800fbdc:	0800fcf3 	.word	0x0800fcf3
 800fbe0:	0800fd09 	.word	0x0800fd09
 800fbe4:	0800fd1f 	.word	0x0800fd1f
 800fbe8:	0800fd59 	.word	0x0800fd59
 800fbec:	0800fd35 	.word	0x0800fd35
 800fbf0:	0800fd7d 	.word	0x0800fd7d
 800fbf4:	0800fd8d 	.word	0x0800fd8d
 800fbf8:	0800fd9d 	.word	0x0800fd9d
 800fbfc:	0800fdad 	.word	0x0800fdad
 800fc00:	0800fdbd 	.word	0x0800fdbd
 800fc04:	0800fdcd 	.word	0x0800fdcd
 800fc08:	0800fddd 	.word	0x0800fddd
 800fc0c:	0800fded 	.word	0x0800fded
 800fc10:	0800fe0d 	.word	0x0800fe0d
 800fc14:	0800fdfd 	.word	0x0800fdfd
 800fc18:	0800fe1d 	.word	0x0800fe1d
 800fc1c:	0800fe2d 	.word	0x0800fe2d
 800fc20:	0800fe3d 	.word	0x0800fe3d
 800fc24:	0800fe59 	.word	0x0800fe59
 800fc28:	0800fe4d 	.word	0x0800fe4d
 800fc2c:	0800fe7f 	.word	0x0800fe7f
 800fc30:	0800fe67 	.word	0x0800fe67
    {
        case MIB_DEVICE_CLASS:
        {
            mibGet->Param.Class = MacCtx.NvmCtx->DeviceClass;
 800fc34:	4b97      	ldr	r3, [pc, #604]	; (800fe94 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fc36:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fc3a:	f893 207c 	ldrb.w	r2, [r3, #124]	; 0x7c
 800fc3e:	687b      	ldr	r3, [r7, #4]
 800fc40:	711a      	strb	r2, [r3, #4]
            break;
 800fc42:	e122      	b.n	800fe8a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            mibGet->Param.NetworkActivation = MacCtx.NvmCtx->NetworkActivation;
 800fc44:	4b93      	ldr	r3, [pc, #588]	; (800fe94 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fc46:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fc4a:	f893 2164 	ldrb.w	r2, [r3, #356]	; 0x164
 800fc4e:	687b      	ldr	r3, [r7, #4]
 800fc50:	711a      	strb	r2, [r3, #4]
            break;
 800fc52:	e11a      	b.n	800fe8a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_DEV_EUI:
        {
            mibGet->Param.DevEui = SecureElementGetDevEui( );
 800fc54:	f7fa ffea 	bl	800ac2c <SecureElementGetDevEui>
 800fc58:	4602      	mov	r2, r0
 800fc5a:	687b      	ldr	r3, [r7, #4]
 800fc5c:	605a      	str	r2, [r3, #4]
            break;
 800fc5e:	e114      	b.n	800fe8a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_JOIN_EUI:
        {
            mibGet->Param.JoinEui = SecureElementGetJoinEui( );
 800fc60:	f7fb f808 	bl	800ac74 <SecureElementGetJoinEui>
 800fc64:	4602      	mov	r2, r0
 800fc66:	687b      	ldr	r3, [r7, #4]
 800fc68:	605a      	str	r2, [r3, #4]
            break;
 800fc6a:	e10e      	b.n	800fe8a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_ADR:
        {
            mibGet->Param.AdrEnable = MacCtx.NvmCtx->AdrCtrlOn;
 800fc6c:	4b89      	ldr	r3, [pc, #548]	; (800fe94 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fc6e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fc72:	f893 207e 	ldrb.w	r2, [r3, #126]	; 0x7e
 800fc76:	687b      	ldr	r3, [r7, #4]
 800fc78:	711a      	strb	r2, [r3, #4]
            break;
 800fc7a:	e106      	b.n	800fe8a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_NET_ID:
        {
            mibGet->Param.NetID = MacCtx.NvmCtx->NetID;
 800fc7c:	4b85      	ldr	r3, [pc, #532]	; (800fe94 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fc7e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fc82:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800fc84:	687b      	ldr	r3, [r7, #4]
 800fc86:	605a      	str	r2, [r3, #4]
            break;
 800fc88:	e0ff      	b.n	800fe8a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_DEV_ADDR:
        {
            mibGet->Param.DevAddr = MacCtx.NvmCtx->DevAddr;
 800fc8a:	4b82      	ldr	r3, [pc, #520]	; (800fe94 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fc8c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fc90:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800fc92:	687b      	ldr	r3, [r7, #4]
 800fc94:	605a      	str	r2, [r3, #4]
            break;
 800fc96:	e0f8      	b.n	800fe8a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_PUBLIC_NETWORK:
        {
            mibGet->Param.EnablePublicNetwork = MacCtx.NvmCtx->PublicNetwork;
 800fc98:	4b7e      	ldr	r3, [pc, #504]	; (800fe94 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fc9a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fc9e:	f893 207d 	ldrb.w	r2, [r3, #125]	; 0x7d
 800fca2:	687b      	ldr	r3, [r7, #4]
 800fca4:	711a      	strb	r2, [r3, #4]
            break;
 800fca6:	e0f0      	b.n	800fe8a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_REPEATER_SUPPORT:
        {
            mibGet->Param.EnableRepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 800fca8:	4b7a      	ldr	r3, [pc, #488]	; (800fe94 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fcaa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fcae:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 800fcb2:	687b      	ldr	r3, [r7, #4]
 800fcb4:	711a      	strb	r2, [r3, #4]
            break;
 800fcb6:	e0e8      	b.n	800fe8a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS:
        {
            getPhy.Attribute = PHY_CHANNELS;
 800fcb8:	231d      	movs	r3, #29
 800fcba:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800fcbc:	4b75      	ldr	r3, [pc, #468]	; (800fe94 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fcbe:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fcc2:	781b      	ldrb	r3, [r3, #0]
 800fcc4:	f107 0210 	add.w	r2, r7, #16
 800fcc8:	4611      	mov	r1, r2
 800fcca:	4618      	mov	r0, r3
 800fccc:	f002 ffa8 	bl	8012c20 <RegionGetPhyParam>
 800fcd0:	4603      	mov	r3, r0
 800fcd2:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelList = phyParam.Channels;
 800fcd4:	68fa      	ldr	r2, [r7, #12]
 800fcd6:	687b      	ldr	r3, [r7, #4]
 800fcd8:	605a      	str	r2, [r3, #4]
            break;
 800fcda:	e0d6      	b.n	800fe8a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RX2_CHANNEL:
        {
            mibGet->Param.Rx2Channel = MacCtx.NvmCtx->MacParams.Rx2Channel;
 800fcdc:	4b6d      	ldr	r3, [pc, #436]	; (800fe94 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fcde:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800fce2:	687b      	ldr	r3, [r7, #4]
 800fce4:	3304      	adds	r3, #4
 800fce6:	32a8      	adds	r2, #168	; 0xa8
 800fce8:	e892 0003 	ldmia.w	r2, {r0, r1}
 800fcec:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 800fcf0:	e0cb      	b.n	800fe8a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            mibGet->Param.Rx2Channel = MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel;
 800fcf2:	4b68      	ldr	r3, [pc, #416]	; (800fe94 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fcf4:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800fcf8:	687b      	ldr	r3, [r7, #4]
 800fcfa:	3304      	adds	r3, #4
 800fcfc:	3228      	adds	r2, #40	; 0x28
 800fcfe:	e892 0003 	ldmia.w	r2, {r0, r1}
 800fd02:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 800fd06:	e0c0      	b.n	800fe8a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RXC_CHANNEL:
        {
            mibGet->Param.RxCChannel = MacCtx.NvmCtx->MacParams.RxCChannel;
 800fd08:	4b62      	ldr	r3, [pc, #392]	; (800fe94 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fd0a:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800fd0e:	687b      	ldr	r3, [r7, #4]
 800fd10:	3304      	adds	r3, #4
 800fd12:	32b0      	adds	r2, #176	; 0xb0
 800fd14:	e892 0003 	ldmia.w	r2, {r0, r1}
 800fd18:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 800fd1c:	e0b5      	b.n	800fe8a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            mibGet->Param.RxCChannel = MacCtx.NvmCtx->MacParamsDefaults.RxCChannel;
 800fd1e:	4b5d      	ldr	r3, [pc, #372]	; (800fe94 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fd20:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800fd24:	687b      	ldr	r3, [r7, #4]
 800fd26:	3304      	adds	r3, #4
 800fd28:	3230      	adds	r2, #48	; 0x30
 800fd2a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800fd2e:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 800fd32:	e0aa      	b.n	800fe8a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_DEFAULT_MASK;
 800fd34:	231b      	movs	r3, #27
 800fd36:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800fd38:	4b56      	ldr	r3, [pc, #344]	; (800fe94 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fd3a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fd3e:	781b      	ldrb	r3, [r3, #0]
 800fd40:	f107 0210 	add.w	r2, r7, #16
 800fd44:	4611      	mov	r1, r2
 800fd46:	4618      	mov	r0, r3
 800fd48:	f002 ff6a 	bl	8012c20 <RegionGetPhyParam>
 800fd4c:	4603      	mov	r3, r0
 800fd4e:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsDefaultMask = phyParam.ChannelsMask;
 800fd50:	68fa      	ldr	r2, [r7, #12]
 800fd52:	687b      	ldr	r3, [r7, #4]
 800fd54:	605a      	str	r2, [r3, #4]
            break;
 800fd56:	e098      	b.n	800fe8a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_MASK;
 800fd58:	231a      	movs	r3, #26
 800fd5a:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800fd5c:	4b4d      	ldr	r3, [pc, #308]	; (800fe94 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fd5e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fd62:	781b      	ldrb	r3, [r3, #0]
 800fd64:	f107 0210 	add.w	r2, r7, #16
 800fd68:	4611      	mov	r1, r2
 800fd6a:	4618      	mov	r0, r3
 800fd6c:	f002 ff58 	bl	8012c20 <RegionGetPhyParam>
 800fd70:	4603      	mov	r3, r0
 800fd72:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsMask = phyParam.ChannelsMask;
 800fd74:	68fa      	ldr	r2, [r7, #12]
 800fd76:	687b      	ldr	r3, [r7, #4]
 800fd78:	605a      	str	r2, [r3, #4]
            break;
 800fd7a:	e086      	b.n	800fe8a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            mibGet->Param.ChannelsNbTrans = MacCtx.NvmCtx->MacParams.ChannelsNbTrans;
 800fd7c:	4b45      	ldr	r3, [pc, #276]	; (800fe94 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fd7e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fd82:	f893 20a4 	ldrb.w	r2, [r3, #164]	; 0xa4
 800fd86:	687b      	ldr	r3, [r7, #4]
 800fd88:	711a      	strb	r2, [r3, #4]
            break;
 800fd8a:	e07e      	b.n	800fe8a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            mibGet->Param.MaxRxWindow = MacCtx.NvmCtx->MacParams.MaxRxWindow;
 800fd8c:	4b41      	ldr	r3, [pc, #260]	; (800fe94 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fd8e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fd92:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800fd96:	687b      	ldr	r3, [r7, #4]
 800fd98:	605a      	str	r2, [r3, #4]
            break;
 800fd9a:	e076      	b.n	800fe8a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            mibGet->Param.ReceiveDelay1 = MacCtx.NvmCtx->MacParams.ReceiveDelay1;
 800fd9c:	4b3d      	ldr	r3, [pc, #244]	; (800fe94 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fd9e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fda2:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 800fda6:	687b      	ldr	r3, [r7, #4]
 800fda8:	605a      	str	r2, [r3, #4]
            break;
 800fdaa:	e06e      	b.n	800fe8a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            mibGet->Param.ReceiveDelay2 = MacCtx.NvmCtx->MacParams.ReceiveDelay2;
 800fdac:	4b39      	ldr	r3, [pc, #228]	; (800fe94 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fdae:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fdb2:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 800fdb6:	687b      	ldr	r3, [r7, #4]
 800fdb8:	605a      	str	r2, [r3, #4]
            break;
 800fdba:	e066      	b.n	800fe8a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            mibGet->Param.JoinAcceptDelay1 = MacCtx.NvmCtx->MacParams.JoinAcceptDelay1;
 800fdbc:	4b35      	ldr	r3, [pc, #212]	; (800fe94 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fdbe:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fdc2:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 800fdc6:	687b      	ldr	r3, [r7, #4]
 800fdc8:	605a      	str	r2, [r3, #4]
            break;
 800fdca:	e05e      	b.n	800fe8a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            mibGet->Param.JoinAcceptDelay2 = MacCtx.NvmCtx->MacParams.JoinAcceptDelay2;
 800fdcc:	4b31      	ldr	r3, [pc, #196]	; (800fe94 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fdce:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fdd2:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800fdd6:	687b      	ldr	r3, [r7, #4]
 800fdd8:	605a      	str	r2, [r3, #4]
            break;
 800fdda:	e056      	b.n	800fe8a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            mibGet->Param.ChannelsDefaultDatarate = MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate;
 800fddc:	4b2d      	ldr	r3, [pc, #180]	; (800fe94 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fdde:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fde2:	f993 2005 	ldrsb.w	r2, [r3, #5]
 800fde6:	687b      	ldr	r3, [r7, #4]
 800fde8:	711a      	strb	r2, [r3, #4]
            break;
 800fdea:	e04e      	b.n	800fe8a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_DATARATE:
        {
            mibGet->Param.ChannelsDatarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800fdec:	4b29      	ldr	r3, [pc, #164]	; (800fe94 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fdee:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fdf2:	f993 2085 	ldrsb.w	r2, [r3, #133]	; 0x85
 800fdf6:	687b      	ldr	r3, [r7, #4]
 800fdf8:	711a      	strb	r2, [r3, #4]
            break;
 800fdfa:	e046      	b.n	800fe8a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            mibGet->Param.ChannelsDefaultTxPower = MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower;
 800fdfc:	4b25      	ldr	r3, [pc, #148]	; (800fe94 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fdfe:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fe02:	f993 2004 	ldrsb.w	r2, [r3, #4]
 800fe06:	687b      	ldr	r3, [r7, #4]
 800fe08:	711a      	strb	r2, [r3, #4]
            break;
 800fe0a:	e03e      	b.n	800fe8a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_TX_POWER:
        {
            mibGet->Param.ChannelsTxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 800fe0c:	4b21      	ldr	r3, [pc, #132]	; (800fe94 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fe0e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fe12:	f993 2084 	ldrsb.w	r2, [r3, #132]	; 0x84
 800fe16:	687b      	ldr	r3, [r7, #4]
 800fe18:	711a      	strb	r2, [r3, #4]
            break;
 800fe1a:	e036      	b.n	800fe8a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
            mibGet->Param.SystemMaxRxError = MacCtx.NvmCtx->MacParams.SystemMaxRxError;
 800fe1c:	4b1d      	ldr	r3, [pc, #116]	; (800fe94 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fe1e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fe22:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800fe26:	687b      	ldr	r3, [r7, #4]
 800fe28:	605a      	str	r2, [r3, #4]
            break;
 800fe2a:	e02e      	b.n	800fe8a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            mibGet->Param.MinRxSymbols = MacCtx.NvmCtx->MacParams.MinRxSymbols;
 800fe2c:	4b19      	ldr	r3, [pc, #100]	; (800fe94 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fe2e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fe32:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
 800fe36:	687b      	ldr	r3, [r7, #4]
 800fe38:	711a      	strb	r2, [r3, #4]
            break;
 800fe3a:	e026      	b.n	800fe8a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_ANTENNA_GAIN:
        {
            mibGet->Param.AntennaGain = MacCtx.NvmCtx->MacParams.AntennaGain;
 800fe3c:	4b15      	ldr	r3, [pc, #84]	; (800fe94 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fe3e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fe42:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 800fe46:	687b      	ldr	r3, [r7, #4]
 800fe48:	605a      	str	r2, [r3, #4]
            break;
 800fe4a:	e01e      	b.n	800fe8a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_NVM_CTXS:
        {
            mibGet->Param.Contexts = GetCtxs( );
 800fe4c:	f7fe ffa2 	bl	800ed94 <GetCtxs>
 800fe50:	4602      	mov	r2, r0
 800fe52:	687b      	ldr	r3, [r7, #4]
 800fe54:	605a      	str	r2, [r3, #4]
            break;
 800fe56:	e018      	b.n	800fe8a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            mibGet->Param.DefaultAntennaGain = MacCtx.NvmCtx->MacParamsDefaults.AntennaGain;
 800fe58:	4b0e      	ldr	r3, [pc, #56]	; (800fe94 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fe5a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fe5e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800fe60:	687b      	ldr	r3, [r7, #4]
 800fe62:	605a      	str	r2, [r3, #4]
            break;
 800fe64:	e011      	b.n	800fe8a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_LORAWAN_VERSION:
        {
            mibGet->Param.LrWanVersion.LoRaWan = MacCtx.NvmCtx->Version;
 800fe66:	4b0b      	ldr	r3, [pc, #44]	; (800fe94 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fe68:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800fe6c:	687b      	ldr	r3, [r7, #4]
 800fe6e:	f8d2 2160 	ldr.w	r2, [r2, #352]	; 0x160
 800fe72:	605a      	str	r2, [r3, #4]
            mibGet->Param.LrWanVersion.LoRaWanRegion = RegionGetVersion( );
 800fe74:	687c      	ldr	r4, [r7, #4]
 800fe76:	f003 f919 	bl	80130ac <RegionGetVersion>
 800fe7a:	60a0      	str	r0, [r4, #8]
            break;
 800fe7c:	e005      	b.n	800fe8a <LoRaMacMibGetRequestConfirm+0x322>
        }
        default:
        {
            status = LoRaMacClassBMibGetRequestConfirm( mibGet );
 800fe7e:	6878      	ldr	r0, [r7, #4]
 800fe80:	f000 ff67 	bl	8010d52 <LoRaMacClassBMibGetRequestConfirm>
 800fe84:	4603      	mov	r3, r0
 800fe86:	75fb      	strb	r3, [r7, #23]
            break;
 800fe88:	bf00      	nop
        }
    }
    return status;
 800fe8a:	7dfb      	ldrb	r3, [r7, #23]
}
 800fe8c:	4618      	mov	r0, r3
 800fe8e:	371c      	adds	r7, #28
 800fe90:	46bd      	mov	sp, r7
 800fe92:	bd90      	pop	{r4, r7, pc}
 800fe94:	200004ec 	.word	0x200004ec

0800fe98 <LoRaMacMibSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibSetRequestConfirm( MibRequestConfirm_t* mibSet )
{
 800fe98:	b580      	push	{r7, lr}
 800fe9a:	b086      	sub	sp, #24
 800fe9c:	af00      	add	r7, sp, #0
 800fe9e:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800fea0:	2300      	movs	r3, #0
 800fea2:	75fb      	strb	r3, [r7, #23]
    ChanMaskSetParams_t chanMaskSet;
    VerifyParams_t verify;

    if( mibSet == NULL )
 800fea4:	687b      	ldr	r3, [r7, #4]
 800fea6:	2b00      	cmp	r3, #0
 800fea8:	d101      	bne.n	800feae <LoRaMacMibSetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800feaa:	2303      	movs	r3, #3
 800feac:	e379      	b.n	80105a2 <LoRaMacMibSetRequestConfirm+0x70a>
    }
    if( ( MacCtx.MacState & LORAMAC_TX_RUNNING ) == LORAMAC_TX_RUNNING )
 800feae:	4bbb      	ldr	r3, [pc, #748]	; (801019c <LoRaMacMibSetRequestConfirm+0x304>)
 800feb0:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800feb4:	f003 0302 	and.w	r3, r3, #2
 800feb8:	2b00      	cmp	r3, #0
 800feba:	d001      	beq.n	800fec0 <LoRaMacMibSetRequestConfirm+0x28>
    {
        return LORAMAC_STATUS_BUSY;
 800febc:	2301      	movs	r3, #1
 800febe:	e370      	b.n	80105a2 <LoRaMacMibSetRequestConfirm+0x70a>
    }

    switch( mibSet->Type )
 800fec0:	687b      	ldr	r3, [r7, #4]
 800fec2:	781b      	ldrb	r3, [r3, #0]
 800fec4:	2b27      	cmp	r3, #39	; 0x27
 800fec6:	f200 8346 	bhi.w	8010556 <LoRaMacMibSetRequestConfirm+0x6be>
 800feca:	a201      	add	r2, pc, #4	; (adr r2, 800fed0 <LoRaMacMibSetRequestConfirm+0x38>)
 800fecc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fed0:	0800ff71 	.word	0x0800ff71
 800fed4:	0800ff81 	.word	0x0800ff81
 800fed8:	0800ff9f 	.word	0x0800ff9f
 800fedc:	0800ffb7 	.word	0x0800ffb7
 800fee0:	0800ffcf 	.word	0x0800ffcf
 800fee4:	0800ffdf 	.word	0x0800ffdf
 800fee8:	0800ffed 	.word	0x0800ffed
 800feec:	0800fffb 	.word	0x0800fffb
 800fef0:	08010021 	.word	0x08010021
 800fef4:	08010047 	.word	0x08010047
 800fef8:	0801006d 	.word	0x0801006d
 800fefc:	08010093 	.word	0x08010093
 800ff00:	080100b9 	.word	0x080100b9
 800ff04:	080100df 	.word	0x080100df
 800ff08:	08010105 	.word	0x08010105
 800ff0c:	0801012b 	.word	0x0801012b
 800ff10:	08010153 	.word	0x08010153
 800ff14:	08010557 	.word	0x08010557
 800ff18:	08010163 	.word	0x08010163
 800ff1c:	080101e7 	.word	0x080101e7
 800ff20:	08010231 	.word	0x08010231
 800ff24:	080102a5 	.word	0x080102a5
 800ff28:	08010321 	.word	0x08010321
 800ff2c:	080102ef 	.word	0x080102ef
 800ff30:	08010353 	.word	0x08010353
 800ff34:	08010379 	.word	0x08010379
 800ff38:	08010389 	.word	0x08010389
 800ff3c:	08010399 	.word	0x08010399
 800ff40:	080103a9 	.word	0x080103a9
 800ff44:	080103b9 	.word	0x080103b9
 800ff48:	080103c9 	.word	0x080103c9
 800ff4c:	080103ff 	.word	0x080103ff
 800ff50:	08010479 	.word	0x08010479
 800ff54:	08010443 	.word	0x08010443
 800ff58:	080104b9 	.word	0x080104b9
 800ff5c:	080104d3 	.word	0x080104d3
 800ff60:	080104ed 	.word	0x080104ed
 800ff64:	080104fd 	.word	0x080104fd
 800ff68:	0801050b 	.word	0x0801050b
 800ff6c:	08010529 	.word	0x08010529
    {
        case MIB_DEVICE_CLASS:
        {
            status = SwitchClass( mibSet->Param.Class );
 800ff70:	687b      	ldr	r3, [r7, #4]
 800ff72:	791b      	ldrb	r3, [r3, #4]
 800ff74:	4618      	mov	r0, r3
 800ff76:	f7fd f993 	bl	800d2a0 <SwitchClass>
 800ff7a:	4603      	mov	r3, r0
 800ff7c:	75fb      	strb	r3, [r7, #23]
            break;
 800ff7e:	e30b      	b.n	8010598 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            if( mibSet->Param.NetworkActivation != ACTIVATION_TYPE_OTAA  )
 800ff80:	687b      	ldr	r3, [r7, #4]
 800ff82:	791b      	ldrb	r3, [r3, #4]
 800ff84:	2b02      	cmp	r3, #2
 800ff86:	d007      	beq.n	800ff98 <LoRaMacMibSetRequestConfirm+0x100>
            {
                MacCtx.NvmCtx->NetworkActivation = mibSet->Param.NetworkActivation;
 800ff88:	4b84      	ldr	r3, [pc, #528]	; (801019c <LoRaMacMibSetRequestConfirm+0x304>)
 800ff8a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ff8e:	687a      	ldr	r2, [r7, #4]
 800ff90:	7912      	ldrb	r2, [r2, #4]
 800ff92:	f883 2164 	strb.w	r2, [r3, #356]	; 0x164
            }
            else
            {   // Do not allow to set ACTIVATION_TYPE_OTAA since the MAC will set it automatically after a successful join process.
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 800ff96:	e2ff      	b.n	8010598 <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800ff98:	2303      	movs	r3, #3
 800ff9a:	75fb      	strb	r3, [r7, #23]
            break;
 800ff9c:	e2fc      	b.n	8010598 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_DEV_EUI:
        {
            if( SecureElementSetDevEui( mibSet->Param.DevEui ) != SECURE_ELEMENT_SUCCESS )
 800ff9e:	687b      	ldr	r3, [r7, #4]
 800ffa0:	685b      	ldr	r3, [r3, #4]
 800ffa2:	4618      	mov	r0, r3
 800ffa4:	f7fa fe28 	bl	800abf8 <SecureElementSetDevEui>
 800ffa8:	4603      	mov	r3, r0
 800ffaa:	2b00      	cmp	r3, #0
 800ffac:	f000 82d9 	beq.w	8010562 <LoRaMacMibSetRequestConfirm+0x6ca>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800ffb0:	2303      	movs	r3, #3
 800ffb2:	75fb      	strb	r3, [r7, #23]
            }
            break;
 800ffb4:	e2d5      	b.n	8010562 <LoRaMacMibSetRequestConfirm+0x6ca>
        }
        case MIB_JOIN_EUI:
        {
            if( SecureElementSetJoinEui( mibSet->Param.JoinEui ) != SECURE_ELEMENT_SUCCESS )
 800ffb6:	687b      	ldr	r3, [r7, #4]
 800ffb8:	685b      	ldr	r3, [r3, #4]
 800ffba:	4618      	mov	r0, r3
 800ffbc:	f7fa fe40 	bl	800ac40 <SecureElementSetJoinEui>
 800ffc0:	4603      	mov	r3, r0
 800ffc2:	2b00      	cmp	r3, #0
 800ffc4:	f000 82cf 	beq.w	8010566 <LoRaMacMibSetRequestConfirm+0x6ce>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800ffc8:	2303      	movs	r3, #3
 800ffca:	75fb      	strb	r3, [r7, #23]
            }
            break;
 800ffcc:	e2cb      	b.n	8010566 <LoRaMacMibSetRequestConfirm+0x6ce>
        }
        case MIB_ADR:
        {
            MacCtx.NvmCtx->AdrCtrlOn = mibSet->Param.AdrEnable;
 800ffce:	4b73      	ldr	r3, [pc, #460]	; (801019c <LoRaMacMibSetRequestConfirm+0x304>)
 800ffd0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ffd4:	687a      	ldr	r2, [r7, #4]
 800ffd6:	7912      	ldrb	r2, [r2, #4]
 800ffd8:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e
            break;
 800ffdc:	e2dc      	b.n	8010598 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_NET_ID:
        {
            MacCtx.NvmCtx->NetID = mibSet->Param.NetID;
 800ffde:	4b6f      	ldr	r3, [pc, #444]	; (801019c <LoRaMacMibSetRequestConfirm+0x304>)
 800ffe0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ffe4:	687a      	ldr	r2, [r7, #4]
 800ffe6:	6852      	ldr	r2, [r2, #4]
 800ffe8:	649a      	str	r2, [r3, #72]	; 0x48
            break;
 800ffea:	e2d5      	b.n	8010598 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_DEV_ADDR:
        {
            MacCtx.NvmCtx->DevAddr = mibSet->Param.DevAddr;
 800ffec:	4b6b      	ldr	r3, [pc, #428]	; (801019c <LoRaMacMibSetRequestConfirm+0x304>)
 800ffee:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fff2:	687a      	ldr	r2, [r7, #4]
 800fff4:	6852      	ldr	r2, [r2, #4]
 800fff6:	64da      	str	r2, [r3, #76]	; 0x4c
            break;
 800fff8:	e2ce      	b.n	8010598 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_APP_KEY:
        {
            if( mibSet->Param.AppKey != NULL )
 800fffa:	687b      	ldr	r3, [r7, #4]
 800fffc:	685b      	ldr	r3, [r3, #4]
 800fffe:	2b00      	cmp	r3, #0
 8010000:	d00b      	beq.n	801001a <LoRaMacMibSetRequestConfirm+0x182>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_KEY, mibSet->Param.AppKey ) )
 8010002:	687b      	ldr	r3, [r7, #4]
 8010004:	685b      	ldr	r3, [r3, #4]
 8010006:	4619      	mov	r1, r3
 8010008:	2000      	movs	r0, #0
 801000a:	f002 f831 	bl	8012070 <LoRaMacCryptoSetKey>
 801000e:	4603      	mov	r3, r0
 8010010:	2b00      	cmp	r3, #0
 8010012:	f000 82aa 	beq.w	801056a <LoRaMacMibSetRequestConfirm+0x6d2>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8010016:	2311      	movs	r3, #17
 8010018:	e2c3      	b.n	80105a2 <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801001a:	2303      	movs	r3, #3
 801001c:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801001e:	e2a4      	b.n	801056a <LoRaMacMibSetRequestConfirm+0x6d2>
        }
        case MIB_NWK_KEY:
        {
            if( mibSet->Param.NwkKey != NULL )
 8010020:	687b      	ldr	r3, [r7, #4]
 8010022:	685b      	ldr	r3, [r3, #4]
 8010024:	2b00      	cmp	r3, #0
 8010026:	d00b      	beq.n	8010040 <LoRaMacMibSetRequestConfirm+0x1a8>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_KEY, mibSet->Param.NwkKey ) )
 8010028:	687b      	ldr	r3, [r7, #4]
 801002a:	685b      	ldr	r3, [r3, #4]
 801002c:	4619      	mov	r1, r3
 801002e:	2001      	movs	r0, #1
 8010030:	f002 f81e 	bl	8012070 <LoRaMacCryptoSetKey>
 8010034:	4603      	mov	r3, r0
 8010036:	2b00      	cmp	r3, #0
 8010038:	f000 8299 	beq.w	801056e <LoRaMacMibSetRequestConfirm+0x6d6>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 801003c:	2311      	movs	r3, #17
 801003e:	e2b0      	b.n	80105a2 <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010040:	2303      	movs	r3, #3
 8010042:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8010044:	e293      	b.n	801056e <LoRaMacMibSetRequestConfirm+0x6d6>
            break;
        }
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        case MIB_NWK_S_KEY:
        {
            if( mibSet->Param.NwkSKey != NULL )
 8010046:	687b      	ldr	r3, [r7, #4]
 8010048:	685b      	ldr	r3, [r3, #4]
 801004a:	2b00      	cmp	r3, #0
 801004c:	d00b      	beq.n	8010066 <LoRaMacMibSetRequestConfirm+0x1ce>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_S_KEY, mibSet->Param.NwkSKey ) )
 801004e:	687b      	ldr	r3, [r7, #4]
 8010050:	685b      	ldr	r3, [r3, #4]
 8010052:	4619      	mov	r1, r3
 8010054:	2002      	movs	r0, #2
 8010056:	f002 f80b 	bl	8012070 <LoRaMacCryptoSetKey>
 801005a:	4603      	mov	r3, r0
 801005c:	2b00      	cmp	r3, #0
 801005e:	f000 8288 	beq.w	8010572 <LoRaMacMibSetRequestConfirm+0x6da>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8010062:	2311      	movs	r3, #17
 8010064:	e29d      	b.n	80105a2 <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010066:	2303      	movs	r3, #3
 8010068:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801006a:	e282      	b.n	8010572 <LoRaMacMibSetRequestConfirm+0x6da>
        }
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        case MIB_APP_S_KEY:
        {
            if( mibSet->Param.AppSKey != NULL )
 801006c:	687b      	ldr	r3, [r7, #4]
 801006e:	685b      	ldr	r3, [r3, #4]
 8010070:	2b00      	cmp	r3, #0
 8010072:	d00b      	beq.n	801008c <LoRaMacMibSetRequestConfirm+0x1f4>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_S_KEY, mibSet->Param.AppSKey ) )
 8010074:	687b      	ldr	r3, [r7, #4]
 8010076:	685b      	ldr	r3, [r3, #4]
 8010078:	4619      	mov	r1, r3
 801007a:	2003      	movs	r0, #3
 801007c:	f001 fff8 	bl	8012070 <LoRaMacCryptoSetKey>
 8010080:	4603      	mov	r3, r0
 8010082:	2b00      	cmp	r3, #0
 8010084:	f000 8277 	beq.w	8010576 <LoRaMacMibSetRequestConfirm+0x6de>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8010088:	2311      	movs	r3, #17
 801008a:	e28a      	b.n	80105a2 <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801008c:	2303      	movs	r3, #3
 801008e:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8010090:	e271      	b.n	8010576 <LoRaMacMibSetRequestConfirm+0x6de>
        }
        case MIB_MC_KE_KEY:
        {
            if( mibSet->Param.McKEKey != NULL )
 8010092:	687b      	ldr	r3, [r7, #4]
 8010094:	685b      	ldr	r3, [r3, #4]
 8010096:	2b00      	cmp	r3, #0
 8010098:	d00b      	beq.n	80100b2 <LoRaMacMibSetRequestConfirm+0x21a>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KE_KEY, mibSet->Param.McKEKey ) )
 801009a:	687b      	ldr	r3, [r7, #4]
 801009c:	685b      	ldr	r3, [r3, #4]
 801009e:	4619      	mov	r1, r3
 80100a0:	207f      	movs	r0, #127	; 0x7f
 80100a2:	f001 ffe5 	bl	8012070 <LoRaMacCryptoSetKey>
 80100a6:	4603      	mov	r3, r0
 80100a8:	2b00      	cmp	r3, #0
 80100aa:	f000 8266 	beq.w	801057a <LoRaMacMibSetRequestConfirm+0x6e2>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 80100ae:	2311      	movs	r3, #17
 80100b0:	e277      	b.n	80105a2 <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80100b2:	2303      	movs	r3, #3
 80100b4:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80100b6:	e260      	b.n	801057a <LoRaMacMibSetRequestConfirm+0x6e2>
        }
        case MIB_MC_KEY_0:
        {
            if( mibSet->Param.McKey0 != NULL )
 80100b8:	687b      	ldr	r3, [r7, #4]
 80100ba:	685b      	ldr	r3, [r3, #4]
 80100bc:	2b00      	cmp	r3, #0
 80100be:	d00b      	beq.n	80100d8 <LoRaMacMibSetRequestConfirm+0x240>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KEY_0, mibSet->Param.McKey0 ) )
 80100c0:	687b      	ldr	r3, [r7, #4]
 80100c2:	685b      	ldr	r3, [r3, #4]
 80100c4:	4619      	mov	r1, r3
 80100c6:	2080      	movs	r0, #128	; 0x80
 80100c8:	f001 ffd2 	bl	8012070 <LoRaMacCryptoSetKey>
 80100cc:	4603      	mov	r3, r0
 80100ce:	2b00      	cmp	r3, #0
 80100d0:	f000 8255 	beq.w	801057e <LoRaMacMibSetRequestConfirm+0x6e6>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 80100d4:	2311      	movs	r3, #17
 80100d6:	e264      	b.n	80105a2 <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80100d8:	2303      	movs	r3, #3
 80100da:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80100dc:	e24f      	b.n	801057e <LoRaMacMibSetRequestConfirm+0x6e6>
        }
        case MIB_MC_APP_S_KEY_0:
        {
            if( mibSet->Param.McAppSKey0 != NULL )
 80100de:	687b      	ldr	r3, [r7, #4]
 80100e0:	685b      	ldr	r3, [r3, #4]
 80100e2:	2b00      	cmp	r3, #0
 80100e4:	d00b      	beq.n	80100fe <LoRaMacMibSetRequestConfirm+0x266>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_APP_S_KEY_0, mibSet->Param.McAppSKey0 ) )
 80100e6:	687b      	ldr	r3, [r7, #4]
 80100e8:	685b      	ldr	r3, [r3, #4]
 80100ea:	4619      	mov	r1, r3
 80100ec:	2081      	movs	r0, #129	; 0x81
 80100ee:	f001 ffbf 	bl	8012070 <LoRaMacCryptoSetKey>
 80100f2:	4603      	mov	r3, r0
 80100f4:	2b00      	cmp	r3, #0
 80100f6:	f000 8244 	beq.w	8010582 <LoRaMacMibSetRequestConfirm+0x6ea>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 80100fa:	2311      	movs	r3, #17
 80100fc:	e251      	b.n	80105a2 <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80100fe:	2303      	movs	r3, #3
 8010100:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8010102:	e23e      	b.n	8010582 <LoRaMacMibSetRequestConfirm+0x6ea>
        }
        case MIB_MC_NWK_S_KEY_0:
        {
            if( mibSet->Param.McNwkSKey0 != NULL )
 8010104:	687b      	ldr	r3, [r7, #4]
 8010106:	685b      	ldr	r3, [r3, #4]
 8010108:	2b00      	cmp	r3, #0
 801010a:	d00b      	beq.n	8010124 <LoRaMacMibSetRequestConfirm+0x28c>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_NWK_S_KEY_0, mibSet->Param.McNwkSKey0 ) )
 801010c:	687b      	ldr	r3, [r7, #4]
 801010e:	685b      	ldr	r3, [r3, #4]
 8010110:	4619      	mov	r1, r3
 8010112:	2082      	movs	r0, #130	; 0x82
 8010114:	f001 ffac 	bl	8012070 <LoRaMacCryptoSetKey>
 8010118:	4603      	mov	r3, r0
 801011a:	2b00      	cmp	r3, #0
 801011c:	f000 8233 	beq.w	8010586 <LoRaMacMibSetRequestConfirm+0x6ee>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8010120:	2311      	movs	r3, #17
 8010122:	e23e      	b.n	80105a2 <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010124:	2303      	movs	r3, #3
 8010126:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8010128:	e22d      	b.n	8010586 <LoRaMacMibSetRequestConfirm+0x6ee>
            break;
        }
#endif /* LORAMAC_MAX_MC_CTX > 1 */
        case MIB_PUBLIC_NETWORK:
        {
            MacCtx.NvmCtx->PublicNetwork = mibSet->Param.EnablePublicNetwork;
 801012a:	4b1c      	ldr	r3, [pc, #112]	; (801019c <LoRaMacMibSetRequestConfirm+0x304>)
 801012c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010130:	687a      	ldr	r2, [r7, #4]
 8010132:	7912      	ldrb	r2, [r2, #4]
 8010134:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
            Radio.SetPublicNetwork( MacCtx.NvmCtx->PublicNetwork );
 8010138:	4b19      	ldr	r3, [pc, #100]	; (80101a0 <LoRaMacMibSetRequestConfirm+0x308>)
 801013a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801013c:	4a17      	ldr	r2, [pc, #92]	; (801019c <LoRaMacMibSetRequestConfirm+0x304>)
 801013e:	f8d2 2484 	ldr.w	r2, [r2, #1156]	; 0x484
 8010142:	f892 207d 	ldrb.w	r2, [r2, #125]	; 0x7d
 8010146:	4610      	mov	r0, r2
 8010148:	4798      	blx	r3
            /* ST_WORAROUND_BEGIN: Required to avoid keeping the radio active after init */
            Radio.Sleep( );
 801014a:	4b15      	ldr	r3, [pc, #84]	; (80101a0 <LoRaMacMibSetRequestConfirm+0x308>)
 801014c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801014e:	4798      	blx	r3
            /* ST_WORKAROUND_END */
            break;
 8010150:	e222      	b.n	8010598 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_REPEATER_SUPPORT:
        {
            MacCtx.NvmCtx->RepeaterSupport = mibSet->Param.EnableRepeaterSupport;
 8010152:	4b12      	ldr	r3, [pc, #72]	; (801019c <LoRaMacMibSetRequestConfirm+0x304>)
 8010154:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010158:	687a      	ldr	r2, [r7, #4]
 801015a:	7912      	ldrb	r2, [r2, #4]
 801015c:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
            break;
 8010160:	e21a      	b.n	8010598 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_RX2_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 8010162:	687b      	ldr	r3, [r7, #4]
 8010164:	7a1b      	ldrb	r3, [r3, #8]
 8010166:	b25b      	sxtb	r3, r3
 8010168:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 801016a:	4b0c      	ldr	r3, [pc, #48]	; (801019c <LoRaMacMibSetRequestConfirm+0x304>)
 801016c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010170:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8010174:	727b      	strb	r3, [r7, #9]
            /* ST_WORAROUND_BEGIN: Check also the Rx Frequency parameter */
            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_RX_DR ) != true )
 8010176:	4b09      	ldr	r3, [pc, #36]	; (801019c <LoRaMacMibSetRequestConfirm+0x304>)
 8010178:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801017c:	781b      	ldrb	r3, [r3, #0]
 801017e:	f107 0108 	add.w	r1, r7, #8
 8010182:	2207      	movs	r2, #7
 8010184:	4618      	mov	r0, r3
 8010186:	f002 fdb7 	bl	8012cf8 <RegionVerify>
 801018a:	4603      	mov	r3, r0
 801018c:	f083 0301 	eor.w	r3, r3, #1
 8010190:	b2db      	uxtb	r3, r3
 8010192:	2b00      	cmp	r3, #0
 8010194:	d006      	beq.n	80101a4 <LoRaMacMibSetRequestConfirm+0x30c>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010196:	2303      	movs	r3, #3
 8010198:	75fb      	strb	r3, [r7, #23]
                {
                    MacCtx.NvmCtx->MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
                }
            }
            /* ST_WORKAROUND_END */
            break;
 801019a:	e1fd      	b.n	8010598 <LoRaMacMibSetRequestConfirm+0x700>
 801019c:	200004ec 	.word	0x200004ec
 80101a0:	0801b708 	.word	0x0801b708
                verify.Frequency = mibSet->Param.Rx2Channel.Frequency;
 80101a4:	687b      	ldr	r3, [r7, #4]
 80101a6:	685b      	ldr	r3, [r3, #4]
 80101a8:	60bb      	str	r3, [r7, #8]
                if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_FREQUENCY ) != true )
 80101aa:	4bc1      	ldr	r3, [pc, #772]	; (80104b0 <LoRaMacMibSetRequestConfirm+0x618>)
 80101ac:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80101b0:	781b      	ldrb	r3, [r3, #0]
 80101b2:	f107 0108 	add.w	r1, r7, #8
 80101b6:	2200      	movs	r2, #0
 80101b8:	4618      	mov	r0, r3
 80101ba:	f002 fd9d 	bl	8012cf8 <RegionVerify>
 80101be:	4603      	mov	r3, r0
 80101c0:	f083 0301 	eor.w	r3, r3, #1
 80101c4:	b2db      	uxtb	r3, r3
 80101c6:	2b00      	cmp	r3, #0
 80101c8:	d002      	beq.n	80101d0 <LoRaMacMibSetRequestConfirm+0x338>
                    status = LORAMAC_STATUS_PARAMETER_INVALID;
 80101ca:	2303      	movs	r3, #3
 80101cc:	75fb      	strb	r3, [r7, #23]
            break;
 80101ce:	e1e3      	b.n	8010598 <LoRaMacMibSetRequestConfirm+0x700>
                    MacCtx.NvmCtx->MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
 80101d0:	4bb7      	ldr	r3, [pc, #732]	; (80104b0 <LoRaMacMibSetRequestConfirm+0x618>)
 80101d2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80101d6:	687a      	ldr	r2, [r7, #4]
 80101d8:	33a8      	adds	r3, #168	; 0xa8
 80101da:	3204      	adds	r2, #4
 80101dc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80101e0:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 80101e4:	e1d8      	b.n	8010598 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 80101e6:	687b      	ldr	r3, [r7, #4]
 80101e8:	7a1b      	ldrb	r3, [r3, #8]
 80101ea:	b25b      	sxtb	r3, r3
 80101ec:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 80101ee:	4bb0      	ldr	r3, [pc, #704]	; (80104b0 <LoRaMacMibSetRequestConfirm+0x618>)
 80101f0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80101f4:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80101f8:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_RX_DR ) == true )
 80101fa:	4bad      	ldr	r3, [pc, #692]	; (80104b0 <LoRaMacMibSetRequestConfirm+0x618>)
 80101fc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010200:	781b      	ldrb	r3, [r3, #0]
 8010202:	f107 0108 	add.w	r1, r7, #8
 8010206:	2207      	movs	r2, #7
 8010208:	4618      	mov	r0, r3
 801020a:	f002 fd75 	bl	8012cf8 <RegionVerify>
 801020e:	4603      	mov	r3, r0
 8010210:	2b00      	cmp	r3, #0
 8010212:	d00a      	beq.n	801022a <LoRaMacMibSetRequestConfirm+0x392>
            {
                MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel = mibSet->Param.Rx2DefaultChannel;
 8010214:	4ba6      	ldr	r3, [pc, #664]	; (80104b0 <LoRaMacMibSetRequestConfirm+0x618>)
 8010216:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801021a:	687a      	ldr	r2, [r7, #4]
 801021c:	3328      	adds	r3, #40	; 0x28
 801021e:	3204      	adds	r2, #4
 8010220:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010224:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8010228:	e1b6      	b.n	8010598 <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801022a:	2303      	movs	r3, #3
 801022c:	75fb      	strb	r3, [r7, #23]
            break;
 801022e:	e1b3      	b.n	8010598 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_RXC_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 8010230:	687b      	ldr	r3, [r7, #4]
 8010232:	7a1b      	ldrb	r3, [r3, #8]
 8010234:	b25b      	sxtb	r3, r3
 8010236:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 8010238:	4b9d      	ldr	r3, [pc, #628]	; (80104b0 <LoRaMacMibSetRequestConfirm+0x618>)
 801023a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801023e:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8010242:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_RX_DR ) == true )
 8010244:	4b9a      	ldr	r3, [pc, #616]	; (80104b0 <LoRaMacMibSetRequestConfirm+0x618>)
 8010246:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801024a:	781b      	ldrb	r3, [r3, #0]
 801024c:	f107 0108 	add.w	r1, r7, #8
 8010250:	2207      	movs	r2, #7
 8010252:	4618      	mov	r0, r3
 8010254:	f002 fd50 	bl	8012cf8 <RegionVerify>
 8010258:	4603      	mov	r3, r0
 801025a:	2b00      	cmp	r3, #0
 801025c:	d01f      	beq.n	801029e <LoRaMacMibSetRequestConfirm+0x406>
            {
                MacCtx.NvmCtx->MacParams.RxCChannel = mibSet->Param.RxCChannel;
 801025e:	4b94      	ldr	r3, [pc, #592]	; (80104b0 <LoRaMacMibSetRequestConfirm+0x618>)
 8010260:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010264:	687a      	ldr	r2, [r7, #4]
 8010266:	33b0      	adds	r3, #176	; 0xb0
 8010268:	3204      	adds	r2, #4
 801026a:	e892 0003 	ldmia.w	r2, {r0, r1}
 801026e:	e883 0003 	stmia.w	r3, {r0, r1}

                if( ( MacCtx.NvmCtx->DeviceClass == CLASS_C ) && ( MacCtx.NvmCtx->NetworkActivation != ACTIVATION_TYPE_NONE ) )
 8010272:	4b8f      	ldr	r3, [pc, #572]	; (80104b0 <LoRaMacMibSetRequestConfirm+0x618>)
 8010274:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010278:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 801027c:	2b02      	cmp	r3, #2
 801027e:	f040 8184 	bne.w	801058a <LoRaMacMibSetRequestConfirm+0x6f2>
 8010282:	4b8b      	ldr	r3, [pc, #556]	; (80104b0 <LoRaMacMibSetRequestConfirm+0x618>)
 8010284:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010288:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 801028c:	2b00      	cmp	r3, #0
 801028e:	f000 817c 	beq.w	801058a <LoRaMacMibSetRequestConfirm+0x6f2>
                {
                    // We can only compute the RX window parameters directly, if we are already
                    // in class c mode and joined. We cannot setup an RX window in case of any other
                    // class type.
                    // Set the radio into sleep mode in case we are still in RX mode
                    Radio.Sleep( );
 8010292:	4b88      	ldr	r3, [pc, #544]	; (80104b4 <LoRaMacMibSetRequestConfirm+0x61c>)
 8010294:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010296:	4798      	blx	r3

                    OpenContinuousRxCWindow( );
 8010298:	f7fe fb02 	bl	800e8a0 <OpenContinuousRxCWindow>
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 801029c:	e175      	b.n	801058a <LoRaMacMibSetRequestConfirm+0x6f2>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801029e:	2303      	movs	r3, #3
 80102a0:	75fb      	strb	r3, [r7, #23]
            break;
 80102a2:	e172      	b.n	801058a <LoRaMacMibSetRequestConfirm+0x6f2>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 80102a4:	687b      	ldr	r3, [r7, #4]
 80102a6:	7a1b      	ldrb	r3, [r3, #8]
 80102a8:	b25b      	sxtb	r3, r3
 80102aa:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 80102ac:	4b80      	ldr	r3, [pc, #512]	; (80104b0 <LoRaMacMibSetRequestConfirm+0x618>)
 80102ae:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80102b2:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80102b6:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_RX_DR ) == true )
 80102b8:	4b7d      	ldr	r3, [pc, #500]	; (80104b0 <LoRaMacMibSetRequestConfirm+0x618>)
 80102ba:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80102be:	781b      	ldrb	r3, [r3, #0]
 80102c0:	f107 0108 	add.w	r1, r7, #8
 80102c4:	2207      	movs	r2, #7
 80102c6:	4618      	mov	r0, r3
 80102c8:	f002 fd16 	bl	8012cf8 <RegionVerify>
 80102cc:	4603      	mov	r3, r0
 80102ce:	2b00      	cmp	r3, #0
 80102d0:	d00a      	beq.n	80102e8 <LoRaMacMibSetRequestConfirm+0x450>
            {
                MacCtx.NvmCtx->MacParamsDefaults.RxCChannel = mibSet->Param.RxCDefaultChannel;
 80102d2:	4b77      	ldr	r3, [pc, #476]	; (80104b0 <LoRaMacMibSetRequestConfirm+0x618>)
 80102d4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80102d8:	687a      	ldr	r2, [r7, #4]
 80102da:	3330      	adds	r3, #48	; 0x30
 80102dc:	3204      	adds	r2, #4
 80102de:	e892 0003 	ldmia.w	r2, {r0, r1}
 80102e2:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80102e6:	e157      	b.n	8010598 <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80102e8:	2303      	movs	r3, #3
 80102ea:	75fb      	strb	r3, [r7, #23]
            break;
 80102ec:	e154      	b.n	8010598 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsDefaultMask;
 80102ee:	687b      	ldr	r3, [r7, #4]
 80102f0:	685b      	ldr	r3, [r3, #4]
 80102f2:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_DEFAULT_MASK;
 80102f4:	2301      	movs	r3, #1
 80102f6:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( MacCtx.NvmCtx->Region, &chanMaskSet ) == false )
 80102f8:	4b6d      	ldr	r3, [pc, #436]	; (80104b0 <LoRaMacMibSetRequestConfirm+0x618>)
 80102fa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80102fe:	781b      	ldrb	r3, [r3, #0]
 8010300:	f107 020c 	add.w	r2, r7, #12
 8010304:	4611      	mov	r1, r2
 8010306:	4618      	mov	r0, r3
 8010308:	f002 fd2f 	bl	8012d6a <RegionChanMaskSet>
 801030c:	4603      	mov	r3, r0
 801030e:	f083 0301 	eor.w	r3, r3, #1
 8010312:	b2db      	uxtb	r3, r3
 8010314:	2b00      	cmp	r3, #0
 8010316:	f000 813a 	beq.w	801058e <LoRaMacMibSetRequestConfirm+0x6f6>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801031a:	2303      	movs	r3, #3
 801031c:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801031e:	e136      	b.n	801058e <LoRaMacMibSetRequestConfirm+0x6f6>
        }
        case MIB_CHANNELS_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsMask;
 8010320:	687b      	ldr	r3, [r7, #4]
 8010322:	685b      	ldr	r3, [r3, #4]
 8010324:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_MASK;
 8010326:	2300      	movs	r3, #0
 8010328:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( MacCtx.NvmCtx->Region, &chanMaskSet ) == false )
 801032a:	4b61      	ldr	r3, [pc, #388]	; (80104b0 <LoRaMacMibSetRequestConfirm+0x618>)
 801032c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010330:	781b      	ldrb	r3, [r3, #0]
 8010332:	f107 020c 	add.w	r2, r7, #12
 8010336:	4611      	mov	r1, r2
 8010338:	4618      	mov	r0, r3
 801033a:	f002 fd16 	bl	8012d6a <RegionChanMaskSet>
 801033e:	4603      	mov	r3, r0
 8010340:	f083 0301 	eor.w	r3, r3, #1
 8010344:	b2db      	uxtb	r3, r3
 8010346:	2b00      	cmp	r3, #0
 8010348:	f000 8123 	beq.w	8010592 <LoRaMacMibSetRequestConfirm+0x6fa>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801034c:	2303      	movs	r3, #3
 801034e:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8010350:	e11f      	b.n	8010592 <LoRaMacMibSetRequestConfirm+0x6fa>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 8010352:	687b      	ldr	r3, [r7, #4]
 8010354:	791b      	ldrb	r3, [r3, #4]
 8010356:	2b00      	cmp	r3, #0
 8010358:	d00b      	beq.n	8010372 <LoRaMacMibSetRequestConfirm+0x4da>
                ( mibSet->Param.ChannelsNbTrans <= 15 ) )
 801035a:	687b      	ldr	r3, [r7, #4]
 801035c:	791b      	ldrb	r3, [r3, #4]
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 801035e:	2b0f      	cmp	r3, #15
 8010360:	d807      	bhi.n	8010372 <LoRaMacMibSetRequestConfirm+0x4da>
            {
                MacCtx.NvmCtx->MacParams.ChannelsNbTrans = mibSet->Param.ChannelsNbTrans;
 8010362:	4b53      	ldr	r3, [pc, #332]	; (80104b0 <LoRaMacMibSetRequestConfirm+0x618>)
 8010364:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010368:	687a      	ldr	r2, [r7, #4]
 801036a:	7912      	ldrb	r2, [r2, #4]
 801036c:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8010370:	e112      	b.n	8010598 <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010372:	2303      	movs	r3, #3
 8010374:	75fb      	strb	r3, [r7, #23]
            break;
 8010376:	e10f      	b.n	8010598 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            MacCtx.NvmCtx->MacParams.MaxRxWindow = mibSet->Param.MaxRxWindow;
 8010378:	4b4d      	ldr	r3, [pc, #308]	; (80104b0 <LoRaMacMibSetRequestConfirm+0x618>)
 801037a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801037e:	687a      	ldr	r2, [r7, #4]
 8010380:	6852      	ldr	r2, [r2, #4]
 8010382:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
            break;
 8010386:	e107      	b.n	8010598 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            MacCtx.NvmCtx->MacParams.ReceiveDelay1 = mibSet->Param.ReceiveDelay1;
 8010388:	4b49      	ldr	r3, [pc, #292]	; (80104b0 <LoRaMacMibSetRequestConfirm+0x618>)
 801038a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801038e:	687a      	ldr	r2, [r7, #4]
 8010390:	6852      	ldr	r2, [r2, #4]
 8010392:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
            break;
 8010396:	e0ff      	b.n	8010598 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            MacCtx.NvmCtx->MacParams.ReceiveDelay2 = mibSet->Param.ReceiveDelay2;
 8010398:	4b45      	ldr	r3, [pc, #276]	; (80104b0 <LoRaMacMibSetRequestConfirm+0x618>)
 801039a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801039e:	687a      	ldr	r2, [r7, #4]
 80103a0:	6852      	ldr	r2, [r2, #4]
 80103a2:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
            break;
 80103a6:	e0f7      	b.n	8010598 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            MacCtx.NvmCtx->MacParams.JoinAcceptDelay1 = mibSet->Param.JoinAcceptDelay1;
 80103a8:	4b41      	ldr	r3, [pc, #260]	; (80104b0 <LoRaMacMibSetRequestConfirm+0x618>)
 80103aa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80103ae:	687a      	ldr	r2, [r7, #4]
 80103b0:	6852      	ldr	r2, [r2, #4]
 80103b2:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
            break;
 80103b6:	e0ef      	b.n	8010598 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            MacCtx.NvmCtx->MacParams.JoinAcceptDelay2 = mibSet->Param.JoinAcceptDelay2;
 80103b8:	4b3d      	ldr	r3, [pc, #244]	; (80104b0 <LoRaMacMibSetRequestConfirm+0x618>)
 80103ba:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80103be:	687a      	ldr	r2, [r7, #4]
 80103c0:	6852      	ldr	r2, [r2, #4]
 80103c2:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
            break;
 80103c6:	e0e7      	b.n	8010598 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDefaultDatarate;
 80103c8:	687b      	ldr	r3, [r7, #4]
 80103ca:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80103ce:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_DEF_TX_DR ) == true )
 80103d0:	4b37      	ldr	r3, [pc, #220]	; (80104b0 <LoRaMacMibSetRequestConfirm+0x618>)
 80103d2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80103d6:	781b      	ldrb	r3, [r3, #0]
 80103d8:	f107 0108 	add.w	r1, r7, #8
 80103dc:	2206      	movs	r2, #6
 80103de:	4618      	mov	r0, r3
 80103e0:	f002 fc8a 	bl	8012cf8 <RegionVerify>
 80103e4:	4603      	mov	r3, r0
 80103e6:	2b00      	cmp	r3, #0
 80103e8:	d006      	beq.n	80103f8 <LoRaMacMibSetRequestConfirm+0x560>
            {
                MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate = verify.DatarateParams.Datarate;
 80103ea:	4b31      	ldr	r3, [pc, #196]	; (80104b0 <LoRaMacMibSetRequestConfirm+0x618>)
 80103ec:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80103f0:	f997 2008 	ldrsb.w	r2, [r7, #8]
 80103f4:	715a      	strb	r2, [r3, #5]
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80103f6:	e0cf      	b.n	8010598 <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80103f8:	2303      	movs	r3, #3
 80103fa:	75fb      	strb	r3, [r7, #23]
            break;
 80103fc:	e0cc      	b.n	8010598 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_CHANNELS_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDatarate;
 80103fe:	687b      	ldr	r3, [r7, #4]
 8010400:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8010404:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 8010406:	4b2a      	ldr	r3, [pc, #168]	; (80104b0 <LoRaMacMibSetRequestConfirm+0x618>)
 8010408:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801040c:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8010410:	72bb      	strb	r3, [r7, #10]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_TX_DR ) == true )
 8010412:	4b27      	ldr	r3, [pc, #156]	; (80104b0 <LoRaMacMibSetRequestConfirm+0x618>)
 8010414:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010418:	781b      	ldrb	r3, [r3, #0]
 801041a:	f107 0108 	add.w	r1, r7, #8
 801041e:	2205      	movs	r2, #5
 8010420:	4618      	mov	r0, r3
 8010422:	f002 fc69 	bl	8012cf8 <RegionVerify>
 8010426:	4603      	mov	r3, r0
 8010428:	2b00      	cmp	r3, #0
 801042a:	d007      	beq.n	801043c <LoRaMacMibSetRequestConfirm+0x5a4>
            {
                MacCtx.NvmCtx->MacParams.ChannelsDatarate = verify.DatarateParams.Datarate;
 801042c:	4b20      	ldr	r3, [pc, #128]	; (80104b0 <LoRaMacMibSetRequestConfirm+0x618>)
 801042e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010432:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8010436:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 801043a:	e0ad      	b.n	8010598 <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801043c:	2303      	movs	r3, #3
 801043e:	75fb      	strb	r3, [r7, #23]
            break;
 8010440:	e0aa      	b.n	8010598 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsDefaultTxPower;
 8010442:	687b      	ldr	r3, [r7, #4]
 8010444:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8010448:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_DEF_TX_POWER ) == true )
 801044a:	4b19      	ldr	r3, [pc, #100]	; (80104b0 <LoRaMacMibSetRequestConfirm+0x618>)
 801044c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010450:	781b      	ldrb	r3, [r3, #0]
 8010452:	f107 0108 	add.w	r1, r7, #8
 8010456:	220a      	movs	r2, #10
 8010458:	4618      	mov	r0, r3
 801045a:	f002 fc4d 	bl	8012cf8 <RegionVerify>
 801045e:	4603      	mov	r3, r0
 8010460:	2b00      	cmp	r3, #0
 8010462:	d006      	beq.n	8010472 <LoRaMacMibSetRequestConfirm+0x5da>
            {
                MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower = verify.TxPower;
 8010464:	4b12      	ldr	r3, [pc, #72]	; (80104b0 <LoRaMacMibSetRequestConfirm+0x618>)
 8010466:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801046a:	f997 2008 	ldrsb.w	r2, [r7, #8]
 801046e:	711a      	strb	r2, [r3, #4]
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8010470:	e092      	b.n	8010598 <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010472:	2303      	movs	r3, #3
 8010474:	75fb      	strb	r3, [r7, #23]
            break;
 8010476:	e08f      	b.n	8010598 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_CHANNELS_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsTxPower;
 8010478:	687b      	ldr	r3, [r7, #4]
 801047a:	f993 3004 	ldrsb.w	r3, [r3, #4]
 801047e:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_TX_POWER ) == true )
 8010480:	4b0b      	ldr	r3, [pc, #44]	; (80104b0 <LoRaMacMibSetRequestConfirm+0x618>)
 8010482:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010486:	781b      	ldrb	r3, [r3, #0]
 8010488:	f107 0108 	add.w	r1, r7, #8
 801048c:	2209      	movs	r2, #9
 801048e:	4618      	mov	r0, r3
 8010490:	f002 fc32 	bl	8012cf8 <RegionVerify>
 8010494:	4603      	mov	r3, r0
 8010496:	2b00      	cmp	r3, #0
 8010498:	d007      	beq.n	80104aa <LoRaMacMibSetRequestConfirm+0x612>
            {
                MacCtx.NvmCtx->MacParams.ChannelsTxPower = verify.TxPower;
 801049a:	4b05      	ldr	r3, [pc, #20]	; (80104b0 <LoRaMacMibSetRequestConfirm+0x618>)
 801049c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80104a0:	f997 2008 	ldrsb.w	r2, [r7, #8]
 80104a4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80104a8:	e076      	b.n	8010598 <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80104aa:	2303      	movs	r3, #3
 80104ac:	75fb      	strb	r3, [r7, #23]
            break;
 80104ae:	e073      	b.n	8010598 <LoRaMacMibSetRequestConfirm+0x700>
 80104b0:	200004ec 	.word	0x200004ec
 80104b4:	0801b708 	.word	0x0801b708
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
            MacCtx.NvmCtx->MacParams.SystemMaxRxError = MacCtx.NvmCtx->MacParamsDefaults.SystemMaxRxError = mibSet->Param.SystemMaxRxError;
 80104b8:	4b3c      	ldr	r3, [pc, #240]	; (80105ac <LoRaMacMibSetRequestConfirm+0x714>)
 80104ba:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80104be:	687a      	ldr	r2, [r7, #4]
 80104c0:	6852      	ldr	r2, [r2, #4]
 80104c2:	609a      	str	r2, [r3, #8]
 80104c4:	4a39      	ldr	r2, [pc, #228]	; (80105ac <LoRaMacMibSetRequestConfirm+0x714>)
 80104c6:	f8d2 2484 	ldr.w	r2, [r2, #1156]	; 0x484
 80104ca:	689b      	ldr	r3, [r3, #8]
 80104cc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
            break;
 80104d0:	e062      	b.n	8010598 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            MacCtx.NvmCtx->MacParams.MinRxSymbols = MacCtx.NvmCtx->MacParamsDefaults.MinRxSymbols = mibSet->Param.MinRxSymbols;
 80104d2:	4b36      	ldr	r3, [pc, #216]	; (80105ac <LoRaMacMibSetRequestConfirm+0x714>)
 80104d4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80104d8:	687a      	ldr	r2, [r7, #4]
 80104da:	7912      	ldrb	r2, [r2, #4]
 80104dc:	731a      	strb	r2, [r3, #12]
 80104de:	4a33      	ldr	r2, [pc, #204]	; (80105ac <LoRaMacMibSetRequestConfirm+0x714>)
 80104e0:	f8d2 2484 	ldr.w	r2, [r2, #1156]	; 0x484
 80104e4:	7b1b      	ldrb	r3, [r3, #12]
 80104e6:	f882 308c 	strb.w	r3, [r2, #140]	; 0x8c
            break;
 80104ea:	e055      	b.n	8010598 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_ANTENNA_GAIN:
        {
            MacCtx.NvmCtx->MacParams.AntennaGain = mibSet->Param.AntennaGain;
 80104ec:	4b2f      	ldr	r3, [pc, #188]	; (80105ac <LoRaMacMibSetRequestConfirm+0x714>)
 80104ee:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80104f2:	687a      	ldr	r2, [r7, #4]
 80104f4:	6852      	ldr	r2, [r2, #4]
 80104f6:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
            break;
 80104fa:	e04d      	b.n	8010598 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            MacCtx.NvmCtx->MacParamsDefaults.AntennaGain = mibSet->Param.DefaultAntennaGain;
 80104fc:	4b2b      	ldr	r3, [pc, #172]	; (80105ac <LoRaMacMibSetRequestConfirm+0x714>)
 80104fe:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010502:	687a      	ldr	r2, [r7, #4]
 8010504:	6852      	ldr	r2, [r2, #4]
 8010506:	641a      	str	r2, [r3, #64]	; 0x40
            break;
 8010508:	e046      	b.n	8010598 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_NVM_CTXS:
        {
            if( mibSet->Param.Contexts != 0 )
 801050a:	687b      	ldr	r3, [r7, #4]
 801050c:	685b      	ldr	r3, [r3, #4]
 801050e:	2b00      	cmp	r3, #0
 8010510:	d007      	beq.n	8010522 <LoRaMacMibSetRequestConfirm+0x68a>
            {
                status = RestoreCtxs( mibSet->Param.Contexts );
 8010512:	687b      	ldr	r3, [r7, #4]
 8010514:	685b      	ldr	r3, [r3, #4]
 8010516:	4618      	mov	r0, r3
 8010518:	f7fe fc8a 	bl	800ee30 <RestoreCtxs>
 801051c:	4603      	mov	r3, r0
 801051e:	75fb      	strb	r3, [r7, #23]
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8010520:	e03a      	b.n	8010598 <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010522:	2303      	movs	r3, #3
 8010524:	75fb      	strb	r3, [r7, #23]
            break;
 8010526:	e037      	b.n	8010598 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_ABP_LORAWAN_VERSION:
        {
            if( mibSet->Param.AbpLrWanVersion.Fields.Minor <= 1 )
 8010528:	687b      	ldr	r3, [r7, #4]
 801052a:	799b      	ldrb	r3, [r3, #6]
 801052c:	2b01      	cmp	r3, #1
 801052e:	d80f      	bhi.n	8010550 <LoRaMacMibSetRequestConfirm+0x6b8>
            {
                MacCtx.NvmCtx->Version = mibSet->Param.AbpLrWanVersion;
 8010530:	4b1e      	ldr	r3, [pc, #120]	; (80105ac <LoRaMacMibSetRequestConfirm+0x714>)
 8010532:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010536:	687a      	ldr	r2, [r7, #4]
 8010538:	6852      	ldr	r2, [r2, #4]
 801053a:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetLrWanVersion( mibSet->Param.AbpLrWanVersion ) )
 801053e:	687b      	ldr	r3, [r7, #4]
 8010540:	6858      	ldr	r0, [r3, #4]
 8010542:	f001 fcc1 	bl	8011ec8 <LoRaMacCryptoSetLrWanVersion>
 8010546:	4603      	mov	r3, r0
 8010548:	2b00      	cmp	r3, #0
 801054a:	d024      	beq.n	8010596 <LoRaMacMibSetRequestConfirm+0x6fe>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 801054c:	2311      	movs	r3, #17
 801054e:	e028      	b.n	80105a2 <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010550:	2303      	movs	r3, #3
 8010552:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8010554:	e01f      	b.n	8010596 <LoRaMacMibSetRequestConfirm+0x6fe>
        }
        default:
        {
            status = LoRaMacMibClassBSetRequestConfirm( mibSet );
 8010556:	6878      	ldr	r0, [r7, #4]
 8010558:	f000 fc05 	bl	8010d66 <LoRaMacMibClassBSetRequestConfirm>
 801055c:	4603      	mov	r3, r0
 801055e:	75fb      	strb	r3, [r7, #23]
            break;
 8010560:	e01a      	b.n	8010598 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 8010562:	bf00      	nop
 8010564:	e018      	b.n	8010598 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 8010566:	bf00      	nop
 8010568:	e016      	b.n	8010598 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 801056a:	bf00      	nop
 801056c:	e014      	b.n	8010598 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 801056e:	bf00      	nop
 8010570:	e012      	b.n	8010598 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 8010572:	bf00      	nop
 8010574:	e010      	b.n	8010598 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 8010576:	bf00      	nop
 8010578:	e00e      	b.n	8010598 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 801057a:	bf00      	nop
 801057c:	e00c      	b.n	8010598 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 801057e:	bf00      	nop
 8010580:	e00a      	b.n	8010598 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 8010582:	bf00      	nop
 8010584:	e008      	b.n	8010598 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 8010586:	bf00      	nop
 8010588:	e006      	b.n	8010598 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 801058a:	bf00      	nop
 801058c:	e004      	b.n	8010598 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 801058e:	bf00      	nop
 8010590:	e002      	b.n	8010598 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 8010592:	bf00      	nop
 8010594:	e000      	b.n	8010598 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 8010596:	bf00      	nop
        }
    }
    EventRegionNvmCtxChanged( );
 8010598:	f7fe fe51 	bl	800f23e <EventRegionNvmCtxChanged>
    EventMacNvmCtxChanged( );
 801059c:	f7fe fe48 	bl	800f230 <EventMacNvmCtxChanged>
    return status;
 80105a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80105a2:	4618      	mov	r0, r3
 80105a4:	3718      	adds	r7, #24
 80105a6:	46bd      	mov	sp, r7
 80105a8:	bd80      	pop	{r7, pc}
 80105aa:	bf00      	nop
 80105ac:	200004ec 	.word	0x200004ec

080105b0 <LoRaMacMlmeRequest>:
    EventRegionNvmCtxChanged( );
    return LORAMAC_STATUS_OK;
}

LoRaMacStatus_t LoRaMacMlmeRequest( MlmeReq_t* mlmeRequest )
{
 80105b0:	b590      	push	{r4, r7, lr}
 80105b2:	b087      	sub	sp, #28
 80105b4:	af00      	add	r7, sp, #0
 80105b6:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 80105b8:	2302      	movs	r3, #2
 80105ba:	75fb      	strb	r3, [r7, #23]
    MlmeConfirmQueue_t queueElement;
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 80105bc:	2300      	movs	r3, #0
 80105be:	733b      	strb	r3, [r7, #12]
 80105c0:	2300      	movs	r3, #0
 80105c2:	737b      	strb	r3, [r7, #13]

    if( mlmeRequest == NULL )
 80105c4:	687b      	ldr	r3, [r7, #4]
 80105c6:	2b00      	cmp	r3, #0
 80105c8:	d101      	bne.n	80105ce <LoRaMacMlmeRequest+0x1e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80105ca:	2303      	movs	r3, #3
 80105cc:	e12b      	b.n	8010826 <LoRaMacMlmeRequest+0x276>
    }
    if( LoRaMacIsBusy( ) == true )
 80105ce:	f7fe fe7d 	bl	800f2cc <LoRaMacIsBusy>
 80105d2:	4603      	mov	r3, r0
 80105d4:	2b00      	cmp	r3, #0
 80105d6:	d001      	beq.n	80105dc <LoRaMacMlmeRequest+0x2c>
    {
        return LORAMAC_STATUS_BUSY;
 80105d8:	2301      	movs	r3, #1
 80105da:	e124      	b.n	8010826 <LoRaMacMlmeRequest+0x276>
    }
    if( LoRaMacConfirmQueueIsFull( ) == true )
 80105dc:	f001 f936 	bl	801184c <LoRaMacConfirmQueueIsFull>
 80105e0:	4603      	mov	r3, r0
 80105e2:	2b00      	cmp	r3, #0
 80105e4:	d001      	beq.n	80105ea <LoRaMacMlmeRequest+0x3a>
    {
        return LORAMAC_STATUS_BUSY;
 80105e6:	2301      	movs	r3, #1
 80105e8:	e11d      	b.n	8010826 <LoRaMacMlmeRequest+0x276>
    }

    if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 80105ea:	f001 f923 	bl	8011834 <LoRaMacConfirmQueueGetCnt>
 80105ee:	4603      	mov	r3, r0
 80105f0:	2b00      	cmp	r3, #0
 80105f2:	d104      	bne.n	80105fe <LoRaMacMlmeRequest+0x4e>
    {
        memset1( ( uint8_t* ) &MacCtx.MlmeConfirm, 0, sizeof( MacCtx.MlmeConfirm ) );
 80105f4:	2214      	movs	r2, #20
 80105f6:	2100      	movs	r1, #0
 80105f8:	488d      	ldr	r0, [pc, #564]	; (8010830 <LoRaMacMlmeRequest+0x280>)
 80105fa:	f006 f879 	bl	80166f0 <memset1>
    }
    MacCtx.MlmeConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 80105fe:	4b8d      	ldr	r3, [pc, #564]	; (8010834 <LoRaMacMlmeRequest+0x284>)
 8010600:	2201      	movs	r2, #1
 8010602:	f883 2451 	strb.w	r2, [r3, #1105]	; 0x451

    MacCtx.MacFlags.Bits.MlmeReq = 1;
 8010606:	4a8b      	ldr	r2, [pc, #556]	; (8010834 <LoRaMacMlmeRequest+0x284>)
 8010608:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 801060c:	f043 0304 	orr.w	r3, r3, #4
 8010610:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    queueElement.Request = mlmeRequest->Type;
 8010614:	687b      	ldr	r3, [r7, #4]
 8010616:	781b      	ldrb	r3, [r3, #0]
 8010618:	743b      	strb	r3, [r7, #16]
    queueElement.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 801061a:	2301      	movs	r3, #1
 801061c:	747b      	strb	r3, [r7, #17]
    queueElement.RestrictCommonReadyToHandle = false;
 801061e:	2300      	movs	r3, #0
 8010620:	74fb      	strb	r3, [r7, #19]

    switch( mlmeRequest->Type )
 8010622:	687b      	ldr	r3, [r7, #4]
 8010624:	781b      	ldrb	r3, [r3, #0]
 8010626:	3b01      	subs	r3, #1
 8010628:	2b0d      	cmp	r3, #13
 801062a:	f200 80d0 	bhi.w	80107ce <LoRaMacMlmeRequest+0x21e>
 801062e:	a201      	add	r2, pc, #4	; (adr r2, 8010634 <LoRaMacMlmeRequest+0x84>)
 8010630:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010634:	0801066d 	.word	0x0801066d
 8010638:	080107cf 	.word	0x080107cf
 801063c:	080107cf 	.word	0x080107cf
 8010640:	080106db 	.word	0x080106db
 8010644:	080106f9 	.word	0x080106f9
 8010648:	08010709 	.word	0x08010709
 801064c:	080107cf 	.word	0x080107cf
 8010650:	080107cf 	.word	0x080107cf
 8010654:	080107cf 	.word	0x080107cf
 8010658:	08010721 	.word	0x08010721
 801065c:	080107cf 	.word	0x080107cf
 8010660:	080107a3 	.word	0x080107a3
 8010664:	0801073f 	.word	0x0801073f
 8010668:	08010785 	.word	0x08010785
    {
        case MLME_JOIN:
        {
            if( ( MacCtx.MacState & LORAMAC_TX_DELAYED ) == LORAMAC_TX_DELAYED )
 801066c:	4b71      	ldr	r3, [pc, #452]	; (8010834 <LoRaMacMlmeRequest+0x284>)
 801066e:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8010672:	f003 0320 	and.w	r3, r3, #32
 8010676:	2b00      	cmp	r3, #0
 8010678:	d001      	beq.n	801067e <LoRaMacMlmeRequest+0xce>
            {
                return LORAMAC_STATUS_BUSY;
 801067a:	2301      	movs	r3, #1
 801067c:	e0d3      	b.n	8010826 <LoRaMacMlmeRequest+0x276>
            }

            ResetMacParameters( );
 801067e:	f7fd ffff 	bl	800e680 <ResetMacParameters>

            MacCtx.NvmCtx->MacParams.ChannelsDatarate = RegionAlternateDr( MacCtx.NvmCtx->Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR );
 8010682:	4b6c      	ldr	r3, [pc, #432]	; (8010834 <LoRaMacMlmeRequest+0x284>)
 8010684:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010688:	7818      	ldrb	r0, [r3, #0]
 801068a:	687b      	ldr	r3, [r7, #4]
 801068c:	791b      	ldrb	r3, [r3, #4]
 801068e:	b259      	sxtb	r1, r3
 8010690:	4b68      	ldr	r3, [pc, #416]	; (8010834 <LoRaMacMlmeRequest+0x284>)
 8010692:	f8d3 4484 	ldr.w	r4, [r3, #1156]	; 0x484
 8010696:	2200      	movs	r2, #0
 8010698:	f002 fc78 	bl	8012f8c <RegionAlternateDr>
 801069c:	4603      	mov	r3, r0
 801069e:	f884 3085 	strb.w	r3, [r4, #133]	; 0x85

            queueElement.Status = LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL;
 80106a2:	2307      	movs	r3, #7
 80106a4:	747b      	strb	r3, [r7, #17]

            status = SendReJoinReq( JOIN_REQ );
 80106a6:	20ff      	movs	r0, #255	; 0xff
 80106a8:	f7fd fd24 	bl	800e0f4 <SendReJoinReq>
 80106ac:	4603      	mov	r3, r0
 80106ae:	75fb      	strb	r3, [r7, #23]

            if( status != LORAMAC_STATUS_OK )
 80106b0:	7dfb      	ldrb	r3, [r7, #23]
 80106b2:	2b00      	cmp	r3, #0
 80106b4:	f000 808d 	beq.w	80107d2 <LoRaMacMlmeRequest+0x222>
            {
                // Revert back the previous datarate ( mainly used for US915 like regions )
                MacCtx.NvmCtx->MacParams.ChannelsDatarate = RegionAlternateDr( MacCtx.NvmCtx->Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR_RESTORE );
 80106b8:	4b5e      	ldr	r3, [pc, #376]	; (8010834 <LoRaMacMlmeRequest+0x284>)
 80106ba:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80106be:	7818      	ldrb	r0, [r3, #0]
 80106c0:	687b      	ldr	r3, [r7, #4]
 80106c2:	791b      	ldrb	r3, [r3, #4]
 80106c4:	b259      	sxtb	r1, r3
 80106c6:	4b5b      	ldr	r3, [pc, #364]	; (8010834 <LoRaMacMlmeRequest+0x284>)
 80106c8:	f8d3 4484 	ldr.w	r4, [r3, #1156]	; 0x484
 80106cc:	2201      	movs	r2, #1
 80106ce:	f002 fc5d 	bl	8012f8c <RegionAlternateDr>
 80106d2:	4603      	mov	r3, r0
 80106d4:	f884 3085 	strb.w	r3, [r4, #133]	; 0x85
            }
            break;
 80106d8:	e07b      	b.n	80107d2 <LoRaMacMlmeRequest+0x222>
        }
        case MLME_LINK_CHECK:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 80106da:	2300      	movs	r3, #0
 80106dc:	75fb      	strb	r3, [r7, #23]
            if( LoRaMacCommandsAddCmd( MOTE_MAC_LINK_CHECK_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 80106de:	f107 030c 	add.w	r3, r7, #12
 80106e2:	2200      	movs	r2, #0
 80106e4:	4619      	mov	r1, r3
 80106e6:	2002      	movs	r0, #2
 80106e8:	f000 fcde 	bl	80110a8 <LoRaMacCommandsAddCmd>
 80106ec:	4603      	mov	r3, r0
 80106ee:	2b00      	cmp	r3, #0
 80106f0:	d071      	beq.n	80107d6 <LoRaMacMlmeRequest+0x226>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80106f2:	2313      	movs	r3, #19
 80106f4:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80106f6:	e06e      	b.n	80107d6 <LoRaMacMlmeRequest+0x226>
        }
        case MLME_TXCW:
        {
            status = SetTxContinuousWave( mlmeRequest->Req.TxCw.Timeout );
 80106f8:	687b      	ldr	r3, [r7, #4]
 80106fa:	889b      	ldrh	r3, [r3, #4]
 80106fc:	4618      	mov	r0, r3
 80106fe:	f7fe faed 	bl	800ecdc <SetTxContinuousWave>
 8010702:	4603      	mov	r3, r0
 8010704:	75fb      	strb	r3, [r7, #23]
            break;
 8010706:	e06d      	b.n	80107e4 <LoRaMacMlmeRequest+0x234>
        }
        case MLME_TXCW_1:
        {

            status = SetTxContinuousWave1( mlmeRequest->Req.TxCw.Timeout, mlmeRequest->Req.TxCw.Frequency, mlmeRequest->Req.TxCw.Power );
 8010708:	687b      	ldr	r3, [r7, #4]
 801070a:	8898      	ldrh	r0, [r3, #4]
 801070c:	687b      	ldr	r3, [r7, #4]
 801070e:	6899      	ldr	r1, [r3, #8]
 8010710:	687b      	ldr	r3, [r7, #4]
 8010712:	7b1b      	ldrb	r3, [r3, #12]
 8010714:	461a      	mov	r2, r3
 8010716:	f7fe fb1d 	bl	800ed54 <SetTxContinuousWave1>
 801071a:	4603      	mov	r3, r0
 801071c:	75fb      	strb	r3, [r7, #23]
            break;
 801071e:	e061      	b.n	80107e4 <LoRaMacMlmeRequest+0x234>
        }
        case MLME_DEVICE_TIME:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 8010720:	2300      	movs	r3, #0
 8010722:	75fb      	strb	r3, [r7, #23]
            if( LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_TIME_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 8010724:	f107 030c 	add.w	r3, r7, #12
 8010728:	2200      	movs	r2, #0
 801072a:	4619      	mov	r1, r3
 801072c:	200d      	movs	r0, #13
 801072e:	f000 fcbb 	bl	80110a8 <LoRaMacCommandsAddCmd>
 8010732:	4603      	mov	r3, r0
 8010734:	2b00      	cmp	r3, #0
 8010736:	d050      	beq.n	80107da <LoRaMacMlmeRequest+0x22a>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8010738:	2313      	movs	r3, #19
 801073a:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801073c:	e04d      	b.n	80107da <LoRaMacMlmeRequest+0x22a>
        }
        case MLME_PING_SLOT_INFO:
        {
            if( MacCtx.NvmCtx->DeviceClass == CLASS_A )
 801073e:	4b3d      	ldr	r3, [pc, #244]	; (8010834 <LoRaMacMlmeRequest+0x284>)
 8010740:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010744:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8010748:	2b00      	cmp	r3, #0
 801074a:	d148      	bne.n	80107de <LoRaMacMlmeRequest+0x22e>
            {
                uint8_t value = mlmeRequest->Req.PingSlotInfo.PingSlot.Value;
 801074c:	687b      	ldr	r3, [r7, #4]
 801074e:	791b      	ldrb	r3, [r3, #4]
 8010750:	75bb      	strb	r3, [r7, #22]

                // LoRaMac will send this command piggy-pack
                LoRaMacClassBSetPingSlotInfo( mlmeRequest->Req.PingSlotInfo.PingSlot.Fields.Periodicity );
 8010752:	687b      	ldr	r3, [r7, #4]
 8010754:	791b      	ldrb	r3, [r3, #4]
 8010756:	f3c3 0302 	ubfx	r3, r3, #0, #3
 801075a:	b2db      	uxtb	r3, r3
 801075c:	4618      	mov	r0, r3
 801075e:	f000 fad7 	bl	8010d10 <LoRaMacClassBSetPingSlotInfo>
                macCmdPayload[0] = value;
 8010762:	7dbb      	ldrb	r3, [r7, #22]
 8010764:	733b      	strb	r3, [r7, #12]
                status = LORAMAC_STATUS_OK;
 8010766:	2300      	movs	r3, #0
 8010768:	75fb      	strb	r3, [r7, #23]
                if( LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_INFO_REQ, macCmdPayload, 1 ) != LORAMAC_COMMANDS_SUCCESS )
 801076a:	f107 030c 	add.w	r3, r7, #12
 801076e:	2201      	movs	r2, #1
 8010770:	4619      	mov	r1, r3
 8010772:	2010      	movs	r0, #16
 8010774:	f000 fc98 	bl	80110a8 <LoRaMacCommandsAddCmd>
 8010778:	4603      	mov	r3, r0
 801077a:	2b00      	cmp	r3, #0
 801077c:	d02f      	beq.n	80107de <LoRaMacMlmeRequest+0x22e>
                {
                    status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 801077e:	2313      	movs	r3, #19
 8010780:	75fb      	strb	r3, [r7, #23]
                }
            }
            break;
 8010782:	e02c      	b.n	80107de <LoRaMacMlmeRequest+0x22e>
        }
        case MLME_BEACON_TIMING:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 8010784:	2300      	movs	r3, #0
 8010786:	75fb      	strb	r3, [r7, #23]
            if( LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_TIMING_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 8010788:	f107 030c 	add.w	r3, r7, #12
 801078c:	2200      	movs	r2, #0
 801078e:	4619      	mov	r1, r3
 8010790:	2012      	movs	r0, #18
 8010792:	f000 fc89 	bl	80110a8 <LoRaMacCommandsAddCmd>
 8010796:	4603      	mov	r3, r0
 8010798:	2b00      	cmp	r3, #0
 801079a:	d022      	beq.n	80107e2 <LoRaMacMlmeRequest+0x232>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 801079c:	2313      	movs	r3, #19
 801079e:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80107a0:	e01f      	b.n	80107e2 <LoRaMacMlmeRequest+0x232>
        }
        case MLME_BEACON_ACQUISITION:
        {
            // Apply the request
            queueElement.RestrictCommonReadyToHandle = true;
 80107a2:	2301      	movs	r3, #1
 80107a4:	74fb      	strb	r3, [r7, #19]

            if( LoRaMacClassBIsAcquisitionInProgress( ) == false )
 80107a6:	f000 fa69 	bl	8010c7c <LoRaMacClassBIsAcquisitionInProgress>
 80107aa:	4603      	mov	r3, r0
 80107ac:	f083 0301 	eor.w	r3, r3, #1
 80107b0:	b2db      	uxtb	r3, r3
 80107b2:	2b00      	cmp	r3, #0
 80107b4:	d008      	beq.n	80107c8 <LoRaMacMlmeRequest+0x218>
            {
                // Start class B algorithm
                LoRaMacClassBSetBeaconState( BEACON_STATE_ACQUISITION );
 80107b6:	2000      	movs	r0, #0
 80107b8:	f000 fa42 	bl	8010c40 <LoRaMacClassBSetBeaconState>
                LoRaMacClassBBeaconTimerEvent( NULL );
 80107bc:	2000      	movs	r0, #0
 80107be:	f000 fa64 	bl	8010c8a <LoRaMacClassBBeaconTimerEvent>

                status = LORAMAC_STATUS_OK;
 80107c2:	2300      	movs	r3, #0
 80107c4:	75fb      	strb	r3, [r7, #23]
            }
            else
            {
                status = LORAMAC_STATUS_BUSY;
            }
            break;
 80107c6:	e00d      	b.n	80107e4 <LoRaMacMlmeRequest+0x234>
                status = LORAMAC_STATUS_BUSY;
 80107c8:	2301      	movs	r3, #1
 80107ca:	75fb      	strb	r3, [r7, #23]
            break;
 80107cc:	e00a      	b.n	80107e4 <LoRaMacMlmeRequest+0x234>
        }
        default:
            break;
 80107ce:	bf00      	nop
 80107d0:	e008      	b.n	80107e4 <LoRaMacMlmeRequest+0x234>
            break;
 80107d2:	bf00      	nop
 80107d4:	e006      	b.n	80107e4 <LoRaMacMlmeRequest+0x234>
            break;
 80107d6:	bf00      	nop
 80107d8:	e004      	b.n	80107e4 <LoRaMacMlmeRequest+0x234>
            break;
 80107da:	bf00      	nop
 80107dc:	e002      	b.n	80107e4 <LoRaMacMlmeRequest+0x234>
            break;
 80107de:	bf00      	nop
 80107e0:	e000      	b.n	80107e4 <LoRaMacMlmeRequest+0x234>
            break;
 80107e2:	bf00      	nop
    }

    // Fill return structure
    mlmeRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 80107e4:	4b13      	ldr	r3, [pc, #76]	; (8010834 <LoRaMacMlmeRequest+0x284>)
 80107e6:	f8d3 2488 	ldr.w	r2, [r3, #1160]	; 0x488
 80107ea:	687b      	ldr	r3, [r7, #4]
 80107ec:	611a      	str	r2, [r3, #16]

    if( status != LORAMAC_STATUS_OK )
 80107ee:	7dfb      	ldrb	r3, [r7, #23]
 80107f0:	2b00      	cmp	r3, #0
 80107f2:	d010      	beq.n	8010816 <LoRaMacMlmeRequest+0x266>
    {
        if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 80107f4:	f001 f81e 	bl	8011834 <LoRaMacConfirmQueueGetCnt>
 80107f8:	4603      	mov	r3, r0
 80107fa:	2b00      	cmp	r3, #0
 80107fc:	d112      	bne.n	8010824 <LoRaMacMlmeRequest+0x274>
        {
            MacCtx.NodeAckRequested = false;
 80107fe:	4b0d      	ldr	r3, [pc, #52]	; (8010834 <LoRaMacMlmeRequest+0x284>)
 8010800:	2200      	movs	r2, #0
 8010802:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 8010806:	4a0b      	ldr	r2, [pc, #44]	; (8010834 <LoRaMacMlmeRequest+0x284>)
 8010808:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 801080c:	f36f 0382 	bfc	r3, #2, #1
 8010810:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
 8010814:	e006      	b.n	8010824 <LoRaMacMlmeRequest+0x274>
        }
    }
    else
    {
        LoRaMacConfirmQueueAdd( &queueElement );
 8010816:	f107 0310 	add.w	r3, r7, #16
 801081a:	4618      	mov	r0, r3
 801081c:	f000 fec2 	bl	80115a4 <LoRaMacConfirmQueueAdd>
        EventMacNvmCtxChanged( );
 8010820:	f7fe fd06 	bl	800f230 <EventMacNvmCtxChanged>
    }
    return status;
 8010824:	7dfb      	ldrb	r3, [r7, #23]
}
 8010826:	4618      	mov	r0, r3
 8010828:	371c      	adds	r7, #28
 801082a:	46bd      	mov	sp, r7
 801082c:	bd90      	pop	{r4, r7, pc}
 801082e:	bf00      	nop
 8010830:	2000093c 	.word	0x2000093c
 8010834:	200004ec 	.word	0x200004ec

08010838 <LoRaMacMcpsRequest>:

LoRaMacStatus_t LoRaMacMcpsRequest( McpsReq_t* mcpsRequest, bool allowDelayedTx )
{
 8010838:	b580      	push	{r7, lr}
 801083a:	b08c      	sub	sp, #48	; 0x30
 801083c:	af02      	add	r7, sp, #8
 801083e:	6078      	str	r0, [r7, #4]
 8010840:	460b      	mov	r3, r1
 8010842:	70fb      	strb	r3, [r7, #3]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 8010844:	2302      	movs	r3, #2
 8010846:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    LoRaMacHeader_t macHdr;
    VerifyParams_t verify;
    uint8_t fPort = 0;
 801084a:	2300      	movs	r3, #0
 801084c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    void* fBuffer;
    uint16_t fBufferSize;
    int8_t datarate = DR_0;
 8010850:	2300      	movs	r3, #0
 8010852:	777b      	strb	r3, [r7, #29]
    bool readyToSend = false;
 8010854:	2300      	movs	r3, #0
 8010856:	773b      	strb	r3, [r7, #28]

    if( mcpsRequest == NULL )
 8010858:	687b      	ldr	r3, [r7, #4]
 801085a:	2b00      	cmp	r3, #0
 801085c:	d101      	bne.n	8010862 <LoRaMacMcpsRequest+0x2a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801085e:	2303      	movs	r3, #3
 8010860:	e0dd      	b.n	8010a1e <LoRaMacMcpsRequest+0x1e6>
    }
    if( LoRaMacIsBusy( ) == true )
 8010862:	f7fe fd33 	bl	800f2cc <LoRaMacIsBusy>
 8010866:	4603      	mov	r3, r0
 8010868:	2b00      	cmp	r3, #0
 801086a:	d001      	beq.n	8010870 <LoRaMacMcpsRequest+0x38>
    {
        return LORAMAC_STATUS_BUSY;
 801086c:	2301      	movs	r3, #1
 801086e:	e0d6      	b.n	8010a1e <LoRaMacMcpsRequest+0x1e6>
    }

    macHdr.Value = 0;
 8010870:	2300      	movs	r3, #0
 8010872:	733b      	strb	r3, [r7, #12]
    memset1( ( uint8_t* ) &MacCtx.McpsConfirm, 0, sizeof( MacCtx.McpsConfirm ) );
 8010874:	2214      	movs	r2, #20
 8010876:	2100      	movs	r1, #0
 8010878:	486b      	ldr	r0, [pc, #428]	; (8010a28 <LoRaMacMcpsRequest+0x1f0>)
 801087a:	f005 ff39 	bl	80166f0 <memset1>
    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 801087e:	4b6b      	ldr	r3, [pc, #428]	; (8010a2c <LoRaMacMcpsRequest+0x1f4>)
 8010880:	2201      	movs	r2, #1
 8010882:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d

    // AckTimeoutRetriesCounter must be reset every time a new request (unconfirmed or confirmed) is performed.
    MacCtx.AckTimeoutRetriesCounter = 1;
 8010886:	4b69      	ldr	r3, [pc, #420]	; (8010a2c <LoRaMacMcpsRequest+0x1f4>)
 8010888:	2201      	movs	r2, #1
 801088a:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412

    switch( mcpsRequest->Type )
 801088e:	687b      	ldr	r3, [r7, #4]
 8010890:	781b      	ldrb	r3, [r3, #0]
 8010892:	2b01      	cmp	r3, #1
 8010894:	d01d      	beq.n	80108d2 <LoRaMacMcpsRequest+0x9a>
 8010896:	2b03      	cmp	r3, #3
 8010898:	d039      	beq.n	801090e <LoRaMacMcpsRequest+0xd6>
 801089a:	2b00      	cmp	r3, #0
 801089c:	d000      	beq.n	80108a0 <LoRaMacMcpsRequest+0x68>
            fBufferSize = mcpsRequest->Req.Proprietary.fBufferSize;
            datarate = mcpsRequest->Req.Proprietary.Datarate;
            break;
        }
        default:
            break;
 801089e:	e04a      	b.n	8010936 <LoRaMacMcpsRequest+0xfe>
            readyToSend = true;
 80108a0:	2301      	movs	r3, #1
 80108a2:	773b      	strb	r3, [r7, #28]
            MacCtx.AckTimeoutRetries = 1;
 80108a4:	4b61      	ldr	r3, [pc, #388]	; (8010a2c <LoRaMacMcpsRequest+0x1f4>)
 80108a6:	2201      	movs	r2, #1
 80108a8:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
            macHdr.Bits.MType = FRAME_TYPE_DATA_UNCONFIRMED_UP;
 80108ac:	7b3b      	ldrb	r3, [r7, #12]
 80108ae:	2202      	movs	r2, #2
 80108b0:	f362 1347 	bfi	r3, r2, #5, #3
 80108b4:	733b      	strb	r3, [r7, #12]
            fPort = mcpsRequest->Req.Unconfirmed.fPort;
 80108b6:	687b      	ldr	r3, [r7, #4]
 80108b8:	791b      	ldrb	r3, [r3, #4]
 80108ba:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            fBuffer = mcpsRequest->Req.Unconfirmed.fBuffer;
 80108be:	687b      	ldr	r3, [r7, #4]
 80108c0:	689b      	ldr	r3, [r3, #8]
 80108c2:	623b      	str	r3, [r7, #32]
            fBufferSize = mcpsRequest->Req.Unconfirmed.fBufferSize;
 80108c4:	687b      	ldr	r3, [r7, #4]
 80108c6:	899b      	ldrh	r3, [r3, #12]
 80108c8:	83fb      	strh	r3, [r7, #30]
            datarate = mcpsRequest->Req.Unconfirmed.Datarate;
 80108ca:	687b      	ldr	r3, [r7, #4]
 80108cc:	7b9b      	ldrb	r3, [r3, #14]
 80108ce:	777b      	strb	r3, [r7, #29]
            break;
 80108d0:	e031      	b.n	8010936 <LoRaMacMcpsRequest+0xfe>
            readyToSend = true;
 80108d2:	2301      	movs	r3, #1
 80108d4:	773b      	strb	r3, [r7, #28]
            MacCtx.AckTimeoutRetries = MIN( mcpsRequest->Req.Confirmed.NbTrials, MAX_ACK_RETRIES );
 80108d6:	687b      	ldr	r3, [r7, #4]
 80108d8:	7bdb      	ldrb	r3, [r3, #15]
 80108da:	2b08      	cmp	r3, #8
 80108dc:	bf28      	it	cs
 80108de:	2308      	movcs	r3, #8
 80108e0:	b2da      	uxtb	r2, r3
 80108e2:	4b52      	ldr	r3, [pc, #328]	; (8010a2c <LoRaMacMcpsRequest+0x1f4>)
 80108e4:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
            macHdr.Bits.MType = FRAME_TYPE_DATA_CONFIRMED_UP;
 80108e8:	7b3b      	ldrb	r3, [r7, #12]
 80108ea:	2204      	movs	r2, #4
 80108ec:	f362 1347 	bfi	r3, r2, #5, #3
 80108f0:	733b      	strb	r3, [r7, #12]
            fPort = mcpsRequest->Req.Confirmed.fPort;
 80108f2:	687b      	ldr	r3, [r7, #4]
 80108f4:	791b      	ldrb	r3, [r3, #4]
 80108f6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            fBuffer = mcpsRequest->Req.Confirmed.fBuffer;
 80108fa:	687b      	ldr	r3, [r7, #4]
 80108fc:	689b      	ldr	r3, [r3, #8]
 80108fe:	623b      	str	r3, [r7, #32]
            fBufferSize = mcpsRequest->Req.Confirmed.fBufferSize;
 8010900:	687b      	ldr	r3, [r7, #4]
 8010902:	899b      	ldrh	r3, [r3, #12]
 8010904:	83fb      	strh	r3, [r7, #30]
            datarate = mcpsRequest->Req.Confirmed.Datarate;
 8010906:	687b      	ldr	r3, [r7, #4]
 8010908:	7b9b      	ldrb	r3, [r3, #14]
 801090a:	777b      	strb	r3, [r7, #29]
            break;
 801090c:	e013      	b.n	8010936 <LoRaMacMcpsRequest+0xfe>
            readyToSend = true;
 801090e:	2301      	movs	r3, #1
 8010910:	773b      	strb	r3, [r7, #28]
            MacCtx.AckTimeoutRetries = 1;
 8010912:	4b46      	ldr	r3, [pc, #280]	; (8010a2c <LoRaMacMcpsRequest+0x1f4>)
 8010914:	2201      	movs	r2, #1
 8010916:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
            macHdr.Bits.MType = FRAME_TYPE_PROPRIETARY;
 801091a:	7b3b      	ldrb	r3, [r7, #12]
 801091c:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 8010920:	733b      	strb	r3, [r7, #12]
            fBuffer = mcpsRequest->Req.Proprietary.fBuffer;
 8010922:	687b      	ldr	r3, [r7, #4]
 8010924:	685b      	ldr	r3, [r3, #4]
 8010926:	623b      	str	r3, [r7, #32]
            fBufferSize = mcpsRequest->Req.Proprietary.fBufferSize;
 8010928:	687b      	ldr	r3, [r7, #4]
 801092a:	891b      	ldrh	r3, [r3, #8]
 801092c:	83fb      	strh	r3, [r7, #30]
            datarate = mcpsRequest->Req.Proprietary.Datarate;
 801092e:	687b      	ldr	r3, [r7, #4]
 8010930:	7a9b      	ldrb	r3, [r3, #10]
 8010932:	777b      	strb	r3, [r7, #29]
            break;
 8010934:	bf00      	nop
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 8010936:	2302      	movs	r3, #2
 8010938:	753b      	strb	r3, [r7, #20]
    getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 801093a:	4b3c      	ldr	r3, [pc, #240]	; (8010a2c <LoRaMacMcpsRequest+0x1f4>)
 801093c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010940:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8010944:	75bb      	strb	r3, [r7, #22]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8010946:	4b39      	ldr	r3, [pc, #228]	; (8010a2c <LoRaMacMcpsRequest+0x1f4>)
 8010948:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801094c:	781b      	ldrb	r3, [r3, #0]
 801094e:	f107 0214 	add.w	r2, r7, #20
 8010952:	4611      	mov	r1, r2
 8010954:	4618      	mov	r0, r3
 8010956:	f002 f963 	bl	8012c20 <RegionGetPhyParam>
 801095a:	4603      	mov	r3, r0
 801095c:	613b      	str	r3, [r7, #16]
    // Apply the minimum possible datarate.
    // Some regions have limitations for the minimum datarate.
    datarate = MAX( datarate, ( int8_t )phyParam.Value );
 801095e:	693b      	ldr	r3, [r7, #16]
 8010960:	b25b      	sxtb	r3, r3
 8010962:	f997 201d 	ldrsb.w	r2, [r7, #29]
 8010966:	4293      	cmp	r3, r2
 8010968:	bfb8      	it	lt
 801096a:	4613      	movlt	r3, r2
 801096c:	777b      	strb	r3, [r7, #29]

    if( readyToSend == true )
 801096e:	7f3b      	ldrb	r3, [r7, #28]
 8010970:	2b00      	cmp	r3, #0
 8010972:	d04d      	beq.n	8010a10 <LoRaMacMcpsRequest+0x1d8>
    {
        if( MacCtx.NvmCtx->AdrCtrlOn == false )
 8010974:	4b2d      	ldr	r3, [pc, #180]	; (8010a2c <LoRaMacMcpsRequest+0x1f4>)
 8010976:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801097a:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 801097e:	f083 0301 	eor.w	r3, r3, #1
 8010982:	b2db      	uxtb	r3, r3
 8010984:	2b00      	cmp	r3, #0
 8010986:	d01e      	beq.n	80109c6 <LoRaMacMcpsRequest+0x18e>
        {
            verify.DatarateParams.Datarate = datarate;
 8010988:	7f7b      	ldrb	r3, [r7, #29]
 801098a:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 801098c:	4b27      	ldr	r3, [pc, #156]	; (8010a2c <LoRaMacMcpsRequest+0x1f4>)
 801098e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010992:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8010996:	72bb      	strb	r3, [r7, #10]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_TX_DR ) == true )
 8010998:	4b24      	ldr	r3, [pc, #144]	; (8010a2c <LoRaMacMcpsRequest+0x1f4>)
 801099a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801099e:	781b      	ldrb	r3, [r3, #0]
 80109a0:	f107 0108 	add.w	r1, r7, #8
 80109a4:	2205      	movs	r2, #5
 80109a6:	4618      	mov	r0, r3
 80109a8:	f002 f9a6 	bl	8012cf8 <RegionVerify>
 80109ac:	4603      	mov	r3, r0
 80109ae:	2b00      	cmp	r3, #0
 80109b0:	d007      	beq.n	80109c2 <LoRaMacMcpsRequest+0x18a>
            {
                MacCtx.NvmCtx->MacParams.ChannelsDatarate = verify.DatarateParams.Datarate;
 80109b2:	4b1e      	ldr	r3, [pc, #120]	; (8010a2c <LoRaMacMcpsRequest+0x1f4>)
 80109b4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80109b8:	f997 2008 	ldrsb.w	r2, [r7, #8]
 80109bc:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
 80109c0:	e001      	b.n	80109c6 <LoRaMacMcpsRequest+0x18e>
            }
            else
            {
                return LORAMAC_STATUS_PARAMETER_INVALID;
 80109c2:	2303      	movs	r3, #3
 80109c4:	e02b      	b.n	8010a1e <LoRaMacMcpsRequest+0x1e6>
            }
        }

        status = Send( &macHdr, fPort, fBuffer, fBufferSize, allowDelayedTx );
 80109c6:	8bfa      	ldrh	r2, [r7, #30]
 80109c8:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 80109cc:	f107 000c 	add.w	r0, r7, #12
 80109d0:	78fb      	ldrb	r3, [r7, #3]
 80109d2:	9300      	str	r3, [sp, #0]
 80109d4:	4613      	mov	r3, r2
 80109d6:	6a3a      	ldr	r2, [r7, #32]
 80109d8:	f7fd fa82 	bl	800dee0 <Send>
 80109dc:	4603      	mov	r3, r0
 80109de:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if( status == LORAMAC_STATUS_OK )
 80109e2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80109e6:	2b00      	cmp	r3, #0
 80109e8:	d10e      	bne.n	8010a08 <LoRaMacMcpsRequest+0x1d0>
        {
            MacCtx.McpsConfirm.McpsRequest = mcpsRequest->Type;
 80109ea:	687b      	ldr	r3, [r7, #4]
 80109ec:	781a      	ldrb	r2, [r3, #0]
 80109ee:	4b0f      	ldr	r3, [pc, #60]	; (8010a2c <LoRaMacMcpsRequest+0x1f4>)
 80109f0:	f883 243c 	strb.w	r2, [r3, #1084]	; 0x43c
            MacCtx.MacFlags.Bits.McpsReq = 1;
 80109f4:	4a0d      	ldr	r2, [pc, #52]	; (8010a2c <LoRaMacMcpsRequest+0x1f4>)
 80109f6:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 80109fa:	f043 0301 	orr.w	r3, r3, #1
 80109fe:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            EventMacNvmCtxChanged( );
 8010a02:	f7fe fc15 	bl	800f230 <EventMacNvmCtxChanged>
 8010a06:	e003      	b.n	8010a10 <LoRaMacMcpsRequest+0x1d8>
        }
        else
        {
            MacCtx.NodeAckRequested = false;
 8010a08:	4b08      	ldr	r3, [pc, #32]	; (8010a2c <LoRaMacMcpsRequest+0x1f4>)
 8010a0a:	2200      	movs	r2, #0
 8010a0c:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
        }
    }

    // Fill return structure
    mcpsRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 8010a10:	4b06      	ldr	r3, [pc, #24]	; (8010a2c <LoRaMacMcpsRequest+0x1f4>)
 8010a12:	f8d3 2488 	ldr.w	r2, [r3, #1160]	; 0x488
 8010a16:	687b      	ldr	r3, [r7, #4]
 8010a18:	611a      	str	r2, [r3, #16]

    return status;
 8010a1a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8010a1e:	4618      	mov	r0, r3
 8010a20:	3728      	adds	r7, #40	; 0x28
 8010a22:	46bd      	mov	sp, r7
 8010a24:	bd80      	pop	{r7, pc}
 8010a26:	bf00      	nop
 8010a28:	20000928 	.word	0x20000928
 8010a2c:	200004ec 	.word	0x200004ec

08010a30 <LoRaMacTestSetDutyCycleOn>:

void LoRaMacTestSetDutyCycleOn( bool enable )
{
 8010a30:	b580      	push	{r7, lr}
 8010a32:	b084      	sub	sp, #16
 8010a34:	af00      	add	r7, sp, #0
 8010a36:	4603      	mov	r3, r0
 8010a38:	71fb      	strb	r3, [r7, #7]
    VerifyParams_t verify;

    verify.DutyCycle = enable;
 8010a3a:	79fb      	ldrb	r3, [r7, #7]
 8010a3c:	733b      	strb	r3, [r7, #12]

    if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_DUTY_CYCLE ) == true )
 8010a3e:	4b0b      	ldr	r3, [pc, #44]	; (8010a6c <LoRaMacTestSetDutyCycleOn+0x3c>)
 8010a40:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010a44:	781b      	ldrb	r3, [r3, #0]
 8010a46:	f107 010c 	add.w	r1, r7, #12
 8010a4a:	220f      	movs	r2, #15
 8010a4c:	4618      	mov	r0, r3
 8010a4e:	f002 f953 	bl	8012cf8 <RegionVerify>
 8010a52:	4603      	mov	r3, r0
 8010a54:	2b00      	cmp	r3, #0
 8010a56:	d005      	beq.n	8010a64 <LoRaMacTestSetDutyCycleOn+0x34>
    {
        MacCtx.NvmCtx->DutyCycleOn = enable;
 8010a58:	4b04      	ldr	r3, [pc, #16]	; (8010a6c <LoRaMacTestSetDutyCycleOn+0x3c>)
 8010a5a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010a5e:	79fa      	ldrb	r2, [r7, #7]
 8010a60:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
    }
}
 8010a64:	bf00      	nop
 8010a66:	3710      	adds	r7, #16
 8010a68:	46bd      	mov	sp, r7
 8010a6a:	bd80      	pop	{r7, pc}
 8010a6c:	200004ec 	.word	0x200004ec

08010a70 <CalcNextV10X>:

#include "Region.h"
#include "LoRaMacAdr.h"

static bool CalcNextV10X( CalcNextAdrParams_t* adrNext, int8_t* drOut, int8_t* txPowOut, uint32_t* adrAckCounter )
{
 8010a70:	b580      	push	{r7, lr}
 8010a72:	b08a      	sub	sp, #40	; 0x28
 8010a74:	af00      	add	r7, sp, #0
 8010a76:	60f8      	str	r0, [r7, #12]
 8010a78:	60b9      	str	r1, [r7, #8]
 8010a7a:	607a      	str	r2, [r7, #4]
 8010a7c:	603b      	str	r3, [r7, #0]
    bool adrAckReq = false;
 8010a7e:	2300      	movs	r3, #0
 8010a80:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    int8_t datarate = adrNext->Datarate;
 8010a84:	68fb      	ldr	r3, [r7, #12]
 8010a86:	7c1b      	ldrb	r3, [r3, #16]
 8010a88:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    int8_t txPower = adrNext->TxPower;
 8010a8c:	68fb      	ldr	r3, [r7, #12]
 8010a8e:	7c5b      	ldrb	r3, [r3, #17]
 8010a90:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    int8_t minTxDatarate;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Report back the adr ack counter
    *adrAckCounter = adrNext->AdrAckCounter;
 8010a94:	68fb      	ldr	r3, [r7, #12]
 8010a96:	689a      	ldr	r2, [r3, #8]
 8010a98:	683b      	ldr	r3, [r7, #0]
 8010a9a:	601a      	str	r2, [r3, #0]

    if( adrNext->AdrEnabled == true )
 8010a9c:	68fb      	ldr	r3, [r7, #12]
 8010a9e:	795b      	ldrb	r3, [r3, #5]
 8010aa0:	2b00      	cmp	r3, #0
 8010aa2:	f000 8085 	beq.w	8010bb0 <CalcNextV10X+0x140>
    {
        // Query minimum TX Datarate
        getPhy.Attribute = PHY_MIN_TX_DR;
 8010aa6:	2302      	movs	r3, #2
 8010aa8:	773b      	strb	r3, [r7, #28]
        getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 8010aaa:	68fb      	ldr	r3, [r7, #12]
 8010aac:	7c9b      	ldrb	r3, [r3, #18]
 8010aae:	77bb      	strb	r3, [r7, #30]
        phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 8010ab0:	68fb      	ldr	r3, [r7, #12]
 8010ab2:	7cdb      	ldrb	r3, [r3, #19]
 8010ab4:	f107 021c 	add.w	r2, r7, #28
 8010ab8:	4611      	mov	r1, r2
 8010aba:	4618      	mov	r0, r3
 8010abc:	f002 f8b0 	bl	8012c20 <RegionGetPhyParam>
 8010ac0:	4603      	mov	r3, r0
 8010ac2:	61bb      	str	r3, [r7, #24]
        minTxDatarate = phyParam.Value;
 8010ac4:	69bb      	ldr	r3, [r7, #24]
 8010ac6:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
        datarate = MAX( datarate, minTxDatarate );
 8010aca:	f997 2024 	ldrsb.w	r2, [r7, #36]	; 0x24
 8010ace:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 8010ad2:	4293      	cmp	r3, r2
 8010ad4:	bfb8      	it	lt
 8010ad6:	4613      	movlt	r3, r2
 8010ad8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

        if( datarate == minTxDatarate )
 8010adc:	f997 2026 	ldrsb.w	r2, [r7, #38]	; 0x26
 8010ae0:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 8010ae4:	429a      	cmp	r2, r3
 8010ae6:	d106      	bne.n	8010af6 <CalcNextV10X+0x86>
        {
            *adrAckCounter = 0;
 8010ae8:	683b      	ldr	r3, [r7, #0]
 8010aea:	2200      	movs	r2, #0
 8010aec:	601a      	str	r2, [r3, #0]
            adrAckReq = false;
 8010aee:	2300      	movs	r3, #0
 8010af0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8010af4:	e05c      	b.n	8010bb0 <CalcNextV10X+0x140>
        }
        else
        {
            if( adrNext->AdrAckCounter >=  adrNext->AdrAckLimit )
 8010af6:	68fb      	ldr	r3, [r7, #12]
 8010af8:	689b      	ldr	r3, [r3, #8]
 8010afa:	68fa      	ldr	r2, [r7, #12]
 8010afc:	8992      	ldrh	r2, [r2, #12]
 8010afe:	4293      	cmp	r3, r2
 8010b00:	d303      	bcc.n	8010b0a <CalcNextV10X+0x9a>
            {
                adrAckReq = true;
 8010b02:	2301      	movs	r3, #1
 8010b04:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8010b08:	e002      	b.n	8010b10 <CalcNextV10X+0xa0>
            }
            else
            {
                adrAckReq = false;
 8010b0a:	2300      	movs	r3, #0
 8010b0c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            }
            if( adrNext->AdrAckCounter >= ( adrNext->AdrAckLimit + adrNext->AdrAckDelay ) )
 8010b10:	68fb      	ldr	r3, [r7, #12]
 8010b12:	689b      	ldr	r3, [r3, #8]
 8010b14:	68fa      	ldr	r2, [r7, #12]
 8010b16:	8992      	ldrh	r2, [r2, #12]
 8010b18:	4611      	mov	r1, r2
 8010b1a:	68fa      	ldr	r2, [r7, #12]
 8010b1c:	89d2      	ldrh	r2, [r2, #14]
 8010b1e:	440a      	add	r2, r1
 8010b20:	4293      	cmp	r3, r2
 8010b22:	d345      	bcc.n	8010bb0 <CalcNextV10X+0x140>
            {
                // Set TX Power to maximum
                getPhy.Attribute = PHY_MAX_TX_POWER;
 8010b24:	2308      	movs	r3, #8
 8010b26:	773b      	strb	r3, [r7, #28]
                phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 8010b28:	68fb      	ldr	r3, [r7, #12]
 8010b2a:	7cdb      	ldrb	r3, [r3, #19]
 8010b2c:	f107 021c 	add.w	r2, r7, #28
 8010b30:	4611      	mov	r1, r2
 8010b32:	4618      	mov	r0, r3
 8010b34:	f002 f874 	bl	8012c20 <RegionGetPhyParam>
 8010b38:	4603      	mov	r3, r0
 8010b3a:	61bb      	str	r3, [r7, #24]
                txPower = phyParam.Value;
 8010b3c:	69bb      	ldr	r3, [r7, #24]
 8010b3e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

                if( ( adrNext->AdrAckCounter % adrNext->AdrAckDelay ) == 1 )
 8010b42:	68fb      	ldr	r3, [r7, #12]
 8010b44:	689b      	ldr	r3, [r3, #8]
 8010b46:	68fa      	ldr	r2, [r7, #12]
 8010b48:	89d2      	ldrh	r2, [r2, #14]
 8010b4a:	fbb3 f1f2 	udiv	r1, r3, r2
 8010b4e:	fb02 f201 	mul.w	r2, r2, r1
 8010b52:	1a9b      	subs	r3, r3, r2
 8010b54:	2b01      	cmp	r3, #1
 8010b56:	d12b      	bne.n	8010bb0 <CalcNextV10X+0x140>
                {
                    // Decrease the datarate
                    getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 8010b58:	2322      	movs	r3, #34	; 0x22
 8010b5a:	773b      	strb	r3, [r7, #28]
                    getPhy.Datarate = datarate;
 8010b5c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8010b60:	777b      	strb	r3, [r7, #29]
                    getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 8010b62:	68fb      	ldr	r3, [r7, #12]
 8010b64:	7c9b      	ldrb	r3, [r3, #18]
 8010b66:	77bb      	strb	r3, [r7, #30]
                    phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 8010b68:	68fb      	ldr	r3, [r7, #12]
 8010b6a:	7cdb      	ldrb	r3, [r3, #19]
 8010b6c:	f107 021c 	add.w	r2, r7, #28
 8010b70:	4611      	mov	r1, r2
 8010b72:	4618      	mov	r0, r3
 8010b74:	f002 f854 	bl	8012c20 <RegionGetPhyParam>
 8010b78:	4603      	mov	r3, r0
 8010b7a:	61bb      	str	r3, [r7, #24]
                    datarate = phyParam.Value;
 8010b7c:	69bb      	ldr	r3, [r7, #24]
 8010b7e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

                    if( datarate == minTxDatarate )
 8010b82:	f997 2026 	ldrsb.w	r2, [r7, #38]	; 0x26
 8010b86:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 8010b8a:	429a      	cmp	r2, r3
 8010b8c:	d110      	bne.n	8010bb0 <CalcNextV10X+0x140>
                    {
                        // We must set adrAckReq to false as soon as we reach the lowest datarate
                        adrAckReq = false;
 8010b8e:	2300      	movs	r3, #0
 8010b90:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
                        if( adrNext->UpdateChanMask == true )
 8010b94:	68fb      	ldr	r3, [r7, #12]
 8010b96:	791b      	ldrb	r3, [r3, #4]
 8010b98:	2b00      	cmp	r3, #0
 8010b9a:	d009      	beq.n	8010bb0 <CalcNextV10X+0x140>
                        {
                            InitDefaultsParams_t params;
                            params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 8010b9c:	2302      	movs	r3, #2
 8010b9e:	753b      	strb	r3, [r7, #20]
                            RegionInitDefaults( adrNext->Region, &params );
 8010ba0:	68fb      	ldr	r3, [r7, #12]
 8010ba2:	7cdb      	ldrb	r3, [r3, #19]
 8010ba4:	f107 0210 	add.w	r2, r7, #16
 8010ba8:	4611      	mov	r1, r2
 8010baa:	4618      	mov	r0, r3
 8010bac:	f002 f871 	bl	8012c92 <RegionInitDefaults>
                }
            }
        }
    }

    *drOut = datarate;
 8010bb0:	68bb      	ldr	r3, [r7, #8]
 8010bb2:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8010bb6:	701a      	strb	r2, [r3, #0]
    *txPowOut = txPower;
 8010bb8:	687b      	ldr	r3, [r7, #4]
 8010bba:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8010bbe:	701a      	strb	r2, [r3, #0]
    return adrAckReq;
 8010bc0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8010bc4:	4618      	mov	r0, r3
 8010bc6:	3728      	adds	r7, #40	; 0x28
 8010bc8:	46bd      	mov	sp, r7
 8010bca:	bd80      	pop	{r7, pc}

08010bcc <LoRaMacAdrCalcNext>:
 * \param [OUT] adrAckCounter The calculated ADR acknowledgement counter.
 *
 * \retval Returns true, if an ADR request should be performed.
 */
bool LoRaMacAdrCalcNext( CalcNextAdrParams_t* adrNext, int8_t* drOut, int8_t* txPowOut, uint32_t* adrAckCounter )
{
 8010bcc:	b580      	push	{r7, lr}
 8010bce:	b084      	sub	sp, #16
 8010bd0:	af00      	add	r7, sp, #0
 8010bd2:	60f8      	str	r0, [r7, #12]
 8010bd4:	60b9      	str	r1, [r7, #8]
 8010bd6:	607a      	str	r2, [r7, #4]
 8010bd8:	603b      	str	r3, [r7, #0]
    if( adrNext->Version.Fields.Minor == 0 )
 8010bda:	68fb      	ldr	r3, [r7, #12]
 8010bdc:	789b      	ldrb	r3, [r3, #2]
 8010bde:	2b00      	cmp	r3, #0
 8010be0:	d107      	bne.n	8010bf2 <LoRaMacAdrCalcNext+0x26>
    {
        return CalcNextV10X( adrNext, drOut, txPowOut, adrAckCounter );
 8010be2:	683b      	ldr	r3, [r7, #0]
 8010be4:	687a      	ldr	r2, [r7, #4]
 8010be6:	68b9      	ldr	r1, [r7, #8]
 8010be8:	68f8      	ldr	r0, [r7, #12]
 8010bea:	f7ff ff41 	bl	8010a70 <CalcNextV10X>
 8010bee:	4603      	mov	r3, r0
 8010bf0:	e000      	b.n	8010bf4 <LoRaMacAdrCalcNext+0x28>
    }
    return false;
 8010bf2:	2300      	movs	r3, #0
}
 8010bf4:	4618      	mov	r0, r3
 8010bf6:	3710      	adds	r7, #16
 8010bf8:	46bd      	mov	sp, r7
 8010bfa:	bd80      	pop	{r7, pc}

08010bfc <LoRaMacClassBInit>:
}

#endif // LORAMAC_CLASSB_ENABLED

void LoRaMacClassBInit( LoRaMacClassBParams_t *classBParams, LoRaMacClassBCallback_t *callbacks, LoRaMacClassBNvmEvent classBNvmCtxChanged )
{
 8010bfc:	b480      	push	{r7}
 8010bfe:	b085      	sub	sp, #20
 8010c00:	af00      	add	r7, sp, #0
 8010c02:	60f8      	str	r0, [r7, #12]
 8010c04:	60b9      	str	r1, [r7, #8]
 8010c06:	607a      	str	r2, [r7, #4]
    TimerInit( &Ctx.PingSlotTimer, LoRaMacClassBPingSlotTimerEvent );
    TimerInit( &Ctx.MulticastSlotTimer, LoRaMacClassBMulticastSlotTimerEvent );

    InitClassB( );
#endif // LORAMAC_CLASSB_ENABLED
}
 8010c08:	bf00      	nop
 8010c0a:	3714      	adds	r7, #20
 8010c0c:	46bd      	mov	sp, r7
 8010c0e:	bc80      	pop	{r7}
 8010c10:	4770      	bx	lr

08010c12 <LoRaMacClassBRestoreNvmCtx>:

bool LoRaMacClassBRestoreNvmCtx( void* classBNvmCtx )
{
 8010c12:	b480      	push	{r7}
 8010c14:	b083      	sub	sp, #12
 8010c16:	af00      	add	r7, sp, #0
 8010c18:	6078      	str	r0, [r7, #4]
    else
    {
        return false;
    }
#else
    return true;
 8010c1a:	2301      	movs	r3, #1
#endif // LORAMAC_CLASSB_ENABLED
}
 8010c1c:	4618      	mov	r0, r3
 8010c1e:	370c      	adds	r7, #12
 8010c20:	46bd      	mov	sp, r7
 8010c22:	bc80      	pop	{r7}
 8010c24:	4770      	bx	lr

08010c26 <LoRaMacClassBGetNvmCtx>:

void* LoRaMacClassBGetNvmCtx( size_t* classBNvmCtxSize )
{
 8010c26:	b480      	push	{r7}
 8010c28:	b083      	sub	sp, #12
 8010c2a:	af00      	add	r7, sp, #0
 8010c2c:	6078      	str	r0, [r7, #4]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    *classBNvmCtxSize = sizeof( NvmCtx );
    return &NvmCtx;
#else
    *classBNvmCtxSize = 0;
 8010c2e:	687b      	ldr	r3, [r7, #4]
 8010c30:	2200      	movs	r2, #0
 8010c32:	601a      	str	r2, [r3, #0]
    return NULL;
 8010c34:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8010c36:	4618      	mov	r0, r3
 8010c38:	370c      	adds	r7, #12
 8010c3a:	46bd      	mov	sp, r7
 8010c3c:	bc80      	pop	{r7}
 8010c3e:	4770      	bx	lr

08010c40 <LoRaMacClassBSetBeaconState>:

void LoRaMacClassBSetBeaconState( BeaconState_t beaconState )
{
 8010c40:	b480      	push	{r7}
 8010c42:	b083      	sub	sp, #12
 8010c44:	af00      	add	r7, sp, #0
 8010c46:	4603      	mov	r3, r0
 8010c48:	71fb      	strb	r3, [r7, #7]
            Ctx.BeaconState = beaconState;
        }
    }
    Ctx.NvmCtx->BeaconCtx.BeaconState = Ctx.BeaconState;
#endif // LORAMAC_CLASSB_ENABLED
}
 8010c4a:	bf00      	nop
 8010c4c:	370c      	adds	r7, #12
 8010c4e:	46bd      	mov	sp, r7
 8010c50:	bc80      	pop	{r7}
 8010c52:	4770      	bx	lr

08010c54 <LoRaMacClassBSetPingSlotState>:

void LoRaMacClassBSetPingSlotState( PingSlotState_t pingSlotState )
{
 8010c54:	b480      	push	{r7}
 8010c56:	b083      	sub	sp, #12
 8010c58:	af00      	add	r7, sp, #0
 8010c5a:	4603      	mov	r3, r0
 8010c5c:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.PingSlotState = pingSlotState;
#endif // LORAMAC_CLASSB_ENABLED
}
 8010c5e:	bf00      	nop
 8010c60:	370c      	adds	r7, #12
 8010c62:	46bd      	mov	sp, r7
 8010c64:	bc80      	pop	{r7}
 8010c66:	4770      	bx	lr

08010c68 <LoRaMacClassBSetMulticastSlotState>:

void LoRaMacClassBSetMulticastSlotState( PingSlotState_t multicastSlotState )
{
 8010c68:	b480      	push	{r7}
 8010c6a:	b083      	sub	sp, #12
 8010c6c:	af00      	add	r7, sp, #0
 8010c6e:	4603      	mov	r3, r0
 8010c70:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.MulticastSlotState = multicastSlotState;
#endif // LORAMAC_CLASSB_ENABLED
}
 8010c72:	bf00      	nop
 8010c74:	370c      	adds	r7, #12
 8010c76:	46bd      	mov	sp, r7
 8010c78:	bc80      	pop	{r7}
 8010c7a:	4770      	bx	lr

08010c7c <LoRaMacClassBIsAcquisitionInProgress>:

bool LoRaMacClassBIsAcquisitionInProgress( void )
{
 8010c7c:	b480      	push	{r7}
 8010c7e:	af00      	add	r7, sp, #0
        // searches for a beacon.
        return true;
    }
    return false;
#else
    return false;
 8010c80:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8010c82:	4618      	mov	r0, r3
 8010c84:	46bd      	mov	sp, r7
 8010c86:	bc80      	pop	{r7}
 8010c88:	4770      	bx	lr

08010c8a <LoRaMacClassBBeaconTimerEvent>:

void LoRaMacClassBBeaconTimerEvent( void* context )
{
 8010c8a:	b480      	push	{r7}
 8010c8c:	b083      	sub	sp, #12
 8010c8e:	af00      	add	r7, sp, #0
 8010c90:	6078      	str	r0, [r7, #4]
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8010c92:	bf00      	nop
 8010c94:	370c      	adds	r7, #12
 8010c96:	46bd      	mov	sp, r7
 8010c98:	bc80      	pop	{r7}
 8010c9a:	4770      	bx	lr

08010c9c <LoRaMacClassBPingSlotTimerEvent>:
    }
}
#endif // LORAMAC_CLASSB_ENABLED

void LoRaMacClassBPingSlotTimerEvent( void* context )
{
 8010c9c:	b480      	push	{r7}
 8010c9e:	b083      	sub	sp, #12
 8010ca0:	af00      	add	r7, sp, #0
 8010ca2:	6078      	str	r0, [r7, #4]
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8010ca4:	bf00      	nop
 8010ca6:	370c      	adds	r7, #12
 8010ca8:	46bd      	mov	sp, r7
 8010caa:	bc80      	pop	{r7}
 8010cac:	4770      	bx	lr

08010cae <LoRaMacClassBMulticastSlotTimerEvent>:
    }
}
#endif // LORAMAC_CLASSB_ENABLED

void LoRaMacClassBMulticastSlotTimerEvent( void* context )
{
 8010cae:	b480      	push	{r7}
 8010cb0:	b083      	sub	sp, #12
 8010cb2:	af00      	add	r7, sp, #0
 8010cb4:	6078      	str	r0, [r7, #4]
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8010cb6:	bf00      	nop
 8010cb8:	370c      	adds	r7, #12
 8010cba:	46bd      	mov	sp, r7
 8010cbc:	bc80      	pop	{r7}
 8010cbe:	4770      	bx	lr

08010cc0 <LoRaMacClassBRxBeacon>:
    }
}
#endif // LORAMAC_CLASSB_ENABLED

bool LoRaMacClassBRxBeacon( uint8_t *payload, uint16_t size )
{
 8010cc0:	b480      	push	{r7}
 8010cc2:	b083      	sub	sp, #12
 8010cc4:	af00      	add	r7, sp, #0
 8010cc6:	6078      	str	r0, [r7, #4]
 8010cc8:	460b      	mov	r3, r1
 8010cca:	807b      	strh	r3, [r7, #2]
        // valid beacon has been received.
        beaconProcessed = true;
    }
    return beaconProcessed;
#else
    return false;
 8010ccc:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8010cce:	4618      	mov	r0, r3
 8010cd0:	370c      	adds	r7, #12
 8010cd2:	46bd      	mov	sp, r7
 8010cd4:	bc80      	pop	{r7}
 8010cd6:	4770      	bx	lr

08010cd8 <LoRaMacClassBIsBeaconExpected>:

bool LoRaMacClassBIsBeaconExpected( void )
{
 8010cd8:	b480      	push	{r7}
 8010cda:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8010cdc:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8010cde:	4618      	mov	r0, r3
 8010ce0:	46bd      	mov	sp, r7
 8010ce2:	bc80      	pop	{r7}
 8010ce4:	4770      	bx	lr

08010ce6 <LoRaMacClassBIsPingExpected>:

bool LoRaMacClassBIsPingExpected( void )
{
 8010ce6:	b480      	push	{r7}
 8010ce8:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8010cea:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8010cec:	4618      	mov	r0, r3
 8010cee:	46bd      	mov	sp, r7
 8010cf0:	bc80      	pop	{r7}
 8010cf2:	4770      	bx	lr

08010cf4 <LoRaMacClassBIsMulticastExpected>:

bool LoRaMacClassBIsMulticastExpected( void )
{
 8010cf4:	b480      	push	{r7}
 8010cf6:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8010cf8:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8010cfa:	4618      	mov	r0, r3
 8010cfc:	46bd      	mov	sp, r7
 8010cfe:	bc80      	pop	{r7}
 8010d00:	4770      	bx	lr

08010d02 <LoRaMacClassBIsBeaconModeActive>:
    return false;
#endif // LORAMAC_CLASSB_ENABLED
}

bool LoRaMacClassBIsBeaconModeActive( void )
{
 8010d02:	b480      	push	{r7}
 8010d04:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8010d06:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8010d08:	4618      	mov	r0, r3
 8010d0a:	46bd      	mov	sp, r7
 8010d0c:	bc80      	pop	{r7}
 8010d0e:	4770      	bx	lr

08010d10 <LoRaMacClassBSetPingSlotInfo>:

void LoRaMacClassBSetPingSlotInfo( uint8_t periodicity )
{
 8010d10:	b480      	push	{r7}
 8010d12:	b083      	sub	sp, #12
 8010d14:	af00      	add	r7, sp, #0
 8010d16:	4603      	mov	r3, r0
 8010d18:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.NvmCtx->PingSlotCtx.PingNb = CalcPingNb( periodicity );
    Ctx.NvmCtx->PingSlotCtx.PingPeriod = CalcPingPeriod( Ctx.NvmCtx->PingSlotCtx.PingNb );
    NvmContextChange( );
#endif // LORAMAC_CLASSB_ENABLED
}
 8010d1a:	bf00      	nop
 8010d1c:	370c      	adds	r7, #12
 8010d1e:	46bd      	mov	sp, r7
 8010d20:	bc80      	pop	{r7}
 8010d22:	4770      	bx	lr

08010d24 <LoRaMacClassBHaltBeaconing>:

void LoRaMacClassBHaltBeaconing( void )
{
 8010d24:	b480      	push	{r7}
 8010d26:	af00      	add	r7, sp, #0

        // Halt ping and multicast slot state machines
        LoRaMacClassBStopRxSlots( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8010d28:	bf00      	nop
 8010d2a:	46bd      	mov	sp, r7
 8010d2c:	bc80      	pop	{r7}
 8010d2e:	4770      	bx	lr

08010d30 <LoRaMacClassBResumeBeaconing>:

void LoRaMacClassBResumeBeaconing( void )
{
 8010d30:	b480      	push	{r7}
 8010d32:	af00      	add	r7, sp, #0

        Ctx.NvmCtx->BeaconCtx.BeaconState = Ctx.BeaconState;
        LoRaMacClassBBeaconTimerEvent( NULL );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8010d34:	bf00      	nop
 8010d36:	46bd      	mov	sp, r7
 8010d38:	bc80      	pop	{r7}
 8010d3a:	4770      	bx	lr

08010d3c <LoRaMacClassBSwitchClass>:

LoRaMacStatus_t LoRaMacClassBSwitchClass( DeviceClass_t nextClass )
{
 8010d3c:	b480      	push	{r7}
 8010d3e:	b083      	sub	sp, #12
 8010d40:	af00      	add	r7, sp, #0
 8010d42:	4603      	mov	r3, r0
 8010d44:	71fb      	strb	r3, [r7, #7]

        return LORAMAC_STATUS_OK;
    }
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8010d46:	2302      	movs	r3, #2
#endif // LORAMAC_CLASSB_ENABLED
}
 8010d48:	4618      	mov	r0, r3
 8010d4a:	370c      	adds	r7, #12
 8010d4c:	46bd      	mov	sp, r7
 8010d4e:	bc80      	pop	{r7}
 8010d50:	4770      	bx	lr

08010d52 <LoRaMacClassBMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacClassBMibGetRequestConfirm( MibRequestConfirm_t *mibGet )
{
 8010d52:	b480      	push	{r7}
 8010d54:	b083      	sub	sp, #12
 8010d56:	af00      	add	r7, sp, #0
 8010d58:	6078      	str	r0, [r7, #4]
            break;
        }
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8010d5a:	2302      	movs	r3, #2
#endif // LORAMAC_CLASSB_ENABLED
}
 8010d5c:	4618      	mov	r0, r3
 8010d5e:	370c      	adds	r7, #12
 8010d60:	46bd      	mov	sp, r7
 8010d62:	bc80      	pop	{r7}
 8010d64:	4770      	bx	lr

08010d66 <LoRaMacMibClassBSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibClassBSetRequestConfirm( MibRequestConfirm_t *mibSet )
{
 8010d66:	b480      	push	{r7}
 8010d68:	b083      	sub	sp, #12
 8010d6a:	af00      	add	r7, sp, #0
 8010d6c:	6078      	str	r0, [r7, #4]
            break;
        }
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8010d6e:	2302      	movs	r3, #2
#endif // LORAMAC_CLASSB_ENABLED
}
 8010d70:	4618      	mov	r0, r3
 8010d72:	370c      	adds	r7, #12
 8010d74:	46bd      	mov	sp, r7
 8010d76:	bc80      	pop	{r7}
 8010d78:	4770      	bx	lr

08010d7a <LoRaMacClassBPingSlotInfoAns>:

void LoRaMacClassBPingSlotInfoAns( void )
{
 8010d7a:	b480      	push	{r7}
 8010d7c:	af00      	add	r7, sp, #0
        LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
        Ctx.NvmCtx->PingSlotCtx.Ctrl.Assigned = 1;
        NvmContextChange( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8010d7e:	bf00      	nop
 8010d80:	46bd      	mov	sp, r7
 8010d82:	bc80      	pop	{r7}
 8010d84:	4770      	bx	lr

08010d86 <LoRaMacClassBPingSlotChannelReq>:

uint8_t LoRaMacClassBPingSlotChannelReq( uint8_t datarate, uint32_t frequency )
{
 8010d86:	b480      	push	{r7}
 8010d88:	b083      	sub	sp, #12
 8010d8a:	af00      	add	r7, sp, #0
 8010d8c:	4603      	mov	r3, r0
 8010d8e:	6039      	str	r1, [r7, #0]
 8010d90:	71fb      	strb	r3, [r7, #7]
        NvmContextChange( );
    }

    return status;
#else
    return 0;
 8010d92:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8010d94:	4618      	mov	r0, r3
 8010d96:	370c      	adds	r7, #12
 8010d98:	46bd      	mov	sp, r7
 8010d9a:	bc80      	pop	{r7}
 8010d9c:	4770      	bx	lr

08010d9e <LoRaMacClassBBeaconTimingAns>:

void LoRaMacClassBBeaconTimingAns( uint16_t beaconTimingDelay, uint8_t beaconTimingChannel, TimerTime_t lastRxDone )
{
 8010d9e:	b480      	push	{r7}
 8010da0:	b083      	sub	sp, #12
 8010da2:	af00      	add	r7, sp, #0
 8010da4:	4603      	mov	r3, r0
 8010da6:	603a      	str	r2, [r7, #0]
 8010da8:	80fb      	strh	r3, [r7, #6]
 8010daa:	460b      	mov	r3, r1
 8010dac:	717b      	strb	r3, [r7, #5]

        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingDelay = Ctx.BeaconCtx.BeaconTimingDelay;
        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingChannel = Ctx.BeaconCtx.BeaconTimingChannel;
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8010dae:	bf00      	nop
 8010db0:	370c      	adds	r7, #12
 8010db2:	46bd      	mov	sp, r7
 8010db4:	bc80      	pop	{r7}
 8010db6:	4770      	bx	lr

08010db8 <LoRaMacClassBDeviceTimeAns>:

void LoRaMacClassBDeviceTimeAns( void )
{
 8010db8:	b480      	push	{r7}
 8010dba:	af00      	add	r7, sp, #0
            Ctx.BeaconCtx.BeaconTime.SubSeconds = 0;
            LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
        }
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8010dbc:	bf00      	nop
 8010dbe:	46bd      	mov	sp, r7
 8010dc0:	bc80      	pop	{r7}
 8010dc2:	4770      	bx	lr

08010dc4 <LoRaMacClassBBeaconFreqReq>:

bool LoRaMacClassBBeaconFreqReq( uint32_t frequency )
{
 8010dc4:	b480      	push	{r7}
 8010dc6:	b083      	sub	sp, #12
 8010dc8:	af00      	add	r7, sp, #0
 8010dca:	6078      	str	r0, [r7, #4]
        NvmContextChange( );
        return true;
    }
    return false;
#else
    return false;
 8010dcc:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8010dce:	4618      	mov	r0, r3
 8010dd0:	370c      	adds	r7, #12
 8010dd2:	46bd      	mov	sp, r7
 8010dd4:	bc80      	pop	{r7}
 8010dd6:	4770      	bx	lr

08010dd8 <LoRaMacClassBIsUplinkCollision>:

TimerTime_t LoRaMacClassBIsUplinkCollision( TimerTime_t txTimeOnAir )
{
 8010dd8:	b480      	push	{r7}
 8010dda:	b083      	sub	sp, #12
 8010ddc:	af00      	add	r7, sp, #0
 8010dde:	6078      	str	r0, [r7, #4]
    {// Next beacon will be sent during the next uplink.
        return CLASSB_BEACON_RESERVED;
    }
    return 0;
#else
    return 0;
 8010de0:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8010de2:	4618      	mov	r0, r3
 8010de4:	370c      	adds	r7, #12
 8010de6:	46bd      	mov	sp, r7
 8010de8:	bc80      	pop	{r7}
 8010dea:	4770      	bx	lr

08010dec <LoRaMacClassBStopRxSlots>:

void LoRaMacClassBStopRxSlots( void )
{
 8010dec:	b480      	push	{r7}
 8010dee:	af00      	add	r7, sp, #0
    CRITICAL_SECTION_BEGIN( );
    LoRaMacClassBEvents.Events.PingSlot = 0;
    LoRaMacClassBEvents.Events.MulticastSlot = 0;
    CRITICAL_SECTION_END( );
#endif // LORAMAC_CLASSB_ENABLED
}
 8010df0:	bf00      	nop
 8010df2:	46bd      	mov	sp, r7
 8010df4:	bc80      	pop	{r7}
 8010df6:	4770      	bx	lr

08010df8 <LoRaMacClassBProcess>:
    }
#endif // LORAMAC_CLASSB_ENABLED
}

void LoRaMacClassBProcess( void )
{
 8010df8:	b480      	push	{r7}
 8010dfa:	af00      	add	r7, sp, #0
        {
            LoRaMacClassBProcessMulticastSlot( );
        }
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8010dfc:	bf00      	nop
 8010dfe:	46bd      	mov	sp, r7
 8010e00:	bc80      	pop	{r7}
 8010e02:	4770      	bx	lr

08010e04 <IsSlotFree>:
 *
 * \param[IN]     slot           - Slot to check
 * \retval                       - Status of the operation
 */
static bool IsSlotFree( const MacCommand_t* slot )
{
 8010e04:	b480      	push	{r7}
 8010e06:	b085      	sub	sp, #20
 8010e08:	af00      	add	r7, sp, #0
 8010e0a:	6078      	str	r0, [r7, #4]
    uint8_t* mem = ( uint8_t* )slot;
 8010e0c:	687b      	ldr	r3, [r7, #4]
 8010e0e:	60bb      	str	r3, [r7, #8]

    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 8010e10:	2300      	movs	r3, #0
 8010e12:	81fb      	strh	r3, [r7, #14]
 8010e14:	e00a      	b.n	8010e2c <IsSlotFree+0x28>
    {
        if( mem[size] != 0x00 )
 8010e16:	89fb      	ldrh	r3, [r7, #14]
 8010e18:	68ba      	ldr	r2, [r7, #8]
 8010e1a:	4413      	add	r3, r2
 8010e1c:	781b      	ldrb	r3, [r3, #0]
 8010e1e:	2b00      	cmp	r3, #0
 8010e20:	d001      	beq.n	8010e26 <IsSlotFree+0x22>
        {
            return false;
 8010e22:	2300      	movs	r3, #0
 8010e24:	e006      	b.n	8010e34 <IsSlotFree+0x30>
    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 8010e26:	89fb      	ldrh	r3, [r7, #14]
 8010e28:	3301      	adds	r3, #1
 8010e2a:	81fb      	strh	r3, [r7, #14]
 8010e2c:	89fb      	ldrh	r3, [r7, #14]
 8010e2e:	2b0f      	cmp	r3, #15
 8010e30:	d9f1      	bls.n	8010e16 <IsSlotFree+0x12>
        }
    }
    return true;
 8010e32:	2301      	movs	r3, #1
}
 8010e34:	4618      	mov	r0, r3
 8010e36:	3714      	adds	r7, #20
 8010e38:	46bd      	mov	sp, r7
 8010e3a:	bc80      	pop	{r7}
 8010e3c:	4770      	bx	lr
	...

08010e40 <MallocNewMacCommandSlot>:
 * \brief Allocates a new MAC command memory slot
 *
 * \retval                       - Pointer to slot
 */
static MacCommand_t* MallocNewMacCommandSlot( void )
{
 8010e40:	b580      	push	{r7, lr}
 8010e42:	b082      	sub	sp, #8
 8010e44:	af00      	add	r7, sp, #0
    uint8_t itr = 0;
 8010e46:	2300      	movs	r3, #0
 8010e48:	71fb      	strb	r3, [r7, #7]

    while( IsSlotFree( ( const MacCommand_t* )&NvmCtx.MacCommandSlots[itr] ) == false )
 8010e4a:	e007      	b.n	8010e5c <MallocNewMacCommandSlot+0x1c>
    {
        itr++;
 8010e4c:	79fb      	ldrb	r3, [r7, #7]
 8010e4e:	3301      	adds	r3, #1
 8010e50:	71fb      	strb	r3, [r7, #7]
        if( itr == NUM_OF_MAC_COMMANDS )
 8010e52:	79fb      	ldrb	r3, [r7, #7]
 8010e54:	2b0f      	cmp	r3, #15
 8010e56:	d101      	bne.n	8010e5c <MallocNewMacCommandSlot+0x1c>
        {
            return NULL;
 8010e58:	2300      	movs	r3, #0
 8010e5a:	e012      	b.n	8010e82 <MallocNewMacCommandSlot+0x42>
    while( IsSlotFree( ( const MacCommand_t* )&NvmCtx.MacCommandSlots[itr] ) == false )
 8010e5c:	79fb      	ldrb	r3, [r7, #7]
 8010e5e:	011b      	lsls	r3, r3, #4
 8010e60:	3308      	adds	r3, #8
 8010e62:	4a0a      	ldr	r2, [pc, #40]	; (8010e8c <MallocNewMacCommandSlot+0x4c>)
 8010e64:	4413      	add	r3, r2
 8010e66:	4618      	mov	r0, r3
 8010e68:	f7ff ffcc 	bl	8010e04 <IsSlotFree>
 8010e6c:	4603      	mov	r3, r0
 8010e6e:	f083 0301 	eor.w	r3, r3, #1
 8010e72:	b2db      	uxtb	r3, r3
 8010e74:	2b00      	cmp	r3, #0
 8010e76:	d1e9      	bne.n	8010e4c <MallocNewMacCommandSlot+0xc>
        }
    }

    return &NvmCtx.MacCommandSlots[itr];
 8010e78:	79fb      	ldrb	r3, [r7, #7]
 8010e7a:	011b      	lsls	r3, r3, #4
 8010e7c:	3308      	adds	r3, #8
 8010e7e:	4a03      	ldr	r2, [pc, #12]	; (8010e8c <MallocNewMacCommandSlot+0x4c>)
 8010e80:	4413      	add	r3, r2
}
 8010e82:	4618      	mov	r0, r3
 8010e84:	3708      	adds	r7, #8
 8010e86:	46bd      	mov	sp, r7
 8010e88:	bd80      	pop	{r7, pc}
 8010e8a:	bf00      	nop
 8010e8c:	20000b24 	.word	0x20000b24

08010e90 <FreeMacCommandSlot>:
 * \param[IN]     slot           - Slot to free
 *
 * \retval                       - Status of the operation
 */
static bool FreeMacCommandSlot( MacCommand_t* slot )
{
 8010e90:	b580      	push	{r7, lr}
 8010e92:	b082      	sub	sp, #8
 8010e94:	af00      	add	r7, sp, #0
 8010e96:	6078      	str	r0, [r7, #4]
    if( slot == NULL )
 8010e98:	687b      	ldr	r3, [r7, #4]
 8010e9a:	2b00      	cmp	r3, #0
 8010e9c:	d101      	bne.n	8010ea2 <FreeMacCommandSlot+0x12>
    {
        return false;
 8010e9e:	2300      	movs	r3, #0
 8010ea0:	e005      	b.n	8010eae <FreeMacCommandSlot+0x1e>
    }

    memset1( ( uint8_t* )slot, 0x00, sizeof( MacCommand_t ) );
 8010ea2:	2210      	movs	r2, #16
 8010ea4:	2100      	movs	r1, #0
 8010ea6:	6878      	ldr	r0, [r7, #4]
 8010ea8:	f005 fc22 	bl	80166f0 <memset1>

    return true;
 8010eac:	2301      	movs	r3, #1
}
 8010eae:	4618      	mov	r0, r3
 8010eb0:	3708      	adds	r7, #8
 8010eb2:	46bd      	mov	sp, r7
 8010eb4:	bd80      	pop	{r7, pc}

08010eb6 <LinkedListInit>:
 *
 * \param[IN]     list           - List that shall be initialized
 * \retval                       - Status of the operation
 */
static bool LinkedListInit( MacCommandsList_t* list )
{
 8010eb6:	b480      	push	{r7}
 8010eb8:	b083      	sub	sp, #12
 8010eba:	af00      	add	r7, sp, #0
 8010ebc:	6078      	str	r0, [r7, #4]
    if( list == NULL )
 8010ebe:	687b      	ldr	r3, [r7, #4]
 8010ec0:	2b00      	cmp	r3, #0
 8010ec2:	d101      	bne.n	8010ec8 <LinkedListInit+0x12>
    {
        return false;
 8010ec4:	2300      	movs	r3, #0
 8010ec6:	e006      	b.n	8010ed6 <LinkedListInit+0x20>
    }

    list->First = NULL;
 8010ec8:	687b      	ldr	r3, [r7, #4]
 8010eca:	2200      	movs	r2, #0
 8010ecc:	601a      	str	r2, [r3, #0]
    list->Last = NULL;
 8010ece:	687b      	ldr	r3, [r7, #4]
 8010ed0:	2200      	movs	r2, #0
 8010ed2:	605a      	str	r2, [r3, #4]

    return true;
 8010ed4:	2301      	movs	r3, #1
}
 8010ed6:	4618      	mov	r0, r3
 8010ed8:	370c      	adds	r7, #12
 8010eda:	46bd      	mov	sp, r7
 8010edc:	bc80      	pop	{r7}
 8010ede:	4770      	bx	lr

08010ee0 <LinkedListAdd>:
 * \param[IN]     list           - List where the element shall be added.
 * \param[IN]     element        - Element to add
 * \retval                       - Status of the operation
 */
static bool LinkedListAdd( MacCommandsList_t* list, MacCommand_t* element )
{
 8010ee0:	b480      	push	{r7}
 8010ee2:	b083      	sub	sp, #12
 8010ee4:	af00      	add	r7, sp, #0
 8010ee6:	6078      	str	r0, [r7, #4]
 8010ee8:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 8010eea:	687b      	ldr	r3, [r7, #4]
 8010eec:	2b00      	cmp	r3, #0
 8010eee:	d002      	beq.n	8010ef6 <LinkedListAdd+0x16>
 8010ef0:	683b      	ldr	r3, [r7, #0]
 8010ef2:	2b00      	cmp	r3, #0
 8010ef4:	d101      	bne.n	8010efa <LinkedListAdd+0x1a>
    {
        return false;
 8010ef6:	2300      	movs	r3, #0
 8010ef8:	e015      	b.n	8010f26 <LinkedListAdd+0x46>
    }

    // Check if this is the first entry to enter the list.
    if( list->First == NULL )
 8010efa:	687b      	ldr	r3, [r7, #4]
 8010efc:	681b      	ldr	r3, [r3, #0]
 8010efe:	2b00      	cmp	r3, #0
 8010f00:	d102      	bne.n	8010f08 <LinkedListAdd+0x28>
    {
        list->First = element;
 8010f02:	687b      	ldr	r3, [r7, #4]
 8010f04:	683a      	ldr	r2, [r7, #0]
 8010f06:	601a      	str	r2, [r3, #0]
    }

    // Check if the last entry exists and update its next point.
    if( list->Last )
 8010f08:	687b      	ldr	r3, [r7, #4]
 8010f0a:	685b      	ldr	r3, [r3, #4]
 8010f0c:	2b00      	cmp	r3, #0
 8010f0e:	d003      	beq.n	8010f18 <LinkedListAdd+0x38>
    {
        list->Last->Next = element;
 8010f10:	687b      	ldr	r3, [r7, #4]
 8010f12:	685b      	ldr	r3, [r3, #4]
 8010f14:	683a      	ldr	r2, [r7, #0]
 8010f16:	601a      	str	r2, [r3, #0]
    }

    // Update the next point of this entry.
    element->Next = NULL;
 8010f18:	683b      	ldr	r3, [r7, #0]
 8010f1a:	2200      	movs	r2, #0
 8010f1c:	601a      	str	r2, [r3, #0]

    // Update the last entry of the list.
    list->Last = element;
 8010f1e:	687b      	ldr	r3, [r7, #4]
 8010f20:	683a      	ldr	r2, [r7, #0]
 8010f22:	605a      	str	r2, [r3, #4]

    return true;
 8010f24:	2301      	movs	r3, #1
}
 8010f26:	4618      	mov	r0, r3
 8010f28:	370c      	adds	r7, #12
 8010f2a:	46bd      	mov	sp, r7
 8010f2c:	bc80      	pop	{r7}
 8010f2e:	4770      	bx	lr

08010f30 <LinkedListGetPrevious>:
 * \param[IN]     list           - List
 * \param[IN]     element        - Element where the previous element shall be searched
 * \retval                       - Status of the operation
 */
static MacCommand_t* LinkedListGetPrevious( MacCommandsList_t* list, MacCommand_t* element )
{
 8010f30:	b480      	push	{r7}
 8010f32:	b085      	sub	sp, #20
 8010f34:	af00      	add	r7, sp, #0
 8010f36:	6078      	str	r0, [r7, #4]
 8010f38:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 8010f3a:	687b      	ldr	r3, [r7, #4]
 8010f3c:	2b00      	cmp	r3, #0
 8010f3e:	d002      	beq.n	8010f46 <LinkedListGetPrevious+0x16>
 8010f40:	683b      	ldr	r3, [r7, #0]
 8010f42:	2b00      	cmp	r3, #0
 8010f44:	d101      	bne.n	8010f4a <LinkedListGetPrevious+0x1a>
    {
        return NULL;
 8010f46:	2300      	movs	r3, #0
 8010f48:	e016      	b.n	8010f78 <LinkedListGetPrevious+0x48>
    }

    MacCommand_t* curElement;

    // Start at the head of the list
    curElement = list->First;
 8010f4a:	687b      	ldr	r3, [r7, #4]
 8010f4c:	681b      	ldr	r3, [r3, #0]
 8010f4e:	60fb      	str	r3, [r7, #12]

    // When current element is the first of the list, there's no previous element so we can return NULL immediately.
    if( element != curElement )
 8010f50:	683a      	ldr	r2, [r7, #0]
 8010f52:	68fb      	ldr	r3, [r7, #12]
 8010f54:	429a      	cmp	r2, r3
 8010f56:	d00c      	beq.n	8010f72 <LinkedListGetPrevious+0x42>
    {
        // Loop through all elements until the end is reached or the next of current is the current element.
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 8010f58:	e002      	b.n	8010f60 <LinkedListGetPrevious+0x30>
        {
            curElement = curElement->Next;
 8010f5a:	68fb      	ldr	r3, [r7, #12]
 8010f5c:	681b      	ldr	r3, [r3, #0]
 8010f5e:	60fb      	str	r3, [r7, #12]
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 8010f60:	68fb      	ldr	r3, [r7, #12]
 8010f62:	2b00      	cmp	r3, #0
 8010f64:	d007      	beq.n	8010f76 <LinkedListGetPrevious+0x46>
 8010f66:	68fb      	ldr	r3, [r7, #12]
 8010f68:	681b      	ldr	r3, [r3, #0]
 8010f6a:	683a      	ldr	r2, [r7, #0]
 8010f6c:	429a      	cmp	r2, r3
 8010f6e:	d1f4      	bne.n	8010f5a <LinkedListGetPrevious+0x2a>
 8010f70:	e001      	b.n	8010f76 <LinkedListGetPrevious+0x46>
        }
    }
    else
    {
        curElement = NULL;
 8010f72:	2300      	movs	r3, #0
 8010f74:	60fb      	str	r3, [r7, #12]
    }

    return curElement;
 8010f76:	68fb      	ldr	r3, [r7, #12]
}
 8010f78:	4618      	mov	r0, r3
 8010f7a:	3714      	adds	r7, #20
 8010f7c:	46bd      	mov	sp, r7
 8010f7e:	bc80      	pop	{r7}
 8010f80:	4770      	bx	lr

08010f82 <LinkedListRemove>:
 * \param[IN]     list           - List where the element shall be removed from.
 * \param[IN]     element        - Element to remove
 * \retval                       - Status of the operation
 */
static bool LinkedListRemove( MacCommandsList_t* list, MacCommand_t* element )
{
 8010f82:	b580      	push	{r7, lr}
 8010f84:	b084      	sub	sp, #16
 8010f86:	af00      	add	r7, sp, #0
 8010f88:	6078      	str	r0, [r7, #4]
 8010f8a:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 8010f8c:	687b      	ldr	r3, [r7, #4]
 8010f8e:	2b00      	cmp	r3, #0
 8010f90:	d002      	beq.n	8010f98 <LinkedListRemove+0x16>
 8010f92:	683b      	ldr	r3, [r7, #0]
 8010f94:	2b00      	cmp	r3, #0
 8010f96:	d101      	bne.n	8010f9c <LinkedListRemove+0x1a>
    {
        return false;
 8010f98:	2300      	movs	r3, #0
 8010f9a:	e020      	b.n	8010fde <LinkedListRemove+0x5c>
    }

    MacCommand_t* PrevElement = LinkedListGetPrevious( list, element );
 8010f9c:	6839      	ldr	r1, [r7, #0]
 8010f9e:	6878      	ldr	r0, [r7, #4]
 8010fa0:	f7ff ffc6 	bl	8010f30 <LinkedListGetPrevious>
 8010fa4:	60f8      	str	r0, [r7, #12]

    if( list->First == element )
 8010fa6:	687b      	ldr	r3, [r7, #4]
 8010fa8:	681b      	ldr	r3, [r3, #0]
 8010faa:	683a      	ldr	r2, [r7, #0]
 8010fac:	429a      	cmp	r2, r3
 8010fae:	d103      	bne.n	8010fb8 <LinkedListRemove+0x36>
    {
        list->First = element->Next;
 8010fb0:	683b      	ldr	r3, [r7, #0]
 8010fb2:	681a      	ldr	r2, [r3, #0]
 8010fb4:	687b      	ldr	r3, [r7, #4]
 8010fb6:	601a      	str	r2, [r3, #0]
    }

    if( list->Last == element )
 8010fb8:	687b      	ldr	r3, [r7, #4]
 8010fba:	685b      	ldr	r3, [r3, #4]
 8010fbc:	683a      	ldr	r2, [r7, #0]
 8010fbe:	429a      	cmp	r2, r3
 8010fc0:	d102      	bne.n	8010fc8 <LinkedListRemove+0x46>
    {
        list->Last = PrevElement;
 8010fc2:	687b      	ldr	r3, [r7, #4]
 8010fc4:	68fa      	ldr	r2, [r7, #12]
 8010fc6:	605a      	str	r2, [r3, #4]
    }

    if( PrevElement != NULL )
 8010fc8:	68fb      	ldr	r3, [r7, #12]
 8010fca:	2b00      	cmp	r3, #0
 8010fcc:	d003      	beq.n	8010fd6 <LinkedListRemove+0x54>
    {
        PrevElement->Next = element->Next;
 8010fce:	683b      	ldr	r3, [r7, #0]
 8010fd0:	681a      	ldr	r2, [r3, #0]
 8010fd2:	68fb      	ldr	r3, [r7, #12]
 8010fd4:	601a      	str	r2, [r3, #0]
    }

    element->Next = NULL;
 8010fd6:	683b      	ldr	r3, [r7, #0]
 8010fd8:	2200      	movs	r2, #0
 8010fda:	601a      	str	r2, [r3, #0]

    return true;
 8010fdc:	2301      	movs	r3, #1
}
 8010fde:	4618      	mov	r0, r3
 8010fe0:	3710      	adds	r7, #16
 8010fe2:	46bd      	mov	sp, r7
 8010fe4:	bd80      	pop	{r7, pc}

08010fe6 <IsSticky>:
 * \param[IN]   cid                - MAC command identifier
 *
 * \retval                     - Status of the operation
 */
static bool IsSticky( uint8_t cid )
{
 8010fe6:	b480      	push	{r7}
 8010fe8:	b083      	sub	sp, #12
 8010fea:	af00      	add	r7, sp, #0
 8010fec:	4603      	mov	r3, r0
 8010fee:	71fb      	strb	r3, [r7, #7]
    switch( cid )
 8010ff0:	79fb      	ldrb	r3, [r7, #7]
 8010ff2:	2b05      	cmp	r3, #5
 8010ff4:	d004      	beq.n	8011000 <IsSticky+0x1a>
 8010ff6:	2b05      	cmp	r3, #5
 8010ff8:	db04      	blt.n	8011004 <IsSticky+0x1e>
 8010ffa:	3b08      	subs	r3, #8
 8010ffc:	2b02      	cmp	r3, #2
 8010ffe:	d801      	bhi.n	8011004 <IsSticky+0x1e>
    {
        case MOTE_MAC_DL_CHANNEL_ANS:
        case MOTE_MAC_RX_PARAM_SETUP_ANS:
        case MOTE_MAC_RX_TIMING_SETUP_ANS:
        case MOTE_MAC_TX_PARAM_SETUP_ANS:
            return true;
 8011000:	2301      	movs	r3, #1
 8011002:	e000      	b.n	8011006 <IsSticky+0x20>
        default:
            return false;
 8011004:	2300      	movs	r3, #0
    }
}
 8011006:	4618      	mov	r0, r3
 8011008:	370c      	adds	r7, #12
 801100a:	46bd      	mov	sp, r7
 801100c:	bc80      	pop	{r7}
 801100e:	4770      	bx	lr

08011010 <NvmCtxCallback>:

/*
 * \brief Wrapper function for the NvmCtx
 */
static void NvmCtxCallback( void )
{
 8011010:	b580      	push	{r7, lr}
 8011012:	af00      	add	r7, sp, #0
    if( CommandsNvmCtxChanged != NULL )
 8011014:	4b04      	ldr	r3, [pc, #16]	; (8011028 <NvmCtxCallback+0x18>)
 8011016:	681b      	ldr	r3, [r3, #0]
 8011018:	2b00      	cmp	r3, #0
 801101a:	d002      	beq.n	8011022 <NvmCtxCallback+0x12>
    {
        CommandsNvmCtxChanged( );
 801101c:	4b02      	ldr	r3, [pc, #8]	; (8011028 <NvmCtxCallback+0x18>)
 801101e:	681b      	ldr	r3, [r3, #0]
 8011020:	4798      	blx	r3
    }
}
 8011022:	bf00      	nop
 8011024:	bd80      	pop	{r7, pc}
 8011026:	bf00      	nop
 8011028:	20000b20 	.word	0x20000b20

0801102c <LoRaMacCommandsInit>:

LoRaMacCommandStatus_t LoRaMacCommandsInit( LoRaMacCommandsNvmEvent commandsNvmCtxChanged )
{
 801102c:	b580      	push	{r7, lr}
 801102e:	b082      	sub	sp, #8
 8011030:	af00      	add	r7, sp, #0
 8011032:	6078      	str	r0, [r7, #4]
    // Initialize with default
    memset1( ( uint8_t* )&NvmCtx, 0, sizeof( NvmCtx ) );
 8011034:	22fc      	movs	r2, #252	; 0xfc
 8011036:	2100      	movs	r1, #0
 8011038:	4806      	ldr	r0, [pc, #24]	; (8011054 <LoRaMacCommandsInit+0x28>)
 801103a:	f005 fb59 	bl	80166f0 <memset1>

    LinkedListInit( &NvmCtx.MacCommandList );
 801103e:	4805      	ldr	r0, [pc, #20]	; (8011054 <LoRaMacCommandsInit+0x28>)
 8011040:	f7ff ff39 	bl	8010eb6 <LinkedListInit>

    // Assign callback
    CommandsNvmCtxChanged = commandsNvmCtxChanged;
 8011044:	4a04      	ldr	r2, [pc, #16]	; (8011058 <LoRaMacCommandsInit+0x2c>)
 8011046:	687b      	ldr	r3, [r7, #4]
 8011048:	6013      	str	r3, [r2, #0]

    return LORAMAC_COMMANDS_SUCCESS;
 801104a:	2300      	movs	r3, #0
}
 801104c:	4618      	mov	r0, r3
 801104e:	3708      	adds	r7, #8
 8011050:	46bd      	mov	sp, r7
 8011052:	bd80      	pop	{r7, pc}
 8011054:	20000b24 	.word	0x20000b24
 8011058:	20000b20 	.word	0x20000b20

0801105c <LoRaMacCommandsRestoreNvmCtx>:

LoRaMacCommandStatus_t LoRaMacCommandsRestoreNvmCtx( void* commandsNvmCtx )
{
 801105c:	b580      	push	{r7, lr}
 801105e:	b082      	sub	sp, #8
 8011060:	af00      	add	r7, sp, #0
 8011062:	6078      	str	r0, [r7, #4]
    // Restore module context
    if( commandsNvmCtx != NULL )
 8011064:	687b      	ldr	r3, [r7, #4]
 8011066:	2b00      	cmp	r3, #0
 8011068:	d006      	beq.n	8011078 <LoRaMacCommandsRestoreNvmCtx+0x1c>
    {
        memcpy1( ( uint8_t* )&NvmCtx, ( uint8_t* )commandsNvmCtx, sizeof( NvmCtx ) );
 801106a:	22fc      	movs	r2, #252	; 0xfc
 801106c:	6879      	ldr	r1, [r7, #4]
 801106e:	4805      	ldr	r0, [pc, #20]	; (8011084 <LoRaMacCommandsRestoreNvmCtx+0x28>)
 8011070:	f005 fb05 	bl	801667e <memcpy1>
        return LORAMAC_COMMANDS_SUCCESS;
 8011074:	2300      	movs	r3, #0
 8011076:	e000      	b.n	801107a <LoRaMacCommandsRestoreNvmCtx+0x1e>
    }
    else
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8011078:	2301      	movs	r3, #1
    }
}
 801107a:	4618      	mov	r0, r3
 801107c:	3708      	adds	r7, #8
 801107e:	46bd      	mov	sp, r7
 8011080:	bd80      	pop	{r7, pc}
 8011082:	bf00      	nop
 8011084:	20000b24 	.word	0x20000b24

08011088 <LoRaMacCommandsGetNvmCtx>:

void* LoRaMacCommandsGetNvmCtx( size_t* commandsNvmCtxSize )
{
 8011088:	b480      	push	{r7}
 801108a:	b083      	sub	sp, #12
 801108c:	af00      	add	r7, sp, #0
 801108e:	6078      	str	r0, [r7, #4]
    *commandsNvmCtxSize = sizeof( NvmCtx );
 8011090:	687b      	ldr	r3, [r7, #4]
 8011092:	22fc      	movs	r2, #252	; 0xfc
 8011094:	601a      	str	r2, [r3, #0]
    return &NvmCtx;
 8011096:	4b03      	ldr	r3, [pc, #12]	; (80110a4 <LoRaMacCommandsGetNvmCtx+0x1c>)
}
 8011098:	4618      	mov	r0, r3
 801109a:	370c      	adds	r7, #12
 801109c:	46bd      	mov	sp, r7
 801109e:	bc80      	pop	{r7}
 80110a0:	4770      	bx	lr
 80110a2:	bf00      	nop
 80110a4:	20000b24 	.word	0x20000b24

080110a8 <LoRaMacCommandsAddCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsAddCmd( uint8_t cid, uint8_t* payload, size_t payloadSize )
{
 80110a8:	b580      	push	{r7, lr}
 80110aa:	b086      	sub	sp, #24
 80110ac:	af00      	add	r7, sp, #0
 80110ae:	4603      	mov	r3, r0
 80110b0:	60b9      	str	r1, [r7, #8]
 80110b2:	607a      	str	r2, [r7, #4]
 80110b4:	73fb      	strb	r3, [r7, #15]
    if( payload == NULL )
 80110b6:	68bb      	ldr	r3, [r7, #8]
 80110b8:	2b00      	cmp	r3, #0
 80110ba:	d101      	bne.n	80110c0 <LoRaMacCommandsAddCmd+0x18>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 80110bc:	2301      	movs	r3, #1
 80110be:	e035      	b.n	801112c <LoRaMacCommandsAddCmd+0x84>
    }
    MacCommand_t* newCmd;

    // Allocate a memory slot
    newCmd = MallocNewMacCommandSlot( );
 80110c0:	f7ff febe 	bl	8010e40 <MallocNewMacCommandSlot>
 80110c4:	6178      	str	r0, [r7, #20]

    if( newCmd == NULL )
 80110c6:	697b      	ldr	r3, [r7, #20]
 80110c8:	2b00      	cmp	r3, #0
 80110ca:	d101      	bne.n	80110d0 <LoRaMacCommandsAddCmd+0x28>
    {
        return LORAMAC_COMMANDS_ERROR_MEMORY;
 80110cc:	2302      	movs	r3, #2
 80110ce:	e02d      	b.n	801112c <LoRaMacCommandsAddCmd+0x84>
    }

    // Add it to the list of Mac commands
    if( LinkedListAdd( &NvmCtx.MacCommandList, newCmd ) == false )
 80110d0:	6979      	ldr	r1, [r7, #20]
 80110d2:	4818      	ldr	r0, [pc, #96]	; (8011134 <LoRaMacCommandsAddCmd+0x8c>)
 80110d4:	f7ff ff04 	bl	8010ee0 <LinkedListAdd>
 80110d8:	4603      	mov	r3, r0
 80110da:	f083 0301 	eor.w	r3, r3, #1
 80110de:	b2db      	uxtb	r3, r3
 80110e0:	2b00      	cmp	r3, #0
 80110e2:	d001      	beq.n	80110e8 <LoRaMacCommandsAddCmd+0x40>
    {
        return LORAMAC_COMMANDS_ERROR;
 80110e4:	2305      	movs	r3, #5
 80110e6:	e021      	b.n	801112c <LoRaMacCommandsAddCmd+0x84>
    }

    // Set Values
    newCmd->CID = cid;
 80110e8:	697b      	ldr	r3, [r7, #20]
 80110ea:	7bfa      	ldrb	r2, [r7, #15]
 80110ec:	711a      	strb	r2, [r3, #4]
    newCmd->PayloadSize = payloadSize;
 80110ee:	697b      	ldr	r3, [r7, #20]
 80110f0:	687a      	ldr	r2, [r7, #4]
 80110f2:	609a      	str	r2, [r3, #8]
    memcpy1( ( uint8_t* )newCmd->Payload, payload, payloadSize );
 80110f4:	697b      	ldr	r3, [r7, #20]
 80110f6:	3305      	adds	r3, #5
 80110f8:	687a      	ldr	r2, [r7, #4]
 80110fa:	b292      	uxth	r2, r2
 80110fc:	68b9      	ldr	r1, [r7, #8]
 80110fe:	4618      	mov	r0, r3
 8011100:	f005 fabd 	bl	801667e <memcpy1>
    newCmd->IsSticky = IsSticky( cid );
 8011104:	7bfb      	ldrb	r3, [r7, #15]
 8011106:	4618      	mov	r0, r3
 8011108:	f7ff ff6d 	bl	8010fe6 <IsSticky>
 801110c:	4603      	mov	r3, r0
 801110e:	461a      	mov	r2, r3
 8011110:	697b      	ldr	r3, [r7, #20]
 8011112:	731a      	strb	r2, [r3, #12]

    NvmCtx.SerializedCmdsSize += ( CID_FIELD_SIZE + payloadSize );
 8011114:	4b07      	ldr	r3, [pc, #28]	; (8011134 <LoRaMacCommandsAddCmd+0x8c>)
 8011116:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
 801111a:	687b      	ldr	r3, [r7, #4]
 801111c:	4413      	add	r3, r2
 801111e:	3301      	adds	r3, #1
 8011120:	4a04      	ldr	r2, [pc, #16]	; (8011134 <LoRaMacCommandsAddCmd+0x8c>)
 8011122:	f8c2 30f8 	str.w	r3, [r2, #248]	; 0xf8

    NvmCtxCallback( );
 8011126:	f7ff ff73 	bl	8011010 <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
 801112a:	2300      	movs	r3, #0
}
 801112c:	4618      	mov	r0, r3
 801112e:	3718      	adds	r7, #24
 8011130:	46bd      	mov	sp, r7
 8011132:	bd80      	pop	{r7, pc}
 8011134:	20000b24 	.word	0x20000b24

08011138 <LoRaMacCommandsRemoveCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveCmd( MacCommand_t* macCmd )
{
 8011138:	b580      	push	{r7, lr}
 801113a:	b082      	sub	sp, #8
 801113c:	af00      	add	r7, sp, #0
 801113e:	6078      	str	r0, [r7, #4]
    if( macCmd == NULL )
 8011140:	687b      	ldr	r3, [r7, #4]
 8011142:	2b00      	cmp	r3, #0
 8011144:	d101      	bne.n	801114a <LoRaMacCommandsRemoveCmd+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8011146:	2301      	movs	r3, #1
 8011148:	e023      	b.n	8011192 <LoRaMacCommandsRemoveCmd+0x5a>
    }

    // Remove the Mac command element from MacCommandList
    if( LinkedListRemove( &NvmCtx.MacCommandList, macCmd ) == false )
 801114a:	6879      	ldr	r1, [r7, #4]
 801114c:	4813      	ldr	r0, [pc, #76]	; (801119c <LoRaMacCommandsRemoveCmd+0x64>)
 801114e:	f7ff ff18 	bl	8010f82 <LinkedListRemove>
 8011152:	4603      	mov	r3, r0
 8011154:	f083 0301 	eor.w	r3, r3, #1
 8011158:	b2db      	uxtb	r3, r3
 801115a:	2b00      	cmp	r3, #0
 801115c:	d001      	beq.n	8011162 <LoRaMacCommandsRemoveCmd+0x2a>
    {
        return LORAMAC_COMMANDS_ERROR_CMD_NOT_FOUND;
 801115e:	2303      	movs	r3, #3
 8011160:	e017      	b.n	8011192 <LoRaMacCommandsRemoveCmd+0x5a>
    }

    NvmCtx.SerializedCmdsSize -= ( CID_FIELD_SIZE + macCmd->PayloadSize );
 8011162:	4b0e      	ldr	r3, [pc, #56]	; (801119c <LoRaMacCommandsRemoveCmd+0x64>)
 8011164:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
 8011168:	687b      	ldr	r3, [r7, #4]
 801116a:	689b      	ldr	r3, [r3, #8]
 801116c:	1ad3      	subs	r3, r2, r3
 801116e:	3b01      	subs	r3, #1
 8011170:	4a0a      	ldr	r2, [pc, #40]	; (801119c <LoRaMacCommandsRemoveCmd+0x64>)
 8011172:	f8c2 30f8 	str.w	r3, [r2, #248]	; 0xf8

    // Free the MacCommand Slot
    if( FreeMacCommandSlot( macCmd ) == false )
 8011176:	6878      	ldr	r0, [r7, #4]
 8011178:	f7ff fe8a 	bl	8010e90 <FreeMacCommandSlot>
 801117c:	4603      	mov	r3, r0
 801117e:	f083 0301 	eor.w	r3, r3, #1
 8011182:	b2db      	uxtb	r3, r3
 8011184:	2b00      	cmp	r3, #0
 8011186:	d001      	beq.n	801118c <LoRaMacCommandsRemoveCmd+0x54>
    {
        return LORAMAC_COMMANDS_ERROR;
 8011188:	2305      	movs	r3, #5
 801118a:	e002      	b.n	8011192 <LoRaMacCommandsRemoveCmd+0x5a>
    }

    NvmCtxCallback( );
 801118c:	f7ff ff40 	bl	8011010 <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
 8011190:	2300      	movs	r3, #0
}
 8011192:	4618      	mov	r0, r3
 8011194:	3708      	adds	r7, #8
 8011196:	46bd      	mov	sp, r7
 8011198:	bd80      	pop	{r7, pc}
 801119a:	bf00      	nop
 801119c:	20000b24 	.word	0x20000b24

080111a0 <LoRaMacCommandsRemoveNoneStickyCmds>:
    }
    return LORAMAC_COMMANDS_SUCCESS;
}

LoRaMacCommandStatus_t LoRaMacCommandsRemoveNoneStickyCmds( void )
{
 80111a0:	b580      	push	{r7, lr}
 80111a2:	b082      	sub	sp, #8
 80111a4:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = NvmCtx.MacCommandList.First;
 80111a6:	4b10      	ldr	r3, [pc, #64]	; (80111e8 <LoRaMacCommandsRemoveNoneStickyCmds+0x48>)
 80111a8:	681b      	ldr	r3, [r3, #0]
 80111aa:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 80111ac:	e012      	b.n	80111d4 <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
    {
        if( curElement->IsSticky == false )
 80111ae:	687b      	ldr	r3, [r7, #4]
 80111b0:	7b1b      	ldrb	r3, [r3, #12]
 80111b2:	f083 0301 	eor.w	r3, r3, #1
 80111b6:	b2db      	uxtb	r3, r3
 80111b8:	2b00      	cmp	r3, #0
 80111ba:	d008      	beq.n	80111ce <LoRaMacCommandsRemoveNoneStickyCmds+0x2e>
        {
            nexElement = curElement->Next;
 80111bc:	687b      	ldr	r3, [r7, #4]
 80111be:	681b      	ldr	r3, [r3, #0]
 80111c0:	603b      	str	r3, [r7, #0]
            LoRaMacCommandsRemoveCmd( curElement );
 80111c2:	6878      	ldr	r0, [r7, #4]
 80111c4:	f7ff ffb8 	bl	8011138 <LoRaMacCommandsRemoveCmd>
            curElement = nexElement;
 80111c8:	683b      	ldr	r3, [r7, #0]
 80111ca:	607b      	str	r3, [r7, #4]
 80111cc:	e002      	b.n	80111d4 <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
        }
        else
        {
            curElement = curElement->Next;
 80111ce:	687b      	ldr	r3, [r7, #4]
 80111d0:	681b      	ldr	r3, [r3, #0]
 80111d2:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 80111d4:	687b      	ldr	r3, [r7, #4]
 80111d6:	2b00      	cmp	r3, #0
 80111d8:	d1e9      	bne.n	80111ae <LoRaMacCommandsRemoveNoneStickyCmds+0xe>
        }
    }

    NvmCtxCallback( );
 80111da:	f7ff ff19 	bl	8011010 <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
 80111de:	2300      	movs	r3, #0
}
 80111e0:	4618      	mov	r0, r3
 80111e2:	3708      	adds	r7, #8
 80111e4:	46bd      	mov	sp, r7
 80111e6:	bd80      	pop	{r7, pc}
 80111e8:	20000b24 	.word	0x20000b24

080111ec <LoRaMacCommandsRemoveStickyAnsCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveStickyAnsCmds( void )
{
 80111ec:	b580      	push	{r7, lr}
 80111ee:	b082      	sub	sp, #8
 80111f0:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = NvmCtx.MacCommandList.First;
 80111f2:	4b0f      	ldr	r3, [pc, #60]	; (8011230 <LoRaMacCommandsRemoveStickyAnsCmds+0x44>)
 80111f4:	681b      	ldr	r3, [r3, #0]
 80111f6:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 80111f8:	e00f      	b.n	801121a <LoRaMacCommandsRemoveStickyAnsCmds+0x2e>
    {
        nexElement = curElement->Next;
 80111fa:	687b      	ldr	r3, [r7, #4]
 80111fc:	681b      	ldr	r3, [r3, #0]
 80111fe:	603b      	str	r3, [r7, #0]
        if( IsSticky( curElement->CID ) == true )
 8011200:	687b      	ldr	r3, [r7, #4]
 8011202:	791b      	ldrb	r3, [r3, #4]
 8011204:	4618      	mov	r0, r3
 8011206:	f7ff feee 	bl	8010fe6 <IsSticky>
 801120a:	4603      	mov	r3, r0
 801120c:	2b00      	cmp	r3, #0
 801120e:	d002      	beq.n	8011216 <LoRaMacCommandsRemoveStickyAnsCmds+0x2a>
        {
            LoRaMacCommandsRemoveCmd( curElement );
 8011210:	6878      	ldr	r0, [r7, #4]
 8011212:	f7ff ff91 	bl	8011138 <LoRaMacCommandsRemoveCmd>
        }
        curElement = nexElement;
 8011216:	683b      	ldr	r3, [r7, #0]
 8011218:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 801121a:	687b      	ldr	r3, [r7, #4]
 801121c:	2b00      	cmp	r3, #0
 801121e:	d1ec      	bne.n	80111fa <LoRaMacCommandsRemoveStickyAnsCmds+0xe>
    }

    NvmCtxCallback( );
 8011220:	f7ff fef6 	bl	8011010 <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
 8011224:	2300      	movs	r3, #0
}
 8011226:	4618      	mov	r0, r3
 8011228:	3708      	adds	r7, #8
 801122a:	46bd      	mov	sp, r7
 801122c:	bd80      	pop	{r7, pc}
 801122e:	bf00      	nop
 8011230:	20000b24 	.word	0x20000b24

08011234 <LoRaMacCommandsGetSizeSerializedCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsGetSizeSerializedCmds( size_t* size )
{
 8011234:	b480      	push	{r7}
 8011236:	b083      	sub	sp, #12
 8011238:	af00      	add	r7, sp, #0
 801123a:	6078      	str	r0, [r7, #4]
    if( size == NULL )
 801123c:	687b      	ldr	r3, [r7, #4]
 801123e:	2b00      	cmp	r3, #0
 8011240:	d101      	bne.n	8011246 <LoRaMacCommandsGetSizeSerializedCmds+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8011242:	2301      	movs	r3, #1
 8011244:	e005      	b.n	8011252 <LoRaMacCommandsGetSizeSerializedCmds+0x1e>
    }
    *size = NvmCtx.SerializedCmdsSize;
 8011246:	4b05      	ldr	r3, [pc, #20]	; (801125c <LoRaMacCommandsGetSizeSerializedCmds+0x28>)
 8011248:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
 801124c:	687b      	ldr	r3, [r7, #4]
 801124e:	601a      	str	r2, [r3, #0]
    return LORAMAC_COMMANDS_SUCCESS;
 8011250:	2300      	movs	r3, #0
}
 8011252:	4618      	mov	r0, r3
 8011254:	370c      	adds	r7, #12
 8011256:	46bd      	mov	sp, r7
 8011258:	bc80      	pop	{r7}
 801125a:	4770      	bx	lr
 801125c:	20000b24 	.word	0x20000b24

08011260 <LoRaMacCommandsSerializeCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsSerializeCmds( size_t availableSize, size_t* effectiveSize, uint8_t* buffer )
{
 8011260:	b580      	push	{r7, lr}
 8011262:	b088      	sub	sp, #32
 8011264:	af00      	add	r7, sp, #0
 8011266:	60f8      	str	r0, [r7, #12]
 8011268:	60b9      	str	r1, [r7, #8]
 801126a:	607a      	str	r2, [r7, #4]
    MacCommand_t* curElement = NvmCtx.MacCommandList.First;
 801126c:	4b25      	ldr	r3, [pc, #148]	; (8011304 <LoRaMacCommandsSerializeCmds+0xa4>)
 801126e:	681b      	ldr	r3, [r3, #0]
 8011270:	61fb      	str	r3, [r7, #28]
    MacCommand_t* nextElement;
    uint8_t itr = 0;
 8011272:	2300      	movs	r3, #0
 8011274:	76fb      	strb	r3, [r7, #27]

    if( ( buffer == NULL ) || ( effectiveSize == NULL ) )
 8011276:	687b      	ldr	r3, [r7, #4]
 8011278:	2b00      	cmp	r3, #0
 801127a:	d002      	beq.n	8011282 <LoRaMacCommandsSerializeCmds+0x22>
 801127c:	68bb      	ldr	r3, [r7, #8]
 801127e:	2b00      	cmp	r3, #0
 8011280:	d126      	bne.n	80112d0 <LoRaMacCommandsSerializeCmds+0x70>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8011282:	2301      	movs	r3, #1
 8011284:	e039      	b.n	80112fa <LoRaMacCommandsSerializeCmds+0x9a>

    // Loop through all elements which fits into the buffer
    while( curElement != NULL )
    {
        // If the next MAC command still fits into the buffer, add it.
        if( ( availableSize - itr ) >= ( CID_FIELD_SIZE + curElement->PayloadSize ) )
 8011286:	7efb      	ldrb	r3, [r7, #27]
 8011288:	68fa      	ldr	r2, [r7, #12]
 801128a:	1ad2      	subs	r2, r2, r3
 801128c:	69fb      	ldr	r3, [r7, #28]
 801128e:	689b      	ldr	r3, [r3, #8]
 8011290:	3301      	adds	r3, #1
 8011292:	429a      	cmp	r2, r3
 8011294:	d320      	bcc.n	80112d8 <LoRaMacCommandsSerializeCmds+0x78>
        {
            buffer[itr++] = curElement->CID;
 8011296:	7efb      	ldrb	r3, [r7, #27]
 8011298:	1c5a      	adds	r2, r3, #1
 801129a:	76fa      	strb	r2, [r7, #27]
 801129c:	461a      	mov	r2, r3
 801129e:	687b      	ldr	r3, [r7, #4]
 80112a0:	4413      	add	r3, r2
 80112a2:	69fa      	ldr	r2, [r7, #28]
 80112a4:	7912      	ldrb	r2, [r2, #4]
 80112a6:	701a      	strb	r2, [r3, #0]
            memcpy1( &buffer[itr], curElement->Payload, curElement->PayloadSize );
 80112a8:	7efb      	ldrb	r3, [r7, #27]
 80112aa:	687a      	ldr	r2, [r7, #4]
 80112ac:	18d0      	adds	r0, r2, r3
 80112ae:	69fb      	ldr	r3, [r7, #28]
 80112b0:	1d59      	adds	r1, r3, #5
 80112b2:	69fb      	ldr	r3, [r7, #28]
 80112b4:	689b      	ldr	r3, [r3, #8]
 80112b6:	b29b      	uxth	r3, r3
 80112b8:	461a      	mov	r2, r3
 80112ba:	f005 f9e0 	bl	801667e <memcpy1>
            itr += curElement->PayloadSize;
 80112be:	69fb      	ldr	r3, [r7, #28]
 80112c0:	689b      	ldr	r3, [r3, #8]
 80112c2:	b2da      	uxtb	r2, r3
 80112c4:	7efb      	ldrb	r3, [r7, #27]
 80112c6:	4413      	add	r3, r2
 80112c8:	76fb      	strb	r3, [r7, #27]
        }
        else
        {
            break;
        }
        curElement = curElement->Next;
 80112ca:	69fb      	ldr	r3, [r7, #28]
 80112cc:	681b      	ldr	r3, [r3, #0]
 80112ce:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 80112d0:	69fb      	ldr	r3, [r7, #28]
 80112d2:	2b00      	cmp	r3, #0
 80112d4:	d1d7      	bne.n	8011286 <LoRaMacCommandsSerializeCmds+0x26>
 80112d6:	e009      	b.n	80112ec <LoRaMacCommandsSerializeCmds+0x8c>
            break;
 80112d8:	bf00      	nop
    }

    // Remove all commands which do not fit into the buffer
    while( curElement != NULL )
 80112da:	e007      	b.n	80112ec <LoRaMacCommandsSerializeCmds+0x8c>
    {
        // Store the next element before removing the current one
        nextElement = curElement->Next;
 80112dc:	69fb      	ldr	r3, [r7, #28]
 80112de:	681b      	ldr	r3, [r3, #0]
 80112e0:	617b      	str	r3, [r7, #20]
        LoRaMacCommandsRemoveCmd( curElement );
 80112e2:	69f8      	ldr	r0, [r7, #28]
 80112e4:	f7ff ff28 	bl	8011138 <LoRaMacCommandsRemoveCmd>
        curElement = nextElement;
 80112e8:	697b      	ldr	r3, [r7, #20]
 80112ea:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 80112ec:	69fb      	ldr	r3, [r7, #28]
 80112ee:	2b00      	cmp	r3, #0
 80112f0:	d1f4      	bne.n	80112dc <LoRaMacCommandsSerializeCmds+0x7c>
    }

    // Fetch the effective size of the mac commands
    LoRaMacCommandsGetSizeSerializedCmds( effectiveSize );
 80112f2:	68b8      	ldr	r0, [r7, #8]
 80112f4:	f7ff ff9e 	bl	8011234 <LoRaMacCommandsGetSizeSerializedCmds>

    return LORAMAC_COMMANDS_SUCCESS;
 80112f8:	2300      	movs	r3, #0
}
 80112fa:	4618      	mov	r0, r3
 80112fc:	3720      	adds	r7, #32
 80112fe:	46bd      	mov	sp, r7
 8011300:	bd80      	pop	{r7, pc}
 8011302:	bf00      	nop
 8011304:	20000b24 	.word	0x20000b24

08011308 <LoRaMacCommandsStickyCmdsPending>:

LoRaMacCommandStatus_t LoRaMacCommandsStickyCmdsPending( bool* cmdsPending )
{
 8011308:	b480      	push	{r7}
 801130a:	b085      	sub	sp, #20
 801130c:	af00      	add	r7, sp, #0
 801130e:	6078      	str	r0, [r7, #4]
    if( cmdsPending == NULL )
 8011310:	687b      	ldr	r3, [r7, #4]
 8011312:	2b00      	cmp	r3, #0
 8011314:	d101      	bne.n	801131a <LoRaMacCommandsStickyCmdsPending+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8011316:	2301      	movs	r3, #1
 8011318:	e016      	b.n	8011348 <LoRaMacCommandsStickyCmdsPending+0x40>
    }
    MacCommand_t* curElement;
    curElement = NvmCtx.MacCommandList.First;
 801131a:	4b0e      	ldr	r3, [pc, #56]	; (8011354 <LoRaMacCommandsStickyCmdsPending+0x4c>)
 801131c:	681b      	ldr	r3, [r3, #0]
 801131e:	60fb      	str	r3, [r7, #12]

    *cmdsPending = false;
 8011320:	687b      	ldr	r3, [r7, #4]
 8011322:	2200      	movs	r2, #0
 8011324:	701a      	strb	r2, [r3, #0]

    // Loop through all elements
    while( curElement != NULL )
 8011326:	e00b      	b.n	8011340 <LoRaMacCommandsStickyCmdsPending+0x38>
    {
        if( curElement->IsSticky == true )
 8011328:	68fb      	ldr	r3, [r7, #12]
 801132a:	7b1b      	ldrb	r3, [r3, #12]
 801132c:	2b00      	cmp	r3, #0
 801132e:	d004      	beq.n	801133a <LoRaMacCommandsStickyCmdsPending+0x32>
        {
            // Found one sticky MAC command
            *cmdsPending = true;
 8011330:	687b      	ldr	r3, [r7, #4]
 8011332:	2201      	movs	r2, #1
 8011334:	701a      	strb	r2, [r3, #0]
            return LORAMAC_COMMANDS_SUCCESS;
 8011336:	2300      	movs	r3, #0
 8011338:	e006      	b.n	8011348 <LoRaMacCommandsStickyCmdsPending+0x40>
        }
        curElement = curElement->Next;
 801133a:	68fb      	ldr	r3, [r7, #12]
 801133c:	681b      	ldr	r3, [r3, #0]
 801133e:	60fb      	str	r3, [r7, #12]
    while( curElement != NULL )
 8011340:	68fb      	ldr	r3, [r7, #12]
 8011342:	2b00      	cmp	r3, #0
 8011344:	d1f0      	bne.n	8011328 <LoRaMacCommandsStickyCmdsPending+0x20>
    }

    return LORAMAC_COMMANDS_SUCCESS;
 8011346:	2300      	movs	r3, #0
}
 8011348:	4618      	mov	r0, r3
 801134a:	3714      	adds	r7, #20
 801134c:	46bd      	mov	sp, r7
 801134e:	bc80      	pop	{r7}
 8011350:	4770      	bx	lr
 8011352:	bf00      	nop
 8011354:	20000b24 	.word	0x20000b24

08011358 <LoRaMacCommandsGetCmdSize>:

uint8_t LoRaMacCommandsGetCmdSize( uint8_t cid )
{
 8011358:	b480      	push	{r7}
 801135a:	b085      	sub	sp, #20
 801135c:	af00      	add	r7, sp, #0
 801135e:	4603      	mov	r3, r0
 8011360:	71fb      	strb	r3, [r7, #7]
    uint8_t cidSize = 0;
 8011362:	2300      	movs	r3, #0
 8011364:	73fb      	strb	r3, [r7, #15]

    // Decode Frame MAC commands
    switch( cid )
 8011366:	79fb      	ldrb	r3, [r7, #7]
 8011368:	3b02      	subs	r3, #2
 801136a:	2b11      	cmp	r3, #17
 801136c:	d850      	bhi.n	8011410 <LoRaMacCommandsGetCmdSize+0xb8>
 801136e:	a201      	add	r2, pc, #4	; (adr r2, 8011374 <LoRaMacCommandsGetCmdSize+0x1c>)
 8011370:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011374:	080113bd 	.word	0x080113bd
 8011378:	080113c3 	.word	0x080113c3
 801137c:	080113c9 	.word	0x080113c9
 8011380:	080113cf 	.word	0x080113cf
 8011384:	080113d5 	.word	0x080113d5
 8011388:	080113db 	.word	0x080113db
 801138c:	080113e1 	.word	0x080113e1
 8011390:	080113e7 	.word	0x080113e7
 8011394:	080113ed 	.word	0x080113ed
 8011398:	08011411 	.word	0x08011411
 801139c:	08011411 	.word	0x08011411
 80113a0:	080113f3 	.word	0x080113f3
 80113a4:	08011411 	.word	0x08011411
 80113a8:	08011411 	.word	0x08011411
 80113ac:	080113f9 	.word	0x080113f9
 80113b0:	080113ff 	.word	0x080113ff
 80113b4:	08011405 	.word	0x08011405
 80113b8:	0801140b 	.word	0x0801140b
    {
        case SRV_MAC_LINK_CHECK_ANS:
        {
            // cid + Margin + GwCnt
            cidSize = 3;
 80113bc:	2303      	movs	r3, #3
 80113be:	73fb      	strb	r3, [r7, #15]
            break;
 80113c0:	e027      	b.n	8011412 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_LINK_ADR_REQ:
        {
            // cid + DataRate_TXPower + ChMask (2) + Redundancy
            cidSize = 5;
 80113c2:	2305      	movs	r3, #5
 80113c4:	73fb      	strb	r3, [r7, #15]
            break;
 80113c6:	e024      	b.n	8011412 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DUTY_CYCLE_REQ:
        {
            // cid + DutyCyclePL
            cidSize = 2;
 80113c8:	2302      	movs	r3, #2
 80113ca:	73fb      	strb	r3, [r7, #15]
            break;
 80113cc:	e021      	b.n	8011412 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_PARAM_SETUP_REQ:
        {
            // cid + DLsettings + Frequency (3)
            cidSize = 5;
 80113ce:	2305      	movs	r3, #5
 80113d0:	73fb      	strb	r3, [r7, #15]
            break;
 80113d2:	e01e      	b.n	8011412 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DEV_STATUS_REQ:
        {
            // cid
            cidSize = 1;
 80113d4:	2301      	movs	r3, #1
 80113d6:	73fb      	strb	r3, [r7, #15]
            break;
 80113d8:	e01b      	b.n	8011412 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_NEW_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3) + DrRange
            cidSize = 6;
 80113da:	2306      	movs	r3, #6
 80113dc:	73fb      	strb	r3, [r7, #15]
            break;
 80113de:	e018      	b.n	8011412 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_TIMING_SETUP_REQ:
        {
            // cid + Settings
            cidSize = 2;
 80113e0:	2302      	movs	r3, #2
 80113e2:	73fb      	strb	r3, [r7, #15]
            break;
 80113e4:	e015      	b.n	8011412 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_TX_PARAM_SETUP_REQ:
        {
            // cid + EIRP_DwellTime
            cidSize = 2;
 80113e6:	2302      	movs	r3, #2
 80113e8:	73fb      	strb	r3, [r7, #15]
            break;
 80113ea:	e012      	b.n	8011412 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DL_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3)
            cidSize = 5;
 80113ec:	2305      	movs	r3, #5
 80113ee:	73fb      	strb	r3, [r7, #15]
            break;
 80113f0:	e00f      	b.n	8011412 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DEVICE_TIME_ANS:
        {
            // cid + Seconds (4) + Fractional seconds (1)
            cidSize = 6;
 80113f2:	2306      	movs	r3, #6
 80113f4:	73fb      	strb	r3, [r7, #15]
            break;
 80113f6:	e00c      	b.n	8011412 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_INFO_ANS:
        {
            // cid
            cidSize = 1;
 80113f8:	2301      	movs	r3, #1
 80113fa:	73fb      	strb	r3, [r7, #15]
            break;
 80113fc:	e009      	b.n	8011412 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_CHANNEL_REQ:
        {
            // cid + Frequency (3) + DR
            cidSize = 5;
 80113fe:	2305      	movs	r3, #5
 8011400:	73fb      	strb	r3, [r7, #15]
            break;
 8011402:	e006      	b.n	8011412 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_TIMING_ANS:
        {
            // cid + TimingDelay (2) + Channel
            cidSize = 4;
 8011404:	2304      	movs	r3, #4
 8011406:	73fb      	strb	r3, [r7, #15]
            break;
 8011408:	e003      	b.n	8011412 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_FREQ_REQ:
        {
            // cid + Frequency (3)
            cidSize = 4;
 801140a:	2304      	movs	r3, #4
 801140c:	73fb      	strb	r3, [r7, #15]
            break;
 801140e:	e000      	b.n	8011412 <LoRaMacCommandsGetCmdSize+0xba>
        }
        default:
        {
            // Unknown command. ABORT MAC commands processing
            break;
 8011410:	bf00      	nop
        }
    }
    return cidSize;
 8011412:	7bfb      	ldrb	r3, [r7, #15]
}
 8011414:	4618      	mov	r0, r3
 8011416:	3714      	adds	r7, #20
 8011418:	46bd      	mov	sp, r7
 801141a:	bc80      	pop	{r7}
 801141c:	4770      	bx	lr
 801141e:	bf00      	nop

08011420 <IncreaseBufferPointer>:
 * Module context.
 */
static LoRaMacConfirmQueueCtx_t ConfirmQueueCtx;

static MlmeConfirmQueue_t* IncreaseBufferPointer( MlmeConfirmQueue_t* bufferPointer )
{
 8011420:	b480      	push	{r7}
 8011422:	b083      	sub	sp, #12
 8011424:	af00      	add	r7, sp, #0
 8011426:	6078      	str	r0, [r7, #4]
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 8011428:	4b09      	ldr	r3, [pc, #36]	; (8011450 <IncreaseBufferPointer+0x30>)
 801142a:	691b      	ldr	r3, [r3, #16]
 801142c:	3310      	adds	r3, #16
 801142e:	687a      	ldr	r2, [r7, #4]
 8011430:	429a      	cmp	r2, r3
 8011432:	d103      	bne.n	801143c <IncreaseBufferPointer+0x1c>
    {
        // Reset to the first element
        bufferPointer = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
 8011434:	4b06      	ldr	r3, [pc, #24]	; (8011450 <IncreaseBufferPointer+0x30>)
 8011436:	691b      	ldr	r3, [r3, #16]
 8011438:	607b      	str	r3, [r7, #4]
 801143a:	e002      	b.n	8011442 <IncreaseBufferPointer+0x22>
    }
    else
    {
        // Increase
        bufferPointer++;
 801143c:	687b      	ldr	r3, [r7, #4]
 801143e:	3304      	adds	r3, #4
 8011440:	607b      	str	r3, [r7, #4]
    }
    return bufferPointer;
 8011442:	687b      	ldr	r3, [r7, #4]
}
 8011444:	4618      	mov	r0, r3
 8011446:	370c      	adds	r7, #12
 8011448:	46bd      	mov	sp, r7
 801144a:	bc80      	pop	{r7}
 801144c:	4770      	bx	lr
 801144e:	bf00      	nop
 8011450:	20000c38 	.word	0x20000c38

08011454 <IsListEmpty>:
    }
    return bufferPointer;
}

static bool IsListEmpty( uint8_t count )
{
 8011454:	b480      	push	{r7}
 8011456:	b083      	sub	sp, #12
 8011458:	af00      	add	r7, sp, #0
 801145a:	4603      	mov	r3, r0
 801145c:	71fb      	strb	r3, [r7, #7]
    if( count == 0 )
 801145e:	79fb      	ldrb	r3, [r7, #7]
 8011460:	2b00      	cmp	r3, #0
 8011462:	d101      	bne.n	8011468 <IsListEmpty+0x14>
    {
        return true;
 8011464:	2301      	movs	r3, #1
 8011466:	e000      	b.n	801146a <IsListEmpty+0x16>
    }
    return false;
 8011468:	2300      	movs	r3, #0
}
 801146a:	4618      	mov	r0, r3
 801146c:	370c      	adds	r7, #12
 801146e:	46bd      	mov	sp, r7
 8011470:	bc80      	pop	{r7}
 8011472:	4770      	bx	lr

08011474 <IsListFull>:

static bool IsListFull( uint8_t count )
{
 8011474:	b480      	push	{r7}
 8011476:	b083      	sub	sp, #12
 8011478:	af00      	add	r7, sp, #0
 801147a:	4603      	mov	r3, r0
 801147c:	71fb      	strb	r3, [r7, #7]
    if( count >= LORA_MAC_MLME_CONFIRM_QUEUE_LEN )
 801147e:	79fb      	ldrb	r3, [r7, #7]
 8011480:	2b04      	cmp	r3, #4
 8011482:	d901      	bls.n	8011488 <IsListFull+0x14>
    {
        return true;
 8011484:	2301      	movs	r3, #1
 8011486:	e000      	b.n	801148a <IsListFull+0x16>
    }
    return false;
 8011488:	2300      	movs	r3, #0
}
 801148a:	4618      	mov	r0, r3
 801148c:	370c      	adds	r7, #12
 801148e:	46bd      	mov	sp, r7
 8011490:	bc80      	pop	{r7}
 8011492:	4770      	bx	lr

08011494 <GetElement>:

static MlmeConfirmQueue_t* GetElement( Mlme_t request, MlmeConfirmQueue_t* bufferStart, MlmeConfirmQueue_t* bufferEnd )
{
 8011494:	b580      	push	{r7, lr}
 8011496:	b086      	sub	sp, #24
 8011498:	af00      	add	r7, sp, #0
 801149a:	4603      	mov	r3, r0
 801149c:	60b9      	str	r1, [r7, #8]
 801149e:	607a      	str	r2, [r7, #4]
 80114a0:	73fb      	strb	r3, [r7, #15]
    MlmeConfirmQueue_t* element = bufferStart;
 80114a2:	68bb      	ldr	r3, [r7, #8]
 80114a4:	617b      	str	r3, [r7, #20]

    if( IsListEmpty( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == true )
 80114a6:	4b13      	ldr	r3, [pc, #76]	; (80114f4 <GetElement+0x60>)
 80114a8:	691b      	ldr	r3, [r3, #16]
 80114aa:	7d1b      	ldrb	r3, [r3, #20]
 80114ac:	4618      	mov	r0, r3
 80114ae:	f7ff ffd1 	bl	8011454 <IsListEmpty>
 80114b2:	4603      	mov	r3, r0
 80114b4:	2b00      	cmp	r3, #0
 80114b6:	d001      	beq.n	80114bc <GetElement+0x28>
    {
        return NULL;
 80114b8:	2300      	movs	r3, #0
 80114ba:	e017      	b.n	80114ec <GetElement+0x58>
    }

    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt; elementCnt++ )
 80114bc:	2300      	movs	r3, #0
 80114be:	74fb      	strb	r3, [r7, #19]
 80114c0:	e00d      	b.n	80114de <GetElement+0x4a>
    {
        if( element->Request == request )
 80114c2:	697b      	ldr	r3, [r7, #20]
 80114c4:	781b      	ldrb	r3, [r3, #0]
 80114c6:	7bfa      	ldrb	r2, [r7, #15]
 80114c8:	429a      	cmp	r2, r3
 80114ca:	d101      	bne.n	80114d0 <GetElement+0x3c>
        {
            // We have found the element
            return element;
 80114cc:	697b      	ldr	r3, [r7, #20]
 80114ce:	e00d      	b.n	80114ec <GetElement+0x58>
        }
        element = IncreaseBufferPointer( element );
 80114d0:	6978      	ldr	r0, [r7, #20]
 80114d2:	f7ff ffa5 	bl	8011420 <IncreaseBufferPointer>
 80114d6:	6178      	str	r0, [r7, #20]
    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt; elementCnt++ )
 80114d8:	7cfb      	ldrb	r3, [r7, #19]
 80114da:	3301      	adds	r3, #1
 80114dc:	74fb      	strb	r3, [r7, #19]
 80114de:	4b05      	ldr	r3, [pc, #20]	; (80114f4 <GetElement+0x60>)
 80114e0:	691b      	ldr	r3, [r3, #16]
 80114e2:	7d1b      	ldrb	r3, [r3, #20]
 80114e4:	7cfa      	ldrb	r2, [r7, #19]
 80114e6:	429a      	cmp	r2, r3
 80114e8:	d3eb      	bcc.n	80114c2 <GetElement+0x2e>
    }

    return NULL;
 80114ea:	2300      	movs	r3, #0
}
 80114ec:	4618      	mov	r0, r3
 80114ee:	3718      	adds	r7, #24
 80114f0:	46bd      	mov	sp, r7
 80114f2:	bd80      	pop	{r7, pc}
 80114f4:	20000c38 	.word	0x20000c38

080114f8 <LoRaMacConfirmQueueInit>:

void LoRaMacConfirmQueueInit( LoRaMacPrimitives_t* primitives, LoRaMacConfirmQueueNvmEvent confirmQueueNvmCtxChanged )
{
 80114f8:	b580      	push	{r7, lr}
 80114fa:	b082      	sub	sp, #8
 80114fc:	af00      	add	r7, sp, #0
 80114fe:	6078      	str	r0, [r7, #4]
 8011500:	6039      	str	r1, [r7, #0]
    ConfirmQueueCtx.Primitives = primitives;
 8011502:	4a13      	ldr	r2, [pc, #76]	; (8011550 <LoRaMacConfirmQueueInit+0x58>)
 8011504:	687b      	ldr	r3, [r7, #4]
 8011506:	6013      	str	r3, [r2, #0]

    // Assign nvm context
    ConfirmQueueCtx.ConfirmQueueNvmCtx = &ConfirmQueueNvmCtx;
 8011508:	4b11      	ldr	r3, [pc, #68]	; (8011550 <LoRaMacConfirmQueueInit+0x58>)
 801150a:	4a12      	ldr	r2, [pc, #72]	; (8011554 <LoRaMacConfirmQueueInit+0x5c>)
 801150c:	611a      	str	r2, [r3, #16]

    // Init counter
    ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt = 0;
 801150e:	4b10      	ldr	r3, [pc, #64]	; (8011550 <LoRaMacConfirmQueueInit+0x58>)
 8011510:	691b      	ldr	r3, [r3, #16]
 8011512:	2200      	movs	r2, #0
 8011514:	751a      	strb	r2, [r3, #20]

    // Init buffer
    ConfirmQueueCtx.BufferStart = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
 8011516:	4b0e      	ldr	r3, [pc, #56]	; (8011550 <LoRaMacConfirmQueueInit+0x58>)
 8011518:	691b      	ldr	r3, [r3, #16]
 801151a:	461a      	mov	r2, r3
 801151c:	4b0c      	ldr	r3, [pc, #48]	; (8011550 <LoRaMacConfirmQueueInit+0x58>)
 801151e:	605a      	str	r2, [r3, #4]
    ConfirmQueueCtx.BufferEnd = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
 8011520:	4b0b      	ldr	r3, [pc, #44]	; (8011550 <LoRaMacConfirmQueueInit+0x58>)
 8011522:	691b      	ldr	r3, [r3, #16]
 8011524:	461a      	mov	r2, r3
 8011526:	4b0a      	ldr	r3, [pc, #40]	; (8011550 <LoRaMacConfirmQueueInit+0x58>)
 8011528:	609a      	str	r2, [r3, #8]

    memset1( ( uint8_t* )ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue, 0xFF, sizeof( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue ) );
 801152a:	4b09      	ldr	r3, [pc, #36]	; (8011550 <LoRaMacConfirmQueueInit+0x58>)
 801152c:	691b      	ldr	r3, [r3, #16]
 801152e:	2214      	movs	r2, #20
 8011530:	21ff      	movs	r1, #255	; 0xff
 8011532:	4618      	mov	r0, r3
 8011534:	f005 f8dc 	bl	80166f0 <memset1>

    // Common status
    ConfirmQueueCtx.ConfirmQueueNvmCtx->CommonStatus = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8011538:	4b05      	ldr	r3, [pc, #20]	; (8011550 <LoRaMacConfirmQueueInit+0x58>)
 801153a:	691b      	ldr	r3, [r3, #16]
 801153c:	2201      	movs	r2, #1
 801153e:	755a      	strb	r2, [r3, #21]

    // Assign callback
    ConfirmQueueCtx.LoRaMacConfirmQueueNvmEvent = confirmQueueNvmCtxChanged;
 8011540:	4a03      	ldr	r2, [pc, #12]	; (8011550 <LoRaMacConfirmQueueInit+0x58>)
 8011542:	683b      	ldr	r3, [r7, #0]
 8011544:	60d3      	str	r3, [r2, #12]
}
 8011546:	bf00      	nop
 8011548:	3708      	adds	r7, #8
 801154a:	46bd      	mov	sp, r7
 801154c:	bd80      	pop	{r7, pc}
 801154e:	bf00      	nop
 8011550:	20000c38 	.word	0x20000c38
 8011554:	20000c20 	.word	0x20000c20

08011558 <LoRaMacConfirmQueueRestoreNvmCtx>:

bool LoRaMacConfirmQueueRestoreNvmCtx( void* confirmQueueNvmCtx )
{
 8011558:	b580      	push	{r7, lr}
 801155a:	b082      	sub	sp, #8
 801155c:	af00      	add	r7, sp, #0
 801155e:	6078      	str	r0, [r7, #4]
    // Restore module context
    if( confirmQueueNvmCtx != NULL )
 8011560:	687b      	ldr	r3, [r7, #4]
 8011562:	2b00      	cmp	r3, #0
 8011564:	d006      	beq.n	8011574 <LoRaMacConfirmQueueRestoreNvmCtx+0x1c>
    {
        memcpy1( ( uint8_t* )&ConfirmQueueNvmCtx, ( uint8_t* ) confirmQueueNvmCtx, sizeof( ConfirmQueueNvmCtx ) );
 8011566:	2216      	movs	r2, #22
 8011568:	6879      	ldr	r1, [r7, #4]
 801156a:	4805      	ldr	r0, [pc, #20]	; (8011580 <LoRaMacConfirmQueueRestoreNvmCtx+0x28>)
 801156c:	f005 f887 	bl	801667e <memcpy1>
        return true;
 8011570:	2301      	movs	r3, #1
 8011572:	e000      	b.n	8011576 <LoRaMacConfirmQueueRestoreNvmCtx+0x1e>
    }
    else
    {
        return false;
 8011574:	2300      	movs	r3, #0
    }
}
 8011576:	4618      	mov	r0, r3
 8011578:	3708      	adds	r7, #8
 801157a:	46bd      	mov	sp, r7
 801157c:	bd80      	pop	{r7, pc}
 801157e:	bf00      	nop
 8011580:	20000c20 	.word	0x20000c20

08011584 <LoRaMacConfirmQueueGetNvmCtx>:

void* LoRaMacConfirmQueueGetNvmCtx( size_t* confirmQueueNvmCtxSize )
{
 8011584:	b480      	push	{r7}
 8011586:	b083      	sub	sp, #12
 8011588:	af00      	add	r7, sp, #0
 801158a:	6078      	str	r0, [r7, #4]
    *confirmQueueNvmCtxSize = sizeof( ConfirmQueueNvmCtx );
 801158c:	687b      	ldr	r3, [r7, #4]
 801158e:	2216      	movs	r2, #22
 8011590:	601a      	str	r2, [r3, #0]
    return &ConfirmQueueNvmCtx;
 8011592:	4b03      	ldr	r3, [pc, #12]	; (80115a0 <LoRaMacConfirmQueueGetNvmCtx+0x1c>)
}
 8011594:	4618      	mov	r0, r3
 8011596:	370c      	adds	r7, #12
 8011598:	46bd      	mov	sp, r7
 801159a:	bc80      	pop	{r7}
 801159c:	4770      	bx	lr
 801159e:	bf00      	nop
 80115a0:	20000c20 	.word	0x20000c20

080115a4 <LoRaMacConfirmQueueAdd>:

bool LoRaMacConfirmQueueAdd( MlmeConfirmQueue_t* mlmeConfirm )
{
 80115a4:	b580      	push	{r7, lr}
 80115a6:	b082      	sub	sp, #8
 80115a8:	af00      	add	r7, sp, #0
 80115aa:	6078      	str	r0, [r7, #4]
    if( IsListFull( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == true )
 80115ac:	4b18      	ldr	r3, [pc, #96]	; (8011610 <LoRaMacConfirmQueueAdd+0x6c>)
 80115ae:	691b      	ldr	r3, [r3, #16]
 80115b0:	7d1b      	ldrb	r3, [r3, #20]
 80115b2:	4618      	mov	r0, r3
 80115b4:	f7ff ff5e 	bl	8011474 <IsListFull>
 80115b8:	4603      	mov	r3, r0
 80115ba:	2b00      	cmp	r3, #0
 80115bc:	d001      	beq.n	80115c2 <LoRaMacConfirmQueueAdd+0x1e>
    {
        // Protect the buffer against overwrites
        return false;
 80115be:	2300      	movs	r3, #0
 80115c0:	e021      	b.n	8011606 <LoRaMacConfirmQueueAdd+0x62>
    }

    // Add the element to the ring buffer
    ConfirmQueueCtx.BufferEnd->Request = mlmeConfirm->Request;
 80115c2:	4b13      	ldr	r3, [pc, #76]	; (8011610 <LoRaMacConfirmQueueAdd+0x6c>)
 80115c4:	689b      	ldr	r3, [r3, #8]
 80115c6:	687a      	ldr	r2, [r7, #4]
 80115c8:	7812      	ldrb	r2, [r2, #0]
 80115ca:	701a      	strb	r2, [r3, #0]
    ConfirmQueueCtx.BufferEnd->Status = mlmeConfirm->Status;
 80115cc:	4b10      	ldr	r3, [pc, #64]	; (8011610 <LoRaMacConfirmQueueAdd+0x6c>)
 80115ce:	689b      	ldr	r3, [r3, #8]
 80115d0:	687a      	ldr	r2, [r7, #4]
 80115d2:	7852      	ldrb	r2, [r2, #1]
 80115d4:	705a      	strb	r2, [r3, #1]
    ConfirmQueueCtx.BufferEnd->RestrictCommonReadyToHandle = mlmeConfirm->RestrictCommonReadyToHandle;
 80115d6:	4b0e      	ldr	r3, [pc, #56]	; (8011610 <LoRaMacConfirmQueueAdd+0x6c>)
 80115d8:	689b      	ldr	r3, [r3, #8]
 80115da:	687a      	ldr	r2, [r7, #4]
 80115dc:	78d2      	ldrb	r2, [r2, #3]
 80115de:	70da      	strb	r2, [r3, #3]
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = false;
 80115e0:	4b0b      	ldr	r3, [pc, #44]	; (8011610 <LoRaMacConfirmQueueAdd+0x6c>)
 80115e2:	689b      	ldr	r3, [r3, #8]
 80115e4:	2200      	movs	r2, #0
 80115e6:	709a      	strb	r2, [r3, #2]
    // Increase counter
    ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt++;
 80115e8:	4b09      	ldr	r3, [pc, #36]	; (8011610 <LoRaMacConfirmQueueAdd+0x6c>)
 80115ea:	691b      	ldr	r3, [r3, #16]
 80115ec:	7d1a      	ldrb	r2, [r3, #20]
 80115ee:	3201      	adds	r2, #1
 80115f0:	b2d2      	uxtb	r2, r2
 80115f2:	751a      	strb	r2, [r3, #20]
    // Update end pointer
    ConfirmQueueCtx.BufferEnd = IncreaseBufferPointer( ConfirmQueueCtx.BufferEnd );
 80115f4:	4b06      	ldr	r3, [pc, #24]	; (8011610 <LoRaMacConfirmQueueAdd+0x6c>)
 80115f6:	689b      	ldr	r3, [r3, #8]
 80115f8:	4618      	mov	r0, r3
 80115fa:	f7ff ff11 	bl	8011420 <IncreaseBufferPointer>
 80115fe:	4602      	mov	r2, r0
 8011600:	4b03      	ldr	r3, [pc, #12]	; (8011610 <LoRaMacConfirmQueueAdd+0x6c>)
 8011602:	609a      	str	r2, [r3, #8]

    return true;
 8011604:	2301      	movs	r3, #1
}
 8011606:	4618      	mov	r0, r3
 8011608:	3708      	adds	r7, #8
 801160a:	46bd      	mov	sp, r7
 801160c:	bd80      	pop	{r7, pc}
 801160e:	bf00      	nop
 8011610:	20000c38 	.word	0x20000c38

08011614 <LoRaMacConfirmQueueRemoveFirst>:

    return true;
}

bool LoRaMacConfirmQueueRemoveFirst( void )
{
 8011614:	b580      	push	{r7, lr}
 8011616:	af00      	add	r7, sp, #0
    if( IsListEmpty( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == true )
 8011618:	4b0d      	ldr	r3, [pc, #52]	; (8011650 <LoRaMacConfirmQueueRemoveFirst+0x3c>)
 801161a:	691b      	ldr	r3, [r3, #16]
 801161c:	7d1b      	ldrb	r3, [r3, #20]
 801161e:	4618      	mov	r0, r3
 8011620:	f7ff ff18 	bl	8011454 <IsListEmpty>
 8011624:	4603      	mov	r3, r0
 8011626:	2b00      	cmp	r3, #0
 8011628:	d001      	beq.n	801162e <LoRaMacConfirmQueueRemoveFirst+0x1a>
    {
        return false;
 801162a:	2300      	movs	r3, #0
 801162c:	e00e      	b.n	801164c <LoRaMacConfirmQueueRemoveFirst+0x38>
    }

    // Increase counter
    ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt--;
 801162e:	4b08      	ldr	r3, [pc, #32]	; (8011650 <LoRaMacConfirmQueueRemoveFirst+0x3c>)
 8011630:	691b      	ldr	r3, [r3, #16]
 8011632:	7d1a      	ldrb	r2, [r3, #20]
 8011634:	3a01      	subs	r2, #1
 8011636:	b2d2      	uxtb	r2, r2
 8011638:	751a      	strb	r2, [r3, #20]
    // Update start pointer
    ConfirmQueueCtx.BufferStart = IncreaseBufferPointer( ConfirmQueueCtx.BufferStart );
 801163a:	4b05      	ldr	r3, [pc, #20]	; (8011650 <LoRaMacConfirmQueueRemoveFirst+0x3c>)
 801163c:	685b      	ldr	r3, [r3, #4]
 801163e:	4618      	mov	r0, r3
 8011640:	f7ff feee 	bl	8011420 <IncreaseBufferPointer>
 8011644:	4602      	mov	r2, r0
 8011646:	4b02      	ldr	r3, [pc, #8]	; (8011650 <LoRaMacConfirmQueueRemoveFirst+0x3c>)
 8011648:	605a      	str	r2, [r3, #4]

    return true;
 801164a:	2301      	movs	r3, #1
}
 801164c:	4618      	mov	r0, r3
 801164e:	bd80      	pop	{r7, pc}
 8011650:	20000c38 	.word	0x20000c38

08011654 <LoRaMacConfirmQueueSetStatus>:

void LoRaMacConfirmQueueSetStatus( LoRaMacEventInfoStatus_t status, Mlme_t request )
{
 8011654:	b580      	push	{r7, lr}
 8011656:	b084      	sub	sp, #16
 8011658:	af00      	add	r7, sp, #0
 801165a:	4603      	mov	r3, r0
 801165c:	460a      	mov	r2, r1
 801165e:	71fb      	strb	r3, [r7, #7]
 8011660:	4613      	mov	r3, r2
 8011662:	71bb      	strb	r3, [r7, #6]
    MlmeConfirmQueue_t* element = NULL;
 8011664:	2300      	movs	r3, #0
 8011666:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == false )
 8011668:	4b10      	ldr	r3, [pc, #64]	; (80116ac <LoRaMacConfirmQueueSetStatus+0x58>)
 801166a:	691b      	ldr	r3, [r3, #16]
 801166c:	7d1b      	ldrb	r3, [r3, #20]
 801166e:	4618      	mov	r0, r3
 8011670:	f7ff fef0 	bl	8011454 <IsListEmpty>
 8011674:	4603      	mov	r3, r0
 8011676:	f083 0301 	eor.w	r3, r3, #1
 801167a:	b2db      	uxtb	r3, r3
 801167c:	2b00      	cmp	r3, #0
 801167e:	d011      	beq.n	80116a4 <LoRaMacConfirmQueueSetStatus+0x50>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 8011680:	4b0a      	ldr	r3, [pc, #40]	; (80116ac <LoRaMacConfirmQueueSetStatus+0x58>)
 8011682:	6859      	ldr	r1, [r3, #4]
 8011684:	4b09      	ldr	r3, [pc, #36]	; (80116ac <LoRaMacConfirmQueueSetStatus+0x58>)
 8011686:	689a      	ldr	r2, [r3, #8]
 8011688:	79bb      	ldrb	r3, [r7, #6]
 801168a:	4618      	mov	r0, r3
 801168c:	f7ff ff02 	bl	8011494 <GetElement>
 8011690:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 8011692:	68fb      	ldr	r3, [r7, #12]
 8011694:	2b00      	cmp	r3, #0
 8011696:	d005      	beq.n	80116a4 <LoRaMacConfirmQueueSetStatus+0x50>
        {
            element->Status = status;
 8011698:	68fb      	ldr	r3, [r7, #12]
 801169a:	79fa      	ldrb	r2, [r7, #7]
 801169c:	705a      	strb	r2, [r3, #1]
            element->ReadyToHandle = true;
 801169e:	68fb      	ldr	r3, [r7, #12]
 80116a0:	2201      	movs	r2, #1
 80116a2:	709a      	strb	r2, [r3, #2]
        }
    }
}
 80116a4:	bf00      	nop
 80116a6:	3710      	adds	r7, #16
 80116a8:	46bd      	mov	sp, r7
 80116aa:	bd80      	pop	{r7, pc}
 80116ac:	20000c38 	.word	0x20000c38

080116b0 <LoRaMacConfirmQueueGetStatus>:

LoRaMacEventInfoStatus_t LoRaMacConfirmQueueGetStatus( Mlme_t request )
{
 80116b0:	b580      	push	{r7, lr}
 80116b2:	b084      	sub	sp, #16
 80116b4:	af00      	add	r7, sp, #0
 80116b6:	4603      	mov	r3, r0
 80116b8:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = NULL;
 80116ba:	2300      	movs	r3, #0
 80116bc:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == false )
 80116be:	4b10      	ldr	r3, [pc, #64]	; (8011700 <LoRaMacConfirmQueueGetStatus+0x50>)
 80116c0:	691b      	ldr	r3, [r3, #16]
 80116c2:	7d1b      	ldrb	r3, [r3, #20]
 80116c4:	4618      	mov	r0, r3
 80116c6:	f7ff fec5 	bl	8011454 <IsListEmpty>
 80116ca:	4603      	mov	r3, r0
 80116cc:	f083 0301 	eor.w	r3, r3, #1
 80116d0:	b2db      	uxtb	r3, r3
 80116d2:	2b00      	cmp	r3, #0
 80116d4:	d00e      	beq.n	80116f4 <LoRaMacConfirmQueueGetStatus+0x44>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 80116d6:	4b0a      	ldr	r3, [pc, #40]	; (8011700 <LoRaMacConfirmQueueGetStatus+0x50>)
 80116d8:	6859      	ldr	r1, [r3, #4]
 80116da:	4b09      	ldr	r3, [pc, #36]	; (8011700 <LoRaMacConfirmQueueGetStatus+0x50>)
 80116dc:	689a      	ldr	r2, [r3, #8]
 80116de:	79fb      	ldrb	r3, [r7, #7]
 80116e0:	4618      	mov	r0, r3
 80116e2:	f7ff fed7 	bl	8011494 <GetElement>
 80116e6:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 80116e8:	68fb      	ldr	r3, [r7, #12]
 80116ea:	2b00      	cmp	r3, #0
 80116ec:	d002      	beq.n	80116f4 <LoRaMacConfirmQueueGetStatus+0x44>
        {
            return element->Status;
 80116ee:	68fb      	ldr	r3, [r7, #12]
 80116f0:	785b      	ldrb	r3, [r3, #1]
 80116f2:	e000      	b.n	80116f6 <LoRaMacConfirmQueueGetStatus+0x46>
        }
    }
    return LORAMAC_EVENT_INFO_STATUS_ERROR;
 80116f4:	2301      	movs	r3, #1
}
 80116f6:	4618      	mov	r0, r3
 80116f8:	3710      	adds	r7, #16
 80116fa:	46bd      	mov	sp, r7
 80116fc:	bd80      	pop	{r7, pc}
 80116fe:	bf00      	nop
 8011700:	20000c38 	.word	0x20000c38

08011704 <LoRaMacConfirmQueueSetStatusCmn>:

void LoRaMacConfirmQueueSetStatusCmn( LoRaMacEventInfoStatus_t status )
{
 8011704:	b580      	push	{r7, lr}
 8011706:	b084      	sub	sp, #16
 8011708:	af00      	add	r7, sp, #0
 801170a:	4603      	mov	r3, r0
 801170c:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = ConfirmQueueCtx.BufferStart;
 801170e:	4b16      	ldr	r3, [pc, #88]	; (8011768 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8011710:	685b      	ldr	r3, [r3, #4]
 8011712:	60fb      	str	r3, [r7, #12]

    ConfirmQueueCtx.ConfirmQueueNvmCtx->CommonStatus = status;
 8011714:	4b14      	ldr	r3, [pc, #80]	; (8011768 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8011716:	691b      	ldr	r3, [r3, #16]
 8011718:	79fa      	ldrb	r2, [r7, #7]
 801171a:	755a      	strb	r2, [r3, #21]

    if( IsListEmpty( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == false )
 801171c:	4b12      	ldr	r3, [pc, #72]	; (8011768 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 801171e:	691b      	ldr	r3, [r3, #16]
 8011720:	7d1b      	ldrb	r3, [r3, #20]
 8011722:	4618      	mov	r0, r3
 8011724:	f7ff fe96 	bl	8011454 <IsListEmpty>
 8011728:	4603      	mov	r3, r0
 801172a:	f083 0301 	eor.w	r3, r3, #1
 801172e:	b2db      	uxtb	r3, r3
 8011730:	2b00      	cmp	r3, #0
 8011732:	d015      	beq.n	8011760 <LoRaMacConfirmQueueSetStatusCmn+0x5c>
    {
        do
        {
            element->Status = status;
 8011734:	68fb      	ldr	r3, [r7, #12]
 8011736:	79fa      	ldrb	r2, [r7, #7]
 8011738:	705a      	strb	r2, [r3, #1]
            // Set the status if it is allowed to set it with a call to
            // LoRaMacConfirmQueueSetStatusCmn.
            if( element->RestrictCommonReadyToHandle == false )
 801173a:	68fb      	ldr	r3, [r7, #12]
 801173c:	78db      	ldrb	r3, [r3, #3]
 801173e:	f083 0301 	eor.w	r3, r3, #1
 8011742:	b2db      	uxtb	r3, r3
 8011744:	2b00      	cmp	r3, #0
 8011746:	d002      	beq.n	801174e <LoRaMacConfirmQueueSetStatusCmn+0x4a>
            {
                element->ReadyToHandle = true;
 8011748:	68fb      	ldr	r3, [r7, #12]
 801174a:	2201      	movs	r2, #1
 801174c:	709a      	strb	r2, [r3, #2]
            }
            element = IncreaseBufferPointer( element );
 801174e:	68f8      	ldr	r0, [r7, #12]
 8011750:	f7ff fe66 	bl	8011420 <IncreaseBufferPointer>
 8011754:	60f8      	str	r0, [r7, #12]
        }while( element != ConfirmQueueCtx.BufferEnd );
 8011756:	4b04      	ldr	r3, [pc, #16]	; (8011768 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8011758:	689b      	ldr	r3, [r3, #8]
 801175a:	68fa      	ldr	r2, [r7, #12]
 801175c:	429a      	cmp	r2, r3
 801175e:	d1e9      	bne.n	8011734 <LoRaMacConfirmQueueSetStatusCmn+0x30>
    }
}
 8011760:	bf00      	nop
 8011762:	3710      	adds	r7, #16
 8011764:	46bd      	mov	sp, r7
 8011766:	bd80      	pop	{r7, pc}
 8011768:	20000c38 	.word	0x20000c38

0801176c <LoRaMacConfirmQueueIsCmdActive>:
{
    return ConfirmQueueCtx.ConfirmQueueNvmCtx->CommonStatus;
}

bool LoRaMacConfirmQueueIsCmdActive( Mlme_t request )
{
 801176c:	b580      	push	{r7, lr}
 801176e:	b082      	sub	sp, #8
 8011770:	af00      	add	r7, sp, #0
 8011772:	4603      	mov	r3, r0
 8011774:	71fb      	strb	r3, [r7, #7]
    if( GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd ) != NULL )
 8011776:	4b09      	ldr	r3, [pc, #36]	; (801179c <LoRaMacConfirmQueueIsCmdActive+0x30>)
 8011778:	6859      	ldr	r1, [r3, #4]
 801177a:	4b08      	ldr	r3, [pc, #32]	; (801179c <LoRaMacConfirmQueueIsCmdActive+0x30>)
 801177c:	689a      	ldr	r2, [r3, #8]
 801177e:	79fb      	ldrb	r3, [r7, #7]
 8011780:	4618      	mov	r0, r3
 8011782:	f7ff fe87 	bl	8011494 <GetElement>
 8011786:	4603      	mov	r3, r0
 8011788:	2b00      	cmp	r3, #0
 801178a:	d001      	beq.n	8011790 <LoRaMacConfirmQueueIsCmdActive+0x24>
    {
        return true;
 801178c:	2301      	movs	r3, #1
 801178e:	e000      	b.n	8011792 <LoRaMacConfirmQueueIsCmdActive+0x26>
    }
    return false;
 8011790:	2300      	movs	r3, #0
}
 8011792:	4618      	mov	r0, r3
 8011794:	3708      	adds	r7, #8
 8011796:	46bd      	mov	sp, r7
 8011798:	bd80      	pop	{r7, pc}
 801179a:	bf00      	nop
 801179c:	20000c38 	.word	0x20000c38

080117a0 <LoRaMacConfirmQueueHandleCb>:

void LoRaMacConfirmQueueHandleCb( MlmeConfirm_t* mlmeConfirm )
{
 80117a0:	b580      	push	{r7, lr}
 80117a2:	b084      	sub	sp, #16
 80117a4:	af00      	add	r7, sp, #0
 80117a6:	6078      	str	r0, [r7, #4]
    uint8_t nbElements = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt;
 80117a8:	4b21      	ldr	r3, [pc, #132]	; (8011830 <LoRaMacConfirmQueueHandleCb+0x90>)
 80117aa:	691b      	ldr	r3, [r3, #16]
 80117ac:	7d1b      	ldrb	r3, [r3, #20]
 80117ae:	73bb      	strb	r3, [r7, #14]
    bool readyToHandle = false;
 80117b0:	2300      	movs	r3, #0
 80117b2:	737b      	strb	r3, [r7, #13]
    MlmeConfirmQueue_t mlmeConfirmToStore;

    for( uint8_t i = 0; i < nbElements; i++ )
 80117b4:	2300      	movs	r3, #0
 80117b6:	73fb      	strb	r3, [r7, #15]
 80117b8:	e032      	b.n	8011820 <LoRaMacConfirmQueueHandleCb+0x80>
    {
        mlmeConfirm->MlmeRequest = ConfirmQueueCtx.BufferStart->Request;
 80117ba:	4b1d      	ldr	r3, [pc, #116]	; (8011830 <LoRaMacConfirmQueueHandleCb+0x90>)
 80117bc:	685b      	ldr	r3, [r3, #4]
 80117be:	781a      	ldrb	r2, [r3, #0]
 80117c0:	687b      	ldr	r3, [r7, #4]
 80117c2:	701a      	strb	r2, [r3, #0]
        mlmeConfirm->Status = ConfirmQueueCtx.BufferStart->Status;
 80117c4:	4b1a      	ldr	r3, [pc, #104]	; (8011830 <LoRaMacConfirmQueueHandleCb+0x90>)
 80117c6:	685b      	ldr	r3, [r3, #4]
 80117c8:	785a      	ldrb	r2, [r3, #1]
 80117ca:	687b      	ldr	r3, [r7, #4]
 80117cc:	705a      	strb	r2, [r3, #1]
        readyToHandle = ConfirmQueueCtx.BufferStart->ReadyToHandle;
 80117ce:	4b18      	ldr	r3, [pc, #96]	; (8011830 <LoRaMacConfirmQueueHandleCb+0x90>)
 80117d0:	685b      	ldr	r3, [r3, #4]
 80117d2:	789b      	ldrb	r3, [r3, #2]
 80117d4:	737b      	strb	r3, [r7, #13]

        if( readyToHandle == true )
 80117d6:	7b7b      	ldrb	r3, [r7, #13]
 80117d8:	2b00      	cmp	r3, #0
 80117da:	d005      	beq.n	80117e8 <LoRaMacConfirmQueueHandleCb+0x48>
        {
            ConfirmQueueCtx.Primitives->MacMlmeConfirm( mlmeConfirm );
 80117dc:	4b14      	ldr	r3, [pc, #80]	; (8011830 <LoRaMacConfirmQueueHandleCb+0x90>)
 80117de:	681b      	ldr	r3, [r3, #0]
 80117e0:	689b      	ldr	r3, [r3, #8]
 80117e2:	6878      	ldr	r0, [r7, #4]
 80117e4:	4798      	blx	r3
 80117e6:	e00b      	b.n	8011800 <LoRaMacConfirmQueueHandleCb+0x60>
        }
        else
        {
            // The request is not processed yet. Store the state.
            mlmeConfirmToStore.Request = ConfirmQueueCtx.BufferStart->Request;
 80117e8:	4b11      	ldr	r3, [pc, #68]	; (8011830 <LoRaMacConfirmQueueHandleCb+0x90>)
 80117ea:	685b      	ldr	r3, [r3, #4]
 80117ec:	781b      	ldrb	r3, [r3, #0]
 80117ee:	723b      	strb	r3, [r7, #8]
            mlmeConfirmToStore.Status = ConfirmQueueCtx.BufferStart->Status;
 80117f0:	4b0f      	ldr	r3, [pc, #60]	; (8011830 <LoRaMacConfirmQueueHandleCb+0x90>)
 80117f2:	685b      	ldr	r3, [r3, #4]
 80117f4:	785b      	ldrb	r3, [r3, #1]
 80117f6:	727b      	strb	r3, [r7, #9]
            mlmeConfirmToStore.RestrictCommonReadyToHandle = ConfirmQueueCtx.BufferStart->RestrictCommonReadyToHandle;
 80117f8:	4b0d      	ldr	r3, [pc, #52]	; (8011830 <LoRaMacConfirmQueueHandleCb+0x90>)
 80117fa:	685b      	ldr	r3, [r3, #4]
 80117fc:	78db      	ldrb	r3, [r3, #3]
 80117fe:	72fb      	strb	r3, [r7, #11]
        }

        // Increase the pointer afterwards to prevent overwrites
        LoRaMacConfirmQueueRemoveFirst( );
 8011800:	f7ff ff08 	bl	8011614 <LoRaMacConfirmQueueRemoveFirst>

        if( readyToHandle == false )
 8011804:	7b7b      	ldrb	r3, [r7, #13]
 8011806:	f083 0301 	eor.w	r3, r3, #1
 801180a:	b2db      	uxtb	r3, r3
 801180c:	2b00      	cmp	r3, #0
 801180e:	d004      	beq.n	801181a <LoRaMacConfirmQueueHandleCb+0x7a>
        {
            // Add a request which has not been finished again to the queue
            LoRaMacConfirmQueueAdd( &mlmeConfirmToStore );
 8011810:	f107 0308 	add.w	r3, r7, #8
 8011814:	4618      	mov	r0, r3
 8011816:	f7ff fec5 	bl	80115a4 <LoRaMacConfirmQueueAdd>
    for( uint8_t i = 0; i < nbElements; i++ )
 801181a:	7bfb      	ldrb	r3, [r7, #15]
 801181c:	3301      	adds	r3, #1
 801181e:	73fb      	strb	r3, [r7, #15]
 8011820:	7bfa      	ldrb	r2, [r7, #15]
 8011822:	7bbb      	ldrb	r3, [r7, #14]
 8011824:	429a      	cmp	r2, r3
 8011826:	d3c8      	bcc.n	80117ba <LoRaMacConfirmQueueHandleCb+0x1a>
        }
    }
}
 8011828:	bf00      	nop
 801182a:	3710      	adds	r7, #16
 801182c:	46bd      	mov	sp, r7
 801182e:	bd80      	pop	{r7, pc}
 8011830:	20000c38 	.word	0x20000c38

08011834 <LoRaMacConfirmQueueGetCnt>:

uint8_t LoRaMacConfirmQueueGetCnt( void )
{
 8011834:	b480      	push	{r7}
 8011836:	af00      	add	r7, sp, #0
    return ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt;
 8011838:	4b03      	ldr	r3, [pc, #12]	; (8011848 <LoRaMacConfirmQueueGetCnt+0x14>)
 801183a:	691b      	ldr	r3, [r3, #16]
 801183c:	7d1b      	ldrb	r3, [r3, #20]
}
 801183e:	4618      	mov	r0, r3
 8011840:	46bd      	mov	sp, r7
 8011842:	bc80      	pop	{r7}
 8011844:	4770      	bx	lr
 8011846:	bf00      	nop
 8011848:	20000c38 	.word	0x20000c38

0801184c <LoRaMacConfirmQueueIsFull>:

bool LoRaMacConfirmQueueIsFull( void )
{
 801184c:	b580      	push	{r7, lr}
 801184e:	af00      	add	r7, sp, #0
    if( IsListFull( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == true )
 8011850:	4b06      	ldr	r3, [pc, #24]	; (801186c <LoRaMacConfirmQueueIsFull+0x20>)
 8011852:	691b      	ldr	r3, [r3, #16]
 8011854:	7d1b      	ldrb	r3, [r3, #20]
 8011856:	4618      	mov	r0, r3
 8011858:	f7ff fe0c 	bl	8011474 <IsListFull>
 801185c:	4603      	mov	r3, r0
 801185e:	2b00      	cmp	r3, #0
 8011860:	d001      	beq.n	8011866 <LoRaMacConfirmQueueIsFull+0x1a>
    {
        return true;
 8011862:	2301      	movs	r3, #1
 8011864:	e000      	b.n	8011868 <LoRaMacConfirmQueueIsFull+0x1c>
    }
    else
    {
        return false;
 8011866:	2300      	movs	r3, #0
    }
}
 8011868:	4618      	mov	r0, r3
 801186a:	bd80      	pop	{r7, pc}
 801186c:	20000c38 	.word	0x20000c38

08011870 <PayloadEncrypt>:
 * \param[IN]  size             - Size of data
 * \param[IN/OUT]  buffer       - Data buffer
 * \retval                      - Status of the operation
 */
static LoRaMacCryptoStatus_t PayloadEncrypt( uint8_t* buffer, int16_t size, KeyIdentifier_t keyID, uint32_t address, uint8_t dir, uint32_t frameCounter )
{
 8011870:	b580      	push	{r7, lr}
 8011872:	b08e      	sub	sp, #56	; 0x38
 8011874:	af00      	add	r7, sp, #0
 8011876:	60f8      	str	r0, [r7, #12]
 8011878:	607b      	str	r3, [r7, #4]
 801187a:	460b      	mov	r3, r1
 801187c:	817b      	strh	r3, [r7, #10]
 801187e:	4613      	mov	r3, r2
 8011880:	727b      	strb	r3, [r7, #9]
    if( buffer == 0 )
 8011882:	68fb      	ldr	r3, [r7, #12]
 8011884:	2b00      	cmp	r3, #0
 8011886:	d101      	bne.n	801188c <PayloadEncrypt+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8011888:	230a      	movs	r3, #10
 801188a:	e085      	b.n	8011998 <PayloadEncrypt+0x128>
    }

    uint8_t bufferIndex = 0;
 801188c:	2300      	movs	r3, #0
 801188e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    uint16_t ctr = 1;
 8011892:	2301      	movs	r3, #1
 8011894:	86bb      	strh	r3, [r7, #52]	; 0x34
    uint8_t sBlock[16] = { 0 };
 8011896:	f107 0320 	add.w	r3, r7, #32
 801189a:	2200      	movs	r2, #0
 801189c:	601a      	str	r2, [r3, #0]
 801189e:	605a      	str	r2, [r3, #4]
 80118a0:	609a      	str	r2, [r3, #8]
 80118a2:	60da      	str	r2, [r3, #12]
    uint8_t aBlock[16] = { 0 };
 80118a4:	f107 0310 	add.w	r3, r7, #16
 80118a8:	2200      	movs	r2, #0
 80118aa:	601a      	str	r2, [r3, #0]
 80118ac:	605a      	str	r2, [r3, #4]
 80118ae:	609a      	str	r2, [r3, #8]
 80118b0:	60da      	str	r2, [r3, #12]

    aBlock[0] = 0x01;
 80118b2:	2301      	movs	r3, #1
 80118b4:	743b      	strb	r3, [r7, #16]

    aBlock[5] = dir;
 80118b6:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 80118ba:	757b      	strb	r3, [r7, #21]

    aBlock[6] = address & 0xFF;
 80118bc:	687b      	ldr	r3, [r7, #4]
 80118be:	b2db      	uxtb	r3, r3
 80118c0:	75bb      	strb	r3, [r7, #22]
    aBlock[7] = ( address >> 8 ) & 0xFF;
 80118c2:	687b      	ldr	r3, [r7, #4]
 80118c4:	0a1b      	lsrs	r3, r3, #8
 80118c6:	b2db      	uxtb	r3, r3
 80118c8:	75fb      	strb	r3, [r7, #23]
    aBlock[8] = ( address >> 16 ) & 0xFF;
 80118ca:	687b      	ldr	r3, [r7, #4]
 80118cc:	0c1b      	lsrs	r3, r3, #16
 80118ce:	b2db      	uxtb	r3, r3
 80118d0:	763b      	strb	r3, [r7, #24]
    aBlock[9] = ( address >> 24 ) & 0xFF;
 80118d2:	687b      	ldr	r3, [r7, #4]
 80118d4:	0e1b      	lsrs	r3, r3, #24
 80118d6:	b2db      	uxtb	r3, r3
 80118d8:	767b      	strb	r3, [r7, #25]

    aBlock[10] = frameCounter & 0xFF;
 80118da:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80118dc:	b2db      	uxtb	r3, r3
 80118de:	76bb      	strb	r3, [r7, #26]
    aBlock[11] = ( frameCounter >> 8 ) & 0xFF;
 80118e0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80118e2:	0a1b      	lsrs	r3, r3, #8
 80118e4:	b2db      	uxtb	r3, r3
 80118e6:	76fb      	strb	r3, [r7, #27]
    aBlock[12] = ( frameCounter >> 16 ) & 0xFF;
 80118e8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80118ea:	0c1b      	lsrs	r3, r3, #16
 80118ec:	b2db      	uxtb	r3, r3
 80118ee:	773b      	strb	r3, [r7, #28]
    aBlock[13] = ( frameCounter >> 24 ) & 0xFF;
 80118f0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80118f2:	0e1b      	lsrs	r3, r3, #24
 80118f4:	b2db      	uxtb	r3, r3
 80118f6:	777b      	strb	r3, [r7, #29]

    while( size > 0 )
 80118f8:	e049      	b.n	801198e <PayloadEncrypt+0x11e>
    {
        aBlock[15] = ctr & 0xFF;
 80118fa:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80118fc:	b2db      	uxtb	r3, r3
 80118fe:	77fb      	strb	r3, [r7, #31]
        ctr++;
 8011900:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8011902:	3301      	adds	r3, #1
 8011904:	86bb      	strh	r3, [r7, #52]	; 0x34
        if( SecureElementAesEncrypt( aBlock, 16, keyID, sBlock ) != SECURE_ELEMENT_SUCCESS )
 8011906:	f107 0320 	add.w	r3, r7, #32
 801190a:	7a7a      	ldrb	r2, [r7, #9]
 801190c:	f107 0010 	add.w	r0, r7, #16
 8011910:	2110      	movs	r1, #16
 8011912:	f7f9 f832 	bl	800a97a <SecureElementAesEncrypt>
 8011916:	4603      	mov	r3, r0
 8011918:	2b00      	cmp	r3, #0
 801191a:	d001      	beq.n	8011920 <PayloadEncrypt+0xb0>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 801191c:	230f      	movs	r3, #15
 801191e:	e03b      	b.n	8011998 <PayloadEncrypt+0x128>
        }

        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 8011920:	2300      	movs	r3, #0
 8011922:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8011926:	e01f      	b.n	8011968 <PayloadEncrypt+0xf8>
        {
            buffer[bufferIndex + i] = buffer[bufferIndex + i] ^ sBlock[i];
 8011928:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 801192c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8011930:	4413      	add	r3, r2
 8011932:	461a      	mov	r2, r3
 8011934:	68fb      	ldr	r3, [r7, #12]
 8011936:	4413      	add	r3, r2
 8011938:	7819      	ldrb	r1, [r3, #0]
 801193a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 801193e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8011942:	4413      	add	r3, r2
 8011944:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 8011948:	f897 0037 	ldrb.w	r0, [r7, #55]	; 0x37
 801194c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8011950:	4403      	add	r3, r0
 8011952:	4618      	mov	r0, r3
 8011954:	68fb      	ldr	r3, [r7, #12]
 8011956:	4403      	add	r3, r0
 8011958:	404a      	eors	r2, r1
 801195a:	b2d2      	uxtb	r2, r2
 801195c:	701a      	strb	r2, [r3, #0]
        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 801195e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8011962:	3301      	adds	r3, #1
 8011964:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8011968:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 801196c:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8011970:	2a10      	cmp	r2, #16
 8011972:	bfa8      	it	ge
 8011974:	2210      	movge	r2, #16
 8011976:	b212      	sxth	r2, r2
 8011978:	4293      	cmp	r3, r2
 801197a:	dbd5      	blt.n	8011928 <PayloadEncrypt+0xb8>
        }
        size -= 16;
 801197c:	897b      	ldrh	r3, [r7, #10]
 801197e:	3b10      	subs	r3, #16
 8011980:	b29b      	uxth	r3, r3
 8011982:	817b      	strh	r3, [r7, #10]
        bufferIndex += 16;
 8011984:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8011988:	3310      	adds	r3, #16
 801198a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    while( size > 0 )
 801198e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8011992:	2b00      	cmp	r3, #0
 8011994:	dcb1      	bgt.n	80118fa <PayloadEncrypt+0x8a>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8011996:	2300      	movs	r3, #0
}
 8011998:	4618      	mov	r0, r3
 801199a:	3738      	adds	r7, #56	; 0x38
 801199c:	46bd      	mov	sp, r7
 801199e:	bd80      	pop	{r7, pc}

080119a0 <PrepareB0>:
 * \param[IN]  fCnt           - Frame counter
 * \param[IN/OUT]  b0         - B0 block
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t PrepareB0( uint16_t msgLen, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint8_t* b0 )
{
 80119a0:	b490      	push	{r4, r7}
 80119a2:	b082      	sub	sp, #8
 80119a4:	af00      	add	r7, sp, #0
 80119a6:	4604      	mov	r4, r0
 80119a8:	4608      	mov	r0, r1
 80119aa:	4611      	mov	r1, r2
 80119ac:	461a      	mov	r2, r3
 80119ae:	4623      	mov	r3, r4
 80119b0:	80fb      	strh	r3, [r7, #6]
 80119b2:	4603      	mov	r3, r0
 80119b4:	717b      	strb	r3, [r7, #5]
 80119b6:	460b      	mov	r3, r1
 80119b8:	713b      	strb	r3, [r7, #4]
 80119ba:	4613      	mov	r3, r2
 80119bc:	70fb      	strb	r3, [r7, #3]
    if( b0 == 0 )
 80119be:	69bb      	ldr	r3, [r7, #24]
 80119c0:	2b00      	cmp	r3, #0
 80119c2:	d101      	bne.n	80119c8 <PrepareB0+0x28>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80119c4:	230a      	movs	r3, #10
 80119c6:	e04e      	b.n	8011a66 <PrepareB0+0xc6>
    }

    b0[0] = 0x49;
 80119c8:	69bb      	ldr	r3, [r7, #24]
 80119ca:	2249      	movs	r2, #73	; 0x49
 80119cc:	701a      	strb	r2, [r3, #0]
    }
    else
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */
/* ST_WORAROUND_END */
    {
        b0[1] = 0x00;
 80119ce:	69bb      	ldr	r3, [r7, #24]
 80119d0:	3301      	adds	r3, #1
 80119d2:	2200      	movs	r2, #0
 80119d4:	701a      	strb	r2, [r3, #0]
        b0[2] = 0x00;
 80119d6:	69bb      	ldr	r3, [r7, #24]
 80119d8:	3302      	adds	r3, #2
 80119da:	2200      	movs	r2, #0
 80119dc:	701a      	strb	r2, [r3, #0]
    }

    b0[3] = 0x00;
 80119de:	69bb      	ldr	r3, [r7, #24]
 80119e0:	3303      	adds	r3, #3
 80119e2:	2200      	movs	r2, #0
 80119e4:	701a      	strb	r2, [r3, #0]
    b0[4] = 0x00;
 80119e6:	69bb      	ldr	r3, [r7, #24]
 80119e8:	3304      	adds	r3, #4
 80119ea:	2200      	movs	r2, #0
 80119ec:	701a      	strb	r2, [r3, #0]

    b0[5] = dir;
 80119ee:	69bb      	ldr	r3, [r7, #24]
 80119f0:	3305      	adds	r3, #5
 80119f2:	78fa      	ldrb	r2, [r7, #3]
 80119f4:	701a      	strb	r2, [r3, #0]

    b0[6] = devAddr & 0xFF;
 80119f6:	69bb      	ldr	r3, [r7, #24]
 80119f8:	3306      	adds	r3, #6
 80119fa:	693a      	ldr	r2, [r7, #16]
 80119fc:	b2d2      	uxtb	r2, r2
 80119fe:	701a      	strb	r2, [r3, #0]
    b0[7] = ( devAddr >> 8 ) & 0xFF;
 8011a00:	693b      	ldr	r3, [r7, #16]
 8011a02:	0a1a      	lsrs	r2, r3, #8
 8011a04:	69bb      	ldr	r3, [r7, #24]
 8011a06:	3307      	adds	r3, #7
 8011a08:	b2d2      	uxtb	r2, r2
 8011a0a:	701a      	strb	r2, [r3, #0]
    b0[8] = ( devAddr >> 16 ) & 0xFF;
 8011a0c:	693b      	ldr	r3, [r7, #16]
 8011a0e:	0c1a      	lsrs	r2, r3, #16
 8011a10:	69bb      	ldr	r3, [r7, #24]
 8011a12:	3308      	adds	r3, #8
 8011a14:	b2d2      	uxtb	r2, r2
 8011a16:	701a      	strb	r2, [r3, #0]
    b0[9] = ( devAddr >> 24 ) & 0xFF;
 8011a18:	693b      	ldr	r3, [r7, #16]
 8011a1a:	0e1a      	lsrs	r2, r3, #24
 8011a1c:	69bb      	ldr	r3, [r7, #24]
 8011a1e:	3309      	adds	r3, #9
 8011a20:	b2d2      	uxtb	r2, r2
 8011a22:	701a      	strb	r2, [r3, #0]

    b0[10] = fCnt & 0xFF;
 8011a24:	69bb      	ldr	r3, [r7, #24]
 8011a26:	330a      	adds	r3, #10
 8011a28:	697a      	ldr	r2, [r7, #20]
 8011a2a:	b2d2      	uxtb	r2, r2
 8011a2c:	701a      	strb	r2, [r3, #0]
    b0[11] = ( fCnt >> 8 ) & 0xFF;
 8011a2e:	697b      	ldr	r3, [r7, #20]
 8011a30:	0a1a      	lsrs	r2, r3, #8
 8011a32:	69bb      	ldr	r3, [r7, #24]
 8011a34:	330b      	adds	r3, #11
 8011a36:	b2d2      	uxtb	r2, r2
 8011a38:	701a      	strb	r2, [r3, #0]
    b0[12] = ( fCnt >> 16 ) & 0xFF;
 8011a3a:	697b      	ldr	r3, [r7, #20]
 8011a3c:	0c1a      	lsrs	r2, r3, #16
 8011a3e:	69bb      	ldr	r3, [r7, #24]
 8011a40:	330c      	adds	r3, #12
 8011a42:	b2d2      	uxtb	r2, r2
 8011a44:	701a      	strb	r2, [r3, #0]
    b0[13] = ( fCnt >> 24 ) & 0xFF;
 8011a46:	697b      	ldr	r3, [r7, #20]
 8011a48:	0e1a      	lsrs	r2, r3, #24
 8011a4a:	69bb      	ldr	r3, [r7, #24]
 8011a4c:	330d      	adds	r3, #13
 8011a4e:	b2d2      	uxtb	r2, r2
 8011a50:	701a      	strb	r2, [r3, #0]

    b0[14] = 0x00;
 8011a52:	69bb      	ldr	r3, [r7, #24]
 8011a54:	330e      	adds	r3, #14
 8011a56:	2200      	movs	r2, #0
 8011a58:	701a      	strb	r2, [r3, #0]

    b0[15] = msgLen & 0xFF;
 8011a5a:	69bb      	ldr	r3, [r7, #24]
 8011a5c:	330f      	adds	r3, #15
 8011a5e:	88fa      	ldrh	r2, [r7, #6]
 8011a60:	b2d2      	uxtb	r2, r2
 8011a62:	701a      	strb	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 8011a64:	2300      	movs	r3, #0
}
 8011a66:	4618      	mov	r0, r3
 8011a68:	3708      	adds	r7, #8
 8011a6a:	46bd      	mov	sp, r7
 8011a6c:	bc90      	pop	{r4, r7}
 8011a6e:	4770      	bx	lr

08011a70 <ComputeCmacB0>:
 * \param[IN]  fCnt           - Frame counter
 * \param[OUT] cmac           - Computed cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t ComputeCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t* cmac )
{
 8011a70:	b590      	push	{r4, r7, lr}
 8011a72:	b08b      	sub	sp, #44	; 0x2c
 8011a74:	af04      	add	r7, sp, #16
 8011a76:	6078      	str	r0, [r7, #4]
 8011a78:	4608      	mov	r0, r1
 8011a7a:	4611      	mov	r1, r2
 8011a7c:	461a      	mov	r2, r3
 8011a7e:	4603      	mov	r3, r0
 8011a80:	807b      	strh	r3, [r7, #2]
 8011a82:	460b      	mov	r3, r1
 8011a84:	707b      	strb	r3, [r7, #1]
 8011a86:	4613      	mov	r3, r2
 8011a88:	703b      	strb	r3, [r7, #0]
    if( ( msg == 0 ) || ( cmac == 0 ) )
 8011a8a:	687b      	ldr	r3, [r7, #4]
 8011a8c:	2b00      	cmp	r3, #0
 8011a8e:	d002      	beq.n	8011a96 <ComputeCmacB0+0x26>
 8011a90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011a92:	2b00      	cmp	r3, #0
 8011a94:	d101      	bne.n	8011a9a <ComputeCmacB0+0x2a>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8011a96:	230a      	movs	r3, #10
 8011a98:	e024      	b.n	8011ae4 <ComputeCmacB0+0x74>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 8011a9a:	887b      	ldrh	r3, [r7, #2]
 8011a9c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8011aa0:	d901      	bls.n	8011aa6 <ComputeCmacB0+0x36>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 8011aa2:	230e      	movs	r3, #14
 8011aa4:	e01e      	b.n	8011ae4 <ComputeCmacB0+0x74>
    }

    uint8_t micBuff[MIC_BLOCK_BX_SIZE];

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 8011aa6:	f897 4028 	ldrb.w	r4, [r7, #40]	; 0x28
 8011aaa:	783a      	ldrb	r2, [r7, #0]
 8011aac:	7879      	ldrb	r1, [r7, #1]
 8011aae:	8878      	ldrh	r0, [r7, #2]
 8011ab0:	f107 0308 	add.w	r3, r7, #8
 8011ab4:	9302      	str	r3, [sp, #8]
 8011ab6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011ab8:	9301      	str	r3, [sp, #4]
 8011aba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011abc:	9300      	str	r3, [sp, #0]
 8011abe:	4623      	mov	r3, r4
 8011ac0:	f7ff ff6e 	bl	80119a0 <PrepareB0>

    if( SecureElementComputeAesCmac( micBuff, msg, len, keyID, cmac ) != SECURE_ELEMENT_SUCCESS )
 8011ac4:	7879      	ldrb	r1, [r7, #1]
 8011ac6:	887a      	ldrh	r2, [r7, #2]
 8011ac8:	f107 0008 	add.w	r0, r7, #8
 8011acc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011ace:	9300      	str	r3, [sp, #0]
 8011ad0:	460b      	mov	r3, r1
 8011ad2:	6879      	ldr	r1, [r7, #4]
 8011ad4:	f7f8 ff04 	bl	800a8e0 <SecureElementComputeAesCmac>
 8011ad8:	4603      	mov	r3, r0
 8011ada:	2b00      	cmp	r3, #0
 8011adc:	d001      	beq.n	8011ae2 <ComputeCmacB0+0x72>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8011ade:	230f      	movs	r3, #15
 8011ae0:	e000      	b.n	8011ae4 <ComputeCmacB0+0x74>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8011ae2:	2300      	movs	r3, #0
}
 8011ae4:	4618      	mov	r0, r3
 8011ae6:	371c      	adds	r7, #28
 8011ae8:	46bd      	mov	sp, r7
 8011aea:	bd90      	pop	{r4, r7, pc}

08011aec <VerifyCmacB0>:
 * \param[IN]  fCnt           - Frame counter
 * \param[in]  expectedCmac   - Expected cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t VerifyCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t expectedCmac )
{
 8011aec:	b590      	push	{r4, r7, lr}
 8011aee:	b0cd      	sub	sp, #308	; 0x134
 8011af0:	af04      	add	r7, sp, #16
 8011af2:	1d3c      	adds	r4, r7, #4
 8011af4:	6020      	str	r0, [r4, #0]
 8011af6:	460c      	mov	r4, r1
 8011af8:	4610      	mov	r0, r2
 8011afa:	4619      	mov	r1, r3
 8011afc:	1cbb      	adds	r3, r7, #2
 8011afe:	4622      	mov	r2, r4
 8011b00:	801a      	strh	r2, [r3, #0]
 8011b02:	1c7b      	adds	r3, r7, #1
 8011b04:	4602      	mov	r2, r0
 8011b06:	701a      	strb	r2, [r3, #0]
 8011b08:	463b      	mov	r3, r7
 8011b0a:	460a      	mov	r2, r1
 8011b0c:	701a      	strb	r2, [r3, #0]
    if( msg == 0 )
 8011b0e:	1d3b      	adds	r3, r7, #4
 8011b10:	681b      	ldr	r3, [r3, #0]
 8011b12:	2b00      	cmp	r3, #0
 8011b14:	d101      	bne.n	8011b1a <VerifyCmacB0+0x2e>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8011b16:	230a      	movs	r3, #10
 8011b18:	e04b      	b.n	8011bb2 <VerifyCmacB0+0xc6>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 8011b1a:	1cbb      	adds	r3, r7, #2
 8011b1c:	881b      	ldrh	r3, [r3, #0]
 8011b1e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8011b22:	d901      	bls.n	8011b28 <VerifyCmacB0+0x3c>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 8011b24:	230e      	movs	r3, #14
 8011b26:	e044      	b.n	8011bb2 <VerifyCmacB0+0xc6>
    }

    uint8_t micBuff[CRYPTO_BUFFER_SIZE];
    memset1( micBuff, 0, CRYPTO_BUFFER_SIZE );
 8011b28:	f107 030c 	add.w	r3, r7, #12
 8011b2c:	f44f 7288 	mov.w	r2, #272	; 0x110
 8011b30:	2100      	movs	r1, #0
 8011b32:	4618      	mov	r0, r3
 8011b34:	f004 fddc 	bl	80166f0 <memset1>

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 8011b38:	f897 4130 	ldrb.w	r4, [r7, #304]	; 0x130
 8011b3c:	463b      	mov	r3, r7
 8011b3e:	781a      	ldrb	r2, [r3, #0]
 8011b40:	1c7b      	adds	r3, r7, #1
 8011b42:	7819      	ldrb	r1, [r3, #0]
 8011b44:	1cbb      	adds	r3, r7, #2
 8011b46:	8818      	ldrh	r0, [r3, #0]
 8011b48:	f107 030c 	add.w	r3, r7, #12
 8011b4c:	9302      	str	r3, [sp, #8]
 8011b4e:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8011b52:	9301      	str	r3, [sp, #4]
 8011b54:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8011b58:	9300      	str	r3, [sp, #0]
 8011b5a:	4623      	mov	r3, r4
 8011b5c:	f7ff ff20 	bl	80119a0 <PrepareB0>

    // Copy the given data to the mic computation buffer
    memcpy1( ( micBuff + MIC_BLOCK_BX_SIZE ), msg, len );
 8011b60:	f107 030c 	add.w	r3, r7, #12
 8011b64:	3310      	adds	r3, #16
 8011b66:	1cba      	adds	r2, r7, #2
 8011b68:	8812      	ldrh	r2, [r2, #0]
 8011b6a:	1d39      	adds	r1, r7, #4
 8011b6c:	6809      	ldr	r1, [r1, #0]
 8011b6e:	4618      	mov	r0, r3
 8011b70:	f004 fd85 	bl	801667e <memcpy1>

    SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 8011b74:	2306      	movs	r3, #6
 8011b76:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    retval = SecureElementVerifyAesCmac( micBuff, ( len + MIC_BLOCK_BX_SIZE ), expectedCmac, keyID );
 8011b7a:	1cbb      	adds	r3, r7, #2
 8011b7c:	881b      	ldrh	r3, [r3, #0]
 8011b7e:	3310      	adds	r3, #16
 8011b80:	b299      	uxth	r1, r3
 8011b82:	1c7b      	adds	r3, r7, #1
 8011b84:	781b      	ldrb	r3, [r3, #0]
 8011b86:	f107 000c 	add.w	r0, r7, #12
 8011b8a:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 8011b8e:	f7f8 fec5 	bl	800a91c <SecureElementVerifyAesCmac>
 8011b92:	4603      	mov	r3, r0
 8011b94:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

    if( retval == SECURE_ELEMENT_SUCCESS )
 8011b98:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8011b9c:	2b00      	cmp	r3, #0
 8011b9e:	d101      	bne.n	8011ba4 <VerifyCmacB0+0xb8>
    {
        return LORAMAC_CRYPTO_SUCCESS;
 8011ba0:	2300      	movs	r3, #0
 8011ba2:	e006      	b.n	8011bb2 <VerifyCmacB0+0xc6>
    }
    else if( retval == SECURE_ELEMENT_FAIL_CMAC )
 8011ba4:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8011ba8:	2b01      	cmp	r3, #1
 8011baa:	d101      	bne.n	8011bb0 <VerifyCmacB0+0xc4>
    {
        return LORAMAC_CRYPTO_FAIL_MIC;
 8011bac:	2301      	movs	r3, #1
 8011bae:	e000      	b.n	8011bb2 <VerifyCmacB0+0xc6>
    }

    return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8011bb0:	230f      	movs	r3, #15
}
 8011bb2:	4618      	mov	r0, r3
 8011bb4:	f507 7792 	add.w	r7, r7, #292	; 0x124
 8011bb8:	46bd      	mov	sp, r7
 8011bba:	bd90      	pop	{r4, r7, pc}

08011bbc <GetKeyAddrItem>:
 * \param[IN]  addrID          - Address identifier
 * \param[OUT] keyItem        - Key item reference
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t GetKeyAddrItem( AddressIdentifier_t addrID, KeyAddr_t** item )
{
 8011bbc:	b480      	push	{r7}
 8011bbe:	b085      	sub	sp, #20
 8011bc0:	af00      	add	r7, sp, #0
 8011bc2:	4603      	mov	r3, r0
 8011bc4:	6039      	str	r1, [r7, #0]
 8011bc6:	71fb      	strb	r3, [r7, #7]
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 8011bc8:	2300      	movs	r3, #0
 8011bca:	73fb      	strb	r3, [r7, #15]
 8011bcc:	e011      	b.n	8011bf2 <GetKeyAddrItem+0x36>
    {
        if( KeyAddrList[i].AddrID == addrID )
 8011bce:	7bfb      	ldrb	r3, [r7, #15]
 8011bd0:	4a0c      	ldr	r2, [pc, #48]	; (8011c04 <GetKeyAddrItem+0x48>)
 8011bd2:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 8011bd6:	79fa      	ldrb	r2, [r7, #7]
 8011bd8:	429a      	cmp	r2, r3
 8011bda:	d107      	bne.n	8011bec <GetKeyAddrItem+0x30>
        {
            *item = &( KeyAddrList[i] );
 8011bdc:	7bfb      	ldrb	r3, [r7, #15]
 8011bde:	009b      	lsls	r3, r3, #2
 8011be0:	4a08      	ldr	r2, [pc, #32]	; (8011c04 <GetKeyAddrItem+0x48>)
 8011be2:	441a      	add	r2, r3
 8011be4:	683b      	ldr	r3, [r7, #0]
 8011be6:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_SUCCESS;
 8011be8:	2300      	movs	r3, #0
 8011bea:	e006      	b.n	8011bfa <GetKeyAddrItem+0x3e>
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 8011bec:	7bfb      	ldrb	r3, [r7, #15]
 8011bee:	3301      	adds	r3, #1
 8011bf0:	73fb      	strb	r3, [r7, #15]
 8011bf2:	7bfb      	ldrb	r3, [r7, #15]
 8011bf4:	2b01      	cmp	r3, #1
 8011bf6:	d9ea      	bls.n	8011bce <GetKeyAddrItem+0x12>
        }
    }
    return LORAMAC_CRYPTO_ERROR_INVALID_ADDR_ID;
 8011bf8:	230c      	movs	r3, #12
}
 8011bfa:	4618      	mov	r0, r3
 8011bfc:	3714      	adds	r7, #20
 8011bfe:	46bd      	mov	sp, r7
 8011c00:	bc80      	pop	{r7}
 8011c02:	4770      	bx	lr
 8011c04:	200001a8 	.word	0x200001a8

08011c08 <DeriveSessionKey10x>:
 * \param[IN]  netID          - Network Identifier
 * \param[IN]  deviceNonce    - Device nonce
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t DeriveSessionKey10x( KeyIdentifier_t keyID, uint8_t* joinNonce, uint8_t* netID, uint8_t* devNonce )
{
 8011c08:	b580      	push	{r7, lr}
 8011c0a:	b088      	sub	sp, #32
 8011c0c:	af00      	add	r7, sp, #0
 8011c0e:	60b9      	str	r1, [r7, #8]
 8011c10:	607a      	str	r2, [r7, #4]
 8011c12:	603b      	str	r3, [r7, #0]
 8011c14:	4603      	mov	r3, r0
 8011c16:	73fb      	strb	r3, [r7, #15]
    if( ( joinNonce == 0 ) || ( netID == 0 ) || ( devNonce == 0 ) )
 8011c18:	68bb      	ldr	r3, [r7, #8]
 8011c1a:	2b00      	cmp	r3, #0
 8011c1c:	d005      	beq.n	8011c2a <DeriveSessionKey10x+0x22>
 8011c1e:	687b      	ldr	r3, [r7, #4]
 8011c20:	2b00      	cmp	r3, #0
 8011c22:	d002      	beq.n	8011c2a <DeriveSessionKey10x+0x22>
 8011c24:	683b      	ldr	r3, [r7, #0]
 8011c26:	2b00      	cmp	r3, #0
 8011c28:	d101      	bne.n	8011c2e <DeriveSessionKey10x+0x26>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8011c2a:	230a      	movs	r3, #10
 8011c2c:	e03b      	b.n	8011ca6 <DeriveSessionKey10x+0x9e>
    }

    uint8_t compBase[16] = { 0 };
 8011c2e:	f107 0310 	add.w	r3, r7, #16
 8011c32:	2200      	movs	r2, #0
 8011c34:	601a      	str	r2, [r3, #0]
 8011c36:	605a      	str	r2, [r3, #4]
 8011c38:	609a      	str	r2, [r3, #8]
 8011c3a:	60da      	str	r2, [r3, #12]

    switch( keyID )
 8011c3c:	7bfb      	ldrb	r3, [r7, #15]
 8011c3e:	2b02      	cmp	r3, #2
 8011c40:	d002      	beq.n	8011c48 <DeriveSessionKey10x+0x40>
 8011c42:	2b03      	cmp	r3, #3
 8011c44:	d003      	beq.n	8011c4e <DeriveSessionKey10x+0x46>
 8011c46:	e005      	b.n	8011c54 <DeriveSessionKey10x+0x4c>
        case S_NWK_S_INT_KEY:
        case NWK_S_ENC_KEY:
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        case NWK_S_KEY:
#endif /* USE_LRWAN_1_1_X_CRYPTO */
            compBase[0] = 0x01;
 8011c48:	2301      	movs	r3, #1
 8011c4a:	743b      	strb	r3, [r7, #16]
            break;
 8011c4c:	e004      	b.n	8011c58 <DeriveSessionKey10x+0x50>
        case APP_S_KEY:
            compBase[0] = 0x02;
 8011c4e:	2302      	movs	r3, #2
 8011c50:	743b      	strb	r3, [r7, #16]
            break;
 8011c52:	e001      	b.n	8011c58 <DeriveSessionKey10x+0x50>
        default:
            return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 8011c54:	230b      	movs	r3, #11
 8011c56:	e026      	b.n	8011ca6 <DeriveSessionKey10x+0x9e>
    }

    memcpy1( compBase + 1, joinNonce, 3 );
 8011c58:	f107 0310 	add.w	r3, r7, #16
 8011c5c:	3301      	adds	r3, #1
 8011c5e:	2203      	movs	r2, #3
 8011c60:	68b9      	ldr	r1, [r7, #8]
 8011c62:	4618      	mov	r0, r3
 8011c64:	f004 fd0b 	bl	801667e <memcpy1>
    memcpy1( compBase + 4, netID, 3 );
 8011c68:	f107 0310 	add.w	r3, r7, #16
 8011c6c:	3304      	adds	r3, #4
 8011c6e:	2203      	movs	r2, #3
 8011c70:	6879      	ldr	r1, [r7, #4]
 8011c72:	4618      	mov	r0, r3
 8011c74:	f004 fd03 	bl	801667e <memcpy1>
    memcpy1( compBase + 7, devNonce, 2 );
 8011c78:	f107 0310 	add.w	r3, r7, #16
 8011c7c:	3307      	adds	r3, #7
 8011c7e:	2202      	movs	r2, #2
 8011c80:	6839      	ldr	r1, [r7, #0]
 8011c82:	4618      	mov	r0, r3
 8011c84:	f004 fcfb 	bl	801667e <memcpy1>

    if( SecureElementDeriveAndStoreKey( CryptoCtx.NvmCtx->LrWanVersion, compBase, NWK_KEY, keyID ) != SECURE_ELEMENT_SUCCESS )
 8011c88:	4b09      	ldr	r3, [pc, #36]	; (8011cb0 <DeriveSessionKey10x+0xa8>)
 8011c8a:	6818      	ldr	r0, [r3, #0]
 8011c8c:	7bfb      	ldrb	r3, [r7, #15]
 8011c8e:	f107 0110 	add.w	r1, r7, #16
 8011c92:	2201      	movs	r2, #1
 8011c94:	6800      	ldr	r0, [r0, #0]
 8011c96:	f7f8 fed1 	bl	800aa3c <SecureElementDeriveAndStoreKey>
 8011c9a:	4603      	mov	r3, r0
 8011c9c:	2b00      	cmp	r3, #0
 8011c9e:	d001      	beq.n	8011ca4 <DeriveSessionKey10x+0x9c>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8011ca0:	230f      	movs	r3, #15
 8011ca2:	e000      	b.n	8011ca6 <DeriveSessionKey10x+0x9e>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8011ca4:	2300      	movs	r3, #0
}
 8011ca6:	4618      	mov	r0, r3
 8011ca8:	3720      	adds	r7, #32
 8011caa:	46bd      	mov	sp, r7
 8011cac:	bd80      	pop	{r7, pc}
 8011cae:	bf00      	nop
 8011cb0:	20000c4c 	.word	0x20000c4c

08011cb4 <GetLastFcntDown>:
 * \param[IN]     lastDown     - Last downlink counter value
 *
 * \retval                     - Status of the operation
 */
static LoRaMacCryptoStatus_t GetLastFcntDown( FCntIdentifier_t fCntID, uint32_t* lastDown )
{
 8011cb4:	b480      	push	{r7}
 8011cb6:	b083      	sub	sp, #12
 8011cb8:	af00      	add	r7, sp, #0
 8011cba:	4603      	mov	r3, r0
 8011cbc:	6039      	str	r1, [r7, #0]
 8011cbe:	71fb      	strb	r3, [r7, #7]
    if( lastDown == NULL )
 8011cc0:	683b      	ldr	r3, [r7, #0]
 8011cc2:	2b00      	cmp	r3, #0
 8011cc4:	d101      	bne.n	8011cca <GetLastFcntDown+0x16>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8011cc6:	230a      	movs	r3, #10
 8011cc8:	e03b      	b.n	8011d42 <GetLastFcntDown+0x8e>
    }
    switch( fCntID )
 8011cca:	79fb      	ldrb	r3, [r7, #7]
 8011ccc:	3b01      	subs	r3, #1
 8011cce:	2b03      	cmp	r3, #3
 8011cd0:	d834      	bhi.n	8011d3c <GetLastFcntDown+0x88>
 8011cd2:	a201      	add	r2, pc, #4	; (adr r2, 8011cd8 <GetLastFcntDown+0x24>)
 8011cd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011cd8:	08011ce9 	.word	0x08011ce9
 8011cdc:	08011d01 	.word	0x08011d01
 8011ce0:	08011d19 	.word	0x08011d19
 8011ce4:	08011d31 	.word	0x08011d31
    {
        case N_FCNT_DOWN:
            *lastDown = CryptoCtx.NvmCtx->FCntList.NFCntDown;
 8011ce8:	4b18      	ldr	r3, [pc, #96]	; (8011d4c <GetLastFcntDown+0x98>)
 8011cea:	681b      	ldr	r3, [r3, #0]
 8011cec:	691a      	ldr	r2, [r3, #16]
 8011cee:	683b      	ldr	r3, [r7, #0]
 8011cf0:	601a      	str	r2, [r3, #0]
            CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.NFCntDown;
 8011cf2:	4b16      	ldr	r3, [pc, #88]	; (8011d4c <GetLastFcntDown+0x98>)
 8011cf4:	681a      	ldr	r2, [r3, #0]
 8011cf6:	4b15      	ldr	r3, [pc, #84]	; (8011d4c <GetLastFcntDown+0x98>)
 8011cf8:	681b      	ldr	r3, [r3, #0]
 8011cfa:	3210      	adds	r2, #16
 8011cfc:	621a      	str	r2, [r3, #32]
            break;
 8011cfe:	e01f      	b.n	8011d40 <GetLastFcntDown+0x8c>
        case A_FCNT_DOWN:
            *lastDown = CryptoCtx.NvmCtx->FCntList.AFCntDown;
 8011d00:	4b12      	ldr	r3, [pc, #72]	; (8011d4c <GetLastFcntDown+0x98>)
 8011d02:	681b      	ldr	r3, [r3, #0]
 8011d04:	695a      	ldr	r2, [r3, #20]
 8011d06:	683b      	ldr	r3, [r7, #0]
 8011d08:	601a      	str	r2, [r3, #0]
            CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.AFCntDown;
 8011d0a:	4b10      	ldr	r3, [pc, #64]	; (8011d4c <GetLastFcntDown+0x98>)
 8011d0c:	681a      	ldr	r2, [r3, #0]
 8011d0e:	4b0f      	ldr	r3, [pc, #60]	; (8011d4c <GetLastFcntDown+0x98>)
 8011d10:	681b      	ldr	r3, [r3, #0]
 8011d12:	3214      	adds	r2, #20
 8011d14:	621a      	str	r2, [r3, #32]
            break;
 8011d16:	e013      	b.n	8011d40 <GetLastFcntDown+0x8c>
        case FCNT_DOWN:
            *lastDown = CryptoCtx.NvmCtx->FCntList.FCntDown;
 8011d18:	4b0c      	ldr	r3, [pc, #48]	; (8011d4c <GetLastFcntDown+0x98>)
 8011d1a:	681b      	ldr	r3, [r3, #0]
 8011d1c:	699a      	ldr	r2, [r3, #24]
 8011d1e:	683b      	ldr	r3, [r7, #0]
 8011d20:	601a      	str	r2, [r3, #0]
            CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.FCntDown;
 8011d22:	4b0a      	ldr	r3, [pc, #40]	; (8011d4c <GetLastFcntDown+0x98>)
 8011d24:	681a      	ldr	r2, [r3, #0]
 8011d26:	4b09      	ldr	r3, [pc, #36]	; (8011d4c <GetLastFcntDown+0x98>)
 8011d28:	681b      	ldr	r3, [r3, #0]
 8011d2a:	3218      	adds	r2, #24
 8011d2c:	621a      	str	r2, [r3, #32]
            break;
 8011d2e:	e007      	b.n	8011d40 <GetLastFcntDown+0x8c>
        case MC_FCNT_DOWN_0:
            *lastDown = CryptoCtx.NvmCtx->FCntList.McFCntDown0;
 8011d30:	4b06      	ldr	r3, [pc, #24]	; (8011d4c <GetLastFcntDown+0x98>)
 8011d32:	681b      	ldr	r3, [r3, #0]
 8011d34:	69da      	ldr	r2, [r3, #28]
 8011d36:	683b      	ldr	r3, [r7, #0]
 8011d38:	601a      	str	r2, [r3, #0]
            break;
 8011d3a:	e001      	b.n	8011d40 <GetLastFcntDown+0x8c>
        case MC_FCNT_DOWN_3:
            *lastDown = CryptoCtx.NvmCtx->FCntList.McFCntDown3;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 1 */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 8011d3c:	2305      	movs	r3, #5
 8011d3e:	e000      	b.n	8011d42 <GetLastFcntDown+0x8e>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8011d40:	2300      	movs	r3, #0
}
 8011d42:	4618      	mov	r0, r3
 8011d44:	370c      	adds	r7, #12
 8011d46:	46bd      	mov	sp, r7
 8011d48:	bc80      	pop	{r7}
 8011d4a:	4770      	bx	lr
 8011d4c:	20000c4c 	.word	0x20000c4c

08011d50 <CheckFCntDown>:
 * \param[IN]     currentDown  - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static bool CheckFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 8011d50:	b580      	push	{r7, lr}
 8011d52:	b084      	sub	sp, #16
 8011d54:	af00      	add	r7, sp, #0
 8011d56:	4603      	mov	r3, r0
 8011d58:	6039      	str	r1, [r7, #0]
 8011d5a:	71fb      	strb	r3, [r7, #7]
    uint32_t lastDown = 0;
 8011d5c:	2300      	movs	r3, #0
 8011d5e:	60fb      	str	r3, [r7, #12]
    if( GetLastFcntDown( fCntID, &lastDown ) != LORAMAC_CRYPTO_SUCCESS )
 8011d60:	f107 020c 	add.w	r2, r7, #12
 8011d64:	79fb      	ldrb	r3, [r7, #7]
 8011d66:	4611      	mov	r1, r2
 8011d68:	4618      	mov	r0, r3
 8011d6a:	f7ff ffa3 	bl	8011cb4 <GetLastFcntDown>
 8011d6e:	4603      	mov	r3, r0
 8011d70:	2b00      	cmp	r3, #0
 8011d72:	d001      	beq.n	8011d78 <CheckFCntDown+0x28>
    {
        return false;
 8011d74:	2300      	movs	r3, #0
 8011d76:	e00a      	b.n	8011d8e <CheckFCntDown+0x3e>
    }
    if( ( currentDown > lastDown ) ||
 8011d78:	68fb      	ldr	r3, [r7, #12]
 8011d7a:	683a      	ldr	r2, [r7, #0]
 8011d7c:	429a      	cmp	r2, r3
 8011d7e:	d803      	bhi.n	8011d88 <CheckFCntDown+0x38>
        // For LoRaWAN 1.0.X only. Allow downlink frames of 0
        ( lastDown == FCNT_DOWN_INITAL_VALUE ) )
 8011d80:	68fb      	ldr	r3, [r7, #12]
    if( ( currentDown > lastDown ) ||
 8011d82:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8011d86:	d101      	bne.n	8011d8c <CheckFCntDown+0x3c>
    {
        return true;
 8011d88:	2301      	movs	r3, #1
 8011d8a:	e000      	b.n	8011d8e <CheckFCntDown+0x3e>
    }
    else
    {
        return false;
 8011d8c:	2300      	movs	r3, #0
    }
}
 8011d8e:	4618      	mov	r0, r3
 8011d90:	3710      	adds	r7, #16
 8011d92:	46bd      	mov	sp, r7
 8011d94:	bd80      	pop	{r7, pc}
	...

08011d98 <UpdateFCntDown>:
 * \param[IN]     currentDown   - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static void UpdateFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 8011d98:	b580      	push	{r7, lr}
 8011d9a:	b082      	sub	sp, #8
 8011d9c:	af00      	add	r7, sp, #0
 8011d9e:	4603      	mov	r3, r0
 8011da0:	6039      	str	r1, [r7, #0]
 8011da2:	71fb      	strb	r3, [r7, #7]
    switch( fCntID )
 8011da4:	79fb      	ldrb	r3, [r7, #7]
 8011da6:	3b01      	subs	r3, #1
 8011da8:	2b03      	cmp	r3, #3
 8011daa:	d81f      	bhi.n	8011dec <UpdateFCntDown+0x54>
 8011dac:	a201      	add	r2, pc, #4	; (adr r2, 8011db4 <UpdateFCntDown+0x1c>)
 8011dae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011db2:	bf00      	nop
 8011db4:	08011dc5 	.word	0x08011dc5
 8011db8:	08011dcf 	.word	0x08011dcf
 8011dbc:	08011dd9 	.word	0x08011dd9
 8011dc0:	08011de3 	.word	0x08011de3
    {
        case N_FCNT_DOWN:
            CryptoCtx.NvmCtx->FCntList.NFCntDown = currentDown;
 8011dc4:	4b0d      	ldr	r3, [pc, #52]	; (8011dfc <UpdateFCntDown+0x64>)
 8011dc6:	681b      	ldr	r3, [r3, #0]
 8011dc8:	683a      	ldr	r2, [r7, #0]
 8011dca:	611a      	str	r2, [r3, #16]
            break;
 8011dcc:	e00f      	b.n	8011dee <UpdateFCntDown+0x56>
        case A_FCNT_DOWN:
            CryptoCtx.NvmCtx->FCntList.AFCntDown = currentDown;
 8011dce:	4b0b      	ldr	r3, [pc, #44]	; (8011dfc <UpdateFCntDown+0x64>)
 8011dd0:	681b      	ldr	r3, [r3, #0]
 8011dd2:	683a      	ldr	r2, [r7, #0]
 8011dd4:	615a      	str	r2, [r3, #20]
            break;
 8011dd6:	e00a      	b.n	8011dee <UpdateFCntDown+0x56>
        case FCNT_DOWN:
            CryptoCtx.NvmCtx->FCntList.FCntDown = currentDown;
 8011dd8:	4b08      	ldr	r3, [pc, #32]	; (8011dfc <UpdateFCntDown+0x64>)
 8011dda:	681b      	ldr	r3, [r3, #0]
 8011ddc:	683a      	ldr	r2, [r7, #0]
 8011dde:	619a      	str	r2, [r3, #24]
            break;
 8011de0:	e005      	b.n	8011dee <UpdateFCntDown+0x56>
        case MC_FCNT_DOWN_0:
            CryptoCtx.NvmCtx->FCntList.McFCntDown0 = currentDown;
 8011de2:	4b06      	ldr	r3, [pc, #24]	; (8011dfc <UpdateFCntDown+0x64>)
 8011de4:	681b      	ldr	r3, [r3, #0]
 8011de6:	683a      	ldr	r2, [r7, #0]
 8011de8:	61da      	str	r2, [r3, #28]
            break;
 8011dea:	e000      	b.n	8011dee <UpdateFCntDown+0x56>
        case MC_FCNT_DOWN_3:
            CryptoCtx.NvmCtx->FCntList.McFCntDown3 = currentDown;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 1 */
        default:
            break;
 8011dec:	bf00      	nop
    }
    CryptoCtx.EventCryptoNvmCtxChanged( );
 8011dee:	4b03      	ldr	r3, [pc, #12]	; (8011dfc <UpdateFCntDown+0x64>)
 8011df0:	685b      	ldr	r3, [r3, #4]
 8011df2:	4798      	blx	r3
}
 8011df4:	bf00      	nop
 8011df6:	3708      	adds	r7, #8
 8011df8:	46bd      	mov	sp, r7
 8011dfa:	bd80      	pop	{r7, pc}
 8011dfc:	20000c4c 	.word	0x20000c4c

08011e00 <ResetFCnts>:

/*!
 * Resets the frame counters
 */
static void ResetFCnts( void )
{
 8011e00:	b580      	push	{r7, lr}
 8011e02:	af00      	add	r7, sp, #0

    CryptoCtx.NvmCtx->FCntList.FCntUp = 0;
 8011e04:	4b11      	ldr	r3, [pc, #68]	; (8011e4c <ResetFCnts+0x4c>)
 8011e06:	681b      	ldr	r3, [r3, #0]
 8011e08:	2200      	movs	r2, #0
 8011e0a:	60da      	str	r2, [r3, #12]
    CryptoCtx.NvmCtx->FCntList.NFCntDown = FCNT_DOWN_INITAL_VALUE;
 8011e0c:	4b0f      	ldr	r3, [pc, #60]	; (8011e4c <ResetFCnts+0x4c>)
 8011e0e:	681b      	ldr	r3, [r3, #0]
 8011e10:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8011e14:	611a      	str	r2, [r3, #16]
    CryptoCtx.NvmCtx->FCntList.AFCntDown = FCNT_DOWN_INITAL_VALUE;
 8011e16:	4b0d      	ldr	r3, [pc, #52]	; (8011e4c <ResetFCnts+0x4c>)
 8011e18:	681b      	ldr	r3, [r3, #0]
 8011e1a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8011e1e:	615a      	str	r2, [r3, #20]
    CryptoCtx.NvmCtx->FCntList.FCntDown = FCNT_DOWN_INITAL_VALUE;
 8011e20:	4b0a      	ldr	r3, [pc, #40]	; (8011e4c <ResetFCnts+0x4c>)
 8011e22:	681b      	ldr	r3, [r3, #0]
 8011e24:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8011e28:	619a      	str	r2, [r3, #24]
    CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.FCntDown;
 8011e2a:	4b08      	ldr	r3, [pc, #32]	; (8011e4c <ResetFCnts+0x4c>)
 8011e2c:	681a      	ldr	r2, [r3, #0]
 8011e2e:	4b07      	ldr	r3, [pc, #28]	; (8011e4c <ResetFCnts+0x4c>)
 8011e30:	681b      	ldr	r3, [r3, #0]
 8011e32:	3218      	adds	r2, #24
 8011e34:	621a      	str	r2, [r3, #32]

    CryptoCtx.NvmCtx->FCntList.McFCntDown0 = FCNT_DOWN_INITAL_VALUE;
 8011e36:	4b05      	ldr	r3, [pc, #20]	; (8011e4c <ResetFCnts+0x4c>)
 8011e38:	681b      	ldr	r3, [r3, #0]
 8011e3a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8011e3e:	61da      	str	r2, [r3, #28]
#if ( LORAMAC_MAX_MC_CTX > 1 )
    CryptoCtx.NvmCtx->FCntList.McFCntDown1 = FCNT_DOWN_INITAL_VALUE;
    CryptoCtx.NvmCtx->FCntList.McFCntDown2 = FCNT_DOWN_INITAL_VALUE;
    CryptoCtx.NvmCtx->FCntList.McFCntDown3 = FCNT_DOWN_INITAL_VALUE;
#endif /* LORAMAC_MAX_MC_CTX > 1 */
    CryptoCtx.EventCryptoNvmCtxChanged( );
 8011e40:	4b02      	ldr	r3, [pc, #8]	; (8011e4c <ResetFCnts+0x4c>)
 8011e42:	685b      	ldr	r3, [r3, #4]
 8011e44:	4798      	blx	r3
}
 8011e46:	bf00      	nop
 8011e48:	bd80      	pop	{r7, pc}
 8011e4a:	bf00      	nop
 8011e4c:	20000c4c 	.word	0x20000c4c

08011e50 <DummyCB>:

/*
 * Dummy callback in case if the user provides NULL function pointer
 */
static void DummyCB( void )
{
 8011e50:	b480      	push	{r7}
 8011e52:	af00      	add	r7, sp, #0
    return;
 8011e54:	bf00      	nop
}
 8011e56:	46bd      	mov	sp, r7
 8011e58:	bc80      	pop	{r7}
 8011e5a:	4770      	bx	lr

08011e5c <LoRaMacCryptoInit>:
/*
 *  API functions
 */

LoRaMacCryptoStatus_t LoRaMacCryptoInit( LoRaMacCryptoNvmEvent cryptoNvmCtxChanged )
{
 8011e5c:	b580      	push	{r7, lr}
 8011e5e:	b082      	sub	sp, #8
 8011e60:	af00      	add	r7, sp, #0
 8011e62:	6078      	str	r0, [r7, #4]
    // Assign non volatile context
    CryptoCtx.NvmCtx = &NvmCryptoCtx;
 8011e64:	4b15      	ldr	r3, [pc, #84]	; (8011ebc <LoRaMacCryptoInit+0x60>)
 8011e66:	4a16      	ldr	r2, [pc, #88]	; (8011ec0 <LoRaMacCryptoInit+0x64>)
 8011e68:	601a      	str	r2, [r3, #0]

    // Assign callback
    if( cryptoNvmCtxChanged != 0 )
 8011e6a:	687b      	ldr	r3, [r7, #4]
 8011e6c:	2b00      	cmp	r3, #0
 8011e6e:	d003      	beq.n	8011e78 <LoRaMacCryptoInit+0x1c>
    {
        CryptoCtx.EventCryptoNvmCtxChanged = cryptoNvmCtxChanged;
 8011e70:	4a12      	ldr	r2, [pc, #72]	; (8011ebc <LoRaMacCryptoInit+0x60>)
 8011e72:	687b      	ldr	r3, [r7, #4]
 8011e74:	6053      	str	r3, [r2, #4]
 8011e76:	e002      	b.n	8011e7e <LoRaMacCryptoInit+0x22>
    }
    else
    {
        CryptoCtx.EventCryptoNvmCtxChanged = DummyCB;
 8011e78:	4b10      	ldr	r3, [pc, #64]	; (8011ebc <LoRaMacCryptoInit+0x60>)
 8011e7a:	4a12      	ldr	r2, [pc, #72]	; (8011ec4 <LoRaMacCryptoInit+0x68>)
 8011e7c:	605a      	str	r2, [r3, #4]
    }

    // Initialize with default
    memset1( ( uint8_t* )CryptoCtx.NvmCtx, 0, sizeof( LoRaMacCryptoNvmCtx_t ) );
 8011e7e:	4b0f      	ldr	r3, [pc, #60]	; (8011ebc <LoRaMacCryptoInit+0x60>)
 8011e80:	681b      	ldr	r3, [r3, #0]
 8011e82:	2224      	movs	r2, #36	; 0x24
 8011e84:	2100      	movs	r1, #0
 8011e86:	4618      	mov	r0, r3
 8011e88:	f004 fc32 	bl	80166f0 <memset1>

    // Set default LoRaWAN version
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Major = 1;
 8011e8c:	4b0b      	ldr	r3, [pc, #44]	; (8011ebc <LoRaMacCryptoInit+0x60>)
 8011e8e:	681b      	ldr	r3, [r3, #0]
 8011e90:	2201      	movs	r2, #1
 8011e92:	70da      	strb	r2, [r3, #3]
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor = 1;
 8011e94:	4b09      	ldr	r3, [pc, #36]	; (8011ebc <LoRaMacCryptoInit+0x60>)
 8011e96:	681b      	ldr	r3, [r3, #0]
 8011e98:	2201      	movs	r2, #1
 8011e9a:	709a      	strb	r2, [r3, #2]
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Patch = 1;
 8011e9c:	4b07      	ldr	r3, [pc, #28]	; (8011ebc <LoRaMacCryptoInit+0x60>)
 8011e9e:	681b      	ldr	r3, [r3, #0]
 8011ea0:	2201      	movs	r2, #1
 8011ea2:	705a      	strb	r2, [r3, #1]
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Revision = 0;
 8011ea4:	4b05      	ldr	r3, [pc, #20]	; (8011ebc <LoRaMacCryptoInit+0x60>)
 8011ea6:	681b      	ldr	r3, [r3, #0]
 8011ea8:	2200      	movs	r2, #0
 8011eaa:	701a      	strb	r2, [r3, #0]

    // Reset frame counters
    ResetFCnts( );
 8011eac:	f7ff ffa8 	bl	8011e00 <ResetFCnts>

    return LORAMAC_CRYPTO_SUCCESS;
 8011eb0:	2300      	movs	r3, #0
}
 8011eb2:	4618      	mov	r0, r3
 8011eb4:	3708      	adds	r7, #8
 8011eb6:	46bd      	mov	sp, r7
 8011eb8:	bd80      	pop	{r7, pc}
 8011eba:	bf00      	nop
 8011ebc:	20000c4c 	.word	0x20000c4c
 8011ec0:	20000c54 	.word	0x20000c54
 8011ec4:	08011e51 	.word	0x08011e51

08011ec8 <LoRaMacCryptoSetLrWanVersion>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetLrWanVersion( Version_t version )
{
 8011ec8:	b480      	push	{r7}
 8011eca:	b083      	sub	sp, #12
 8011ecc:	af00      	add	r7, sp, #0
 8011ece:	6078      	str	r0, [r7, #4]
    CryptoCtx.NvmCtx->LrWanVersion = version;
 8011ed0:	4b04      	ldr	r3, [pc, #16]	; (8011ee4 <LoRaMacCryptoSetLrWanVersion+0x1c>)
 8011ed2:	681b      	ldr	r3, [r3, #0]
 8011ed4:	687a      	ldr	r2, [r7, #4]
 8011ed6:	601a      	str	r2, [r3, #0]
    return LORAMAC_CRYPTO_SUCCESS;
 8011ed8:	2300      	movs	r3, #0
}
 8011eda:	4618      	mov	r0, r3
 8011edc:	370c      	adds	r7, #12
 8011ede:	46bd      	mov	sp, r7
 8011ee0:	bc80      	pop	{r7}
 8011ee2:	4770      	bx	lr
 8011ee4:	20000c4c 	.word	0x20000c4c

08011ee8 <LoRaMacCryptoRestoreNvmCtx>:

LoRaMacCryptoStatus_t LoRaMacCryptoRestoreNvmCtx( void* cryptoNvmCtx )
{
 8011ee8:	b580      	push	{r7, lr}
 8011eea:	b082      	sub	sp, #8
 8011eec:	af00      	add	r7, sp, #0
 8011eee:	6078      	str	r0, [r7, #4]
    // Restore module context
    if( cryptoNvmCtx != 0 )
 8011ef0:	687b      	ldr	r3, [r7, #4]
 8011ef2:	2b00      	cmp	r3, #0
 8011ef4:	d006      	beq.n	8011f04 <LoRaMacCryptoRestoreNvmCtx+0x1c>
    {
        memcpy1( ( uint8_t* )&NvmCryptoCtx, ( uint8_t* )cryptoNvmCtx, CRYPTO_NVM_CTX_SIZE );
 8011ef6:	2224      	movs	r2, #36	; 0x24
 8011ef8:	6879      	ldr	r1, [r7, #4]
 8011efa:	4805      	ldr	r0, [pc, #20]	; (8011f10 <LoRaMacCryptoRestoreNvmCtx+0x28>)
 8011efc:	f004 fbbf 	bl	801667e <memcpy1>
        return LORAMAC_CRYPTO_SUCCESS;
 8011f00:	2300      	movs	r3, #0
 8011f02:	e000      	b.n	8011f06 <LoRaMacCryptoRestoreNvmCtx+0x1e>
    }
    else
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8011f04:	230a      	movs	r3, #10
    }
}
 8011f06:	4618      	mov	r0, r3
 8011f08:	3708      	adds	r7, #8
 8011f0a:	46bd      	mov	sp, r7
 8011f0c:	bd80      	pop	{r7, pc}
 8011f0e:	bf00      	nop
 8011f10:	20000c54 	.word	0x20000c54

08011f14 <LoRaMacCryptoGetNvmCtx>:

void* LoRaMacCryptoGetNvmCtx( size_t* cryptoNvmCtxSize )
{
 8011f14:	b480      	push	{r7}
 8011f16:	b083      	sub	sp, #12
 8011f18:	af00      	add	r7, sp, #0
 8011f1a:	6078      	str	r0, [r7, #4]
    *cryptoNvmCtxSize = CRYPTO_NVM_CTX_SIZE;
 8011f1c:	687b      	ldr	r3, [r7, #4]
 8011f1e:	2224      	movs	r2, #36	; 0x24
 8011f20:	601a      	str	r2, [r3, #0]
    return &NvmCryptoCtx;
 8011f22:	4b03      	ldr	r3, [pc, #12]	; (8011f30 <LoRaMacCryptoGetNvmCtx+0x1c>)
}
 8011f24:	4618      	mov	r0, r3
 8011f26:	370c      	adds	r7, #12
 8011f28:	46bd      	mov	sp, r7
 8011f2a:	bc80      	pop	{r7}
 8011f2c:	4770      	bx	lr
 8011f2e:	bf00      	nop
 8011f30:	20000c54 	.word	0x20000c54

08011f34 <LoRaMacCryptoGetFCntUp>:

LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntUp( uint32_t* currentUp )
{
 8011f34:	b480      	push	{r7}
 8011f36:	b083      	sub	sp, #12
 8011f38:	af00      	add	r7, sp, #0
 8011f3a:	6078      	str	r0, [r7, #4]
    if( currentUp == NULL )
 8011f3c:	687b      	ldr	r3, [r7, #4]
 8011f3e:	2b00      	cmp	r3, #0
 8011f40:	d101      	bne.n	8011f46 <LoRaMacCryptoGetFCntUp+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8011f42:	230a      	movs	r3, #10
 8011f44:	e006      	b.n	8011f54 <LoRaMacCryptoGetFCntUp+0x20>
    }

    *currentUp = CryptoCtx.NvmCtx->FCntList.FCntUp + 1;
 8011f46:	4b06      	ldr	r3, [pc, #24]	; (8011f60 <LoRaMacCryptoGetFCntUp+0x2c>)
 8011f48:	681b      	ldr	r3, [r3, #0]
 8011f4a:	68db      	ldr	r3, [r3, #12]
 8011f4c:	1c5a      	adds	r2, r3, #1
 8011f4e:	687b      	ldr	r3, [r7, #4]
 8011f50:	601a      	str	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 8011f52:	2300      	movs	r3, #0
}
 8011f54:	4618      	mov	r0, r3
 8011f56:	370c      	adds	r7, #12
 8011f58:	46bd      	mov	sp, r7
 8011f5a:	bc80      	pop	{r7}
 8011f5c:	4770      	bx	lr
 8011f5e:	bf00      	nop
 8011f60:	20000c4c 	.word	0x20000c4c

08011f64 <LoRaMacCryptoGetFCntDown>:

LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntDown( FCntIdentifier_t fCntID, uint16_t maxFCntGap, uint32_t frameFcnt, uint32_t* currentDown )
{
 8011f64:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8011f68:	b088      	sub	sp, #32
 8011f6a:	af00      	add	r7, sp, #0
 8011f6c:	60ba      	str	r2, [r7, #8]
 8011f6e:	607b      	str	r3, [r7, #4]
 8011f70:	4603      	mov	r3, r0
 8011f72:	73fb      	strb	r3, [r7, #15]
 8011f74:	460b      	mov	r3, r1
 8011f76:	81bb      	strh	r3, [r7, #12]
    uint32_t lastDown = 0;
 8011f78:	2300      	movs	r3, #0
 8011f7a:	617b      	str	r3, [r7, #20]
    int32_t fCntDiff = 0;
 8011f7c:	2300      	movs	r3, #0
 8011f7e:	61fb      	str	r3, [r7, #28]
    LoRaMacCryptoStatus_t cryptoStatus = LORAMAC_CRYPTO_ERROR;
 8011f80:	2313      	movs	r3, #19
 8011f82:	76fb      	strb	r3, [r7, #27]

    if( currentDown == NULL )
 8011f84:	687b      	ldr	r3, [r7, #4]
 8011f86:	2b00      	cmp	r3, #0
 8011f88:	d101      	bne.n	8011f8e <LoRaMacCryptoGetFCntDown+0x2a>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8011f8a:	230a      	movs	r3, #10
 8011f8c:	e050      	b.n	8012030 <LoRaMacCryptoGetFCntDown+0xcc>
    }

    cryptoStatus = GetLastFcntDown( fCntID, &lastDown );
 8011f8e:	f107 0214 	add.w	r2, r7, #20
 8011f92:	7bfb      	ldrb	r3, [r7, #15]
 8011f94:	4611      	mov	r1, r2
 8011f96:	4618      	mov	r0, r3
 8011f98:	f7ff fe8c 	bl	8011cb4 <GetLastFcntDown>
 8011f9c:	4603      	mov	r3, r0
 8011f9e:	76fb      	strb	r3, [r7, #27]
    if( cryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 8011fa0:	7efb      	ldrb	r3, [r7, #27]
 8011fa2:	2b00      	cmp	r3, #0
 8011fa4:	d001      	beq.n	8011faa <LoRaMacCryptoGetFCntDown+0x46>
    {
        return cryptoStatus;
 8011fa6:	7efb      	ldrb	r3, [r7, #27]
 8011fa8:	e042      	b.n	8012030 <LoRaMacCryptoGetFCntDown+0xcc>
    }

    // For LoRaWAN 1.0.X only, allow downlink frames of 0
    if( lastDown == FCNT_DOWN_INITAL_VALUE )
 8011faa:	697b      	ldr	r3, [r7, #20]
 8011fac:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8011fb0:	d103      	bne.n	8011fba <LoRaMacCryptoGetFCntDown+0x56>
    {
        *currentDown = frameFcnt;
 8011fb2:	687b      	ldr	r3, [r7, #4]
 8011fb4:	68ba      	ldr	r2, [r7, #8]
 8011fb6:	601a      	str	r2, [r3, #0]
 8011fb8:	e01e      	b.n	8011ff8 <LoRaMacCryptoGetFCntDown+0x94>
    }
    else
    {
        // Add difference, consider roll-over
        fCntDiff = ( int32_t )( ( int64_t )frameFcnt - ( int64_t )( lastDown & 0x0000FFFF ) );
 8011fba:	697b      	ldr	r3, [r7, #20]
 8011fbc:	b29b      	uxth	r3, r3
 8011fbe:	68ba      	ldr	r2, [r7, #8]
 8011fc0:	1ad3      	subs	r3, r2, r3
 8011fc2:	61fb      	str	r3, [r7, #28]

        if( fCntDiff > 0 )
 8011fc4:	69fb      	ldr	r3, [r7, #28]
 8011fc6:	2b00      	cmp	r3, #0
 8011fc8:	dd05      	ble.n	8011fd6 <LoRaMacCryptoGetFCntDown+0x72>
        {  // Positive difference
            *currentDown = lastDown + fCntDiff;
 8011fca:	697a      	ldr	r2, [r7, #20]
 8011fcc:	69fb      	ldr	r3, [r7, #28]
 8011fce:	441a      	add	r2, r3
 8011fd0:	687b      	ldr	r3, [r7, #4]
 8011fd2:	601a      	str	r2, [r3, #0]
 8011fd4:	e010      	b.n	8011ff8 <LoRaMacCryptoGetFCntDown+0x94>
        }
        else if( fCntDiff == 0 )
 8011fd6:	69fb      	ldr	r3, [r7, #28]
 8011fd8:	2b00      	cmp	r3, #0
 8011fda:	d104      	bne.n	8011fe6 <LoRaMacCryptoGetFCntDown+0x82>
        {  // Duplicate FCnt value, keep the current value.
            *currentDown = lastDown;
 8011fdc:	697a      	ldr	r2, [r7, #20]
 8011fde:	687b      	ldr	r3, [r7, #4]
 8011fe0:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED;
 8011fe2:	2307      	movs	r3, #7
 8011fe4:	e024      	b.n	8012030 <LoRaMacCryptoGetFCntDown+0xcc>
        }
        else
        {  // Negative difference, assume a roll-over of one uint16_t
            *currentDown = ( lastDown & 0xFFFF0000 ) + 0x10000 + frameFcnt;
 8011fe6:	697b      	ldr	r3, [r7, #20]
 8011fe8:	0c1b      	lsrs	r3, r3, #16
 8011fea:	041b      	lsls	r3, r3, #16
 8011fec:	68ba      	ldr	r2, [r7, #8]
 8011fee:	4413      	add	r3, r2
 8011ff0:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8011ff4:	687b      	ldr	r3, [r7, #4]
 8011ff6:	601a      	str	r2, [r3, #0]
        }
    }

    // For LoRaWAN 1.0.X only, check maxFCntGap
    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 )
 8011ff8:	4b10      	ldr	r3, [pc, #64]	; (801203c <LoRaMacCryptoGetFCntDown+0xd8>)
 8011ffa:	681b      	ldr	r3, [r3, #0]
 8011ffc:	789b      	ldrb	r3, [r3, #2]
 8011ffe:	2b00      	cmp	r3, #0
 8012000:	d115      	bne.n	801202e <LoRaMacCryptoGetFCntDown+0xca>
    {
        if( ( ( int64_t )*currentDown - ( int64_t )lastDown ) >= maxFCntGap )
 8012002:	687b      	ldr	r3, [r7, #4]
 8012004:	681b      	ldr	r3, [r3, #0]
 8012006:	469b      	mov	fp, r3
 8012008:	f04f 0c00 	mov.w	ip, #0
 801200c:	697b      	ldr	r3, [r7, #20]
 801200e:	f04f 0400 	mov.w	r4, #0
 8012012:	4659      	mov	r1, fp
 8012014:	4662      	mov	r2, ip
 8012016:	1ac9      	subs	r1, r1, r3
 8012018:	eb62 0204 	sbc.w	r2, r2, r4
 801201c:	89bb      	ldrh	r3, [r7, #12]
 801201e:	f04f 0400 	mov.w	r4, #0
 8012022:	4299      	cmp	r1, r3
 8012024:	eb72 0304 	sbcs.w	r3, r2, r4
 8012028:	db01      	blt.n	801202e <LoRaMacCryptoGetFCntDown+0xca>
        {
            return LORAMAC_CRYPTO_FAIL_MAX_GAP_FCNT;
 801202a:	2308      	movs	r3, #8
 801202c:	e000      	b.n	8012030 <LoRaMacCryptoGetFCntDown+0xcc>
        }
    }

    return LORAMAC_CRYPTO_SUCCESS;
 801202e:	2300      	movs	r3, #0
}
 8012030:	4618      	mov	r0, r3
 8012032:	3720      	adds	r7, #32
 8012034:	46bd      	mov	sp, r7
 8012036:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 801203a:	bf00      	nop
 801203c:	20000c4c 	.word	0x20000c4c

08012040 <LoRaMacCryptoSetMulticastReference>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetMulticastReference( MulticastCtx_t* multicastList )
{
 8012040:	b480      	push	{r7}
 8012042:	b083      	sub	sp, #12
 8012044:	af00      	add	r7, sp, #0
 8012046:	6078      	str	r0, [r7, #4]
    if( multicastList == NULL )
 8012048:	687b      	ldr	r3, [r7, #4]
 801204a:	2b00      	cmp	r3, #0
 801204c:	d101      	bne.n	8012052 <LoRaMacCryptoSetMulticastReference+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801204e:	230a      	movs	r3, #10
 8012050:	e006      	b.n	8012060 <LoRaMacCryptoSetMulticastReference+0x20>
    }

    multicastList[0].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown0;
 8012052:	4b06      	ldr	r3, [pc, #24]	; (801206c <LoRaMacCryptoSetMulticastReference+0x2c>)
 8012054:	681b      	ldr	r3, [r3, #0]
 8012056:	f103 021c 	add.w	r2, r3, #28
 801205a:	687b      	ldr	r3, [r7, #4]
 801205c:	621a      	str	r2, [r3, #32]
#if ( LORAMAC_MAX_MC_CTX > 1 )
    multicastList[1].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown1;
    multicastList[2].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown2;
    multicastList[3].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown3;
#endif /* LORAMAC_MAX_MC_CTX > 1 */
    return LORAMAC_CRYPTO_SUCCESS;
 801205e:	2300      	movs	r3, #0
}
 8012060:	4618      	mov	r0, r3
 8012062:	370c      	adds	r7, #12
 8012064:	46bd      	mov	sp, r7
 8012066:	bc80      	pop	{r7}
 8012068:	4770      	bx	lr
 801206a:	bf00      	nop
 801206c:	20000c4c 	.word	0x20000c4c

08012070 <LoRaMacCryptoSetKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetKey( KeyIdentifier_t keyID, uint8_t* key )
{
 8012070:	b580      	push	{r7, lr}
 8012072:	b082      	sub	sp, #8
 8012074:	af00      	add	r7, sp, #0
 8012076:	4603      	mov	r3, r0
 8012078:	6039      	str	r1, [r7, #0]
 801207a:	71fb      	strb	r3, [r7, #7]
    if( SecureElementSetKey( keyID, key ) != SECURE_ELEMENT_SUCCESS )
 801207c:	79fb      	ldrb	r3, [r7, #7]
 801207e:	6839      	ldr	r1, [r7, #0]
 8012080:	4618      	mov	r0, r3
 8012082:	f7f8 fbcb 	bl	800a81c <SecureElementSetKey>
 8012086:	4603      	mov	r3, r0
 8012088:	2b00      	cmp	r3, #0
 801208a:	d001      	beq.n	8012090 <LoRaMacCryptoSetKey+0x20>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 801208c:	230f      	movs	r3, #15
 801208e:	e014      	b.n	80120ba <LoRaMacCryptoSetKey+0x4a>
    }
    if( keyID == APP_KEY )
 8012090:	79fb      	ldrb	r3, [r7, #7]
 8012092:	2b00      	cmp	r3, #0
 8012094:	d110      	bne.n	80120b8 <LoRaMacCryptoSetKey+0x48>
    {
        // Derive lifetime keys
        if( LoRaMacCryptoDeriveMcRootKey( keyID ) != LORAMAC_CRYPTO_SUCCESS )
 8012096:	79fb      	ldrb	r3, [r7, #7]
 8012098:	4618      	mov	r0, r3
 801209a:	f000 fa1f 	bl	80124dc <LoRaMacCryptoDeriveMcRootKey>
 801209e:	4603      	mov	r3, r0
 80120a0:	2b00      	cmp	r3, #0
 80120a2:	d001      	beq.n	80120a8 <LoRaMacCryptoSetKey+0x38>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80120a4:	230f      	movs	r3, #15
 80120a6:	e008      	b.n	80120ba <LoRaMacCryptoSetKey+0x4a>
        }
        if( LoRaMacCryptoDeriveMcKEKey( MC_ROOT_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 80120a8:	2004      	movs	r0, #4
 80120aa:	f000 fa45 	bl	8012538 <LoRaMacCryptoDeriveMcKEKey>
 80120ae:	4603      	mov	r3, r0
 80120b0:	2b00      	cmp	r3, #0
 80120b2:	d001      	beq.n	80120b8 <LoRaMacCryptoSetKey+0x48>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80120b4:	230f      	movs	r3, #15
 80120b6:	e000      	b.n	80120ba <LoRaMacCryptoSetKey+0x4a>
        }
    }
    return LORAMAC_CRYPTO_SUCCESS;
 80120b8:	2300      	movs	r3, #0
}
 80120ba:	4618      	mov	r0, r3
 80120bc:	3708      	adds	r7, #8
 80120be:	46bd      	mov	sp, r7
 80120c0:	bd80      	pop	{r7, pc}
	...

080120c4 <LoRaMacCryptoPrepareJoinRequest>:

LoRaMacCryptoStatus_t LoRaMacCryptoPrepareJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 80120c4:	b580      	push	{r7, lr}
 80120c6:	b086      	sub	sp, #24
 80120c8:	af02      	add	r7, sp, #8
 80120ca:	6078      	str	r0, [r7, #4]
    if( macMsg == 0 )
 80120cc:	687b      	ldr	r3, [r7, #4]
 80120ce:	2b00      	cmp	r3, #0
 80120d0:	d101      	bne.n	80120d6 <LoRaMacCryptoPrepareJoinRequest+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80120d2:	230a      	movs	r3, #10
 80120d4:	e036      	b.n	8012144 <LoRaMacCryptoPrepareJoinRequest+0x80>
    }
    KeyIdentifier_t micComputationKeyID = NWK_KEY;
 80120d6:	2301      	movs	r3, #1
 80120d8:	73fb      	strb	r3, [r7, #15]

    // Add device nonce
#if ( USE_RANDOM_DEV_NONCE == 1 )
    uint32_t devNonce = 0;
 80120da:	2300      	movs	r3, #0
 80120dc:	60bb      	str	r3, [r7, #8]
    SecureElementRandomNumber( &devNonce );
 80120de:	f107 0308 	add.w	r3, r7, #8
 80120e2:	4618      	mov	r0, r3
 80120e4:	f7f8 fd72 	bl	800abcc <SecureElementRandomNumber>
    CryptoCtx.NvmCtx->DevNonce = devNonce;
 80120e8:	68ba      	ldr	r2, [r7, #8]
 80120ea:	4b18      	ldr	r3, [pc, #96]	; (801214c <LoRaMacCryptoPrepareJoinRequest+0x88>)
 80120ec:	681b      	ldr	r3, [r3, #0]
 80120ee:	b292      	uxth	r2, r2
 80120f0:	809a      	strh	r2, [r3, #4]
#else
    CryptoCtx.NvmCtx->DevNonce++;
#endif
    CryptoCtx.EventCryptoNvmCtxChanged( );
 80120f2:	4b16      	ldr	r3, [pc, #88]	; (801214c <LoRaMacCryptoPrepareJoinRequest+0x88>)
 80120f4:	685b      	ldr	r3, [r3, #4]
 80120f6:	4798      	blx	r3
    macMsg->DevNonce = CryptoCtx.NvmCtx->DevNonce;
 80120f8:	4b14      	ldr	r3, [pc, #80]	; (801214c <LoRaMacCryptoPrepareJoinRequest+0x88>)
 80120fa:	681b      	ldr	r3, [r3, #0]
 80120fc:	889a      	ldrh	r2, [r3, #4]
 80120fe:	687b      	ldr	r3, [r7, #4]
 8012100:	82da      	strh	r2, [r3, #22]
        return LORAMAC_CRYPTO_ERROR;
    }
#endif

    // Serialize message
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8012102:	6878      	ldr	r0, [r7, #4]
 8012104:	f000 fbfe 	bl	8012904 <LoRaMacSerializerJoinRequest>
 8012108:	4603      	mov	r3, r0
 801210a:	2b00      	cmp	r3, #0
 801210c:	d001      	beq.n	8012112 <LoRaMacCryptoPrepareJoinRequest+0x4e>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 801210e:	2311      	movs	r3, #17
 8012110:	e018      	b.n	8012144 <LoRaMacCryptoPrepareJoinRequest+0x80>
    }

    // Compute mic
    if( SecureElementComputeAesCmac( NULL, macMsg->Buffer, ( LORAMAC_JOIN_REQ_MSG_SIZE - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, &macMsg->MIC ) != SECURE_ELEMENT_SUCCESS )
 8012112:	687b      	ldr	r3, [r7, #4]
 8012114:	6819      	ldr	r1, [r3, #0]
 8012116:	687b      	ldr	r3, [r7, #4]
 8012118:	3318      	adds	r3, #24
 801211a:	7bfa      	ldrb	r2, [r7, #15]
 801211c:	9300      	str	r3, [sp, #0]
 801211e:	4613      	mov	r3, r2
 8012120:	2213      	movs	r2, #19
 8012122:	2000      	movs	r0, #0
 8012124:	f7f8 fbdc 	bl	800a8e0 <SecureElementComputeAesCmac>
 8012128:	4603      	mov	r3, r0
 801212a:	2b00      	cmp	r3, #0
 801212c:	d001      	beq.n	8012132 <LoRaMacCryptoPrepareJoinRequest+0x6e>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 801212e:	230f      	movs	r3, #15
 8012130:	e008      	b.n	8012144 <LoRaMacCryptoPrepareJoinRequest+0x80>
    }

    // Reserialize message to add the MIC
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8012132:	6878      	ldr	r0, [r7, #4]
 8012134:	f000 fbe6 	bl	8012904 <LoRaMacSerializerJoinRequest>
 8012138:	4603      	mov	r3, r0
 801213a:	2b00      	cmp	r3, #0
 801213c:	d001      	beq.n	8012142 <LoRaMacCryptoPrepareJoinRequest+0x7e>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 801213e:	2311      	movs	r3, #17
 8012140:	e000      	b.n	8012144 <LoRaMacCryptoPrepareJoinRequest+0x80>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8012142:	2300      	movs	r3, #0
}
 8012144:	4618      	mov	r0, r3
 8012146:	3710      	adds	r7, #16
 8012148:	46bd      	mov	sp, r7
 801214a:	bd80      	pop	{r7, pc}
 801214c:	20000c4c 	.word	0x20000c4c

08012150 <LoRaMacCryptoHandleJoinAccept>:
    return LORAMAC_CRYPTO_SUCCESS;
}
#endif

LoRaMacCryptoStatus_t LoRaMacCryptoHandleJoinAccept( JoinReqIdentifier_t joinReqType, uint8_t* joinEUI, LoRaMacMessageJoinAccept_t* macMsg )
{
 8012150:	b590      	push	{r4, r7, lr}
 8012152:	b095      	sub	sp, #84	; 0x54
 8012154:	af04      	add	r7, sp, #16
 8012156:	4603      	mov	r3, r0
 8012158:	60b9      	str	r1, [r7, #8]
 801215a:	607a      	str	r2, [r7, #4]
 801215c:	73fb      	strb	r3, [r7, #15]
    if( ( macMsg == 0 ) || ( joinEUI == 0 ) )
 801215e:	687b      	ldr	r3, [r7, #4]
 8012160:	2b00      	cmp	r3, #0
 8012162:	d002      	beq.n	801216a <LoRaMacCryptoHandleJoinAccept+0x1a>
 8012164:	68bb      	ldr	r3, [r7, #8]
 8012166:	2b00      	cmp	r3, #0
 8012168:	d101      	bne.n	801216e <LoRaMacCryptoHandleJoinAccept+0x1e>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801216a:	230a      	movs	r3, #10
 801216c:	e099      	b.n	80122a2 <LoRaMacCryptoHandleJoinAccept+0x152>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 801216e:	2313      	movs	r3, #19
 8012170:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    uint8_t decJoinAccept[LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE] = { 0 };
 8012174:	f107 0314 	add.w	r3, r7, #20
 8012178:	2221      	movs	r2, #33	; 0x21
 801217a:	2100      	movs	r1, #0
 801217c:	4618      	mov	r0, r3
 801217e:	f008 fb89 	bl	801a894 <memset>
    uint8_t versionMinor         = 0;
 8012182:	2300      	movs	r3, #0
 8012184:	74fb      	strb	r3, [r7, #19]
    uint8_t* nonce               = ( uint8_t* )&CryptoCtx.NvmCtx->DevNonce;
 8012186:	4b49      	ldr	r3, [pc, #292]	; (80122ac <LoRaMacCryptoHandleJoinAccept+0x15c>)
 8012188:	681b      	ldr	r3, [r3, #0]
 801218a:	3304      	adds	r3, #4
 801218c:	63bb      	str	r3, [r7, #56]	; 0x38
            nonce = ( uint8_t* )&CryptoCtx.NvmCtx->FCntList.RJcount1;
        }
    }
#endif

    if( SecureElementProcessJoinAccept( joinReqType, joinEUI, ( int16_t )*nonce, macMsg->Buffer,
 801218e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012190:	781b      	ldrb	r3, [r3, #0]
 8012192:	b299      	uxth	r1, r3
 8012194:	687b      	ldr	r3, [r7, #4]
 8012196:	681c      	ldr	r4, [r3, #0]
 8012198:	687b      	ldr	r3, [r7, #4]
 801219a:	791b      	ldrb	r3, [r3, #4]
 801219c:	7bf8      	ldrb	r0, [r7, #15]
 801219e:	f107 0213 	add.w	r2, r7, #19
 80121a2:	9202      	str	r2, [sp, #8]
 80121a4:	f107 0214 	add.w	r2, r7, #20
 80121a8:	9201      	str	r2, [sp, #4]
 80121aa:	9300      	str	r3, [sp, #0]
 80121ac:	4623      	mov	r3, r4
 80121ae:	460a      	mov	r2, r1
 80121b0:	68b9      	ldr	r1, [r7, #8]
 80121b2:	f7f8 fc8d 	bl	800aad0 <SecureElementProcessJoinAccept>
 80121b6:	4603      	mov	r3, r0
 80121b8:	2b00      	cmp	r3, #0
 80121ba:	d001      	beq.n	80121c0 <LoRaMacCryptoHandleJoinAccept+0x70>
                                        macMsg->BufSize, decJoinAccept,
                                        &versionMinor ) != SECURE_ELEMENT_SUCCESS )
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80121bc:	230f      	movs	r3, #15
 80121be:	e070      	b.n	80122a2 <LoRaMacCryptoHandleJoinAccept+0x152>
    }

    memcpy1( macMsg->Buffer, decJoinAccept, macMsg->BufSize );
 80121c0:	687b      	ldr	r3, [r7, #4]
 80121c2:	6818      	ldr	r0, [r3, #0]
 80121c4:	687b      	ldr	r3, [r7, #4]
 80121c6:	791b      	ldrb	r3, [r3, #4]
 80121c8:	b29a      	uxth	r2, r3
 80121ca:	f107 0314 	add.w	r3, r7, #20
 80121ce:	4619      	mov	r1, r3
 80121d0:	f004 fa55 	bl	801667e <memcpy1>

    // Parse the message
    if( LoRaMacParserJoinAccept( macMsg ) != LORAMAC_PARSER_SUCCESS )
 80121d4:	6878      	ldr	r0, [r7, #4]
 80121d6:	f000 f9d5 	bl	8012584 <LoRaMacParserJoinAccept>
 80121da:	4603      	mov	r3, r0
 80121dc:	2b00      	cmp	r3, #0
 80121de:	d001      	beq.n	80121e4 <LoRaMacCryptoHandleJoinAccept+0x94>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 80121e0:	2310      	movs	r3, #16
 80121e2:	e05e      	b.n	80122a2 <LoRaMacCryptoHandleJoinAccept+0x152>
            return retval;
        }
    }
#else
    // Operating in LoRaWAN 1.0.x mode
    retval = LoRaMacCryptoDeriveMcRootKey( APP_KEY );
 80121e4:	2000      	movs	r0, #0
 80121e6:	f000 f979 	bl	80124dc <LoRaMacCryptoDeriveMcRootKey>
 80121ea:	4603      	mov	r3, r0
 80121ec:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 80121f0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80121f4:	2b00      	cmp	r3, #0
 80121f6:	d002      	beq.n	80121fe <LoRaMacCryptoHandleJoinAccept+0xae>
    {
        return retval;
 80121f8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80121fc:	e051      	b.n	80122a2 <LoRaMacCryptoHandleJoinAccept+0x152>
    }

    retval = LoRaMacCryptoDeriveMcKEKey( MC_ROOT_KEY );
 80121fe:	2004      	movs	r0, #4
 8012200:	f000 f99a 	bl	8012538 <LoRaMacCryptoDeriveMcKEKey>
 8012204:	4603      	mov	r3, r0
 8012206:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 801220a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801220e:	2b00      	cmp	r3, #0
 8012210:	d002      	beq.n	8012218 <LoRaMacCryptoHandleJoinAccept+0xc8>
    {
        return retval;
 8012212:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8012216:	e044      	b.n	80122a2 <LoRaMacCryptoHandleJoinAccept+0x152>
    }

    retval = DeriveSessionKey10x( APP_S_KEY, macMsg->JoinNonce, macMsg->NetID, ( uint8_t* )&CryptoCtx.NvmCtx->DevNonce );
 8012218:	687b      	ldr	r3, [r7, #4]
 801221a:	1d99      	adds	r1, r3, #6
 801221c:	687b      	ldr	r3, [r7, #4]
 801221e:	f103 0209 	add.w	r2, r3, #9
 8012222:	4b22      	ldr	r3, [pc, #136]	; (80122ac <LoRaMacCryptoHandleJoinAccept+0x15c>)
 8012224:	681b      	ldr	r3, [r3, #0]
 8012226:	3304      	adds	r3, #4
 8012228:	2003      	movs	r0, #3
 801222a:	f7ff fced 	bl	8011c08 <DeriveSessionKey10x>
 801222e:	4603      	mov	r3, r0
 8012230:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8012234:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8012238:	2b00      	cmp	r3, #0
 801223a:	d002      	beq.n	8012242 <LoRaMacCryptoHandleJoinAccept+0xf2>
    {
        return retval;
 801223c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8012240:	e02f      	b.n	80122a2 <LoRaMacCryptoHandleJoinAccept+0x152>
    }
    retval = DeriveSessionKey10x( NWK_S_KEY, macMsg->JoinNonce, macMsg->NetID, ( uint8_t* )&CryptoCtx.NvmCtx->DevNonce );
 8012242:	687b      	ldr	r3, [r7, #4]
 8012244:	1d99      	adds	r1, r3, #6
 8012246:	687b      	ldr	r3, [r7, #4]
 8012248:	f103 0209 	add.w	r2, r3, #9
 801224c:	4b17      	ldr	r3, [pc, #92]	; (80122ac <LoRaMacCryptoHandleJoinAccept+0x15c>)
 801224e:	681b      	ldr	r3, [r3, #0]
 8012250:	3304      	adds	r3, #4
 8012252:	2002      	movs	r0, #2
 8012254:	f7ff fcd8 	bl	8011c08 <DeriveSessionKey10x>
 8012258:	4603      	mov	r3, r0
 801225a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 801225e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8012262:	2b00      	cmp	r3, #0
 8012264:	d002      	beq.n	801226c <LoRaMacCryptoHandleJoinAccept+0x11c>
    {
        return retval;
 8012266:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801226a:	e01a      	b.n	80122a2 <LoRaMacCryptoHandleJoinAccept+0x152>
    }
#endif /* USE_LRWAN_1_1_X_CRYPTO */

    // Join-Accept is successfully processed
    // Save LoRaWAN specification version
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor = versionMinor;
 801226c:	4b0f      	ldr	r3, [pc, #60]	; (80122ac <LoRaMacCryptoHandleJoinAccept+0x15c>)
 801226e:	681b      	ldr	r3, [r3, #0]
 8012270:	7cfa      	ldrb	r2, [r7, #19]
 8012272:	709a      	strb	r2, [r3, #2]

    // Reset frame counters
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
    CryptoCtx.RJcount0 = 0;
#endif
    CryptoCtx.NvmCtx->FCntList.FCntUp = 0;
 8012274:	4b0d      	ldr	r3, [pc, #52]	; (80122ac <LoRaMacCryptoHandleJoinAccept+0x15c>)
 8012276:	681b      	ldr	r3, [r3, #0]
 8012278:	2200      	movs	r2, #0
 801227a:	60da      	str	r2, [r3, #12]
    CryptoCtx.NvmCtx->FCntList.FCntDown = FCNT_DOWN_INITAL_VALUE;
 801227c:	4b0b      	ldr	r3, [pc, #44]	; (80122ac <LoRaMacCryptoHandleJoinAccept+0x15c>)
 801227e:	681b      	ldr	r3, [r3, #0]
 8012280:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8012284:	619a      	str	r2, [r3, #24]
    CryptoCtx.NvmCtx->FCntList.NFCntDown = FCNT_DOWN_INITAL_VALUE;
 8012286:	4b09      	ldr	r3, [pc, #36]	; (80122ac <LoRaMacCryptoHandleJoinAccept+0x15c>)
 8012288:	681b      	ldr	r3, [r3, #0]
 801228a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801228e:	611a      	str	r2, [r3, #16]
    CryptoCtx.NvmCtx->FCntList.AFCntDown = FCNT_DOWN_INITAL_VALUE;
 8012290:	4b06      	ldr	r3, [pc, #24]	; (80122ac <LoRaMacCryptoHandleJoinAccept+0x15c>)
 8012292:	681b      	ldr	r3, [r3, #0]
 8012294:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8012298:	615a      	str	r2, [r3, #20]

    CryptoCtx.EventCryptoNvmCtxChanged( );
 801229a:	4b04      	ldr	r3, [pc, #16]	; (80122ac <LoRaMacCryptoHandleJoinAccept+0x15c>)
 801229c:	685b      	ldr	r3, [r3, #4]
 801229e:	4798      	blx	r3

    return LORAMAC_CRYPTO_SUCCESS;
 80122a0:	2300      	movs	r3, #0
}
 80122a2:	4618      	mov	r0, r3
 80122a4:	3744      	adds	r7, #68	; 0x44
 80122a6:	46bd      	mov	sp, r7
 80122a8:	bd90      	pop	{r4, r7, pc}
 80122aa:	bf00      	nop
 80122ac:	20000c4c 	.word	0x20000c4c

080122b0 <LoRaMacCryptoSecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoSecureMessage( uint32_t fCntUp, uint8_t txDr, uint8_t txCh, LoRaMacMessageData_t* macMsg )
{
 80122b0:	b590      	push	{r4, r7, lr}
 80122b2:	b08b      	sub	sp, #44	; 0x2c
 80122b4:	af04      	add	r7, sp, #16
 80122b6:	60f8      	str	r0, [r7, #12]
 80122b8:	607b      	str	r3, [r7, #4]
 80122ba:	460b      	mov	r3, r1
 80122bc:	72fb      	strb	r3, [r7, #11]
 80122be:	4613      	mov	r3, r2
 80122c0:	72bb      	strb	r3, [r7, #10]
    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 80122c2:	2313      	movs	r3, #19
 80122c4:	75bb      	strb	r3, [r7, #22]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 80122c6:	2303      	movs	r3, #3
 80122c8:	75fb      	strb	r3, [r7, #23]

    if( macMsg == NULL )
 80122ca:	687b      	ldr	r3, [r7, #4]
 80122cc:	2b00      	cmp	r3, #0
 80122ce:	d101      	bne.n	80122d4 <LoRaMacCryptoSecureMessage+0x24>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80122d0:	230a      	movs	r3, #10
 80122d2:	e062      	b.n	801239a <LoRaMacCryptoSecureMessage+0xea>
    }

    if( fCntUp < CryptoCtx.NvmCtx->FCntList.FCntUp )
 80122d4:	4b33      	ldr	r3, [pc, #204]	; (80123a4 <LoRaMacCryptoSecureMessage+0xf4>)
 80122d6:	681b      	ldr	r3, [r3, #0]
 80122d8:	68db      	ldr	r3, [r3, #12]
 80122da:	68fa      	ldr	r2, [r7, #12]
 80122dc:	429a      	cmp	r2, r3
 80122de:	d201      	bcs.n	80122e4 <LoRaMacCryptoSecureMessage+0x34>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 80122e0:	2306      	movs	r3, #6
 80122e2:	e05a      	b.n	801239a <LoRaMacCryptoSecureMessage+0xea>
    }

    // Encrypt payload
    if( macMsg->FPort == 0 )
 80122e4:	687b      	ldr	r3, [r7, #4]
 80122e6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80122ea:	2b00      	cmp	r3, #0
 80122ec:	d101      	bne.n	80122f2 <LoRaMacCryptoSecureMessage+0x42>
    {
        // Use network session key
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 80122ee:	2302      	movs	r3, #2
 80122f0:	75fb      	strb	r3, [r7, #23]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
    }

    if( fCntUp > CryptoCtx.NvmCtx->FCntList.FCntUp )
 80122f2:	4b2c      	ldr	r3, [pc, #176]	; (80123a4 <LoRaMacCryptoSecureMessage+0xf4>)
 80122f4:	681b      	ldr	r3, [r3, #0]
 80122f6:	68db      	ldr	r3, [r3, #12]
 80122f8:	68fa      	ldr	r2, [r7, #12]
 80122fa:	429a      	cmp	r2, r3
 80122fc:	d916      	bls.n	801232c <LoRaMacCryptoSecureMessage+0x7c>
    {
        retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, macMsg->FHDR.DevAddr, UPLINK, fCntUp );
 80122fe:	687b      	ldr	r3, [r7, #4]
 8012300:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8012302:	687b      	ldr	r3, [r7, #4]
 8012304:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012308:	b219      	sxth	r1, r3
 801230a:	687b      	ldr	r3, [r7, #4]
 801230c:	689c      	ldr	r4, [r3, #8]
 801230e:	7dfa      	ldrb	r2, [r7, #23]
 8012310:	68fb      	ldr	r3, [r7, #12]
 8012312:	9301      	str	r3, [sp, #4]
 8012314:	2300      	movs	r3, #0
 8012316:	9300      	str	r3, [sp, #0]
 8012318:	4623      	mov	r3, r4
 801231a:	f7ff faa9 	bl	8011870 <PayloadEncrypt>
 801231e:	4603      	mov	r3, r0
 8012320:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8012322:	7dbb      	ldrb	r3, [r7, #22]
 8012324:	2b00      	cmp	r3, #0
 8012326:	d001      	beq.n	801232c <LoRaMacCryptoSecureMessage+0x7c>
        {
            return retval;
 8012328:	7dbb      	ldrb	r3, [r7, #22]
 801232a:	e036      	b.n	801239a <LoRaMacCryptoSecureMessage+0xea>
        }
#endif
    }

    // Serialize message
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 801232c:	6878      	ldr	r0, [r7, #4]
 801232e:	f000 fb6b 	bl	8012a08 <LoRaMacSerializerData>
 8012332:	4603      	mov	r3, r0
 8012334:	2b00      	cmp	r3, #0
 8012336:	d001      	beq.n	801233c <LoRaMacCryptoSecureMessage+0x8c>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8012338:	2311      	movs	r3, #17
 801233a:	e02e      	b.n	801239a <LoRaMacCryptoSecureMessage+0xea>
#endif
    {        // Use network session key
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 801233c:	2302      	movs	r3, #2
 801233e:	75fb      	strb	r3, [r7, #23]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        // MIC = cmacF[0..3]
        // The IsAck parameter is every time false since the ConfFCnt field is not used in legacy mode.
        retval = ComputeCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), payloadDecryptionKeyID, false, UPLINK, macMsg->FHDR.DevAddr, fCntUp, &macMsg->MIC );
 8012340:	687b      	ldr	r3, [r7, #4]
 8012342:	6818      	ldr	r0, [r3, #0]
 8012344:	687b      	ldr	r3, [r7, #4]
 8012346:	791b      	ldrb	r3, [r3, #4]
 8012348:	b29b      	uxth	r3, r3
 801234a:	3b04      	subs	r3, #4
 801234c:	b299      	uxth	r1, r3
 801234e:	687b      	ldr	r3, [r7, #4]
 8012350:	689b      	ldr	r3, [r3, #8]
 8012352:	687a      	ldr	r2, [r7, #4]
 8012354:	322c      	adds	r2, #44	; 0x2c
 8012356:	7dfc      	ldrb	r4, [r7, #23]
 8012358:	9203      	str	r2, [sp, #12]
 801235a:	68fa      	ldr	r2, [r7, #12]
 801235c:	9202      	str	r2, [sp, #8]
 801235e:	9301      	str	r3, [sp, #4]
 8012360:	2300      	movs	r3, #0
 8012362:	9300      	str	r3, [sp, #0]
 8012364:	2300      	movs	r3, #0
 8012366:	4622      	mov	r2, r4
 8012368:	f7ff fb82 	bl	8011a70 <ComputeCmacB0>
 801236c:	4603      	mov	r3, r0
 801236e:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8012370:	7dbb      	ldrb	r3, [r7, #22]
 8012372:	2b00      	cmp	r3, #0
 8012374:	d001      	beq.n	801237a <LoRaMacCryptoSecureMessage+0xca>
        {
            return retval;
 8012376:	7dbb      	ldrb	r3, [r7, #22]
 8012378:	e00f      	b.n	801239a <LoRaMacCryptoSecureMessage+0xea>
        }
    }

    // Re-serialize message to add the MIC
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 801237a:	6878      	ldr	r0, [r7, #4]
 801237c:	f000 fb44 	bl	8012a08 <LoRaMacSerializerData>
 8012380:	4603      	mov	r3, r0
 8012382:	2b00      	cmp	r3, #0
 8012384:	d001      	beq.n	801238a <LoRaMacCryptoSecureMessage+0xda>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8012386:	2311      	movs	r3, #17
 8012388:	e007      	b.n	801239a <LoRaMacCryptoSecureMessage+0xea>
    }

    CryptoCtx.NvmCtx->FCntList.FCntUp = fCntUp;
 801238a:	4b06      	ldr	r3, [pc, #24]	; (80123a4 <LoRaMacCryptoSecureMessage+0xf4>)
 801238c:	681b      	ldr	r3, [r3, #0]
 801238e:	68fa      	ldr	r2, [r7, #12]
 8012390:	60da      	str	r2, [r3, #12]
    CryptoCtx.EventCryptoNvmCtxChanged( );
 8012392:	4b04      	ldr	r3, [pc, #16]	; (80123a4 <LoRaMacCryptoSecureMessage+0xf4>)
 8012394:	685b      	ldr	r3, [r3, #4]
 8012396:	4798      	blx	r3

    return LORAMAC_CRYPTO_SUCCESS;
 8012398:	2300      	movs	r3, #0
}
 801239a:	4618      	mov	r0, r3
 801239c:	371c      	adds	r7, #28
 801239e:	46bd      	mov	sp, r7
 80123a0:	bd90      	pop	{r4, r7, pc}
 80123a2:	bf00      	nop
 80123a4:	20000c4c 	.word	0x20000c4c

080123a8 <LoRaMacCryptoUnsecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoUnsecureMessage( AddressIdentifier_t addrID, uint32_t address, FCntIdentifier_t fCntID, uint32_t fCntDown, LoRaMacMessageData_t* macMsg )
{
 80123a8:	b590      	push	{r4, r7, lr}
 80123aa:	b08b      	sub	sp, #44	; 0x2c
 80123ac:	af04      	add	r7, sp, #16
 80123ae:	60b9      	str	r1, [r7, #8]
 80123b0:	607b      	str	r3, [r7, #4]
 80123b2:	4603      	mov	r3, r0
 80123b4:	73fb      	strb	r3, [r7, #15]
 80123b6:	4613      	mov	r3, r2
 80123b8:	73bb      	strb	r3, [r7, #14]
    if( macMsg == 0 )
 80123ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80123bc:	2b00      	cmp	r3, #0
 80123be:	d101      	bne.n	80123c4 <LoRaMacCryptoUnsecureMessage+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80123c0:	230a      	movs	r3, #10
 80123c2:	e084      	b.n	80124ce <LoRaMacCryptoUnsecureMessage+0x126>
    }

    if( CheckFCntDown( fCntID, fCntDown ) == false )
 80123c4:	7bbb      	ldrb	r3, [r7, #14]
 80123c6:	6879      	ldr	r1, [r7, #4]
 80123c8:	4618      	mov	r0, r3
 80123ca:	f7ff fcc1 	bl	8011d50 <CheckFCntDown>
 80123ce:	4603      	mov	r3, r0
 80123d0:	f083 0301 	eor.w	r3, r3, #1
 80123d4:	b2db      	uxtb	r3, r3
 80123d6:	2b00      	cmp	r3, #0
 80123d8:	d001      	beq.n	80123de <LoRaMacCryptoUnsecureMessage+0x36>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 80123da:	2306      	movs	r3, #6
 80123dc:	e077      	b.n	80124ce <LoRaMacCryptoUnsecureMessage+0x126>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 80123de:	2313      	movs	r3, #19
 80123e0:	757b      	strb	r3, [r7, #21]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 80123e2:	2303      	movs	r3, #3
 80123e4:	75fb      	strb	r3, [r7, #23]

#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
    KeyIdentifier_t micComputationKeyID = S_NWK_S_INT_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
    KeyIdentifier_t micComputationKeyID = NWK_S_KEY;
 80123e6:	2302      	movs	r3, #2
 80123e8:	753b      	strb	r3, [r7, #20]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
    KeyAddr_t* curItem;

    // Parse the message
    if( LoRaMacParserData( macMsg ) != LORAMAC_PARSER_SUCCESS )
 80123ea:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80123ec:	f000 f995 	bl	801271a <LoRaMacParserData>
 80123f0:	4603      	mov	r3, r0
 80123f2:	2b00      	cmp	r3, #0
 80123f4:	d001      	beq.n	80123fa <LoRaMacCryptoUnsecureMessage+0x52>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 80123f6:	2310      	movs	r3, #16
 80123f8:	e069      	b.n	80124ce <LoRaMacCryptoUnsecureMessage+0x126>
    }

    // Determine current security context
    retval = GetKeyAddrItem( addrID, &curItem );
 80123fa:	f107 0210 	add.w	r2, r7, #16
 80123fe:	7bfb      	ldrb	r3, [r7, #15]
 8012400:	4611      	mov	r1, r2
 8012402:	4618      	mov	r0, r3
 8012404:	f7ff fbda 	bl	8011bbc <GetKeyAddrItem>
 8012408:	4603      	mov	r3, r0
 801240a:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 801240c:	7d7b      	ldrb	r3, [r7, #21]
 801240e:	2b00      	cmp	r3, #0
 8012410:	d001      	beq.n	8012416 <LoRaMacCryptoUnsecureMessage+0x6e>
    {
        return retval;
 8012412:	7d7b      	ldrb	r3, [r7, #21]
 8012414:	e05b      	b.n	80124ce <LoRaMacCryptoUnsecureMessage+0x126>
    }

    payloadDecryptionKeyID = curItem->AppSkey;
 8012416:	693b      	ldr	r3, [r7, #16]
 8012418:	785b      	ldrb	r3, [r3, #1]
 801241a:	75fb      	strb	r3, [r7, #23]
    micComputationKeyID = curItem->NwkSkey;
 801241c:	693b      	ldr	r3, [r7, #16]
 801241e:	789b      	ldrb	r3, [r3, #2]
 8012420:	753b      	strb	r3, [r7, #20]

    // Check if it is our address
    if( address != macMsg->FHDR.DevAddr )
 8012422:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012424:	689b      	ldr	r3, [r3, #8]
 8012426:	68ba      	ldr	r2, [r7, #8]
 8012428:	429a      	cmp	r2, r3
 801242a:	d001      	beq.n	8012430 <LoRaMacCryptoUnsecureMessage+0x88>
    {
        return LORAMAC_CRYPTO_FAIL_ADDRESS;
 801242c:	2302      	movs	r3, #2
 801242e:	e04e      	b.n	80124ce <LoRaMacCryptoUnsecureMessage+0x126>
    }

    // Compute mic
    bool isAck = macMsg->FHDR.FCtrl.Bits.Ack;
 8012430:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012432:	7b1b      	ldrb	r3, [r3, #12]
 8012434:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8012438:	b2db      	uxtb	r3, r3
 801243a:	2b00      	cmp	r3, #0
 801243c:	bf14      	ite	ne
 801243e:	2301      	movne	r3, #1
 8012440:	2300      	moveq	r3, #0
 8012442:	75bb      	strb	r3, [r7, #22]
    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 )
 8012444:	4b24      	ldr	r3, [pc, #144]	; (80124d8 <LoRaMacCryptoUnsecureMessage+0x130>)
 8012446:	681b      	ldr	r3, [r3, #0]
 8012448:	789b      	ldrb	r3, [r3, #2]
 801244a:	2b00      	cmp	r3, #0
 801244c:	d101      	bne.n	8012452 <LoRaMacCryptoUnsecureMessage+0xaa>
    {
        // In legacy mode the IsAck parameter is forced to be false since the ConfFCnt field is not used.
        isAck = false;
 801244e:	2300      	movs	r3, #0
 8012450:	75bb      	strb	r3, [r7, #22]
    }

    // Verify mic
    retval = VerifyCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, isAck, DOWNLINK, address, fCntDown, macMsg->MIC );
 8012452:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012454:	6818      	ldr	r0, [r3, #0]
 8012456:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012458:	791b      	ldrb	r3, [r3, #4]
 801245a:	b29b      	uxth	r3, r3
 801245c:	3b04      	subs	r3, #4
 801245e:	b299      	uxth	r1, r3
 8012460:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012462:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012464:	7dbc      	ldrb	r4, [r7, #22]
 8012466:	7d3a      	ldrb	r2, [r7, #20]
 8012468:	9303      	str	r3, [sp, #12]
 801246a:	687b      	ldr	r3, [r7, #4]
 801246c:	9302      	str	r3, [sp, #8]
 801246e:	68bb      	ldr	r3, [r7, #8]
 8012470:	9301      	str	r3, [sp, #4]
 8012472:	2301      	movs	r3, #1
 8012474:	9300      	str	r3, [sp, #0]
 8012476:	4623      	mov	r3, r4
 8012478:	f7ff fb38 	bl	8011aec <VerifyCmacB0>
 801247c:	4603      	mov	r3, r0
 801247e:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8012480:	7d7b      	ldrb	r3, [r7, #21]
 8012482:	2b00      	cmp	r3, #0
 8012484:	d001      	beq.n	801248a <LoRaMacCryptoUnsecureMessage+0xe2>
    {
        return retval;
 8012486:	7d7b      	ldrb	r3, [r7, #21]
 8012488:	e021      	b.n	80124ce <LoRaMacCryptoUnsecureMessage+0x126>
    }

    // Decrypt payload
    if( macMsg->FPort == 0 )
 801248a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801248c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8012490:	2b00      	cmp	r3, #0
 8012492:	d101      	bne.n	8012498 <LoRaMacCryptoUnsecureMessage+0xf0>
    {
        // Use network session encryption key
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 8012494:	2302      	movs	r3, #2
 8012496:	75fb      	strb	r3, [r7, #23]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
    }
    retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, address, DOWNLINK, fCntDown );
 8012498:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801249a:	6a58      	ldr	r0, [r3, #36]	; 0x24
 801249c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801249e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80124a2:	b219      	sxth	r1, r3
 80124a4:	7dfa      	ldrb	r2, [r7, #23]
 80124a6:	687b      	ldr	r3, [r7, #4]
 80124a8:	9301      	str	r3, [sp, #4]
 80124aa:	2301      	movs	r3, #1
 80124ac:	9300      	str	r3, [sp, #0]
 80124ae:	68bb      	ldr	r3, [r7, #8]
 80124b0:	f7ff f9de 	bl	8011870 <PayloadEncrypt>
 80124b4:	4603      	mov	r3, r0
 80124b6:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 80124b8:	7d7b      	ldrb	r3, [r7, #21]
 80124ba:	2b00      	cmp	r3, #0
 80124bc:	d001      	beq.n	80124c2 <LoRaMacCryptoUnsecureMessage+0x11a>
    {
        return retval;
 80124be:	7d7b      	ldrb	r3, [r7, #21]
 80124c0:	e005      	b.n	80124ce <LoRaMacCryptoUnsecureMessage+0x126>
            }
        } 
    }
#endif

    UpdateFCntDown( fCntID, fCntDown );
 80124c2:	7bbb      	ldrb	r3, [r7, #14]
 80124c4:	6879      	ldr	r1, [r7, #4]
 80124c6:	4618      	mov	r0, r3
 80124c8:	f7ff fc66 	bl	8011d98 <UpdateFCntDown>

    return LORAMAC_CRYPTO_SUCCESS;
 80124cc:	2300      	movs	r3, #0
}
 80124ce:	4618      	mov	r0, r3
 80124d0:	371c      	adds	r7, #28
 80124d2:	46bd      	mov	sp, r7
 80124d4:	bd90      	pop	{r4, r7, pc}
 80124d6:	bf00      	nop
 80124d8:	20000c4c 	.word	0x20000c4c

080124dc <LoRaMacCryptoDeriveMcRootKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoDeriveMcRootKey( KeyIdentifier_t keyID )
{
 80124dc:	b580      	push	{r7, lr}
 80124de:	b086      	sub	sp, #24
 80124e0:	af00      	add	r7, sp, #0
 80124e2:	4603      	mov	r3, r0
 80124e4:	71fb      	strb	r3, [r7, #7]
    // Prevent other keys than AppKey
    if( keyID != APP_KEY )
 80124e6:	79fb      	ldrb	r3, [r7, #7]
 80124e8:	2b00      	cmp	r3, #0
 80124ea:	d001      	beq.n	80124f0 <LoRaMacCryptoDeriveMcRootKey+0x14>
    {
        return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 80124ec:	230b      	movs	r3, #11
 80124ee:	e01c      	b.n	801252a <LoRaMacCryptoDeriveMcRootKey+0x4e>
    }
    uint8_t compBase[16] = { 0 };
 80124f0:	f107 0308 	add.w	r3, r7, #8
 80124f4:	2200      	movs	r2, #0
 80124f6:	601a      	str	r2, [r3, #0]
 80124f8:	605a      	str	r2, [r3, #4]
 80124fa:	609a      	str	r2, [r3, #8]
 80124fc:	60da      	str	r2, [r3, #12]

    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 1 )
 80124fe:	4b0d      	ldr	r3, [pc, #52]	; (8012534 <LoRaMacCryptoDeriveMcRootKey+0x58>)
 8012500:	681b      	ldr	r3, [r3, #0]
 8012502:	789b      	ldrb	r3, [r3, #2]
 8012504:	2b01      	cmp	r3, #1
 8012506:	d101      	bne.n	801250c <LoRaMacCryptoDeriveMcRootKey+0x30>
    {
        compBase[0] = 0x20;
 8012508:	2320      	movs	r3, #32
 801250a:	723b      	strb	r3, [r7, #8]
    }
    if( SecureElementDeriveAndStoreKey( CryptoCtx.NvmCtx->LrWanVersion, compBase, keyID, MC_ROOT_KEY ) != SECURE_ELEMENT_SUCCESS )
 801250c:	4b09      	ldr	r3, [pc, #36]	; (8012534 <LoRaMacCryptoDeriveMcRootKey+0x58>)
 801250e:	6818      	ldr	r0, [r3, #0]
 8012510:	79fa      	ldrb	r2, [r7, #7]
 8012512:	f107 0108 	add.w	r1, r7, #8
 8012516:	2304      	movs	r3, #4
 8012518:	6800      	ldr	r0, [r0, #0]
 801251a:	f7f8 fa8f 	bl	800aa3c <SecureElementDeriveAndStoreKey>
 801251e:	4603      	mov	r3, r0
 8012520:	2b00      	cmp	r3, #0
 8012522:	d001      	beq.n	8012528 <LoRaMacCryptoDeriveMcRootKey+0x4c>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8012524:	230f      	movs	r3, #15
 8012526:	e000      	b.n	801252a <LoRaMacCryptoDeriveMcRootKey+0x4e>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8012528:	2300      	movs	r3, #0
}
 801252a:	4618      	mov	r0, r3
 801252c:	3718      	adds	r7, #24
 801252e:	46bd      	mov	sp, r7
 8012530:	bd80      	pop	{r7, pc}
 8012532:	bf00      	nop
 8012534:	20000c4c 	.word	0x20000c4c

08012538 <LoRaMacCryptoDeriveMcKEKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoDeriveMcKEKey( KeyIdentifier_t keyID )
{
 8012538:	b580      	push	{r7, lr}
 801253a:	b086      	sub	sp, #24
 801253c:	af00      	add	r7, sp, #0
 801253e:	4603      	mov	r3, r0
 8012540:	71fb      	strb	r3, [r7, #7]
    // Prevent other keys than McRootKey
    if( keyID != MC_ROOT_KEY )
 8012542:	79fb      	ldrb	r3, [r7, #7]
 8012544:	2b04      	cmp	r3, #4
 8012546:	d001      	beq.n	801254c <LoRaMacCryptoDeriveMcKEKey+0x14>
    {
        return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 8012548:	230b      	movs	r3, #11
 801254a:	e015      	b.n	8012578 <LoRaMacCryptoDeriveMcKEKey+0x40>
    }
    uint8_t compBase[16] = { 0 };
 801254c:	f107 0308 	add.w	r3, r7, #8
 8012550:	2200      	movs	r2, #0
 8012552:	601a      	str	r2, [r3, #0]
 8012554:	605a      	str	r2, [r3, #4]
 8012556:	609a      	str	r2, [r3, #8]
 8012558:	60da      	str	r2, [r3, #12]

    if( SecureElementDeriveAndStoreKey( CryptoCtx.NvmCtx->LrWanVersion, compBase, keyID, MC_KE_KEY ) != SECURE_ELEMENT_SUCCESS )
 801255a:	4b09      	ldr	r3, [pc, #36]	; (8012580 <LoRaMacCryptoDeriveMcKEKey+0x48>)
 801255c:	6818      	ldr	r0, [r3, #0]
 801255e:	79fa      	ldrb	r2, [r7, #7]
 8012560:	f107 0108 	add.w	r1, r7, #8
 8012564:	237f      	movs	r3, #127	; 0x7f
 8012566:	6800      	ldr	r0, [r0, #0]
 8012568:	f7f8 fa68 	bl	800aa3c <SecureElementDeriveAndStoreKey>
 801256c:	4603      	mov	r3, r0
 801256e:	2b00      	cmp	r3, #0
 8012570:	d001      	beq.n	8012576 <LoRaMacCryptoDeriveMcKEKey+0x3e>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8012572:	230f      	movs	r3, #15
 8012574:	e000      	b.n	8012578 <LoRaMacCryptoDeriveMcKEKey+0x40>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8012576:	2300      	movs	r3, #0
}
 8012578:	4618      	mov	r0, r3
 801257a:	3718      	adds	r7, #24
 801257c:	46bd      	mov	sp, r7
 801257e:	bd80      	pop	{r7, pc}
 8012580:	20000c4c 	.word	0x20000c4c

08012584 <LoRaMacParserJoinAccept>:
 */
#include "LoRaMacParser.h"
#include "utilities.h"

LoRaMacParserStatus_t LoRaMacParserJoinAccept( LoRaMacMessageJoinAccept_t* macMsg )
{
 8012584:	b580      	push	{r7, lr}
 8012586:	b084      	sub	sp, #16
 8012588:	af00      	add	r7, sp, #0
 801258a:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 801258c:	687b      	ldr	r3, [r7, #4]
 801258e:	2b00      	cmp	r3, #0
 8012590:	d003      	beq.n	801259a <LoRaMacParserJoinAccept+0x16>
 8012592:	687b      	ldr	r3, [r7, #4]
 8012594:	681b      	ldr	r3, [r3, #0]
 8012596:	2b00      	cmp	r3, #0
 8012598:	d101      	bne.n	801259e <LoRaMacParserJoinAccept+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 801259a:	2302      	movs	r3, #2
 801259c:	e0b9      	b.n	8012712 <LoRaMacParserJoinAccept+0x18e>
    }

    uint16_t bufItr = 0;
 801259e:	2300      	movs	r3, #0
 80125a0:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 80125a2:	687b      	ldr	r3, [r7, #4]
 80125a4:	681a      	ldr	r2, [r3, #0]
 80125a6:	89fb      	ldrh	r3, [r7, #14]
 80125a8:	1c59      	adds	r1, r3, #1
 80125aa:	81f9      	strh	r1, [r7, #14]
 80125ac:	4413      	add	r3, r2
 80125ae:	781a      	ldrb	r2, [r3, #0]
 80125b0:	687b      	ldr	r3, [r7, #4]
 80125b2:	715a      	strb	r2, [r3, #5]

    memcpy1( macMsg->JoinNonce, &macMsg->Buffer[bufItr], 3 );
 80125b4:	687b      	ldr	r3, [r7, #4]
 80125b6:	1d98      	adds	r0, r3, #6
 80125b8:	687b      	ldr	r3, [r7, #4]
 80125ba:	681a      	ldr	r2, [r3, #0]
 80125bc:	89fb      	ldrh	r3, [r7, #14]
 80125be:	4413      	add	r3, r2
 80125c0:	2203      	movs	r2, #3
 80125c2:	4619      	mov	r1, r3
 80125c4:	f004 f85b 	bl	801667e <memcpy1>
    bufItr = bufItr + 3;
 80125c8:	89fb      	ldrh	r3, [r7, #14]
 80125ca:	3303      	adds	r3, #3
 80125cc:	81fb      	strh	r3, [r7, #14]

    memcpy1( macMsg->NetID, &macMsg->Buffer[bufItr], 3 );
 80125ce:	687b      	ldr	r3, [r7, #4]
 80125d0:	f103 0009 	add.w	r0, r3, #9
 80125d4:	687b      	ldr	r3, [r7, #4]
 80125d6:	681a      	ldr	r2, [r3, #0]
 80125d8:	89fb      	ldrh	r3, [r7, #14]
 80125da:	4413      	add	r3, r2
 80125dc:	2203      	movs	r2, #3
 80125de:	4619      	mov	r1, r3
 80125e0:	f004 f84d 	bl	801667e <memcpy1>
    bufItr = bufItr + 3;
 80125e4:	89fb      	ldrh	r3, [r7, #14]
 80125e6:	3303      	adds	r3, #3
 80125e8:	81fb      	strh	r3, [r7, #14]

    macMsg->DevAddr = ( uint32_t ) macMsg->Buffer[bufItr++];
 80125ea:	687b      	ldr	r3, [r7, #4]
 80125ec:	681a      	ldr	r2, [r3, #0]
 80125ee:	89fb      	ldrh	r3, [r7, #14]
 80125f0:	1c59      	adds	r1, r3, #1
 80125f2:	81f9      	strh	r1, [r7, #14]
 80125f4:	4413      	add	r3, r2
 80125f6:	781b      	ldrb	r3, [r3, #0]
 80125f8:	461a      	mov	r2, r3
 80125fa:	687b      	ldr	r3, [r7, #4]
 80125fc:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 80125fe:	687b      	ldr	r3, [r7, #4]
 8012600:	681a      	ldr	r2, [r3, #0]
 8012602:	89fb      	ldrh	r3, [r7, #14]
 8012604:	1c59      	adds	r1, r3, #1
 8012606:	81f9      	strh	r1, [r7, #14]
 8012608:	4413      	add	r3, r2
 801260a:	781b      	ldrb	r3, [r3, #0]
 801260c:	021a      	lsls	r2, r3, #8
 801260e:	687b      	ldr	r3, [r7, #4]
 8012610:	68db      	ldr	r3, [r3, #12]
 8012612:	431a      	orrs	r2, r3
 8012614:	687b      	ldr	r3, [r7, #4]
 8012616:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8012618:	687b      	ldr	r3, [r7, #4]
 801261a:	681a      	ldr	r2, [r3, #0]
 801261c:	89fb      	ldrh	r3, [r7, #14]
 801261e:	1c59      	adds	r1, r3, #1
 8012620:	81f9      	strh	r1, [r7, #14]
 8012622:	4413      	add	r3, r2
 8012624:	781b      	ldrb	r3, [r3, #0]
 8012626:	041a      	lsls	r2, r3, #16
 8012628:	687b      	ldr	r3, [r7, #4]
 801262a:	68db      	ldr	r3, [r3, #12]
 801262c:	431a      	orrs	r2, r3
 801262e:	687b      	ldr	r3, [r7, #4]
 8012630:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8012632:	687b      	ldr	r3, [r7, #4]
 8012634:	681a      	ldr	r2, [r3, #0]
 8012636:	89fb      	ldrh	r3, [r7, #14]
 8012638:	1c59      	adds	r1, r3, #1
 801263a:	81f9      	strh	r1, [r7, #14]
 801263c:	4413      	add	r3, r2
 801263e:	781b      	ldrb	r3, [r3, #0]
 8012640:	061a      	lsls	r2, r3, #24
 8012642:	687b      	ldr	r3, [r7, #4]
 8012644:	68db      	ldr	r3, [r3, #12]
 8012646:	431a      	orrs	r2, r3
 8012648:	687b      	ldr	r3, [r7, #4]
 801264a:	60da      	str	r2, [r3, #12]

    macMsg->DLSettings.Value = macMsg->Buffer[bufItr++];
 801264c:	687b      	ldr	r3, [r7, #4]
 801264e:	681a      	ldr	r2, [r3, #0]
 8012650:	89fb      	ldrh	r3, [r7, #14]
 8012652:	1c59      	adds	r1, r3, #1
 8012654:	81f9      	strh	r1, [r7, #14]
 8012656:	4413      	add	r3, r2
 8012658:	781a      	ldrb	r2, [r3, #0]
 801265a:	687b      	ldr	r3, [r7, #4]
 801265c:	741a      	strb	r2, [r3, #16]

    macMsg->RxDelay = macMsg->Buffer[bufItr++];
 801265e:	687b      	ldr	r3, [r7, #4]
 8012660:	681a      	ldr	r2, [r3, #0]
 8012662:	89fb      	ldrh	r3, [r7, #14]
 8012664:	1c59      	adds	r1, r3, #1
 8012666:	81f9      	strh	r1, [r7, #14]
 8012668:	4413      	add	r3, r2
 801266a:	781a      	ldrb	r2, [r3, #0]
 801266c:	687b      	ldr	r3, [r7, #4]
 801266e:	745a      	strb	r2, [r3, #17]

    if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) == LORAMAC_CF_LIST_FIELD_SIZE )
 8012670:	687b      	ldr	r3, [r7, #4]
 8012672:	791b      	ldrb	r3, [r3, #4]
 8012674:	1f1a      	subs	r2, r3, #4
 8012676:	89fb      	ldrh	r3, [r7, #14]
 8012678:	1ad3      	subs	r3, r2, r3
 801267a:	2b10      	cmp	r3, #16
 801267c:	d10e      	bne.n	801269c <LoRaMacParserJoinAccept+0x118>
    {
        memcpy1( macMsg->CFList, &macMsg->Buffer[bufItr], LORAMAC_CF_LIST_FIELD_SIZE );
 801267e:	687b      	ldr	r3, [r7, #4]
 8012680:	f103 0012 	add.w	r0, r3, #18
 8012684:	687b      	ldr	r3, [r7, #4]
 8012686:	681a      	ldr	r2, [r3, #0]
 8012688:	89fb      	ldrh	r3, [r7, #14]
 801268a:	4413      	add	r3, r2
 801268c:	2210      	movs	r2, #16
 801268e:	4619      	mov	r1, r3
 8012690:	f003 fff5 	bl	801667e <memcpy1>
        bufItr = bufItr + LORAMAC_CF_LIST_FIELD_SIZE;
 8012694:	89fb      	ldrh	r3, [r7, #14]
 8012696:	3310      	adds	r3, #16
 8012698:	81fb      	strh	r3, [r7, #14]
 801269a:	e008      	b.n	80126ae <LoRaMacParserJoinAccept+0x12a>
    }
    else if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) > 0 )
 801269c:	687b      	ldr	r3, [r7, #4]
 801269e:	791b      	ldrb	r3, [r3, #4]
 80126a0:	1f1a      	subs	r2, r3, #4
 80126a2:	89fb      	ldrh	r3, [r7, #14]
 80126a4:	1ad3      	subs	r3, r2, r3
 80126a6:	2b00      	cmp	r3, #0
 80126a8:	dd01      	ble.n	80126ae <LoRaMacParserJoinAccept+0x12a>
    {
        return LORAMAC_PARSER_FAIL;
 80126aa:	2301      	movs	r3, #1
 80126ac:	e031      	b.n	8012712 <LoRaMacParserJoinAccept+0x18e>
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[bufItr++];
 80126ae:	687b      	ldr	r3, [r7, #4]
 80126b0:	681a      	ldr	r2, [r3, #0]
 80126b2:	89fb      	ldrh	r3, [r7, #14]
 80126b4:	1c59      	adds	r1, r3, #1
 80126b6:	81f9      	strh	r1, [r7, #14]
 80126b8:	4413      	add	r3, r2
 80126ba:	781b      	ldrb	r3, [r3, #0]
 80126bc:	461a      	mov	r2, r3
 80126be:	687b      	ldr	r3, [r7, #4]
 80126c0:	625a      	str	r2, [r3, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 80126c2:	687b      	ldr	r3, [r7, #4]
 80126c4:	681a      	ldr	r2, [r3, #0]
 80126c6:	89fb      	ldrh	r3, [r7, #14]
 80126c8:	1c59      	adds	r1, r3, #1
 80126ca:	81f9      	strh	r1, [r7, #14]
 80126cc:	4413      	add	r3, r2
 80126ce:	781b      	ldrb	r3, [r3, #0]
 80126d0:	021a      	lsls	r2, r3, #8
 80126d2:	687b      	ldr	r3, [r7, #4]
 80126d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80126d6:	431a      	orrs	r2, r3
 80126d8:	687b      	ldr	r3, [r7, #4]
 80126da:	625a      	str	r2, [r3, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 80126dc:	687b      	ldr	r3, [r7, #4]
 80126de:	681a      	ldr	r2, [r3, #0]
 80126e0:	89fb      	ldrh	r3, [r7, #14]
 80126e2:	1c59      	adds	r1, r3, #1
 80126e4:	81f9      	strh	r1, [r7, #14]
 80126e6:	4413      	add	r3, r2
 80126e8:	781b      	ldrb	r3, [r3, #0]
 80126ea:	041a      	lsls	r2, r3, #16
 80126ec:	687b      	ldr	r3, [r7, #4]
 80126ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80126f0:	431a      	orrs	r2, r3
 80126f2:	687b      	ldr	r3, [r7, #4]
 80126f4:	625a      	str	r2, [r3, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 80126f6:	687b      	ldr	r3, [r7, #4]
 80126f8:	681a      	ldr	r2, [r3, #0]
 80126fa:	89fb      	ldrh	r3, [r7, #14]
 80126fc:	1c59      	adds	r1, r3, #1
 80126fe:	81f9      	strh	r1, [r7, #14]
 8012700:	4413      	add	r3, r2
 8012702:	781b      	ldrb	r3, [r3, #0]
 8012704:	061a      	lsls	r2, r3, #24
 8012706:	687b      	ldr	r3, [r7, #4]
 8012708:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801270a:	431a      	orrs	r2, r3
 801270c:	687b      	ldr	r3, [r7, #4]
 801270e:	625a      	str	r2, [r3, #36]	; 0x24

    return LORAMAC_PARSER_SUCCESS;
 8012710:	2300      	movs	r3, #0
}
 8012712:	4618      	mov	r0, r3
 8012714:	3710      	adds	r7, #16
 8012716:	46bd      	mov	sp, r7
 8012718:	bd80      	pop	{r7, pc}

0801271a <LoRaMacParserData>:

LoRaMacParserStatus_t LoRaMacParserData( LoRaMacMessageData_t* macMsg )
{
 801271a:	b580      	push	{r7, lr}
 801271c:	b084      	sub	sp, #16
 801271e:	af00      	add	r7, sp, #0
 8012720:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8012722:	687b      	ldr	r3, [r7, #4]
 8012724:	2b00      	cmp	r3, #0
 8012726:	d003      	beq.n	8012730 <LoRaMacParserData+0x16>
 8012728:	687b      	ldr	r3, [r7, #4]
 801272a:	681b      	ldr	r3, [r3, #0]
 801272c:	2b00      	cmp	r3, #0
 801272e:	d101      	bne.n	8012734 <LoRaMacParserData+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 8012730:	2302      	movs	r3, #2
 8012732:	e0e3      	b.n	80128fc <LoRaMacParserData+0x1e2>
    }

    uint16_t bufItr = 0;
 8012734:	2300      	movs	r3, #0
 8012736:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 8012738:	687b      	ldr	r3, [r7, #4]
 801273a:	681a      	ldr	r2, [r3, #0]
 801273c:	89fb      	ldrh	r3, [r7, #14]
 801273e:	1c59      	adds	r1, r3, #1
 8012740:	81f9      	strh	r1, [r7, #14]
 8012742:	4413      	add	r3, r2
 8012744:	781a      	ldrb	r2, [r3, #0]
 8012746:	687b      	ldr	r3, [r7, #4]
 8012748:	715a      	strb	r2, [r3, #5]

    macMsg->FHDR.DevAddr = macMsg->Buffer[bufItr++];
 801274a:	687b      	ldr	r3, [r7, #4]
 801274c:	681a      	ldr	r2, [r3, #0]
 801274e:	89fb      	ldrh	r3, [r7, #14]
 8012750:	1c59      	adds	r1, r3, #1
 8012752:	81f9      	strh	r1, [r7, #14]
 8012754:	4413      	add	r3, r2
 8012756:	781b      	ldrb	r3, [r3, #0]
 8012758:	461a      	mov	r2, r3
 801275a:	687b      	ldr	r3, [r7, #4]
 801275c:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 801275e:	687b      	ldr	r3, [r7, #4]
 8012760:	681a      	ldr	r2, [r3, #0]
 8012762:	89fb      	ldrh	r3, [r7, #14]
 8012764:	1c59      	adds	r1, r3, #1
 8012766:	81f9      	strh	r1, [r7, #14]
 8012768:	4413      	add	r3, r2
 801276a:	781b      	ldrb	r3, [r3, #0]
 801276c:	021a      	lsls	r2, r3, #8
 801276e:	687b      	ldr	r3, [r7, #4]
 8012770:	689b      	ldr	r3, [r3, #8]
 8012772:	431a      	orrs	r2, r3
 8012774:	687b      	ldr	r3, [r7, #4]
 8012776:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8012778:	687b      	ldr	r3, [r7, #4]
 801277a:	681a      	ldr	r2, [r3, #0]
 801277c:	89fb      	ldrh	r3, [r7, #14]
 801277e:	1c59      	adds	r1, r3, #1
 8012780:	81f9      	strh	r1, [r7, #14]
 8012782:	4413      	add	r3, r2
 8012784:	781b      	ldrb	r3, [r3, #0]
 8012786:	041a      	lsls	r2, r3, #16
 8012788:	687b      	ldr	r3, [r7, #4]
 801278a:	689b      	ldr	r3, [r3, #8]
 801278c:	431a      	orrs	r2, r3
 801278e:	687b      	ldr	r3, [r7, #4]
 8012790:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8012792:	687b      	ldr	r3, [r7, #4]
 8012794:	681a      	ldr	r2, [r3, #0]
 8012796:	89fb      	ldrh	r3, [r7, #14]
 8012798:	1c59      	adds	r1, r3, #1
 801279a:	81f9      	strh	r1, [r7, #14]
 801279c:	4413      	add	r3, r2
 801279e:	781b      	ldrb	r3, [r3, #0]
 80127a0:	061a      	lsls	r2, r3, #24
 80127a2:	687b      	ldr	r3, [r7, #4]
 80127a4:	689b      	ldr	r3, [r3, #8]
 80127a6:	431a      	orrs	r2, r3
 80127a8:	687b      	ldr	r3, [r7, #4]
 80127aa:	609a      	str	r2, [r3, #8]

    macMsg->FHDR.FCtrl.Value = macMsg->Buffer[bufItr++];
 80127ac:	687b      	ldr	r3, [r7, #4]
 80127ae:	681a      	ldr	r2, [r3, #0]
 80127b0:	89fb      	ldrh	r3, [r7, #14]
 80127b2:	1c59      	adds	r1, r3, #1
 80127b4:	81f9      	strh	r1, [r7, #14]
 80127b6:	4413      	add	r3, r2
 80127b8:	781a      	ldrb	r2, [r3, #0]
 80127ba:	687b      	ldr	r3, [r7, #4]
 80127bc:	731a      	strb	r2, [r3, #12]

    macMsg->FHDR.FCnt = macMsg->Buffer[bufItr++];
 80127be:	687b      	ldr	r3, [r7, #4]
 80127c0:	681a      	ldr	r2, [r3, #0]
 80127c2:	89fb      	ldrh	r3, [r7, #14]
 80127c4:	1c59      	adds	r1, r3, #1
 80127c6:	81f9      	strh	r1, [r7, #14]
 80127c8:	4413      	add	r3, r2
 80127ca:	781b      	ldrb	r3, [r3, #0]
 80127cc:	b29a      	uxth	r2, r3
 80127ce:	687b      	ldr	r3, [r7, #4]
 80127d0:	81da      	strh	r2, [r3, #14]
    macMsg->FHDR.FCnt |= macMsg->Buffer[bufItr++] << 8;
 80127d2:	687b      	ldr	r3, [r7, #4]
 80127d4:	681a      	ldr	r2, [r3, #0]
 80127d6:	89fb      	ldrh	r3, [r7, #14]
 80127d8:	1c59      	adds	r1, r3, #1
 80127da:	81f9      	strh	r1, [r7, #14]
 80127dc:	4413      	add	r3, r2
 80127de:	781b      	ldrb	r3, [r3, #0]
 80127e0:	0219      	lsls	r1, r3, #8
 80127e2:	687b      	ldr	r3, [r7, #4]
 80127e4:	89db      	ldrh	r3, [r3, #14]
 80127e6:	b21a      	sxth	r2, r3
 80127e8:	b20b      	sxth	r3, r1
 80127ea:	4313      	orrs	r3, r2
 80127ec:	b21b      	sxth	r3, r3
 80127ee:	b29a      	uxth	r2, r3
 80127f0:	687b      	ldr	r3, [r7, #4]
 80127f2:	81da      	strh	r2, [r3, #14]

    if( macMsg->FHDR.FCtrl.Bits.FOptsLen <= 15 )
    {
        memcpy1( macMsg->FHDR.FOpts, &macMsg->Buffer[bufItr], macMsg->FHDR.FCtrl.Bits.FOptsLen );
 80127f4:	687b      	ldr	r3, [r7, #4]
 80127f6:	f103 0010 	add.w	r0, r3, #16
 80127fa:	687b      	ldr	r3, [r7, #4]
 80127fc:	681a      	ldr	r2, [r3, #0]
 80127fe:	89fb      	ldrh	r3, [r7, #14]
 8012800:	18d1      	adds	r1, r2, r3
 8012802:	687b      	ldr	r3, [r7, #4]
 8012804:	7b1b      	ldrb	r3, [r3, #12]
 8012806:	f3c3 0303 	ubfx	r3, r3, #0, #4
 801280a:	b2db      	uxtb	r3, r3
 801280c:	b29b      	uxth	r3, r3
 801280e:	461a      	mov	r2, r3
 8012810:	f003 ff35 	bl	801667e <memcpy1>
        bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 8012814:	687b      	ldr	r3, [r7, #4]
 8012816:	7b1b      	ldrb	r3, [r3, #12]
 8012818:	f3c3 0303 	ubfx	r3, r3, #0, #4
 801281c:	b2db      	uxtb	r3, r3
 801281e:	b29a      	uxth	r2, r3
 8012820:	89fb      	ldrh	r3, [r7, #14]
 8012822:	4413      	add	r3, r2
 8012824:	81fb      	strh	r3, [r7, #14]
    {
        return LORAMAC_PARSER_FAIL;
    }

    // Initialize anyway with zero.
    macMsg->FPort = 0;
 8012826:	687b      	ldr	r3, [r7, #4]
 8012828:	2200      	movs	r2, #0
 801282a:	f883 2020 	strb.w	r2, [r3, #32]
    macMsg->FRMPayloadSize = 0;
 801282e:	687b      	ldr	r3, [r7, #4]
 8012830:	2200      	movs	r2, #0
 8012832:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

    if( ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE ) > 0 )
 8012836:	687b      	ldr	r3, [r7, #4]
 8012838:	791b      	ldrb	r3, [r3, #4]
 801283a:	461a      	mov	r2, r3
 801283c:	89fb      	ldrh	r3, [r7, #14]
 801283e:	1ad3      	subs	r3, r2, r3
 8012840:	3b04      	subs	r3, #4
 8012842:	2b00      	cmp	r3, #0
 8012844:	dd28      	ble.n	8012898 <LoRaMacParserData+0x17e>
    {
        macMsg->FPort = macMsg->Buffer[bufItr++];
 8012846:	687b      	ldr	r3, [r7, #4]
 8012848:	681a      	ldr	r2, [r3, #0]
 801284a:	89fb      	ldrh	r3, [r7, #14]
 801284c:	1c59      	adds	r1, r3, #1
 801284e:	81f9      	strh	r1, [r7, #14]
 8012850:	4413      	add	r3, r2
 8012852:	781a      	ldrb	r2, [r3, #0]
 8012854:	687b      	ldr	r3, [r7, #4]
 8012856:	f883 2020 	strb.w	r2, [r3, #32]

        macMsg->FRMPayloadSize = ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE );
 801285a:	687b      	ldr	r3, [r7, #4]
 801285c:	791a      	ldrb	r2, [r3, #4]
 801285e:	89fb      	ldrh	r3, [r7, #14]
 8012860:	b2db      	uxtb	r3, r3
 8012862:	1ad3      	subs	r3, r2, r3
 8012864:	b2db      	uxtb	r3, r3
 8012866:	3b04      	subs	r3, #4
 8012868:	b2da      	uxtb	r2, r3
 801286a:	687b      	ldr	r3, [r7, #4]
 801286c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        memcpy1( macMsg->FRMPayload, &macMsg->Buffer[bufItr], macMsg->FRMPayloadSize );
 8012870:	687b      	ldr	r3, [r7, #4]
 8012872:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8012874:	687b      	ldr	r3, [r7, #4]
 8012876:	681a      	ldr	r2, [r3, #0]
 8012878:	89fb      	ldrh	r3, [r7, #14]
 801287a:	18d1      	adds	r1, r2, r3
 801287c:	687b      	ldr	r3, [r7, #4]
 801287e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012882:	b29b      	uxth	r3, r3
 8012884:	461a      	mov	r2, r3
 8012886:	f003 fefa 	bl	801667e <memcpy1>
        bufItr = bufItr + macMsg->FRMPayloadSize;
 801288a:	687b      	ldr	r3, [r7, #4]
 801288c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012890:	b29a      	uxth	r2, r3
 8012892:	89fb      	ldrh	r3, [r7, #14]
 8012894:	4413      	add	r3, r2
 8012896:	81fb      	strh	r3, [r7, #14]
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE )];
 8012898:	687b      	ldr	r3, [r7, #4]
 801289a:	681a      	ldr	r2, [r3, #0]
 801289c:	687b      	ldr	r3, [r7, #4]
 801289e:	791b      	ldrb	r3, [r3, #4]
 80128a0:	3b04      	subs	r3, #4
 80128a2:	4413      	add	r3, r2
 80128a4:	781b      	ldrb	r3, [r3, #0]
 80128a6:	461a      	mov	r2, r3
 80128a8:	687b      	ldr	r3, [r7, #4]
 80128aa:	62da      	str	r2, [r3, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 1] << 8 );
 80128ac:	687b      	ldr	r3, [r7, #4]
 80128ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80128b0:	687b      	ldr	r3, [r7, #4]
 80128b2:	6819      	ldr	r1, [r3, #0]
 80128b4:	687b      	ldr	r3, [r7, #4]
 80128b6:	791b      	ldrb	r3, [r3, #4]
 80128b8:	3b03      	subs	r3, #3
 80128ba:	440b      	add	r3, r1
 80128bc:	781b      	ldrb	r3, [r3, #0]
 80128be:	021b      	lsls	r3, r3, #8
 80128c0:	431a      	orrs	r2, r3
 80128c2:	687b      	ldr	r3, [r7, #4]
 80128c4:	62da      	str	r2, [r3, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 2] << 16 );
 80128c6:	687b      	ldr	r3, [r7, #4]
 80128c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80128ca:	687b      	ldr	r3, [r7, #4]
 80128cc:	6819      	ldr	r1, [r3, #0]
 80128ce:	687b      	ldr	r3, [r7, #4]
 80128d0:	791b      	ldrb	r3, [r3, #4]
 80128d2:	3b02      	subs	r3, #2
 80128d4:	440b      	add	r3, r1
 80128d6:	781b      	ldrb	r3, [r3, #0]
 80128d8:	041b      	lsls	r3, r3, #16
 80128da:	431a      	orrs	r2, r3
 80128dc:	687b      	ldr	r3, [r7, #4]
 80128de:	62da      	str	r2, [r3, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 3] << 24 );
 80128e0:	687b      	ldr	r3, [r7, #4]
 80128e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80128e4:	687b      	ldr	r3, [r7, #4]
 80128e6:	6819      	ldr	r1, [r3, #0]
 80128e8:	687b      	ldr	r3, [r7, #4]
 80128ea:	791b      	ldrb	r3, [r3, #4]
 80128ec:	3b01      	subs	r3, #1
 80128ee:	440b      	add	r3, r1
 80128f0:	781b      	ldrb	r3, [r3, #0]
 80128f2:	061b      	lsls	r3, r3, #24
 80128f4:	431a      	orrs	r2, r3
 80128f6:	687b      	ldr	r3, [r7, #4]
 80128f8:	62da      	str	r2, [r3, #44]	; 0x2c

    return LORAMAC_PARSER_SUCCESS;
 80128fa:	2300      	movs	r3, #0
}
 80128fc:	4618      	mov	r0, r3
 80128fe:	3710      	adds	r7, #16
 8012900:	46bd      	mov	sp, r7
 8012902:	bd80      	pop	{r7, pc}

08012904 <LoRaMacSerializerJoinRequest>:
 */
#include "LoRaMacSerializer.h"
#include "utilities.h"

LoRaMacSerializerStatus_t LoRaMacSerializerJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 8012904:	b580      	push	{r7, lr}
 8012906:	b084      	sub	sp, #16
 8012908:	af00      	add	r7, sp, #0
 801290a:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 801290c:	687b      	ldr	r3, [r7, #4]
 801290e:	2b00      	cmp	r3, #0
 8012910:	d003      	beq.n	801291a <LoRaMacSerializerJoinRequest+0x16>
 8012912:	687b      	ldr	r3, [r7, #4]
 8012914:	681b      	ldr	r3, [r3, #0]
 8012916:	2b00      	cmp	r3, #0
 8012918:	d101      	bne.n	801291e <LoRaMacSerializerJoinRequest+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 801291a:	2301      	movs	r3, #1
 801291c:	e070      	b.n	8012a00 <LoRaMacSerializerJoinRequest+0xfc>
    }

    uint16_t bufItr = 0;
 801291e:	2300      	movs	r3, #0
 8012920:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    if( macMsg->BufSize < LORAMAC_JOIN_REQ_MSG_SIZE )
 8012922:	687b      	ldr	r3, [r7, #4]
 8012924:	791b      	ldrb	r3, [r3, #4]
 8012926:	2b16      	cmp	r3, #22
 8012928:	d801      	bhi.n	801292e <LoRaMacSerializerJoinRequest+0x2a>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 801292a:	2302      	movs	r3, #2
 801292c:	e068      	b.n	8012a00 <LoRaMacSerializerJoinRequest+0xfc>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 801292e:	687b      	ldr	r3, [r7, #4]
 8012930:	681a      	ldr	r2, [r3, #0]
 8012932:	89fb      	ldrh	r3, [r7, #14]
 8012934:	1c59      	adds	r1, r3, #1
 8012936:	81f9      	strh	r1, [r7, #14]
 8012938:	4413      	add	r3, r2
 801293a:	687a      	ldr	r2, [r7, #4]
 801293c:	7952      	ldrb	r2, [r2, #5]
 801293e:	701a      	strb	r2, [r3, #0]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->JoinEUI, LORAMAC_JOIN_EUI_FIELD_SIZE );
 8012940:	687b      	ldr	r3, [r7, #4]
 8012942:	681a      	ldr	r2, [r3, #0]
 8012944:	89fb      	ldrh	r3, [r7, #14]
 8012946:	18d0      	adds	r0, r2, r3
 8012948:	687b      	ldr	r3, [r7, #4]
 801294a:	3306      	adds	r3, #6
 801294c:	2208      	movs	r2, #8
 801294e:	4619      	mov	r1, r3
 8012950:	f003 feaf 	bl	80166b2 <memcpyr>
    bufItr += LORAMAC_JOIN_EUI_FIELD_SIZE;
 8012954:	89fb      	ldrh	r3, [r7, #14]
 8012956:	3308      	adds	r3, #8
 8012958:	81fb      	strh	r3, [r7, #14]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->DevEUI, LORAMAC_DEV_EUI_FIELD_SIZE );
 801295a:	687b      	ldr	r3, [r7, #4]
 801295c:	681a      	ldr	r2, [r3, #0]
 801295e:	89fb      	ldrh	r3, [r7, #14]
 8012960:	18d0      	adds	r0, r2, r3
 8012962:	687b      	ldr	r3, [r7, #4]
 8012964:	330e      	adds	r3, #14
 8012966:	2208      	movs	r2, #8
 8012968:	4619      	mov	r1, r3
 801296a:	f003 fea2 	bl	80166b2 <memcpyr>
    bufItr += LORAMAC_DEV_EUI_FIELD_SIZE;
 801296e:	89fb      	ldrh	r3, [r7, #14]
 8012970:	3308      	adds	r3, #8
 8012972:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->DevNonce & 0xFF;
 8012974:	687b      	ldr	r3, [r7, #4]
 8012976:	8ad9      	ldrh	r1, [r3, #22]
 8012978:	687b      	ldr	r3, [r7, #4]
 801297a:	681a      	ldr	r2, [r3, #0]
 801297c:	89fb      	ldrh	r3, [r7, #14]
 801297e:	1c58      	adds	r0, r3, #1
 8012980:	81f8      	strh	r0, [r7, #14]
 8012982:	4413      	add	r3, r2
 8012984:	b2ca      	uxtb	r2, r1
 8012986:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->DevNonce >> 8 ) & 0xFF;
 8012988:	687b      	ldr	r3, [r7, #4]
 801298a:	8adb      	ldrh	r3, [r3, #22]
 801298c:	0a1b      	lsrs	r3, r3, #8
 801298e:	b299      	uxth	r1, r3
 8012990:	687b      	ldr	r3, [r7, #4]
 8012992:	681a      	ldr	r2, [r3, #0]
 8012994:	89fb      	ldrh	r3, [r7, #14]
 8012996:	1c58      	adds	r0, r3, #1
 8012998:	81f8      	strh	r0, [r7, #14]
 801299a:	4413      	add	r3, r2
 801299c:	b2ca      	uxtb	r2, r1
 801299e:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 80129a0:	687b      	ldr	r3, [r7, #4]
 80129a2:	6999      	ldr	r1, [r3, #24]
 80129a4:	687b      	ldr	r3, [r7, #4]
 80129a6:	681a      	ldr	r2, [r3, #0]
 80129a8:	89fb      	ldrh	r3, [r7, #14]
 80129aa:	1c58      	adds	r0, r3, #1
 80129ac:	81f8      	strh	r0, [r7, #14]
 80129ae:	4413      	add	r3, r2
 80129b0:	b2ca      	uxtb	r2, r1
 80129b2:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 80129b4:	687b      	ldr	r3, [r7, #4]
 80129b6:	699b      	ldr	r3, [r3, #24]
 80129b8:	0a19      	lsrs	r1, r3, #8
 80129ba:	687b      	ldr	r3, [r7, #4]
 80129bc:	681a      	ldr	r2, [r3, #0]
 80129be:	89fb      	ldrh	r3, [r7, #14]
 80129c0:	1c58      	adds	r0, r3, #1
 80129c2:	81f8      	strh	r0, [r7, #14]
 80129c4:	4413      	add	r3, r2
 80129c6:	b2ca      	uxtb	r2, r1
 80129c8:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 80129ca:	687b      	ldr	r3, [r7, #4]
 80129cc:	699b      	ldr	r3, [r3, #24]
 80129ce:	0c19      	lsrs	r1, r3, #16
 80129d0:	687b      	ldr	r3, [r7, #4]
 80129d2:	681a      	ldr	r2, [r3, #0]
 80129d4:	89fb      	ldrh	r3, [r7, #14]
 80129d6:	1c58      	adds	r0, r3, #1
 80129d8:	81f8      	strh	r0, [r7, #14]
 80129da:	4413      	add	r3, r2
 80129dc:	b2ca      	uxtb	r2, r1
 80129de:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 80129e0:	687b      	ldr	r3, [r7, #4]
 80129e2:	699b      	ldr	r3, [r3, #24]
 80129e4:	0e19      	lsrs	r1, r3, #24
 80129e6:	687b      	ldr	r3, [r7, #4]
 80129e8:	681a      	ldr	r2, [r3, #0]
 80129ea:	89fb      	ldrh	r3, [r7, #14]
 80129ec:	1c58      	adds	r0, r3, #1
 80129ee:	81f8      	strh	r0, [r7, #14]
 80129f0:	4413      	add	r3, r2
 80129f2:	b2ca      	uxtb	r2, r1
 80129f4:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 80129f6:	89fb      	ldrh	r3, [r7, #14]
 80129f8:	b2da      	uxtb	r2, r3
 80129fa:	687b      	ldr	r3, [r7, #4]
 80129fc:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 80129fe:	2300      	movs	r3, #0
}
 8012a00:	4618      	mov	r0, r3
 8012a02:	3710      	adds	r7, #16
 8012a04:	46bd      	mov	sp, r7
 8012a06:	bd80      	pop	{r7, pc}

08012a08 <LoRaMacSerializerData>:

    return LORAMAC_SERIALIZER_SUCCESS;
}

LoRaMacSerializerStatus_t LoRaMacSerializerData( LoRaMacMessageData_t* macMsg )
{
 8012a08:	b580      	push	{r7, lr}
 8012a0a:	b084      	sub	sp, #16
 8012a0c:	af00      	add	r7, sp, #0
 8012a0e:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8012a10:	687b      	ldr	r3, [r7, #4]
 8012a12:	2b00      	cmp	r3, #0
 8012a14:	d003      	beq.n	8012a1e <LoRaMacSerializerData+0x16>
 8012a16:	687b      	ldr	r3, [r7, #4]
 8012a18:	681b      	ldr	r3, [r3, #0]
 8012a1a:	2b00      	cmp	r3, #0
 8012a1c:	d101      	bne.n	8012a22 <LoRaMacSerializerData+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 8012a1e:	2301      	movs	r3, #1
 8012a20:	e0e5      	b.n	8012bee <LoRaMacSerializerData+0x1e6>
    }

    uint16_t bufItr = 0;
 8012a22:	2300      	movs	r3, #0
 8012a24:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    uint16_t computedBufSize =   LORAMAC_MHDR_FIELD_SIZE
 8012a26:	2308      	movs	r3, #8
 8012a28:	81bb      	strh	r3, [r7, #12]
                               + LORAMAC_FHDR_DEV_ADDR_FIELD_SIZE
                               + LORAMAC_FHDR_F_CTRL_FIELD_SIZE
                               + LORAMAC_FHDR_F_CNT_FIELD_SIZE;

    computedBufSize += macMsg->FHDR.FCtrl.Bits.FOptsLen;
 8012a2a:	687b      	ldr	r3, [r7, #4]
 8012a2c:	7b1b      	ldrb	r3, [r3, #12]
 8012a2e:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8012a32:	b2db      	uxtb	r3, r3
 8012a34:	b29a      	uxth	r2, r3
 8012a36:	89bb      	ldrh	r3, [r7, #12]
 8012a38:	4413      	add	r3, r2
 8012a3a:	81bb      	strh	r3, [r7, #12]

    if( macMsg->FRMPayloadSize > 0 )
 8012a3c:	687b      	ldr	r3, [r7, #4]
 8012a3e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012a42:	2b00      	cmp	r3, #0
 8012a44:	d002      	beq.n	8012a4c <LoRaMacSerializerData+0x44>
    {
        computedBufSize += LORAMAC_F_PORT_FIELD_SIZE;
 8012a46:	89bb      	ldrh	r3, [r7, #12]
 8012a48:	3301      	adds	r3, #1
 8012a4a:	81bb      	strh	r3, [r7, #12]
    }

    computedBufSize += macMsg->FRMPayloadSize;
 8012a4c:	687b      	ldr	r3, [r7, #4]
 8012a4e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012a52:	b29a      	uxth	r2, r3
 8012a54:	89bb      	ldrh	r3, [r7, #12]
 8012a56:	4413      	add	r3, r2
 8012a58:	81bb      	strh	r3, [r7, #12]
    computedBufSize += LORAMAC_MIC_FIELD_SIZE;
 8012a5a:	89bb      	ldrh	r3, [r7, #12]
 8012a5c:	3304      	adds	r3, #4
 8012a5e:	81bb      	strh	r3, [r7, #12]

    if( macMsg->BufSize < computedBufSize )
 8012a60:	687b      	ldr	r3, [r7, #4]
 8012a62:	791b      	ldrb	r3, [r3, #4]
 8012a64:	b29b      	uxth	r3, r3
 8012a66:	89ba      	ldrh	r2, [r7, #12]
 8012a68:	429a      	cmp	r2, r3
 8012a6a:	d901      	bls.n	8012a70 <LoRaMacSerializerData+0x68>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 8012a6c:	2302      	movs	r3, #2
 8012a6e:	e0be      	b.n	8012bee <LoRaMacSerializerData+0x1e6>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 8012a70:	687b      	ldr	r3, [r7, #4]
 8012a72:	681a      	ldr	r2, [r3, #0]
 8012a74:	89fb      	ldrh	r3, [r7, #14]
 8012a76:	1c59      	adds	r1, r3, #1
 8012a78:	81f9      	strh	r1, [r7, #14]
 8012a7a:	4413      	add	r3, r2
 8012a7c:	687a      	ldr	r2, [r7, #4]
 8012a7e:	7952      	ldrb	r2, [r2, #5]
 8012a80:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr ) & 0xFF;
 8012a82:	687b      	ldr	r3, [r7, #4]
 8012a84:	6899      	ldr	r1, [r3, #8]
 8012a86:	687b      	ldr	r3, [r7, #4]
 8012a88:	681a      	ldr	r2, [r3, #0]
 8012a8a:	89fb      	ldrh	r3, [r7, #14]
 8012a8c:	1c58      	adds	r0, r3, #1
 8012a8e:	81f8      	strh	r0, [r7, #14]
 8012a90:	4413      	add	r3, r2
 8012a92:	b2ca      	uxtb	r2, r1
 8012a94:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 8 ) & 0xFF;
 8012a96:	687b      	ldr	r3, [r7, #4]
 8012a98:	689b      	ldr	r3, [r3, #8]
 8012a9a:	0a19      	lsrs	r1, r3, #8
 8012a9c:	687b      	ldr	r3, [r7, #4]
 8012a9e:	681a      	ldr	r2, [r3, #0]
 8012aa0:	89fb      	ldrh	r3, [r7, #14]
 8012aa2:	1c58      	adds	r0, r3, #1
 8012aa4:	81f8      	strh	r0, [r7, #14]
 8012aa6:	4413      	add	r3, r2
 8012aa8:	b2ca      	uxtb	r2, r1
 8012aaa:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 16 ) & 0xFF;
 8012aac:	687b      	ldr	r3, [r7, #4]
 8012aae:	689b      	ldr	r3, [r3, #8]
 8012ab0:	0c19      	lsrs	r1, r3, #16
 8012ab2:	687b      	ldr	r3, [r7, #4]
 8012ab4:	681a      	ldr	r2, [r3, #0]
 8012ab6:	89fb      	ldrh	r3, [r7, #14]
 8012ab8:	1c58      	adds	r0, r3, #1
 8012aba:	81f8      	strh	r0, [r7, #14]
 8012abc:	4413      	add	r3, r2
 8012abe:	b2ca      	uxtb	r2, r1
 8012ac0:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 24 ) & 0xFF;
 8012ac2:	687b      	ldr	r3, [r7, #4]
 8012ac4:	689b      	ldr	r3, [r3, #8]
 8012ac6:	0e19      	lsrs	r1, r3, #24
 8012ac8:	687b      	ldr	r3, [r7, #4]
 8012aca:	681a      	ldr	r2, [r3, #0]
 8012acc:	89fb      	ldrh	r3, [r7, #14]
 8012ace:	1c58      	adds	r0, r3, #1
 8012ad0:	81f8      	strh	r0, [r7, #14]
 8012ad2:	4413      	add	r3, r2
 8012ad4:	b2ca      	uxtb	r2, r1
 8012ad6:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCtrl.Value;
 8012ad8:	687b      	ldr	r3, [r7, #4]
 8012ada:	681a      	ldr	r2, [r3, #0]
 8012adc:	89fb      	ldrh	r3, [r7, #14]
 8012ade:	1c59      	adds	r1, r3, #1
 8012ae0:	81f9      	strh	r1, [r7, #14]
 8012ae2:	4413      	add	r3, r2
 8012ae4:	687a      	ldr	r2, [r7, #4]
 8012ae6:	7b12      	ldrb	r2, [r2, #12]
 8012ae8:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCnt & 0xFF;
 8012aea:	687b      	ldr	r3, [r7, #4]
 8012aec:	89d9      	ldrh	r1, [r3, #14]
 8012aee:	687b      	ldr	r3, [r7, #4]
 8012af0:	681a      	ldr	r2, [r3, #0]
 8012af2:	89fb      	ldrh	r3, [r7, #14]
 8012af4:	1c58      	adds	r0, r3, #1
 8012af6:	81f8      	strh	r0, [r7, #14]
 8012af8:	4413      	add	r3, r2
 8012afa:	b2ca      	uxtb	r2, r1
 8012afc:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.FCnt >> 8 ) & 0xFF;
 8012afe:	687b      	ldr	r3, [r7, #4]
 8012b00:	89db      	ldrh	r3, [r3, #14]
 8012b02:	0a1b      	lsrs	r3, r3, #8
 8012b04:	b299      	uxth	r1, r3
 8012b06:	687b      	ldr	r3, [r7, #4]
 8012b08:	681a      	ldr	r2, [r3, #0]
 8012b0a:	89fb      	ldrh	r3, [r7, #14]
 8012b0c:	1c58      	adds	r0, r3, #1
 8012b0e:	81f8      	strh	r0, [r7, #14]
 8012b10:	4413      	add	r3, r2
 8012b12:	b2ca      	uxtb	r2, r1
 8012b14:	701a      	strb	r2, [r3, #0]

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FHDR.FOpts, macMsg->FHDR.FCtrl.Bits.FOptsLen );
 8012b16:	687b      	ldr	r3, [r7, #4]
 8012b18:	681a      	ldr	r2, [r3, #0]
 8012b1a:	89fb      	ldrh	r3, [r7, #14]
 8012b1c:	18d0      	adds	r0, r2, r3
 8012b1e:	687b      	ldr	r3, [r7, #4]
 8012b20:	f103 0110 	add.w	r1, r3, #16
 8012b24:	687b      	ldr	r3, [r7, #4]
 8012b26:	7b1b      	ldrb	r3, [r3, #12]
 8012b28:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8012b2c:	b2db      	uxtb	r3, r3
 8012b2e:	b29b      	uxth	r3, r3
 8012b30:	461a      	mov	r2, r3
 8012b32:	f003 fda4 	bl	801667e <memcpy1>
    bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 8012b36:	687b      	ldr	r3, [r7, #4]
 8012b38:	7b1b      	ldrb	r3, [r3, #12]
 8012b3a:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8012b3e:	b2db      	uxtb	r3, r3
 8012b40:	b29a      	uxth	r2, r3
 8012b42:	89fb      	ldrh	r3, [r7, #14]
 8012b44:	4413      	add	r3, r2
 8012b46:	81fb      	strh	r3, [r7, #14]

    if( macMsg->FRMPayloadSize > 0 )
 8012b48:	687b      	ldr	r3, [r7, #4]
 8012b4a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012b4e:	2b00      	cmp	r3, #0
 8012b50:	d009      	beq.n	8012b66 <LoRaMacSerializerData+0x15e>
    {
        macMsg->Buffer[bufItr++] = macMsg->FPort;
 8012b52:	687b      	ldr	r3, [r7, #4]
 8012b54:	681a      	ldr	r2, [r3, #0]
 8012b56:	89fb      	ldrh	r3, [r7, #14]
 8012b58:	1c59      	adds	r1, r3, #1
 8012b5a:	81f9      	strh	r1, [r7, #14]
 8012b5c:	4413      	add	r3, r2
 8012b5e:	687a      	ldr	r2, [r7, #4]
 8012b60:	f892 2020 	ldrb.w	r2, [r2, #32]
 8012b64:	701a      	strb	r2, [r3, #0]
    }

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FRMPayload, macMsg->FRMPayloadSize );
 8012b66:	687b      	ldr	r3, [r7, #4]
 8012b68:	681a      	ldr	r2, [r3, #0]
 8012b6a:	89fb      	ldrh	r3, [r7, #14]
 8012b6c:	18d0      	adds	r0, r2, r3
 8012b6e:	687b      	ldr	r3, [r7, #4]
 8012b70:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8012b72:	687b      	ldr	r3, [r7, #4]
 8012b74:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012b78:	b29b      	uxth	r3, r3
 8012b7a:	461a      	mov	r2, r3
 8012b7c:	f003 fd7f 	bl	801667e <memcpy1>
    bufItr = bufItr + macMsg->FRMPayloadSize;
 8012b80:	687b      	ldr	r3, [r7, #4]
 8012b82:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012b86:	b29a      	uxth	r2, r3
 8012b88:	89fb      	ldrh	r3, [r7, #14]
 8012b8a:	4413      	add	r3, r2
 8012b8c:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 8012b8e:	687b      	ldr	r3, [r7, #4]
 8012b90:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8012b92:	687b      	ldr	r3, [r7, #4]
 8012b94:	681a      	ldr	r2, [r3, #0]
 8012b96:	89fb      	ldrh	r3, [r7, #14]
 8012b98:	1c58      	adds	r0, r3, #1
 8012b9a:	81f8      	strh	r0, [r7, #14]
 8012b9c:	4413      	add	r3, r2
 8012b9e:	b2ca      	uxtb	r2, r1
 8012ba0:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 8012ba2:	687b      	ldr	r3, [r7, #4]
 8012ba4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012ba6:	0a19      	lsrs	r1, r3, #8
 8012ba8:	687b      	ldr	r3, [r7, #4]
 8012baa:	681a      	ldr	r2, [r3, #0]
 8012bac:	89fb      	ldrh	r3, [r7, #14]
 8012bae:	1c58      	adds	r0, r3, #1
 8012bb0:	81f8      	strh	r0, [r7, #14]
 8012bb2:	4413      	add	r3, r2
 8012bb4:	b2ca      	uxtb	r2, r1
 8012bb6:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 8012bb8:	687b      	ldr	r3, [r7, #4]
 8012bba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012bbc:	0c19      	lsrs	r1, r3, #16
 8012bbe:	687b      	ldr	r3, [r7, #4]
 8012bc0:	681a      	ldr	r2, [r3, #0]
 8012bc2:	89fb      	ldrh	r3, [r7, #14]
 8012bc4:	1c58      	adds	r0, r3, #1
 8012bc6:	81f8      	strh	r0, [r7, #14]
 8012bc8:	4413      	add	r3, r2
 8012bca:	b2ca      	uxtb	r2, r1
 8012bcc:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 8012bce:	687b      	ldr	r3, [r7, #4]
 8012bd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012bd2:	0e19      	lsrs	r1, r3, #24
 8012bd4:	687b      	ldr	r3, [r7, #4]
 8012bd6:	681a      	ldr	r2, [r3, #0]
 8012bd8:	89fb      	ldrh	r3, [r7, #14]
 8012bda:	1c58      	adds	r0, r3, #1
 8012bdc:	81f8      	strh	r0, [r7, #14]
 8012bde:	4413      	add	r3, r2
 8012be0:	b2ca      	uxtb	r2, r1
 8012be2:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 8012be4:	89fb      	ldrh	r3, [r7, #14]
 8012be6:	b2da      	uxtb	r2, r3
 8012be8:	687b      	ldr	r3, [r7, #4]
 8012bea:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 8012bec:	2300      	movs	r3, #0
}
 8012bee:	4618      	mov	r0, r3
 8012bf0:	3710      	adds	r7, #16
 8012bf2:	46bd      	mov	sp, r7
 8012bf4:	bd80      	pop	{r7, pc}

08012bf6 <RegionIsActive>:
#define RU864_APPLY_DR_OFFSET( )
#define RU864_RX_BEACON_SETUP( )
#endif

bool RegionIsActive( LoRaMacRegion_t region )
{
 8012bf6:	b480      	push	{r7}
 8012bf8:	b083      	sub	sp, #12
 8012bfa:	af00      	add	r7, sp, #0
 8012bfc:	4603      	mov	r3, r0
 8012bfe:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8012c00:	79fb      	ldrb	r3, [r7, #7]
 8012c02:	2b05      	cmp	r3, #5
 8012c04:	d002      	beq.n	8012c0c <RegionIsActive+0x16>
 8012c06:	2b08      	cmp	r3, #8
 8012c08:	d002      	beq.n	8012c10 <RegionIsActive+0x1a>
 8012c0a:	e003      	b.n	8012c14 <RegionIsActive+0x1e>
        AS923_IS_ACTIVE( );
        AU915_IS_ACTIVE( );
        CN470_IS_ACTIVE( );
        CN779_IS_ACTIVE( );
        EU433_IS_ACTIVE( );
        EU868_IS_ACTIVE( );
 8012c0c:	2301      	movs	r3, #1
 8012c0e:	e002      	b.n	8012c16 <RegionIsActive+0x20>
        KR920_IS_ACTIVE( );
        IN865_IS_ACTIVE( );
        US915_IS_ACTIVE( );
 8012c10:	2301      	movs	r3, #1
 8012c12:	e000      	b.n	8012c16 <RegionIsActive+0x20>
        RU864_IS_ACTIVE( );
        default:
        {
            return false;
 8012c14:	2300      	movs	r3, #0
        }
    }
}
 8012c16:	4618      	mov	r0, r3
 8012c18:	370c      	adds	r7, #12
 8012c1a:	46bd      	mov	sp, r7
 8012c1c:	bc80      	pop	{r7}
 8012c1e:	4770      	bx	lr

08012c20 <RegionGetPhyParam>:

PhyParam_t RegionGetPhyParam( LoRaMacRegion_t region, GetPhyParams_t* getPhy )
{
 8012c20:	b580      	push	{r7, lr}
 8012c22:	b084      	sub	sp, #16
 8012c24:	af00      	add	r7, sp, #0
 8012c26:	4603      	mov	r3, r0
 8012c28:	6039      	str	r1, [r7, #0]
 8012c2a:	71fb      	strb	r3, [r7, #7]
    PhyParam_t phyParam = { 0 };
 8012c2c:	2300      	movs	r3, #0
 8012c2e:	60bb      	str	r3, [r7, #8]
    switch( region )
 8012c30:	79fb      	ldrb	r3, [r7, #7]
 8012c32:	2b05      	cmp	r3, #5
 8012c34:	d002      	beq.n	8012c3c <RegionGetPhyParam+0x1c>
 8012c36:	2b08      	cmp	r3, #8
 8012c38:	d006      	beq.n	8012c48 <RegionGetPhyParam+0x28>
 8012c3a:	e00b      	b.n	8012c54 <RegionGetPhyParam+0x34>
        AS923_GET_PHY_PARAM( );
        AU915_GET_PHY_PARAM( );
        CN470_GET_PHY_PARAM( );
        CN779_GET_PHY_PARAM( );
        EU433_GET_PHY_PARAM( );
        EU868_GET_PHY_PARAM( );
 8012c3c:	6838      	ldr	r0, [r7, #0]
 8012c3e:	f001 f917 	bl	8013e70 <RegionEU868GetPhyParam>
 8012c42:	4603      	mov	r3, r0
 8012c44:	60fb      	str	r3, [r7, #12]
 8012c46:	e007      	b.n	8012c58 <RegionGetPhyParam+0x38>
        KR920_GET_PHY_PARAM( );
        IN865_GET_PHY_PARAM( );
        US915_GET_PHY_PARAM( );
 8012c48:	6838      	ldr	r0, [r7, #0]
 8012c4a:	f002 fb7d 	bl	8015348 <RegionUS915GetPhyParam>
 8012c4e:	4603      	mov	r3, r0
 8012c50:	60fb      	str	r3, [r7, #12]
 8012c52:	e001      	b.n	8012c58 <RegionGetPhyParam+0x38>
        RU864_GET_PHY_PARAM( );
        default:
        {
            return phyParam;
 8012c54:	68bb      	ldr	r3, [r7, #8]
 8012c56:	60fb      	str	r3, [r7, #12]
 8012c58:	2300      	movs	r3, #0
 8012c5a:	68fb      	ldr	r3, [r7, #12]
        }
    }
}
 8012c5c:	4618      	mov	r0, r3
 8012c5e:	3710      	adds	r7, #16
 8012c60:	46bd      	mov	sp, r7
 8012c62:	bd80      	pop	{r7, pc}

08012c64 <RegionSetBandTxDone>:

void RegionSetBandTxDone( LoRaMacRegion_t region, SetBandTxDoneParams_t* txDone )
{
 8012c64:	b580      	push	{r7, lr}
 8012c66:	b082      	sub	sp, #8
 8012c68:	af00      	add	r7, sp, #0
 8012c6a:	4603      	mov	r3, r0
 8012c6c:	6039      	str	r1, [r7, #0]
 8012c6e:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8012c70:	79fb      	ldrb	r3, [r7, #7]
 8012c72:	2b05      	cmp	r3, #5
 8012c74:	d002      	beq.n	8012c7c <RegionSetBandTxDone+0x18>
 8012c76:	2b08      	cmp	r3, #8
 8012c78:	d004      	beq.n	8012c84 <RegionSetBandTxDone+0x20>
        IN865_SET_BAND_TX_DONE( );
        US915_SET_BAND_TX_DONE( );
        RU864_SET_BAND_TX_DONE( );
        default:
        {
            return;
 8012c7a:	e007      	b.n	8012c8c <RegionSetBandTxDone+0x28>
        EU868_SET_BAND_TX_DONE( );
 8012c7c:	6838      	ldr	r0, [r7, #0]
 8012c7e:	f001 fa2b 	bl	80140d8 <RegionEU868SetBandTxDone>
 8012c82:	e003      	b.n	8012c8c <RegionSetBandTxDone+0x28>
        US915_SET_BAND_TX_DONE( );
 8012c84:	6838      	ldr	r0, [r7, #0]
 8012c86:	f002 fcad 	bl	80155e4 <RegionUS915SetBandTxDone>
 8012c8a:	bf00      	nop
        }
    }
}
 8012c8c:	3708      	adds	r7, #8
 8012c8e:	46bd      	mov	sp, r7
 8012c90:	bd80      	pop	{r7, pc}

08012c92 <RegionInitDefaults>:

void RegionInitDefaults( LoRaMacRegion_t region, InitDefaultsParams_t* params )
{
 8012c92:	b580      	push	{r7, lr}
 8012c94:	b082      	sub	sp, #8
 8012c96:	af00      	add	r7, sp, #0
 8012c98:	4603      	mov	r3, r0
 8012c9a:	6039      	str	r1, [r7, #0]
 8012c9c:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8012c9e:	79fb      	ldrb	r3, [r7, #7]
 8012ca0:	2b05      	cmp	r3, #5
 8012ca2:	d002      	beq.n	8012caa <RegionInitDefaults+0x18>
 8012ca4:	2b08      	cmp	r3, #8
 8012ca6:	d004      	beq.n	8012cb2 <RegionInitDefaults+0x20>
        IN865_INIT_DEFAULTS( );
        US915_INIT_DEFAULTS( );
        RU864_INIT_DEFAULTS( );
        default:
        {
            break;
 8012ca8:	e007      	b.n	8012cba <RegionInitDefaults+0x28>
        EU868_INIT_DEFAULTS( );
 8012caa:	6838      	ldr	r0, [r7, #0]
 8012cac:	f001 fa3c 	bl	8014128 <RegionEU868InitDefaults>
 8012cb0:	e003      	b.n	8012cba <RegionInitDefaults+0x28>
        US915_INIT_DEFAULTS( );
 8012cb2:	6838      	ldr	r0, [r7, #0]
 8012cb4:	f002 fcc0 	bl	8015638 <RegionUS915InitDefaults>
 8012cb8:	bf00      	nop
        }
    }
}
 8012cba:	bf00      	nop
 8012cbc:	3708      	adds	r7, #8
 8012cbe:	46bd      	mov	sp, r7
 8012cc0:	bd80      	pop	{r7, pc}

08012cc2 <RegionGetNvmCtx>:

void* RegionGetNvmCtx( LoRaMacRegion_t region, GetNvmCtxParams_t* params )
{
 8012cc2:	b580      	push	{r7, lr}
 8012cc4:	b082      	sub	sp, #8
 8012cc6:	af00      	add	r7, sp, #0
 8012cc8:	4603      	mov	r3, r0
 8012cca:	6039      	str	r1, [r7, #0]
 8012ccc:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8012cce:	79fb      	ldrb	r3, [r7, #7]
 8012cd0:	2b05      	cmp	r3, #5
 8012cd2:	d002      	beq.n	8012cda <RegionGetNvmCtx+0x18>
 8012cd4:	2b08      	cmp	r3, #8
 8012cd6:	d005      	beq.n	8012ce4 <RegionGetNvmCtx+0x22>
 8012cd8:	e009      	b.n	8012cee <RegionGetNvmCtx+0x2c>
        AS923_GET_NVM_CTX( );
        AU915_GET_NVM_CTX( );
        CN470_GET_NVM_CTX( );
        CN779_GET_NVM_CTX( );
        EU433_GET_NVM_CTX( );
        EU868_GET_NVM_CTX( );
 8012cda:	6838      	ldr	r0, [r7, #0]
 8012cdc:	f001 fab0 	bl	8014240 <RegionEU868GetNvmCtx>
 8012ce0:	4603      	mov	r3, r0
 8012ce2:	e005      	b.n	8012cf0 <RegionGetNvmCtx+0x2e>
        KR920_GET_NVM_CTX( );
        IN865_GET_NVM_CTX( );
        US915_GET_NVM_CTX( );
 8012ce4:	6838      	ldr	r0, [r7, #0]
 8012ce6:	f002 fda1 	bl	801582c <RegionUS915GetNvmCtx>
 8012cea:	4603      	mov	r3, r0
 8012cec:	e000      	b.n	8012cf0 <RegionGetNvmCtx+0x2e>
        RU864_GET_NVM_CTX( );
        default:
        {
           return 0;
 8012cee:	2300      	movs	r3, #0
        }
    }
}
 8012cf0:	4618      	mov	r0, r3
 8012cf2:	3708      	adds	r7, #8
 8012cf4:	46bd      	mov	sp, r7
 8012cf6:	bd80      	pop	{r7, pc}

08012cf8 <RegionVerify>:

bool RegionVerify( LoRaMacRegion_t region, VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 8012cf8:	b580      	push	{r7, lr}
 8012cfa:	b082      	sub	sp, #8
 8012cfc:	af00      	add	r7, sp, #0
 8012cfe:	4603      	mov	r3, r0
 8012d00:	6039      	str	r1, [r7, #0]
 8012d02:	71fb      	strb	r3, [r7, #7]
 8012d04:	4613      	mov	r3, r2
 8012d06:	71bb      	strb	r3, [r7, #6]
    switch( region )
 8012d08:	79fb      	ldrb	r3, [r7, #7]
 8012d0a:	2b05      	cmp	r3, #5
 8012d0c:	d002      	beq.n	8012d14 <RegionVerify+0x1c>
 8012d0e:	2b08      	cmp	r3, #8
 8012d10:	d007      	beq.n	8012d22 <RegionVerify+0x2a>
 8012d12:	e00d      	b.n	8012d30 <RegionVerify+0x38>
        AS923_VERIFY( );
        AU915_VERIFY( );
        CN470_VERIFY( );
        CN779_VERIFY( );
        EU433_VERIFY( );
        EU868_VERIFY( );
 8012d14:	79bb      	ldrb	r3, [r7, #6]
 8012d16:	4619      	mov	r1, r3
 8012d18:	6838      	ldr	r0, [r7, #0]
 8012d1a:	f001 faa1 	bl	8014260 <RegionEU868Verify>
 8012d1e:	4603      	mov	r3, r0
 8012d20:	e007      	b.n	8012d32 <RegionVerify+0x3a>
        KR920_VERIFY( );
        IN865_VERIFY( );
        US915_VERIFY( );
 8012d22:	79bb      	ldrb	r3, [r7, #6]
 8012d24:	4619      	mov	r1, r3
 8012d26:	6838      	ldr	r0, [r7, #0]
 8012d28:	f002 fd90 	bl	801584c <RegionUS915Verify>
 8012d2c:	4603      	mov	r3, r0
 8012d2e:	e000      	b.n	8012d32 <RegionVerify+0x3a>
        RU864_VERIFY( );
        default:
        {
            return false;
 8012d30:	2300      	movs	r3, #0
        }
    }
}
 8012d32:	4618      	mov	r0, r3
 8012d34:	3708      	adds	r7, #8
 8012d36:	46bd      	mov	sp, r7
 8012d38:	bd80      	pop	{r7, pc}

08012d3a <RegionApplyCFList>:

void RegionApplyCFList( LoRaMacRegion_t region, ApplyCFListParams_t* applyCFList )
{
 8012d3a:	b580      	push	{r7, lr}
 8012d3c:	b082      	sub	sp, #8
 8012d3e:	af00      	add	r7, sp, #0
 8012d40:	4603      	mov	r3, r0
 8012d42:	6039      	str	r1, [r7, #0]
 8012d44:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8012d46:	79fb      	ldrb	r3, [r7, #7]
 8012d48:	2b05      	cmp	r3, #5
 8012d4a:	d002      	beq.n	8012d52 <RegionApplyCFList+0x18>
 8012d4c:	2b08      	cmp	r3, #8
 8012d4e:	d004      	beq.n	8012d5a <RegionApplyCFList+0x20>
        IN865_APPLY_CF_LIST( );
        US915_APPLY_CF_LIST( );
        RU864_APPLY_CF_LIST( );
        default:
        {
            break;
 8012d50:	e007      	b.n	8012d62 <RegionApplyCFList+0x28>
        EU868_APPLY_CF_LIST( );
 8012d52:	6838      	ldr	r0, [r7, #0]
 8012d54:	f001 fb00 	bl	8014358 <RegionEU868ApplyCFList>
 8012d58:	e003      	b.n	8012d62 <RegionApplyCFList+0x28>
        US915_APPLY_CF_LIST( );
 8012d5a:	6838      	ldr	r0, [r7, #0]
 8012d5c:	f002 fdec 	bl	8015938 <RegionUS915ApplyCFList>
 8012d60:	bf00      	nop
        }
    }
}
 8012d62:	bf00      	nop
 8012d64:	3708      	adds	r7, #8
 8012d66:	46bd      	mov	sp, r7
 8012d68:	bd80      	pop	{r7, pc}

08012d6a <RegionChanMaskSet>:

bool RegionChanMaskSet( LoRaMacRegion_t region, ChanMaskSetParams_t* chanMaskSet )
{
 8012d6a:	b580      	push	{r7, lr}
 8012d6c:	b082      	sub	sp, #8
 8012d6e:	af00      	add	r7, sp, #0
 8012d70:	4603      	mov	r3, r0
 8012d72:	6039      	str	r1, [r7, #0]
 8012d74:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8012d76:	79fb      	ldrb	r3, [r7, #7]
 8012d78:	2b05      	cmp	r3, #5
 8012d7a:	d002      	beq.n	8012d82 <RegionChanMaskSet+0x18>
 8012d7c:	2b08      	cmp	r3, #8
 8012d7e:	d005      	beq.n	8012d8c <RegionChanMaskSet+0x22>
 8012d80:	e009      	b.n	8012d96 <RegionChanMaskSet+0x2c>
        AS923_CHAN_MASK_SET( );
        AU915_CHAN_MASK_SET( );
        CN470_CHAN_MASK_SET( );
        CN779_CHAN_MASK_SET( );
        EU433_CHAN_MASK_SET( );
        EU868_CHAN_MASK_SET( );
 8012d82:	6838      	ldr	r0, [r7, #0]
 8012d84:	f001 fb5c 	bl	8014440 <RegionEU868ChanMaskSet>
 8012d88:	4603      	mov	r3, r0
 8012d8a:	e005      	b.n	8012d98 <RegionChanMaskSet+0x2e>
        KR920_CHAN_MASK_SET( );
        IN865_CHAN_MASK_SET( );
        US915_CHAN_MASK_SET( );
 8012d8c:	6838      	ldr	r0, [r7, #0]
 8012d8e:	f002 fe4b 	bl	8015a28 <RegionUS915ChanMaskSet>
 8012d92:	4603      	mov	r3, r0
 8012d94:	e000      	b.n	8012d98 <RegionChanMaskSet+0x2e>
        RU864_CHAN_MASK_SET( );
        default:
        {
            return false;
 8012d96:	2300      	movs	r3, #0
        }
    }
}
 8012d98:	4618      	mov	r0, r3
 8012d9a:	3708      	adds	r7, #8
 8012d9c:	46bd      	mov	sp, r7
 8012d9e:	bd80      	pop	{r7, pc}

08012da0 <RegionComputeRxWindowParameters>:

void RegionComputeRxWindowParameters( LoRaMacRegion_t region, int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 8012da0:	b580      	push	{r7, lr}
 8012da2:	b082      	sub	sp, #8
 8012da4:	af00      	add	r7, sp, #0
 8012da6:	603b      	str	r3, [r7, #0]
 8012da8:	4603      	mov	r3, r0
 8012daa:	71fb      	strb	r3, [r7, #7]
 8012dac:	460b      	mov	r3, r1
 8012dae:	71bb      	strb	r3, [r7, #6]
 8012db0:	4613      	mov	r3, r2
 8012db2:	717b      	strb	r3, [r7, #5]
    switch( region )
 8012db4:	79fb      	ldrb	r3, [r7, #7]
 8012db6:	2b05      	cmp	r3, #5
 8012db8:	d002      	beq.n	8012dc0 <RegionComputeRxWindowParameters+0x20>
 8012dba:	2b08      	cmp	r3, #8
 8012dbc:	d008      	beq.n	8012dd0 <RegionComputeRxWindowParameters+0x30>
        IN865_COMPUTE_RX_WINDOW_PARAMETERS( );
        US915_COMPUTE_RX_WINDOW_PARAMETERS( );
        RU864_COMPUTE_RX_WINDOW_PARAMETERS( );
        default:
        {
            break;
 8012dbe:	e00f      	b.n	8012de0 <RegionComputeRxWindowParameters+0x40>
        EU868_COMPUTE_RX_WINDOW_PARAMETERS( );
 8012dc0:	7979      	ldrb	r1, [r7, #5]
 8012dc2:	f997 0006 	ldrsb.w	r0, [r7, #6]
 8012dc6:	693b      	ldr	r3, [r7, #16]
 8012dc8:	683a      	ldr	r2, [r7, #0]
 8012dca:	f001 fb5f 	bl	801448c <RegionEU868ComputeRxWindowParameters>
 8012dce:	e007      	b.n	8012de0 <RegionComputeRxWindowParameters+0x40>
        US915_COMPUTE_RX_WINDOW_PARAMETERS( );
 8012dd0:	7979      	ldrb	r1, [r7, #5]
 8012dd2:	f997 0006 	ldrsb.w	r0, [r7, #6]
 8012dd6:	693b      	ldr	r3, [r7, #16]
 8012dd8:	683a      	ldr	r2, [r7, #0]
 8012dda:	f002 fe89 	bl	8015af0 <RegionUS915ComputeRxWindowParameters>
 8012dde:	bf00      	nop
        }
    }
}
 8012de0:	bf00      	nop
 8012de2:	3708      	adds	r7, #8
 8012de4:	46bd      	mov	sp, r7
 8012de6:	bd80      	pop	{r7, pc}

08012de8 <RegionRxConfig>:

bool RegionRxConfig( LoRaMacRegion_t region, RxConfigParams_t* rxConfig, int8_t* datarate )
{
 8012de8:	b580      	push	{r7, lr}
 8012dea:	b084      	sub	sp, #16
 8012dec:	af00      	add	r7, sp, #0
 8012dee:	4603      	mov	r3, r0
 8012df0:	60b9      	str	r1, [r7, #8]
 8012df2:	607a      	str	r2, [r7, #4]
 8012df4:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8012df6:	7bfb      	ldrb	r3, [r7, #15]
 8012df8:	2b05      	cmp	r3, #5
 8012dfa:	d002      	beq.n	8012e02 <RegionRxConfig+0x1a>
 8012dfc:	2b08      	cmp	r3, #8
 8012dfe:	d006      	beq.n	8012e0e <RegionRxConfig+0x26>
 8012e00:	e00b      	b.n	8012e1a <RegionRxConfig+0x32>
        AS923_RX_CONFIG( );
        AU915_RX_CONFIG( );
        CN470_RX_CONFIG( );
        CN779_RX_CONFIG( );
        EU433_RX_CONFIG( );
        EU868_RX_CONFIG( );
 8012e02:	6879      	ldr	r1, [r7, #4]
 8012e04:	68b8      	ldr	r0, [r7, #8]
 8012e06:	f001 fb99 	bl	801453c <RegionEU868RxConfig>
 8012e0a:	4603      	mov	r3, r0
 8012e0c:	e006      	b.n	8012e1c <RegionRxConfig+0x34>
        KR920_RX_CONFIG( );
        IN865_RX_CONFIG( );
        US915_RX_CONFIG( );
 8012e0e:	6879      	ldr	r1, [r7, #4]
 8012e10:	68b8      	ldr	r0, [r7, #8]
 8012e12:	f002 feb5 	bl	8015b80 <RegionUS915RxConfig>
 8012e16:	4603      	mov	r3, r0
 8012e18:	e000      	b.n	8012e1c <RegionRxConfig+0x34>
        RU864_RX_CONFIG( );
        default:
        {
            return false;
 8012e1a:	2300      	movs	r3, #0
        }
    }
}
 8012e1c:	4618      	mov	r0, r3
 8012e1e:	3710      	adds	r7, #16
 8012e20:	46bd      	mov	sp, r7
 8012e22:	bd80      	pop	{r7, pc}

08012e24 <RegionTxConfig>:

bool RegionTxConfig( LoRaMacRegion_t region, TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 8012e24:	b580      	push	{r7, lr}
 8012e26:	b084      	sub	sp, #16
 8012e28:	af00      	add	r7, sp, #0
 8012e2a:	60b9      	str	r1, [r7, #8]
 8012e2c:	607a      	str	r2, [r7, #4]
 8012e2e:	603b      	str	r3, [r7, #0]
 8012e30:	4603      	mov	r3, r0
 8012e32:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8012e34:	7bfb      	ldrb	r3, [r7, #15]
 8012e36:	2b05      	cmp	r3, #5
 8012e38:	d002      	beq.n	8012e40 <RegionTxConfig+0x1c>
 8012e3a:	2b08      	cmp	r3, #8
 8012e3c:	d007      	beq.n	8012e4e <RegionTxConfig+0x2a>
 8012e3e:	e00d      	b.n	8012e5c <RegionTxConfig+0x38>
        AS923_TX_CONFIG( );
        AU915_TX_CONFIG( );
        CN470_TX_CONFIG( );
        CN779_TX_CONFIG( );
        EU433_TX_CONFIG( );
        EU868_TX_CONFIG( );
 8012e40:	683a      	ldr	r2, [r7, #0]
 8012e42:	6879      	ldr	r1, [r7, #4]
 8012e44:	68b8      	ldr	r0, [r7, #8]
 8012e46:	f001 fc47 	bl	80146d8 <RegionEU868TxConfig>
 8012e4a:	4603      	mov	r3, r0
 8012e4c:	e007      	b.n	8012e5e <RegionTxConfig+0x3a>
        KR920_TX_CONFIG( );
        IN865_TX_CONFIG( );
        US915_TX_CONFIG( );
 8012e4e:	683a      	ldr	r2, [r7, #0]
 8012e50:	6879      	ldr	r1, [r7, #4]
 8012e52:	68b8      	ldr	r0, [r7, #8]
 8012e54:	f002 ff18 	bl	8015c88 <RegionUS915TxConfig>
 8012e58:	4603      	mov	r3, r0
 8012e5a:	e000      	b.n	8012e5e <RegionTxConfig+0x3a>
        RU864_TX_CONFIG( );
        default:
        {
            return false;
 8012e5c:	2300      	movs	r3, #0
        }
    }
}
 8012e5e:	4618      	mov	r0, r3
 8012e60:	3710      	adds	r7, #16
 8012e62:	46bd      	mov	sp, r7
 8012e64:	bd80      	pop	{r7, pc}

08012e66 <RegionLinkAdrReq>:

uint8_t RegionLinkAdrReq( LoRaMacRegion_t region, LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 8012e66:	b580      	push	{r7, lr}
 8012e68:	b086      	sub	sp, #24
 8012e6a:	af02      	add	r7, sp, #8
 8012e6c:	60b9      	str	r1, [r7, #8]
 8012e6e:	607a      	str	r2, [r7, #4]
 8012e70:	603b      	str	r3, [r7, #0]
 8012e72:	4603      	mov	r3, r0
 8012e74:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8012e76:	7bfb      	ldrb	r3, [r7, #15]
 8012e78:	2b05      	cmp	r3, #5
 8012e7a:	d002      	beq.n	8012e82 <RegionLinkAdrReq+0x1c>
 8012e7c:	2b08      	cmp	r3, #8
 8012e7e:	d00a      	beq.n	8012e96 <RegionLinkAdrReq+0x30>
 8012e80:	e013      	b.n	8012eaa <RegionLinkAdrReq+0x44>
        AS923_LINK_ADR_REQ( );
        AU915_LINK_ADR_REQ( );
        CN470_LINK_ADR_REQ( );
        CN779_LINK_ADR_REQ( );
        EU433_LINK_ADR_REQ( );
        EU868_LINK_ADR_REQ( );
 8012e82:	69fb      	ldr	r3, [r7, #28]
 8012e84:	9300      	str	r3, [sp, #0]
 8012e86:	69bb      	ldr	r3, [r7, #24]
 8012e88:	683a      	ldr	r2, [r7, #0]
 8012e8a:	6879      	ldr	r1, [r7, #4]
 8012e8c:	68b8      	ldr	r0, [r7, #8]
 8012e8e:	f001 fcef 	bl	8014870 <RegionEU868LinkAdrReq>
 8012e92:	4603      	mov	r3, r0
 8012e94:	e00a      	b.n	8012eac <RegionLinkAdrReq+0x46>
        KR920_LINK_ADR_REQ( );
        IN865_LINK_ADR_REQ( );
        US915_LINK_ADR_REQ( );
 8012e96:	69fb      	ldr	r3, [r7, #28]
 8012e98:	9300      	str	r3, [sp, #0]
 8012e9a:	69bb      	ldr	r3, [r7, #24]
 8012e9c:	683a      	ldr	r2, [r7, #0]
 8012e9e:	6879      	ldr	r1, [r7, #4]
 8012ea0:	68b8      	ldr	r0, [r7, #8]
 8012ea2:	f002 ff93 	bl	8015dcc <RegionUS915LinkAdrReq>
 8012ea6:	4603      	mov	r3, r0
 8012ea8:	e000      	b.n	8012eac <RegionLinkAdrReq+0x46>
        RU864_LINK_ADR_REQ( );
        default:
        {
            return 0;
 8012eaa:	2300      	movs	r3, #0
        }
    }
}
 8012eac:	4618      	mov	r0, r3
 8012eae:	3710      	adds	r7, #16
 8012eb0:	46bd      	mov	sp, r7
 8012eb2:	bd80      	pop	{r7, pc}

08012eb4 <RegionRxParamSetupReq>:

uint8_t RegionRxParamSetupReq( LoRaMacRegion_t region, RxParamSetupReqParams_t* rxParamSetupReq )
{
 8012eb4:	b580      	push	{r7, lr}
 8012eb6:	b082      	sub	sp, #8
 8012eb8:	af00      	add	r7, sp, #0
 8012eba:	4603      	mov	r3, r0
 8012ebc:	6039      	str	r1, [r7, #0]
 8012ebe:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8012ec0:	79fb      	ldrb	r3, [r7, #7]
 8012ec2:	2b05      	cmp	r3, #5
 8012ec4:	d002      	beq.n	8012ecc <RegionRxParamSetupReq+0x18>
 8012ec6:	2b08      	cmp	r3, #8
 8012ec8:	d005      	beq.n	8012ed6 <RegionRxParamSetupReq+0x22>
 8012eca:	e009      	b.n	8012ee0 <RegionRxParamSetupReq+0x2c>
        AS923_RX_PARAM_SETUP_REQ( );
        AU915_RX_PARAM_SETUP_REQ( );
        CN470_RX_PARAM_SETUP_REQ( );
        CN779_RX_PARAM_SETUP_REQ( );
        EU433_RX_PARAM_SETUP_REQ( );
        EU868_RX_PARAM_SETUP_REQ( );
 8012ecc:	6838      	ldr	r0, [r7, #0]
 8012ece:	f001 fdeb 	bl	8014aa8 <RegionEU868RxParamSetupReq>
 8012ed2:	4603      	mov	r3, r0
 8012ed4:	e005      	b.n	8012ee2 <RegionRxParamSetupReq+0x2e>
        KR920_RX_PARAM_SETUP_REQ( );
        IN865_RX_PARAM_SETUP_REQ( );
        US915_RX_PARAM_SETUP_REQ( );
 8012ed6:	6838      	ldr	r0, [r7, #0]
 8012ed8:	f003 f98e 	bl	80161f8 <RegionUS915RxParamSetupReq>
 8012edc:	4603      	mov	r3, r0
 8012ede:	e000      	b.n	8012ee2 <RegionRxParamSetupReq+0x2e>
        RU864_RX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 8012ee0:	2300      	movs	r3, #0
        }
    }
}
 8012ee2:	4618      	mov	r0, r3
 8012ee4:	3708      	adds	r7, #8
 8012ee6:	46bd      	mov	sp, r7
 8012ee8:	bd80      	pop	{r7, pc}

08012eea <RegionNewChannelReq>:

uint8_t RegionNewChannelReq( LoRaMacRegion_t region, NewChannelReqParams_t* newChannelReq )
{
 8012eea:	b580      	push	{r7, lr}
 8012eec:	b082      	sub	sp, #8
 8012eee:	af00      	add	r7, sp, #0
 8012ef0:	4603      	mov	r3, r0
 8012ef2:	6039      	str	r1, [r7, #0]
 8012ef4:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8012ef6:	79fb      	ldrb	r3, [r7, #7]
 8012ef8:	2b05      	cmp	r3, #5
 8012efa:	d002      	beq.n	8012f02 <RegionNewChannelReq+0x18>
 8012efc:	2b08      	cmp	r3, #8
 8012efe:	d005      	beq.n	8012f0c <RegionNewChannelReq+0x22>
 8012f00:	e009      	b.n	8012f16 <RegionNewChannelReq+0x2c>
        AS923_NEW_CHANNEL_REQ( );
        AU915_NEW_CHANNEL_REQ( );
        CN470_NEW_CHANNEL_REQ( );
        CN779_NEW_CHANNEL_REQ( );
        EU433_NEW_CHANNEL_REQ( );
        EU868_NEW_CHANNEL_REQ( );
 8012f02:	6838      	ldr	r0, [r7, #0]
 8012f04:	f001 fe0e 	bl	8014b24 <RegionEU868NewChannelReq>
 8012f08:	4603      	mov	r3, r0
 8012f0a:	e005      	b.n	8012f18 <RegionNewChannelReq+0x2e>
        KR920_NEW_CHANNEL_REQ( );
        IN865_NEW_CHANNEL_REQ( );
        US915_NEW_CHANNEL_REQ( );
 8012f0c:	6838      	ldr	r0, [r7, #0]
 8012f0e:	f003 f9bf 	bl	8016290 <RegionUS915NewChannelReq>
 8012f12:	4603      	mov	r3, r0
 8012f14:	e000      	b.n	8012f18 <RegionNewChannelReq+0x2e>
        RU864_NEW_CHANNEL_REQ( );
        default:
        {
            return 0;
 8012f16:	2300      	movs	r3, #0
        }
    }
}
 8012f18:	4618      	mov	r0, r3
 8012f1a:	3708      	adds	r7, #8
 8012f1c:	46bd      	mov	sp, r7
 8012f1e:	bd80      	pop	{r7, pc}

08012f20 <RegionTxParamSetupReq>:

int8_t RegionTxParamSetupReq( LoRaMacRegion_t region, TxParamSetupReqParams_t* txParamSetupReq )
{
 8012f20:	b580      	push	{r7, lr}
 8012f22:	b082      	sub	sp, #8
 8012f24:	af00      	add	r7, sp, #0
 8012f26:	4603      	mov	r3, r0
 8012f28:	6039      	str	r1, [r7, #0]
 8012f2a:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8012f2c:	79fb      	ldrb	r3, [r7, #7]
 8012f2e:	2b05      	cmp	r3, #5
 8012f30:	d002      	beq.n	8012f38 <RegionTxParamSetupReq+0x18>
 8012f32:	2b08      	cmp	r3, #8
 8012f34:	d005      	beq.n	8012f42 <RegionTxParamSetupReq+0x22>
 8012f36:	e009      	b.n	8012f4c <RegionTxParamSetupReq+0x2c>
        AS923_TX_PARAM_SETUP_REQ( );
        AU915_TX_PARAM_SETUP_REQ( );
        CN470_TX_PARAM_SETUP_REQ( );
        CN779_TX_PARAM_SETUP_REQ( );
        EU433_TX_PARAM_SETUP_REQ( );
        EU868_TX_PARAM_SETUP_REQ( );
 8012f38:	6838      	ldr	r0, [r7, #0]
 8012f3a:	f001 fe4f 	bl	8014bdc <RegionEU868TxParamSetupReq>
 8012f3e:	4603      	mov	r3, r0
 8012f40:	e005      	b.n	8012f4e <RegionTxParamSetupReq+0x2e>
        KR920_TX_PARAM_SETUP_REQ( );
        IN865_TX_PARAM_SETUP_REQ( );
        US915_TX_PARAM_SETUP_REQ( );
 8012f42:	6838      	ldr	r0, [r7, #0]
 8012f44:	f003 f9ae 	bl	80162a4 <RegionUS915TxParamSetupReq>
 8012f48:	4603      	mov	r3, r0
 8012f4a:	e000      	b.n	8012f4e <RegionTxParamSetupReq+0x2e>
        RU864_TX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 8012f4c:	2300      	movs	r3, #0
        }
    }
}
 8012f4e:	4618      	mov	r0, r3
 8012f50:	3708      	adds	r7, #8
 8012f52:	46bd      	mov	sp, r7
 8012f54:	bd80      	pop	{r7, pc}

08012f56 <RegionDlChannelReq>:

uint8_t RegionDlChannelReq( LoRaMacRegion_t region, DlChannelReqParams_t* dlChannelReq )
{
 8012f56:	b580      	push	{r7, lr}
 8012f58:	b082      	sub	sp, #8
 8012f5a:	af00      	add	r7, sp, #0
 8012f5c:	4603      	mov	r3, r0
 8012f5e:	6039      	str	r1, [r7, #0]
 8012f60:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8012f62:	79fb      	ldrb	r3, [r7, #7]
 8012f64:	2b05      	cmp	r3, #5
 8012f66:	d002      	beq.n	8012f6e <RegionDlChannelReq+0x18>
 8012f68:	2b08      	cmp	r3, #8
 8012f6a:	d005      	beq.n	8012f78 <RegionDlChannelReq+0x22>
 8012f6c:	e009      	b.n	8012f82 <RegionDlChannelReq+0x2c>
        AS923_DL_CHANNEL_REQ( );
        AU915_DL_CHANNEL_REQ( );
        CN470_DL_CHANNEL_REQ( );
        CN779_DL_CHANNEL_REQ( );
        EU433_DL_CHANNEL_REQ( );
        EU868_DL_CHANNEL_REQ( );
 8012f6e:	6838      	ldr	r0, [r7, #0]
 8012f70:	f001 fe40 	bl	8014bf4 <RegionEU868DlChannelReq>
 8012f74:	4603      	mov	r3, r0
 8012f76:	e005      	b.n	8012f84 <RegionDlChannelReq+0x2e>
        KR920_DL_CHANNEL_REQ( );
        IN865_DL_CHANNEL_REQ( );
        US915_DL_CHANNEL_REQ( );
 8012f78:	6838      	ldr	r0, [r7, #0]
 8012f7a:	f003 f99e 	bl	80162ba <RegionUS915DlChannelReq>
 8012f7e:	4603      	mov	r3, r0
 8012f80:	e000      	b.n	8012f84 <RegionDlChannelReq+0x2e>
        RU864_DL_CHANNEL_REQ( );
        default:
        {
            return 0;
 8012f82:	2300      	movs	r3, #0
        }
    }
}
 8012f84:	4618      	mov	r0, r3
 8012f86:	3708      	adds	r7, #8
 8012f88:	46bd      	mov	sp, r7
 8012f8a:	bd80      	pop	{r7, pc}

08012f8c <RegionAlternateDr>:

int8_t RegionAlternateDr( LoRaMacRegion_t region, int8_t currentDr, AlternateDrType_t type )
{
 8012f8c:	b580      	push	{r7, lr}
 8012f8e:	b082      	sub	sp, #8
 8012f90:	af00      	add	r7, sp, #0
 8012f92:	4603      	mov	r3, r0
 8012f94:	71fb      	strb	r3, [r7, #7]
 8012f96:	460b      	mov	r3, r1
 8012f98:	71bb      	strb	r3, [r7, #6]
 8012f9a:	4613      	mov	r3, r2
 8012f9c:	717b      	strb	r3, [r7, #5]
    switch( region )
 8012f9e:	79fb      	ldrb	r3, [r7, #7]
 8012fa0:	2b05      	cmp	r3, #5
 8012fa2:	d002      	beq.n	8012faa <RegionAlternateDr+0x1e>
 8012fa4:	2b08      	cmp	r3, #8
 8012fa6:	d009      	beq.n	8012fbc <RegionAlternateDr+0x30>
 8012fa8:	e011      	b.n	8012fce <RegionAlternateDr+0x42>
        AS923_ALTERNATE_DR( );
        AU915_ALTERNATE_DR( );
        CN470_ALTERNATE_DR( );
        CN779_ALTERNATE_DR( );
        EU433_ALTERNATE_DR( );
        EU868_ALTERNATE_DR( );
 8012faa:	797a      	ldrb	r2, [r7, #5]
 8012fac:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8012fb0:	4611      	mov	r1, r2
 8012fb2:	4618      	mov	r0, r3
 8012fb4:	f001 fe60 	bl	8014c78 <RegionEU868AlternateDr>
 8012fb8:	4603      	mov	r3, r0
 8012fba:	e009      	b.n	8012fd0 <RegionAlternateDr+0x44>
        KR920_ALTERNATE_DR( );
        IN865_ALTERNATE_DR( );
        US915_ALTERNATE_DR( );
 8012fbc:	797a      	ldrb	r2, [r7, #5]
 8012fbe:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8012fc2:	4611      	mov	r1, r2
 8012fc4:	4618      	mov	r0, r3
 8012fc6:	f003 f983 	bl	80162d0 <RegionUS915AlternateDr>
 8012fca:	4603      	mov	r3, r0
 8012fcc:	e000      	b.n	8012fd0 <RegionAlternateDr+0x44>
        RU864_ALTERNATE_DR( );
        default:
        {
            return 0;
 8012fce:	2300      	movs	r3, #0
        }
    }
}
 8012fd0:	4618      	mov	r0, r3
 8012fd2:	3708      	adds	r7, #8
 8012fd4:	46bd      	mov	sp, r7
 8012fd6:	bd80      	pop	{r7, pc}

08012fd8 <RegionNextChannel>:

LoRaMacStatus_t RegionNextChannel( LoRaMacRegion_t region, NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 8012fd8:	b580      	push	{r7, lr}
 8012fda:	b084      	sub	sp, #16
 8012fdc:	af00      	add	r7, sp, #0
 8012fde:	60b9      	str	r1, [r7, #8]
 8012fe0:	607a      	str	r2, [r7, #4]
 8012fe2:	603b      	str	r3, [r7, #0]
 8012fe4:	4603      	mov	r3, r0
 8012fe6:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8012fe8:	7bfb      	ldrb	r3, [r7, #15]
 8012fea:	2b05      	cmp	r3, #5
 8012fec:	d002      	beq.n	8012ff4 <RegionNextChannel+0x1c>
 8012fee:	2b08      	cmp	r3, #8
 8012ff0:	d008      	beq.n	8013004 <RegionNextChannel+0x2c>
 8012ff2:	e00f      	b.n	8013014 <RegionNextChannel+0x3c>
        AS923_NEXT_CHANNEL( );
        AU915_NEXT_CHANNEL( );
        CN470_NEXT_CHANNEL( );
        CN779_NEXT_CHANNEL( );
        EU433_NEXT_CHANNEL( );
        EU868_NEXT_CHANNEL( );
 8012ff4:	69bb      	ldr	r3, [r7, #24]
 8012ff6:	683a      	ldr	r2, [r7, #0]
 8012ff8:	6879      	ldr	r1, [r7, #4]
 8012ffa:	68b8      	ldr	r0, [r7, #8]
 8012ffc:	f001 fe4c 	bl	8014c98 <RegionEU868NextChannel>
 8013000:	4603      	mov	r3, r0
 8013002:	e008      	b.n	8013016 <RegionNextChannel+0x3e>
        KR920_NEXT_CHANNEL( );
        IN865_NEXT_CHANNEL( );
        US915_NEXT_CHANNEL( );
 8013004:	69bb      	ldr	r3, [r7, #24]
 8013006:	683a      	ldr	r2, [r7, #0]
 8013008:	6879      	ldr	r1, [r7, #4]
 801300a:	68b8      	ldr	r0, [r7, #8]
 801300c:	f003 f99a 	bl	8016344 <RegionUS915NextChannel>
 8013010:	4603      	mov	r3, r0
 8013012:	e000      	b.n	8013016 <RegionNextChannel+0x3e>
        RU864_NEXT_CHANNEL( );
        default:
        {
            return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 8013014:	2309      	movs	r3, #9
        }
    }
}
 8013016:	4618      	mov	r0, r3
 8013018:	3710      	adds	r7, #16
 801301a:	46bd      	mov	sp, r7
 801301c:	bd80      	pop	{r7, pc}

0801301e <RegionSetContinuousWave>:
        }
    }
}

void RegionSetContinuousWave( LoRaMacRegion_t region, ContinuousWaveParams_t* continuousWave )
{
 801301e:	b580      	push	{r7, lr}
 8013020:	b082      	sub	sp, #8
 8013022:	af00      	add	r7, sp, #0
 8013024:	4603      	mov	r3, r0
 8013026:	6039      	str	r1, [r7, #0]
 8013028:	71fb      	strb	r3, [r7, #7]
    switch( region )
 801302a:	79fb      	ldrb	r3, [r7, #7]
 801302c:	2b05      	cmp	r3, #5
 801302e:	d002      	beq.n	8013036 <RegionSetContinuousWave+0x18>
 8013030:	2b08      	cmp	r3, #8
 8013032:	d004      	beq.n	801303e <RegionSetContinuousWave+0x20>
        IN865_SET_CONTINUOUS_WAVE( );
        US915_SET_CONTINUOUS_WAVE( );
        RU864_SET_CONTINUOUS_WAVE( );
        default:
        {
            break;
 8013034:	e007      	b.n	8013046 <RegionSetContinuousWave+0x28>
        EU868_SET_CONTINUOUS_WAVE( );
 8013036:	6838      	ldr	r0, [r7, #0]
 8013038:	f001 ff94 	bl	8014f64 <RegionEU868SetContinuousWave>
 801303c:	e003      	b.n	8013046 <RegionSetContinuousWave+0x28>
        US915_SET_CONTINUOUS_WAVE( );
 801303e:	6838      	ldr	r0, [r7, #0]
 8013040:	f003 fa64 	bl	801650c <RegionUS915SetContinuousWave>
 8013044:	bf00      	nop
        }
    }
}
 8013046:	bf00      	nop
 8013048:	3708      	adds	r7, #8
 801304a:	46bd      	mov	sp, r7
 801304c:	bd80      	pop	{r7, pc}

0801304e <RegionApplyDrOffset>:

uint8_t RegionApplyDrOffset( LoRaMacRegion_t region, uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 801304e:	b590      	push	{r4, r7, lr}
 8013050:	b083      	sub	sp, #12
 8013052:	af00      	add	r7, sp, #0
 8013054:	4604      	mov	r4, r0
 8013056:	4608      	mov	r0, r1
 8013058:	4611      	mov	r1, r2
 801305a:	461a      	mov	r2, r3
 801305c:	4623      	mov	r3, r4
 801305e:	71fb      	strb	r3, [r7, #7]
 8013060:	4603      	mov	r3, r0
 8013062:	71bb      	strb	r3, [r7, #6]
 8013064:	460b      	mov	r3, r1
 8013066:	717b      	strb	r3, [r7, #5]
 8013068:	4613      	mov	r3, r2
 801306a:	713b      	strb	r3, [r7, #4]
    switch( region )
 801306c:	79fb      	ldrb	r3, [r7, #7]
 801306e:	2b05      	cmp	r3, #5
 8013070:	d002      	beq.n	8013078 <RegionApplyDrOffset+0x2a>
 8013072:	2b08      	cmp	r3, #8
 8013074:	d00a      	beq.n	801308c <RegionApplyDrOffset+0x3e>
 8013076:	e013      	b.n	80130a0 <RegionApplyDrOffset+0x52>
        AS923_APPLY_DR_OFFSET( );
        AU915_APPLY_DR_OFFSET( );
        CN470_APPLY_DR_OFFSET( );
        CN779_APPLY_DR_OFFSET( );
        EU433_APPLY_DR_OFFSET( );
        EU868_APPLY_DR_OFFSET( );
 8013078:	f997 2004 	ldrsb.w	r2, [r7, #4]
 801307c:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8013080:	79bb      	ldrb	r3, [r7, #6]
 8013082:	4618      	mov	r0, r3
 8013084:	f001 ffbc 	bl	8015000 <RegionEU868ApplyDrOffset>
 8013088:	4603      	mov	r3, r0
 801308a:	e00a      	b.n	80130a2 <RegionApplyDrOffset+0x54>
        KR920_APPLY_DR_OFFSET( );
        IN865_APPLY_DR_OFFSET( );
        US915_APPLY_DR_OFFSET( );
 801308c:	f997 2004 	ldrsb.w	r2, [r7, #4]
 8013090:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8013094:	79bb      	ldrb	r3, [r7, #6]
 8013096:	4618      	mov	r0, r3
 8013098:	f003 fa88 	bl	80165ac <RegionUS915ApplyDrOffset>
 801309c:	4603      	mov	r3, r0
 801309e:	e000      	b.n	80130a2 <RegionApplyDrOffset+0x54>
        RU864_APPLY_DR_OFFSET( );
        default:
        {
            return dr;
 80130a0:	797b      	ldrb	r3, [r7, #5]
        }
    }
}
 80130a2:	4618      	mov	r0, r3
 80130a4:	370c      	adds	r7, #12
 80130a6:	46bd      	mov	sp, r7
 80130a8:	bd90      	pop	{r4, r7, pc}
	...

080130ac <RegionGetVersion>:
        }
    }
}

Version_t RegionGetVersion( void )
{
 80130ac:	b480      	push	{r7}
 80130ae:	b083      	sub	sp, #12
 80130b0:	af00      	add	r7, sp, #0
    Version_t version;

    version.Value = REGION_VERSION;
 80130b2:	4b04      	ldr	r3, [pc, #16]	; (80130c4 <RegionGetVersion+0x18>)
 80130b4:	607b      	str	r3, [r7, #4]

    return version;
 80130b6:	687b      	ldr	r3, [r7, #4]
}
 80130b8:	4618      	mov	r0, r3
 80130ba:	370c      	adds	r7, #12
 80130bc:	46bd      	mov	sp, r7
 80130be:	bc80      	pop	{r7}
 80130c0:	4770      	bx	lr
 80130c2:	bf00      	nop
 80130c4:	01000300 	.word	0x01000300

080130c8 <GetDutyCycle>:
 */
#define DUTY_CYCLE_TIME_PERIOD              3600000
#endif

static uint16_t GetDutyCycle( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 80130c8:	b580      	push	{r7, lr}
 80130ca:	b086      	sub	sp, #24
 80130cc:	af00      	add	r7, sp, #0
 80130ce:	60f8      	str	r0, [r7, #12]
 80130d0:	4608      	mov	r0, r1
 80130d2:	4639      	mov	r1, r7
 80130d4:	e881 000c 	stmia.w	r1, {r2, r3}
 80130d8:	4603      	mov	r3, r0
 80130da:	72fb      	strb	r3, [r7, #11]
    uint16_t joinDutyCycle = RegionCommonGetJoinDc( elapsedTimeSinceStartup );
 80130dc:	463b      	mov	r3, r7
 80130de:	e893 0003 	ldmia.w	r3, {r0, r1}
 80130e2:	f000 f8dc 	bl	801329e <RegionCommonGetJoinDc>
 80130e6:	4603      	mov	r3, r0
 80130e8:	82bb      	strh	r3, [r7, #20]
    uint16_t dutyCycle = band->DCycle;
 80130ea:	68fb      	ldr	r3, [r7, #12]
 80130ec:	881b      	ldrh	r3, [r3, #0]
 80130ee:	82fb      	strh	r3, [r7, #22]

    if( joined == false )
 80130f0:	7afb      	ldrb	r3, [r7, #11]
 80130f2:	f083 0301 	eor.w	r3, r3, #1
 80130f6:	b2db      	uxtb	r3, r3
 80130f8:	2b00      	cmp	r3, #0
 80130fa:	d00c      	beq.n	8013116 <GetDutyCycle+0x4e>
    {
        // Get the join duty cycle which depends on the runtime
        joinDutyCycle = RegionCommonGetJoinDc( elapsedTimeSinceStartup );
 80130fc:	463b      	mov	r3, r7
 80130fe:	e893 0003 	ldmia.w	r3, {r0, r1}
 8013102:	f000 f8cc 	bl	801329e <RegionCommonGetJoinDc>
 8013106:	4603      	mov	r3, r0
 8013108:	82bb      	strh	r3, [r7, #20]
        // Take the most restrictive duty cycle
        dutyCycle = MAX( dutyCycle, joinDutyCycle );
 801310a:	8aba      	ldrh	r2, [r7, #20]
 801310c:	8afb      	ldrh	r3, [r7, #22]
 801310e:	4293      	cmp	r3, r2
 8013110:	bf38      	it	cc
 8013112:	4613      	movcc	r3, r2
 8013114:	82fb      	strh	r3, [r7, #22]
    }

    // Prevent value of 0
    if( dutyCycle == 0 )
 8013116:	8afb      	ldrh	r3, [r7, #22]
 8013118:	2b00      	cmp	r3, #0
 801311a:	d101      	bne.n	8013120 <GetDutyCycle+0x58>
    {
        dutyCycle = 1;
 801311c:	2301      	movs	r3, #1
 801311e:	82fb      	strh	r3, [r7, #22]
    }

    return dutyCycle;
 8013120:	8afb      	ldrh	r3, [r7, #22]
}
 8013122:	4618      	mov	r0, r3
 8013124:	3718      	adds	r7, #24
 8013126:	46bd      	mov	sp, r7
 8013128:	bd80      	pop	{r7, pc}
	...

0801312c <SetMaxTimeCredits>:

static uint16_t SetMaxTimeCredits( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 801312c:	b580      	push	{r7, lr}
 801312e:	b086      	sub	sp, #24
 8013130:	af00      	add	r7, sp, #0
 8013132:	60f8      	str	r0, [r7, #12]
 8013134:	4608      	mov	r0, r1
 8013136:	4639      	mov	r1, r7
 8013138:	e881 000c 	stmia.w	r1, {r2, r3}
 801313c:	4603      	mov	r3, r0
 801313e:	72fb      	strb	r3, [r7, #11]
    uint16_t dutyCycle = band->DCycle;
 8013140:	68fb      	ldr	r3, [r7, #12]
 8013142:	881b      	ldrh	r3, [r3, #0]
 8013144:	82bb      	strh	r3, [r7, #20]
    uint8_t timePeriodFactor = 1;
 8013146:	2301      	movs	r3, #1
 8013148:	75fb      	strb	r3, [r7, #23]

    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 801314a:	7af9      	ldrb	r1, [r7, #11]
 801314c:	463b      	mov	r3, r7
 801314e:	cb0c      	ldmia	r3, {r2, r3}
 8013150:	68f8      	ldr	r0, [r7, #12]
 8013152:	f7ff ffb9 	bl	80130c8 <GetDutyCycle>
 8013156:	4603      	mov	r3, r0
 8013158:	82bb      	strh	r3, [r7, #20]

    if( joined == false )
 801315a:	7afb      	ldrb	r3, [r7, #11]
 801315c:	f083 0301 	eor.w	r3, r3, #1
 8013160:	b2db      	uxtb	r3, r3
 8013162:	2b00      	cmp	r3, #0
 8013164:	d006      	beq.n	8013174 <SetMaxTimeCredits+0x48>
    {
        // Apply a factor to increase the maximum time period of observation
        timePeriodFactor = dutyCycle / BACKOFF_DC_TIMER_PERIOD_FACTOR;
 8013166:	8abb      	ldrh	r3, [r7, #20]
 8013168:	4a0c      	ldr	r2, [pc, #48]	; (801319c <SetMaxTimeCredits+0x70>)
 801316a:	fba2 2303 	umull	r2, r3, r2, r3
 801316e:	095b      	lsrs	r3, r3, #5
 8013170:	b29b      	uxth	r3, r3
 8013172:	75fb      	strb	r3, [r7, #23]
    }

    // Setup the maximum allowed credits
    band->MaxTimeCredits = DUTY_CYCLE_TIME_PERIOD * timePeriodFactor;
 8013174:	7dfb      	ldrb	r3, [r7, #23]
 8013176:	4a0a      	ldr	r2, [pc, #40]	; (80131a0 <SetMaxTimeCredits+0x74>)
 8013178:	fb02 f303 	mul.w	r3, r2, r3
 801317c:	461a      	mov	r2, r3
 801317e:	68fb      	ldr	r3, [r7, #12]
 8013180:	60da      	str	r2, [r3, #12]

    // In case if it is the first time, update also the current
    // time credits
    if( band->LastBandUpdateTime == 0 )
 8013182:	68fb      	ldr	r3, [r7, #12]
 8013184:	685b      	ldr	r3, [r3, #4]
 8013186:	2b00      	cmp	r3, #0
 8013188:	d103      	bne.n	8013192 <SetMaxTimeCredits+0x66>
    {
        band->TimeCredits = band->MaxTimeCredits;
 801318a:	68fb      	ldr	r3, [r7, #12]
 801318c:	68da      	ldr	r2, [r3, #12]
 801318e:	68fb      	ldr	r3, [r7, #12]
 8013190:	609a      	str	r2, [r3, #8]
    }

    return dutyCycle;
 8013192:	8abb      	ldrh	r3, [r7, #20]
}
 8013194:	4618      	mov	r0, r3
 8013196:	3718      	adds	r7, #24
 8013198:	46bd      	mov	sp, r7
 801319a:	bd80      	pop	{r7, pc}
 801319c:	51eb851f 	.word	0x51eb851f
 80131a0:	0036ee80 	.word	0x0036ee80

080131a4 <UpdateTimeCredits>:

static uint16_t UpdateTimeCredits( Band_t* band, bool joined, bool dutyCycleEnabled,
                                   bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                   TimerTime_t currentTime )
{
 80131a4:	b580      	push	{r7, lr}
 80131a6:	b084      	sub	sp, #16
 80131a8:	af00      	add	r7, sp, #0
 80131aa:	6078      	str	r0, [r7, #4]
 80131ac:	4608      	mov	r0, r1
 80131ae:	4611      	mov	r1, r2
 80131b0:	461a      	mov	r2, r3
 80131b2:	4603      	mov	r3, r0
 80131b4:	70fb      	strb	r3, [r7, #3]
 80131b6:	460b      	mov	r3, r1
 80131b8:	70bb      	strb	r3, [r7, #2]
 80131ba:	4613      	mov	r3, r2
 80131bc:	707b      	strb	r3, [r7, #1]
    uint16_t dutyCycle = SetMaxTimeCredits( band, joined, elapsedTimeSinceStartup );
 80131be:	78f9      	ldrb	r1, [r7, #3]
 80131c0:	f107 0318 	add.w	r3, r7, #24
 80131c4:	cb0c      	ldmia	r3, {r2, r3}
 80131c6:	6878      	ldr	r0, [r7, #4]
 80131c8:	f7ff ffb0 	bl	801312c <SetMaxTimeCredits>
 80131cc:	4603      	mov	r3, r0
 80131ce:	81fb      	strh	r3, [r7, #14]

    if( joined == false )
 80131d0:	78fb      	ldrb	r3, [r7, #3]
 80131d2:	f083 0301 	eor.w	r3, r3, #1
 80131d6:	b2db      	uxtb	r3, r3
 80131d8:	2b00      	cmp	r3, #0
 80131da:	d010      	beq.n	80131fe <UpdateTimeCredits+0x5a>
    {
        if( ( dutyCycleEnabled == false ) &&
 80131dc:	78bb      	ldrb	r3, [r7, #2]
 80131de:	f083 0301 	eor.w	r3, r3, #1
 80131e2:	b2db      	uxtb	r3, r3
 80131e4:	2b00      	cmp	r3, #0
 80131e6:	d014      	beq.n	8013212 <UpdateTimeCredits+0x6e>
            ( lastTxIsJoinRequest == false ) )
 80131e8:	787b      	ldrb	r3, [r7, #1]
 80131ea:	f083 0301 	eor.w	r3, r3, #1
 80131ee:	b2db      	uxtb	r3, r3
        if( ( dutyCycleEnabled == false ) &&
 80131f0:	2b00      	cmp	r3, #0
 80131f2:	d00e      	beq.n	8013212 <UpdateTimeCredits+0x6e>
        {
            // This is the case when the duty cycle is off and the last uplink frame was not a join.
            // This could happen in case of a rejoin, e.g. in compliance test mode.
            // In this special case we have to set the time off to 0, since the join duty cycle shall only
            // be applied after the first join request.
            band->TimeCredits = band->MaxTimeCredits;
 80131f4:	687b      	ldr	r3, [r7, #4]
 80131f6:	68da      	ldr	r2, [r3, #12]
 80131f8:	687b      	ldr	r3, [r7, #4]
 80131fa:	609a      	str	r2, [r3, #8]
 80131fc:	e009      	b.n	8013212 <UpdateTimeCredits+0x6e>
        }
    }
    else
    {
        if( dutyCycleEnabled == false )
 80131fe:	78bb      	ldrb	r3, [r7, #2]
 8013200:	f083 0301 	eor.w	r3, r3, #1
 8013204:	b2db      	uxtb	r3, r3
 8013206:	2b00      	cmp	r3, #0
 8013208:	d003      	beq.n	8013212 <UpdateTimeCredits+0x6e>
        {
            band->TimeCredits = band->MaxTimeCredits;
 801320a:	687b      	ldr	r3, [r7, #4]
 801320c:	68da      	ldr	r2, [r3, #12]
 801320e:	687b      	ldr	r3, [r7, #4]
 8013210:	609a      	str	r2, [r3, #8]
        }
    }

    // Get the difference between now and the last update
    band->TimeCredits += TimerGetElapsedTime( band->LastBandUpdateTime );
 8013212:	687b      	ldr	r3, [r7, #4]
 8013214:	685b      	ldr	r3, [r3, #4]
 8013216:	4618      	mov	r0, r3
 8013218:	f006 ffe4 	bl	801a1e4 <UTIL_TIMER_GetElapsedTime>
 801321c:	4602      	mov	r2, r0
 801321e:	687b      	ldr	r3, [r7, #4]
 8013220:	689b      	ldr	r3, [r3, #8]
 8013222:	441a      	add	r2, r3
 8013224:	687b      	ldr	r3, [r7, #4]
 8013226:	609a      	str	r2, [r3, #8]

    // Limit band credits to maximum
    if( band->TimeCredits > band->MaxTimeCredits )
 8013228:	687b      	ldr	r3, [r7, #4]
 801322a:	689a      	ldr	r2, [r3, #8]
 801322c:	687b      	ldr	r3, [r7, #4]
 801322e:	68db      	ldr	r3, [r3, #12]
 8013230:	429a      	cmp	r2, r3
 8013232:	d903      	bls.n	801323c <UpdateTimeCredits+0x98>
    {
        band->TimeCredits = band->MaxTimeCredits;
 8013234:	687b      	ldr	r3, [r7, #4]
 8013236:	68da      	ldr	r2, [r3, #12]
 8013238:	687b      	ldr	r3, [r7, #4]
 801323a:	609a      	str	r2, [r3, #8]
    }

    // Synchronize update time
    band->LastBandUpdateTime = currentTime;
 801323c:	687b      	ldr	r3, [r7, #4]
 801323e:	6a3a      	ldr	r2, [r7, #32]
 8013240:	605a      	str	r2, [r3, #4]

    return dutyCycle;
 8013242:	89fb      	ldrh	r3, [r7, #14]
}
 8013244:	4618      	mov	r0, r3
 8013246:	3710      	adds	r7, #16
 8013248:	46bd      	mov	sp, r7
 801324a:	bd80      	pop	{r7, pc}

0801324c <CountChannels>:

static uint8_t CountChannels( uint16_t mask, uint8_t nbBits )
{
 801324c:	b480      	push	{r7}
 801324e:	b085      	sub	sp, #20
 8013250:	af00      	add	r7, sp, #0
 8013252:	4603      	mov	r3, r0
 8013254:	460a      	mov	r2, r1
 8013256:	80fb      	strh	r3, [r7, #6]
 8013258:	4613      	mov	r3, r2
 801325a:	717b      	strb	r3, [r7, #5]
    uint8_t nbActiveBits = 0;
 801325c:	2300      	movs	r3, #0
 801325e:	73fb      	strb	r3, [r7, #15]

    for( uint8_t j = 0; j < nbBits; j++ )
 8013260:	2300      	movs	r3, #0
 8013262:	73bb      	strb	r3, [r7, #14]
 8013264:	e011      	b.n	801328a <CountChannels+0x3e>
    {
        if( ( mask & ( 1 << j ) ) == ( 1 << j ) )
 8013266:	88fa      	ldrh	r2, [r7, #6]
 8013268:	7bbb      	ldrb	r3, [r7, #14]
 801326a:	2101      	movs	r1, #1
 801326c:	fa01 f303 	lsl.w	r3, r1, r3
 8013270:	401a      	ands	r2, r3
 8013272:	7bbb      	ldrb	r3, [r7, #14]
 8013274:	2101      	movs	r1, #1
 8013276:	fa01 f303 	lsl.w	r3, r1, r3
 801327a:	429a      	cmp	r2, r3
 801327c:	d102      	bne.n	8013284 <CountChannels+0x38>
        {
            nbActiveBits++;
 801327e:	7bfb      	ldrb	r3, [r7, #15]
 8013280:	3301      	adds	r3, #1
 8013282:	73fb      	strb	r3, [r7, #15]
    for( uint8_t j = 0; j < nbBits; j++ )
 8013284:	7bbb      	ldrb	r3, [r7, #14]
 8013286:	3301      	adds	r3, #1
 8013288:	73bb      	strb	r3, [r7, #14]
 801328a:	7bba      	ldrb	r2, [r7, #14]
 801328c:	797b      	ldrb	r3, [r7, #5]
 801328e:	429a      	cmp	r2, r3
 8013290:	d3e9      	bcc.n	8013266 <CountChannels+0x1a>
        }
    }
    return nbActiveBits;
 8013292:	7bfb      	ldrb	r3, [r7, #15]
}
 8013294:	4618      	mov	r0, r3
 8013296:	3714      	adds	r7, #20
 8013298:	46bd      	mov	sp, r7
 801329a:	bc80      	pop	{r7}
 801329c:	4770      	bx	lr

0801329e <RegionCommonGetJoinDc>:

uint16_t RegionCommonGetJoinDc( SysTime_t elapsedTime )
{
 801329e:	b480      	push	{r7}
 80132a0:	b085      	sub	sp, #20
 80132a2:	af00      	add	r7, sp, #0
 80132a4:	463b      	mov	r3, r7
 80132a6:	e883 0003 	stmia.w	r3, {r0, r1}
    uint16_t dutyCycle = 0;
 80132aa:	2300      	movs	r3, #0
 80132ac:	81fb      	strh	r3, [r7, #14]

    if( elapsedTime.Seconds < 3600 )
 80132ae:	683b      	ldr	r3, [r7, #0]
 80132b0:	f5b3 6f61 	cmp.w	r3, #3600	; 0xe10
 80132b4:	d202      	bcs.n	80132bc <RegionCommonGetJoinDc+0x1e>
    {
        dutyCycle = BACKOFF_DC_1_HOUR;
 80132b6:	2364      	movs	r3, #100	; 0x64
 80132b8:	81fb      	strh	r3, [r7, #14]
 80132ba:	e00b      	b.n	80132d4 <RegionCommonGetJoinDc+0x36>
    }
    else if( elapsedTime.Seconds < ( 3600 + 36000 ) )
 80132bc:	683b      	ldr	r3, [r7, #0]
 80132be:	f649 22af 	movw	r2, #39599	; 0x9aaf
 80132c2:	4293      	cmp	r3, r2
 80132c4:	d803      	bhi.n	80132ce <RegionCommonGetJoinDc+0x30>
    {
        dutyCycle = BACKOFF_DC_10_HOURS;
 80132c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80132ca:	81fb      	strh	r3, [r7, #14]
 80132cc:	e002      	b.n	80132d4 <RegionCommonGetJoinDc+0x36>
    }
    else
    {
        dutyCycle = BACKOFF_DC_24_HOURS;
 80132ce:	f242 7310 	movw	r3, #10000	; 0x2710
 80132d2:	81fb      	strh	r3, [r7, #14]
    }
    return dutyCycle;
 80132d4:	89fb      	ldrh	r3, [r7, #14]
}
 80132d6:	4618      	mov	r0, r3
 80132d8:	3714      	adds	r7, #20
 80132da:	46bd      	mov	sp, r7
 80132dc:	bc80      	pop	{r7}
 80132de:	4770      	bx	lr

080132e0 <RegionCommonChanVerifyDr>:

bool RegionCommonChanVerifyDr( uint8_t nbChannels, uint16_t* channelsMask, int8_t dr, int8_t minDr, int8_t maxDr, ChannelParams_t* channels )
{
 80132e0:	b580      	push	{r7, lr}
 80132e2:	b084      	sub	sp, #16
 80132e4:	af00      	add	r7, sp, #0
 80132e6:	6039      	str	r1, [r7, #0]
 80132e8:	4611      	mov	r1, r2
 80132ea:	461a      	mov	r2, r3
 80132ec:	4603      	mov	r3, r0
 80132ee:	71fb      	strb	r3, [r7, #7]
 80132f0:	460b      	mov	r3, r1
 80132f2:	71bb      	strb	r3, [r7, #6]
 80132f4:	4613      	mov	r3, r2
 80132f6:	717b      	strb	r3, [r7, #5]
    if( RegionCommonValueInRange( dr, minDr, maxDr ) == 0 )
 80132f8:	f997 2018 	ldrsb.w	r2, [r7, #24]
 80132fc:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8013300:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8013304:	4618      	mov	r0, r3
 8013306:	f000 f85d 	bl	80133c4 <RegionCommonValueInRange>
 801330a:	4603      	mov	r3, r0
 801330c:	2b00      	cmp	r3, #0
 801330e:	d101      	bne.n	8013314 <RegionCommonChanVerifyDr+0x34>
    {
        return false;
 8013310:	2300      	movs	r3, #0
 8013312:	e053      	b.n	80133bc <RegionCommonChanVerifyDr+0xdc>
    }

    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 8013314:	2300      	movs	r3, #0
 8013316:	73fb      	strb	r3, [r7, #15]
 8013318:	2300      	movs	r3, #0
 801331a:	73bb      	strb	r3, [r7, #14]
 801331c:	e049      	b.n	80133b2 <RegionCommonChanVerifyDr+0xd2>
    {
        for( uint8_t j = 0; j < 16; j++ )
 801331e:	2300      	movs	r3, #0
 8013320:	737b      	strb	r3, [r7, #13]
 8013322:	e03d      	b.n	80133a0 <RegionCommonChanVerifyDr+0xc0>
        {
            if( ( ( channelsMask[k] & ( 1 << j ) ) != 0 ) )
 8013324:	7bbb      	ldrb	r3, [r7, #14]
 8013326:	005b      	lsls	r3, r3, #1
 8013328:	683a      	ldr	r2, [r7, #0]
 801332a:	4413      	add	r3, r2
 801332c:	881b      	ldrh	r3, [r3, #0]
 801332e:	461a      	mov	r2, r3
 8013330:	7b7b      	ldrb	r3, [r7, #13]
 8013332:	fa42 f303 	asr.w	r3, r2, r3
 8013336:	f003 0301 	and.w	r3, r3, #1
 801333a:	2b00      	cmp	r3, #0
 801333c:	d02d      	beq.n	801339a <RegionCommonChanVerifyDr+0xba>
            {// Check datarate validity for enabled channels
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 801333e:	7bfa      	ldrb	r2, [r7, #15]
 8013340:	7b7b      	ldrb	r3, [r7, #13]
 8013342:	4413      	add	r3, r2
 8013344:	461a      	mov	r2, r3
 8013346:	4613      	mov	r3, r2
 8013348:	005b      	lsls	r3, r3, #1
 801334a:	4413      	add	r3, r2
 801334c:	009b      	lsls	r3, r3, #2
 801334e:	461a      	mov	r2, r3
 8013350:	69fb      	ldr	r3, [r7, #28]
 8013352:	4413      	add	r3, r2
 8013354:	7a1b      	ldrb	r3, [r3, #8]
 8013356:	f343 0303 	sbfx	r3, r3, #0, #4
 801335a:	b25b      	sxtb	r3, r3
 801335c:	f003 030f 	and.w	r3, r3, #15
 8013360:	b259      	sxtb	r1, r3
                                                  ( channels[i + j].DrRange.Fields.Max & 0x0F ) ) == 1 )
 8013362:	7bfa      	ldrb	r2, [r7, #15]
 8013364:	7b7b      	ldrb	r3, [r7, #13]
 8013366:	4413      	add	r3, r2
 8013368:	461a      	mov	r2, r3
 801336a:	4613      	mov	r3, r2
 801336c:	005b      	lsls	r3, r3, #1
 801336e:	4413      	add	r3, r2
 8013370:	009b      	lsls	r3, r3, #2
 8013372:	461a      	mov	r2, r3
 8013374:	69fb      	ldr	r3, [r7, #28]
 8013376:	4413      	add	r3, r2
 8013378:	7a1b      	ldrb	r3, [r3, #8]
 801337a:	f343 1303 	sbfx	r3, r3, #4, #4
 801337e:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 8013380:	f003 030f 	and.w	r3, r3, #15
 8013384:	b25a      	sxtb	r2, r3
 8013386:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801338a:	4618      	mov	r0, r3
 801338c:	f000 f81a 	bl	80133c4 <RegionCommonValueInRange>
 8013390:	4603      	mov	r3, r0
 8013392:	2b01      	cmp	r3, #1
 8013394:	d101      	bne.n	801339a <RegionCommonChanVerifyDr+0xba>
                {
                    // At least 1 channel has been found we can return OK.
                    return true;
 8013396:	2301      	movs	r3, #1
 8013398:	e010      	b.n	80133bc <RegionCommonChanVerifyDr+0xdc>
        for( uint8_t j = 0; j < 16; j++ )
 801339a:	7b7b      	ldrb	r3, [r7, #13]
 801339c:	3301      	adds	r3, #1
 801339e:	737b      	strb	r3, [r7, #13]
 80133a0:	7b7b      	ldrb	r3, [r7, #13]
 80133a2:	2b0f      	cmp	r3, #15
 80133a4:	d9be      	bls.n	8013324 <RegionCommonChanVerifyDr+0x44>
    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 80133a6:	7bfb      	ldrb	r3, [r7, #15]
 80133a8:	3310      	adds	r3, #16
 80133aa:	73fb      	strb	r3, [r7, #15]
 80133ac:	7bbb      	ldrb	r3, [r7, #14]
 80133ae:	3301      	adds	r3, #1
 80133b0:	73bb      	strb	r3, [r7, #14]
 80133b2:	7bfa      	ldrb	r2, [r7, #15]
 80133b4:	79fb      	ldrb	r3, [r7, #7]
 80133b6:	429a      	cmp	r2, r3
 80133b8:	d3b1      	bcc.n	801331e <RegionCommonChanVerifyDr+0x3e>
                }
            }
        }
    }
    return false;
 80133ba:	2300      	movs	r3, #0
}
 80133bc:	4618      	mov	r0, r3
 80133be:	3710      	adds	r7, #16
 80133c0:	46bd      	mov	sp, r7
 80133c2:	bd80      	pop	{r7, pc}

080133c4 <RegionCommonValueInRange>:

uint8_t RegionCommonValueInRange( int8_t value, int8_t min, int8_t max )
{
 80133c4:	b480      	push	{r7}
 80133c6:	b083      	sub	sp, #12
 80133c8:	af00      	add	r7, sp, #0
 80133ca:	4603      	mov	r3, r0
 80133cc:	71fb      	strb	r3, [r7, #7]
 80133ce:	460b      	mov	r3, r1
 80133d0:	71bb      	strb	r3, [r7, #6]
 80133d2:	4613      	mov	r3, r2
 80133d4:	717b      	strb	r3, [r7, #5]
    if( ( value >= min ) && ( value <= max ) )
 80133d6:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80133da:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80133de:	429a      	cmp	r2, r3
 80133e0:	db07      	blt.n	80133f2 <RegionCommonValueInRange+0x2e>
 80133e2:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80133e6:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80133ea:	429a      	cmp	r2, r3
 80133ec:	dc01      	bgt.n	80133f2 <RegionCommonValueInRange+0x2e>
    {
        return 1;
 80133ee:	2301      	movs	r3, #1
 80133f0:	e000      	b.n	80133f4 <RegionCommonValueInRange+0x30>
    }
    return 0;
 80133f2:	2300      	movs	r3, #0
}
 80133f4:	4618      	mov	r0, r3
 80133f6:	370c      	adds	r7, #12
 80133f8:	46bd      	mov	sp, r7
 80133fa:	bc80      	pop	{r7}
 80133fc:	4770      	bx	lr

080133fe <RegionCommonChanDisable>:

bool RegionCommonChanDisable( uint16_t* channelsMask, uint8_t id, uint8_t maxChannels )
{
 80133fe:	b480      	push	{r7}
 8013400:	b085      	sub	sp, #20
 8013402:	af00      	add	r7, sp, #0
 8013404:	6078      	str	r0, [r7, #4]
 8013406:	460b      	mov	r3, r1
 8013408:	70fb      	strb	r3, [r7, #3]
 801340a:	4613      	mov	r3, r2
 801340c:	70bb      	strb	r3, [r7, #2]
    uint8_t index = id / 16;
 801340e:	78fb      	ldrb	r3, [r7, #3]
 8013410:	091b      	lsrs	r3, r3, #4
 8013412:	73fb      	strb	r3, [r7, #15]

    if( ( index > ( maxChannels / 16 ) ) || ( id >= maxChannels ) )
 8013414:	78bb      	ldrb	r3, [r7, #2]
 8013416:	091b      	lsrs	r3, r3, #4
 8013418:	b2db      	uxtb	r3, r3
 801341a:	7bfa      	ldrb	r2, [r7, #15]
 801341c:	429a      	cmp	r2, r3
 801341e:	d803      	bhi.n	8013428 <RegionCommonChanDisable+0x2a>
 8013420:	78fa      	ldrb	r2, [r7, #3]
 8013422:	78bb      	ldrb	r3, [r7, #2]
 8013424:	429a      	cmp	r2, r3
 8013426:	d301      	bcc.n	801342c <RegionCommonChanDisable+0x2e>
    {
        return false;
 8013428:	2300      	movs	r3, #0
 801342a:	e017      	b.n	801345c <RegionCommonChanDisable+0x5e>
    }

    // Deactivate channel
    channelsMask[index] &= ~( 1 << ( id % 16 ) );
 801342c:	7bfb      	ldrb	r3, [r7, #15]
 801342e:	005b      	lsls	r3, r3, #1
 8013430:	687a      	ldr	r2, [r7, #4]
 8013432:	4413      	add	r3, r2
 8013434:	881b      	ldrh	r3, [r3, #0]
 8013436:	b21a      	sxth	r2, r3
 8013438:	78fb      	ldrb	r3, [r7, #3]
 801343a:	f003 030f 	and.w	r3, r3, #15
 801343e:	2101      	movs	r1, #1
 8013440:	fa01 f303 	lsl.w	r3, r1, r3
 8013444:	b21b      	sxth	r3, r3
 8013446:	43db      	mvns	r3, r3
 8013448:	b21b      	sxth	r3, r3
 801344a:	4013      	ands	r3, r2
 801344c:	b219      	sxth	r1, r3
 801344e:	7bfb      	ldrb	r3, [r7, #15]
 8013450:	005b      	lsls	r3, r3, #1
 8013452:	687a      	ldr	r2, [r7, #4]
 8013454:	4413      	add	r3, r2
 8013456:	b28a      	uxth	r2, r1
 8013458:	801a      	strh	r2, [r3, #0]

    return true;
 801345a:	2301      	movs	r3, #1
}
 801345c:	4618      	mov	r0, r3
 801345e:	3714      	adds	r7, #20
 8013460:	46bd      	mov	sp, r7
 8013462:	bc80      	pop	{r7}
 8013464:	4770      	bx	lr

08013466 <RegionCommonCountChannels>:

uint8_t RegionCommonCountChannels( uint16_t* channelsMask, uint8_t startIdx, uint8_t stopIdx )
{
 8013466:	b580      	push	{r7, lr}
 8013468:	b084      	sub	sp, #16
 801346a:	af00      	add	r7, sp, #0
 801346c:	6078      	str	r0, [r7, #4]
 801346e:	460b      	mov	r3, r1
 8013470:	70fb      	strb	r3, [r7, #3]
 8013472:	4613      	mov	r3, r2
 8013474:	70bb      	strb	r3, [r7, #2]
    uint8_t nbChannels = 0;
 8013476:	2300      	movs	r3, #0
 8013478:	73fb      	strb	r3, [r7, #15]

    if( channelsMask == NULL )
 801347a:	687b      	ldr	r3, [r7, #4]
 801347c:	2b00      	cmp	r3, #0
 801347e:	d101      	bne.n	8013484 <RegionCommonCountChannels+0x1e>
    {
        return 0;
 8013480:	2300      	movs	r3, #0
 8013482:	e018      	b.n	80134b6 <RegionCommonCountChannels+0x50>
    }

    for( uint8_t i = startIdx; i < stopIdx; i++ )
 8013484:	78fb      	ldrb	r3, [r7, #3]
 8013486:	73bb      	strb	r3, [r7, #14]
 8013488:	e010      	b.n	80134ac <RegionCommonCountChannels+0x46>
    {
        nbChannels += CountChannels( channelsMask[i], 16 );
 801348a:	7bbb      	ldrb	r3, [r7, #14]
 801348c:	005b      	lsls	r3, r3, #1
 801348e:	687a      	ldr	r2, [r7, #4]
 8013490:	4413      	add	r3, r2
 8013492:	881b      	ldrh	r3, [r3, #0]
 8013494:	2110      	movs	r1, #16
 8013496:	4618      	mov	r0, r3
 8013498:	f7ff fed8 	bl	801324c <CountChannels>
 801349c:	4603      	mov	r3, r0
 801349e:	461a      	mov	r2, r3
 80134a0:	7bfb      	ldrb	r3, [r7, #15]
 80134a2:	4413      	add	r3, r2
 80134a4:	73fb      	strb	r3, [r7, #15]
    for( uint8_t i = startIdx; i < stopIdx; i++ )
 80134a6:	7bbb      	ldrb	r3, [r7, #14]
 80134a8:	3301      	adds	r3, #1
 80134aa:	73bb      	strb	r3, [r7, #14]
 80134ac:	7bba      	ldrb	r2, [r7, #14]
 80134ae:	78bb      	ldrb	r3, [r7, #2]
 80134b0:	429a      	cmp	r2, r3
 80134b2:	d3ea      	bcc.n	801348a <RegionCommonCountChannels+0x24>
    }

    return nbChannels;
 80134b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80134b6:	4618      	mov	r0, r3
 80134b8:	3710      	adds	r7, #16
 80134ba:	46bd      	mov	sp, r7
 80134bc:	bd80      	pop	{r7, pc}

080134be <RegionCommonChanMaskCopy>:

void RegionCommonChanMaskCopy( uint16_t* channelsMaskDest, uint16_t* channelsMaskSrc, uint8_t len )
{
 80134be:	b480      	push	{r7}
 80134c0:	b087      	sub	sp, #28
 80134c2:	af00      	add	r7, sp, #0
 80134c4:	60f8      	str	r0, [r7, #12]
 80134c6:	60b9      	str	r1, [r7, #8]
 80134c8:	4613      	mov	r3, r2
 80134ca:	71fb      	strb	r3, [r7, #7]
    if( ( channelsMaskDest != NULL ) && ( channelsMaskSrc != NULL ) )
 80134cc:	68fb      	ldr	r3, [r7, #12]
 80134ce:	2b00      	cmp	r3, #0
 80134d0:	d016      	beq.n	8013500 <RegionCommonChanMaskCopy+0x42>
 80134d2:	68bb      	ldr	r3, [r7, #8]
 80134d4:	2b00      	cmp	r3, #0
 80134d6:	d013      	beq.n	8013500 <RegionCommonChanMaskCopy+0x42>
    {
        for( uint8_t i = 0; i < len; i++ )
 80134d8:	2300      	movs	r3, #0
 80134da:	75fb      	strb	r3, [r7, #23]
 80134dc:	e00c      	b.n	80134f8 <RegionCommonChanMaskCopy+0x3a>
        {
            channelsMaskDest[i] = channelsMaskSrc[i];
 80134de:	7dfb      	ldrb	r3, [r7, #23]
 80134e0:	005b      	lsls	r3, r3, #1
 80134e2:	68ba      	ldr	r2, [r7, #8]
 80134e4:	441a      	add	r2, r3
 80134e6:	7dfb      	ldrb	r3, [r7, #23]
 80134e8:	005b      	lsls	r3, r3, #1
 80134ea:	68f9      	ldr	r1, [r7, #12]
 80134ec:	440b      	add	r3, r1
 80134ee:	8812      	ldrh	r2, [r2, #0]
 80134f0:	801a      	strh	r2, [r3, #0]
        for( uint8_t i = 0; i < len; i++ )
 80134f2:	7dfb      	ldrb	r3, [r7, #23]
 80134f4:	3301      	adds	r3, #1
 80134f6:	75fb      	strb	r3, [r7, #23]
 80134f8:	7dfa      	ldrb	r2, [r7, #23]
 80134fa:	79fb      	ldrb	r3, [r7, #7]
 80134fc:	429a      	cmp	r2, r3
 80134fe:	d3ee      	bcc.n	80134de <RegionCommonChanMaskCopy+0x20>
        }
    }
}
 8013500:	bf00      	nop
 8013502:	371c      	adds	r7, #28
 8013504:	46bd      	mov	sp, r7
 8013506:	bc80      	pop	{r7}
 8013508:	4770      	bx	lr

0801350a <RegionCommonSetBandTxDone>:

void RegionCommonSetBandTxDone( Band_t* band, TimerTime_t lastTxAirTime, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 801350a:	b082      	sub	sp, #8
 801350c:	b580      	push	{r7, lr}
 801350e:	b086      	sub	sp, #24
 8013510:	af00      	add	r7, sp, #0
 8013512:	60f8      	str	r0, [r7, #12]
 8013514:	60b9      	str	r1, [r7, #8]
 8013516:	627b      	str	r3, [r7, #36]	; 0x24
 8013518:	4613      	mov	r3, r2
 801351a:	71fb      	strb	r3, [r7, #7]
    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    uint16_t dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 801351c:	79f9      	ldrb	r1, [r7, #7]
 801351e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8013522:	cb0c      	ldmia	r3, {r2, r3}
 8013524:	68f8      	ldr	r0, [r7, #12]
 8013526:	f7ff fdcf 	bl	80130c8 <GetDutyCycle>
 801352a:	4603      	mov	r3, r0
 801352c:	82fb      	strh	r3, [r7, #22]

    // Reduce with transmission time
    if( band->TimeCredits > ( lastTxAirTime * dutyCycle ) )
 801352e:	68fb      	ldr	r3, [r7, #12]
 8013530:	689a      	ldr	r2, [r3, #8]
 8013532:	8afb      	ldrh	r3, [r7, #22]
 8013534:	68b9      	ldr	r1, [r7, #8]
 8013536:	fb01 f303 	mul.w	r3, r1, r3
 801353a:	429a      	cmp	r2, r3
 801353c:	d909      	bls.n	8013552 <RegionCommonSetBandTxDone+0x48>
    {
        // Reduce time credits by the time of air
        band->TimeCredits -= ( lastTxAirTime * dutyCycle );
 801353e:	68fb      	ldr	r3, [r7, #12]
 8013540:	689a      	ldr	r2, [r3, #8]
 8013542:	8afb      	ldrh	r3, [r7, #22]
 8013544:	68b9      	ldr	r1, [r7, #8]
 8013546:	fb01 f303 	mul.w	r3, r1, r3
 801354a:	1ad2      	subs	r2, r2, r3
 801354c:	68fb      	ldr	r3, [r7, #12]
 801354e:	609a      	str	r2, [r3, #8]
    }
    else
    {
        band->TimeCredits = 0;
    }
}
 8013550:	e002      	b.n	8013558 <RegionCommonSetBandTxDone+0x4e>
        band->TimeCredits = 0;
 8013552:	68fb      	ldr	r3, [r7, #12]
 8013554:	2200      	movs	r2, #0
 8013556:	609a      	str	r2, [r3, #8]
}
 8013558:	bf00      	nop
 801355a:	3718      	adds	r7, #24
 801355c:	46bd      	mov	sp, r7
 801355e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8013562:	b002      	add	sp, #8
 8013564:	4770      	bx	lr

08013566 <RegionCommonUpdateBandTimeOff>:

TimerTime_t RegionCommonUpdateBandTimeOff( bool joined, Band_t* bands,
                                           uint8_t nbBands, bool dutyCycleEnabled,
                                           bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                           TimerTime_t expectedTimeOnAir )
{
 8013566:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013568:	b08d      	sub	sp, #52	; 0x34
 801356a:	af04      	add	r7, sp, #16
 801356c:	6039      	str	r1, [r7, #0]
 801356e:	4611      	mov	r1, r2
 8013570:	461a      	mov	r2, r3
 8013572:	4603      	mov	r3, r0
 8013574:	71fb      	strb	r3, [r7, #7]
 8013576:	460b      	mov	r3, r1
 8013578:	71bb      	strb	r3, [r7, #6]
 801357a:	4613      	mov	r3, r2
 801357c:	717b      	strb	r3, [r7, #5]
    TimerTime_t minTimeToWait = TIMERTIME_T_MAX;
 801357e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8013582:	61fb      	str	r3, [r7, #28]
    TimerTime_t currentTime = TimerGetCurrentTime( );
 8013584:	f006 fe1c 	bl	801a1c0 <UTIL_TIMER_GetCurrentTime>
 8013588:	6178      	str	r0, [r7, #20]
    TimerTime_t creditCosts = 0;
 801358a:	2300      	movs	r3, #0
 801358c:	613b      	str	r3, [r7, #16]
    uint16_t dutyCycle = 1;
 801358e:	2301      	movs	r3, #1
 8013590:	81fb      	strh	r3, [r7, #14]
    uint8_t validBands = 0;
 8013592:	2300      	movs	r3, #0
 8013594:	76fb      	strb	r3, [r7, #27]

    for( uint8_t i = 0; i < nbBands; i++ )
 8013596:	2300      	movs	r3, #0
 8013598:	76bb      	strb	r3, [r7, #26]
 801359a:	e06c      	b.n	8013676 <RegionCommonUpdateBandTimeOff+0x110>
    {
        // Synchronization of bands and credits
        dutyCycle = UpdateTimeCredits( &bands[i], joined, dutyCycleEnabled,
 801359c:	7eba      	ldrb	r2, [r7, #26]
 801359e:	4613      	mov	r3, r2
 80135a0:	009b      	lsls	r3, r3, #2
 80135a2:	4413      	add	r3, r2
 80135a4:	009b      	lsls	r3, r3, #2
 80135a6:	461a      	mov	r2, r3
 80135a8:	683b      	ldr	r3, [r7, #0]
 80135aa:	189c      	adds	r4, r3, r2
 80135ac:	f897 6038 	ldrb.w	r6, [r7, #56]	; 0x38
 80135b0:	797a      	ldrb	r2, [r7, #5]
 80135b2:	79fd      	ldrb	r5, [r7, #7]
 80135b4:	697b      	ldr	r3, [r7, #20]
 80135b6:	9302      	str	r3, [sp, #8]
 80135b8:	46ec      	mov	ip, sp
 80135ba:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80135be:	e893 0003 	ldmia.w	r3, {r0, r1}
 80135c2:	e88c 0003 	stmia.w	ip, {r0, r1}
 80135c6:	4633      	mov	r3, r6
 80135c8:	4629      	mov	r1, r5
 80135ca:	4620      	mov	r0, r4
 80135cc:	f7ff fdea 	bl	80131a4 <UpdateTimeCredits>
 80135d0:	4603      	mov	r3, r0
 80135d2:	81fb      	strh	r3, [r7, #14]
                                       lastTxIsJoinRequest, elapsedTimeSinceStartup,
                                       currentTime );

        // Calculate the credit costs for the next transmission
        // with the duty cycle and the expected time on air
        creditCosts = expectedTimeOnAir * dutyCycle;
 80135d4:	89fa      	ldrh	r2, [r7, #14]
 80135d6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80135d8:	fb02 f303 	mul.w	r3, r2, r3
 80135dc:	613b      	str	r3, [r7, #16]

        // Check if the band is ready for transmission. Its ready,
        // when the duty cycle is off, or the TimeCredits of the band
        // is higher than the credit costs for the transmission.
        if( ( bands[i].TimeCredits > creditCosts ) ||
 80135de:	7eba      	ldrb	r2, [r7, #26]
 80135e0:	4613      	mov	r3, r2
 80135e2:	009b      	lsls	r3, r3, #2
 80135e4:	4413      	add	r3, r2
 80135e6:	009b      	lsls	r3, r3, #2
 80135e8:	461a      	mov	r2, r3
 80135ea:	683b      	ldr	r3, [r7, #0]
 80135ec:	4413      	add	r3, r2
 80135ee:	689b      	ldr	r3, [r3, #8]
 80135f0:	693a      	ldr	r2, [r7, #16]
 80135f2:	429a      	cmp	r2, r3
 80135f4:	d305      	bcc.n	8013602 <RegionCommonUpdateBandTimeOff+0x9c>
            ( dutyCycleEnabled == false ) )
 80135f6:	797b      	ldrb	r3, [r7, #5]
 80135f8:	f083 0301 	eor.w	r3, r3, #1
 80135fc:	b2db      	uxtb	r3, r3
        if( ( bands[i].TimeCredits > creditCosts ) ||
 80135fe:	2b00      	cmp	r3, #0
 8013600:	d00d      	beq.n	801361e <RegionCommonUpdateBandTimeOff+0xb8>
        {
            bands[i].ReadyForTransmission = true;
 8013602:	7eba      	ldrb	r2, [r7, #26]
 8013604:	4613      	mov	r3, r2
 8013606:	009b      	lsls	r3, r3, #2
 8013608:	4413      	add	r3, r2
 801360a:	009b      	lsls	r3, r3, #2
 801360c:	461a      	mov	r2, r3
 801360e:	683b      	ldr	r3, [r7, #0]
 8013610:	4413      	add	r3, r2
 8013612:	2201      	movs	r2, #1
 8013614:	741a      	strb	r2, [r3, #16]
            // This band is a potential candidate for an
            // upcoming transmission, so increase the counter.
            validBands++;
 8013616:	7efb      	ldrb	r3, [r7, #27]
 8013618:	3301      	adds	r3, #1
 801361a:	76fb      	strb	r3, [r7, #27]
 801361c:	e028      	b.n	8013670 <RegionCommonUpdateBandTimeOff+0x10a>
        }
        else
        {
            // In this case, the band has not enough credits
            // for the next transmission.
            bands[i].ReadyForTransmission = false;
 801361e:	7eba      	ldrb	r2, [r7, #26]
 8013620:	4613      	mov	r3, r2
 8013622:	009b      	lsls	r3, r3, #2
 8013624:	4413      	add	r3, r2
 8013626:	009b      	lsls	r3, r3, #2
 8013628:	461a      	mov	r2, r3
 801362a:	683b      	ldr	r3, [r7, #0]
 801362c:	4413      	add	r3, r2
 801362e:	2200      	movs	r2, #0
 8013630:	741a      	strb	r2, [r3, #16]

            if( bands[i].MaxTimeCredits > creditCosts )
 8013632:	7eba      	ldrb	r2, [r7, #26]
 8013634:	4613      	mov	r3, r2
 8013636:	009b      	lsls	r3, r3, #2
 8013638:	4413      	add	r3, r2
 801363a:	009b      	lsls	r3, r3, #2
 801363c:	461a      	mov	r2, r3
 801363e:	683b      	ldr	r3, [r7, #0]
 8013640:	4413      	add	r3, r2
 8013642:	68db      	ldr	r3, [r3, #12]
 8013644:	693a      	ldr	r2, [r7, #16]
 8013646:	429a      	cmp	r2, r3
 8013648:	d212      	bcs.n	8013670 <RegionCommonUpdateBandTimeOff+0x10a>
                // The band can only be taken into account, if the maximum credits
                // of the band are higher than the credit costs.
                // We calculate the minTimeToWait among the bands which are not
                // ready for transmission and which are potentially available
                // for a transmission in the future.
                minTimeToWait = MIN( minTimeToWait, ( creditCosts - bands[i].TimeCredits ) );
 801364a:	7eba      	ldrb	r2, [r7, #26]
 801364c:	4613      	mov	r3, r2
 801364e:	009b      	lsls	r3, r3, #2
 8013650:	4413      	add	r3, r2
 8013652:	009b      	lsls	r3, r3, #2
 8013654:	461a      	mov	r2, r3
 8013656:	683b      	ldr	r3, [r7, #0]
 8013658:	4413      	add	r3, r2
 801365a:	689b      	ldr	r3, [r3, #8]
 801365c:	693a      	ldr	r2, [r7, #16]
 801365e:	1ad3      	subs	r3, r2, r3
 8013660:	69fa      	ldr	r2, [r7, #28]
 8013662:	4293      	cmp	r3, r2
 8013664:	bf28      	it	cs
 8013666:	4613      	movcs	r3, r2
 8013668:	61fb      	str	r3, [r7, #28]
                // This band is a potential candidate for an
                // upcoming transmission (even if its time credits are not enough
                // at the moment), so increase the counter.
                validBands++;
 801366a:	7efb      	ldrb	r3, [r7, #27]
 801366c:	3301      	adds	r3, #1
 801366e:	76fb      	strb	r3, [r7, #27]
    for( uint8_t i = 0; i < nbBands; i++ )
 8013670:	7ebb      	ldrb	r3, [r7, #26]
 8013672:	3301      	adds	r3, #1
 8013674:	76bb      	strb	r3, [r7, #26]
 8013676:	7eba      	ldrb	r2, [r7, #26]
 8013678:	79bb      	ldrb	r3, [r7, #6]
 801367a:	429a      	cmp	r2, r3
 801367c:	d38e      	bcc.n	801359c <RegionCommonUpdateBandTimeOff+0x36>
            }
        }
    }


    if( validBands == 0 )
 801367e:	7efb      	ldrb	r3, [r7, #27]
 8013680:	2b00      	cmp	r3, #0
 8013682:	d102      	bne.n	801368a <RegionCommonUpdateBandTimeOff+0x124>
    {
        // There is no valid band available to handle a transmission
        // in the given DUTY_CYCLE_TIME_PERIOD.
        return TIMERTIME_T_MAX;
 8013684:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8013688:	e000      	b.n	801368c <RegionCommonUpdateBandTimeOff+0x126>
    }
    return minTimeToWait;
 801368a:	69fb      	ldr	r3, [r7, #28]
}
 801368c:	4618      	mov	r0, r3
 801368e:	3724      	adds	r7, #36	; 0x24
 8013690:	46bd      	mov	sp, r7
 8013692:	bdf0      	pop	{r4, r5, r6, r7, pc}

08013694 <RegionCommonParseLinkAdrReq>:

uint8_t RegionCommonParseLinkAdrReq( uint8_t* payload, RegionCommonLinkAdrParams_t* linkAdrParams )
{
 8013694:	b480      	push	{r7}
 8013696:	b085      	sub	sp, #20
 8013698:	af00      	add	r7, sp, #0
 801369a:	6078      	str	r0, [r7, #4]
 801369c:	6039      	str	r1, [r7, #0]
    uint8_t retIndex = 0;
 801369e:	2300      	movs	r3, #0
 80136a0:	73fb      	strb	r3, [r7, #15]

    if( payload[0] == SRV_MAC_LINK_ADR_REQ )
 80136a2:	687b      	ldr	r3, [r7, #4]
 80136a4:	781b      	ldrb	r3, [r3, #0]
 80136a6:	2b03      	cmp	r3, #3
 80136a8:	d13f      	bne.n	801372a <RegionCommonParseLinkAdrReq+0x96>
    {
        // Parse datarate and tx power
        linkAdrParams->Datarate = payload[1];
 80136aa:	687b      	ldr	r3, [r7, #4]
 80136ac:	3301      	adds	r3, #1
 80136ae:	781b      	ldrb	r3, [r3, #0]
 80136b0:	b25a      	sxtb	r2, r3
 80136b2:	683b      	ldr	r3, [r7, #0]
 80136b4:	705a      	strb	r2, [r3, #1]
        linkAdrParams->TxPower = linkAdrParams->Datarate & 0x0F;
 80136b6:	683b      	ldr	r3, [r7, #0]
 80136b8:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80136bc:	f003 030f 	and.w	r3, r3, #15
 80136c0:	b25a      	sxtb	r2, r3
 80136c2:	683b      	ldr	r3, [r7, #0]
 80136c4:	709a      	strb	r2, [r3, #2]
        linkAdrParams->Datarate = ( linkAdrParams->Datarate >> 4 ) & 0x0F;
 80136c6:	683b      	ldr	r3, [r7, #0]
 80136c8:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80136cc:	b2db      	uxtb	r3, r3
 80136ce:	091b      	lsrs	r3, r3, #4
 80136d0:	b2db      	uxtb	r3, r3
 80136d2:	b25a      	sxtb	r2, r3
 80136d4:	683b      	ldr	r3, [r7, #0]
 80136d6:	705a      	strb	r2, [r3, #1]
        // Parse ChMask
        linkAdrParams->ChMask = ( uint16_t )payload[2];
 80136d8:	687b      	ldr	r3, [r7, #4]
 80136da:	3302      	adds	r3, #2
 80136dc:	781b      	ldrb	r3, [r3, #0]
 80136de:	b29a      	uxth	r2, r3
 80136e0:	683b      	ldr	r3, [r7, #0]
 80136e2:	809a      	strh	r2, [r3, #4]
        linkAdrParams->ChMask |= ( uint16_t )payload[3] << 8;
 80136e4:	683b      	ldr	r3, [r7, #0]
 80136e6:	889b      	ldrh	r3, [r3, #4]
 80136e8:	b21a      	sxth	r2, r3
 80136ea:	687b      	ldr	r3, [r7, #4]
 80136ec:	3303      	adds	r3, #3
 80136ee:	781b      	ldrb	r3, [r3, #0]
 80136f0:	021b      	lsls	r3, r3, #8
 80136f2:	b21b      	sxth	r3, r3
 80136f4:	4313      	orrs	r3, r2
 80136f6:	b21b      	sxth	r3, r3
 80136f8:	b29a      	uxth	r2, r3
 80136fa:	683b      	ldr	r3, [r7, #0]
 80136fc:	809a      	strh	r2, [r3, #4]
        // Parse ChMaskCtrl and nbRep
        linkAdrParams->NbRep = payload[4];
 80136fe:	687b      	ldr	r3, [r7, #4]
 8013700:	791a      	ldrb	r2, [r3, #4]
 8013702:	683b      	ldr	r3, [r7, #0]
 8013704:	701a      	strb	r2, [r3, #0]
        linkAdrParams->ChMaskCtrl = ( linkAdrParams->NbRep >> 4 ) & 0x07;
 8013706:	683b      	ldr	r3, [r7, #0]
 8013708:	781b      	ldrb	r3, [r3, #0]
 801370a:	091b      	lsrs	r3, r3, #4
 801370c:	b2db      	uxtb	r3, r3
 801370e:	f003 0307 	and.w	r3, r3, #7
 8013712:	b2da      	uxtb	r2, r3
 8013714:	683b      	ldr	r3, [r7, #0]
 8013716:	70da      	strb	r2, [r3, #3]
        linkAdrParams->NbRep &= 0x0F;
 8013718:	683b      	ldr	r3, [r7, #0]
 801371a:	781b      	ldrb	r3, [r3, #0]
 801371c:	f003 030f 	and.w	r3, r3, #15
 8013720:	b2da      	uxtb	r2, r3
 8013722:	683b      	ldr	r3, [r7, #0]
 8013724:	701a      	strb	r2, [r3, #0]

        // LinkAdrReq has 4 bytes length + 1 byte CMD
        retIndex = 5;
 8013726:	2305      	movs	r3, #5
 8013728:	73fb      	strb	r3, [r7, #15]
    }
    return retIndex;
 801372a:	7bfb      	ldrb	r3, [r7, #15]
}
 801372c:	4618      	mov	r0, r3
 801372e:	3714      	adds	r7, #20
 8013730:	46bd      	mov	sp, r7
 8013732:	bc80      	pop	{r7}
 8013734:	4770      	bx	lr

08013736 <RegionCommonLinkAdrReqVerifyParams>:

uint8_t RegionCommonLinkAdrReqVerifyParams( RegionCommonLinkAdrReqVerifyParams_t* verifyParams, int8_t* dr, int8_t* txPow, uint8_t* nbRep )
{
 8013736:	b5b0      	push	{r4, r5, r7, lr}
 8013738:	b088      	sub	sp, #32
 801373a:	af02      	add	r7, sp, #8
 801373c:	60f8      	str	r0, [r7, #12]
 801373e:	60b9      	str	r1, [r7, #8]
 8013740:	607a      	str	r2, [r7, #4]
 8013742:	603b      	str	r3, [r7, #0]
    uint8_t status = verifyParams->Status;
 8013744:	68fb      	ldr	r3, [r7, #12]
 8013746:	791b      	ldrb	r3, [r3, #4]
 8013748:	75fb      	strb	r3, [r7, #23]
    int8_t datarate = verifyParams->Datarate;
 801374a:	68fb      	ldr	r3, [r7, #12]
 801374c:	799b      	ldrb	r3, [r3, #6]
 801374e:	75bb      	strb	r3, [r7, #22]
    int8_t txPower = verifyParams->TxPower;
 8013750:	68fb      	ldr	r3, [r7, #12]
 8013752:	79db      	ldrb	r3, [r3, #7]
 8013754:	757b      	strb	r3, [r7, #21]
    int8_t nbRepetitions = verifyParams->NbRep;
 8013756:	68fb      	ldr	r3, [r7, #12]
 8013758:	7a1b      	ldrb	r3, [r3, #8]
 801375a:	753b      	strb	r3, [r7, #20]

    // Handle the case when ADR is off.
    if( verifyParams->AdrEnabled == false )
 801375c:	68fb      	ldr	r3, [r7, #12]
 801375e:	795b      	ldrb	r3, [r3, #5]
 8013760:	f083 0301 	eor.w	r3, r3, #1
 8013764:	b2db      	uxtb	r3, r3
 8013766:	2b00      	cmp	r3, #0
 8013768:	d008      	beq.n	801377c <RegionCommonLinkAdrReqVerifyParams+0x46>
    {
        // When ADR is off, we are allowed to change the channels mask
        nbRepetitions = verifyParams->CurrentNbRep;
 801376a:	68fb      	ldr	r3, [r7, #12]
 801376c:	7adb      	ldrb	r3, [r3, #11]
 801376e:	753b      	strb	r3, [r7, #20]
        datarate =  verifyParams->CurrentDatarate;
 8013770:	68fb      	ldr	r3, [r7, #12]
 8013772:	7a5b      	ldrb	r3, [r3, #9]
 8013774:	75bb      	strb	r3, [r7, #22]
        txPower =  verifyParams->CurrentTxPower;
 8013776:	68fb      	ldr	r3, [r7, #12]
 8013778:	7a9b      	ldrb	r3, [r3, #10]
 801377a:	757b      	strb	r3, [r7, #21]
    }

    if( status != 0 )
 801377c:	7dfb      	ldrb	r3, [r7, #23]
 801377e:	2b00      	cmp	r3, #0
 8013780:	d03a      	beq.n	80137f8 <RegionCommonLinkAdrReqVerifyParams+0xc2>
    {
        // Verify datarate. The variable phyParam. Value contains the minimum allowed datarate.
        if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 8013782:	68fb      	ldr	r3, [r7, #12]
 8013784:	7b18      	ldrb	r0, [r3, #12]
 8013786:	68fb      	ldr	r3, [r7, #12]
 8013788:	6919      	ldr	r1, [r3, #16]
 801378a:	68fb      	ldr	r3, [r7, #12]
 801378c:	f993 5014 	ldrsb.w	r5, [r3, #20]
 8013790:	68fb      	ldr	r3, [r7, #12]
 8013792:	f993 3015 	ldrsb.w	r3, [r3, #21]
 8013796:	68fa      	ldr	r2, [r7, #12]
 8013798:	6992      	ldr	r2, [r2, #24]
 801379a:	f997 4016 	ldrsb.w	r4, [r7, #22]
 801379e:	9201      	str	r2, [sp, #4]
 80137a0:	9300      	str	r3, [sp, #0]
 80137a2:	462b      	mov	r3, r5
 80137a4:	4622      	mov	r2, r4
 80137a6:	f7ff fd9b 	bl	80132e0 <RegionCommonChanVerifyDr>
 80137aa:	4603      	mov	r3, r0
                                      verifyParams->MinDatarate, verifyParams->MaxDatarate, verifyParams->Channels  ) == false )
 80137ac:	f083 0301 	eor.w	r3, r3, #1
 80137b0:	b2db      	uxtb	r3, r3
        if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 80137b2:	2b00      	cmp	r3, #0
 80137b4:	d003      	beq.n	80137be <RegionCommonLinkAdrReqVerifyParams+0x88>
        {
            status &= 0xFD; // Datarate KO
 80137b6:	7dfb      	ldrb	r3, [r7, #23]
 80137b8:	f023 0302 	bic.w	r3, r3, #2
 80137bc:	75fb      	strb	r3, [r7, #23]
        }

        // Verify tx power
        if( RegionCommonValueInRange( txPower, verifyParams->MaxTxPower, verifyParams->MinTxPower ) == 0 )
 80137be:	68fb      	ldr	r3, [r7, #12]
 80137c0:	f993 101d 	ldrsb.w	r1, [r3, #29]
 80137c4:	68fb      	ldr	r3, [r7, #12]
 80137c6:	f993 201c 	ldrsb.w	r2, [r3, #28]
 80137ca:	f997 3015 	ldrsb.w	r3, [r7, #21]
 80137ce:	4618      	mov	r0, r3
 80137d0:	f7ff fdf8 	bl	80133c4 <RegionCommonValueInRange>
 80137d4:	4603      	mov	r3, r0
 80137d6:	2b00      	cmp	r3, #0
 80137d8:	d10e      	bne.n	80137f8 <RegionCommonLinkAdrReqVerifyParams+0xc2>
        {
            // Verify if the maximum TX power is exceeded
            if( verifyParams->MaxTxPower > txPower )
 80137da:	68fb      	ldr	r3, [r7, #12]
 80137dc:	f993 301d 	ldrsb.w	r3, [r3, #29]
 80137e0:	f997 2015 	ldrsb.w	r2, [r7, #21]
 80137e4:	429a      	cmp	r2, r3
 80137e6:	da03      	bge.n	80137f0 <RegionCommonLinkAdrReqVerifyParams+0xba>
            { // Apply maximum TX power. Accept TX power.
                txPower = verifyParams->MaxTxPower;
 80137e8:	68fb      	ldr	r3, [r7, #12]
 80137ea:	7f5b      	ldrb	r3, [r3, #29]
 80137ec:	757b      	strb	r3, [r7, #21]
 80137ee:	e003      	b.n	80137f8 <RegionCommonLinkAdrReqVerifyParams+0xc2>
            }
            else
            {
                status &= 0xFB; // TxPower KO
 80137f0:	7dfb      	ldrb	r3, [r7, #23]
 80137f2:	f023 0304 	bic.w	r3, r3, #4
 80137f6:	75fb      	strb	r3, [r7, #23]
            }
        }
    }

    // If the status is ok, verify the NbRep
    if( status == 0x07 )
 80137f8:	7dfb      	ldrb	r3, [r7, #23]
 80137fa:	2b07      	cmp	r3, #7
 80137fc:	d105      	bne.n	801380a <RegionCommonLinkAdrReqVerifyParams+0xd4>
    {
        if( nbRepetitions == 0 )
 80137fe:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8013802:	2b00      	cmp	r3, #0
 8013804:	d101      	bne.n	801380a <RegionCommonLinkAdrReqVerifyParams+0xd4>
        { // Restore the default value according to the LoRaWAN specification
            nbRepetitions = 1;
 8013806:	2301      	movs	r3, #1
 8013808:	753b      	strb	r3, [r7, #20]
        }
    }

    // Apply changes
    *dr = datarate;
 801380a:	68bb      	ldr	r3, [r7, #8]
 801380c:	7dba      	ldrb	r2, [r7, #22]
 801380e:	701a      	strb	r2, [r3, #0]
    *txPow = txPower;
 8013810:	687b      	ldr	r3, [r7, #4]
 8013812:	7d7a      	ldrb	r2, [r7, #21]
 8013814:	701a      	strb	r2, [r3, #0]
    *nbRep = nbRepetitions;
 8013816:	7d3a      	ldrb	r2, [r7, #20]
 8013818:	683b      	ldr	r3, [r7, #0]
 801381a:	701a      	strb	r2, [r3, #0]

    return status;
 801381c:	7dfb      	ldrb	r3, [r7, #23]
}
 801381e:	4618      	mov	r0, r3
 8013820:	3718      	adds	r7, #24
 8013822:	46bd      	mov	sp, r7
 8013824:	bdb0      	pop	{r4, r5, r7, pc}
	...

08013828 <RegionCommonComputeSymbolTimeLoRa>:

/* ST_WORKAROUND_BEGIN: remove float/double */
uint32_t RegionCommonComputeSymbolTimeLoRa( uint8_t phyDr, uint32_t bandwidth )
{
 8013828:	b480      	push	{r7}
 801382a:	b083      	sub	sp, #12
 801382c:	af00      	add	r7, sp, #0
 801382e:	4603      	mov	r3, r0
 8013830:	6039      	str	r1, [r7, #0]
 8013832:	71fb      	strb	r3, [r7, #7]
    return (1000000000UL/bandwidth) * (1 << phyDr);
 8013834:	4a05      	ldr	r2, [pc, #20]	; (801384c <RegionCommonComputeSymbolTimeLoRa+0x24>)
 8013836:	683b      	ldr	r3, [r7, #0]
 8013838:	fbb2 f2f3 	udiv	r2, r2, r3
 801383c:	79fb      	ldrb	r3, [r7, #7]
 801383e:	fa02 f303 	lsl.w	r3, r2, r3
}
 8013842:	4618      	mov	r0, r3
 8013844:	370c      	adds	r7, #12
 8013846:	46bd      	mov	sp, r7
 8013848:	bc80      	pop	{r7}
 801384a:	4770      	bx	lr
 801384c:	3b9aca00 	.word	0x3b9aca00

08013850 <RegionCommonComputeSymbolTimeFsk>:

uint32_t RegionCommonComputeSymbolTimeFsk( uint8_t phyDr )
{
 8013850:	b480      	push	{r7}
 8013852:	b083      	sub	sp, #12
 8013854:	af00      	add	r7, sp, #0
 8013856:	4603      	mov	r3, r0
 8013858:	71fb      	strb	r3, [r7, #7]
    // ((8 * 1000000) / 50);
    return 160000UL;
 801385a:	4b03      	ldr	r3, [pc, #12]	; (8013868 <RegionCommonComputeSymbolTimeFsk+0x18>)
}
 801385c:	4618      	mov	r0, r3
 801385e:	370c      	adds	r7, #12
 8013860:	46bd      	mov	sp, r7
 8013862:	bc80      	pop	{r7}
 8013864:	4770      	bx	lr
 8013866:	bf00      	nop
 8013868:	00027100 	.word	0x00027100

0801386c <RegionCommonComputeRxWindowParameters>:

void RegionCommonComputeRxWindowParameters( uint32_t tSymbol, uint8_t minRxSymbols, uint32_t rxError, uint32_t wakeUpTime, uint32_t* windowTimeout, int32_t* windowOffset )
{
 801386c:	b480      	push	{r7}
 801386e:	b085      	sub	sp, #20
 8013870:	af00      	add	r7, sp, #0
 8013872:	60f8      	str	r0, [r7, #12]
 8013874:	607a      	str	r2, [r7, #4]
 8013876:	603b      	str	r3, [r7, #0]
 8013878:	460b      	mov	r3, r1
 801387a:	72fb      	strb	r3, [r7, #11]
  *windowTimeout = MAX( (uint32_t)2 * minRxSymbols - 8 + DIVC(2 * rxError * 1000000UL, tSymbol ), minRxSymbols);
 801387c:	7afa      	ldrb	r2, [r7, #11]
 801387e:	7afb      	ldrb	r3, [r7, #11]
 8013880:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8013884:	3b04      	subs	r3, #4
 8013886:	0059      	lsls	r1, r3, #1
 8013888:	687b      	ldr	r3, [r7, #4]
 801388a:	4817      	ldr	r0, [pc, #92]	; (80138e8 <RegionCommonComputeRxWindowParameters+0x7c>)
 801388c:	fb00 f003 	mul.w	r0, r0, r3
 8013890:	68fb      	ldr	r3, [r7, #12]
 8013892:	4403      	add	r3, r0
 8013894:	1e58      	subs	r0, r3, #1
 8013896:	68fb      	ldr	r3, [r7, #12]
 8013898:	fbb0 f3f3 	udiv	r3, r0, r3
 801389c:	440b      	add	r3, r1
 801389e:	429a      	cmp	r2, r3
 80138a0:	bf38      	it	cc
 80138a2:	461a      	movcc	r2, r3
 80138a4:	69bb      	ldr	r3, [r7, #24]
 80138a6:	601a      	str	r2, [r3, #0]
  *windowOffset = DIVC((int32_t)(4 * tSymbol - ((*windowTimeout * tSymbol) >> 1)), 1000000L) - 1 - wakeUpTime;
 80138a8:	68fb      	ldr	r3, [r7, #12]
 80138aa:	009a      	lsls	r2, r3, #2
 80138ac:	69bb      	ldr	r3, [r7, #24]
 80138ae:	681b      	ldr	r3, [r3, #0]
 80138b0:	68f9      	ldr	r1, [r7, #12]
 80138b2:	fb01 f303 	mul.w	r3, r1, r3
 80138b6:	085b      	lsrs	r3, r3, #1
 80138b8:	1ad3      	subs	r3, r2, r3
 80138ba:	f503 2374 	add.w	r3, r3, #999424	; 0xf4000
 80138be:	f203 233f 	addw	r3, r3, #575	; 0x23f
 80138c2:	4a0a      	ldr	r2, [pc, #40]	; (80138ec <RegionCommonComputeRxWindowParameters+0x80>)
 80138c4:	fb82 1203 	smull	r1, r2, r2, r3
 80138c8:	1492      	asrs	r2, r2, #18
 80138ca:	17db      	asrs	r3, r3, #31
 80138cc:	1ad3      	subs	r3, r2, r3
 80138ce:	461a      	mov	r2, r3
 80138d0:	683b      	ldr	r3, [r7, #0]
 80138d2:	1ad3      	subs	r3, r2, r3
 80138d4:	3b01      	subs	r3, #1
 80138d6:	461a      	mov	r2, r3
 80138d8:	69fb      	ldr	r3, [r7, #28]
 80138da:	601a      	str	r2, [r3, #0]
}
 80138dc:	bf00      	nop
 80138de:	3714      	adds	r7, #20
 80138e0:	46bd      	mov	sp, r7
 80138e2:	bc80      	pop	{r7}
 80138e4:	4770      	bx	lr
 80138e6:	bf00      	nop
 80138e8:	001e8480 	.word	0x001e8480
 80138ec:	431bde83 	.word	0x431bde83

080138f0 <RegionCommonComputeTxPower>:
/* ST_WORKAROUND_END */

int8_t RegionCommonComputeTxPower( int8_t txPowerIndex, float maxEirp, float antennaGain )
{
 80138f0:	b590      	push	{r4, r7, lr}
 80138f2:	b087      	sub	sp, #28
 80138f4:	af00      	add	r7, sp, #0
 80138f6:	4603      	mov	r3, r0
 80138f8:	60b9      	str	r1, [r7, #8]
 80138fa:	607a      	str	r2, [r7, #4]
 80138fc:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 80138fe:	2300      	movs	r3, #0
 8013900:	75fb      	strb	r3, [r7, #23]

    phyTxPower = ( int8_t )floor( ( maxEirp - ( txPowerIndex * 2U ) ) - antennaGain );
 8013902:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013906:	005b      	lsls	r3, r3, #1
 8013908:	4618      	mov	r0, r3
 801390a:	f7ec ff5f 	bl	80007cc <__aeabi_ui2f>
 801390e:	4603      	mov	r3, r0
 8013910:	4619      	mov	r1, r3
 8013912:	68b8      	ldr	r0, [r7, #8]
 8013914:	f7ec fea8 	bl	8000668 <__aeabi_fsub>
 8013918:	4603      	mov	r3, r0
 801391a:	6879      	ldr	r1, [r7, #4]
 801391c:	4618      	mov	r0, r3
 801391e:	f7ec fea3 	bl	8000668 <__aeabi_fsub>
 8013922:	4603      	mov	r3, r0
 8013924:	4618      	mov	r0, r3
 8013926:	f7ec fd93 	bl	8000450 <__aeabi_f2d>
 801392a:	4603      	mov	r3, r0
 801392c:	460c      	mov	r4, r1
 801392e:	4618      	mov	r0, r3
 8013930:	4621      	mov	r1, r4
 8013932:	f006 ffb9 	bl	801a8a8 <floor>
 8013936:	4603      	mov	r3, r0
 8013938:	460c      	mov	r4, r1
 801393a:	4618      	mov	r0, r3
 801393c:	4621      	mov	r1, r4
 801393e:	f7ec fe67 	bl	8000610 <__aeabi_d2iz>
 8013942:	4603      	mov	r3, r0
 8013944:	75fb      	strb	r3, [r7, #23]

    return phyTxPower;
 8013946:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801394a:	4618      	mov	r0, r3
 801394c:	371c      	adds	r7, #28
 801394e:	46bd      	mov	sp, r7
 8013950:	bd90      	pop	{r4, r7, pc}

08013952 <RegionCommonCountNbOfEnabledChannels>:
    MW_LOG(TS_ON, VLEVEL_M, "RX_BC on freq %d Hz at DR %d\r\n", rxBeaconSetupParams->Frequency, rxBeaconSetupParams->BeaconDatarate );
}

void RegionCommonCountNbOfEnabledChannels( RegionCommonCountNbOfEnabledChannelsParams_t* countNbOfEnabledChannelsParams,
                                           uint8_t* enabledChannels, uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels )
{
 8013952:	b590      	push	{r4, r7, lr}
 8013954:	b087      	sub	sp, #28
 8013956:	af00      	add	r7, sp, #0
 8013958:	60f8      	str	r0, [r7, #12]
 801395a:	60b9      	str	r1, [r7, #8]
 801395c:	607a      	str	r2, [r7, #4]
 801395e:	603b      	str	r3, [r7, #0]
    uint8_t nbChannelCount = 0;
 8013960:	2300      	movs	r3, #0
 8013962:	75fb      	strb	r3, [r7, #23]
    uint8_t nbRestrictedChannelsCount = 0;
 8013964:	2300      	movs	r3, #0
 8013966:	75bb      	strb	r3, [r7, #22]

    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 8013968:	2300      	movs	r3, #0
 801396a:	757b      	strb	r3, [r7, #21]
 801396c:	2300      	movs	r3, #0
 801396e:	753b      	strb	r3, [r7, #20]
 8013970:	e098      	b.n	8013aa4 <RegionCommonCountNbOfEnabledChannels+0x152>
    {
        for( uint8_t j = 0; j < 16; j++ )
 8013972:	2300      	movs	r3, #0
 8013974:	74fb      	strb	r3, [r7, #19]
 8013976:	e08b      	b.n	8013a90 <RegionCommonCountNbOfEnabledChannels+0x13e>
        {
            if( ( countNbOfEnabledChannelsParams->ChannelsMask[k] & ( 1 << j ) ) != 0 )
 8013978:	68fb      	ldr	r3, [r7, #12]
 801397a:	685a      	ldr	r2, [r3, #4]
 801397c:	7d3b      	ldrb	r3, [r7, #20]
 801397e:	005b      	lsls	r3, r3, #1
 8013980:	4413      	add	r3, r2
 8013982:	881b      	ldrh	r3, [r3, #0]
 8013984:	461a      	mov	r2, r3
 8013986:	7cfb      	ldrb	r3, [r7, #19]
 8013988:	fa42 f303 	asr.w	r3, r2, r3
 801398c:	f003 0301 	and.w	r3, r3, #1
 8013990:	2b00      	cmp	r3, #0
 8013992:	d07a      	beq.n	8013a8a <RegionCommonCountNbOfEnabledChannels+0x138>
            {
                if( countNbOfEnabledChannelsParams->Channels[i + j].Frequency == 0 )
 8013994:	68fb      	ldr	r3, [r7, #12]
 8013996:	689a      	ldr	r2, [r3, #8]
 8013998:	7d79      	ldrb	r1, [r7, #21]
 801399a:	7cfb      	ldrb	r3, [r7, #19]
 801399c:	440b      	add	r3, r1
 801399e:	4619      	mov	r1, r3
 80139a0:	460b      	mov	r3, r1
 80139a2:	005b      	lsls	r3, r3, #1
 80139a4:	440b      	add	r3, r1
 80139a6:	009b      	lsls	r3, r3, #2
 80139a8:	4413      	add	r3, r2
 80139aa:	681b      	ldr	r3, [r3, #0]
 80139ac:	2b00      	cmp	r3, #0
 80139ae:	d067      	beq.n	8013a80 <RegionCommonCountNbOfEnabledChannels+0x12e>
                { // Check if the channel is enabled
                    continue;
                }
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 80139b0:	68fb      	ldr	r3, [r7, #12]
 80139b2:	781b      	ldrb	r3, [r3, #0]
 80139b4:	f083 0301 	eor.w	r3, r3, #1
 80139b8:	b2db      	uxtb	r3, r3
 80139ba:	2b00      	cmp	r3, #0
 80139bc:	d00d      	beq.n	80139da <RegionCommonCountNbOfEnabledChannels+0x88>
                    ( countNbOfEnabledChannelsParams->JoinChannels > 0 ) )
 80139be:	68fb      	ldr	r3, [r7, #12]
 80139c0:	8a5b      	ldrh	r3, [r3, #18]
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 80139c2:	2b00      	cmp	r3, #0
 80139c4:	d009      	beq.n	80139da <RegionCommonCountNbOfEnabledChannels+0x88>
                {
                    if( ( countNbOfEnabledChannelsParams->JoinChannels & ( 1 << j ) ) == 0 )
 80139c6:	68fb      	ldr	r3, [r7, #12]
 80139c8:	8a5b      	ldrh	r3, [r3, #18]
 80139ca:	461a      	mov	r2, r3
 80139cc:	7cfb      	ldrb	r3, [r7, #19]
 80139ce:	fa42 f303 	asr.w	r3, r2, r3
 80139d2:	f003 0301 	and.w	r3, r3, #1
 80139d6:	2b00      	cmp	r3, #0
 80139d8:	d054      	beq.n	8013a84 <RegionCommonCountNbOfEnabledChannels+0x132>
                    {
                        continue;
                    }
                }
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 80139da:	68fb      	ldr	r3, [r7, #12]
 80139dc:	785b      	ldrb	r3, [r3, #1]
 80139de:	b258      	sxtb	r0, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Min,
 80139e0:	68fb      	ldr	r3, [r7, #12]
 80139e2:	689a      	ldr	r2, [r3, #8]
 80139e4:	7d79      	ldrb	r1, [r7, #21]
 80139e6:	7cfb      	ldrb	r3, [r7, #19]
 80139e8:	440b      	add	r3, r1
 80139ea:	4619      	mov	r1, r3
 80139ec:	460b      	mov	r3, r1
 80139ee:	005b      	lsls	r3, r3, #1
 80139f0:	440b      	add	r3, r1
 80139f2:	009b      	lsls	r3, r3, #2
 80139f4:	4413      	add	r3, r2
 80139f6:	7a1b      	ldrb	r3, [r3, #8]
 80139f8:	f343 0303 	sbfx	r3, r3, #0, #4
 80139fc:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 80139fe:	461c      	mov	r4, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Max ) == false )
 8013a00:	68fb      	ldr	r3, [r7, #12]
 8013a02:	689a      	ldr	r2, [r3, #8]
 8013a04:	7d79      	ldrb	r1, [r7, #21]
 8013a06:	7cfb      	ldrb	r3, [r7, #19]
 8013a08:	440b      	add	r3, r1
 8013a0a:	4619      	mov	r1, r3
 8013a0c:	460b      	mov	r3, r1
 8013a0e:	005b      	lsls	r3, r3, #1
 8013a10:	440b      	add	r3, r1
 8013a12:	009b      	lsls	r3, r3, #2
 8013a14:	4413      	add	r3, r2
 8013a16:	7a1b      	ldrb	r3, [r3, #8]
 8013a18:	f343 1303 	sbfx	r3, r3, #4, #4
 8013a1c:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 8013a1e:	461a      	mov	r2, r3
 8013a20:	4621      	mov	r1, r4
 8013a22:	f7ff fccf 	bl	80133c4 <RegionCommonValueInRange>
 8013a26:	4603      	mov	r3, r0
 8013a28:	2b00      	cmp	r3, #0
 8013a2a:	d02d      	beq.n	8013a88 <RegionCommonCountNbOfEnabledChannels+0x136>
                { // Check if the current channel selection supports the given datarate
                    continue;
                }
                if( countNbOfEnabledChannelsParams->Bands[countNbOfEnabledChannelsParams->Channels[i + j].Band].ReadyForTransmission == false )
 8013a2c:	68fb      	ldr	r3, [r7, #12]
 8013a2e:	68da      	ldr	r2, [r3, #12]
 8013a30:	68fb      	ldr	r3, [r7, #12]
 8013a32:	6899      	ldr	r1, [r3, #8]
 8013a34:	7d78      	ldrb	r0, [r7, #21]
 8013a36:	7cfb      	ldrb	r3, [r7, #19]
 8013a38:	4403      	add	r3, r0
 8013a3a:	4618      	mov	r0, r3
 8013a3c:	4603      	mov	r3, r0
 8013a3e:	005b      	lsls	r3, r3, #1
 8013a40:	4403      	add	r3, r0
 8013a42:	009b      	lsls	r3, r3, #2
 8013a44:	440b      	add	r3, r1
 8013a46:	7a5b      	ldrb	r3, [r3, #9]
 8013a48:	4619      	mov	r1, r3
 8013a4a:	460b      	mov	r3, r1
 8013a4c:	009b      	lsls	r3, r3, #2
 8013a4e:	440b      	add	r3, r1
 8013a50:	009b      	lsls	r3, r3, #2
 8013a52:	4413      	add	r3, r2
 8013a54:	7c1b      	ldrb	r3, [r3, #16]
 8013a56:	f083 0301 	eor.w	r3, r3, #1
 8013a5a:	b2db      	uxtb	r3, r3
 8013a5c:	2b00      	cmp	r3, #0
 8013a5e:	d003      	beq.n	8013a68 <RegionCommonCountNbOfEnabledChannels+0x116>
                { // Check if the band is available for transmission
                    nbRestrictedChannelsCount++;
 8013a60:	7dbb      	ldrb	r3, [r7, #22]
 8013a62:	3301      	adds	r3, #1
 8013a64:	75bb      	strb	r3, [r7, #22]
                    continue;
 8013a66:	e010      	b.n	8013a8a <RegionCommonCountNbOfEnabledChannels+0x138>
                }
                enabledChannels[nbChannelCount++] = i + j;
 8013a68:	7dfb      	ldrb	r3, [r7, #23]
 8013a6a:	1c5a      	adds	r2, r3, #1
 8013a6c:	75fa      	strb	r2, [r7, #23]
 8013a6e:	461a      	mov	r2, r3
 8013a70:	68bb      	ldr	r3, [r7, #8]
 8013a72:	4413      	add	r3, r2
 8013a74:	7d79      	ldrb	r1, [r7, #21]
 8013a76:	7cfa      	ldrb	r2, [r7, #19]
 8013a78:	440a      	add	r2, r1
 8013a7a:	b2d2      	uxtb	r2, r2
 8013a7c:	701a      	strb	r2, [r3, #0]
 8013a7e:	e004      	b.n	8013a8a <RegionCommonCountNbOfEnabledChannels+0x138>
                    continue;
 8013a80:	bf00      	nop
 8013a82:	e002      	b.n	8013a8a <RegionCommonCountNbOfEnabledChannels+0x138>
                        continue;
 8013a84:	bf00      	nop
 8013a86:	e000      	b.n	8013a8a <RegionCommonCountNbOfEnabledChannels+0x138>
                    continue;
 8013a88:	bf00      	nop
        for( uint8_t j = 0; j < 16; j++ )
 8013a8a:	7cfb      	ldrb	r3, [r7, #19]
 8013a8c:	3301      	adds	r3, #1
 8013a8e:	74fb      	strb	r3, [r7, #19]
 8013a90:	7cfb      	ldrb	r3, [r7, #19]
 8013a92:	2b0f      	cmp	r3, #15
 8013a94:	f67f af70 	bls.w	8013978 <RegionCommonCountNbOfEnabledChannels+0x26>
    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 8013a98:	7d7b      	ldrb	r3, [r7, #21]
 8013a9a:	3310      	adds	r3, #16
 8013a9c:	757b      	strb	r3, [r7, #21]
 8013a9e:	7d3b      	ldrb	r3, [r7, #20]
 8013aa0:	3301      	adds	r3, #1
 8013aa2:	753b      	strb	r3, [r7, #20]
 8013aa4:	7d7b      	ldrb	r3, [r7, #21]
 8013aa6:	b29a      	uxth	r2, r3
 8013aa8:	68fb      	ldr	r3, [r7, #12]
 8013aaa:	8a1b      	ldrh	r3, [r3, #16]
 8013aac:	429a      	cmp	r2, r3
 8013aae:	f4ff af60 	bcc.w	8013972 <RegionCommonCountNbOfEnabledChannels+0x20>
            }
        }
    }
    *nbEnabledChannels = nbChannelCount;
 8013ab2:	687b      	ldr	r3, [r7, #4]
 8013ab4:	7dfa      	ldrb	r2, [r7, #23]
 8013ab6:	701a      	strb	r2, [r3, #0]
    *nbRestrictedChannels = nbRestrictedChannelsCount;
 8013ab8:	683b      	ldr	r3, [r7, #0]
 8013aba:	7dba      	ldrb	r2, [r7, #22]
 8013abc:	701a      	strb	r2, [r3, #0]
}
 8013abe:	bf00      	nop
 8013ac0:	371c      	adds	r7, #28
 8013ac2:	46bd      	mov	sp, r7
 8013ac4:	bd90      	pop	{r4, r7, pc}

08013ac6 <RegionCommonIdentifyChannels>:

LoRaMacStatus_t RegionCommonIdentifyChannels( RegionCommonIdentifyChannelsParam_t* identifyChannelsParam,
                                              TimerTime_t* aggregatedTimeOff, uint8_t* enabledChannels,
                                              uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels,
                                              TimerTime_t* nextTxDelay )
{
 8013ac6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013ac8:	b08b      	sub	sp, #44	; 0x2c
 8013aca:	af04      	add	r7, sp, #16
 8013acc:	60f8      	str	r0, [r7, #12]
 8013ace:	60b9      	str	r1, [r7, #8]
 8013ad0:	607a      	str	r2, [r7, #4]
 8013ad2:	603b      	str	r3, [r7, #0]
    TimerTime_t elapsed = TimerGetElapsedTime( identifyChannelsParam->LastAggrTx );
 8013ad4:	68fb      	ldr	r3, [r7, #12]
 8013ad6:	685b      	ldr	r3, [r3, #4]
 8013ad8:	4618      	mov	r0, r3
 8013ada:	f006 fb83 	bl	801a1e4 <UTIL_TIMER_GetElapsedTime>
 8013ade:	6178      	str	r0, [r7, #20]
    *nextTxDelay = identifyChannelsParam->AggrTimeOff - elapsed;
 8013ae0:	68fb      	ldr	r3, [r7, #12]
 8013ae2:	681a      	ldr	r2, [r3, #0]
 8013ae4:	697b      	ldr	r3, [r7, #20]
 8013ae6:	1ad2      	subs	r2, r2, r3
 8013ae8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013aea:	601a      	str	r2, [r3, #0]
    *nbRestrictedChannels = 1;
 8013aec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013aee:	2201      	movs	r2, #1
 8013af0:	701a      	strb	r2, [r3, #0]
    *nbEnabledChannels = 0;
 8013af2:	683b      	ldr	r3, [r7, #0]
 8013af4:	2200      	movs	r2, #0
 8013af6:	701a      	strb	r2, [r3, #0]

    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 8013af8:	68fb      	ldr	r3, [r7, #12]
 8013afa:	685b      	ldr	r3, [r3, #4]
 8013afc:	2b00      	cmp	r3, #0
 8013afe:	d004      	beq.n	8013b0a <RegionCommonIdentifyChannels+0x44>
        ( identifyChannelsParam->AggrTimeOff <= elapsed ) )
 8013b00:	68fb      	ldr	r3, [r7, #12]
 8013b02:	681b      	ldr	r3, [r3, #0]
    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 8013b04:	697a      	ldr	r2, [r7, #20]
 8013b06:	429a      	cmp	r2, r3
 8013b08:	d32b      	bcc.n	8013b62 <RegionCommonIdentifyChannels+0x9c>
    {
        // Reset Aggregated time off
        *aggregatedTimeOff = 0;
 8013b0a:	68bb      	ldr	r3, [r7, #8]
 8013b0c:	2200      	movs	r2, #0
 8013b0e:	601a      	str	r2, [r3, #0]

        // Update bands Time OFF
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 8013b10:	68fb      	ldr	r3, [r7, #12]
 8013b12:	69db      	ldr	r3, [r3, #28]
 8013b14:	781d      	ldrb	r5, [r3, #0]
                                                      identifyChannelsParam->CountNbOfEnabledChannelsParam->Bands,
 8013b16:	68fb      	ldr	r3, [r7, #12]
 8013b18:	69db      	ldr	r3, [r3, #28]
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 8013b1a:	68de      	ldr	r6, [r3, #12]
 8013b1c:	68fb      	ldr	r3, [r7, #12]
 8013b1e:	f893 c009 	ldrb.w	ip, [r3, #9]
 8013b22:	68fb      	ldr	r3, [r7, #12]
 8013b24:	f893 e008 	ldrb.w	lr, [r3, #8]
 8013b28:	68fb      	ldr	r3, [r7, #12]
 8013b2a:	7d1b      	ldrb	r3, [r3, #20]
 8013b2c:	68fa      	ldr	r2, [r7, #12]
 8013b2e:	6992      	ldr	r2, [r2, #24]
 8013b30:	9203      	str	r2, [sp, #12]
 8013b32:	68fa      	ldr	r2, [r7, #12]
 8013b34:	ac01      	add	r4, sp, #4
 8013b36:	320c      	adds	r2, #12
 8013b38:	e892 0003 	ldmia.w	r2, {r0, r1}
 8013b3c:	e884 0003 	stmia.w	r4, {r0, r1}
 8013b40:	9300      	str	r3, [sp, #0]
 8013b42:	4673      	mov	r3, lr
 8013b44:	4662      	mov	r2, ip
 8013b46:	4631      	mov	r1, r6
 8013b48:	4628      	mov	r0, r5
 8013b4a:	f7ff fd0c 	bl	8013566 <RegionCommonUpdateBandTimeOff>
 8013b4e:	4602      	mov	r2, r0
 8013b50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013b52:	601a      	str	r2, [r3, #0]
                                                      identifyChannelsParam->DutyCycleEnabled,
                                                      identifyChannelsParam->LastTxIsJoinRequest,
                                                      identifyChannelsParam->ElapsedTimeSinceStartUp,
                                                      identifyChannelsParam->ExpectedTimeOnAir );

        RegionCommonCountNbOfEnabledChannels( identifyChannelsParam->CountNbOfEnabledChannelsParam, enabledChannels,
 8013b54:	68fb      	ldr	r3, [r7, #12]
 8013b56:	69d8      	ldr	r0, [r3, #28]
 8013b58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013b5a:	683a      	ldr	r2, [r7, #0]
 8013b5c:	6879      	ldr	r1, [r7, #4]
 8013b5e:	f7ff fef8 	bl	8013952 <RegionCommonCountNbOfEnabledChannels>
                                              nbEnabledChannels, nbRestrictedChannels );
    }

    if( *nbEnabledChannels > 0 )
 8013b62:	683b      	ldr	r3, [r7, #0]
 8013b64:	781b      	ldrb	r3, [r3, #0]
 8013b66:	2b00      	cmp	r3, #0
 8013b68:	d004      	beq.n	8013b74 <RegionCommonIdentifyChannels+0xae>
    {
        *nextTxDelay = 0;
 8013b6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013b6c:	2200      	movs	r2, #0
 8013b6e:	601a      	str	r2, [r3, #0]
        return LORAMAC_STATUS_OK;
 8013b70:	2300      	movs	r3, #0
 8013b72:	e006      	b.n	8013b82 <RegionCommonIdentifyChannels+0xbc>
    }
    else if( *nbRestrictedChannels > 0 )
 8013b74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013b76:	781b      	ldrb	r3, [r3, #0]
 8013b78:	2b00      	cmp	r3, #0
 8013b7a:	d001      	beq.n	8013b80 <RegionCommonIdentifyChannels+0xba>
    {
        return LORAMAC_STATUS_DUTYCYCLE_RESTRICTED;
 8013b7c:	230b      	movs	r3, #11
 8013b7e:	e000      	b.n	8013b82 <RegionCommonIdentifyChannels+0xbc>
    }
    else
    {
        return LORAMAC_STATUS_NO_CHANNEL_FOUND;
 8013b80:	230c      	movs	r3, #12
    }
}
 8013b82:	4618      	mov	r0, r3
 8013b84:	371c      	adds	r7, #28
 8013b86:	46bd      	mov	sp, r7
 8013b88:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08013b8c <RegionCommonRxConfigPrint>:

void RegionCommonRxConfigPrint(LoRaMacRxSlot_t rxSlot, uint32_t frequency, int8_t dr)
{
 8013b8c:	b5b0      	push	{r4, r5, r7, lr}
 8013b8e:	b08c      	sub	sp, #48	; 0x30
 8013b90:	af04      	add	r7, sp, #16
 8013b92:	4603      	mov	r3, r0
 8013b94:	6039      	str	r1, [r7, #0]
 8013b96:	71fb      	strb	r3, [r7, #7]
 8013b98:	4613      	mov	r3, r2
 8013b9a:	71bb      	strb	r3, [r7, #6]
    const char *slotStrings[] = { "1", "2", "C", "Multi_C", "P", "Multi_P" };
 8013b9c:	4b17      	ldr	r3, [pc, #92]	; (8013bfc <RegionCommonRxConfigPrint+0x70>)
 8013b9e:	f107 0408 	add.w	r4, r7, #8
 8013ba2:	461d      	mov	r5, r3
 8013ba4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8013ba6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8013ba8:	e895 0003 	ldmia.w	r5, {r0, r1}
 8013bac:	e884 0003 	stmia.w	r4, {r0, r1}

    if ( rxSlot < RX_SLOT_NONE )
 8013bb0:	79fb      	ldrb	r3, [r7, #7]
 8013bb2:	2b05      	cmp	r3, #5
 8013bb4:	d813      	bhi.n	8013bde <RegionCommonRxConfigPrint+0x52>
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX_%s on freq %d Hz at DR %d\r\n", slotStrings[rxSlot], frequency, dr );
 8013bb6:	79fb      	ldrb	r3, [r7, #7]
 8013bb8:	009b      	lsls	r3, r3, #2
 8013bba:	f107 0220 	add.w	r2, r7, #32
 8013bbe:	4413      	add	r3, r2
 8013bc0:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8013bc4:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8013bc8:	9202      	str	r2, [sp, #8]
 8013bca:	683a      	ldr	r2, [r7, #0]
 8013bcc:	9201      	str	r2, [sp, #4]
 8013bce:	9300      	str	r3, [sp, #0]
 8013bd0:	4b0b      	ldr	r3, [pc, #44]	; (8013c00 <RegionCommonRxConfigPrint+0x74>)
 8013bd2:	2201      	movs	r2, #1
 8013bd4:	2100      	movs	r1, #0
 8013bd6:	2002      	movs	r0, #2
 8013bd8:	f006 fbd0 	bl	801a37c <UTIL_ADV_TRACE_COND_FSend>
    }
    else
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
    }
}
 8013bdc:	e00a      	b.n	8013bf4 <RegionCommonRxConfigPrint+0x68>
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
 8013bde:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8013be2:	9301      	str	r3, [sp, #4]
 8013be4:	683b      	ldr	r3, [r7, #0]
 8013be6:	9300      	str	r3, [sp, #0]
 8013be8:	4b06      	ldr	r3, [pc, #24]	; (8013c04 <RegionCommonRxConfigPrint+0x78>)
 8013bea:	2201      	movs	r2, #1
 8013bec:	2100      	movs	r1, #0
 8013bee:	2002      	movs	r0, #2
 8013bf0:	f006 fbc4 	bl	801a37c <UTIL_ADV_TRACE_COND_FSend>
}
 8013bf4:	bf00      	nop
 8013bf6:	3720      	adds	r7, #32
 8013bf8:	46bd      	mov	sp, r7
 8013bfa:	bdb0      	pop	{r4, r5, r7, pc}
 8013bfc:	0801b060 	.word	0x0801b060
 8013c00:	0801b004 	.word	0x0801b004
 8013c04:	0801b024 	.word	0x0801b024

08013c08 <RegionCommonTxConfigPrint>:

void RegionCommonTxConfigPrint(uint32_t frequency, int8_t dr)
{
 8013c08:	b580      	push	{r7, lr}
 8013c0a:	b084      	sub	sp, #16
 8013c0c:	af02      	add	r7, sp, #8
 8013c0e:	6078      	str	r0, [r7, #4]
 8013c10:	460b      	mov	r3, r1
 8013c12:	70fb      	strb	r3, [r7, #3]
    MW_LOG(TS_ON, VLEVEL_M,  "TX on freq %d Hz at DR %d\r\n", frequency, dr );
 8013c14:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8013c18:	9301      	str	r3, [sp, #4]
 8013c1a:	687b      	ldr	r3, [r7, #4]
 8013c1c:	9300      	str	r3, [sp, #0]
 8013c1e:	4b05      	ldr	r3, [pc, #20]	; (8013c34 <RegionCommonTxConfigPrint+0x2c>)
 8013c20:	2201      	movs	r2, #1
 8013c22:	2100      	movs	r1, #0
 8013c24:	2002      	movs	r0, #2
 8013c26:	f006 fba9 	bl	801a37c <UTIL_ADV_TRACE_COND_FSend>
}
 8013c2a:	bf00      	nop
 8013c2c:	3708      	adds	r7, #8
 8013c2e:	46bd      	mov	sp, r7
 8013c30:	bd80      	pop	{r7, pc}
 8013c32:	bf00      	nop
 8013c34:	0801b078 	.word	0x0801b078

08013c38 <GetNextLowerTxDr>:
 */
static RegionEU868NvmCtx_t NvmCtx;

// Static functions
static int8_t GetNextLowerTxDr( int8_t dr, int8_t minDr )
{
 8013c38:	b480      	push	{r7}
 8013c3a:	b085      	sub	sp, #20
 8013c3c:	af00      	add	r7, sp, #0
 8013c3e:	4603      	mov	r3, r0
 8013c40:	460a      	mov	r2, r1
 8013c42:	71fb      	strb	r3, [r7, #7]
 8013c44:	4613      	mov	r3, r2
 8013c46:	71bb      	strb	r3, [r7, #6]
    uint8_t nextLowerDr = 0;
 8013c48:	2300      	movs	r3, #0
 8013c4a:	73fb      	strb	r3, [r7, #15]

    if( dr == minDr )
 8013c4c:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8013c50:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8013c54:	429a      	cmp	r2, r3
 8013c56:	d102      	bne.n	8013c5e <GetNextLowerTxDr+0x26>
    {
        nextLowerDr = minDr;
 8013c58:	79bb      	ldrb	r3, [r7, #6]
 8013c5a:	73fb      	strb	r3, [r7, #15]
 8013c5c:	e002      	b.n	8013c64 <GetNextLowerTxDr+0x2c>
    }
    else
    {
        nextLowerDr = dr - 1;
 8013c5e:	79fb      	ldrb	r3, [r7, #7]
 8013c60:	3b01      	subs	r3, #1
 8013c62:	73fb      	strb	r3, [r7, #15]
    }
    return nextLowerDr;
 8013c64:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8013c68:	4618      	mov	r0, r3
 8013c6a:	3714      	adds	r7, #20
 8013c6c:	46bd      	mov	sp, r7
 8013c6e:	bc80      	pop	{r7}
 8013c70:	4770      	bx	lr
	...

08013c74 <GetBandwidth>:

static uint32_t GetBandwidth( uint32_t drIndex )
{
 8013c74:	b480      	push	{r7}
 8013c76:	b083      	sub	sp, #12
 8013c78:	af00      	add	r7, sp, #0
 8013c7a:	6078      	str	r0, [r7, #4]
    switch( BandwidthsEU868[drIndex] )
 8013c7c:	4a09      	ldr	r2, [pc, #36]	; (8013ca4 <GetBandwidth+0x30>)
 8013c7e:	687b      	ldr	r3, [r7, #4]
 8013c80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8013c84:	4a08      	ldr	r2, [pc, #32]	; (8013ca8 <GetBandwidth+0x34>)
 8013c86:	4293      	cmp	r3, r2
 8013c88:	d004      	beq.n	8013c94 <GetBandwidth+0x20>
 8013c8a:	4a08      	ldr	r2, [pc, #32]	; (8013cac <GetBandwidth+0x38>)
 8013c8c:	4293      	cmp	r3, r2
 8013c8e:	d003      	beq.n	8013c98 <GetBandwidth+0x24>
    {
        default:
        case 125000:
            return 0;
 8013c90:	2300      	movs	r3, #0
 8013c92:	e002      	b.n	8013c9a <GetBandwidth+0x26>
        case 250000:
            return 1;
 8013c94:	2301      	movs	r3, #1
 8013c96:	e000      	b.n	8013c9a <GetBandwidth+0x26>
        case 500000:
            return 2;
 8013c98:	2302      	movs	r3, #2
    }
}
 8013c9a:	4618      	mov	r0, r3
 8013c9c:	370c      	adds	r7, #12
 8013c9e:	46bd      	mov	sp, r7
 8013ca0:	bc80      	pop	{r7}
 8013ca2:	4770      	bx	lr
 8013ca4:	0801b654 	.word	0x0801b654
 8013ca8:	0003d090 	.word	0x0003d090
 8013cac:	0007a120 	.word	0x0007a120

08013cb0 <LimitTxPower>:

static int8_t LimitTxPower( int8_t txPower, int8_t maxBandTxPower, int8_t datarate, uint16_t* channelsMask )
{
 8013cb0:	b480      	push	{r7}
 8013cb2:	b085      	sub	sp, #20
 8013cb4:	af00      	add	r7, sp, #0
 8013cb6:	603b      	str	r3, [r7, #0]
 8013cb8:	4603      	mov	r3, r0
 8013cba:	71fb      	strb	r3, [r7, #7]
 8013cbc:	460b      	mov	r3, r1
 8013cbe:	71bb      	strb	r3, [r7, #6]
 8013cc0:	4613      	mov	r3, r2
 8013cc2:	717b      	strb	r3, [r7, #5]
    int8_t txPowerResult = txPower;
 8013cc4:	79fb      	ldrb	r3, [r7, #7]
 8013cc6:	73fb      	strb	r3, [r7, #15]

    // Limit tx power to the band max
    txPowerResult =  MAX( txPower, maxBandTxPower );
 8013cc8:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8013ccc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8013cd0:	4293      	cmp	r3, r2
 8013cd2:	bfb8      	it	lt
 8013cd4:	4613      	movlt	r3, r2
 8013cd6:	73fb      	strb	r3, [r7, #15]

    return txPowerResult;
 8013cd8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8013cdc:	4618      	mov	r0, r3
 8013cde:	3714      	adds	r7, #20
 8013ce0:	46bd      	mov	sp, r7
 8013ce2:	bc80      	pop	{r7}
 8013ce4:	4770      	bx	lr
	...

08013ce8 <VerifyRfFreq>:

static bool VerifyRfFreq( uint32_t freq, uint8_t *band )
{
 8013ce8:	b580      	push	{r7, lr}
 8013cea:	b082      	sub	sp, #8
 8013cec:	af00      	add	r7, sp, #0
 8013cee:	6078      	str	r0, [r7, #4]
 8013cf0:	6039      	str	r1, [r7, #0]
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 8013cf2:	4b2d      	ldr	r3, [pc, #180]	; (8013da8 <VerifyRfFreq+0xc0>)
 8013cf4:	6a1b      	ldr	r3, [r3, #32]
 8013cf6:	6878      	ldr	r0, [r7, #4]
 8013cf8:	4798      	blx	r3
 8013cfa:	4603      	mov	r3, r0
 8013cfc:	f083 0301 	eor.w	r3, r3, #1
 8013d00:	b2db      	uxtb	r3, r3
 8013d02:	2b00      	cmp	r3, #0
 8013d04:	d001      	beq.n	8013d0a <VerifyRfFreq+0x22>
    {
        return false;
 8013d06:	2300      	movs	r3, #0
 8013d08:	e04a      	b.n	8013da0 <VerifyRfFreq+0xb8>
    }

    // Check frequency bands
    if( ( freq >= 863000000 ) && ( freq < 865000000 ) )
 8013d0a:	687b      	ldr	r3, [r7, #4]
 8013d0c:	4a27      	ldr	r2, [pc, #156]	; (8013dac <VerifyRfFreq+0xc4>)
 8013d0e:	4293      	cmp	r3, r2
 8013d10:	d907      	bls.n	8013d22 <VerifyRfFreq+0x3a>
 8013d12:	687b      	ldr	r3, [r7, #4]
 8013d14:	4a26      	ldr	r2, [pc, #152]	; (8013db0 <VerifyRfFreq+0xc8>)
 8013d16:	4293      	cmp	r3, r2
 8013d18:	d803      	bhi.n	8013d22 <VerifyRfFreq+0x3a>
    {
        *band = 2;
 8013d1a:	683b      	ldr	r3, [r7, #0]
 8013d1c:	2202      	movs	r2, #2
 8013d1e:	701a      	strb	r2, [r3, #0]
 8013d20:	e03d      	b.n	8013d9e <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 865000000 ) && ( freq <= 868000000 ) )
 8013d22:	687b      	ldr	r3, [r7, #4]
 8013d24:	4a22      	ldr	r2, [pc, #136]	; (8013db0 <VerifyRfFreq+0xc8>)
 8013d26:	4293      	cmp	r3, r2
 8013d28:	d907      	bls.n	8013d3a <VerifyRfFreq+0x52>
 8013d2a:	687b      	ldr	r3, [r7, #4]
 8013d2c:	4a21      	ldr	r2, [pc, #132]	; (8013db4 <VerifyRfFreq+0xcc>)
 8013d2e:	4293      	cmp	r3, r2
 8013d30:	d803      	bhi.n	8013d3a <VerifyRfFreq+0x52>
    {
        *band = 0;
 8013d32:	683b      	ldr	r3, [r7, #0]
 8013d34:	2200      	movs	r2, #0
 8013d36:	701a      	strb	r2, [r3, #0]
 8013d38:	e031      	b.n	8013d9e <VerifyRfFreq+0xb6>
    }
    else if( ( freq > 868000000 ) && ( freq <= 868600000 ) )
 8013d3a:	687b      	ldr	r3, [r7, #4]
 8013d3c:	4a1d      	ldr	r2, [pc, #116]	; (8013db4 <VerifyRfFreq+0xcc>)
 8013d3e:	4293      	cmp	r3, r2
 8013d40:	d907      	bls.n	8013d52 <VerifyRfFreq+0x6a>
 8013d42:	687b      	ldr	r3, [r7, #4]
 8013d44:	4a1c      	ldr	r2, [pc, #112]	; (8013db8 <VerifyRfFreq+0xd0>)
 8013d46:	4293      	cmp	r3, r2
 8013d48:	d803      	bhi.n	8013d52 <VerifyRfFreq+0x6a>
    {
        *band = 1;
 8013d4a:	683b      	ldr	r3, [r7, #0]
 8013d4c:	2201      	movs	r2, #1
 8013d4e:	701a      	strb	r2, [r3, #0]
 8013d50:	e025      	b.n	8013d9e <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 868700000 ) && ( freq <= 869200000 ) )
 8013d52:	687b      	ldr	r3, [r7, #4]
 8013d54:	4a19      	ldr	r2, [pc, #100]	; (8013dbc <VerifyRfFreq+0xd4>)
 8013d56:	4293      	cmp	r3, r2
 8013d58:	d907      	bls.n	8013d6a <VerifyRfFreq+0x82>
 8013d5a:	687b      	ldr	r3, [r7, #4]
 8013d5c:	4a18      	ldr	r2, [pc, #96]	; (8013dc0 <VerifyRfFreq+0xd8>)
 8013d5e:	4293      	cmp	r3, r2
 8013d60:	d803      	bhi.n	8013d6a <VerifyRfFreq+0x82>
    {
        *band = 5;
 8013d62:	683b      	ldr	r3, [r7, #0]
 8013d64:	2205      	movs	r2, #5
 8013d66:	701a      	strb	r2, [r3, #0]
 8013d68:	e019      	b.n	8013d9e <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 869400000 ) && ( freq <= 869650000 ) )
 8013d6a:	687b      	ldr	r3, [r7, #4]
 8013d6c:	4a15      	ldr	r2, [pc, #84]	; (8013dc4 <VerifyRfFreq+0xdc>)
 8013d6e:	4293      	cmp	r3, r2
 8013d70:	d907      	bls.n	8013d82 <VerifyRfFreq+0x9a>
 8013d72:	687b      	ldr	r3, [r7, #4]
 8013d74:	4a14      	ldr	r2, [pc, #80]	; (8013dc8 <VerifyRfFreq+0xe0>)
 8013d76:	4293      	cmp	r3, r2
 8013d78:	d803      	bhi.n	8013d82 <VerifyRfFreq+0x9a>
    {
        *band = 3;
 8013d7a:	683b      	ldr	r3, [r7, #0]
 8013d7c:	2203      	movs	r2, #3
 8013d7e:	701a      	strb	r2, [r3, #0]
 8013d80:	e00d      	b.n	8013d9e <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 869700000 ) && ( freq <= 870000000 ) )
 8013d82:	687b      	ldr	r3, [r7, #4]
 8013d84:	4a11      	ldr	r2, [pc, #68]	; (8013dcc <VerifyRfFreq+0xe4>)
 8013d86:	4293      	cmp	r3, r2
 8013d88:	d907      	bls.n	8013d9a <VerifyRfFreq+0xb2>
 8013d8a:	687b      	ldr	r3, [r7, #4]
 8013d8c:	4a10      	ldr	r2, [pc, #64]	; (8013dd0 <VerifyRfFreq+0xe8>)
 8013d8e:	4293      	cmp	r3, r2
 8013d90:	d803      	bhi.n	8013d9a <VerifyRfFreq+0xb2>
    {
        *band = 4;
 8013d92:	683b      	ldr	r3, [r7, #0]
 8013d94:	2204      	movs	r2, #4
 8013d96:	701a      	strb	r2, [r3, #0]
 8013d98:	e001      	b.n	8013d9e <VerifyRfFreq+0xb6>
    }
    else
    {
        return false;
 8013d9a:	2300      	movs	r3, #0
 8013d9c:	e000      	b.n	8013da0 <VerifyRfFreq+0xb8>
    }
    return true;
 8013d9e:	2301      	movs	r3, #1
}
 8013da0:	4618      	mov	r0, r3
 8013da2:	3708      	adds	r7, #8
 8013da4:	46bd      	mov	sp, r7
 8013da6:	bd80      	pop	{r7, pc}
 8013da8:	0801b708 	.word	0x0801b708
 8013dac:	337055bf 	.word	0x337055bf
 8013db0:	338eda3f 	.word	0x338eda3f
 8013db4:	33bca100 	.word	0x33bca100
 8013db8:	33c5c8c0 	.word	0x33c5c8c0
 8013dbc:	33c74f5f 	.word	0x33c74f5f
 8013dc0:	33cef080 	.word	0x33cef080
 8013dc4:	33d1fdbf 	.word	0x33d1fdbf
 8013dc8:	33d5ce50 	.word	0x33d5ce50
 8013dcc:	33d6919f 	.word	0x33d6919f
 8013dd0:	33db2580 	.word	0x33db2580

08013dd4 <GetTimeOnAir>:

static TimerTime_t GetTimeOnAir( int8_t datarate, uint16_t pktLen )
{
 8013dd4:	b590      	push	{r4, r7, lr}
 8013dd6:	b08b      	sub	sp, #44	; 0x2c
 8013dd8:	af04      	add	r7, sp, #16
 8013dda:	4603      	mov	r3, r0
 8013ddc:	460a      	mov	r2, r1
 8013dde:	71fb      	strb	r3, [r7, #7]
 8013de0:	4613      	mov	r3, r2
 8013de2:	80bb      	strh	r3, [r7, #4]
    int8_t phyDr = DataratesEU868[datarate];
 8013de4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8013de8:	4a1f      	ldr	r2, [pc, #124]	; (8013e68 <GetTimeOnAir+0x94>)
 8013dea:	5cd3      	ldrb	r3, [r2, r3]
 8013dec:	74fb      	strb	r3, [r7, #19]
    uint32_t bandwidth = GetBandwidth( datarate );
 8013dee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8013df2:	4618      	mov	r0, r3
 8013df4:	f7ff ff3e 	bl	8013c74 <GetBandwidth>
 8013df8:	60f8      	str	r0, [r7, #12]
    TimerTime_t timeOnAir = 0;
 8013dfa:	2300      	movs	r3, #0
 8013dfc:	617b      	str	r3, [r7, #20]

    if( datarate == DR_7 )
 8013dfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8013e02:	2b07      	cmp	r3, #7
 8013e04:	d118      	bne.n	8013e38 <GetTimeOnAir+0x64>
    { // High Speed FSK channel
        timeOnAir = Radio.TimeOnAir( MODEM_FSK, bandwidth, phyDr * 1000, 0, 5, false, pktLen, true );
 8013e06:	4b19      	ldr	r3, [pc, #100]	; (8013e6c <GetTimeOnAir+0x98>)
 8013e08:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8013e0a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8013e0e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8013e12:	fb02 f303 	mul.w	r3, r2, r3
 8013e16:	4619      	mov	r1, r3
 8013e18:	88bb      	ldrh	r3, [r7, #4]
 8013e1a:	b2db      	uxtb	r3, r3
 8013e1c:	2201      	movs	r2, #1
 8013e1e:	9203      	str	r2, [sp, #12]
 8013e20:	9302      	str	r3, [sp, #8]
 8013e22:	2300      	movs	r3, #0
 8013e24:	9301      	str	r3, [sp, #4]
 8013e26:	2305      	movs	r3, #5
 8013e28:	9300      	str	r3, [sp, #0]
 8013e2a:	2300      	movs	r3, #0
 8013e2c:	460a      	mov	r2, r1
 8013e2e:	68f9      	ldr	r1, [r7, #12]
 8013e30:	2000      	movs	r0, #0
 8013e32:	47a0      	blx	r4
 8013e34:	6178      	str	r0, [r7, #20]
 8013e36:	e012      	b.n	8013e5e <GetTimeOnAir+0x8a>
    }
    else
    {
        timeOnAir = Radio.TimeOnAir( MODEM_LORA, bandwidth, phyDr, 1, 8, false, pktLen, true );
 8013e38:	4b0c      	ldr	r3, [pc, #48]	; (8013e6c <GetTimeOnAir+0x98>)
 8013e3a:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8013e3c:	f997 1013 	ldrsb.w	r1, [r7, #19]
 8013e40:	88bb      	ldrh	r3, [r7, #4]
 8013e42:	b2db      	uxtb	r3, r3
 8013e44:	2201      	movs	r2, #1
 8013e46:	9203      	str	r2, [sp, #12]
 8013e48:	9302      	str	r3, [sp, #8]
 8013e4a:	2300      	movs	r3, #0
 8013e4c:	9301      	str	r3, [sp, #4]
 8013e4e:	2308      	movs	r3, #8
 8013e50:	9300      	str	r3, [sp, #0]
 8013e52:	2301      	movs	r3, #1
 8013e54:	460a      	mov	r2, r1
 8013e56:	68f9      	ldr	r1, [r7, #12]
 8013e58:	2001      	movs	r0, #1
 8013e5a:	47a0      	blx	r4
 8013e5c:	6178      	str	r0, [r7, #20]
    }
    return timeOnAir;
 8013e5e:	697b      	ldr	r3, [r7, #20]
}
 8013e60:	4618      	mov	r0, r3
 8013e62:	371c      	adds	r7, #28
 8013e64:	46bd      	mov	sp, r7
 8013e66:	bd90      	pop	{r4, r7, pc}
 8013e68:	0801b64c 	.word	0x0801b64c
 8013e6c:	0801b708 	.word	0x0801b708

08013e70 <RegionEU868GetPhyParam>:

PhyParam_t RegionEU868GetPhyParam( GetPhyParams_t* getPhy )
{
 8013e70:	b580      	push	{r7, lr}
 8013e72:	b084      	sub	sp, #16
 8013e74:	af00      	add	r7, sp, #0
 8013e76:	6078      	str	r0, [r7, #4]
    PhyParam_t phyParam = { 0 };
 8013e78:	2300      	movs	r3, #0
 8013e7a:	60bb      	str	r3, [r7, #8]

    switch( getPhy->Attribute )
 8013e7c:	687b      	ldr	r3, [r7, #4]
 8013e7e:	781b      	ldrb	r3, [r3, #0]
 8013e80:	3b01      	subs	r3, #1
 8013e82:	2b38      	cmp	r3, #56	; 0x38
 8013e84:	f200 810d 	bhi.w	80140a2 <RegionEU868GetPhyParam+0x232>
 8013e88:	a201      	add	r2, pc, #4	; (adr r2, 8013e90 <RegionEU868GetPhyParam+0x20>)
 8013e8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013e8e:	bf00      	nop
 8013e90:	08013f75 	.word	0x08013f75
 8013e94:	08013f7b 	.word	0x08013f7b
 8013e98:	080140a3 	.word	0x080140a3
 8013e9c:	080140a3 	.word	0x080140a3
 8013ea0:	080140a3 	.word	0x080140a3
 8013ea4:	08013f81 	.word	0x08013f81
 8013ea8:	080140a3 	.word	0x080140a3
 8013eac:	08013f9b 	.word	0x08013f9b
 8013eb0:	080140a3 	.word	0x080140a3
 8013eb4:	08013fa1 	.word	0x08013fa1
 8013eb8:	08013fa7 	.word	0x08013fa7
 8013ebc:	08013fad 	.word	0x08013fad
 8013ec0:	08013fb3 	.word	0x08013fb3
 8013ec4:	08013fc3 	.word	0x08013fc3
 8013ec8:	08013fd3 	.word	0x08013fd3
 8013ecc:	08013fd9 	.word	0x08013fd9
 8013ed0:	08013fe1 	.word	0x08013fe1
 8013ed4:	08013fe9 	.word	0x08013fe9
 8013ed8:	08013ff1 	.word	0x08013ff1
 8013edc:	08013ff9 	.word	0x08013ff9
 8013ee0:	08014001 	.word	0x08014001
 8013ee4:	08014009 	.word	0x08014009
 8013ee8:	0801401d 	.word	0x0801401d
 8013eec:	08014023 	.word	0x08014023
 8013ef0:	08014029 	.word	0x08014029
 8013ef4:	0801402f 	.word	0x0801402f
 8013ef8:	08014035 	.word	0x08014035
 8013efc:	0801403b 	.word	0x0801403b
 8013f00:	08014041 	.word	0x08014041
 8013f04:	08014047 	.word	0x08014047
 8013f08:	08014047 	.word	0x08014047
 8013f0c:	0801404d 	.word	0x0801404d
 8013f10:	08014055 	.word	0x08014055
 8013f14:	08013f87 	.word	0x08013f87
 8013f18:	080140a3 	.word	0x080140a3
 8013f1c:	080140a3 	.word	0x080140a3
 8013f20:	080140a3 	.word	0x080140a3
 8013f24:	080140a3 	.word	0x080140a3
 8013f28:	080140a3 	.word	0x080140a3
 8013f2c:	080140a3 	.word	0x080140a3
 8013f30:	080140a3 	.word	0x080140a3
 8013f34:	080140a3 	.word	0x080140a3
 8013f38:	080140a3 	.word	0x080140a3
 8013f3c:	080140a3 	.word	0x080140a3
 8013f40:	080140a3 	.word	0x080140a3
 8013f44:	080140a3 	.word	0x080140a3
 8013f48:	080140a3 	.word	0x080140a3
 8013f4c:	0801405b 	.word	0x0801405b
 8013f50:	08014061 	.word	0x08014061
 8013f54:	0801406f 	.word	0x0801406f
 8013f58:	080140a3 	.word	0x080140a3
 8013f5c:	080140a3 	.word	0x080140a3
 8013f60:	08014075 	.word	0x08014075
 8013f64:	0801407b 	.word	0x0801407b
 8013f68:	080140a3 	.word	0x080140a3
 8013f6c:	08014081 	.word	0x08014081
 8013f70:	08014091 	.word	0x08014091
    {
        case PHY_MIN_RX_DR:
        {
            phyParam.Value = EU868_RX_MIN_DATARATE;
 8013f74:	2300      	movs	r3, #0
 8013f76:	60bb      	str	r3, [r7, #8]
            break;
 8013f78:	e094      	b.n	80140a4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MIN_TX_DR:
        {
            phyParam.Value = EU868_TX_MIN_DATARATE;
 8013f7a:	2300      	movs	r3, #0
 8013f7c:	60bb      	str	r3, [r7, #8]
            break;
 8013f7e:	e091      	b.n	80140a4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_TX_DR:
        {
            phyParam.Value = EU868_DEFAULT_DATARATE;
 8013f80:	2300      	movs	r3, #0
 8013f82:	60bb      	str	r3, [r7, #8]
            break;
 8013f84:	e08e      	b.n	80140a4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_NEXT_LOWER_TX_DR:
        {
            phyParam.Value = GetNextLowerTxDr( getPhy->Datarate, EU868_TX_MIN_DATARATE );
 8013f86:	687b      	ldr	r3, [r7, #4]
 8013f88:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8013f8c:	2100      	movs	r1, #0
 8013f8e:	4618      	mov	r0, r3
 8013f90:	f7ff fe52 	bl	8013c38 <GetNextLowerTxDr>
 8013f94:	4603      	mov	r3, r0
 8013f96:	60bb      	str	r3, [r7, #8]
            break;
 8013f98:	e084      	b.n	80140a4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MAX_TX_POWER:
        {
            phyParam.Value = EU868_MAX_TX_POWER;
 8013f9a:	2300      	movs	r3, #0
 8013f9c:	60bb      	str	r3, [r7, #8]
            break;
 8013f9e:	e081      	b.n	80140a4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_TX_POWER:
        {
            phyParam.Value = EU868_DEFAULT_TX_POWER;
 8013fa0:	2300      	movs	r3, #0
 8013fa2:	60bb      	str	r3, [r7, #8]
            break;
 8013fa4:	e07e      	b.n	80140a4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_ADR_ACK_LIMIT:
        {
            phyParam.Value = EU868_ADR_ACK_LIMIT;
 8013fa6:	2340      	movs	r3, #64	; 0x40
 8013fa8:	60bb      	str	r3, [r7, #8]
            break;
 8013faa:	e07b      	b.n	80140a4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_ADR_ACK_DELAY:
        {
            phyParam.Value = EU868_ADR_ACK_DELAY;
 8013fac:	2320      	movs	r3, #32
 8013fae:	60bb      	str	r3, [r7, #8]
            break;
 8013fb0:	e078      	b.n	80140a4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MAX_PAYLOAD:
        {
            phyParam.Value = MaxPayloadOfDatarateEU868[getPhy->Datarate];
 8013fb2:	687b      	ldr	r3, [r7, #4]
 8013fb4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8013fb8:	461a      	mov	r2, r3
 8013fba:	4b3e      	ldr	r3, [pc, #248]	; (80140b4 <RegionEU868GetPhyParam+0x244>)
 8013fbc:	5c9b      	ldrb	r3, [r3, r2]
 8013fbe:	60bb      	str	r3, [r7, #8]
            break;
 8013fc0:	e070      	b.n	80140a4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MAX_PAYLOAD_REPEATER:
        {
            phyParam.Value = MaxPayloadOfDatarateRepeaterEU868[getPhy->Datarate];
 8013fc2:	687b      	ldr	r3, [r7, #4]
 8013fc4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8013fc8:	461a      	mov	r2, r3
 8013fca:	4b3b      	ldr	r3, [pc, #236]	; (80140b8 <RegionEU868GetPhyParam+0x248>)
 8013fcc:	5c9b      	ldrb	r3, [r3, r2]
 8013fce:	60bb      	str	r3, [r7, #8]
            break;
 8013fd0:	e068      	b.n	80140a4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DUTY_CYCLE:
        {
            phyParam.Value = EU868_DUTY_CYCLE_ENABLED;
 8013fd2:	2301      	movs	r3, #1
 8013fd4:	60bb      	str	r3, [r7, #8]
            break;
 8013fd6:	e065      	b.n	80140a4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MAX_RX_WINDOW:
        {
            phyParam.Value = EU868_MAX_RX_WINDOW;
 8013fd8:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8013fdc:	60bb      	str	r3, [r7, #8]
            break;
 8013fde:	e061      	b.n	80140a4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_RECEIVE_DELAY1:
        {
            phyParam.Value = EU868_RECEIVE_DELAY1;
 8013fe0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8013fe4:	60bb      	str	r3, [r7, #8]
            break;
 8013fe6:	e05d      	b.n	80140a4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_RECEIVE_DELAY2:
        {
            phyParam.Value = EU868_RECEIVE_DELAY2;
 8013fe8:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8013fec:	60bb      	str	r3, [r7, #8]
            break;
 8013fee:	e059      	b.n	80140a4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_JOIN_ACCEPT_DELAY1:
        {
            phyParam.Value = EU868_JOIN_ACCEPT_DELAY1;
 8013ff0:	f241 3388 	movw	r3, #5000	; 0x1388
 8013ff4:	60bb      	str	r3, [r7, #8]
            break;
 8013ff6:	e055      	b.n	80140a4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_JOIN_ACCEPT_DELAY2:
        {
            phyParam.Value = EU868_JOIN_ACCEPT_DELAY2;
 8013ff8:	f241 7370 	movw	r3, #6000	; 0x1770
 8013ffc:	60bb      	str	r3, [r7, #8]
            break;
 8013ffe:	e051      	b.n	80140a4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MAX_FCNT_GAP:
        {
            phyParam.Value = EU868_MAX_FCNT_GAP;
 8014000:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8014004:	60bb      	str	r3, [r7, #8]
            break;
 8014006:	e04d      	b.n	80140a4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_ACK_TIMEOUT:
        {
            phyParam.Value = ( EU868_ACKTIMEOUT + randr( -EU868_ACK_TIMEOUT_RND, EU868_ACK_TIMEOUT_RND ) );
 8014008:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 801400c:	482b      	ldr	r0, [pc, #172]	; (80140bc <RegionEU868GetPhyParam+0x24c>)
 801400e:	f002 fb1f 	bl	8016650 <randr>
 8014012:	4603      	mov	r3, r0
 8014014:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8014018:	60bb      	str	r3, [r7, #8]
            break;
 801401a:	e043      	b.n	80140a4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_DR1_OFFSET:
        {
            phyParam.Value = EU868_DEFAULT_RX1_DR_OFFSET;
 801401c:	2300      	movs	r3, #0
 801401e:	60bb      	str	r3, [r7, #8]
            break;
 8014020:	e040      	b.n	80140a4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_RX2_FREQUENCY:
        {
            phyParam.Value = EU868_RX_WND_2_FREQ;
 8014022:	4b27      	ldr	r3, [pc, #156]	; (80140c0 <RegionEU868GetPhyParam+0x250>)
 8014024:	60bb      	str	r3, [r7, #8]
            break;
 8014026:	e03d      	b.n	80140a4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_RX2_DR:
        {
            phyParam.Value = EU868_RX_WND_2_DR;
 8014028:	2300      	movs	r3, #0
 801402a:	60bb      	str	r3, [r7, #8]
            break;
 801402c:	e03a      	b.n	80140a4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_CHANNELS_MASK:
        {
            phyParam.ChannelsMask = NvmCtx.ChannelsMask;
 801402e:	4b25      	ldr	r3, [pc, #148]	; (80140c4 <RegionEU868GetPhyParam+0x254>)
 8014030:	60bb      	str	r3, [r7, #8]
            break;
 8014032:	e037      	b.n	80140a4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_CHANNELS_DEFAULT_MASK:
        {
            phyParam.ChannelsMask = NvmCtx.ChannelsDefaultMask;
 8014034:	4b24      	ldr	r3, [pc, #144]	; (80140c8 <RegionEU868GetPhyParam+0x258>)
 8014036:	60bb      	str	r3, [r7, #8]
            break;
 8014038:	e034      	b.n	80140a4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MAX_NB_CHANNELS:
        {
            phyParam.Value = EU868_MAX_NB_CHANNELS;
 801403a:	2310      	movs	r3, #16
 801403c:	60bb      	str	r3, [r7, #8]
            break;
 801403e:	e031      	b.n	80140a4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_CHANNELS:
        {
            phyParam.Channels = NvmCtx.Channels;
 8014040:	4b22      	ldr	r3, [pc, #136]	; (80140cc <RegionEU868GetPhyParam+0x25c>)
 8014042:	60bb      	str	r3, [r7, #8]
            break;
 8014044:	e02e      	b.n	80140a4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_UPLINK_DWELL_TIME:
        case PHY_DEF_DOWNLINK_DWELL_TIME:
        {
            phyParam.Value = 0;
 8014046:	2300      	movs	r3, #0
 8014048:	60bb      	str	r3, [r7, #8]
            break;
 801404a:	e02b      	b.n	80140a4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_MAX_EIRP:
        {
            phyParam.fValue = EU868_DEFAULT_MAX_EIRP;
 801404c:	f04f 4383 	mov.w	r3, #1098907648	; 0x41800000
 8014050:	60bb      	str	r3, [r7, #8]
            break;
 8014052:	e027      	b.n	80140a4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_ANTENNA_GAIN:
        {
            phyParam.fValue = EU868_DEFAULT_ANTENNA_GAIN;
 8014054:	4b1e      	ldr	r3, [pc, #120]	; (80140d0 <RegionEU868GetPhyParam+0x260>)
 8014056:	60bb      	str	r3, [r7, #8]
            break;
 8014058:	e024      	b.n	80140a4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_BEACON_CHANNEL_FREQ:
        {
            phyParam.Value = EU868_BEACON_CHANNEL_FREQ;
 801405a:	4b19      	ldr	r3, [pc, #100]	; (80140c0 <RegionEU868GetPhyParam+0x250>)
 801405c:	60bb      	str	r3, [r7, #8]
            break;
 801405e:	e021      	b.n	80140a4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_BEACON_FORMAT:
        {
            phyParam.BeaconFormat.BeaconSize = EU868_BEACON_SIZE;
 8014060:	2311      	movs	r3, #17
 8014062:	723b      	strb	r3, [r7, #8]
            phyParam.BeaconFormat.Rfu1Size = EU868_RFU1_SIZE;
 8014064:	2302      	movs	r3, #2
 8014066:	727b      	strb	r3, [r7, #9]
            phyParam.BeaconFormat.Rfu2Size = EU868_RFU2_SIZE;
 8014068:	2300      	movs	r3, #0
 801406a:	72bb      	strb	r3, [r7, #10]
            break;
 801406c:	e01a      	b.n	80140a4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_BEACON_CHANNEL_DR:
        {
            phyParam.Value = EU868_BEACON_CHANNEL_DR;
 801406e:	2303      	movs	r3, #3
 8014070:	60bb      	str	r3, [r7, #8]
            break;
 8014072:	e017      	b.n	80140a4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_PING_SLOT_CHANNEL_FREQ:
        {
            phyParam.Value = EU868_PING_SLOT_CHANNEL_FREQ;
 8014074:	4b12      	ldr	r3, [pc, #72]	; (80140c0 <RegionEU868GetPhyParam+0x250>)
 8014076:	60bb      	str	r3, [r7, #8]
            break;
 8014078:	e014      	b.n	80140a4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_PING_SLOT_CHANNEL_DR:
        {
            phyParam.Value = EU868_PING_SLOT_CHANNEL_DR;
 801407a:	2303      	movs	r3, #3
 801407c:	60bb      	str	r3, [r7, #8]
            break;
 801407e:	e011      	b.n	80140a4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_SF_FROM_DR:
        {
            phyParam.Value = DataratesEU868[getPhy->Datarate];
 8014080:	687b      	ldr	r3, [r7, #4]
 8014082:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8014086:	461a      	mov	r2, r3
 8014088:	4b12      	ldr	r3, [pc, #72]	; (80140d4 <RegionEU868GetPhyParam+0x264>)
 801408a:	5c9b      	ldrb	r3, [r3, r2]
 801408c:	60bb      	str	r3, [r7, #8]
            break;
 801408e:	e009      	b.n	80140a4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_BW_FROM_DR:
        {
            phyParam.Value = GetBandwidth( getPhy->Datarate );
 8014090:	687b      	ldr	r3, [r7, #4]
 8014092:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8014096:	4618      	mov	r0, r3
 8014098:	f7ff fdec 	bl	8013c74 <GetBandwidth>
 801409c:	4603      	mov	r3, r0
 801409e:	60bb      	str	r3, [r7, #8]
            break;
 80140a0:	e000      	b.n	80140a4 <RegionEU868GetPhyParam+0x234>
        }
        default:
        {
            break;
 80140a2:	bf00      	nop
        }
    }

    return phyParam;
 80140a4:	68bb      	ldr	r3, [r7, #8]
 80140a6:	60fb      	str	r3, [r7, #12]
 80140a8:	2300      	movs	r3, #0
 80140aa:	68fb      	ldr	r3, [r7, #12]
}
 80140ac:	4618      	mov	r0, r3
 80140ae:	3710      	adds	r7, #16
 80140b0:	46bd      	mov	sp, r7
 80140b2:	bd80      	pop	{r7, pc}
 80140b4:	0801b674 	.word	0x0801b674
 80140b8:	0801b67c 	.word	0x0801b67c
 80140bc:	fffffc18 	.word	0xfffffc18
 80140c0:	33d3e608 	.word	0x33d3e608
 80140c4:	20000db0 	.word	0x20000db0
 80140c8:	20000db2 	.word	0x20000db2
 80140cc:	20000c78 	.word	0x20000c78
 80140d0:	4009999a 	.word	0x4009999a
 80140d4:	0801b64c 	.word	0x0801b64c

080140d8 <RegionEU868SetBandTxDone>:

void RegionEU868SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
 80140d8:	b590      	push	{r4, r7, lr}
 80140da:	b085      	sub	sp, #20
 80140dc:	af02      	add	r7, sp, #8
 80140de:	6078      	str	r0, [r7, #4]
    RegionCommonSetBandTxDone( &NvmCtx.Bands[NvmCtx.Channels[txDone->Channel].Band],
 80140e0:	687b      	ldr	r3, [r7, #4]
 80140e2:	781b      	ldrb	r3, [r3, #0]
 80140e4:	4619      	mov	r1, r3
 80140e6:	4a0f      	ldr	r2, [pc, #60]	; (8014124 <RegionEU868SetBandTxDone+0x4c>)
 80140e8:	460b      	mov	r3, r1
 80140ea:	005b      	lsls	r3, r3, #1
 80140ec:	440b      	add	r3, r1
 80140ee:	009b      	lsls	r3, r3, #2
 80140f0:	4413      	add	r3, r2
 80140f2:	3309      	adds	r3, #9
 80140f4:	781b      	ldrb	r3, [r3, #0]
 80140f6:	461a      	mov	r2, r3
 80140f8:	4613      	mov	r3, r2
 80140fa:	009b      	lsls	r3, r3, #2
 80140fc:	4413      	add	r3, r2
 80140fe:	009b      	lsls	r3, r3, #2
 8014100:	33c0      	adds	r3, #192	; 0xc0
 8014102:	4a08      	ldr	r2, [pc, #32]	; (8014124 <RegionEU868SetBandTxDone+0x4c>)
 8014104:	1898      	adds	r0, r3, r2
 8014106:	687b      	ldr	r3, [r7, #4]
 8014108:	6899      	ldr	r1, [r3, #8]
 801410a:	687b      	ldr	r3, [r7, #4]
 801410c:	785c      	ldrb	r4, [r3, #1]
 801410e:	687b      	ldr	r3, [r7, #4]
 8014110:	691a      	ldr	r2, [r3, #16]
 8014112:	9200      	str	r2, [sp, #0]
 8014114:	68db      	ldr	r3, [r3, #12]
 8014116:	4622      	mov	r2, r4
 8014118:	f7ff f9f7 	bl	801350a <RegionCommonSetBandTxDone>
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
}
 801411c:	bf00      	nop
 801411e:	370c      	adds	r7, #12
 8014120:	46bd      	mov	sp, r7
 8014122:	bd90      	pop	{r4, r7, pc}
 8014124:	20000c78 	.word	0x20000c78

08014128 <RegionEU868InitDefaults>:

void RegionEU868InitDefaults( InitDefaultsParams_t* params )
{
 8014128:	b580      	push	{r7, lr}
 801412a:	b0a0      	sub	sp, #128	; 0x80
 801412c:	af00      	add	r7, sp, #0
 801412e:	6078      	str	r0, [r7, #4]
    Band_t bands[EU868_MAX_NB_BANDS] =
 8014130:	f107 0308 	add.w	r3, r7, #8
 8014134:	2278      	movs	r2, #120	; 0x78
 8014136:	2100      	movs	r1, #0
 8014138:	4618      	mov	r0, r3
 801413a:	f006 fbab 	bl	801a894 <memset>
 801413e:	2364      	movs	r3, #100	; 0x64
 8014140:	813b      	strh	r3, [r7, #8]
 8014142:	2364      	movs	r3, #100	; 0x64
 8014144:	83bb      	strh	r3, [r7, #28]
 8014146:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 801414a:	863b      	strh	r3, [r7, #48]	; 0x30
 801414c:	230a      	movs	r3, #10
 801414e:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8014152:	2364      	movs	r3, #100	; 0x64
 8014154:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
 8014158:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 801415c:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
        EU868_BAND3,
        EU868_BAND4,
        EU868_BAND5,
    };

    switch( params->Type )
 8014160:	687b      	ldr	r3, [r7, #4]
 8014162:	791b      	ldrb	r3, [r3, #4]
 8014164:	2b03      	cmp	r3, #3
 8014166:	d855      	bhi.n	8014214 <RegionEU868InitDefaults+0xec>
 8014168:	a201      	add	r2, pc, #4	; (adr r2, 8014170 <RegionEU868InitDefaults+0x48>)
 801416a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801416e:	bf00      	nop
 8014170:	08014181 	.word	0x08014181
 8014174:	080141c5 	.word	0x080141c5
 8014178:	080141e3 	.word	0x080141e3
 801417c:	080141fb 	.word	0x080141fb
    {
        case INIT_TYPE_DEFAULTS:
        {
            // Default bands
            memcpy1( ( uint8_t* )NvmCtx.Bands, ( uint8_t* )bands, sizeof( Band_t ) * EU868_MAX_NB_BANDS );
 8014180:	f107 0308 	add.w	r3, r7, #8
 8014184:	2278      	movs	r2, #120	; 0x78
 8014186:	4619      	mov	r1, r3
 8014188:	4826      	ldr	r0, [pc, #152]	; (8014224 <RegionEU868InitDefaults+0xfc>)
 801418a:	f002 fa78 	bl	801667e <memcpy1>

            // Default channels
            NvmCtx.Channels[0] = ( ChannelParams_t ) EU868_LC1;
 801418e:	4b26      	ldr	r3, [pc, #152]	; (8014228 <RegionEU868InitDefaults+0x100>)
 8014190:	4a26      	ldr	r2, [pc, #152]	; (801422c <RegionEU868InitDefaults+0x104>)
 8014192:	ca07      	ldmia	r2, {r0, r1, r2}
 8014194:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            NvmCtx.Channels[1] = ( ChannelParams_t ) EU868_LC2;
 8014198:	4b23      	ldr	r3, [pc, #140]	; (8014228 <RegionEU868InitDefaults+0x100>)
 801419a:	4a25      	ldr	r2, [pc, #148]	; (8014230 <RegionEU868InitDefaults+0x108>)
 801419c:	330c      	adds	r3, #12
 801419e:	ca07      	ldmia	r2, {r0, r1, r2}
 80141a0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            NvmCtx.Channels[2] = ( ChannelParams_t ) EU868_LC3;
 80141a4:	4b20      	ldr	r3, [pc, #128]	; (8014228 <RegionEU868InitDefaults+0x100>)
 80141a6:	4a23      	ldr	r2, [pc, #140]	; (8014234 <RegionEU868InitDefaults+0x10c>)
 80141a8:	3318      	adds	r3, #24
 80141aa:	ca07      	ldmia	r2, {r0, r1, r2}
 80141ac:	e883 0007 	stmia.w	r3, {r0, r1, r2}

            // Default ChannelsMask
            NvmCtx.ChannelsDefaultMask[0] = LC( 1 ) + LC( 2 ) + LC( 3 );
 80141b0:	4b1d      	ldr	r3, [pc, #116]	; (8014228 <RegionEU868InitDefaults+0x100>)
 80141b2:	2207      	movs	r2, #7
 80141b4:	f8a3 213a 	strh.w	r2, [r3, #314]	; 0x13a

            // Update the channels mask
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, NvmCtx.ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 80141b8:	2201      	movs	r2, #1
 80141ba:	491f      	ldr	r1, [pc, #124]	; (8014238 <RegionEU868InitDefaults+0x110>)
 80141bc:	481f      	ldr	r0, [pc, #124]	; (801423c <RegionEU868InitDefaults+0x114>)
 80141be:	f7ff f97e 	bl	80134be <RegionCommonChanMaskCopy>
            break;
 80141c2:	e02a      	b.n	801421a <RegionEU868InitDefaults+0xf2>
        }
        case INIT_TYPE_RESET_TO_DEFAULT_CHANNELS:
        {
            // Reset Channels Rx1Frequency to default 0
            NvmCtx.Channels[0].Rx1Frequency = 0;
 80141c4:	4b18      	ldr	r3, [pc, #96]	; (8014228 <RegionEU868InitDefaults+0x100>)
 80141c6:	2200      	movs	r2, #0
 80141c8:	605a      	str	r2, [r3, #4]
            NvmCtx.Channels[1].Rx1Frequency = 0;
 80141ca:	4b17      	ldr	r3, [pc, #92]	; (8014228 <RegionEU868InitDefaults+0x100>)
 80141cc:	2200      	movs	r2, #0
 80141ce:	611a      	str	r2, [r3, #16]
            NvmCtx.Channels[2].Rx1Frequency = 0;
 80141d0:	4b15      	ldr	r3, [pc, #84]	; (8014228 <RegionEU868InitDefaults+0x100>)
 80141d2:	2200      	movs	r2, #0
 80141d4:	61da      	str	r2, [r3, #28]
            // Update the channels mask
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, NvmCtx.ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 80141d6:	2201      	movs	r2, #1
 80141d8:	4917      	ldr	r1, [pc, #92]	; (8014238 <RegionEU868InitDefaults+0x110>)
 80141da:	4818      	ldr	r0, [pc, #96]	; (801423c <RegionEU868InitDefaults+0x114>)
 80141dc:	f7ff f96f 	bl	80134be <RegionCommonChanMaskCopy>
            break;
 80141e0:	e01b      	b.n	801421a <RegionEU868InitDefaults+0xf2>
        }
        case INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS:
        {
            // Restore channels default mask
            NvmCtx.ChannelsMask[0] |= NvmCtx.ChannelsDefaultMask[0];
 80141e2:	4b11      	ldr	r3, [pc, #68]	; (8014228 <RegionEU868InitDefaults+0x100>)
 80141e4:	f8b3 2138 	ldrh.w	r2, [r3, #312]	; 0x138
 80141e8:	4b0f      	ldr	r3, [pc, #60]	; (8014228 <RegionEU868InitDefaults+0x100>)
 80141ea:	f8b3 313a 	ldrh.w	r3, [r3, #314]	; 0x13a
 80141ee:	4313      	orrs	r3, r2
 80141f0:	b29a      	uxth	r2, r3
 80141f2:	4b0d      	ldr	r3, [pc, #52]	; (8014228 <RegionEU868InitDefaults+0x100>)
 80141f4:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
            break;
 80141f8:	e00f      	b.n	801421a <RegionEU868InitDefaults+0xf2>
        }
        case INIT_TYPE_RESTORE_CTX:
        {
            if( params->NvmCtx != 0 )
 80141fa:	687b      	ldr	r3, [r7, #4]
 80141fc:	681b      	ldr	r3, [r3, #0]
 80141fe:	2b00      	cmp	r3, #0
 8014200:	d00a      	beq.n	8014218 <RegionEU868InitDefaults+0xf0>
            {
                memcpy1( (uint8_t*) &NvmCtx, (uint8_t*) params->NvmCtx, sizeof( NvmCtx ) );
 8014202:	687b      	ldr	r3, [r7, #4]
 8014204:	681b      	ldr	r3, [r3, #0]
 8014206:	f44f 729e 	mov.w	r2, #316	; 0x13c
 801420a:	4619      	mov	r1, r3
 801420c:	4806      	ldr	r0, [pc, #24]	; (8014228 <RegionEU868InitDefaults+0x100>)
 801420e:	f002 fa36 	bl	801667e <memcpy1>
            }
            break;
 8014212:	e001      	b.n	8014218 <RegionEU868InitDefaults+0xf0>
        }
        default:
        {
            break;
 8014214:	bf00      	nop
 8014216:	e000      	b.n	801421a <RegionEU868InitDefaults+0xf2>
            break;
 8014218:	bf00      	nop
        }
    }
}
 801421a:	bf00      	nop
 801421c:	3780      	adds	r7, #128	; 0x80
 801421e:	46bd      	mov	sp, r7
 8014220:	bd80      	pop	{r7, pc}
 8014222:	bf00      	nop
 8014224:	20000d38 	.word	0x20000d38
 8014228:	20000c78 	.word	0x20000c78
 801422c:	0801b094 	.word	0x0801b094
 8014230:	0801b0a0 	.word	0x0801b0a0
 8014234:	0801b0ac 	.word	0x0801b0ac
 8014238:	20000db2 	.word	0x20000db2
 801423c:	20000db0 	.word	0x20000db0

08014240 <RegionEU868GetNvmCtx>:

void* RegionEU868GetNvmCtx( GetNvmCtxParams_t* params )
{
 8014240:	b480      	push	{r7}
 8014242:	b083      	sub	sp, #12
 8014244:	af00      	add	r7, sp, #0
 8014246:	6078      	str	r0, [r7, #4]
    params->nvmCtxSize = sizeof( RegionEU868NvmCtx_t );
 8014248:	687b      	ldr	r3, [r7, #4]
 801424a:	f44f 729e 	mov.w	r2, #316	; 0x13c
 801424e:	601a      	str	r2, [r3, #0]
    return &NvmCtx;
 8014250:	4b02      	ldr	r3, [pc, #8]	; (801425c <RegionEU868GetNvmCtx+0x1c>)
}
 8014252:	4618      	mov	r0, r3
 8014254:	370c      	adds	r7, #12
 8014256:	46bd      	mov	sp, r7
 8014258:	bc80      	pop	{r7}
 801425a:	4770      	bx	lr
 801425c:	20000c78 	.word	0x20000c78

08014260 <RegionEU868Verify>:

bool RegionEU868Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 8014260:	b580      	push	{r7, lr}
 8014262:	b084      	sub	sp, #16
 8014264:	af00      	add	r7, sp, #0
 8014266:	6078      	str	r0, [r7, #4]
 8014268:	460b      	mov	r3, r1
 801426a:	70fb      	strb	r3, [r7, #3]
    switch( phyAttribute )
 801426c:	78fb      	ldrb	r3, [r7, #3]
 801426e:	2b0f      	cmp	r3, #15
 8014270:	d86c      	bhi.n	801434c <RegionEU868Verify+0xec>
 8014272:	a201      	add	r2, pc, #4	; (adr r2, 8014278 <RegionEU868Verify+0x18>)
 8014274:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014278:	080142b9 	.word	0x080142b9
 801427c:	0801434d 	.word	0x0801434d
 8014280:	0801434d 	.word	0x0801434d
 8014284:	0801434d 	.word	0x0801434d
 8014288:	0801434d 	.word	0x0801434d
 801428c:	080142d1 	.word	0x080142d1
 8014290:	080142ef 	.word	0x080142ef
 8014294:	0801430d 	.word	0x0801430d
 8014298:	0801434d 	.word	0x0801434d
 801429c:	0801432b 	.word	0x0801432b
 80142a0:	0801432b 	.word	0x0801432b
 80142a4:	0801434d 	.word	0x0801434d
 80142a8:	0801434d 	.word	0x0801434d
 80142ac:	0801434d 	.word	0x0801434d
 80142b0:	0801434d 	.word	0x0801434d
 80142b4:	08014349 	.word	0x08014349
    {
        case PHY_FREQUENCY:
        {
            uint8_t band = 0;
 80142b8:	2300      	movs	r3, #0
 80142ba:	73fb      	strb	r3, [r7, #15]
            return VerifyRfFreq( verify->Frequency, &band );
 80142bc:	687b      	ldr	r3, [r7, #4]
 80142be:	681b      	ldr	r3, [r3, #0]
 80142c0:	f107 020f 	add.w	r2, r7, #15
 80142c4:	4611      	mov	r1, r2
 80142c6:	4618      	mov	r0, r3
 80142c8:	f7ff fd0e 	bl	8013ce8 <VerifyRfFreq>
 80142cc:	4603      	mov	r3, r0
 80142ce:	e03e      	b.n	801434e <RegionEU868Verify+0xee>
        }
        case PHY_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE );
 80142d0:	687b      	ldr	r3, [r7, #4]
 80142d2:	f993 3000 	ldrsb.w	r3, [r3]
 80142d6:	2207      	movs	r2, #7
 80142d8:	2100      	movs	r1, #0
 80142da:	4618      	mov	r0, r3
 80142dc:	f7ff f872 	bl	80133c4 <RegionCommonValueInRange>
 80142e0:	4603      	mov	r3, r0
 80142e2:	2b00      	cmp	r3, #0
 80142e4:	bf14      	ite	ne
 80142e6:	2301      	movne	r3, #1
 80142e8:	2300      	moveq	r3, #0
 80142ea:	b2db      	uxtb	r3, r3
 80142ec:	e02f      	b.n	801434e <RegionEU868Verify+0xee>
        }
        case PHY_DEF_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, DR_0, DR_5 );
 80142ee:	687b      	ldr	r3, [r7, #4]
 80142f0:	f993 3000 	ldrsb.w	r3, [r3]
 80142f4:	2205      	movs	r2, #5
 80142f6:	2100      	movs	r1, #0
 80142f8:	4618      	mov	r0, r3
 80142fa:	f7ff f863 	bl	80133c4 <RegionCommonValueInRange>
 80142fe:	4603      	mov	r3, r0
 8014300:	2b00      	cmp	r3, #0
 8014302:	bf14      	ite	ne
 8014304:	2301      	movne	r3, #1
 8014306:	2300      	moveq	r3, #0
 8014308:	b2db      	uxtb	r3, r3
 801430a:	e020      	b.n	801434e <RegionEU868Verify+0xee>
        }
        case PHY_RX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, EU868_RX_MIN_DATARATE, EU868_RX_MAX_DATARATE );
 801430c:	687b      	ldr	r3, [r7, #4]
 801430e:	f993 3000 	ldrsb.w	r3, [r3]
 8014312:	2207      	movs	r2, #7
 8014314:	2100      	movs	r1, #0
 8014316:	4618      	mov	r0, r3
 8014318:	f7ff f854 	bl	80133c4 <RegionCommonValueInRange>
 801431c:	4603      	mov	r3, r0
 801431e:	2b00      	cmp	r3, #0
 8014320:	bf14      	ite	ne
 8014322:	2301      	movne	r3, #1
 8014324:	2300      	moveq	r3, #0
 8014326:	b2db      	uxtb	r3, r3
 8014328:	e011      	b.n	801434e <RegionEU868Verify+0xee>
        }
        case PHY_DEF_TX_POWER:
        case PHY_TX_POWER:
        {
            // Remark: switched min and max!
            return RegionCommonValueInRange( verify->TxPower, EU868_MAX_TX_POWER, EU868_MIN_TX_POWER );
 801432a:	687b      	ldr	r3, [r7, #4]
 801432c:	f993 3000 	ldrsb.w	r3, [r3]
 8014330:	2207      	movs	r2, #7
 8014332:	2100      	movs	r1, #0
 8014334:	4618      	mov	r0, r3
 8014336:	f7ff f845 	bl	80133c4 <RegionCommonValueInRange>
 801433a:	4603      	mov	r3, r0
 801433c:	2b00      	cmp	r3, #0
 801433e:	bf14      	ite	ne
 8014340:	2301      	movne	r3, #1
 8014342:	2300      	moveq	r3, #0
 8014344:	b2db      	uxtb	r3, r3
 8014346:	e002      	b.n	801434e <RegionEU868Verify+0xee>
        }
        case PHY_DUTY_CYCLE:
        {
            return EU868_DUTY_CYCLE_ENABLED;
 8014348:	2301      	movs	r3, #1
 801434a:	e000      	b.n	801434e <RegionEU868Verify+0xee>
        }
        default:
            return false;
 801434c:	2300      	movs	r3, #0
    }
}
 801434e:	4618      	mov	r0, r3
 8014350:	3710      	adds	r7, #16
 8014352:	46bd      	mov	sp, r7
 8014354:	bd80      	pop	{r7, pc}
 8014356:	bf00      	nop

08014358 <RegionEU868ApplyCFList>:

void RegionEU868ApplyCFList( ApplyCFListParams_t* applyCFList )
{
 8014358:	b580      	push	{r7, lr}
 801435a:	b08a      	sub	sp, #40	; 0x28
 801435c:	af00      	add	r7, sp, #0
 801435e:	6078      	str	r0, [r7, #4]
    ChannelParams_t newChannel;
    ChannelAddParams_t channelAdd;
    ChannelRemoveParams_t channelRemove;

    // Setup default datarate range
    newChannel.DrRange.Value = ( DR_5 << 4 ) | DR_0;
 8014360:	2350      	movs	r3, #80	; 0x50
 8014362:	f887 3020 	strb.w	r3, [r7, #32]

    // Size of the optional CF list
    if( applyCFList->Size != 16 )
 8014366:	687b      	ldr	r3, [r7, #4]
 8014368:	791b      	ldrb	r3, [r3, #4]
 801436a:	2b10      	cmp	r3, #16
 801436c:	d162      	bne.n	8014434 <RegionEU868ApplyCFList+0xdc>
    {
        return;
    }

    // Last byte CFListType must be 0 to indicate the CFList contains a list of frequencies
    if( applyCFList->Payload[15] != 0 )
 801436e:	687b      	ldr	r3, [r7, #4]
 8014370:	681b      	ldr	r3, [r3, #0]
 8014372:	330f      	adds	r3, #15
 8014374:	781b      	ldrb	r3, [r3, #0]
 8014376:	2b00      	cmp	r3, #0
 8014378:	d15e      	bne.n	8014438 <RegionEU868ApplyCFList+0xe0>
    {
        return;
    }

    // Last byte is RFU, don't take it into account
    for( uint8_t i = 0, chanIdx = EU868_NUMB_DEFAULT_CHANNELS; chanIdx < EU868_MAX_NB_CHANNELS; i+=3, chanIdx++ )
 801437a:	2300      	movs	r3, #0
 801437c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8014380:	2303      	movs	r3, #3
 8014382:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8014386:	e050      	b.n	801442a <RegionEU868ApplyCFList+0xd2>
    {
        if( chanIdx < ( EU868_NUMB_CHANNELS_CF_LIST + EU868_NUMB_DEFAULT_CHANNELS ) )
 8014388:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801438c:	2b07      	cmp	r3, #7
 801438e:	d824      	bhi.n	80143da <RegionEU868ApplyCFList+0x82>
        {
            // Channel frequency
            newChannel.Frequency = (uint32_t) applyCFList->Payload[i];
 8014390:	687b      	ldr	r3, [r7, #4]
 8014392:	681a      	ldr	r2, [r3, #0]
 8014394:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014398:	4413      	add	r3, r2
 801439a:	781b      	ldrb	r3, [r3, #0]
 801439c:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency |= ( (uint32_t) applyCFList->Payload[i + 1] << 8 );
 801439e:	69ba      	ldr	r2, [r7, #24]
 80143a0:	687b      	ldr	r3, [r7, #4]
 80143a2:	6819      	ldr	r1, [r3, #0]
 80143a4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80143a8:	3301      	adds	r3, #1
 80143aa:	440b      	add	r3, r1
 80143ac:	781b      	ldrb	r3, [r3, #0]
 80143ae:	021b      	lsls	r3, r3, #8
 80143b0:	4313      	orrs	r3, r2
 80143b2:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency |= ( (uint32_t) applyCFList->Payload[i + 2] << 16 );
 80143b4:	69ba      	ldr	r2, [r7, #24]
 80143b6:	687b      	ldr	r3, [r7, #4]
 80143b8:	6819      	ldr	r1, [r3, #0]
 80143ba:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80143be:	3302      	adds	r3, #2
 80143c0:	440b      	add	r3, r1
 80143c2:	781b      	ldrb	r3, [r3, #0]
 80143c4:	041b      	lsls	r3, r3, #16
 80143c6:	4313      	orrs	r3, r2
 80143c8:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency *= 100;
 80143ca:	69bb      	ldr	r3, [r7, #24]
 80143cc:	2264      	movs	r2, #100	; 0x64
 80143ce:	fb02 f303 	mul.w	r3, r2, r3
 80143d2:	61bb      	str	r3, [r7, #24]

            // Initialize alternative frequency to 0
            newChannel.Rx1Frequency = 0;
 80143d4:	2300      	movs	r3, #0
 80143d6:	61fb      	str	r3, [r7, #28]
 80143d8:	e006      	b.n	80143e8 <RegionEU868ApplyCFList+0x90>
        }
        else
        {
            newChannel.Frequency = 0;
 80143da:	2300      	movs	r3, #0
 80143dc:	61bb      	str	r3, [r7, #24]
            newChannel.DrRange.Value = 0;
 80143de:	2300      	movs	r3, #0
 80143e0:	f887 3020 	strb.w	r3, [r7, #32]
            newChannel.Rx1Frequency = 0;
 80143e4:	2300      	movs	r3, #0
 80143e6:	61fb      	str	r3, [r7, #28]
        }

        if( newChannel.Frequency != 0 )
 80143e8:	69bb      	ldr	r3, [r7, #24]
 80143ea:	2b00      	cmp	r3, #0
 80143ec:	d00b      	beq.n	8014406 <RegionEU868ApplyCFList+0xae>
        {
            channelAdd.NewChannel = &newChannel;
 80143ee:	f107 0318 	add.w	r3, r7, #24
 80143f2:	613b      	str	r3, [r7, #16]
            channelAdd.ChannelId = chanIdx;
 80143f4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80143f8:	753b      	strb	r3, [r7, #20]

            // Try to add all channels
            RegionEU868ChannelAdd( &channelAdd );
 80143fa:	f107 0310 	add.w	r3, r7, #16
 80143fe:	4618      	mov	r0, r3
 8014400:	f000 fcea 	bl	8014dd8 <RegionEU868ChannelAdd>
 8014404:	e007      	b.n	8014416 <RegionEU868ApplyCFList+0xbe>
        }
        else
        {
            channelRemove.ChannelId = chanIdx;
 8014406:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801440a:	733b      	strb	r3, [r7, #12]

            RegionEU868ChannelsRemove( &channelRemove );
 801440c:	f107 030c 	add.w	r3, r7, #12
 8014410:	4618      	mov	r0, r3
 8014412:	f000 fd7f 	bl	8014f14 <RegionEU868ChannelsRemove>
    for( uint8_t i = 0, chanIdx = EU868_NUMB_DEFAULT_CHANNELS; chanIdx < EU868_MAX_NB_CHANNELS; i+=3, chanIdx++ )
 8014416:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801441a:	3303      	adds	r3, #3
 801441c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8014420:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8014424:	3301      	adds	r3, #1
 8014426:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 801442a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801442e:	2b0f      	cmp	r3, #15
 8014430:	d9aa      	bls.n	8014388 <RegionEU868ApplyCFList+0x30>
 8014432:	e002      	b.n	801443a <RegionEU868ApplyCFList+0xe2>
        return;
 8014434:	bf00      	nop
 8014436:	e000      	b.n	801443a <RegionEU868ApplyCFList+0xe2>
        return;
 8014438:	bf00      	nop
        }
    }
}
 801443a:	3728      	adds	r7, #40	; 0x28
 801443c:	46bd      	mov	sp, r7
 801443e:	bd80      	pop	{r7, pc}

08014440 <RegionEU868ChanMaskSet>:

bool RegionEU868ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 8014440:	b580      	push	{r7, lr}
 8014442:	b082      	sub	sp, #8
 8014444:	af00      	add	r7, sp, #0
 8014446:	6078      	str	r0, [r7, #4]
    switch( chanMaskSet->ChannelsMaskType )
 8014448:	687b      	ldr	r3, [r7, #4]
 801444a:	791b      	ldrb	r3, [r3, #4]
 801444c:	2b00      	cmp	r3, #0
 801444e:	d002      	beq.n	8014456 <RegionEU868ChanMaskSet+0x16>
 8014450:	2b01      	cmp	r3, #1
 8014452:	d008      	beq.n	8014466 <RegionEU868ChanMaskSet+0x26>
 8014454:	e00f      	b.n	8014476 <RegionEU868ChanMaskSet+0x36>
    {
        case CHANNELS_MASK:
        {
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, chanMaskSet->ChannelsMaskIn, 1 );
 8014456:	687b      	ldr	r3, [r7, #4]
 8014458:	681b      	ldr	r3, [r3, #0]
 801445a:	2201      	movs	r2, #1
 801445c:	4619      	mov	r1, r3
 801445e:	4809      	ldr	r0, [pc, #36]	; (8014484 <RegionEU868ChanMaskSet+0x44>)
 8014460:	f7ff f82d 	bl	80134be <RegionCommonChanMaskCopy>
            break;
 8014464:	e009      	b.n	801447a <RegionEU868ChanMaskSet+0x3a>
        }
        case CHANNELS_DEFAULT_MASK:
        {
            RegionCommonChanMaskCopy( NvmCtx.ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, 1 );
 8014466:	687b      	ldr	r3, [r7, #4]
 8014468:	681b      	ldr	r3, [r3, #0]
 801446a:	2201      	movs	r2, #1
 801446c:	4619      	mov	r1, r3
 801446e:	4806      	ldr	r0, [pc, #24]	; (8014488 <RegionEU868ChanMaskSet+0x48>)
 8014470:	f7ff f825 	bl	80134be <RegionCommonChanMaskCopy>
            break;
 8014474:	e001      	b.n	801447a <RegionEU868ChanMaskSet+0x3a>
        }
        default:
            return false;
 8014476:	2300      	movs	r3, #0
 8014478:	e000      	b.n	801447c <RegionEU868ChanMaskSet+0x3c>
    }
    return true;
 801447a:	2301      	movs	r3, #1
}
 801447c:	4618      	mov	r0, r3
 801447e:	3708      	adds	r7, #8
 8014480:	46bd      	mov	sp, r7
 8014482:	bd80      	pop	{r7, pc}
 8014484:	20000db0 	.word	0x20000db0
 8014488:	20000db2 	.word	0x20000db2

0801448c <RegionEU868ComputeRxWindowParameters>:

void RegionEU868ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 801448c:	b580      	push	{r7, lr}
 801448e:	b088      	sub	sp, #32
 8014490:	af02      	add	r7, sp, #8
 8014492:	60ba      	str	r2, [r7, #8]
 8014494:	607b      	str	r3, [r7, #4]
 8014496:	4603      	mov	r3, r0
 8014498:	73fb      	strb	r3, [r7, #15]
 801449a:	460b      	mov	r3, r1
 801449c:	73bb      	strb	r3, [r7, #14]
    /* ST_WORKAROUND_BEGIN: remove float/double */
    uint32_t tSymbol = 0;
 801449e:	2300      	movs	r3, #0
 80144a0:	617b      	str	r3, [r7, #20]
    /* ST_WORKAROUND_END */

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, EU868_RX_MAX_DATARATE );
 80144a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80144a6:	2b07      	cmp	r3, #7
 80144a8:	bfa8      	it	ge
 80144aa:	2307      	movge	r3, #7
 80144ac:	b25a      	sxtb	r2, r3
 80144ae:	687b      	ldr	r3, [r7, #4]
 80144b0:	705a      	strb	r2, [r3, #1]
    rxConfigParams->Bandwidth = GetBandwidth( rxConfigParams->Datarate );
 80144b2:	687b      	ldr	r3, [r7, #4]
 80144b4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80144b8:	4618      	mov	r0, r3
 80144ba:	f7ff fbdb 	bl	8013c74 <GetBandwidth>
 80144be:	4603      	mov	r3, r0
 80144c0:	b2da      	uxtb	r2, r3
 80144c2:	687b      	ldr	r3, [r7, #4]
 80144c4:	709a      	strb	r2, [r3, #2]

    if( rxConfigParams->Datarate == DR_7 )
 80144c6:	687b      	ldr	r3, [r7, #4]
 80144c8:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80144cc:	2b07      	cmp	r3, #7
 80144ce:	d10a      	bne.n	80144e6 <RegionEU868ComputeRxWindowParameters+0x5a>
    { // FSK
        tSymbol = RegionCommonComputeSymbolTimeFsk( DataratesEU868[rxConfigParams->Datarate] );
 80144d0:	687b      	ldr	r3, [r7, #4]
 80144d2:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80144d6:	461a      	mov	r2, r3
 80144d8:	4b15      	ldr	r3, [pc, #84]	; (8014530 <RegionEU868ComputeRxWindowParameters+0xa4>)
 80144da:	5c9b      	ldrb	r3, [r3, r2]
 80144dc:	4618      	mov	r0, r3
 80144de:	f7ff f9b7 	bl	8013850 <RegionCommonComputeSymbolTimeFsk>
 80144e2:	6178      	str	r0, [r7, #20]
 80144e4:	e011      	b.n	801450a <RegionEU868ComputeRxWindowParameters+0x7e>
    }
    else
    { // LoRa
        tSymbol = RegionCommonComputeSymbolTimeLoRa( DataratesEU868[rxConfigParams->Datarate], BandwidthsEU868[rxConfigParams->Datarate] );
 80144e6:	687b      	ldr	r3, [r7, #4]
 80144e8:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80144ec:	461a      	mov	r2, r3
 80144ee:	4b10      	ldr	r3, [pc, #64]	; (8014530 <RegionEU868ComputeRxWindowParameters+0xa4>)
 80144f0:	5c9a      	ldrb	r2, [r3, r2]
 80144f2:	687b      	ldr	r3, [r7, #4]
 80144f4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80144f8:	4619      	mov	r1, r3
 80144fa:	4b0e      	ldr	r3, [pc, #56]	; (8014534 <RegionEU868ComputeRxWindowParameters+0xa8>)
 80144fc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8014500:	4619      	mov	r1, r3
 8014502:	4610      	mov	r0, r2
 8014504:	f7ff f990 	bl	8013828 <RegionCommonComputeSymbolTimeLoRa>
 8014508:	6178      	str	r0, [r7, #20]
    }

    RegionCommonComputeRxWindowParameters( tSymbol, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 801450a:	4b0b      	ldr	r3, [pc, #44]	; (8014538 <RegionEU868ComputeRxWindowParameters+0xac>)
 801450c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801450e:	4798      	blx	r3
 8014510:	687b      	ldr	r3, [r7, #4]
 8014512:	3308      	adds	r3, #8
 8014514:	687a      	ldr	r2, [r7, #4]
 8014516:	320c      	adds	r2, #12
 8014518:	7bb9      	ldrb	r1, [r7, #14]
 801451a:	9201      	str	r2, [sp, #4]
 801451c:	9300      	str	r3, [sp, #0]
 801451e:	4603      	mov	r3, r0
 8014520:	68ba      	ldr	r2, [r7, #8]
 8014522:	6978      	ldr	r0, [r7, #20]
 8014524:	f7ff f9a2 	bl	801386c <RegionCommonComputeRxWindowParameters>
}
 8014528:	bf00      	nop
 801452a:	3718      	adds	r7, #24
 801452c:	46bd      	mov	sp, r7
 801452e:	bd80      	pop	{r7, pc}
 8014530:	0801b64c 	.word	0x0801b64c
 8014534:	0801b654 	.word	0x0801b654
 8014538:	0801b708 	.word	0x0801b708

0801453c <RegionEU868RxConfig>:

bool RegionEU868RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 801453c:	b5b0      	push	{r4, r5, r7, lr}
 801453e:	b090      	sub	sp, #64	; 0x40
 8014540:	af0a      	add	r7, sp, #40	; 0x28
 8014542:	6078      	str	r0, [r7, #4]
 8014544:	6039      	str	r1, [r7, #0]
    RadioModems_t modem;
    int8_t dr = rxConfig->Datarate;
 8014546:	687b      	ldr	r3, [r7, #4]
 8014548:	785b      	ldrb	r3, [r3, #1]
 801454a:	73fb      	strb	r3, [r7, #15]
    uint8_t maxPayload = 0;
 801454c:	2300      	movs	r3, #0
 801454e:	75bb      	strb	r3, [r7, #22]
    int8_t phyDr = 0;
 8014550:	2300      	movs	r3, #0
 8014552:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = rxConfig->Frequency;
 8014554:	687b      	ldr	r3, [r7, #4]
 8014556:	685b      	ldr	r3, [r3, #4]
 8014558:	613b      	str	r3, [r7, #16]

    if( Radio.GetStatus( ) != RF_IDLE )
 801455a:	4b59      	ldr	r3, [pc, #356]	; (80146c0 <RegionEU868RxConfig+0x184>)
 801455c:	685b      	ldr	r3, [r3, #4]
 801455e:	4798      	blx	r3
 8014560:	4603      	mov	r3, r0
 8014562:	2b00      	cmp	r3, #0
 8014564:	d001      	beq.n	801456a <RegionEU868RxConfig+0x2e>
    {
        return false;
 8014566:	2300      	movs	r3, #0
 8014568:	e0a5      	b.n	80146b6 <RegionEU868RxConfig+0x17a>
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 801456a:	687b      	ldr	r3, [r7, #4]
 801456c:	7cdb      	ldrb	r3, [r3, #19]
 801456e:	2b00      	cmp	r3, #0
 8014570:	d123      	bne.n	80145ba <RegionEU868RxConfig+0x7e>
    {
        // Apply window 1 frequency
        frequency = NvmCtx.Channels[rxConfig->Channel].Frequency;
 8014572:	687b      	ldr	r3, [r7, #4]
 8014574:	781b      	ldrb	r3, [r3, #0]
 8014576:	4619      	mov	r1, r3
 8014578:	4a52      	ldr	r2, [pc, #328]	; (80146c4 <RegionEU868RxConfig+0x188>)
 801457a:	460b      	mov	r3, r1
 801457c:	005b      	lsls	r3, r3, #1
 801457e:	440b      	add	r3, r1
 8014580:	009b      	lsls	r3, r3, #2
 8014582:	4413      	add	r3, r2
 8014584:	681b      	ldr	r3, [r3, #0]
 8014586:	613b      	str	r3, [r7, #16]
        // Apply the alternative RX 1 window frequency, if it is available
        if( NvmCtx.Channels[rxConfig->Channel].Rx1Frequency != 0 )
 8014588:	687b      	ldr	r3, [r7, #4]
 801458a:	781b      	ldrb	r3, [r3, #0]
 801458c:	4619      	mov	r1, r3
 801458e:	4a4d      	ldr	r2, [pc, #308]	; (80146c4 <RegionEU868RxConfig+0x188>)
 8014590:	460b      	mov	r3, r1
 8014592:	005b      	lsls	r3, r3, #1
 8014594:	440b      	add	r3, r1
 8014596:	009b      	lsls	r3, r3, #2
 8014598:	4413      	add	r3, r2
 801459a:	3304      	adds	r3, #4
 801459c:	681b      	ldr	r3, [r3, #0]
 801459e:	2b00      	cmp	r3, #0
 80145a0:	d00b      	beq.n	80145ba <RegionEU868RxConfig+0x7e>
        {
            frequency = NvmCtx.Channels[rxConfig->Channel].Rx1Frequency;
 80145a2:	687b      	ldr	r3, [r7, #4]
 80145a4:	781b      	ldrb	r3, [r3, #0]
 80145a6:	4619      	mov	r1, r3
 80145a8:	4a46      	ldr	r2, [pc, #280]	; (80146c4 <RegionEU868RxConfig+0x188>)
 80145aa:	460b      	mov	r3, r1
 80145ac:	005b      	lsls	r3, r3, #1
 80145ae:	440b      	add	r3, r1
 80145b0:	009b      	lsls	r3, r3, #2
 80145b2:	4413      	add	r3, r2
 80145b4:	3304      	adds	r3, #4
 80145b6:	681b      	ldr	r3, [r3, #0]
 80145b8:	613b      	str	r3, [r7, #16]
        }
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesEU868[dr];
 80145ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80145be:	4a42      	ldr	r2, [pc, #264]	; (80146c8 <RegionEU868RxConfig+0x18c>)
 80145c0:	5cd3      	ldrb	r3, [r2, r3]
 80145c2:	73bb      	strb	r3, [r7, #14]

    Radio.SetChannel( frequency );
 80145c4:	4b3e      	ldr	r3, [pc, #248]	; (80146c0 <RegionEU868RxConfig+0x184>)
 80145c6:	68db      	ldr	r3, [r3, #12]
 80145c8:	6938      	ldr	r0, [r7, #16]
 80145ca:	4798      	blx	r3

    // Radio configuration
    if( dr == DR_7 )
 80145cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80145d0:	2b07      	cmp	r3, #7
 80145d2:	d128      	bne.n	8014626 <RegionEU868RxConfig+0xea>
    {
        modem = MODEM_FSK;
 80145d4:	2300      	movs	r3, #0
 80145d6:	75fb      	strb	r3, [r7, #23]
        Radio.SetRxConfig( modem, 50000, phyDr * 1000, 0, 83333, 5, rxConfig->WindowTimeout, false, 0, true, 0, 0, false, rxConfig->RxContinuous );
 80145d8:	4b39      	ldr	r3, [pc, #228]	; (80146c0 <RegionEU868RxConfig+0x184>)
 80145da:	699c      	ldr	r4, [r3, #24]
 80145dc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80145e0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80145e4:	fb02 f303 	mul.w	r3, r2, r3
 80145e8:	4619      	mov	r1, r3
 80145ea:	687b      	ldr	r3, [r7, #4]
 80145ec:	689b      	ldr	r3, [r3, #8]
 80145ee:	b29b      	uxth	r3, r3
 80145f0:	687a      	ldr	r2, [r7, #4]
 80145f2:	7c92      	ldrb	r2, [r2, #18]
 80145f4:	7df8      	ldrb	r0, [r7, #23]
 80145f6:	9209      	str	r2, [sp, #36]	; 0x24
 80145f8:	2200      	movs	r2, #0
 80145fa:	9208      	str	r2, [sp, #32]
 80145fc:	2200      	movs	r2, #0
 80145fe:	9207      	str	r2, [sp, #28]
 8014600:	2200      	movs	r2, #0
 8014602:	9206      	str	r2, [sp, #24]
 8014604:	2201      	movs	r2, #1
 8014606:	9205      	str	r2, [sp, #20]
 8014608:	2200      	movs	r2, #0
 801460a:	9204      	str	r2, [sp, #16]
 801460c:	2200      	movs	r2, #0
 801460e:	9203      	str	r2, [sp, #12]
 8014610:	9302      	str	r3, [sp, #8]
 8014612:	2305      	movs	r3, #5
 8014614:	9301      	str	r3, [sp, #4]
 8014616:	4b2d      	ldr	r3, [pc, #180]	; (80146cc <RegionEU868RxConfig+0x190>)
 8014618:	9300      	str	r3, [sp, #0]
 801461a:	2300      	movs	r3, #0
 801461c:	460a      	mov	r2, r1
 801461e:	f24c 3150 	movw	r1, #50000	; 0xc350
 8014622:	47a0      	blx	r4
 8014624:	e024      	b.n	8014670 <RegionEU868RxConfig+0x134>
    }
    else
    {
        modem = MODEM_LORA;
 8014626:	2301      	movs	r3, #1
 8014628:	75fb      	strb	r3, [r7, #23]
        Radio.SetRxConfig( modem, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 801462a:	4b25      	ldr	r3, [pc, #148]	; (80146c0 <RegionEU868RxConfig+0x184>)
 801462c:	699c      	ldr	r4, [r3, #24]
 801462e:	687b      	ldr	r3, [r7, #4]
 8014630:	789b      	ldrb	r3, [r3, #2]
 8014632:	461d      	mov	r5, r3
 8014634:	f997 100e 	ldrsb.w	r1, [r7, #14]
 8014638:	687b      	ldr	r3, [r7, #4]
 801463a:	689b      	ldr	r3, [r3, #8]
 801463c:	b29b      	uxth	r3, r3
 801463e:	687a      	ldr	r2, [r7, #4]
 8014640:	7c92      	ldrb	r2, [r2, #18]
 8014642:	7df8      	ldrb	r0, [r7, #23]
 8014644:	9209      	str	r2, [sp, #36]	; 0x24
 8014646:	2201      	movs	r2, #1
 8014648:	9208      	str	r2, [sp, #32]
 801464a:	2200      	movs	r2, #0
 801464c:	9207      	str	r2, [sp, #28]
 801464e:	2200      	movs	r2, #0
 8014650:	9206      	str	r2, [sp, #24]
 8014652:	2200      	movs	r2, #0
 8014654:	9205      	str	r2, [sp, #20]
 8014656:	2200      	movs	r2, #0
 8014658:	9204      	str	r2, [sp, #16]
 801465a:	2200      	movs	r2, #0
 801465c:	9203      	str	r2, [sp, #12]
 801465e:	9302      	str	r3, [sp, #8]
 8014660:	2308      	movs	r3, #8
 8014662:	9301      	str	r3, [sp, #4]
 8014664:	2300      	movs	r3, #0
 8014666:	9300      	str	r3, [sp, #0]
 8014668:	2301      	movs	r3, #1
 801466a:	460a      	mov	r2, r1
 801466c:	4629      	mov	r1, r5
 801466e:	47a0      	blx	r4
    }

    if( rxConfig->RepeaterSupport == true )
 8014670:	687b      	ldr	r3, [r7, #4]
 8014672:	7c5b      	ldrb	r3, [r3, #17]
 8014674:	2b00      	cmp	r3, #0
 8014676:	d005      	beq.n	8014684 <RegionEU868RxConfig+0x148>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterEU868[dr];
 8014678:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801467c:	4a14      	ldr	r2, [pc, #80]	; (80146d0 <RegionEU868RxConfig+0x194>)
 801467e:	5cd3      	ldrb	r3, [r2, r3]
 8014680:	75bb      	strb	r3, [r7, #22]
 8014682:	e004      	b.n	801468e <RegionEU868RxConfig+0x152>
    }
    else
    {
        maxPayload = MaxPayloadOfDatarateEU868[dr];
 8014684:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014688:	4a12      	ldr	r2, [pc, #72]	; (80146d4 <RegionEU868RxConfig+0x198>)
 801468a:	5cd3      	ldrb	r3, [r2, r3]
 801468c:	75bb      	strb	r3, [r7, #22]
    }

    Radio.SetMaxPayloadLength( modem, maxPayload + LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE );
 801468e:	4b0c      	ldr	r3, [pc, #48]	; (80146c0 <RegionEU868RxConfig+0x184>)
 8014690:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8014692:	7dba      	ldrb	r2, [r7, #22]
 8014694:	320d      	adds	r2, #13
 8014696:	b2d1      	uxtb	r1, r2
 8014698:	7dfa      	ldrb	r2, [r7, #23]
 801469a:	4610      	mov	r0, r2
 801469c:	4798      	blx	r3
    /* ST_WORKAROUND_BEGIN: Print Rx config */
    RegionCommonRxConfigPrint(rxConfig->RxSlot, frequency, dr);
 801469e:	687b      	ldr	r3, [r7, #4]
 80146a0:	7cdb      	ldrb	r3, [r3, #19]
 80146a2:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80146a6:	6939      	ldr	r1, [r7, #16]
 80146a8:	4618      	mov	r0, r3
 80146aa:	f7ff fa6f 	bl	8013b8c <RegionCommonRxConfigPrint>
    /* ST_WORKAROUND_END */

    *datarate = (uint8_t) dr;
 80146ae:	683b      	ldr	r3, [r7, #0]
 80146b0:	7bfa      	ldrb	r2, [r7, #15]
 80146b2:	701a      	strb	r2, [r3, #0]
    return true;
 80146b4:	2301      	movs	r3, #1
}
 80146b6:	4618      	mov	r0, r3
 80146b8:	3718      	adds	r7, #24
 80146ba:	46bd      	mov	sp, r7
 80146bc:	bdb0      	pop	{r4, r5, r7, pc}
 80146be:	bf00      	nop
 80146c0:	0801b708 	.word	0x0801b708
 80146c4:	20000c78 	.word	0x20000c78
 80146c8:	0801b64c 	.word	0x0801b64c
 80146cc:	00014585 	.word	0x00014585
 80146d0:	0801b67c 	.word	0x0801b67c
 80146d4:	0801b674 	.word	0x0801b674

080146d8 <RegionEU868TxConfig>:

bool RegionEU868TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 80146d8:	b590      	push	{r4, r7, lr}
 80146da:	b093      	sub	sp, #76	; 0x4c
 80146dc:	af0a      	add	r7, sp, #40	; 0x28
 80146de:	60f8      	str	r0, [r7, #12]
 80146e0:	60b9      	str	r1, [r7, #8]
 80146e2:	607a      	str	r2, [r7, #4]
    RadioModems_t modem;
    int8_t phyDr = DataratesEU868[txConfig->Datarate];
 80146e4:	68fb      	ldr	r3, [r7, #12]
 80146e6:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80146ea:	461a      	mov	r2, r3
 80146ec:	4b5c      	ldr	r3, [pc, #368]	; (8014860 <RegionEU868TxConfig+0x188>)
 80146ee:	5c9b      	ldrb	r3, [r3, r2]
 80146f0:	77bb      	strb	r3, [r7, #30]
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, NvmCtx.Bands[NvmCtx.Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, NvmCtx.ChannelsMask );
 80146f2:	68fb      	ldr	r3, [r7, #12]
 80146f4:	f993 0002 	ldrsb.w	r0, [r3, #2]
 80146f8:	68fb      	ldr	r3, [r7, #12]
 80146fa:	781b      	ldrb	r3, [r3, #0]
 80146fc:	4619      	mov	r1, r3
 80146fe:	4a59      	ldr	r2, [pc, #356]	; (8014864 <RegionEU868TxConfig+0x18c>)
 8014700:	460b      	mov	r3, r1
 8014702:	005b      	lsls	r3, r3, #1
 8014704:	440b      	add	r3, r1
 8014706:	009b      	lsls	r3, r3, #2
 8014708:	4413      	add	r3, r2
 801470a:	3309      	adds	r3, #9
 801470c:	781b      	ldrb	r3, [r3, #0]
 801470e:	4619      	mov	r1, r3
 8014710:	4a54      	ldr	r2, [pc, #336]	; (8014864 <RegionEU868TxConfig+0x18c>)
 8014712:	460b      	mov	r3, r1
 8014714:	009b      	lsls	r3, r3, #2
 8014716:	440b      	add	r3, r1
 8014718:	009b      	lsls	r3, r3, #2
 801471a:	4413      	add	r3, r2
 801471c:	33c2      	adds	r3, #194	; 0xc2
 801471e:	f993 1000 	ldrsb.w	r1, [r3]
 8014722:	68fb      	ldr	r3, [r7, #12]
 8014724:	f993 2001 	ldrsb.w	r2, [r3, #1]
 8014728:	4b4f      	ldr	r3, [pc, #316]	; (8014868 <RegionEU868TxConfig+0x190>)
 801472a:	f7ff fac1 	bl	8013cb0 <LimitTxPower>
 801472e:	4603      	mov	r3, r0
 8014730:	777b      	strb	r3, [r7, #29]
    uint32_t bandwidth = GetBandwidth( txConfig->Datarate );
 8014732:	68fb      	ldr	r3, [r7, #12]
 8014734:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8014738:	4618      	mov	r0, r3
 801473a:	f7ff fa9b 	bl	8013c74 <GetBandwidth>
 801473e:	61b8      	str	r0, [r7, #24]
    int8_t phyTxPower = 0;
 8014740:	2300      	movs	r3, #0
 8014742:	75fb      	strb	r3, [r7, #23]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, txConfig->MaxEirp, txConfig->AntennaGain );
 8014744:	68fb      	ldr	r3, [r7, #12]
 8014746:	6859      	ldr	r1, [r3, #4]
 8014748:	68fb      	ldr	r3, [r7, #12]
 801474a:	689a      	ldr	r2, [r3, #8]
 801474c:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8014750:	4618      	mov	r0, r3
 8014752:	f7ff f8cd 	bl	80138f0 <RegionCommonComputeTxPower>
 8014756:	4603      	mov	r3, r0
 8014758:	75fb      	strb	r3, [r7, #23]

    // Setup the radio frequency
    Radio.SetChannel( NvmCtx.Channels[txConfig->Channel].Frequency );
 801475a:	4b44      	ldr	r3, [pc, #272]	; (801486c <RegionEU868TxConfig+0x194>)
 801475c:	68da      	ldr	r2, [r3, #12]
 801475e:	68fb      	ldr	r3, [r7, #12]
 8014760:	781b      	ldrb	r3, [r3, #0]
 8014762:	4618      	mov	r0, r3
 8014764:	493f      	ldr	r1, [pc, #252]	; (8014864 <RegionEU868TxConfig+0x18c>)
 8014766:	4603      	mov	r3, r0
 8014768:	005b      	lsls	r3, r3, #1
 801476a:	4403      	add	r3, r0
 801476c:	009b      	lsls	r3, r3, #2
 801476e:	440b      	add	r3, r1
 8014770:	681b      	ldr	r3, [r3, #0]
 8014772:	4618      	mov	r0, r3
 8014774:	4790      	blx	r2

    if( txConfig->Datarate == DR_7 )
 8014776:	68fb      	ldr	r3, [r7, #12]
 8014778:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801477c:	2b07      	cmp	r3, #7
 801477e:	d124      	bne.n	80147ca <RegionEU868TxConfig+0xf2>
    { // High Speed FSK channel
        modem = MODEM_FSK;
 8014780:	2300      	movs	r3, #0
 8014782:	77fb      	strb	r3, [r7, #31]
        Radio.SetTxConfig( modem, phyTxPower, 25000, bandwidth, phyDr * 1000, 0, 5, false, true, 0, 0, false, 4000 );
 8014784:	4b39      	ldr	r3, [pc, #228]	; (801486c <RegionEU868TxConfig+0x194>)
 8014786:	69dc      	ldr	r4, [r3, #28]
 8014788:	f997 301e 	ldrsb.w	r3, [r7, #30]
 801478c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8014790:	fb02 f303 	mul.w	r3, r2, r3
 8014794:	461a      	mov	r2, r3
 8014796:	f997 1017 	ldrsb.w	r1, [r7, #23]
 801479a:	7ff8      	ldrb	r0, [r7, #31]
 801479c:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 80147a0:	9308      	str	r3, [sp, #32]
 80147a2:	2300      	movs	r3, #0
 80147a4:	9307      	str	r3, [sp, #28]
 80147a6:	2300      	movs	r3, #0
 80147a8:	9306      	str	r3, [sp, #24]
 80147aa:	2300      	movs	r3, #0
 80147ac:	9305      	str	r3, [sp, #20]
 80147ae:	2301      	movs	r3, #1
 80147b0:	9304      	str	r3, [sp, #16]
 80147b2:	2300      	movs	r3, #0
 80147b4:	9303      	str	r3, [sp, #12]
 80147b6:	2305      	movs	r3, #5
 80147b8:	9302      	str	r3, [sp, #8]
 80147ba:	2300      	movs	r3, #0
 80147bc:	9301      	str	r3, [sp, #4]
 80147be:	9200      	str	r2, [sp, #0]
 80147c0:	69bb      	ldr	r3, [r7, #24]
 80147c2:	f246 12a8 	movw	r2, #25000	; 0x61a8
 80147c6:	47a0      	blx	r4
 80147c8:	e01d      	b.n	8014806 <RegionEU868TxConfig+0x12e>
    }
    else
    {
        modem = MODEM_LORA;
 80147ca:	2301      	movs	r3, #1
 80147cc:	77fb      	strb	r3, [r7, #31]
        Radio.SetTxConfig( modem, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 80147ce:	4b27      	ldr	r3, [pc, #156]	; (801486c <RegionEU868TxConfig+0x194>)
 80147d0:	69dc      	ldr	r4, [r3, #28]
 80147d2:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80147d6:	f997 1017 	ldrsb.w	r1, [r7, #23]
 80147da:	7ff8      	ldrb	r0, [r7, #31]
 80147dc:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 80147e0:	9208      	str	r2, [sp, #32]
 80147e2:	2200      	movs	r2, #0
 80147e4:	9207      	str	r2, [sp, #28]
 80147e6:	2200      	movs	r2, #0
 80147e8:	9206      	str	r2, [sp, #24]
 80147ea:	2200      	movs	r2, #0
 80147ec:	9205      	str	r2, [sp, #20]
 80147ee:	2201      	movs	r2, #1
 80147f0:	9204      	str	r2, [sp, #16]
 80147f2:	2200      	movs	r2, #0
 80147f4:	9203      	str	r2, [sp, #12]
 80147f6:	2208      	movs	r2, #8
 80147f8:	9202      	str	r2, [sp, #8]
 80147fa:	2201      	movs	r2, #1
 80147fc:	9201      	str	r2, [sp, #4]
 80147fe:	9300      	str	r3, [sp, #0]
 8014800:	69bb      	ldr	r3, [r7, #24]
 8014802:	2200      	movs	r2, #0
 8014804:	47a0      	blx	r4
    }
    /* ST_WORKAROUND_BEGIN: Print Tx config */
    RegionCommonTxConfigPrint(NvmCtx.Channels[txConfig->Channel].Frequency, txConfig->Datarate);
 8014806:	68fb      	ldr	r3, [r7, #12]
 8014808:	781b      	ldrb	r3, [r3, #0]
 801480a:	4619      	mov	r1, r3
 801480c:	4a15      	ldr	r2, [pc, #84]	; (8014864 <RegionEU868TxConfig+0x18c>)
 801480e:	460b      	mov	r3, r1
 8014810:	005b      	lsls	r3, r3, #1
 8014812:	440b      	add	r3, r1
 8014814:	009b      	lsls	r3, r3, #2
 8014816:	4413      	add	r3, r2
 8014818:	681a      	ldr	r2, [r3, #0]
 801481a:	68fb      	ldr	r3, [r7, #12]
 801481c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8014820:	4619      	mov	r1, r3
 8014822:	4610      	mov	r0, r2
 8014824:	f7ff f9f0 	bl	8013c08 <RegionCommonTxConfigPrint>
    /* ST_WORKAROUND_END */

    // Update time-on-air
    *txTimeOnAir = GetTimeOnAir( txConfig->Datarate, txConfig->PktLen );
 8014828:	68fb      	ldr	r3, [r7, #12]
 801482a:	f993 2001 	ldrsb.w	r2, [r3, #1]
 801482e:	68fb      	ldr	r3, [r7, #12]
 8014830:	899b      	ldrh	r3, [r3, #12]
 8014832:	4619      	mov	r1, r3
 8014834:	4610      	mov	r0, r2
 8014836:	f7ff facd 	bl	8013dd4 <GetTimeOnAir>
 801483a:	4602      	mov	r2, r0
 801483c:	687b      	ldr	r3, [r7, #4]
 801483e:	601a      	str	r2, [r3, #0]

    // Setup maximum payload length of the radio driver
    Radio.SetMaxPayloadLength( modem, txConfig->PktLen );
 8014840:	4b0a      	ldr	r3, [pc, #40]	; (801486c <RegionEU868TxConfig+0x194>)
 8014842:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8014844:	68fa      	ldr	r2, [r7, #12]
 8014846:	8992      	ldrh	r2, [r2, #12]
 8014848:	b2d1      	uxtb	r1, r2
 801484a:	7ffa      	ldrb	r2, [r7, #31]
 801484c:	4610      	mov	r0, r2
 801484e:	4798      	blx	r3

    *txPower = txPowerLimited;
 8014850:	68bb      	ldr	r3, [r7, #8]
 8014852:	7f7a      	ldrb	r2, [r7, #29]
 8014854:	701a      	strb	r2, [r3, #0]
    return true;
 8014856:	2301      	movs	r3, #1
}
 8014858:	4618      	mov	r0, r3
 801485a:	3724      	adds	r7, #36	; 0x24
 801485c:	46bd      	mov	sp, r7
 801485e:	bd90      	pop	{r4, r7, pc}
 8014860:	0801b64c 	.word	0x0801b64c
 8014864:	20000c78 	.word	0x20000c78
 8014868:	20000db0 	.word	0x20000db0
 801486c:	0801b708 	.word	0x0801b708

08014870 <RegionEU868LinkAdrReq>:

uint8_t RegionEU868LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 8014870:	b590      	push	{r4, r7, lr}
 8014872:	b093      	sub	sp, #76	; 0x4c
 8014874:	af00      	add	r7, sp, #0
 8014876:	60f8      	str	r0, [r7, #12]
 8014878:	60b9      	str	r1, [r7, #8]
 801487a:	607a      	str	r2, [r7, #4]
 801487c:	603b      	str	r3, [r7, #0]
    uint8_t status = 0x07;
 801487e:	2307      	movs	r3, #7
 8014880:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    RegionCommonLinkAdrParams_t linkAdrParams = { 0 };
 8014884:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8014888:	2200      	movs	r2, #0
 801488a:	601a      	str	r2, [r3, #0]
 801488c:	809a      	strh	r2, [r3, #4]
    uint8_t nextIndex = 0;
 801488e:	2300      	movs	r3, #0
 8014890:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
    uint8_t bytesProcessed = 0;
 8014894:	2300      	movs	r3, #0
 8014896:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    uint16_t chMask = 0;
 801489a:	2300      	movs	r3, #0
 801489c:	877b      	strh	r3, [r7, #58]	; 0x3a
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    while( bytesProcessed < linkAdrReq->PayloadSize )
 801489e:	e083      	b.n	80149a8 <RegionEU868LinkAdrReq+0x138>
    {
        // Get ADR request parameters
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 80148a0:	68fb      	ldr	r3, [r7, #12]
 80148a2:	685a      	ldr	r2, [r3, #4]
 80148a4:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80148a8:	4413      	add	r3, r2
 80148aa:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80148ae:	4611      	mov	r1, r2
 80148b0:	4618      	mov	r0, r3
 80148b2:	f7fe feef 	bl	8013694 <RegionCommonParseLinkAdrReq>
 80148b6:	4603      	mov	r3, r0
 80148b8:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44

        if( nextIndex == 0 )
 80148bc:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 80148c0:	2b00      	cmp	r3, #0
 80148c2:	d079      	beq.n	80149b8 <RegionEU868LinkAdrReq+0x148>
            break; // break loop, since no more request has been found

        // Update bytes processed
        bytesProcessed += nextIndex;
 80148c4:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 80148c8:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 80148cc:	4413      	add	r3, r2
 80148ce:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46

        // Revert status, as we only check the last ADR request for the channel mask KO
        status = 0x07;
 80148d2:	2307      	movs	r3, #7
 80148d4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

        // Setup temporary channels mask
        chMask = linkAdrParams.ChMask;
 80148d8:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80148dc:	877b      	strh	r3, [r7, #58]	; 0x3a

        // Verify channels mask
        if( ( linkAdrParams.ChMaskCtrl == 0 ) && ( chMask == 0 ) )
 80148de:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80148e2:	2b00      	cmp	r3, #0
 80148e4:	d109      	bne.n	80148fa <RegionEU868LinkAdrReq+0x8a>
 80148e6:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80148e8:	2b00      	cmp	r3, #0
 80148ea:	d106      	bne.n	80148fa <RegionEU868LinkAdrReq+0x8a>
        {
            status &= 0xFE; // Channel mask KO
 80148ec:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80148f0:	f023 0301 	bic.w	r3, r3, #1
 80148f4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 80148f8:	e056      	b.n	80149a8 <RegionEU868LinkAdrReq+0x138>
        }
        else if( ( ( linkAdrParams.ChMaskCtrl >= 1 ) && ( linkAdrParams.ChMaskCtrl <= 5 )) ||
 80148fa:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80148fe:	2b00      	cmp	r3, #0
 8014900:	d003      	beq.n	801490a <RegionEU868LinkAdrReq+0x9a>
 8014902:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8014906:	2b05      	cmp	r3, #5
 8014908:	d903      	bls.n	8014912 <RegionEU868LinkAdrReq+0xa2>
                ( linkAdrParams.ChMaskCtrl >= 7 ) )
 801490a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
        else if( ( ( linkAdrParams.ChMaskCtrl >= 1 ) && ( linkAdrParams.ChMaskCtrl <= 5 )) ||
 801490e:	2b06      	cmp	r3, #6
 8014910:	d906      	bls.n	8014920 <RegionEU868LinkAdrReq+0xb0>
        {
            // RFU
            status &= 0xFE; // Channel mask KO
 8014912:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8014916:	f023 0301 	bic.w	r3, r3, #1
 801491a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 801491e:	e043      	b.n	80149a8 <RegionEU868LinkAdrReq+0x138>
        }
        else
        {
            for( uint8_t i = 0; i < EU868_MAX_NB_CHANNELS; i++ )
 8014920:	2300      	movs	r3, #0
 8014922:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 8014926:	e03b      	b.n	80149a0 <RegionEU868LinkAdrReq+0x130>
            {
                if( linkAdrParams.ChMaskCtrl == 6 )
 8014928:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801492c:	2b06      	cmp	r3, #6
 801492e:	d117      	bne.n	8014960 <RegionEU868LinkAdrReq+0xf0>
                {
                    if( NvmCtx.Channels[i].Frequency != 0 )
 8014930:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8014934:	495a      	ldr	r1, [pc, #360]	; (8014aa0 <RegionEU868LinkAdrReq+0x230>)
 8014936:	4613      	mov	r3, r2
 8014938:	005b      	lsls	r3, r3, #1
 801493a:	4413      	add	r3, r2
 801493c:	009b      	lsls	r3, r3, #2
 801493e:	440b      	add	r3, r1
 8014940:	681b      	ldr	r3, [r3, #0]
 8014942:	2b00      	cmp	r3, #0
 8014944:	d027      	beq.n	8014996 <RegionEU868LinkAdrReq+0x126>
                    {
                        chMask |= 1 << i;
 8014946:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 801494a:	2201      	movs	r2, #1
 801494c:	fa02 f303 	lsl.w	r3, r2, r3
 8014950:	b21a      	sxth	r2, r3
 8014952:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8014954:	b21b      	sxth	r3, r3
 8014956:	4313      	orrs	r3, r2
 8014958:	b21b      	sxth	r3, r3
 801495a:	b29b      	uxth	r3, r3
 801495c:	877b      	strh	r3, [r7, #58]	; 0x3a
 801495e:	e01a      	b.n	8014996 <RegionEU868LinkAdrReq+0x126>
                    }
                }
                else
                {
                    if( ( ( chMask & ( 1 << i ) ) != 0 ) &&
 8014960:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8014962:	461a      	mov	r2, r3
 8014964:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8014968:	fa42 f303 	asr.w	r3, r2, r3
 801496c:	f003 0301 	and.w	r3, r3, #1
 8014970:	2b00      	cmp	r3, #0
 8014972:	d010      	beq.n	8014996 <RegionEU868LinkAdrReq+0x126>
                        ( NvmCtx.Channels[i].Frequency == 0 ) )
 8014974:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8014978:	4949      	ldr	r1, [pc, #292]	; (8014aa0 <RegionEU868LinkAdrReq+0x230>)
 801497a:	4613      	mov	r3, r2
 801497c:	005b      	lsls	r3, r3, #1
 801497e:	4413      	add	r3, r2
 8014980:	009b      	lsls	r3, r3, #2
 8014982:	440b      	add	r3, r1
 8014984:	681b      	ldr	r3, [r3, #0]
                    if( ( ( chMask & ( 1 << i ) ) != 0 ) &&
 8014986:	2b00      	cmp	r3, #0
 8014988:	d105      	bne.n	8014996 <RegionEU868LinkAdrReq+0x126>
                    {// Trying to enable an undefined channel
                        status &= 0xFE; // Channel mask KO
 801498a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801498e:	f023 0301 	bic.w	r3, r3, #1
 8014992:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            for( uint8_t i = 0; i < EU868_MAX_NB_CHANNELS; i++ )
 8014996:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 801499a:	3301      	adds	r3, #1
 801499c:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 80149a0:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 80149a4:	2b0f      	cmp	r3, #15
 80149a6:	d9bf      	bls.n	8014928 <RegionEU868LinkAdrReq+0xb8>
    while( bytesProcessed < linkAdrReq->PayloadSize )
 80149a8:	68fb      	ldr	r3, [r7, #12]
 80149aa:	7a1b      	ldrb	r3, [r3, #8]
 80149ac:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 80149b0:	429a      	cmp	r2, r3
 80149b2:	f4ff af75 	bcc.w	80148a0 <RegionEU868LinkAdrReq+0x30>
 80149b6:	e000      	b.n	80149ba <RegionEU868LinkAdrReq+0x14a>
            break; // break loop, since no more request has been found
 80149b8:	bf00      	nop
            }
        }
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 80149ba:	2302      	movs	r3, #2
 80149bc:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 80149c0:	68fb      	ldr	r3, [r7, #12]
 80149c2:	7a5b      	ldrb	r3, [r3, #9]
 80149c4:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
    phyParam = RegionEU868GetPhyParam( &getPhy );
 80149c8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80149cc:	4618      	mov	r0, r3
 80149ce:	f7ff fa4f 	bl	8013e70 <RegionEU868GetPhyParam>
 80149d2:	4603      	mov	r3, r0
 80149d4:	633b      	str	r3, [r7, #48]	; 0x30

    linkAdrVerifyParams.Status = status;
 80149d6:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80149da:	753b      	strb	r3, [r7, #20]
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 80149dc:	68fb      	ldr	r3, [r7, #12]
 80149de:	7a9b      	ldrb	r3, [r3, #10]
 80149e0:	757b      	strb	r3, [r7, #21]
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 80149e2:	f997 303d 	ldrsb.w	r3, [r7, #61]	; 0x3d
 80149e6:	75bb      	strb	r3, [r7, #22]
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 80149e8:	f997 303e 	ldrsb.w	r3, [r7, #62]	; 0x3e
 80149ec:	75fb      	strb	r3, [r7, #23]
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 80149ee:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80149f2:	763b      	strb	r3, [r7, #24]
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 80149f4:	68fb      	ldr	r3, [r7, #12]
 80149f6:	f993 300b 	ldrsb.w	r3, [r3, #11]
 80149fa:	767b      	strb	r3, [r7, #25]
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 80149fc:	68fb      	ldr	r3, [r7, #12]
 80149fe:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8014a02:	76bb      	strb	r3, [r7, #26]
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 8014a04:	68fb      	ldr	r3, [r7, #12]
 8014a06:	7b5b      	ldrb	r3, [r3, #13]
 8014a08:	b25b      	sxtb	r3, r3
 8014a0a:	76fb      	strb	r3, [r7, #27]
    linkAdrVerifyParams.NbChannels = EU868_MAX_NB_CHANNELS;
 8014a0c:	2310      	movs	r3, #16
 8014a0e:	773b      	strb	r3, [r7, #28]
    linkAdrVerifyParams.ChannelsMask = &chMask;
 8014a10:	f107 033a 	add.w	r3, r7, #58	; 0x3a
 8014a14:	623b      	str	r3, [r7, #32]
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 8014a16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014a18:	b25b      	sxtb	r3, r3
 8014a1a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    linkAdrVerifyParams.MaxDatarate = EU868_TX_MAX_DATARATE;
 8014a1e:	2307      	movs	r3, #7
 8014a20:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    linkAdrVerifyParams.Channels = NvmCtx.Channels;
 8014a24:	4b1e      	ldr	r3, [pc, #120]	; (8014aa0 <RegionEU868LinkAdrReq+0x230>)
 8014a26:	62bb      	str	r3, [r7, #40]	; 0x28
    linkAdrVerifyParams.MinTxPower = EU868_MIN_TX_POWER;
 8014a28:	2307      	movs	r3, #7
 8014a2a:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    linkAdrVerifyParams.MaxTxPower = EU868_MAX_TX_POWER;
 8014a2e:	2300      	movs	r3, #0
 8014a30:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 8014a34:	68fb      	ldr	r3, [r7, #12]
 8014a36:	681b      	ldr	r3, [r3, #0]
 8014a38:	613b      	str	r3, [r7, #16]

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 8014a3a:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8014a3e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8014a42:	1c9a      	adds	r2, r3, #2
 8014a44:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8014a48:	1c59      	adds	r1, r3, #1
 8014a4a:	f107 0010 	add.w	r0, r7, #16
 8014a4e:	4623      	mov	r3, r4
 8014a50:	f7fe fe71 	bl	8013736 <RegionCommonLinkAdrReqVerifyParams>
 8014a54:	4603      	mov	r3, r0
 8014a56:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 8014a5a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8014a5e:	2b07      	cmp	r3, #7
 8014a60:	d108      	bne.n	8014a74 <RegionEU868LinkAdrReq+0x204>
    {
        // Set the channels mask to a default value
        memset1( ( uint8_t* ) NvmCtx.ChannelsMask, 0, sizeof( NvmCtx.ChannelsMask ) );
 8014a62:	2202      	movs	r2, #2
 8014a64:	2100      	movs	r1, #0
 8014a66:	480f      	ldr	r0, [pc, #60]	; (8014aa4 <RegionEU868LinkAdrReq+0x234>)
 8014a68:	f001 fe42 	bl	80166f0 <memset1>
        // Update the channels mask
        NvmCtx.ChannelsMask[0] = chMask;
 8014a6c:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8014a6e:	4b0c      	ldr	r3, [pc, #48]	; (8014aa0 <RegionEU868LinkAdrReq+0x230>)
 8014a70:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 8014a74:	f997 203d 	ldrsb.w	r2, [r7, #61]	; 0x3d
 8014a78:	68bb      	ldr	r3, [r7, #8]
 8014a7a:	701a      	strb	r2, [r3, #0]
    *txPowOut = linkAdrParams.TxPower;
 8014a7c:	f997 203e 	ldrsb.w	r2, [r7, #62]	; 0x3e
 8014a80:	687b      	ldr	r3, [r7, #4]
 8014a82:	701a      	strb	r2, [r3, #0]
    *nbRepOut = linkAdrParams.NbRep;
 8014a84:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 8014a88:	683b      	ldr	r3, [r7, #0]
 8014a8a:	701a      	strb	r2, [r3, #0]
    *nbBytesParsed = bytesProcessed;
 8014a8c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8014a8e:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 8014a92:	701a      	strb	r2, [r3, #0]

    return status;
 8014a94:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8014a98:	4618      	mov	r0, r3
 8014a9a:	374c      	adds	r7, #76	; 0x4c
 8014a9c:	46bd      	mov	sp, r7
 8014a9e:	bd90      	pop	{r4, r7, pc}
 8014aa0:	20000c78 	.word	0x20000c78
 8014aa4:	20000db0 	.word	0x20000db0

08014aa8 <RegionEU868RxParamSetupReq>:

uint8_t RegionEU868RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 8014aa8:	b580      	push	{r7, lr}
 8014aaa:	b084      	sub	sp, #16
 8014aac:	af00      	add	r7, sp, #0
 8014aae:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x07;
 8014ab0:	2307      	movs	r3, #7
 8014ab2:	73fb      	strb	r3, [r7, #15]
    uint8_t band = 0;
 8014ab4:	2300      	movs	r3, #0
 8014ab6:	73bb      	strb	r3, [r7, #14]

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency, &band ) == false )
 8014ab8:	687b      	ldr	r3, [r7, #4]
 8014aba:	685b      	ldr	r3, [r3, #4]
 8014abc:	f107 020e 	add.w	r2, r7, #14
 8014ac0:	4611      	mov	r1, r2
 8014ac2:	4618      	mov	r0, r3
 8014ac4:	f7ff f910 	bl	8013ce8 <VerifyRfFreq>
 8014ac8:	4603      	mov	r3, r0
 8014aca:	f083 0301 	eor.w	r3, r3, #1
 8014ace:	b2db      	uxtb	r3, r3
 8014ad0:	2b00      	cmp	r3, #0
 8014ad2:	d003      	beq.n	8014adc <RegionEU868RxParamSetupReq+0x34>
    {
        status &= 0xFE; // Channel frequency KO
 8014ad4:	7bfb      	ldrb	r3, [r7, #15]
 8014ad6:	f023 0301 	bic.w	r3, r3, #1
 8014ada:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, EU868_RX_MIN_DATARATE, EU868_RX_MAX_DATARATE ) == false )
 8014adc:	687b      	ldr	r3, [r7, #4]
 8014ade:	f993 3000 	ldrsb.w	r3, [r3]
 8014ae2:	2207      	movs	r2, #7
 8014ae4:	2100      	movs	r1, #0
 8014ae6:	4618      	mov	r0, r3
 8014ae8:	f7fe fc6c 	bl	80133c4 <RegionCommonValueInRange>
 8014aec:	4603      	mov	r3, r0
 8014aee:	2b00      	cmp	r3, #0
 8014af0:	d103      	bne.n	8014afa <RegionEU868RxParamSetupReq+0x52>
    {
        status &= 0xFD; // Datarate KO
 8014af2:	7bfb      	ldrb	r3, [r7, #15]
 8014af4:	f023 0302 	bic.w	r3, r3, #2
 8014af8:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, EU868_MIN_RX1_DR_OFFSET, EU868_MAX_RX1_DR_OFFSET ) == false )
 8014afa:	687b      	ldr	r3, [r7, #4]
 8014afc:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8014b00:	2205      	movs	r2, #5
 8014b02:	2100      	movs	r1, #0
 8014b04:	4618      	mov	r0, r3
 8014b06:	f7fe fc5d 	bl	80133c4 <RegionCommonValueInRange>
 8014b0a:	4603      	mov	r3, r0
 8014b0c:	2b00      	cmp	r3, #0
 8014b0e:	d103      	bne.n	8014b18 <RegionEU868RxParamSetupReq+0x70>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 8014b10:	7bfb      	ldrb	r3, [r7, #15]
 8014b12:	f023 0304 	bic.w	r3, r3, #4
 8014b16:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 8014b18:	7bfb      	ldrb	r3, [r7, #15]
}
 8014b1a:	4618      	mov	r0, r3
 8014b1c:	3710      	adds	r7, #16
 8014b1e:	46bd      	mov	sp, r7
 8014b20:	bd80      	pop	{r7, pc}
	...

08014b24 <RegionEU868NewChannelReq>:

uint8_t RegionEU868NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
 8014b24:	b580      	push	{r7, lr}
 8014b26:	b086      	sub	sp, #24
 8014b28:	af00      	add	r7, sp, #0
 8014b2a:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x03;
 8014b2c:	2303      	movs	r3, #3
 8014b2e:	75fb      	strb	r3, [r7, #23]
    ChannelAddParams_t channelAdd;
    ChannelRemoveParams_t channelRemove;

    if( newChannelReq->NewChannel->Frequency == 0 )
 8014b30:	687b      	ldr	r3, [r7, #4]
 8014b32:	681b      	ldr	r3, [r3, #0]
 8014b34:	681b      	ldr	r3, [r3, #0]
 8014b36:	2b00      	cmp	r3, #0
 8014b38:	d114      	bne.n	8014b64 <RegionEU868NewChannelReq+0x40>
    {
        channelRemove.ChannelId = newChannelReq->ChannelId;
 8014b3a:	687b      	ldr	r3, [r7, #4]
 8014b3c:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8014b40:	b2db      	uxtb	r3, r3
 8014b42:	723b      	strb	r3, [r7, #8]

        // Remove
        if( RegionEU868ChannelsRemove( &channelRemove ) == false )
 8014b44:	f107 0308 	add.w	r3, r7, #8
 8014b48:	4618      	mov	r0, r3
 8014b4a:	f000 f9e3 	bl	8014f14 <RegionEU868ChannelsRemove>
 8014b4e:	4603      	mov	r3, r0
 8014b50:	f083 0301 	eor.w	r3, r3, #1
 8014b54:	b2db      	uxtb	r3, r3
 8014b56:	2b00      	cmp	r3, #0
 8014b58:	d03b      	beq.n	8014bd2 <RegionEU868NewChannelReq+0xae>
        {
            status &= 0xFC;
 8014b5a:	7dfb      	ldrb	r3, [r7, #23]
 8014b5c:	f023 0303 	bic.w	r3, r3, #3
 8014b60:	75fb      	strb	r3, [r7, #23]
 8014b62:	e036      	b.n	8014bd2 <RegionEU868NewChannelReq+0xae>
        }
    }
    else
    {
        channelAdd.NewChannel = newChannelReq->NewChannel;
 8014b64:	687b      	ldr	r3, [r7, #4]
 8014b66:	681b      	ldr	r3, [r3, #0]
 8014b68:	60fb      	str	r3, [r7, #12]
        channelAdd.ChannelId = newChannelReq->ChannelId;
 8014b6a:	687b      	ldr	r3, [r7, #4]
 8014b6c:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8014b70:	b2db      	uxtb	r3, r3
 8014b72:	743b      	strb	r3, [r7, #16]

        switch( RegionEU868ChannelAdd( &channelAdd ) )
 8014b74:	f107 030c 	add.w	r3, r7, #12
 8014b78:	4618      	mov	r0, r3
 8014b7a:	f000 f92d 	bl	8014dd8 <RegionEU868ChannelAdd>
 8014b7e:	4603      	mov	r3, r0
 8014b80:	2b06      	cmp	r3, #6
 8014b82:	d820      	bhi.n	8014bc6 <RegionEU868NewChannelReq+0xa2>
 8014b84:	a201      	add	r2, pc, #4	; (adr r2, 8014b8c <RegionEU868NewChannelReq+0x68>)
 8014b86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014b8a:	bf00      	nop
 8014b8c:	08014bd1 	.word	0x08014bd1
 8014b90:	08014bc7 	.word	0x08014bc7
 8014b94:	08014bc7 	.word	0x08014bc7
 8014b98:	08014bc7 	.word	0x08014bc7
 8014b9c:	08014ba9 	.word	0x08014ba9
 8014ba0:	08014bb3 	.word	0x08014bb3
 8014ba4:	08014bbd 	.word	0x08014bbd
            {
                break;
            }
            case LORAMAC_STATUS_FREQUENCY_INVALID:
            {
                status &= 0xFE;
 8014ba8:	7dfb      	ldrb	r3, [r7, #23]
 8014baa:	f023 0301 	bic.w	r3, r3, #1
 8014bae:	75fb      	strb	r3, [r7, #23]
                break;
 8014bb0:	e00f      	b.n	8014bd2 <RegionEU868NewChannelReq+0xae>
            }
            case LORAMAC_STATUS_DATARATE_INVALID:
            {
                status &= 0xFD;
 8014bb2:	7dfb      	ldrb	r3, [r7, #23]
 8014bb4:	f023 0302 	bic.w	r3, r3, #2
 8014bb8:	75fb      	strb	r3, [r7, #23]
                break;
 8014bba:	e00a      	b.n	8014bd2 <RegionEU868NewChannelReq+0xae>
            }
            case LORAMAC_STATUS_FREQ_AND_DR_INVALID:
            {
                status &= 0xFC;
 8014bbc:	7dfb      	ldrb	r3, [r7, #23]
 8014bbe:	f023 0303 	bic.w	r3, r3, #3
 8014bc2:	75fb      	strb	r3, [r7, #23]
                break;
 8014bc4:	e005      	b.n	8014bd2 <RegionEU868NewChannelReq+0xae>
            }
            default:
            {
                status &= 0xFC;
 8014bc6:	7dfb      	ldrb	r3, [r7, #23]
 8014bc8:	f023 0303 	bic.w	r3, r3, #3
 8014bcc:	75fb      	strb	r3, [r7, #23]
                break;
 8014bce:	e000      	b.n	8014bd2 <RegionEU868NewChannelReq+0xae>
                break;
 8014bd0:	bf00      	nop
            }
        }
    }

    return status;
 8014bd2:	7dfb      	ldrb	r3, [r7, #23]
}
 8014bd4:	4618      	mov	r0, r3
 8014bd6:	3718      	adds	r7, #24
 8014bd8:	46bd      	mov	sp, r7
 8014bda:	bd80      	pop	{r7, pc}

08014bdc <RegionEU868TxParamSetupReq>:

int8_t RegionEU868TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
 8014bdc:	b480      	push	{r7}
 8014bde:	b083      	sub	sp, #12
 8014be0:	af00      	add	r7, sp, #0
 8014be2:	6078      	str	r0, [r7, #4]
    return -1;
 8014be4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8014be8:	4618      	mov	r0, r3
 8014bea:	370c      	adds	r7, #12
 8014bec:	46bd      	mov	sp, r7
 8014bee:	bc80      	pop	{r7}
 8014bf0:	4770      	bx	lr
	...

08014bf4 <RegionEU868DlChannelReq>:

uint8_t RegionEU868DlChannelReq( DlChannelReqParams_t* dlChannelReq )
{
 8014bf4:	b580      	push	{r7, lr}
 8014bf6:	b084      	sub	sp, #16
 8014bf8:	af00      	add	r7, sp, #0
 8014bfa:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x03;
 8014bfc:	2303      	movs	r3, #3
 8014bfe:	73fb      	strb	r3, [r7, #15]
    uint8_t band = 0;
 8014c00:	2300      	movs	r3, #0
 8014c02:	73bb      	strb	r3, [r7, #14]

    // Verify if the frequency is supported
    if( VerifyRfFreq( dlChannelReq->Rx1Frequency, &band ) == false )
 8014c04:	687b      	ldr	r3, [r7, #4]
 8014c06:	685b      	ldr	r3, [r3, #4]
 8014c08:	f107 020e 	add.w	r2, r7, #14
 8014c0c:	4611      	mov	r1, r2
 8014c0e:	4618      	mov	r0, r3
 8014c10:	f7ff f86a 	bl	8013ce8 <VerifyRfFreq>
 8014c14:	4603      	mov	r3, r0
 8014c16:	f083 0301 	eor.w	r3, r3, #1
 8014c1a:	b2db      	uxtb	r3, r3
 8014c1c:	2b00      	cmp	r3, #0
 8014c1e:	d003      	beq.n	8014c28 <RegionEU868DlChannelReq+0x34>
    {
        status &= 0xFE;
 8014c20:	7bfb      	ldrb	r3, [r7, #15]
 8014c22:	f023 0301 	bic.w	r3, r3, #1
 8014c26:	73fb      	strb	r3, [r7, #15]
    }

    // Verify if an uplink frequency exists
    if( NvmCtx.Channels[dlChannelReq->ChannelId].Frequency == 0 )
 8014c28:	687b      	ldr	r3, [r7, #4]
 8014c2a:	781b      	ldrb	r3, [r3, #0]
 8014c2c:	4619      	mov	r1, r3
 8014c2e:	4a11      	ldr	r2, [pc, #68]	; (8014c74 <RegionEU868DlChannelReq+0x80>)
 8014c30:	460b      	mov	r3, r1
 8014c32:	005b      	lsls	r3, r3, #1
 8014c34:	440b      	add	r3, r1
 8014c36:	009b      	lsls	r3, r3, #2
 8014c38:	4413      	add	r3, r2
 8014c3a:	681b      	ldr	r3, [r3, #0]
 8014c3c:	2b00      	cmp	r3, #0
 8014c3e:	d103      	bne.n	8014c48 <RegionEU868DlChannelReq+0x54>
    {
        status &= 0xFD;
 8014c40:	7bfb      	ldrb	r3, [r7, #15]
 8014c42:	f023 0302 	bic.w	r3, r3, #2
 8014c46:	73fb      	strb	r3, [r7, #15]
    }

    // Apply Rx1 frequency, if the status is OK
    if( status == 0x03 )
 8014c48:	7bfb      	ldrb	r3, [r7, #15]
 8014c4a:	2b03      	cmp	r3, #3
 8014c4c:	d10c      	bne.n	8014c68 <RegionEU868DlChannelReq+0x74>
    {
        NvmCtx.Channels[dlChannelReq->ChannelId].Rx1Frequency = dlChannelReq->Rx1Frequency;
 8014c4e:	687b      	ldr	r3, [r7, #4]
 8014c50:	781b      	ldrb	r3, [r3, #0]
 8014c52:	4618      	mov	r0, r3
 8014c54:	687b      	ldr	r3, [r7, #4]
 8014c56:	685a      	ldr	r2, [r3, #4]
 8014c58:	4906      	ldr	r1, [pc, #24]	; (8014c74 <RegionEU868DlChannelReq+0x80>)
 8014c5a:	4603      	mov	r3, r0
 8014c5c:	005b      	lsls	r3, r3, #1
 8014c5e:	4403      	add	r3, r0
 8014c60:	009b      	lsls	r3, r3, #2
 8014c62:	440b      	add	r3, r1
 8014c64:	3304      	adds	r3, #4
 8014c66:	601a      	str	r2, [r3, #0]
    }

    return status;
 8014c68:	7bfb      	ldrb	r3, [r7, #15]
}
 8014c6a:	4618      	mov	r0, r3
 8014c6c:	3710      	adds	r7, #16
 8014c6e:	46bd      	mov	sp, r7
 8014c70:	bd80      	pop	{r7, pc}
 8014c72:	bf00      	nop
 8014c74:	20000c78 	.word	0x20000c78

08014c78 <RegionEU868AlternateDr>:

int8_t RegionEU868AlternateDr( int8_t currentDr, AlternateDrType_t type )
{
 8014c78:	b480      	push	{r7}
 8014c7a:	b083      	sub	sp, #12
 8014c7c:	af00      	add	r7, sp, #0
 8014c7e:	4603      	mov	r3, r0
 8014c80:	460a      	mov	r2, r1
 8014c82:	71fb      	strb	r3, [r7, #7]
 8014c84:	4613      	mov	r3, r2
 8014c86:	71bb      	strb	r3, [r7, #6]
    return currentDr;
 8014c88:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8014c8c:	4618      	mov	r0, r3
 8014c8e:	370c      	adds	r7, #12
 8014c90:	46bd      	mov	sp, r7
 8014c92:	bc80      	pop	{r7}
 8014c94:	4770      	bx	lr
	...

08014c98 <RegionEU868NextChannel>:

LoRaMacStatus_t RegionEU868NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 8014c98:	b580      	push	{r7, lr}
 8014c9a:	b098      	sub	sp, #96	; 0x60
 8014c9c:	af02      	add	r7, sp, #8
 8014c9e:	60f8      	str	r0, [r7, #12]
 8014ca0:	60b9      	str	r1, [r7, #8]
 8014ca2:	607a      	str	r2, [r7, #4]
 8014ca4:	603b      	str	r3, [r7, #0]
    uint8_t nbEnabledChannels = 0;
 8014ca6:	2300      	movs	r3, #0
 8014ca8:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
    uint8_t nbRestrictedChannels = 0;
 8014cac:	2300      	movs	r3, #0
 8014cae:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
    uint8_t enabledChannels[EU868_MAX_NB_CHANNELS] = { 0 };
 8014cb2:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8014cb6:	2200      	movs	r2, #0
 8014cb8:	601a      	str	r2, [r3, #0]
 8014cba:	605a      	str	r2, [r3, #4]
 8014cbc:	609a      	str	r2, [r3, #8]
 8014cbe:	60da      	str	r2, [r3, #12]
    RegionCommonIdentifyChannelsParam_t identifyChannelsParam;
    RegionCommonCountNbOfEnabledChannelsParams_t countChannelsParams;
    LoRaMacStatus_t status = LORAMAC_STATUS_NO_CHANNEL_FOUND;
 8014cc0:	230c      	movs	r3, #12
 8014cc2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

    if( RegionCommonCountChannels( NvmCtx.ChannelsMask, 0, 1 ) == 0 )
 8014cc6:	2201      	movs	r2, #1
 8014cc8:	2100      	movs	r1, #0
 8014cca:	4840      	ldr	r0, [pc, #256]	; (8014dcc <RegionEU868NextChannel+0x134>)
 8014ccc:	f7fe fbcb 	bl	8013466 <RegionCommonCountChannels>
 8014cd0:	4603      	mov	r3, r0
 8014cd2:	2b00      	cmp	r3, #0
 8014cd4:	d108      	bne.n	8014ce8 <RegionEU868NextChannel+0x50>
    { // Reactivate default channels
        NvmCtx.ChannelsMask[0] |= LC( 1 ) + LC( 2 ) + LC( 3 );
 8014cd6:	4b3e      	ldr	r3, [pc, #248]	; (8014dd0 <RegionEU868NextChannel+0x138>)
 8014cd8:	f8b3 3138 	ldrh.w	r3, [r3, #312]	; 0x138
 8014cdc:	f043 0307 	orr.w	r3, r3, #7
 8014ce0:	b29a      	uxth	r2, r3
 8014ce2:	4b3b      	ldr	r3, [pc, #236]	; (8014dd0 <RegionEU868NextChannel+0x138>)
 8014ce4:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
    }

    // Search how many channels are enabled
    countChannelsParams.Joined = nextChanParams->Joined;
 8014ce8:	68fb      	ldr	r3, [r7, #12]
 8014cea:	7a5b      	ldrb	r3, [r3, #9]
 8014cec:	743b      	strb	r3, [r7, #16]
    countChannelsParams.Datarate = nextChanParams->Datarate;
 8014cee:	68fb      	ldr	r3, [r7, #12]
 8014cf0:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8014cf4:	b2db      	uxtb	r3, r3
 8014cf6:	747b      	strb	r3, [r7, #17]
    countChannelsParams.ChannelsMask = NvmCtx.ChannelsMask;
 8014cf8:	4b34      	ldr	r3, [pc, #208]	; (8014dcc <RegionEU868NextChannel+0x134>)
 8014cfa:	617b      	str	r3, [r7, #20]
    countChannelsParams.Channels = NvmCtx.Channels;
 8014cfc:	4b34      	ldr	r3, [pc, #208]	; (8014dd0 <RegionEU868NextChannel+0x138>)
 8014cfe:	61bb      	str	r3, [r7, #24]
    countChannelsParams.Bands = NvmCtx.Bands;
 8014d00:	4b34      	ldr	r3, [pc, #208]	; (8014dd4 <RegionEU868NextChannel+0x13c>)
 8014d02:	61fb      	str	r3, [r7, #28]
    countChannelsParams.MaxNbChannels = EU868_MAX_NB_CHANNELS;
 8014d04:	2310      	movs	r3, #16
 8014d06:	843b      	strh	r3, [r7, #32]
    countChannelsParams.JoinChannels = EU868_JOIN_CHANNELS;
 8014d08:	2307      	movs	r3, #7
 8014d0a:	847b      	strh	r3, [r7, #34]	; 0x22

    identifyChannelsParam.AggrTimeOff = nextChanParams->AggrTimeOff;
 8014d0c:	68fb      	ldr	r3, [r7, #12]
 8014d0e:	681b      	ldr	r3, [r3, #0]
 8014d10:	627b      	str	r3, [r7, #36]	; 0x24
    identifyChannelsParam.LastAggrTx = nextChanParams->LastAggrTx;
 8014d12:	68fb      	ldr	r3, [r7, #12]
 8014d14:	685b      	ldr	r3, [r3, #4]
 8014d16:	62bb      	str	r3, [r7, #40]	; 0x28
    identifyChannelsParam.DutyCycleEnabled = nextChanParams->DutyCycleEnabled;
 8014d18:	68fb      	ldr	r3, [r7, #12]
 8014d1a:	7a9b      	ldrb	r3, [r3, #10]
 8014d1c:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    identifyChannelsParam.MaxBands = EU868_MAX_NB_BANDS;
 8014d20:	2306      	movs	r3, #6
 8014d22:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

    identifyChannelsParam.ElapsedTimeSinceStartUp = nextChanParams->ElapsedTimeSinceStartUp;
 8014d26:	68fa      	ldr	r2, [r7, #12]
 8014d28:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8014d2c:	320c      	adds	r2, #12
 8014d2e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8014d32:	e883 0003 	stmia.w	r3, {r0, r1}
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
 8014d36:	68fb      	ldr	r3, [r7, #12]
 8014d38:	7d1b      	ldrb	r3, [r3, #20]
 8014d3a:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
 8014d3e:	68fb      	ldr	r3, [r7, #12]
 8014d40:	f993 2008 	ldrsb.w	r2, [r3, #8]
 8014d44:	68fb      	ldr	r3, [r7, #12]
 8014d46:	8adb      	ldrh	r3, [r3, #22]
 8014d48:	4619      	mov	r1, r3
 8014d4a:	4610      	mov	r0, r2
 8014d4c:	f7ff f842 	bl	8013dd4 <GetTimeOnAir>
 8014d50:	4603      	mov	r3, r0
 8014d52:	63fb      	str	r3, [r7, #60]	; 0x3c

    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
 8014d54:	f107 0310 	add.w	r3, r7, #16
 8014d58:	643b      	str	r3, [r7, #64]	; 0x40

    status = RegionCommonIdentifyChannels( &identifyChannelsParam, aggregatedTimeOff, enabledChannels,
 8014d5a:	f107 0156 	add.w	r1, r7, #86	; 0x56
 8014d5e:	f107 0244 	add.w	r2, r7, #68	; 0x44
 8014d62:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8014d66:	687b      	ldr	r3, [r7, #4]
 8014d68:	9301      	str	r3, [sp, #4]
 8014d6a:	f107 0355 	add.w	r3, r7, #85	; 0x55
 8014d6e:	9300      	str	r3, [sp, #0]
 8014d70:	460b      	mov	r3, r1
 8014d72:	6839      	ldr	r1, [r7, #0]
 8014d74:	f7fe fea7 	bl	8013ac6 <RegionCommonIdentifyChannels>
 8014d78:	4603      	mov	r3, r0
 8014d7a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
                                           &nbEnabledChannels, &nbRestrictedChannels, time );

    if( status == LORAMAC_STATUS_OK )
 8014d7e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014d82:	2b00      	cmp	r3, #0
 8014d84:	d10f      	bne.n	8014da6 <RegionEU868NextChannel+0x10e>
    {
        // We found a valid channel
        *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 8014d86:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8014d8a:	3b01      	subs	r3, #1
 8014d8c:	4619      	mov	r1, r3
 8014d8e:	2000      	movs	r0, #0
 8014d90:	f001 fc5e 	bl	8016650 <randr>
 8014d94:	4603      	mov	r3, r0
 8014d96:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8014d9a:	4413      	add	r3, r2
 8014d9c:	f813 2c14 	ldrb.w	r2, [r3, #-20]
 8014da0:	68bb      	ldr	r3, [r7, #8]
 8014da2:	701a      	strb	r2, [r3, #0]
 8014da4:	e00c      	b.n	8014dc0 <RegionEU868NextChannel+0x128>
    }
    else if( status == LORAMAC_STATUS_NO_CHANNEL_FOUND )
 8014da6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014daa:	2b0c      	cmp	r3, #12
 8014dac:	d108      	bne.n	8014dc0 <RegionEU868NextChannel+0x128>
    {
        // Datarate not supported by any channel, restore defaults
        NvmCtx.ChannelsMask[0] |= LC( 1 ) + LC( 2 ) + LC( 3 );
 8014dae:	4b08      	ldr	r3, [pc, #32]	; (8014dd0 <RegionEU868NextChannel+0x138>)
 8014db0:	f8b3 3138 	ldrh.w	r3, [r3, #312]	; 0x138
 8014db4:	f043 0307 	orr.w	r3, r3, #7
 8014db8:	b29a      	uxth	r2, r3
 8014dba:	4b05      	ldr	r3, [pc, #20]	; (8014dd0 <RegionEU868NextChannel+0x138>)
 8014dbc:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
    }
    return status;
 8014dc0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
}
 8014dc4:	4618      	mov	r0, r3
 8014dc6:	3758      	adds	r7, #88	; 0x58
 8014dc8:	46bd      	mov	sp, r7
 8014dca:	bd80      	pop	{r7, pc}
 8014dcc:	20000db0 	.word	0x20000db0
 8014dd0:	20000c78 	.word	0x20000c78
 8014dd4:	20000d38 	.word	0x20000d38

08014dd8 <RegionEU868ChannelAdd>:

LoRaMacStatus_t RegionEU868ChannelAdd( ChannelAddParams_t* channelAdd )
{
 8014dd8:	b580      	push	{r7, lr}
 8014dda:	b084      	sub	sp, #16
 8014ddc:	af00      	add	r7, sp, #0
 8014dde:	6078      	str	r0, [r7, #4]
    uint8_t band = 0;
 8014de0:	2300      	movs	r3, #0
 8014de2:	733b      	strb	r3, [r7, #12]
    bool drInvalid = false;
 8014de4:	2300      	movs	r3, #0
 8014de6:	73fb      	strb	r3, [r7, #15]
    bool freqInvalid = false;
 8014de8:	2300      	movs	r3, #0
 8014dea:	73bb      	strb	r3, [r7, #14]
    uint8_t id = channelAdd->ChannelId;
 8014dec:	687b      	ldr	r3, [r7, #4]
 8014dee:	791b      	ldrb	r3, [r3, #4]
 8014df0:	737b      	strb	r3, [r7, #13]

    if( id < EU868_NUMB_DEFAULT_CHANNELS )
 8014df2:	7b7b      	ldrb	r3, [r7, #13]
 8014df4:	2b02      	cmp	r3, #2
 8014df6:	d801      	bhi.n	8014dfc <RegionEU868ChannelAdd+0x24>
    {
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
 8014df8:	2306      	movs	r3, #6
 8014dfa:	e085      	b.n	8014f08 <RegionEU868ChannelAdd+0x130>
    }

    if( id >= EU868_MAX_NB_CHANNELS )
 8014dfc:	7b7b      	ldrb	r3, [r7, #13]
 8014dfe:	2b0f      	cmp	r3, #15
 8014e00:	d901      	bls.n	8014e06 <RegionEU868ChannelAdd+0x2e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8014e02:	2303      	movs	r3, #3
 8014e04:	e080      	b.n	8014f08 <RegionEU868ChannelAdd+0x130>
    }

    // Validate the datarate range
    if( RegionCommonValueInRange( channelAdd->NewChannel->DrRange.Fields.Min, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE ) == false )
 8014e06:	687b      	ldr	r3, [r7, #4]
 8014e08:	681b      	ldr	r3, [r3, #0]
 8014e0a:	7a1b      	ldrb	r3, [r3, #8]
 8014e0c:	f343 0303 	sbfx	r3, r3, #0, #4
 8014e10:	b25b      	sxtb	r3, r3
 8014e12:	2207      	movs	r2, #7
 8014e14:	2100      	movs	r1, #0
 8014e16:	4618      	mov	r0, r3
 8014e18:	f7fe fad4 	bl	80133c4 <RegionCommonValueInRange>
 8014e1c:	4603      	mov	r3, r0
 8014e1e:	2b00      	cmp	r3, #0
 8014e20:	d101      	bne.n	8014e26 <RegionEU868ChannelAdd+0x4e>
    {
        drInvalid = true;
 8014e22:	2301      	movs	r3, #1
 8014e24:	73fb      	strb	r3, [r7, #15]
    }
    if( RegionCommonValueInRange( channelAdd->NewChannel->DrRange.Fields.Max, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE ) == false )
 8014e26:	687b      	ldr	r3, [r7, #4]
 8014e28:	681b      	ldr	r3, [r3, #0]
 8014e2a:	7a1b      	ldrb	r3, [r3, #8]
 8014e2c:	f343 1303 	sbfx	r3, r3, #4, #4
 8014e30:	b25b      	sxtb	r3, r3
 8014e32:	2207      	movs	r2, #7
 8014e34:	2100      	movs	r1, #0
 8014e36:	4618      	mov	r0, r3
 8014e38:	f7fe fac4 	bl	80133c4 <RegionCommonValueInRange>
 8014e3c:	4603      	mov	r3, r0
 8014e3e:	2b00      	cmp	r3, #0
 8014e40:	d101      	bne.n	8014e46 <RegionEU868ChannelAdd+0x6e>
    {
        drInvalid = true;
 8014e42:	2301      	movs	r3, #1
 8014e44:	73fb      	strb	r3, [r7, #15]
    }
    if( channelAdd->NewChannel->DrRange.Fields.Min > channelAdd->NewChannel->DrRange.Fields.Max )
 8014e46:	687b      	ldr	r3, [r7, #4]
 8014e48:	681b      	ldr	r3, [r3, #0]
 8014e4a:	7a1b      	ldrb	r3, [r3, #8]
 8014e4c:	f343 0303 	sbfx	r3, r3, #0, #4
 8014e50:	b25a      	sxtb	r2, r3
 8014e52:	687b      	ldr	r3, [r7, #4]
 8014e54:	681b      	ldr	r3, [r3, #0]
 8014e56:	7a1b      	ldrb	r3, [r3, #8]
 8014e58:	f343 1303 	sbfx	r3, r3, #4, #4
 8014e5c:	b25b      	sxtb	r3, r3
 8014e5e:	429a      	cmp	r2, r3
 8014e60:	dd01      	ble.n	8014e66 <RegionEU868ChannelAdd+0x8e>
    {
        drInvalid = true;
 8014e62:	2301      	movs	r3, #1
 8014e64:	73fb      	strb	r3, [r7, #15]
    }

    // Check frequency
    if( freqInvalid == false )
 8014e66:	7bbb      	ldrb	r3, [r7, #14]
 8014e68:	f083 0301 	eor.w	r3, r3, #1
 8014e6c:	b2db      	uxtb	r3, r3
 8014e6e:	2b00      	cmp	r3, #0
 8014e70:	d010      	beq.n	8014e94 <RegionEU868ChannelAdd+0xbc>
    {
        if( VerifyRfFreq( channelAdd->NewChannel->Frequency, &band ) == false )
 8014e72:	687b      	ldr	r3, [r7, #4]
 8014e74:	681b      	ldr	r3, [r3, #0]
 8014e76:	681b      	ldr	r3, [r3, #0]
 8014e78:	f107 020c 	add.w	r2, r7, #12
 8014e7c:	4611      	mov	r1, r2
 8014e7e:	4618      	mov	r0, r3
 8014e80:	f7fe ff32 	bl	8013ce8 <VerifyRfFreq>
 8014e84:	4603      	mov	r3, r0
 8014e86:	f083 0301 	eor.w	r3, r3, #1
 8014e8a:	b2db      	uxtb	r3, r3
 8014e8c:	2b00      	cmp	r3, #0
 8014e8e:	d001      	beq.n	8014e94 <RegionEU868ChannelAdd+0xbc>
        {
            freqInvalid = true;
 8014e90:	2301      	movs	r3, #1
 8014e92:	73bb      	strb	r3, [r7, #14]
        }
    }

    // Check status
    if( ( drInvalid == true ) && ( freqInvalid == true ) )
 8014e94:	7bfb      	ldrb	r3, [r7, #15]
 8014e96:	2b00      	cmp	r3, #0
 8014e98:	d004      	beq.n	8014ea4 <RegionEU868ChannelAdd+0xcc>
 8014e9a:	7bbb      	ldrb	r3, [r7, #14]
 8014e9c:	2b00      	cmp	r3, #0
 8014e9e:	d001      	beq.n	8014ea4 <RegionEU868ChannelAdd+0xcc>
    {
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
 8014ea0:	2306      	movs	r3, #6
 8014ea2:	e031      	b.n	8014f08 <RegionEU868ChannelAdd+0x130>
    }
    if( drInvalid == true )
 8014ea4:	7bfb      	ldrb	r3, [r7, #15]
 8014ea6:	2b00      	cmp	r3, #0
 8014ea8:	d001      	beq.n	8014eae <RegionEU868ChannelAdd+0xd6>
    {
        return LORAMAC_STATUS_DATARATE_INVALID;
 8014eaa:	2305      	movs	r3, #5
 8014eac:	e02c      	b.n	8014f08 <RegionEU868ChannelAdd+0x130>
    }
    if( freqInvalid == true )
 8014eae:	7bbb      	ldrb	r3, [r7, #14]
 8014eb0:	2b00      	cmp	r3, #0
 8014eb2:	d001      	beq.n	8014eb8 <RegionEU868ChannelAdd+0xe0>
    {
        return LORAMAC_STATUS_FREQUENCY_INVALID;
 8014eb4:	2304      	movs	r3, #4
 8014eb6:	e027      	b.n	8014f08 <RegionEU868ChannelAdd+0x130>
    }

    memcpy1( ( uint8_t* ) &(NvmCtx.Channels[id]), ( uint8_t* ) channelAdd->NewChannel, sizeof( NvmCtx.Channels[id] ) );
 8014eb8:	7b7a      	ldrb	r2, [r7, #13]
 8014eba:	4613      	mov	r3, r2
 8014ebc:	005b      	lsls	r3, r3, #1
 8014ebe:	4413      	add	r3, r2
 8014ec0:	009b      	lsls	r3, r3, #2
 8014ec2:	4a13      	ldr	r2, [pc, #76]	; (8014f10 <RegionEU868ChannelAdd+0x138>)
 8014ec4:	1898      	adds	r0, r3, r2
 8014ec6:	687b      	ldr	r3, [r7, #4]
 8014ec8:	681b      	ldr	r3, [r3, #0]
 8014eca:	220c      	movs	r2, #12
 8014ecc:	4619      	mov	r1, r3
 8014ece:	f001 fbd6 	bl	801667e <memcpy1>
    NvmCtx.Channels[id].Band = band;
 8014ed2:	7b7a      	ldrb	r2, [r7, #13]
 8014ed4:	7b38      	ldrb	r0, [r7, #12]
 8014ed6:	490e      	ldr	r1, [pc, #56]	; (8014f10 <RegionEU868ChannelAdd+0x138>)
 8014ed8:	4613      	mov	r3, r2
 8014eda:	005b      	lsls	r3, r3, #1
 8014edc:	4413      	add	r3, r2
 8014ede:	009b      	lsls	r3, r3, #2
 8014ee0:	440b      	add	r3, r1
 8014ee2:	3309      	adds	r3, #9
 8014ee4:	4602      	mov	r2, r0
 8014ee6:	701a      	strb	r2, [r3, #0]
    NvmCtx.ChannelsMask[0] |= ( 1 << id );
 8014ee8:	4b09      	ldr	r3, [pc, #36]	; (8014f10 <RegionEU868ChannelAdd+0x138>)
 8014eea:	f8b3 3138 	ldrh.w	r3, [r3, #312]	; 0x138
 8014eee:	b21a      	sxth	r2, r3
 8014ef0:	7b7b      	ldrb	r3, [r7, #13]
 8014ef2:	2101      	movs	r1, #1
 8014ef4:	fa01 f303 	lsl.w	r3, r1, r3
 8014ef8:	b21b      	sxth	r3, r3
 8014efa:	4313      	orrs	r3, r2
 8014efc:	b21b      	sxth	r3, r3
 8014efe:	b29a      	uxth	r2, r3
 8014f00:	4b03      	ldr	r3, [pc, #12]	; (8014f10 <RegionEU868ChannelAdd+0x138>)
 8014f02:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
    return LORAMAC_STATUS_OK;
 8014f06:	2300      	movs	r3, #0
}
 8014f08:	4618      	mov	r0, r3
 8014f0a:	3710      	adds	r7, #16
 8014f0c:	46bd      	mov	sp, r7
 8014f0e:	bd80      	pop	{r7, pc}
 8014f10:	20000c78 	.word	0x20000c78

08014f14 <RegionEU868ChannelsRemove>:

bool RegionEU868ChannelsRemove( ChannelRemoveParams_t* channelRemove  )
{
 8014f14:	b580      	push	{r7, lr}
 8014f16:	b084      	sub	sp, #16
 8014f18:	af00      	add	r7, sp, #0
 8014f1a:	6078      	str	r0, [r7, #4]
    uint8_t id = channelRemove->ChannelId;
 8014f1c:	687b      	ldr	r3, [r7, #4]
 8014f1e:	781b      	ldrb	r3, [r3, #0]
 8014f20:	73fb      	strb	r3, [r7, #15]

    if( id < EU868_NUMB_DEFAULT_CHANNELS )
 8014f22:	7bfb      	ldrb	r3, [r7, #15]
 8014f24:	2b02      	cmp	r3, #2
 8014f26:	d801      	bhi.n	8014f2c <RegionEU868ChannelsRemove+0x18>
    {
        return false;
 8014f28:	2300      	movs	r3, #0
 8014f2a:	e012      	b.n	8014f52 <RegionEU868ChannelsRemove+0x3e>
    }

    // Remove the channel from the list of channels
    NvmCtx.Channels[id] = ( ChannelParams_t ){ 0, 0, { 0 }, 0 };
 8014f2c:	7bfa      	ldrb	r2, [r7, #15]
 8014f2e:	490b      	ldr	r1, [pc, #44]	; (8014f5c <RegionEU868ChannelsRemove+0x48>)
 8014f30:	4613      	mov	r3, r2
 8014f32:	005b      	lsls	r3, r3, #1
 8014f34:	4413      	add	r3, r2
 8014f36:	009b      	lsls	r3, r3, #2
 8014f38:	440b      	add	r3, r1
 8014f3a:	461a      	mov	r2, r3
 8014f3c:	2300      	movs	r3, #0
 8014f3e:	6013      	str	r3, [r2, #0]
 8014f40:	6053      	str	r3, [r2, #4]
 8014f42:	6093      	str	r3, [r2, #8]

    return RegionCommonChanDisable( NvmCtx.ChannelsMask, id, EU868_MAX_NB_CHANNELS );
 8014f44:	7bfb      	ldrb	r3, [r7, #15]
 8014f46:	2210      	movs	r2, #16
 8014f48:	4619      	mov	r1, r3
 8014f4a:	4805      	ldr	r0, [pc, #20]	; (8014f60 <RegionEU868ChannelsRemove+0x4c>)
 8014f4c:	f7fe fa57 	bl	80133fe <RegionCommonChanDisable>
 8014f50:	4603      	mov	r3, r0
}
 8014f52:	4618      	mov	r0, r3
 8014f54:	3710      	adds	r7, #16
 8014f56:	46bd      	mov	sp, r7
 8014f58:	bd80      	pop	{r7, pc}
 8014f5a:	bf00      	nop
 8014f5c:	20000c78 	.word	0x20000c78
 8014f60:	20000db0 	.word	0x20000db0

08014f64 <RegionEU868SetContinuousWave>:

void RegionEU868SetContinuousWave( ContinuousWaveParams_t* continuousWave )
{
 8014f64:	b580      	push	{r7, lr}
 8014f66:	b084      	sub	sp, #16
 8014f68:	af00      	add	r7, sp, #0
 8014f6a:	6078      	str	r0, [r7, #4]
    int8_t txPowerLimited = LimitTxPower( continuousWave->TxPower, NvmCtx.Bands[NvmCtx.Channels[continuousWave->Channel].Band].TxMaxPower, continuousWave->Datarate, NvmCtx.ChannelsMask );
 8014f6c:	687b      	ldr	r3, [r7, #4]
 8014f6e:	f993 0002 	ldrsb.w	r0, [r3, #2]
 8014f72:	687b      	ldr	r3, [r7, #4]
 8014f74:	781b      	ldrb	r3, [r3, #0]
 8014f76:	4619      	mov	r1, r3
 8014f78:	4a1e      	ldr	r2, [pc, #120]	; (8014ff4 <RegionEU868SetContinuousWave+0x90>)
 8014f7a:	460b      	mov	r3, r1
 8014f7c:	005b      	lsls	r3, r3, #1
 8014f7e:	440b      	add	r3, r1
 8014f80:	009b      	lsls	r3, r3, #2
 8014f82:	4413      	add	r3, r2
 8014f84:	3309      	adds	r3, #9
 8014f86:	781b      	ldrb	r3, [r3, #0]
 8014f88:	4619      	mov	r1, r3
 8014f8a:	4a1a      	ldr	r2, [pc, #104]	; (8014ff4 <RegionEU868SetContinuousWave+0x90>)
 8014f8c:	460b      	mov	r3, r1
 8014f8e:	009b      	lsls	r3, r3, #2
 8014f90:	440b      	add	r3, r1
 8014f92:	009b      	lsls	r3, r3, #2
 8014f94:	4413      	add	r3, r2
 8014f96:	33c2      	adds	r3, #194	; 0xc2
 8014f98:	f993 1000 	ldrsb.w	r1, [r3]
 8014f9c:	687b      	ldr	r3, [r7, #4]
 8014f9e:	f993 2001 	ldrsb.w	r2, [r3, #1]
 8014fa2:	4b15      	ldr	r3, [pc, #84]	; (8014ff8 <RegionEU868SetContinuousWave+0x94>)
 8014fa4:	f7fe fe84 	bl	8013cb0 <LimitTxPower>
 8014fa8:	4603      	mov	r3, r0
 8014faa:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 8014fac:	2300      	movs	r3, #0
 8014fae:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = NvmCtx.Channels[continuousWave->Channel].Frequency;
 8014fb0:	687b      	ldr	r3, [r7, #4]
 8014fb2:	781b      	ldrb	r3, [r3, #0]
 8014fb4:	4619      	mov	r1, r3
 8014fb6:	4a0f      	ldr	r2, [pc, #60]	; (8014ff4 <RegionEU868SetContinuousWave+0x90>)
 8014fb8:	460b      	mov	r3, r1
 8014fba:	005b      	lsls	r3, r3, #1
 8014fbc:	440b      	add	r3, r1
 8014fbe:	009b      	lsls	r3, r3, #2
 8014fc0:	4413      	add	r3, r2
 8014fc2:	681b      	ldr	r3, [r3, #0]
 8014fc4:	60bb      	str	r3, [r7, #8]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, continuousWave->MaxEirp, continuousWave->AntennaGain );
 8014fc6:	687b      	ldr	r3, [r7, #4]
 8014fc8:	6859      	ldr	r1, [r3, #4]
 8014fca:	687b      	ldr	r3, [r7, #4]
 8014fcc:	689a      	ldr	r2, [r3, #8]
 8014fce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014fd2:	4618      	mov	r0, r3
 8014fd4:	f7fe fc8c 	bl	80138f0 <RegionCommonComputeTxPower>
 8014fd8:	4603      	mov	r3, r0
 8014fda:	73bb      	strb	r3, [r7, #14]

    Radio.SetTxContinuousWave( frequency, phyTxPower, continuousWave->Timeout );
 8014fdc:	4b07      	ldr	r3, [pc, #28]	; (8014ffc <RegionEU868SetContinuousWave+0x98>)
 8014fde:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8014fe0:	687a      	ldr	r2, [r7, #4]
 8014fe2:	8992      	ldrh	r2, [r2, #12]
 8014fe4:	f997 100e 	ldrsb.w	r1, [r7, #14]
 8014fe8:	68b8      	ldr	r0, [r7, #8]
 8014fea:	4798      	blx	r3
}
 8014fec:	bf00      	nop
 8014fee:	3710      	adds	r7, #16
 8014ff0:	46bd      	mov	sp, r7
 8014ff2:	bd80      	pop	{r7, pc}
 8014ff4:	20000c78 	.word	0x20000c78
 8014ff8:	20000db0 	.word	0x20000db0
 8014ffc:	0801b708 	.word	0x0801b708

08015000 <RegionEU868ApplyDrOffset>:

uint8_t RegionEU868ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 8015000:	b480      	push	{r7}
 8015002:	b085      	sub	sp, #20
 8015004:	af00      	add	r7, sp, #0
 8015006:	4603      	mov	r3, r0
 8015008:	71fb      	strb	r3, [r7, #7]
 801500a:	460b      	mov	r3, r1
 801500c:	71bb      	strb	r3, [r7, #6]
 801500e:	4613      	mov	r3, r2
 8015010:	717b      	strb	r3, [r7, #5]
    int8_t datarate = dr - drOffset;
 8015012:	79ba      	ldrb	r2, [r7, #6]
 8015014:	797b      	ldrb	r3, [r7, #5]
 8015016:	1ad3      	subs	r3, r2, r3
 8015018:	b2db      	uxtb	r3, r3
 801501a:	73fb      	strb	r3, [r7, #15]

    if( datarate < 0 )
 801501c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015020:	2b00      	cmp	r3, #0
 8015022:	da01      	bge.n	8015028 <RegionEU868ApplyDrOffset+0x28>
    {
        datarate = DR_0;
 8015024:	2300      	movs	r3, #0
 8015026:	73fb      	strb	r3, [r7, #15]
    }
    return datarate;
 8015028:	7bfb      	ldrb	r3, [r7, #15]
}
 801502a:	4618      	mov	r0, r3
 801502c:	3714      	adds	r7, #20
 801502e:	46bd      	mov	sp, r7
 8015030:	bc80      	pop	{r7}
 8015032:	4770      	bx	lr

08015034 <GetNextLowerTxDr>:
 */
static RegionUS915NvmCtx_t NvmCtx;

// Static functions
static int8_t GetNextLowerTxDr( int8_t dr, int8_t minDr )
{
 8015034:	b480      	push	{r7}
 8015036:	b085      	sub	sp, #20
 8015038:	af00      	add	r7, sp, #0
 801503a:	4603      	mov	r3, r0
 801503c:	460a      	mov	r2, r1
 801503e:	71fb      	strb	r3, [r7, #7]
 8015040:	4613      	mov	r3, r2
 8015042:	71bb      	strb	r3, [r7, #6]
    uint8_t nextLowerDr = 0;
 8015044:	2300      	movs	r3, #0
 8015046:	73fb      	strb	r3, [r7, #15]

    if( dr == minDr )
 8015048:	f997 2007 	ldrsb.w	r2, [r7, #7]
 801504c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8015050:	429a      	cmp	r2, r3
 8015052:	d102      	bne.n	801505a <GetNextLowerTxDr+0x26>
    {
        nextLowerDr = minDr;
 8015054:	79bb      	ldrb	r3, [r7, #6]
 8015056:	73fb      	strb	r3, [r7, #15]
 8015058:	e002      	b.n	8015060 <GetNextLowerTxDr+0x2c>
    }
    else
    {
        nextLowerDr = dr - 1;
 801505a:	79fb      	ldrb	r3, [r7, #7]
 801505c:	3b01      	subs	r3, #1
 801505e:	73fb      	strb	r3, [r7, #15]
    }
    return nextLowerDr;
 8015060:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8015064:	4618      	mov	r0, r3
 8015066:	3714      	adds	r7, #20
 8015068:	46bd      	mov	sp, r7
 801506a:	bc80      	pop	{r7}
 801506c:	4770      	bx	lr

0801506e <FindAvailable125kHzChannels>:
 * \param [OUT] availableChannels Number of available 125 kHz channels.
 *
 * \retval Status
 */
static LoRaMacStatus_t FindAvailable125kHzChannels( uint8_t* findAvailableChannelsIndex, uint16_t channelMaskRemaining, uint8_t* availableChannels )
{
 801506e:	b480      	push	{r7}
 8015070:	b087      	sub	sp, #28
 8015072:	af00      	add	r7, sp, #0
 8015074:	60f8      	str	r0, [r7, #12]
 8015076:	460b      	mov	r3, r1
 8015078:	607a      	str	r2, [r7, #4]
 801507a:	817b      	strh	r3, [r7, #10]
    // Nullpointer check
    if( findAvailableChannelsIndex == NULL || availableChannels == NULL )
 801507c:	68fb      	ldr	r3, [r7, #12]
 801507e:	2b00      	cmp	r3, #0
 8015080:	d002      	beq.n	8015088 <FindAvailable125kHzChannels+0x1a>
 8015082:	687b      	ldr	r3, [r7, #4]
 8015084:	2b00      	cmp	r3, #0
 8015086:	d101      	bne.n	801508c <FindAvailable125kHzChannels+0x1e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8015088:	2303      	movs	r3, #3
 801508a:	e021      	b.n	80150d0 <FindAvailable125kHzChannels+0x62>
    }

    // Initialize counter
    *availableChannels = 0;
 801508c:	687b      	ldr	r3, [r7, #4]
 801508e:	2200      	movs	r2, #0
 8015090:	701a      	strb	r2, [r3, #0]
    for( uint8_t i = 0; i < 8; i++ )
 8015092:	2300      	movs	r3, #0
 8015094:	75fb      	strb	r3, [r7, #23]
 8015096:	e017      	b.n	80150c8 <FindAvailable125kHzChannels+0x5a>
    {
        // Find available channels
        if( ( channelMaskRemaining & ( 1 << i ) ) != 0 )
 8015098:	897a      	ldrh	r2, [r7, #10]
 801509a:	7dfb      	ldrb	r3, [r7, #23]
 801509c:	fa42 f303 	asr.w	r3, r2, r3
 80150a0:	f003 0301 	and.w	r3, r3, #1
 80150a4:	2b00      	cmp	r3, #0
 80150a6:	d00c      	beq.n	80150c2 <FindAvailable125kHzChannels+0x54>
        {
            // Save available channel index
            findAvailableChannelsIndex[*availableChannels] = i;
 80150a8:	687b      	ldr	r3, [r7, #4]
 80150aa:	781b      	ldrb	r3, [r3, #0]
 80150ac:	461a      	mov	r2, r3
 80150ae:	68fb      	ldr	r3, [r7, #12]
 80150b0:	4413      	add	r3, r2
 80150b2:	7dfa      	ldrb	r2, [r7, #23]
 80150b4:	701a      	strb	r2, [r3, #0]
            // Increment counter of available channels if the current channel is available
            ( *availableChannels )++;
 80150b6:	687b      	ldr	r3, [r7, #4]
 80150b8:	781b      	ldrb	r3, [r3, #0]
 80150ba:	3301      	adds	r3, #1
 80150bc:	b2da      	uxtb	r2, r3
 80150be:	687b      	ldr	r3, [r7, #4]
 80150c0:	701a      	strb	r2, [r3, #0]
    for( uint8_t i = 0; i < 8; i++ )
 80150c2:	7dfb      	ldrb	r3, [r7, #23]
 80150c4:	3301      	adds	r3, #1
 80150c6:	75fb      	strb	r3, [r7, #23]
 80150c8:	7dfb      	ldrb	r3, [r7, #23]
 80150ca:	2b07      	cmp	r3, #7
 80150cc:	d9e4      	bls.n	8015098 <FindAvailable125kHzChannels+0x2a>
        }
    }

    return LORAMAC_STATUS_OK;
 80150ce:	2300      	movs	r3, #0
}
 80150d0:	4618      	mov	r0, r3
 80150d2:	371c      	adds	r7, #28
 80150d4:	46bd      	mov	sp, r7
 80150d6:	bc80      	pop	{r7}
 80150d8:	4770      	bx	lr
	...

080150dc <ComputeNext125kHzJoinChannel>:
 * \param [OUT] newChannelIndex Index of available channel.
 *
 * \retval Status
 */
static LoRaMacStatus_t ComputeNext125kHzJoinChannel( uint8_t* newChannelIndex )
{
 80150dc:	b590      	push	{r4, r7, lr}
 80150de:	b087      	sub	sp, #28
 80150e0:	af00      	add	r7, sp, #0
 80150e2:	6078      	str	r0, [r7, #4]
    uint8_t currentChannelsMaskRemainingIndex;
    uint16_t channelMaskRemaining;
    uint8_t findAvailableChannelsIndex[8] = { 0 };
 80150e4:	f107 030c 	add.w	r3, r7, #12
 80150e8:	2200      	movs	r2, #0
 80150ea:	601a      	str	r2, [r3, #0]
 80150ec:	605a      	str	r2, [r3, #4]
    uint8_t availableChannels = 0;
 80150ee:	2300      	movs	r3, #0
 80150f0:	72fb      	strb	r3, [r7, #11]
    uint8_t startIndex = NvmCtx.JoinChannelGroupsCurrentIndex;
 80150f2:	4b32      	ldr	r3, [pc, #200]	; (80151bc <ComputeNext125kHzJoinChannel+0xe0>)
 80150f4:	f893 3398 	ldrb.w	r3, [r3, #920]	; 0x398
 80150f8:	757b      	strb	r3, [r7, #21]

    // Null pointer check
    if( newChannelIndex == NULL )
 80150fa:	687b      	ldr	r3, [r7, #4]
 80150fc:	2b00      	cmp	r3, #0
 80150fe:	d101      	bne.n	8015104 <ComputeNext125kHzJoinChannel+0x28>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8015100:	2303      	movs	r3, #3
 8015102:	e057      	b.n	80151b4 <ComputeNext125kHzJoinChannel+0xd8>
    }

    do {
        // Current ChannelMaskRemaining, two groups per channel mask. For example Group 0 and 1 (8 bit) are ChannelMaskRemaining 0 (16 bit), etc.
        currentChannelsMaskRemainingIndex = (uint8_t) startIndex / 2;
 8015104:	7d7b      	ldrb	r3, [r7, #21]
 8015106:	085b      	lsrs	r3, r3, #1
 8015108:	753b      	strb	r3, [r7, #20]

        // For even numbers we need the 8 LSBs and for uneven the 8 MSBs
        if( ( startIndex % 2 ) == 0 )
 801510a:	7d7b      	ldrb	r3, [r7, #21]
 801510c:	f003 0301 	and.w	r3, r3, #1
 8015110:	b2db      	uxtb	r3, r3
 8015112:	2b00      	cmp	r3, #0
 8015114:	d108      	bne.n	8015128 <ComputeNext125kHzJoinChannel+0x4c>
        {
            channelMaskRemaining = ( NvmCtx.ChannelsMaskRemaining[currentChannelsMaskRemainingIndex] & 0x00FF );
 8015116:	7d3b      	ldrb	r3, [r7, #20]
 8015118:	4a28      	ldr	r2, [pc, #160]	; (80151bc <ComputeNext125kHzJoinChannel+0xe0>)
 801511a:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 801511e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8015122:	b2db      	uxtb	r3, r3
 8015124:	82fb      	strh	r3, [r7, #22]
 8015126:	e007      	b.n	8015138 <ComputeNext125kHzJoinChannel+0x5c>
        }
        else
        {
            channelMaskRemaining = ( ( NvmCtx.ChannelsMaskRemaining[currentChannelsMaskRemainingIndex] >> 8 ) & 0x00FF );
 8015128:	7d3b      	ldrb	r3, [r7, #20]
 801512a:	4a24      	ldr	r2, [pc, #144]	; (80151bc <ComputeNext125kHzJoinChannel+0xe0>)
 801512c:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 8015130:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8015134:	0a1b      	lsrs	r3, r3, #8
 8015136:	82fb      	strh	r3, [r7, #22]
        }


        if( FindAvailable125kHzChannels( findAvailableChannelsIndex, channelMaskRemaining, &availableChannels ) == LORAMAC_STATUS_PARAMETER_INVALID )
 8015138:	f107 020b 	add.w	r2, r7, #11
 801513c:	8af9      	ldrh	r1, [r7, #22]
 801513e:	f107 030c 	add.w	r3, r7, #12
 8015142:	4618      	mov	r0, r3
 8015144:	f7ff ff93 	bl	801506e <FindAvailable125kHzChannels>
 8015148:	4603      	mov	r3, r0
 801514a:	2b03      	cmp	r3, #3
 801514c:	d101      	bne.n	8015152 <ComputeNext125kHzJoinChannel+0x76>
        {
            return LORAMAC_STATUS_PARAMETER_INVALID;
 801514e:	2303      	movs	r3, #3
 8015150:	e030      	b.n	80151b4 <ComputeNext125kHzJoinChannel+0xd8>
        }

        if ( availableChannels > 0 )
 8015152:	7afb      	ldrb	r3, [r7, #11]
 8015154:	2b00      	cmp	r3, #0
 8015156:	d012      	beq.n	801517e <ComputeNext125kHzJoinChannel+0xa2>
        {
            // Choose randomly a free channel 125kHz
            *newChannelIndex = ( startIndex * 8 ) + findAvailableChannelsIndex[randr( 0, ( availableChannels - 1 ) )];
 8015158:	7d7b      	ldrb	r3, [r7, #21]
 801515a:	00db      	lsls	r3, r3, #3
 801515c:	b2dc      	uxtb	r4, r3
 801515e:	7afb      	ldrb	r3, [r7, #11]
 8015160:	3b01      	subs	r3, #1
 8015162:	4619      	mov	r1, r3
 8015164:	2000      	movs	r0, #0
 8015166:	f001 fa73 	bl	8016650 <randr>
 801516a:	4603      	mov	r3, r0
 801516c:	f107 0218 	add.w	r2, r7, #24
 8015170:	4413      	add	r3, r2
 8015172:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8015176:	4423      	add	r3, r4
 8015178:	b2da      	uxtb	r2, r3
 801517a:	687b      	ldr	r3, [r7, #4]
 801517c:	701a      	strb	r2, [r3, #0]
        }

        // Increment start index
        startIndex++;
 801517e:	7d7b      	ldrb	r3, [r7, #21]
 8015180:	3301      	adds	r3, #1
 8015182:	757b      	strb	r3, [r7, #21]
        if ( startIndex > 7 )
 8015184:	7d7b      	ldrb	r3, [r7, #21]
 8015186:	2b07      	cmp	r3, #7
 8015188:	d901      	bls.n	801518e <ComputeNext125kHzJoinChannel+0xb2>
        {
            startIndex = 0;
 801518a:	2300      	movs	r3, #0
 801518c:	757b      	strb	r3, [r7, #21]
        }
    } while( ( availableChannels == 0 ) && ( startIndex != NvmCtx.JoinChannelGroupsCurrentIndex ) );
 801518e:	7afb      	ldrb	r3, [r7, #11]
 8015190:	2b00      	cmp	r3, #0
 8015192:	d105      	bne.n	80151a0 <ComputeNext125kHzJoinChannel+0xc4>
 8015194:	4b09      	ldr	r3, [pc, #36]	; (80151bc <ComputeNext125kHzJoinChannel+0xe0>)
 8015196:	f893 3398 	ldrb.w	r3, [r3, #920]	; 0x398
 801519a:	7d7a      	ldrb	r2, [r7, #21]
 801519c:	429a      	cmp	r2, r3
 801519e:	d1b1      	bne.n	8015104 <ComputeNext125kHzJoinChannel+0x28>

    if ( availableChannels > 0 )
 80151a0:	7afb      	ldrb	r3, [r7, #11]
 80151a2:	2b00      	cmp	r3, #0
 80151a4:	d005      	beq.n	80151b2 <ComputeNext125kHzJoinChannel+0xd6>
    {
        NvmCtx.JoinChannelGroupsCurrentIndex = startIndex;
 80151a6:	4a05      	ldr	r2, [pc, #20]	; (80151bc <ComputeNext125kHzJoinChannel+0xe0>)
 80151a8:	7d7b      	ldrb	r3, [r7, #21]
 80151aa:	f882 3398 	strb.w	r3, [r2, #920]	; 0x398
        return LORAMAC_STATUS_OK;
 80151ae:	2300      	movs	r3, #0
 80151b0:	e000      	b.n	80151b4 <ComputeNext125kHzJoinChannel+0xd8>
    }

    return LORAMAC_STATUS_PARAMETER_INVALID;
 80151b2:	2303      	movs	r3, #3
}
 80151b4:	4618      	mov	r0, r3
 80151b6:	371c      	adds	r7, #28
 80151b8:	46bd      	mov	sp, r7
 80151ba:	bd90      	pop	{r4, r7, pc}
 80151bc:	20000db4 	.word	0x20000db4

080151c0 <GetBandwidth>:

static uint32_t GetBandwidth( uint32_t drIndex )
{
 80151c0:	b480      	push	{r7}
 80151c2:	b083      	sub	sp, #12
 80151c4:	af00      	add	r7, sp, #0
 80151c6:	6078      	str	r0, [r7, #4]
    switch( BandwidthsUS915[drIndex] )
 80151c8:	4a09      	ldr	r2, [pc, #36]	; (80151f0 <GetBandwidth+0x30>)
 80151ca:	687b      	ldr	r3, [r7, #4]
 80151cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80151d0:	4a08      	ldr	r2, [pc, #32]	; (80151f4 <GetBandwidth+0x34>)
 80151d2:	4293      	cmp	r3, r2
 80151d4:	d004      	beq.n	80151e0 <GetBandwidth+0x20>
 80151d6:	4a08      	ldr	r2, [pc, #32]	; (80151f8 <GetBandwidth+0x38>)
 80151d8:	4293      	cmp	r3, r2
 80151da:	d003      	beq.n	80151e4 <GetBandwidth+0x24>
    {
        default:
        case 125000:
            return 0;
 80151dc:	2300      	movs	r3, #0
 80151de:	e002      	b.n	80151e6 <GetBandwidth+0x26>
        case 250000:
            return 1;
 80151e0:	2301      	movs	r3, #1
 80151e2:	e000      	b.n	80151e6 <GetBandwidth+0x26>
        case 500000:
            return 2;
 80151e4:	2302      	movs	r3, #2
    }
}
 80151e6:	4618      	mov	r0, r3
 80151e8:	370c      	adds	r7, #12
 80151ea:	46bd      	mov	sp, r7
 80151ec:	bc80      	pop	{r7}
 80151ee:	4770      	bx	lr
 80151f0:	0801b694 	.word	0x0801b694
 80151f4:	0003d090 	.word	0x0003d090
 80151f8:	0007a120 	.word	0x0007a120

080151fc <LimitTxPower>:

static int8_t LimitTxPower( int8_t txPower, int8_t maxBandTxPower, int8_t datarate, uint16_t* channelsMask )
{
 80151fc:	b580      	push	{r7, lr}
 80151fe:	b084      	sub	sp, #16
 8015200:	af00      	add	r7, sp, #0
 8015202:	603b      	str	r3, [r7, #0]
 8015204:	4603      	mov	r3, r0
 8015206:	71fb      	strb	r3, [r7, #7]
 8015208:	460b      	mov	r3, r1
 801520a:	71bb      	strb	r3, [r7, #6]
 801520c:	4613      	mov	r3, r2
 801520e:	717b      	strb	r3, [r7, #5]
    int8_t txPowerResult = txPower;
 8015210:	79fb      	ldrb	r3, [r7, #7]
 8015212:	73fb      	strb	r3, [r7, #15]

    // Limit tx power to the band max
    txPowerResult =  MAX( txPower, maxBandTxPower );
 8015214:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8015218:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801521c:	4293      	cmp	r3, r2
 801521e:	bfb8      	it	lt
 8015220:	4613      	movlt	r3, r2
 8015222:	73fb      	strb	r3, [r7, #15]

    if( datarate == DR_4 )
 8015224:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8015228:	2b04      	cmp	r3, #4
 801522a:	d106      	bne.n	801523a <LimitTxPower+0x3e>
    {// Limit tx power to max 26dBm
        txPowerResult = MAX( txPower, TX_POWER_2 );
 801522c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8015230:	2b02      	cmp	r3, #2
 8015232:	bfb8      	it	lt
 8015234:	2302      	movlt	r3, #2
 8015236:	73fb      	strb	r3, [r7, #15]
 8015238:	e00d      	b.n	8015256 <LimitTxPower+0x5a>
    }
    else
    {
        if( RegionCommonCountChannels( channelsMask, 0, 4 ) < 50 )
 801523a:	2204      	movs	r2, #4
 801523c:	2100      	movs	r1, #0
 801523e:	6838      	ldr	r0, [r7, #0]
 8015240:	f7fe f911 	bl	8013466 <RegionCommonCountChannels>
 8015244:	4603      	mov	r3, r0
 8015246:	2b31      	cmp	r3, #49	; 0x31
 8015248:	d805      	bhi.n	8015256 <LimitTxPower+0x5a>
        {// Limit tx power to max 21dBm
            txPowerResult = MAX( txPower, TX_POWER_5 );
 801524a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801524e:	2b05      	cmp	r3, #5
 8015250:	bfb8      	it	lt
 8015252:	2305      	movlt	r3, #5
 8015254:	73fb      	strb	r3, [r7, #15]
        }
    }
    return txPowerResult;
 8015256:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801525a:	4618      	mov	r0, r3
 801525c:	3710      	adds	r7, #16
 801525e:	46bd      	mov	sp, r7
 8015260:	bd80      	pop	{r7, pc}
	...

08015264 <VerifyRfFreq>:

static bool VerifyRfFreq( uint32_t freq )
{
 8015264:	b580      	push	{r7, lr}
 8015266:	b082      	sub	sp, #8
 8015268:	af00      	add	r7, sp, #0
 801526a:	6078      	str	r0, [r7, #4]
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 801526c:	4b18      	ldr	r3, [pc, #96]	; (80152d0 <VerifyRfFreq+0x6c>)
 801526e:	6a1b      	ldr	r3, [r3, #32]
 8015270:	6878      	ldr	r0, [r7, #4]
 8015272:	4798      	blx	r3
 8015274:	4603      	mov	r3, r0
 8015276:	f083 0301 	eor.w	r3, r3, #1
 801527a:	b2db      	uxtb	r3, r3
 801527c:	2b00      	cmp	r3, #0
 801527e:	d001      	beq.n	8015284 <VerifyRfFreq+0x20>
    {
        return false;
 8015280:	2300      	movs	r3, #0
 8015282:	e021      	b.n	80152c8 <VerifyRfFreq+0x64>
    }

    // Rx frequencies
    if( ( freq < US915_FIRST_RX1_CHANNEL ) ||
 8015284:	687b      	ldr	r3, [r7, #4]
 8015286:	4a13      	ldr	r2, [pc, #76]	; (80152d4 <VerifyRfFreq+0x70>)
 8015288:	4293      	cmp	r3, r2
 801528a:	d910      	bls.n	80152ae <VerifyRfFreq+0x4a>
 801528c:	687b      	ldr	r3, [r7, #4]
 801528e:	4a12      	ldr	r2, [pc, #72]	; (80152d8 <VerifyRfFreq+0x74>)
 8015290:	4293      	cmp	r3, r2
 8015292:	d80c      	bhi.n	80152ae <VerifyRfFreq+0x4a>
        ( freq > US915_LAST_RX1_CHANNEL ) ||
        ( ( ( freq - ( uint32_t ) US915_FIRST_RX1_CHANNEL ) % ( uint32_t ) US915_STEPWIDTH_RX1_CHANNEL ) != 0 ) )
 8015294:	687a      	ldr	r2, [r7, #4]
 8015296:	4b11      	ldr	r3, [pc, #68]	; (80152dc <VerifyRfFreq+0x78>)
 8015298:	4413      	add	r3, r2
 801529a:	4a11      	ldr	r2, [pc, #68]	; (80152e0 <VerifyRfFreq+0x7c>)
 801529c:	fba2 1203 	umull	r1, r2, r2, r3
 80152a0:	0c92      	lsrs	r2, r2, #18
 80152a2:	4910      	ldr	r1, [pc, #64]	; (80152e4 <VerifyRfFreq+0x80>)
 80152a4:	fb01 f202 	mul.w	r2, r1, r2
 80152a8:	1a9a      	subs	r2, r3, r2
        ( freq > US915_LAST_RX1_CHANNEL ) ||
 80152aa:	2a00      	cmp	r2, #0
 80152ac:	d001      	beq.n	80152b2 <VerifyRfFreq+0x4e>
    {
        return false;
 80152ae:	2300      	movs	r3, #0
 80152b0:	e00a      	b.n	80152c8 <VerifyRfFreq+0x64>
    }

    // Test for frequency range - take RX and TX frequencies into account
    if( ( freq < 902300000 ) ||  ( freq > 927500000 ) )
 80152b2:	687b      	ldr	r3, [r7, #4]
 80152b4:	4a0c      	ldr	r2, [pc, #48]	; (80152e8 <VerifyRfFreq+0x84>)
 80152b6:	4293      	cmp	r3, r2
 80152b8:	d903      	bls.n	80152c2 <VerifyRfFreq+0x5e>
 80152ba:	687b      	ldr	r3, [r7, #4]
 80152bc:	4a06      	ldr	r2, [pc, #24]	; (80152d8 <VerifyRfFreq+0x74>)
 80152be:	4293      	cmp	r3, r2
 80152c0:	d901      	bls.n	80152c6 <VerifyRfFreq+0x62>
    {
        return false;
 80152c2:	2300      	movs	r3, #0
 80152c4:	e000      	b.n	80152c8 <VerifyRfFreq+0x64>
    }
    return true;
 80152c6:	2301      	movs	r3, #1
}
 80152c8:	4618      	mov	r0, r3
 80152ca:	3708      	adds	r7, #8
 80152cc:	46bd      	mov	sp, r7
 80152ce:	bd80      	pop	{r7, pc}
 80152d0:	0801b708 	.word	0x0801b708
 80152d4:	3708709f 	.word	0x3708709f
 80152d8:	374886e0 	.word	0x374886e0
 80152dc:	c8f78f60 	.word	0xc8f78f60
 80152e0:	6fd91d85 	.word	0x6fd91d85
 80152e4:	000927c0 	.word	0x000927c0
 80152e8:	35c8015f 	.word	0x35c8015f

080152ec <GetTimeOnAir>:

static TimerTime_t GetTimeOnAir( int8_t datarate, uint16_t pktLen )
{
 80152ec:	b590      	push	{r4, r7, lr}
 80152ee:	b089      	sub	sp, #36	; 0x24
 80152f0:	af04      	add	r7, sp, #16
 80152f2:	4603      	mov	r3, r0
 80152f4:	460a      	mov	r2, r1
 80152f6:	71fb      	strb	r3, [r7, #7]
 80152f8:	4613      	mov	r3, r2
 80152fa:	80bb      	strh	r3, [r7, #4]
    int8_t phyDr = DataratesUS915[datarate];
 80152fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8015300:	4a0f      	ldr	r2, [pc, #60]	; (8015340 <GetTimeOnAir+0x54>)
 8015302:	5cd3      	ldrb	r3, [r2, r3]
 8015304:	73fb      	strb	r3, [r7, #15]
    uint32_t bandwidth = GetBandwidth( datarate );
 8015306:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801530a:	4618      	mov	r0, r3
 801530c:	f7ff ff58 	bl	80151c0 <GetBandwidth>
 8015310:	60b8      	str	r0, [r7, #8]

    return Radio.TimeOnAir( MODEM_LORA, bandwidth, phyDr, 1, 8, false, pktLen, true );
 8015312:	4b0c      	ldr	r3, [pc, #48]	; (8015344 <GetTimeOnAir+0x58>)
 8015314:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8015316:	f997 100f 	ldrsb.w	r1, [r7, #15]
 801531a:	88bb      	ldrh	r3, [r7, #4]
 801531c:	b2db      	uxtb	r3, r3
 801531e:	2201      	movs	r2, #1
 8015320:	9203      	str	r2, [sp, #12]
 8015322:	9302      	str	r3, [sp, #8]
 8015324:	2300      	movs	r3, #0
 8015326:	9301      	str	r3, [sp, #4]
 8015328:	2308      	movs	r3, #8
 801532a:	9300      	str	r3, [sp, #0]
 801532c:	2301      	movs	r3, #1
 801532e:	460a      	mov	r2, r1
 8015330:	68b9      	ldr	r1, [r7, #8]
 8015332:	2001      	movs	r0, #1
 8015334:	47a0      	blx	r4
 8015336:	4603      	mov	r3, r0
}
 8015338:	4618      	mov	r0, r3
 801533a:	3714      	adds	r7, #20
 801533c:	46bd      	mov	sp, r7
 801533e:	bd90      	pop	{r4, r7, pc}
 8015340:	0801b684 	.word	0x0801b684
 8015344:	0801b708 	.word	0x0801b708

08015348 <RegionUS915GetPhyParam>:

PhyParam_t RegionUS915GetPhyParam( GetPhyParams_t* getPhy )
{
 8015348:	b580      	push	{r7, lr}
 801534a:	b084      	sub	sp, #16
 801534c:	af00      	add	r7, sp, #0
 801534e:	6078      	str	r0, [r7, #4]
    PhyParam_t phyParam = { 0 };
 8015350:	2300      	movs	r3, #0
 8015352:	60bb      	str	r3, [r7, #8]

    switch( getPhy->Attribute )
 8015354:	687b      	ldr	r3, [r7, #4]
 8015356:	781b      	ldrb	r3, [r3, #0]
 8015358:	3b01      	subs	r3, #1
 801535a:	2b38      	cmp	r3, #56	; 0x38
 801535c:	f200 8124 	bhi.w	80155a8 <RegionUS915GetPhyParam+0x260>
 8015360:	a201      	add	r2, pc, #4	; (adr r2, 8015368 <RegionUS915GetPhyParam+0x20>)
 8015362:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015366:	bf00      	nop
 8015368:	0801544d 	.word	0x0801544d
 801536c:	08015453 	.word	0x08015453
 8015370:	080155a9 	.word	0x080155a9
 8015374:	080155a9 	.word	0x080155a9
 8015378:	080155a9 	.word	0x080155a9
 801537c:	08015459 	.word	0x08015459
 8015380:	080155a9 	.word	0x080155a9
 8015384:	08015473 	.word	0x08015473
 8015388:	080155a9 	.word	0x080155a9
 801538c:	08015479 	.word	0x08015479
 8015390:	0801547f 	.word	0x0801547f
 8015394:	08015485 	.word	0x08015485
 8015398:	0801548b 	.word	0x0801548b
 801539c:	0801549b 	.word	0x0801549b
 80153a0:	080154ab 	.word	0x080154ab
 80153a4:	080154b1 	.word	0x080154b1
 80153a8:	080154b9 	.word	0x080154b9
 80153ac:	080154c1 	.word	0x080154c1
 80153b0:	080154c9 	.word	0x080154c9
 80153b4:	080154d1 	.word	0x080154d1
 80153b8:	080154d9 	.word	0x080154d9
 80153bc:	080154e1 	.word	0x080154e1
 80153c0:	080154f5 	.word	0x080154f5
 80153c4:	080154fb 	.word	0x080154fb
 80153c8:	08015501 	.word	0x08015501
 80153cc:	08015507 	.word	0x08015507
 80153d0:	0801550d 	.word	0x0801550d
 80153d4:	08015513 	.word	0x08015513
 80153d8:	08015519 	.word	0x08015519
 80153dc:	0801551f 	.word	0x0801551f
 80153e0:	0801551f 	.word	0x0801551f
 80153e4:	08015525 	.word	0x08015525
 80153e8:	0801552b 	.word	0x0801552b
 80153ec:	0801545f 	.word	0x0801545f
 80153f0:	080155a9 	.word	0x080155a9
 80153f4:	080155a9 	.word	0x080155a9
 80153f8:	080155a9 	.word	0x080155a9
 80153fc:	080155a9 	.word	0x080155a9
 8015400:	080155a9 	.word	0x080155a9
 8015404:	080155a9 	.word	0x080155a9
 8015408:	080155a9 	.word	0x080155a9
 801540c:	080155a9 	.word	0x080155a9
 8015410:	080155a9 	.word	0x080155a9
 8015414:	080155a9 	.word	0x080155a9
 8015418:	080155a9 	.word	0x080155a9
 801541c:	080155a9 	.word	0x080155a9
 8015420:	080155a9 	.word	0x080155a9
 8015424:	08015533 	.word	0x08015533
 8015428:	08015547 	.word	0x08015547
 801542c:	08015555 	.word	0x08015555
 8015430:	0801555b 	.word	0x0801555b
 8015434:	08015567 	.word	0x08015567
 8015438:	0801556d 	.word	0x0801556d
 801543c:	08015581 	.word	0x08015581
 8015440:	08015561 	.word	0x08015561
 8015444:	08015587 	.word	0x08015587
 8015448:	08015597 	.word	0x08015597
    {
        case PHY_MIN_RX_DR:
        {
            phyParam.Value = US915_RX_MIN_DATARATE;
 801544c:	2308      	movs	r3, #8
 801544e:	60bb      	str	r3, [r7, #8]
            break;
 8015450:	e0ab      	b.n	80155aa <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MIN_TX_DR:
        {
            phyParam.Value = US915_TX_MIN_DATARATE;
 8015452:	2300      	movs	r3, #0
 8015454:	60bb      	str	r3, [r7, #8]
            break;
 8015456:	e0a8      	b.n	80155aa <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_TX_DR:
        {
            phyParam.Value = US915_DEFAULT_DATARATE;
 8015458:	2300      	movs	r3, #0
 801545a:	60bb      	str	r3, [r7, #8]
            break;
 801545c:	e0a5      	b.n	80155aa <RegionUS915GetPhyParam+0x262>
        }
        case PHY_NEXT_LOWER_TX_DR:
        {
            phyParam.Value = GetNextLowerTxDr( getPhy->Datarate, US915_TX_MIN_DATARATE );
 801545e:	687b      	ldr	r3, [r7, #4]
 8015460:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8015464:	2100      	movs	r1, #0
 8015466:	4618      	mov	r0, r3
 8015468:	f7ff fde4 	bl	8015034 <GetNextLowerTxDr>
 801546c:	4603      	mov	r3, r0
 801546e:	60bb      	str	r3, [r7, #8]
            break;
 8015470:	e09b      	b.n	80155aa <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MAX_TX_POWER:
        {
            phyParam.Value = US915_MAX_TX_POWER;
 8015472:	2300      	movs	r3, #0
 8015474:	60bb      	str	r3, [r7, #8]
            break;
 8015476:	e098      	b.n	80155aa <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_TX_POWER:
        {
            phyParam.Value = US915_DEFAULT_TX_POWER;
 8015478:	2300      	movs	r3, #0
 801547a:	60bb      	str	r3, [r7, #8]
            break;
 801547c:	e095      	b.n	80155aa <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_ADR_ACK_LIMIT:
        {
            phyParam.Value = US915_ADR_ACK_LIMIT;
 801547e:	2340      	movs	r3, #64	; 0x40
 8015480:	60bb      	str	r3, [r7, #8]
            break;
 8015482:	e092      	b.n	80155aa <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_ADR_ACK_DELAY:
        {
            phyParam.Value = US915_ADR_ACK_DELAY;
 8015484:	2320      	movs	r3, #32
 8015486:	60bb      	str	r3, [r7, #8]
            break;
 8015488:	e08f      	b.n	80155aa <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MAX_PAYLOAD:
        {
            phyParam.Value = MaxPayloadOfDatarateUS915[getPhy->Datarate];
 801548a:	687b      	ldr	r3, [r7, #4]
 801548c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8015490:	461a      	mov	r2, r3
 8015492:	4b4a      	ldr	r3, [pc, #296]	; (80155bc <RegionUS915GetPhyParam+0x274>)
 8015494:	5c9b      	ldrb	r3, [r3, r2]
 8015496:	60bb      	str	r3, [r7, #8]
            break;
 8015498:	e087      	b.n	80155aa <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MAX_PAYLOAD_REPEATER:
        {
            phyParam.Value = MaxPayloadOfDatarateRepeaterUS915[getPhy->Datarate];
 801549a:	687b      	ldr	r3, [r7, #4]
 801549c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80154a0:	461a      	mov	r2, r3
 80154a2:	4b47      	ldr	r3, [pc, #284]	; (80155c0 <RegionUS915GetPhyParam+0x278>)
 80154a4:	5c9b      	ldrb	r3, [r3, r2]
 80154a6:	60bb      	str	r3, [r7, #8]
            break;
 80154a8:	e07f      	b.n	80155aa <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DUTY_CYCLE:
        {
            phyParam.Value = US915_DUTY_CYCLE_ENABLED;
 80154aa:	2300      	movs	r3, #0
 80154ac:	60bb      	str	r3, [r7, #8]
            break;
 80154ae:	e07c      	b.n	80155aa <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MAX_RX_WINDOW:
        {
            phyParam.Value = US915_MAX_RX_WINDOW;
 80154b0:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80154b4:	60bb      	str	r3, [r7, #8]
            break;
 80154b6:	e078      	b.n	80155aa <RegionUS915GetPhyParam+0x262>
        }
        case PHY_RECEIVE_DELAY1:
        {
            phyParam.Value = US915_RECEIVE_DELAY1;
 80154b8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80154bc:	60bb      	str	r3, [r7, #8]
            break;
 80154be:	e074      	b.n	80155aa <RegionUS915GetPhyParam+0x262>
        }
        case PHY_RECEIVE_DELAY2:
        {
            phyParam.Value = US915_RECEIVE_DELAY2;
 80154c0:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80154c4:	60bb      	str	r3, [r7, #8]
            break;
 80154c6:	e070      	b.n	80155aa <RegionUS915GetPhyParam+0x262>
        }
        case PHY_JOIN_ACCEPT_DELAY1:
        {
            phyParam.Value = US915_JOIN_ACCEPT_DELAY1;
 80154c8:	f241 3388 	movw	r3, #5000	; 0x1388
 80154cc:	60bb      	str	r3, [r7, #8]
            break;
 80154ce:	e06c      	b.n	80155aa <RegionUS915GetPhyParam+0x262>
        }
        case PHY_JOIN_ACCEPT_DELAY2:
        {
            phyParam.Value = US915_JOIN_ACCEPT_DELAY2;
 80154d0:	f241 7370 	movw	r3, #6000	; 0x1770
 80154d4:	60bb      	str	r3, [r7, #8]
            break;
 80154d6:	e068      	b.n	80155aa <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MAX_FCNT_GAP:
        {
            phyParam.Value = US915_MAX_FCNT_GAP;
 80154d8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80154dc:	60bb      	str	r3, [r7, #8]
            break;
 80154de:	e064      	b.n	80155aa <RegionUS915GetPhyParam+0x262>
        }
        case PHY_ACK_TIMEOUT:
        {
            phyParam.Value = ( US915_ACKTIMEOUT + randr( -US915_ACK_TIMEOUT_RND, US915_ACK_TIMEOUT_RND ) );
 80154e0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80154e4:	4837      	ldr	r0, [pc, #220]	; (80155c4 <RegionUS915GetPhyParam+0x27c>)
 80154e6:	f001 f8b3 	bl	8016650 <randr>
 80154ea:	4603      	mov	r3, r0
 80154ec:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 80154f0:	60bb      	str	r3, [r7, #8]
            break;
 80154f2:	e05a      	b.n	80155aa <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_DR1_OFFSET:
        {
            phyParam.Value = US915_DEFAULT_RX1_DR_OFFSET;
 80154f4:	2300      	movs	r3, #0
 80154f6:	60bb      	str	r3, [r7, #8]
            break;
 80154f8:	e057      	b.n	80155aa <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_RX2_FREQUENCY:
        {
            phyParam.Value = US915_RX_WND_2_FREQ;
 80154fa:	4b33      	ldr	r3, [pc, #204]	; (80155c8 <RegionUS915GetPhyParam+0x280>)
 80154fc:	60bb      	str	r3, [r7, #8]
            break;
 80154fe:	e054      	b.n	80155aa <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_RX2_DR:
        {
            phyParam.Value = US915_RX_WND_2_DR;
 8015500:	2308      	movs	r3, #8
 8015502:	60bb      	str	r3, [r7, #8]
            break;
 8015504:	e051      	b.n	80155aa <RegionUS915GetPhyParam+0x262>
        }
        case PHY_CHANNELS_MASK:
        {
            phyParam.ChannelsMask = NvmCtx.ChannelsMask;
 8015506:	4b31      	ldr	r3, [pc, #196]	; (80155cc <RegionUS915GetPhyParam+0x284>)
 8015508:	60bb      	str	r3, [r7, #8]
            break;
 801550a:	e04e      	b.n	80155aa <RegionUS915GetPhyParam+0x262>
        }
        case PHY_CHANNELS_DEFAULT_MASK:
        {
            phyParam.ChannelsMask = NvmCtx.ChannelsDefaultMask;
 801550c:	4b30      	ldr	r3, [pc, #192]	; (80155d0 <RegionUS915GetPhyParam+0x288>)
 801550e:	60bb      	str	r3, [r7, #8]
            break;
 8015510:	e04b      	b.n	80155aa <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MAX_NB_CHANNELS:
        {
            phyParam.Value = US915_MAX_NB_CHANNELS;
 8015512:	2348      	movs	r3, #72	; 0x48
 8015514:	60bb      	str	r3, [r7, #8]
            break;
 8015516:	e048      	b.n	80155aa <RegionUS915GetPhyParam+0x262>
        }
        case PHY_CHANNELS:
        {
            phyParam.Channels = NvmCtx.Channels;
 8015518:	4b2e      	ldr	r3, [pc, #184]	; (80155d4 <RegionUS915GetPhyParam+0x28c>)
 801551a:	60bb      	str	r3, [r7, #8]
            break;
 801551c:	e045      	b.n	80155aa <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_UPLINK_DWELL_TIME:
        case PHY_DEF_DOWNLINK_DWELL_TIME:
        {
            phyParam.Value = 0;
 801551e:	2300      	movs	r3, #0
 8015520:	60bb      	str	r3, [r7, #8]
            break;
 8015522:	e042      	b.n	80155aa <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_MAX_EIRP:
        {
            phyParam.fValue = US915_DEFAULT_MAX_ERP + 2.15f;
 8015524:	4b2c      	ldr	r3, [pc, #176]	; (80155d8 <RegionUS915GetPhyParam+0x290>)
 8015526:	60bb      	str	r3, [r7, #8]
            break;
 8015528:	e03f      	b.n	80155aa <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_ANTENNA_GAIN:
        {
            phyParam.fValue = 0;
 801552a:	f04f 0300 	mov.w	r3, #0
 801552e:	60bb      	str	r3, [r7, #8]
            break;
 8015530:	e03b      	b.n	80155aa <RegionUS915GetPhyParam+0x262>
        }
        case PHY_BEACON_CHANNEL_FREQ:
        {
            phyParam.Value = US915_BEACON_CHANNEL_FREQ + ( getPhy->Channel * US915_BEACON_CHANNEL_STEPWIDTH );
 8015532:	687b      	ldr	r3, [r7, #4]
 8015534:	791b      	ldrb	r3, [r3, #4]
 8015536:	461a      	mov	r2, r3
 8015538:	4b28      	ldr	r3, [pc, #160]	; (80155dc <RegionUS915GetPhyParam+0x294>)
 801553a:	fb03 f202 	mul.w	r2, r3, r2
 801553e:	4b22      	ldr	r3, [pc, #136]	; (80155c8 <RegionUS915GetPhyParam+0x280>)
 8015540:	4413      	add	r3, r2
 8015542:	60bb      	str	r3, [r7, #8]
            break;
 8015544:	e031      	b.n	80155aa <RegionUS915GetPhyParam+0x262>
        }
        case PHY_BEACON_FORMAT:
        {
            phyParam.BeaconFormat.BeaconSize = US915_BEACON_SIZE;
 8015546:	2317      	movs	r3, #23
 8015548:	723b      	strb	r3, [r7, #8]
            phyParam.BeaconFormat.Rfu1Size = US915_RFU1_SIZE;
 801554a:	2305      	movs	r3, #5
 801554c:	727b      	strb	r3, [r7, #9]
            phyParam.BeaconFormat.Rfu2Size = US915_RFU2_SIZE;
 801554e:	2303      	movs	r3, #3
 8015550:	72bb      	strb	r3, [r7, #10]
            break;
 8015552:	e02a      	b.n	80155aa <RegionUS915GetPhyParam+0x262>
        }
        case PHY_BEACON_CHANNEL_DR:
        {
            phyParam.Value = US915_BEACON_CHANNEL_DR;
 8015554:	2308      	movs	r3, #8
 8015556:	60bb      	str	r3, [r7, #8]
            break;
 8015558:	e027      	b.n	80155aa <RegionUS915GetPhyParam+0x262>
        }
        case PHY_BEACON_CHANNEL_STEPWIDTH:
        {
            phyParam.Value = US915_BEACON_CHANNEL_STEPWIDTH;
 801555a:	4b20      	ldr	r3, [pc, #128]	; (80155dc <RegionUS915GetPhyParam+0x294>)
 801555c:	60bb      	str	r3, [r7, #8]
            break;
 801555e:	e024      	b.n	80155aa <RegionUS915GetPhyParam+0x262>
        }
        case PHY_PING_SLOT_NB_CHANNELS:
        {
            phyParam.Value = US915_PING_SLOT_NB_CHANNELS;
 8015560:	2308      	movs	r3, #8
 8015562:	60bb      	str	r3, [r7, #8]
            break;
 8015564:	e021      	b.n	80155aa <RegionUS915GetPhyParam+0x262>
        }
        case PHY_BEACON_NB_CHANNELS:
        {
            phyParam.Value = US915_BEACON_NB_CHANNELS;
 8015566:	2308      	movs	r3, #8
 8015568:	60bb      	str	r3, [r7, #8]
            break;
 801556a:	e01e      	b.n	80155aa <RegionUS915GetPhyParam+0x262>
        }
        case PHY_PING_SLOT_CHANNEL_FREQ:
        {
            phyParam.Value = US915_PING_SLOT_CHANNEL_FREQ + ( getPhy->Channel * US915_BEACON_CHANNEL_STEPWIDTH );
 801556c:	687b      	ldr	r3, [r7, #4]
 801556e:	791b      	ldrb	r3, [r3, #4]
 8015570:	461a      	mov	r2, r3
 8015572:	4b1a      	ldr	r3, [pc, #104]	; (80155dc <RegionUS915GetPhyParam+0x294>)
 8015574:	fb03 f202 	mul.w	r2, r3, r2
 8015578:	4b13      	ldr	r3, [pc, #76]	; (80155c8 <RegionUS915GetPhyParam+0x280>)
 801557a:	4413      	add	r3, r2
 801557c:	60bb      	str	r3, [r7, #8]
            break;
 801557e:	e014      	b.n	80155aa <RegionUS915GetPhyParam+0x262>
        }
        case PHY_PING_SLOT_CHANNEL_DR:
        {
            phyParam.Value = US915_PING_SLOT_CHANNEL_DR;
 8015580:	2308      	movs	r3, #8
 8015582:	60bb      	str	r3, [r7, #8]
            break;
 8015584:	e011      	b.n	80155aa <RegionUS915GetPhyParam+0x262>
        }
        case PHY_SF_FROM_DR:
        {
            phyParam.Value = DataratesUS915[getPhy->Datarate];
 8015586:	687b      	ldr	r3, [r7, #4]
 8015588:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801558c:	461a      	mov	r2, r3
 801558e:	4b14      	ldr	r3, [pc, #80]	; (80155e0 <RegionUS915GetPhyParam+0x298>)
 8015590:	5c9b      	ldrb	r3, [r3, r2]
 8015592:	60bb      	str	r3, [r7, #8]
            break;
 8015594:	e009      	b.n	80155aa <RegionUS915GetPhyParam+0x262>
        }
        case PHY_BW_FROM_DR:
        {
            phyParam.Value = GetBandwidth( getPhy->Datarate );
 8015596:	687b      	ldr	r3, [r7, #4]
 8015598:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801559c:	4618      	mov	r0, r3
 801559e:	f7ff fe0f 	bl	80151c0 <GetBandwidth>
 80155a2:	4603      	mov	r3, r0
 80155a4:	60bb      	str	r3, [r7, #8]
            break;
 80155a6:	e000      	b.n	80155aa <RegionUS915GetPhyParam+0x262>
        }
        default:
        {
            break;
 80155a8:	bf00      	nop
        }
    }

    return phyParam;
 80155aa:	68bb      	ldr	r3, [r7, #8]
 80155ac:	60fb      	str	r3, [r7, #12]
 80155ae:	2300      	movs	r3, #0
 80155b0:	68fb      	ldr	r3, [r7, #12]
}
 80155b2:	4618      	mov	r0, r3
 80155b4:	3710      	adds	r7, #16
 80155b6:	46bd      	mov	sp, r7
 80155b8:	bd80      	pop	{r7, pc}
 80155ba:	bf00      	nop
 80155bc:	0801b6e8 	.word	0x0801b6e8
 80155c0:	0801b6f8 	.word	0x0801b6f8
 80155c4:	fffffc18 	.word	0xfffffc18
 80155c8:	370870a0 	.word	0x370870a0
 80155cc:	20001128 	.word	0x20001128
 80155d0:	20001140 	.word	0x20001140
 80155d4:	20000db4 	.word	0x20000db4
 80155d8:	4200999a 	.word	0x4200999a
 80155dc:	000927c0 	.word	0x000927c0
 80155e0:	0801b684 	.word	0x0801b684

080155e4 <RegionUS915SetBandTxDone>:

void RegionUS915SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
 80155e4:	b590      	push	{r4, r7, lr}
 80155e6:	b085      	sub	sp, #20
 80155e8:	af02      	add	r7, sp, #8
 80155ea:	6078      	str	r0, [r7, #4]
    RegionCommonSetBandTxDone( &NvmCtx.Bands[NvmCtx.Channels[txDone->Channel].Band],
 80155ec:	687b      	ldr	r3, [r7, #4]
 80155ee:	781b      	ldrb	r3, [r3, #0]
 80155f0:	4619      	mov	r1, r3
 80155f2:	4a10      	ldr	r2, [pc, #64]	; (8015634 <RegionUS915SetBandTxDone+0x50>)
 80155f4:	460b      	mov	r3, r1
 80155f6:	005b      	lsls	r3, r3, #1
 80155f8:	440b      	add	r3, r1
 80155fa:	009b      	lsls	r3, r3, #2
 80155fc:	4413      	add	r3, r2
 80155fe:	3309      	adds	r3, #9
 8015600:	781b      	ldrb	r3, [r3, #0]
 8015602:	461a      	mov	r2, r3
 8015604:	4613      	mov	r3, r2
 8015606:	009b      	lsls	r3, r3, #2
 8015608:	4413      	add	r3, r2
 801560a:	009b      	lsls	r3, r3, #2
 801560c:	f503 7358 	add.w	r3, r3, #864	; 0x360
 8015610:	4a08      	ldr	r2, [pc, #32]	; (8015634 <RegionUS915SetBandTxDone+0x50>)
 8015612:	1898      	adds	r0, r3, r2
 8015614:	687b      	ldr	r3, [r7, #4]
 8015616:	6899      	ldr	r1, [r3, #8]
 8015618:	687b      	ldr	r3, [r7, #4]
 801561a:	785c      	ldrb	r4, [r3, #1]
 801561c:	687b      	ldr	r3, [r7, #4]
 801561e:	691a      	ldr	r2, [r3, #16]
 8015620:	9200      	str	r2, [sp, #0]
 8015622:	68db      	ldr	r3, [r3, #12]
 8015624:	4622      	mov	r2, r4
 8015626:	f7fd ff70 	bl	801350a <RegionCommonSetBandTxDone>
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
}
 801562a:	bf00      	nop
 801562c:	370c      	adds	r7, #12
 801562e:	46bd      	mov	sp, r7
 8015630:	bd90      	pop	{r4, r7, pc}
 8015632:	bf00      	nop
 8015634:	20000db4 	.word	0x20000db4

08015638 <RegionUS915InitDefaults>:

void RegionUS915InitDefaults( InitDefaultsParams_t* params )
{
 8015638:	b580      	push	{r7, lr}
 801563a:	b088      	sub	sp, #32
 801563c:	af00      	add	r7, sp, #0
 801563e:	6078      	str	r0, [r7, #4]
    Band_t bands[US915_MAX_NB_BANDS] =
 8015640:	2301      	movs	r3, #1
 8015642:	813b      	strh	r3, [r7, #8]
 8015644:	2300      	movs	r3, #0
 8015646:	72bb      	strb	r3, [r7, #10]
 8015648:	2300      	movs	r3, #0
 801564a:	60fb      	str	r3, [r7, #12]
 801564c:	2300      	movs	r3, #0
 801564e:	613b      	str	r3, [r7, #16]
 8015650:	2300      	movs	r3, #0
 8015652:	617b      	str	r3, [r7, #20]
 8015654:	2300      	movs	r3, #0
 8015656:	763b      	strb	r3, [r7, #24]
    {
       US915_BAND0
    };

    switch( params->Type )
 8015658:	687b      	ldr	r3, [r7, #4]
 801565a:	791b      	ldrb	r3, [r3, #4]
 801565c:	2b03      	cmp	r3, #3
 801565e:	f200 80cb 	bhi.w	80157f8 <RegionUS915InitDefaults+0x1c0>
 8015662:	a201      	add	r2, pc, #4	; (adr r2, 8015668 <RegionUS915InitDefaults+0x30>)
 8015664:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015668:	08015679 	.word	0x08015679
 801566c:	08015797 	.word	0x08015797
 8015670:	08015797 	.word	0x08015797
 8015674:	080157df 	.word	0x080157df
    {
        case INIT_TYPE_DEFAULTS:
        {
            // Initialize 8 bit channel groups index
            NvmCtx.JoinChannelGroupsCurrentIndex = 0;
 8015678:	4b63      	ldr	r3, [pc, #396]	; (8015808 <RegionUS915InitDefaults+0x1d0>)
 801567a:	2200      	movs	r2, #0
 801567c:	f883 2398 	strb.w	r2, [r3, #920]	; 0x398

            // Initialize the join trials counter
            NvmCtx.JoinTrialsCounter = 0;
 8015680:	4b61      	ldr	r3, [pc, #388]	; (8015808 <RegionUS915InitDefaults+0x1d0>)
 8015682:	2200      	movs	r2, #0
 8015684:	f883 2399 	strb.w	r2, [r3, #921]	; 0x399

            // Default bands
            memcpy1( ( uint8_t* )NvmCtx.Bands, ( uint8_t* )bands, sizeof( Band_t ) * US915_MAX_NB_BANDS );
 8015688:	f107 0308 	add.w	r3, r7, #8
 801568c:	2214      	movs	r2, #20
 801568e:	4619      	mov	r1, r3
 8015690:	485e      	ldr	r0, [pc, #376]	; (801580c <RegionUS915InitDefaults+0x1d4>)
 8015692:	f000 fff4 	bl	801667e <memcpy1>

            // Default channels
            for( uint8_t i = 0; i < US915_MAX_NB_CHANNELS - 8; i++ )
 8015696:	2300      	movs	r3, #0
 8015698:	77fb      	strb	r3, [r7, #31]
 801569a:	e025      	b.n	80156e8 <RegionUS915InitDefaults+0xb0>
            {
                // 125 kHz channels
                NvmCtx.Channels[i].Frequency = 902300000 + i * 200000;
 801569c:	7ffb      	ldrb	r3, [r7, #31]
 801569e:	4a5c      	ldr	r2, [pc, #368]	; (8015810 <RegionUS915InitDefaults+0x1d8>)
 80156a0:	fb02 f203 	mul.w	r2, r2, r3
 80156a4:	4b5b      	ldr	r3, [pc, #364]	; (8015814 <RegionUS915InitDefaults+0x1dc>)
 80156a6:	4413      	add	r3, r2
 80156a8:	7ffa      	ldrb	r2, [r7, #31]
 80156aa:	4618      	mov	r0, r3
 80156ac:	4956      	ldr	r1, [pc, #344]	; (8015808 <RegionUS915InitDefaults+0x1d0>)
 80156ae:	4613      	mov	r3, r2
 80156b0:	005b      	lsls	r3, r3, #1
 80156b2:	4413      	add	r3, r2
 80156b4:	009b      	lsls	r3, r3, #2
 80156b6:	440b      	add	r3, r1
 80156b8:	6018      	str	r0, [r3, #0]
                NvmCtx.Channels[i].DrRange.Value = ( DR_3 << 4 ) | DR_0;
 80156ba:	7ffa      	ldrb	r2, [r7, #31]
 80156bc:	4952      	ldr	r1, [pc, #328]	; (8015808 <RegionUS915InitDefaults+0x1d0>)
 80156be:	4613      	mov	r3, r2
 80156c0:	005b      	lsls	r3, r3, #1
 80156c2:	4413      	add	r3, r2
 80156c4:	009b      	lsls	r3, r3, #2
 80156c6:	440b      	add	r3, r1
 80156c8:	3308      	adds	r3, #8
 80156ca:	2230      	movs	r2, #48	; 0x30
 80156cc:	701a      	strb	r2, [r3, #0]
                NvmCtx.Channels[i].Band = 0;
 80156ce:	7ffa      	ldrb	r2, [r7, #31]
 80156d0:	494d      	ldr	r1, [pc, #308]	; (8015808 <RegionUS915InitDefaults+0x1d0>)
 80156d2:	4613      	mov	r3, r2
 80156d4:	005b      	lsls	r3, r3, #1
 80156d6:	4413      	add	r3, r2
 80156d8:	009b      	lsls	r3, r3, #2
 80156da:	440b      	add	r3, r1
 80156dc:	3309      	adds	r3, #9
 80156de:	2200      	movs	r2, #0
 80156e0:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = 0; i < US915_MAX_NB_CHANNELS - 8; i++ )
 80156e2:	7ffb      	ldrb	r3, [r7, #31]
 80156e4:	3301      	adds	r3, #1
 80156e6:	77fb      	strb	r3, [r7, #31]
 80156e8:	7ffb      	ldrb	r3, [r7, #31]
 80156ea:	2b3f      	cmp	r3, #63	; 0x3f
 80156ec:	d9d6      	bls.n	801569c <RegionUS915InitDefaults+0x64>
            }
            for( uint8_t i = US915_MAX_NB_CHANNELS - 8; i < US915_MAX_NB_CHANNELS; i++ )
 80156ee:	2340      	movs	r3, #64	; 0x40
 80156f0:	77bb      	strb	r3, [r7, #30]
 80156f2:	e026      	b.n	8015742 <RegionUS915InitDefaults+0x10a>
            {
                // 500 kHz channels
                NvmCtx.Channels[i].Frequency = 903000000 + ( i - ( US915_MAX_NB_CHANNELS - 8 ) ) * 1600000;
 80156f4:	7fbb      	ldrb	r3, [r7, #30]
 80156f6:	3b40      	subs	r3, #64	; 0x40
 80156f8:	4a47      	ldr	r2, [pc, #284]	; (8015818 <RegionUS915InitDefaults+0x1e0>)
 80156fa:	fb02 f203 	mul.w	r2, r2, r3
 80156fe:	4b47      	ldr	r3, [pc, #284]	; (801581c <RegionUS915InitDefaults+0x1e4>)
 8015700:	4413      	add	r3, r2
 8015702:	7fba      	ldrb	r2, [r7, #30]
 8015704:	4618      	mov	r0, r3
 8015706:	4940      	ldr	r1, [pc, #256]	; (8015808 <RegionUS915InitDefaults+0x1d0>)
 8015708:	4613      	mov	r3, r2
 801570a:	005b      	lsls	r3, r3, #1
 801570c:	4413      	add	r3, r2
 801570e:	009b      	lsls	r3, r3, #2
 8015710:	440b      	add	r3, r1
 8015712:	6018      	str	r0, [r3, #0]
                NvmCtx.Channels[i].DrRange.Value = ( DR_4 << 4 ) | DR_4;
 8015714:	7fba      	ldrb	r2, [r7, #30]
 8015716:	493c      	ldr	r1, [pc, #240]	; (8015808 <RegionUS915InitDefaults+0x1d0>)
 8015718:	4613      	mov	r3, r2
 801571a:	005b      	lsls	r3, r3, #1
 801571c:	4413      	add	r3, r2
 801571e:	009b      	lsls	r3, r3, #2
 8015720:	440b      	add	r3, r1
 8015722:	3308      	adds	r3, #8
 8015724:	2244      	movs	r2, #68	; 0x44
 8015726:	701a      	strb	r2, [r3, #0]
                NvmCtx.Channels[i].Band = 0;
 8015728:	7fba      	ldrb	r2, [r7, #30]
 801572a:	4937      	ldr	r1, [pc, #220]	; (8015808 <RegionUS915InitDefaults+0x1d0>)
 801572c:	4613      	mov	r3, r2
 801572e:	005b      	lsls	r3, r3, #1
 8015730:	4413      	add	r3, r2
 8015732:	009b      	lsls	r3, r3, #2
 8015734:	440b      	add	r3, r1
 8015736:	3309      	adds	r3, #9
 8015738:	2200      	movs	r2, #0
 801573a:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = US915_MAX_NB_CHANNELS - 8; i < US915_MAX_NB_CHANNELS; i++ )
 801573c:	7fbb      	ldrb	r3, [r7, #30]
 801573e:	3301      	adds	r3, #1
 8015740:	77bb      	strb	r3, [r7, #30]
 8015742:	7fbb      	ldrb	r3, [r7, #30]
 8015744:	2b47      	cmp	r3, #71	; 0x47
 8015746:	d9d5      	bls.n	80156f4 <RegionUS915InitDefaults+0xbc>
            NvmCtx.ChannelsDefaultMask[2] = 0x0000;
            NvmCtx.ChannelsDefaultMask[3] = 0x0000;
            NvmCtx.ChannelsDefaultMask[4] = 0x0001;
            NvmCtx.ChannelsDefaultMask[5] = 0x0000;
#else
            NvmCtx.ChannelsDefaultMask[0] = 0xFFFF;
 8015748:	4b2f      	ldr	r3, [pc, #188]	; (8015808 <RegionUS915InitDefaults+0x1d0>)
 801574a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801574e:	f8a3 238c 	strh.w	r2, [r3, #908]	; 0x38c
            NvmCtx.ChannelsDefaultMask[1] = 0xFFFF;
 8015752:	4b2d      	ldr	r3, [pc, #180]	; (8015808 <RegionUS915InitDefaults+0x1d0>)
 8015754:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8015758:	f8a3 238e 	strh.w	r2, [r3, #910]	; 0x38e
            NvmCtx.ChannelsDefaultMask[2] = 0xFFFF;
 801575c:	4b2a      	ldr	r3, [pc, #168]	; (8015808 <RegionUS915InitDefaults+0x1d0>)
 801575e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8015762:	f8a3 2390 	strh.w	r2, [r3, #912]	; 0x390
            NvmCtx.ChannelsDefaultMask[3] = 0xFFFF;
 8015766:	4b28      	ldr	r3, [pc, #160]	; (8015808 <RegionUS915InitDefaults+0x1d0>)
 8015768:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801576c:	f8a3 2392 	strh.w	r2, [r3, #914]	; 0x392
            NvmCtx.ChannelsDefaultMask[4] = 0x00FF;
 8015770:	4b25      	ldr	r3, [pc, #148]	; (8015808 <RegionUS915InitDefaults+0x1d0>)
 8015772:	22ff      	movs	r2, #255	; 0xff
 8015774:	f8a3 2394 	strh.w	r2, [r3, #916]	; 0x394
            NvmCtx.ChannelsDefaultMask[5] = 0x0000;
 8015778:	4b23      	ldr	r3, [pc, #140]	; (8015808 <RegionUS915InitDefaults+0x1d0>)
 801577a:	2200      	movs	r2, #0
 801577c:	f8a3 2396 	strh.w	r2, [r3, #918]	; 0x396
#endif /* HYBRID_ENABLED == 1 */
            /* ST_WORKAROUND_END */

            // Copy channels default mask
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, NvmCtx.ChannelsDefaultMask, 6 );
 8015780:	2206      	movs	r2, #6
 8015782:	4927      	ldr	r1, [pc, #156]	; (8015820 <RegionUS915InitDefaults+0x1e8>)
 8015784:	4827      	ldr	r0, [pc, #156]	; (8015824 <RegionUS915InitDefaults+0x1ec>)
 8015786:	f7fd fe9a 	bl	80134be <RegionCommonChanMaskCopy>

            // Copy into channels mask remaining
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMaskRemaining, NvmCtx.ChannelsMask, 6 );
 801578a:	2206      	movs	r2, #6
 801578c:	4925      	ldr	r1, [pc, #148]	; (8015824 <RegionUS915InitDefaults+0x1ec>)
 801578e:	4826      	ldr	r0, [pc, #152]	; (8015828 <RegionUS915InitDefaults+0x1f0>)
 8015790:	f7fd fe95 	bl	80134be <RegionCommonChanMaskCopy>
            break;
 8015794:	e033      	b.n	80157fe <RegionUS915InitDefaults+0x1c6>
            // Intentional fallthrough
        }
        case INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS:
        {
            // Copy channels default mask
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, NvmCtx.ChannelsDefaultMask, 6 );
 8015796:	2206      	movs	r2, #6
 8015798:	4921      	ldr	r1, [pc, #132]	; (8015820 <RegionUS915InitDefaults+0x1e8>)
 801579a:	4822      	ldr	r0, [pc, #136]	; (8015824 <RegionUS915InitDefaults+0x1ec>)
 801579c:	f7fd fe8f 	bl	80134be <RegionCommonChanMaskCopy>

            for( uint8_t i = 0; i < 6; i++ )
 80157a0:	2300      	movs	r3, #0
 80157a2:	777b      	strb	r3, [r7, #29]
 80157a4:	e017      	b.n	80157d6 <RegionUS915InitDefaults+0x19e>
            { // Copy-And the channels mask
                NvmCtx.ChannelsMaskRemaining[i] &= NvmCtx.ChannelsMask[i];
 80157a6:	7f7b      	ldrb	r3, [r7, #29]
 80157a8:	4a17      	ldr	r2, [pc, #92]	; (8015808 <RegionUS915InitDefaults+0x1d0>)
 80157aa:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 80157ae:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80157b2:	7f7b      	ldrb	r3, [r7, #29]
 80157b4:	4a14      	ldr	r2, [pc, #80]	; (8015808 <RegionUS915InitDefaults+0x1d0>)
 80157b6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80157ba:	005b      	lsls	r3, r3, #1
 80157bc:	4413      	add	r3, r2
 80157be:	889a      	ldrh	r2, [r3, #4]
 80157c0:	7f7b      	ldrb	r3, [r7, #29]
 80157c2:	400a      	ands	r2, r1
 80157c4:	b291      	uxth	r1, r2
 80157c6:	4a10      	ldr	r2, [pc, #64]	; (8015808 <RegionUS915InitDefaults+0x1d0>)
 80157c8:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 80157cc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            for( uint8_t i = 0; i < 6; i++ )
 80157d0:	7f7b      	ldrb	r3, [r7, #29]
 80157d2:	3301      	adds	r3, #1
 80157d4:	777b      	strb	r3, [r7, #29]
 80157d6:	7f7b      	ldrb	r3, [r7, #29]
 80157d8:	2b05      	cmp	r3, #5
 80157da:	d9e4      	bls.n	80157a6 <RegionUS915InitDefaults+0x16e>
            }
            break;
 80157dc:	e00f      	b.n	80157fe <RegionUS915InitDefaults+0x1c6>
        }
        case INIT_TYPE_RESTORE_CTX:
        {
            if( params->NvmCtx != 0 )
 80157de:	687b      	ldr	r3, [r7, #4]
 80157e0:	681b      	ldr	r3, [r3, #0]
 80157e2:	2b00      	cmp	r3, #0
 80157e4:	d00a      	beq.n	80157fc <RegionUS915InitDefaults+0x1c4>
            {
                memcpy1( (uint8_t*) &NvmCtx, (uint8_t*) params->NvmCtx, sizeof( NvmCtx ) );
 80157e6:	687b      	ldr	r3, [r7, #4]
 80157e8:	681b      	ldr	r3, [r3, #0]
 80157ea:	f44f 7267 	mov.w	r2, #924	; 0x39c
 80157ee:	4619      	mov	r1, r3
 80157f0:	4805      	ldr	r0, [pc, #20]	; (8015808 <RegionUS915InitDefaults+0x1d0>)
 80157f2:	f000 ff44 	bl	801667e <memcpy1>
            }
            break;
 80157f6:	e001      	b.n	80157fc <RegionUS915InitDefaults+0x1c4>
        }
        default:
        {
            break;
 80157f8:	bf00      	nop
 80157fa:	e000      	b.n	80157fe <RegionUS915InitDefaults+0x1c6>
            break;
 80157fc:	bf00      	nop
        }
    }
}
 80157fe:	bf00      	nop
 8015800:	3720      	adds	r7, #32
 8015802:	46bd      	mov	sp, r7
 8015804:	bd80      	pop	{r7, pc}
 8015806:	bf00      	nop
 8015808:	20000db4 	.word	0x20000db4
 801580c:	20001114 	.word	0x20001114
 8015810:	00030d40 	.word	0x00030d40
 8015814:	35c80160 	.word	0x35c80160
 8015818:	00186a00 	.word	0x00186a00
 801581c:	35d2afc0 	.word	0x35d2afc0
 8015820:	20001140 	.word	0x20001140
 8015824:	20001128 	.word	0x20001128
 8015828:	20001134 	.word	0x20001134

0801582c <RegionUS915GetNvmCtx>:

void* RegionUS915GetNvmCtx( GetNvmCtxParams_t* params )
{
 801582c:	b480      	push	{r7}
 801582e:	b083      	sub	sp, #12
 8015830:	af00      	add	r7, sp, #0
 8015832:	6078      	str	r0, [r7, #4]
    params->nvmCtxSize = sizeof( RegionUS915NvmCtx_t );
 8015834:	687b      	ldr	r3, [r7, #4]
 8015836:	f44f 7267 	mov.w	r2, #924	; 0x39c
 801583a:	601a      	str	r2, [r3, #0]
    return &NvmCtx;
 801583c:	4b02      	ldr	r3, [pc, #8]	; (8015848 <RegionUS915GetNvmCtx+0x1c>)
}
 801583e:	4618      	mov	r0, r3
 8015840:	370c      	adds	r7, #12
 8015842:	46bd      	mov	sp, r7
 8015844:	bc80      	pop	{r7}
 8015846:	4770      	bx	lr
 8015848:	20000db4 	.word	0x20000db4

0801584c <RegionUS915Verify>:

bool RegionUS915Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 801584c:	b580      	push	{r7, lr}
 801584e:	b082      	sub	sp, #8
 8015850:	af00      	add	r7, sp, #0
 8015852:	6078      	str	r0, [r7, #4]
 8015854:	460b      	mov	r3, r1
 8015856:	70fb      	strb	r3, [r7, #3]
    switch( phyAttribute )
 8015858:	78fb      	ldrb	r3, [r7, #3]
 801585a:	2b0f      	cmp	r3, #15
 801585c:	d867      	bhi.n	801592e <RegionUS915Verify+0xe2>
 801585e:	a201      	add	r2, pc, #4	; (adr r2, 8015864 <RegionUS915Verify+0x18>)
 8015860:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015864:	080158a5 	.word	0x080158a5
 8015868:	0801592f 	.word	0x0801592f
 801586c:	0801592f 	.word	0x0801592f
 8015870:	0801592f 	.word	0x0801592f
 8015874:	0801592f 	.word	0x0801592f
 8015878:	080158b3 	.word	0x080158b3
 801587c:	080158d1 	.word	0x080158d1
 8015880:	080158ef 	.word	0x080158ef
 8015884:	0801592f 	.word	0x0801592f
 8015888:	0801590d 	.word	0x0801590d
 801588c:	0801590d 	.word	0x0801590d
 8015890:	0801592f 	.word	0x0801592f
 8015894:	0801592f 	.word	0x0801592f
 8015898:	0801592f 	.word	0x0801592f
 801589c:	0801592f 	.word	0x0801592f
 80158a0:	0801592b 	.word	0x0801592b
    {
        case PHY_FREQUENCY:
        {
            return VerifyRfFreq( verify->Frequency );
 80158a4:	687b      	ldr	r3, [r7, #4]
 80158a6:	681b      	ldr	r3, [r3, #0]
 80158a8:	4618      	mov	r0, r3
 80158aa:	f7ff fcdb 	bl	8015264 <VerifyRfFreq>
 80158ae:	4603      	mov	r3, r0
 80158b0:	e03e      	b.n	8015930 <RegionUS915Verify+0xe4>
        }
        case PHY_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, US915_TX_MIN_DATARATE, US915_TX_MAX_DATARATE );
 80158b2:	687b      	ldr	r3, [r7, #4]
 80158b4:	f993 3000 	ldrsb.w	r3, [r3]
 80158b8:	2204      	movs	r2, #4
 80158ba:	2100      	movs	r1, #0
 80158bc:	4618      	mov	r0, r3
 80158be:	f7fd fd81 	bl	80133c4 <RegionCommonValueInRange>
 80158c2:	4603      	mov	r3, r0
 80158c4:	2b00      	cmp	r3, #0
 80158c6:	bf14      	ite	ne
 80158c8:	2301      	movne	r3, #1
 80158ca:	2300      	moveq	r3, #0
 80158cc:	b2db      	uxtb	r3, r3
 80158ce:	e02f      	b.n	8015930 <RegionUS915Verify+0xe4>
        }
        case PHY_DEF_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, DR_0, DR_5 );
 80158d0:	687b      	ldr	r3, [r7, #4]
 80158d2:	f993 3000 	ldrsb.w	r3, [r3]
 80158d6:	2205      	movs	r2, #5
 80158d8:	2100      	movs	r1, #0
 80158da:	4618      	mov	r0, r3
 80158dc:	f7fd fd72 	bl	80133c4 <RegionCommonValueInRange>
 80158e0:	4603      	mov	r3, r0
 80158e2:	2b00      	cmp	r3, #0
 80158e4:	bf14      	ite	ne
 80158e6:	2301      	movne	r3, #1
 80158e8:	2300      	moveq	r3, #0
 80158ea:	b2db      	uxtb	r3, r3
 80158ec:	e020      	b.n	8015930 <RegionUS915Verify+0xe4>
        }
        case PHY_RX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, US915_RX_MIN_DATARATE, US915_RX_MAX_DATARATE );
 80158ee:	687b      	ldr	r3, [r7, #4]
 80158f0:	f993 3000 	ldrsb.w	r3, [r3]
 80158f4:	220d      	movs	r2, #13
 80158f6:	2108      	movs	r1, #8
 80158f8:	4618      	mov	r0, r3
 80158fa:	f7fd fd63 	bl	80133c4 <RegionCommonValueInRange>
 80158fe:	4603      	mov	r3, r0
 8015900:	2b00      	cmp	r3, #0
 8015902:	bf14      	ite	ne
 8015904:	2301      	movne	r3, #1
 8015906:	2300      	moveq	r3, #0
 8015908:	b2db      	uxtb	r3, r3
 801590a:	e011      	b.n	8015930 <RegionUS915Verify+0xe4>
        }
        case PHY_DEF_TX_POWER:
        case PHY_TX_POWER:
        {
            // Remark: switched min and max!
            return RegionCommonValueInRange( verify->TxPower, US915_MAX_TX_POWER, US915_MIN_TX_POWER );
 801590c:	687b      	ldr	r3, [r7, #4]
 801590e:	f993 3000 	ldrsb.w	r3, [r3]
 8015912:	220e      	movs	r2, #14
 8015914:	2100      	movs	r1, #0
 8015916:	4618      	mov	r0, r3
 8015918:	f7fd fd54 	bl	80133c4 <RegionCommonValueInRange>
 801591c:	4603      	mov	r3, r0
 801591e:	2b00      	cmp	r3, #0
 8015920:	bf14      	ite	ne
 8015922:	2301      	movne	r3, #1
 8015924:	2300      	moveq	r3, #0
 8015926:	b2db      	uxtb	r3, r3
 8015928:	e002      	b.n	8015930 <RegionUS915Verify+0xe4>
        }
        case PHY_DUTY_CYCLE:
        {
            return US915_DUTY_CYCLE_ENABLED;
 801592a:	2300      	movs	r3, #0
 801592c:	e000      	b.n	8015930 <RegionUS915Verify+0xe4>
        }
        default:
            return false;
 801592e:	2300      	movs	r3, #0
    }
}
 8015930:	4618      	mov	r0, r3
 8015932:	3708      	adds	r7, #8
 8015934:	46bd      	mov	sp, r7
 8015936:	bd80      	pop	{r7, pc}

08015938 <RegionUS915ApplyCFList>:

void RegionUS915ApplyCFList( ApplyCFListParams_t* applyCFList )
{
 8015938:	b480      	push	{r7}
 801593a:	b085      	sub	sp, #20
 801593c:	af00      	add	r7, sp, #0
 801593e:	6078      	str	r0, [r7, #4]
    // Size of the optional CF list must be 16 byte
    if( applyCFList->Size != 16 )
 8015940:	687b      	ldr	r3, [r7, #4]
 8015942:	791b      	ldrb	r3, [r3, #4]
 8015944:	2b10      	cmp	r3, #16
 8015946:	d165      	bne.n	8015a14 <RegionUS915ApplyCFList+0xdc>
    {
        return;
    }

    // Last byte CFListType must be 0x01 to indicate the CFList contains a series of ChMask fields
    if( applyCFList->Payload[15] != 0x01 )
 8015948:	687b      	ldr	r3, [r7, #4]
 801594a:	681b      	ldr	r3, [r3, #0]
 801594c:	330f      	adds	r3, #15
 801594e:	781b      	ldrb	r3, [r3, #0]
 8015950:	2b01      	cmp	r3, #1
 8015952:	d161      	bne.n	8015a18 <RegionUS915ApplyCFList+0xe0>
    {
        return;
    }

    // ChMask0 - ChMask4 must be set (every ChMask has 16 bit)
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 8015954:	2300      	movs	r3, #0
 8015956:	73fb      	strb	r3, [r7, #15]
 8015958:	2300      	movs	r3, #0
 801595a:	73bb      	strb	r3, [r7, #14]
 801595c:	e056      	b.n	8015a0c <RegionUS915ApplyCFList+0xd4>
    {
        NvmCtx.ChannelsMask[chMaskItr] = (uint16_t) (0x00FF & applyCFList->Payload[cntPayload]);
 801595e:	687b      	ldr	r3, [r7, #4]
 8015960:	681a      	ldr	r2, [r3, #0]
 8015962:	7bbb      	ldrb	r3, [r7, #14]
 8015964:	4413      	add	r3, r2
 8015966:	781a      	ldrb	r2, [r3, #0]
 8015968:	7bfb      	ldrb	r3, [r7, #15]
 801596a:	b291      	uxth	r1, r2
 801596c:	4a2d      	ldr	r2, [pc, #180]	; (8015a24 <RegionUS915ApplyCFList+0xec>)
 801596e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8015972:	005b      	lsls	r3, r3, #1
 8015974:	4413      	add	r3, r2
 8015976:	460a      	mov	r2, r1
 8015978:	809a      	strh	r2, [r3, #4]
        NvmCtx.ChannelsMask[chMaskItr] |= (uint16_t) (applyCFList->Payload[cntPayload+1] << 8);
 801597a:	7bfb      	ldrb	r3, [r7, #15]
 801597c:	4a29      	ldr	r2, [pc, #164]	; (8015a24 <RegionUS915ApplyCFList+0xec>)
 801597e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8015982:	005b      	lsls	r3, r3, #1
 8015984:	4413      	add	r3, r2
 8015986:	8899      	ldrh	r1, [r3, #4]
 8015988:	687b      	ldr	r3, [r7, #4]
 801598a:	681a      	ldr	r2, [r3, #0]
 801598c:	7bbb      	ldrb	r3, [r7, #14]
 801598e:	3301      	adds	r3, #1
 8015990:	4413      	add	r3, r2
 8015992:	781b      	ldrb	r3, [r3, #0]
 8015994:	b29b      	uxth	r3, r3
 8015996:	021b      	lsls	r3, r3, #8
 8015998:	b29a      	uxth	r2, r3
 801599a:	7bfb      	ldrb	r3, [r7, #15]
 801599c:	430a      	orrs	r2, r1
 801599e:	b291      	uxth	r1, r2
 80159a0:	4a20      	ldr	r2, [pc, #128]	; (8015a24 <RegionUS915ApplyCFList+0xec>)
 80159a2:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80159a6:	005b      	lsls	r3, r3, #1
 80159a8:	4413      	add	r3, r2
 80159aa:	460a      	mov	r2, r1
 80159ac:	809a      	strh	r2, [r3, #4]
        if( chMaskItr == 4 )
 80159ae:	7bfb      	ldrb	r3, [r7, #15]
 80159b0:	2b04      	cmp	r3, #4
 80159b2:	d110      	bne.n	80159d6 <RegionUS915ApplyCFList+0x9e>
        {
            NvmCtx.ChannelsMask[chMaskItr] = NvmCtx.ChannelsMask[chMaskItr] & CHANNELS_MASK_500KHZ_MASK;
 80159b4:	7bfb      	ldrb	r3, [r7, #15]
 80159b6:	4a1b      	ldr	r2, [pc, #108]	; (8015a24 <RegionUS915ApplyCFList+0xec>)
 80159b8:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80159bc:	005b      	lsls	r3, r3, #1
 80159be:	4413      	add	r3, r2
 80159c0:	889a      	ldrh	r2, [r3, #4]
 80159c2:	7bfb      	ldrb	r3, [r7, #15]
 80159c4:	b2d2      	uxtb	r2, r2
 80159c6:	b291      	uxth	r1, r2
 80159c8:	4a16      	ldr	r2, [pc, #88]	; (8015a24 <RegionUS915ApplyCFList+0xec>)
 80159ca:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80159ce:	005b      	lsls	r3, r3, #1
 80159d0:	4413      	add	r3, r2
 80159d2:	460a      	mov	r2, r1
 80159d4:	809a      	strh	r2, [r3, #4]
        }
        // Set the channel mask to the remaining
        NvmCtx.ChannelsMaskRemaining[chMaskItr] &= NvmCtx.ChannelsMask[chMaskItr];
 80159d6:	7bfb      	ldrb	r3, [r7, #15]
 80159d8:	4a12      	ldr	r2, [pc, #72]	; (8015a24 <RegionUS915ApplyCFList+0xec>)
 80159da:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 80159de:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80159e2:	7bfb      	ldrb	r3, [r7, #15]
 80159e4:	4a0f      	ldr	r2, [pc, #60]	; (8015a24 <RegionUS915ApplyCFList+0xec>)
 80159e6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80159ea:	005b      	lsls	r3, r3, #1
 80159ec:	4413      	add	r3, r2
 80159ee:	889a      	ldrh	r2, [r3, #4]
 80159f0:	7bfb      	ldrb	r3, [r7, #15]
 80159f2:	400a      	ands	r2, r1
 80159f4:	b291      	uxth	r1, r2
 80159f6:	4a0b      	ldr	r2, [pc, #44]	; (8015a24 <RegionUS915ApplyCFList+0xec>)
 80159f8:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 80159fc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 8015a00:	7bfb      	ldrb	r3, [r7, #15]
 8015a02:	3301      	adds	r3, #1
 8015a04:	73fb      	strb	r3, [r7, #15]
 8015a06:	7bbb      	ldrb	r3, [r7, #14]
 8015a08:	3302      	adds	r3, #2
 8015a0a:	73bb      	strb	r3, [r7, #14]
 8015a0c:	7bfb      	ldrb	r3, [r7, #15]
 8015a0e:	2b04      	cmp	r3, #4
 8015a10:	d9a5      	bls.n	801595e <RegionUS915ApplyCFList+0x26>
 8015a12:	e002      	b.n	8015a1a <RegionUS915ApplyCFList+0xe2>
        return;
 8015a14:	bf00      	nop
 8015a16:	e000      	b.n	8015a1a <RegionUS915ApplyCFList+0xe2>
        return;
 8015a18:	bf00      	nop
    }
}
 8015a1a:	3714      	adds	r7, #20
 8015a1c:	46bd      	mov	sp, r7
 8015a1e:	bc80      	pop	{r7}
 8015a20:	4770      	bx	lr
 8015a22:	bf00      	nop
 8015a24:	20000db4 	.word	0x20000db4

08015a28 <RegionUS915ChanMaskSet>:

bool RegionUS915ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 8015a28:	b580      	push	{r7, lr}
 8015a2a:	b084      	sub	sp, #16
 8015a2c:	af00      	add	r7, sp, #0
 8015a2e:	6078      	str	r0, [r7, #4]
    uint8_t nbChannels = RegionCommonCountChannels( chanMaskSet->ChannelsMaskIn, 0, 4 );
 8015a30:	687b      	ldr	r3, [r7, #4]
 8015a32:	681b      	ldr	r3, [r3, #0]
 8015a34:	2204      	movs	r2, #4
 8015a36:	2100      	movs	r1, #0
 8015a38:	4618      	mov	r0, r3
 8015a3a:	f7fd fd14 	bl	8013466 <RegionCommonCountChannels>
 8015a3e:	4603      	mov	r3, r0
 8015a40:	73bb      	strb	r3, [r7, #14]

    // Check the number of active channels
    if( ( nbChannels < 2 ) &&
 8015a42:	7bbb      	ldrb	r3, [r7, #14]
 8015a44:	2b01      	cmp	r3, #1
 8015a46:	d804      	bhi.n	8015a52 <RegionUS915ChanMaskSet+0x2a>
 8015a48:	7bbb      	ldrb	r3, [r7, #14]
 8015a4a:	2b00      	cmp	r3, #0
 8015a4c:	d001      	beq.n	8015a52 <RegionUS915ChanMaskSet+0x2a>
        ( nbChannels > 0 ) )
    {
        return false;
 8015a4e:	2300      	movs	r3, #0
 8015a50:	e043      	b.n	8015ada <RegionUS915ChanMaskSet+0xb2>
    }

    switch( chanMaskSet->ChannelsMaskType )
 8015a52:	687b      	ldr	r3, [r7, #4]
 8015a54:	791b      	ldrb	r3, [r3, #4]
 8015a56:	2b00      	cmp	r3, #0
 8015a58:	d002      	beq.n	8015a60 <RegionUS915ChanMaskSet+0x38>
 8015a5a:	2b01      	cmp	r3, #1
 8015a5c:	d032      	beq.n	8015ac4 <RegionUS915ChanMaskSet+0x9c>
 8015a5e:	e039      	b.n	8015ad4 <RegionUS915ChanMaskSet+0xac>
    {
        case CHANNELS_MASK:
        {
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 8015a60:	687b      	ldr	r3, [r7, #4]
 8015a62:	681b      	ldr	r3, [r3, #0]
 8015a64:	2206      	movs	r2, #6
 8015a66:	4619      	mov	r1, r3
 8015a68:	481e      	ldr	r0, [pc, #120]	; (8015ae4 <RegionUS915ChanMaskSet+0xbc>)
 8015a6a:	f7fd fd28 	bl	80134be <RegionCommonChanMaskCopy>

            NvmCtx.ChannelsDefaultMask[4] = NvmCtx.ChannelsDefaultMask[4] & CHANNELS_MASK_500KHZ_MASK;
 8015a6e:	4b1e      	ldr	r3, [pc, #120]	; (8015ae8 <RegionUS915ChanMaskSet+0xc0>)
 8015a70:	f8b3 3394 	ldrh.w	r3, [r3, #916]	; 0x394
 8015a74:	b2db      	uxtb	r3, r3
 8015a76:	b29a      	uxth	r2, r3
 8015a78:	4b1b      	ldr	r3, [pc, #108]	; (8015ae8 <RegionUS915ChanMaskSet+0xc0>)
 8015a7a:	f8a3 2394 	strh.w	r2, [r3, #916]	; 0x394
            NvmCtx.ChannelsDefaultMask[5] = 0x0000;
 8015a7e:	4b1a      	ldr	r3, [pc, #104]	; (8015ae8 <RegionUS915ChanMaskSet+0xc0>)
 8015a80:	2200      	movs	r2, #0
 8015a82:	f8a3 2396 	strh.w	r2, [r3, #918]	; 0x396

            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 8015a86:	2300      	movs	r3, #0
 8015a88:	73fb      	strb	r3, [r7, #15]
 8015a8a:	e017      	b.n	8015abc <RegionUS915ChanMaskSet+0x94>
            { // Copy-And the channels mask
                NvmCtx.ChannelsMaskRemaining[i] &= NvmCtx.ChannelsMask[i];
 8015a8c:	7bfb      	ldrb	r3, [r7, #15]
 8015a8e:	4a16      	ldr	r2, [pc, #88]	; (8015ae8 <RegionUS915ChanMaskSet+0xc0>)
 8015a90:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 8015a94:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8015a98:	7bfb      	ldrb	r3, [r7, #15]
 8015a9a:	4a13      	ldr	r2, [pc, #76]	; (8015ae8 <RegionUS915ChanMaskSet+0xc0>)
 8015a9c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8015aa0:	005b      	lsls	r3, r3, #1
 8015aa2:	4413      	add	r3, r2
 8015aa4:	889a      	ldrh	r2, [r3, #4]
 8015aa6:	7bfb      	ldrb	r3, [r7, #15]
 8015aa8:	400a      	ands	r2, r1
 8015aaa:	b291      	uxth	r1, r2
 8015aac:	4a0e      	ldr	r2, [pc, #56]	; (8015ae8 <RegionUS915ChanMaskSet+0xc0>)
 8015aae:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 8015ab2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 8015ab6:	7bfb      	ldrb	r3, [r7, #15]
 8015ab8:	3301      	adds	r3, #1
 8015aba:	73fb      	strb	r3, [r7, #15]
 8015abc:	7bfb      	ldrb	r3, [r7, #15]
 8015abe:	2b05      	cmp	r3, #5
 8015ac0:	d9e4      	bls.n	8015a8c <RegionUS915ChanMaskSet+0x64>
            }
            break;
 8015ac2:	e009      	b.n	8015ad8 <RegionUS915ChanMaskSet+0xb0>
        }
        case CHANNELS_DEFAULT_MASK:
        {
            RegionCommonChanMaskCopy( NvmCtx.ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 8015ac4:	687b      	ldr	r3, [r7, #4]
 8015ac6:	681b      	ldr	r3, [r3, #0]
 8015ac8:	2206      	movs	r2, #6
 8015aca:	4619      	mov	r1, r3
 8015acc:	4807      	ldr	r0, [pc, #28]	; (8015aec <RegionUS915ChanMaskSet+0xc4>)
 8015ace:	f7fd fcf6 	bl	80134be <RegionCommonChanMaskCopy>
            break;
 8015ad2:	e001      	b.n	8015ad8 <RegionUS915ChanMaskSet+0xb0>
        }
        default:
            return false;
 8015ad4:	2300      	movs	r3, #0
 8015ad6:	e000      	b.n	8015ada <RegionUS915ChanMaskSet+0xb2>
    }
    return true;
 8015ad8:	2301      	movs	r3, #1
}
 8015ada:	4618      	mov	r0, r3
 8015adc:	3710      	adds	r7, #16
 8015ade:	46bd      	mov	sp, r7
 8015ae0:	bd80      	pop	{r7, pc}
 8015ae2:	bf00      	nop
 8015ae4:	20001128 	.word	0x20001128
 8015ae8:	20000db4 	.word	0x20000db4
 8015aec:	20001140 	.word	0x20001140

08015af0 <RegionUS915ComputeRxWindowParameters>:

void RegionUS915ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 8015af0:	b580      	push	{r7, lr}
 8015af2:	b088      	sub	sp, #32
 8015af4:	af02      	add	r7, sp, #8
 8015af6:	60ba      	str	r2, [r7, #8]
 8015af8:	607b      	str	r3, [r7, #4]
 8015afa:	4603      	mov	r3, r0
 8015afc:	73fb      	strb	r3, [r7, #15]
 8015afe:	460b      	mov	r3, r1
 8015b00:	73bb      	strb	r3, [r7, #14]
    /* ST_WORKAROUND_BEGIN: remove float/double */
    uint32_t tSymbol = 0;
 8015b02:	2300      	movs	r3, #0
 8015b04:	617b      	str	r3, [r7, #20]
    /* ST_WORKAROUND_END */

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, US915_RX_MAX_DATARATE );
 8015b06:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015b0a:	2b0d      	cmp	r3, #13
 8015b0c:	bfa8      	it	ge
 8015b0e:	230d      	movge	r3, #13
 8015b10:	b25a      	sxtb	r2, r3
 8015b12:	687b      	ldr	r3, [r7, #4]
 8015b14:	705a      	strb	r2, [r3, #1]
    rxConfigParams->Bandwidth = GetBandwidth( rxConfigParams->Datarate );
 8015b16:	687b      	ldr	r3, [r7, #4]
 8015b18:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8015b1c:	4618      	mov	r0, r3
 8015b1e:	f7ff fb4f 	bl	80151c0 <GetBandwidth>
 8015b22:	4603      	mov	r3, r0
 8015b24:	b2da      	uxtb	r2, r3
 8015b26:	687b      	ldr	r3, [r7, #4]
 8015b28:	709a      	strb	r2, [r3, #2]

    tSymbol = RegionCommonComputeSymbolTimeLoRa( DataratesUS915[rxConfigParams->Datarate], BandwidthsUS915[rxConfigParams->Datarate] );
 8015b2a:	687b      	ldr	r3, [r7, #4]
 8015b2c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8015b30:	461a      	mov	r2, r3
 8015b32:	4b10      	ldr	r3, [pc, #64]	; (8015b74 <RegionUS915ComputeRxWindowParameters+0x84>)
 8015b34:	5c9a      	ldrb	r2, [r3, r2]
 8015b36:	687b      	ldr	r3, [r7, #4]
 8015b38:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8015b3c:	4619      	mov	r1, r3
 8015b3e:	4b0e      	ldr	r3, [pc, #56]	; (8015b78 <RegionUS915ComputeRxWindowParameters+0x88>)
 8015b40:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8015b44:	4619      	mov	r1, r3
 8015b46:	4610      	mov	r0, r2
 8015b48:	f7fd fe6e 	bl	8013828 <RegionCommonComputeSymbolTimeLoRa>
 8015b4c:	6178      	str	r0, [r7, #20]

    RegionCommonComputeRxWindowParameters( tSymbol, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 8015b4e:	4b0b      	ldr	r3, [pc, #44]	; (8015b7c <RegionUS915ComputeRxWindowParameters+0x8c>)
 8015b50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8015b52:	4798      	blx	r3
 8015b54:	687b      	ldr	r3, [r7, #4]
 8015b56:	3308      	adds	r3, #8
 8015b58:	687a      	ldr	r2, [r7, #4]
 8015b5a:	320c      	adds	r2, #12
 8015b5c:	7bb9      	ldrb	r1, [r7, #14]
 8015b5e:	9201      	str	r2, [sp, #4]
 8015b60:	9300      	str	r3, [sp, #0]
 8015b62:	4603      	mov	r3, r0
 8015b64:	68ba      	ldr	r2, [r7, #8]
 8015b66:	6978      	ldr	r0, [r7, #20]
 8015b68:	f7fd fe80 	bl	801386c <RegionCommonComputeRxWindowParameters>
}
 8015b6c:	bf00      	nop
 8015b6e:	3718      	adds	r7, #24
 8015b70:	46bd      	mov	sp, r7
 8015b72:	bd80      	pop	{r7, pc}
 8015b74:	0801b684 	.word	0x0801b684
 8015b78:	0801b694 	.word	0x0801b694
 8015b7c:	0801b708 	.word	0x0801b708

08015b80 <RegionUS915RxConfig>:

bool RegionUS915RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 8015b80:	b590      	push	{r4, r7, lr}
 8015b82:	b091      	sub	sp, #68	; 0x44
 8015b84:	af0a      	add	r7, sp, #40	; 0x28
 8015b86:	6078      	str	r0, [r7, #4]
 8015b88:	6039      	str	r1, [r7, #0]
    int8_t dr = rxConfig->Datarate;
 8015b8a:	687b      	ldr	r3, [r7, #4]
 8015b8c:	785b      	ldrb	r3, [r3, #1]
 8015b8e:	73fb      	strb	r3, [r7, #15]
    uint8_t maxPayload = 0;
 8015b90:	2300      	movs	r3, #0
 8015b92:	75fb      	strb	r3, [r7, #23]
    int8_t phyDr = 0;
 8015b94:	2300      	movs	r3, #0
 8015b96:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = rxConfig->Frequency;
 8015b98:	687b      	ldr	r3, [r7, #4]
 8015b9a:	685b      	ldr	r3, [r3, #4]
 8015b9c:	613b      	str	r3, [r7, #16]

    if( Radio.GetStatus( ) != RF_IDLE )
 8015b9e:	4b34      	ldr	r3, [pc, #208]	; (8015c70 <RegionUS915RxConfig+0xf0>)
 8015ba0:	685b      	ldr	r3, [r3, #4]
 8015ba2:	4798      	blx	r3
 8015ba4:	4603      	mov	r3, r0
 8015ba6:	2b00      	cmp	r3, #0
 8015ba8:	d001      	beq.n	8015bae <RegionUS915RxConfig+0x2e>
    {
        return false;
 8015baa:	2300      	movs	r3, #0
 8015bac:	e05c      	b.n	8015c68 <RegionUS915RxConfig+0xe8>
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 8015bae:	687b      	ldr	r3, [r7, #4]
 8015bb0:	7cdb      	ldrb	r3, [r3, #19]
 8015bb2:	2b00      	cmp	r3, #0
 8015bb4:	d109      	bne.n	8015bca <RegionUS915RxConfig+0x4a>
    {
        // Apply window 1 frequency
        frequency = US915_FIRST_RX1_CHANNEL + ( rxConfig->Channel % 8 ) * US915_STEPWIDTH_RX1_CHANNEL;
 8015bb6:	687b      	ldr	r3, [r7, #4]
 8015bb8:	781b      	ldrb	r3, [r3, #0]
 8015bba:	f003 0307 	and.w	r3, r3, #7
 8015bbe:	4a2d      	ldr	r2, [pc, #180]	; (8015c74 <RegionUS915RxConfig+0xf4>)
 8015bc0:	fb02 f203 	mul.w	r2, r2, r3
 8015bc4:	4b2c      	ldr	r3, [pc, #176]	; (8015c78 <RegionUS915RxConfig+0xf8>)
 8015bc6:	4413      	add	r3, r2
 8015bc8:	613b      	str	r3, [r7, #16]
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesUS915[dr];
 8015bca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015bce:	4a2b      	ldr	r2, [pc, #172]	; (8015c7c <RegionUS915RxConfig+0xfc>)
 8015bd0:	5cd3      	ldrb	r3, [r2, r3]
 8015bd2:	73bb      	strb	r3, [r7, #14]

    Radio.SetChannel( frequency );
 8015bd4:	4b26      	ldr	r3, [pc, #152]	; (8015c70 <RegionUS915RxConfig+0xf0>)
 8015bd6:	68db      	ldr	r3, [r3, #12]
 8015bd8:	6938      	ldr	r0, [r7, #16]
 8015bda:	4798      	blx	r3

    // Radio configuration
    Radio.SetRxConfig( MODEM_LORA, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 8015bdc:	4b24      	ldr	r3, [pc, #144]	; (8015c70 <RegionUS915RxConfig+0xf0>)
 8015bde:	699c      	ldr	r4, [r3, #24]
 8015be0:	687b      	ldr	r3, [r7, #4]
 8015be2:	789b      	ldrb	r3, [r3, #2]
 8015be4:	4618      	mov	r0, r3
 8015be6:	f997 100e 	ldrsb.w	r1, [r7, #14]
 8015bea:	687b      	ldr	r3, [r7, #4]
 8015bec:	689b      	ldr	r3, [r3, #8]
 8015bee:	b29b      	uxth	r3, r3
 8015bf0:	687a      	ldr	r2, [r7, #4]
 8015bf2:	7c92      	ldrb	r2, [r2, #18]
 8015bf4:	9209      	str	r2, [sp, #36]	; 0x24
 8015bf6:	2201      	movs	r2, #1
 8015bf8:	9208      	str	r2, [sp, #32]
 8015bfa:	2200      	movs	r2, #0
 8015bfc:	9207      	str	r2, [sp, #28]
 8015bfe:	2200      	movs	r2, #0
 8015c00:	9206      	str	r2, [sp, #24]
 8015c02:	2200      	movs	r2, #0
 8015c04:	9205      	str	r2, [sp, #20]
 8015c06:	2200      	movs	r2, #0
 8015c08:	9204      	str	r2, [sp, #16]
 8015c0a:	2200      	movs	r2, #0
 8015c0c:	9203      	str	r2, [sp, #12]
 8015c0e:	9302      	str	r3, [sp, #8]
 8015c10:	2308      	movs	r3, #8
 8015c12:	9301      	str	r3, [sp, #4]
 8015c14:	2300      	movs	r3, #0
 8015c16:	9300      	str	r3, [sp, #0]
 8015c18:	2301      	movs	r3, #1
 8015c1a:	460a      	mov	r2, r1
 8015c1c:	4601      	mov	r1, r0
 8015c1e:	2001      	movs	r0, #1
 8015c20:	47a0      	blx	r4

    if( rxConfig->RepeaterSupport == true )
 8015c22:	687b      	ldr	r3, [r7, #4]
 8015c24:	7c5b      	ldrb	r3, [r3, #17]
 8015c26:	2b00      	cmp	r3, #0
 8015c28:	d005      	beq.n	8015c36 <RegionUS915RxConfig+0xb6>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterUS915[dr];
 8015c2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015c2e:	4a14      	ldr	r2, [pc, #80]	; (8015c80 <RegionUS915RxConfig+0x100>)
 8015c30:	5cd3      	ldrb	r3, [r2, r3]
 8015c32:	75fb      	strb	r3, [r7, #23]
 8015c34:	e004      	b.n	8015c40 <RegionUS915RxConfig+0xc0>
    }
    else
    {
        maxPayload = MaxPayloadOfDatarateUS915[dr];
 8015c36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015c3a:	4a12      	ldr	r2, [pc, #72]	; (8015c84 <RegionUS915RxConfig+0x104>)
 8015c3c:	5cd3      	ldrb	r3, [r2, r3]
 8015c3e:	75fb      	strb	r3, [r7, #23]
    }
    Radio.SetMaxPayloadLength( MODEM_LORA, maxPayload + LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE );
 8015c40:	4b0b      	ldr	r3, [pc, #44]	; (8015c70 <RegionUS915RxConfig+0xf0>)
 8015c42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8015c44:	7dfa      	ldrb	r2, [r7, #23]
 8015c46:	320d      	adds	r2, #13
 8015c48:	b2d2      	uxtb	r2, r2
 8015c4a:	4611      	mov	r1, r2
 8015c4c:	2001      	movs	r0, #1
 8015c4e:	4798      	blx	r3
    /* ST_WORKAROUND_BEGIN: Print Rx config */
    RegionCommonRxConfigPrint(rxConfig->RxSlot, frequency, dr);
 8015c50:	687b      	ldr	r3, [r7, #4]
 8015c52:	7cdb      	ldrb	r3, [r3, #19]
 8015c54:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8015c58:	6939      	ldr	r1, [r7, #16]
 8015c5a:	4618      	mov	r0, r3
 8015c5c:	f7fd ff96 	bl	8013b8c <RegionCommonRxConfigPrint>
    /* ST_WORKAROUND_END */

    *datarate = (uint8_t) dr;
 8015c60:	683b      	ldr	r3, [r7, #0]
 8015c62:	7bfa      	ldrb	r2, [r7, #15]
 8015c64:	701a      	strb	r2, [r3, #0]
    return true;
 8015c66:	2301      	movs	r3, #1
}
 8015c68:	4618      	mov	r0, r3
 8015c6a:	371c      	adds	r7, #28
 8015c6c:	46bd      	mov	sp, r7
 8015c6e:	bd90      	pop	{r4, r7, pc}
 8015c70:	0801b708 	.word	0x0801b708
 8015c74:	000927c0 	.word	0x000927c0
 8015c78:	370870a0 	.word	0x370870a0
 8015c7c:	0801b684 	.word	0x0801b684
 8015c80:	0801b6f8 	.word	0x0801b6f8
 8015c84:	0801b6e8 	.word	0x0801b6e8

08015c88 <RegionUS915TxConfig>:

bool RegionUS915TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 8015c88:	b590      	push	{r4, r7, lr}
 8015c8a:	b093      	sub	sp, #76	; 0x4c
 8015c8c:	af0a      	add	r7, sp, #40	; 0x28
 8015c8e:	60f8      	str	r0, [r7, #12]
 8015c90:	60b9      	str	r1, [r7, #8]
 8015c92:	607a      	str	r2, [r7, #4]
    int8_t phyDr = DataratesUS915[txConfig->Datarate];
 8015c94:	68fb      	ldr	r3, [r7, #12]
 8015c96:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8015c9a:	461a      	mov	r2, r3
 8015c9c:	4b46      	ldr	r3, [pc, #280]	; (8015db8 <RegionUS915TxConfig+0x130>)
 8015c9e:	5c9b      	ldrb	r3, [r3, r2]
 8015ca0:	77fb      	strb	r3, [r7, #31]
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, NvmCtx.Bands[NvmCtx.Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, NvmCtx.ChannelsMask );
 8015ca2:	68fb      	ldr	r3, [r7, #12]
 8015ca4:	f993 0002 	ldrsb.w	r0, [r3, #2]
 8015ca8:	68fb      	ldr	r3, [r7, #12]
 8015caa:	781b      	ldrb	r3, [r3, #0]
 8015cac:	4619      	mov	r1, r3
 8015cae:	4a43      	ldr	r2, [pc, #268]	; (8015dbc <RegionUS915TxConfig+0x134>)
 8015cb0:	460b      	mov	r3, r1
 8015cb2:	005b      	lsls	r3, r3, #1
 8015cb4:	440b      	add	r3, r1
 8015cb6:	009b      	lsls	r3, r3, #2
 8015cb8:	4413      	add	r3, r2
 8015cba:	3309      	adds	r3, #9
 8015cbc:	781b      	ldrb	r3, [r3, #0]
 8015cbe:	4619      	mov	r1, r3
 8015cc0:	4a3e      	ldr	r2, [pc, #248]	; (8015dbc <RegionUS915TxConfig+0x134>)
 8015cc2:	460b      	mov	r3, r1
 8015cc4:	009b      	lsls	r3, r3, #2
 8015cc6:	440b      	add	r3, r1
 8015cc8:	009b      	lsls	r3, r3, #2
 8015cca:	4413      	add	r3, r2
 8015ccc:	f203 3362 	addw	r3, r3, #866	; 0x362
 8015cd0:	f993 1000 	ldrsb.w	r1, [r3]
 8015cd4:	68fb      	ldr	r3, [r7, #12]
 8015cd6:	f993 2001 	ldrsb.w	r2, [r3, #1]
 8015cda:	4b39      	ldr	r3, [pc, #228]	; (8015dc0 <RegionUS915TxConfig+0x138>)
 8015cdc:	f7ff fa8e 	bl	80151fc <LimitTxPower>
 8015ce0:	4603      	mov	r3, r0
 8015ce2:	77bb      	strb	r3, [r7, #30]
    uint32_t bandwidth = GetBandwidth( txConfig->Datarate );
 8015ce4:	68fb      	ldr	r3, [r7, #12]
 8015ce6:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8015cea:	4618      	mov	r0, r3
 8015cec:	f7ff fa68 	bl	80151c0 <GetBandwidth>
 8015cf0:	61b8      	str	r0, [r7, #24]
    int8_t phyTxPower = 0;
 8015cf2:	2300      	movs	r3, #0
 8015cf4:	75fb      	strb	r3, [r7, #23]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, US915_DEFAULT_MAX_ERP, 0 );
 8015cf6:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8015cfa:	f04f 0200 	mov.w	r2, #0
 8015cfe:	4931      	ldr	r1, [pc, #196]	; (8015dc4 <RegionUS915TxConfig+0x13c>)
 8015d00:	4618      	mov	r0, r3
 8015d02:	f7fd fdf5 	bl	80138f0 <RegionCommonComputeTxPower>
 8015d06:	4603      	mov	r3, r0
 8015d08:	75fb      	strb	r3, [r7, #23]

    // Setup the radio frequency
    Radio.SetChannel( NvmCtx.Channels[txConfig->Channel].Frequency );
 8015d0a:	4b2f      	ldr	r3, [pc, #188]	; (8015dc8 <RegionUS915TxConfig+0x140>)
 8015d0c:	68da      	ldr	r2, [r3, #12]
 8015d0e:	68fb      	ldr	r3, [r7, #12]
 8015d10:	781b      	ldrb	r3, [r3, #0]
 8015d12:	4618      	mov	r0, r3
 8015d14:	4929      	ldr	r1, [pc, #164]	; (8015dbc <RegionUS915TxConfig+0x134>)
 8015d16:	4603      	mov	r3, r0
 8015d18:	005b      	lsls	r3, r3, #1
 8015d1a:	4403      	add	r3, r0
 8015d1c:	009b      	lsls	r3, r3, #2
 8015d1e:	440b      	add	r3, r1
 8015d20:	681b      	ldr	r3, [r3, #0]
 8015d22:	4618      	mov	r0, r3
 8015d24:	4790      	blx	r2

    Radio.SetTxConfig( MODEM_LORA, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 8015d26:	4b28      	ldr	r3, [pc, #160]	; (8015dc8 <RegionUS915TxConfig+0x140>)
 8015d28:	69dc      	ldr	r4, [r3, #28]
 8015d2a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8015d2e:	f997 1017 	ldrsb.w	r1, [r7, #23]
 8015d32:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8015d36:	9208      	str	r2, [sp, #32]
 8015d38:	2200      	movs	r2, #0
 8015d3a:	9207      	str	r2, [sp, #28]
 8015d3c:	2200      	movs	r2, #0
 8015d3e:	9206      	str	r2, [sp, #24]
 8015d40:	2200      	movs	r2, #0
 8015d42:	9205      	str	r2, [sp, #20]
 8015d44:	2201      	movs	r2, #1
 8015d46:	9204      	str	r2, [sp, #16]
 8015d48:	2200      	movs	r2, #0
 8015d4a:	9203      	str	r2, [sp, #12]
 8015d4c:	2208      	movs	r2, #8
 8015d4e:	9202      	str	r2, [sp, #8]
 8015d50:	2201      	movs	r2, #1
 8015d52:	9201      	str	r2, [sp, #4]
 8015d54:	9300      	str	r3, [sp, #0]
 8015d56:	69bb      	ldr	r3, [r7, #24]
 8015d58:	2200      	movs	r2, #0
 8015d5a:	2001      	movs	r0, #1
 8015d5c:	47a0      	blx	r4
    /* ST_WORKAROUND_BEGIN: Print Tx config */
    RegionCommonTxConfigPrint(NvmCtx.Channels[txConfig->Channel].Frequency, txConfig->Datarate);
 8015d5e:	68fb      	ldr	r3, [r7, #12]
 8015d60:	781b      	ldrb	r3, [r3, #0]
 8015d62:	4619      	mov	r1, r3
 8015d64:	4a15      	ldr	r2, [pc, #84]	; (8015dbc <RegionUS915TxConfig+0x134>)
 8015d66:	460b      	mov	r3, r1
 8015d68:	005b      	lsls	r3, r3, #1
 8015d6a:	440b      	add	r3, r1
 8015d6c:	009b      	lsls	r3, r3, #2
 8015d6e:	4413      	add	r3, r2
 8015d70:	681a      	ldr	r2, [r3, #0]
 8015d72:	68fb      	ldr	r3, [r7, #12]
 8015d74:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8015d78:	4619      	mov	r1, r3
 8015d7a:	4610      	mov	r0, r2
 8015d7c:	f7fd ff44 	bl	8013c08 <RegionCommonTxConfigPrint>
    /* ST_WORKAROUND_END */

    // Setup maximum payload length of the radio driver
    Radio.SetMaxPayloadLength( MODEM_LORA, txConfig->PktLen );
 8015d80:	4b11      	ldr	r3, [pc, #68]	; (8015dc8 <RegionUS915TxConfig+0x140>)
 8015d82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8015d84:	68fa      	ldr	r2, [r7, #12]
 8015d86:	8992      	ldrh	r2, [r2, #12]
 8015d88:	b2d2      	uxtb	r2, r2
 8015d8a:	4611      	mov	r1, r2
 8015d8c:	2001      	movs	r0, #1
 8015d8e:	4798      	blx	r3

    // Update time-on-air
    *txTimeOnAir = GetTimeOnAir( txConfig->Datarate, txConfig->PktLen );
 8015d90:	68fb      	ldr	r3, [r7, #12]
 8015d92:	f993 2001 	ldrsb.w	r2, [r3, #1]
 8015d96:	68fb      	ldr	r3, [r7, #12]
 8015d98:	899b      	ldrh	r3, [r3, #12]
 8015d9a:	4619      	mov	r1, r3
 8015d9c:	4610      	mov	r0, r2
 8015d9e:	f7ff faa5 	bl	80152ec <GetTimeOnAir>
 8015da2:	4602      	mov	r2, r0
 8015da4:	687b      	ldr	r3, [r7, #4]
 8015da6:	601a      	str	r2, [r3, #0]

    *txPower = txPowerLimited;
 8015da8:	68bb      	ldr	r3, [r7, #8]
 8015daa:	7fba      	ldrb	r2, [r7, #30]
 8015dac:	701a      	strb	r2, [r3, #0]
    return true;
 8015dae:	2301      	movs	r3, #1
}
 8015db0:	4618      	mov	r0, r3
 8015db2:	3724      	adds	r7, #36	; 0x24
 8015db4:	46bd      	mov	sp, r7
 8015db6:	bd90      	pop	{r4, r7, pc}
 8015db8:	0801b684 	.word	0x0801b684
 8015dbc:	20000db4 	.word	0x20000db4
 8015dc0:	20001128 	.word	0x20001128
 8015dc4:	41f00000 	.word	0x41f00000
 8015dc8:	0801b708 	.word	0x0801b708

08015dcc <RegionUS915LinkAdrReq>:

uint8_t RegionUS915LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 8015dcc:	b590      	push	{r4, r7, lr}
 8015dce:	b097      	sub	sp, #92	; 0x5c
 8015dd0:	af00      	add	r7, sp, #0
 8015dd2:	60f8      	str	r0, [r7, #12]
 8015dd4:	60b9      	str	r1, [r7, #8]
 8015dd6:	607a      	str	r2, [r7, #4]
 8015dd8:	603b      	str	r3, [r7, #0]
    uint8_t status = 0x07;
 8015dda:	2307      	movs	r3, #7
 8015ddc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    RegionCommonLinkAdrParams_t linkAdrParams = { 0 };
 8015de0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8015de4:	2200      	movs	r2, #0
 8015de6:	601a      	str	r2, [r3, #0]
 8015de8:	809a      	strh	r2, [r3, #4]
    uint8_t nextIndex = 0;
 8015dea:	2300      	movs	r3, #0
 8015dec:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
    uint8_t bytesProcessed = 0;
 8015df0:	2300      	movs	r3, #0
 8015df2:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
    uint16_t channelsMask[6] = { 0, 0, 0, 0, 0, 0 };
 8015df6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8015dfa:	2200      	movs	r2, #0
 8015dfc:	601a      	str	r2, [r3, #0]
 8015dfe:	605a      	str	r2, [r3, #4]
 8015e00:	609a      	str	r2, [r3, #8]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    // Initialize local copy of channels mask
    RegionCommonChanMaskCopy( channelsMask, NvmCtx.ChannelsMask, 6 );
 8015e02:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8015e06:	2206      	movs	r2, #6
 8015e08:	4998      	ldr	r1, [pc, #608]	; (801606c <RegionUS915LinkAdrReq+0x2a0>)
 8015e0a:	4618      	mov	r0, r3
 8015e0c:	f7fd fb57 	bl	80134be <RegionCommonChanMaskCopy>

    while( bytesProcessed < linkAdrReq->PayloadSize )
 8015e10:	e124      	b.n	801605c <RegionUS915LinkAdrReq+0x290>
    {
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 8015e12:	68fb      	ldr	r3, [r7, #12]
 8015e14:	685a      	ldr	r2, [r3, #4]
 8015e16:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8015e1a:	4413      	add	r3, r2
 8015e1c:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8015e20:	4611      	mov	r1, r2
 8015e22:	4618      	mov	r0, r3
 8015e24:	f7fd fc36 	bl	8013694 <RegionCommonParseLinkAdrReq>
 8015e28:	4603      	mov	r3, r0
 8015e2a:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53

        if( nextIndex == 0 )
 8015e2e:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8015e32:	2b00      	cmp	r3, #0
 8015e34:	f000 811c 	beq.w	8016070 <RegionUS915LinkAdrReq+0x2a4>
            break; // break loop, since no more request has been found

        // Update bytes processed
        bytesProcessed += nextIndex;
 8015e38:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8015e3c:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8015e40:	4413      	add	r3, r2
 8015e42:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56

        // Revert status, as we only check the last ADR request for the channel mask KO
        status = 0x07;
 8015e46:	2307      	movs	r3, #7
 8015e48:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

        if( linkAdrParams.ChMaskCtrl == 6 )
 8015e4c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8015e50:	2b06      	cmp	r3, #6
 8015e52:	d116      	bne.n	8015e82 <RegionUS915LinkAdrReq+0xb6>
        {
            // Enable all 125 kHz channels
            channelsMask[0] = 0xFFFF;
 8015e54:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8015e58:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
            channelsMask[1] = 0xFFFF;
 8015e5c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8015e60:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
            channelsMask[2] = 0xFFFF;
 8015e64:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8015e68:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
            channelsMask[3] = 0xFFFF;
 8015e6c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8015e70:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 8015e74:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8015e78:	b2db      	uxtb	r3, r3
 8015e7a:	b29b      	uxth	r3, r3
 8015e7c:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8015e80:	e0ec      	b.n	801605c <RegionUS915LinkAdrReq+0x290>
        }
        else if( linkAdrParams.ChMaskCtrl == 7 )
 8015e82:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8015e86:	2b07      	cmp	r3, #7
 8015e88:	d112      	bne.n	8015eb0 <RegionUS915LinkAdrReq+0xe4>
        {
            // Disable all 125 kHz channels
            channelsMask[0] = 0x0000;
 8015e8a:	2300      	movs	r3, #0
 8015e8c:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
            channelsMask[1] = 0x0000;
 8015e90:	2300      	movs	r3, #0
 8015e92:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
            channelsMask[2] = 0x0000;
 8015e96:	2300      	movs	r3, #0
 8015e98:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
            channelsMask[3] = 0x0000;
 8015e9c:	2300      	movs	r3, #0
 8015e9e:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 8015ea2:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8015ea6:	b2db      	uxtb	r3, r3
 8015ea8:	b29b      	uxth	r3, r3
 8015eaa:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8015eae:	e0d5      	b.n	801605c <RegionUS915LinkAdrReq+0x290>
        }
        else if( linkAdrParams.ChMaskCtrl == 5 )
 8015eb0:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8015eb4:	2b05      	cmp	r3, #5
 8015eb6:	f040 80c7 	bne.w	8016048 <RegionUS915LinkAdrReq+0x27c>
        {
            // Start value for comparison
            uint8_t bitMask = 1;
 8015eba:	2301      	movs	r3, #1
 8015ebc:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52

            // cntChannelMask for channelsMask[0] until channelsMask[3]
            uint8_t cntChannelMask = 0;
 8015ec0:	2300      	movs	r3, #0
 8015ec2:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55

            // i will be 1, 2, 3, ..., 7
            for( uint8_t i = 0; i <= 7; i++ )
 8015ec6:	2300      	movs	r3, #0
 8015ec8:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
 8015ecc:	e0b6      	b.n	801603c <RegionUS915LinkAdrReq+0x270>
            {
                // 8 MSBs of ChMask are RFU
                // Checking if the ChMask is set, then true
                if( ( ( linkAdrParams.ChMask & 0x00FF ) & ( bitMask << i ) ) != 0 )
 8015ece:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8015ed2:	b2da      	uxtb	r2, r3
 8015ed4:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 8015ed8:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8015edc:	fa01 f303 	lsl.w	r3, r1, r3
 8015ee0:	4013      	ands	r3, r2
 8015ee2:	2b00      	cmp	r3, #0
 8015ee4:	d051      	beq.n	8015f8a <RegionUS915LinkAdrReq+0x1be>
                {
                    if( ( i % 2 ) == 0 )
 8015ee6:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8015eea:	f003 0301 	and.w	r3, r3, #1
 8015eee:	b2db      	uxtb	r3, r3
 8015ef0:	2b00      	cmp	r3, #0
 8015ef2:	d122      	bne.n	8015f3a <RegionUS915LinkAdrReq+0x16e>
                    {
                        // Enable a bank of 8 125kHz channels, 8 LSBs
                        channelsMask[cntChannelMask] |= 0x00FF;
 8015ef4:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8015ef8:	005b      	lsls	r3, r3, #1
 8015efa:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8015efe:	4413      	add	r3, r2
 8015f00:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8015f04:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8015f08:	f042 02ff 	orr.w	r2, r2, #255	; 0xff
 8015f0c:	b292      	uxth	r2, r2
 8015f0e:	005b      	lsls	r3, r3, #1
 8015f10:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8015f14:	440b      	add	r3, r1
 8015f16:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Enable the corresponding 500kHz channel
                        channelsMask[4] |= ( bitMask << i );
 8015f1a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8015f1e:	b21a      	sxth	r2, r3
 8015f20:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 8015f24:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8015f28:	fa01 f303 	lsl.w	r3, r1, r3
 8015f2c:	b21b      	sxth	r3, r3
 8015f2e:	4313      	orrs	r3, r2
 8015f30:	b21b      	sxth	r3, r3
 8015f32:	b29b      	uxth	r3, r3
 8015f34:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8015f38:	e07b      	b.n	8016032 <RegionUS915LinkAdrReq+0x266>
                    }
                    else
                    {
                        // Enable a bank of 8 125kHz channels, 8 MSBs
                        channelsMask[cntChannelMask] |= 0xFF00;
 8015f3a:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8015f3e:	005b      	lsls	r3, r3, #1
 8015f40:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8015f44:	4413      	add	r3, r2
 8015f46:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8015f4a:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8015f4e:	f062 02ff 	orn	r2, r2, #255	; 0xff
 8015f52:	b292      	uxth	r2, r2
 8015f54:	005b      	lsls	r3, r3, #1
 8015f56:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8015f5a:	440b      	add	r3, r1
 8015f5c:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Enable the corresponding 500kHz channel
                        channelsMask[4] |= ( bitMask << i );
 8015f60:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8015f64:	b21a      	sxth	r2, r3
 8015f66:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 8015f6a:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8015f6e:	fa01 f303 	lsl.w	r3, r1, r3
 8015f72:	b21b      	sxth	r3, r3
 8015f74:	4313      	orrs	r3, r2
 8015f76:	b21b      	sxth	r3, r3
 8015f78:	b29b      	uxth	r3, r3
 8015f7a:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
                        // cntChannelMask increment for uneven i
                        cntChannelMask++;
 8015f7e:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8015f82:	3301      	adds	r3, #1
 8015f84:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
 8015f88:	e053      	b.n	8016032 <RegionUS915LinkAdrReq+0x266>
                    }
                }
                // ChMask is not set
                else
                {
                    if( ( i % 2 ) == 0 )
 8015f8a:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8015f8e:	f003 0301 	and.w	r3, r3, #1
 8015f92:	b2db      	uxtb	r3, r3
 8015f94:	2b00      	cmp	r3, #0
 8015f96:	d124      	bne.n	8015fe2 <RegionUS915LinkAdrReq+0x216>
                    {
                        // Disable a bank of 8 125kHz channels, 8 LSBs
                        channelsMask[cntChannelMask] &= 0xFF00;
 8015f98:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8015f9c:	005b      	lsls	r3, r3, #1
 8015f9e:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8015fa2:	4413      	add	r3, r2
 8015fa4:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8015fa8:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8015fac:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8015fb0:	b292      	uxth	r2, r2
 8015fb2:	005b      	lsls	r3, r3, #1
 8015fb4:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8015fb8:	440b      	add	r3, r1
 8015fba:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Disable the corresponding 500kHz channel
                        channelsMask[4] &= ~( bitMask << i );
 8015fbe:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8015fc2:	b21a      	sxth	r2, r3
 8015fc4:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 8015fc8:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8015fcc:	fa01 f303 	lsl.w	r3, r1, r3
 8015fd0:	b21b      	sxth	r3, r3
 8015fd2:	43db      	mvns	r3, r3
 8015fd4:	b21b      	sxth	r3, r3
 8015fd6:	4013      	ands	r3, r2
 8015fd8:	b21b      	sxth	r3, r3
 8015fda:	b29b      	uxth	r3, r3
 8015fdc:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8015fe0:	e027      	b.n	8016032 <RegionUS915LinkAdrReq+0x266>
                    }
                    else
                    {
                        // Enable a bank of 8 125kHz channels, 8 MSBs
                        channelsMask[cntChannelMask] &= 0x00FF;
 8015fe2:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8015fe6:	005b      	lsls	r3, r3, #1
 8015fe8:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8015fec:	4413      	add	r3, r2
 8015fee:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8015ff2:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8015ff6:	b2d2      	uxtb	r2, r2
 8015ff8:	b292      	uxth	r2, r2
 8015ffa:	005b      	lsls	r3, r3, #1
 8015ffc:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8016000:	440b      	add	r3, r1
 8016002:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Disable the corresponding 500kHz channel
                        channelsMask[4] &= ~( bitMask << i );
 8016006:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 801600a:	b21a      	sxth	r2, r3
 801600c:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 8016010:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8016014:	fa01 f303 	lsl.w	r3, r1, r3
 8016018:	b21b      	sxth	r3, r3
 801601a:	43db      	mvns	r3, r3
 801601c:	b21b      	sxth	r3, r3
 801601e:	4013      	ands	r3, r2
 8016020:	b21b      	sxth	r3, r3
 8016022:	b29b      	uxth	r3, r3
 8016024:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
                        // cntChannelMask increment for uneven i
                        cntChannelMask++;
 8016028:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801602c:	3301      	adds	r3, #1
 801602e:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
            for( uint8_t i = 0; i <= 7; i++ )
 8016032:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8016036:	3301      	adds	r3, #1
 8016038:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
 801603c:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8016040:	2b07      	cmp	r3, #7
 8016042:	f67f af44 	bls.w	8015ece <RegionUS915LinkAdrReq+0x102>
 8016046:	e009      	b.n	801605c <RegionUS915LinkAdrReq+0x290>
                }
            }
        }
        else
        {
            channelsMask[linkAdrParams.ChMaskCtrl] = linkAdrParams.ChMask;
 8016048:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801604c:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 8016050:	005b      	lsls	r3, r3, #1
 8016052:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8016056:	440b      	add	r3, r1
 8016058:	f823 2c18 	strh.w	r2, [r3, #-24]
    while( bytesProcessed < linkAdrReq->PayloadSize )
 801605c:	68fb      	ldr	r3, [r7, #12]
 801605e:	7a1b      	ldrb	r3, [r3, #8]
 8016060:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8016064:	429a      	cmp	r2, r3
 8016066:	f4ff aed4 	bcc.w	8015e12 <RegionUS915LinkAdrReq+0x46>
 801606a:	e002      	b.n	8016072 <RegionUS915LinkAdrReq+0x2a6>
 801606c:	20001128 	.word	0x20001128
            break; // break loop, since no more request has been found
 8016070:	bf00      	nop
        }
    }

    // FCC 15.247 paragraph F mandates to hop on at least 2 125 kHz channels
    if( ( linkAdrParams.Datarate < DR_4 ) && ( RegionCommonCountChannels( channelsMask, 0, 4 ) < 2 ) )
 8016072:	f997 304d 	ldrsb.w	r3, [r7, #77]	; 0x4d
 8016076:	2b03      	cmp	r3, #3
 8016078:	dc0f      	bgt.n	801609a <RegionUS915LinkAdrReq+0x2ce>
 801607a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801607e:	2204      	movs	r2, #4
 8016080:	2100      	movs	r1, #0
 8016082:	4618      	mov	r0, r3
 8016084:	f7fd f9ef 	bl	8013466 <RegionCommonCountChannels>
 8016088:	4603      	mov	r3, r0
 801608a:	2b01      	cmp	r3, #1
 801608c:	d805      	bhi.n	801609a <RegionUS915LinkAdrReq+0x2ce>
    {
        status &= 0xFE; // Channel mask KO
 801608e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8016092:	f023 0301 	bic.w	r3, r3, #1
 8016096:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 801609a:	2302      	movs	r3, #2
 801609c:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 80160a0:	68fb      	ldr	r3, [r7, #12]
 80160a2:	7a5b      	ldrb	r3, [r3, #9]
 80160a4:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
    phyParam = RegionUS915GetPhyParam( &getPhy );
 80160a8:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80160ac:	4618      	mov	r0, r3
 80160ae:	f7ff f94b 	bl	8015348 <RegionUS915GetPhyParam>
 80160b2:	4603      	mov	r3, r0
 80160b4:	637b      	str	r3, [r7, #52]	; 0x34

    linkAdrVerifyParams.Status = status;
 80160b6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80160ba:	763b      	strb	r3, [r7, #24]
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 80160bc:	68fb      	ldr	r3, [r7, #12]
 80160be:	7a9b      	ldrb	r3, [r3, #10]
 80160c0:	767b      	strb	r3, [r7, #25]
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 80160c2:	f997 304d 	ldrsb.w	r3, [r7, #77]	; 0x4d
 80160c6:	76bb      	strb	r3, [r7, #26]
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 80160c8:	f997 304e 	ldrsb.w	r3, [r7, #78]	; 0x4e
 80160cc:	76fb      	strb	r3, [r7, #27]
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 80160ce:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 80160d2:	773b      	strb	r3, [r7, #28]
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 80160d4:	68fb      	ldr	r3, [r7, #12]
 80160d6:	f993 300b 	ldrsb.w	r3, [r3, #11]
 80160da:	777b      	strb	r3, [r7, #29]
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 80160dc:	68fb      	ldr	r3, [r7, #12]
 80160de:	f993 300c 	ldrsb.w	r3, [r3, #12]
 80160e2:	77bb      	strb	r3, [r7, #30]
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 80160e4:	68fb      	ldr	r3, [r7, #12]
 80160e6:	7b5b      	ldrb	r3, [r3, #13]
 80160e8:	b25b      	sxtb	r3, r3
 80160ea:	77fb      	strb	r3, [r7, #31]
    linkAdrVerifyParams.NbChannels = US915_MAX_NB_CHANNELS;
 80160ec:	2348      	movs	r3, #72	; 0x48
 80160ee:	f887 3020 	strb.w	r3, [r7, #32]
    linkAdrVerifyParams.ChannelsMask = channelsMask;
 80160f2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80160f6:	627b      	str	r3, [r7, #36]	; 0x24
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 80160f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80160fa:	b25b      	sxtb	r3, r3
 80160fc:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    linkAdrVerifyParams.MaxDatarate = US915_TX_MAX_DATARATE;
 8016100:	2304      	movs	r3, #4
 8016102:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
    linkAdrVerifyParams.Channels = NvmCtx.Channels;
 8016106:	4b3a      	ldr	r3, [pc, #232]	; (80161f0 <RegionUS915LinkAdrReq+0x424>)
 8016108:	62fb      	str	r3, [r7, #44]	; 0x2c
    linkAdrVerifyParams.MinTxPower = US915_MIN_TX_POWER;
 801610a:	230e      	movs	r3, #14
 801610c:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    linkAdrVerifyParams.MaxTxPower = US915_MAX_TX_POWER;
 8016110:	2300      	movs	r3, #0
 8016112:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 8016116:	68fb      	ldr	r3, [r7, #12]
 8016118:	681b      	ldr	r3, [r3, #0]
 801611a:	617b      	str	r3, [r7, #20]

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 801611c:	f107 044c 	add.w	r4, r7, #76	; 0x4c
 8016120:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8016124:	1c9a      	adds	r2, r3, #2
 8016126:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 801612a:	1c59      	adds	r1, r3, #1
 801612c:	f107 0014 	add.w	r0, r7, #20
 8016130:	4623      	mov	r3, r4
 8016132:	f7fd fb00 	bl	8013736 <RegionCommonLinkAdrReqVerifyParams>
 8016136:	4603      	mov	r3, r0
 8016138:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 801613c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8016140:	2b07      	cmp	r3, #7
 8016142:	d13e      	bne.n	80161c2 <RegionUS915LinkAdrReq+0x3f6>
    {
        // Copy Mask
        RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, channelsMask, 6 );
 8016144:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8016148:	2206      	movs	r2, #6
 801614a:	4619      	mov	r1, r3
 801614c:	4829      	ldr	r0, [pc, #164]	; (80161f4 <RegionUS915LinkAdrReq+0x428>)
 801614e:	f7fd f9b6 	bl	80134be <RegionCommonChanMaskCopy>

        NvmCtx.ChannelsMaskRemaining[0] &= NvmCtx.ChannelsMask[0];
 8016152:	4b27      	ldr	r3, [pc, #156]	; (80161f0 <RegionUS915LinkAdrReq+0x424>)
 8016154:	f8b3 2380 	ldrh.w	r2, [r3, #896]	; 0x380
 8016158:	4b25      	ldr	r3, [pc, #148]	; (80161f0 <RegionUS915LinkAdrReq+0x424>)
 801615a:	f8b3 3374 	ldrh.w	r3, [r3, #884]	; 0x374
 801615e:	4013      	ands	r3, r2
 8016160:	b29a      	uxth	r2, r3
 8016162:	4b23      	ldr	r3, [pc, #140]	; (80161f0 <RegionUS915LinkAdrReq+0x424>)
 8016164:	f8a3 2380 	strh.w	r2, [r3, #896]	; 0x380
        NvmCtx.ChannelsMaskRemaining[1] &= NvmCtx.ChannelsMask[1];
 8016168:	4b21      	ldr	r3, [pc, #132]	; (80161f0 <RegionUS915LinkAdrReq+0x424>)
 801616a:	f8b3 2382 	ldrh.w	r2, [r3, #898]	; 0x382
 801616e:	4b20      	ldr	r3, [pc, #128]	; (80161f0 <RegionUS915LinkAdrReq+0x424>)
 8016170:	f8b3 3376 	ldrh.w	r3, [r3, #886]	; 0x376
 8016174:	4013      	ands	r3, r2
 8016176:	b29a      	uxth	r2, r3
 8016178:	4b1d      	ldr	r3, [pc, #116]	; (80161f0 <RegionUS915LinkAdrReq+0x424>)
 801617a:	f8a3 2382 	strh.w	r2, [r3, #898]	; 0x382
        NvmCtx.ChannelsMaskRemaining[2] &= NvmCtx.ChannelsMask[2];
 801617e:	4b1c      	ldr	r3, [pc, #112]	; (80161f0 <RegionUS915LinkAdrReq+0x424>)
 8016180:	f8b3 2384 	ldrh.w	r2, [r3, #900]	; 0x384
 8016184:	4b1a      	ldr	r3, [pc, #104]	; (80161f0 <RegionUS915LinkAdrReq+0x424>)
 8016186:	f8b3 3378 	ldrh.w	r3, [r3, #888]	; 0x378
 801618a:	4013      	ands	r3, r2
 801618c:	b29a      	uxth	r2, r3
 801618e:	4b18      	ldr	r3, [pc, #96]	; (80161f0 <RegionUS915LinkAdrReq+0x424>)
 8016190:	f8a3 2384 	strh.w	r2, [r3, #900]	; 0x384
        NvmCtx.ChannelsMaskRemaining[3] &= NvmCtx.ChannelsMask[3];
 8016194:	4b16      	ldr	r3, [pc, #88]	; (80161f0 <RegionUS915LinkAdrReq+0x424>)
 8016196:	f8b3 2386 	ldrh.w	r2, [r3, #902]	; 0x386
 801619a:	4b15      	ldr	r3, [pc, #84]	; (80161f0 <RegionUS915LinkAdrReq+0x424>)
 801619c:	f8b3 337a 	ldrh.w	r3, [r3, #890]	; 0x37a
 80161a0:	4013      	ands	r3, r2
 80161a2:	b29a      	uxth	r2, r3
 80161a4:	4b12      	ldr	r3, [pc, #72]	; (80161f0 <RegionUS915LinkAdrReq+0x424>)
 80161a6:	f8a3 2386 	strh.w	r2, [r3, #902]	; 0x386
        NvmCtx.ChannelsMaskRemaining[4] = NvmCtx.ChannelsMask[4];
 80161aa:	4b11      	ldr	r3, [pc, #68]	; (80161f0 <RegionUS915LinkAdrReq+0x424>)
 80161ac:	f8b3 237c 	ldrh.w	r2, [r3, #892]	; 0x37c
 80161b0:	4b0f      	ldr	r3, [pc, #60]	; (80161f0 <RegionUS915LinkAdrReq+0x424>)
 80161b2:	f8a3 2388 	strh.w	r2, [r3, #904]	; 0x388
        NvmCtx.ChannelsMaskRemaining[5] = NvmCtx.ChannelsMask[5];
 80161b6:	4b0e      	ldr	r3, [pc, #56]	; (80161f0 <RegionUS915LinkAdrReq+0x424>)
 80161b8:	f8b3 237e 	ldrh.w	r2, [r3, #894]	; 0x37e
 80161bc:	4b0c      	ldr	r3, [pc, #48]	; (80161f0 <RegionUS915LinkAdrReq+0x424>)
 80161be:	f8a3 238a 	strh.w	r2, [r3, #906]	; 0x38a
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 80161c2:	f997 204d 	ldrsb.w	r2, [r7, #77]	; 0x4d
 80161c6:	68bb      	ldr	r3, [r7, #8]
 80161c8:	701a      	strb	r2, [r3, #0]
    *txPowOut = linkAdrParams.TxPower;
 80161ca:	f997 204e 	ldrsb.w	r2, [r7, #78]	; 0x4e
 80161ce:	687b      	ldr	r3, [r7, #4]
 80161d0:	701a      	strb	r2, [r3, #0]
    *nbRepOut = linkAdrParams.NbRep;
 80161d2:	f897 204c 	ldrb.w	r2, [r7, #76]	; 0x4c
 80161d6:	683b      	ldr	r3, [r7, #0]
 80161d8:	701a      	strb	r2, [r3, #0]
    *nbBytesParsed = bytesProcessed;
 80161da:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80161dc:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 80161e0:	701a      	strb	r2, [r3, #0]

    return status;
 80161e2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
}
 80161e6:	4618      	mov	r0, r3
 80161e8:	375c      	adds	r7, #92	; 0x5c
 80161ea:	46bd      	mov	sp, r7
 80161ec:	bd90      	pop	{r4, r7, pc}
 80161ee:	bf00      	nop
 80161f0:	20000db4 	.word	0x20000db4
 80161f4:	20001128 	.word	0x20001128

080161f8 <RegionUS915RxParamSetupReq>:

uint8_t RegionUS915RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 80161f8:	b580      	push	{r7, lr}
 80161fa:	b084      	sub	sp, #16
 80161fc:	af00      	add	r7, sp, #0
 80161fe:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x07;
 8016200:	2307      	movs	r3, #7
 8016202:	73fb      	strb	r3, [r7, #15]

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency ) == false )
 8016204:	687b      	ldr	r3, [r7, #4]
 8016206:	685b      	ldr	r3, [r3, #4]
 8016208:	4618      	mov	r0, r3
 801620a:	f7ff f82b 	bl	8015264 <VerifyRfFreq>
 801620e:	4603      	mov	r3, r0
 8016210:	f083 0301 	eor.w	r3, r3, #1
 8016214:	b2db      	uxtb	r3, r3
 8016216:	2b00      	cmp	r3, #0
 8016218:	d003      	beq.n	8016222 <RegionUS915RxParamSetupReq+0x2a>
    {
        status &= 0xFE; // Channel frequency KO
 801621a:	7bfb      	ldrb	r3, [r7, #15]
 801621c:	f023 0301 	bic.w	r3, r3, #1
 8016220:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, US915_RX_MIN_DATARATE, US915_RX_MAX_DATARATE ) == false )
 8016222:	687b      	ldr	r3, [r7, #4]
 8016224:	f993 3000 	ldrsb.w	r3, [r3]
 8016228:	220d      	movs	r2, #13
 801622a:	2108      	movs	r1, #8
 801622c:	4618      	mov	r0, r3
 801622e:	f7fd f8c9 	bl	80133c4 <RegionCommonValueInRange>
 8016232:	4603      	mov	r3, r0
 8016234:	2b00      	cmp	r3, #0
 8016236:	d103      	bne.n	8016240 <RegionUS915RxParamSetupReq+0x48>
    {
        status &= 0xFD; // Datarate KO
 8016238:	7bfb      	ldrb	r3, [r7, #15]
 801623a:	f023 0302 	bic.w	r3, r3, #2
 801623e:	73fb      	strb	r3, [r7, #15]
    }
    if( ( RegionCommonValueInRange( rxParamSetupReq->Datarate, DR_5, DR_7 ) == true ) ||
 8016240:	687b      	ldr	r3, [r7, #4]
 8016242:	f993 3000 	ldrsb.w	r3, [r3]
 8016246:	2207      	movs	r2, #7
 8016248:	2105      	movs	r1, #5
 801624a:	4618      	mov	r0, r3
 801624c:	f7fd f8ba 	bl	80133c4 <RegionCommonValueInRange>
 8016250:	4603      	mov	r3, r0
 8016252:	2b01      	cmp	r3, #1
 8016254:	d004      	beq.n	8016260 <RegionUS915RxParamSetupReq+0x68>
        ( rxParamSetupReq->Datarate > DR_13 ) )
 8016256:	687b      	ldr	r3, [r7, #4]
 8016258:	f993 3000 	ldrsb.w	r3, [r3]
    if( ( RegionCommonValueInRange( rxParamSetupReq->Datarate, DR_5, DR_7 ) == true ) ||
 801625c:	2b0d      	cmp	r3, #13
 801625e:	dd03      	ble.n	8016268 <RegionUS915RxParamSetupReq+0x70>
    {
        status &= 0xFD; // Datarate KO
 8016260:	7bfb      	ldrb	r3, [r7, #15]
 8016262:	f023 0302 	bic.w	r3, r3, #2
 8016266:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, US915_MIN_RX1_DR_OFFSET, US915_MAX_RX1_DR_OFFSET ) == false )
 8016268:	687b      	ldr	r3, [r7, #4]
 801626a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801626e:	2203      	movs	r2, #3
 8016270:	2100      	movs	r1, #0
 8016272:	4618      	mov	r0, r3
 8016274:	f7fd f8a6 	bl	80133c4 <RegionCommonValueInRange>
 8016278:	4603      	mov	r3, r0
 801627a:	2b00      	cmp	r3, #0
 801627c:	d103      	bne.n	8016286 <RegionUS915RxParamSetupReq+0x8e>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 801627e:	7bfb      	ldrb	r3, [r7, #15]
 8016280:	f023 0304 	bic.w	r3, r3, #4
 8016284:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 8016286:	7bfb      	ldrb	r3, [r7, #15]
}
 8016288:	4618      	mov	r0, r3
 801628a:	3710      	adds	r7, #16
 801628c:	46bd      	mov	sp, r7
 801628e:	bd80      	pop	{r7, pc}

08016290 <RegionUS915NewChannelReq>:

uint8_t RegionUS915NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
 8016290:	b480      	push	{r7}
 8016292:	b083      	sub	sp, #12
 8016294:	af00      	add	r7, sp, #0
 8016296:	6078      	str	r0, [r7, #4]
    // Datarate and frequency KO
    return 0;
 8016298:	2300      	movs	r3, #0
}
 801629a:	4618      	mov	r0, r3
 801629c:	370c      	adds	r7, #12
 801629e:	46bd      	mov	sp, r7
 80162a0:	bc80      	pop	{r7}
 80162a2:	4770      	bx	lr

080162a4 <RegionUS915TxParamSetupReq>:

int8_t RegionUS915TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
 80162a4:	b480      	push	{r7}
 80162a6:	b083      	sub	sp, #12
 80162a8:	af00      	add	r7, sp, #0
 80162aa:	6078      	str	r0, [r7, #4]
    return -1;
 80162ac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80162b0:	4618      	mov	r0, r3
 80162b2:	370c      	adds	r7, #12
 80162b4:	46bd      	mov	sp, r7
 80162b6:	bc80      	pop	{r7}
 80162b8:	4770      	bx	lr

080162ba <RegionUS915DlChannelReq>:

uint8_t RegionUS915DlChannelReq( DlChannelReqParams_t* dlChannelReq )
{
 80162ba:	b480      	push	{r7}
 80162bc:	b083      	sub	sp, #12
 80162be:	af00      	add	r7, sp, #0
 80162c0:	6078      	str	r0, [r7, #4]
    return 0;
 80162c2:	2300      	movs	r3, #0
}
 80162c4:	4618      	mov	r0, r3
 80162c6:	370c      	adds	r7, #12
 80162c8:	46bd      	mov	sp, r7
 80162ca:	bc80      	pop	{r7}
 80162cc:	4770      	bx	lr
	...

080162d0 <RegionUS915AlternateDr>:

int8_t RegionUS915AlternateDr( int8_t currentDr, AlternateDrType_t type )
{
 80162d0:	b480      	push	{r7}
 80162d2:	b083      	sub	sp, #12
 80162d4:	af00      	add	r7, sp, #0
 80162d6:	4603      	mov	r3, r0
 80162d8:	460a      	mov	r2, r1
 80162da:	71fb      	strb	r3, [r7, #7]
 80162dc:	4613      	mov	r3, r2
 80162de:	71bb      	strb	r3, [r7, #6]
    // Alternates the data rate according to the channel sequence:
    // Eight times a 125kHz DR_0 and then one 500kHz DR_4 channel
    if( type == ALTERNATE_DR )
 80162e0:	79bb      	ldrb	r3, [r7, #6]
 80162e2:	2b00      	cmp	r3, #0
 80162e4:	d108      	bne.n	80162f8 <RegionUS915AlternateDr+0x28>
    {
        NvmCtx.JoinTrialsCounter++;
 80162e6:	4b15      	ldr	r3, [pc, #84]	; (801633c <RegionUS915AlternateDr+0x6c>)
 80162e8:	f893 3399 	ldrb.w	r3, [r3, #921]	; 0x399
 80162ec:	3301      	adds	r3, #1
 80162ee:	b2da      	uxtb	r2, r3
 80162f0:	4b12      	ldr	r3, [pc, #72]	; (801633c <RegionUS915AlternateDr+0x6c>)
 80162f2:	f883 2399 	strb.w	r2, [r3, #921]	; 0x399
 80162f6:	e007      	b.n	8016308 <RegionUS915AlternateDr+0x38>
    }
    else
    {
        NvmCtx.JoinTrialsCounter--;
 80162f8:	4b10      	ldr	r3, [pc, #64]	; (801633c <RegionUS915AlternateDr+0x6c>)
 80162fa:	f893 3399 	ldrb.w	r3, [r3, #921]	; 0x399
 80162fe:	3b01      	subs	r3, #1
 8016300:	b2da      	uxtb	r2, r3
 8016302:	4b0e      	ldr	r3, [pc, #56]	; (801633c <RegionUS915AlternateDr+0x6c>)
 8016304:	f883 2399 	strb.w	r2, [r3, #921]	; 0x399
    }

    if( NvmCtx.JoinTrialsCounter % 9 == 0 )
 8016308:	4b0c      	ldr	r3, [pc, #48]	; (801633c <RegionUS915AlternateDr+0x6c>)
 801630a:	f893 2399 	ldrb.w	r2, [r3, #921]	; 0x399
 801630e:	4b0c      	ldr	r3, [pc, #48]	; (8016340 <RegionUS915AlternateDr+0x70>)
 8016310:	fba3 1302 	umull	r1, r3, r3, r2
 8016314:	0859      	lsrs	r1, r3, #1
 8016316:	460b      	mov	r3, r1
 8016318:	00db      	lsls	r3, r3, #3
 801631a:	440b      	add	r3, r1
 801631c:	1ad3      	subs	r3, r2, r3
 801631e:	b2db      	uxtb	r3, r3
 8016320:	2b00      	cmp	r3, #0
 8016322:	d102      	bne.n	801632a <RegionUS915AlternateDr+0x5a>
    {
        // Use DR_4 every 9th times.
        currentDr = DR_4;
 8016324:	2304      	movs	r3, #4
 8016326:	71fb      	strb	r3, [r7, #7]
 8016328:	e001      	b.n	801632e <RegionUS915AlternateDr+0x5e>
    }
    else
    {
        currentDr = DR_0;
 801632a:	2300      	movs	r3, #0
 801632c:	71fb      	strb	r3, [r7, #7]
    }
    return currentDr;
 801632e:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8016332:	4618      	mov	r0, r3
 8016334:	370c      	adds	r7, #12
 8016336:	46bd      	mov	sp, r7
 8016338:	bc80      	pop	{r7}
 801633a:	4770      	bx	lr
 801633c:	20000db4 	.word	0x20000db4
 8016340:	38e38e39 	.word	0x38e38e39

08016344 <RegionUS915NextChannel>:

LoRaMacStatus_t RegionUS915NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 8016344:	b580      	push	{r7, lr}
 8016346:	b0a8      	sub	sp, #160	; 0xa0
 8016348:	af02      	add	r7, sp, #8
 801634a:	60f8      	str	r0, [r7, #12]
 801634c:	60b9      	str	r1, [r7, #8]
 801634e:	607a      	str	r2, [r7, #4]
 8016350:	603b      	str	r3, [r7, #0]
    uint8_t nbEnabledChannels = 0;
 8016352:	2300      	movs	r3, #0
 8016354:	f887 3095 	strb.w	r3, [r7, #149]	; 0x95
    uint8_t nbRestrictedChannels = 0;
 8016358:	2300      	movs	r3, #0
 801635a:	f887 3094 	strb.w	r3, [r7, #148]	; 0x94
    uint8_t enabledChannels[US915_MAX_NB_CHANNELS] = { 0 };
 801635e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8016362:	2248      	movs	r2, #72	; 0x48
 8016364:	2100      	movs	r1, #0
 8016366:	4618      	mov	r0, r3
 8016368:	f004 fa94 	bl	801a894 <memset>
    uint8_t newChannelIndex = 0;
 801636c:	2300      	movs	r3, #0
 801636e:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
    RegionCommonIdentifyChannelsParam_t identifyChannelsParam;
    RegionCommonCountNbOfEnabledChannelsParams_t countChannelsParams;
    LoRaMacStatus_t status = LORAMAC_STATUS_NO_CHANNEL_FOUND;
 8016372:	230c      	movs	r3, #12
 8016374:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96

    // Count 125kHz channels
    if( RegionCommonCountChannels( NvmCtx.ChannelsMaskRemaining, 0, 4 ) == 0 )
 8016378:	2204      	movs	r2, #4
 801637a:	2100      	movs	r1, #0
 801637c:	485f      	ldr	r0, [pc, #380]	; (80164fc <RegionUS915NextChannel+0x1b8>)
 801637e:	f7fd f872 	bl	8013466 <RegionCommonCountChannels>
 8016382:	4603      	mov	r3, r0
 8016384:	2b00      	cmp	r3, #0
 8016386:	d108      	bne.n	801639a <RegionUS915NextChannel+0x56>
    { // Reactivate default channels
        RegionCommonChanMaskCopy( NvmCtx.ChannelsMaskRemaining, NvmCtx.ChannelsMask, 4  );
 8016388:	2204      	movs	r2, #4
 801638a:	495d      	ldr	r1, [pc, #372]	; (8016500 <RegionUS915NextChannel+0x1bc>)
 801638c:	485b      	ldr	r0, [pc, #364]	; (80164fc <RegionUS915NextChannel+0x1b8>)
 801638e:	f7fd f896 	bl	80134be <RegionCommonChanMaskCopy>

        NvmCtx.JoinChannelGroupsCurrentIndex = 0;
 8016392:	4b5c      	ldr	r3, [pc, #368]	; (8016504 <RegionUS915NextChannel+0x1c0>)
 8016394:	2200      	movs	r2, #0
 8016396:	f883 2398 	strb.w	r2, [r3, #920]	; 0x398
    }
    // Check other channels
    if( nextChanParams->Datarate >= DR_4 )
 801639a:	68fb      	ldr	r3, [r7, #12]
 801639c:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80163a0:	2b03      	cmp	r3, #3
 80163a2:	dd0b      	ble.n	80163bc <RegionUS915NextChannel+0x78>
    {
        if( ( NvmCtx.ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) == 0 )
 80163a4:	4b57      	ldr	r3, [pc, #348]	; (8016504 <RegionUS915NextChannel+0x1c0>)
 80163a6:	f8b3 3388 	ldrh.w	r3, [r3, #904]	; 0x388
 80163aa:	b2db      	uxtb	r3, r3
 80163ac:	2b00      	cmp	r3, #0
 80163ae:	d105      	bne.n	80163bc <RegionUS915NextChannel+0x78>
        {
            NvmCtx.ChannelsMaskRemaining[4] = NvmCtx.ChannelsMask[4];
 80163b0:	4b54      	ldr	r3, [pc, #336]	; (8016504 <RegionUS915NextChannel+0x1c0>)
 80163b2:	f8b3 237c 	ldrh.w	r2, [r3, #892]	; 0x37c
 80163b6:	4b53      	ldr	r3, [pc, #332]	; (8016504 <RegionUS915NextChannel+0x1c0>)
 80163b8:	f8a3 2388 	strh.w	r2, [r3, #904]	; 0x388
        }
    }

    // Search how many channels are enabled
    countChannelsParams.Joined = nextChanParams->Joined;
 80163bc:	68fb      	ldr	r3, [r7, #12]
 80163be:	7a5b      	ldrb	r3, [r3, #9]
 80163c0:	753b      	strb	r3, [r7, #20]
    countChannelsParams.Datarate = nextChanParams->Datarate;
 80163c2:	68fb      	ldr	r3, [r7, #12]
 80163c4:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80163c8:	b2db      	uxtb	r3, r3
 80163ca:	757b      	strb	r3, [r7, #21]
    countChannelsParams.ChannelsMask = NvmCtx.ChannelsMaskRemaining;
 80163cc:	4b4b      	ldr	r3, [pc, #300]	; (80164fc <RegionUS915NextChannel+0x1b8>)
 80163ce:	61bb      	str	r3, [r7, #24]
    countChannelsParams.Channels = NvmCtx.Channels;
 80163d0:	4b4c      	ldr	r3, [pc, #304]	; (8016504 <RegionUS915NextChannel+0x1c0>)
 80163d2:	61fb      	str	r3, [r7, #28]
    countChannelsParams.Bands = NvmCtx.Bands;
 80163d4:	4b4c      	ldr	r3, [pc, #304]	; (8016508 <RegionUS915NextChannel+0x1c4>)
 80163d6:	623b      	str	r3, [r7, #32]
    countChannelsParams.MaxNbChannels = US915_MAX_NB_CHANNELS;
 80163d8:	2348      	movs	r3, #72	; 0x48
 80163da:	84bb      	strh	r3, [r7, #36]	; 0x24
    countChannelsParams.JoinChannels = 0;
 80163dc:	2300      	movs	r3, #0
 80163de:	84fb      	strh	r3, [r7, #38]	; 0x26

    identifyChannelsParam.AggrTimeOff = nextChanParams->AggrTimeOff;
 80163e0:	68fb      	ldr	r3, [r7, #12]
 80163e2:	681b      	ldr	r3, [r3, #0]
 80163e4:	62bb      	str	r3, [r7, #40]	; 0x28
    identifyChannelsParam.LastAggrTx = nextChanParams->LastAggrTx;
 80163e6:	68fb      	ldr	r3, [r7, #12]
 80163e8:	685b      	ldr	r3, [r3, #4]
 80163ea:	62fb      	str	r3, [r7, #44]	; 0x2c
    identifyChannelsParam.DutyCycleEnabled = nextChanParams->DutyCycleEnabled;
 80163ec:	68fb      	ldr	r3, [r7, #12]
 80163ee:	7a9b      	ldrb	r3, [r3, #10]
 80163f0:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    identifyChannelsParam.MaxBands = US915_MAX_NB_BANDS;
 80163f4:	2301      	movs	r3, #1
 80163f6:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31

    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
 80163fa:	f107 0314 	add.w	r3, r7, #20
 80163fe:	647b      	str	r3, [r7, #68]	; 0x44

    identifyChannelsParam.ElapsedTimeSinceStartUp = nextChanParams->ElapsedTimeSinceStartUp;
 8016400:	68fa      	ldr	r2, [r7, #12]
 8016402:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8016406:	320c      	adds	r2, #12
 8016408:	e892 0003 	ldmia.w	r2, {r0, r1}
 801640c:	e883 0003 	stmia.w	r3, {r0, r1}
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
 8016410:	68fb      	ldr	r3, [r7, #12]
 8016412:	7d1b      	ldrb	r3, [r3, #20]
 8016414:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
 8016418:	68fb      	ldr	r3, [r7, #12]
 801641a:	f993 2008 	ldrsb.w	r2, [r3, #8]
 801641e:	68fb      	ldr	r3, [r7, #12]
 8016420:	8adb      	ldrh	r3, [r3, #22]
 8016422:	4619      	mov	r1, r3
 8016424:	4610      	mov	r0, r2
 8016426:	f7fe ff61 	bl	80152ec <GetTimeOnAir>
 801642a:	4603      	mov	r3, r0
 801642c:	643b      	str	r3, [r7, #64]	; 0x40

    status = RegionCommonIdentifyChannels( &identifyChannelsParam, aggregatedTimeOff, enabledChannels,
 801642e:	f107 0195 	add.w	r1, r7, #149	; 0x95
 8016432:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8016436:	f107 0028 	add.w	r0, r7, #40	; 0x28
 801643a:	687b      	ldr	r3, [r7, #4]
 801643c:	9301      	str	r3, [sp, #4]
 801643e:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8016442:	9300      	str	r3, [sp, #0]
 8016444:	460b      	mov	r3, r1
 8016446:	6839      	ldr	r1, [r7, #0]
 8016448:	f7fd fb3d 	bl	8013ac6 <RegionCommonIdentifyChannels>
 801644c:	4603      	mov	r3, r0
 801644e:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
                                           &nbEnabledChannels, &nbRestrictedChannels, time );

    if( status == LORAMAC_STATUS_OK )
 8016452:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
 8016456:	2b00      	cmp	r3, #0
 8016458:	d149      	bne.n	80164ee <RegionUS915NextChannel+0x1aa>
    {
        if( nextChanParams->Joined == true )
 801645a:	68fb      	ldr	r3, [r7, #12]
 801645c:	7a5b      	ldrb	r3, [r3, #9]
 801645e:	2b00      	cmp	r3, #0
 8016460:	d00f      	beq.n	8016482 <RegionUS915NextChannel+0x13e>
        {
            // Choose randomly on of the remaining channels
            *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 8016462:	f897 3095 	ldrb.w	r3, [r7, #149]	; 0x95
 8016466:	3b01      	subs	r3, #1
 8016468:	4619      	mov	r1, r3
 801646a:	2000      	movs	r0, #0
 801646c:	f000 f8f0 	bl	8016650 <randr>
 8016470:	4603      	mov	r3, r0
 8016472:	f107 0298 	add.w	r2, r7, #152	; 0x98
 8016476:	4413      	add	r3, r2
 8016478:	f813 2c4c 	ldrb.w	r2, [r3, #-76]
 801647c:	68bb      	ldr	r3, [r7, #8]
 801647e:	701a      	strb	r2, [r3, #0]
 8016480:	e02e      	b.n	80164e0 <RegionUS915NextChannel+0x19c>
            // follow a random channel selection sequence. It probes alternating one out of a
            // group of eight 125 kHz channels followed by probing one 500 kHz channel each pass.
            // Each time a 125 kHz channel will be selected from another group.

            // 125kHz Channels (0 - 63) DR0
            if( nextChanParams->Datarate == DR_0 )
 8016482:	68fb      	ldr	r3, [r7, #12]
 8016484:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8016488:	2b00      	cmp	r3, #0
 801648a:	d10e      	bne.n	80164aa <RegionUS915NextChannel+0x166>
            {
                if( ComputeNext125kHzJoinChannel( &newChannelIndex ) == LORAMAC_STATUS_PARAMETER_INVALID )
 801648c:	f107 034b 	add.w	r3, r7, #75	; 0x4b
 8016490:	4618      	mov	r0, r3
 8016492:	f7fe fe23 	bl	80150dc <ComputeNext125kHzJoinChannel>
 8016496:	4603      	mov	r3, r0
 8016498:	2b03      	cmp	r3, #3
 801649a:	d101      	bne.n	80164a0 <RegionUS915NextChannel+0x15c>
                {
                    return LORAMAC_STATUS_PARAMETER_INVALID;
 801649c:	2303      	movs	r3, #3
 801649e:	e028      	b.n	80164f2 <RegionUS915NextChannel+0x1ae>
                }
                *channel = newChannelIndex;
 80164a0:	f897 204b 	ldrb.w	r2, [r7, #75]	; 0x4b
 80164a4:	68bb      	ldr	r3, [r7, #8]
 80164a6:	701a      	strb	r2, [r3, #0]
 80164a8:	e01a      	b.n	80164e0 <RegionUS915NextChannel+0x19c>
            }
            // 500kHz Channels (64 - 71) DR4
            else
            {
                // Choose the next available channel
                uint8_t i = 0;
 80164aa:	2300      	movs	r3, #0
 80164ac:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
                while( ( ( NvmCtx.ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
 80164b0:	e004      	b.n	80164bc <RegionUS915NextChannel+0x178>
                {
                    i++;
 80164b2:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 80164b6:	3301      	adds	r3, #1
 80164b8:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
                while( ( ( NvmCtx.ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
 80164bc:	4b11      	ldr	r3, [pc, #68]	; (8016504 <RegionUS915NextChannel+0x1c0>)
 80164be:	f8b3 3388 	ldrh.w	r3, [r3, #904]	; 0x388
 80164c2:	b2da      	uxtb	r2, r3
 80164c4:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 80164c8:	fa42 f303 	asr.w	r3, r2, r3
 80164cc:	f003 0301 	and.w	r3, r3, #1
 80164d0:	2b00      	cmp	r3, #0
 80164d2:	d0ee      	beq.n	80164b2 <RegionUS915NextChannel+0x16e>
                }
                *channel = 64 + i;
 80164d4:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 80164d8:	3340      	adds	r3, #64	; 0x40
 80164da:	b2da      	uxtb	r2, r3
 80164dc:	68bb      	ldr	r3, [r7, #8]
 80164de:	701a      	strb	r2, [r3, #0]
            }
        }

        // Disable the channel in the mask
        RegionCommonChanDisable( NvmCtx.ChannelsMaskRemaining, *channel, US915_MAX_NB_CHANNELS );
 80164e0:	68bb      	ldr	r3, [r7, #8]
 80164e2:	781b      	ldrb	r3, [r3, #0]
 80164e4:	2248      	movs	r2, #72	; 0x48
 80164e6:	4619      	mov	r1, r3
 80164e8:	4804      	ldr	r0, [pc, #16]	; (80164fc <RegionUS915NextChannel+0x1b8>)
 80164ea:	f7fc ff88 	bl	80133fe <RegionCommonChanDisable>
    }
    return status;
 80164ee:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
}
 80164f2:	4618      	mov	r0, r3
 80164f4:	3798      	adds	r7, #152	; 0x98
 80164f6:	46bd      	mov	sp, r7
 80164f8:	bd80      	pop	{r7, pc}
 80164fa:	bf00      	nop
 80164fc:	20001134 	.word	0x20001134
 8016500:	20001128 	.word	0x20001128
 8016504:	20000db4 	.word	0x20000db4
 8016508:	20001114 	.word	0x20001114

0801650c <RegionUS915SetContinuousWave>:
{
    return LORAMAC_STATUS_PARAMETER_INVALID;
}

void RegionUS915SetContinuousWave( ContinuousWaveParams_t* continuousWave )
{
 801650c:	b580      	push	{r7, lr}
 801650e:	b084      	sub	sp, #16
 8016510:	af00      	add	r7, sp, #0
 8016512:	6078      	str	r0, [r7, #4]
    int8_t txPowerLimited = LimitTxPower( continuousWave->TxPower, NvmCtx.Bands[NvmCtx.Channels[continuousWave->Channel].Band].TxMaxPower, continuousWave->Datarate, NvmCtx.ChannelsMask );
 8016514:	687b      	ldr	r3, [r7, #4]
 8016516:	f993 0002 	ldrsb.w	r0, [r3, #2]
 801651a:	687b      	ldr	r3, [r7, #4]
 801651c:	781b      	ldrb	r3, [r3, #0]
 801651e:	4619      	mov	r1, r3
 8016520:	4a1e      	ldr	r2, [pc, #120]	; (801659c <RegionUS915SetContinuousWave+0x90>)
 8016522:	460b      	mov	r3, r1
 8016524:	005b      	lsls	r3, r3, #1
 8016526:	440b      	add	r3, r1
 8016528:	009b      	lsls	r3, r3, #2
 801652a:	4413      	add	r3, r2
 801652c:	3309      	adds	r3, #9
 801652e:	781b      	ldrb	r3, [r3, #0]
 8016530:	4619      	mov	r1, r3
 8016532:	4a1a      	ldr	r2, [pc, #104]	; (801659c <RegionUS915SetContinuousWave+0x90>)
 8016534:	460b      	mov	r3, r1
 8016536:	009b      	lsls	r3, r3, #2
 8016538:	440b      	add	r3, r1
 801653a:	009b      	lsls	r3, r3, #2
 801653c:	4413      	add	r3, r2
 801653e:	f203 3362 	addw	r3, r3, #866	; 0x362
 8016542:	f993 1000 	ldrsb.w	r1, [r3]
 8016546:	687b      	ldr	r3, [r7, #4]
 8016548:	f993 2001 	ldrsb.w	r2, [r3, #1]
 801654c:	4b14      	ldr	r3, [pc, #80]	; (80165a0 <RegionUS915SetContinuousWave+0x94>)
 801654e:	f7fe fe55 	bl	80151fc <LimitTxPower>
 8016552:	4603      	mov	r3, r0
 8016554:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 8016556:	2300      	movs	r3, #0
 8016558:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = NvmCtx.Channels[continuousWave->Channel].Frequency;
 801655a:	687b      	ldr	r3, [r7, #4]
 801655c:	781b      	ldrb	r3, [r3, #0]
 801655e:	4619      	mov	r1, r3
 8016560:	4a0e      	ldr	r2, [pc, #56]	; (801659c <RegionUS915SetContinuousWave+0x90>)
 8016562:	460b      	mov	r3, r1
 8016564:	005b      	lsls	r3, r3, #1
 8016566:	440b      	add	r3, r1
 8016568:	009b      	lsls	r3, r3, #2
 801656a:	4413      	add	r3, r2
 801656c:	681b      	ldr	r3, [r3, #0]
 801656e:	60bb      	str	r3, [r7, #8]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, US915_DEFAULT_MAX_ERP, 0 );
 8016570:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016574:	f04f 0200 	mov.w	r2, #0
 8016578:	490a      	ldr	r1, [pc, #40]	; (80165a4 <RegionUS915SetContinuousWave+0x98>)
 801657a:	4618      	mov	r0, r3
 801657c:	f7fd f9b8 	bl	80138f0 <RegionCommonComputeTxPower>
 8016580:	4603      	mov	r3, r0
 8016582:	73bb      	strb	r3, [r7, #14]

    Radio.SetTxContinuousWave( frequency, phyTxPower, continuousWave->Timeout );
 8016584:	4b08      	ldr	r3, [pc, #32]	; (80165a8 <RegionUS915SetContinuousWave+0x9c>)
 8016586:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8016588:	687a      	ldr	r2, [r7, #4]
 801658a:	8992      	ldrh	r2, [r2, #12]
 801658c:	f997 100e 	ldrsb.w	r1, [r7, #14]
 8016590:	68b8      	ldr	r0, [r7, #8]
 8016592:	4798      	blx	r3
}
 8016594:	bf00      	nop
 8016596:	3710      	adds	r7, #16
 8016598:	46bd      	mov	sp, r7
 801659a:	bd80      	pop	{r7, pc}
 801659c:	20000db4 	.word	0x20000db4
 80165a0:	20001128 	.word	0x20001128
 80165a4:	41f00000 	.word	0x41f00000
 80165a8:	0801b708 	.word	0x0801b708

080165ac <RegionUS915ApplyDrOffset>:

uint8_t RegionUS915ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 80165ac:	b480      	push	{r7}
 80165ae:	b085      	sub	sp, #20
 80165b0:	af00      	add	r7, sp, #0
 80165b2:	4603      	mov	r3, r0
 80165b4:	71fb      	strb	r3, [r7, #7]
 80165b6:	460b      	mov	r3, r1
 80165b8:	71bb      	strb	r3, [r7, #6]
 80165ba:	4613      	mov	r3, r2
 80165bc:	717b      	strb	r3, [r7, #5]
    int8_t datarate = DatarateOffsetsUS915[dr][drOffset];
 80165be:	f997 2006 	ldrsb.w	r2, [r7, #6]
 80165c2:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80165c6:	4909      	ldr	r1, [pc, #36]	; (80165ec <RegionUS915ApplyDrOffset+0x40>)
 80165c8:	0092      	lsls	r2, r2, #2
 80165ca:	440a      	add	r2, r1
 80165cc:	4413      	add	r3, r2
 80165ce:	781b      	ldrb	r3, [r3, #0]
 80165d0:	73fb      	strb	r3, [r7, #15]

    if( datarate < 0 )
 80165d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80165d6:	2b00      	cmp	r3, #0
 80165d8:	da01      	bge.n	80165de <RegionUS915ApplyDrOffset+0x32>
    {
        datarate = DR_0;
 80165da:	2300      	movs	r3, #0
 80165dc:	73fb      	strb	r3, [r7, #15]
    }
    return datarate;
 80165de:	7bfb      	ldrb	r3, [r7, #15]
}
 80165e0:	4618      	mov	r0, r3
 80165e2:	3714      	adds	r7, #20
 80165e4:	46bd      	mov	sp, r7
 80165e6:	bc80      	pop	{r7}
 80165e8:	4770      	bx	lr
 80165ea:	bf00      	nop
 80165ec:	0801b6d4 	.word	0x0801b6d4

080165f0 <rand1>:
static uint32_t next = 1;

static int32_t rand1( void );

static int32_t rand1( void )
{
 80165f0:	b480      	push	{r7}
 80165f2:	af00      	add	r7, sp, #0
    return ( ( next = next * 1103515245L + 12345L ) % RAND_LOCAL_MAX );
 80165f4:	4b0d      	ldr	r3, [pc, #52]	; (801662c <rand1+0x3c>)
 80165f6:	681b      	ldr	r3, [r3, #0]
 80165f8:	4a0d      	ldr	r2, [pc, #52]	; (8016630 <rand1+0x40>)
 80165fa:	fb02 f303 	mul.w	r3, r2, r3
 80165fe:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 8016602:	3339      	adds	r3, #57	; 0x39
 8016604:	4a09      	ldr	r2, [pc, #36]	; (801662c <rand1+0x3c>)
 8016606:	6013      	str	r3, [r2, #0]
 8016608:	4b08      	ldr	r3, [pc, #32]	; (801662c <rand1+0x3c>)
 801660a:	681a      	ldr	r2, [r3, #0]
 801660c:	2303      	movs	r3, #3
 801660e:	fba3 1302 	umull	r1, r3, r3, r2
 8016612:	1ad1      	subs	r1, r2, r3
 8016614:	0849      	lsrs	r1, r1, #1
 8016616:	440b      	add	r3, r1
 8016618:	0f99      	lsrs	r1, r3, #30
 801661a:	460b      	mov	r3, r1
 801661c:	07db      	lsls	r3, r3, #31
 801661e:	1a5b      	subs	r3, r3, r1
 8016620:	1ad1      	subs	r1, r2, r3
 8016622:	460b      	mov	r3, r1
}
 8016624:	4618      	mov	r0, r3
 8016626:	46bd      	mov	sp, r7
 8016628:	bc80      	pop	{r7}
 801662a:	4770      	bx	lr
 801662c:	200001b0 	.word	0x200001b0
 8016630:	41c64e6d 	.word	0x41c64e6d

08016634 <srand1>:

void srand1( uint32_t seed )
{
 8016634:	b480      	push	{r7}
 8016636:	b083      	sub	sp, #12
 8016638:	af00      	add	r7, sp, #0
 801663a:	6078      	str	r0, [r7, #4]
    next = seed;
 801663c:	4a03      	ldr	r2, [pc, #12]	; (801664c <srand1+0x18>)
 801663e:	687b      	ldr	r3, [r7, #4]
 8016640:	6013      	str	r3, [r2, #0]
}
 8016642:	bf00      	nop
 8016644:	370c      	adds	r7, #12
 8016646:	46bd      	mov	sp, r7
 8016648:	bc80      	pop	{r7}
 801664a:	4770      	bx	lr
 801664c:	200001b0 	.word	0x200001b0

08016650 <randr>:
// Standard random functions redefinition end

int32_t randr( int32_t min, int32_t max )
{
 8016650:	b580      	push	{r7, lr}
 8016652:	b082      	sub	sp, #8
 8016654:	af00      	add	r7, sp, #0
 8016656:	6078      	str	r0, [r7, #4]
 8016658:	6039      	str	r1, [r7, #0]
    return ( int32_t )rand1( ) % ( max - min + 1 ) + min;
 801665a:	f7ff ffc9 	bl	80165f0 <rand1>
 801665e:	4602      	mov	r2, r0
 8016660:	6839      	ldr	r1, [r7, #0]
 8016662:	687b      	ldr	r3, [r7, #4]
 8016664:	1acb      	subs	r3, r1, r3
 8016666:	3301      	adds	r3, #1
 8016668:	fb92 f1f3 	sdiv	r1, r2, r3
 801666c:	fb03 f301 	mul.w	r3, r3, r1
 8016670:	1ad2      	subs	r2, r2, r3
 8016672:	687b      	ldr	r3, [r7, #4]
 8016674:	4413      	add	r3, r2
}
 8016676:	4618      	mov	r0, r3
 8016678:	3708      	adds	r7, #8
 801667a:	46bd      	mov	sp, r7
 801667c:	bd80      	pop	{r7, pc}

0801667e <memcpy1>:

void memcpy1( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 801667e:	b480      	push	{r7}
 8016680:	b085      	sub	sp, #20
 8016682:	af00      	add	r7, sp, #0
 8016684:	60f8      	str	r0, [r7, #12]
 8016686:	60b9      	str	r1, [r7, #8]
 8016688:	4613      	mov	r3, r2
 801668a:	80fb      	strh	r3, [r7, #6]
    while( size-- )
 801668c:	e007      	b.n	801669e <memcpy1+0x20>
    {
        *dst++ = *src++;
 801668e:	68ba      	ldr	r2, [r7, #8]
 8016690:	1c53      	adds	r3, r2, #1
 8016692:	60bb      	str	r3, [r7, #8]
 8016694:	68fb      	ldr	r3, [r7, #12]
 8016696:	1c59      	adds	r1, r3, #1
 8016698:	60f9      	str	r1, [r7, #12]
 801669a:	7812      	ldrb	r2, [r2, #0]
 801669c:	701a      	strb	r2, [r3, #0]
    while( size-- )
 801669e:	88fb      	ldrh	r3, [r7, #6]
 80166a0:	1e5a      	subs	r2, r3, #1
 80166a2:	80fa      	strh	r2, [r7, #6]
 80166a4:	2b00      	cmp	r3, #0
 80166a6:	d1f2      	bne.n	801668e <memcpy1+0x10>
    }
}
 80166a8:	bf00      	nop
 80166aa:	3714      	adds	r7, #20
 80166ac:	46bd      	mov	sp, r7
 80166ae:	bc80      	pop	{r7}
 80166b0:	4770      	bx	lr

080166b2 <memcpyr>:

void memcpyr( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 80166b2:	b480      	push	{r7}
 80166b4:	b085      	sub	sp, #20
 80166b6:	af00      	add	r7, sp, #0
 80166b8:	60f8      	str	r0, [r7, #12]
 80166ba:	60b9      	str	r1, [r7, #8]
 80166bc:	4613      	mov	r3, r2
 80166be:	80fb      	strh	r3, [r7, #6]
    dst = dst + ( size - 1 );
 80166c0:	88fb      	ldrh	r3, [r7, #6]
 80166c2:	3b01      	subs	r3, #1
 80166c4:	68fa      	ldr	r2, [r7, #12]
 80166c6:	4413      	add	r3, r2
 80166c8:	60fb      	str	r3, [r7, #12]
    while( size-- )
 80166ca:	e007      	b.n	80166dc <memcpyr+0x2a>
    {
        *dst-- = *src++;
 80166cc:	68ba      	ldr	r2, [r7, #8]
 80166ce:	1c53      	adds	r3, r2, #1
 80166d0:	60bb      	str	r3, [r7, #8]
 80166d2:	68fb      	ldr	r3, [r7, #12]
 80166d4:	1e59      	subs	r1, r3, #1
 80166d6:	60f9      	str	r1, [r7, #12]
 80166d8:	7812      	ldrb	r2, [r2, #0]
 80166da:	701a      	strb	r2, [r3, #0]
    while( size-- )
 80166dc:	88fb      	ldrh	r3, [r7, #6]
 80166de:	1e5a      	subs	r2, r3, #1
 80166e0:	80fa      	strh	r2, [r7, #6]
 80166e2:	2b00      	cmp	r3, #0
 80166e4:	d1f2      	bne.n	80166cc <memcpyr+0x1a>
    }
}
 80166e6:	bf00      	nop
 80166e8:	3714      	adds	r7, #20
 80166ea:	46bd      	mov	sp, r7
 80166ec:	bc80      	pop	{r7}
 80166ee:	4770      	bx	lr

080166f0 <memset1>:

void memset1( uint8_t *dst, uint8_t value, uint16_t size )
{
 80166f0:	b480      	push	{r7}
 80166f2:	b083      	sub	sp, #12
 80166f4:	af00      	add	r7, sp, #0
 80166f6:	6078      	str	r0, [r7, #4]
 80166f8:	460b      	mov	r3, r1
 80166fa:	70fb      	strb	r3, [r7, #3]
 80166fc:	4613      	mov	r3, r2
 80166fe:	803b      	strh	r3, [r7, #0]
    while( size-- )
 8016700:	e004      	b.n	801670c <memset1+0x1c>
    {
        *dst++ = value;
 8016702:	687b      	ldr	r3, [r7, #4]
 8016704:	1c5a      	adds	r2, r3, #1
 8016706:	607a      	str	r2, [r7, #4]
 8016708:	78fa      	ldrb	r2, [r7, #3]
 801670a:	701a      	strb	r2, [r3, #0]
    while( size-- )
 801670c:	883b      	ldrh	r3, [r7, #0]
 801670e:	1e5a      	subs	r2, r3, #1
 8016710:	803a      	strh	r2, [r7, #0]
 8016712:	2b00      	cmp	r3, #0
 8016714:	d1f5      	bne.n	8016702 <memset1+0x12>
    }
}
 8016716:	bf00      	nop
 8016718:	370c      	adds	r7, #12
 801671a:	46bd      	mov	sp, r7
 801671c:	bc80      	pop	{r7}
 801671e:	4770      	bx	lr

08016720 <RadioSetRxGenericConfig>:
 */
TimerEvent_t TxTimeoutTimer;
TimerEvent_t RxTimeoutTimer;
/* Exported functions ---------------------------------------------------------*/
static int32_t RadioSetRxGenericConfig( GenericModems_t modem, RxConfigGeneric_t* config, uint32_t rxContinuous, uint32_t symbTimeout)
{
 8016720:	b580      	push	{r7, lr}
 8016722:	b08a      	sub	sp, #40	; 0x28
 8016724:	af00      	add	r7, sp, #0
 8016726:	60b9      	str	r1, [r7, #8]
 8016728:	607a      	str	r2, [r7, #4]
 801672a:	603b      	str	r3, [r7, #0]
 801672c:	4603      	mov	r3, r0
 801672e:	73fb      	strb	r3, [r7, #15]
    int32_t status=0;
 8016730:	2300      	movs	r3, #0
 8016732:	61fb      	str	r3, [r7, #28]
    uint8_t syncword[8]={0};
 8016734:	f107 0314 	add.w	r3, r7, #20
 8016738:	2200      	movs	r2, #0
 801673a:	601a      	str	r2, [r3, #0]
 801673c:	605a      	str	r2, [r3, #4]
    uint8_t MaxPayloadLength;
    if( rxContinuous != 0 )
 801673e:	687b      	ldr	r3, [r7, #4]
 8016740:	2b00      	cmp	r3, #0
 8016742:	d001      	beq.n	8016748 <RadioSetRxGenericConfig+0x28>
    {
        symbTimeout = 0;
 8016744:	2300      	movs	r3, #0
 8016746:	603b      	str	r3, [r7, #0]
    }
    SubgRf.RxContinuous = (rxContinuous==0)? false :true;
 8016748:	687b      	ldr	r3, [r7, #4]
 801674a:	2b00      	cmp	r3, #0
 801674c:	bf14      	ite	ne
 801674e:	2301      	movne	r3, #1
 8016750:	2300      	moveq	r3, #0
 8016752:	b2da      	uxtb	r2, r3
 8016754:	4bb1      	ldr	r3, [pc, #708]	; (8016a1c <RadioSetRxGenericConfig+0x2fc>)
 8016756:	705a      	strb	r2, [r3, #1]

    switch( modem )
 8016758:	7bfb      	ldrb	r3, [r7, #15]
 801675a:	2b00      	cmp	r3, #0
 801675c:	d003      	beq.n	8016766 <RadioSetRxGenericConfig+0x46>
 801675e:	2b01      	cmp	r3, #1
 8016760:	f000 80aa 	beq.w	80168b8 <RadioSetRxGenericConfig+0x198>

            // Timeout Max, Timeout handled directly in SetRx function
            SubgRf.RxTimeout = 0xFFFF;
            break;
        default:
            break;
 8016764:	e155      	b.n	8016a12 <RadioSetRxGenericConfig+0x2f2>
            if ((config->fsk.BitRate== 0) || (config->fsk.PreambleLen== 0))
 8016766:	68bb      	ldr	r3, [r7, #8]
 8016768:	68db      	ldr	r3, [r3, #12]
 801676a:	2b00      	cmp	r3, #0
 801676c:	d003      	beq.n	8016776 <RadioSetRxGenericConfig+0x56>
 801676e:	68bb      	ldr	r3, [r7, #8]
 8016770:	691b      	ldr	r3, [r3, #16]
 8016772:	2b00      	cmp	r3, #0
 8016774:	d102      	bne.n	801677c <RadioSetRxGenericConfig+0x5c>
                return -1;
 8016776:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801677a:	e14b      	b.n	8016a14 <RadioSetRxGenericConfig+0x2f4>
            if ( config->fsk.SyncWordLength>8)
 801677c:	68bb      	ldr	r3, [r7, #8]
 801677e:	7d5b      	ldrb	r3, [r3, #21]
 8016780:	2b08      	cmp	r3, #8
 8016782:	d902      	bls.n	801678a <RadioSetRxGenericConfig+0x6a>
                return -1;
 8016784:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8016788:	e144      	b.n	8016a14 <RadioSetRxGenericConfig+0x2f4>
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 801678a:	2300      	movs	r3, #0
 801678c:	623b      	str	r3, [r7, #32]
 801678e:	e00d      	b.n	80167ac <RadioSetRxGenericConfig+0x8c>
                    syncword[i]=config->fsk.SyncWord[i];
 8016790:	68bb      	ldr	r3, [r7, #8]
 8016792:	699a      	ldr	r2, [r3, #24]
 8016794:	6a3b      	ldr	r3, [r7, #32]
 8016796:	4413      	add	r3, r2
 8016798:	7819      	ldrb	r1, [r3, #0]
 801679a:	f107 0214 	add.w	r2, r7, #20
 801679e:	6a3b      	ldr	r3, [r7, #32]
 80167a0:	4413      	add	r3, r2
 80167a2:	460a      	mov	r2, r1
 80167a4:	701a      	strb	r2, [r3, #0]
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 80167a6:	6a3b      	ldr	r3, [r7, #32]
 80167a8:	3301      	adds	r3, #1
 80167aa:	623b      	str	r3, [r7, #32]
 80167ac:	68bb      	ldr	r3, [r7, #8]
 80167ae:	7d5b      	ldrb	r3, [r3, #21]
 80167b0:	461a      	mov	r2, r3
 80167b2:	6a3b      	ldr	r3, [r7, #32]
 80167b4:	4293      	cmp	r3, r2
 80167b6:	dbeb      	blt.n	8016790 <RadioSetRxGenericConfig+0x70>
            if( config->fsk.LengthMode == RADIO_FSK_PACKET_FIXED_LENGTH )
 80167b8:	68bb      	ldr	r3, [r7, #8]
 80167ba:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 80167be:	2b00      	cmp	r3, #0
 80167c0:	d104      	bne.n	80167cc <RadioSetRxGenericConfig+0xac>
                MaxPayloadLength = config->fsk.MaxPayloadLength;
 80167c2:	68bb      	ldr	r3, [r7, #8]
 80167c4:	69db      	ldr	r3, [r3, #28]
 80167c6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80167ca:	e002      	b.n	80167d2 <RadioSetRxGenericConfig+0xb2>
                MaxPayloadLength = 0xFF;
 80167cc:	23ff      	movs	r3, #255	; 0xff
 80167ce:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            SUBGRF_SetStopRxTimerOnPreambleDetect( (config->fsk.StopTimerOnPreambleDetect==0)? false:true );
 80167d2:	68bb      	ldr	r3, [r7, #8]
 80167d4:	681b      	ldr	r3, [r3, #0]
 80167d6:	2b00      	cmp	r3, #0
 80167d8:	bf14      	ite	ne
 80167da:	2301      	movne	r3, #1
 80167dc:	2300      	moveq	r3, #0
 80167de:	b2db      	uxtb	r3, r3
 80167e0:	4618      	mov	r0, r3
 80167e2:	f001 ff8f 	bl	8018704 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 80167e6:	4b8d      	ldr	r3, [pc, #564]	; (8016a1c <RadioSetRxGenericConfig+0x2fc>)
 80167e8:	2200      	movs	r2, #0
 80167ea:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 80167ee:	68bb      	ldr	r3, [r7, #8]
 80167f0:	68db      	ldr	r3, [r3, #12]
 80167f2:	4a8a      	ldr	r2, [pc, #552]	; (8016a1c <RadioSetRxGenericConfig+0x2fc>)
 80167f4:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = (RadioModShapings_t) config->fsk.ModulationShaping;
 80167f6:	68bb      	ldr	r3, [r7, #8]
 80167f8:	791a      	ldrb	r2, [r3, #4]
 80167fa:	4b88      	ldr	r3, [pc, #544]	; (8016a1c <RadioSetRxGenericConfig+0x2fc>)
 80167fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue(config->fsk.Bandwidth);
 8016800:	68bb      	ldr	r3, [r7, #8]
 8016802:	689b      	ldr	r3, [r3, #8]
 8016804:	4618      	mov	r0, r3
 8016806:	f000 fa6f 	bl	8016ce8 <RadioGetFskBandwidthRegValue>
 801680a:	4603      	mov	r3, r0
 801680c:	461a      	mov	r2, r3
 801680e:	4b83      	ldr	r3, [pc, #524]	; (8016a1c <RadioSetRxGenericConfig+0x2fc>)
 8016810:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8016814:	4b81      	ldr	r3, [pc, #516]	; (8016a1c <RadioSetRxGenericConfig+0x2fc>)
 8016816:	2200      	movs	r2, #0
 8016818:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen) << 3 ; // convert byte into bit
 801681a:	68bb      	ldr	r3, [r7, #8]
 801681c:	691b      	ldr	r3, [r3, #16]
 801681e:	b29b      	uxth	r3, r3
 8016820:	00db      	lsls	r3, r3, #3
 8016822:	b29a      	uxth	r2, r3
 8016824:	4b7d      	ldr	r3, [pc, #500]	; (8016a1c <RadioSetRxGenericConfig+0x2fc>)
 8016826:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = (RadioPreambleDetection_t) config->fsk.PreambleMinDetect;
 8016828:	68bb      	ldr	r3, [r7, #8]
 801682a:	7d1a      	ldrb	r2, [r3, #20]
 801682c:	4b7b      	ldr	r3, [pc, #492]	; (8016a1c <RadioSetRxGenericConfig+0x2fc>)
 801682e:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = (config->fsk.SyncWordLength) << 3; // convert byte into bit
 8016830:	68bb      	ldr	r3, [r7, #8]
 8016832:	7d5b      	ldrb	r3, [r3, #21]
 8016834:	00db      	lsls	r3, r3, #3
 8016836:	b2da      	uxtb	r2, r3
 8016838:	4b78      	ldr	r3, [pc, #480]	; (8016a1c <RadioSetRxGenericConfig+0x2fc>)
 801683a:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = (RadioAddressComp_t)config->fsk.AddrComp;
 801683c:	68bb      	ldr	r3, [r7, #8]
 801683e:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8016842:	4b76      	ldr	r3, [pc, #472]	; (8016a1c <RadioSetRxGenericConfig+0x2fc>)
 8016844:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = (RadioPacketLengthModes_t) config->fsk.LengthMode;
 8016846:	68bb      	ldr	r3, [r7, #8]
 8016848:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 801684c:	4b73      	ldr	r3, [pc, #460]	; (8016a1c <RadioSetRxGenericConfig+0x2fc>)
 801684e:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 8016850:	4a72      	ldr	r2, [pc, #456]	; (8016a1c <RadioSetRxGenericConfig+0x2fc>)
 8016852:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016856:	7593      	strb	r3, [r2, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = (RadioCrcTypes_t) config->fsk.CrcLength;
 8016858:	68bb      	ldr	r3, [r7, #8]
 801685a:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 801685e:	4b6f      	ldr	r3, [pc, #444]	; (8016a1c <RadioSetRxGenericConfig+0x2fc>)
 8016860:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = (RadioDcFree_t) config->fsk.Whitening;
 8016862:	68bb      	ldr	r3, [r7, #8]
 8016864:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 8016868:	4b6c      	ldr	r3, [pc, #432]	; (8016a1c <RadioSetRxGenericConfig+0x2fc>)
 801686a:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 801686c:	f001 f8f7 	bl	8017a5e <RadioStandby>
            RadioSetModem(  MODEM_FSK );
 8016870:	2000      	movs	r0, #0
 8016872:	f000 facb 	bl	8016e0c <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8016876:	486a      	ldr	r0, [pc, #424]	; (8016a20 <RadioSetRxGenericConfig+0x300>)
 8016878:	f002 f988 	bl	8018b8c <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801687c:	4869      	ldr	r0, [pc, #420]	; (8016a24 <RadioSetRxGenericConfig+0x304>)
 801687e:	f002 fa4d 	bl	8018d1c <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( syncword );
 8016882:	f107 0314 	add.w	r3, r7, #20
 8016886:	4618      	mov	r0, r3
 8016888:	f001 fd5f 	bl	801834a <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 801688c:	68bb      	ldr	r3, [r7, #8]
 801688e:	8c1b      	ldrh	r3, [r3, #32]
 8016890:	4618      	mov	r0, r3
 8016892:	f001 fda9 	bl	80183e8 <SUBGRF_SetWhiteningSeed>
            SUBGRF_SetCrcPolynomial(config->fsk.CrcPolynomial );
 8016896:	68bb      	ldr	r3, [r7, #8]
 8016898:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 801689a:	4618      	mov	r0, r3
 801689c:	f001 fd84 	bl	80183a8 <SUBGRF_SetCrcPolynomial>
            SubgRf.RxTimeout = ( uint32_t )( (symbTimeout * 1000* 8 )/config->fsk.BitRate );
 80168a0:	683b      	ldr	r3, [r7, #0]
 80168a2:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80168a6:	fb02 f203 	mul.w	r2, r2, r3
 80168aa:	68bb      	ldr	r3, [r7, #8]
 80168ac:	68db      	ldr	r3, [r3, #12]
 80168ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80168b2:	4a5a      	ldr	r2, [pc, #360]	; (8016a1c <RadioSetRxGenericConfig+0x2fc>)
 80168b4:	6093      	str	r3, [r2, #8]
            break;
 80168b6:	e0ac      	b.n	8016a12 <RadioSetRxGenericConfig+0x2f2>
            if  (config->lora.PreambleLen== 0)
 80168b8:	68bb      	ldr	r3, [r7, #8]
 80168ba:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 80168bc:	2b00      	cmp	r3, #0
 80168be:	d102      	bne.n	80168c6 <RadioSetRxGenericConfig+0x1a6>
                return -1;
 80168c0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80168c4:	e0a6      	b.n	8016a14 <RadioSetRxGenericConfig+0x2f4>
            if( config->lora.LengthMode == RADIO_LORA_PACKET_FIXED_LENGTH )
 80168c6:	68bb      	ldr	r3, [r7, #8]
 80168c8:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 80168cc:	2b01      	cmp	r3, #1
 80168ce:	d104      	bne.n	80168da <RadioSetRxGenericConfig+0x1ba>
                MaxPayloadLength = config->fsk.MaxPayloadLength;
 80168d0:	68bb      	ldr	r3, [r7, #8]
 80168d2:	69db      	ldr	r3, [r3, #28]
 80168d4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80168d8:	e002      	b.n	80168e0 <RadioSetRxGenericConfig+0x1c0>
                MaxPayloadLength = 0xFF;
 80168da:	23ff      	movs	r3, #255	; 0xff
 80168dc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            SUBGRF_SetStopRxTimerOnPreambleDetect(  (config->lora.StopTimerOnPreambleDetect==0)? false:true  );
 80168e0:	68bb      	ldr	r3, [r7, #8]
 80168e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80168e4:	2b00      	cmp	r3, #0
 80168e6:	bf14      	ite	ne
 80168e8:	2301      	movne	r3, #1
 80168ea:	2300      	moveq	r3, #0
 80168ec:	b2db      	uxtb	r3, r3
 80168ee:	4618      	mov	r0, r3
 80168f0:	f001 ff08 	bl	8018704 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 80168f4:	683b      	ldr	r3, [r7, #0]
 80168f6:	b2db      	uxtb	r3, r3
 80168f8:	4618      	mov	r0, r3
 80168fa:	f001 ff15 	bl	8018728 <SUBGRF_SetLoRaSymbNumTimeout>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 80168fe:	4b47      	ldr	r3, [pc, #284]	; (8016a1c <RadioSetRxGenericConfig+0x2fc>)
 8016900:	2201      	movs	r2, #1
 8016902:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = (RadioLoRaSpreadingFactors_t) config->lora.SpreadingFactor;
 8016906:	68bb      	ldr	r3, [r7, #8]
 8016908:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 801690c:	4b43      	ldr	r3, [pc, #268]	; (8016a1c <RadioSetRxGenericConfig+0x2fc>)
 801690e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = (RadioLoRaBandwidths_t) config->lora.Bandwidth;
 8016912:	68bb      	ldr	r3, [r7, #8]
 8016914:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
 8016918:	4b40      	ldr	r3, [pc, #256]	; (8016a1c <RadioSetRxGenericConfig+0x2fc>)
 801691a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = (RadioLoRaCodingRates_t) config->lora.Coderate;
 801691e:	68bb      	ldr	r3, [r7, #8]
 8016920:	f893 2032 	ldrb.w	r2, [r3, #50]	; 0x32
 8016924:	4b3d      	ldr	r3, [pc, #244]	; (8016a1c <RadioSetRxGenericConfig+0x2fc>)
 8016926:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
            switch (config->lora.LowDatarateOptimize)
 801692a:	68bb      	ldr	r3, [r7, #8]
 801692c:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 8016930:	2b01      	cmp	r3, #1
 8016932:	d009      	beq.n	8016948 <RadioSetRxGenericConfig+0x228>
 8016934:	2b02      	cmp	r3, #2
 8016936:	d00c      	beq.n	8016952 <RadioSetRxGenericConfig+0x232>
 8016938:	2b00      	cmp	r3, #0
 801693a:	d000      	beq.n	801693e <RadioSetRxGenericConfig+0x21e>
                break;
 801693c:	e01d      	b.n	801697a <RadioSetRxGenericConfig+0x25a>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801693e:	4b37      	ldr	r3, [pc, #220]	; (8016a1c <RadioSetRxGenericConfig+0x2fc>)
 8016940:	2200      	movs	r2, #0
 8016942:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8016946:	e018      	b.n	801697a <RadioSetRxGenericConfig+0x25a>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8016948:	4b34      	ldr	r3, [pc, #208]	; (8016a1c <RadioSetRxGenericConfig+0x2fc>)
 801694a:	2201      	movs	r2, #1
 801694c:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8016950:	e013      	b.n	801697a <RadioSetRxGenericConfig+0x25a>
                if ((config->lora.SpreadingFactor==RADIO_LORA_SF11) || (config->lora.SpreadingFactor==RADIO_LORA_SF12))
 8016952:	68bb      	ldr	r3, [r7, #8]
 8016954:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8016958:	2b0b      	cmp	r3, #11
 801695a:	d004      	beq.n	8016966 <RadioSetRxGenericConfig+0x246>
 801695c:	68bb      	ldr	r3, [r7, #8]
 801695e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8016962:	2b0c      	cmp	r3, #12
 8016964:	d104      	bne.n	8016970 <RadioSetRxGenericConfig+0x250>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8016966:	4b2d      	ldr	r3, [pc, #180]	; (8016a1c <RadioSetRxGenericConfig+0x2fc>)
 8016968:	2201      	movs	r2, #1
 801696a:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 801696e:	e003      	b.n	8016978 <RadioSetRxGenericConfig+0x258>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8016970:	4b2a      	ldr	r3, [pc, #168]	; (8016a1c <RadioSetRxGenericConfig+0x2fc>)
 8016972:	2200      	movs	r2, #0
 8016974:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8016978:	bf00      	nop
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801697a:	4b28      	ldr	r3, [pc, #160]	; (8016a1c <RadioSetRxGenericConfig+0x2fc>)
 801697c:	2201      	movs	r2, #1
 801697e:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 8016980:	68bb      	ldr	r3, [r7, #8]
 8016982:	8e9a      	ldrh	r2, [r3, #52]	; 0x34
 8016984:	4b25      	ldr	r3, [pc, #148]	; (8016a1c <RadioSetRxGenericConfig+0x2fc>)
 8016986:	839a      	strh	r2, [r3, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = (RadioLoRaPacketLengthsMode_t) config->lora.LengthMode;
 8016988:	68bb      	ldr	r3, [r7, #8]
 801698a:	f893 2036 	ldrb.w	r2, [r3, #54]	; 0x36
 801698e:	4b23      	ldr	r3, [pc, #140]	; (8016a1c <RadioSetRxGenericConfig+0x2fc>)
 8016990:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 8016992:	4a22      	ldr	r2, [pc, #136]	; (8016a1c <RadioSetRxGenericConfig+0x2fc>)
 8016994:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016998:	77d3      	strb	r3, [r2, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = (RadioLoRaCrcModes_t) config->lora.CrcMode;
 801699a:	68bb      	ldr	r3, [r7, #8]
 801699c:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 80169a0:	4b1e      	ldr	r3, [pc, #120]	; (8016a1c <RadioSetRxGenericConfig+0x2fc>)
 80169a2:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = (RadioLoRaIQModes_t) config->lora.IqInverted;
 80169a6:	68bb      	ldr	r3, [r7, #8]
 80169a8:	f893 2039 	ldrb.w	r2, [r3, #57]	; 0x39
 80169ac:	4b1b      	ldr	r3, [pc, #108]	; (8016a1c <RadioSetRxGenericConfig+0x2fc>)
 80169ae:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 80169b2:	f001 f854 	bl	8017a5e <RadioStandby>
            RadioSetModem( MODEM_LORA );
 80169b6:	2001      	movs	r0, #1
 80169b8:	f000 fa28 	bl	8016e0c <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80169bc:	4818      	ldr	r0, [pc, #96]	; (8016a20 <RadioSetRxGenericConfig+0x300>)
 80169be:	f002 f8e5 	bl	8018b8c <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80169c2:	4818      	ldr	r0, [pc, #96]	; (8016a24 <RadioSetRxGenericConfig+0x304>)
 80169c4:	f002 f9aa 	bl	8018d1c <SUBGRF_SetPacketParams>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 80169c8:	4b14      	ldr	r3, [pc, #80]	; (8016a1c <RadioSetRxGenericConfig+0x2fc>)
 80169ca:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80169ce:	2b01      	cmp	r3, #1
 80169d0:	d10d      	bne.n	80169ee <RadioSetRxGenericConfig+0x2ce>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) & ~( 1 << 2 ) );
 80169d2:	f240 7036 	movw	r0, #1846	; 0x736
 80169d6:	f002 fb07 	bl	8018fe8 <SUBGRF_ReadRegister>
 80169da:	4603      	mov	r3, r0
 80169dc:	f023 0304 	bic.w	r3, r3, #4
 80169e0:	b2db      	uxtb	r3, r3
 80169e2:	4619      	mov	r1, r3
 80169e4:	f240 7036 	movw	r0, #1846	; 0x736
 80169e8:	f002 faea 	bl	8018fc0 <SUBGRF_WriteRegister>
 80169ec:	e00c      	b.n	8016a08 <RadioSetRxGenericConfig+0x2e8>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) | ( 1 << 2 ) );
 80169ee:	f240 7036 	movw	r0, #1846	; 0x736
 80169f2:	f002 faf9 	bl	8018fe8 <SUBGRF_ReadRegister>
 80169f6:	4603      	mov	r3, r0
 80169f8:	f043 0304 	orr.w	r3, r3, #4
 80169fc:	b2db      	uxtb	r3, r3
 80169fe:	4619      	mov	r1, r3
 8016a00:	f240 7036 	movw	r0, #1846	; 0x736
 8016a04:	f002 fadc 	bl	8018fc0 <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 8016a08:	4b04      	ldr	r3, [pc, #16]	; (8016a1c <RadioSetRxGenericConfig+0x2fc>)
 8016a0a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8016a0e:	609a      	str	r2, [r3, #8]
            break;
 8016a10:	bf00      	nop
    }
    return status;
 8016a12:	69fb      	ldr	r3, [r7, #28]
}
 8016a14:	4618      	mov	r0, r3
 8016a16:	3728      	adds	r7, #40	; 0x28
 8016a18:	46bd      	mov	sp, r7
 8016a1a:	bd80      	pop	{r7, pc}
 8016a1c:	200017f4 	.word	0x200017f4
 8016a20:	2000182c 	.word	0x2000182c
 8016a24:	20001802 	.word	0x20001802

08016a28 <RadioSetTxGenericConfig>:

static int32_t RadioSetTxGenericConfig( GenericModems_t modem, TxConfigGeneric_t* config, int8_t power, uint32_t timeout )
{
 8016a28:	b580      	push	{r7, lr}
 8016a2a:	b088      	sub	sp, #32
 8016a2c:	af00      	add	r7, sp, #0
 8016a2e:	60b9      	str	r1, [r7, #8]
 8016a30:	607b      	str	r3, [r7, #4]
 8016a32:	4603      	mov	r3, r0
 8016a34:	73fb      	strb	r3, [r7, #15]
 8016a36:	4613      	mov	r3, r2
 8016a38:	73bb      	strb	r3, [r7, #14]
  uint8_t syncword[8]={0};
 8016a3a:	f107 0314 	add.w	r3, r7, #20
 8016a3e:	2200      	movs	r2, #0
 8016a40:	601a      	str	r2, [r3, #0]
 8016a42:	605a      	str	r2, [r3, #4]
    switch( modem )
 8016a44:	7bfb      	ldrb	r3, [r7, #15]
 8016a46:	2b01      	cmp	r3, #1
 8016a48:	f000 8088 	beq.w	8016b5c <RadioSetTxGenericConfig+0x134>
 8016a4c:	2b02      	cmp	r3, #2
 8016a4e:	f000 8113 	beq.w	8016c78 <RadioSetTxGenericConfig+0x250>
 8016a52:	2b00      	cmp	r3, #0
 8016a54:	d000      	beq.n	8016a58 <RadioSetTxGenericConfig+0x30>
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = config->bpsk.BitRate;
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            break;
        default:
            break;
 8016a56:	e12e      	b.n	8016cb6 <RadioSetTxGenericConfig+0x28e>
            if ((config->fsk.BitRate== 0) || (config->fsk.PreambleLen== 0))
 8016a58:	68bb      	ldr	r3, [r7, #8]
 8016a5a:	689b      	ldr	r3, [r3, #8]
 8016a5c:	2b00      	cmp	r3, #0
 8016a5e:	d003      	beq.n	8016a68 <RadioSetTxGenericConfig+0x40>
 8016a60:	68bb      	ldr	r3, [r7, #8]
 8016a62:	691b      	ldr	r3, [r3, #16]
 8016a64:	2b00      	cmp	r3, #0
 8016a66:	d102      	bne.n	8016a6e <RadioSetTxGenericConfig+0x46>
                return -1;
 8016a68:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8016a6c:	e131      	b.n	8016cd2 <RadioSetTxGenericConfig+0x2aa>
            if ( config->fsk.SyncWordLength>8)
 8016a6e:	68bb      	ldr	r3, [r7, #8]
 8016a70:	7d1b      	ldrb	r3, [r3, #20]
 8016a72:	2b08      	cmp	r3, #8
 8016a74:	d902      	bls.n	8016a7c <RadioSetTxGenericConfig+0x54>
                return -1;
 8016a76:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8016a7a:	e12a      	b.n	8016cd2 <RadioSetTxGenericConfig+0x2aa>
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 8016a7c:	2300      	movs	r3, #0
 8016a7e:	61fb      	str	r3, [r7, #28]
 8016a80:	e00d      	b.n	8016a9e <RadioSetTxGenericConfig+0x76>
                    syncword[i]=config->fsk.SyncWord[i];
 8016a82:	68bb      	ldr	r3, [r7, #8]
 8016a84:	699a      	ldr	r2, [r3, #24]
 8016a86:	69fb      	ldr	r3, [r7, #28]
 8016a88:	4413      	add	r3, r2
 8016a8a:	7819      	ldrb	r1, [r3, #0]
 8016a8c:	f107 0214 	add.w	r2, r7, #20
 8016a90:	69fb      	ldr	r3, [r7, #28]
 8016a92:	4413      	add	r3, r2
 8016a94:	460a      	mov	r2, r1
 8016a96:	701a      	strb	r2, [r3, #0]
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 8016a98:	69fb      	ldr	r3, [r7, #28]
 8016a9a:	3301      	adds	r3, #1
 8016a9c:	61fb      	str	r3, [r7, #28]
 8016a9e:	68bb      	ldr	r3, [r7, #8]
 8016aa0:	7d1b      	ldrb	r3, [r3, #20]
 8016aa2:	461a      	mov	r2, r3
 8016aa4:	69fb      	ldr	r3, [r7, #28]
 8016aa6:	4293      	cmp	r3, r2
 8016aa8:	dbeb      	blt.n	8016a82 <RadioSetTxGenericConfig+0x5a>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8016aaa:	4b8c      	ldr	r3, [pc, #560]	; (8016cdc <RadioSetTxGenericConfig+0x2b4>)
 8016aac:	2200      	movs	r2, #0
 8016aae:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 8016ab2:	68bb      	ldr	r3, [r7, #8]
 8016ab4:	689b      	ldr	r3, [r3, #8]
 8016ab6:	4a89      	ldr	r2, [pc, #548]	; (8016cdc <RadioSetTxGenericConfig+0x2b4>)
 8016ab8:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = (RadioModShapings_t) config->fsk.ModulationShaping;
 8016aba:	68bb      	ldr	r3, [r7, #8]
 8016abc:	781a      	ldrb	r2, [r3, #0]
 8016abe:	4b87      	ldr	r3, [pc, #540]	; (8016cdc <RadioSetTxGenericConfig+0x2b4>)
 8016ac0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( config->fsk.Bandwidth );
 8016ac4:	68bb      	ldr	r3, [r7, #8]
 8016ac6:	685b      	ldr	r3, [r3, #4]
 8016ac8:	4618      	mov	r0, r3
 8016aca:	f000 f90d 	bl	8016ce8 <RadioGetFskBandwidthRegValue>
 8016ace:	4603      	mov	r3, r0
 8016ad0:	461a      	mov	r2, r3
 8016ad2:	4b82      	ldr	r3, [pc, #520]	; (8016cdc <RadioSetTxGenericConfig+0x2b4>)
 8016ad4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = config->fsk.FrequencyDeviation;
 8016ad8:	68bb      	ldr	r3, [r7, #8]
 8016ada:	68db      	ldr	r3, [r3, #12]
 8016adc:	4a7f      	ldr	r2, [pc, #508]	; (8016cdc <RadioSetTxGenericConfig+0x2b4>)
 8016ade:	6413      	str	r3, [r2, #64]	; 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8016ae0:	4b7e      	ldr	r3, [pc, #504]	; (8016cdc <RadioSetTxGenericConfig+0x2b4>)
 8016ae2:	2200      	movs	r2, #0
 8016ae4:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen << 3 ); // convert byte into bit
 8016ae6:	68bb      	ldr	r3, [r7, #8]
 8016ae8:	691b      	ldr	r3, [r3, #16]
 8016aea:	b29b      	uxth	r3, r3
 8016aec:	00db      	lsls	r3, r3, #3
 8016aee:	b29a      	uxth	r2, r3
 8016af0:	4b7a      	ldr	r3, [pc, #488]	; (8016cdc <RadioSetTxGenericConfig+0x2b4>)
 8016af2:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; //don't care in tx
 8016af4:	4b79      	ldr	r3, [pc, #484]	; (8016cdc <RadioSetTxGenericConfig+0x2b4>)
 8016af6:	2204      	movs	r2, #4
 8016af8:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = (config->fsk.SyncWordLength ) << 3 ; // convert byte into bit
 8016afa:	68bb      	ldr	r3, [r7, #8]
 8016afc:	7d1b      	ldrb	r3, [r3, #20]
 8016afe:	00db      	lsls	r3, r3, #3
 8016b00:	b2da      	uxtb	r2, r3
 8016b02:	4b76      	ldr	r3, [pc, #472]	; (8016cdc <RadioSetTxGenericConfig+0x2b4>)
 8016b04:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; /*don't care in tx*/
 8016b06:	4b75      	ldr	r3, [pc, #468]	; (8016cdc <RadioSetTxGenericConfig+0x2b4>)
 8016b08:	2200      	movs	r2, #0
 8016b0a:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = (RadioPacketLengthModes_t) config->fsk.HeaderType;
 8016b0c:	68bb      	ldr	r3, [r7, #8]
 8016b0e:	7f9a      	ldrb	r2, [r3, #30]
 8016b10:	4b72      	ldr	r3, [pc, #456]	; (8016cdc <RadioSetTxGenericConfig+0x2b4>)
 8016b12:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = (RadioCrcTypes_t) config->fsk.CrcLength;
 8016b14:	68bb      	ldr	r3, [r7, #8]
 8016b16:	7fda      	ldrb	r2, [r3, #31]
 8016b18:	4b70      	ldr	r3, [pc, #448]	; (8016cdc <RadioSetTxGenericConfig+0x2b4>)
 8016b1a:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = (RadioDcFree_t) config->fsk.Whitening;
 8016b1c:	68bb      	ldr	r3, [r7, #8]
 8016b1e:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8016b22:	4b6e      	ldr	r3, [pc, #440]	; (8016cdc <RadioSetTxGenericConfig+0x2b4>)
 8016b24:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 8016b26:	f000 ff9a 	bl	8017a5e <RadioStandby>
            RadioSetModem( MODEM_FSK );
 8016b2a:	2000      	movs	r0, #0
 8016b2c:	f000 f96e 	bl	8016e0c <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8016b30:	486b      	ldr	r0, [pc, #428]	; (8016ce0 <RadioSetTxGenericConfig+0x2b8>)
 8016b32:	f002 f82b 	bl	8018b8c <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8016b36:	486b      	ldr	r0, [pc, #428]	; (8016ce4 <RadioSetTxGenericConfig+0x2bc>)
 8016b38:	f002 f8f0 	bl	8018d1c <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( syncword );
 8016b3c:	f107 0314 	add.w	r3, r7, #20
 8016b40:	4618      	mov	r0, r3
 8016b42:	f001 fc02 	bl	801834a <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 8016b46:	68bb      	ldr	r3, [r7, #8]
 8016b48:	8b9b      	ldrh	r3, [r3, #28]
 8016b4a:	4618      	mov	r0, r3
 8016b4c:	f001 fc4c 	bl	80183e8 <SUBGRF_SetWhiteningSeed>
            SUBGRF_SetCrcPolynomial(config->fsk.CrcPolynomial );
 8016b50:	68bb      	ldr	r3, [r7, #8]
 8016b52:	8c1b      	ldrh	r3, [r3, #32]
 8016b54:	4618      	mov	r0, r3
 8016b56:	f001 fc27 	bl	80183a8 <SUBGRF_SetCrcPolynomial>
            break;
 8016b5a:	e0ac      	b.n	8016cb6 <RadioSetTxGenericConfig+0x28e>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8016b5c:	4b5f      	ldr	r3, [pc, #380]	; (8016cdc <RadioSetTxGenericConfig+0x2b4>)
 8016b5e:	2201      	movs	r2, #1
 8016b60:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 8016b64:	68bb      	ldr	r3, [r7, #8]
 8016b66:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 8016b6a:	4b5c      	ldr	r3, [pc, #368]	; (8016cdc <RadioSetTxGenericConfig+0x2b4>)
 8016b6c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = (RadioLoRaBandwidths_t) config->lora.Bandwidth;
 8016b70:	68bb      	ldr	r3, [r7, #8]
 8016b72:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 8016b76:	4b59      	ldr	r3, [pc, #356]	; (8016cdc <RadioSetTxGenericConfig+0x2b4>)
 8016b78:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = (RadioLoRaCodingRates_t) config->lora.Coderate;
 8016b7c:	68bb      	ldr	r3, [r7, #8]
 8016b7e:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 8016b82:	4b56      	ldr	r3, [pc, #344]	; (8016cdc <RadioSetTxGenericConfig+0x2b4>)
 8016b84:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
            switch (config->lora.LowDatarateOptimize)
 8016b88:	68bb      	ldr	r3, [r7, #8]
 8016b8a:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8016b8e:	2b01      	cmp	r3, #1
 8016b90:	d009      	beq.n	8016ba6 <RadioSetTxGenericConfig+0x17e>
 8016b92:	2b02      	cmp	r3, #2
 8016b94:	d00c      	beq.n	8016bb0 <RadioSetTxGenericConfig+0x188>
 8016b96:	2b00      	cmp	r3, #0
 8016b98:	d000      	beq.n	8016b9c <RadioSetTxGenericConfig+0x174>
                break;
 8016b9a:	e01d      	b.n	8016bd8 <RadioSetTxGenericConfig+0x1b0>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8016b9c:	4b4f      	ldr	r3, [pc, #316]	; (8016cdc <RadioSetTxGenericConfig+0x2b4>)
 8016b9e:	2200      	movs	r2, #0
 8016ba0:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8016ba4:	e018      	b.n	8016bd8 <RadioSetTxGenericConfig+0x1b0>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8016ba6:	4b4d      	ldr	r3, [pc, #308]	; (8016cdc <RadioSetTxGenericConfig+0x2b4>)
 8016ba8:	2201      	movs	r2, #1
 8016baa:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8016bae:	e013      	b.n	8016bd8 <RadioSetTxGenericConfig+0x1b0>
                if ((config->lora.SpreadingFactor==RADIO_LORA_SF11) || (config->lora.SpreadingFactor==RADIO_LORA_SF12))
 8016bb0:	68bb      	ldr	r3, [r7, #8]
 8016bb2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8016bb6:	2b0b      	cmp	r3, #11
 8016bb8:	d004      	beq.n	8016bc4 <RadioSetTxGenericConfig+0x19c>
 8016bba:	68bb      	ldr	r3, [r7, #8]
 8016bbc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8016bc0:	2b0c      	cmp	r3, #12
 8016bc2:	d104      	bne.n	8016bce <RadioSetTxGenericConfig+0x1a6>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8016bc4:	4b45      	ldr	r3, [pc, #276]	; (8016cdc <RadioSetTxGenericConfig+0x2b4>)
 8016bc6:	2201      	movs	r2, #1
 8016bc8:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8016bcc:	e003      	b.n	8016bd6 <RadioSetTxGenericConfig+0x1ae>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8016bce:	4b43      	ldr	r3, [pc, #268]	; (8016cdc <RadioSetTxGenericConfig+0x2b4>)
 8016bd0:	2200      	movs	r2, #0
 8016bd2:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8016bd6:	bf00      	nop
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = (config->lora.LowDatarateOptimize==0)?0:1;
 8016bd8:	68bb      	ldr	r3, [r7, #8]
 8016bda:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8016bde:	2b00      	cmp	r3, #0
 8016be0:	bf14      	ite	ne
 8016be2:	2301      	movne	r3, #1
 8016be4:	2300      	moveq	r3, #0
 8016be6:	b2db      	uxtb	r3, r3
 8016be8:	461a      	mov	r2, r3
 8016bea:	4b3c      	ldr	r3, [pc, #240]	; (8016cdc <RadioSetTxGenericConfig+0x2b4>)
 8016bec:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8016bf0:	4b3a      	ldr	r3, [pc, #232]	; (8016cdc <RadioSetTxGenericConfig+0x2b4>)
 8016bf2:	2201      	movs	r2, #1
 8016bf4:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 8016bf6:	68bb      	ldr	r3, [r7, #8]
 8016bf8:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8016bfa:	4b38      	ldr	r3, [pc, #224]	; (8016cdc <RadioSetTxGenericConfig+0x2b4>)
 8016bfc:	839a      	strh	r2, [r3, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = (RadioLoRaPacketLengthsMode_t) config->lora.LengthMode;
 8016bfe:	68bb      	ldr	r3, [r7, #8]
 8016c00:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 8016c04:	4b35      	ldr	r3, [pc, #212]	; (8016cdc <RadioSetTxGenericConfig+0x2b4>)
 8016c06:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.CrcMode = (RadioLoRaCrcModes_t) config->lora.CrcMode;
 8016c08:	68bb      	ldr	r3, [r7, #8]
 8016c0a:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 8016c0e:	4b33      	ldr	r3, [pc, #204]	; (8016cdc <RadioSetTxGenericConfig+0x2b4>)
 8016c10:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = (RadioLoRaIQModes_t) config->lora.IqInverted;
 8016c14:	68bb      	ldr	r3, [r7, #8]
 8016c16:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8016c1a:	4b30      	ldr	r3, [pc, #192]	; (8016cdc <RadioSetTxGenericConfig+0x2b4>)
 8016c1c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 8016c20:	f000 ff1d 	bl	8017a5e <RadioStandby>
            RadioSetModem( MODEM_LORA );
 8016c24:	2001      	movs	r0, #1
 8016c26:	f000 f8f1 	bl	8016e0c <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8016c2a:	482d      	ldr	r0, [pc, #180]	; (8016ce0 <RadioSetTxGenericConfig+0x2b8>)
 8016c2c:	f001 ffae 	bl	8018b8c <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8016c30:	482c      	ldr	r0, [pc, #176]	; (8016ce4 <RadioSetTxGenericConfig+0x2bc>)
 8016c32:	f002 f873 	bl	8018d1c <SUBGRF_SetPacketParams>
            if( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 )
 8016c36:	4b29      	ldr	r3, [pc, #164]	; (8016cdc <RadioSetTxGenericConfig+0x2b4>)
 8016c38:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8016c3c:	2b06      	cmp	r3, #6
 8016c3e:	d10d      	bne.n	8016c5c <RadioSetTxGenericConfig+0x234>
                SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) & ~( 1 << 2 ) );
 8016c40:	f640 0089 	movw	r0, #2185	; 0x889
 8016c44:	f002 f9d0 	bl	8018fe8 <SUBGRF_ReadRegister>
 8016c48:	4603      	mov	r3, r0
 8016c4a:	f023 0304 	bic.w	r3, r3, #4
 8016c4e:	b2db      	uxtb	r3, r3
 8016c50:	4619      	mov	r1, r3
 8016c52:	f640 0089 	movw	r0, #2185	; 0x889
 8016c56:	f002 f9b3 	bl	8018fc0 <SUBGRF_WriteRegister>
            break;
 8016c5a:	e02c      	b.n	8016cb6 <RadioSetTxGenericConfig+0x28e>
                SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) | ( 1 << 2 ) );
 8016c5c:	f640 0089 	movw	r0, #2185	; 0x889
 8016c60:	f002 f9c2 	bl	8018fe8 <SUBGRF_ReadRegister>
 8016c64:	4603      	mov	r3, r0
 8016c66:	f043 0304 	orr.w	r3, r3, #4
 8016c6a:	b2db      	uxtb	r3, r3
 8016c6c:	4619      	mov	r1, r3
 8016c6e:	f640 0089 	movw	r0, #2185	; 0x889
 8016c72:	f002 f9a5 	bl	8018fc0 <SUBGRF_WriteRegister>
            break;
 8016c76:	e01e      	b.n	8016cb6 <RadioSetTxGenericConfig+0x28e>
            if ((config->fsk.BitRate== 0) || (config->fsk.BitRate> 1000))
 8016c78:	68bb      	ldr	r3, [r7, #8]
 8016c7a:	689b      	ldr	r3, [r3, #8]
 8016c7c:	2b00      	cmp	r3, #0
 8016c7e:	d004      	beq.n	8016c8a <RadioSetTxGenericConfig+0x262>
 8016c80:	68bb      	ldr	r3, [r7, #8]
 8016c82:	689b      	ldr	r3, [r3, #8]
 8016c84:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8016c88:	d902      	bls.n	8016c90 <RadioSetTxGenericConfig+0x268>
                return -1;
 8016c8a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8016c8e:	e020      	b.n	8016cd2 <RadioSetTxGenericConfig+0x2aa>
            RadioSetModem( MODEM_BPSK );
 8016c90:	2002      	movs	r0, #2
 8016c92:	f000 f8bb 	bl	8016e0c <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 8016c96:	4b11      	ldr	r3, [pc, #68]	; (8016cdc <RadioSetTxGenericConfig+0x2b4>)
 8016c98:	2202      	movs	r2, #2
 8016c9a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = config->bpsk.BitRate;
 8016c9e:	68bb      	ldr	r3, [r7, #8]
 8016ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016ca2:	4a0e      	ldr	r2, [pc, #56]	; (8016cdc <RadioSetTxGenericConfig+0x2b4>)
 8016ca4:	6493      	str	r3, [r2, #72]	; 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 8016ca6:	4b0d      	ldr	r3, [pc, #52]	; (8016cdc <RadioSetTxGenericConfig+0x2b4>)
 8016ca8:	2216      	movs	r2, #22
 8016caa:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8016cae:	480c      	ldr	r0, [pc, #48]	; (8016ce0 <RadioSetTxGenericConfig+0x2b8>)
 8016cb0:	f001 ff6c 	bl	8018b8c <SUBGRF_SetModulationParams>
            break;
 8016cb4:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 8016cb6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8016cba:	4618      	mov	r0, r3
 8016cbc:	f002 fa24 	bl	8019108 <SUBGRF_SetRfTxPower>
 8016cc0:	4603      	mov	r3, r0
 8016cc2:	461a      	mov	r2, r3
 8016cc4:	4b05      	ldr	r3, [pc, #20]	; (8016cdc <RadioSetTxGenericConfig+0x2b4>)
 8016cc6:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
    SubgRf.TxTimeout = timeout;
 8016cca:	4a04      	ldr	r2, [pc, #16]	; (8016cdc <RadioSetTxGenericConfig+0x2b4>)
 8016ccc:	687b      	ldr	r3, [r7, #4]
 8016cce:	6053      	str	r3, [r2, #4]
    return 0;
 8016cd0:	2300      	movs	r3, #0
}
 8016cd2:	4618      	mov	r0, r3
 8016cd4:	3720      	adds	r7, #32
 8016cd6:	46bd      	mov	sp, r7
 8016cd8:	bd80      	pop	{r7, pc}
 8016cda:	bf00      	nop
 8016cdc:	200017f4 	.word	0x200017f4
 8016ce0:	2000182c 	.word	0x2000182c
 8016ce4:	20001802 	.word	0x20001802

08016ce8 <RadioGetFskBandwidthRegValue>:

/* Private  functions ---------------------------------------------------------*/
static uint8_t RadioGetFskBandwidthRegValue( uint32_t bandwidth )
{
 8016ce8:	b480      	push	{r7}
 8016cea:	b085      	sub	sp, #20
 8016cec:	af00      	add	r7, sp, #0
 8016cee:	6078      	str	r0, [r7, #4]
    uint8_t i;

    if( bandwidth == 0 )
 8016cf0:	687b      	ldr	r3, [r7, #4]
 8016cf2:	2b00      	cmp	r3, #0
 8016cf4:	d101      	bne.n	8016cfa <RadioGetFskBandwidthRegValue+0x12>
    {
        return( 0x1F );
 8016cf6:	231f      	movs	r3, #31
 8016cf8:	e016      	b.n	8016d28 <RadioGetFskBandwidthRegValue+0x40>
    }

    /* ST_WORKAROUND_BEGIN: Simplified loop */
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 8016cfa:	2300      	movs	r3, #0
 8016cfc:	73fb      	strb	r3, [r7, #15]
 8016cfe:	e00f      	b.n	8016d20 <RadioGetFskBandwidthRegValue+0x38>
    {
        if ( bandwidth < FskBandwidths[i].bandwidth )
 8016d00:	7bfb      	ldrb	r3, [r7, #15]
 8016d02:	4a0c      	ldr	r2, [pc, #48]	; (8016d34 <RadioGetFskBandwidthRegValue+0x4c>)
 8016d04:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8016d08:	687a      	ldr	r2, [r7, #4]
 8016d0a:	429a      	cmp	r2, r3
 8016d0c:	d205      	bcs.n	8016d1a <RadioGetFskBandwidthRegValue+0x32>
        {
            return FskBandwidths[i].RegValue;
 8016d0e:	7bfb      	ldrb	r3, [r7, #15]
 8016d10:	4a08      	ldr	r2, [pc, #32]	; (8016d34 <RadioGetFskBandwidthRegValue+0x4c>)
 8016d12:	00db      	lsls	r3, r3, #3
 8016d14:	4413      	add	r3, r2
 8016d16:	791b      	ldrb	r3, [r3, #4]
 8016d18:	e006      	b.n	8016d28 <RadioGetFskBandwidthRegValue+0x40>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 8016d1a:	7bfb      	ldrb	r3, [r7, #15]
 8016d1c:	3301      	adds	r3, #1
 8016d1e:	73fb      	strb	r3, [r7, #15]
 8016d20:	7bfb      	ldrb	r3, [r7, #15]
 8016d22:	2b15      	cmp	r3, #21
 8016d24:	d9ec      	bls.n	8016d00 <RadioGetFskBandwidthRegValue+0x18>
        }
    }
    /* ST_WORKAROUND_END */
    // ERROR: Value not found
    while( 1 );
 8016d26:	e7fe      	b.n	8016d26 <RadioGetFskBandwidthRegValue+0x3e>
}
 8016d28:	4618      	mov	r0, r3
 8016d2a:	3714      	adds	r7, #20
 8016d2c:	46bd      	mov	sp, r7
 8016d2e:	bc80      	pop	{r7}
 8016d30:	4770      	bx	lr
 8016d32:	bf00      	nop
 8016d34:	0801b784 	.word	0x0801b784

08016d38 <RadioInit>:

static void RadioInit( RadioEvents_t *events )
{
 8016d38:	b580      	push	{r7, lr}
 8016d3a:	b084      	sub	sp, #16
 8016d3c:	af02      	add	r7, sp, #8
 8016d3e:	6078      	str	r0, [r7, #4]
    RadioEvents = events;
 8016d40:	4a21      	ldr	r2, [pc, #132]	; (8016dc8 <RadioInit+0x90>)
 8016d42:	687b      	ldr	r3, [r7, #4]
 8016d44:	6013      	str	r3, [r2, #0]

    SubgRf.RxContinuous = false;
 8016d46:	4b21      	ldr	r3, [pc, #132]	; (8016dcc <RadioInit+0x94>)
 8016d48:	2200      	movs	r2, #0
 8016d4a:	705a      	strb	r2, [r3, #1]
    SubgRf.TxTimeout = 0;
 8016d4c:	4b1f      	ldr	r3, [pc, #124]	; (8016dcc <RadioInit+0x94>)
 8016d4e:	2200      	movs	r2, #0
 8016d50:	605a      	str	r2, [r3, #4]
    SubgRf.RxTimeout = 0;
 8016d52:	4b1e      	ldr	r3, [pc, #120]	; (8016dcc <RadioInit+0x94>)
 8016d54:	2200      	movs	r2, #0
 8016d56:	609a      	str	r2, [r3, #8]

    SUBGRF_Init( RadioOnDioIrq );
 8016d58:	481d      	ldr	r0, [pc, #116]	; (8016dd0 <RadioInit+0x98>)
 8016d5a:	f001 fa61 	bl	8018220 <SUBGRF_Init>
    /*SubgRf.publicNetwork set to false*/
    RadioSetPublicNetwork( false );
 8016d5e:	2000      	movs	r0, #0
 8016d60:	f000 ffbe 	bl	8017ce0 <RadioSetPublicNetwork>

    SUBGRF_SetRegulatorMode(  );
 8016d64:	f001 fd12 	bl	801878c <SUBGRF_SetRegulatorMode>

    SUBGRF_SetBufferBaseAddress( 0x00, 0x00 );
 8016d68:	2100      	movs	r1, #0
 8016d6a:	2000      	movs	r0, #0
 8016d6c:	f002 f874 	bl	8018e58 <SUBGRF_SetBufferBaseAddress>
    SUBGRF_SetTxParams(RFO_LP, 0, RADIO_RAMP_200_US);
 8016d70:	2204      	movs	r2, #4
 8016d72:	2100      	movs	r1, #0
 8016d74:	2001      	movs	r0, #1
 8016d76:	f001 fea1 	bl	8018abc <SUBGRF_SetTxParams>
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8016d7a:	2300      	movs	r3, #0
 8016d7c:	2200      	movs	r2, #0
 8016d7e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8016d82:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8016d86:	f001 fdcf 	bl	8018928 <SUBGRF_SetDioIrqParams>

    /* ST_WORKAROUND_BEGIN: Sleep radio */
    RadioSleep();
 8016d8a:	f000 fe55 	bl	8017a38 <RadioSleep>
    /* ST_WORKAROUND_END */
    // Initialize driver timeout timers
    TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
 8016d8e:	2300      	movs	r3, #0
 8016d90:	9300      	str	r3, [sp, #0]
 8016d92:	4b10      	ldr	r3, [pc, #64]	; (8016dd4 <RadioInit+0x9c>)
 8016d94:	2200      	movs	r2, #0
 8016d96:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8016d9a:	480f      	ldr	r0, [pc, #60]	; (8016dd8 <RadioInit+0xa0>)
 8016d9c:	f003 f856 	bl	8019e4c <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
 8016da0:	2300      	movs	r3, #0
 8016da2:	9300      	str	r3, [sp, #0]
 8016da4:	4b0d      	ldr	r3, [pc, #52]	; (8016ddc <RadioInit+0xa4>)
 8016da6:	2200      	movs	r2, #0
 8016da8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8016dac:	480c      	ldr	r0, [pc, #48]	; (8016de0 <RadioInit+0xa8>)
 8016dae:	f003 f84d 	bl	8019e4c <UTIL_TIMER_Create>
    TimerStop( &TxTimeoutTimer );
 8016db2:	4809      	ldr	r0, [pc, #36]	; (8016dd8 <RadioInit+0xa0>)
 8016db4:	f003 f8ec 	bl	8019f90 <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutTimer );
 8016db8:	4809      	ldr	r0, [pc, #36]	; (8016de0 <RadioInit+0xa8>)
 8016dba:	f003 f8e9 	bl	8019f90 <UTIL_TIMER_Stop>
}
 8016dbe:	bf00      	nop
 8016dc0:	3708      	adds	r7, #8
 8016dc2:	46bd      	mov	sp, r7
 8016dc4:	bd80      	pop	{r7, pc}
 8016dc6:	bf00      	nop
 8016dc8:	20001250 	.word	0x20001250
 8016dcc:	200017f4 	.word	0x200017f4
 8016dd0:	08017dad 	.word	0x08017dad
 8016dd4:	08017d4d 	.word	0x08017d4d
 8016dd8:	2000184c 	.word	0x2000184c
 8016ddc:	08017d7d 	.word	0x08017d7d
 8016de0:	20001864 	.word	0x20001864

08016de4 <RadioGetStatus>:

static RadioState_t RadioGetStatus( void )
{
 8016de4:	b580      	push	{r7, lr}
 8016de6:	af00      	add	r7, sp, #0
    switch( SUBGRF_GetOperatingMode( ) )
 8016de8:	f001 fa60 	bl	80182ac <SUBGRF_GetOperatingMode>
 8016dec:	4603      	mov	r3, r0
 8016dee:	2b05      	cmp	r3, #5
 8016df0:	d005      	beq.n	8016dfe <RadioGetStatus+0x1a>
 8016df2:	2b07      	cmp	r3, #7
 8016df4:	d005      	beq.n	8016e02 <RadioGetStatus+0x1e>
 8016df6:	2b04      	cmp	r3, #4
 8016df8:	d105      	bne.n	8016e06 <RadioGetStatus+0x22>
    {
        case MODE_TX:
            return RF_TX_RUNNING;
 8016dfa:	2302      	movs	r3, #2
 8016dfc:	e004      	b.n	8016e08 <RadioGetStatus+0x24>
        case MODE_RX:
            return RF_RX_RUNNING;
 8016dfe:	2301      	movs	r3, #1
 8016e00:	e002      	b.n	8016e08 <RadioGetStatus+0x24>
        case MODE_CAD:
            return RF_CAD;
 8016e02:	2303      	movs	r3, #3
 8016e04:	e000      	b.n	8016e08 <RadioGetStatus+0x24>
        default:
            return RF_IDLE;
 8016e06:	2300      	movs	r3, #0
    }
}
 8016e08:	4618      	mov	r0, r3
 8016e0a:	bd80      	pop	{r7, pc}

08016e0c <RadioSetModem>:

static void RadioSetModem( RadioModems_t modem )
{
 8016e0c:	b580      	push	{r7, lr}
 8016e0e:	b082      	sub	sp, #8
 8016e10:	af00      	add	r7, sp, #0
 8016e12:	4603      	mov	r3, r0
 8016e14:	71fb      	strb	r3, [r7, #7]
    SubgRf.Modem = modem;
 8016e16:	4a18      	ldr	r2, [pc, #96]	; (8016e78 <RadioSetModem+0x6c>)
 8016e18:	79fb      	ldrb	r3, [r7, #7]
 8016e1a:	7013      	strb	r3, [r2, #0]
    switch( modem )
 8016e1c:	79fb      	ldrb	r3, [r7, #7]
 8016e1e:	2b03      	cmp	r3, #3
 8016e20:	d01d      	beq.n	8016e5e <RadioSetModem+0x52>
 8016e22:	2b04      	cmp	r3, #4
 8016e24:	d01f      	beq.n	8016e66 <RadioSetModem+0x5a>
 8016e26:	2b01      	cmp	r3, #1
 8016e28:	d006      	beq.n	8016e38 <RadioSetModem+0x2c>
    {
        default:
        case MODEM_FSK:
            SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 8016e2a:	2000      	movs	r0, #0
 8016e2c:	f001 fe1e 	bl	8018a6c <SUBGRF_SetPacketType>
            // When switching to GFSK mode the LoRa SyncWord register value is reset
            // Thus, we also reset the RadioPublicNetwork variable
            SubgRf.PublicNetwork.Current = false;
 8016e30:	4b11      	ldr	r3, [pc, #68]	; (8016e78 <RadioSetModem+0x6c>)
 8016e32:	2200      	movs	r2, #0
 8016e34:	735a      	strb	r2, [r3, #13]
            break;
 8016e36:	e01b      	b.n	8016e70 <RadioSetModem+0x64>
        case MODEM_LORA:
            SUBGRF_SetPacketType( PACKET_TYPE_LORA );
 8016e38:	2001      	movs	r0, #1
 8016e3a:	f001 fe17 	bl	8018a6c <SUBGRF_SetPacketType>
            // Public/Private network register is reset when switching modems
            if( SubgRf.PublicNetwork.Current != SubgRf.PublicNetwork.Previous )
 8016e3e:	4b0e      	ldr	r3, [pc, #56]	; (8016e78 <RadioSetModem+0x6c>)
 8016e40:	7b5a      	ldrb	r2, [r3, #13]
 8016e42:	4b0d      	ldr	r3, [pc, #52]	; (8016e78 <RadioSetModem+0x6c>)
 8016e44:	7b1b      	ldrb	r3, [r3, #12]
 8016e46:	429a      	cmp	r2, r3
 8016e48:	d011      	beq.n	8016e6e <RadioSetModem+0x62>
            {
                SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous;
 8016e4a:	4b0b      	ldr	r3, [pc, #44]	; (8016e78 <RadioSetModem+0x6c>)
 8016e4c:	7b1a      	ldrb	r2, [r3, #12]
 8016e4e:	4b0a      	ldr	r3, [pc, #40]	; (8016e78 <RadioSetModem+0x6c>)
 8016e50:	735a      	strb	r2, [r3, #13]
                RadioSetPublicNetwork( SubgRf.PublicNetwork.Current );
 8016e52:	4b09      	ldr	r3, [pc, #36]	; (8016e78 <RadioSetModem+0x6c>)
 8016e54:	7b5b      	ldrb	r3, [r3, #13]
 8016e56:	4618      	mov	r0, r3
 8016e58:	f000 ff42 	bl	8017ce0 <RadioSetPublicNetwork>
            }
            break;
 8016e5c:	e007      	b.n	8016e6e <RadioSetModem+0x62>
        case MODEM_SIGFOX_TX:
            SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 8016e5e:	2002      	movs	r0, #2
 8016e60:	f001 fe04 	bl	8018a6c <SUBGRF_SetPacketType>
            break;
 8016e64:	e004      	b.n	8016e70 <RadioSetModem+0x64>
        case MODEM_SIGFOX_RX:
            SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 8016e66:	2000      	movs	r0, #0
 8016e68:	f001 fe00 	bl	8018a6c <SUBGRF_SetPacketType>
            break;
 8016e6c:	e000      	b.n	8016e70 <RadioSetModem+0x64>
            break;
 8016e6e:	bf00      	nop
    }
}
 8016e70:	bf00      	nop
 8016e72:	3708      	adds	r7, #8
 8016e74:	46bd      	mov	sp, r7
 8016e76:	bd80      	pop	{r7, pc}
 8016e78:	200017f4 	.word	0x200017f4

08016e7c <RadioSetChannel>:

static void RadioSetChannel( uint32_t freq )
{
 8016e7c:	b580      	push	{r7, lr}
 8016e7e:	b082      	sub	sp, #8
 8016e80:	af00      	add	r7, sp, #0
 8016e82:	6078      	str	r0, [r7, #4]
    SUBGRF_SetRfFrequency( freq );
 8016e84:	6878      	ldr	r0, [r7, #4]
 8016e86:	f001 fdaf 	bl	80189e8 <SUBGRF_SetRfFrequency>
}
 8016e8a:	bf00      	nop
 8016e8c:	3708      	adds	r7, #8
 8016e8e:	46bd      	mov	sp, r7
 8016e90:	bd80      	pop	{r7, pc}

08016e92 <RadioIsChannelFree>:

static bool RadioIsChannelFree( uint32_t freq, uint32_t rxBandwidth, int16_t rssiThresh, uint32_t maxCarrierSenseTime )
{
 8016e92:	b580      	push	{r7, lr}
 8016e94:	b090      	sub	sp, #64	; 0x40
 8016e96:	af0a      	add	r7, sp, #40	; 0x28
 8016e98:	60f8      	str	r0, [r7, #12]
 8016e9a:	60b9      	str	r1, [r7, #8]
 8016e9c:	603b      	str	r3, [r7, #0]
 8016e9e:	4613      	mov	r3, r2
 8016ea0:	80fb      	strh	r3, [r7, #6]
    bool status = true;
 8016ea2:	2301      	movs	r3, #1
 8016ea4:	75fb      	strb	r3, [r7, #23]
    int16_t rssi = 0;
 8016ea6:	2300      	movs	r3, #0
 8016ea8:	82bb      	strh	r3, [r7, #20]
    uint32_t carrierSenseTime = 0;
 8016eaa:	2300      	movs	r3, #0
 8016eac:	613b      	str	r3, [r7, #16]

    /* ST_WORKAROUND_BEGIN: Prevent multiple sleeps with TXCO delay */
    RadioStandby( );
 8016eae:	f000 fdd6 	bl	8017a5e <RadioStandby>
    /* ST_WORKAROUND_END */

    RadioSetModem( MODEM_FSK );
 8016eb2:	2000      	movs	r0, #0
 8016eb4:	f7ff ffaa 	bl	8016e0c <RadioSetModem>

    RadioSetChannel( freq );
 8016eb8:	68f8      	ldr	r0, [r7, #12]
 8016eba:	f7ff ffdf 	bl	8016e7c <RadioSetChannel>

    // Set Rx bandwidth. Other parameters are not used.
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 8016ebe:	2301      	movs	r3, #1
 8016ec0:	9309      	str	r3, [sp, #36]	; 0x24
 8016ec2:	2300      	movs	r3, #0
 8016ec4:	9308      	str	r3, [sp, #32]
 8016ec6:	2300      	movs	r3, #0
 8016ec8:	9307      	str	r3, [sp, #28]
 8016eca:	2300      	movs	r3, #0
 8016ecc:	9306      	str	r3, [sp, #24]
 8016ece:	2300      	movs	r3, #0
 8016ed0:	9305      	str	r3, [sp, #20]
 8016ed2:	2300      	movs	r3, #0
 8016ed4:	9304      	str	r3, [sp, #16]
 8016ed6:	2300      	movs	r3, #0
 8016ed8:	9303      	str	r3, [sp, #12]
 8016eda:	2300      	movs	r3, #0
 8016edc:	9302      	str	r3, [sp, #8]
 8016ede:	2303      	movs	r3, #3
 8016ee0:	9301      	str	r3, [sp, #4]
 8016ee2:	68bb      	ldr	r3, [r7, #8]
 8016ee4:	9300      	str	r3, [sp, #0]
 8016ee6:	2300      	movs	r3, #0
 8016ee8:	f44f 7216 	mov.w	r2, #600	; 0x258
 8016eec:	68b9      	ldr	r1, [r7, #8]
 8016eee:	2000      	movs	r0, #0
 8016ef0:	f000 f840 	bl	8016f74 <RadioSetRxConfig>
                      0, false, 0, 0, false, true );
    RadioRx( 0 );
 8016ef4:	2000      	movs	r0, #0
 8016ef6:	f000 fdb9 	bl	8017a6c <RadioRx>

    RADIO_DELAY_MS( RadioGetWakeupTime( ) );
 8016efa:	f000 ff1f 	bl	8017d3c <RadioGetWakeupTime>
 8016efe:	4603      	mov	r3, r0
 8016f00:	4618      	mov	r0, r3
 8016f02:	f7ea ff64 	bl	8001dce <HAL_Delay>

    carrierSenseTime = TimerGetCurrentTime( );
 8016f06:	f003 f95b 	bl	801a1c0 <UTIL_TIMER_GetCurrentTime>
 8016f0a:	6138      	str	r0, [r7, #16]

    // Perform carrier sense for maxCarrierSenseTime
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 8016f0c:	e00d      	b.n	8016f2a <RadioIsChannelFree+0x98>
    {
        rssi = RadioRssi( MODEM_FSK );
 8016f0e:	2000      	movs	r0, #0
 8016f10:	f000 fe64 	bl	8017bdc <RadioRssi>
 8016f14:	4603      	mov	r3, r0
 8016f16:	82bb      	strh	r3, [r7, #20]

        if( rssi > rssiThresh )
 8016f18:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8016f1c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8016f20:	429a      	cmp	r2, r3
 8016f22:	dd02      	ble.n	8016f2a <RadioIsChannelFree+0x98>
        {
            status = false;
 8016f24:	2300      	movs	r3, #0
 8016f26:	75fb      	strb	r3, [r7, #23]
            break;
 8016f28:	e006      	b.n	8016f38 <RadioIsChannelFree+0xa6>
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 8016f2a:	6938      	ldr	r0, [r7, #16]
 8016f2c:	f003 f95a 	bl	801a1e4 <UTIL_TIMER_GetElapsedTime>
 8016f30:	4602      	mov	r2, r0
 8016f32:	683b      	ldr	r3, [r7, #0]
 8016f34:	4293      	cmp	r3, r2
 8016f36:	d8ea      	bhi.n	8016f0e <RadioIsChannelFree+0x7c>
        }
    }
    /* ST_WORKAROUND_BEGIN: Prevent multiple sleeps with TXCO delay */
    RadioStandby( );
 8016f38:	f000 fd91 	bl	8017a5e <RadioStandby>
    /* ST_WORKAROUND_END */
    return status;
 8016f3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8016f3e:	4618      	mov	r0, r3
 8016f40:	3718      	adds	r7, #24
 8016f42:	46bd      	mov	sp, r7
 8016f44:	bd80      	pop	{r7, pc}

08016f46 <RadioRandom>:

static uint32_t RadioRandom( void )
{
 8016f46:	b580      	push	{r7, lr}
 8016f48:	b082      	sub	sp, #8
 8016f4a:	af00      	add	r7, sp, #0
    uint32_t rnd = 0;
 8016f4c:	2300      	movs	r3, #0
 8016f4e:	607b      	str	r3, [r7, #4]

    /*
     * Radio setup for random number generation
     */
    /* Set LoRa modem ON */
    RadioSetModem( MODEM_LORA );
 8016f50:	2001      	movs	r0, #1
 8016f52:	f7ff ff5b 	bl	8016e0c <RadioSetModem>

    /* Disable LoRa modem interrupts */
    SUBGRF_SetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8016f56:	2300      	movs	r3, #0
 8016f58:	2200      	movs	r2, #0
 8016f5a:	2100      	movs	r1, #0
 8016f5c:	2000      	movs	r0, #0
 8016f5e:	f001 fce3 	bl	8018928 <SUBGRF_SetDioIrqParams>

    rnd = SUBGRF_GetRandom();
 8016f62:	f001 fa74 	bl	801844e <SUBGRF_GetRandom>
 8016f66:	6078      	str	r0, [r7, #4]

    return rnd;
 8016f68:	687b      	ldr	r3, [r7, #4]
}
 8016f6a:	4618      	mov	r0, r3
 8016f6c:	3708      	adds	r7, #8
 8016f6e:	46bd      	mov	sp, r7
 8016f70:	bd80      	pop	{r7, pc}
	...

08016f74 <RadioSetRxConfig>:
                              uint32_t bandwidthAfc, uint16_t preambleLen,
                              uint16_t symbTimeout, bool fixLen,
                              uint8_t payloadLen,
                              bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                              bool iqInverted, bool rxContinuous )
{
 8016f74:	b580      	push	{r7, lr}
 8016f76:	b08a      	sub	sp, #40	; 0x28
 8016f78:	af00      	add	r7, sp, #0
 8016f7a:	60b9      	str	r1, [r7, #8]
 8016f7c:	607a      	str	r2, [r7, #4]
 8016f7e:	461a      	mov	r2, r3
 8016f80:	4603      	mov	r3, r0
 8016f82:	73fb      	strb	r3, [r7, #15]
 8016f84:	4613      	mov	r3, r2
 8016f86:	73bb      	strb	r3, [r7, #14]

    uint8_t modReg;
    SubgRf.RxContinuous = rxContinuous;
 8016f88:	4aba      	ldr	r2, [pc, #744]	; (8017274 <RadioSetRxConfig+0x300>)
 8016f8a:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8016f8e:	7053      	strb	r3, [r2, #1]
    if( rxContinuous == true )
 8016f90:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8016f94:	2b00      	cmp	r3, #0
 8016f96:	d001      	beq.n	8016f9c <RadioSetRxConfig+0x28>
    {
        symbTimeout = 0;
 8016f98:	2300      	movs	r3, #0
 8016f9a:	873b      	strh	r3, [r7, #56]	; 0x38
    }
    if( fixLen == true )
 8016f9c:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8016fa0:	2b00      	cmp	r3, #0
 8016fa2:	d004      	beq.n	8016fae <RadioSetRxConfig+0x3a>
    {
        MaxPayloadLength = payloadLen;
 8016fa4:	4ab4      	ldr	r2, [pc, #720]	; (8017278 <RadioSetRxConfig+0x304>)
 8016fa6:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8016faa:	7013      	strb	r3, [r2, #0]
 8016fac:	e002      	b.n	8016fb4 <RadioSetRxConfig+0x40>
    }
    else
    {
        MaxPayloadLength = 0xFF;
 8016fae:	4bb2      	ldr	r3, [pc, #712]	; (8017278 <RadioSetRxConfig+0x304>)
 8016fb0:	22ff      	movs	r2, #255	; 0xff
 8016fb2:	701a      	strb	r2, [r3, #0]
    }

    switch( modem )
 8016fb4:	7bfb      	ldrb	r3, [r7, #15]
 8016fb6:	2b01      	cmp	r3, #1
 8016fb8:	f000 8131 	beq.w	801721e <RadioSetRxConfig+0x2aa>
 8016fbc:	2b04      	cmp	r3, #4
 8016fbe:	d003      	beq.n	8016fc8 <RadioSetRxConfig+0x54>
 8016fc0:	2b00      	cmp	r3, #0
 8016fc2:	f000 80bc 	beq.w	801713e <RadioSetRxConfig+0x1ca>
            /* Timeout Max, Timeout handled directly in SetRx function */
            SubgRf.RxTimeout = 0xFFFF;

            break;
        default:
            break;
 8016fc6:	e1d1      	b.n	801736c <RadioSetRxConfig+0x3f8>
            SUBGRF_SetStopRxTimerOnPreambleDetect( true );
 8016fc8:	2001      	movs	r0, #1
 8016fca:	f001 fb9b 	bl	8018704 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8016fce:	4ba9      	ldr	r3, [pc, #676]	; (8017274 <RadioSetRxConfig+0x300>)
 8016fd0:	2200      	movs	r2, #0
 8016fd2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8016fd6:	4aa7      	ldr	r2, [pc, #668]	; (8017274 <RadioSetRxConfig+0x300>)
 8016fd8:	687b      	ldr	r3, [r7, #4]
 8016fda:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_05;
 8016fdc:	4ba5      	ldr	r3, [pc, #660]	; (8017274 <RadioSetRxConfig+0x300>)
 8016fde:	2209      	movs	r2, #9
 8016fe0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Fdev = 800;
 8016fe4:	4ba3      	ldr	r3, [pc, #652]	; (8017274 <RadioSetRxConfig+0x300>)
 8016fe6:	f44f 7248 	mov.w	r2, #800	; 0x320
 8016fea:	641a      	str	r2, [r3, #64]	; 0x40
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth );
 8016fec:	68b8      	ldr	r0, [r7, #8]
 8016fee:	f7ff fe7b 	bl	8016ce8 <RadioGetFskBandwidthRegValue>
 8016ff2:	4603      	mov	r3, r0
 8016ff4:	461a      	mov	r2, r3
 8016ff6:	4b9f      	ldr	r3, [pc, #636]	; (8017274 <RadioSetRxConfig+0x300>)
 8016ff8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8016ffc:	4b9d      	ldr	r3, [pc, #628]	; (8017274 <RadioSetRxConfig+0x300>)
 8016ffe:	2200      	movs	r2, #0
 8017000:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8017002:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8017004:	00db      	lsls	r3, r3, #3
 8017006:	b29a      	uxth	r2, r3
 8017008:	4b9a      	ldr	r3, [pc, #616]	; (8017274 <RadioSetRxConfig+0x300>)
 801700a:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_OFF;
 801700c:	4b99      	ldr	r3, [pc, #612]	; (8017274 <RadioSetRxConfig+0x300>)
 801700e:	2200      	movs	r2, #0
 8017010:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 2 << 3; // convert byte into bit
 8017012:	4b98      	ldr	r3, [pc, #608]	; (8017274 <RadioSetRxConfig+0x300>)
 8017014:	2210      	movs	r2, #16
 8017016:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8017018:	4b96      	ldr	r3, [pc, #600]	; (8017274 <RadioSetRxConfig+0x300>)
 801701a:	2200      	movs	r2, #0
 801701c:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = RADIO_PACKET_FIXED_LENGTH;
 801701e:	4b95      	ldr	r3, [pc, #596]	; (8017274 <RadioSetRxConfig+0x300>)
 8017020:	2200      	movs	r2, #0
 8017022:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 8017024:	4b94      	ldr	r3, [pc, #592]	; (8017278 <RadioSetRxConfig+0x304>)
 8017026:	781a      	ldrb	r2, [r3, #0]
 8017028:	4b92      	ldr	r3, [pc, #584]	; (8017274 <RadioSetRxConfig+0x300>)
 801702a:	759a      	strb	r2, [r3, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 801702c:	4b91      	ldr	r3, [pc, #580]	; (8017274 <RadioSetRxConfig+0x300>)
 801702e:	2201      	movs	r2, #1
 8017030:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREE_OFF;
 8017032:	4b90      	ldr	r3, [pc, #576]	; (8017274 <RadioSetRxConfig+0x300>)
 8017034:	2200      	movs	r2, #0
 8017036:	761a      	strb	r2, [r3, #24]
            RadioSetModem( MODEM_SIGFOX_RX );
 8017038:	2004      	movs	r0, #4
 801703a:	f7ff fee7 	bl	8016e0c <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801703e:	488f      	ldr	r0, [pc, #572]	; (801727c <RadioSetRxConfig+0x308>)
 8017040:	f001 fda4 	bl	8018b8c <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8017044:	488e      	ldr	r0, [pc, #568]	; (8017280 <RadioSetRxConfig+0x30c>)
 8017046:	f001 fe69 	bl	8018d1c <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){0xB2, 0x27, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 801704a:	4a8e      	ldr	r2, [pc, #568]	; (8017284 <RadioSetRxConfig+0x310>)
 801704c:	f107 0314 	add.w	r3, r7, #20
 8017050:	e892 0003 	ldmia.w	r2, {r0, r1}
 8017054:	e883 0003 	stmia.w	r3, {r0, r1}
 8017058:	f107 0314 	add.w	r3, r7, #20
 801705c:	4618      	mov	r0, r3
 801705e:	f001 f974 	bl	801834a <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8017062:	f240 10ff 	movw	r0, #511	; 0x1ff
 8017066:	f001 f9bf 	bl	80183e8 <SUBGRF_SetWhiteningSeed>
            modReg= RadioRead(0x8b8);
 801706a:	f640 00b8 	movw	r0, #2232	; 0x8b8
 801706e:	f000 fdd4 	bl	8017c1a <RadioRead>
 8017072:	4603      	mov	r3, r0
 8017074:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=RADIO_BIT_MASK(4);
 8017078:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801707c:	f023 0310 	bic.w	r3, r3, #16
 8017080:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x8b8, modReg);
 8017084:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8017088:	4619      	mov	r1, r3
 801708a:	f640 00b8 	movw	r0, #2232	; 0x8b8
 801708e:	f000 fdb2 	bl	8017bf6 <RadioWrite>
            RadioWrite(0x8b9, 0x4 );
 8017092:	2104      	movs	r1, #4
 8017094:	f640 00b9 	movw	r0, #2233	; 0x8b9
 8017098:	f000 fdad 	bl	8017bf6 <RadioWrite>
            modReg= RadioRead(0x89b);
 801709c:	f640 009b 	movw	r0, #2203	; 0x89b
 80170a0:	f000 fdbb 	bl	8017c1a <RadioRead>
 80170a4:	4603      	mov	r3, r0
 80170a6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(2) & RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 80170aa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80170ae:	f023 031c 	bic.w	r3, r3, #28
 80170b2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x89b, (modReg| (0x1<<3) ) );
 80170b6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80170ba:	f043 0308 	orr.w	r3, r3, #8
 80170be:	b2db      	uxtb	r3, r3
 80170c0:	4619      	mov	r1, r3
 80170c2:	f640 009b 	movw	r0, #2203	; 0x89b
 80170c6:	f000 fd96 	bl	8017bf6 <RadioWrite>
            modReg= RadioRead(0x6d1);
 80170ca:	f240 60d1 	movw	r0, #1745	; 0x6d1
 80170ce:	f000 fda4 	bl	8017c1a <RadioRead>
 80170d2:	4603      	mov	r3, r0
 80170d4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 80170d8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80170dc:	f023 0318 	bic.w	r3, r3, #24
 80170e0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x6d1, (modReg| (0x3<<3) ));
 80170e4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80170e8:	f043 0318 	orr.w	r3, r3, #24
 80170ec:	b2db      	uxtb	r3, r3
 80170ee:	4619      	mov	r1, r3
 80170f0:	f240 60d1 	movw	r0, #1745	; 0x6d1
 80170f4:	f000 fd7f 	bl	8017bf6 <RadioWrite>
            modReg= RadioRead(0x6ac);
 80170f8:	f240 60ac 	movw	r0, #1708	; 0x6ac
 80170fc:	f000 fd8d 	bl	8017c1a <RadioRead>
 8017100:	4603      	mov	r3, r0
 8017102:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(4) & RADIO_BIT_MASK(5) & RADIO_BIT_MASK(6) );
 8017106:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801710a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801710e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x6ac, (modReg| (0x5<<4) ));
 8017112:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8017116:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 801711a:	b2db      	uxtb	r3, r3
 801711c:	4619      	mov	r1, r3
 801711e:	f240 60ac 	movw	r0, #1708	; 0x6ac
 8017122:	f000 fd68 	bl	8017bf6 <RadioWrite>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 8017126:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8017128:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 801712c:	fb02 f303 	mul.w	r3, r2, r3
 8017130:	461a      	mov	r2, r3
 8017132:	687b      	ldr	r3, [r7, #4]
 8017134:	fbb2 f3f3 	udiv	r3, r2, r3
 8017138:	4a4e      	ldr	r2, [pc, #312]	; (8017274 <RadioSetRxConfig+0x300>)
 801713a:	6093      	str	r3, [r2, #8]
            break;
 801713c:	e116      	b.n	801736c <RadioSetRxConfig+0x3f8>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 801713e:	2000      	movs	r0, #0
 8017140:	f001 fae0 	bl	8018704 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8017144:	4b4b      	ldr	r3, [pc, #300]	; (8017274 <RadioSetRxConfig+0x300>)
 8017146:	2200      	movs	r2, #0
 8017148:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 801714c:	4a49      	ldr	r2, [pc, #292]	; (8017274 <RadioSetRxConfig+0x300>)
 801714e:	687b      	ldr	r3, [r7, #4]
 8017150:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 8017152:	4b48      	ldr	r3, [pc, #288]	; (8017274 <RadioSetRxConfig+0x300>)
 8017154:	220b      	movs	r2, #11
 8017156:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth );
 801715a:	68b8      	ldr	r0, [r7, #8]
 801715c:	f7ff fdc4 	bl	8016ce8 <RadioGetFskBandwidthRegValue>
 8017160:	4603      	mov	r3, r0
 8017162:	461a      	mov	r2, r3
 8017164:	4b43      	ldr	r3, [pc, #268]	; (8017274 <RadioSetRxConfig+0x300>)
 8017166:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801716a:	4b42      	ldr	r3, [pc, #264]	; (8017274 <RadioSetRxConfig+0x300>)
 801716c:	2200      	movs	r2, #0
 801716e:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8017170:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8017172:	00db      	lsls	r3, r3, #3
 8017174:	b29a      	uxth	r2, r3
 8017176:	4b3f      	ldr	r3, [pc, #252]	; (8017274 <RadioSetRxConfig+0x300>)
 8017178:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 801717a:	4b3e      	ldr	r3, [pc, #248]	; (8017274 <RadioSetRxConfig+0x300>)
 801717c:	2204      	movs	r2, #4
 801717e:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3; // convert byte into bit
 8017180:	4b3c      	ldr	r3, [pc, #240]	; (8017274 <RadioSetRxConfig+0x300>)
 8017182:	2218      	movs	r2, #24
 8017184:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8017186:	4b3b      	ldr	r3, [pc, #236]	; (8017274 <RadioSetRxConfig+0x300>)
 8017188:	2200      	movs	r2, #0
 801718a:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 801718c:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8017190:	f083 0301 	eor.w	r3, r3, #1
 8017194:	b2db      	uxtb	r3, r3
 8017196:	461a      	mov	r2, r3
 8017198:	4b36      	ldr	r3, [pc, #216]	; (8017274 <RadioSetRxConfig+0x300>)
 801719a:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 801719c:	4b36      	ldr	r3, [pc, #216]	; (8017278 <RadioSetRxConfig+0x304>)
 801719e:	781a      	ldrb	r2, [r3, #0]
 80171a0:	4b34      	ldr	r3, [pc, #208]	; (8017274 <RadioSetRxConfig+0x300>)
 80171a2:	759a      	strb	r2, [r3, #22]
            if( crcOn == true )
 80171a4:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 80171a8:	2b00      	cmp	r3, #0
 80171aa:	d003      	beq.n	80171b4 <RadioSetRxConfig+0x240>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 80171ac:	4b31      	ldr	r3, [pc, #196]	; (8017274 <RadioSetRxConfig+0x300>)
 80171ae:	22f2      	movs	r2, #242	; 0xf2
 80171b0:	75da      	strb	r2, [r3, #23]
 80171b2:	e002      	b.n	80171ba <RadioSetRxConfig+0x246>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 80171b4:	4b2f      	ldr	r3, [pc, #188]	; (8017274 <RadioSetRxConfig+0x300>)
 80171b6:	2201      	movs	r2, #1
 80171b8:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 80171ba:	4b2e      	ldr	r3, [pc, #184]	; (8017274 <RadioSetRxConfig+0x300>)
 80171bc:	2201      	movs	r2, #1
 80171be:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 80171c0:	f000 fc4d 	bl	8017a5e <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 80171c4:	4b2b      	ldr	r3, [pc, #172]	; (8017274 <RadioSetRxConfig+0x300>)
 80171c6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80171ca:	2b00      	cmp	r3, #0
 80171cc:	bf14      	ite	ne
 80171ce:	2301      	movne	r3, #1
 80171d0:	2300      	moveq	r3, #0
 80171d2:	b2db      	uxtb	r3, r3
 80171d4:	4618      	mov	r0, r3
 80171d6:	f7ff fe19 	bl	8016e0c <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80171da:	4828      	ldr	r0, [pc, #160]	; (801727c <RadioSetRxConfig+0x308>)
 80171dc:	f001 fcd6 	bl	8018b8c <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80171e0:	4827      	ldr	r0, [pc, #156]	; (8017280 <RadioSetRxConfig+0x30c>)
 80171e2:	f001 fd9b 	bl	8018d1c <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 80171e6:	4a28      	ldr	r2, [pc, #160]	; (8017288 <RadioSetRxConfig+0x314>)
 80171e8:	f107 031c 	add.w	r3, r7, #28
 80171ec:	e892 0003 	ldmia.w	r2, {r0, r1}
 80171f0:	e883 0003 	stmia.w	r3, {r0, r1}
 80171f4:	f107 031c 	add.w	r3, r7, #28
 80171f8:	4618      	mov	r0, r3
 80171fa:	f001 f8a6 	bl	801834a <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 80171fe:	f240 10ff 	movw	r0, #511	; 0x1ff
 8017202:	f001 f8f1 	bl	80183e8 <SUBGRF_SetWhiteningSeed>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 8017206:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8017208:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 801720c:	fb02 f303 	mul.w	r3, r2, r3
 8017210:	461a      	mov	r2, r3
 8017212:	687b      	ldr	r3, [r7, #4]
 8017214:	fbb2 f3f3 	udiv	r3, r2, r3
 8017218:	4a16      	ldr	r2, [pc, #88]	; (8017274 <RadioSetRxConfig+0x300>)
 801721a:	6093      	str	r3, [r2, #8]
            break;
 801721c:	e0a6      	b.n	801736c <RadioSetRxConfig+0x3f8>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 801721e:	2000      	movs	r0, #0
 8017220:	f001 fa70 	bl	8018704 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8017224:	4b13      	ldr	r3, [pc, #76]	; (8017274 <RadioSetRxConfig+0x300>)
 8017226:	2201      	movs	r2, #1
 8017228:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 801722c:	687b      	ldr	r3, [r7, #4]
 801722e:	b2da      	uxtb	r2, r3
 8017230:	4b10      	ldr	r3, [pc, #64]	; (8017274 <RadioSetRxConfig+0x300>)
 8017232:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 8017236:	4a15      	ldr	r2, [pc, #84]	; (801728c <RadioSetRxConfig+0x318>)
 8017238:	68bb      	ldr	r3, [r7, #8]
 801723a:	4413      	add	r3, r2
 801723c:	781a      	ldrb	r2, [r3, #0]
 801723e:	4b0d      	ldr	r3, [pc, #52]	; (8017274 <RadioSetRxConfig+0x300>)
 8017240:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 8017244:	4a0b      	ldr	r2, [pc, #44]	; (8017274 <RadioSetRxConfig+0x300>)
 8017246:	7bbb      	ldrb	r3, [r7, #14]
 8017248:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 801724c:	68bb      	ldr	r3, [r7, #8]
 801724e:	2b00      	cmp	r3, #0
 8017250:	d105      	bne.n	801725e <RadioSetRxConfig+0x2ea>
 8017252:	687b      	ldr	r3, [r7, #4]
 8017254:	2b0b      	cmp	r3, #11
 8017256:	d008      	beq.n	801726a <RadioSetRxConfig+0x2f6>
 8017258:	687b      	ldr	r3, [r7, #4]
 801725a:	2b0c      	cmp	r3, #12
 801725c:	d005      	beq.n	801726a <RadioSetRxConfig+0x2f6>
 801725e:	68bb      	ldr	r3, [r7, #8]
 8017260:	2b01      	cmp	r3, #1
 8017262:	d115      	bne.n	8017290 <RadioSetRxConfig+0x31c>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8017264:	687b      	ldr	r3, [r7, #4]
 8017266:	2b0c      	cmp	r3, #12
 8017268:	d112      	bne.n	8017290 <RadioSetRxConfig+0x31c>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 801726a:	4b02      	ldr	r3, [pc, #8]	; (8017274 <RadioSetRxConfig+0x300>)
 801726c:	2201      	movs	r2, #1
 801726e:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 8017272:	e011      	b.n	8017298 <RadioSetRxConfig+0x324>
 8017274:	200017f4 	.word	0x200017f4
 8017278:	200001b4 	.word	0x200001b4
 801727c:	2000182c 	.word	0x2000182c
 8017280:	20001802 	.word	0x20001802
 8017284:	0801b0b8 	.word	0x0801b0b8
 8017288:	0801b0c0 	.word	0x0801b0c0
 801728c:	0801b834 	.word	0x0801b834
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 8017290:	4b38      	ldr	r3, [pc, #224]	; (8017374 <RadioSetRxConfig+0x400>)
 8017292:	2200      	movs	r2, #0
 8017294:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8017298:	4b36      	ldr	r3, [pc, #216]	; (8017374 <RadioSetRxConfig+0x400>)
 801729a:	2201      	movs	r2, #1
 801729c:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801729e:	4b35      	ldr	r3, [pc, #212]	; (8017374 <RadioSetRxConfig+0x400>)
 80172a0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80172a4:	2b05      	cmp	r3, #5
 80172a6:	d004      	beq.n	80172b2 <RadioSetRxConfig+0x33e>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 80172a8:	4b32      	ldr	r3, [pc, #200]	; (8017374 <RadioSetRxConfig+0x400>)
 80172aa:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 80172ae:	2b06      	cmp	r3, #6
 80172b0:	d10a      	bne.n	80172c8 <RadioSetRxConfig+0x354>
                if( preambleLen < 12 )
 80172b2:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80172b4:	2b0b      	cmp	r3, #11
 80172b6:	d803      	bhi.n	80172c0 <RadioSetRxConfig+0x34c>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 80172b8:	4b2e      	ldr	r3, [pc, #184]	; (8017374 <RadioSetRxConfig+0x400>)
 80172ba:	220c      	movs	r2, #12
 80172bc:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 80172be:	e006      	b.n	80172ce <RadioSetRxConfig+0x35a>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 80172c0:	4a2c      	ldr	r2, [pc, #176]	; (8017374 <RadioSetRxConfig+0x400>)
 80172c2:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80172c4:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 80172c6:	e002      	b.n	80172ce <RadioSetRxConfig+0x35a>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 80172c8:	4a2a      	ldr	r2, [pc, #168]	; (8017374 <RadioSetRxConfig+0x400>)
 80172ca:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80172cc:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 80172ce:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 80172d2:	4b28      	ldr	r3, [pc, #160]	; (8017374 <RadioSetRxConfig+0x400>)
 80172d4:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 80172d6:	4b28      	ldr	r3, [pc, #160]	; (8017378 <RadioSetRxConfig+0x404>)
 80172d8:	781a      	ldrb	r2, [r3, #0]
 80172da:	4b26      	ldr	r3, [pc, #152]	; (8017374 <RadioSetRxConfig+0x400>)
 80172dc:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 80172de:	f897 2044 	ldrb.w	r2, [r7, #68]	; 0x44
 80172e2:	4b24      	ldr	r3, [pc, #144]	; (8017374 <RadioSetRxConfig+0x400>)
 80172e4:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 80172e8:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 80172ec:	4b21      	ldr	r3, [pc, #132]	; (8017374 <RadioSetRxConfig+0x400>)
 80172ee:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 80172f2:	f000 fbb4 	bl	8017a5e <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 80172f6:	4b1f      	ldr	r3, [pc, #124]	; (8017374 <RadioSetRxConfig+0x400>)
 80172f8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80172fc:	2b00      	cmp	r3, #0
 80172fe:	bf14      	ite	ne
 8017300:	2301      	movne	r3, #1
 8017302:	2300      	moveq	r3, #0
 8017304:	b2db      	uxtb	r3, r3
 8017306:	4618      	mov	r0, r3
 8017308:	f7ff fd80 	bl	8016e0c <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801730c:	481b      	ldr	r0, [pc, #108]	; (801737c <RadioSetRxConfig+0x408>)
 801730e:	f001 fc3d 	bl	8018b8c <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8017312:	481b      	ldr	r0, [pc, #108]	; (8017380 <RadioSetRxConfig+0x40c>)
 8017314:	f001 fd02 	bl	8018d1c <SUBGRF_SetPacketParams>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 8017318:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 801731a:	b2db      	uxtb	r3, r3
 801731c:	4618      	mov	r0, r3
 801731e:	f001 fa03 	bl	8018728 <SUBGRF_SetLoRaSymbNumTimeout>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 8017322:	4b14      	ldr	r3, [pc, #80]	; (8017374 <RadioSetRxConfig+0x400>)
 8017324:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8017328:	2b01      	cmp	r3, #1
 801732a:	d10d      	bne.n	8017348 <RadioSetRxConfig+0x3d4>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) & ~( 1 << 2 ) );
 801732c:	f240 7036 	movw	r0, #1846	; 0x736
 8017330:	f001 fe5a 	bl	8018fe8 <SUBGRF_ReadRegister>
 8017334:	4603      	mov	r3, r0
 8017336:	f023 0304 	bic.w	r3, r3, #4
 801733a:	b2db      	uxtb	r3, r3
 801733c:	4619      	mov	r1, r3
 801733e:	f240 7036 	movw	r0, #1846	; 0x736
 8017342:	f001 fe3d 	bl	8018fc0 <SUBGRF_WriteRegister>
 8017346:	e00c      	b.n	8017362 <RadioSetRxConfig+0x3ee>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) | ( 1 << 2 ) );
 8017348:	f240 7036 	movw	r0, #1846	; 0x736
 801734c:	f001 fe4c 	bl	8018fe8 <SUBGRF_ReadRegister>
 8017350:	4603      	mov	r3, r0
 8017352:	f043 0304 	orr.w	r3, r3, #4
 8017356:	b2db      	uxtb	r3, r3
 8017358:	4619      	mov	r1, r3
 801735a:	f240 7036 	movw	r0, #1846	; 0x736
 801735e:	f001 fe2f 	bl	8018fc0 <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 8017362:	4b04      	ldr	r3, [pc, #16]	; (8017374 <RadioSetRxConfig+0x400>)
 8017364:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8017368:	609a      	str	r2, [r3, #8]
            break;
 801736a:	bf00      	nop
    }
}
 801736c:	bf00      	nop
 801736e:	3728      	adds	r7, #40	; 0x28
 8017370:	46bd      	mov	sp, r7
 8017372:	bd80      	pop	{r7, pc}
 8017374:	200017f4 	.word	0x200017f4
 8017378:	200001b4 	.word	0x200001b4
 801737c:	2000182c 	.word	0x2000182c
 8017380:	20001802 	.word	0x20001802

08017384 <RadioSetTxConfig>:
static void RadioSetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                              uint32_t bandwidth, uint32_t datarate,
                              uint8_t coderate, uint16_t preambleLen,
                              bool fixLen, bool crcOn, bool freqHopOn,
                              uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 8017384:	b580      	push	{r7, lr}
 8017386:	b086      	sub	sp, #24
 8017388:	af00      	add	r7, sp, #0
 801738a:	60ba      	str	r2, [r7, #8]
 801738c:	607b      	str	r3, [r7, #4]
 801738e:	4603      	mov	r3, r0
 8017390:	73fb      	strb	r3, [r7, #15]
 8017392:	460b      	mov	r3, r1
 8017394:	73bb      	strb	r3, [r7, #14]

    switch( modem )
 8017396:	7bfb      	ldrb	r3, [r7, #15]
 8017398:	2b01      	cmp	r3, #1
 801739a:	d077      	beq.n	801748c <RadioSetTxConfig+0x108>
 801739c:	2b03      	cmp	r3, #3
 801739e:	d002      	beq.n	80173a6 <RadioSetTxConfig+0x22>
 80173a0:	2b00      	cmp	r3, #0
 80173a2:	d012      	beq.n	80173ca <RadioSetTxConfig+0x46>
            RadioStandby( );
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        default:
            break;
 80173a4:	e0df      	b.n	8017566 <RadioSetTxConfig+0x1e2>
            RadioSetModem(MODEM_SIGFOX_TX);
 80173a6:	2003      	movs	r0, #3
 80173a8:	f7ff fd30 	bl	8016e0c <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 80173ac:	4b88      	ldr	r3, [pc, #544]	; (80175d0 <RadioSetTxConfig+0x24c>)
 80173ae:	2202      	movs	r2, #2
 80173b0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = datarate;
 80173b4:	4a86      	ldr	r2, [pc, #536]	; (80175d0 <RadioSetTxConfig+0x24c>)
 80173b6:	6a3b      	ldr	r3, [r7, #32]
 80173b8:	6493      	str	r3, [r2, #72]	; 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 80173ba:	4b85      	ldr	r3, [pc, #532]	; (80175d0 <RadioSetTxConfig+0x24c>)
 80173bc:	2216      	movs	r2, #22
 80173be:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80173c2:	4884      	ldr	r0, [pc, #528]	; (80175d4 <RadioSetTxConfig+0x250>)
 80173c4:	f001 fbe2 	bl	8018b8c <SUBGRF_SetModulationParams>
            break;
 80173c8:	e0ce      	b.n	8017568 <RadioSetTxConfig+0x1e4>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 80173ca:	4b81      	ldr	r3, [pc, #516]	; (80175d0 <RadioSetTxConfig+0x24c>)
 80173cc:	2200      	movs	r2, #0
 80173ce:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 80173d2:	4a7f      	ldr	r2, [pc, #508]	; (80175d0 <RadioSetTxConfig+0x24c>)
 80173d4:	6a3b      	ldr	r3, [r7, #32]
 80173d6:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 80173d8:	4b7d      	ldr	r3, [pc, #500]	; (80175d0 <RadioSetTxConfig+0x24c>)
 80173da:	220b      	movs	r2, #11
 80173dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth );
 80173e0:	6878      	ldr	r0, [r7, #4]
 80173e2:	f7ff fc81 	bl	8016ce8 <RadioGetFskBandwidthRegValue>
 80173e6:	4603      	mov	r3, r0
 80173e8:	461a      	mov	r2, r3
 80173ea:	4b79      	ldr	r3, [pc, #484]	; (80175d0 <RadioSetTxConfig+0x24c>)
 80173ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = fdev;
 80173f0:	4a77      	ldr	r2, [pc, #476]	; (80175d0 <RadioSetTxConfig+0x24c>)
 80173f2:	68bb      	ldr	r3, [r7, #8]
 80173f4:	6413      	str	r3, [r2, #64]	; 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 80173f6:	4b76      	ldr	r3, [pc, #472]	; (80175d0 <RadioSetTxConfig+0x24c>)
 80173f8:	2200      	movs	r2, #0
 80173fa:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 80173fc:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80173fe:	00db      	lsls	r3, r3, #3
 8017400:	b29a      	uxth	r2, r3
 8017402:	4b73      	ldr	r3, [pc, #460]	; (80175d0 <RadioSetTxConfig+0x24c>)
 8017404:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 8017406:	4b72      	ldr	r3, [pc, #456]	; (80175d0 <RadioSetTxConfig+0x24c>)
 8017408:	2204      	movs	r2, #4
 801740a:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3 ; // convert byte into bit
 801740c:	4b70      	ldr	r3, [pc, #448]	; (80175d0 <RadioSetTxConfig+0x24c>)
 801740e:	2218      	movs	r2, #24
 8017410:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8017412:	4b6f      	ldr	r3, [pc, #444]	; (80175d0 <RadioSetTxConfig+0x24c>)
 8017414:	2200      	movs	r2, #0
 8017416:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 8017418:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 801741c:	f083 0301 	eor.w	r3, r3, #1
 8017420:	b2db      	uxtb	r3, r3
 8017422:	461a      	mov	r2, r3
 8017424:	4b6a      	ldr	r3, [pc, #424]	; (80175d0 <RadioSetTxConfig+0x24c>)
 8017426:	755a      	strb	r2, [r3, #21]
            if( crcOn == true )
 8017428:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 801742c:	2b00      	cmp	r3, #0
 801742e:	d003      	beq.n	8017438 <RadioSetTxConfig+0xb4>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 8017430:	4b67      	ldr	r3, [pc, #412]	; (80175d0 <RadioSetTxConfig+0x24c>)
 8017432:	22f2      	movs	r2, #242	; 0xf2
 8017434:	75da      	strb	r2, [r3, #23]
 8017436:	e002      	b.n	801743e <RadioSetTxConfig+0xba>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8017438:	4b65      	ldr	r3, [pc, #404]	; (80175d0 <RadioSetTxConfig+0x24c>)
 801743a:	2201      	movs	r2, #1
 801743c:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 801743e:	4b64      	ldr	r3, [pc, #400]	; (80175d0 <RadioSetTxConfig+0x24c>)
 8017440:	2201      	movs	r2, #1
 8017442:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 8017444:	f000 fb0b 	bl	8017a5e <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 8017448:	4b61      	ldr	r3, [pc, #388]	; (80175d0 <RadioSetTxConfig+0x24c>)
 801744a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801744e:	2b00      	cmp	r3, #0
 8017450:	bf14      	ite	ne
 8017452:	2301      	movne	r3, #1
 8017454:	2300      	moveq	r3, #0
 8017456:	b2db      	uxtb	r3, r3
 8017458:	4618      	mov	r0, r3
 801745a:	f7ff fcd7 	bl	8016e0c <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801745e:	485d      	ldr	r0, [pc, #372]	; (80175d4 <RadioSetTxConfig+0x250>)
 8017460:	f001 fb94 	bl	8018b8c <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8017464:	485c      	ldr	r0, [pc, #368]	; (80175d8 <RadioSetTxConfig+0x254>)
 8017466:	f001 fc59 	bl	8018d1c <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 801746a:	4a5c      	ldr	r2, [pc, #368]	; (80175dc <RadioSetTxConfig+0x258>)
 801746c:	f107 0310 	add.w	r3, r7, #16
 8017470:	e892 0003 	ldmia.w	r2, {r0, r1}
 8017474:	e883 0003 	stmia.w	r3, {r0, r1}
 8017478:	f107 0310 	add.w	r3, r7, #16
 801747c:	4618      	mov	r0, r3
 801747e:	f000 ff64 	bl	801834a <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8017482:	f240 10ff 	movw	r0, #511	; 0x1ff
 8017486:	f000 ffaf 	bl	80183e8 <SUBGRF_SetWhiteningSeed>
            break;
 801748a:	e06d      	b.n	8017568 <RadioSetTxConfig+0x1e4>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801748c:	4b50      	ldr	r3, [pc, #320]	; (80175d0 <RadioSetTxConfig+0x24c>)
 801748e:	2201      	movs	r2, #1
 8017490:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 8017494:	6a3b      	ldr	r3, [r7, #32]
 8017496:	b2da      	uxtb	r2, r3
 8017498:	4b4d      	ldr	r3, [pc, #308]	; (80175d0 <RadioSetTxConfig+0x24c>)
 801749a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 801749e:	4a50      	ldr	r2, [pc, #320]	; (80175e0 <RadioSetTxConfig+0x25c>)
 80174a0:	687b      	ldr	r3, [r7, #4]
 80174a2:	4413      	add	r3, r2
 80174a4:	781a      	ldrb	r2, [r3, #0]
 80174a6:	4b4a      	ldr	r3, [pc, #296]	; (80175d0 <RadioSetTxConfig+0x24c>)
 80174a8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 80174ac:	4a48      	ldr	r2, [pc, #288]	; (80175d0 <RadioSetTxConfig+0x24c>)
 80174ae:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80174b2:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 80174b6:	687b      	ldr	r3, [r7, #4]
 80174b8:	2b00      	cmp	r3, #0
 80174ba:	d105      	bne.n	80174c8 <RadioSetTxConfig+0x144>
 80174bc:	6a3b      	ldr	r3, [r7, #32]
 80174be:	2b0b      	cmp	r3, #11
 80174c0:	d008      	beq.n	80174d4 <RadioSetTxConfig+0x150>
 80174c2:	6a3b      	ldr	r3, [r7, #32]
 80174c4:	2b0c      	cmp	r3, #12
 80174c6:	d005      	beq.n	80174d4 <RadioSetTxConfig+0x150>
 80174c8:	687b      	ldr	r3, [r7, #4]
 80174ca:	2b01      	cmp	r3, #1
 80174cc:	d107      	bne.n	80174de <RadioSetTxConfig+0x15a>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 80174ce:	6a3b      	ldr	r3, [r7, #32]
 80174d0:	2b0c      	cmp	r3, #12
 80174d2:	d104      	bne.n	80174de <RadioSetTxConfig+0x15a>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 80174d4:	4b3e      	ldr	r3, [pc, #248]	; (80175d0 <RadioSetTxConfig+0x24c>)
 80174d6:	2201      	movs	r2, #1
 80174d8:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 80174dc:	e003      	b.n	80174e6 <RadioSetTxConfig+0x162>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 80174de:	4b3c      	ldr	r3, [pc, #240]	; (80175d0 <RadioSetTxConfig+0x24c>)
 80174e0:	2200      	movs	r2, #0
 80174e2:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 80174e6:	4b3a      	ldr	r3, [pc, #232]	; (80175d0 <RadioSetTxConfig+0x24c>)
 80174e8:	2201      	movs	r2, #1
 80174ea:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 80174ec:	4b38      	ldr	r3, [pc, #224]	; (80175d0 <RadioSetTxConfig+0x24c>)
 80174ee:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80174f2:	2b05      	cmp	r3, #5
 80174f4:	d004      	beq.n	8017500 <RadioSetTxConfig+0x17c>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 80174f6:	4b36      	ldr	r3, [pc, #216]	; (80175d0 <RadioSetTxConfig+0x24c>)
 80174f8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 80174fc:	2b06      	cmp	r3, #6
 80174fe:	d10a      	bne.n	8017516 <RadioSetTxConfig+0x192>
                if( preambleLen < 12 )
 8017500:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8017502:	2b0b      	cmp	r3, #11
 8017504:	d803      	bhi.n	801750e <RadioSetTxConfig+0x18a>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 8017506:	4b32      	ldr	r3, [pc, #200]	; (80175d0 <RadioSetTxConfig+0x24c>)
 8017508:	220c      	movs	r2, #12
 801750a:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 801750c:	e006      	b.n	801751c <RadioSetTxConfig+0x198>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801750e:	4a30      	ldr	r2, [pc, #192]	; (80175d0 <RadioSetTxConfig+0x24c>)
 8017510:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8017512:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 8017514:	e002      	b.n	801751c <RadioSetTxConfig+0x198>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8017516:	4a2e      	ldr	r2, [pc, #184]	; (80175d0 <RadioSetTxConfig+0x24c>)
 8017518:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 801751a:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 801751c:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8017520:	4b2b      	ldr	r3, [pc, #172]	; (80175d0 <RadioSetTxConfig+0x24c>)
 8017522:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 8017524:	4b2f      	ldr	r3, [pc, #188]	; (80175e4 <RadioSetTxConfig+0x260>)
 8017526:	781a      	ldrb	r2, [r3, #0]
 8017528:	4b29      	ldr	r3, [pc, #164]	; (80175d0 <RadioSetTxConfig+0x24c>)
 801752a:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 801752c:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8017530:	4b27      	ldr	r3, [pc, #156]	; (80175d0 <RadioSetTxConfig+0x24c>)
 8017532:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 8017536:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 801753a:	4b25      	ldr	r3, [pc, #148]	; (80175d0 <RadioSetTxConfig+0x24c>)
 801753c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 8017540:	f000 fa8d 	bl	8017a5e <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 8017544:	4b22      	ldr	r3, [pc, #136]	; (80175d0 <RadioSetTxConfig+0x24c>)
 8017546:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801754a:	2b00      	cmp	r3, #0
 801754c:	bf14      	ite	ne
 801754e:	2301      	movne	r3, #1
 8017550:	2300      	moveq	r3, #0
 8017552:	b2db      	uxtb	r3, r3
 8017554:	4618      	mov	r0, r3
 8017556:	f7ff fc59 	bl	8016e0c <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801755a:	481e      	ldr	r0, [pc, #120]	; (80175d4 <RadioSetTxConfig+0x250>)
 801755c:	f001 fb16 	bl	8018b8c <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8017560:	481d      	ldr	r0, [pc, #116]	; (80175d8 <RadioSetTxConfig+0x254>)
 8017562:	f001 fbdb 	bl	8018d1c <SUBGRF_SetPacketParams>
            break;
 8017566:	bf00      	nop
    }

    /* WORKAROUND - Modulation Quality with 500 kHz LoRa Bandwidth, see DS_SX1261-2_V1.2 datasheet chapter 15.1 */
    if( ( modem == MODEM_LORA ) && ( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ) )
 8017568:	7bfb      	ldrb	r3, [r7, #15]
 801756a:	2b01      	cmp	r3, #1
 801756c:	d112      	bne.n	8017594 <RadioSetTxConfig+0x210>
 801756e:	4b18      	ldr	r3, [pc, #96]	; (80175d0 <RadioSetTxConfig+0x24c>)
 8017570:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8017574:	2b06      	cmp	r3, #6
 8017576:	d10d      	bne.n	8017594 <RadioSetTxConfig+0x210>
    {
        /* RegTxModulation = @address 0x0889 */
        SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) & ~( 1 << 2 ) );
 8017578:	f640 0089 	movw	r0, #2185	; 0x889
 801757c:	f001 fd34 	bl	8018fe8 <SUBGRF_ReadRegister>
 8017580:	4603      	mov	r3, r0
 8017582:	f023 0304 	bic.w	r3, r3, #4
 8017586:	b2db      	uxtb	r3, r3
 8017588:	4619      	mov	r1, r3
 801758a:	f640 0089 	movw	r0, #2185	; 0x889
 801758e:	f001 fd17 	bl	8018fc0 <SUBGRF_WriteRegister>
 8017592:	e00c      	b.n	80175ae <RadioSetTxConfig+0x22a>
    }
    else
    {
        /* RegTxModulation = @address 0x0889 */
        SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) | ( 1 << 2 ) );
 8017594:	f640 0089 	movw	r0, #2185	; 0x889
 8017598:	f001 fd26 	bl	8018fe8 <SUBGRF_ReadRegister>
 801759c:	4603      	mov	r3, r0
 801759e:	f043 0304 	orr.w	r3, r3, #4
 80175a2:	b2db      	uxtb	r3, r3
 80175a4:	4619      	mov	r1, r3
 80175a6:	f640 0089 	movw	r0, #2185	; 0x889
 80175aa:	f001 fd09 	bl	8018fc0 <SUBGRF_WriteRegister>
    }
    /* WORKAROUND END */

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 80175ae:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80175b2:	4618      	mov	r0, r3
 80175b4:	f001 fda8 	bl	8019108 <SUBGRF_SetRfTxPower>
 80175b8:	4603      	mov	r3, r0
 80175ba:	461a      	mov	r2, r3
 80175bc:	4b04      	ldr	r3, [pc, #16]	; (80175d0 <RadioSetTxConfig+0x24c>)
 80175be:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
    SubgRf.TxTimeout = timeout;
 80175c2:	4a03      	ldr	r2, [pc, #12]	; (80175d0 <RadioSetTxConfig+0x24c>)
 80175c4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80175c6:	6053      	str	r3, [r2, #4]
}
 80175c8:	bf00      	nop
 80175ca:	3718      	adds	r7, #24
 80175cc:	46bd      	mov	sp, r7
 80175ce:	bd80      	pop	{r7, pc}
 80175d0:	200017f4 	.word	0x200017f4
 80175d4:	2000182c 	.word	0x2000182c
 80175d8:	20001802 	.word	0x20001802
 80175dc:	0801b0c0 	.word	0x0801b0c0
 80175e0:	0801b834 	.word	0x0801b834
 80175e4:	200001b4 	.word	0x200001b4

080175e8 <RadioCheckRfFrequency>:

static bool RadioCheckRfFrequency( uint32_t frequency )
{
 80175e8:	b480      	push	{r7}
 80175ea:	b083      	sub	sp, #12
 80175ec:	af00      	add	r7, sp, #0
 80175ee:	6078      	str	r0, [r7, #4]
    return true;
 80175f0:	2301      	movs	r3, #1
}
 80175f2:	4618      	mov	r0, r3
 80175f4:	370c      	adds	r7, #12
 80175f6:	46bd      	mov	sp, r7
 80175f8:	bc80      	pop	{r7}
 80175fa:	4770      	bx	lr

080175fc <RadioGetLoRaBandwidthInHz>:

static uint32_t RadioGetLoRaBandwidthInHz( RadioLoRaBandwidths_t bw )
{
 80175fc:	b480      	push	{r7}
 80175fe:	b085      	sub	sp, #20
 8017600:	af00      	add	r7, sp, #0
 8017602:	4603      	mov	r3, r0
 8017604:	71fb      	strb	r3, [r7, #7]
    uint32_t bandwidthInHz = 0;
 8017606:	2300      	movs	r3, #0
 8017608:	60fb      	str	r3, [r7, #12]

    switch( bw )
 801760a:	79fb      	ldrb	r3, [r7, #7]
 801760c:	2b0a      	cmp	r3, #10
 801760e:	d83e      	bhi.n	801768e <RadioGetLoRaBandwidthInHz+0x92>
 8017610:	a201      	add	r2, pc, #4	; (adr r2, 8017618 <RadioGetLoRaBandwidthInHz+0x1c>)
 8017612:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017616:	bf00      	nop
 8017618:	08017645 	.word	0x08017645
 801761c:	08017655 	.word	0x08017655
 8017620:	08017665 	.word	0x08017665
 8017624:	08017675 	.word	0x08017675
 8017628:	0801767d 	.word	0x0801767d
 801762c:	08017683 	.word	0x08017683
 8017630:	08017689 	.word	0x08017689
 8017634:	0801768f 	.word	0x0801768f
 8017638:	0801764d 	.word	0x0801764d
 801763c:	0801765d 	.word	0x0801765d
 8017640:	0801766d 	.word	0x0801766d
    {
    case LORA_BW_007:
        bandwidthInHz = 7812UL;
 8017644:	f641 6384 	movw	r3, #7812	; 0x1e84
 8017648:	60fb      	str	r3, [r7, #12]
        break;
 801764a:	e020      	b.n	801768e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_010:
        bandwidthInHz = 10417UL;
 801764c:	f642 03b1 	movw	r3, #10417	; 0x28b1
 8017650:	60fb      	str	r3, [r7, #12]
        break;
 8017652:	e01c      	b.n	801768e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_015:
        bandwidthInHz = 15625UL;
 8017654:	f643 5309 	movw	r3, #15625	; 0x3d09
 8017658:	60fb      	str	r3, [r7, #12]
        break;
 801765a:	e018      	b.n	801768e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_020:
        bandwidthInHz = 20833UL;
 801765c:	f245 1361 	movw	r3, #20833	; 0x5161
 8017660:	60fb      	str	r3, [r7, #12]
        break;
 8017662:	e014      	b.n	801768e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_031:
        bandwidthInHz = 31250UL;
 8017664:	f647 2312 	movw	r3, #31250	; 0x7a12
 8017668:	60fb      	str	r3, [r7, #12]
        break;
 801766a:	e010      	b.n	801768e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_041:
        bandwidthInHz = 41667UL;
 801766c:	f24a 23c3 	movw	r3, #41667	; 0xa2c3
 8017670:	60fb      	str	r3, [r7, #12]
        break;
 8017672:	e00c      	b.n	801768e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_062:
        bandwidthInHz = 62500UL;
 8017674:	f24f 4324 	movw	r3, #62500	; 0xf424
 8017678:	60fb      	str	r3, [r7, #12]
        break;
 801767a:	e008      	b.n	801768e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_125:
        bandwidthInHz = 125000UL;
 801767c:	4b07      	ldr	r3, [pc, #28]	; (801769c <RadioGetLoRaBandwidthInHz+0xa0>)
 801767e:	60fb      	str	r3, [r7, #12]
        break;
 8017680:	e005      	b.n	801768e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_250:
        bandwidthInHz = 250000UL;
 8017682:	4b07      	ldr	r3, [pc, #28]	; (80176a0 <RadioGetLoRaBandwidthInHz+0xa4>)
 8017684:	60fb      	str	r3, [r7, #12]
        break;
 8017686:	e002      	b.n	801768e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_500:
        bandwidthInHz = 500000UL;
 8017688:	4b06      	ldr	r3, [pc, #24]	; (80176a4 <RadioGetLoRaBandwidthInHz+0xa8>)
 801768a:	60fb      	str	r3, [r7, #12]
        break;
 801768c:	bf00      	nop
    }

    return bandwidthInHz;
 801768e:	68fb      	ldr	r3, [r7, #12]
}
 8017690:	4618      	mov	r0, r3
 8017692:	3714      	adds	r7, #20
 8017694:	46bd      	mov	sp, r7
 8017696:	bc80      	pop	{r7}
 8017698:	4770      	bx	lr
 801769a:	bf00      	nop
 801769c:	0001e848 	.word	0x0001e848
 80176a0:	0003d090 	.word	0x0003d090
 80176a4:	0007a120 	.word	0x0007a120

080176a8 <RadioGetGfskTimeOnAirNumerator>:

static uint32_t RadioGetGfskTimeOnAirNumerator( uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 80176a8:	b480      	push	{r7}
 80176aa:	b083      	sub	sp, #12
 80176ac:	af00      	add	r7, sp, #0
 80176ae:	6078      	str	r0, [r7, #4]
 80176b0:	4608      	mov	r0, r1
 80176b2:	4611      	mov	r1, r2
 80176b4:	461a      	mov	r2, r3
 80176b6:	4603      	mov	r3, r0
 80176b8:	70fb      	strb	r3, [r7, #3]
 80176ba:	460b      	mov	r3, r1
 80176bc:	803b      	strh	r3, [r7, #0]
 80176be:	4613      	mov	r3, r2
 80176c0:	70bb      	strb	r3, [r7, #2]
               ( ( crcOn == true ) ? 2 : 0 )
               ) << 3
             );
    */
    /* ST_WORKAROUND_BEGIN: Simplified calculation without const values */
    return ( preambleLen << 3 ) +
 80176c2:	883b      	ldrh	r3, [r7, #0]
 80176c4:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 80176c6:	78ba      	ldrb	r2, [r7, #2]
 80176c8:	f082 0201 	eor.w	r2, r2, #1
 80176cc:	b2d2      	uxtb	r2, r2
 80176ce:	2a00      	cmp	r2, #0
 80176d0:	d001      	beq.n	80176d6 <RadioGetGfskTimeOnAirNumerator+0x2e>
 80176d2:	2208      	movs	r2, #8
 80176d4:	e000      	b.n	80176d8 <RadioGetGfskTimeOnAirNumerator+0x30>
 80176d6:	2200      	movs	r2, #0
    return ( preambleLen << 3 ) +
 80176d8:	4413      	add	r3, r2
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 80176da:	f103 0218 	add.w	r2, r3, #24
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 80176de:	7c3b      	ldrb	r3, [r7, #16]
 80176e0:	7d39      	ldrb	r1, [r7, #20]
 80176e2:	2900      	cmp	r1, #0
 80176e4:	d001      	beq.n	80176ea <RadioGetGfskTimeOnAirNumerator+0x42>
 80176e6:	2102      	movs	r1, #2
 80176e8:	e000      	b.n	80176ec <RadioGetGfskTimeOnAirNumerator+0x44>
 80176ea:	2100      	movs	r1, #0
 80176ec:	440b      	add	r3, r1
 80176ee:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 80176f0:	4413      	add	r3, r2
    /* ST_WORKAROUND_END */
}
 80176f2:	4618      	mov	r0, r3
 80176f4:	370c      	adds	r7, #12
 80176f6:	46bd      	mov	sp, r7
 80176f8:	bc80      	pop	{r7}
 80176fa:	4770      	bx	lr

080176fc <RadioGetLoRaTimeOnAirNumerator>:

static uint32_t RadioGetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                                                uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 80176fc:	b480      	push	{r7}
 80176fe:	b08b      	sub	sp, #44	; 0x2c
 8017700:	af00      	add	r7, sp, #0
 8017702:	60f8      	str	r0, [r7, #12]
 8017704:	60b9      	str	r1, [r7, #8]
 8017706:	4611      	mov	r1, r2
 8017708:	461a      	mov	r2, r3
 801770a:	460b      	mov	r3, r1
 801770c:	71fb      	strb	r3, [r7, #7]
 801770e:	4613      	mov	r3, r2
 8017710:	80bb      	strh	r3, [r7, #4]
    int32_t crDenom           = coderate + 4;
 8017712:	79fb      	ldrb	r3, [r7, #7]
 8017714:	3304      	adds	r3, #4
 8017716:	617b      	str	r3, [r7, #20]
    bool    lowDatareOptimize = false;
 8017718:	2300      	movs	r3, #0
 801771a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Ensure that the preamble length is at least 12 symbols when using SF5 or SF6 */
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 801771e:	68bb      	ldr	r3, [r7, #8]
 8017720:	2b05      	cmp	r3, #5
 8017722:	d002      	beq.n	801772a <RadioGetLoRaTimeOnAirNumerator+0x2e>
 8017724:	68bb      	ldr	r3, [r7, #8]
 8017726:	2b06      	cmp	r3, #6
 8017728:	d104      	bne.n	8017734 <RadioGetLoRaTimeOnAirNumerator+0x38>
    {
        if( preambleLen < 12 )
 801772a:	88bb      	ldrh	r3, [r7, #4]
 801772c:	2b0b      	cmp	r3, #11
 801772e:	d801      	bhi.n	8017734 <RadioGetLoRaTimeOnAirNumerator+0x38>
        {
            preambleLen = 12;
 8017730:	230c      	movs	r3, #12
 8017732:	80bb      	strh	r3, [r7, #4]
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8017734:	68fb      	ldr	r3, [r7, #12]
 8017736:	2b00      	cmp	r3, #0
 8017738:	d105      	bne.n	8017746 <RadioGetLoRaTimeOnAirNumerator+0x4a>
 801773a:	68bb      	ldr	r3, [r7, #8]
 801773c:	2b0b      	cmp	r3, #11
 801773e:	d008      	beq.n	8017752 <RadioGetLoRaTimeOnAirNumerator+0x56>
 8017740:	68bb      	ldr	r3, [r7, #8]
 8017742:	2b0c      	cmp	r3, #12
 8017744:	d005      	beq.n	8017752 <RadioGetLoRaTimeOnAirNumerator+0x56>
 8017746:	68fb      	ldr	r3, [r7, #12]
 8017748:	2b01      	cmp	r3, #1
 801774a:	d105      	bne.n	8017758 <RadioGetLoRaTimeOnAirNumerator+0x5c>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 801774c:	68bb      	ldr	r3, [r7, #8]
 801774e:	2b0c      	cmp	r3, #12
 8017750:	d102      	bne.n	8017758 <RadioGetLoRaTimeOnAirNumerator+0x5c>
    {
        lowDatareOptimize = true;
 8017752:	2301      	movs	r3, #1
 8017754:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8017758:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 801775c:	00db      	lsls	r3, r3, #3
                            ( crcOn ? 16 : 0 ) -
 801775e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8017762:	2a00      	cmp	r2, #0
 8017764:	d001      	beq.n	801776a <RadioGetLoRaTimeOnAirNumerator+0x6e>
 8017766:	2210      	movs	r2, #16
 8017768:	e000      	b.n	801776c <RadioGetLoRaTimeOnAirNumerator+0x70>
 801776a:	2200      	movs	r2, #0
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 801776c:	4413      	add	r3, r2
 801776e:	461a      	mov	r2, r3
                            ( 4 * datarate ) +
 8017770:	68bb      	ldr	r3, [r7, #8]
 8017772:	009b      	lsls	r3, r3, #2
                            ( crcOn ? 16 : 0 ) -
 8017774:	1ad3      	subs	r3, r2, r3
                            ( fixLen ? 0 : 20 );
 8017776:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 801777a:	2a00      	cmp	r2, #0
 801777c:	d001      	beq.n	8017782 <RadioGetLoRaTimeOnAirNumerator+0x86>
 801777e:	2200      	movs	r2, #0
 8017780:	e000      	b.n	8017784 <RadioGetLoRaTimeOnAirNumerator+0x88>
 8017782:	2214      	movs	r2, #20
                            ( 4 * datarate ) +
 8017784:	4413      	add	r3, r2
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8017786:	61fb      	str	r3, [r7, #28]

    if( datarate <= 6 )
 8017788:	68bb      	ldr	r3, [r7, #8]
 801778a:	2b06      	cmp	r3, #6
 801778c:	d803      	bhi.n	8017796 <RadioGetLoRaTimeOnAirNumerator+0x9a>
    {
        ceilDenominator = 4 * datarate;
 801778e:	68bb      	ldr	r3, [r7, #8]
 8017790:	009b      	lsls	r3, r3, #2
 8017792:	623b      	str	r3, [r7, #32]
 8017794:	e010      	b.n	80177b8 <RadioGetLoRaTimeOnAirNumerator+0xbc>
    }
    else
    {
        ceilNumerator += 8;
 8017796:	69fb      	ldr	r3, [r7, #28]
 8017798:	3308      	adds	r3, #8
 801779a:	61fb      	str	r3, [r7, #28]

        if( lowDatareOptimize == true )
 801779c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80177a0:	2b00      	cmp	r3, #0
 80177a2:	d006      	beq.n	80177b2 <RadioGetLoRaTimeOnAirNumerator+0xb6>
        {
            ceilDenominator = 4 * ( datarate - 2 );
 80177a4:	68bb      	ldr	r3, [r7, #8]
 80177a6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80177aa:	3b02      	subs	r3, #2
 80177ac:	009b      	lsls	r3, r3, #2
 80177ae:	623b      	str	r3, [r7, #32]
 80177b0:	e002      	b.n	80177b8 <RadioGetLoRaTimeOnAirNumerator+0xbc>
        }
        else
        {
            ceilDenominator = 4 * datarate;
 80177b2:	68bb      	ldr	r3, [r7, #8]
 80177b4:	009b      	lsls	r3, r3, #2
 80177b6:	623b      	str	r3, [r7, #32]
        }
    }

    if( ceilNumerator < 0 )
 80177b8:	69fb      	ldr	r3, [r7, #28]
 80177ba:	2b00      	cmp	r3, #0
 80177bc:	da01      	bge.n	80177c2 <RadioGetLoRaTimeOnAirNumerator+0xc6>
    {
        ceilNumerator = 0;
 80177be:	2300      	movs	r3, #0
 80177c0:	61fb      	str	r3, [r7, #28]
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 80177c2:	69fa      	ldr	r2, [r7, #28]
 80177c4:	6a3b      	ldr	r3, [r7, #32]
 80177c6:	4413      	add	r3, r2
 80177c8:	1e5a      	subs	r2, r3, #1
 80177ca:	6a3b      	ldr	r3, [r7, #32]
 80177cc:	fb92 f3f3 	sdiv	r3, r2, r3
 80177d0:	697a      	ldr	r2, [r7, #20]
 80177d2:	fb02 f203 	mul.w	r2, r2, r3
 80177d6:	88bb      	ldrh	r3, [r7, #4]
 80177d8:	4413      	add	r3, r2
    int32_t intermediate =
 80177da:	330c      	adds	r3, #12
 80177dc:	61bb      	str	r3, [r7, #24]

    if( datarate <= 6 )
 80177de:	68bb      	ldr	r3, [r7, #8]
 80177e0:	2b06      	cmp	r3, #6
 80177e2:	d802      	bhi.n	80177ea <RadioGetLoRaTimeOnAirNumerator+0xee>
    {
        intermediate += 2;
 80177e4:	69bb      	ldr	r3, [r7, #24]
 80177e6:	3302      	adds	r3, #2
 80177e8:	61bb      	str	r3, [r7, #24]
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 80177ea:	69bb      	ldr	r3, [r7, #24]
 80177ec:	009b      	lsls	r3, r3, #2
 80177ee:	1c5a      	adds	r2, r3, #1
 80177f0:	68bb      	ldr	r3, [r7, #8]
 80177f2:	3b02      	subs	r3, #2
 80177f4:	fa02 f303 	lsl.w	r3, r2, r3
}
 80177f8:	4618      	mov	r0, r3
 80177fa:	372c      	adds	r7, #44	; 0x2c
 80177fc:	46bd      	mov	sp, r7
 80177fe:	bc80      	pop	{r7}
 8017800:	4770      	bx	lr
	...

08017804 <RadioTimeOnAir>:

static uint32_t RadioTimeOnAir( RadioModems_t modem, uint32_t bandwidth,
                                uint32_t datarate, uint8_t coderate,
                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                bool crcOn )
{
 8017804:	b580      	push	{r7, lr}
 8017806:	b08a      	sub	sp, #40	; 0x28
 8017808:	af04      	add	r7, sp, #16
 801780a:	60b9      	str	r1, [r7, #8]
 801780c:	607a      	str	r2, [r7, #4]
 801780e:	461a      	mov	r2, r3
 8017810:	4603      	mov	r3, r0
 8017812:	73fb      	strb	r3, [r7, #15]
 8017814:	4613      	mov	r3, r2
 8017816:	73bb      	strb	r3, [r7, #14]
    uint32_t numerator = 0;
 8017818:	2300      	movs	r3, #0
 801781a:	617b      	str	r3, [r7, #20]
    uint32_t denominator = 1;
 801781c:	2301      	movs	r3, #1
 801781e:	613b      	str	r3, [r7, #16]

    switch( modem )
 8017820:	7bfb      	ldrb	r3, [r7, #15]
 8017822:	2b00      	cmp	r3, #0
 8017824:	d002      	beq.n	801782c <RadioTimeOnAir+0x28>
 8017826:	2b01      	cmp	r3, #1
 8017828:	d017      	beq.n	801785a <RadioTimeOnAir+0x56>
                                                                  fixLen, payloadLen, crcOn );
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
        }
        break;
    default:
        break;
 801782a:	e035      	b.n	8017898 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 801782c:	f897 0024 	ldrb.w	r0, [r7, #36]	; 0x24
 8017830:	8c3a      	ldrh	r2, [r7, #32]
 8017832:	7bb9      	ldrb	r1, [r7, #14]
 8017834:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8017838:	9301      	str	r3, [sp, #4]
 801783a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 801783e:	9300      	str	r3, [sp, #0]
 8017840:	4603      	mov	r3, r0
 8017842:	6878      	ldr	r0, [r7, #4]
 8017844:	f7ff ff30 	bl	80176a8 <RadioGetGfskTimeOnAirNumerator>
 8017848:	4602      	mov	r2, r0
 801784a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 801784e:	fb03 f302 	mul.w	r3, r3, r2
 8017852:	617b      	str	r3, [r7, #20]
            denominator = datarate;
 8017854:	687b      	ldr	r3, [r7, #4]
 8017856:	613b      	str	r3, [r7, #16]
        break;
 8017858:	e01e      	b.n	8017898 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 801785a:	8c39      	ldrh	r1, [r7, #32]
 801785c:	7bba      	ldrb	r2, [r7, #14]
 801785e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8017862:	9302      	str	r3, [sp, #8]
 8017864:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8017868:	9301      	str	r3, [sp, #4]
 801786a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 801786e:	9300      	str	r3, [sp, #0]
 8017870:	460b      	mov	r3, r1
 8017872:	6879      	ldr	r1, [r7, #4]
 8017874:	68b8      	ldr	r0, [r7, #8]
 8017876:	f7ff ff41 	bl	80176fc <RadioGetLoRaTimeOnAirNumerator>
 801787a:	4602      	mov	r2, r0
 801787c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8017880:	fb03 f302 	mul.w	r3, r3, r2
 8017884:	617b      	str	r3, [r7, #20]
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 8017886:	4a0a      	ldr	r2, [pc, #40]	; (80178b0 <RadioTimeOnAir+0xac>)
 8017888:	68bb      	ldr	r3, [r7, #8]
 801788a:	4413      	add	r3, r2
 801788c:	781b      	ldrb	r3, [r3, #0]
 801788e:	4618      	mov	r0, r3
 8017890:	f7ff feb4 	bl	80175fc <RadioGetLoRaBandwidthInHz>
 8017894:	6138      	str	r0, [r7, #16]
        break;
 8017896:	bf00      	nop
    }
    // Perform integral ceil()
    return DIVC(numerator, denominator);
 8017898:	697a      	ldr	r2, [r7, #20]
 801789a:	693b      	ldr	r3, [r7, #16]
 801789c:	4413      	add	r3, r2
 801789e:	1e5a      	subs	r2, r3, #1
 80178a0:	693b      	ldr	r3, [r7, #16]
 80178a2:	fbb2 f3f3 	udiv	r3, r2, r3
}
 80178a6:	4618      	mov	r0, r3
 80178a8:	3718      	adds	r7, #24
 80178aa:	46bd      	mov	sp, r7
 80178ac:	bd80      	pop	{r7, pc}
 80178ae:	bf00      	nop
 80178b0:	0801b834 	.word	0x0801b834

080178b4 <RadioSend>:

static void RadioSend( uint8_t *buffer, uint8_t size )
{
 80178b4:	b580      	push	{r7, lr}
 80178b6:	b08c      	sub	sp, #48	; 0x30
 80178b8:	af00      	add	r7, sp, #0
 80178ba:	6078      	str	r0, [r7, #4]
 80178bc:	460b      	mov	r3, r1
 80178be:	70fb      	strb	r3, [r7, #3]
    /* Radio IRQ is set to DIO1 by default */
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT,
 80178c0:	2300      	movs	r3, #0
 80178c2:	2200      	movs	r2, #0
 80178c4:	f240 2101 	movw	r1, #513	; 0x201
 80178c8:	f240 2001 	movw	r0, #513	; 0x201
 80178cc:	f001 f82c 	bl	8018928 <SUBGRF_SetDioIrqParams>
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* Set DBG pin */
    DBG_GPIO_RADIO_TX(SET);

    /* Set RF switch */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_TX);
 80178d0:	4b56      	ldr	r3, [pc, #344]	; (8017a2c <RadioSend+0x178>)
 80178d2:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 80178d6:	2101      	movs	r1, #1
 80178d8:	4618      	mov	r0, r3
 80178da:	f001 fbed 	bl	80190b8 <SUBGRF_SetSwitch>
    /* ST_WORKAROUND_END */

    switch(SubgRf.Modem)
 80178de:	4b53      	ldr	r3, [pc, #332]	; (8017a2c <RadioSend+0x178>)
 80178e0:	781b      	ldrb	r3, [r3, #0]
 80178e2:	2b03      	cmp	r3, #3
 80178e4:	f200 8094 	bhi.w	8017a10 <RadioSend+0x15c>
 80178e8:	a201      	add	r2, pc, #4	; (adr r2, 80178f0 <RadioSend+0x3c>)
 80178ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80178ee:	bf00      	nop
 80178f0:	0801791b 	.word	0x0801791b
 80178f4:	08017901 	.word	0x08017901
 80178f8:	08017935 	.word	0x08017935
 80178fc:	08017955 	.word	0x08017955
    {
        case MODEM_LORA:
        {
            SubgRf.PacketParams.Params.LoRa.PayloadLength = size;
 8017900:	4a4a      	ldr	r2, [pc, #296]	; (8017a2c <RadioSend+0x178>)
 8017902:	78fb      	ldrb	r3, [r7, #3]
 8017904:	77d3      	strb	r3, [r2, #31]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8017906:	484a      	ldr	r0, [pc, #296]	; (8017a30 <RadioSend+0x17c>)
 8017908:	f001 fa08 	bl	8018d1c <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 801790c:	78fb      	ldrb	r3, [r7, #3]
 801790e:	2200      	movs	r2, #0
 8017910:	4619      	mov	r1, r3
 8017912:	6878      	ldr	r0, [r7, #4]
 8017914:	f000 fd06 	bl	8018324 <SUBGRF_SendPayload>
            break;
 8017918:	e07b      	b.n	8017a12 <RadioSend+0x15e>
        }
        case MODEM_FSK:
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
 801791a:	4a44      	ldr	r2, [pc, #272]	; (8017a2c <RadioSend+0x178>)
 801791c:	78fb      	ldrb	r3, [r7, #3]
 801791e:	7593      	strb	r3, [r2, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8017920:	4843      	ldr	r0, [pc, #268]	; (8017a30 <RadioSend+0x17c>)
 8017922:	f001 f9fb 	bl	8018d1c <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 8017926:	78fb      	ldrb	r3, [r7, #3]
 8017928:	2200      	movs	r2, #0
 801792a:	4619      	mov	r1, r3
 801792c:	6878      	ldr	r0, [r7, #4]
 801792e:	f000 fcf9 	bl	8018324 <SUBGRF_SendPayload>
            break;
 8017932:	e06e      	b.n	8017a12 <RadioSend+0x15e>
        }
        case MODEM_BPSK:
        {
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 8017934:	4b3d      	ldr	r3, [pc, #244]	; (8017a2c <RadioSend+0x178>)
 8017936:	2202      	movs	r2, #2
 8017938:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size;
 801793a:	4a3c      	ldr	r2, [pc, #240]	; (8017a2c <RadioSend+0x178>)
 801793c:	78fb      	ldrb	r3, [r7, #3]
 801793e:	7693      	strb	r3, [r2, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8017940:	483b      	ldr	r0, [pc, #236]	; (8017a30 <RadioSend+0x17c>)
 8017942:	f001 f9eb 	bl	8018d1c <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 8017946:	78fb      	ldrb	r3, [r7, #3]
 8017948:	2200      	movs	r2, #0
 801794a:	4619      	mov	r1, r3
 801794c:	6878      	ldr	r0, [r7, #4]
 801794e:	f000 fce9 	bl	8018324 <SUBGRF_SendPayload>
            break;
 8017952:	e05e      	b.n	8017a12 <RadioSend+0x15e>
        }
        case MODEM_SIGFOX_TX:
        {
            uint8_t outBuffer[35] = {0};
 8017954:	f107 0308 	add.w	r3, r7, #8
 8017958:	2223      	movs	r2, #35	; 0x23
 801795a:	2100      	movs	r1, #0
 801795c:	4618      	mov	r0, r3
 801795e:	f002 ff99 	bl	801a894 <memset>
            /*from bpsk to dbpsk*/
            /*first 1 bit duplicated*/
            payload_integration( outBuffer, buffer, size );
 8017962:	78fa      	ldrb	r2, [r7, #3]
 8017964:	f107 0308 	add.w	r3, r7, #8
 8017968:	6879      	ldr	r1, [r7, #4]
 801796a:	4618      	mov	r0, r3
 801796c:	f000 fbc7 	bl	80180fe <payload_integration>

            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 8017970:	4b2e      	ldr	r3, [pc, #184]	; (8017a2c <RadioSend+0x178>)
 8017972:	2202      	movs	r2, #2
 8017974:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size + 1;
 8017976:	78fb      	ldrb	r3, [r7, #3]
 8017978:	3301      	adds	r3, #1
 801797a:	b2da      	uxtb	r2, r3
 801797c:	4b2b      	ldr	r3, [pc, #172]	; (8017a2c <RadioSend+0x178>)
 801797e:	769a      	strb	r2, [r3, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8017980:	482b      	ldr	r0, [pc, #172]	; (8017a30 <RadioSend+0x17c>)
 8017982:	f001 f9cb 	bl	8018d1c <SUBGRF_SetPacketParams>

            if( SubgRf.ModulationParams.Params.Bpsk.BitRate == 100 )
 8017986:	4b29      	ldr	r3, [pc, #164]	; (8017a2c <RadioSend+0x178>)
 8017988:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801798a:	2b64      	cmp	r3, #100	; 0x64
 801798c:	d110      	bne.n	80179b0 <RadioSend+0xfc>
            {
                RadioWrite( 0x00F1, 0 ); // clean start-up LSB
 801798e:	2100      	movs	r1, #0
 8017990:	20f1      	movs	r0, #241	; 0xf1
 8017992:	f000 f930 	bl	8017bf6 <RadioWrite>
                RadioWrite( 0x00F0, 0 ); // clean start-up MSB
 8017996:	2100      	movs	r1, #0
 8017998:	20f0      	movs	r0, #240	; 0xf0
 801799a:	f000 f92c 	bl	8017bf6 <RadioWrite>
                RadioWrite( 0x00F3, 0x70 ); // clean end of frame LSB
 801799e:	2170      	movs	r1, #112	; 0x70
 80179a0:	20f3      	movs	r0, #243	; 0xf3
 80179a2:	f000 f928 	bl	8017bf6 <RadioWrite>
                RadioWrite( 0x00F2, 0x1D ); // clean end of frame MSB
 80179a6:	211d      	movs	r1, #29
 80179a8:	20f2      	movs	r0, #242	; 0xf2
 80179aa:	f000 f924 	bl	8017bf6 <RadioWrite>
 80179ae:	e00f      	b.n	80179d0 <RadioSend+0x11c>
            }
            else // 600 bps
            {
                RadioWrite( 0x00F1, 0 ); // clean start-up LSB
 80179b0:	2100      	movs	r1, #0
 80179b2:	20f1      	movs	r0, #241	; 0xf1
 80179b4:	f000 f91f 	bl	8017bf6 <RadioWrite>
                RadioWrite( 0x00F0, 0 ); // clean start-up MSB
 80179b8:	2100      	movs	r1, #0
 80179ba:	20f0      	movs	r0, #240	; 0xf0
 80179bc:	f000 f91b 	bl	8017bf6 <RadioWrite>
                RadioWrite( 0x00F3, 0xE1 ); // clean end of frame LSB
 80179c0:	21e1      	movs	r1, #225	; 0xe1
 80179c2:	20f3      	movs	r0, #243	; 0xf3
 80179c4:	f000 f917 	bl	8017bf6 <RadioWrite>
                RadioWrite( 0x00F2, 0x04 ); // clean end of frame MSB
 80179c8:	2104      	movs	r1, #4
 80179ca:	20f2      	movs	r0, #242	; 0xf2
 80179cc:	f000 f913 	bl	8017bf6 <RadioWrite>
            }

            uint16_t bitNum = (size*8)+2;
 80179d0:	78fb      	ldrb	r3, [r7, #3]
 80179d2:	b29b      	uxth	r3, r3
 80179d4:	00db      	lsls	r3, r3, #3
 80179d6:	b29b      	uxth	r3, r3
 80179d8:	3302      	adds	r3, #2
 80179da:	85fb      	strh	r3, [r7, #46]	; 0x2e
            RadioWrite( 0x00F4, ( bitNum >> 8 ) & 0x00FF );    // limit frame
 80179dc:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80179de:	0a1b      	lsrs	r3, r3, #8
 80179e0:	b29b      	uxth	r3, r3
 80179e2:	b2db      	uxtb	r3, r3
 80179e4:	4619      	mov	r1, r3
 80179e6:	20f4      	movs	r0, #244	; 0xf4
 80179e8:	f000 f905 	bl	8017bf6 <RadioWrite>
            RadioWrite( 0x00F5, bitNum & 0x00FF );             // limit frame
 80179ec:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80179ee:	b2db      	uxtb	r3, r3
 80179f0:	4619      	mov	r1, r3
 80179f2:	20f5      	movs	r0, #245	; 0xf5
 80179f4:	f000 f8ff 	bl	8017bf6 <RadioWrite>
            //
            SUBGRF_SendPayload( outBuffer, size+1 , 0xFFFFFF );
 80179f8:	78fb      	ldrb	r3, [r7, #3]
 80179fa:	3301      	adds	r3, #1
 80179fc:	b2d9      	uxtb	r1, r3
 80179fe:	f107 0308 	add.w	r3, r7, #8
 8017a02:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 8017a06:	4618      	mov	r0, r3
 8017a08:	f000 fc8c 	bl	8018324 <SUBGRF_SendPayload>
            break;
 8017a0c:	bf00      	nop
 8017a0e:	e000      	b.n	8017a12 <RadioSend+0x15e>
        }
        default:
            break;
 8017a10:	bf00      	nop
    }

    TimerSetValue( &TxTimeoutTimer, SubgRf.TxTimeout );
 8017a12:	4b06      	ldr	r3, [pc, #24]	; (8017a2c <RadioSend+0x178>)
 8017a14:	685b      	ldr	r3, [r3, #4]
 8017a16:	4619      	mov	r1, r3
 8017a18:	4806      	ldr	r0, [pc, #24]	; (8017a34 <RadioSend+0x180>)
 8017a1a:	f002 fb29 	bl	801a070 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 8017a1e:	4805      	ldr	r0, [pc, #20]	; (8017a34 <RadioSend+0x180>)
 8017a20:	f002 fa4a 	bl	8019eb8 <UTIL_TIMER_Start>
}
 8017a24:	bf00      	nop
 8017a26:	3730      	adds	r7, #48	; 0x30
 8017a28:	46bd      	mov	sp, r7
 8017a2a:	bd80      	pop	{r7, pc}
 8017a2c:	200017f4 	.word	0x200017f4
 8017a30:	20001802 	.word	0x20001802
 8017a34:	2000184c 	.word	0x2000184c

08017a38 <RadioSleep>:

static void RadioSleep( void )
{
 8017a38:	b580      	push	{r7, lr}
 8017a3a:	b082      	sub	sp, #8
 8017a3c:	af00      	add	r7, sp, #0
    SleepParams_t params = { 0 };
 8017a3e:	2300      	movs	r3, #0
 8017a40:	713b      	strb	r3, [r7, #4]

    params.Fields.WarmStart = 1;
 8017a42:	793b      	ldrb	r3, [r7, #4]
 8017a44:	f043 0304 	orr.w	r3, r3, #4
 8017a48:	713b      	strb	r3, [r7, #4]
    SUBGRF_SetSleep( params );
 8017a4a:	7938      	ldrb	r0, [r7, #4]
 8017a4c:	f000 fd46 	bl	80184dc <SUBGRF_SetSleep>

    RADIO_DELAY_MS( 2 );
 8017a50:	2002      	movs	r0, #2
 8017a52:	f7ea f9bc 	bl	8001dce <HAL_Delay>
}
 8017a56:	bf00      	nop
 8017a58:	3708      	adds	r7, #8
 8017a5a:	46bd      	mov	sp, r7
 8017a5c:	bd80      	pop	{r7, pc}

08017a5e <RadioStandby>:

static void RadioStandby( void )
{
 8017a5e:	b580      	push	{r7, lr}
 8017a60:	af00      	add	r7, sp, #0
    SUBGRF_SetStandby( STDBY_RC );
 8017a62:	2000      	movs	r0, #0
 8017a64:	f000 fd6e 	bl	8018544 <SUBGRF_SetStandby>
}
 8017a68:	bf00      	nop
 8017a6a:	bd80      	pop	{r7, pc}

08017a6c <RadioRx>:

static void RadioRx( uint32_t timeout )
{
 8017a6c:	b580      	push	{r7, lr}
 8017a6e:	b082      	sub	sp, #8
 8017a70:	af00      	add	r7, sp, #0
 8017a72:	6078      	str	r0, [r7, #4]
    /* Radio IRQ is set to DIO1 by default */
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
 8017a74:	2300      	movs	r3, #0
 8017a76:	2200      	movs	r2, #0
 8017a78:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8017a7c:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8017a80:	f000 ff52 	bl	8018928 <SUBGRF_SetDioIrqParams>
                            IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );

    if( timeout != 0 )
 8017a84:	687b      	ldr	r3, [r7, #4]
 8017a86:	2b00      	cmp	r3, #0
 8017a88:	d006      	beq.n	8017a98 <RadioRx+0x2c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 8017a8a:	6879      	ldr	r1, [r7, #4]
 8017a8c:	480f      	ldr	r0, [pc, #60]	; (8017acc <RadioRx+0x60>)
 8017a8e:	f002 faef 	bl	801a070 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 8017a92:	480e      	ldr	r0, [pc, #56]	; (8017acc <RadioRx+0x60>)
 8017a94:	f002 fa10 	bl	8019eb8 <UTIL_TIMER_Start>
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX(SET);

    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 8017a98:	4b0d      	ldr	r3, [pc, #52]	; (8017ad0 <RadioRx+0x64>)
 8017a9a:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8017a9e:	2100      	movs	r1, #0
 8017aa0:	4618      	mov	r0, r3
 8017aa2:	f001 fb09 	bl	80190b8 <SUBGRF_SetSwitch>
    /* ST_WORKAROUND_END */

    if( SubgRf.RxContinuous == true )
 8017aa6:	4b0a      	ldr	r3, [pc, #40]	; (8017ad0 <RadioRx+0x64>)
 8017aa8:	785b      	ldrb	r3, [r3, #1]
 8017aaa:	2b00      	cmp	r3, #0
 8017aac:	d004      	beq.n	8017ab8 <RadioRx+0x4c>
    {
        SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 8017aae:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8017ab2:	f000 fd87 	bl	80185c4 <SUBGRF_SetRx>
    }
    else
    {
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
    }
}
 8017ab6:	e005      	b.n	8017ac4 <RadioRx+0x58>
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
 8017ab8:	4b05      	ldr	r3, [pc, #20]	; (8017ad0 <RadioRx+0x64>)
 8017aba:	689b      	ldr	r3, [r3, #8]
 8017abc:	019b      	lsls	r3, r3, #6
 8017abe:	4618      	mov	r0, r3
 8017ac0:	f000 fd80 	bl	80185c4 <SUBGRF_SetRx>
}
 8017ac4:	bf00      	nop
 8017ac6:	3708      	adds	r7, #8
 8017ac8:	46bd      	mov	sp, r7
 8017aca:	bd80      	pop	{r7, pc}
 8017acc:	20001864 	.word	0x20001864
 8017ad0:	200017f4 	.word	0x200017f4

08017ad4 <RadioRxBoosted>:

static void RadioRxBoosted( uint32_t timeout )
{
 8017ad4:	b580      	push	{r7, lr}
 8017ad6:	b082      	sub	sp, #8
 8017ad8:	af00      	add	r7, sp, #0
 8017ada:	6078      	str	r0, [r7, #4]
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
 8017adc:	2300      	movs	r3, #0
 8017ade:	2200      	movs	r2, #0
 8017ae0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8017ae4:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8017ae8:	f000 ff1e 	bl	8018928 <SUBGRF_SetDioIrqParams>
                            IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );

    if( timeout != 0 )
 8017aec:	687b      	ldr	r3, [r7, #4]
 8017aee:	2b00      	cmp	r3, #0
 8017af0:	d006      	beq.n	8017b00 <RadioRxBoosted+0x2c>
    {
         TimerSetValue( &RxTimeoutTimer, timeout );
 8017af2:	6879      	ldr	r1, [r7, #4]
 8017af4:	480f      	ldr	r0, [pc, #60]	; (8017b34 <RadioRxBoosted+0x60>)
 8017af6:	f002 fabb 	bl	801a070 <UTIL_TIMER_SetPeriod>
         TimerStart( &RxTimeoutTimer );
 8017afa:	480e      	ldr	r0, [pc, #56]	; (8017b34 <RadioRxBoosted+0x60>)
 8017afc:	f002 f9dc 	bl	8019eb8 <UTIL_TIMER_Start>
    }

    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 8017b00:	4b0d      	ldr	r3, [pc, #52]	; (8017b38 <RadioRxBoosted+0x64>)
 8017b02:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8017b06:	2100      	movs	r1, #0
 8017b08:	4618      	mov	r0, r3
 8017b0a:	f001 fad5 	bl	80190b8 <SUBGRF_SetSwitch>
    if( SubgRf.RxContinuous == true )
 8017b0e:	4b0a      	ldr	r3, [pc, #40]	; (8017b38 <RadioRxBoosted+0x64>)
 8017b10:	785b      	ldrb	r3, [r3, #1]
 8017b12:	2b00      	cmp	r3, #0
 8017b14:	d004      	beq.n	8017b20 <RadioRxBoosted+0x4c>
    {
        SUBGRF_SetRxBoosted( 0xFFFFFF ); // Rx Continuous
 8017b16:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8017b1a:	f000 fd75 	bl	8018608 <SUBGRF_SetRxBoosted>
    }
    else
    {
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
    }
}
 8017b1e:	e005      	b.n	8017b2c <RadioRxBoosted+0x58>
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
 8017b20:	4b05      	ldr	r3, [pc, #20]	; (8017b38 <RadioRxBoosted+0x64>)
 8017b22:	689b      	ldr	r3, [r3, #8]
 8017b24:	019b      	lsls	r3, r3, #6
 8017b26:	4618      	mov	r0, r3
 8017b28:	f000 fd6e 	bl	8018608 <SUBGRF_SetRxBoosted>
}
 8017b2c:	bf00      	nop
 8017b2e:	3708      	adds	r7, #8
 8017b30:	46bd      	mov	sp, r7
 8017b32:	bd80      	pop	{r7, pc}
 8017b34:	20001864 	.word	0x20001864
 8017b38:	200017f4 	.word	0x200017f4

08017b3c <RadioSetRxDutyCycle>:

static void RadioSetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 8017b3c:	b580      	push	{r7, lr}
 8017b3e:	b082      	sub	sp, #8
 8017b40:	af00      	add	r7, sp, #0
 8017b42:	6078      	str	r0, [r7, #4]
 8017b44:	6039      	str	r1, [r7, #0]
    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 8017b46:	4b07      	ldr	r3, [pc, #28]	; (8017b64 <RadioSetRxDutyCycle+0x28>)
 8017b48:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8017b4c:	2100      	movs	r1, #0
 8017b4e:	4618      	mov	r0, r3
 8017b50:	f001 fab2 	bl	80190b8 <SUBGRF_SetSwitch>
    SUBGRF_SetRxDutyCycle( rxTime, sleepTime );
 8017b54:	6839      	ldr	r1, [r7, #0]
 8017b56:	6878      	ldr	r0, [r7, #4]
 8017b58:	f000 fd7c 	bl	8018654 <SUBGRF_SetRxDutyCycle>
}
 8017b5c:	bf00      	nop
 8017b5e:	3708      	adds	r7, #8
 8017b60:	46bd      	mov	sp, r7
 8017b62:	bd80      	pop	{r7, pc}
 8017b64:	200017f4 	.word	0x200017f4

08017b68 <RadioStartCad>:

static void RadioStartCad( void )
{
 8017b68:	b580      	push	{r7, lr}
 8017b6a:	af00      	add	r7, sp, #0
    SUBGRF_SetDioIrqParams( IRQ_CAD_CLEAR | IRQ_CAD_DETECTED, IRQ_CAD_CLEAR | IRQ_CAD_DETECTED, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8017b6c:	2300      	movs	r3, #0
 8017b6e:	2200      	movs	r2, #0
 8017b70:	f44f 71c0 	mov.w	r1, #384	; 0x180
 8017b74:	f44f 70c0 	mov.w	r0, #384	; 0x180
 8017b78:	f000 fed6 	bl	8018928 <SUBGRF_SetDioIrqParams>
    SUBGRF_SetCad( );
 8017b7c:	f000 fd98 	bl	80186b0 <SUBGRF_SetCad>
}
 8017b80:	bf00      	nop
 8017b82:	bd80      	pop	{r7, pc}

08017b84 <RadioSetTxContinuousWave>:

static void RadioSetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 8017b84:	b580      	push	{r7, lr}
 8017b86:	b084      	sub	sp, #16
 8017b88:	af00      	add	r7, sp, #0
 8017b8a:	6078      	str	r0, [r7, #4]
 8017b8c:	460b      	mov	r3, r1
 8017b8e:	70fb      	strb	r3, [r7, #3]
 8017b90:	4613      	mov	r3, r2
 8017b92:	803b      	strh	r3, [r7, #0]
    uint32_t timeout = (uint32_t)time * 1000;
 8017b94:	883b      	ldrh	r3, [r7, #0]
 8017b96:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8017b9a:	fb02 f303 	mul.w	r3, r2, r3
 8017b9e:	60fb      	str	r3, [r7, #12]
    uint8_t antswitchpow;

    SUBGRF_SetRfFrequency( freq );
 8017ba0:	6878      	ldr	r0, [r7, #4]
 8017ba2:	f000 ff21 	bl	80189e8 <SUBGRF_SetRfFrequency>

    antswitchpow = SUBGRF_SetRfTxPower( power );
 8017ba6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8017baa:	4618      	mov	r0, r3
 8017bac:	f001 faac 	bl	8019108 <SUBGRF_SetRfTxPower>
 8017bb0:	4603      	mov	r3, r0
 8017bb2:	72fb      	strb	r3, [r7, #11]

    /* Set RF switch */
    SUBGRF_SetSwitch(antswitchpow, RFSWITCH_TX);
 8017bb4:	7afb      	ldrb	r3, [r7, #11]
 8017bb6:	2101      	movs	r1, #1
 8017bb8:	4618      	mov	r0, r3
 8017bba:	f001 fa7d 	bl	80190b8 <SUBGRF_SetSwitch>

    SUBGRF_SetTxContinuousWave( );
 8017bbe:	f000 fd89 	bl	80186d4 <SUBGRF_SetTxContinuousWave>

    TimerSetValue( &TxTimeoutTimer, timeout );
 8017bc2:	68f9      	ldr	r1, [r7, #12]
 8017bc4:	4804      	ldr	r0, [pc, #16]	; (8017bd8 <RadioSetTxContinuousWave+0x54>)
 8017bc6:	f002 fa53 	bl	801a070 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 8017bca:	4803      	ldr	r0, [pc, #12]	; (8017bd8 <RadioSetTxContinuousWave+0x54>)
 8017bcc:	f002 f974 	bl	8019eb8 <UTIL_TIMER_Start>
}
 8017bd0:	bf00      	nop
 8017bd2:	3710      	adds	r7, #16
 8017bd4:	46bd      	mov	sp, r7
 8017bd6:	bd80      	pop	{r7, pc}
 8017bd8:	2000184c 	.word	0x2000184c

08017bdc <RadioRssi>:

static int16_t RadioRssi( RadioModems_t modem )
{
 8017bdc:	b580      	push	{r7, lr}
 8017bde:	b082      	sub	sp, #8
 8017be0:	af00      	add	r7, sp, #0
 8017be2:	4603      	mov	r3, r0
 8017be4:	71fb      	strb	r3, [r7, #7]
    return SUBGRF_GetRssiInst( );
 8017be6:	f001 f951 	bl	8018e8c <SUBGRF_GetRssiInst>
 8017bea:	4603      	mov	r3, r0
 8017bec:	b21b      	sxth	r3, r3
}
 8017bee:	4618      	mov	r0, r3
 8017bf0:	3708      	adds	r7, #8
 8017bf2:	46bd      	mov	sp, r7
 8017bf4:	bd80      	pop	{r7, pc}

08017bf6 <RadioWrite>:

static void RadioWrite( uint16_t addr, uint8_t data )
{
 8017bf6:	b580      	push	{r7, lr}
 8017bf8:	b082      	sub	sp, #8
 8017bfa:	af00      	add	r7, sp, #0
 8017bfc:	4603      	mov	r3, r0
 8017bfe:	460a      	mov	r2, r1
 8017c00:	80fb      	strh	r3, [r7, #6]
 8017c02:	4613      	mov	r3, r2
 8017c04:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegister(addr, data );
 8017c06:	797a      	ldrb	r2, [r7, #5]
 8017c08:	88fb      	ldrh	r3, [r7, #6]
 8017c0a:	4611      	mov	r1, r2
 8017c0c:	4618      	mov	r0, r3
 8017c0e:	f001 f9d7 	bl	8018fc0 <SUBGRF_WriteRegister>
}
 8017c12:	bf00      	nop
 8017c14:	3708      	adds	r7, #8
 8017c16:	46bd      	mov	sp, r7
 8017c18:	bd80      	pop	{r7, pc}

08017c1a <RadioRead>:

static uint8_t RadioRead( uint16_t addr )
{
 8017c1a:	b580      	push	{r7, lr}
 8017c1c:	b082      	sub	sp, #8
 8017c1e:	af00      	add	r7, sp, #0
 8017c20:	4603      	mov	r3, r0
 8017c22:	80fb      	strh	r3, [r7, #6]
    return SUBGRF_ReadRegister(addr);
 8017c24:	88fb      	ldrh	r3, [r7, #6]
 8017c26:	4618      	mov	r0, r3
 8017c28:	f001 f9de 	bl	8018fe8 <SUBGRF_ReadRegister>
 8017c2c:	4603      	mov	r3, r0
}
 8017c2e:	4618      	mov	r0, r3
 8017c30:	3708      	adds	r7, #8
 8017c32:	46bd      	mov	sp, r7
 8017c34:	bd80      	pop	{r7, pc}

08017c36 <RadioWriteRegisters>:

static void RadioWriteRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 8017c36:	b580      	push	{r7, lr}
 8017c38:	b082      	sub	sp, #8
 8017c3a:	af00      	add	r7, sp, #0
 8017c3c:	4603      	mov	r3, r0
 8017c3e:	6039      	str	r1, [r7, #0]
 8017c40:	80fb      	strh	r3, [r7, #6]
 8017c42:	4613      	mov	r3, r2
 8017c44:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegisters( addr, buffer, size );
 8017c46:	797b      	ldrb	r3, [r7, #5]
 8017c48:	b29a      	uxth	r2, r3
 8017c4a:	88fb      	ldrh	r3, [r7, #6]
 8017c4c:	6839      	ldr	r1, [r7, #0]
 8017c4e:	4618      	mov	r0, r3
 8017c50:	f001 f9de 	bl	8019010 <SUBGRF_WriteRegisters>
}
 8017c54:	bf00      	nop
 8017c56:	3708      	adds	r7, #8
 8017c58:	46bd      	mov	sp, r7
 8017c5a:	bd80      	pop	{r7, pc}

08017c5c <RadioReadRegisters>:

static void RadioReadRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 8017c5c:	b580      	push	{r7, lr}
 8017c5e:	b082      	sub	sp, #8
 8017c60:	af00      	add	r7, sp, #0
 8017c62:	4603      	mov	r3, r0
 8017c64:	6039      	str	r1, [r7, #0]
 8017c66:	80fb      	strh	r3, [r7, #6]
 8017c68:	4613      	mov	r3, r2
 8017c6a:	717b      	strb	r3, [r7, #5]
    SUBGRF_ReadRegisters( addr, buffer, size );
 8017c6c:	797b      	ldrb	r3, [r7, #5]
 8017c6e:	b29a      	uxth	r2, r3
 8017c70:	88fb      	ldrh	r3, [r7, #6]
 8017c72:	6839      	ldr	r1, [r7, #0]
 8017c74:	4618      	mov	r0, r3
 8017c76:	f001 f9df 	bl	8019038 <SUBGRF_ReadRegisters>
}
 8017c7a:	bf00      	nop
 8017c7c:	3708      	adds	r7, #8
 8017c7e:	46bd      	mov	sp, r7
 8017c80:	bd80      	pop	{r7, pc}
	...

08017c84 <RadioSetMaxPayloadLength>:

static void RadioSetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 8017c84:	b580      	push	{r7, lr}
 8017c86:	b082      	sub	sp, #8
 8017c88:	af00      	add	r7, sp, #0
 8017c8a:	4603      	mov	r3, r0
 8017c8c:	460a      	mov	r2, r1
 8017c8e:	71fb      	strb	r3, [r7, #7]
 8017c90:	4613      	mov	r3, r2
 8017c92:	71bb      	strb	r3, [r7, #6]
    if( modem == MODEM_LORA )
 8017c94:	79fb      	ldrb	r3, [r7, #7]
 8017c96:	2b01      	cmp	r3, #1
 8017c98:	d10a      	bne.n	8017cb0 <RadioSetMaxPayloadLength+0x2c>
    {
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 8017c9a:	4a0e      	ldr	r2, [pc, #56]	; (8017cd4 <RadioSetMaxPayloadLength+0x50>)
 8017c9c:	79bb      	ldrb	r3, [r7, #6]
 8017c9e:	7013      	strb	r3, [r2, #0]
 8017ca0:	4b0c      	ldr	r3, [pc, #48]	; (8017cd4 <RadioSetMaxPayloadLength+0x50>)
 8017ca2:	781a      	ldrb	r2, [r3, #0]
 8017ca4:	4b0c      	ldr	r3, [pc, #48]	; (8017cd8 <RadioSetMaxPayloadLength+0x54>)
 8017ca6:	77da      	strb	r2, [r3, #31]
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8017ca8:	480c      	ldr	r0, [pc, #48]	; (8017cdc <RadioSetMaxPayloadLength+0x58>)
 8017caa:	f001 f837 	bl	8018d1c <SUBGRF_SetPacketParams>
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        }
    }
}
 8017cae:	e00d      	b.n	8017ccc <RadioSetMaxPayloadLength+0x48>
        if( SubgRf.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 8017cb0:	4b09      	ldr	r3, [pc, #36]	; (8017cd8 <RadioSetMaxPayloadLength+0x54>)
 8017cb2:	7d5b      	ldrb	r3, [r3, #21]
 8017cb4:	2b01      	cmp	r3, #1
 8017cb6:	d109      	bne.n	8017ccc <RadioSetMaxPayloadLength+0x48>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 8017cb8:	4a06      	ldr	r2, [pc, #24]	; (8017cd4 <RadioSetMaxPayloadLength+0x50>)
 8017cba:	79bb      	ldrb	r3, [r7, #6]
 8017cbc:	7013      	strb	r3, [r2, #0]
 8017cbe:	4b05      	ldr	r3, [pc, #20]	; (8017cd4 <RadioSetMaxPayloadLength+0x50>)
 8017cc0:	781a      	ldrb	r2, [r3, #0]
 8017cc2:	4b05      	ldr	r3, [pc, #20]	; (8017cd8 <RadioSetMaxPayloadLength+0x54>)
 8017cc4:	759a      	strb	r2, [r3, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8017cc6:	4805      	ldr	r0, [pc, #20]	; (8017cdc <RadioSetMaxPayloadLength+0x58>)
 8017cc8:	f001 f828 	bl	8018d1c <SUBGRF_SetPacketParams>
}
 8017ccc:	bf00      	nop
 8017cce:	3708      	adds	r7, #8
 8017cd0:	46bd      	mov	sp, r7
 8017cd2:	bd80      	pop	{r7, pc}
 8017cd4:	200001b4 	.word	0x200001b4
 8017cd8:	200017f4 	.word	0x200017f4
 8017cdc:	20001802 	.word	0x20001802

08017ce0 <RadioSetPublicNetwork>:

static void RadioSetPublicNetwork( bool enable )
{
 8017ce0:	b580      	push	{r7, lr}
 8017ce2:	b082      	sub	sp, #8
 8017ce4:	af00      	add	r7, sp, #0
 8017ce6:	4603      	mov	r3, r0
 8017ce8:	71fb      	strb	r3, [r7, #7]
    SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous = enable;
 8017cea:	4a13      	ldr	r2, [pc, #76]	; (8017d38 <RadioSetPublicNetwork+0x58>)
 8017cec:	79fb      	ldrb	r3, [r7, #7]
 8017cee:	7313      	strb	r3, [r2, #12]
 8017cf0:	4b11      	ldr	r3, [pc, #68]	; (8017d38 <RadioSetPublicNetwork+0x58>)
 8017cf2:	7b1a      	ldrb	r2, [r3, #12]
 8017cf4:	4b10      	ldr	r3, [pc, #64]	; (8017d38 <RadioSetPublicNetwork+0x58>)
 8017cf6:	735a      	strb	r2, [r3, #13]

    RadioSetModem( MODEM_LORA );
 8017cf8:	2001      	movs	r0, #1
 8017cfa:	f7ff f887 	bl	8016e0c <RadioSetModem>
    if( enable == true )
 8017cfe:	79fb      	ldrb	r3, [r7, #7]
 8017d00:	2b00      	cmp	r3, #0
 8017d02:	d00a      	beq.n	8017d1a <RadioSetPublicNetwork+0x3a>
    {
      /* Change LoRa modem SyncWord */
      SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 8017d04:	2134      	movs	r1, #52	; 0x34
 8017d06:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 8017d0a:	f001 f959 	bl	8018fc0 <SUBGRF_WriteRegister>
      SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 8017d0e:	2144      	movs	r1, #68	; 0x44
 8017d10:	f240 7041 	movw	r0, #1857	; 0x741
 8017d14:	f001 f954 	bl	8018fc0 <SUBGRF_WriteRegister>
    {
      /* Change LoRa modem SyncWord */
      SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
      SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
    }
}
 8017d18:	e009      	b.n	8017d2e <RadioSetPublicNetwork+0x4e>
      SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 8017d1a:	2114      	movs	r1, #20
 8017d1c:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 8017d20:	f001 f94e 	bl	8018fc0 <SUBGRF_WriteRegister>
      SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 8017d24:	2124      	movs	r1, #36	; 0x24
 8017d26:	f240 7041 	movw	r0, #1857	; 0x741
 8017d2a:	f001 f949 	bl	8018fc0 <SUBGRF_WriteRegister>
}
 8017d2e:	bf00      	nop
 8017d30:	3708      	adds	r7, #8
 8017d32:	46bd      	mov	sp, r7
 8017d34:	bd80      	pop	{r7, pc}
 8017d36:	bf00      	nop
 8017d38:	200017f4 	.word	0x200017f4

08017d3c <RadioGetWakeupTime>:

static uint32_t RadioGetWakeupTime( void )
{
 8017d3c:	b580      	push	{r7, lr}
 8017d3e:	af00      	add	r7, sp, #0
  return SUBGRF_GetRadioWakeUpTime() + RADIO_WAKEUP_TIME;
 8017d40:	f001 fa10 	bl	8019164 <SUBGRF_GetRadioWakeUpTime>
 8017d44:	4603      	mov	r3, r0
 8017d46:	3303      	adds	r3, #3
}
 8017d48:	4618      	mov	r0, r3
 8017d4a:	bd80      	pop	{r7, pc}

08017d4c <RadioOnTxTimeoutIrq>:


static void RadioOnTxTimeoutIrq( void* context )
{
 8017d4c:	b580      	push	{r7, lr}
 8017d4e:	b082      	sub	sp, #8
 8017d50:	af00      	add	r7, sp, #0
 8017d52:	6078      	str	r0, [r7, #4]
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_TX(RST);
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8017d54:	4b08      	ldr	r3, [pc, #32]	; (8017d78 <RadioOnTxTimeoutIrq+0x2c>)
 8017d56:	681b      	ldr	r3, [r3, #0]
 8017d58:	2b00      	cmp	r3, #0
 8017d5a:	d008      	beq.n	8017d6e <RadioOnTxTimeoutIrq+0x22>
 8017d5c:	4b06      	ldr	r3, [pc, #24]	; (8017d78 <RadioOnTxTimeoutIrq+0x2c>)
 8017d5e:	681b      	ldr	r3, [r3, #0]
 8017d60:	685b      	ldr	r3, [r3, #4]
 8017d62:	2b00      	cmp	r3, #0
 8017d64:	d003      	beq.n	8017d6e <RadioOnTxTimeoutIrq+0x22>
    {
        RadioEvents->TxTimeout( );
 8017d66:	4b04      	ldr	r3, [pc, #16]	; (8017d78 <RadioOnTxTimeoutIrq+0x2c>)
 8017d68:	681b      	ldr	r3, [r3, #0]
 8017d6a:	685b      	ldr	r3, [r3, #4]
 8017d6c:	4798      	blx	r3
    }
}
 8017d6e:	bf00      	nop
 8017d70:	3708      	adds	r7, #8
 8017d72:	46bd      	mov	sp, r7
 8017d74:	bd80      	pop	{r7, pc}
 8017d76:	bf00      	nop
 8017d78:	20001250 	.word	0x20001250

08017d7c <RadioOnRxTimeoutIrq>:

static void RadioOnRxTimeoutIrq( void* context )
{
 8017d7c:	b580      	push	{r7, lr}
 8017d7e:	b082      	sub	sp, #8
 8017d80:	af00      	add	r7, sp, #0
 8017d82:	6078      	str	r0, [r7, #4]
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_RX(RST);
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8017d84:	4b08      	ldr	r3, [pc, #32]	; (8017da8 <RadioOnRxTimeoutIrq+0x2c>)
 8017d86:	681b      	ldr	r3, [r3, #0]
 8017d88:	2b00      	cmp	r3, #0
 8017d8a:	d008      	beq.n	8017d9e <RadioOnRxTimeoutIrq+0x22>
 8017d8c:	4b06      	ldr	r3, [pc, #24]	; (8017da8 <RadioOnRxTimeoutIrq+0x2c>)
 8017d8e:	681b      	ldr	r3, [r3, #0]
 8017d90:	68db      	ldr	r3, [r3, #12]
 8017d92:	2b00      	cmp	r3, #0
 8017d94:	d003      	beq.n	8017d9e <RadioOnRxTimeoutIrq+0x22>
    {
        RadioEvents->RxTimeout( );
 8017d96:	4b04      	ldr	r3, [pc, #16]	; (8017da8 <RadioOnRxTimeoutIrq+0x2c>)
 8017d98:	681b      	ldr	r3, [r3, #0]
 8017d9a:	68db      	ldr	r3, [r3, #12]
 8017d9c:	4798      	blx	r3
    }
}
 8017d9e:	bf00      	nop
 8017da0:	3708      	adds	r7, #8
 8017da2:	46bd      	mov	sp, r7
 8017da4:	bd80      	pop	{r7, pc}
 8017da6:	bf00      	nop
 8017da8:	20001250 	.word	0x20001250

08017dac <RadioOnDioIrq>:

static void RadioOnDioIrq( RadioIrqMasks_t radioIrq )
{
 8017dac:	b580      	push	{r7, lr}
 8017dae:	b082      	sub	sp, #8
 8017db0:	af00      	add	r7, sp, #0
 8017db2:	4603      	mov	r3, r0
 8017db4:	80fb      	strh	r3, [r7, #6]
  SubgRf.RadioIrq = radioIrq;
 8017db6:	4a05      	ldr	r2, [pc, #20]	; (8017dcc <RadioOnDioIrq+0x20>)
 8017db8:	88fb      	ldrh	r3, [r7, #6]
 8017dba:	f8a2 3054 	strh.w	r3, [r2, #84]	; 0x54

  RadioIrqProcess();
 8017dbe:	f000 f807 	bl	8017dd0 <RadioIrqProcess>
}
 8017dc2:	bf00      	nop
 8017dc4:	3708      	adds	r7, #8
 8017dc6:	46bd      	mov	sp, r7
 8017dc8:	bd80      	pop	{r7, pc}
 8017dca:	bf00      	nop
 8017dcc:	200017f4 	.word	0x200017f4

08017dd0 <RadioIrqProcess>:

static void RadioIrqProcess( void )
{
 8017dd0:	b590      	push	{r4, r7, lr}
 8017dd2:	b083      	sub	sp, #12
 8017dd4:	af00      	add	r7, sp, #0
  uint8_t size;

  switch (SubgRf.RadioIrq)
 8017dd6:	4ba6      	ldr	r3, [pc, #664]	; (8018070 <RadioIrqProcess+0x2a0>)
 8017dd8:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8017ddc:	2b10      	cmp	r3, #16
 8017dde:	f000 8110 	beq.w	8018002 <RadioIrqProcess+0x232>
 8017de2:	2b10      	cmp	r3, #16
 8017de4:	dc0d      	bgt.n	8017e02 <RadioIrqProcess+0x32>
 8017de6:	2b02      	cmp	r3, #2
 8017de8:	d035      	beq.n	8017e56 <RadioIrqProcess+0x86>
 8017dea:	2b02      	cmp	r3, #2
 8017dec:	dc02      	bgt.n	8017df4 <RadioIrqProcess+0x24>
 8017dee:	2b01      	cmp	r3, #1
 8017df0:	d01b      	beq.n	8017e2a <RadioIrqProcess+0x5a>
      MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
    }
    break;

  default:
    break;
 8017df2:	e139      	b.n	8018068 <RadioIrqProcess+0x298>
  switch (SubgRf.RadioIrq)
 8017df4:	2b04      	cmp	r3, #4
 8017df6:	f000 80f6 	beq.w	8017fe6 <RadioIrqProcess+0x216>
 8017dfa:	2b08      	cmp	r3, #8
 8017dfc:	f000 80fa 	beq.w	8017ff4 <RadioIrqProcess+0x224>
    break;
 8017e00:	e132      	b.n	8018068 <RadioIrqProcess+0x298>
  switch (SubgRf.RadioIrq)
 8017e02:	2b80      	cmp	r3, #128	; 0x80
 8017e04:	f000 8097 	beq.w	8017f36 <RadioIrqProcess+0x166>
 8017e08:	2b80      	cmp	r3, #128	; 0x80
 8017e0a:	dc05      	bgt.n	8017e18 <RadioIrqProcess+0x48>
 8017e0c:	2b20      	cmp	r3, #32
 8017e0e:	f000 80ff 	beq.w	8018010 <RadioIrqProcess+0x240>
 8017e12:	2b40      	cmp	r3, #64	; 0x40
 8017e14:	d075      	beq.n	8017f02 <RadioIrqProcess+0x132>
    break;
 8017e16:	e127      	b.n	8018068 <RadioIrqProcess+0x298>
  switch (SubgRf.RadioIrq)
 8017e18:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8017e1c:	f000 809f 	beq.w	8017f5e <RadioIrqProcess+0x18e>
 8017e20:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8017e24:	f000 80ad 	beq.w	8017f82 <RadioIrqProcess+0x1b2>
    break;
 8017e28:	e11e      	b.n	8018068 <RadioIrqProcess+0x298>
    TimerStop( &TxTimeoutTimer );
 8017e2a:	4892      	ldr	r0, [pc, #584]	; (8018074 <RadioIrqProcess+0x2a4>)
 8017e2c:	f002 f8b0 	bl	8019f90 <UTIL_TIMER_Stop>
    SUBGRF_SetStandby( STDBY_RC );
 8017e30:	2000      	movs	r0, #0
 8017e32:	f000 fb87 	bl	8018544 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 8017e36:	4b90      	ldr	r3, [pc, #576]	; (8018078 <RadioIrqProcess+0x2a8>)
 8017e38:	681b      	ldr	r3, [r3, #0]
 8017e3a:	2b00      	cmp	r3, #0
 8017e3c:	f000 8109 	beq.w	8018052 <RadioIrqProcess+0x282>
 8017e40:	4b8d      	ldr	r3, [pc, #564]	; (8018078 <RadioIrqProcess+0x2a8>)
 8017e42:	681b      	ldr	r3, [r3, #0]
 8017e44:	681b      	ldr	r3, [r3, #0]
 8017e46:	2b00      	cmp	r3, #0
 8017e48:	f000 8103 	beq.w	8018052 <RadioIrqProcess+0x282>
      RadioEvents->TxDone( );
 8017e4c:	4b8a      	ldr	r3, [pc, #552]	; (8018078 <RadioIrqProcess+0x2a8>)
 8017e4e:	681b      	ldr	r3, [r3, #0]
 8017e50:	681b      	ldr	r3, [r3, #0]
 8017e52:	4798      	blx	r3
    break;
 8017e54:	e0fd      	b.n	8018052 <RadioIrqProcess+0x282>
    TimerStop( &RxTimeoutTimer );
 8017e56:	4889      	ldr	r0, [pc, #548]	; (801807c <RadioIrqProcess+0x2ac>)
 8017e58:	f002 f89a 	bl	8019f90 <UTIL_TIMER_Stop>
    if( SubgRf.RxContinuous == false )
 8017e5c:	4b84      	ldr	r3, [pc, #528]	; (8018070 <RadioIrqProcess+0x2a0>)
 8017e5e:	785b      	ldrb	r3, [r3, #1]
 8017e60:	f083 0301 	eor.w	r3, r3, #1
 8017e64:	b2db      	uxtb	r3, r3
 8017e66:	2b00      	cmp	r3, #0
 8017e68:	d014      	beq.n	8017e94 <RadioIrqProcess+0xc4>
      SUBGRF_SetStandby( STDBY_RC );
 8017e6a:	2000      	movs	r0, #0
 8017e6c:	f000 fb6a 	bl	8018544 <SUBGRF_SetStandby>
      SUBGRF_WriteRegister( 0x0902, 0x00 );
 8017e70:	2100      	movs	r1, #0
 8017e72:	f640 1002 	movw	r0, #2306	; 0x902
 8017e76:	f001 f8a3 	bl	8018fc0 <SUBGRF_WriteRegister>
      SUBGRF_WriteRegister( 0x0944, SUBGRF_ReadRegister( 0x0944 ) | ( 1 << 1 ) );
 8017e7a:	f640 1044 	movw	r0, #2372	; 0x944
 8017e7e:	f001 f8b3 	bl	8018fe8 <SUBGRF_ReadRegister>
 8017e82:	4603      	mov	r3, r0
 8017e84:	f043 0302 	orr.w	r3, r3, #2
 8017e88:	b2db      	uxtb	r3, r3
 8017e8a:	4619      	mov	r1, r3
 8017e8c:	f640 1044 	movw	r0, #2372	; 0x944
 8017e90:	f001 f896 	bl	8018fc0 <SUBGRF_WriteRegister>
    SUBGRF_GetPayload( RadioRxPayload, &size , 255 );
 8017e94:	1dfb      	adds	r3, r7, #7
 8017e96:	22ff      	movs	r2, #255	; 0xff
 8017e98:	4619      	mov	r1, r3
 8017e9a:	4879      	ldr	r0, [pc, #484]	; (8018080 <RadioIrqProcess+0x2b0>)
 8017e9c:	f000 fa20 	bl	80182e0 <SUBGRF_GetPayload>
    SUBGRF_GetPacketStatus( &(SubgRf.PacketStatus) );
 8017ea0:	4878      	ldr	r0, [pc, #480]	; (8018084 <RadioIrqProcess+0x2b4>)
 8017ea2:	f001 f839 	bl	8018f18 <SUBGRF_GetPacketStatus>
    if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 8017ea6:	4b74      	ldr	r3, [pc, #464]	; (8018078 <RadioIrqProcess+0x2a8>)
 8017ea8:	681b      	ldr	r3, [r3, #0]
 8017eaa:	2b00      	cmp	r3, #0
 8017eac:	d027      	beq.n	8017efe <RadioIrqProcess+0x12e>
 8017eae:	4b72      	ldr	r3, [pc, #456]	; (8018078 <RadioIrqProcess+0x2a8>)
 8017eb0:	681b      	ldr	r3, [r3, #0]
 8017eb2:	689b      	ldr	r3, [r3, #8]
 8017eb4:	2b00      	cmp	r3, #0
 8017eb6:	d022      	beq.n	8017efe <RadioIrqProcess+0x12e>
      switch (SubgRf.PacketStatus.packetType)
 8017eb8:	4b6d      	ldr	r3, [pc, #436]	; (8018070 <RadioIrqProcess+0x2a0>)
 8017eba:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8017ebe:	2b01      	cmp	r3, #1
 8017ec0:	d10e      	bne.n	8017ee0 <RadioIrqProcess+0x110>
        RadioEvents->RxDone( RadioRxPayload, size, SubgRf.PacketStatus.Params.LoRa.RssiPkt, SubgRf.PacketStatus.Params.LoRa.SnrPkt );
 8017ec2:	4b6d      	ldr	r3, [pc, #436]	; (8018078 <RadioIrqProcess+0x2a8>)
 8017ec4:	681b      	ldr	r3, [r3, #0]
 8017ec6:	689c      	ldr	r4, [r3, #8]
 8017ec8:	79fb      	ldrb	r3, [r7, #7]
 8017eca:	b299      	uxth	r1, r3
 8017ecc:	4b68      	ldr	r3, [pc, #416]	; (8018070 <RadioIrqProcess+0x2a0>)
 8017ece:	f993 3030 	ldrsb.w	r3, [r3, #48]	; 0x30
 8017ed2:	b21a      	sxth	r2, r3
 8017ed4:	4b66      	ldr	r3, [pc, #408]	; (8018070 <RadioIrqProcess+0x2a0>)
 8017ed6:	f993 3031 	ldrsb.w	r3, [r3, #49]	; 0x31
 8017eda:	4869      	ldr	r0, [pc, #420]	; (8018080 <RadioIrqProcess+0x2b0>)
 8017edc:	47a0      	blx	r4
        break;
 8017ede:	e00f      	b.n	8017f00 <RadioIrqProcess+0x130>
        RadioEvents->RxDone( RadioRxPayload, size, SubgRf.PacketStatus.Params.Gfsk.RssiAvg, (int8_t)(SubgRf.PacketStatus.Params.Gfsk.FreqError) );
 8017ee0:	4b65      	ldr	r3, [pc, #404]	; (8018078 <RadioIrqProcess+0x2a8>)
 8017ee2:	681b      	ldr	r3, [r3, #0]
 8017ee4:	689c      	ldr	r4, [r3, #8]
 8017ee6:	79fb      	ldrb	r3, [r7, #7]
 8017ee8:	b299      	uxth	r1, r3
 8017eea:	4b61      	ldr	r3, [pc, #388]	; (8018070 <RadioIrqProcess+0x2a0>)
 8017eec:	f993 3029 	ldrsb.w	r3, [r3, #41]	; 0x29
 8017ef0:	b21a      	sxth	r2, r3
 8017ef2:	4b5f      	ldr	r3, [pc, #380]	; (8018070 <RadioIrqProcess+0x2a0>)
 8017ef4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017ef6:	b25b      	sxtb	r3, r3
 8017ef8:	4861      	ldr	r0, [pc, #388]	; (8018080 <RadioIrqProcess+0x2b0>)
 8017efa:	47a0      	blx	r4
        break;
 8017efc:	e000      	b.n	8017f00 <RadioIrqProcess+0x130>
    }
 8017efe:	bf00      	nop
    break;
 8017f00:	e0b2      	b.n	8018068 <RadioIrqProcess+0x298>
    if( SubgRf.RxContinuous == false )
 8017f02:	4b5b      	ldr	r3, [pc, #364]	; (8018070 <RadioIrqProcess+0x2a0>)
 8017f04:	785b      	ldrb	r3, [r3, #1]
 8017f06:	f083 0301 	eor.w	r3, r3, #1
 8017f0a:	b2db      	uxtb	r3, r3
 8017f0c:	2b00      	cmp	r3, #0
 8017f0e:	d002      	beq.n	8017f16 <RadioIrqProcess+0x146>
      SUBGRF_SetStandby( STDBY_RC );
 8017f10:	2000      	movs	r0, #0
 8017f12:	f000 fb17 	bl	8018544 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 8017f16:	4b58      	ldr	r3, [pc, #352]	; (8018078 <RadioIrqProcess+0x2a8>)
 8017f18:	681b      	ldr	r3, [r3, #0]
 8017f1a:	2b00      	cmp	r3, #0
 8017f1c:	f000 809b 	beq.w	8018056 <RadioIrqProcess+0x286>
 8017f20:	4b55      	ldr	r3, [pc, #340]	; (8018078 <RadioIrqProcess+0x2a8>)
 8017f22:	681b      	ldr	r3, [r3, #0]
 8017f24:	691b      	ldr	r3, [r3, #16]
 8017f26:	2b00      	cmp	r3, #0
 8017f28:	f000 8095 	beq.w	8018056 <RadioIrqProcess+0x286>
      RadioEvents->RxError( );
 8017f2c:	4b52      	ldr	r3, [pc, #328]	; (8018078 <RadioIrqProcess+0x2a8>)
 8017f2e:	681b      	ldr	r3, [r3, #0]
 8017f30:	691b      	ldr	r3, [r3, #16]
 8017f32:	4798      	blx	r3
    break;
 8017f34:	e08f      	b.n	8018056 <RadioIrqProcess+0x286>
    SUBGRF_SetStandby( STDBY_RC );
 8017f36:	2000      	movs	r0, #0
 8017f38:	f000 fb04 	bl	8018544 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8017f3c:	4b4e      	ldr	r3, [pc, #312]	; (8018078 <RadioIrqProcess+0x2a8>)
 8017f3e:	681b      	ldr	r3, [r3, #0]
 8017f40:	2b00      	cmp	r3, #0
 8017f42:	f000 808a 	beq.w	801805a <RadioIrqProcess+0x28a>
 8017f46:	4b4c      	ldr	r3, [pc, #304]	; (8018078 <RadioIrqProcess+0x2a8>)
 8017f48:	681b      	ldr	r3, [r3, #0]
 8017f4a:	699b      	ldr	r3, [r3, #24]
 8017f4c:	2b00      	cmp	r3, #0
 8017f4e:	f000 8084 	beq.w	801805a <RadioIrqProcess+0x28a>
      RadioEvents->CadDone( false );
 8017f52:	4b49      	ldr	r3, [pc, #292]	; (8018078 <RadioIrqProcess+0x2a8>)
 8017f54:	681b      	ldr	r3, [r3, #0]
 8017f56:	699b      	ldr	r3, [r3, #24]
 8017f58:	2000      	movs	r0, #0
 8017f5a:	4798      	blx	r3
    break;
 8017f5c:	e07d      	b.n	801805a <RadioIrqProcess+0x28a>
    SUBGRF_SetStandby( STDBY_RC );
 8017f5e:	2000      	movs	r0, #0
 8017f60:	f000 faf0 	bl	8018544 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8017f64:	4b44      	ldr	r3, [pc, #272]	; (8018078 <RadioIrqProcess+0x2a8>)
 8017f66:	681b      	ldr	r3, [r3, #0]
 8017f68:	2b00      	cmp	r3, #0
 8017f6a:	d078      	beq.n	801805e <RadioIrqProcess+0x28e>
 8017f6c:	4b42      	ldr	r3, [pc, #264]	; (8018078 <RadioIrqProcess+0x2a8>)
 8017f6e:	681b      	ldr	r3, [r3, #0]
 8017f70:	699b      	ldr	r3, [r3, #24]
 8017f72:	2b00      	cmp	r3, #0
 8017f74:	d073      	beq.n	801805e <RadioIrqProcess+0x28e>
      RadioEvents->CadDone( true );
 8017f76:	4b40      	ldr	r3, [pc, #256]	; (8018078 <RadioIrqProcess+0x2a8>)
 8017f78:	681b      	ldr	r3, [r3, #0]
 8017f7a:	699b      	ldr	r3, [r3, #24]
 8017f7c:	2001      	movs	r0, #1
 8017f7e:	4798      	blx	r3
    break;
 8017f80:	e06d      	b.n	801805e <RadioIrqProcess+0x28e>
    if( SUBGRF_GetOperatingMode( ) == MODE_TX )
 8017f82:	f000 f993 	bl	80182ac <SUBGRF_GetOperatingMode>
 8017f86:	4603      	mov	r3, r0
 8017f88:	2b04      	cmp	r3, #4
 8017f8a:	d113      	bne.n	8017fb4 <RadioIrqProcess+0x1e4>
      TimerStop( &TxTimeoutTimer );
 8017f8c:	4839      	ldr	r0, [pc, #228]	; (8018074 <RadioIrqProcess+0x2a4>)
 8017f8e:	f001 ffff 	bl	8019f90 <UTIL_TIMER_Stop>
      SUBGRF_SetStandby( STDBY_RC );
 8017f92:	2000      	movs	r0, #0
 8017f94:	f000 fad6 	bl	8018544 <SUBGRF_SetStandby>
      if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8017f98:	4b37      	ldr	r3, [pc, #220]	; (8018078 <RadioIrqProcess+0x2a8>)
 8017f9a:	681b      	ldr	r3, [r3, #0]
 8017f9c:	2b00      	cmp	r3, #0
 8017f9e:	d060      	beq.n	8018062 <RadioIrqProcess+0x292>
 8017fa0:	4b35      	ldr	r3, [pc, #212]	; (8018078 <RadioIrqProcess+0x2a8>)
 8017fa2:	681b      	ldr	r3, [r3, #0]
 8017fa4:	685b      	ldr	r3, [r3, #4]
 8017fa6:	2b00      	cmp	r3, #0
 8017fa8:	d05b      	beq.n	8018062 <RadioIrqProcess+0x292>
        RadioEvents->TxTimeout( );
 8017faa:	4b33      	ldr	r3, [pc, #204]	; (8018078 <RadioIrqProcess+0x2a8>)
 8017fac:	681b      	ldr	r3, [r3, #0]
 8017fae:	685b      	ldr	r3, [r3, #4]
 8017fb0:	4798      	blx	r3
    break;
 8017fb2:	e056      	b.n	8018062 <RadioIrqProcess+0x292>
    else if( SUBGRF_GetOperatingMode( ) == MODE_RX )
 8017fb4:	f000 f97a 	bl	80182ac <SUBGRF_GetOperatingMode>
 8017fb8:	4603      	mov	r3, r0
 8017fba:	2b05      	cmp	r3, #5
 8017fbc:	d151      	bne.n	8018062 <RadioIrqProcess+0x292>
      TimerStop( &RxTimeoutTimer );
 8017fbe:	482f      	ldr	r0, [pc, #188]	; (801807c <RadioIrqProcess+0x2ac>)
 8017fc0:	f001 ffe6 	bl	8019f90 <UTIL_TIMER_Stop>
      SUBGRF_SetStandby( STDBY_RC );
 8017fc4:	2000      	movs	r0, #0
 8017fc6:	f000 fabd 	bl	8018544 <SUBGRF_SetStandby>
      if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8017fca:	4b2b      	ldr	r3, [pc, #172]	; (8018078 <RadioIrqProcess+0x2a8>)
 8017fcc:	681b      	ldr	r3, [r3, #0]
 8017fce:	2b00      	cmp	r3, #0
 8017fd0:	d047      	beq.n	8018062 <RadioIrqProcess+0x292>
 8017fd2:	4b29      	ldr	r3, [pc, #164]	; (8018078 <RadioIrqProcess+0x2a8>)
 8017fd4:	681b      	ldr	r3, [r3, #0]
 8017fd6:	68db      	ldr	r3, [r3, #12]
 8017fd8:	2b00      	cmp	r3, #0
 8017fda:	d042      	beq.n	8018062 <RadioIrqProcess+0x292>
        RadioEvents->RxTimeout( );
 8017fdc:	4b26      	ldr	r3, [pc, #152]	; (8018078 <RadioIrqProcess+0x2a8>)
 8017fde:	681b      	ldr	r3, [r3, #0]
 8017fe0:	68db      	ldr	r3, [r3, #12]
 8017fe2:	4798      	blx	r3
    break;
 8017fe4:	e03d      	b.n	8018062 <RadioIrqProcess+0x292>
    MW_LOG( TS_ON, VLEVEL_M,  "PRE OK\r\n" );
 8017fe6:	4b28      	ldr	r3, [pc, #160]	; (8018088 <RadioIrqProcess+0x2b8>)
 8017fe8:	2201      	movs	r2, #1
 8017fea:	2100      	movs	r1, #0
 8017fec:	2002      	movs	r0, #2
 8017fee:	f002 f9c5 	bl	801a37c <UTIL_ADV_TRACE_COND_FSend>
    break;
 8017ff2:	e039      	b.n	8018068 <RadioIrqProcess+0x298>
    MW_LOG( TS_ON, VLEVEL_M,  "SYNC OK\r\n" );
 8017ff4:	4b25      	ldr	r3, [pc, #148]	; (801808c <RadioIrqProcess+0x2bc>)
 8017ff6:	2201      	movs	r2, #1
 8017ff8:	2100      	movs	r1, #0
 8017ffa:	2002      	movs	r0, #2
 8017ffc:	f002 f9be 	bl	801a37c <UTIL_ADV_TRACE_COND_FSend>
    break;
 8018000:	e032      	b.n	8018068 <RadioIrqProcess+0x298>
    MW_LOG( TS_ON, VLEVEL_M,  "HDR OK\r\n" );
 8018002:	4b23      	ldr	r3, [pc, #140]	; (8018090 <RadioIrqProcess+0x2c0>)
 8018004:	2201      	movs	r2, #1
 8018006:	2100      	movs	r1, #0
 8018008:	2002      	movs	r0, #2
 801800a:	f002 f9b7 	bl	801a37c <UTIL_ADV_TRACE_COND_FSend>
    break;
 801800e:	e02b      	b.n	8018068 <RadioIrqProcess+0x298>
    TimerStop( &RxTimeoutTimer );
 8018010:	481a      	ldr	r0, [pc, #104]	; (801807c <RadioIrqProcess+0x2ac>)
 8018012:	f001 ffbd 	bl	8019f90 <UTIL_TIMER_Stop>
    if( SubgRf.RxContinuous == false )
 8018016:	4b16      	ldr	r3, [pc, #88]	; (8018070 <RadioIrqProcess+0x2a0>)
 8018018:	785b      	ldrb	r3, [r3, #1]
 801801a:	f083 0301 	eor.w	r3, r3, #1
 801801e:	b2db      	uxtb	r3, r3
 8018020:	2b00      	cmp	r3, #0
 8018022:	d002      	beq.n	801802a <RadioIrqProcess+0x25a>
      SUBGRF_SetStandby( STDBY_RC );
 8018024:	2000      	movs	r0, #0
 8018026:	f000 fa8d 	bl	8018544 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 801802a:	4b13      	ldr	r3, [pc, #76]	; (8018078 <RadioIrqProcess+0x2a8>)
 801802c:	681b      	ldr	r3, [r3, #0]
 801802e:	2b00      	cmp	r3, #0
 8018030:	d019      	beq.n	8018066 <RadioIrqProcess+0x296>
 8018032:	4b11      	ldr	r3, [pc, #68]	; (8018078 <RadioIrqProcess+0x2a8>)
 8018034:	681b      	ldr	r3, [r3, #0]
 8018036:	68db      	ldr	r3, [r3, #12]
 8018038:	2b00      	cmp	r3, #0
 801803a:	d014      	beq.n	8018066 <RadioIrqProcess+0x296>
      RadioEvents->RxTimeout( );
 801803c:	4b0e      	ldr	r3, [pc, #56]	; (8018078 <RadioIrqProcess+0x2a8>)
 801803e:	681b      	ldr	r3, [r3, #0]
 8018040:	68db      	ldr	r3, [r3, #12]
 8018042:	4798      	blx	r3
      MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
 8018044:	4b13      	ldr	r3, [pc, #76]	; (8018094 <RadioIrqProcess+0x2c4>)
 8018046:	2201      	movs	r2, #1
 8018048:	2100      	movs	r1, #0
 801804a:	2002      	movs	r0, #2
 801804c:	f002 f996 	bl	801a37c <UTIL_ADV_TRACE_COND_FSend>
    break;
 8018050:	e009      	b.n	8018066 <RadioIrqProcess+0x296>
    break;
 8018052:	bf00      	nop
 8018054:	e008      	b.n	8018068 <RadioIrqProcess+0x298>
    break;
 8018056:	bf00      	nop
 8018058:	e006      	b.n	8018068 <RadioIrqProcess+0x298>
    break;
 801805a:	bf00      	nop
 801805c:	e004      	b.n	8018068 <RadioIrqProcess+0x298>
    break;
 801805e:	bf00      	nop
 8018060:	e002      	b.n	8018068 <RadioIrqProcess+0x298>
    break;
 8018062:	bf00      	nop
 8018064:	e000      	b.n	8018068 <RadioIrqProcess+0x298>
    break;
 8018066:	bf00      	nop

  }
}
 8018068:	bf00      	nop
 801806a:	370c      	adds	r7, #12
 801806c:	46bd      	mov	sp, r7
 801806e:	bd90      	pop	{r4, r7, pc}
 8018070:	200017f4 	.word	0x200017f4
 8018074:	2000184c 	.word	0x2000184c
 8018078:	20001250 	.word	0x20001250
 801807c:	20001864 	.word	0x20001864
 8018080:	20001150 	.word	0x20001150
 8018084:	20001818 	.word	0x20001818
 8018088:	0801b0c8 	.word	0x0801b0c8
 801808c:	0801b0d4 	.word	0x0801b0d4
 8018090:	0801b0e0 	.word	0x0801b0e0
 8018094:	0801b0ec 	.word	0x0801b0ec

08018098 <RadioTxPrbs>:

static void RadioTxPrbs(void )
{
 8018098:	b580      	push	{r7, lr}
 801809a:	af00      	add	r7, sp, #0
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_TX);
 801809c:	4b09      	ldr	r3, [pc, #36]	; (80180c4 <RadioTxPrbs+0x2c>)
 801809e:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 80180a2:	2101      	movs	r1, #1
 80180a4:	4618      	mov	r0, r3
 80180a6:	f001 f807 	bl	80190b8 <SUBGRF_SetSwitch>
    Radio.Write(0x6B8, 0x2d);  // sel mode prbs9 instead of preamble
 80180aa:	4b07      	ldr	r3, [pc, #28]	; (80180c8 <RadioTxPrbs+0x30>)
 80180ac:	212d      	movs	r1, #45	; 0x2d
 80180ae:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 80180b2:	4798      	blx	r3
    SUBGRF_SetTxInfinitePreamble();
 80180b4:	f000 fb1a 	bl	80186ec <SUBGRF_SetTxInfinitePreamble>
    SUBGRF_SetTx(0x0fffff);
 80180b8:	4804      	ldr	r0, [pc, #16]	; (80180cc <RadioTxPrbs+0x34>)
 80180ba:	f000 fa61 	bl	8018580 <SUBGRF_SetTx>
}
 80180be:	bf00      	nop
 80180c0:	bd80      	pop	{r7, pc}
 80180c2:	bf00      	nop
 80180c4:	200017f4 	.word	0x200017f4
 80180c8:	08017bf7 	.word	0x08017bf7
 80180cc:	000fffff 	.word	0x000fffff

080180d0 <RadioTxCw>:

static void RadioTxCw( int8_t power )
{
 80180d0:	b580      	push	{r7, lr}
 80180d2:	b084      	sub	sp, #16
 80180d4:	af00      	add	r7, sp, #0
 80180d6:	4603      	mov	r3, r0
 80180d8:	71fb      	strb	r3, [r7, #7]
    uint8_t paselect = SUBGRF_SetRfTxPower( power );
 80180da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80180de:	4618      	mov	r0, r3
 80180e0:	f001 f812 	bl	8019108 <SUBGRF_SetRfTxPower>
 80180e4:	4603      	mov	r3, r0
 80180e6:	73fb      	strb	r3, [r7, #15]
    SUBGRF_SetSwitch( paselect, RFSWITCH_TX);
 80180e8:	7bfb      	ldrb	r3, [r7, #15]
 80180ea:	2101      	movs	r1, #1
 80180ec:	4618      	mov	r0, r3
 80180ee:	f000 ffe3 	bl	80190b8 <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave();
 80180f2:	f000 faef 	bl	80186d4 <SUBGRF_SetTxContinuousWave>
}
 80180f6:	bf00      	nop
 80180f8:	3710      	adds	r7, #16
 80180fa:	46bd      	mov	sp, r7
 80180fc:	bd80      	pop	{r7, pc}

080180fe <payload_integration>:

static void payload_integration( uint8_t *outBuffer, uint8_t *inBuffer, uint8_t size)
{
 80180fe:	b480      	push	{r7}
 8018100:	b089      	sub	sp, #36	; 0x24
 8018102:	af00      	add	r7, sp, #0
 8018104:	60f8      	str	r0, [r7, #12]
 8018106:	60b9      	str	r1, [r7, #8]
 8018108:	4613      	mov	r3, r2
 801810a:	71fb      	strb	r3, [r7, #7]
  uint8_t prevInt=0;
 801810c:	2300      	movs	r3, #0
 801810e:	77fb      	strb	r3, [r7, #31]
  uint8_t currBit;
  uint8_t index_bit;
  uint8_t index_byte;
  uint8_t index_bit_out;
  uint8_t index_byte_out;
  int i=0;
 8018110:	2300      	movs	r3, #0
 8018112:	61bb      	str	r3, [r7, #24]

  for (i=0; i<size; i++)
 8018114:	2300      	movs	r3, #0
 8018116:	61bb      	str	r3, [r7, #24]
 8018118:	e011      	b.n	801813e <payload_integration+0x40>
  {
    /*reverse all inputs*/
    inBuffer[i]=~inBuffer[i];
 801811a:	69bb      	ldr	r3, [r7, #24]
 801811c:	68ba      	ldr	r2, [r7, #8]
 801811e:	4413      	add	r3, r2
 8018120:	781a      	ldrb	r2, [r3, #0]
 8018122:	69bb      	ldr	r3, [r7, #24]
 8018124:	68b9      	ldr	r1, [r7, #8]
 8018126:	440b      	add	r3, r1
 8018128:	43d2      	mvns	r2, r2
 801812a:	b2d2      	uxtb	r2, r2
 801812c:	701a      	strb	r2, [r3, #0]
    /*init outBuffer*/
    outBuffer[i]=0;
 801812e:	69bb      	ldr	r3, [r7, #24]
 8018130:	68fa      	ldr	r2, [r7, #12]
 8018132:	4413      	add	r3, r2
 8018134:	2200      	movs	r2, #0
 8018136:	701a      	strb	r2, [r3, #0]
  for (i=0; i<size; i++)
 8018138:	69bb      	ldr	r3, [r7, #24]
 801813a:	3301      	adds	r3, #1
 801813c:	61bb      	str	r3, [r7, #24]
 801813e:	79fb      	ldrb	r3, [r7, #7]
 8018140:	69ba      	ldr	r2, [r7, #24]
 8018142:	429a      	cmp	r2, r3
 8018144:	dbe9      	blt.n	801811a <payload_integration+0x1c>
  }

  for (i=0; i<size*8; i++)
 8018146:	2300      	movs	r3, #0
 8018148:	61bb      	str	r3, [r7, #24]
 801814a:	e049      	b.n	80181e0 <payload_integration+0xe2>
  {
    /*index to take bit in inBuffer*/
    index_bit = 7 - (i%8);
 801814c:	69bb      	ldr	r3, [r7, #24]
 801814e:	425a      	negs	r2, r3
 8018150:	f003 0307 	and.w	r3, r3, #7
 8018154:	f002 0207 	and.w	r2, r2, #7
 8018158:	bf58      	it	pl
 801815a:	4253      	negpl	r3, r2
 801815c:	b2db      	uxtb	r3, r3
 801815e:	f1c3 0307 	rsb	r3, r3, #7
 8018162:	75fb      	strb	r3, [r7, #23]
    index_byte = i / 8;
 8018164:	69bb      	ldr	r3, [r7, #24]
 8018166:	2b00      	cmp	r3, #0
 8018168:	da00      	bge.n	801816c <payload_integration+0x6e>
 801816a:	3307      	adds	r3, #7
 801816c:	10db      	asrs	r3, r3, #3
 801816e:	75bb      	strb	r3, [r7, #22]
    /*index to place bit in outBuffer is shifted 1 bit rigth*/
    index_bit_out = 7 - ((i+1)%8);
 8018170:	69bb      	ldr	r3, [r7, #24]
 8018172:	3301      	adds	r3, #1
 8018174:	425a      	negs	r2, r3
 8018176:	f003 0307 	and.w	r3, r3, #7
 801817a:	f002 0207 	and.w	r2, r2, #7
 801817e:	bf58      	it	pl
 8018180:	4253      	negpl	r3, r2
 8018182:	b2db      	uxtb	r3, r3
 8018184:	f1c3 0307 	rsb	r3, r3, #7
 8018188:	757b      	strb	r3, [r7, #21]
    index_byte_out = (i+1) / 8;
 801818a:	69bb      	ldr	r3, [r7, #24]
 801818c:	3301      	adds	r3, #1
 801818e:	2b00      	cmp	r3, #0
 8018190:	da00      	bge.n	8018194 <payload_integration+0x96>
 8018192:	3307      	adds	r3, #7
 8018194:	10db      	asrs	r3, r3, #3
 8018196:	753b      	strb	r3, [r7, #20]
    /*extract current bit from input*/
    currBit = (inBuffer[index_byte] >> index_bit) & 0x01; 
 8018198:	7dbb      	ldrb	r3, [r7, #22]
 801819a:	68ba      	ldr	r2, [r7, #8]
 801819c:	4413      	add	r3, r2
 801819e:	781b      	ldrb	r3, [r3, #0]
 80181a0:	461a      	mov	r2, r3
 80181a2:	7dfb      	ldrb	r3, [r7, #23]
 80181a4:	fa42 f303 	asr.w	r3, r2, r3
 80181a8:	b2db      	uxtb	r3, r3
 80181aa:	f003 0301 	and.w	r3, r3, #1
 80181ae:	74fb      	strb	r3, [r7, #19]
    /*integration*/
    prevInt ^= currBit;
 80181b0:	7ffa      	ldrb	r2, [r7, #31]
 80181b2:	7cfb      	ldrb	r3, [r7, #19]
 80181b4:	4053      	eors	r3, r2
 80181b6:	77fb      	strb	r3, [r7, #31]
    /* write result integration in output*/
    outBuffer[index_byte_out]|= (prevInt << index_bit_out);
 80181b8:	7d3b      	ldrb	r3, [r7, #20]
 80181ba:	68fa      	ldr	r2, [r7, #12]
 80181bc:	4413      	add	r3, r2
 80181be:	781b      	ldrb	r3, [r3, #0]
 80181c0:	b25a      	sxtb	r2, r3
 80181c2:	7ff9      	ldrb	r1, [r7, #31]
 80181c4:	7d7b      	ldrb	r3, [r7, #21]
 80181c6:	fa01 f303 	lsl.w	r3, r1, r3
 80181ca:	b25b      	sxtb	r3, r3
 80181cc:	4313      	orrs	r3, r2
 80181ce:	b259      	sxtb	r1, r3
 80181d0:	7d3b      	ldrb	r3, [r7, #20]
 80181d2:	68fa      	ldr	r2, [r7, #12]
 80181d4:	4413      	add	r3, r2
 80181d6:	b2ca      	uxtb	r2, r1
 80181d8:	701a      	strb	r2, [r3, #0]
  for (i=0; i<size*8; i++)
 80181da:	69bb      	ldr	r3, [r7, #24]
 80181dc:	3301      	adds	r3, #1
 80181de:	61bb      	str	r3, [r7, #24]
 80181e0:	79fb      	ldrb	r3, [r7, #7]
 80181e2:	00db      	lsls	r3, r3, #3
 80181e4:	69ba      	ldr	r2, [r7, #24]
 80181e6:	429a      	cmp	r2, r3
 80181e8:	dbb0      	blt.n	801814c <payload_integration+0x4e>
  }

  outBuffer[size] =(prevInt<<7) | (prevInt<<6) | (( (!prevInt) & 0x01)<<5) ;
 80181ea:	7ffb      	ldrb	r3, [r7, #31]
 80181ec:	01db      	lsls	r3, r3, #7
 80181ee:	b25a      	sxtb	r2, r3
 80181f0:	7ffb      	ldrb	r3, [r7, #31]
 80181f2:	019b      	lsls	r3, r3, #6
 80181f4:	b25b      	sxtb	r3, r3
 80181f6:	4313      	orrs	r3, r2
 80181f8:	b25b      	sxtb	r3, r3
 80181fa:	7ffa      	ldrb	r2, [r7, #31]
 80181fc:	2a00      	cmp	r2, #0
 80181fe:	d101      	bne.n	8018204 <payload_integration+0x106>
 8018200:	2220      	movs	r2, #32
 8018202:	e000      	b.n	8018206 <payload_integration+0x108>
 8018204:	2200      	movs	r2, #0
 8018206:	4313      	orrs	r3, r2
 8018208:	b259      	sxtb	r1, r3
 801820a:	79fb      	ldrb	r3, [r7, #7]
 801820c:	68fa      	ldr	r2, [r7, #12]
 801820e:	4413      	add	r3, r2
 8018210:	b2ca      	uxtb	r2, r1
 8018212:	701a      	strb	r2, [r3, #0]
}
 8018214:	bf00      	nop
 8018216:	3724      	adds	r7, #36	; 0x24
 8018218:	46bd      	mov	sp, r7
 801821a:	bc80      	pop	{r7}
 801821c:	4770      	bx	lr
	...

08018220 <SUBGRF_Init>:
 */
static DioIrqHandler RadioOnDioIrqCb;

/* Exported functions ---------------------------------------------------------*/
void SUBGRF_Init( DioIrqHandler dioIrq )
{
 8018220:	b580      	push	{r7, lr}
 8018222:	b084      	sub	sp, #16
 8018224:	af00      	add	r7, sp, #0
 8018226:	6078      	str	r0, [r7, #4]
    if ( dioIrq != NULL)
 8018228:	687b      	ldr	r3, [r7, #4]
 801822a:	2b00      	cmp	r3, #0
 801822c:	d002      	beq.n	8018234 <SUBGRF_Init+0x14>
    {
        RadioOnDioIrqCb = dioIrq;
 801822e:	4a1c      	ldr	r2, [pc, #112]	; (80182a0 <SUBGRF_Init+0x80>)
 8018230:	687b      	ldr	r3, [r7, #4]
 8018232:	6013      	str	r3, [r2, #0]
    }

    /* set default SMPS current drive to default*/
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 8018234:	2002      	movs	r0, #2
 8018236:	f001 f82d 	bl	8019294 <Radio_SMPS_Set>

    RADIO_INIT();
 801823a:	f7e9 fb95 	bl	8001968 <MX_SUBGHZ_Init>

    ImageCalibrated = false;
 801823e:	4b19      	ldr	r3, [pc, #100]	; (80182a4 <SUBGRF_Init+0x84>)
 8018240:	2200      	movs	r2, #0
 8018242:	701a      	strb	r2, [r3, #0]

    SUBGRF_SetStandby( STDBY_RC );
 8018244:	2000      	movs	r0, #0
 8018246:	f000 f97d 	bl	8018544 <SUBGRF_SetStandby>

    // Initialize TCXO control
    if (1U == RBI_IsTCXO() )
 801824a:	f7f1 f8c1 	bl	80093d0 <RBI_IsTCXO>
 801824e:	4603      	mov	r3, r0
 8018250:	2b01      	cmp	r3, #1
 8018252:	d112      	bne.n	801827a <SUBGRF_Init+0x5a>
    {
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RBI_GetWakeUpTime() << 6 );// 100 ms
 8018254:	f7f1 f8b5 	bl	80093c2 <RBI_GetWakeUpTime>
 8018258:	4603      	mov	r3, r0
 801825a:	019b      	lsls	r3, r3, #6
 801825c:	4619      	mov	r1, r3
 801825e:	2001      	movs	r0, #1
 8018260:	f000 fb9e 	bl	80189a0 <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 8018264:	2100      	movs	r1, #0
 8018266:	f640 1011 	movw	r0, #2321	; 0x911
 801826a:	f000 fea9 	bl	8018fc0 <SUBGRF_WriteRegister>

        /*enable calibration for cut1.1 and later*/
        CalibrationParams_t calibParam;
        calibParam.Value = 0x7F;
 801826e:	237f      	movs	r3, #127	; 0x7f
 8018270:	733b      	strb	r3, [r7, #12]
        SUBGRF_Calibrate( calibParam );
 8018272:	7b38      	ldrb	r0, [r7, #12]
 8018274:	f000 faa4 	bl	80187c0 <SUBGRF_Calibrate>
 8018278:	e009      	b.n	801828e <SUBGRF_Init+0x6e>
    }
    else
    {
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 801827a:	2120      	movs	r1, #32
 801827c:	f640 1011 	movw	r0, #2321	; 0x911
 8018280:	f000 fe9e 	bl	8018fc0 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 8018284:	2120      	movs	r1, #32
 8018286:	f640 1012 	movw	r0, #2322	; 0x912
 801828a:	f000 fe99 	bl	8018fc0 <SUBGRF_WriteRegister>
    }
    /* Init RF Switch */
    RBI_Init();
 801828e:	f7f0 fff7 	bl	8009280 <RBI_Init>

    OperatingMode = MODE_STDBY_RC;
 8018292:	4b05      	ldr	r3, [pc, #20]	; (80182a8 <SUBGRF_Init+0x88>)
 8018294:	2201      	movs	r2, #1
 8018296:	701a      	strb	r2, [r3, #0]
}
 8018298:	bf00      	nop
 801829a:	3710      	adds	r7, #16
 801829c:	46bd      	mov	sp, r7
 801829e:	bd80      	pop	{r7, pc}
 80182a0:	20001260 	.word	0x20001260
 80182a4:	2000125c 	.word	0x2000125c
 80182a8:	20001254 	.word	0x20001254

080182ac <SUBGRF_GetOperatingMode>:

RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
{
 80182ac:	b480      	push	{r7}
 80182ae:	af00      	add	r7, sp, #0
    return OperatingMode;
 80182b0:	4b02      	ldr	r3, [pc, #8]	; (80182bc <SUBGRF_GetOperatingMode+0x10>)
 80182b2:	781b      	ldrb	r3, [r3, #0]
}
 80182b4:	4618      	mov	r0, r3
 80182b6:	46bd      	mov	sp, r7
 80182b8:	bc80      	pop	{r7}
 80182ba:	4770      	bx	lr
 80182bc:	20001254 	.word	0x20001254

080182c0 <SUBGRF_SetPayload>:

void SUBGRF_SetPayload( uint8_t *payload, uint8_t size )
{
 80182c0:	b580      	push	{r7, lr}
 80182c2:	b082      	sub	sp, #8
 80182c4:	af00      	add	r7, sp, #0
 80182c6:	6078      	str	r0, [r7, #4]
 80182c8:	460b      	mov	r3, r1
 80182ca:	70fb      	strb	r3, [r7, #3]
    SUBGRF_WriteBuffer( 0x00, payload, size );
 80182cc:	78fb      	ldrb	r3, [r7, #3]
 80182ce:	461a      	mov	r2, r3
 80182d0:	6879      	ldr	r1, [r7, #4]
 80182d2:	2000      	movs	r0, #0
 80182d4:	f000 fec4 	bl	8019060 <SUBGRF_WriteBuffer>
}
 80182d8:	bf00      	nop
 80182da:	3708      	adds	r7, #8
 80182dc:	46bd      	mov	sp, r7
 80182de:	bd80      	pop	{r7, pc}

080182e0 <SUBGRF_GetPayload>:

uint8_t SUBGRF_GetPayload( uint8_t *buffer, uint8_t *size,  uint8_t maxSize )
{
 80182e0:	b580      	push	{r7, lr}
 80182e2:	b086      	sub	sp, #24
 80182e4:	af00      	add	r7, sp, #0
 80182e6:	60f8      	str	r0, [r7, #12]
 80182e8:	60b9      	str	r1, [r7, #8]
 80182ea:	4613      	mov	r3, r2
 80182ec:	71fb      	strb	r3, [r7, #7]
    uint8_t offset = 0;
 80182ee:	2300      	movs	r3, #0
 80182f0:	75fb      	strb	r3, [r7, #23]

    SUBGRF_GetRxBufferStatus( size, &offset );
 80182f2:	f107 0317 	add.w	r3, r7, #23
 80182f6:	4619      	mov	r1, r3
 80182f8:	68b8      	ldr	r0, [r7, #8]
 80182fa:	f000 fddf 	bl	8018ebc <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 80182fe:	68bb      	ldr	r3, [r7, #8]
 8018300:	781b      	ldrb	r3, [r3, #0]
 8018302:	79fa      	ldrb	r2, [r7, #7]
 8018304:	429a      	cmp	r2, r3
 8018306:	d201      	bcs.n	801830c <SUBGRF_GetPayload+0x2c>
    {
        return 1;
 8018308:	2301      	movs	r3, #1
 801830a:	e007      	b.n	801831c <SUBGRF_GetPayload+0x3c>
    }
    SUBGRF_ReadBuffer( offset, buffer, *size );
 801830c:	7df8      	ldrb	r0, [r7, #23]
 801830e:	68bb      	ldr	r3, [r7, #8]
 8018310:	781b      	ldrb	r3, [r3, #0]
 8018312:	461a      	mov	r2, r3
 8018314:	68f9      	ldr	r1, [r7, #12]
 8018316:	f000 feb9 	bl	801908c <SUBGRF_ReadBuffer>
    return 0;
 801831a:	2300      	movs	r3, #0
}
 801831c:	4618      	mov	r0, r3
 801831e:	3718      	adds	r7, #24
 8018320:	46bd      	mov	sp, r7
 8018322:	bd80      	pop	{r7, pc}

08018324 <SUBGRF_SendPayload>:

void SUBGRF_SendPayload( uint8_t *payload, uint8_t size, uint32_t timeout)
{
 8018324:	b580      	push	{r7, lr}
 8018326:	b084      	sub	sp, #16
 8018328:	af00      	add	r7, sp, #0
 801832a:	60f8      	str	r0, [r7, #12]
 801832c:	460b      	mov	r3, r1
 801832e:	607a      	str	r2, [r7, #4]
 8018330:	72fb      	strb	r3, [r7, #11]
    SUBGRF_SetPayload( payload, size );
 8018332:	7afb      	ldrb	r3, [r7, #11]
 8018334:	4619      	mov	r1, r3
 8018336:	68f8      	ldr	r0, [r7, #12]
 8018338:	f7ff ffc2 	bl	80182c0 <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 801833c:	6878      	ldr	r0, [r7, #4]
 801833e:	f000 f91f 	bl	8018580 <SUBGRF_SetTx>
}
 8018342:	bf00      	nop
 8018344:	3710      	adds	r7, #16
 8018346:	46bd      	mov	sp, r7
 8018348:	bd80      	pop	{r7, pc}

0801834a <SUBGRF_SetSyncWord>:

uint8_t SUBGRF_SetSyncWord( uint8_t *syncWord )
{
 801834a:	b580      	push	{r7, lr}
 801834c:	b082      	sub	sp, #8
 801834e:	af00      	add	r7, sp, #0
 8018350:	6078      	str	r0, [r7, #4]
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 8018352:	2208      	movs	r2, #8
 8018354:	6879      	ldr	r1, [r7, #4]
 8018356:	f44f 60d8 	mov.w	r0, #1728	; 0x6c0
 801835a:	f000 fe59 	bl	8019010 <SUBGRF_WriteRegisters>
    return 0;
 801835e:	2300      	movs	r3, #0
}
 8018360:	4618      	mov	r0, r3
 8018362:	3708      	adds	r7, #8
 8018364:	46bd      	mov	sp, r7
 8018366:	bd80      	pop	{r7, pc}

08018368 <SUBGRF_SetCrcSeed>:

void SUBGRF_SetCrcSeed( uint16_t seed )
{
 8018368:	b580      	push	{r7, lr}
 801836a:	b084      	sub	sp, #16
 801836c:	af00      	add	r7, sp, #0
 801836e:	4603      	mov	r3, r0
 8018370:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 8018372:	88fb      	ldrh	r3, [r7, #6]
 8018374:	0a1b      	lsrs	r3, r3, #8
 8018376:	b29b      	uxth	r3, r3
 8018378:	b2db      	uxtb	r3, r3
 801837a:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( seed & 0xFF );
 801837c:	88fb      	ldrh	r3, [r7, #6]
 801837e:	b2db      	uxtb	r3, r3
 8018380:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 8018382:	f000 fb91 	bl	8018aa8 <SUBGRF_GetPacketType>
 8018386:	4603      	mov	r3, r0
 8018388:	2b00      	cmp	r3, #0
 801838a:	d000      	beq.n	801838e <SUBGRF_SetCrcSeed+0x26>
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
            break;

        default:
            break;
 801838c:	e008      	b.n	80183a0 <SUBGRF_SetCrcSeed+0x38>
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 801838e:	f107 030c 	add.w	r3, r7, #12
 8018392:	2202      	movs	r2, #2
 8018394:	4619      	mov	r1, r3
 8018396:	f240 60bc 	movw	r0, #1724	; 0x6bc
 801839a:	f000 fe39 	bl	8019010 <SUBGRF_WriteRegisters>
            break;
 801839e:	bf00      	nop
    }
}
 80183a0:	bf00      	nop
 80183a2:	3710      	adds	r7, #16
 80183a4:	46bd      	mov	sp, r7
 80183a6:	bd80      	pop	{r7, pc}

080183a8 <SUBGRF_SetCrcPolynomial>:

void SUBGRF_SetCrcPolynomial( uint16_t polynomial )
{
 80183a8:	b580      	push	{r7, lr}
 80183aa:	b084      	sub	sp, #16
 80183ac:	af00      	add	r7, sp, #0
 80183ae:	4603      	mov	r3, r0
 80183b0:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 80183b2:	88fb      	ldrh	r3, [r7, #6]
 80183b4:	0a1b      	lsrs	r3, r3, #8
 80183b6:	b29b      	uxth	r3, r3
 80183b8:	b2db      	uxtb	r3, r3
 80183ba:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 80183bc:	88fb      	ldrh	r3, [r7, #6]
 80183be:	b2db      	uxtb	r3, r3
 80183c0:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 80183c2:	f000 fb71 	bl	8018aa8 <SUBGRF_GetPacketType>
 80183c6:	4603      	mov	r3, r0
 80183c8:	2b00      	cmp	r3, #0
 80183ca:	d000      	beq.n	80183ce <SUBGRF_SetCrcPolynomial+0x26>
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
            break;

        default:
            break;
 80183cc:	e008      	b.n	80183e0 <SUBGRF_SetCrcPolynomial+0x38>
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 80183ce:	f107 030c 	add.w	r3, r7, #12
 80183d2:	2202      	movs	r2, #2
 80183d4:	4619      	mov	r1, r3
 80183d6:	f240 60be 	movw	r0, #1726	; 0x6be
 80183da:	f000 fe19 	bl	8019010 <SUBGRF_WriteRegisters>
            break;
 80183de:	bf00      	nop
    }
}
 80183e0:	bf00      	nop
 80183e2:	3710      	adds	r7, #16
 80183e4:	46bd      	mov	sp, r7
 80183e6:	bd80      	pop	{r7, pc}

080183e8 <SUBGRF_SetWhiteningSeed>:

void SUBGRF_SetWhiteningSeed( uint16_t seed )
{
 80183e8:	b580      	push	{r7, lr}
 80183ea:	b084      	sub	sp, #16
 80183ec:	af00      	add	r7, sp, #0
 80183ee:	4603      	mov	r3, r0
 80183f0:	80fb      	strh	r3, [r7, #6]
    uint8_t regValue = 0;
 80183f2:	2300      	movs	r3, #0
 80183f4:	73fb      	strb	r3, [r7, #15]

    switch( SUBGRF_GetPacketType( ) )
 80183f6:	f000 fb57 	bl	8018aa8 <SUBGRF_GetPacketType>
 80183fa:	4603      	mov	r3, r0
 80183fc:	2b00      	cmp	r3, #0
 80183fe:	d000      	beq.n	8018402 <SUBGRF_SetWhiteningSeed+0x1a>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
            break;

        default:
            break;
 8018400:	e021      	b.n	8018446 <SUBGRF_SetWhiteningSeed+0x5e>
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 8018402:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 8018406:	f000 fdef 	bl	8018fe8 <SUBGRF_ReadRegister>
 801840a:	4603      	mov	r3, r0
 801840c:	f023 0301 	bic.w	r3, r3, #1
 8018410:	73fb      	strb	r3, [r7, #15]
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 8018412:	88fb      	ldrh	r3, [r7, #6]
 8018414:	0a1b      	lsrs	r3, r3, #8
 8018416:	b29b      	uxth	r3, r3
 8018418:	b25b      	sxtb	r3, r3
 801841a:	f003 0301 	and.w	r3, r3, #1
 801841e:	b25a      	sxtb	r2, r3
 8018420:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018424:	4313      	orrs	r3, r2
 8018426:	b25b      	sxtb	r3, r3
 8018428:	73fb      	strb	r3, [r7, #15]
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 801842a:	7bfb      	ldrb	r3, [r7, #15]
 801842c:	4619      	mov	r1, r3
 801842e:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 8018432:	f000 fdc5 	bl	8018fc0 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 8018436:	88fb      	ldrh	r3, [r7, #6]
 8018438:	b2db      	uxtb	r3, r3
 801843a:	4619      	mov	r1, r3
 801843c:	f240 60b9 	movw	r0, #1721	; 0x6b9
 8018440:	f000 fdbe 	bl	8018fc0 <SUBGRF_WriteRegister>
            break;
 8018444:	bf00      	nop
    }
}
 8018446:	bf00      	nop
 8018448:	3710      	adds	r7, #16
 801844a:	46bd      	mov	sp, r7
 801844c:	bd80      	pop	{r7, pc}

0801844e <SUBGRF_GetRandom>:

uint32_t SUBGRF_GetRandom( void )
{
 801844e:	b580      	push	{r7, lr}
 8018450:	b082      	sub	sp, #8
 8018452:	af00      	add	r7, sp, #0
    uint32_t number = 0;
 8018454:	2300      	movs	r3, #0
 8018456:	603b      	str	r3, [r7, #0]
    uint8_t regAnaLna = 0;
 8018458:	2300      	movs	r3, #0
 801845a:	71fb      	strb	r3, [r7, #7]
    uint8_t regAnaMixer = 0;
 801845c:	2300      	movs	r3, #0
 801845e:	71bb      	strb	r3, [r7, #6]

    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 8018460:	f640 00e2 	movw	r0, #2274	; 0x8e2
 8018464:	f000 fdc0 	bl	8018fe8 <SUBGRF_ReadRegister>
 8018468:	4603      	mov	r3, r0
 801846a:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 801846c:	79fb      	ldrb	r3, [r7, #7]
 801846e:	f023 0301 	bic.w	r3, r3, #1
 8018472:	b2db      	uxtb	r3, r3
 8018474:	4619      	mov	r1, r3
 8018476:	f640 00e2 	movw	r0, #2274	; 0x8e2
 801847a:	f000 fda1 	bl	8018fc0 <SUBGRF_WriteRegister>

    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 801847e:	f640 00e5 	movw	r0, #2277	; 0x8e5
 8018482:	f000 fdb1 	bl	8018fe8 <SUBGRF_ReadRegister>
 8018486:	4603      	mov	r3, r0
 8018488:	71bb      	strb	r3, [r7, #6]
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 801848a:	79bb      	ldrb	r3, [r7, #6]
 801848c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8018490:	b2db      	uxtb	r3, r3
 8018492:	4619      	mov	r1, r3
 8018494:	f640 00e5 	movw	r0, #2277	; 0x8e5
 8018498:	f000 fd92 	bl	8018fc0 <SUBGRF_WriteRegister>

    // Set radio in continuous reception
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 801849c:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 80184a0:	f000 f890 	bl	80185c4 <SUBGRF_SetRx>

    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 80184a4:	463b      	mov	r3, r7
 80184a6:	2204      	movs	r2, #4
 80184a8:	4619      	mov	r1, r3
 80184aa:	f640 0019 	movw	r0, #2073	; 0x819
 80184ae:	f000 fdc3 	bl	8019038 <SUBGRF_ReadRegisters>

    SUBGRF_SetStandby( STDBY_RC );
 80184b2:	2000      	movs	r0, #0
 80184b4:	f000 f846 	bl	8018544 <SUBGRF_SetStandby>

    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 80184b8:	79fb      	ldrb	r3, [r7, #7]
 80184ba:	4619      	mov	r1, r3
 80184bc:	f640 00e2 	movw	r0, #2274	; 0x8e2
 80184c0:	f000 fd7e 	bl	8018fc0 <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 80184c4:	79bb      	ldrb	r3, [r7, #6]
 80184c6:	4619      	mov	r1, r3
 80184c8:	f640 00e5 	movw	r0, #2277	; 0x8e5
 80184cc:	f000 fd78 	bl	8018fc0 <SUBGRF_WriteRegister>

    return number;
 80184d0:	683b      	ldr	r3, [r7, #0]
}
 80184d2:	4618      	mov	r0, r3
 80184d4:	3708      	adds	r7, #8
 80184d6:	46bd      	mov	sp, r7
 80184d8:	bd80      	pop	{r7, pc}
	...

080184dc <SUBGRF_SetSleep>:

void SUBGRF_SetSleep( SleepParams_t sleepConfig )
{
 80184dc:	b580      	push	{r7, lr}
 80184de:	b084      	sub	sp, #16
 80184e0:	af00      	add	r7, sp, #0
 80184e2:	7138      	strb	r0, [r7, #4]
    /* switch the antenna OFF by SW */
    RBI_ConfigRFSwitch(RBI_SWITCH_OFF);
 80184e4:	2000      	movs	r0, #0
 80184e6:	f7f0 ff09 	bl	80092fc <RBI_ConfigRFSwitch>

    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 80184ea:	2002      	movs	r0, #2
 80184ec:	f000 fed2 	bl	8019294 <Radio_SMPS_Set>

    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 80184f0:	793b      	ldrb	r3, [r7, #4]
 80184f2:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80184f6:	b2db      	uxtb	r3, r3
 80184f8:	009b      	lsls	r3, r3, #2
 80184fa:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 80184fc:	793b      	ldrb	r3, [r7, #4]
 80184fe:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8018502:	b2db      	uxtb	r3, r3
 8018504:	005b      	lsls	r3, r3, #1
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 8018506:	b25b      	sxtb	r3, r3
 8018508:	4313      	orrs	r3, r2
 801850a:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 801850c:	793b      	ldrb	r3, [r7, #4]
 801850e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8018512:	b2db      	uxtb	r3, r3
 8018514:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 8018516:	4313      	orrs	r3, r2
 8018518:	b25b      	sxtb	r3, r3
 801851a:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801851c:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 801851e:	f107 020f 	add.w	r2, r7, #15
 8018522:	2301      	movs	r3, #1
 8018524:	2184      	movs	r1, #132	; 0x84
 8018526:	4805      	ldr	r0, [pc, #20]	; (801853c <SUBGRF_SetSleep+0x60>)
 8018528:	f7ee fa4e 	bl	80069c8 <HAL_SUBGHZ_ExecSetCmd>
    OperatingMode = MODE_SLEEP;
 801852c:	4b04      	ldr	r3, [pc, #16]	; (8018540 <SUBGRF_SetSleep+0x64>)
 801852e:	2200      	movs	r2, #0
 8018530:	701a      	strb	r2, [r3, #0]
}
 8018532:	bf00      	nop
 8018534:	3710      	adds	r7, #16
 8018536:	46bd      	mov	sp, r7
 8018538:	bd80      	pop	{r7, pc}
 801853a:	bf00      	nop
 801853c:	200016dc 	.word	0x200016dc
 8018540:	20001254 	.word	0x20001254

08018544 <SUBGRF_SetStandby>:

void SUBGRF_SetStandby( RadioStandbyModes_t standbyConfig )
{
 8018544:	b580      	push	{r7, lr}
 8018546:	b082      	sub	sp, #8
 8018548:	af00      	add	r7, sp, #0
 801854a:	4603      	mov	r3, r0
 801854c:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 801854e:	1dfa      	adds	r2, r7, #7
 8018550:	2301      	movs	r3, #1
 8018552:	2180      	movs	r1, #128	; 0x80
 8018554:	4808      	ldr	r0, [pc, #32]	; (8018578 <SUBGRF_SetStandby+0x34>)
 8018556:	f7ee fa37 	bl	80069c8 <HAL_SUBGHZ_ExecSetCmd>
    if( standbyConfig == STDBY_RC )
 801855a:	79fb      	ldrb	r3, [r7, #7]
 801855c:	2b00      	cmp	r3, #0
 801855e:	d103      	bne.n	8018568 <SUBGRF_SetStandby+0x24>
    {
        OperatingMode = MODE_STDBY_RC;
 8018560:	4b06      	ldr	r3, [pc, #24]	; (801857c <SUBGRF_SetStandby+0x38>)
 8018562:	2201      	movs	r2, #1
 8018564:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        OperatingMode = MODE_STDBY_XOSC;
    }
}
 8018566:	e002      	b.n	801856e <SUBGRF_SetStandby+0x2a>
        OperatingMode = MODE_STDBY_XOSC;
 8018568:	4b04      	ldr	r3, [pc, #16]	; (801857c <SUBGRF_SetStandby+0x38>)
 801856a:	2202      	movs	r2, #2
 801856c:	701a      	strb	r2, [r3, #0]
}
 801856e:	bf00      	nop
 8018570:	3708      	adds	r7, #8
 8018572:	46bd      	mov	sp, r7
 8018574:	bd80      	pop	{r7, pc}
 8018576:	bf00      	nop
 8018578:	200016dc 	.word	0x200016dc
 801857c:	20001254 	.word	0x20001254

08018580 <SUBGRF_SetTx>:
    SUBGRF_WriteCommand( RADIO_SET_FS, 0, 0 );
    OperatingMode = MODE_FS;
}

void SUBGRF_SetTx( uint32_t timeout )
{
 8018580:	b580      	push	{r7, lr}
 8018582:	b084      	sub	sp, #16
 8018584:	af00      	add	r7, sp, #0
 8018586:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_TX;
 8018588:	4b0c      	ldr	r3, [pc, #48]	; (80185bc <SUBGRF_SetTx+0x3c>)
 801858a:	2204      	movs	r2, #4
 801858c:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801858e:	687b      	ldr	r3, [r7, #4]
 8018590:	0c1b      	lsrs	r3, r3, #16
 8018592:	b2db      	uxtb	r3, r3
 8018594:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8018596:	687b      	ldr	r3, [r7, #4]
 8018598:	0a1b      	lsrs	r3, r3, #8
 801859a:	b2db      	uxtb	r3, r3
 801859c:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801859e:	687b      	ldr	r3, [r7, #4]
 80185a0:	b2db      	uxtb	r3, r3
 80185a2:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 80185a4:	f107 020c 	add.w	r2, r7, #12
 80185a8:	2303      	movs	r3, #3
 80185aa:	2183      	movs	r1, #131	; 0x83
 80185ac:	4804      	ldr	r0, [pc, #16]	; (80185c0 <SUBGRF_SetTx+0x40>)
 80185ae:	f7ee fa0b 	bl	80069c8 <HAL_SUBGHZ_ExecSetCmd>
}
 80185b2:	bf00      	nop
 80185b4:	3710      	adds	r7, #16
 80185b6:	46bd      	mov	sp, r7
 80185b8:	bd80      	pop	{r7, pc}
 80185ba:	bf00      	nop
 80185bc:	20001254 	.word	0x20001254
 80185c0:	200016dc 	.word	0x200016dc

080185c4 <SUBGRF_SetRx>:

void SUBGRF_SetRx( uint32_t timeout )
{
 80185c4:	b580      	push	{r7, lr}
 80185c6:	b084      	sub	sp, #16
 80185c8:	af00      	add	r7, sp, #0
 80185ca:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 80185cc:	4b0c      	ldr	r3, [pc, #48]	; (8018600 <SUBGRF_SetRx+0x3c>)
 80185ce:	2205      	movs	r2, #5
 80185d0:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 80185d2:	687b      	ldr	r3, [r7, #4]
 80185d4:	0c1b      	lsrs	r3, r3, #16
 80185d6:	b2db      	uxtb	r3, r3
 80185d8:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 80185da:	687b      	ldr	r3, [r7, #4]
 80185dc:	0a1b      	lsrs	r3, r3, #8
 80185de:	b2db      	uxtb	r3, r3
 80185e0:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 80185e2:	687b      	ldr	r3, [r7, #4]
 80185e4:	b2db      	uxtb	r3, r3
 80185e6:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 80185e8:	f107 020c 	add.w	r2, r7, #12
 80185ec:	2303      	movs	r3, #3
 80185ee:	2182      	movs	r1, #130	; 0x82
 80185f0:	4804      	ldr	r0, [pc, #16]	; (8018604 <SUBGRF_SetRx+0x40>)
 80185f2:	f7ee f9e9 	bl	80069c8 <HAL_SUBGHZ_ExecSetCmd>
}
 80185f6:	bf00      	nop
 80185f8:	3710      	adds	r7, #16
 80185fa:	46bd      	mov	sp, r7
 80185fc:	bd80      	pop	{r7, pc}
 80185fe:	bf00      	nop
 8018600:	20001254 	.word	0x20001254
 8018604:	200016dc 	.word	0x200016dc

08018608 <SUBGRF_SetRxBoosted>:

void SUBGRF_SetRxBoosted( uint32_t timeout )
{
 8018608:	b580      	push	{r7, lr}
 801860a:	b084      	sub	sp, #16
 801860c:	af00      	add	r7, sp, #0
 801860e:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 8018610:	4b0e      	ldr	r3, [pc, #56]	; (801864c <SUBGRF_SetRxBoosted+0x44>)
 8018612:	2205      	movs	r2, #5
 8018614:	701a      	strb	r2, [r3, #0]

    /* ST_WORKAROUND_BEGIN: Sigfox patch > 0x96 replaced by 0x97 */
    SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 8018616:	2197      	movs	r1, #151	; 0x97
 8018618:	f640 00ac 	movw	r0, #2220	; 0x8ac
 801861c:	f000 fcd0 	bl	8018fc0 <SUBGRF_WriteRegister>
    /* ST_WORKAROUND_END */

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8018620:	687b      	ldr	r3, [r7, #4]
 8018622:	0c1b      	lsrs	r3, r3, #16
 8018624:	b2db      	uxtb	r3, r3
 8018626:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8018628:	687b      	ldr	r3, [r7, #4]
 801862a:	0a1b      	lsrs	r3, r3, #8
 801862c:	b2db      	uxtb	r3, r3
 801862e:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 8018630:	687b      	ldr	r3, [r7, #4]
 8018632:	b2db      	uxtb	r3, r3
 8018634:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 8018636:	f107 020c 	add.w	r2, r7, #12
 801863a:	2303      	movs	r3, #3
 801863c:	2182      	movs	r1, #130	; 0x82
 801863e:	4804      	ldr	r0, [pc, #16]	; (8018650 <SUBGRF_SetRxBoosted+0x48>)
 8018640:	f7ee f9c2 	bl	80069c8 <HAL_SUBGHZ_ExecSetCmd>
}
 8018644:	bf00      	nop
 8018646:	3710      	adds	r7, #16
 8018648:	46bd      	mov	sp, r7
 801864a:	bd80      	pop	{r7, pc}
 801864c:	20001254 	.word	0x20001254
 8018650:	200016dc 	.word	0x200016dc

08018654 <SUBGRF_SetRxDutyCycle>:

void SUBGRF_SetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 8018654:	b580      	push	{r7, lr}
 8018656:	b084      	sub	sp, #16
 8018658:	af00      	add	r7, sp, #0
 801865a:	6078      	str	r0, [r7, #4]
 801865c:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];

    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 801865e:	687b      	ldr	r3, [r7, #4]
 8018660:	0c1b      	lsrs	r3, r3, #16
 8018662:	b2db      	uxtb	r3, r3
 8018664:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 8018666:	687b      	ldr	r3, [r7, #4]
 8018668:	0a1b      	lsrs	r3, r3, #8
 801866a:	b2db      	uxtb	r3, r3
 801866c:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 801866e:	687b      	ldr	r3, [r7, #4]
 8018670:	b2db      	uxtb	r3, r3
 8018672:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 8018674:	683b      	ldr	r3, [r7, #0]
 8018676:	0c1b      	lsrs	r3, r3, #16
 8018678:	b2db      	uxtb	r3, r3
 801867a:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 801867c:	683b      	ldr	r3, [r7, #0]
 801867e:	0a1b      	lsrs	r3, r3, #8
 8018680:	b2db      	uxtb	r3, r3
 8018682:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( sleepTime & 0xFF );
 8018684:	683b      	ldr	r3, [r7, #0]
 8018686:	b2db      	uxtb	r3, r3
 8018688:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 801868a:	f107 0208 	add.w	r2, r7, #8
 801868e:	2306      	movs	r3, #6
 8018690:	2194      	movs	r1, #148	; 0x94
 8018692:	4805      	ldr	r0, [pc, #20]	; (80186a8 <SUBGRF_SetRxDutyCycle+0x54>)
 8018694:	f7ee f998 	bl	80069c8 <HAL_SUBGHZ_ExecSetCmd>
    OperatingMode = MODE_RX_DC;
 8018698:	4b04      	ldr	r3, [pc, #16]	; (80186ac <SUBGRF_SetRxDutyCycle+0x58>)
 801869a:	2206      	movs	r2, #6
 801869c:	701a      	strb	r2, [r3, #0]
}
 801869e:	bf00      	nop
 80186a0:	3710      	adds	r7, #16
 80186a2:	46bd      	mov	sp, r7
 80186a4:	bd80      	pop	{r7, pc}
 80186a6:	bf00      	nop
 80186a8:	200016dc 	.word	0x200016dc
 80186ac:	20001254 	.word	0x20001254

080186b0 <SUBGRF_SetCad>:

void SUBGRF_SetCad( void )
{
 80186b0:	b580      	push	{r7, lr}
 80186b2:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 80186b4:	2300      	movs	r3, #0
 80186b6:	2200      	movs	r2, #0
 80186b8:	21c5      	movs	r1, #197	; 0xc5
 80186ba:	4804      	ldr	r0, [pc, #16]	; (80186cc <SUBGRF_SetCad+0x1c>)
 80186bc:	f7ee f984 	bl	80069c8 <HAL_SUBGHZ_ExecSetCmd>
    OperatingMode = MODE_CAD;
 80186c0:	4b03      	ldr	r3, [pc, #12]	; (80186d0 <SUBGRF_SetCad+0x20>)
 80186c2:	2207      	movs	r2, #7
 80186c4:	701a      	strb	r2, [r3, #0]
}
 80186c6:	bf00      	nop
 80186c8:	bd80      	pop	{r7, pc}
 80186ca:	bf00      	nop
 80186cc:	200016dc 	.word	0x200016dc
 80186d0:	20001254 	.word	0x20001254

080186d4 <SUBGRF_SetTxContinuousWave>:

void SUBGRF_SetTxContinuousWave( void )
{
 80186d4:	b580      	push	{r7, lr}
 80186d6:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 80186d8:	2300      	movs	r3, #0
 80186da:	2200      	movs	r2, #0
 80186dc:	21d1      	movs	r1, #209	; 0xd1
 80186de:	4802      	ldr	r0, [pc, #8]	; (80186e8 <SUBGRF_SetTxContinuousWave+0x14>)
 80186e0:	f7ee f972 	bl	80069c8 <HAL_SUBGHZ_ExecSetCmd>
}
 80186e4:	bf00      	nop
 80186e6:	bd80      	pop	{r7, pc}
 80186e8:	200016dc 	.word	0x200016dc

080186ec <SUBGRF_SetTxInfinitePreamble>:

void SUBGRF_SetTxInfinitePreamble( void )
{
 80186ec:	b580      	push	{r7, lr}
 80186ee:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 80186f0:	2300      	movs	r3, #0
 80186f2:	2200      	movs	r2, #0
 80186f4:	21d2      	movs	r1, #210	; 0xd2
 80186f6:	4802      	ldr	r0, [pc, #8]	; (8018700 <SUBGRF_SetTxInfinitePreamble+0x14>)
 80186f8:	f7ee f966 	bl	80069c8 <HAL_SUBGHZ_ExecSetCmd>
}
 80186fc:	bf00      	nop
 80186fe:	bd80      	pop	{r7, pc}
 8018700:	200016dc 	.word	0x200016dc

08018704 <SUBGRF_SetStopRxTimerOnPreambleDetect>:

void SUBGRF_SetStopRxTimerOnPreambleDetect( bool enable )
{
 8018704:	b580      	push	{r7, lr}
 8018706:	b082      	sub	sp, #8
 8018708:	af00      	add	r7, sp, #0
 801870a:	4603      	mov	r3, r0
 801870c:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 801870e:	1dfa      	adds	r2, r7, #7
 8018710:	2301      	movs	r3, #1
 8018712:	219f      	movs	r1, #159	; 0x9f
 8018714:	4803      	ldr	r0, [pc, #12]	; (8018724 <SUBGRF_SetStopRxTimerOnPreambleDetect+0x20>)
 8018716:	f7ee f957 	bl	80069c8 <HAL_SUBGHZ_ExecSetCmd>
}
 801871a:	bf00      	nop
 801871c:	3708      	adds	r7, #8
 801871e:	46bd      	mov	sp, r7
 8018720:	bd80      	pop	{r7, pc}
 8018722:	bf00      	nop
 8018724:	200016dc 	.word	0x200016dc

08018728 <SUBGRF_SetLoRaSymbNumTimeout>:

void SUBGRF_SetLoRaSymbNumTimeout( uint8_t symbNum )
{
 8018728:	b580      	push	{r7, lr}
 801872a:	b084      	sub	sp, #16
 801872c:	af00      	add	r7, sp, #0
 801872e:	4603      	mov	r3, r0
 8018730:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 8018732:	1dfa      	adds	r2, r7, #7
 8018734:	2301      	movs	r3, #1
 8018736:	21a0      	movs	r1, #160	; 0xa0
 8018738:	4813      	ldr	r0, [pc, #76]	; (8018788 <SUBGRF_SetLoRaSymbNumTimeout+0x60>)
 801873a:	f7ee f945 	bl	80069c8 <HAL_SUBGHZ_ExecSetCmd>

    if( symbNum >= 64 )
 801873e:	79fb      	ldrb	r3, [r7, #7]
 8018740:	2b3f      	cmp	r3, #63	; 0x3f
 8018742:	d91c      	bls.n	801877e <SUBGRF_SetLoRaSymbNumTimeout+0x56>
    {
        uint8_t mant = symbNum >> 1;
 8018744:	79fb      	ldrb	r3, [r7, #7]
 8018746:	085b      	lsrs	r3, r3, #1
 8018748:	73fb      	strb	r3, [r7, #15]
        uint8_t exp  = 0;
 801874a:	2300      	movs	r3, #0
 801874c:	73bb      	strb	r3, [r7, #14]
        uint8_t reg  = 0;
 801874e:	2300      	movs	r3, #0
 8018750:	737b      	strb	r3, [r7, #13]

        while( mant > 31 )
 8018752:	e005      	b.n	8018760 <SUBGRF_SetLoRaSymbNumTimeout+0x38>
        {
            mant >>= 2;
 8018754:	7bfb      	ldrb	r3, [r7, #15]
 8018756:	089b      	lsrs	r3, r3, #2
 8018758:	73fb      	strb	r3, [r7, #15]
            exp++;
 801875a:	7bbb      	ldrb	r3, [r7, #14]
 801875c:	3301      	adds	r3, #1
 801875e:	73bb      	strb	r3, [r7, #14]
        while( mant > 31 )
 8018760:	7bfb      	ldrb	r3, [r7, #15]
 8018762:	2b1f      	cmp	r3, #31
 8018764:	d8f6      	bhi.n	8018754 <SUBGRF_SetLoRaSymbNumTimeout+0x2c>
        }

        reg = exp + ( mant << 3 );
 8018766:	7bfb      	ldrb	r3, [r7, #15]
 8018768:	00db      	lsls	r3, r3, #3
 801876a:	b2da      	uxtb	r2, r3
 801876c:	7bbb      	ldrb	r3, [r7, #14]
 801876e:	4413      	add	r3, r2
 8018770:	737b      	strb	r3, [r7, #13]
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 8018772:	7b7b      	ldrb	r3, [r7, #13]
 8018774:	4619      	mov	r1, r3
 8018776:	f240 7006 	movw	r0, #1798	; 0x706
 801877a:	f000 fc21 	bl	8018fc0 <SUBGRF_WriteRegister>
    }
}
 801877e:	bf00      	nop
 8018780:	3710      	adds	r7, #16
 8018782:	46bd      	mov	sp, r7
 8018784:	bd80      	pop	{r7, pc}
 8018786:	bf00      	nop
 8018788:	200016dc 	.word	0x200016dc

0801878c <SUBGRF_SetRegulatorMode>:

void SUBGRF_SetRegulatorMode( void )
{
 801878c:	b580      	push	{r7, lr}
 801878e:	b082      	sub	sp, #8
 8018790:	af00      	add	r7, sp, #0
    /* ST_WORKAROUND_BEGIN: Get RegulatorMode value from RBI */
    RadioRegulatorMode_t mode;

    if ( 1U == RBI_IsDCDC() )
 8018792:	f7f0 fe24 	bl	80093de <RBI_IsDCDC>
 8018796:	4603      	mov	r3, r0
 8018798:	2b01      	cmp	r3, #1
 801879a:	d102      	bne.n	80187a2 <SUBGRF_SetRegulatorMode+0x16>
    {
        mode = USE_DCDC ;
 801879c:	2301      	movs	r3, #1
 801879e:	71fb      	strb	r3, [r7, #7]
 80187a0:	e001      	b.n	80187a6 <SUBGRF_SetRegulatorMode+0x1a>
    }
    else
    {
        mode = USE_LDO ;
 80187a2:	2300      	movs	r3, #0
 80187a4:	71fb      	strb	r3, [r7, #7]
    }
    /* ST_WORKAROUND_END */
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 80187a6:	1dfa      	adds	r2, r7, #7
 80187a8:	2301      	movs	r3, #1
 80187aa:	2196      	movs	r1, #150	; 0x96
 80187ac:	4803      	ldr	r0, [pc, #12]	; (80187bc <SUBGRF_SetRegulatorMode+0x30>)
 80187ae:	f7ee f90b 	bl	80069c8 <HAL_SUBGHZ_ExecSetCmd>
}
 80187b2:	bf00      	nop
 80187b4:	3708      	adds	r7, #8
 80187b6:	46bd      	mov	sp, r7
 80187b8:	bd80      	pop	{r7, pc}
 80187ba:	bf00      	nop
 80187bc:	200016dc 	.word	0x200016dc

080187c0 <SUBGRF_Calibrate>:

void SUBGRF_Calibrate( CalibrationParams_t calibParam )
{
 80187c0:	b580      	push	{r7, lr}
 80187c2:	b084      	sub	sp, #16
 80187c4:	af00      	add	r7, sp, #0
 80187c6:	7138      	strb	r0, [r7, #4]
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 80187c8:	793b      	ldrb	r3, [r7, #4]
 80187ca:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80187ce:	b2db      	uxtb	r3, r3
 80187d0:	019b      	lsls	r3, r3, #6
 80187d2:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 80187d4:	793b      	ldrb	r3, [r7, #4]
 80187d6:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80187da:	b2db      	uxtb	r3, r3
 80187dc:	015b      	lsls	r3, r3, #5
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 80187de:	b25b      	sxtb	r3, r3
 80187e0:	4313      	orrs	r3, r2
 80187e2:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 80187e4:	793b      	ldrb	r3, [r7, #4]
 80187e6:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80187ea:	b2db      	uxtb	r3, r3
 80187ec:	011b      	lsls	r3, r3, #4
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 80187ee:	b25b      	sxtb	r3, r3
 80187f0:	4313      	orrs	r3, r2
 80187f2:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 80187f4:	793b      	ldrb	r3, [r7, #4]
 80187f6:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80187fa:	b2db      	uxtb	r3, r3
 80187fc:	00db      	lsls	r3, r3, #3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 80187fe:	b25b      	sxtb	r3, r3
 8018800:	4313      	orrs	r3, r2
 8018802:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 8018804:	793b      	ldrb	r3, [r7, #4]
 8018806:	f3c3 0380 	ubfx	r3, r3, #2, #1
 801880a:	b2db      	uxtb	r3, r3
 801880c:	009b      	lsls	r3, r3, #2
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 801880e:	b25b      	sxtb	r3, r3
 8018810:	4313      	orrs	r3, r2
 8018812:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 8018814:	793b      	ldrb	r3, [r7, #4]
 8018816:	f3c3 0340 	ubfx	r3, r3, #1, #1
 801881a:	b2db      	uxtb	r3, r3
 801881c:	005b      	lsls	r3, r3, #1
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 801881e:	b25b      	sxtb	r3, r3
 8018820:	4313      	orrs	r3, r2
 8018822:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 8018824:	793b      	ldrb	r3, [r7, #4]
 8018826:	f3c3 0300 	ubfx	r3, r3, #0, #1
 801882a:	b2db      	uxtb	r3, r3
 801882c:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 801882e:	4313      	orrs	r3, r2
 8018830:	b25b      	sxtb	r3, r3
 8018832:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8018834:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 8018836:	f107 020f 	add.w	r2, r7, #15
 801883a:	2301      	movs	r3, #1
 801883c:	2189      	movs	r1, #137	; 0x89
 801883e:	4803      	ldr	r0, [pc, #12]	; (801884c <SUBGRF_Calibrate+0x8c>)
 8018840:	f7ee f8c2 	bl	80069c8 <HAL_SUBGHZ_ExecSetCmd>
}
 8018844:	bf00      	nop
 8018846:	3710      	adds	r7, #16
 8018848:	46bd      	mov	sp, r7
 801884a:	bd80      	pop	{r7, pc}
 801884c:	200016dc 	.word	0x200016dc

08018850 <SUBGRF_CalibrateImage>:

void SUBGRF_CalibrateImage( uint32_t freq )
{
 8018850:	b580      	push	{r7, lr}
 8018852:	b084      	sub	sp, #16
 8018854:	af00      	add	r7, sp, #0
 8018856:	6078      	str	r0, [r7, #4]
    uint8_t calFreq[2];

    if( freq > 900000000 )
 8018858:	687b      	ldr	r3, [r7, #4]
 801885a:	4a1b      	ldr	r2, [pc, #108]	; (80188c8 <SUBGRF_CalibrateImage+0x78>)
 801885c:	4293      	cmp	r3, r2
 801885e:	d904      	bls.n	801886a <SUBGRF_CalibrateImage+0x1a>
    {
        calFreq[0] = 0xE1;
 8018860:	23e1      	movs	r3, #225	; 0xe1
 8018862:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xE9;
 8018864:	23e9      	movs	r3, #233	; 0xe9
 8018866:	737b      	strb	r3, [r7, #13]
 8018868:	e022      	b.n	80188b0 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 850000000 )
 801886a:	687b      	ldr	r3, [r7, #4]
 801886c:	4a17      	ldr	r2, [pc, #92]	; (80188cc <SUBGRF_CalibrateImage+0x7c>)
 801886e:	4293      	cmp	r3, r2
 8018870:	d904      	bls.n	801887c <SUBGRF_CalibrateImage+0x2c>
    {
        calFreq[0] = 0xD7;
 8018872:	23d7      	movs	r3, #215	; 0xd7
 8018874:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xDB;
 8018876:	23db      	movs	r3, #219	; 0xdb
 8018878:	737b      	strb	r3, [r7, #13]
 801887a:	e019      	b.n	80188b0 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 770000000 )
 801887c:	687b      	ldr	r3, [r7, #4]
 801887e:	4a14      	ldr	r2, [pc, #80]	; (80188d0 <SUBGRF_CalibrateImage+0x80>)
 8018880:	4293      	cmp	r3, r2
 8018882:	d904      	bls.n	801888e <SUBGRF_CalibrateImage+0x3e>
    {
        calFreq[0] = 0xC1;
 8018884:	23c1      	movs	r3, #193	; 0xc1
 8018886:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xC5;
 8018888:	23c5      	movs	r3, #197	; 0xc5
 801888a:	737b      	strb	r3, [r7, #13]
 801888c:	e010      	b.n	80188b0 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 460000000 )
 801888e:	687b      	ldr	r3, [r7, #4]
 8018890:	4a10      	ldr	r2, [pc, #64]	; (80188d4 <SUBGRF_CalibrateImage+0x84>)
 8018892:	4293      	cmp	r3, r2
 8018894:	d904      	bls.n	80188a0 <SUBGRF_CalibrateImage+0x50>
    {
        calFreq[0] = 0x75;
 8018896:	2375      	movs	r3, #117	; 0x75
 8018898:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x81;
 801889a:	2381      	movs	r3, #129	; 0x81
 801889c:	737b      	strb	r3, [r7, #13]
 801889e:	e007      	b.n	80188b0 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 425000000 )
 80188a0:	687b      	ldr	r3, [r7, #4]
 80188a2:	4a0d      	ldr	r2, [pc, #52]	; (80188d8 <SUBGRF_CalibrateImage+0x88>)
 80188a4:	4293      	cmp	r3, r2
 80188a6:	d903      	bls.n	80188b0 <SUBGRF_CalibrateImage+0x60>
    {
        calFreq[0] = 0x6B;
 80188a8:	236b      	movs	r3, #107	; 0x6b
 80188aa:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x6F;
 80188ac:	236f      	movs	r3, #111	; 0x6f
 80188ae:	737b      	strb	r3, [r7, #13]
    }
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 80188b0:	f107 020c 	add.w	r2, r7, #12
 80188b4:	2302      	movs	r3, #2
 80188b6:	2198      	movs	r1, #152	; 0x98
 80188b8:	4808      	ldr	r0, [pc, #32]	; (80188dc <SUBGRF_CalibrateImage+0x8c>)
 80188ba:	f7ee f885 	bl	80069c8 <HAL_SUBGHZ_ExecSetCmd>
}
 80188be:	bf00      	nop
 80188c0:	3710      	adds	r7, #16
 80188c2:	46bd      	mov	sp, r7
 80188c4:	bd80      	pop	{r7, pc}
 80188c6:	bf00      	nop
 80188c8:	35a4e900 	.word	0x35a4e900
 80188cc:	32a9f880 	.word	0x32a9f880
 80188d0:	2de54480 	.word	0x2de54480
 80188d4:	1b6b0b00 	.word	0x1b6b0b00
 80188d8:	1954fc40 	.word	0x1954fc40
 80188dc:	200016dc 	.word	0x200016dc

080188e0 <SUBGRF_SetPaConfig>:

void SUBGRF_SetPaConfig( uint8_t paDutyCycle, uint8_t hpMax, uint8_t deviceSel, uint8_t paLut )
{
 80188e0:	b590      	push	{r4, r7, lr}
 80188e2:	b085      	sub	sp, #20
 80188e4:	af00      	add	r7, sp, #0
 80188e6:	4604      	mov	r4, r0
 80188e8:	4608      	mov	r0, r1
 80188ea:	4611      	mov	r1, r2
 80188ec:	461a      	mov	r2, r3
 80188ee:	4623      	mov	r3, r4
 80188f0:	71fb      	strb	r3, [r7, #7]
 80188f2:	4603      	mov	r3, r0
 80188f4:	71bb      	strb	r3, [r7, #6]
 80188f6:	460b      	mov	r3, r1
 80188f8:	717b      	strb	r3, [r7, #5]
 80188fa:	4613      	mov	r3, r2
 80188fc:	713b      	strb	r3, [r7, #4]
    uint8_t buf[4];

    buf[0] = paDutyCycle;
 80188fe:	79fb      	ldrb	r3, [r7, #7]
 8018900:	733b      	strb	r3, [r7, #12]
    buf[1] = hpMax;
 8018902:	79bb      	ldrb	r3, [r7, #6]
 8018904:	737b      	strb	r3, [r7, #13]
    buf[2] = deviceSel;
 8018906:	797b      	ldrb	r3, [r7, #5]
 8018908:	73bb      	strb	r3, [r7, #14]
    buf[3] = paLut;
 801890a:	793b      	ldrb	r3, [r7, #4]
 801890c:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 801890e:	f107 020c 	add.w	r2, r7, #12
 8018912:	2304      	movs	r3, #4
 8018914:	2195      	movs	r1, #149	; 0x95
 8018916:	4803      	ldr	r0, [pc, #12]	; (8018924 <SUBGRF_SetPaConfig+0x44>)
 8018918:	f7ee f856 	bl	80069c8 <HAL_SUBGHZ_ExecSetCmd>
}
 801891c:	bf00      	nop
 801891e:	3714      	adds	r7, #20
 8018920:	46bd      	mov	sp, r7
 8018922:	bd90      	pop	{r4, r7, pc}
 8018924:	200016dc 	.word	0x200016dc

08018928 <SUBGRF_SetDioIrqParams>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
}

void SUBGRF_SetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 8018928:	b590      	push	{r4, r7, lr}
 801892a:	b085      	sub	sp, #20
 801892c:	af00      	add	r7, sp, #0
 801892e:	4604      	mov	r4, r0
 8018930:	4608      	mov	r0, r1
 8018932:	4611      	mov	r1, r2
 8018934:	461a      	mov	r2, r3
 8018936:	4623      	mov	r3, r4
 8018938:	80fb      	strh	r3, [r7, #6]
 801893a:	4603      	mov	r3, r0
 801893c:	80bb      	strh	r3, [r7, #4]
 801893e:	460b      	mov	r3, r1
 8018940:	807b      	strh	r3, [r7, #2]
 8018942:	4613      	mov	r3, r2
 8018944:	803b      	strh	r3, [r7, #0]
    uint8_t buf[8];

    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 8018946:	88fb      	ldrh	r3, [r7, #6]
 8018948:	0a1b      	lsrs	r3, r3, #8
 801894a:	b29b      	uxth	r3, r3
 801894c:	b2db      	uxtb	r3, r3
 801894e:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 8018950:	88fb      	ldrh	r3, [r7, #6]
 8018952:	b2db      	uxtb	r3, r3
 8018954:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 8018956:	88bb      	ldrh	r3, [r7, #4]
 8018958:	0a1b      	lsrs	r3, r3, #8
 801895a:	b29b      	uxth	r3, r3
 801895c:	b2db      	uxtb	r3, r3
 801895e:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 8018960:	88bb      	ldrh	r3, [r7, #4]
 8018962:	b2db      	uxtb	r3, r3
 8018964:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 8018966:	887b      	ldrh	r3, [r7, #2]
 8018968:	0a1b      	lsrs	r3, r3, #8
 801896a:	b29b      	uxth	r3, r3
 801896c:	b2db      	uxtb	r3, r3
 801896e:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 8018970:	887b      	ldrh	r3, [r7, #2]
 8018972:	b2db      	uxtb	r3, r3
 8018974:	737b      	strb	r3, [r7, #13]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 8018976:	883b      	ldrh	r3, [r7, #0]
 8018978:	0a1b      	lsrs	r3, r3, #8
 801897a:	b29b      	uxth	r3, r3
 801897c:	b2db      	uxtb	r3, r3
 801897e:	73bb      	strb	r3, [r7, #14]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 8018980:	883b      	ldrh	r3, [r7, #0]
 8018982:	b2db      	uxtb	r3, r3
 8018984:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 8018986:	f107 0208 	add.w	r2, r7, #8
 801898a:	2308      	movs	r3, #8
 801898c:	2108      	movs	r1, #8
 801898e:	4803      	ldr	r0, [pc, #12]	; (801899c <SUBGRF_SetDioIrqParams+0x74>)
 8018990:	f7ee f81a 	bl	80069c8 <HAL_SUBGHZ_ExecSetCmd>
}
 8018994:	bf00      	nop
 8018996:	3714      	adds	r7, #20
 8018998:	46bd      	mov	sp, r7
 801899a:	bd90      	pop	{r4, r7, pc}
 801899c:	200016dc 	.word	0x200016dc

080189a0 <SUBGRF_SetTcxoMode>:
    SUBGRF_ReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
    return ( irqStatus[0] << 8 ) | irqStatus[1];
}

void SUBGRF_SetTcxoMode (RadioTcxoCtrlVoltage_t tcxoVoltage, uint32_t timeout )
{
 80189a0:	b580      	push	{r7, lr}
 80189a2:	b084      	sub	sp, #16
 80189a4:	af00      	add	r7, sp, #0
 80189a6:	4603      	mov	r3, r0
 80189a8:	6039      	str	r1, [r7, #0]
 80189aa:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[4];

    buf[0] = tcxoVoltage & 0x07;
 80189ac:	79fb      	ldrb	r3, [r7, #7]
 80189ae:	f003 0307 	and.w	r3, r3, #7
 80189b2:	b2db      	uxtb	r3, r3
 80189b4:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 80189b6:	683b      	ldr	r3, [r7, #0]
 80189b8:	0c1b      	lsrs	r3, r3, #16
 80189ba:	b2db      	uxtb	r3, r3
 80189bc:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 80189be:	683b      	ldr	r3, [r7, #0]
 80189c0:	0a1b      	lsrs	r3, r3, #8
 80189c2:	b2db      	uxtb	r3, r3
 80189c4:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 80189c6:	683b      	ldr	r3, [r7, #0]
 80189c8:	b2db      	uxtb	r3, r3
 80189ca:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 80189cc:	f107 020c 	add.w	r2, r7, #12
 80189d0:	2304      	movs	r3, #4
 80189d2:	2197      	movs	r1, #151	; 0x97
 80189d4:	4803      	ldr	r0, [pc, #12]	; (80189e4 <SUBGRF_SetTcxoMode+0x44>)
 80189d6:	f7ed fff7 	bl	80069c8 <HAL_SUBGHZ_ExecSetCmd>
}
 80189da:	bf00      	nop
 80189dc:	3710      	adds	r7, #16
 80189de:	46bd      	mov	sp, r7
 80189e0:	bd80      	pop	{r7, pc}
 80189e2:	bf00      	nop
 80189e4:	200016dc 	.word	0x200016dc

080189e8 <SUBGRF_SetRfFrequency>:

void SUBGRF_SetRfFrequency( uint32_t frequency )
{
 80189e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80189ea:	b085      	sub	sp, #20
 80189ec:	af00      	add	r7, sp, #0
 80189ee:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];
    uint32_t chan = 0;
 80189f0:	2300      	movs	r3, #0
 80189f2:	60fb      	str	r3, [r7, #12]

    frequency+= RF_FREQUENCY_ERROR;

    if( ImageCalibrated == false )
 80189f4:	4b1a      	ldr	r3, [pc, #104]	; (8018a60 <SUBGRF_SetRfFrequency+0x78>)
 80189f6:	781b      	ldrb	r3, [r3, #0]
 80189f8:	f083 0301 	eor.w	r3, r3, #1
 80189fc:	b2db      	uxtb	r3, r3
 80189fe:	2b00      	cmp	r3, #0
 8018a00:	d005      	beq.n	8018a0e <SUBGRF_SetRfFrequency+0x26>
    {
        SUBGRF_CalibrateImage( frequency );
 8018a02:	6878      	ldr	r0, [r7, #4]
 8018a04:	f7ff ff24 	bl	8018850 <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 8018a08:	4b15      	ldr	r3, [pc, #84]	; (8018a60 <SUBGRF_SetRfFrequency+0x78>)
 8018a0a:	2201      	movs	r2, #1
 8018a0c:	701a      	strb	r2, [r3, #0]
    }
    /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
    SX_FREQ_TO_CHANNEL(chan, frequency);   
 8018a0e:	687b      	ldr	r3, [r7, #4]
 8018a10:	f04f 0400 	mov.w	r4, #0
 8018a14:	09de      	lsrs	r6, r3, #7
 8018a16:	065d      	lsls	r5, r3, #25
 8018a18:	4a12      	ldr	r2, [pc, #72]	; (8018a64 <SUBGRF_SetRfFrequency+0x7c>)
 8018a1a:	f04f 0300 	mov.w	r3, #0
 8018a1e:	4628      	mov	r0, r5
 8018a20:	4631      	mov	r1, r6
 8018a22:	f7e8 f89b 	bl	8000b5c <__aeabi_uldivmod>
 8018a26:	4603      	mov	r3, r0
 8018a28:	460c      	mov	r4, r1
 8018a2a:	60fb      	str	r3, [r7, #12]
    /* ST_WORKAROUND_END */
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 8018a2c:	68fb      	ldr	r3, [r7, #12]
 8018a2e:	0e1b      	lsrs	r3, r3, #24
 8018a30:	b2db      	uxtb	r3, r3
 8018a32:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 8018a34:	68fb      	ldr	r3, [r7, #12]
 8018a36:	0c1b      	lsrs	r3, r3, #16
 8018a38:	b2db      	uxtb	r3, r3
 8018a3a:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 8018a3c:	68fb      	ldr	r3, [r7, #12]
 8018a3e:	0a1b      	lsrs	r3, r3, #8
 8018a40:	b2db      	uxtb	r3, r3
 8018a42:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( chan & 0xFF );
 8018a44:	68fb      	ldr	r3, [r7, #12]
 8018a46:	b2db      	uxtb	r3, r3
 8018a48:	72fb      	strb	r3, [r7, #11]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 8018a4a:	f107 0208 	add.w	r2, r7, #8
 8018a4e:	2304      	movs	r3, #4
 8018a50:	2186      	movs	r1, #134	; 0x86
 8018a52:	4805      	ldr	r0, [pc, #20]	; (8018a68 <SUBGRF_SetRfFrequency+0x80>)
 8018a54:	f7ed ffb8 	bl	80069c8 <HAL_SUBGHZ_ExecSetCmd>
}
 8018a58:	bf00      	nop
 8018a5a:	3714      	adds	r7, #20
 8018a5c:	46bd      	mov	sp, r7
 8018a5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018a60:	2000125c 	.word	0x2000125c
 8018a64:	01e84800 	.word	0x01e84800
 8018a68:	200016dc 	.word	0x200016dc

08018a6c <SUBGRF_SetPacketType>:

void SUBGRF_SetPacketType( RadioPacketTypes_t packetType )
{
 8018a6c:	b580      	push	{r7, lr}
 8018a6e:	b082      	sub	sp, #8
 8018a70:	af00      	add	r7, sp, #0
 8018a72:	4603      	mov	r3, r0
 8018a74:	71fb      	strb	r3, [r7, #7]
    // Save packet type internally to avoid questioning the radio
    PacketType = packetType;
 8018a76:	79fa      	ldrb	r2, [r7, #7]
 8018a78:	4b09      	ldr	r3, [pc, #36]	; (8018aa0 <SUBGRF_SetPacketType+0x34>)
 8018a7a:	701a      	strb	r2, [r3, #0]

    if( packetType == PACKET_TYPE_GFSK )
 8018a7c:	79fb      	ldrb	r3, [r7, #7]
 8018a7e:	2b00      	cmp	r3, #0
 8018a80:	d104      	bne.n	8018a8c <SUBGRF_SetPacketType+0x20>
    {
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 8018a82:	2100      	movs	r1, #0
 8018a84:	f240 60ac 	movw	r0, #1708	; 0x6ac
 8018a88:	f000 fa9a 	bl	8018fc0 <SUBGRF_WriteRegister>
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 8018a8c:	1dfa      	adds	r2, r7, #7
 8018a8e:	2301      	movs	r3, #1
 8018a90:	218a      	movs	r1, #138	; 0x8a
 8018a92:	4804      	ldr	r0, [pc, #16]	; (8018aa4 <SUBGRF_SetPacketType+0x38>)
 8018a94:	f7ed ff98 	bl	80069c8 <HAL_SUBGHZ_ExecSetCmd>
}
 8018a98:	bf00      	nop
 8018a9a:	3708      	adds	r7, #8
 8018a9c:	46bd      	mov	sp, r7
 8018a9e:	bd80      	pop	{r7, pc}
 8018aa0:	20001255 	.word	0x20001255
 8018aa4:	200016dc 	.word	0x200016dc

08018aa8 <SUBGRF_GetPacketType>:

RadioPacketTypes_t SUBGRF_GetPacketType( void )
{
 8018aa8:	b480      	push	{r7}
 8018aaa:	af00      	add	r7, sp, #0
    return PacketType;
 8018aac:	4b02      	ldr	r3, [pc, #8]	; (8018ab8 <SUBGRF_GetPacketType+0x10>)
 8018aae:	781b      	ldrb	r3, [r3, #0]
}
 8018ab0:	4618      	mov	r0, r3
 8018ab2:	46bd      	mov	sp, r7
 8018ab4:	bc80      	pop	{r7}
 8018ab6:	4770      	bx	lr
 8018ab8:	20001255 	.word	0x20001255

08018abc <SUBGRF_SetTxParams>:

void SUBGRF_SetTxParams( uint8_t paSelect, int8_t power, RadioRampTimes_t rampTime ) 
{
 8018abc:	b580      	push	{r7, lr}
 8018abe:	b084      	sub	sp, #16
 8018ac0:	af00      	add	r7, sp, #0
 8018ac2:	4603      	mov	r3, r0
 8018ac4:	71fb      	strb	r3, [r7, #7]
 8018ac6:	460b      	mov	r3, r1
 8018ac8:	71bb      	strb	r3, [r7, #6]
 8018aca:	4613      	mov	r3, r2
 8018acc:	717b      	strb	r3, [r7, #5]
    uint8_t buf[2];

    if( paSelect == RFO_LP )
 8018ace:	79fb      	ldrb	r3, [r7, #7]
 8018ad0:	2b01      	cmp	r3, #1
 8018ad2:	d124      	bne.n	8018b1e <SUBGRF_SetTxParams+0x62>
    {
        if( power == 15 )
 8018ad4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8018ad8:	2b0f      	cmp	r3, #15
 8018ada:	d106      	bne.n	8018aea <SUBGRF_SetTxParams+0x2e>
        {
            SUBGRF_SetPaConfig( 0x06, 0x00, 0x01, 0x01 );
 8018adc:	2301      	movs	r3, #1
 8018ade:	2201      	movs	r2, #1
 8018ae0:	2100      	movs	r1, #0
 8018ae2:	2006      	movs	r0, #6
 8018ae4:	f7ff fefc 	bl	80188e0 <SUBGRF_SetPaConfig>
 8018ae8:	e005      	b.n	8018af6 <SUBGRF_SetTxParams+0x3a>
        }
        else
        {
            SUBGRF_SetPaConfig( 0x04, 0x00, 0x01, 0x01 );
 8018aea:	2301      	movs	r3, #1
 8018aec:	2201      	movs	r2, #1
 8018aee:	2100      	movs	r1, #0
 8018af0:	2004      	movs	r0, #4
 8018af2:	f7ff fef5 	bl	80188e0 <SUBGRF_SetPaConfig>
        }
        if( power >= 14 )
 8018af6:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8018afa:	2b0d      	cmp	r3, #13
 8018afc:	dd02      	ble.n	8018b04 <SUBGRF_SetTxParams+0x48>
        {
            power = 14;
 8018afe:	230e      	movs	r3, #14
 8018b00:	71bb      	strb	r3, [r7, #6]
 8018b02:	e006      	b.n	8018b12 <SUBGRF_SetTxParams+0x56>
        }
        else if( power < -17 )
 8018b04:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8018b08:	f113 0f11 	cmn.w	r3, #17
 8018b0c:	da01      	bge.n	8018b12 <SUBGRF_SetTxParams+0x56>
        {
            power = -17;
 8018b0e:	23ef      	movs	r3, #239	; 0xef
 8018b10:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister( REG_OCP, 0x18 ); // current max is 80 mA for the whole device
 8018b12:	2118      	movs	r1, #24
 8018b14:	f640 00e7 	movw	r0, #2279	; 0x8e7
 8018b18:	f000 fa52 	bl	8018fc0 <SUBGRF_WriteRegister>
 8018b1c:	e025      	b.n	8018b6a <SUBGRF_SetTxParams+0xae>
    }
    else // rfo_hp
    {
        // WORKAROUND - Better Resistance of the SX1262 Tx to Antenna Mismatch, see DS_SX1261-2_V1.2 datasheet chapter 15.2
        // RegTxClampConfig = @address 0x08D8
        SUBGRF_WriteRegister( REG_TX_CLAMP, SUBGRF_ReadRegister( REG_TX_CLAMP ) | ( 0x0F << 1 ) );
 8018b1e:	f640 00d8 	movw	r0, #2264	; 0x8d8
 8018b22:	f000 fa61 	bl	8018fe8 <SUBGRF_ReadRegister>
 8018b26:	4603      	mov	r3, r0
 8018b28:	f043 031e 	orr.w	r3, r3, #30
 8018b2c:	b2db      	uxtb	r3, r3
 8018b2e:	4619      	mov	r1, r3
 8018b30:	f640 00d8 	movw	r0, #2264	; 0x8d8
 8018b34:	f000 fa44 	bl	8018fc0 <SUBGRF_WriteRegister>
        // WORKAROUND END

        SUBGRF_SetPaConfig( 0x04, 0x07, 0x00, 0x01 );
 8018b38:	2301      	movs	r3, #1
 8018b3a:	2200      	movs	r2, #0
 8018b3c:	2107      	movs	r1, #7
 8018b3e:	2004      	movs	r0, #4
 8018b40:	f7ff fece 	bl	80188e0 <SUBGRF_SetPaConfig>
        if( power > 22 )
 8018b44:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8018b48:	2b16      	cmp	r3, #22
 8018b4a:	dd02      	ble.n	8018b52 <SUBGRF_SetTxParams+0x96>
        {
            power = 22;
 8018b4c:	2316      	movs	r3, #22
 8018b4e:	71bb      	strb	r3, [r7, #6]
 8018b50:	e006      	b.n	8018b60 <SUBGRF_SetTxParams+0xa4>
        }
        else if( power < -9 )
 8018b52:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8018b56:	f113 0f09 	cmn.w	r3, #9
 8018b5a:	da01      	bge.n	8018b60 <SUBGRF_SetTxParams+0xa4>
        {
            power = -9;
 8018b5c:	23f7      	movs	r3, #247	; 0xf7
 8018b5e:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister( REG_OCP, 0x38 ); // current max 160mA for the whole device
 8018b60:	2138      	movs	r1, #56	; 0x38
 8018b62:	f640 00e7 	movw	r0, #2279	; 0x8e7
 8018b66:	f000 fa2b 	bl	8018fc0 <SUBGRF_WriteRegister>
    }
    buf[0] = power;
 8018b6a:	79bb      	ldrb	r3, [r7, #6]
 8018b6c:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )rampTime;
 8018b6e:	797b      	ldrb	r3, [r7, #5]
 8018b70:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_TXPARAMS, buf, 2 );
 8018b72:	f107 020c 	add.w	r2, r7, #12
 8018b76:	2302      	movs	r3, #2
 8018b78:	218e      	movs	r1, #142	; 0x8e
 8018b7a:	4803      	ldr	r0, [pc, #12]	; (8018b88 <SUBGRF_SetTxParams+0xcc>)
 8018b7c:	f7ed ff24 	bl	80069c8 <HAL_SUBGHZ_ExecSetCmd>
}
 8018b80:	bf00      	nop
 8018b82:	3710      	adds	r7, #16
 8018b84:	46bd      	mov	sp, r7
 8018b86:	bd80      	pop	{r7, pc}
 8018b88:	200016dc 	.word	0x200016dc

08018b8c <SUBGRF_SetModulationParams>:

void SUBGRF_SetModulationParams( ModulationParams_t *modulationParams )
{
 8018b8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8018b8e:	b087      	sub	sp, #28
 8018b90:	af00      	add	r7, sp, #0
 8018b92:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint32_t tempVal = 0;
 8018b94:	2300      	movs	r3, #0
 8018b96:	617b      	str	r3, [r7, #20]
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 8018b98:	f107 0308 	add.w	r3, r7, #8
 8018b9c:	2200      	movs	r2, #0
 8018b9e:	601a      	str	r2, [r3, #0]
 8018ba0:	605a      	str	r2, [r3, #4]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != modulationParams->PacketType )
 8018ba2:	687b      	ldr	r3, [r7, #4]
 8018ba4:	781a      	ldrb	r2, [r3, #0]
 8018ba6:	4b59      	ldr	r3, [pc, #356]	; (8018d0c <SUBGRF_SetModulationParams+0x180>)
 8018ba8:	781b      	ldrb	r3, [r3, #0]
 8018baa:	429a      	cmp	r2, r3
 8018bac:	d004      	beq.n	8018bb8 <SUBGRF_SetModulationParams+0x2c>
    {
        SUBGRF_SetPacketType( modulationParams->PacketType );
 8018bae:	687b      	ldr	r3, [r7, #4]
 8018bb0:	781b      	ldrb	r3, [r3, #0]
 8018bb2:	4618      	mov	r0, r3
 8018bb4:	f7ff ff5a 	bl	8018a6c <SUBGRF_SetPacketType>
    }

    switch( modulationParams->PacketType )
 8018bb8:	687b      	ldr	r3, [r7, #4]
 8018bba:	781b      	ldrb	r3, [r3, #0]
 8018bbc:	2b03      	cmp	r3, #3
 8018bbe:	f200 80a0 	bhi.w	8018d02 <SUBGRF_SetModulationParams+0x176>
 8018bc2:	a201      	add	r2, pc, #4	; (adr r2, 8018bc8 <SUBGRF_SetModulationParams+0x3c>)
 8018bc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018bc8:	08018bd9 	.word	0x08018bd9
 8018bcc:	08018c91 	.word	0x08018c91
 8018bd0:	08018c53 	.word	0x08018c53
 8018bd4:	08018cbf 	.word	0x08018cbf
    {
    case PACKET_TYPE_GFSK:
        n = 8;
 8018bd8:	2308      	movs	r3, #8
 8018bda:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 8018bdc:	687b      	ldr	r3, [r7, #4]
 8018bde:	685b      	ldr	r3, [r3, #4]
 8018be0:	4a4b      	ldr	r2, [pc, #300]	; (8018d10 <SUBGRF_SetModulationParams+0x184>)
 8018be2:	fbb2 f3f3 	udiv	r3, r2, r3
 8018be6:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8018be8:	697b      	ldr	r3, [r7, #20]
 8018bea:	0c1b      	lsrs	r3, r3, #16
 8018bec:	b2db      	uxtb	r3, r3
 8018bee:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8018bf0:	697b      	ldr	r3, [r7, #20]
 8018bf2:	0a1b      	lsrs	r3, r3, #8
 8018bf4:	b2db      	uxtb	r3, r3
 8018bf6:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 8018bf8:	697b      	ldr	r3, [r7, #20]
 8018bfa:	b2db      	uxtb	r3, r3
 8018bfc:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 8018bfe:	687b      	ldr	r3, [r7, #4]
 8018c00:	7b1b      	ldrb	r3, [r3, #12]
 8018c02:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 8018c04:	687b      	ldr	r3, [r7, #4]
 8018c06:	7b5b      	ldrb	r3, [r3, #13]
 8018c08:	733b      	strb	r3, [r7, #12]
        /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 8018c0a:	687b      	ldr	r3, [r7, #4]
 8018c0c:	689b      	ldr	r3, [r3, #8]
 8018c0e:	f04f 0400 	mov.w	r4, #0
 8018c12:	09de      	lsrs	r6, r3, #7
 8018c14:	065d      	lsls	r5, r3, #25
 8018c16:	4a3f      	ldr	r2, [pc, #252]	; (8018d14 <SUBGRF_SetModulationParams+0x188>)
 8018c18:	f04f 0300 	mov.w	r3, #0
 8018c1c:	4628      	mov	r0, r5
 8018c1e:	4631      	mov	r1, r6
 8018c20:	f7e7 ff9c 	bl	8000b5c <__aeabi_uldivmod>
 8018c24:	4603      	mov	r3, r0
 8018c26:	460c      	mov	r4, r1
 8018c28:	617b      	str	r3, [r7, #20]
        /* ST_WORKAROUND_END */
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 8018c2a:	697b      	ldr	r3, [r7, #20]
 8018c2c:	0c1b      	lsrs	r3, r3, #16
 8018c2e:	b2db      	uxtb	r3, r3
 8018c30:	737b      	strb	r3, [r7, #13]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 8018c32:	697b      	ldr	r3, [r7, #20]
 8018c34:	0a1b      	lsrs	r3, r3, #8
 8018c36:	b2db      	uxtb	r3, r3
 8018c38:	73bb      	strb	r3, [r7, #14]
        buf[7] = ( tempVal& 0xFF );
 8018c3a:	697b      	ldr	r3, [r7, #20]
 8018c3c:	b2db      	uxtb	r3, r3
 8018c3e:	73fb      	strb	r3, [r7, #15]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8018c40:	7cfb      	ldrb	r3, [r7, #19]
 8018c42:	b29b      	uxth	r3, r3
 8018c44:	f107 0208 	add.w	r2, r7, #8
 8018c48:	218b      	movs	r1, #139	; 0x8b
 8018c4a:	4833      	ldr	r0, [pc, #204]	; (8018d18 <SUBGRF_SetModulationParams+0x18c>)
 8018c4c:	f7ed febc 	bl	80069c8 <HAL_SUBGHZ_ExecSetCmd>
        break;
 8018c50:	e058      	b.n	8018d04 <SUBGRF_SetModulationParams+0x178>
    case PACKET_TYPE_BPSK:
        n = 4;
 8018c52:	2304      	movs	r3, #4
 8018c54:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 8018c56:	687b      	ldr	r3, [r7, #4]
 8018c58:	691b      	ldr	r3, [r3, #16]
 8018c5a:	4a2d      	ldr	r2, [pc, #180]	; (8018d10 <SUBGRF_SetModulationParams+0x184>)
 8018c5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8018c60:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8018c62:	697b      	ldr	r3, [r7, #20]
 8018c64:	0c1b      	lsrs	r3, r3, #16
 8018c66:	b2db      	uxtb	r3, r3
 8018c68:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8018c6a:	697b      	ldr	r3, [r7, #20]
 8018c6c:	0a1b      	lsrs	r3, r3, #8
 8018c6e:	b2db      	uxtb	r3, r3
 8018c70:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 8018c72:	697b      	ldr	r3, [r7, #20]
 8018c74:	b2db      	uxtb	r3, r3
 8018c76:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 8018c78:	687b      	ldr	r3, [r7, #4]
 8018c7a:	7d1b      	ldrb	r3, [r3, #20]
 8018c7c:	72fb      	strb	r3, [r7, #11]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8018c7e:	7cfb      	ldrb	r3, [r7, #19]
 8018c80:	b29b      	uxth	r3, r3
 8018c82:	f107 0208 	add.w	r2, r7, #8
 8018c86:	218b      	movs	r1, #139	; 0x8b
 8018c88:	4823      	ldr	r0, [pc, #140]	; (8018d18 <SUBGRF_SetModulationParams+0x18c>)
 8018c8a:	f7ed fe9d 	bl	80069c8 <HAL_SUBGHZ_ExecSetCmd>
        break;
 8018c8e:	e039      	b.n	8018d04 <SUBGRF_SetModulationParams+0x178>
    case PACKET_TYPE_LORA:
        n = 4;
 8018c90:	2304      	movs	r3, #4
 8018c92:	74fb      	strb	r3, [r7, #19]
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 8018c94:	687b      	ldr	r3, [r7, #4]
 8018c96:	7e1b      	ldrb	r3, [r3, #24]
 8018c98:	723b      	strb	r3, [r7, #8]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 8018c9a:	687b      	ldr	r3, [r7, #4]
 8018c9c:	7e5b      	ldrb	r3, [r3, #25]
 8018c9e:	727b      	strb	r3, [r7, #9]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 8018ca0:	687b      	ldr	r3, [r7, #4]
 8018ca2:	7e9b      	ldrb	r3, [r3, #26]
 8018ca4:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 8018ca6:	687b      	ldr	r3, [r7, #4]
 8018ca8:	7edb      	ldrb	r3, [r3, #27]
 8018caa:	72fb      	strb	r3, [r7, #11]

        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8018cac:	7cfb      	ldrb	r3, [r7, #19]
 8018cae:	b29b      	uxth	r3, r3
 8018cb0:	f107 0208 	add.w	r2, r7, #8
 8018cb4:	218b      	movs	r1, #139	; 0x8b
 8018cb6:	4818      	ldr	r0, [pc, #96]	; (8018d18 <SUBGRF_SetModulationParams+0x18c>)
 8018cb8:	f7ed fe86 	bl	80069c8 <HAL_SUBGHZ_ExecSetCmd>

        break;
 8018cbc:	e022      	b.n	8018d04 <SUBGRF_SetModulationParams+0x178>
    case PACKET_TYPE_GMSK:
        n = 5;
 8018cbe:	2305      	movs	r3, #5
 8018cc0:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 8018cc2:	687b      	ldr	r3, [r7, #4]
 8018cc4:	685b      	ldr	r3, [r3, #4]
 8018cc6:	4a12      	ldr	r2, [pc, #72]	; (8018d10 <SUBGRF_SetModulationParams+0x184>)
 8018cc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8018ccc:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8018cce:	697b      	ldr	r3, [r7, #20]
 8018cd0:	0c1b      	lsrs	r3, r3, #16
 8018cd2:	b2db      	uxtb	r3, r3
 8018cd4:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8018cd6:	697b      	ldr	r3, [r7, #20]
 8018cd8:	0a1b      	lsrs	r3, r3, #8
 8018cda:	b2db      	uxtb	r3, r3
 8018cdc:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 8018cde:	697b      	ldr	r3, [r7, #20]
 8018ce0:	b2db      	uxtb	r3, r3
 8018ce2:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 8018ce4:	687b      	ldr	r3, [r7, #4]
 8018ce6:	7b1b      	ldrb	r3, [r3, #12]
 8018ce8:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 8018cea:	687b      	ldr	r3, [r7, #4]
 8018cec:	7b5b      	ldrb	r3, [r3, #13]
 8018cee:	733b      	strb	r3, [r7, #12]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8018cf0:	7cfb      	ldrb	r3, [r7, #19]
 8018cf2:	b29b      	uxth	r3, r3
 8018cf4:	f107 0208 	add.w	r2, r7, #8
 8018cf8:	218b      	movs	r1, #139	; 0x8b
 8018cfa:	4807      	ldr	r0, [pc, #28]	; (8018d18 <SUBGRF_SetModulationParams+0x18c>)
 8018cfc:	f7ed fe64 	bl	80069c8 <HAL_SUBGHZ_ExecSetCmd>
        break;
 8018d00:	e000      	b.n	8018d04 <SUBGRF_SetModulationParams+0x178>
    default:
    case PACKET_TYPE_NONE:
      break;
 8018d02:	bf00      	nop
    }
}
 8018d04:	bf00      	nop
 8018d06:	371c      	adds	r7, #28
 8018d08:	46bd      	mov	sp, r7
 8018d0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018d0c:	20001255 	.word	0x20001255
 8018d10:	3d090000 	.word	0x3d090000
 8018d14:	01e84800 	.word	0x01e84800
 8018d18:	200016dc 	.word	0x200016dc

08018d1c <SUBGRF_SetPacketParams>:

void SUBGRF_SetPacketParams( PacketParams_t *packetParams )
{
 8018d1c:	b580      	push	{r7, lr}
 8018d1e:	b086      	sub	sp, #24
 8018d20:	af00      	add	r7, sp, #0
 8018d22:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint8_t crcVal = 0;
 8018d24:	2300      	movs	r3, #0
 8018d26:	75bb      	strb	r3, [r7, #22]
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 8018d28:	f107 030c 	add.w	r3, r7, #12
 8018d2c:	2200      	movs	r2, #0
 8018d2e:	601a      	str	r2, [r3, #0]
 8018d30:	605a      	str	r2, [r3, #4]
 8018d32:	721a      	strb	r2, [r3, #8]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != packetParams->PacketType )
 8018d34:	687b      	ldr	r3, [r7, #4]
 8018d36:	781a      	ldrb	r2, [r3, #0]
 8018d38:	4b44      	ldr	r3, [pc, #272]	; (8018e4c <SUBGRF_SetPacketParams+0x130>)
 8018d3a:	781b      	ldrb	r3, [r3, #0]
 8018d3c:	429a      	cmp	r2, r3
 8018d3e:	d004      	beq.n	8018d4a <SUBGRF_SetPacketParams+0x2e>
    {
        SUBGRF_SetPacketType( packetParams->PacketType );
 8018d40:	687b      	ldr	r3, [r7, #4]
 8018d42:	781b      	ldrb	r3, [r3, #0]
 8018d44:	4618      	mov	r0, r3
 8018d46:	f7ff fe91 	bl	8018a6c <SUBGRF_SetPacketType>
    }

    switch( packetParams->PacketType )
 8018d4a:	687b      	ldr	r3, [r7, #4]
 8018d4c:	781b      	ldrb	r3, [r3, #0]
 8018d4e:	2b03      	cmp	r3, #3
 8018d50:	d878      	bhi.n	8018e44 <SUBGRF_SetPacketParams+0x128>
 8018d52:	a201      	add	r2, pc, #4	; (adr r2, 8018d58 <SUBGRF_SetPacketParams+0x3c>)
 8018d54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018d58:	08018d69 	.word	0x08018d69
 8018d5c:	08018df9 	.word	0x08018df9
 8018d60:	08018ded 	.word	0x08018ded
 8018d64:	08018d69 	.word	0x08018d69
    {
    case PACKET_TYPE_GMSK:
    case PACKET_TYPE_GFSK:
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 8018d68:	687b      	ldr	r3, [r7, #4]
 8018d6a:	7a5b      	ldrb	r3, [r3, #9]
 8018d6c:	2bf1      	cmp	r3, #241	; 0xf1
 8018d6e:	d10a      	bne.n	8018d86 <SUBGRF_SetPacketParams+0x6a>
        {
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 8018d70:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8018d74:	f7ff faf8 	bl	8018368 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 8018d78:	f248 0005 	movw	r0, #32773	; 0x8005
 8018d7c:	f7ff fb14 	bl	80183a8 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 8018d80:	2302      	movs	r3, #2
 8018d82:	75bb      	strb	r3, [r7, #22]
 8018d84:	e011      	b.n	8018daa <SUBGRF_SetPacketParams+0x8e>
        }
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 8018d86:	687b      	ldr	r3, [r7, #4]
 8018d88:	7a5b      	ldrb	r3, [r3, #9]
 8018d8a:	2bf2      	cmp	r3, #242	; 0xf2
 8018d8c:	d10a      	bne.n	8018da4 <SUBGRF_SetPacketParams+0x88>
        {
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 8018d8e:	f641 500f 	movw	r0, #7439	; 0x1d0f
 8018d92:	f7ff fae9 	bl	8018368 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 8018d96:	f241 0021 	movw	r0, #4129	; 0x1021
 8018d9a:	f7ff fb05 	bl	80183a8 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 8018d9e:	2306      	movs	r3, #6
 8018da0:	75bb      	strb	r3, [r7, #22]
 8018da2:	e002      	b.n	8018daa <SUBGRF_SetPacketParams+0x8e>
        }
        else
        {
            crcVal = packetParams->Params.Gfsk.CrcLength;
 8018da4:	687b      	ldr	r3, [r7, #4]
 8018da6:	7a5b      	ldrb	r3, [r3, #9]
 8018da8:	75bb      	strb	r3, [r7, #22]
        }
        n = 9;
 8018daa:	2309      	movs	r3, #9
 8018dac:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 8018dae:	687b      	ldr	r3, [r7, #4]
 8018db0:	885b      	ldrh	r3, [r3, #2]
 8018db2:	0a1b      	lsrs	r3, r3, #8
 8018db4:	b29b      	uxth	r3, r3
 8018db6:	b2db      	uxtb	r3, r3
 8018db8:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 8018dba:	687b      	ldr	r3, [r7, #4]
 8018dbc:	885b      	ldrh	r3, [r3, #2]
 8018dbe:	b2db      	uxtb	r3, r3
 8018dc0:	737b      	strb	r3, [r7, #13]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 8018dc2:	687b      	ldr	r3, [r7, #4]
 8018dc4:	791b      	ldrb	r3, [r3, #4]
 8018dc6:	73bb      	strb	r3, [r7, #14]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 8018dc8:	687b      	ldr	r3, [r7, #4]
 8018dca:	795b      	ldrb	r3, [r3, #5]
 8018dcc:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 8018dce:	687b      	ldr	r3, [r7, #4]
 8018dd0:	799b      	ldrb	r3, [r3, #6]
 8018dd2:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 8018dd4:	687b      	ldr	r3, [r7, #4]
 8018dd6:	79db      	ldrb	r3, [r3, #7]
 8018dd8:	747b      	strb	r3, [r7, #17]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 8018dda:	687b      	ldr	r3, [r7, #4]
 8018ddc:	7a1b      	ldrb	r3, [r3, #8]
 8018dde:	74bb      	strb	r3, [r7, #18]
        buf[7] = crcVal;
 8018de0:	7dbb      	ldrb	r3, [r7, #22]
 8018de2:	74fb      	strb	r3, [r7, #19]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 8018de4:	687b      	ldr	r3, [r7, #4]
 8018de6:	7a9b      	ldrb	r3, [r3, #10]
 8018de8:	753b      	strb	r3, [r7, #20]
        break;
 8018dea:	e022      	b.n	8018e32 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_BPSK:
        n = 1;
 8018dec:	2301      	movs	r3, #1
 8018dee:	75fb      	strb	r3, [r7, #23]
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 8018df0:	687b      	ldr	r3, [r7, #4]
 8018df2:	7b1b      	ldrb	r3, [r3, #12]
 8018df4:	733b      	strb	r3, [r7, #12]
        break;
 8018df6:	e01c      	b.n	8018e32 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_LORA:
        n = 6;
 8018df8:	2306      	movs	r3, #6
 8018dfa:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 8018dfc:	687b      	ldr	r3, [r7, #4]
 8018dfe:	89db      	ldrh	r3, [r3, #14]
 8018e00:	0a1b      	lsrs	r3, r3, #8
 8018e02:	b29b      	uxth	r3, r3
 8018e04:	b2db      	uxtb	r3, r3
 8018e06:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 8018e08:	687b      	ldr	r3, [r7, #4]
 8018e0a:	89db      	ldrh	r3, [r3, #14]
 8018e0c:	b2db      	uxtb	r3, r3
 8018e0e:	737b      	strb	r3, [r7, #13]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 8018e10:	687b      	ldr	r3, [r7, #4]
 8018e12:	7c1a      	ldrb	r2, [r3, #16]
 8018e14:	4b0e      	ldr	r3, [pc, #56]	; (8018e50 <SUBGRF_SetPacketParams+0x134>)
 8018e16:	4611      	mov	r1, r2
 8018e18:	7019      	strb	r1, [r3, #0]
 8018e1a:	4613      	mov	r3, r2
 8018e1c:	73bb      	strb	r3, [r7, #14]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 8018e1e:	687b      	ldr	r3, [r7, #4]
 8018e20:	7c5b      	ldrb	r3, [r3, #17]
 8018e22:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 8018e24:	687b      	ldr	r3, [r7, #4]
 8018e26:	7c9b      	ldrb	r3, [r3, #18]
 8018e28:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 8018e2a:	687b      	ldr	r3, [r7, #4]
 8018e2c:	7cdb      	ldrb	r3, [r3, #19]
 8018e2e:	747b      	strb	r3, [r7, #17]
        break;
 8018e30:	bf00      	nop
    default:
    case PACKET_TYPE_NONE:
        return;
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 8018e32:	7dfb      	ldrb	r3, [r7, #23]
 8018e34:	b29b      	uxth	r3, r3
 8018e36:	f107 020c 	add.w	r2, r7, #12
 8018e3a:	218c      	movs	r1, #140	; 0x8c
 8018e3c:	4805      	ldr	r0, [pc, #20]	; (8018e54 <SUBGRF_SetPacketParams+0x138>)
 8018e3e:	f7ed fdc3 	bl	80069c8 <HAL_SUBGHZ_ExecSetCmd>
 8018e42:	e000      	b.n	8018e46 <SUBGRF_SetPacketParams+0x12a>
        return;
 8018e44:	bf00      	nop
}
 8018e46:	3718      	adds	r7, #24
 8018e48:	46bd      	mov	sp, r7
 8018e4a:	bd80      	pop	{r7, pc}
 8018e4c:	20001255 	.word	0x20001255
 8018e50:	20001256 	.word	0x20001256
 8018e54:	200016dc 	.word	0x200016dc

08018e58 <SUBGRF_SetBufferBaseAddress>:
    SUBGRF_WriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
    OperatingMode = MODE_CAD;
}

void SUBGRF_SetBufferBaseAddress( uint8_t txBaseAddress, uint8_t rxBaseAddress )
{
 8018e58:	b580      	push	{r7, lr}
 8018e5a:	b084      	sub	sp, #16
 8018e5c:	af00      	add	r7, sp, #0
 8018e5e:	4603      	mov	r3, r0
 8018e60:	460a      	mov	r2, r1
 8018e62:	71fb      	strb	r3, [r7, #7]
 8018e64:	4613      	mov	r3, r2
 8018e66:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = txBaseAddress;
 8018e68:	79fb      	ldrb	r3, [r7, #7]
 8018e6a:	733b      	strb	r3, [r7, #12]
    buf[1] = rxBaseAddress;
 8018e6c:	79bb      	ldrb	r3, [r7, #6]
 8018e6e:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 8018e70:	f107 020c 	add.w	r2, r7, #12
 8018e74:	2302      	movs	r3, #2
 8018e76:	218f      	movs	r1, #143	; 0x8f
 8018e78:	4803      	ldr	r0, [pc, #12]	; (8018e88 <SUBGRF_SetBufferBaseAddress+0x30>)
 8018e7a:	f7ed fda5 	bl	80069c8 <HAL_SUBGHZ_ExecSetCmd>
}
 8018e7e:	bf00      	nop
 8018e80:	3710      	adds	r7, #16
 8018e82:	46bd      	mov	sp, r7
 8018e84:	bd80      	pop	{r7, pc}
 8018e86:	bf00      	nop
 8018e88:	200016dc 	.word	0x200016dc

08018e8c <SUBGRF_GetRssiInst>:
    status.Fields.ChipMode = ( stat & ( 0x07 << 4 ) ) >> 4;
    return status;
}

int8_t SUBGRF_GetRssiInst( void )
{
 8018e8c:	b580      	push	{r7, lr}
 8018e8e:	b082      	sub	sp, #8
 8018e90:	af00      	add	r7, sp, #0
    uint8_t buf[1];
    int8_t rssi = 0;
 8018e92:	2300      	movs	r3, #0
 8018e94:	71fb      	strb	r3, [r7, #7]

    SUBGRF_ReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 8018e96:	1d3a      	adds	r2, r7, #4
 8018e98:	2301      	movs	r3, #1
 8018e9a:	2115      	movs	r1, #21
 8018e9c:	4806      	ldr	r0, [pc, #24]	; (8018eb8 <SUBGRF_GetRssiInst+0x2c>)
 8018e9e:	f7ed fdf2 	bl	8006a86 <HAL_SUBGHZ_ExecGetCmd>
    rssi = -buf[0] >> 1;
 8018ea2:	793b      	ldrb	r3, [r7, #4]
 8018ea4:	425b      	negs	r3, r3
 8018ea6:	105b      	asrs	r3, r3, #1
 8018ea8:	71fb      	strb	r3, [r7, #7]
    return rssi;
 8018eaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8018eae:	4618      	mov	r0, r3
 8018eb0:	3708      	adds	r7, #8
 8018eb2:	46bd      	mov	sp, r7
 8018eb4:	bd80      	pop	{r7, pc}
 8018eb6:	bf00      	nop
 8018eb8:	200016dc 	.word	0x200016dc

08018ebc <SUBGRF_GetRxBufferStatus>:

void SUBGRF_GetRxBufferStatus( uint8_t *payloadLength, uint8_t *rxStartBufferPointer )
{
 8018ebc:	b580      	push	{r7, lr}
 8018ebe:	b084      	sub	sp, #16
 8018ec0:	af00      	add	r7, sp, #0
 8018ec2:	6078      	str	r0, [r7, #4]
 8018ec4:	6039      	str	r1, [r7, #0]
    uint8_t status[2];

    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 8018ec6:	f107 020c 	add.w	r2, r7, #12
 8018eca:	2302      	movs	r3, #2
 8018ecc:	2113      	movs	r1, #19
 8018ece:	4810      	ldr	r0, [pc, #64]	; (8018f10 <SUBGRF_GetRxBufferStatus+0x54>)
 8018ed0:	f7ed fdd9 	bl	8006a86 <HAL_SUBGHZ_ExecGetCmd>

    // In case of LORA fixed header, the payloadLength is obtained by reading
    // the register REG_LR_PAYLOADLENGTH
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 8018ed4:	f7ff fde8 	bl	8018aa8 <SUBGRF_GetPacketType>
 8018ed8:	4603      	mov	r3, r0
 8018eda:	2b01      	cmp	r3, #1
 8018edc:	d10d      	bne.n	8018efa <SUBGRF_GetRxBufferStatus+0x3e>
 8018ede:	4b0d      	ldr	r3, [pc, #52]	; (8018f14 <SUBGRF_GetRxBufferStatus+0x58>)
 8018ee0:	781b      	ldrb	r3, [r3, #0]
 8018ee2:	b2db      	uxtb	r3, r3
 8018ee4:	2b01      	cmp	r3, #1
 8018ee6:	d108      	bne.n	8018efa <SUBGRF_GetRxBufferStatus+0x3e>
    {
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 8018ee8:	f240 7002 	movw	r0, #1794	; 0x702
 8018eec:	f000 f87c 	bl	8018fe8 <SUBGRF_ReadRegister>
 8018ef0:	4603      	mov	r3, r0
 8018ef2:	461a      	mov	r2, r3
 8018ef4:	687b      	ldr	r3, [r7, #4]
 8018ef6:	701a      	strb	r2, [r3, #0]
 8018ef8:	e002      	b.n	8018f00 <SUBGRF_GetRxBufferStatus+0x44>
    }
    else
    {
        *payloadLength = status[0];
 8018efa:	7b3a      	ldrb	r2, [r7, #12]
 8018efc:	687b      	ldr	r3, [r7, #4]
 8018efe:	701a      	strb	r2, [r3, #0]
    }
    *rxStartBufferPointer = status[1];
 8018f00:	7b7a      	ldrb	r2, [r7, #13]
 8018f02:	683b      	ldr	r3, [r7, #0]
 8018f04:	701a      	strb	r2, [r3, #0]
}
 8018f06:	bf00      	nop
 8018f08:	3710      	adds	r7, #16
 8018f0a:	46bd      	mov	sp, r7
 8018f0c:	bd80      	pop	{r7, pc}
 8018f0e:	bf00      	nop
 8018f10:	200016dc 	.word	0x200016dc
 8018f14:	20001256 	.word	0x20001256

08018f18 <SUBGRF_GetPacketStatus>:

void SUBGRF_GetPacketStatus( PacketStatus_t *pktStatus )
{
 8018f18:	b580      	push	{r7, lr}
 8018f1a:	b084      	sub	sp, #16
 8018f1c:	af00      	add	r7, sp, #0
 8018f1e:	6078      	str	r0, [r7, #4]
    uint8_t status[3];

    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 8018f20:	f107 020c 	add.w	r2, r7, #12
 8018f24:	2303      	movs	r3, #3
 8018f26:	2114      	movs	r1, #20
 8018f28:	4823      	ldr	r0, [pc, #140]	; (8018fb8 <SUBGRF_GetPacketStatus+0xa0>)
 8018f2a:	f7ed fdac 	bl	8006a86 <HAL_SUBGHZ_ExecGetCmd>

    pktStatus->packetType = SUBGRF_GetPacketType( );
 8018f2e:	f7ff fdbb 	bl	8018aa8 <SUBGRF_GetPacketType>
 8018f32:	4603      	mov	r3, r0
 8018f34:	461a      	mov	r2, r3
 8018f36:	687b      	ldr	r3, [r7, #4]
 8018f38:	701a      	strb	r2, [r3, #0]
    switch( pktStatus->packetType )
 8018f3a:	687b      	ldr	r3, [r7, #4]
 8018f3c:	781b      	ldrb	r3, [r3, #0]
 8018f3e:	2b00      	cmp	r3, #0
 8018f40:	d002      	beq.n	8018f48 <SUBGRF_GetPacketStatus+0x30>
 8018f42:	2b01      	cmp	r3, #1
 8018f44:	d013      	beq.n	8018f6e <SUBGRF_GetPacketStatus+0x56>
 8018f46:	e02a      	b.n	8018f9e <SUBGRF_GetPacketStatus+0x86>
    {
        case PACKET_TYPE_GFSK:
            pktStatus->Params.Gfsk.RxStatus = status[0];
 8018f48:	7b3a      	ldrb	r2, [r7, #12]
 8018f4a:	687b      	ldr	r3, [r7, #4]
 8018f4c:	711a      	strb	r2, [r3, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 8018f4e:	7b7b      	ldrb	r3, [r7, #13]
 8018f50:	425b      	negs	r3, r3
 8018f52:	105b      	asrs	r3, r3, #1
 8018f54:	b25a      	sxtb	r2, r3
 8018f56:	687b      	ldr	r3, [r7, #4]
 8018f58:	719a      	strb	r2, [r3, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 8018f5a:	7bbb      	ldrb	r3, [r7, #14]
 8018f5c:	425b      	negs	r3, r3
 8018f5e:	105b      	asrs	r3, r3, #1
 8018f60:	b25a      	sxtb	r2, r3
 8018f62:	687b      	ldr	r3, [r7, #4]
 8018f64:	715a      	strb	r2, [r3, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 8018f66:	687b      	ldr	r3, [r7, #4]
 8018f68:	2200      	movs	r2, #0
 8018f6a:	609a      	str	r2, [r3, #8]
            break;
 8018f6c:	e020      	b.n	8018fb0 <SUBGRF_GetPacketStatus+0x98>

        case PACKET_TYPE_LORA:
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 8018f6e:	7b3b      	ldrb	r3, [r7, #12]
 8018f70:	425b      	negs	r3, r3
 8018f72:	105b      	asrs	r3, r3, #1
 8018f74:	b25a      	sxtb	r2, r3
 8018f76:	687b      	ldr	r3, [r7, #4]
 8018f78:	731a      	strb	r2, [r3, #12]
            // Returns SNR value [dB] rounded to the nearest integer value
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 8018f7a:	7b7b      	ldrb	r3, [r7, #13]
 8018f7c:	b25b      	sxtb	r3, r3
 8018f7e:	3302      	adds	r3, #2
 8018f80:	109b      	asrs	r3, r3, #2
 8018f82:	b25a      	sxtb	r2, r3
 8018f84:	687b      	ldr	r3, [r7, #4]
 8018f86:	735a      	strb	r2, [r3, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 8018f88:	7bbb      	ldrb	r3, [r7, #14]
 8018f8a:	425b      	negs	r3, r3
 8018f8c:	105b      	asrs	r3, r3, #1
 8018f8e:	b25a      	sxtb	r2, r3
 8018f90:	687b      	ldr	r3, [r7, #4]
 8018f92:	739a      	strb	r2, [r3, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 8018f94:	4b09      	ldr	r3, [pc, #36]	; (8018fbc <SUBGRF_GetPacketStatus+0xa4>)
 8018f96:	681a      	ldr	r2, [r3, #0]
 8018f98:	687b      	ldr	r3, [r7, #4]
 8018f9a:	611a      	str	r2, [r3, #16]
            break;
 8018f9c:	e008      	b.n	8018fb0 <SUBGRF_GetPacketStatus+0x98>

        default:
        case PACKET_TYPE_NONE:
            // In that specific case, we set everything in the pktStatus to zeros
            // and reset the packet type accordingly
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 8018f9e:	2214      	movs	r2, #20
 8018fa0:	2100      	movs	r1, #0
 8018fa2:	6878      	ldr	r0, [r7, #4]
 8018fa4:	f000 fa56 	bl	8019454 <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 8018fa8:	687b      	ldr	r3, [r7, #4]
 8018faa:	220f      	movs	r2, #15
 8018fac:	701a      	strb	r2, [r3, #0]
            break;
 8018fae:	bf00      	nop
    }
}
 8018fb0:	bf00      	nop
 8018fb2:	3710      	adds	r7, #16
 8018fb4:	46bd      	mov	sp, r7
 8018fb6:	bd80      	pop	{r7, pc}
 8018fb8:	200016dc 	.word	0x200016dc
 8018fbc:	20001258 	.word	0x20001258

08018fc0 <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 8018fc0:	b580      	push	{r7, lr}
 8018fc2:	b082      	sub	sp, #8
 8018fc4:	af00      	add	r7, sp, #0
 8018fc6:	4603      	mov	r3, r0
 8018fc8:	460a      	mov	r2, r1
 8018fca:	80fb      	strh	r3, [r7, #6]
 8018fcc:	4613      	mov	r3, r2
 8018fce:	717b      	strb	r3, [r7, #5]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 8018fd0:	1d7a      	adds	r2, r7, #5
 8018fd2:	88f9      	ldrh	r1, [r7, #6]
 8018fd4:	2301      	movs	r3, #1
 8018fd6:	4803      	ldr	r0, [pc, #12]	; (8018fe4 <SUBGRF_WriteRegister+0x24>)
 8018fd8:	f7ed fc36 	bl	8006848 <HAL_SUBGHZ_WriteRegisters>
}
 8018fdc:	bf00      	nop
 8018fde:	3708      	adds	r7, #8
 8018fe0:	46bd      	mov	sp, r7
 8018fe2:	bd80      	pop	{r7, pc}
 8018fe4:	200016dc 	.word	0x200016dc

08018fe8 <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 8018fe8:	b580      	push	{r7, lr}
 8018fea:	b084      	sub	sp, #16
 8018fec:	af00      	add	r7, sp, #0
 8018fee:	4603      	mov	r3, r0
 8018ff0:	80fb      	strh	r3, [r7, #6]
    uint8_t data;
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 8018ff2:	f107 020f 	add.w	r2, r7, #15
 8018ff6:	88f9      	ldrh	r1, [r7, #6]
 8018ff8:	2301      	movs	r3, #1
 8018ffa:	4804      	ldr	r0, [pc, #16]	; (801900c <SUBGRF_ReadRegister+0x24>)
 8018ffc:	f7ed fc83 	bl	8006906 <HAL_SUBGHZ_ReadRegisters>
    return data;
 8019000:	7bfb      	ldrb	r3, [r7, #15]
}
 8019002:	4618      	mov	r0, r3
 8019004:	3710      	adds	r7, #16
 8019006:	46bd      	mov	sp, r7
 8019008:	bd80      	pop	{r7, pc}
 801900a:	bf00      	nop
 801900c:	200016dc 	.word	0x200016dc

08019010 <SUBGRF_WriteRegisters>:

void SUBGRF_WriteRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 8019010:	b580      	push	{r7, lr}
 8019012:	b082      	sub	sp, #8
 8019014:	af00      	add	r7, sp, #0
 8019016:	4603      	mov	r3, r0
 8019018:	6039      	str	r1, [r7, #0]
 801901a:	80fb      	strh	r3, [r7, #6]
 801901c:	4613      	mov	r3, r2
 801901e:	80bb      	strh	r3, [r7, #4]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 8019020:	88bb      	ldrh	r3, [r7, #4]
 8019022:	88f9      	ldrh	r1, [r7, #6]
 8019024:	683a      	ldr	r2, [r7, #0]
 8019026:	4803      	ldr	r0, [pc, #12]	; (8019034 <SUBGRF_WriteRegisters+0x24>)
 8019028:	f7ed fc0e 	bl	8006848 <HAL_SUBGHZ_WriteRegisters>
}
 801902c:	bf00      	nop
 801902e:	3708      	adds	r7, #8
 8019030:	46bd      	mov	sp, r7
 8019032:	bd80      	pop	{r7, pc}
 8019034:	200016dc 	.word	0x200016dc

08019038 <SUBGRF_ReadRegisters>:

void SUBGRF_ReadRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 8019038:	b580      	push	{r7, lr}
 801903a:	b082      	sub	sp, #8
 801903c:	af00      	add	r7, sp, #0
 801903e:	4603      	mov	r3, r0
 8019040:	6039      	str	r1, [r7, #0]
 8019042:	80fb      	strh	r3, [r7, #6]
 8019044:	4613      	mov	r3, r2
 8019046:	80bb      	strh	r3, [r7, #4]
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 8019048:	88bb      	ldrh	r3, [r7, #4]
 801904a:	88f9      	ldrh	r1, [r7, #6]
 801904c:	683a      	ldr	r2, [r7, #0]
 801904e:	4803      	ldr	r0, [pc, #12]	; (801905c <SUBGRF_ReadRegisters+0x24>)
 8019050:	f7ed fc59 	bl	8006906 <HAL_SUBGHZ_ReadRegisters>
}
 8019054:	bf00      	nop
 8019056:	3708      	adds	r7, #8
 8019058:	46bd      	mov	sp, r7
 801905a:	bd80      	pop	{r7, pc}
 801905c:	200016dc 	.word	0x200016dc

08019060 <SUBGRF_WriteBuffer>:

void SUBGRF_WriteBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 8019060:	b580      	push	{r7, lr}
 8019062:	b082      	sub	sp, #8
 8019064:	af00      	add	r7, sp, #0
 8019066:	4603      	mov	r3, r0
 8019068:	6039      	str	r1, [r7, #0]
 801906a:	71fb      	strb	r3, [r7, #7]
 801906c:	4613      	mov	r3, r2
 801906e:	71bb      	strb	r3, [r7, #6]
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 8019070:	79bb      	ldrb	r3, [r7, #6]
 8019072:	b29b      	uxth	r3, r3
 8019074:	79f9      	ldrb	r1, [r7, #7]
 8019076:	683a      	ldr	r2, [r7, #0]
 8019078:	4803      	ldr	r0, [pc, #12]	; (8019088 <SUBGRF_WriteBuffer+0x28>)
 801907a:	f7ed fd58 	bl	8006b2e <HAL_SUBGHZ_WriteBuffer>
}
 801907e:	bf00      	nop
 8019080:	3708      	adds	r7, #8
 8019082:	46bd      	mov	sp, r7
 8019084:	bd80      	pop	{r7, pc}
 8019086:	bf00      	nop
 8019088:	200016dc 	.word	0x200016dc

0801908c <SUBGRF_ReadBuffer>:

void SUBGRF_ReadBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 801908c:	b580      	push	{r7, lr}
 801908e:	b082      	sub	sp, #8
 8019090:	af00      	add	r7, sp, #0
 8019092:	4603      	mov	r3, r0
 8019094:	6039      	str	r1, [r7, #0]
 8019096:	71fb      	strb	r3, [r7, #7]
 8019098:	4613      	mov	r3, r2
 801909a:	71bb      	strb	r3, [r7, #6]
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 801909c:	79bb      	ldrb	r3, [r7, #6]
 801909e:	b29b      	uxth	r3, r3
 80190a0:	79f9      	ldrb	r1, [r7, #7]
 80190a2:	683a      	ldr	r2, [r7, #0]
 80190a4:	4803      	ldr	r0, [pc, #12]	; (80190b4 <SUBGRF_ReadBuffer+0x28>)
 80190a6:	f7ed fd95 	bl	8006bd4 <HAL_SUBGHZ_ReadBuffer>
}
 80190aa:	bf00      	nop
 80190ac:	3708      	adds	r7, #8
 80190ae:	46bd      	mov	sp, r7
 80190b0:	bd80      	pop	{r7, pc}
 80190b2:	bf00      	nop
 80190b4:	200016dc 	.word	0x200016dc

080190b8 <SUBGRF_SetSwitch>:

void SUBGRF_SetSwitch( uint8_t paSelect, RFState_t rxtx )
{
 80190b8:	b580      	push	{r7, lr}
 80190ba:	b084      	sub	sp, #16
 80190bc:	af00      	add	r7, sp, #0
 80190be:	4603      	mov	r3, r0
 80190c0:	460a      	mov	r2, r1
 80190c2:	71fb      	strb	r3, [r7, #7]
 80190c4:	4613      	mov	r3, r2
 80190c6:	71bb      	strb	r3, [r7, #6]
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 80190c8:	2301      	movs	r3, #1
 80190ca:	73fb      	strb	r3, [r7, #15]

    if (rxtx == RFSWITCH_TX)
 80190cc:	79bb      	ldrb	r3, [r7, #6]
 80190ce:	2b01      	cmp	r3, #1
 80190d0:	d10d      	bne.n	80190ee <SUBGRF_SetSwitch+0x36>
    {
        if (paSelect == RFO_LP)
 80190d2:	79fb      	ldrb	r3, [r7, #7]
 80190d4:	2b01      	cmp	r3, #1
 80190d6:	d104      	bne.n	80190e2 <SUBGRF_SetSwitch+0x2a>
        {
            state = RBI_SWITCH_RFO_LP;
 80190d8:	2302      	movs	r3, #2
 80190da:	73fb      	strb	r3, [r7, #15]
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 80190dc:	2004      	movs	r0, #4
 80190de:	f000 f8d9 	bl	8019294 <Radio_SMPS_Set>
        }
        if (paSelect == RFO_HP)
 80190e2:	79fb      	ldrb	r3, [r7, #7]
 80190e4:	2b02      	cmp	r3, #2
 80190e6:	d107      	bne.n	80190f8 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RFO_HP;
 80190e8:	2303      	movs	r3, #3
 80190ea:	73fb      	strb	r3, [r7, #15]
 80190ec:	e004      	b.n	80190f8 <SUBGRF_SetSwitch+0x40>
        }
    }
    else
    {
        if (rxtx == RFSWITCH_RX)
 80190ee:	79bb      	ldrb	r3, [r7, #6]
 80190f0:	2b00      	cmp	r3, #0
 80190f2:	d101      	bne.n	80190f8 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RX;
 80190f4:	2301      	movs	r3, #1
 80190f6:	73fb      	strb	r3, [r7, #15]
        }
    }
    RBI_ConfigRFSwitch(state);
 80190f8:	7bfb      	ldrb	r3, [r7, #15]
 80190fa:	4618      	mov	r0, r3
 80190fc:	f7f0 f8fe 	bl	80092fc <RBI_ConfigRFSwitch>
}
 8019100:	bf00      	nop
 8019102:	3710      	adds	r7, #16
 8019104:	46bd      	mov	sp, r7
 8019106:	bd80      	pop	{r7, pc}

08019108 <SUBGRF_SetRfTxPower>:

uint8_t SUBGRF_SetRfTxPower( int8_t power ) 
{
 8019108:	b580      	push	{r7, lr}
 801910a:	b084      	sub	sp, #16
 801910c:	af00      	add	r7, sp, #0
 801910e:	4603      	mov	r3, r0
 8019110:	71fb      	strb	r3, [r7, #7]
    uint8_t paSelect= RFO_LP;
 8019112:	2301      	movs	r3, #1
 8019114:	73fb      	strb	r3, [r7, #15]

    int32_t TxConfig = RBI_GetTxConfig();
 8019116:	f7f0 f94d 	bl	80093b4 <RBI_GetTxConfig>
 801911a:	60b8      	str	r0, [r7, #8]

    switch (TxConfig)
 801911c:	68bb      	ldr	r3, [r7, #8]
 801911e:	2b01      	cmp	r3, #1
 8019120:	d00e      	beq.n	8019140 <SUBGRF_SetRfTxPower+0x38>
 8019122:	2b02      	cmp	r3, #2
 8019124:	d00f      	beq.n	8019146 <SUBGRF_SetRfTxPower+0x3e>
 8019126:	2b00      	cmp	r3, #0
 8019128:	d000      	beq.n	801912c <SUBGRF_SetRfTxPower+0x24>
        {
            paSelect = RFO_HP;
            break;
        }
        default:
            break;
 801912a:	e00f      	b.n	801914c <SUBGRF_SetRfTxPower+0x44>
            if (power > 15)
 801912c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8019130:	2b0f      	cmp	r3, #15
 8019132:	dd02      	ble.n	801913a <SUBGRF_SetRfTxPower+0x32>
                paSelect = RFO_HP;
 8019134:	2302      	movs	r3, #2
 8019136:	73fb      	strb	r3, [r7, #15]
            break;
 8019138:	e008      	b.n	801914c <SUBGRF_SetRfTxPower+0x44>
                paSelect = RFO_LP;
 801913a:	2301      	movs	r3, #1
 801913c:	73fb      	strb	r3, [r7, #15]
            break;
 801913e:	e005      	b.n	801914c <SUBGRF_SetRfTxPower+0x44>
            paSelect = RFO_LP;
 8019140:	2301      	movs	r3, #1
 8019142:	73fb      	strb	r3, [r7, #15]
            break;
 8019144:	e002      	b.n	801914c <SUBGRF_SetRfTxPower+0x44>
            paSelect = RFO_HP;
 8019146:	2302      	movs	r3, #2
 8019148:	73fb      	strb	r3, [r7, #15]
            break;
 801914a:	bf00      	nop
    }

    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 801914c:	f997 1007 	ldrsb.w	r1, [r7, #7]
 8019150:	7bfb      	ldrb	r3, [r7, #15]
 8019152:	2202      	movs	r2, #2
 8019154:	4618      	mov	r0, r3
 8019156:	f7ff fcb1 	bl	8018abc <SUBGRF_SetTxParams>

    return paSelect;
 801915a:	7bfb      	ldrb	r3, [r7, #15]
}
 801915c:	4618      	mov	r0, r3
 801915e:	3710      	adds	r7, #16
 8019160:	46bd      	mov	sp, r7
 8019162:	bd80      	pop	{r7, pc}

08019164 <SUBGRF_GetRadioWakeUpTime>:

uint32_t SUBGRF_GetRadioWakeUpTime( void )
{
 8019164:	b580      	push	{r7, lr}
 8019166:	af00      	add	r7, sp, #0
    return ( uint32_t ) RBI_GetWakeUpTime();
 8019168:	f7f0 f92b 	bl	80093c2 <RBI_GetWakeUpTime>
 801916c:	4603      	mov	r3, r0
}
 801916e:	4618      	mov	r0, r3
 8019170:	bd80      	pop	{r7, pc}
	...

08019174 <HAL_SUBGHZ_TxCpltCallback>:

/* HAL_SUBGHz Callbacks definitions */ 
void HAL_SUBGHZ_TxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8019174:	b580      	push	{r7, lr}
 8019176:	b082      	sub	sp, #8
 8019178:	af00      	add	r7, sp, #0
 801917a:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_TX_DONE );
 801917c:	4b03      	ldr	r3, [pc, #12]	; (801918c <HAL_SUBGHZ_TxCpltCallback+0x18>)
 801917e:	681b      	ldr	r3, [r3, #0]
 8019180:	2001      	movs	r0, #1
 8019182:	4798      	blx	r3
}
 8019184:	bf00      	nop
 8019186:	3708      	adds	r7, #8
 8019188:	46bd      	mov	sp, r7
 801918a:	bd80      	pop	{r7, pc}
 801918c:	20001260 	.word	0x20001260

08019190 <HAL_SUBGHZ_RxCpltCallback>:

void HAL_SUBGHZ_RxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8019190:	b580      	push	{r7, lr}
 8019192:	b082      	sub	sp, #8
 8019194:	af00      	add	r7, sp, #0
 8019196:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_DONE );
 8019198:	4b03      	ldr	r3, [pc, #12]	; (80191a8 <HAL_SUBGHZ_RxCpltCallback+0x18>)
 801919a:	681b      	ldr	r3, [r3, #0]
 801919c:	2002      	movs	r0, #2
 801919e:	4798      	blx	r3
}
 80191a0:	bf00      	nop
 80191a2:	3708      	adds	r7, #8
 80191a4:	46bd      	mov	sp, r7
 80191a6:	bd80      	pop	{r7, pc}
 80191a8:	20001260 	.word	0x20001260

080191ac <HAL_SUBGHZ_CRCErrorCallback>:

void HAL_SUBGHZ_CRCErrorCallback (SUBGHZ_HandleTypeDef *hsubghz)
{
 80191ac:	b580      	push	{r7, lr}
 80191ae:	b082      	sub	sp, #8
 80191b0:	af00      	add	r7, sp, #0
 80191b2:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_CRC_ERROR);
 80191b4:	4b03      	ldr	r3, [pc, #12]	; (80191c4 <HAL_SUBGHZ_CRCErrorCallback+0x18>)
 80191b6:	681b      	ldr	r3, [r3, #0]
 80191b8:	2040      	movs	r0, #64	; 0x40
 80191ba:	4798      	blx	r3
}
 80191bc:	bf00      	nop
 80191be:	3708      	adds	r7, #8
 80191c0:	46bd      	mov	sp, r7
 80191c2:	bd80      	pop	{r7, pc}
 80191c4:	20001260 	.word	0x20001260

080191c8 <HAL_SUBGHZ_CADStatusCallback>:

void HAL_SUBGHZ_CADStatusCallback(SUBGHZ_HandleTypeDef *hsubghz, HAL_SUBGHZ_CadStatusTypeDef cadstatus)
{
 80191c8:	b580      	push	{r7, lr}
 80191ca:	b082      	sub	sp, #8
 80191cc:	af00      	add	r7, sp, #0
 80191ce:	6078      	str	r0, [r7, #4]
 80191d0:	460b      	mov	r3, r1
 80191d2:	70fb      	strb	r3, [r7, #3]
    switch (cadstatus)
 80191d4:	78fb      	ldrb	r3, [r7, #3]
 80191d6:	2b00      	cmp	r3, #0
 80191d8:	d002      	beq.n	80191e0 <HAL_SUBGHZ_CADStatusCallback+0x18>
 80191da:	2b01      	cmp	r3, #1
 80191dc:	d005      	beq.n	80191ea <HAL_SUBGHZ_CADStatusCallback+0x22>
            break;
        case HAL_SUBGHZ_CAD_DETECTED:
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
            break;
        default:
            break;
 80191de:	e00a      	b.n	80191f6 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_CLEAR);
 80191e0:	4b07      	ldr	r3, [pc, #28]	; (8019200 <HAL_SUBGHZ_CADStatusCallback+0x38>)
 80191e2:	681b      	ldr	r3, [r3, #0]
 80191e4:	2080      	movs	r0, #128	; 0x80
 80191e6:	4798      	blx	r3
            break;
 80191e8:	e005      	b.n	80191f6 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
 80191ea:	4b05      	ldr	r3, [pc, #20]	; (8019200 <HAL_SUBGHZ_CADStatusCallback+0x38>)
 80191ec:	681b      	ldr	r3, [r3, #0]
 80191ee:	f44f 7080 	mov.w	r0, #256	; 0x100
 80191f2:	4798      	blx	r3
            break;
 80191f4:	bf00      	nop
    }
}
 80191f6:	bf00      	nop
 80191f8:	3708      	adds	r7, #8
 80191fa:	46bd      	mov	sp, r7
 80191fc:	bd80      	pop	{r7, pc}
 80191fe:	bf00      	nop
 8019200:	20001260 	.word	0x20001260

08019204 <HAL_SUBGHZ_RxTxTimeoutCallback>:

void HAL_SUBGHZ_RxTxTimeoutCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8019204:	b580      	push	{r7, lr}
 8019206:	b082      	sub	sp, #8
 8019208:	af00      	add	r7, sp, #0
 801920a:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 801920c:	4b04      	ldr	r3, [pc, #16]	; (8019220 <HAL_SUBGHZ_RxTxTimeoutCallback+0x1c>)
 801920e:	681b      	ldr	r3, [r3, #0]
 8019210:	f44f 7000 	mov.w	r0, #512	; 0x200
 8019214:	4798      	blx	r3
}
 8019216:	bf00      	nop
 8019218:	3708      	adds	r7, #8
 801921a:	46bd      	mov	sp, r7
 801921c:	bd80      	pop	{r7, pc}
 801921e:	bf00      	nop
 8019220:	20001260 	.word	0x20001260

08019224 <HAL_SUBGHZ_HeaderErrorCallback>:

void HAL_SUBGHZ_HeaderErrorCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8019224:	b580      	push	{r7, lr}
 8019226:	b082      	sub	sp, #8
 8019228:	af00      	add	r7, sp, #0
 801922a:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 801922c:	4b03      	ldr	r3, [pc, #12]	; (801923c <HAL_SUBGHZ_HeaderErrorCallback+0x18>)
 801922e:	681b      	ldr	r3, [r3, #0]
 8019230:	2020      	movs	r0, #32
 8019232:	4798      	blx	r3
}
 8019234:	bf00      	nop
 8019236:	3708      	adds	r7, #8
 8019238:	46bd      	mov	sp, r7
 801923a:	bd80      	pop	{r7, pc}
 801923c:	20001260 	.word	0x20001260

08019240 <HAL_SUBGHZ_PreambleDetectedCallback>:

void HAL_SUBGHZ_PreambleDetectedCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8019240:	b580      	push	{r7, lr}
 8019242:	b082      	sub	sp, #8
 8019244:	af00      	add	r7, sp, #0
 8019246:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 8019248:	4b03      	ldr	r3, [pc, #12]	; (8019258 <HAL_SUBGHZ_PreambleDetectedCallback+0x18>)
 801924a:	681b      	ldr	r3, [r3, #0]
 801924c:	2004      	movs	r0, #4
 801924e:	4798      	blx	r3
}
 8019250:	bf00      	nop
 8019252:	3708      	adds	r7, #8
 8019254:	46bd      	mov	sp, r7
 8019256:	bd80      	pop	{r7, pc}
 8019258:	20001260 	.word	0x20001260

0801925c <HAL_SUBGHZ_SyncWordValidCallback>:

void HAL_SUBGHZ_SyncWordValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801925c:	b580      	push	{r7, lr}
 801925e:	b082      	sub	sp, #8
 8019260:	af00      	add	r7, sp, #0
 8019262:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 8019264:	4b03      	ldr	r3, [pc, #12]	; (8019274 <HAL_SUBGHZ_SyncWordValidCallback+0x18>)
 8019266:	681b      	ldr	r3, [r3, #0]
 8019268:	2008      	movs	r0, #8
 801926a:	4798      	blx	r3
}
 801926c:	bf00      	nop
 801926e:	3708      	adds	r7, #8
 8019270:	46bd      	mov	sp, r7
 8019272:	bd80      	pop	{r7, pc}
 8019274:	20001260 	.word	0x20001260

08019278 <HAL_SUBGHZ_HeaderValidCallback>:

void HAL_SUBGHZ_HeaderValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8019278:	b580      	push	{r7, lr}
 801927a:	b082      	sub	sp, #8
 801927c:	af00      	add	r7, sp, #0
 801927e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
 8019280:	4b03      	ldr	r3, [pc, #12]	; (8019290 <HAL_SUBGHZ_HeaderValidCallback+0x18>)
 8019282:	681b      	ldr	r3, [r3, #0]
 8019284:	2010      	movs	r0, #16
 8019286:	4798      	blx	r3
}
 8019288:	bf00      	nop
 801928a:	3708      	adds	r7, #8
 801928c:	46bd      	mov	sp, r7
 801928e:	bd80      	pop	{r7, pc}
 8019290:	20001260 	.word	0x20001260

08019294 <Radio_SMPS_Set>:

static void Radio_SMPS_Set(uint8_t level)
{
 8019294:	b580      	push	{r7, lr}
 8019296:	b084      	sub	sp, #16
 8019298:	af00      	add	r7, sp, #0
 801929a:	4603      	mov	r3, r0
 801929c:	71fb      	strb	r3, [r7, #7]
  if ( 1U == RBI_IsDCDC() )
 801929e:	f7f0 f89e 	bl	80093de <RBI_IsDCDC>
 80192a2:	4603      	mov	r3, r0
 80192a4:	2b01      	cmp	r3, #1
 80192a6:	d112      	bne.n	80192ce <Radio_SMPS_Set+0x3a>
  {
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 80192a8:	f640 1023 	movw	r0, #2339	; 0x923
 80192ac:	f7ff fe9c 	bl	8018fe8 <SUBGRF_ReadRegister>
 80192b0:	4603      	mov	r3, r0
 80192b2:	73fb      	strb	r3, [r7, #15]
    modReg&= (~SMPS_DRV_MASK);
 80192b4:	7bfb      	ldrb	r3, [r7, #15]
 80192b6:	f023 0306 	bic.w	r3, r3, #6
 80192ba:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 80192bc:	7bfa      	ldrb	r2, [r7, #15]
 80192be:	79fb      	ldrb	r3, [r7, #7]
 80192c0:	4313      	orrs	r3, r2
 80192c2:	b2db      	uxtb	r3, r3
 80192c4:	4619      	mov	r1, r3
 80192c6:	f640 1023 	movw	r0, #2339	; 0x923
 80192ca:	f7ff fe79 	bl	8018fc0 <SUBGRF_WriteRegister>
  }
}
 80192ce:	bf00      	nop
 80192d0:	3710      	adds	r7, #16
 80192d2:	46bd      	mov	sp, r7
 80192d4:	bd80      	pop	{r7, pc}
	...

080192d8 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 80192d8:	b480      	push	{r7}
 80192da:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 80192dc:	4b04      	ldr	r3, [pc, #16]	; (80192f0 <UTIL_LPM_Init+0x18>)
 80192de:	2200      	movs	r2, #0
 80192e0:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 80192e2:	4b04      	ldr	r3, [pc, #16]	; (80192f4 <UTIL_LPM_Init+0x1c>)
 80192e4:	2200      	movs	r2, #0
 80192e6:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 80192e8:	bf00      	nop
 80192ea:	46bd      	mov	sp, r7
 80192ec:	bc80      	pop	{r7}
 80192ee:	4770      	bx	lr
 80192f0:	20001264 	.word	0x20001264
 80192f4:	20001268 	.word	0x20001268

080192f8 <UTIL_LPM_SetStopMode>:
void UTIL_LPM_DeInit( void )
{
}

void UTIL_LPM_SetStopMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 80192f8:	b480      	push	{r7}
 80192fa:	b087      	sub	sp, #28
 80192fc:	af00      	add	r7, sp, #0
 80192fe:	6078      	str	r0, [r7, #4]
 8019300:	460b      	mov	r3, r1
 8019302:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8019304:	f3ef 8310 	mrs	r3, PRIMASK
 8019308:	613b      	str	r3, [r7, #16]
  return(result);
 801930a:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 801930c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801930e:	b672      	cpsid	i
  
  switch( state )
 8019310:	78fb      	ldrb	r3, [r7, #3]
 8019312:	2b00      	cmp	r3, #0
 8019314:	d009      	beq.n	801932a <UTIL_LPM_SetStopMode+0x32>
 8019316:	2b01      	cmp	r3, #1
 8019318:	d000      	beq.n	801931c <UTIL_LPM_SetStopMode+0x24>
      StopModeDisable &= ( ~lpm_id_bm );
      break;
    }
  default :
    {
      break;
 801931a:	e00e      	b.n	801933a <UTIL_LPM_SetStopMode+0x42>
      StopModeDisable |= lpm_id_bm;
 801931c:	4b0c      	ldr	r3, [pc, #48]	; (8019350 <UTIL_LPM_SetStopMode+0x58>)
 801931e:	681a      	ldr	r2, [r3, #0]
 8019320:	687b      	ldr	r3, [r7, #4]
 8019322:	4313      	orrs	r3, r2
 8019324:	4a0a      	ldr	r2, [pc, #40]	; (8019350 <UTIL_LPM_SetStopMode+0x58>)
 8019326:	6013      	str	r3, [r2, #0]
      break;
 8019328:	e007      	b.n	801933a <UTIL_LPM_SetStopMode+0x42>
      StopModeDisable &= ( ~lpm_id_bm );
 801932a:	687b      	ldr	r3, [r7, #4]
 801932c:	43da      	mvns	r2, r3
 801932e:	4b08      	ldr	r3, [pc, #32]	; (8019350 <UTIL_LPM_SetStopMode+0x58>)
 8019330:	681b      	ldr	r3, [r3, #0]
 8019332:	4013      	ands	r3, r2
 8019334:	4a06      	ldr	r2, [pc, #24]	; (8019350 <UTIL_LPM_SetStopMode+0x58>)
 8019336:	6013      	str	r3, [r2, #0]
      break;
 8019338:	bf00      	nop
 801933a:	697b      	ldr	r3, [r7, #20]
 801933c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801933e:	68fb      	ldr	r3, [r7, #12]
 8019340:	f383 8810 	msr	PRIMASK, r3
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 8019344:	bf00      	nop
 8019346:	371c      	adds	r7, #28
 8019348:	46bd      	mov	sp, r7
 801934a:	bc80      	pop	{r7}
 801934c:	4770      	bx	lr
 801934e:	bf00      	nop
 8019350:	20001264 	.word	0x20001264

08019354 <UTIL_LPM_SetOffMode>:

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 8019354:	b480      	push	{r7}
 8019356:	b087      	sub	sp, #28
 8019358:	af00      	add	r7, sp, #0
 801935a:	6078      	str	r0, [r7, #4]
 801935c:	460b      	mov	r3, r1
 801935e:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8019360:	f3ef 8310 	mrs	r3, PRIMASK
 8019364:	613b      	str	r3, [r7, #16]
  return(result);
 8019366:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 8019368:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801936a:	b672      	cpsid	i
  
  switch(state)
 801936c:	78fb      	ldrb	r3, [r7, #3]
 801936e:	2b00      	cmp	r3, #0
 8019370:	d009      	beq.n	8019386 <UTIL_LPM_SetOffMode+0x32>
 8019372:	2b01      	cmp	r3, #1
 8019374:	d000      	beq.n	8019378 <UTIL_LPM_SetOffMode+0x24>
      OffModeDisable &= ( ~lpm_id_bm );
      break;
    }
  default :
    {
      break;
 8019376:	e00e      	b.n	8019396 <UTIL_LPM_SetOffMode+0x42>
      OffModeDisable |= lpm_id_bm;
 8019378:	4b0c      	ldr	r3, [pc, #48]	; (80193ac <UTIL_LPM_SetOffMode+0x58>)
 801937a:	681a      	ldr	r2, [r3, #0]
 801937c:	687b      	ldr	r3, [r7, #4]
 801937e:	4313      	orrs	r3, r2
 8019380:	4a0a      	ldr	r2, [pc, #40]	; (80193ac <UTIL_LPM_SetOffMode+0x58>)
 8019382:	6013      	str	r3, [r2, #0]
      break;
 8019384:	e007      	b.n	8019396 <UTIL_LPM_SetOffMode+0x42>
      OffModeDisable &= ( ~lpm_id_bm );
 8019386:	687b      	ldr	r3, [r7, #4]
 8019388:	43da      	mvns	r2, r3
 801938a:	4b08      	ldr	r3, [pc, #32]	; (80193ac <UTIL_LPM_SetOffMode+0x58>)
 801938c:	681b      	ldr	r3, [r3, #0]
 801938e:	4013      	ands	r3, r2
 8019390:	4a06      	ldr	r2, [pc, #24]	; (80193ac <UTIL_LPM_SetOffMode+0x58>)
 8019392:	6013      	str	r3, [r2, #0]
      break;
 8019394:	bf00      	nop
 8019396:	697b      	ldr	r3, [r7, #20]
 8019398:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801939a:	68fb      	ldr	r3, [r7, #12]
 801939c:	f383 8810 	msr	PRIMASK, r3
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 80193a0:	bf00      	nop
 80193a2:	371c      	adds	r7, #28
 80193a4:	46bd      	mov	sp, r7
 80193a6:	bc80      	pop	{r7}
 80193a8:	4770      	bx	lr
 80193aa:	bf00      	nop
 80193ac:	20001268 	.word	0x20001268

080193b0 <UTIL_LPM_EnterLowPower>:

  return mode_selected;
}

void UTIL_LPM_EnterLowPower( void )
{
 80193b0:	b580      	push	{r7, lr}
 80193b2:	b084      	sub	sp, #16
 80193b4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80193b6:	f3ef 8310 	mrs	r3, PRIMASK
 80193ba:	60bb      	str	r3, [r7, #8]
  return(result);
 80193bc:	68bb      	ldr	r3, [r7, #8]
  UTIL_LPM_ENTER_CRITICAL_SECTION_ELP( );
 80193be:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 80193c0:	b672      	cpsid	i

  if( StopModeDisable != UTIL_LPM_NO_BIT_SET )
 80193c2:	4b12      	ldr	r3, [pc, #72]	; (801940c <UTIL_LPM_EnterLowPower+0x5c>)
 80193c4:	681b      	ldr	r3, [r3, #0]
 80193c6:	2b00      	cmp	r3, #0
 80193c8:	d006      	beq.n	80193d8 <UTIL_LPM_EnterLowPower+0x28>
  {
    /**
     * At least one user disallows Stop Mode
     * SLEEP mode is required
     */
      UTIL_PowerDriver.EnterSleepMode( );
 80193ca:	4b11      	ldr	r3, [pc, #68]	; (8019410 <UTIL_LPM_EnterLowPower+0x60>)
 80193cc:	681b      	ldr	r3, [r3, #0]
 80193ce:	4798      	blx	r3
      UTIL_PowerDriver.ExitSleepMode( );
 80193d0:	4b0f      	ldr	r3, [pc, #60]	; (8019410 <UTIL_LPM_EnterLowPower+0x60>)
 80193d2:	685b      	ldr	r3, [r3, #4]
 80193d4:	4798      	blx	r3
 80193d6:	e010      	b.n	80193fa <UTIL_LPM_EnterLowPower+0x4a>
  }
  else
  { 
    if( OffModeDisable != UTIL_LPM_NO_BIT_SET )
 80193d8:	4b0e      	ldr	r3, [pc, #56]	; (8019414 <UTIL_LPM_EnterLowPower+0x64>)
 80193da:	681b      	ldr	r3, [r3, #0]
 80193dc:	2b00      	cmp	r3, #0
 80193de:	d006      	beq.n	80193ee <UTIL_LPM_EnterLowPower+0x3e>
    {
      /**
       * At least one user disallows Off Mode
       * STOP mode is required
       */
        UTIL_PowerDriver.EnterStopMode( );
 80193e0:	4b0b      	ldr	r3, [pc, #44]	; (8019410 <UTIL_LPM_EnterLowPower+0x60>)
 80193e2:	689b      	ldr	r3, [r3, #8]
 80193e4:	4798      	blx	r3
        UTIL_PowerDriver.ExitStopMode( );
 80193e6:	4b0a      	ldr	r3, [pc, #40]	; (8019410 <UTIL_LPM_EnterLowPower+0x60>)
 80193e8:	68db      	ldr	r3, [r3, #12]
 80193ea:	4798      	blx	r3
 80193ec:	e005      	b.n	80193fa <UTIL_LPM_EnterLowPower+0x4a>
    else
    {
      /**
       * OFF mode is required
       */
      UTIL_PowerDriver.EnterOffMode( );
 80193ee:	4b08      	ldr	r3, [pc, #32]	; (8019410 <UTIL_LPM_EnterLowPower+0x60>)
 80193f0:	691b      	ldr	r3, [r3, #16]
 80193f2:	4798      	blx	r3
      UTIL_PowerDriver.ExitOffMode( );
 80193f4:	4b06      	ldr	r3, [pc, #24]	; (8019410 <UTIL_LPM_EnterLowPower+0x60>)
 80193f6:	695b      	ldr	r3, [r3, #20]
 80193f8:	4798      	blx	r3
 80193fa:	68fb      	ldr	r3, [r7, #12]
 80193fc:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80193fe:	687b      	ldr	r3, [r7, #4]
 8019400:	f383 8810 	msr	PRIMASK, r3
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION_ELP( );
}
 8019404:	bf00      	nop
 8019406:	3710      	adds	r7, #16
 8019408:	46bd      	mov	sp, r7
 801940a:	bd80      	pop	{r7, pc}
 801940c:	20001264 	.word	0x20001264
 8019410:	0801b170 	.word	0x0801b170
 8019414:	20001268 	.word	0x20001268

08019418 <UTIL_MEM_cpy_8>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

void UTIL_MEM_cpy_8( void *dst, const void *src, uint16_t size )
{
 8019418:	b480      	push	{r7}
 801941a:	b087      	sub	sp, #28
 801941c:	af00      	add	r7, sp, #0
 801941e:	60f8      	str	r0, [r7, #12]
 8019420:	60b9      	str	r1, [r7, #8]
 8019422:	4613      	mov	r3, r2
 8019424:	80fb      	strh	r3, [r7, #6]
  uint8_t* dst8= (uint8_t *) dst;
 8019426:	68fb      	ldr	r3, [r7, #12]
 8019428:	617b      	str	r3, [r7, #20]
  uint8_t* src8= (uint8_t *) src;
 801942a:	68bb      	ldr	r3, [r7, #8]
 801942c:	613b      	str	r3, [r7, #16]

  while( size-- )
 801942e:	e007      	b.n	8019440 <UTIL_MEM_cpy_8+0x28>
    {
        *dst8++ = *src8++;
 8019430:	693a      	ldr	r2, [r7, #16]
 8019432:	1c53      	adds	r3, r2, #1
 8019434:	613b      	str	r3, [r7, #16]
 8019436:	697b      	ldr	r3, [r7, #20]
 8019438:	1c59      	adds	r1, r3, #1
 801943a:	6179      	str	r1, [r7, #20]
 801943c:	7812      	ldrb	r2, [r2, #0]
 801943e:	701a      	strb	r2, [r3, #0]
  while( size-- )
 8019440:	88fb      	ldrh	r3, [r7, #6]
 8019442:	1e5a      	subs	r2, r3, #1
 8019444:	80fa      	strh	r2, [r7, #6]
 8019446:	2b00      	cmp	r3, #0
 8019448:	d1f2      	bne.n	8019430 <UTIL_MEM_cpy_8+0x18>
    }
}
 801944a:	bf00      	nop
 801944c:	371c      	adds	r7, #28
 801944e:	46bd      	mov	sp, r7
 8019450:	bc80      	pop	{r7}
 8019452:	4770      	bx	lr

08019454 <UTIL_MEM_set_8>:
        *dst8-- = *src8++;
    }
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
 8019454:	b480      	push	{r7}
 8019456:	b085      	sub	sp, #20
 8019458:	af00      	add	r7, sp, #0
 801945a:	6078      	str	r0, [r7, #4]
 801945c:	460b      	mov	r3, r1
 801945e:	70fb      	strb	r3, [r7, #3]
 8019460:	4613      	mov	r3, r2
 8019462:	803b      	strh	r3, [r7, #0]
  uint8_t* dst8= (uint8_t *) dst;
 8019464:	687b      	ldr	r3, [r7, #4]
 8019466:	60fb      	str	r3, [r7, #12]
  while( size-- )
 8019468:	e004      	b.n	8019474 <UTIL_MEM_set_8+0x20>
  {
    *dst8++ = value;
 801946a:	68fb      	ldr	r3, [r7, #12]
 801946c:	1c5a      	adds	r2, r3, #1
 801946e:	60fa      	str	r2, [r7, #12]
 8019470:	78fa      	ldrb	r2, [r7, #3]
 8019472:	701a      	strb	r2, [r3, #0]
  while( size-- )
 8019474:	883b      	ldrh	r3, [r7, #0]
 8019476:	1e5a      	subs	r2, r3, #1
 8019478:	803a      	strh	r2, [r7, #0]
 801947a:	2b00      	cmp	r3, #0
 801947c:	d1f5      	bne.n	801946a <UTIL_MEM_set_8+0x16>
  }
}
 801947e:	bf00      	nop
 8019480:	3714      	adds	r7, #20
 8019482:	46bd      	mov	sp, r7
 8019484:	bc80      	pop	{r7}
 8019486:	4770      	bx	lr

08019488 <SysTimeAdd>:
  * @addtogroup SYSTIME_exported_function
  *  @{
  */

SysTime_t SysTimeAdd( SysTime_t a, SysTime_t b )
{
 8019488:	b082      	sub	sp, #8
 801948a:	b480      	push	{r7}
 801948c:	b087      	sub	sp, #28
 801948e:	af00      	add	r7, sp, #0
 8019490:	60f8      	str	r0, [r7, #12]
 8019492:	1d38      	adds	r0, r7, #4
 8019494:	e880 0006 	stmia.w	r0, {r1, r2}
 8019498:	627b      	str	r3, [r7, #36]	; 0x24
  SysTime_t c =  { .Seconds = 0, .SubSeconds = 0 };
 801949a:	2300      	movs	r3, #0
 801949c:	613b      	str	r3, [r7, #16]
 801949e:	2300      	movs	r3, #0
 80194a0:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds + b.Seconds;
 80194a2:	687a      	ldr	r2, [r7, #4]
 80194a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80194a6:	4413      	add	r3, r2
 80194a8:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds + b.SubSeconds;
 80194aa:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80194ae:	b29a      	uxth	r2, r3
 80194b0:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 80194b4:	b29b      	uxth	r3, r3
 80194b6:	4413      	add	r3, r2
 80194b8:	b29b      	uxth	r3, r3
 80194ba:	b21b      	sxth	r3, r3
 80194bc:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds >= 1000 )
 80194be:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80194c2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80194c6:	db0a      	blt.n	80194de <SysTimeAdd+0x56>
  {
    c.Seconds++;
 80194c8:	693b      	ldr	r3, [r7, #16]
 80194ca:	3301      	adds	r3, #1
 80194cc:	613b      	str	r3, [r7, #16]
    c.SubSeconds -= 1000;
 80194ce:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80194d2:	b29b      	uxth	r3, r3
 80194d4:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 80194d8:	b29b      	uxth	r3, r3
 80194da:	b21b      	sxth	r3, r3
 80194dc:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 80194de:	68fb      	ldr	r3, [r7, #12]
 80194e0:	461a      	mov	r2, r3
 80194e2:	f107 0310 	add.w	r3, r7, #16
 80194e6:	e893 0003 	ldmia.w	r3, {r0, r1}
 80194ea:	e882 0003 	stmia.w	r2, {r0, r1}
}
 80194ee:	68f8      	ldr	r0, [r7, #12]
 80194f0:	371c      	adds	r7, #28
 80194f2:	46bd      	mov	sp, r7
 80194f4:	bc80      	pop	{r7}
 80194f6:	b002      	add	sp, #8
 80194f8:	4770      	bx	lr

080194fa <SysTimeSub>:

SysTime_t SysTimeSub( SysTime_t a, SysTime_t b )
{
 80194fa:	b082      	sub	sp, #8
 80194fc:	b480      	push	{r7}
 80194fe:	b087      	sub	sp, #28
 8019500:	af00      	add	r7, sp, #0
 8019502:	60f8      	str	r0, [r7, #12]
 8019504:	1d38      	adds	r0, r7, #4
 8019506:	e880 0006 	stmia.w	r0, {r1, r2}
 801950a:	627b      	str	r3, [r7, #36]	; 0x24
  SysTime_t c = { .Seconds = 0, .SubSeconds = 0 };
 801950c:	2300      	movs	r3, #0
 801950e:	613b      	str	r3, [r7, #16]
 8019510:	2300      	movs	r3, #0
 8019512:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds - b.Seconds;
 8019514:	687a      	ldr	r2, [r7, #4]
 8019516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019518:	1ad3      	subs	r3, r2, r3
 801951a:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds - b.SubSeconds;
 801951c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8019520:	b29a      	uxth	r2, r3
 8019522:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 8019526:	b29b      	uxth	r3, r3
 8019528:	1ad3      	subs	r3, r2, r3
 801952a:	b29b      	uxth	r3, r3
 801952c:	b21b      	sxth	r3, r3
 801952e:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds < 0 )
 8019530:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8019534:	2b00      	cmp	r3, #0
 8019536:	da0a      	bge.n	801954e <SysTimeSub+0x54>
  {
    c.Seconds--;
 8019538:	693b      	ldr	r3, [r7, #16]
 801953a:	3b01      	subs	r3, #1
 801953c:	613b      	str	r3, [r7, #16]
    c.SubSeconds += 1000;
 801953e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8019542:	b29b      	uxth	r3, r3
 8019544:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8019548:	b29b      	uxth	r3, r3
 801954a:	b21b      	sxth	r3, r3
 801954c:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 801954e:	68fb      	ldr	r3, [r7, #12]
 8019550:	461a      	mov	r2, r3
 8019552:	f107 0310 	add.w	r3, r7, #16
 8019556:	e893 0003 	ldmia.w	r3, {r0, r1}
 801955a:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801955e:	68f8      	ldr	r0, [r7, #12]
 8019560:	371c      	adds	r7, #28
 8019562:	46bd      	mov	sp, r7
 8019564:	bc80      	pop	{r7}
 8019566:	b002      	add	sp, #8
 8019568:	4770      	bx	lr
	...

0801956c <SysTimeSet>:

void SysTimeSet( SysTime_t sysTime )
{
 801956c:	b580      	push	{r7, lr}
 801956e:	b088      	sub	sp, #32
 8019570:	af02      	add	r7, sp, #8
 8019572:	463b      	mov	r3, r7
 8019574:	e883 0003 	stmia.w	r3, {r0, r1}
  SysTime_t DeltaTime;
  
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 8019578:	2300      	movs	r3, #0
 801957a:	60bb      	str	r3, [r7, #8]
 801957c:	2300      	movs	r3, #0
 801957e:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 8019580:	4b10      	ldr	r3, [pc, #64]	; (80195c4 <SysTimeSet+0x58>)
 8019582:	691b      	ldr	r3, [r3, #16]
 8019584:	f107 0208 	add.w	r2, r7, #8
 8019588:	3204      	adds	r2, #4
 801958a:	4610      	mov	r0, r2
 801958c:	4798      	blx	r3
 801958e:	4603      	mov	r3, r0
 8019590:	60bb      	str	r3, [r7, #8]

  // sysTime is UNIX epoch
  DeltaTime = SysTimeSub( sysTime, calendarTime );
 8019592:	f107 0010 	add.w	r0, r7, #16
 8019596:	68fb      	ldr	r3, [r7, #12]
 8019598:	9300      	str	r3, [sp, #0]
 801959a:	68bb      	ldr	r3, [r7, #8]
 801959c:	463a      	mov	r2, r7
 801959e:	ca06      	ldmia	r2, {r1, r2}
 80195a0:	f7ff ffab 	bl	80194fa <SysTimeSub>

  UTIL_SYSTIMDriver.BKUPWrite_Seconds( DeltaTime.Seconds );
 80195a4:	4b07      	ldr	r3, [pc, #28]	; (80195c4 <SysTimeSet+0x58>)
 80195a6:	681b      	ldr	r3, [r3, #0]
 80195a8:	693a      	ldr	r2, [r7, #16]
 80195aa:	4610      	mov	r0, r2
 80195ac:	4798      	blx	r3
  UTIL_SYSTIMDriver.BKUPWrite_SubSeconds( ( uint32_t ) DeltaTime.SubSeconds );
 80195ae:	4b05      	ldr	r3, [pc, #20]	; (80195c4 <SysTimeSet+0x58>)
 80195b0:	689b      	ldr	r3, [r3, #8]
 80195b2:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80195b6:	4610      	mov	r0, r2
 80195b8:	4798      	blx	r3
}
 80195ba:	bf00      	nop
 80195bc:	3718      	adds	r7, #24
 80195be:	46bd      	mov	sp, r7
 80195c0:	bd80      	pop	{r7, pc}
 80195c2:	bf00      	nop
 80195c4:	0801b254 	.word	0x0801b254

080195c8 <SysTimeGet>:

SysTime_t SysTimeGet( void )
{
 80195c8:	b580      	push	{r7, lr}
 80195ca:	b08a      	sub	sp, #40	; 0x28
 80195cc:	af02      	add	r7, sp, #8
 80195ce:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 80195d0:	2300      	movs	r3, #0
 80195d2:	61bb      	str	r3, [r7, #24]
 80195d4:	2300      	movs	r3, #0
 80195d6:	83bb      	strh	r3, [r7, #28]
  SysTime_t sysTime = { .Seconds = 0, .SubSeconds = 0 };
 80195d8:	2300      	movs	r3, #0
 80195da:	613b      	str	r3, [r7, #16]
 80195dc:	2300      	movs	r3, #0
 80195de:	82bb      	strh	r3, [r7, #20]
  SysTime_t DeltaTime;

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 80195e0:	4b14      	ldr	r3, [pc, #80]	; (8019634 <SysTimeGet+0x6c>)
 80195e2:	691b      	ldr	r3, [r3, #16]
 80195e4:	f107 0218 	add.w	r2, r7, #24
 80195e8:	3204      	adds	r2, #4
 80195ea:	4610      	mov	r0, r2
 80195ec:	4798      	blx	r3
 80195ee:	4603      	mov	r3, r0
 80195f0:	61bb      	str	r3, [r7, #24]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 80195f2:	4b10      	ldr	r3, [pc, #64]	; (8019634 <SysTimeGet+0x6c>)
 80195f4:	68db      	ldr	r3, [r3, #12]
 80195f6:	4798      	blx	r3
 80195f8:	4603      	mov	r3, r0
 80195fa:	b21b      	sxth	r3, r3
 80195fc:	81bb      	strh	r3, [r7, #12]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 80195fe:	4b0d      	ldr	r3, [pc, #52]	; (8019634 <SysTimeGet+0x6c>)
 8019600:	685b      	ldr	r3, [r3, #4]
 8019602:	4798      	blx	r3
 8019604:	4603      	mov	r3, r0
 8019606:	60bb      	str	r3, [r7, #8]

  sysTime = SysTimeAdd( DeltaTime, calendarTime );
 8019608:	f107 0010 	add.w	r0, r7, #16
 801960c:	69fb      	ldr	r3, [r7, #28]
 801960e:	9300      	str	r3, [sp, #0]
 8019610:	69bb      	ldr	r3, [r7, #24]
 8019612:	f107 0208 	add.w	r2, r7, #8
 8019616:	ca06      	ldmia	r2, {r1, r2}
 8019618:	f7ff ff36 	bl	8019488 <SysTimeAdd>

  return sysTime;
 801961c:	687b      	ldr	r3, [r7, #4]
 801961e:	461a      	mov	r2, r3
 8019620:	f107 0310 	add.w	r3, r7, #16
 8019624:	e893 0003 	ldmia.w	r3, {r0, r1}
 8019628:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801962c:	6878      	ldr	r0, [r7, #4]
 801962e:	3720      	adds	r7, #32
 8019630:	46bd      	mov	sp, r7
 8019632:	bd80      	pop	{r7, pc}
 8019634:	0801b254 	.word	0x0801b254

08019638 <SysTimeGetMcuTime>:


SysTime_t SysTimeGetMcuTime( void )
{
 8019638:	b580      	push	{r7, lr}
 801963a:	b084      	sub	sp, #16
 801963c:	af00      	add	r7, sp, #0
 801963e:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 8019640:	2300      	movs	r3, #0
 8019642:	60bb      	str	r3, [r7, #8]
 8019644:	2300      	movs	r3, #0
 8019646:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 8019648:	4b0a      	ldr	r3, [pc, #40]	; (8019674 <SysTimeGetMcuTime+0x3c>)
 801964a:	691b      	ldr	r3, [r3, #16]
 801964c:	f107 0208 	add.w	r2, r7, #8
 8019650:	3204      	adds	r2, #4
 8019652:	4610      	mov	r0, r2
 8019654:	4798      	blx	r3
 8019656:	4603      	mov	r3, r0
 8019658:	60bb      	str	r3, [r7, #8]
  
  return calendarTime;
 801965a:	687b      	ldr	r3, [r7, #4]
 801965c:	461a      	mov	r2, r3
 801965e:	f107 0308 	add.w	r3, r7, #8
 8019662:	e893 0003 	ldmia.w	r3, {r0, r1}
 8019666:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801966a:	6878      	ldr	r0, [r7, #4]
 801966c:	3710      	adds	r7, #16
 801966e:	46bd      	mov	sp, r7
 8019670:	bd80      	pop	{r7, pc}
 8019672:	bf00      	nop
 8019674:	0801b254 	.word	0x0801b254

08019678 <ee_skip_atoi>:
  return sc - s;
}
#endif

static int ee_skip_atoi(const char **s)
{
 8019678:	b480      	push	{r7}
 801967a:	b085      	sub	sp, #20
 801967c:	af00      	add	r7, sp, #0
 801967e:	6078      	str	r0, [r7, #4]
  int i = 0;
 8019680:	2300      	movs	r3, #0
 8019682:	60fb      	str	r3, [r7, #12]
  while (is_digit(**s)) i = i*10 + *((*s)++) - '0';
 8019684:	e00e      	b.n	80196a4 <ee_skip_atoi+0x2c>
 8019686:	68fa      	ldr	r2, [r7, #12]
 8019688:	4613      	mov	r3, r2
 801968a:	009b      	lsls	r3, r3, #2
 801968c:	4413      	add	r3, r2
 801968e:	005b      	lsls	r3, r3, #1
 8019690:	4618      	mov	r0, r3
 8019692:	687b      	ldr	r3, [r7, #4]
 8019694:	681b      	ldr	r3, [r3, #0]
 8019696:	1c59      	adds	r1, r3, #1
 8019698:	687a      	ldr	r2, [r7, #4]
 801969a:	6011      	str	r1, [r2, #0]
 801969c:	781b      	ldrb	r3, [r3, #0]
 801969e:	4403      	add	r3, r0
 80196a0:	3b30      	subs	r3, #48	; 0x30
 80196a2:	60fb      	str	r3, [r7, #12]
 80196a4:	687b      	ldr	r3, [r7, #4]
 80196a6:	681b      	ldr	r3, [r3, #0]
 80196a8:	781b      	ldrb	r3, [r3, #0]
 80196aa:	2b2f      	cmp	r3, #47	; 0x2f
 80196ac:	d904      	bls.n	80196b8 <ee_skip_atoi+0x40>
 80196ae:	687b      	ldr	r3, [r7, #4]
 80196b0:	681b      	ldr	r3, [r3, #0]
 80196b2:	781b      	ldrb	r3, [r3, #0]
 80196b4:	2b39      	cmp	r3, #57	; 0x39
 80196b6:	d9e6      	bls.n	8019686 <ee_skip_atoi+0xe>
  return i;
 80196b8:	68fb      	ldr	r3, [r7, #12]
}
 80196ba:	4618      	mov	r0, r3
 80196bc:	3714      	adds	r7, #20
 80196be:	46bd      	mov	sp, r7
 80196c0:	bc80      	pop	{r7}
 80196c2:	4770      	bx	lr

080196c4 <ee_number>:

#define ASSIGN_STR(_c)  do { *str++ = (_c); max_size--; if (max_size == 0) return str; } while (0)

static char *ee_number(char *str, int max_size, long num, int base, int size, int precision, int type)
{
 80196c4:	b480      	push	{r7}
 80196c6:	b099      	sub	sp, #100	; 0x64
 80196c8:	af00      	add	r7, sp, #0
 80196ca:	60f8      	str	r0, [r7, #12]
 80196cc:	60b9      	str	r1, [r7, #8]
 80196ce:	607a      	str	r2, [r7, #4]
 80196d0:	603b      	str	r3, [r7, #0]
  char c;
  char sign, tmp[66];
  char *dig = lower_digits;
 80196d2:	4b72      	ldr	r3, [pc, #456]	; (801989c <ee_number+0x1d8>)
 80196d4:	681b      	ldr	r3, [r3, #0]
 80196d6:	65bb      	str	r3, [r7, #88]	; 0x58
  int i;

  if (type & UPPERCASE)  dig = upper_digits;
 80196d8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80196da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80196de:	2b00      	cmp	r3, #0
 80196e0:	d002      	beq.n	80196e8 <ee_number+0x24>
 80196e2:	4b6f      	ldr	r3, [pc, #444]	; (80198a0 <ee_number+0x1dc>)
 80196e4:	681b      	ldr	r3, [r3, #0]
 80196e6:	65bb      	str	r3, [r7, #88]	; 0x58
#ifdef TINY_PRINTF
#else
  if (type & LEFT) type &= ~ZEROPAD;
#endif
  if (base < 2 || base > 36) return 0;
 80196e8:	683b      	ldr	r3, [r7, #0]
 80196ea:	2b01      	cmp	r3, #1
 80196ec:	dd02      	ble.n	80196f4 <ee_number+0x30>
 80196ee:	683b      	ldr	r3, [r7, #0]
 80196f0:	2b24      	cmp	r3, #36	; 0x24
 80196f2:	dd01      	ble.n	80196f8 <ee_number+0x34>
 80196f4:	2300      	movs	r3, #0
 80196f6:	e0cc      	b.n	8019892 <ee_number+0x1ce>
  
  c = (type & ZEROPAD) ? '0' : ' ';
 80196f8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80196fa:	f003 0301 	and.w	r3, r3, #1
 80196fe:	2b00      	cmp	r3, #0
 8019700:	d001      	beq.n	8019706 <ee_number+0x42>
 8019702:	2330      	movs	r3, #48	; 0x30
 8019704:	e000      	b.n	8019708 <ee_number+0x44>
 8019706:	2320      	movs	r3, #32
 8019708:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  sign = 0;
 801970c:	2300      	movs	r3, #0
 801970e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
  if (type & SIGN)
 8019712:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8019714:	f003 0302 	and.w	r3, r3, #2
 8019718:	2b00      	cmp	r3, #0
 801971a:	d00b      	beq.n	8019734 <ee_number+0x70>
  {
    if (num < 0)
 801971c:	687b      	ldr	r3, [r7, #4]
 801971e:	2b00      	cmp	r3, #0
 8019720:	da08      	bge.n	8019734 <ee_number+0x70>
    {
      sign = '-';
 8019722:	232d      	movs	r3, #45	; 0x2d
 8019724:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
      num = -num;
 8019728:	687b      	ldr	r3, [r7, #4]
 801972a:	425b      	negs	r3, r3
 801972c:	607b      	str	r3, [r7, #4]
      size--;
 801972e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8019730:	3b01      	subs	r3, #1
 8019732:	66bb      	str	r3, [r7, #104]	; 0x68
    else if (base == 8)
      size--;
  }
#endif
  
  i = 0;
 8019734:	2300      	movs	r3, #0
 8019736:	657b      	str	r3, [r7, #84]	; 0x54

  if (num == 0)
 8019738:	687b      	ldr	r3, [r7, #4]
 801973a:	2b00      	cmp	r3, #0
 801973c:	d120      	bne.n	8019780 <ee_number+0xbc>
    tmp[i++] = '0';
 801973e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8019740:	1c5a      	adds	r2, r3, #1
 8019742:	657a      	str	r2, [r7, #84]	; 0x54
 8019744:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8019748:	4413      	add	r3, r2
 801974a:	2230      	movs	r2, #48	; 0x30
 801974c:	f803 2c50 	strb.w	r2, [r3, #-80]
 8019750:	e019      	b.n	8019786 <ee_number+0xc2>
  else
  {
    while (num != 0)
    {
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
 8019752:	687b      	ldr	r3, [r7, #4]
 8019754:	683a      	ldr	r2, [r7, #0]
 8019756:	fbb3 f1f2 	udiv	r1, r3, r2
 801975a:	fb02 f201 	mul.w	r2, r2, r1
 801975e:	1a9b      	subs	r3, r3, r2
 8019760:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8019762:	441a      	add	r2, r3
 8019764:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8019766:	1c59      	adds	r1, r3, #1
 8019768:	6579      	str	r1, [r7, #84]	; 0x54
 801976a:	7812      	ldrb	r2, [r2, #0]
 801976c:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8019770:	440b      	add	r3, r1
 8019772:	f803 2c50 	strb.w	r2, [r3, #-80]
      num = ((unsigned long) num) / (unsigned) base;
 8019776:	687a      	ldr	r2, [r7, #4]
 8019778:	683b      	ldr	r3, [r7, #0]
 801977a:	fbb2 f3f3 	udiv	r3, r2, r3
 801977e:	607b      	str	r3, [r7, #4]
    while (num != 0)
 8019780:	687b      	ldr	r3, [r7, #4]
 8019782:	2b00      	cmp	r3, #0
 8019784:	d1e5      	bne.n	8019752 <ee_number+0x8e>
    }
  }

  if (i > precision) precision = i;
 8019786:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8019788:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801978a:	429a      	cmp	r2, r3
 801978c:	dd01      	ble.n	8019792 <ee_number+0xce>
 801978e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8019790:	66fb      	str	r3, [r7, #108]	; 0x6c
  size -= precision;
 8019792:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8019794:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8019796:	1ad3      	subs	r3, r2, r3
 8019798:	66bb      	str	r3, [r7, #104]	; 0x68
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 801979a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801979c:	f003 0301 	and.w	r3, r3, #1
 80197a0:	2b00      	cmp	r3, #0
 80197a2:	d112      	bne.n	80197ca <ee_number+0x106>
 80197a4:	e00c      	b.n	80197c0 <ee_number+0xfc>
 80197a6:	68fb      	ldr	r3, [r7, #12]
 80197a8:	1c5a      	adds	r2, r3, #1
 80197aa:	60fa      	str	r2, [r7, #12]
 80197ac:	2220      	movs	r2, #32
 80197ae:	701a      	strb	r2, [r3, #0]
 80197b0:	68bb      	ldr	r3, [r7, #8]
 80197b2:	3b01      	subs	r3, #1
 80197b4:	60bb      	str	r3, [r7, #8]
 80197b6:	68bb      	ldr	r3, [r7, #8]
 80197b8:	2b00      	cmp	r3, #0
 80197ba:	d101      	bne.n	80197c0 <ee_number+0xfc>
 80197bc:	68fb      	ldr	r3, [r7, #12]
 80197be:	e068      	b.n	8019892 <ee_number+0x1ce>
 80197c0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80197c2:	1e5a      	subs	r2, r3, #1
 80197c4:	66ba      	str	r2, [r7, #104]	; 0x68
 80197c6:	2b00      	cmp	r3, #0
 80197c8:	dced      	bgt.n	80197a6 <ee_number+0xe2>
  if (sign) ASSIGN_STR(sign);
 80197ca:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80197ce:	2b00      	cmp	r3, #0
 80197d0:	d01b      	beq.n	801980a <ee_number+0x146>
 80197d2:	68fb      	ldr	r3, [r7, #12]
 80197d4:	1c5a      	adds	r2, r3, #1
 80197d6:	60fa      	str	r2, [r7, #12]
 80197d8:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
 80197dc:	701a      	strb	r2, [r3, #0]
 80197de:	68bb      	ldr	r3, [r7, #8]
 80197e0:	3b01      	subs	r3, #1
 80197e2:	60bb      	str	r3, [r7, #8]
 80197e4:	68bb      	ldr	r3, [r7, #8]
 80197e6:	2b00      	cmp	r3, #0
 80197e8:	d10f      	bne.n	801980a <ee_number+0x146>
 80197ea:	68fb      	ldr	r3, [r7, #12]
 80197ec:	e051      	b.n	8019892 <ee_number+0x1ce>
    }
  }
#endif
  
#ifdef TINY_PRINTF
  while (size-- > 0) ASSIGN_STR(c);
 80197ee:	68fb      	ldr	r3, [r7, #12]
 80197f0:	1c5a      	adds	r2, r3, #1
 80197f2:	60fa      	str	r2, [r7, #12]
 80197f4:	f897 2053 	ldrb.w	r2, [r7, #83]	; 0x53
 80197f8:	701a      	strb	r2, [r3, #0]
 80197fa:	68bb      	ldr	r3, [r7, #8]
 80197fc:	3b01      	subs	r3, #1
 80197fe:	60bb      	str	r3, [r7, #8]
 8019800:	68bb      	ldr	r3, [r7, #8]
 8019802:	2b00      	cmp	r3, #0
 8019804:	d101      	bne.n	801980a <ee_number+0x146>
 8019806:	68fb      	ldr	r3, [r7, #12]
 8019808:	e043      	b.n	8019892 <ee_number+0x1ce>
 801980a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801980c:	1e5a      	subs	r2, r3, #1
 801980e:	66ba      	str	r2, [r7, #104]	; 0x68
 8019810:	2b00      	cmp	r3, #0
 8019812:	dcec      	bgt.n	80197ee <ee_number+0x12a>
#else
  if (!(type & LEFT)) while (size-- > 0) ASSIGN_STR(c);
#endif
  while (i < precision--) ASSIGN_STR('0');
 8019814:	e00c      	b.n	8019830 <ee_number+0x16c>
 8019816:	68fb      	ldr	r3, [r7, #12]
 8019818:	1c5a      	adds	r2, r3, #1
 801981a:	60fa      	str	r2, [r7, #12]
 801981c:	2230      	movs	r2, #48	; 0x30
 801981e:	701a      	strb	r2, [r3, #0]
 8019820:	68bb      	ldr	r3, [r7, #8]
 8019822:	3b01      	subs	r3, #1
 8019824:	60bb      	str	r3, [r7, #8]
 8019826:	68bb      	ldr	r3, [r7, #8]
 8019828:	2b00      	cmp	r3, #0
 801982a:	d101      	bne.n	8019830 <ee_number+0x16c>
 801982c:	68fb      	ldr	r3, [r7, #12]
 801982e:	e030      	b.n	8019892 <ee_number+0x1ce>
 8019830:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8019832:	1e5a      	subs	r2, r3, #1
 8019834:	66fa      	str	r2, [r7, #108]	; 0x6c
 8019836:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8019838:	429a      	cmp	r2, r3
 801983a:	dbec      	blt.n	8019816 <ee_number+0x152>
  while (i-- > 0) ASSIGN_STR(tmp[i]);
 801983c:	e010      	b.n	8019860 <ee_number+0x19c>
 801983e:	68fb      	ldr	r3, [r7, #12]
 8019840:	1c5a      	adds	r2, r3, #1
 8019842:	60fa      	str	r2, [r7, #12]
 8019844:	f107 0110 	add.w	r1, r7, #16
 8019848:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801984a:	440a      	add	r2, r1
 801984c:	7812      	ldrb	r2, [r2, #0]
 801984e:	701a      	strb	r2, [r3, #0]
 8019850:	68bb      	ldr	r3, [r7, #8]
 8019852:	3b01      	subs	r3, #1
 8019854:	60bb      	str	r3, [r7, #8]
 8019856:	68bb      	ldr	r3, [r7, #8]
 8019858:	2b00      	cmp	r3, #0
 801985a:	d101      	bne.n	8019860 <ee_number+0x19c>
 801985c:	68fb      	ldr	r3, [r7, #12]
 801985e:	e018      	b.n	8019892 <ee_number+0x1ce>
 8019860:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8019862:	1e5a      	subs	r2, r3, #1
 8019864:	657a      	str	r2, [r7, #84]	; 0x54
 8019866:	2b00      	cmp	r3, #0
 8019868:	dce9      	bgt.n	801983e <ee_number+0x17a>
  while (size-- > 0) ASSIGN_STR(' ');
 801986a:	e00c      	b.n	8019886 <ee_number+0x1c2>
 801986c:	68fb      	ldr	r3, [r7, #12]
 801986e:	1c5a      	adds	r2, r3, #1
 8019870:	60fa      	str	r2, [r7, #12]
 8019872:	2220      	movs	r2, #32
 8019874:	701a      	strb	r2, [r3, #0]
 8019876:	68bb      	ldr	r3, [r7, #8]
 8019878:	3b01      	subs	r3, #1
 801987a:	60bb      	str	r3, [r7, #8]
 801987c:	68bb      	ldr	r3, [r7, #8]
 801987e:	2b00      	cmp	r3, #0
 8019880:	d101      	bne.n	8019886 <ee_number+0x1c2>
 8019882:	68fb      	ldr	r3, [r7, #12]
 8019884:	e005      	b.n	8019892 <ee_number+0x1ce>
 8019886:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8019888:	1e5a      	subs	r2, r3, #1
 801988a:	66ba      	str	r2, [r7, #104]	; 0x68
 801988c:	2b00      	cmp	r3, #0
 801988e:	dced      	bgt.n	801986c <ee_number+0x1a8>

  return str;
 8019890:	68fb      	ldr	r3, [r7, #12]
}
 8019892:	4618      	mov	r0, r3
 8019894:	3764      	adds	r7, #100	; 0x64
 8019896:	46bd      	mov	sp, r7
 8019898:	bc80      	pop	{r7}
 801989a:	4770      	bx	lr
 801989c:	200001b8 	.word	0x200001b8
 80198a0:	200001bc 	.word	0x200001bc

080198a4 <tiny_vsnprintf_like>:

#define CHECK_STR_SIZE(_buf, _str, _size) \
  if ((((_str) - (_buf)) >= ((_size)-1))) { break; }

int tiny_vsnprintf_like(char *buf, const int size, const char *fmt, va_list args)
{
 80198a4:	b580      	push	{r7, lr}
 80198a6:	b092      	sub	sp, #72	; 0x48
 80198a8:	af04      	add	r7, sp, #16
 80198aa:	60f8      	str	r0, [r7, #12]
 80198ac:	60b9      	str	r1, [r7, #8]
 80198ae:	607a      	str	r2, [r7, #4]
 80198b0:	603b      	str	r3, [r7, #0]

  int field_width;      // Width of output field
  int precision;        // Min. # of digits for integers; max number of chars for from string
  int qualifier;        // 'h', 'l', or 'L' for integer fields

  if (size <= 0)
 80198b2:	68bb      	ldr	r3, [r7, #8]
 80198b4:	2b00      	cmp	r3, #0
 80198b6:	dc01      	bgt.n	80198bc <tiny_vsnprintf_like+0x18>
  {
    return 0;
 80198b8:	2300      	movs	r3, #0
 80198ba:	e142      	b.n	8019b42 <tiny_vsnprintf_like+0x29e>
  }
  
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 80198bc:	68fb      	ldr	r3, [r7, #12]
 80198be:	62fb      	str	r3, [r7, #44]	; 0x2c
 80198c0:	e12a      	b.n	8019b18 <tiny_vsnprintf_like+0x274>
  {
    CHECK_STR_SIZE(buf, str, size);
 80198c2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80198c4:	68fb      	ldr	r3, [r7, #12]
 80198c6:	1ad2      	subs	r2, r2, r3
 80198c8:	68bb      	ldr	r3, [r7, #8]
 80198ca:	3b01      	subs	r3, #1
 80198cc:	429a      	cmp	r2, r3
 80198ce:	f280 8131 	bge.w	8019b34 <tiny_vsnprintf_like+0x290>
    
    if (*fmt != '%')
 80198d2:	687b      	ldr	r3, [r7, #4]
 80198d4:	781b      	ldrb	r3, [r3, #0]
 80198d6:	2b25      	cmp	r3, #37	; 0x25
 80198d8:	d006      	beq.n	80198e8 <tiny_vsnprintf_like+0x44>
    {
      *str++ = *fmt;
 80198da:	687a      	ldr	r2, [r7, #4]
 80198dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80198de:	1c59      	adds	r1, r3, #1
 80198e0:	62f9      	str	r1, [r7, #44]	; 0x2c
 80198e2:	7812      	ldrb	r2, [r2, #0]
 80198e4:	701a      	strb	r2, [r3, #0]
      continue;
 80198e6:	e114      	b.n	8019b12 <tiny_vsnprintf_like+0x26e>
    }
                  
    // Process flags
    flags = 0;
 80198e8:	2300      	movs	r3, #0
 80198ea:	623b      	str	r3, [r7, #32]
#ifdef TINY_PRINTF
    /* Support %0, but not %-, %+, %space and %# */
    fmt++;
 80198ec:	687b      	ldr	r3, [r7, #4]
 80198ee:	3301      	adds	r3, #1
 80198f0:	607b      	str	r3, [r7, #4]
    if (*fmt == '0')
 80198f2:	687b      	ldr	r3, [r7, #4]
 80198f4:	781b      	ldrb	r3, [r3, #0]
 80198f6:	2b30      	cmp	r3, #48	; 0x30
 80198f8:	d103      	bne.n	8019902 <tiny_vsnprintf_like+0x5e>
    {
      flags |= ZEROPAD;
 80198fa:	6a3b      	ldr	r3, [r7, #32]
 80198fc:	f043 0301 	orr.w	r3, r3, #1
 8019900:	623b      	str	r3, [r7, #32]
      case '0': flags |= ZEROPAD; goto repeat;
    }
#endif
    
    // Get field width
    field_width = -1;
 8019902:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8019906:	61fb      	str	r3, [r7, #28]
    if (is_digit(*fmt))
 8019908:	687b      	ldr	r3, [r7, #4]
 801990a:	781b      	ldrb	r3, [r3, #0]
 801990c:	2b2f      	cmp	r3, #47	; 0x2f
 801990e:	d908      	bls.n	8019922 <tiny_vsnprintf_like+0x7e>
 8019910:	687b      	ldr	r3, [r7, #4]
 8019912:	781b      	ldrb	r3, [r3, #0]
 8019914:	2b39      	cmp	r3, #57	; 0x39
 8019916:	d804      	bhi.n	8019922 <tiny_vsnprintf_like+0x7e>
      field_width = ee_skip_atoi(&fmt);
 8019918:	1d3b      	adds	r3, r7, #4
 801991a:	4618      	mov	r0, r3
 801991c:	f7ff feac 	bl	8019678 <ee_skip_atoi>
 8019920:	61f8      	str	r0, [r7, #28]
      }
    }
#endif
    
    // Get the precision
    precision = -1;
 8019922:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8019926:	61bb      	str	r3, [r7, #24]
      if (precision < 0) precision = 0;
    }
#endif
    
    // Get the conversion qualifier
    qualifier = -1;
 8019928:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801992c:	617b      	str	r3, [r7, #20]
      fmt++;
    }
#endif
    
    // Default base
    base = 10;
 801992e:	230a      	movs	r3, #10
 8019930:	633b      	str	r3, [r7, #48]	; 0x30

    switch (*fmt)
 8019932:	687b      	ldr	r3, [r7, #4]
 8019934:	781b      	ldrb	r3, [r3, #0]
 8019936:	3b58      	subs	r3, #88	; 0x58
 8019938:	2b20      	cmp	r3, #32
 801993a:	f200 8094 	bhi.w	8019a66 <tiny_vsnprintf_like+0x1c2>
 801993e:	a201      	add	r2, pc, #4	; (adr r2, 8019944 <tiny_vsnprintf_like+0xa0>)
 8019940:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019944:	08019a4f 	.word	0x08019a4f
 8019948:	08019a67 	.word	0x08019a67
 801994c:	08019a67 	.word	0x08019a67
 8019950:	08019a67 	.word	0x08019a67
 8019954:	08019a67 	.word	0x08019a67
 8019958:	08019a67 	.word	0x08019a67
 801995c:	08019a67 	.word	0x08019a67
 8019960:	08019a67 	.word	0x08019a67
 8019964:	08019a67 	.word	0x08019a67
 8019968:	08019a67 	.word	0x08019a67
 801996c:	08019a67 	.word	0x08019a67
 8019970:	080199d3 	.word	0x080199d3
 8019974:	08019a5d 	.word	0x08019a5d
 8019978:	08019a67 	.word	0x08019a67
 801997c:	08019a67 	.word	0x08019a67
 8019980:	08019a67 	.word	0x08019a67
 8019984:	08019a67 	.word	0x08019a67
 8019988:	08019a5d 	.word	0x08019a5d
 801998c:	08019a67 	.word	0x08019a67
 8019990:	08019a67 	.word	0x08019a67
 8019994:	08019a67 	.word	0x08019a67
 8019998:	08019a67 	.word	0x08019a67
 801999c:	08019a67 	.word	0x08019a67
 80199a0:	08019a67 	.word	0x08019a67
 80199a4:	08019a67 	.word	0x08019a67
 80199a8:	08019a67 	.word	0x08019a67
 80199ac:	08019a67 	.word	0x08019a67
 80199b0:	080199f3 	.word	0x080199f3
 80199b4:	08019a67 	.word	0x08019a67
 80199b8:	08019ab3 	.word	0x08019ab3
 80199bc:	08019a67 	.word	0x08019a67
 80199c0:	08019a67 	.word	0x08019a67
 80199c4:	08019a57 	.word	0x08019a57
      case 'c':
#ifdef TINY_PRINTF
#else
        if (!(flags & LEFT))
#endif
          while (--field_width > 0) *str++ = ' ';
 80199c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80199ca:	1c5a      	adds	r2, r3, #1
 80199cc:	62fa      	str	r2, [r7, #44]	; 0x2c
 80199ce:	2220      	movs	r2, #32
 80199d0:	701a      	strb	r2, [r3, #0]
 80199d2:	69fb      	ldr	r3, [r7, #28]
 80199d4:	3b01      	subs	r3, #1
 80199d6:	61fb      	str	r3, [r7, #28]
 80199d8:	69fb      	ldr	r3, [r7, #28]
 80199da:	2b00      	cmp	r3, #0
 80199dc:	dcf4      	bgt.n	80199c8 <tiny_vsnprintf_like+0x124>
        *str++ = (unsigned char) va_arg(args, int);
 80199de:	683b      	ldr	r3, [r7, #0]
 80199e0:	1d1a      	adds	r2, r3, #4
 80199e2:	603a      	str	r2, [r7, #0]
 80199e4:	6819      	ldr	r1, [r3, #0]
 80199e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80199e8:	1c5a      	adds	r2, r3, #1
 80199ea:	62fa      	str	r2, [r7, #44]	; 0x2c
 80199ec:	b2ca      	uxtb	r2, r1
 80199ee:	701a      	strb	r2, [r3, #0]
#ifdef TINY_PRINTF
#else
        while (--field_width > 0) *str++ = ' ';
#endif
        continue;
 80199f0:	e08f      	b.n	8019b12 <tiny_vsnprintf_like+0x26e>

      case 's':
        s = va_arg(args, char *);
 80199f2:	683b      	ldr	r3, [r7, #0]
 80199f4:	1d1a      	adds	r2, r3, #4
 80199f6:	603a      	str	r2, [r7, #0]
 80199f8:	681b      	ldr	r3, [r3, #0]
 80199fa:	627b      	str	r3, [r7, #36]	; 0x24
        if (!s) s = "<NULL>";
 80199fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80199fe:	2b00      	cmp	r3, #0
 8019a00:	d101      	bne.n	8019a06 <tiny_vsnprintf_like+0x162>
 8019a02:	4b52      	ldr	r3, [pc, #328]	; (8019b4c <tiny_vsnprintf_like+0x2a8>)
 8019a04:	627b      	str	r3, [r7, #36]	; 0x24
#ifdef TINY_PRINTF
        len = strlen(s);
 8019a06:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8019a08:	f7e6 fbb6 	bl	8000178 <strlen>
 8019a0c:	4603      	mov	r3, r0
 8019a0e:	613b      	str	r3, [r7, #16]
#else
        len = strnlen(s, precision);
        if (!(flags & LEFT))
#endif
          while (len < field_width--) *str++ = ' ';
 8019a10:	e004      	b.n	8019a1c <tiny_vsnprintf_like+0x178>
 8019a12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019a14:	1c5a      	adds	r2, r3, #1
 8019a16:	62fa      	str	r2, [r7, #44]	; 0x2c
 8019a18:	2220      	movs	r2, #32
 8019a1a:	701a      	strb	r2, [r3, #0]
 8019a1c:	69fb      	ldr	r3, [r7, #28]
 8019a1e:	1e5a      	subs	r2, r3, #1
 8019a20:	61fa      	str	r2, [r7, #28]
 8019a22:	693a      	ldr	r2, [r7, #16]
 8019a24:	429a      	cmp	r2, r3
 8019a26:	dbf4      	blt.n	8019a12 <tiny_vsnprintf_like+0x16e>
        for (i = 0; i < len; ++i) *str++ = *s++;
 8019a28:	2300      	movs	r3, #0
 8019a2a:	62bb      	str	r3, [r7, #40]	; 0x28
 8019a2c:	e00a      	b.n	8019a44 <tiny_vsnprintf_like+0x1a0>
 8019a2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8019a30:	1c53      	adds	r3, r2, #1
 8019a32:	627b      	str	r3, [r7, #36]	; 0x24
 8019a34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019a36:	1c59      	adds	r1, r3, #1
 8019a38:	62f9      	str	r1, [r7, #44]	; 0x2c
 8019a3a:	7812      	ldrb	r2, [r2, #0]
 8019a3c:	701a      	strb	r2, [r3, #0]
 8019a3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019a40:	3301      	adds	r3, #1
 8019a42:	62bb      	str	r3, [r7, #40]	; 0x28
 8019a44:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8019a46:	693b      	ldr	r3, [r7, #16]
 8019a48:	429a      	cmp	r2, r3
 8019a4a:	dbf0      	blt.n	8019a2e <tiny_vsnprintf_like+0x18a>
#ifdef TINY_PRINTF
#else        
        while (len < field_width--) *str++ = ' ';
#endif
        continue;
 8019a4c:	e061      	b.n	8019b12 <tiny_vsnprintf_like+0x26e>
        base = 8;
        break;
#endif
      
      case 'X':
        flags |= UPPERCASE;
 8019a4e:	6a3b      	ldr	r3, [r7, #32]
 8019a50:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8019a54:	623b      	str	r3, [r7, #32]

      case 'x':
        base = 16;
 8019a56:	2310      	movs	r3, #16
 8019a58:	633b      	str	r3, [r7, #48]	; 0x30
        break;
 8019a5a:	e02d      	b.n	8019ab8 <tiny_vsnprintf_like+0x214>

      case 'd':
      case 'i':
        flags |= SIGN;
 8019a5c:	6a3b      	ldr	r3, [r7, #32]
 8019a5e:	f043 0302 	orr.w	r3, r3, #2
 8019a62:	623b      	str	r3, [r7, #32]

      case 'u':
        break;
 8019a64:	e025      	b.n	8019ab2 <tiny_vsnprintf_like+0x20e>
        continue;

#endif

      default:
        if (*fmt != '%') *str++ = '%';
 8019a66:	687b      	ldr	r3, [r7, #4]
 8019a68:	781b      	ldrb	r3, [r3, #0]
 8019a6a:	2b25      	cmp	r3, #37	; 0x25
 8019a6c:	d004      	beq.n	8019a78 <tiny_vsnprintf_like+0x1d4>
 8019a6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019a70:	1c5a      	adds	r2, r3, #1
 8019a72:	62fa      	str	r2, [r7, #44]	; 0x2c
 8019a74:	2225      	movs	r2, #37	; 0x25
 8019a76:	701a      	strb	r2, [r3, #0]
        CHECK_STR_SIZE(buf, str, size);
 8019a78:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8019a7a:	68fb      	ldr	r3, [r7, #12]
 8019a7c:	1ad2      	subs	r2, r2, r3
 8019a7e:	68bb      	ldr	r3, [r7, #8]
 8019a80:	3b01      	subs	r3, #1
 8019a82:	429a      	cmp	r2, r3
 8019a84:	da17      	bge.n	8019ab6 <tiny_vsnprintf_like+0x212>
        if (*fmt)
 8019a86:	687b      	ldr	r3, [r7, #4]
 8019a88:	781b      	ldrb	r3, [r3, #0]
 8019a8a:	2b00      	cmp	r3, #0
 8019a8c:	d006      	beq.n	8019a9c <tiny_vsnprintf_like+0x1f8>
          *str++ = *fmt;
 8019a8e:	687a      	ldr	r2, [r7, #4]
 8019a90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019a92:	1c59      	adds	r1, r3, #1
 8019a94:	62f9      	str	r1, [r7, #44]	; 0x2c
 8019a96:	7812      	ldrb	r2, [r2, #0]
 8019a98:	701a      	strb	r2, [r3, #0]
 8019a9a:	e002      	b.n	8019aa2 <tiny_vsnprintf_like+0x1fe>
        else
          --fmt;
 8019a9c:	687b      	ldr	r3, [r7, #4]
 8019a9e:	3b01      	subs	r3, #1
 8019aa0:	607b      	str	r3, [r7, #4]
        CHECK_STR_SIZE(buf, str, size);
 8019aa2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8019aa4:	68fb      	ldr	r3, [r7, #12]
 8019aa6:	1ad2      	subs	r2, r2, r3
 8019aa8:	68bb      	ldr	r3, [r7, #8]
 8019aaa:	3b01      	subs	r3, #1
 8019aac:	429a      	cmp	r2, r3
 8019aae:	db2f      	blt.n	8019b10 <tiny_vsnprintf_like+0x26c>
 8019ab0:	e002      	b.n	8019ab8 <tiny_vsnprintf_like+0x214>
        break;
 8019ab2:	bf00      	nop
 8019ab4:	e000      	b.n	8019ab8 <tiny_vsnprintf_like+0x214>
        CHECK_STR_SIZE(buf, str, size);
 8019ab6:	bf00      	nop
        continue;
    }

    if (qualifier == 'l')
 8019ab8:	697b      	ldr	r3, [r7, #20]
 8019aba:	2b6c      	cmp	r3, #108	; 0x6c
 8019abc:	d105      	bne.n	8019aca <tiny_vsnprintf_like+0x226>
      num = va_arg(args, unsigned long);
 8019abe:	683b      	ldr	r3, [r7, #0]
 8019ac0:	1d1a      	adds	r2, r3, #4
 8019ac2:	603a      	str	r2, [r7, #0]
 8019ac4:	681b      	ldr	r3, [r3, #0]
 8019ac6:	637b      	str	r3, [r7, #52]	; 0x34
 8019ac8:	e00f      	b.n	8019aea <tiny_vsnprintf_like+0x246>
    else if (flags & SIGN)
 8019aca:	6a3b      	ldr	r3, [r7, #32]
 8019acc:	f003 0302 	and.w	r3, r3, #2
 8019ad0:	2b00      	cmp	r3, #0
 8019ad2:	d005      	beq.n	8019ae0 <tiny_vsnprintf_like+0x23c>
      num = va_arg(args, int);
 8019ad4:	683b      	ldr	r3, [r7, #0]
 8019ad6:	1d1a      	adds	r2, r3, #4
 8019ad8:	603a      	str	r2, [r7, #0]
 8019ada:	681b      	ldr	r3, [r3, #0]
 8019adc:	637b      	str	r3, [r7, #52]	; 0x34
 8019ade:	e004      	b.n	8019aea <tiny_vsnprintf_like+0x246>
    else
      num = va_arg(args, unsigned int);
 8019ae0:	683b      	ldr	r3, [r7, #0]
 8019ae2:	1d1a      	adds	r2, r3, #4
 8019ae4:	603a      	str	r2, [r7, #0]
 8019ae6:	681b      	ldr	r3, [r3, #0]
 8019ae8:	637b      	str	r3, [r7, #52]	; 0x34

    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
 8019aea:	68bb      	ldr	r3, [r7, #8]
 8019aec:	1e5a      	subs	r2, r3, #1
 8019aee:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8019af0:	68fb      	ldr	r3, [r7, #12]
 8019af2:	1acb      	subs	r3, r1, r3
 8019af4:	1ad1      	subs	r1, r2, r3
 8019af6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8019af8:	6a3b      	ldr	r3, [r7, #32]
 8019afa:	9302      	str	r3, [sp, #8]
 8019afc:	69bb      	ldr	r3, [r7, #24]
 8019afe:	9301      	str	r3, [sp, #4]
 8019b00:	69fb      	ldr	r3, [r7, #28]
 8019b02:	9300      	str	r3, [sp, #0]
 8019b04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019b06:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8019b08:	f7ff fddc 	bl	80196c4 <ee_number>
 8019b0c:	62f8      	str	r0, [r7, #44]	; 0x2c
 8019b0e:	e000      	b.n	8019b12 <tiny_vsnprintf_like+0x26e>
        continue;
 8019b10:	bf00      	nop
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 8019b12:	687b      	ldr	r3, [r7, #4]
 8019b14:	3301      	adds	r3, #1
 8019b16:	607b      	str	r3, [r7, #4]
 8019b18:	687b      	ldr	r3, [r7, #4]
 8019b1a:	781b      	ldrb	r3, [r3, #0]
 8019b1c:	2b00      	cmp	r3, #0
 8019b1e:	f47f aed0 	bne.w	80198c2 <tiny_vsnprintf_like+0x1e>
 8019b22:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8019b24:	68fb      	ldr	r3, [r7, #12]
 8019b26:	1ad2      	subs	r2, r2, r3
 8019b28:	68bb      	ldr	r3, [r7, #8]
 8019b2a:	3b01      	subs	r3, #1
 8019b2c:	429a      	cmp	r2, r3
 8019b2e:	f6bf aec8 	bge.w	80198c2 <tiny_vsnprintf_like+0x1e>
 8019b32:	e000      	b.n	8019b36 <tiny_vsnprintf_like+0x292>
    CHECK_STR_SIZE(buf, str, size);
 8019b34:	bf00      	nop
  }

  *str = '\0';
 8019b36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019b38:	2200      	movs	r2, #0
 8019b3a:	701a      	strb	r2, [r3, #0]
  return str - buf;
 8019b3c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8019b3e:	68fb      	ldr	r3, [r7, #12]
 8019b40:	1ad3      	subs	r3, r2, r3
}
 8019b42:	4618      	mov	r0, r3
 8019b44:	3738      	adds	r7, #56	; 0x38
 8019b46:	46bd      	mov	sp, r7
 8019b48:	bd80      	pop	{r7, pc}
 8019b4a:	bf00      	nop
 8019b4c:	0801b148 	.word	0x0801b148

08019b50 <UTIL_SEQ_Run>:
 * This function can be nested.
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 8019b50:	b580      	push	{r7, lr}
 8019b52:	b08c      	sub	sp, #48	; 0x30
 8019b54:	af00      	add	r7, sp, #0
 8019b56:	6078      	str	r0, [r7, #4]
  /**
   *  When this function is nested, the mask to be applied cannot be larger than the first call
   *  The mask is always getting smaller and smaller
   *  A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 8019b58:	4b65      	ldr	r3, [pc, #404]	; (8019cf0 <UTIL_SEQ_Run+0x1a0>)
 8019b5a:	681b      	ldr	r3, [r3, #0]
 8019b5c:	62bb      	str	r3, [r7, #40]	; 0x28
  SuperMask &= Mask_bm;
 8019b5e:	4b64      	ldr	r3, [pc, #400]	; (8019cf0 <UTIL_SEQ_Run+0x1a0>)
 8019b60:	681a      	ldr	r2, [r3, #0]
 8019b62:	687b      	ldr	r3, [r7, #4]
 8019b64:	4013      	ands	r3, r2
 8019b66:	4a62      	ldr	r2, [pc, #392]	; (8019cf0 <UTIL_SEQ_Run+0x1a0>)
 8019b68:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  while(((TaskSet & TaskMask & SuperMask) != 0U) && ((EvtSet & EvtWaited)==0U))
 8019b6a:	e081      	b.n	8019c70 <UTIL_SEQ_Run+0x120>
  {
    counter = 0U;
 8019b6c:	2300      	movs	r3, #0
 8019b6e:	62fb      	str	r3, [r7, #44]	; 0x2c
    /**
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & TaskMask & SuperMask)== 0U)
 8019b70:	e002      	b.n	8019b78 <UTIL_SEQ_Run+0x28>
    {
      counter++;
 8019b72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019b74:	3301      	adds	r3, #1
 8019b76:	62fb      	str	r3, [r7, #44]	; 0x2c
    while((TaskPrio[counter].priority & TaskMask & SuperMask)== 0U)
 8019b78:	4a5e      	ldr	r2, [pc, #376]	; (8019cf4 <UTIL_SEQ_Run+0x1a4>)
 8019b7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019b7c:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8019b80:	4b5d      	ldr	r3, [pc, #372]	; (8019cf8 <UTIL_SEQ_Run+0x1a8>)
 8019b82:	681b      	ldr	r3, [r3, #0]
 8019b84:	401a      	ands	r2, r3
 8019b86:	4b5a      	ldr	r3, [pc, #360]	; (8019cf0 <UTIL_SEQ_Run+0x1a0>)
 8019b88:	681b      	ldr	r3, [r3, #0]
 8019b8a:	4013      	ands	r3, r2
 8019b8c:	2b00      	cmp	r3, #0
 8019b8e:	d0f0      	beq.n	8019b72 <UTIL_SEQ_Run+0x22>
    }

    current_task_set = TaskPrio[counter].priority & TaskMask & SuperMask;
 8019b90:	4a58      	ldr	r2, [pc, #352]	; (8019cf4 <UTIL_SEQ_Run+0x1a4>)
 8019b92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019b94:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8019b98:	4b57      	ldr	r3, [pc, #348]	; (8019cf8 <UTIL_SEQ_Run+0x1a8>)
 8019b9a:	681b      	ldr	r3, [r3, #0]
 8019b9c:	401a      	ands	r2, r3
 8019b9e:	4b54      	ldr	r3, [pc, #336]	; (8019cf0 <UTIL_SEQ_Run+0x1a0>)
 8019ba0:	681b      	ldr	r3, [r3, #0]
 8019ba2:	4013      	ands	r3, r2
 8019ba4:	627b      	str	r3, [r7, #36]	; 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 8019ba6:	4a53      	ldr	r2, [pc, #332]	; (8019cf4 <UTIL_SEQ_Run+0x1a4>)
 8019ba8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019baa:	00db      	lsls	r3, r3, #3
 8019bac:	4413      	add	r3, r2
 8019bae:	685a      	ldr	r2, [r3, #4]
 8019bb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019bb2:	4013      	ands	r3, r2
 8019bb4:	2b00      	cmp	r3, #0
 8019bb6:	d106      	bne.n	8019bc6 <UTIL_SEQ_Run+0x76>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 8019bb8:	4a4e      	ldr	r2, [pc, #312]	; (8019cf4 <UTIL_SEQ_Run+0x1a4>)
 8019bba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019bbc:	00db      	lsls	r3, r3, #3
 8019bbe:	4413      	add	r3, r2
 8019bc0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8019bc4:	605a      	str	r2, [r3, #4]

    /** Read the flag index of the task to be executed
	 *  Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 *  before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 8019bc6:	4a4b      	ldr	r2, [pc, #300]	; (8019cf4 <UTIL_SEQ_Run+0x1a4>)
 8019bc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019bca:	00db      	lsls	r3, r3, #3
 8019bcc:	4413      	add	r3, r2
 8019bce:	685a      	ldr	r2, [r3, #4]
 8019bd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019bd2:	4013      	ands	r3, r2
 8019bd4:	4618      	mov	r0, r3
 8019bd6:	f000 f8f1 	bl	8019dbc <SEQ_BitPosition>
 8019bda:	4603      	mov	r3, r0
 8019bdc:	461a      	mov	r2, r3
 8019bde:	4b47      	ldr	r3, [pc, #284]	; (8019cfc <UTIL_SEQ_Run+0x1ac>)
 8019be0:	601a      	str	r2, [r3, #0]

    /** remove from the roun_robin mask the task that has been selected to be executed */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 8019be2:	4a44      	ldr	r2, [pc, #272]	; (8019cf4 <UTIL_SEQ_Run+0x1a4>)
 8019be4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019be6:	00db      	lsls	r3, r3, #3
 8019be8:	4413      	add	r3, r2
 8019bea:	685a      	ldr	r2, [r3, #4]
 8019bec:	4b43      	ldr	r3, [pc, #268]	; (8019cfc <UTIL_SEQ_Run+0x1ac>)
 8019bee:	681b      	ldr	r3, [r3, #0]
 8019bf0:	2101      	movs	r1, #1
 8019bf2:	fa01 f303 	lsl.w	r3, r1, r3
 8019bf6:	43db      	mvns	r3, r3
 8019bf8:	401a      	ands	r2, r3
 8019bfa:	493e      	ldr	r1, [pc, #248]	; (8019cf4 <UTIL_SEQ_Run+0x1a4>)
 8019bfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019bfe:	00db      	lsls	r3, r3, #3
 8019c00:	440b      	add	r3, r1
 8019c02:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8019c04:	f3ef 8310 	mrs	r3, PRIMASK
 8019c08:	61bb      	str	r3, [r7, #24]
  return(result);
 8019c0a:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8019c0c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8019c0e:	b672      	cpsid	i
    /** remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 8019c10:	4b3a      	ldr	r3, [pc, #232]	; (8019cfc <UTIL_SEQ_Run+0x1ac>)
 8019c12:	681b      	ldr	r3, [r3, #0]
 8019c14:	2201      	movs	r2, #1
 8019c16:	fa02 f303 	lsl.w	r3, r2, r3
 8019c1a:	43da      	mvns	r2, r3
 8019c1c:	4b38      	ldr	r3, [pc, #224]	; (8019d00 <UTIL_SEQ_Run+0x1b0>)
 8019c1e:	681b      	ldr	r3, [r3, #0]
 8019c20:	4013      	ands	r3, r2
 8019c22:	4a37      	ldr	r2, [pc, #220]	; (8019d00 <UTIL_SEQ_Run+0x1b0>)
 8019c24:	6013      	str	r3, [r2, #0]
    /** remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 8019c26:	2302      	movs	r3, #2
 8019c28:	62fb      	str	r3, [r7, #44]	; 0x2c
 8019c2a:	e013      	b.n	8019c54 <UTIL_SEQ_Run+0x104>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 8019c2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019c2e:	3b01      	subs	r3, #1
 8019c30:	4a30      	ldr	r2, [pc, #192]	; (8019cf4 <UTIL_SEQ_Run+0x1a4>)
 8019c32:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 8019c36:	4b31      	ldr	r3, [pc, #196]	; (8019cfc <UTIL_SEQ_Run+0x1ac>)
 8019c38:	681b      	ldr	r3, [r3, #0]
 8019c3a:	2201      	movs	r2, #1
 8019c3c:	fa02 f303 	lsl.w	r3, r2, r3
 8019c40:	43da      	mvns	r2, r3
 8019c42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019c44:	3b01      	subs	r3, #1
 8019c46:	400a      	ands	r2, r1
 8019c48:	492a      	ldr	r1, [pc, #168]	; (8019cf4 <UTIL_SEQ_Run+0x1a4>)
 8019c4a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 8019c4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019c50:	3b01      	subs	r3, #1
 8019c52:	62fb      	str	r3, [r7, #44]	; 0x2c
 8019c54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019c56:	2b00      	cmp	r3, #0
 8019c58:	d1e8      	bne.n	8019c2c <UTIL_SEQ_Run+0xdc>
 8019c5a:	6a3b      	ldr	r3, [r7, #32]
 8019c5c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019c5e:	697b      	ldr	r3, [r7, #20]
 8019c60:	f383 8810 	msr	PRIMASK, r3
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );
    /** Execute the task */
    TaskCb[CurrentTaskIdx]( );
 8019c64:	4b25      	ldr	r3, [pc, #148]	; (8019cfc <UTIL_SEQ_Run+0x1ac>)
 8019c66:	681b      	ldr	r3, [r3, #0]
 8019c68:	4a26      	ldr	r2, [pc, #152]	; (8019d04 <UTIL_SEQ_Run+0x1b4>)
 8019c6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8019c6e:	4798      	blx	r3
  while(((TaskSet & TaskMask & SuperMask) != 0U) && ((EvtSet & EvtWaited)==0U))
 8019c70:	4b23      	ldr	r3, [pc, #140]	; (8019d00 <UTIL_SEQ_Run+0x1b0>)
 8019c72:	681a      	ldr	r2, [r3, #0]
 8019c74:	4b20      	ldr	r3, [pc, #128]	; (8019cf8 <UTIL_SEQ_Run+0x1a8>)
 8019c76:	681b      	ldr	r3, [r3, #0]
 8019c78:	401a      	ands	r2, r3
 8019c7a:	4b1d      	ldr	r3, [pc, #116]	; (8019cf0 <UTIL_SEQ_Run+0x1a0>)
 8019c7c:	681b      	ldr	r3, [r3, #0]
 8019c7e:	4013      	ands	r3, r2
 8019c80:	2b00      	cmp	r3, #0
 8019c82:	d007      	beq.n	8019c94 <UTIL_SEQ_Run+0x144>
 8019c84:	4b20      	ldr	r3, [pc, #128]	; (8019d08 <UTIL_SEQ_Run+0x1b8>)
 8019c86:	681a      	ldr	r2, [r3, #0]
 8019c88:	4b20      	ldr	r3, [pc, #128]	; (8019d0c <UTIL_SEQ_Run+0x1bc>)
 8019c8a:	681b      	ldr	r3, [r3, #0]
 8019c8c:	4013      	ands	r3, r2
 8019c8e:	2b00      	cmp	r3, #0
 8019c90:	f43f af6c 	beq.w	8019b6c <UTIL_SEQ_Run+0x1c>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 8019c94:	4b19      	ldr	r3, [pc, #100]	; (8019cfc <UTIL_SEQ_Run+0x1ac>)
 8019c96:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8019c9a:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 8019c9c:	f000 f882 	bl	8019da4 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8019ca0:	f3ef 8310 	mrs	r3, PRIMASK
 8019ca4:	613b      	str	r3, [r7, #16]
  return(result);
 8019ca6:	693b      	ldr	r3, [r7, #16]
  
  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 8019ca8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8019caa:	b672      	cpsid	i
  if (!(((TaskSet & TaskMask & SuperMask) != 0U) || ((EvtSet & EvtWaited)!= 0U))) 
 8019cac:	4b14      	ldr	r3, [pc, #80]	; (8019d00 <UTIL_SEQ_Run+0x1b0>)
 8019cae:	681a      	ldr	r2, [r3, #0]
 8019cb0:	4b11      	ldr	r3, [pc, #68]	; (8019cf8 <UTIL_SEQ_Run+0x1a8>)
 8019cb2:	681b      	ldr	r3, [r3, #0]
 8019cb4:	401a      	ands	r2, r3
 8019cb6:	4b0e      	ldr	r3, [pc, #56]	; (8019cf0 <UTIL_SEQ_Run+0x1a0>)
 8019cb8:	681b      	ldr	r3, [r3, #0]
 8019cba:	4013      	ands	r3, r2
 8019cbc:	2b00      	cmp	r3, #0
 8019cbe:	d108      	bne.n	8019cd2 <UTIL_SEQ_Run+0x182>
 8019cc0:	4b11      	ldr	r3, [pc, #68]	; (8019d08 <UTIL_SEQ_Run+0x1b8>)
 8019cc2:	681a      	ldr	r2, [r3, #0]
 8019cc4:	4b11      	ldr	r3, [pc, #68]	; (8019d0c <UTIL_SEQ_Run+0x1bc>)
 8019cc6:	681b      	ldr	r3, [r3, #0]
 8019cc8:	4013      	ands	r3, r2
 8019cca:	2b00      	cmp	r3, #0
 8019ccc:	d101      	bne.n	8019cd2 <UTIL_SEQ_Run+0x182>
  {
	UTIL_SEQ_Idle( );
 8019cce:	f7e7 fef1 	bl	8001ab4 <UTIL_SEQ_Idle>
 8019cd2:	69fb      	ldr	r3, [r7, #28]
 8019cd4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019cd6:	68fb      	ldr	r3, [r7, #12]
 8019cd8:	f383 8810 	msr	PRIMASK, r3
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );
  
  UTIL_SEQ_PostIdle( );
 8019cdc:	f000 f868 	bl	8019db0 <UTIL_SEQ_PostIdle>

  /** restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 8019ce0:	4a03      	ldr	r2, [pc, #12]	; (8019cf0 <UTIL_SEQ_Run+0x1a0>)
 8019ce2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019ce4:	6013      	str	r3, [r2, #0]

  return;
 8019ce6:	bf00      	nop
}
 8019ce8:	3730      	adds	r7, #48	; 0x30
 8019cea:	46bd      	mov	sp, r7
 8019cec:	bd80      	pop	{r7, pc}
 8019cee:	bf00      	nop
 8019cf0:	200001c4 	.word	0x200001c4
 8019cf4:	200012fc 	.word	0x200012fc
 8019cf8:	200001c0 	.word	0x200001c0
 8019cfc:	20001278 	.word	0x20001278
 8019d00:	2000126c 	.word	0x2000126c
 8019d04:	2000127c 	.word	0x2000127c
 8019d08:	20001270 	.word	0x20001270
 8019d0c:	20001274 	.word	0x20001274

08019d10 <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 8019d10:	b580      	push	{r7, lr}
 8019d12:	b088      	sub	sp, #32
 8019d14:	af00      	add	r7, sp, #0
 8019d16:	60f8      	str	r0, [r7, #12]
 8019d18:	60b9      	str	r1, [r7, #8]
 8019d1a:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8019d1c:	f3ef 8310 	mrs	r3, PRIMASK
 8019d20:	617b      	str	r3, [r7, #20]
  return(result);
 8019d22:	697b      	ldr	r3, [r7, #20]
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 8019d24:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8019d26:	b672      	cpsid	i

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 8019d28:	68f8      	ldr	r0, [r7, #12]
 8019d2a:	f000 f847 	bl	8019dbc <SEQ_BitPosition>
 8019d2e:	4603      	mov	r3, r0
 8019d30:	4619      	mov	r1, r3
 8019d32:	4a06      	ldr	r2, [pc, #24]	; (8019d4c <UTIL_SEQ_RegTask+0x3c>)
 8019d34:	687b      	ldr	r3, [r7, #4]
 8019d36:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8019d3a:	69fb      	ldr	r3, [r7, #28]
 8019d3c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019d3e:	69bb      	ldr	r3, [r7, #24]
 8019d40:	f383 8810 	msr	PRIMASK, r3

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 8019d44:	bf00      	nop
}
 8019d46:	3720      	adds	r7, #32
 8019d48:	46bd      	mov	sp, r7
 8019d4a:	bd80      	pop	{r7, pc}
 8019d4c:	2000127c 	.word	0x2000127c

08019d50 <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 8019d50:	b480      	push	{r7}
 8019d52:	b087      	sub	sp, #28
 8019d54:	af00      	add	r7, sp, #0
 8019d56:	6078      	str	r0, [r7, #4]
 8019d58:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8019d5a:	f3ef 8310 	mrs	r3, PRIMASK
 8019d5e:	60fb      	str	r3, [r7, #12]
  return(result);
 8019d60:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8019d62:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8019d64:	b672      	cpsid	i

  TaskSet |= TaskId_bm;
 8019d66:	4b0d      	ldr	r3, [pc, #52]	; (8019d9c <UTIL_SEQ_SetTask+0x4c>)
 8019d68:	681a      	ldr	r2, [r3, #0]
 8019d6a:	687b      	ldr	r3, [r7, #4]
 8019d6c:	4313      	orrs	r3, r2
 8019d6e:	4a0b      	ldr	r2, [pc, #44]	; (8019d9c <UTIL_SEQ_SetTask+0x4c>)
 8019d70:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 8019d72:	4a0b      	ldr	r2, [pc, #44]	; (8019da0 <UTIL_SEQ_SetTask+0x50>)
 8019d74:	683b      	ldr	r3, [r7, #0]
 8019d76:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8019d7a:	687b      	ldr	r3, [r7, #4]
 8019d7c:	431a      	orrs	r2, r3
 8019d7e:	4908      	ldr	r1, [pc, #32]	; (8019da0 <UTIL_SEQ_SetTask+0x50>)
 8019d80:	683b      	ldr	r3, [r7, #0]
 8019d82:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 8019d86:	697b      	ldr	r3, [r7, #20]
 8019d88:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019d8a:	693b      	ldr	r3, [r7, #16]
 8019d8c:	f383 8810 	msr	PRIMASK, r3

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 8019d90:	bf00      	nop
}
 8019d92:	371c      	adds	r7, #28
 8019d94:	46bd      	mov	sp, r7
 8019d96:	bc80      	pop	{r7}
 8019d98:	4770      	bx	lr
 8019d9a:	bf00      	nop
 8019d9c:	2000126c 	.word	0x2000126c
 8019da0:	200012fc 	.word	0x200012fc

08019da4 <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 8019da4:	b480      	push	{r7}
 8019da6:	af00      	add	r7, sp, #0
  /**
   * Unless specified by the application, there is nothing to be done
   */
  return;
 8019da8:	bf00      	nop
}
 8019daa:	46bd      	mov	sp, r7
 8019dac:	bc80      	pop	{r7}
 8019dae:	4770      	bx	lr

08019db0 <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 8019db0:	b480      	push	{r7}
 8019db2:	af00      	add	r7, sp, #0
  /**
   * Unless specified by the application, there is nothing to be done
   */
  return;
 8019db4:	bf00      	nop
}
 8019db6:	46bd      	mov	sp, r7
 8019db8:	bc80      	pop	{r7}
 8019dba:	4770      	bx	lr

08019dbc <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 8019dbc:	b480      	push	{r7}
 8019dbe:	b085      	sub	sp, #20
 8019dc0:	af00      	add	r7, sp, #0
 8019dc2:	6078      	str	r0, [r7, #4]
  uint8_t n = 0U;
 8019dc4:	2300      	movs	r3, #0
 8019dc6:	73fb      	strb	r3, [r7, #15]

  if ((Value & 0xFFFF0000U) == 0U)  { n  = 16U; Value <<= 16U;  }
 8019dc8:	687b      	ldr	r3, [r7, #4]
 8019dca:	0c1b      	lsrs	r3, r3, #16
 8019dcc:	041b      	lsls	r3, r3, #16
 8019dce:	2b00      	cmp	r3, #0
 8019dd0:	d104      	bne.n	8019ddc <SEQ_BitPosition+0x20>
 8019dd2:	2310      	movs	r3, #16
 8019dd4:	73fb      	strb	r3, [r7, #15]
 8019dd6:	687b      	ldr	r3, [r7, #4]
 8019dd8:	041b      	lsls	r3, r3, #16
 8019dda:	607b      	str	r3, [r7, #4]
  if ((Value & 0xFF000000U) == 0U)  { n +=  8U; Value <<=  8U;  }
 8019ddc:	687b      	ldr	r3, [r7, #4]
 8019dde:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8019de2:	2b00      	cmp	r3, #0
 8019de4:	d105      	bne.n	8019df2 <SEQ_BitPosition+0x36>
 8019de6:	7bfb      	ldrb	r3, [r7, #15]
 8019de8:	3308      	adds	r3, #8
 8019dea:	73fb      	strb	r3, [r7, #15]
 8019dec:	687b      	ldr	r3, [r7, #4]
 8019dee:	021b      	lsls	r3, r3, #8
 8019df0:	607b      	str	r3, [r7, #4]
  if ((Value & 0xF0000000U) == 0U)  { n +=  4U; Value <<=  4U;  }
 8019df2:	687b      	ldr	r3, [r7, #4]
 8019df4:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8019df8:	2b00      	cmp	r3, #0
 8019dfa:	d105      	bne.n	8019e08 <SEQ_BitPosition+0x4c>
 8019dfc:	7bfb      	ldrb	r3, [r7, #15]
 8019dfe:	3304      	adds	r3, #4
 8019e00:	73fb      	strb	r3, [r7, #15]
 8019e02:	687b      	ldr	r3, [r7, #4]
 8019e04:	011b      	lsls	r3, r3, #4
 8019e06:	607b      	str	r3, [r7, #4]

  n += SEQ_clz_table_4bit[Value >> (32-4)];
 8019e08:	687b      	ldr	r3, [r7, #4]
 8019e0a:	0f1b      	lsrs	r3, r3, #28
 8019e0c:	4a06      	ldr	r2, [pc, #24]	; (8019e28 <SEQ_BitPosition+0x6c>)
 8019e0e:	5cd2      	ldrb	r2, [r2, r3]
 8019e10:	7bfb      	ldrb	r3, [r7, #15]
 8019e12:	4413      	add	r3, r2
 8019e14:	73fb      	strb	r3, [r7, #15]

  return (uint8_t)(31U-n);
 8019e16:	7bfb      	ldrb	r3, [r7, #15]
 8019e18:	f1c3 031f 	rsb	r3, r3, #31
 8019e1c:	b2db      	uxtb	r3, r3
}
 8019e1e:	4618      	mov	r0, r3
 8019e20:	3714      	adds	r7, #20
 8019e22:	46bd      	mov	sp, r7
 8019e24:	bc80      	pop	{r7}
 8019e26:	4770      	bx	lr
 8019e28:	0801b838 	.word	0x0801b838

08019e2c <UTIL_TIMER_Init>:
  * @addtogroup TIMER_SERVER_exported_function
  *  @{
  */

UTIL_TIMER_Status_t UTIL_TIMER_Init(void)
{
 8019e2c:	b580      	push	{r7, lr}
 8019e2e:	af00      	add	r7, sp, #0
  UTIL_TIMER_INIT_CRITICAL_SECTION();
  TimerListHead = NULL;
 8019e30:	4b04      	ldr	r3, [pc, #16]	; (8019e44 <UTIL_TIMER_Init+0x18>)
 8019e32:	2200      	movs	r2, #0
 8019e34:	601a      	str	r2, [r3, #0]
  return UTIL_TimerDriver.InitTimer();
 8019e36:	4b04      	ldr	r3, [pc, #16]	; (8019e48 <UTIL_TIMER_Init+0x1c>)
 8019e38:	681b      	ldr	r3, [r3, #0]
 8019e3a:	4798      	blx	r3
 8019e3c:	4603      	mov	r3, r0
}
 8019e3e:	4618      	mov	r0, r3
 8019e40:	bd80      	pop	{r7, pc}
 8019e42:	bf00      	nop
 8019e44:	2000130c 	.word	0x2000130c
 8019e48:	0801b228 	.word	0x0801b228

08019e4c <UTIL_TIMER_Create>:
{
  return UTIL_TimerDriver.DeInitTimer();
}

UTIL_TIMER_Status_t UTIL_TIMER_Create( UTIL_TIMER_Object_t *TimerObject, uint32_t PeriodValue, UTIL_TIMER_Mode_t Mode, void ( *Callback )( void *), void *Argument)
{
 8019e4c:	b580      	push	{r7, lr}
 8019e4e:	b084      	sub	sp, #16
 8019e50:	af00      	add	r7, sp, #0
 8019e52:	60f8      	str	r0, [r7, #12]
 8019e54:	60b9      	str	r1, [r7, #8]
 8019e56:	603b      	str	r3, [r7, #0]
 8019e58:	4613      	mov	r3, r2
 8019e5a:	71fb      	strb	r3, [r7, #7]
  if((TimerObject != NULL) && (Callback != NULL))
 8019e5c:	68fb      	ldr	r3, [r7, #12]
 8019e5e:	2b00      	cmp	r3, #0
 8019e60:	d023      	beq.n	8019eaa <UTIL_TIMER_Create+0x5e>
 8019e62:	683b      	ldr	r3, [r7, #0]
 8019e64:	2b00      	cmp	r3, #0
 8019e66:	d020      	beq.n	8019eaa <UTIL_TIMER_Create+0x5e>
  {
    TimerObject->Timestamp = 0U;
 8019e68:	68fb      	ldr	r3, [r7, #12]
 8019e6a:	2200      	movs	r2, #0
 8019e6c:	601a      	str	r2, [r3, #0]
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 8019e6e:	4b11      	ldr	r3, [pc, #68]	; (8019eb4 <UTIL_TIMER_Create+0x68>)
 8019e70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8019e72:	68b8      	ldr	r0, [r7, #8]
 8019e74:	4798      	blx	r3
 8019e76:	4602      	mov	r2, r0
 8019e78:	68fb      	ldr	r3, [r7, #12]
 8019e7a:	605a      	str	r2, [r3, #4]
    TimerObject->IsPending = 0U;
 8019e7c:	68fb      	ldr	r3, [r7, #12]
 8019e7e:	2200      	movs	r2, #0
 8019e80:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 0U;
 8019e82:	68fb      	ldr	r3, [r7, #12]
 8019e84:	2200      	movs	r2, #0
 8019e86:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 8019e88:	68fb      	ldr	r3, [r7, #12]
 8019e8a:	2200      	movs	r2, #0
 8019e8c:	729a      	strb	r2, [r3, #10]
    TimerObject->Callback = Callback;
 8019e8e:	68fb      	ldr	r3, [r7, #12]
 8019e90:	683a      	ldr	r2, [r7, #0]
 8019e92:	60da      	str	r2, [r3, #12]
    TimerObject->argument = Argument;
 8019e94:	68fb      	ldr	r3, [r7, #12]
 8019e96:	69ba      	ldr	r2, [r7, #24]
 8019e98:	611a      	str	r2, [r3, #16]
    TimerObject->Mode = Mode;
 8019e9a:	68fb      	ldr	r3, [r7, #12]
 8019e9c:	79fa      	ldrb	r2, [r7, #7]
 8019e9e:	72da      	strb	r2, [r3, #11]
    TimerObject->Next = NULL;
 8019ea0:	68fb      	ldr	r3, [r7, #12]
 8019ea2:	2200      	movs	r2, #0
 8019ea4:	615a      	str	r2, [r3, #20]
    return UTIL_TIMER_OK;
 8019ea6:	2300      	movs	r3, #0
 8019ea8:	e000      	b.n	8019eac <UTIL_TIMER_Create+0x60>
  }
  else
  {
    return UTIL_TIMER_INVALID_PARAM;
 8019eaa:	2301      	movs	r3, #1
  }
}
 8019eac:	4618      	mov	r0, r3
 8019eae:	3710      	adds	r7, #16
 8019eb0:	46bd      	mov	sp, r7
 8019eb2:	bd80      	pop	{r7, pc}
 8019eb4:	0801b228 	.word	0x0801b228

08019eb8 <UTIL_TIMER_Start>:

UTIL_TIMER_Status_t UTIL_TIMER_Start( UTIL_TIMER_Object_t *TimerObject)
{
 8019eb8:	b580      	push	{r7, lr}
 8019eba:	b08a      	sub	sp, #40	; 0x28
 8019ebc:	af00      	add	r7, sp, #0
 8019ebe:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 8019ec0:	2300      	movs	r3, #0
 8019ec2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t elapsedTime;
  uint32_t minValue;
  uint32_t ticks;
    
  if(( TimerObject != NULL ) && ( TimerExists( TimerObject ) == false ) && (TimerObject->IsRunning == 0U))
 8019ec6:	687b      	ldr	r3, [r7, #4]
 8019ec8:	2b00      	cmp	r3, #0
 8019eca:	d054      	beq.n	8019f76 <UTIL_TIMER_Start+0xbe>
 8019ecc:	6878      	ldr	r0, [r7, #4]
 8019ece:	f000 f9a5 	bl	801a21c <TimerExists>
 8019ed2:	4603      	mov	r3, r0
 8019ed4:	f083 0301 	eor.w	r3, r3, #1
 8019ed8:	b2db      	uxtb	r3, r3
 8019eda:	2b00      	cmp	r3, #0
 8019edc:	d04b      	beq.n	8019f76 <UTIL_TIMER_Start+0xbe>
 8019ede:	687b      	ldr	r3, [r7, #4]
 8019ee0:	7a5b      	ldrb	r3, [r3, #9]
 8019ee2:	2b00      	cmp	r3, #0
 8019ee4:	d147      	bne.n	8019f76 <UTIL_TIMER_Start+0xbe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8019ee6:	f3ef 8310 	mrs	r3, PRIMASK
 8019eea:	613b      	str	r3, [r7, #16]
  return(result);
 8019eec:	693b      	ldr	r3, [r7, #16]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 8019eee:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8019ef0:	b672      	cpsid	i
    ticks = TimerObject->ReloadValue;
 8019ef2:	687b      	ldr	r3, [r7, #4]
 8019ef4:	685b      	ldr	r3, [r3, #4]
 8019ef6:	623b      	str	r3, [r7, #32]
    minValue = UTIL_TimerDriver.GetMinimumTimeout( );
 8019ef8:	4b23      	ldr	r3, [pc, #140]	; (8019f88 <UTIL_TIMER_Start+0xd0>)
 8019efa:	6a1b      	ldr	r3, [r3, #32]
 8019efc:	4798      	blx	r3
 8019efe:	61b8      	str	r0, [r7, #24]
    
    if( ticks < minValue )
 8019f00:	6a3a      	ldr	r2, [r7, #32]
 8019f02:	69bb      	ldr	r3, [r7, #24]
 8019f04:	429a      	cmp	r2, r3
 8019f06:	d201      	bcs.n	8019f0c <UTIL_TIMER_Start+0x54>
    {
      ticks = minValue;
 8019f08:	69bb      	ldr	r3, [r7, #24]
 8019f0a:	623b      	str	r3, [r7, #32]
    }
    
    TimerObject->Timestamp = ticks;
 8019f0c:	687b      	ldr	r3, [r7, #4]
 8019f0e:	6a3a      	ldr	r2, [r7, #32]
 8019f10:	601a      	str	r2, [r3, #0]
    TimerObject->IsPending = 0U;
 8019f12:	687b      	ldr	r3, [r7, #4]
 8019f14:	2200      	movs	r2, #0
 8019f16:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 1U;
 8019f18:	687b      	ldr	r3, [r7, #4]
 8019f1a:	2201      	movs	r2, #1
 8019f1c:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 8019f1e:	687b      	ldr	r3, [r7, #4]
 8019f20:	2200      	movs	r2, #0
 8019f22:	729a      	strb	r2, [r3, #10]
    if( TimerListHead == NULL )
 8019f24:	4b19      	ldr	r3, [pc, #100]	; (8019f8c <UTIL_TIMER_Start+0xd4>)
 8019f26:	681b      	ldr	r3, [r3, #0]
 8019f28:	2b00      	cmp	r3, #0
 8019f2a:	d106      	bne.n	8019f3a <UTIL_TIMER_Start+0x82>
    {
      UTIL_TimerDriver.SetTimerContext();
 8019f2c:	4b16      	ldr	r3, [pc, #88]	; (8019f88 <UTIL_TIMER_Start+0xd0>)
 8019f2e:	691b      	ldr	r3, [r3, #16]
 8019f30:	4798      	blx	r3
      TimerInsertNewHeadTimer( TimerObject ); /* insert a timeout at now+obj->Timestamp */
 8019f32:	6878      	ldr	r0, [r7, #4]
 8019f34:	f000 f9e8 	bl	801a308 <TimerInsertNewHeadTimer>
 8019f38:	e017      	b.n	8019f6a <UTIL_TIMER_Start+0xb2>
    }
    else 
    {
      elapsedTime = UTIL_TimerDriver.GetTimerElapsedTime( );
 8019f3a:	4b13      	ldr	r3, [pc, #76]	; (8019f88 <UTIL_TIMER_Start+0xd0>)
 8019f3c:	699b      	ldr	r3, [r3, #24]
 8019f3e:	4798      	blx	r3
 8019f40:	6178      	str	r0, [r7, #20]
      TimerObject->Timestamp += elapsedTime;
 8019f42:	687b      	ldr	r3, [r7, #4]
 8019f44:	681a      	ldr	r2, [r3, #0]
 8019f46:	697b      	ldr	r3, [r7, #20]
 8019f48:	441a      	add	r2, r3
 8019f4a:	687b      	ldr	r3, [r7, #4]
 8019f4c:	601a      	str	r2, [r3, #0]
      
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 8019f4e:	687b      	ldr	r3, [r7, #4]
 8019f50:	681a      	ldr	r2, [r3, #0]
 8019f52:	4b0e      	ldr	r3, [pc, #56]	; (8019f8c <UTIL_TIMER_Start+0xd4>)
 8019f54:	681b      	ldr	r3, [r3, #0]
 8019f56:	681b      	ldr	r3, [r3, #0]
 8019f58:	429a      	cmp	r2, r3
 8019f5a:	d203      	bcs.n	8019f64 <UTIL_TIMER_Start+0xac>
      {
        TimerInsertNewHeadTimer( TimerObject);
 8019f5c:	6878      	ldr	r0, [r7, #4]
 8019f5e:	f000 f9d3 	bl	801a308 <TimerInsertNewHeadTimer>
 8019f62:	e002      	b.n	8019f6a <UTIL_TIMER_Start+0xb2>
      }
      else
      {
        TimerInsertTimer( TimerObject);
 8019f64:	6878      	ldr	r0, [r7, #4]
 8019f66:	f000 f99f 	bl	801a2a8 <TimerInsertTimer>
 8019f6a:	69fb      	ldr	r3, [r7, #28]
 8019f6c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019f6e:	68fb      	ldr	r3, [r7, #12]
 8019f70:	f383 8810 	msr	PRIMASK, r3
  {
 8019f74:	e002      	b.n	8019f7c <UTIL_TIMER_Start+0xc4>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret =  UTIL_TIMER_INVALID_PARAM;
 8019f76:	2301      	movs	r3, #1
 8019f78:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  return ret;
 8019f7c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8019f80:	4618      	mov	r0, r3
 8019f82:	3728      	adds	r7, #40	; 0x28
 8019f84:	46bd      	mov	sp, r7
 8019f86:	bd80      	pop	{r7, pc}
 8019f88:	0801b228 	.word	0x0801b228
 8019f8c:	2000130c 	.word	0x2000130c

08019f90 <UTIL_TIMER_Stop>:
  }
  return ret;
}

UTIL_TIMER_Status_t UTIL_TIMER_Stop( UTIL_TIMER_Object_t *TimerObject )
{
 8019f90:	b580      	push	{r7, lr}
 8019f92:	b088      	sub	sp, #32
 8019f94:	af00      	add	r7, sp, #0
 8019f96:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 8019f98:	2300      	movs	r3, #0
 8019f9a:	77fb      	strb	r3, [r7, #31]

  if (NULL != TimerObject)
 8019f9c:	687b      	ldr	r3, [r7, #4]
 8019f9e:	2b00      	cmp	r3, #0
 8019fa0:	d05a      	beq.n	801a058 <UTIL_TIMER_Stop+0xc8>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8019fa2:	f3ef 8310 	mrs	r3, PRIMASK
 8019fa6:	60fb      	str	r3, [r7, #12]
  return(result);
 8019fa8:	68fb      	ldr	r3, [r7, #12]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 8019faa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8019fac:	b672      	cpsid	i
    UTIL_TIMER_Object_t* prev = TimerListHead;
 8019fae:	4b2e      	ldr	r3, [pc, #184]	; (801a068 <UTIL_TIMER_Stop+0xd8>)
 8019fb0:	681b      	ldr	r3, [r3, #0]
 8019fb2:	61bb      	str	r3, [r7, #24]
    UTIL_TIMER_Object_t* cur = TimerListHead;
 8019fb4:	4b2c      	ldr	r3, [pc, #176]	; (801a068 <UTIL_TIMER_Stop+0xd8>)
 8019fb6:	681b      	ldr	r3, [r3, #0]
 8019fb8:	617b      	str	r3, [r7, #20]
    TimerObject->IsReloadStopped = 1U;
 8019fba:	687b      	ldr	r3, [r7, #4]
 8019fbc:	2201      	movs	r2, #1
 8019fbe:	729a      	strb	r2, [r3, #10]
    
    /* List is empty or the Obj to stop does not exist  */
    if(NULL != TimerListHead)
 8019fc0:	4b29      	ldr	r3, [pc, #164]	; (801a068 <UTIL_TIMER_Stop+0xd8>)
 8019fc2:	681b      	ldr	r3, [r3, #0]
 8019fc4:	2b00      	cmp	r3, #0
 8019fc6:	d041      	beq.n	801a04c <UTIL_TIMER_Stop+0xbc>
    {
      TimerObject->IsRunning = 0U;
 8019fc8:	687b      	ldr	r3, [r7, #4]
 8019fca:	2200      	movs	r2, #0
 8019fcc:	725a      	strb	r2, [r3, #9]
      
      if( TimerListHead == TimerObject ) /* Stop the Head */
 8019fce:	4b26      	ldr	r3, [pc, #152]	; (801a068 <UTIL_TIMER_Stop+0xd8>)
 8019fd0:	681b      	ldr	r3, [r3, #0]
 8019fd2:	687a      	ldr	r2, [r7, #4]
 8019fd4:	429a      	cmp	r2, r3
 8019fd6:	d134      	bne.n	801a042 <UTIL_TIMER_Stop+0xb2>
      {
          TimerListHead->IsPending = 0;
 8019fd8:	4b23      	ldr	r3, [pc, #140]	; (801a068 <UTIL_TIMER_Stop+0xd8>)
 8019fda:	681b      	ldr	r3, [r3, #0]
 8019fdc:	2200      	movs	r2, #0
 8019fde:	721a      	strb	r2, [r3, #8]
          if( TimerListHead->Next != NULL )
 8019fe0:	4b21      	ldr	r3, [pc, #132]	; (801a068 <UTIL_TIMER_Stop+0xd8>)
 8019fe2:	681b      	ldr	r3, [r3, #0]
 8019fe4:	695b      	ldr	r3, [r3, #20]
 8019fe6:	2b00      	cmp	r3, #0
 8019fe8:	d00a      	beq.n	801a000 <UTIL_TIMER_Stop+0x70>
          {
            TimerListHead = TimerListHead->Next;
 8019fea:	4b1f      	ldr	r3, [pc, #124]	; (801a068 <UTIL_TIMER_Stop+0xd8>)
 8019fec:	681b      	ldr	r3, [r3, #0]
 8019fee:	695b      	ldr	r3, [r3, #20]
 8019ff0:	4a1d      	ldr	r2, [pc, #116]	; (801a068 <UTIL_TIMER_Stop+0xd8>)
 8019ff2:	6013      	str	r3, [r2, #0]
            TimerSetTimeout( TimerListHead );
 8019ff4:	4b1c      	ldr	r3, [pc, #112]	; (801a068 <UTIL_TIMER_Stop+0xd8>)
 8019ff6:	681b      	ldr	r3, [r3, #0]
 8019ff8:	4618      	mov	r0, r3
 8019ffa:	f000 f92b 	bl	801a254 <TimerSetTimeout>
 8019ffe:	e023      	b.n	801a048 <UTIL_TIMER_Stop+0xb8>
          }
          else
          {
            UTIL_TimerDriver.StopTimerEvt( );
 801a000:	4b1a      	ldr	r3, [pc, #104]	; (801a06c <UTIL_TIMER_Stop+0xdc>)
 801a002:	68db      	ldr	r3, [r3, #12]
 801a004:	4798      	blx	r3
            TimerListHead = NULL;
 801a006:	4b18      	ldr	r3, [pc, #96]	; (801a068 <UTIL_TIMER_Stop+0xd8>)
 801a008:	2200      	movs	r2, #0
 801a00a:	601a      	str	r2, [r3, #0]
 801a00c:	e01c      	b.n	801a048 <UTIL_TIMER_Stop+0xb8>
      }
      else /* Stop an object within the list */
      {      
        while( cur != NULL )
        {
          if( cur == TimerObject )
 801a00e:	697a      	ldr	r2, [r7, #20]
 801a010:	687b      	ldr	r3, [r7, #4]
 801a012:	429a      	cmp	r2, r3
 801a014:	d110      	bne.n	801a038 <UTIL_TIMER_Stop+0xa8>
          {
            if( cur->Next != NULL )
 801a016:	697b      	ldr	r3, [r7, #20]
 801a018:	695b      	ldr	r3, [r3, #20]
 801a01a:	2b00      	cmp	r3, #0
 801a01c:	d006      	beq.n	801a02c <UTIL_TIMER_Stop+0x9c>
            {
              cur = cur->Next;
 801a01e:	697b      	ldr	r3, [r7, #20]
 801a020:	695b      	ldr	r3, [r3, #20]
 801a022:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 801a024:	69bb      	ldr	r3, [r7, #24]
 801a026:	697a      	ldr	r2, [r7, #20]
 801a028:	615a      	str	r2, [r3, #20]
            else
            {
              cur = NULL;
              prev->Next = cur;
            }
            break;
 801a02a:	e00d      	b.n	801a048 <UTIL_TIMER_Stop+0xb8>
              cur = NULL;
 801a02c:	2300      	movs	r3, #0
 801a02e:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 801a030:	69bb      	ldr	r3, [r7, #24]
 801a032:	697a      	ldr	r2, [r7, #20]
 801a034:	615a      	str	r2, [r3, #20]
            break;
 801a036:	e007      	b.n	801a048 <UTIL_TIMER_Stop+0xb8>
          }
          else
          {
            prev = cur;
 801a038:	697b      	ldr	r3, [r7, #20]
 801a03a:	61bb      	str	r3, [r7, #24]
            cur = cur->Next;
 801a03c:	697b      	ldr	r3, [r7, #20]
 801a03e:	695b      	ldr	r3, [r3, #20]
 801a040:	617b      	str	r3, [r7, #20]
        while( cur != NULL )
 801a042:	697b      	ldr	r3, [r7, #20]
 801a044:	2b00      	cmp	r3, #0
 801a046:	d1e2      	bne.n	801a00e <UTIL_TIMER_Stop+0x7e>
          }
        }   
      }
      ret = UTIL_TIMER_OK;
 801a048:	2300      	movs	r3, #0
 801a04a:	77fb      	strb	r3, [r7, #31]
 801a04c:	693b      	ldr	r3, [r7, #16]
 801a04e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a050:	68bb      	ldr	r3, [r7, #8]
 801a052:	f383 8810 	msr	PRIMASK, r3
 801a056:	e001      	b.n	801a05c <UTIL_TIMER_Stop+0xcc>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret = UTIL_TIMER_INVALID_PARAM;
 801a058:	2301      	movs	r3, #1
 801a05a:	77fb      	strb	r3, [r7, #31]
  }
  return ret;
 801a05c:	7ffb      	ldrb	r3, [r7, #31]
}
 801a05e:	4618      	mov	r0, r3
 801a060:	3720      	adds	r7, #32
 801a062:	46bd      	mov	sp, r7
 801a064:	bd80      	pop	{r7, pc}
 801a066:	bf00      	nop
 801a068:	2000130c 	.word	0x2000130c
 801a06c:	0801b228 	.word	0x0801b228

0801a070 <UTIL_TIMER_SetPeriod>:

UTIL_TIMER_Status_t UTIL_TIMER_SetPeriod(UTIL_TIMER_Object_t *TimerObject, uint32_t NewPeriodValue)
{
 801a070:	b580      	push	{r7, lr}
 801a072:	b084      	sub	sp, #16
 801a074:	af00      	add	r7, sp, #0
 801a076:	6078      	str	r0, [r7, #4]
 801a078:	6039      	str	r1, [r7, #0]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801a07a:	2300      	movs	r3, #0
 801a07c:	73fb      	strb	r3, [r7, #15]
  
  if(NULL == TimerObject)
 801a07e:	687b      	ldr	r3, [r7, #4]
 801a080:	2b00      	cmp	r3, #0
 801a082:	d102      	bne.n	801a08a <UTIL_TIMER_SetPeriod+0x1a>
  {
	  ret = UTIL_TIMER_INVALID_PARAM;
 801a084:	2301      	movs	r3, #1
 801a086:	73fb      	strb	r3, [r7, #15]
 801a088:	e014      	b.n	801a0b4 <UTIL_TIMER_SetPeriod+0x44>
  }
  else
  {
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(NewPeriodValue);
 801a08a:	4b0d      	ldr	r3, [pc, #52]	; (801a0c0 <UTIL_TIMER_SetPeriod+0x50>)
 801a08c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801a08e:	6838      	ldr	r0, [r7, #0]
 801a090:	4798      	blx	r3
 801a092:	4602      	mov	r2, r0
 801a094:	687b      	ldr	r3, [r7, #4]
 801a096:	605a      	str	r2, [r3, #4]
    if(TimerExists(TimerObject))
 801a098:	6878      	ldr	r0, [r7, #4]
 801a09a:	f000 f8bf 	bl	801a21c <TimerExists>
 801a09e:	4603      	mov	r3, r0
 801a0a0:	2b00      	cmp	r3, #0
 801a0a2:	d007      	beq.n	801a0b4 <UTIL_TIMER_SetPeriod+0x44>
    {
      (void)UTIL_TIMER_Stop(TimerObject);
 801a0a4:	6878      	ldr	r0, [r7, #4]
 801a0a6:	f7ff ff73 	bl	8019f90 <UTIL_TIMER_Stop>
      ret = UTIL_TIMER_Start(TimerObject);
 801a0aa:	6878      	ldr	r0, [r7, #4]
 801a0ac:	f7ff ff04 	bl	8019eb8 <UTIL_TIMER_Start>
 801a0b0:	4603      	mov	r3, r0
 801a0b2:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 801a0b4:	7bfb      	ldrb	r3, [r7, #15]
}
 801a0b6:	4618      	mov	r0, r3
 801a0b8:	3710      	adds	r7, #16
 801a0ba:	46bd      	mov	sp, r7
 801a0bc:	bd80      	pop	{r7, pc}
 801a0be:	bf00      	nop
 801a0c0:	0801b228 	.word	0x0801b228

0801a0c4 <UTIL_TIMER_IRQ_Handler>:
	}
	return NextTimer;
}

void UTIL_TIMER_IRQ_Handler( void )
{
 801a0c4:	b590      	push	{r4, r7, lr}
 801a0c6:	b089      	sub	sp, #36	; 0x24
 801a0c8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801a0ca:	f3ef 8310 	mrs	r3, PRIMASK
 801a0ce:	60bb      	str	r3, [r7, #8]
  return(result);
 801a0d0:	68bb      	ldr	r3, [r7, #8]
  UTIL_TIMER_Object_t* cur;
  uint32_t old, now, DeltaContext;

  UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801a0d2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 801a0d4:	b672      	cpsid	i

  old  =  UTIL_TimerDriver.GetTimerContext( );
 801a0d6:	4b38      	ldr	r3, [pc, #224]	; (801a1b8 <UTIL_TIMER_IRQ_Handler+0xf4>)
 801a0d8:	695b      	ldr	r3, [r3, #20]
 801a0da:	4798      	blx	r3
 801a0dc:	6178      	str	r0, [r7, #20]
  now  =  UTIL_TimerDriver.SetTimerContext( );
 801a0de:	4b36      	ldr	r3, [pc, #216]	; (801a1b8 <UTIL_TIMER_IRQ_Handler+0xf4>)
 801a0e0:	691b      	ldr	r3, [r3, #16]
 801a0e2:	4798      	blx	r3
 801a0e4:	6138      	str	r0, [r7, #16]

  DeltaContext = now  - old; /*intentional wrap around */
 801a0e6:	693a      	ldr	r2, [r7, #16]
 801a0e8:	697b      	ldr	r3, [r7, #20]
 801a0ea:	1ad3      	subs	r3, r2, r3
 801a0ec:	60fb      	str	r3, [r7, #12]
  
  /* update timeStamp based upon new Time Reference*/
  /* because delta context should never exceed 2^32*/
  if ( TimerListHead != NULL )
 801a0ee:	4b33      	ldr	r3, [pc, #204]	; (801a1bc <UTIL_TIMER_IRQ_Handler+0xf8>)
 801a0f0:	681b      	ldr	r3, [r3, #0]
 801a0f2:	2b00      	cmp	r3, #0
 801a0f4:	d037      	beq.n	801a166 <UTIL_TIMER_IRQ_Handler+0xa2>
  {
    cur = TimerListHead;
 801a0f6:	4b31      	ldr	r3, [pc, #196]	; (801a1bc <UTIL_TIMER_IRQ_Handler+0xf8>)
 801a0f8:	681b      	ldr	r3, [r3, #0]
 801a0fa:	61fb      	str	r3, [r7, #28]
	do {
      if (cur->Timestamp > DeltaContext)
 801a0fc:	69fb      	ldr	r3, [r7, #28]
 801a0fe:	681b      	ldr	r3, [r3, #0]
 801a100:	68fa      	ldr	r2, [r7, #12]
 801a102:	429a      	cmp	r2, r3
 801a104:	d206      	bcs.n	801a114 <UTIL_TIMER_IRQ_Handler+0x50>
      {
        cur->Timestamp -= DeltaContext;
 801a106:	69fb      	ldr	r3, [r7, #28]
 801a108:	681a      	ldr	r2, [r3, #0]
 801a10a:	68fb      	ldr	r3, [r7, #12]
 801a10c:	1ad2      	subs	r2, r2, r3
 801a10e:	69fb      	ldr	r3, [r7, #28]
 801a110:	601a      	str	r2, [r3, #0]
 801a112:	e002      	b.n	801a11a <UTIL_TIMER_IRQ_Handler+0x56>
      }
      else
      {
        cur->Timestamp = 0;
 801a114:	69fb      	ldr	r3, [r7, #28]
 801a116:	2200      	movs	r2, #0
 801a118:	601a      	str	r2, [r3, #0]
      }
      cur = cur->Next;
 801a11a:	69fb      	ldr	r3, [r7, #28]
 801a11c:	695b      	ldr	r3, [r3, #20]
 801a11e:	61fb      	str	r3, [r7, #28]
    } while(cur != NULL);
 801a120:	69fb      	ldr	r3, [r7, #28]
 801a122:	2b00      	cmp	r3, #0
 801a124:	d1ea      	bne.n	801a0fc <UTIL_TIMER_IRQ_Handler+0x38>
  }

  /* Execute expired timer and update the list */
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 801a126:	e01e      	b.n	801a166 <UTIL_TIMER_IRQ_Handler+0xa2>
  {
      cur = TimerListHead;
 801a128:	4b24      	ldr	r3, [pc, #144]	; (801a1bc <UTIL_TIMER_IRQ_Handler+0xf8>)
 801a12a:	681b      	ldr	r3, [r3, #0]
 801a12c:	61fb      	str	r3, [r7, #28]
      TimerListHead = TimerListHead->Next;
 801a12e:	4b23      	ldr	r3, [pc, #140]	; (801a1bc <UTIL_TIMER_IRQ_Handler+0xf8>)
 801a130:	681b      	ldr	r3, [r3, #0]
 801a132:	695b      	ldr	r3, [r3, #20]
 801a134:	4a21      	ldr	r2, [pc, #132]	; (801a1bc <UTIL_TIMER_IRQ_Handler+0xf8>)
 801a136:	6013      	str	r3, [r2, #0]
      cur->IsPending = 0;
 801a138:	69fb      	ldr	r3, [r7, #28]
 801a13a:	2200      	movs	r2, #0
 801a13c:	721a      	strb	r2, [r3, #8]
      cur->IsRunning = 0;
 801a13e:	69fb      	ldr	r3, [r7, #28]
 801a140:	2200      	movs	r2, #0
 801a142:	725a      	strb	r2, [r3, #9]
      cur->Callback(cur->argument);
 801a144:	69fb      	ldr	r3, [r7, #28]
 801a146:	68db      	ldr	r3, [r3, #12]
 801a148:	69fa      	ldr	r2, [r7, #28]
 801a14a:	6912      	ldr	r2, [r2, #16]
 801a14c:	4610      	mov	r0, r2
 801a14e:	4798      	blx	r3
      if(( cur->Mode == UTIL_TIMER_PERIODIC) && (cur->IsReloadStopped == 0U))
 801a150:	69fb      	ldr	r3, [r7, #28]
 801a152:	7adb      	ldrb	r3, [r3, #11]
 801a154:	2b01      	cmp	r3, #1
 801a156:	d106      	bne.n	801a166 <UTIL_TIMER_IRQ_Handler+0xa2>
 801a158:	69fb      	ldr	r3, [r7, #28]
 801a15a:	7a9b      	ldrb	r3, [r3, #10]
 801a15c:	2b00      	cmp	r3, #0
 801a15e:	d102      	bne.n	801a166 <UTIL_TIMER_IRQ_Handler+0xa2>
      {
        (void)UTIL_TIMER_Start(cur);
 801a160:	69f8      	ldr	r0, [r7, #28]
 801a162:	f7ff fea9 	bl	8019eb8 <UTIL_TIMER_Start>
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 801a166:	4b15      	ldr	r3, [pc, #84]	; (801a1bc <UTIL_TIMER_IRQ_Handler+0xf8>)
 801a168:	681b      	ldr	r3, [r3, #0]
 801a16a:	2b00      	cmp	r3, #0
 801a16c:	d00d      	beq.n	801a18a <UTIL_TIMER_IRQ_Handler+0xc6>
 801a16e:	4b13      	ldr	r3, [pc, #76]	; (801a1bc <UTIL_TIMER_IRQ_Handler+0xf8>)
 801a170:	681b      	ldr	r3, [r3, #0]
 801a172:	681b      	ldr	r3, [r3, #0]
 801a174:	2b00      	cmp	r3, #0
 801a176:	d0d7      	beq.n	801a128 <UTIL_TIMER_IRQ_Handler+0x64>
 801a178:	4b10      	ldr	r3, [pc, #64]	; (801a1bc <UTIL_TIMER_IRQ_Handler+0xf8>)
 801a17a:	681b      	ldr	r3, [r3, #0]
 801a17c:	681c      	ldr	r4, [r3, #0]
 801a17e:	4b0e      	ldr	r3, [pc, #56]	; (801a1b8 <UTIL_TIMER_IRQ_Handler+0xf4>)
 801a180:	699b      	ldr	r3, [r3, #24]
 801a182:	4798      	blx	r3
 801a184:	4603      	mov	r3, r0
 801a186:	429c      	cmp	r4, r3
 801a188:	d3ce      	bcc.n	801a128 <UTIL_TIMER_IRQ_Handler+0x64>
      }
  }

  /* start the next TimerListHead if it exists and it is not pending*/
  if(( TimerListHead != NULL ) && (TimerListHead->IsPending == 0U))
 801a18a:	4b0c      	ldr	r3, [pc, #48]	; (801a1bc <UTIL_TIMER_IRQ_Handler+0xf8>)
 801a18c:	681b      	ldr	r3, [r3, #0]
 801a18e:	2b00      	cmp	r3, #0
 801a190:	d009      	beq.n	801a1a6 <UTIL_TIMER_IRQ_Handler+0xe2>
 801a192:	4b0a      	ldr	r3, [pc, #40]	; (801a1bc <UTIL_TIMER_IRQ_Handler+0xf8>)
 801a194:	681b      	ldr	r3, [r3, #0]
 801a196:	7a1b      	ldrb	r3, [r3, #8]
 801a198:	2b00      	cmp	r3, #0
 801a19a:	d104      	bne.n	801a1a6 <UTIL_TIMER_IRQ_Handler+0xe2>
  {
    TimerSetTimeout( TimerListHead );
 801a19c:	4b07      	ldr	r3, [pc, #28]	; (801a1bc <UTIL_TIMER_IRQ_Handler+0xf8>)
 801a19e:	681b      	ldr	r3, [r3, #0]
 801a1a0:	4618      	mov	r0, r3
 801a1a2:	f000 f857 	bl	801a254 <TimerSetTimeout>
 801a1a6:	69bb      	ldr	r3, [r7, #24]
 801a1a8:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a1aa:	687b      	ldr	r3, [r7, #4]
 801a1ac:	f383 8810 	msr	PRIMASK, r3
  }
  UTIL_TIMER_EXIT_CRITICAL_SECTION();
}
 801a1b0:	bf00      	nop
 801a1b2:	3724      	adds	r7, #36	; 0x24
 801a1b4:	46bd      	mov	sp, r7
 801a1b6:	bd90      	pop	{r4, r7, pc}
 801a1b8:	0801b228 	.word	0x0801b228
 801a1bc:	2000130c 	.word	0x2000130c

0801a1c0 <UTIL_TIMER_GetCurrentTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetCurrentTime(void)
{
 801a1c0:	b580      	push	{r7, lr}
 801a1c2:	b082      	sub	sp, #8
 801a1c4:	af00      	add	r7, sp, #0
  uint32_t now = UTIL_TimerDriver.GetTimerValue( );
 801a1c6:	4b06      	ldr	r3, [pc, #24]	; (801a1e0 <UTIL_TIMER_GetCurrentTime+0x20>)
 801a1c8:	69db      	ldr	r3, [r3, #28]
 801a1ca:	4798      	blx	r3
 801a1cc:	6078      	str	r0, [r7, #4]
  return  UTIL_TimerDriver.Tick2ms(now);
 801a1ce:	4b04      	ldr	r3, [pc, #16]	; (801a1e0 <UTIL_TIMER_GetCurrentTime+0x20>)
 801a1d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801a1d2:	6878      	ldr	r0, [r7, #4]
 801a1d4:	4798      	blx	r3
 801a1d6:	4603      	mov	r3, r0
}
 801a1d8:	4618      	mov	r0, r3
 801a1da:	3708      	adds	r7, #8
 801a1dc:	46bd      	mov	sp, r7
 801a1de:	bd80      	pop	{r7, pc}
 801a1e0:	0801b228 	.word	0x0801b228

0801a1e4 <UTIL_TIMER_GetElapsedTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetElapsedTime(UTIL_TIMER_Time_t past )
{
 801a1e4:	b580      	push	{r7, lr}
 801a1e6:	b084      	sub	sp, #16
 801a1e8:	af00      	add	r7, sp, #0
 801a1ea:	6078      	str	r0, [r7, #4]
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 801a1ec:	4b0a      	ldr	r3, [pc, #40]	; (801a218 <UTIL_TIMER_GetElapsedTime+0x34>)
 801a1ee:	69db      	ldr	r3, [r3, #28]
 801a1f0:	4798      	blx	r3
 801a1f2:	60f8      	str	r0, [r7, #12]
  uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick( past );
 801a1f4:	4b08      	ldr	r3, [pc, #32]	; (801a218 <UTIL_TIMER_GetElapsedTime+0x34>)
 801a1f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801a1f8:	6878      	ldr	r0, [r7, #4]
 801a1fa:	4798      	blx	r3
 801a1fc:	60b8      	str	r0, [r7, #8]
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return UTIL_TimerDriver.Tick2ms( nowInTicks- pastInTicks );
 801a1fe:	4b06      	ldr	r3, [pc, #24]	; (801a218 <UTIL_TIMER_GetElapsedTime+0x34>)
 801a200:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801a202:	68f9      	ldr	r1, [r7, #12]
 801a204:	68ba      	ldr	r2, [r7, #8]
 801a206:	1a8a      	subs	r2, r1, r2
 801a208:	4610      	mov	r0, r2
 801a20a:	4798      	blx	r3
 801a20c:	4603      	mov	r3, r0
}
 801a20e:	4618      	mov	r0, r3
 801a210:	3710      	adds	r7, #16
 801a212:	46bd      	mov	sp, r7
 801a214:	bd80      	pop	{r7, pc}
 801a216:	bf00      	nop
 801a218:	0801b228 	.word	0x0801b228

0801a21c <TimerExists>:
 *
 * @param TimerObject Structure containing the timer object parameters
 * @retval 1 (the object is already in the list) or 0
 */
bool TimerExists( UTIL_TIMER_Object_t *TimerObject )
{
 801a21c:	b480      	push	{r7}
 801a21e:	b085      	sub	sp, #20
 801a220:	af00      	add	r7, sp, #0
 801a222:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801a224:	4b0a      	ldr	r3, [pc, #40]	; (801a250 <TimerExists+0x34>)
 801a226:	681b      	ldr	r3, [r3, #0]
 801a228:	60fb      	str	r3, [r7, #12]

  while( cur != NULL )
 801a22a:	e008      	b.n	801a23e <TimerExists+0x22>
  {
    if( cur == TimerObject )
 801a22c:	68fa      	ldr	r2, [r7, #12]
 801a22e:	687b      	ldr	r3, [r7, #4]
 801a230:	429a      	cmp	r2, r3
 801a232:	d101      	bne.n	801a238 <TimerExists+0x1c>
    {
      return true;
 801a234:	2301      	movs	r3, #1
 801a236:	e006      	b.n	801a246 <TimerExists+0x2a>
    }
    cur = cur->Next;
 801a238:	68fb      	ldr	r3, [r7, #12]
 801a23a:	695b      	ldr	r3, [r3, #20]
 801a23c:	60fb      	str	r3, [r7, #12]
  while( cur != NULL )
 801a23e:	68fb      	ldr	r3, [r7, #12]
 801a240:	2b00      	cmp	r3, #0
 801a242:	d1f3      	bne.n	801a22c <TimerExists+0x10>
  }
  return false;
 801a244:	2300      	movs	r3, #0
}
 801a246:	4618      	mov	r0, r3
 801a248:	3714      	adds	r7, #20
 801a24a:	46bd      	mov	sp, r7
 801a24c:	bc80      	pop	{r7}
 801a24e:	4770      	bx	lr
 801a250:	2000130c 	.word	0x2000130c

0801a254 <TimerSetTimeout>:
 * @brief Sets a timeout with the duration "timestamp"
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerSetTimeout( UTIL_TIMER_Object_t *TimerObject )
{
 801a254:	b590      	push	{r4, r7, lr}
 801a256:	b085      	sub	sp, #20
 801a258:	af00      	add	r7, sp, #0
 801a25a:	6078      	str	r0, [r7, #4]
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 801a25c:	4b11      	ldr	r3, [pc, #68]	; (801a2a4 <TimerSetTimeout+0x50>)
 801a25e:	6a1b      	ldr	r3, [r3, #32]
 801a260:	4798      	blx	r3
 801a262:	60f8      	str	r0, [r7, #12]
  TimerObject->IsPending = 1;
 801a264:	687b      	ldr	r3, [r7, #4]
 801a266:	2201      	movs	r2, #1
 801a268:	721a      	strb	r2, [r3, #8]

  /* In case deadline too soon */
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 801a26a:	687b      	ldr	r3, [r7, #4]
 801a26c:	681c      	ldr	r4, [r3, #0]
 801a26e:	4b0d      	ldr	r3, [pc, #52]	; (801a2a4 <TimerSetTimeout+0x50>)
 801a270:	699b      	ldr	r3, [r3, #24]
 801a272:	4798      	blx	r3
 801a274:	4602      	mov	r2, r0
 801a276:	68fb      	ldr	r3, [r7, #12]
 801a278:	4413      	add	r3, r2
 801a27a:	429c      	cmp	r4, r3
 801a27c:	d207      	bcs.n	801a28e <TimerSetTimeout+0x3a>
  {
	  TimerObject->Timestamp = UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks;
 801a27e:	4b09      	ldr	r3, [pc, #36]	; (801a2a4 <TimerSetTimeout+0x50>)
 801a280:	699b      	ldr	r3, [r3, #24]
 801a282:	4798      	blx	r3
 801a284:	4602      	mov	r2, r0
 801a286:	68fb      	ldr	r3, [r7, #12]
 801a288:	441a      	add	r2, r3
 801a28a:	687b      	ldr	r3, [r7, #4]
 801a28c:	601a      	str	r2, [r3, #0]
  }
  UTIL_TimerDriver.StartTimerEvt( TimerObject->Timestamp );
 801a28e:	4b05      	ldr	r3, [pc, #20]	; (801a2a4 <TimerSetTimeout+0x50>)
 801a290:	689b      	ldr	r3, [r3, #8]
 801a292:	687a      	ldr	r2, [r7, #4]
 801a294:	6812      	ldr	r2, [r2, #0]
 801a296:	4610      	mov	r0, r2
 801a298:	4798      	blx	r3
}
 801a29a:	bf00      	nop
 801a29c:	3714      	adds	r7, #20
 801a29e:	46bd      	mov	sp, r7
 801a2a0:	bd90      	pop	{r4, r7, pc}
 801a2a2:	bf00      	nop
 801a2a4:	0801b228 	.word	0x0801b228

0801a2a8 <TimerInsertTimer>:
 *     next timer to expire.
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerInsertTimer( UTIL_TIMER_Object_t *TimerObject)
{
 801a2a8:	b480      	push	{r7}
 801a2aa:	b085      	sub	sp, #20
 801a2ac:	af00      	add	r7, sp, #0
 801a2ae:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801a2b0:	4b14      	ldr	r3, [pc, #80]	; (801a304 <TimerInsertTimer+0x5c>)
 801a2b2:	681b      	ldr	r3, [r3, #0]
 801a2b4:	60fb      	str	r3, [r7, #12]
  UTIL_TIMER_Object_t* next = TimerListHead->Next;
 801a2b6:	4b13      	ldr	r3, [pc, #76]	; (801a304 <TimerInsertTimer+0x5c>)
 801a2b8:	681b      	ldr	r3, [r3, #0]
 801a2ba:	695b      	ldr	r3, [r3, #20]
 801a2bc:	60bb      	str	r3, [r7, #8]

  while (cur->Next != NULL )
 801a2be:	e012      	b.n	801a2e6 <TimerInsertTimer+0x3e>
  {  
    if( TimerObject->Timestamp  > next->Timestamp )
 801a2c0:	687b      	ldr	r3, [r7, #4]
 801a2c2:	681a      	ldr	r2, [r3, #0]
 801a2c4:	68bb      	ldr	r3, [r7, #8]
 801a2c6:	681b      	ldr	r3, [r3, #0]
 801a2c8:	429a      	cmp	r2, r3
 801a2ca:	d905      	bls.n	801a2d8 <TimerInsertTimer+0x30>
    {
        cur = next;
 801a2cc:	68bb      	ldr	r3, [r7, #8]
 801a2ce:	60fb      	str	r3, [r7, #12]
        next = next->Next;
 801a2d0:	68bb      	ldr	r3, [r7, #8]
 801a2d2:	695b      	ldr	r3, [r3, #20]
 801a2d4:	60bb      	str	r3, [r7, #8]
 801a2d6:	e006      	b.n	801a2e6 <TimerInsertTimer+0x3e>
    }
    else
    {
        cur->Next = TimerObject;
 801a2d8:	68fb      	ldr	r3, [r7, #12]
 801a2da:	687a      	ldr	r2, [r7, #4]
 801a2dc:	615a      	str	r2, [r3, #20]
        TimerObject->Next = next;
 801a2de:	687b      	ldr	r3, [r7, #4]
 801a2e0:	68ba      	ldr	r2, [r7, #8]
 801a2e2:	615a      	str	r2, [r3, #20]
        return;
 801a2e4:	e009      	b.n	801a2fa <TimerInsertTimer+0x52>
  while (cur->Next != NULL )
 801a2e6:	68fb      	ldr	r3, [r7, #12]
 801a2e8:	695b      	ldr	r3, [r3, #20]
 801a2ea:	2b00      	cmp	r3, #0
 801a2ec:	d1e8      	bne.n	801a2c0 <TimerInsertTimer+0x18>

    }
  }
  cur->Next = TimerObject;
 801a2ee:	68fb      	ldr	r3, [r7, #12]
 801a2f0:	687a      	ldr	r2, [r7, #4]
 801a2f2:	615a      	str	r2, [r3, #20]
  TimerObject->Next = NULL;
 801a2f4:	687b      	ldr	r3, [r7, #4]
 801a2f6:	2200      	movs	r2, #0
 801a2f8:	615a      	str	r2, [r3, #20]
}
 801a2fa:	3714      	adds	r7, #20
 801a2fc:	46bd      	mov	sp, r7
 801a2fe:	bc80      	pop	{r7}
 801a300:	4770      	bx	lr
 801a302:	bf00      	nop
 801a304:	2000130c 	.word	0x2000130c

0801a308 <TimerInsertNewHeadTimer>:
 *
 * @remark The list is automatically sorted. The list head always contains the
 *         next timer to expire.
 */
void TimerInsertNewHeadTimer( UTIL_TIMER_Object_t *TimerObject )
{
 801a308:	b580      	push	{r7, lr}
 801a30a:	b084      	sub	sp, #16
 801a30c:	af00      	add	r7, sp, #0
 801a30e:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801a310:	4b0b      	ldr	r3, [pc, #44]	; (801a340 <TimerInsertNewHeadTimer+0x38>)
 801a312:	681b      	ldr	r3, [r3, #0]
 801a314:	60fb      	str	r3, [r7, #12]

  if( cur != NULL )
 801a316:	68fb      	ldr	r3, [r7, #12]
 801a318:	2b00      	cmp	r3, #0
 801a31a:	d002      	beq.n	801a322 <TimerInsertNewHeadTimer+0x1a>
  {
    cur->IsPending = 0;
 801a31c:	68fb      	ldr	r3, [r7, #12]
 801a31e:	2200      	movs	r2, #0
 801a320:	721a      	strb	r2, [r3, #8]
  }

  TimerObject->Next = cur;
 801a322:	687b      	ldr	r3, [r7, #4]
 801a324:	68fa      	ldr	r2, [r7, #12]
 801a326:	615a      	str	r2, [r3, #20]
  TimerListHead = TimerObject;
 801a328:	4a05      	ldr	r2, [pc, #20]	; (801a340 <TimerInsertNewHeadTimer+0x38>)
 801a32a:	687b      	ldr	r3, [r7, #4]
 801a32c:	6013      	str	r3, [r2, #0]
  TimerSetTimeout( TimerListHead );
 801a32e:	4b04      	ldr	r3, [pc, #16]	; (801a340 <TimerInsertNewHeadTimer+0x38>)
 801a330:	681b      	ldr	r3, [r3, #0]
 801a332:	4618      	mov	r0, r3
 801a334:	f7ff ff8e 	bl	801a254 <TimerSetTimeout>
}
 801a338:	bf00      	nop
 801a33a:	3710      	adds	r7, #16
 801a33c:	46bd      	mov	sp, r7
 801a33e:	bd80      	pop	{r7, pc}
 801a340:	2000130c 	.word	0x2000130c

0801a344 <UTIL_ADV_TRACE_Init>:

/** @addtogroup ADV_TRACE_exported_function
 *  @{
 */
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_Init(void)
{
 801a344:	b580      	push	{r7, lr}
 801a346:	af00      	add	r7, sp, #0
  /* initialize the Ptr for Read/Write */
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Ctx, 0x0, sizeof(ADV_TRACE_Context));
 801a348:	2218      	movs	r2, #24
 801a34a:	2100      	movs	r1, #0
 801a34c:	4807      	ldr	r0, [pc, #28]	; (801a36c <UTIL_ADV_TRACE_Init+0x28>)
 801a34e:	f7ff f881 	bl	8019454 <UTIL_MEM_set_8>
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Buffer, 0x0, sizeof(ADV_TRACE_Buffer));
 801a352:	f44f 7200 	mov.w	r2, #512	; 0x200
 801a356:	2100      	movs	r1, #0
 801a358:	4805      	ldr	r0, [pc, #20]	; (801a370 <UTIL_ADV_TRACE_Init+0x2c>)
 801a35a:	f7ff f87b 	bl	8019454 <UTIL_MEM_set_8>
#endif
  /* Allocate Lock resource */
  UTIL_ADV_TRACE_INIT_CRITICAL_SECTION();
  
  /* Initialize the Low Level interface */  
  return UTIL_TraceDriver.Init(TRACE_TxCpltCallback);
 801a35e:	4b05      	ldr	r3, [pc, #20]	; (801a374 <UTIL_ADV_TRACE_Init+0x30>)
 801a360:	681b      	ldr	r3, [r3, #0]
 801a362:	4805      	ldr	r0, [pc, #20]	; (801a378 <UTIL_ADV_TRACE_Init+0x34>)
 801a364:	4798      	blx	r3
 801a366:	4603      	mov	r3, r0
}
 801a368:	4618      	mov	r0, r3
 801a36a:	bd80      	pop	{r7, pc}
 801a36c:	20001310 	.word	0x20001310
 801a370:	20001328 	.word	0x20001328
 801a374:	0801b268 	.word	0x0801b268
 801a378:	0801a5bd 	.word	0x0801a5bd

0801a37c <UTIL_ADV_TRACE_COND_FSend>:
  return UTIL_TraceDriver.StartRx(UserCallback);
}

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_COND_FSend(uint32_t VerboseLevel, uint32_t Region, uint32_t TimeStampState, const char *strFormat, ...)
{
 801a37c:	b408      	push	{r3}
 801a37e:	b580      	push	{r7, lr}
 801a380:	b08d      	sub	sp, #52	; 0x34
 801a382:	af00      	add	r7, sp, #0
 801a384:	60f8      	str	r0, [r7, #12]
 801a386:	60b9      	str	r1, [r7, #8]
 801a388:	607a      	str	r2, [r7, #4]
  va_list vaArgs;
#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  uint8_t buf[UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
  uint16_t timestamp_size = 0u;
 801a38a:	2300      	movs	r3, #0
 801a38c:	82fb      	strh	r3, [r7, #22]
  uint16_t writepos;
  uint16_t idx;
#else
  uint8_t buf[UTIL_ADV_TRACE_TMP_BUF_SIZE+UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
#endif
  uint16_t buff_size = 0u;
 801a38e:	2300      	movs	r3, #0
 801a390:	85bb      	strh	r3, [r7, #44]	; 0x2c

  /* check verbose level */
  if (!( ADV_TRACE_Ctx.CurrentVerboseLevel >= VerboseLevel))
 801a392:	4b38      	ldr	r3, [pc, #224]	; (801a474 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 801a394:	7a1b      	ldrb	r3, [r3, #8]
 801a396:	461a      	mov	r2, r3
 801a398:	68fb      	ldr	r3, [r7, #12]
 801a39a:	4293      	cmp	r3, r2
 801a39c:	d902      	bls.n	801a3a4 <UTIL_ADV_TRACE_COND_FSend+0x28>
  {
    return UTIL_ADV_TRACE_GIVEUP;
 801a39e:	f06f 0304 	mvn.w	r3, #4
 801a3a2:	e05f      	b.n	801a464 <UTIL_ADV_TRACE_COND_FSend+0xe8>
  }

  if(( Region & ADV_TRACE_Ctx.RegionMask) != Region)
 801a3a4:	4b33      	ldr	r3, [pc, #204]	; (801a474 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 801a3a6:	68da      	ldr	r2, [r3, #12]
 801a3a8:	68bb      	ldr	r3, [r7, #8]
 801a3aa:	4013      	ands	r3, r2
 801a3ac:	68ba      	ldr	r2, [r7, #8]
 801a3ae:	429a      	cmp	r2, r3
 801a3b0:	d002      	beq.n	801a3b8 <UTIL_ADV_TRACE_COND_FSend+0x3c>
  {
    return UTIL_ADV_TRACE_REGIONMASKED;
 801a3b2:	f06f 0305 	mvn.w	r3, #5
 801a3b6:	e055      	b.n	801a464 <UTIL_ADV_TRACE_COND_FSend+0xe8>
  }

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if((ADV_TRACE_Ctx.timestamp_func != NULL) && (TimeStampState != 0u))
 801a3b8:	4b2e      	ldr	r3, [pc, #184]	; (801a474 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 801a3ba:	685b      	ldr	r3, [r3, #4]
 801a3bc:	2b00      	cmp	r3, #0
 801a3be:	d00a      	beq.n	801a3d6 <UTIL_ADV_TRACE_COND_FSend+0x5a>
 801a3c0:	687b      	ldr	r3, [r7, #4]
 801a3c2:	2b00      	cmp	r3, #0
 801a3c4:	d007      	beq.n	801a3d6 <UTIL_ADV_TRACE_COND_FSend+0x5a>
  {
    ADV_TRACE_Ctx.timestamp_func(buf,&timestamp_size);
 801a3c6:	4b2b      	ldr	r3, [pc, #172]	; (801a474 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 801a3c8:	685b      	ldr	r3, [r3, #4]
 801a3ca:	f107 0116 	add.w	r1, r7, #22
 801a3ce:	f107 0218 	add.w	r2, r7, #24
 801a3d2:	4610      	mov	r0, r2
 801a3d4:	4798      	blx	r3
  }

  va_start( vaArgs, strFormat);
 801a3d6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801a3da:	62bb      	str	r3, [r7, #40]	; 0x28
  buff_size =(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)sztmp,UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 801a3dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a3de:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801a3e0:	f44f 7180 	mov.w	r1, #256	; 0x100
 801a3e4:	4824      	ldr	r0, [pc, #144]	; (801a478 <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 801a3e6:	f7ff fa5d 	bl	80198a4 <tiny_vsnprintf_like>
 801a3ea:	4603      	mov	r3, r0
 801a3ec:	85bb      	strh	r3, [r7, #44]	; 0x2c

  TRACE_Lock();
 801a3ee:	f000 f9e5 	bl	801a7bc <TRACE_Lock>

  /* if allocation is ok, write data into the buffer */
  if (TRACE_AllocateBufer((buff_size+timestamp_size),&writepos) != -1)
 801a3f2:	8afa      	ldrh	r2, [r7, #22]
 801a3f4:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 801a3f6:	4413      	add	r3, r2
 801a3f8:	b29b      	uxth	r3, r3
 801a3fa:	f107 0214 	add.w	r2, r7, #20
 801a3fe:	4611      	mov	r1, r2
 801a400:	4618      	mov	r0, r3
 801a402:	f000 f95f 	bl	801a6c4 <TRACE_AllocateBufer>
 801a406:	4603      	mov	r3, r0
 801a408:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801a40c:	d026      	beq.n	801a45c <UTIL_ADV_TRACE_COND_FSend+0xe0>
    }
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

    /* copy the timestamp */
    for (idx = 0u; idx < timestamp_size; idx++)
 801a40e:	2300      	movs	r3, #0
 801a410:	85fb      	strh	r3, [r7, #46]	; 0x2e
 801a412:	e00f      	b.n	801a434 <UTIL_ADV_TRACE_COND_FSend+0xb8>
    {
      ADV_TRACE_Buffer[writepos] = buf[idx];
 801a414:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 801a416:	8aba      	ldrh	r2, [r7, #20]
 801a418:	f107 0130 	add.w	r1, r7, #48	; 0x30
 801a41c:	440b      	add	r3, r1
 801a41e:	f813 1c18 	ldrb.w	r1, [r3, #-24]
 801a422:	4b16      	ldr	r3, [pc, #88]	; (801a47c <UTIL_ADV_TRACE_COND_FSend+0x100>)
 801a424:	5499      	strb	r1, [r3, r2]
      writepos = writepos + 1u;
 801a426:	8abb      	ldrh	r3, [r7, #20]
 801a428:	3301      	adds	r3, #1
 801a42a:	b29b      	uxth	r3, r3
 801a42c:	82bb      	strh	r3, [r7, #20]
    for (idx = 0u; idx < timestamp_size; idx++)
 801a42e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 801a430:	3301      	adds	r3, #1
 801a432:	85fb      	strh	r3, [r7, #46]	; 0x2e
 801a434:	8afb      	ldrh	r3, [r7, #22]
 801a436:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 801a438:	429a      	cmp	r2, r3
 801a43a:	d3eb      	bcc.n	801a414 <UTIL_ADV_TRACE_COND_FSend+0x98>
    }

    /* copy the data */
    (void)UTIL_ADV_TRACE_VSNPRINTF((char *)(&ADV_TRACE_Buffer[writepos]), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 801a43c:	8abb      	ldrh	r3, [r7, #20]
 801a43e:	461a      	mov	r2, r3
 801a440:	4b0e      	ldr	r3, [pc, #56]	; (801a47c <UTIL_ADV_TRACE_COND_FSend+0x100>)
 801a442:	18d0      	adds	r0, r2, r3
 801a444:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a446:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801a448:	f44f 7180 	mov.w	r1, #256	; 0x100
 801a44c:	f7ff fa2a 	bl	80198a4 <tiny_vsnprintf_like>
    va_end(vaArgs);

    TRACE_UnLock();
 801a450:	f000 f9d0 	bl	801a7f4 <TRACE_UnLock>

    return TRACE_Send();
 801a454:	f000 f832 	bl	801a4bc <TRACE_Send>
 801a458:	4603      	mov	r3, r0
 801a45a:	e003      	b.n	801a464 <UTIL_ADV_TRACE_COND_FSend+0xe8>
  }

  va_end(vaArgs);
  TRACE_UnLock();
 801a45c:	f000 f9ca 	bl	801a7f4 <TRACE_UnLock>
    ADV_TRACE_Ctx.OverRunStatus = TRACE_OVERRUN_INDICATION;
  }
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

  return UTIL_ADV_TRACE_MEM_FULL;
 801a460:	f06f 0302 	mvn.w	r3, #2
  buff_size+=(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)(buf + buff_size), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
  va_end(vaArgs);

  return UTIL_ADV_TRACE_Send(buf, buff_size);
#endif
}
 801a464:	4618      	mov	r0, r3
 801a466:	3734      	adds	r7, #52	; 0x34
 801a468:	46bd      	mov	sp, r7
 801a46a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801a46e:	b001      	add	sp, #4
 801a470:	4770      	bx	lr
 801a472:	bf00      	nop
 801a474:	20001310 	.word	0x20001310
 801a478:	20001528 	.word	0x20001528
 801a47c:	20001328 	.word	0x20001328

0801a480 <UTIL_ADV_TRACE_RegisterTimeStampFunction>:
}
#endif

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
void UTIL_ADV_TRACE_RegisterTimeStampFunction(cb_timestamp *cb)
{
 801a480:	b480      	push	{r7}
 801a482:	b083      	sub	sp, #12
 801a484:	af00      	add	r7, sp, #0
 801a486:	6078      	str	r0, [r7, #4]
	ADV_TRACE_Ctx.timestamp_func = *cb;
 801a488:	4a03      	ldr	r2, [pc, #12]	; (801a498 <UTIL_ADV_TRACE_RegisterTimeStampFunction+0x18>)
 801a48a:	687b      	ldr	r3, [r7, #4]
 801a48c:	6053      	str	r3, [r2, #4]
}
 801a48e:	bf00      	nop
 801a490:	370c      	adds	r7, #12
 801a492:	46bd      	mov	sp, r7
 801a494:	bc80      	pop	{r7}
 801a496:	4770      	bx	lr
 801a498:	20001310 	.word	0x20001310

0801a49c <UTIL_ADV_TRACE_SetVerboseLevel>:

void UTIL_ADV_TRACE_SetVerboseLevel(uint8_t Level)
{
 801a49c:	b480      	push	{r7}
 801a49e:	b083      	sub	sp, #12
 801a4a0:	af00      	add	r7, sp, #0
 801a4a2:	4603      	mov	r3, r0
 801a4a4:	71fb      	strb	r3, [r7, #7]
	ADV_TRACE_Ctx.CurrentVerboseLevel = Level;
 801a4a6:	4a04      	ldr	r2, [pc, #16]	; (801a4b8 <UTIL_ADV_TRACE_SetVerboseLevel+0x1c>)
 801a4a8:	79fb      	ldrb	r3, [r7, #7]
 801a4aa:	7213      	strb	r3, [r2, #8]
}
 801a4ac:	bf00      	nop
 801a4ae:	370c      	adds	r7, #12
 801a4b0:	46bd      	mov	sp, r7
 801a4b2:	bc80      	pop	{r7}
 801a4b4:	4770      	bx	lr
 801a4b6:	bf00      	nop
 801a4b8:	20001310 	.word	0x20001310

0801a4bc <TRACE_Send>:
/**
  * @brief send the data of the trace to low layer
  * @retval Status based on @ref UTIL_ADV_TRACE_Status_t
  */
static UTIL_ADV_TRACE_Status_t TRACE_Send(void)
{
 801a4bc:	b580      	push	{r7, lr}
 801a4be:	b088      	sub	sp, #32
 801a4c0:	af00      	add	r7, sp, #0
  UTIL_ADV_TRACE_Status_t ret = UTIL_ADV_TRACE_OK;  
 801a4c2:	2300      	movs	r3, #0
 801a4c4:	77fb      	strb	r3, [r7, #31]
  uint8_t *ptr = NULL;
 801a4c6:	2300      	movs	r3, #0
 801a4c8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801a4ca:	f3ef 8310 	mrs	r3, PRIMASK
 801a4ce:	613b      	str	r3, [r7, #16]
  return(result);
 801a4d0:	693b      	ldr	r3, [r7, #16]
  
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();  
 801a4d2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801a4d4:	b672      	cpsid	i
  
  if(TRACE_IsLocked() == 0u)
 801a4d6:	f000 f9a9 	bl	801a82c <TRACE_IsLocked>
 801a4da:	4603      	mov	r3, r0
 801a4dc:	2b00      	cmp	r3, #0
 801a4de:	d15c      	bne.n	801a59a <TRACE_Send+0xde>
  {
    TRACE_Lock();
 801a4e0:	f000 f96c 	bl	801a7bc <TRACE_Lock>
	    UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send overrun(%d)--\n", ADV_TRACE_Ctx.TraceSentSize);
	    return UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
	}
#endif

    if (ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr)
 801a4e4:	4b32      	ldr	r3, [pc, #200]	; (801a5b0 <TRACE_Send+0xf4>)
 801a4e6:	8a1a      	ldrh	r2, [r3, #16]
 801a4e8:	4b31      	ldr	r3, [pc, #196]	; (801a5b0 <TRACE_Send+0xf4>)
 801a4ea:	8a5b      	ldrh	r3, [r3, #18]
 801a4ec:	429a      	cmp	r2, r3
 801a4ee:	d04c      	beq.n	801a58a <TRACE_Send+0xce>
    {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
   	  if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 801a4f0:	4b2f      	ldr	r3, [pc, #188]	; (801a5b0 <TRACE_Send+0xf4>)
 801a4f2:	789b      	ldrb	r3, [r3, #2]
 801a4f4:	2b01      	cmp	r3, #1
 801a4f6:	d117      	bne.n	801a528 <TRACE_Send+0x6c>
   	  {
        ADV_TRACE_Ctx.TraceSentSize = (uint16_t)(ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr);
 801a4f8:	4b2d      	ldr	r3, [pc, #180]	; (801a5b0 <TRACE_Send+0xf4>)
 801a4fa:	881a      	ldrh	r2, [r3, #0]
 801a4fc:	4b2c      	ldr	r3, [pc, #176]	; (801a5b0 <TRACE_Send+0xf4>)
 801a4fe:	8a1b      	ldrh	r3, [r3, #16]
 801a500:	1ad3      	subs	r3, r2, r3
 801a502:	b29a      	uxth	r2, r3
 801a504:	4b2a      	ldr	r3, [pc, #168]	; (801a5b0 <TRACE_Send+0xf4>)
 801a506:	829a      	strh	r2, [r3, #20]
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 801a508:	4b29      	ldr	r3, [pc, #164]	; (801a5b0 <TRACE_Send+0xf4>)
 801a50a:	2202      	movs	r2, #2
 801a50c:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = 0;
 801a50e:	4b28      	ldr	r3, [pc, #160]	; (801a5b0 <TRACE_Send+0xf4>)
 801a510:	2200      	movs	r2, #0
 801a512:	801a      	strh	r2, [r3, #0]
        
        UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n",ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);
        
        if (0u == ADV_TRACE_Ctx.TraceSentSize)
 801a514:	4b26      	ldr	r3, [pc, #152]	; (801a5b0 <TRACE_Send+0xf4>)
 801a516:	8a9b      	ldrh	r3, [r3, #20]
 801a518:	2b00      	cmp	r3, #0
 801a51a:	d105      	bne.n	801a528 <TRACE_Send+0x6c>
        {
          ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801a51c:	4b24      	ldr	r3, [pc, #144]	; (801a5b0 <TRACE_Send+0xf4>)
 801a51e:	2200      	movs	r2, #0
 801a520:	709a      	strb	r2, [r3, #2]
          ADV_TRACE_Ctx.TraceRdPtr = 0;
 801a522:	4b23      	ldr	r3, [pc, #140]	; (801a5b0 <TRACE_Send+0xf4>)
 801a524:	2200      	movs	r2, #0
 801a526:	821a      	strh	r2, [r3, #16]
        }
   	  }
      
   	  if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 801a528:	4b21      	ldr	r3, [pc, #132]	; (801a5b0 <TRACE_Send+0xf4>)
 801a52a:	789b      	ldrb	r3, [r3, #2]
 801a52c:	2b00      	cmp	r3, #0
 801a52e:	d115      	bne.n	801a55c <TRACE_Send+0xa0>
   	  {
#endif
   	    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801a530:	4b1f      	ldr	r3, [pc, #124]	; (801a5b0 <TRACE_Send+0xf4>)
 801a532:	8a5a      	ldrh	r2, [r3, #18]
 801a534:	4b1e      	ldr	r3, [pc, #120]	; (801a5b0 <TRACE_Send+0xf4>)
 801a536:	8a1b      	ldrh	r3, [r3, #16]
 801a538:	429a      	cmp	r2, r3
 801a53a:	d908      	bls.n	801a54e <TRACE_Send+0x92>
        {
   	    	ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 801a53c:	4b1c      	ldr	r3, [pc, #112]	; (801a5b0 <TRACE_Send+0xf4>)
 801a53e:	8a5a      	ldrh	r2, [r3, #18]
 801a540:	4b1b      	ldr	r3, [pc, #108]	; (801a5b0 <TRACE_Send+0xf4>)
 801a542:	8a1b      	ldrh	r3, [r3, #16]
 801a544:	1ad3      	subs	r3, r2, r3
 801a546:	b29a      	uxth	r2, r3
 801a548:	4b19      	ldr	r3, [pc, #100]	; (801a5b0 <TRACE_Send+0xf4>)
 801a54a:	829a      	strh	r2, [r3, #20]
 801a54c:	e006      	b.n	801a55c <TRACE_Send+0xa0>
        }
        else  /* TraceRdPtr > TraceWrPtr */
        {
        	ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 801a54e:	4b18      	ldr	r3, [pc, #96]	; (801a5b0 <TRACE_Send+0xf4>)
 801a550:	8a1b      	ldrh	r3, [r3, #16]
 801a552:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 801a556:	b29a      	uxth	r2, r3
 801a558:	4b15      	ldr	r3, [pc, #84]	; (801a5b0 <TRACE_Send+0xf4>)
 801a55a:	829a      	strh	r2, [r3, #20]

        }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      }
#endif
      ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 801a55c:	4b14      	ldr	r3, [pc, #80]	; (801a5b0 <TRACE_Send+0xf4>)
 801a55e:	8a1b      	ldrh	r3, [r3, #16]
 801a560:	461a      	mov	r2, r3
 801a562:	4b14      	ldr	r3, [pc, #80]	; (801a5b4 <TRACE_Send+0xf8>)
 801a564:	4413      	add	r3, r2
 801a566:	61bb      	str	r3, [r7, #24]
 801a568:	697b      	ldr	r3, [r7, #20]
 801a56a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a56c:	68fb      	ldr	r3, [r7, #12]
 801a56e:	f383 8810 	msr	PRIMASK, r3

      UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
      UTIL_ADV_TRACE_PreSendHook(); 
 801a572:	f7e7 fbf5 	bl	8001d60 <UTIL_ADV_TRACE_PreSendHook>

      UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n",ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
      ret = UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 801a576:	4b10      	ldr	r3, [pc, #64]	; (801a5b8 <TRACE_Send+0xfc>)
 801a578:	68db      	ldr	r3, [r3, #12]
 801a57a:	4a0d      	ldr	r2, [pc, #52]	; (801a5b0 <TRACE_Send+0xf4>)
 801a57c:	8a92      	ldrh	r2, [r2, #20]
 801a57e:	4611      	mov	r1, r2
 801a580:	69b8      	ldr	r0, [r7, #24]
 801a582:	4798      	blx	r3
 801a584:	4603      	mov	r3, r0
 801a586:	77fb      	strb	r3, [r7, #31]
 801a588:	e00c      	b.n	801a5a4 <TRACE_Send+0xe8>
    }
    else
    {
      TRACE_UnLock();
 801a58a:	f000 f933 	bl	801a7f4 <TRACE_UnLock>
 801a58e:	697b      	ldr	r3, [r7, #20]
 801a590:	60bb      	str	r3, [r7, #8]
 801a592:	68bb      	ldr	r3, [r7, #8]
 801a594:	f383 8810 	msr	PRIMASK, r3
 801a598:	e004      	b.n	801a5a4 <TRACE_Send+0xe8>
 801a59a:	697b      	ldr	r3, [r7, #20]
 801a59c:	607b      	str	r3, [r7, #4]
 801a59e:	687b      	ldr	r3, [r7, #4]
 801a5a0:	f383 8810 	msr	PRIMASK, r3
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();  
  }
  
  return ret;
 801a5a4:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801a5a8:	4618      	mov	r0, r3
 801a5aa:	3720      	adds	r7, #32
 801a5ac:	46bd      	mov	sp, r7
 801a5ae:	bd80      	pop	{r7, pc}
 801a5b0:	20001310 	.word	0x20001310
 801a5b4:	20001328 	.word	0x20001328
 801a5b8:	0801b268 	.word	0x0801b268

0801a5bc <TRACE_TxCpltCallback>:
  * @brief Tx callback called by the low layer level to inform a transfer complete
  * @param Ptr pointer not used only for HAL compatibility
  * @retval none
  */
static void TRACE_TxCpltCallback(void *Ptr)
{ 
 801a5bc:	b580      	push	{r7, lr}
 801a5be:	b086      	sub	sp, #24
 801a5c0:	af00      	add	r7, sp, #0
 801a5c2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801a5c4:	f3ef 8310 	mrs	r3, PRIMASK
 801a5c8:	613b      	str	r3, [r7, #16]
  return(result);
 801a5ca:	693b      	ldr	r3, [r7, #16]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801a5cc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801a5ce:	b672      	cpsid	i
    ADV_TRACE_Ctx.TraceSentSize = 0u;
  }
#endif
  
#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if(TRACE_UNCHUNK_TRANSFER == ADV_TRACE_Ctx.unchunk_status)
 801a5d0:	4b39      	ldr	r3, [pc, #228]	; (801a6b8 <TRACE_TxCpltCallback+0xfc>)
 801a5d2:	789b      	ldrb	r3, [r3, #2]
 801a5d4:	2b02      	cmp	r3, #2
 801a5d6:	d106      	bne.n	801a5e6 <TRACE_TxCpltCallback+0x2a>
  {
	  ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801a5d8:	4b37      	ldr	r3, [pc, #220]	; (801a6b8 <TRACE_TxCpltCallback+0xfc>)
 801a5da:	2200      	movs	r2, #0
 801a5dc:	709a      	strb	r2, [r3, #2]
	  ADV_TRACE_Ctx.TraceRdPtr = 0;
 801a5de:	4b36      	ldr	r3, [pc, #216]	; (801a6b8 <TRACE_TxCpltCallback+0xfc>)
 801a5e0:	2200      	movs	r2, #0
 801a5e2:	821a      	strh	r2, [r3, #16]
 801a5e4:	e00a      	b.n	801a5fc <TRACE_TxCpltCallback+0x40>
	  UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk complete\n");
  }
  else
  {
	  ADV_TRACE_Ctx.TraceRdPtr = (ADV_TRACE_Ctx.TraceRdPtr + ADV_TRACE_Ctx.TraceSentSize) % UTIL_ADV_TRACE_FIFO_SIZE;
 801a5e6:	4b34      	ldr	r3, [pc, #208]	; (801a6b8 <TRACE_TxCpltCallback+0xfc>)
 801a5e8:	8a1a      	ldrh	r2, [r3, #16]
 801a5ea:	4b33      	ldr	r3, [pc, #204]	; (801a6b8 <TRACE_TxCpltCallback+0xfc>)
 801a5ec:	8a9b      	ldrh	r3, [r3, #20]
 801a5ee:	4413      	add	r3, r2
 801a5f0:	b29b      	uxth	r3, r3
 801a5f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801a5f6:	b29a      	uxth	r2, r3
 801a5f8:	4b2f      	ldr	r3, [pc, #188]	; (801a6b8 <TRACE_TxCpltCallback+0xfc>)
 801a5fa:	821a      	strh	r2, [r3, #16]
		UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
    return;
	}
#endif
  
  if((ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr) && (1u == ADV_TRACE_Ctx.TraceLock))
 801a5fc:	4b2e      	ldr	r3, [pc, #184]	; (801a6b8 <TRACE_TxCpltCallback+0xfc>)
 801a5fe:	8a1a      	ldrh	r2, [r3, #16]
 801a600:	4b2d      	ldr	r3, [pc, #180]	; (801a6b8 <TRACE_TxCpltCallback+0xfc>)
 801a602:	8a5b      	ldrh	r3, [r3, #18]
 801a604:	429a      	cmp	r2, r3
 801a606:	d04a      	beq.n	801a69e <TRACE_TxCpltCallback+0xe2>
 801a608:	4b2b      	ldr	r3, [pc, #172]	; (801a6b8 <TRACE_TxCpltCallback+0xfc>)
 801a60a:	8adb      	ldrh	r3, [r3, #22]
 801a60c:	2b01      	cmp	r3, #1
 801a60e:	d146      	bne.n	801a69e <TRACE_TxCpltCallback+0xe2>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 801a610:	4b29      	ldr	r3, [pc, #164]	; (801a6b8 <TRACE_TxCpltCallback+0xfc>)
 801a612:	789b      	ldrb	r3, [r3, #2]
 801a614:	2b01      	cmp	r3, #1
 801a616:	d117      	bne.n	801a648 <TRACE_TxCpltCallback+0x8c>
    {
   		ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr;
 801a618:	4b27      	ldr	r3, [pc, #156]	; (801a6b8 <TRACE_TxCpltCallback+0xfc>)
 801a61a:	881a      	ldrh	r2, [r3, #0]
 801a61c:	4b26      	ldr	r3, [pc, #152]	; (801a6b8 <TRACE_TxCpltCallback+0xfc>)
 801a61e:	8a1b      	ldrh	r3, [r3, #16]
 801a620:	1ad3      	subs	r3, r2, r3
 801a622:	b29a      	uxth	r2, r3
 801a624:	4b24      	ldr	r3, [pc, #144]	; (801a6b8 <TRACE_TxCpltCallback+0xfc>)
 801a626:	829a      	strh	r2, [r3, #20]
   		ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 801a628:	4b23      	ldr	r3, [pc, #140]	; (801a6b8 <TRACE_TxCpltCallback+0xfc>)
 801a62a:	2202      	movs	r2, #2
 801a62c:	709a      	strb	r2, [r3, #2]
   		ADV_TRACE_Ctx.unchunk_enabled = 0;
 801a62e:	4b22      	ldr	r3, [pc, #136]	; (801a6b8 <TRACE_TxCpltCallback+0xfc>)
 801a630:	2200      	movs	r2, #0
 801a632:	801a      	strh	r2, [r3, #0]
      
    	UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n",ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);
      
    	if (0u == ADV_TRACE_Ctx.TraceSentSize)
 801a634:	4b20      	ldr	r3, [pc, #128]	; (801a6b8 <TRACE_TxCpltCallback+0xfc>)
 801a636:	8a9b      	ldrh	r3, [r3, #20]
 801a638:	2b00      	cmp	r3, #0
 801a63a:	d105      	bne.n	801a648 <TRACE_TxCpltCallback+0x8c>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801a63c:	4b1e      	ldr	r3, [pc, #120]	; (801a6b8 <TRACE_TxCpltCallback+0xfc>)
 801a63e:	2200      	movs	r2, #0
 801a640:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.TraceRdPtr = 0;
 801a642:	4b1d      	ldr	r3, [pc, #116]	; (801a6b8 <TRACE_TxCpltCallback+0xfc>)
 801a644:	2200      	movs	r2, #0
 801a646:	821a      	strh	r2, [r3, #16]
      }
    }
    
    if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 801a648:	4b1b      	ldr	r3, [pc, #108]	; (801a6b8 <TRACE_TxCpltCallback+0xfc>)
 801a64a:	789b      	ldrb	r3, [r3, #2]
 801a64c:	2b00      	cmp	r3, #0
 801a64e:	d115      	bne.n	801a67c <TRACE_TxCpltCallback+0xc0>
    {
#endif
      if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801a650:	4b19      	ldr	r3, [pc, #100]	; (801a6b8 <TRACE_TxCpltCallback+0xfc>)
 801a652:	8a5a      	ldrh	r2, [r3, #18]
 801a654:	4b18      	ldr	r3, [pc, #96]	; (801a6b8 <TRACE_TxCpltCallback+0xfc>)
 801a656:	8a1b      	ldrh	r3, [r3, #16]
 801a658:	429a      	cmp	r2, r3
 801a65a:	d908      	bls.n	801a66e <TRACE_TxCpltCallback+0xb2>
      {
        ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 801a65c:	4b16      	ldr	r3, [pc, #88]	; (801a6b8 <TRACE_TxCpltCallback+0xfc>)
 801a65e:	8a5a      	ldrh	r2, [r3, #18]
 801a660:	4b15      	ldr	r3, [pc, #84]	; (801a6b8 <TRACE_TxCpltCallback+0xfc>)
 801a662:	8a1b      	ldrh	r3, [r3, #16]
 801a664:	1ad3      	subs	r3, r2, r3
 801a666:	b29a      	uxth	r2, r3
 801a668:	4b13      	ldr	r3, [pc, #76]	; (801a6b8 <TRACE_TxCpltCallback+0xfc>)
 801a66a:	829a      	strh	r2, [r3, #20]
 801a66c:	e006      	b.n	801a67c <TRACE_TxCpltCallback+0xc0>
      }
      else  /* TraceRdPtr > TraceWrPtr */
      {
        ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 801a66e:	4b12      	ldr	r3, [pc, #72]	; (801a6b8 <TRACE_TxCpltCallback+0xfc>)
 801a670:	8a1b      	ldrh	r3, [r3, #16]
 801a672:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 801a676:	b29a      	uxth	r2, r3
 801a678:	4b0f      	ldr	r3, [pc, #60]	; (801a6b8 <TRACE_TxCpltCallback+0xfc>)
 801a67a:	829a      	strh	r2, [r3, #20]
 801a67c:	697b      	ldr	r3, [r7, #20]
 801a67e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a680:	68fb      	ldr	r3, [r7, #12]
 801a682:	f383 8810 	msr	PRIMASK, r3
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    }
#endif
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION(); 
    UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
    UTIL_TraceDriver.Send(&ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr], ADV_TRACE_Ctx.TraceSentSize);
 801a686:	4b0d      	ldr	r3, [pc, #52]	; (801a6bc <TRACE_TxCpltCallback+0x100>)
 801a688:	68db      	ldr	r3, [r3, #12]
 801a68a:	4a0b      	ldr	r2, [pc, #44]	; (801a6b8 <TRACE_TxCpltCallback+0xfc>)
 801a68c:	8a12      	ldrh	r2, [r2, #16]
 801a68e:	4611      	mov	r1, r2
 801a690:	4a0b      	ldr	r2, [pc, #44]	; (801a6c0 <TRACE_TxCpltCallback+0x104>)
 801a692:	1888      	adds	r0, r1, r2
 801a694:	4a08      	ldr	r2, [pc, #32]	; (801a6b8 <TRACE_TxCpltCallback+0xfc>)
 801a696:	8a92      	ldrh	r2, [r2, #20]
 801a698:	4611      	mov	r1, r2
 801a69a:	4798      	blx	r3
 801a69c:	e008      	b.n	801a6b0 <TRACE_TxCpltCallback+0xf4>
  }
  else
  {
    UTIL_ADV_TRACE_PostSendHook();      
 801a69e:	f7e7 fb67 	bl	8001d70 <UTIL_ADV_TRACE_PostSendHook>
 801a6a2:	697b      	ldr	r3, [r7, #20]
 801a6a4:	60bb      	str	r3, [r7, #8]
 801a6a6:	68bb      	ldr	r3, [r7, #8]
 801a6a8:	f383 8810 	msr	PRIMASK, r3
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION(); 
    TRACE_UnLock();
 801a6ac:	f000 f8a2 	bl	801a7f4 <TRACE_UnLock>
  }
}
 801a6b0:	bf00      	nop
 801a6b2:	3718      	adds	r7, #24
 801a6b4:	46bd      	mov	sp, r7
 801a6b6:	bd80      	pop	{r7, pc}
 801a6b8:	20001310 	.word	0x20001310
 801a6bc:	0801b268 	.word	0x0801b268
 801a6c0:	20001328 	.word	0x20001328

0801a6c4 <TRACE_AllocateBufer>:
  * @param  Size to allocate within fifo
  * @param  Pos position within the fifo
  * @retval write position inside the buffer is -1 no space available.
  */
static int16_t TRACE_AllocateBufer(uint16_t Size, uint16_t *Pos)
{
 801a6c4:	b480      	push	{r7}
 801a6c6:	b087      	sub	sp, #28
 801a6c8:	af00      	add	r7, sp, #0
 801a6ca:	4603      	mov	r3, r0
 801a6cc:	6039      	str	r1, [r7, #0]
 801a6ce:	80fb      	strh	r3, [r7, #6]
  uint16_t freesize;
  int16_t ret = -1;
 801a6d0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801a6d4:	82bb      	strh	r3, [r7, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801a6d6:	f3ef 8310 	mrs	r3, PRIMASK
 801a6da:	60fb      	str	r3, [r7, #12]
  return(result);
 801a6dc:	68fb      	ldr	r3, [r7, #12]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801a6de:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 801a6e0:	b672      	cpsid	i

  if (ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 801a6e2:	4b35      	ldr	r3, [pc, #212]	; (801a7b8 <TRACE_AllocateBufer+0xf4>)
 801a6e4:	8a5a      	ldrh	r2, [r3, #18]
 801a6e6:	4b34      	ldr	r3, [pc, #208]	; (801a7b8 <TRACE_AllocateBufer+0xf4>)
 801a6e8:	8a1b      	ldrh	r3, [r3, #16]
 801a6ea:	429a      	cmp	r2, r3
 801a6ec:	d11b      	bne.n	801a726 <TRACE_AllocateBufer+0x62>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 801a6ee:	4b32      	ldr	r3, [pc, #200]	; (801a7b8 <TRACE_AllocateBufer+0xf4>)
 801a6f0:	8a5b      	ldrh	r3, [r3, #18]
 801a6f2:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 801a6f6:	82fb      	strh	r3, [r7, #22]
    if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size))
 801a6f8:	88fa      	ldrh	r2, [r7, #6]
 801a6fa:	8afb      	ldrh	r3, [r7, #22]
 801a6fc:	429a      	cmp	r2, r3
 801a6fe:	d33a      	bcc.n	801a776 <TRACE_AllocateBufer+0xb2>
 801a700:	4b2d      	ldr	r3, [pc, #180]	; (801a7b8 <TRACE_AllocateBufer+0xf4>)
 801a702:	8a1b      	ldrh	r3, [r3, #16]
 801a704:	88fa      	ldrh	r2, [r7, #6]
 801a706:	429a      	cmp	r2, r3
 801a708:	d235      	bcs.n	801a776 <TRACE_AllocateBufer+0xb2>
    {
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 801a70a:	4b2b      	ldr	r3, [pc, #172]	; (801a7b8 <TRACE_AllocateBufer+0xf4>)
 801a70c:	2201      	movs	r2, #1
 801a70e:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 801a710:	4b29      	ldr	r3, [pc, #164]	; (801a7b8 <TRACE_AllocateBufer+0xf4>)
 801a712:	8a5a      	ldrh	r2, [r3, #18]
 801a714:	4b28      	ldr	r3, [pc, #160]	; (801a7b8 <TRACE_AllocateBufer+0xf4>)
 801a716:	801a      	strh	r2, [r3, #0]
      freesize = ADV_TRACE_Ctx.TraceRdPtr;
 801a718:	4b27      	ldr	r3, [pc, #156]	; (801a7b8 <TRACE_AllocateBufer+0xf4>)
 801a71a:	8a1b      	ldrh	r3, [r3, #16]
 801a71c:	82fb      	strh	r3, [r7, #22]
      ADV_TRACE_Ctx.TraceWrPtr = 0;
 801a71e:	4b26      	ldr	r3, [pc, #152]	; (801a7b8 <TRACE_AllocateBufer+0xf4>)
 801a720:	2200      	movs	r2, #0
 801a722:	825a      	strh	r2, [r3, #18]
 801a724:	e027      	b.n	801a776 <TRACE_AllocateBufer+0xb2>
#endif
  }
  else
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801a726:	4b24      	ldr	r3, [pc, #144]	; (801a7b8 <TRACE_AllocateBufer+0xf4>)
 801a728:	8a5a      	ldrh	r2, [r3, #18]
 801a72a:	4b23      	ldr	r3, [pc, #140]	; (801a7b8 <TRACE_AllocateBufer+0xf4>)
 801a72c:	8a1b      	ldrh	r3, [r3, #16]
 801a72e:	429a      	cmp	r2, r3
 801a730:	d91b      	bls.n	801a76a <TRACE_AllocateBufer+0xa6>
    {
      freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 801a732:	4b21      	ldr	r3, [pc, #132]	; (801a7b8 <TRACE_AllocateBufer+0xf4>)
 801a734:	8a5b      	ldrh	r3, [r3, #18]
 801a736:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 801a73a:	82fb      	strh	r3, [r7, #22]
      if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size)) 
 801a73c:	88fa      	ldrh	r2, [r7, #6]
 801a73e:	8afb      	ldrh	r3, [r7, #22]
 801a740:	429a      	cmp	r2, r3
 801a742:	d318      	bcc.n	801a776 <TRACE_AllocateBufer+0xb2>
 801a744:	4b1c      	ldr	r3, [pc, #112]	; (801a7b8 <TRACE_AllocateBufer+0xf4>)
 801a746:	8a1b      	ldrh	r3, [r3, #16]
 801a748:	88fa      	ldrh	r2, [r7, #6]
 801a74a:	429a      	cmp	r2, r3
 801a74c:	d213      	bcs.n	801a776 <TRACE_AllocateBufer+0xb2>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 801a74e:	4b1a      	ldr	r3, [pc, #104]	; (801a7b8 <TRACE_AllocateBufer+0xf4>)
 801a750:	2201      	movs	r2, #1
 801a752:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 801a754:	4b18      	ldr	r3, [pc, #96]	; (801a7b8 <TRACE_AllocateBufer+0xf4>)
 801a756:	8a5a      	ldrh	r2, [r3, #18]
 801a758:	4b17      	ldr	r3, [pc, #92]	; (801a7b8 <TRACE_AllocateBufer+0xf4>)
 801a75a:	801a      	strh	r2, [r3, #0]
        freesize = ADV_TRACE_Ctx.TraceRdPtr;
 801a75c:	4b16      	ldr	r3, [pc, #88]	; (801a7b8 <TRACE_AllocateBufer+0xf4>)
 801a75e:	8a1b      	ldrh	r3, [r3, #16]
 801a760:	82fb      	strh	r3, [r7, #22]
        ADV_TRACE_Ctx.TraceWrPtr = 0;
 801a762:	4b15      	ldr	r3, [pc, #84]	; (801a7b8 <TRACE_AllocateBufer+0xf4>)
 801a764:	2200      	movs	r2, #0
 801a766:	825a      	strh	r2, [r3, #18]
 801a768:	e005      	b.n	801a776 <TRACE_AllocateBufer+0xb2>
      }
    }
    else
    {
      freesize = (uint16_t)(ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr);
 801a76a:	4b13      	ldr	r3, [pc, #76]	; (801a7b8 <TRACE_AllocateBufer+0xf4>)
 801a76c:	8a1a      	ldrh	r2, [r3, #16]
 801a76e:	4b12      	ldr	r3, [pc, #72]	; (801a7b8 <TRACE_AllocateBufer+0xf4>)
 801a770:	8a5b      	ldrh	r3, [r3, #18]
 801a772:	1ad3      	subs	r3, r2, r3
 801a774:	82fb      	strh	r3, [r7, #22]
      freesize = ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr;
    }
#endif
  }
  
  if (freesize > Size)
 801a776:	8afa      	ldrh	r2, [r7, #22]
 801a778:	88fb      	ldrh	r3, [r7, #6]
 801a77a:	429a      	cmp	r2, r3
 801a77c:	d90f      	bls.n	801a79e <TRACE_AllocateBufer+0xda>
  {
    *Pos = ADV_TRACE_Ctx.TraceWrPtr;
 801a77e:	4b0e      	ldr	r3, [pc, #56]	; (801a7b8 <TRACE_AllocateBufer+0xf4>)
 801a780:	8a5a      	ldrh	r2, [r3, #18]
 801a782:	683b      	ldr	r3, [r7, #0]
 801a784:	801a      	strh	r2, [r3, #0]
    ADV_TRACE_Ctx.TraceWrPtr = (ADV_TRACE_Ctx.TraceWrPtr + Size) % UTIL_ADV_TRACE_FIFO_SIZE;
 801a786:	4b0c      	ldr	r3, [pc, #48]	; (801a7b8 <TRACE_AllocateBufer+0xf4>)
 801a788:	8a5a      	ldrh	r2, [r3, #18]
 801a78a:	88fb      	ldrh	r3, [r7, #6]
 801a78c:	4413      	add	r3, r2
 801a78e:	b29b      	uxth	r3, r3
 801a790:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801a794:	b29a      	uxth	r2, r3
 801a796:	4b08      	ldr	r3, [pc, #32]	; (801a7b8 <TRACE_AllocateBufer+0xf4>)
 801a798:	825a      	strh	r2, [r3, #18]
    ret = 0;
 801a79a:	2300      	movs	r3, #0
 801a79c:	82bb      	strh	r3, [r7, #20]
 801a79e:	693b      	ldr	r3, [r7, #16]
 801a7a0:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a7a2:	68bb      	ldr	r3, [r7, #8]
 801a7a4:	f383 8810 	msr	PRIMASK, r3
    UTIL_ADV_TRACE_DEBUG("\n--TRACE_AllocateBufer(%d-%d::%d-%d)--\n",freesize - Size, Size, ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceWrPtr);
#endif
  }

  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();  
  return ret;
 801a7a8:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
}
 801a7ac:	4618      	mov	r0, r3
 801a7ae:	371c      	adds	r7, #28
 801a7b0:	46bd      	mov	sp, r7
 801a7b2:	bc80      	pop	{r7}
 801a7b4:	4770      	bx	lr
 801a7b6:	bf00      	nop
 801a7b8:	20001310 	.word	0x20001310

0801a7bc <TRACE_Lock>:
/**
  * @brief  Lock the trace buffer.
  * @retval None.
  */
static void TRACE_Lock(void)
{
 801a7bc:	b480      	push	{r7}
 801a7be:	b085      	sub	sp, #20
 801a7c0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801a7c2:	f3ef 8310 	mrs	r3, PRIMASK
 801a7c6:	607b      	str	r3, [r7, #4]
  return(result);
 801a7c8:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801a7ca:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801a7cc:	b672      	cpsid	i
  ADV_TRACE_Ctx.TraceLock++;
 801a7ce:	4b08      	ldr	r3, [pc, #32]	; (801a7f0 <TRACE_Lock+0x34>)
 801a7d0:	8adb      	ldrh	r3, [r3, #22]
 801a7d2:	3301      	adds	r3, #1
 801a7d4:	b29a      	uxth	r2, r3
 801a7d6:	4b06      	ldr	r3, [pc, #24]	; (801a7f0 <TRACE_Lock+0x34>)
 801a7d8:	82da      	strh	r2, [r3, #22]
 801a7da:	68fb      	ldr	r3, [r7, #12]
 801a7dc:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a7de:	68bb      	ldr	r3, [r7, #8]
 801a7e0:	f383 8810 	msr	PRIMASK, r3
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 801a7e4:	bf00      	nop
 801a7e6:	3714      	adds	r7, #20
 801a7e8:	46bd      	mov	sp, r7
 801a7ea:	bc80      	pop	{r7}
 801a7ec:	4770      	bx	lr
 801a7ee:	bf00      	nop
 801a7f0:	20001310 	.word	0x20001310

0801a7f4 <TRACE_UnLock>:
/**
  * @brief  UnLock the trace buffer.
  * @retval None.
  */
static void TRACE_UnLock(void)
{
 801a7f4:	b480      	push	{r7}
 801a7f6:	b085      	sub	sp, #20
 801a7f8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801a7fa:	f3ef 8310 	mrs	r3, PRIMASK
 801a7fe:	607b      	str	r3, [r7, #4]
  return(result);
 801a800:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801a802:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801a804:	b672      	cpsid	i
  ADV_TRACE_Ctx.TraceLock--;
 801a806:	4b08      	ldr	r3, [pc, #32]	; (801a828 <TRACE_UnLock+0x34>)
 801a808:	8adb      	ldrh	r3, [r3, #22]
 801a80a:	3b01      	subs	r3, #1
 801a80c:	b29a      	uxth	r2, r3
 801a80e:	4b06      	ldr	r3, [pc, #24]	; (801a828 <TRACE_UnLock+0x34>)
 801a810:	82da      	strh	r2, [r3, #22]
 801a812:	68fb      	ldr	r3, [r7, #12]
 801a814:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a816:	68bb      	ldr	r3, [r7, #8]
 801a818:	f383 8810 	msr	PRIMASK, r3
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 801a81c:	bf00      	nop
 801a81e:	3714      	adds	r7, #20
 801a820:	46bd      	mov	sp, r7
 801a822:	bc80      	pop	{r7}
 801a824:	4770      	bx	lr
 801a826:	bf00      	nop
 801a828:	20001310 	.word	0x20001310

0801a82c <TRACE_IsLocked>:
/**
  * @brief  UnLock the trace buffer.
  * @retval None.
  */
static uint32_t TRACE_IsLocked(void)
{
 801a82c:	b480      	push	{r7}
 801a82e:	af00      	add	r7, sp, #0
  return (ADV_TRACE_Ctx.TraceLock == 0u? 0u: 1u);
 801a830:	4b05      	ldr	r3, [pc, #20]	; (801a848 <TRACE_IsLocked+0x1c>)
 801a832:	8adb      	ldrh	r3, [r3, #22]
 801a834:	2b00      	cmp	r3, #0
 801a836:	bf14      	ite	ne
 801a838:	2301      	movne	r3, #1
 801a83a:	2300      	moveq	r3, #0
 801a83c:	b2db      	uxtb	r3, r3
}
 801a83e:	4618      	mov	r0, r3
 801a840:	46bd      	mov	sp, r7
 801a842:	bc80      	pop	{r7}
 801a844:	4770      	bx	lr
 801a846:	bf00      	nop
 801a848:	20001310 	.word	0x20001310

0801a84c <__libc_init_array>:
 801a84c:	b570      	push	{r4, r5, r6, lr}
 801a84e:	4e0d      	ldr	r6, [pc, #52]	; (801a884 <__libc_init_array+0x38>)
 801a850:	4c0d      	ldr	r4, [pc, #52]	; (801a888 <__libc_init_array+0x3c>)
 801a852:	1ba4      	subs	r4, r4, r6
 801a854:	10a4      	asrs	r4, r4, #2
 801a856:	2500      	movs	r5, #0
 801a858:	42a5      	cmp	r5, r4
 801a85a:	d109      	bne.n	801a870 <__libc_init_array+0x24>
 801a85c:	4e0b      	ldr	r6, [pc, #44]	; (801a88c <__libc_init_array+0x40>)
 801a85e:	4c0c      	ldr	r4, [pc, #48]	; (801a890 <__libc_init_array+0x44>)
 801a860:	f000 f8a6 	bl	801a9b0 <_init>
 801a864:	1ba4      	subs	r4, r4, r6
 801a866:	10a4      	asrs	r4, r4, #2
 801a868:	2500      	movs	r5, #0
 801a86a:	42a5      	cmp	r5, r4
 801a86c:	d105      	bne.n	801a87a <__libc_init_array+0x2e>
 801a86e:	bd70      	pop	{r4, r5, r6, pc}
 801a870:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801a874:	4798      	blx	r3
 801a876:	3501      	adds	r5, #1
 801a878:	e7ee      	b.n	801a858 <__libc_init_array+0xc>
 801a87a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801a87e:	4798      	blx	r3
 801a880:	3501      	adds	r5, #1
 801a882:	e7f2      	b.n	801a86a <__libc_init_array+0x1e>
 801a884:	0801b850 	.word	0x0801b850
 801a888:	0801b850 	.word	0x0801b850
 801a88c:	0801b850 	.word	0x0801b850
 801a890:	0801b854 	.word	0x0801b854

0801a894 <memset>:
 801a894:	4402      	add	r2, r0
 801a896:	4603      	mov	r3, r0
 801a898:	4293      	cmp	r3, r2
 801a89a:	d100      	bne.n	801a89e <memset+0xa>
 801a89c:	4770      	bx	lr
 801a89e:	f803 1b01 	strb.w	r1, [r3], #1
 801a8a2:	e7f9      	b.n	801a898 <memset+0x4>
 801a8a4:	0000      	movs	r0, r0
	...

0801a8a8 <floor>:
 801a8a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a8ac:	f3c1 580a 	ubfx	r8, r1, #20, #11
 801a8b0:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 801a8b4:	2e13      	cmp	r6, #19
 801a8b6:	4607      	mov	r7, r0
 801a8b8:	460b      	mov	r3, r1
 801a8ba:	460c      	mov	r4, r1
 801a8bc:	4605      	mov	r5, r0
 801a8be:	dc35      	bgt.n	801a92c <floor+0x84>
 801a8c0:	2e00      	cmp	r6, #0
 801a8c2:	da16      	bge.n	801a8f2 <floor+0x4a>
 801a8c4:	a336      	add	r3, pc, #216	; (adr r3, 801a9a0 <floor+0xf8>)
 801a8c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a8ca:	f7e5 fc63 	bl	8000194 <__adddf3>
 801a8ce:	2200      	movs	r2, #0
 801a8d0:	2300      	movs	r3, #0
 801a8d2:	f7e5 fe93 	bl	80005fc <__aeabi_dcmpgt>
 801a8d6:	b148      	cbz	r0, 801a8ec <floor+0x44>
 801a8d8:	2c00      	cmp	r4, #0
 801a8da:	da5b      	bge.n	801a994 <floor+0xec>
 801a8dc:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 801a8e0:	4a31      	ldr	r2, [pc, #196]	; (801a9a8 <floor+0x100>)
 801a8e2:	433b      	orrs	r3, r7
 801a8e4:	2500      	movs	r5, #0
 801a8e6:	42ab      	cmp	r3, r5
 801a8e8:	bf18      	it	ne
 801a8ea:	4614      	movne	r4, r2
 801a8ec:	4623      	mov	r3, r4
 801a8ee:	462f      	mov	r7, r5
 801a8f0:	e026      	b.n	801a940 <floor+0x98>
 801a8f2:	4a2e      	ldr	r2, [pc, #184]	; (801a9ac <floor+0x104>)
 801a8f4:	fa42 f806 	asr.w	r8, r2, r6
 801a8f8:	ea01 0208 	and.w	r2, r1, r8
 801a8fc:	4302      	orrs	r2, r0
 801a8fe:	d01f      	beq.n	801a940 <floor+0x98>
 801a900:	a327      	add	r3, pc, #156	; (adr r3, 801a9a0 <floor+0xf8>)
 801a902:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a906:	f7e5 fc45 	bl	8000194 <__adddf3>
 801a90a:	2200      	movs	r2, #0
 801a90c:	2300      	movs	r3, #0
 801a90e:	f7e5 fe75 	bl	80005fc <__aeabi_dcmpgt>
 801a912:	2800      	cmp	r0, #0
 801a914:	d0ea      	beq.n	801a8ec <floor+0x44>
 801a916:	2c00      	cmp	r4, #0
 801a918:	bfbe      	ittt	lt
 801a91a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 801a91e:	fa43 f606 	asrlt.w	r6, r3, r6
 801a922:	19a4      	addlt	r4, r4, r6
 801a924:	ea24 0408 	bic.w	r4, r4, r8
 801a928:	2500      	movs	r5, #0
 801a92a:	e7df      	b.n	801a8ec <floor+0x44>
 801a92c:	2e33      	cmp	r6, #51	; 0x33
 801a92e:	dd0b      	ble.n	801a948 <floor+0xa0>
 801a930:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 801a934:	d104      	bne.n	801a940 <floor+0x98>
 801a936:	4602      	mov	r2, r0
 801a938:	f7e5 fc2c 	bl	8000194 <__adddf3>
 801a93c:	4607      	mov	r7, r0
 801a93e:	460b      	mov	r3, r1
 801a940:	4638      	mov	r0, r7
 801a942:	4619      	mov	r1, r3
 801a944:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a948:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 801a94c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801a950:	fa22 f808 	lsr.w	r8, r2, r8
 801a954:	ea18 0f00 	tst.w	r8, r0
 801a958:	d0f2      	beq.n	801a940 <floor+0x98>
 801a95a:	a311      	add	r3, pc, #68	; (adr r3, 801a9a0 <floor+0xf8>)
 801a95c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a960:	f7e5 fc18 	bl	8000194 <__adddf3>
 801a964:	2200      	movs	r2, #0
 801a966:	2300      	movs	r3, #0
 801a968:	f7e5 fe48 	bl	80005fc <__aeabi_dcmpgt>
 801a96c:	2800      	cmp	r0, #0
 801a96e:	d0bd      	beq.n	801a8ec <floor+0x44>
 801a970:	2c00      	cmp	r4, #0
 801a972:	da02      	bge.n	801a97a <floor+0xd2>
 801a974:	2e14      	cmp	r6, #20
 801a976:	d103      	bne.n	801a980 <floor+0xd8>
 801a978:	3401      	adds	r4, #1
 801a97a:	ea25 0508 	bic.w	r5, r5, r8
 801a97e:	e7b5      	b.n	801a8ec <floor+0x44>
 801a980:	2301      	movs	r3, #1
 801a982:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 801a986:	fa03 f606 	lsl.w	r6, r3, r6
 801a98a:	4435      	add	r5, r6
 801a98c:	42bd      	cmp	r5, r7
 801a98e:	bf38      	it	cc
 801a990:	18e4      	addcc	r4, r4, r3
 801a992:	e7f2      	b.n	801a97a <floor+0xd2>
 801a994:	2500      	movs	r5, #0
 801a996:	462c      	mov	r4, r5
 801a998:	e7a8      	b.n	801a8ec <floor+0x44>
 801a99a:	bf00      	nop
 801a99c:	f3af 8000 	nop.w
 801a9a0:	8800759c 	.word	0x8800759c
 801a9a4:	7e37e43c 	.word	0x7e37e43c
 801a9a8:	bff00000 	.word	0xbff00000
 801a9ac:	000fffff 	.word	0x000fffff

0801a9b0 <_init>:
 801a9b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a9b2:	bf00      	nop
 801a9b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801a9b6:	bc08      	pop	{r3}
 801a9b8:	469e      	mov	lr, r3
 801a9ba:	4770      	bx	lr

0801a9bc <_fini>:
 801a9bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a9be:	bf00      	nop
 801a9c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801a9c2:	bc08      	pop	{r3}
 801a9c4:	469e      	mov	lr, r3
 801a9c6:	4770      	bx	lr
