// Seed: 1533985401
module module_0 (
    input id_0,
    output id_1,
    input logic id_2,
    output logic id_3
);
  id_4(
      1
  );
endmodule
`define pp_4 0
`timescale 1ps / 1 ps
module module_1 (
    id_1
);
  output id_1;
  always begin
    id_1 <= {id_0{""}};
  end
endmodule
