#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001d34d114290 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001d34d198560_0 .net "PC", 31 0, v000001d34d14cc70_0;  1 drivers
v000001d34d1991e0_0 .var "clk", 0 0;
v000001d34d199460_0 .net "clkout", 0 0, L_000001d34d19a9a0;  1 drivers
v000001d34d1986a0_0 .net "cycles_consumed", 31 0, v000001d34d195cc0_0;  1 drivers
v000001d34d199a00_0 .var "rst", 0 0;
S_000001d34d0b40c0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001d34d114290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001d34d135b20 .param/l "RType" 0 4 2, C4<000000>;
P_000001d34d135b58 .param/l "add" 0 4 5, C4<100000>;
P_000001d34d135b90 .param/l "addi" 0 4 8, C4<001000>;
P_000001d34d135bc8 .param/l "addu" 0 4 5, C4<100001>;
P_000001d34d135c00 .param/l "and_" 0 4 5, C4<100100>;
P_000001d34d135c38 .param/l "andi" 0 4 8, C4<001100>;
P_000001d34d135c70 .param/l "beq" 0 4 10, C4<000100>;
P_000001d34d135ca8 .param/l "bne" 0 4 10, C4<000101>;
P_000001d34d135ce0 .param/l "handler_addr" 0 3 4, C4<00000000000000000000001111101000>;
P_000001d34d135d18 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001d34d135d50 .param/l "j" 0 4 12, C4<000010>;
P_000001d34d135d88 .param/l "jal" 0 4 12, C4<000011>;
P_000001d34d135dc0 .param/l "jr" 0 4 6, C4<001000>;
P_000001d34d135df8 .param/l "lw" 0 4 8, C4<100011>;
P_000001d34d135e30 .param/l "nor_" 0 4 5, C4<100111>;
P_000001d34d135e68 .param/l "or_" 0 4 5, C4<100101>;
P_000001d34d135ea0 .param/l "ori" 0 4 8, C4<001101>;
P_000001d34d135ed8 .param/l "sgt" 0 4 6, C4<101011>;
P_000001d34d135f10 .param/l "sll" 0 4 6, C4<000000>;
P_000001d34d135f48 .param/l "slt" 0 4 5, C4<101010>;
P_000001d34d135f80 .param/l "slti" 0 4 8, C4<101010>;
P_000001d34d135fb8 .param/l "srl" 0 4 6, C4<000010>;
P_000001d34d135ff0 .param/l "sub" 0 4 5, C4<100010>;
P_000001d34d136028 .param/l "subu" 0 4 5, C4<100011>;
P_000001d34d136060 .param/l "sw" 0 4 8, C4<101011>;
P_000001d34d136098 .param/l "xor_" 0 4 5, C4<100110>;
P_000001d34d1360d0 .param/l "xori" 0 4 8, C4<001110>;
L_000001d34d19a620 .functor NOT 1, v000001d34d199a00_0, C4<0>, C4<0>, C4<0>;
L_000001d34d19a700 .functor NOT 1, v000001d34d199a00_0, C4<0>, C4<0>, C4<0>;
L_000001d34d19a2a0 .functor NOT 1, v000001d34d199a00_0, C4<0>, C4<0>, C4<0>;
L_000001d34d19af50 .functor NOT 1, v000001d34d199a00_0, C4<0>, C4<0>, C4<0>;
L_000001d34d19a150 .functor NOT 1, v000001d34d199a00_0, C4<0>, C4<0>, C4<0>;
L_000001d34d19a3f0 .functor NOT 1, v000001d34d199a00_0, C4<0>, C4<0>, C4<0>;
L_000001d34d19aee0 .functor NOT 1, v000001d34d199a00_0, C4<0>, C4<0>, C4<0>;
L_000001d34d19a8c0 .functor NOT 1, v000001d34d199a00_0, C4<0>, C4<0>, C4<0>;
L_000001d34d19a9a0 .functor OR 1, v000001d34d1991e0_0, v000001d34d117f90_0, C4<0>, C4<0>;
L_000001d34d19ab60 .functor OR 1, L_000001d34d199000, L_000001d34d198880, C4<0>, C4<0>;
L_000001d34d19a460 .functor AND 1, L_000001d34d1989c0, L_000001d34d199640, C4<1>, C4<1>;
L_000001d34d19a230 .functor NOT 1, v000001d34d199a00_0, C4<0>, C4<0>, C4<0>;
L_000001d34d19ae00 .functor OR 1, L_000001d34d1f6cd0, L_000001d34d1f5d30, C4<0>, C4<0>;
L_000001d34d19a5b0 .functor OR 1, L_000001d34d19ae00, L_000001d34d1f5830, C4<0>, C4<0>;
L_000001d34d19a540 .functor OR 1, L_000001d34d1f6190, L_000001d34d1f6230, C4<0>, C4<0>;
L_000001d34d19ae70 .functor AND 1, L_000001d34d1f5330, L_000001d34d19a540, C4<1>, C4<1>;
L_000001d34d19a070 .functor OR 1, L_000001d34d1f5dd0, L_000001d34d1f6910, C4<0>, C4<0>;
L_000001d34d19a310 .functor AND 1, L_000001d34d1f5ab0, L_000001d34d19a070, C4<1>, C4<1>;
L_000001d34d19a380 .functor NOT 1, L_000001d34d19a9a0, C4<0>, C4<0>, C4<0>;
v000001d34d14c770_0 .net "ALUOp", 3 0, v000001d34d1180d0_0;  1 drivers
v000001d34d14ca90_0 .net "ALUResult", 31 0, v000001d34d188cf0_0;  1 drivers
v000001d34d14da30_0 .net "ALUSrc", 0 0, v000001d34d116b90_0;  1 drivers
v000001d34d14c450_0 .net "ALUin2", 31 0, L_000001d34d1f6eb0;  1 drivers
v000001d34d14e070_0 .net "MemReadEn", 0 0, v000001d34d117b30_0;  1 drivers
v000001d34d14dc10_0 .net "MemWriteEn", 0 0, v000001d34d116c30_0;  1 drivers
v000001d34d14c630_0 .net "MemtoReg", 0 0, v000001d34d117bd0_0;  1 drivers
v000001d34d14cdb0_0 .net "PC", 31 0, v000001d34d14cc70_0;  alias, 1 drivers
v000001d34d14d5d0_0 .net "PCPlus1", 31 0, L_000001d34d198b00;  1 drivers
v000001d34d14d170_0 .net "PCsrc", 1 0, v000001d34d18a190_0;  1 drivers
v000001d34d14c270_0 .net "RegDst", 0 0, v000001d34d117e50_0;  1 drivers
v000001d34d14dad0_0 .net "RegWriteEn", 0 0, v000001d34d117ef0_0;  1 drivers
v000001d34d14d490_0 .net "WriteRegister", 4 0, L_000001d34d1f5290;  1 drivers
v000001d34d14c6d0_0 .net *"_ivl_0", 0 0, L_000001d34d19a620;  1 drivers
L_000001d34d19b080 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001d34d14dcb0_0 .net/2u *"_ivl_10", 4 0, L_000001d34d19b080;  1 drivers
L_000001d34d19b470 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d34d14c310_0 .net *"_ivl_101", 15 0, L_000001d34d19b470;  1 drivers
v000001d34d14ce50_0 .net *"_ivl_102", 31 0, L_000001d34d1995a0;  1 drivers
L_000001d34d19b4b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d34d14cef0_0 .net *"_ivl_105", 25 0, L_000001d34d19b4b8;  1 drivers
L_000001d34d19b500 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d34d14cb30_0 .net/2u *"_ivl_106", 31 0, L_000001d34d19b500;  1 drivers
v000001d34d14c810_0 .net *"_ivl_108", 0 0, L_000001d34d1989c0;  1 drivers
L_000001d34d19b548 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001d34d14c8b0_0 .net/2u *"_ivl_110", 5 0, L_000001d34d19b548;  1 drivers
v000001d34d14dd50_0 .net *"_ivl_112", 0 0, L_000001d34d199640;  1 drivers
v000001d34d14c4f0_0 .net *"_ivl_115", 0 0, L_000001d34d19a460;  1 drivers
v000001d34d14db70_0 .net *"_ivl_116", 47 0, L_000001d34d198420;  1 drivers
L_000001d34d19b590 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d34d14d8f0_0 .net *"_ivl_119", 15 0, L_000001d34d19b590;  1 drivers
L_000001d34d19b0c8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001d34d14d530_0 .net/2u *"_ivl_12", 5 0, L_000001d34d19b0c8;  1 drivers
v000001d34d14c950_0 .net *"_ivl_120", 47 0, L_000001d34d1996e0;  1 drivers
L_000001d34d19b5d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d34d14df30_0 .net *"_ivl_123", 15 0, L_000001d34d19b5d8;  1 drivers
v000001d34d14c9f0_0 .net *"_ivl_125", 0 0, L_000001d34d198a60;  1 drivers
v000001d34d14cbd0_0 .net *"_ivl_126", 31 0, L_000001d34d1982e0;  1 drivers
v000001d34d14cd10_0 .net *"_ivl_128", 47 0, L_000001d34d199f00;  1 drivers
v000001d34d14d670_0 .net *"_ivl_130", 47 0, L_000001d34d198060;  1 drivers
v000001d34d14ddf0_0 .net *"_ivl_132", 47 0, L_000001d34d198100;  1 drivers
v000001d34d14cf90_0 .net *"_ivl_134", 47 0, L_000001d34d198380;  1 drivers
L_000001d34d19b620 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d34d14d030_0 .net/2u *"_ivl_138", 1 0, L_000001d34d19b620;  1 drivers
v000001d34d14d0d0_0 .net *"_ivl_14", 0 0, L_000001d34d199780;  1 drivers
v000001d34d14d710_0 .net *"_ivl_140", 0 0, L_000001d34d198ce0;  1 drivers
L_000001d34d19b668 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001d34d14d210_0 .net/2u *"_ivl_142", 1 0, L_000001d34d19b668;  1 drivers
v000001d34d14de90_0 .net *"_ivl_144", 0 0, L_000001d34d198d80;  1 drivers
L_000001d34d19b6b0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001d34d14d2b0_0 .net/2u *"_ivl_146", 1 0, L_000001d34d19b6b0;  1 drivers
v000001d34d14dfd0_0 .net *"_ivl_148", 0 0, L_000001d34d1f6c30;  1 drivers
L_000001d34d19b6f8 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001d34d14d350_0 .net/2u *"_ivl_150", 31 0, L_000001d34d19b6f8;  1 drivers
L_000001d34d19b740 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001d34d14d3f0_0 .net/2u *"_ivl_152", 31 0, L_000001d34d19b740;  1 drivers
v000001d34d14d7b0_0 .net *"_ivl_154", 31 0, L_000001d34d1f69b0;  1 drivers
v000001d34d14d850_0 .net *"_ivl_156", 31 0, L_000001d34d1f65f0;  1 drivers
L_000001d34d19b110 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001d34d18b160_0 .net/2u *"_ivl_16", 4 0, L_000001d34d19b110;  1 drivers
v000001d34d18c560_0 .net *"_ivl_160", 0 0, L_000001d34d19a230;  1 drivers
L_000001d34d19b7d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d34d18ca60_0 .net/2u *"_ivl_162", 31 0, L_000001d34d19b7d0;  1 drivers
L_000001d34d19b8a8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001d34d18c1a0_0 .net/2u *"_ivl_166", 5 0, L_000001d34d19b8a8;  1 drivers
v000001d34d18b2a0_0 .net *"_ivl_168", 0 0, L_000001d34d1f6cd0;  1 drivers
L_000001d34d19b8f0 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001d34d18b0c0_0 .net/2u *"_ivl_170", 5 0, L_000001d34d19b8f0;  1 drivers
v000001d34d18c100_0 .net *"_ivl_172", 0 0, L_000001d34d1f5d30;  1 drivers
v000001d34d18be80_0 .net *"_ivl_175", 0 0, L_000001d34d19ae00;  1 drivers
L_000001d34d19b938 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001d34d18c240_0 .net/2u *"_ivl_176", 5 0, L_000001d34d19b938;  1 drivers
v000001d34d18b8e0_0 .net *"_ivl_178", 0 0, L_000001d34d1f5830;  1 drivers
v000001d34d18b200_0 .net *"_ivl_181", 0 0, L_000001d34d19a5b0;  1 drivers
L_000001d34d19b980 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d34d18bb60_0 .net/2u *"_ivl_182", 15 0, L_000001d34d19b980;  1 drivers
v000001d34d18cce0_0 .net *"_ivl_184", 31 0, L_000001d34d1f5f10;  1 drivers
v000001d34d18b520_0 .net *"_ivl_187", 0 0, L_000001d34d1f6730;  1 drivers
v000001d34d18b3e0_0 .net *"_ivl_188", 15 0, L_000001d34d1f64b0;  1 drivers
v000001d34d18bd40_0 .net *"_ivl_19", 4 0, L_000001d34d1987e0;  1 drivers
v000001d34d18c740_0 .net *"_ivl_190", 31 0, L_000001d34d1f5970;  1 drivers
v000001d34d18c7e0_0 .net *"_ivl_194", 31 0, L_000001d34d1f6e10;  1 drivers
L_000001d34d19b9c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d34d18bde0_0 .net *"_ivl_197", 25 0, L_000001d34d19b9c8;  1 drivers
L_000001d34d19ba10 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d34d18bf20_0 .net/2u *"_ivl_198", 31 0, L_000001d34d19ba10;  1 drivers
L_000001d34d19b038 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d34d18cb00_0 .net/2u *"_ivl_2", 5 0, L_000001d34d19b038;  1 drivers
v000001d34d18b340_0 .net *"_ivl_20", 4 0, L_000001d34d198c40;  1 drivers
v000001d34d18c600_0 .net *"_ivl_200", 0 0, L_000001d34d1f5330;  1 drivers
L_000001d34d19ba58 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d34d18cd80_0 .net/2u *"_ivl_202", 5 0, L_000001d34d19ba58;  1 drivers
v000001d34d18cba0_0 .net *"_ivl_204", 0 0, L_000001d34d1f6190;  1 drivers
L_000001d34d19baa0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001d34d18bfc0_0 .net/2u *"_ivl_206", 5 0, L_000001d34d19baa0;  1 drivers
v000001d34d18b480_0 .net *"_ivl_208", 0 0, L_000001d34d1f6230;  1 drivers
v000001d34d18c2e0_0 .net *"_ivl_211", 0 0, L_000001d34d19a540;  1 drivers
v000001d34d18b7a0_0 .net *"_ivl_213", 0 0, L_000001d34d19ae70;  1 drivers
L_000001d34d19bae8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001d34d18cc40_0 .net/2u *"_ivl_214", 5 0, L_000001d34d19bae8;  1 drivers
v000001d34d18bac0_0 .net *"_ivl_216", 0 0, L_000001d34d1f5a10;  1 drivers
L_000001d34d19bb30 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d34d18b5c0_0 .net/2u *"_ivl_218", 31 0, L_000001d34d19bb30;  1 drivers
v000001d34d18bc00_0 .net *"_ivl_220", 31 0, L_000001d34d1f5650;  1 drivers
v000001d34d18ce20_0 .net *"_ivl_224", 31 0, L_000001d34d1f6410;  1 drivers
L_000001d34d19bb78 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d34d18b660_0 .net *"_ivl_227", 25 0, L_000001d34d19bb78;  1 drivers
L_000001d34d19bbc0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d34d18b700_0 .net/2u *"_ivl_228", 31 0, L_000001d34d19bbc0;  1 drivers
v000001d34d18c060_0 .net *"_ivl_230", 0 0, L_000001d34d1f5ab0;  1 drivers
L_000001d34d19bc08 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d34d18b840_0 .net/2u *"_ivl_232", 5 0, L_000001d34d19bc08;  1 drivers
v000001d34d18c380_0 .net *"_ivl_234", 0 0, L_000001d34d1f5dd0;  1 drivers
L_000001d34d19bc50 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001d34d18c880_0 .net/2u *"_ivl_236", 5 0, L_000001d34d19bc50;  1 drivers
v000001d34d18b020_0 .net *"_ivl_238", 0 0, L_000001d34d1f6910;  1 drivers
v000001d34d18b980_0 .net *"_ivl_24", 0 0, L_000001d34d19a2a0;  1 drivers
v000001d34d18ba20_0 .net *"_ivl_241", 0 0, L_000001d34d19a070;  1 drivers
v000001d34d18c420_0 .net *"_ivl_243", 0 0, L_000001d34d19a310;  1 drivers
L_000001d34d19bc98 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001d34d18bca0_0 .net/2u *"_ivl_244", 5 0, L_000001d34d19bc98;  1 drivers
v000001d34d18c4c0_0 .net *"_ivl_246", 0 0, L_000001d34d1f6f50;  1 drivers
v000001d34d18c6a0_0 .net *"_ivl_248", 31 0, L_000001d34d1f6a50;  1 drivers
L_000001d34d19b158 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001d34d18cec0_0 .net/2u *"_ivl_26", 4 0, L_000001d34d19b158;  1 drivers
v000001d34d18c920_0 .net *"_ivl_29", 4 0, L_000001d34d198240;  1 drivers
v000001d34d18c9c0_0 .net *"_ivl_32", 0 0, L_000001d34d19af50;  1 drivers
L_000001d34d19b1a0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001d34d195a40_0 .net/2u *"_ivl_34", 4 0, L_000001d34d19b1a0;  1 drivers
v000001d34d196e40_0 .net *"_ivl_37", 4 0, L_000001d34d199320;  1 drivers
v000001d34d196da0_0 .net *"_ivl_40", 0 0, L_000001d34d19a150;  1 drivers
L_000001d34d19b1e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d34d195e00_0 .net/2u *"_ivl_42", 15 0, L_000001d34d19b1e8;  1 drivers
v000001d34d195ea0_0 .net *"_ivl_45", 15 0, L_000001d34d199d20;  1 drivers
v000001d34d196580_0 .net *"_ivl_48", 0 0, L_000001d34d19a3f0;  1 drivers
v000001d34d196bc0_0 .net *"_ivl_5", 5 0, L_000001d34d198740;  1 drivers
L_000001d34d19b230 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d34d196940_0 .net/2u *"_ivl_50", 36 0, L_000001d34d19b230;  1 drivers
L_000001d34d19b278 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d34d196ee0_0 .net/2u *"_ivl_52", 31 0, L_000001d34d19b278;  1 drivers
v000001d34d196440_0 .net *"_ivl_55", 4 0, L_000001d34d198e20;  1 drivers
v000001d34d195b80_0 .net *"_ivl_56", 36 0, L_000001d34d1998c0;  1 drivers
v000001d34d1954a0_0 .net *"_ivl_58", 36 0, L_000001d34d199500;  1 drivers
v000001d34d195360_0 .net *"_ivl_62", 0 0, L_000001d34d19aee0;  1 drivers
L_000001d34d19b2c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d34d195ae0_0 .net/2u *"_ivl_64", 5 0, L_000001d34d19b2c0;  1 drivers
v000001d34d1950e0_0 .net *"_ivl_67", 5 0, L_000001d34d199aa0;  1 drivers
v000001d34d196760_0 .net *"_ivl_70", 0 0, L_000001d34d19a8c0;  1 drivers
L_000001d34d19b308 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d34d195720_0 .net/2u *"_ivl_72", 57 0, L_000001d34d19b308;  1 drivers
L_000001d34d19b350 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d34d1955e0_0 .net/2u *"_ivl_74", 31 0, L_000001d34d19b350;  1 drivers
v000001d34d1966c0_0 .net *"_ivl_77", 25 0, L_000001d34d199be0;  1 drivers
v000001d34d196620_0 .net *"_ivl_78", 57 0, L_000001d34d199c80;  1 drivers
v000001d34d195540_0 .net *"_ivl_8", 0 0, L_000001d34d19a700;  1 drivers
v000001d34d195c20_0 .net *"_ivl_80", 57 0, L_000001d34d199e60;  1 drivers
L_000001d34d19b398 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d34d1964e0_0 .net/2u *"_ivl_84", 31 0, L_000001d34d19b398;  1 drivers
L_000001d34d19b3e0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001d34d195400_0 .net/2u *"_ivl_88", 5 0, L_000001d34d19b3e0;  1 drivers
v000001d34d195180_0 .net *"_ivl_90", 0 0, L_000001d34d199000;  1 drivers
L_000001d34d19b428 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001d34d1963a0_0 .net/2u *"_ivl_92", 5 0, L_000001d34d19b428;  1 drivers
v000001d34d1957c0_0 .net *"_ivl_94", 0 0, L_000001d34d198880;  1 drivers
v000001d34d195220_0 .net *"_ivl_97", 0 0, L_000001d34d19ab60;  1 drivers
v000001d34d195040_0 .net *"_ivl_98", 47 0, L_000001d34d198920;  1 drivers
v000001d34d196120_0 .net "adderResult", 31 0, L_000001d34d1984c0;  1 drivers
v000001d34d195d60_0 .net "address", 31 0, L_000001d34d198ba0;  1 drivers
v000001d34d195680_0 .net "clk", 0 0, L_000001d34d19a9a0;  alias, 1 drivers
v000001d34d195cc0_0 .var "cycles_consumed", 31 0;
o000001d34d151048 .functor BUFZ 1, C4<z>; HiZ drive
v000001d34d1952c0_0 .net "excep_flag", 0 0, o000001d34d151048;  0 drivers
v000001d34d1961c0_0 .net "extImm", 31 0, L_000001d34d1f51f0;  1 drivers
v000001d34d196800_0 .net "funct", 5 0, L_000001d34d199960;  1 drivers
v000001d34d1959a0_0 .net "hlt", 0 0, v000001d34d117f90_0;  1 drivers
v000001d34d1968a0_0 .net "imm", 15 0, L_000001d34d198600;  1 drivers
v000001d34d195f40_0 .net "immediate", 31 0, L_000001d34d1f5fb0;  1 drivers
v000001d34d195860_0 .net "input_clk", 0 0, v000001d34d1991e0_0;  1 drivers
v000001d34d195900_0 .net "instruction", 31 0, L_000001d34d1f6370;  1 drivers
v000001d34d196080_0 .net "memoryReadData", 31 0, v000001d34d18a230_0;  1 drivers
v000001d34d195fe0_0 .net "nextPC", 31 0, L_000001d34d1f5bf0;  1 drivers
v000001d34d196260_0 .net "opcode", 5 0, L_000001d34d1993c0;  1 drivers
v000001d34d1969e0_0 .net "rd", 4 0, L_000001d34d1981a0;  1 drivers
v000001d34d196a80_0 .net "readData1", 31 0, L_000001d34d19a930;  1 drivers
v000001d34d196300_0 .net "readData1_w", 31 0, L_000001d34d1f5e70;  1 drivers
v000001d34d196b20_0 .net "readData2", 31 0, L_000001d34d19ad90;  1 drivers
v000001d34d196c60_0 .net "rs", 4 0, L_000001d34d199820;  1 drivers
v000001d34d196d00_0 .net "rst", 0 0, v000001d34d199a00_0;  1 drivers
v000001d34d199140_0 .net "rt", 4 0, L_000001d34d198ec0;  1 drivers
v000001d34d199b40_0 .net "shamt", 31 0, L_000001d34d199dc0;  1 drivers
v000001d34d199280_0 .net "wire_instruction", 31 0, L_000001d34d19ac40;  1 drivers
v000001d34d1990a0_0 .net "writeData", 31 0, L_000001d34d1f56f0;  1 drivers
v000001d34d198f60_0 .net "zero", 0 0, L_000001d34d1f5470;  1 drivers
L_000001d34d198740 .part L_000001d34d1f6370, 26, 6;
L_000001d34d1993c0 .functor MUXZ 6, L_000001d34d198740, L_000001d34d19b038, L_000001d34d19a620, C4<>;
L_000001d34d199780 .cmp/eq 6, L_000001d34d1993c0, L_000001d34d19b0c8;
L_000001d34d1987e0 .part L_000001d34d1f6370, 11, 5;
L_000001d34d198c40 .functor MUXZ 5, L_000001d34d1987e0, L_000001d34d19b110, L_000001d34d199780, C4<>;
L_000001d34d1981a0 .functor MUXZ 5, L_000001d34d198c40, L_000001d34d19b080, L_000001d34d19a700, C4<>;
L_000001d34d198240 .part L_000001d34d1f6370, 21, 5;
L_000001d34d199820 .functor MUXZ 5, L_000001d34d198240, L_000001d34d19b158, L_000001d34d19a2a0, C4<>;
L_000001d34d199320 .part L_000001d34d1f6370, 16, 5;
L_000001d34d198ec0 .functor MUXZ 5, L_000001d34d199320, L_000001d34d19b1a0, L_000001d34d19af50, C4<>;
L_000001d34d199d20 .part L_000001d34d1f6370, 0, 16;
L_000001d34d198600 .functor MUXZ 16, L_000001d34d199d20, L_000001d34d19b1e8, L_000001d34d19a150, C4<>;
L_000001d34d198e20 .part L_000001d34d1f6370, 6, 5;
L_000001d34d1998c0 .concat [ 5 32 0 0], L_000001d34d198e20, L_000001d34d19b278;
L_000001d34d199500 .functor MUXZ 37, L_000001d34d1998c0, L_000001d34d19b230, L_000001d34d19a3f0, C4<>;
L_000001d34d199dc0 .part L_000001d34d199500, 0, 32;
L_000001d34d199aa0 .part L_000001d34d1f6370, 0, 6;
L_000001d34d199960 .functor MUXZ 6, L_000001d34d199aa0, L_000001d34d19b2c0, L_000001d34d19aee0, C4<>;
L_000001d34d199be0 .part L_000001d34d1f6370, 0, 26;
L_000001d34d199c80 .concat [ 26 32 0 0], L_000001d34d199be0, L_000001d34d19b350;
L_000001d34d199e60 .functor MUXZ 58, L_000001d34d199c80, L_000001d34d19b308, L_000001d34d19a8c0, C4<>;
L_000001d34d198ba0 .part L_000001d34d199e60, 0, 32;
L_000001d34d198b00 .arith/sum 32, v000001d34d14cc70_0, L_000001d34d19b398;
L_000001d34d199000 .cmp/eq 6, L_000001d34d1993c0, L_000001d34d19b3e0;
L_000001d34d198880 .cmp/eq 6, L_000001d34d1993c0, L_000001d34d19b428;
L_000001d34d198920 .concat [ 32 16 0 0], L_000001d34d198ba0, L_000001d34d19b470;
L_000001d34d1995a0 .concat [ 6 26 0 0], L_000001d34d1993c0, L_000001d34d19b4b8;
L_000001d34d1989c0 .cmp/eq 32, L_000001d34d1995a0, L_000001d34d19b500;
L_000001d34d199640 .cmp/eq 6, L_000001d34d199960, L_000001d34d19b548;
L_000001d34d198420 .concat [ 32 16 0 0], L_000001d34d19a930, L_000001d34d19b590;
L_000001d34d1996e0 .concat [ 32 16 0 0], v000001d34d14cc70_0, L_000001d34d19b5d8;
L_000001d34d198a60 .part L_000001d34d198600, 15, 1;
LS_000001d34d1982e0_0_0 .concat [ 1 1 1 1], L_000001d34d198a60, L_000001d34d198a60, L_000001d34d198a60, L_000001d34d198a60;
LS_000001d34d1982e0_0_4 .concat [ 1 1 1 1], L_000001d34d198a60, L_000001d34d198a60, L_000001d34d198a60, L_000001d34d198a60;
LS_000001d34d1982e0_0_8 .concat [ 1 1 1 1], L_000001d34d198a60, L_000001d34d198a60, L_000001d34d198a60, L_000001d34d198a60;
LS_000001d34d1982e0_0_12 .concat [ 1 1 1 1], L_000001d34d198a60, L_000001d34d198a60, L_000001d34d198a60, L_000001d34d198a60;
LS_000001d34d1982e0_0_16 .concat [ 1 1 1 1], L_000001d34d198a60, L_000001d34d198a60, L_000001d34d198a60, L_000001d34d198a60;
LS_000001d34d1982e0_0_20 .concat [ 1 1 1 1], L_000001d34d198a60, L_000001d34d198a60, L_000001d34d198a60, L_000001d34d198a60;
LS_000001d34d1982e0_0_24 .concat [ 1 1 1 1], L_000001d34d198a60, L_000001d34d198a60, L_000001d34d198a60, L_000001d34d198a60;
LS_000001d34d1982e0_0_28 .concat [ 1 1 1 1], L_000001d34d198a60, L_000001d34d198a60, L_000001d34d198a60, L_000001d34d198a60;
LS_000001d34d1982e0_1_0 .concat [ 4 4 4 4], LS_000001d34d1982e0_0_0, LS_000001d34d1982e0_0_4, LS_000001d34d1982e0_0_8, LS_000001d34d1982e0_0_12;
LS_000001d34d1982e0_1_4 .concat [ 4 4 4 4], LS_000001d34d1982e0_0_16, LS_000001d34d1982e0_0_20, LS_000001d34d1982e0_0_24, LS_000001d34d1982e0_0_28;
L_000001d34d1982e0 .concat [ 16 16 0 0], LS_000001d34d1982e0_1_0, LS_000001d34d1982e0_1_4;
L_000001d34d199f00 .concat [ 16 32 0 0], L_000001d34d198600, L_000001d34d1982e0;
L_000001d34d198060 .arith/sum 48, L_000001d34d1996e0, L_000001d34d199f00;
L_000001d34d198100 .functor MUXZ 48, L_000001d34d198060, L_000001d34d198420, L_000001d34d19a460, C4<>;
L_000001d34d198380 .functor MUXZ 48, L_000001d34d198100, L_000001d34d198920, L_000001d34d19ab60, C4<>;
L_000001d34d1984c0 .part L_000001d34d198380, 0, 32;
L_000001d34d198ce0 .cmp/eq 2, v000001d34d18a190_0, L_000001d34d19b620;
L_000001d34d198d80 .cmp/eq 2, v000001d34d18a190_0, L_000001d34d19b668;
L_000001d34d1f6c30 .cmp/eq 2, v000001d34d18a190_0, L_000001d34d19b6b0;
L_000001d34d1f69b0 .functor MUXZ 32, L_000001d34d19b740, L_000001d34d19b6f8, L_000001d34d1f6c30, C4<>;
L_000001d34d1f65f0 .functor MUXZ 32, L_000001d34d1f69b0, L_000001d34d1984c0, L_000001d34d198d80, C4<>;
L_000001d34d1f5bf0 .functor MUXZ 32, L_000001d34d1f65f0, L_000001d34d198b00, L_000001d34d198ce0, C4<>;
L_000001d34d1f6370 .functor MUXZ 32, L_000001d34d19ac40, L_000001d34d19b7d0, L_000001d34d19a230, C4<>;
L_000001d34d1f6cd0 .cmp/eq 6, L_000001d34d1993c0, L_000001d34d19b8a8;
L_000001d34d1f5d30 .cmp/eq 6, L_000001d34d1993c0, L_000001d34d19b8f0;
L_000001d34d1f5830 .cmp/eq 6, L_000001d34d1993c0, L_000001d34d19b938;
L_000001d34d1f5f10 .concat [ 16 16 0 0], L_000001d34d198600, L_000001d34d19b980;
L_000001d34d1f6730 .part L_000001d34d198600, 15, 1;
LS_000001d34d1f64b0_0_0 .concat [ 1 1 1 1], L_000001d34d1f6730, L_000001d34d1f6730, L_000001d34d1f6730, L_000001d34d1f6730;
LS_000001d34d1f64b0_0_4 .concat [ 1 1 1 1], L_000001d34d1f6730, L_000001d34d1f6730, L_000001d34d1f6730, L_000001d34d1f6730;
LS_000001d34d1f64b0_0_8 .concat [ 1 1 1 1], L_000001d34d1f6730, L_000001d34d1f6730, L_000001d34d1f6730, L_000001d34d1f6730;
LS_000001d34d1f64b0_0_12 .concat [ 1 1 1 1], L_000001d34d1f6730, L_000001d34d1f6730, L_000001d34d1f6730, L_000001d34d1f6730;
L_000001d34d1f64b0 .concat [ 4 4 4 4], LS_000001d34d1f64b0_0_0, LS_000001d34d1f64b0_0_4, LS_000001d34d1f64b0_0_8, LS_000001d34d1f64b0_0_12;
L_000001d34d1f5970 .concat [ 16 16 0 0], L_000001d34d198600, L_000001d34d1f64b0;
L_000001d34d1f51f0 .functor MUXZ 32, L_000001d34d1f5970, L_000001d34d1f5f10, L_000001d34d19a5b0, C4<>;
L_000001d34d1f6e10 .concat [ 6 26 0 0], L_000001d34d1993c0, L_000001d34d19b9c8;
L_000001d34d1f5330 .cmp/eq 32, L_000001d34d1f6e10, L_000001d34d19ba10;
L_000001d34d1f6190 .cmp/eq 6, L_000001d34d199960, L_000001d34d19ba58;
L_000001d34d1f6230 .cmp/eq 6, L_000001d34d199960, L_000001d34d19baa0;
L_000001d34d1f5a10 .cmp/eq 6, L_000001d34d1993c0, L_000001d34d19bae8;
L_000001d34d1f5650 .functor MUXZ 32, L_000001d34d1f51f0, L_000001d34d19bb30, L_000001d34d1f5a10, C4<>;
L_000001d34d1f5fb0 .functor MUXZ 32, L_000001d34d1f5650, L_000001d34d199dc0, L_000001d34d19ae70, C4<>;
L_000001d34d1f6410 .concat [ 6 26 0 0], L_000001d34d1993c0, L_000001d34d19bb78;
L_000001d34d1f5ab0 .cmp/eq 32, L_000001d34d1f6410, L_000001d34d19bbc0;
L_000001d34d1f5dd0 .cmp/eq 6, L_000001d34d199960, L_000001d34d19bc08;
L_000001d34d1f6910 .cmp/eq 6, L_000001d34d199960, L_000001d34d19bc50;
L_000001d34d1f6f50 .cmp/eq 6, L_000001d34d1993c0, L_000001d34d19bc98;
L_000001d34d1f6a50 .functor MUXZ 32, L_000001d34d19a930, v000001d34d14cc70_0, L_000001d34d1f6f50, C4<>;
L_000001d34d1f5e70 .functor MUXZ 32, L_000001d34d1f6a50, L_000001d34d19ad90, L_000001d34d19a310, C4<>;
S_000001d34d0b4250 .scope module, "ALUMux" "mux2x1" 3 83, 5 1 0, S_000001d34d0b40c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001d34d127580 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001d34d19a770 .functor NOT 1, v000001d34d116b90_0, C4<0>, C4<0>, C4<0>;
v000001d34d118670_0 .net *"_ivl_0", 0 0, L_000001d34d19a770;  1 drivers
v000001d34d117a90_0 .net "in1", 31 0, L_000001d34d19ad90;  alias, 1 drivers
v000001d34d118a30_0 .net "in2", 31 0, L_000001d34d1f5fb0;  alias, 1 drivers
v000001d34d116ff0_0 .net "out", 31 0, L_000001d34d1f6eb0;  alias, 1 drivers
v000001d34d116eb0_0 .net "s", 0 0, v000001d34d116b90_0;  alias, 1 drivers
L_000001d34d1f6eb0 .functor MUXZ 32, L_000001d34d1f5fb0, L_000001d34d19ad90, L_000001d34d19a770, C4<>;
S_000001d34d0629c0 .scope module, "CU" "controlUnit" 3 68, 6 1 0, S_000001d34d0b40c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001d34d1880a0 .param/l "RType" 0 4 2, C4<000000>;
P_000001d34d1880d8 .param/l "add" 0 4 5, C4<100000>;
P_000001d34d188110 .param/l "addi" 0 4 8, C4<001000>;
P_000001d34d188148 .param/l "addu" 0 4 5, C4<100001>;
P_000001d34d188180 .param/l "and_" 0 4 5, C4<100100>;
P_000001d34d1881b8 .param/l "andi" 0 4 8, C4<001100>;
P_000001d34d1881f0 .param/l "beq" 0 4 10, C4<000100>;
P_000001d34d188228 .param/l "bne" 0 4 10, C4<000101>;
P_000001d34d188260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001d34d188298 .param/l "j" 0 4 12, C4<000010>;
P_000001d34d1882d0 .param/l "jal" 0 4 12, C4<000011>;
P_000001d34d188308 .param/l "jr" 0 4 6, C4<001000>;
P_000001d34d188340 .param/l "lw" 0 4 8, C4<100011>;
P_000001d34d188378 .param/l "nor_" 0 4 5, C4<100111>;
P_000001d34d1883b0 .param/l "or_" 0 4 5, C4<100101>;
P_000001d34d1883e8 .param/l "ori" 0 4 8, C4<001101>;
P_000001d34d188420 .param/l "sgt" 0 4 6, C4<101011>;
P_000001d34d188458 .param/l "sll" 0 4 6, C4<000000>;
P_000001d34d188490 .param/l "slt" 0 4 5, C4<101010>;
P_000001d34d1884c8 .param/l "slti" 0 4 8, C4<101010>;
P_000001d34d188500 .param/l "srl" 0 4 6, C4<000010>;
P_000001d34d188538 .param/l "sub" 0 4 5, C4<100010>;
P_000001d34d188570 .param/l "subu" 0 4 5, C4<100011>;
P_000001d34d1885a8 .param/l "sw" 0 4 8, C4<101011>;
P_000001d34d1885e0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001d34d188618 .param/l "xori" 0 4 8, C4<001110>;
v000001d34d1180d0_0 .var "ALUOp", 3 0;
v000001d34d116b90_0 .var "ALUSrc", 0 0;
v000001d34d117b30_0 .var "MemReadEn", 0 0;
v000001d34d116c30_0 .var "MemWriteEn", 0 0;
v000001d34d117bd0_0 .var "MemtoReg", 0 0;
v000001d34d117e50_0 .var "RegDst", 0 0;
v000001d34d117ef0_0 .var "RegWriteEn", 0 0;
v000001d34d118210_0 .net "funct", 5 0, L_000001d34d199960;  alias, 1 drivers
v000001d34d117f90_0 .var "hlt", 0 0;
v000001d34d118030_0 .net "opcode", 5 0, L_000001d34d1993c0;  alias, 1 drivers
v000001d34d118850_0 .net "rst", 0 0, v000001d34d199a00_0;  alias, 1 drivers
E_000001d34d1279c0 .event anyedge, v000001d34d118850_0, v000001d34d118030_0, v000001d34d118210_0;
S_000001d34d062b50 .scope module, "InstMem" "IM" 3 64, 7 1 0, S_000001d34d0b40c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001d34d126f00 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001d34d19ac40 .functor BUFZ 32, L_000001d34d1f53d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d34d118170_0 .net "Data_Out", 31 0, L_000001d34d19ac40;  alias, 1 drivers
v000001d34d116cd0 .array "InstMem", 0 1023, 31 0;
v000001d34d116d70_0 .net *"_ivl_0", 31 0, L_000001d34d1f53d0;  1 drivers
v000001d34d116f50_0 .net *"_ivl_3", 9 0, L_000001d34d1f58d0;  1 drivers
v000001d34d117090_0 .net *"_ivl_4", 11 0, L_000001d34d1f5b50;  1 drivers
L_000001d34d19b788 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d34d0f5e80_0 .net *"_ivl_7", 1 0, L_000001d34d19b788;  1 drivers
v000001d34d0f67e0_0 .net "addr", 31 0, v000001d34d14cc70_0;  alias, 1 drivers
v000001d34d188f70_0 .var/i "i", 31 0;
L_000001d34d1f53d0 .array/port v000001d34d116cd0, L_000001d34d1f5b50;
L_000001d34d1f58d0 .part v000001d34d14cc70_0, 0, 10;
L_000001d34d1f5b50 .concat [ 10 2 0 0], L_000001d34d1f58d0, L_000001d34d19b788;
S_000001d34d0b1760 .scope module, "RF" "registerFile" 3 74, 8 1 0, S_000001d34d0b40c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001d34d19a930 .functor BUFZ 32, L_000001d34d1f5c90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d34d19ad90 .functor BUFZ 32, L_000001d34d1f6870, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d34d188c50_0 .net *"_ivl_0", 31 0, L_000001d34d1f5c90;  1 drivers
v000001d34d189dd0_0 .net *"_ivl_10", 6 0, L_000001d34d1f6af0;  1 drivers
L_000001d34d19b860 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d34d1886b0_0 .net *"_ivl_13", 1 0, L_000001d34d19b860;  1 drivers
v000001d34d1895b0_0 .net *"_ivl_2", 6 0, L_000001d34d1f6d70;  1 drivers
L_000001d34d19b818 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d34d188a70_0 .net *"_ivl_5", 1 0, L_000001d34d19b818;  1 drivers
v000001d34d188bb0_0 .net *"_ivl_8", 31 0, L_000001d34d1f6870;  1 drivers
v000001d34d189830_0 .net "clk", 0 0, L_000001d34d19a9a0;  alias, 1 drivers
v000001d34d18a410_0 .var/i "i", 31 0;
v000001d34d1890b0_0 .net "readData1", 31 0, L_000001d34d19a930;  alias, 1 drivers
v000001d34d188750_0 .net "readData2", 31 0, L_000001d34d19ad90;  alias, 1 drivers
v000001d34d189a10_0 .net "readRegister1", 4 0, L_000001d34d199820;  alias, 1 drivers
v000001d34d1891f0_0 .net "readRegister2", 4 0, L_000001d34d198ec0;  alias, 1 drivers
v000001d34d1887f0 .array "registers", 31 0, 31 0;
v000001d34d189c90_0 .net "rst", 0 0, v000001d34d199a00_0;  alias, 1 drivers
v000001d34d18a0f0_0 .net "we", 0 0, v000001d34d117ef0_0;  alias, 1 drivers
v000001d34d1893d0_0 .net "writeData", 31 0, L_000001d34d1f56f0;  alias, 1 drivers
v000001d34d189150_0 .net "writeRegister", 4 0, L_000001d34d1f5290;  alias, 1 drivers
E_000001d34d1270c0/0 .event negedge, v000001d34d118850_0;
E_000001d34d1270c0/1 .event posedge, v000001d34d189830_0;
E_000001d34d1270c0 .event/or E_000001d34d1270c0/0, E_000001d34d1270c0/1;
L_000001d34d1f5c90 .array/port v000001d34d1887f0, L_000001d34d1f6d70;
L_000001d34d1f6d70 .concat [ 5 2 0 0], L_000001d34d199820, L_000001d34d19b818;
L_000001d34d1f6870 .array/port v000001d34d1887f0, L_000001d34d1f6af0;
L_000001d34d1f6af0 .concat [ 5 2 0 0], L_000001d34d198ec0, L_000001d34d19b860;
S_000001d34d0b18f0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001d34d0b1760;
 .timescale 0 0;
v000001d34d189010_0 .var/i "i", 31 0;
S_000001d34d09d9e0 .scope module, "RFMux" "mux2x1" 3 72, 5 1 0, S_000001d34d0b40c0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001d34d127b40 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001d34d19a4d0 .functor NOT 1, v000001d34d117e50_0, C4<0>, C4<0>, C4<0>;
v000001d34d18a4b0_0 .net *"_ivl_0", 0 0, L_000001d34d19a4d0;  1 drivers
v000001d34d189b50_0 .net "in1", 4 0, L_000001d34d198ec0;  alias, 1 drivers
v000001d34d188d90_0 .net "in2", 4 0, L_000001d34d1981a0;  alias, 1 drivers
v000001d34d188b10_0 .net "out", 4 0, L_000001d34d1f5290;  alias, 1 drivers
v000001d34d18a550_0 .net "s", 0 0, v000001d34d117e50_0;  alias, 1 drivers
L_000001d34d1f5290 .functor MUXZ 5, L_000001d34d1981a0, L_000001d34d198ec0, L_000001d34d19a4d0, C4<>;
S_000001d34d09db70 .scope module, "WBMux" "mux2x1" 3 94, 5 1 0, S_000001d34d0b40c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001d34d127440 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001d34d19a690 .functor NOT 1, v000001d34d117bd0_0, C4<0>, C4<0>, C4<0>;
v000001d34d18a2d0_0 .net *"_ivl_0", 0 0, L_000001d34d19a690;  1 drivers
v000001d34d189290_0 .net "in1", 31 0, v000001d34d188cf0_0;  alias, 1 drivers
v000001d34d189bf0_0 .net "in2", 31 0, v000001d34d18a230_0;  alias, 1 drivers
v000001d34d188890_0 .net "out", 31 0, L_000001d34d1f56f0;  alias, 1 drivers
v000001d34d189330_0 .net "s", 0 0, v000001d34d117bd0_0;  alias, 1 drivers
L_000001d34d1f56f0 .functor MUXZ 32, v000001d34d18a230_0, v000001d34d188cf0_0, L_000001d34d19a690, C4<>;
S_000001d34d0e5dd0 .scope module, "alu" "ALU" 3 88, 9 1 0, S_000001d34d0b40c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001d34d0e5f60 .param/l "ADD" 0 9 12, C4<0000>;
P_000001d34d0e5f98 .param/l "AND" 0 9 12, C4<0010>;
P_000001d34d0e5fd0 .param/l "NOR" 0 9 12, C4<0101>;
P_000001d34d0e6008 .param/l "OR" 0 9 12, C4<0011>;
P_000001d34d0e6040 .param/l "SGT" 0 9 12, C4<0111>;
P_000001d34d0e6078 .param/l "SLL" 0 9 12, C4<1000>;
P_000001d34d0e60b0 .param/l "SLT" 0 9 12, C4<0110>;
P_000001d34d0e60e8 .param/l "SRL" 0 9 12, C4<1001>;
P_000001d34d0e6120 .param/l "SUB" 0 9 12, C4<0001>;
P_000001d34d0e6158 .param/l "XOR" 0 9 12, C4<0100>;
P_000001d34d0e6190 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001d34d0e61c8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001d34d19bce0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d34d189650_0 .net/2u *"_ivl_0", 31 0, L_000001d34d19bce0;  1 drivers
v000001d34d189ab0_0 .net "opSel", 3 0, v000001d34d1180d0_0;  alias, 1 drivers
v000001d34d189790_0 .net "operand1", 31 0, L_000001d34d1f5e70;  alias, 1 drivers
v000001d34d189470_0 .net "operand2", 31 0, L_000001d34d1f6eb0;  alias, 1 drivers
v000001d34d188cf0_0 .var "result", 31 0;
v000001d34d188930_0 .net "zero", 0 0, L_000001d34d1f5470;  alias, 1 drivers
E_000001d34d126f40 .event anyedge, v000001d34d1180d0_0, v000001d34d189790_0, v000001d34d116ff0_0;
L_000001d34d1f5470 .cmp/eq 32, v000001d34d188cf0_0, L_000001d34d19bce0;
S_000001d34d0cf7f0 .scope module, "branchcontroller" "BranchController" 3 44, 10 1 0, S_000001d34d0b40c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000001d34d18a670 .param/l "RType" 0 4 2, C4<000000>;
P_000001d34d18a6a8 .param/l "add" 0 4 5, C4<100000>;
P_000001d34d18a6e0 .param/l "addi" 0 4 8, C4<001000>;
P_000001d34d18a718 .param/l "addu" 0 4 5, C4<100001>;
P_000001d34d18a750 .param/l "and_" 0 4 5, C4<100100>;
P_000001d34d18a788 .param/l "andi" 0 4 8, C4<001100>;
P_000001d34d18a7c0 .param/l "beq" 0 4 10, C4<000100>;
P_000001d34d18a7f8 .param/l "bne" 0 4 10, C4<000101>;
P_000001d34d18a830 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001d34d18a868 .param/l "j" 0 4 12, C4<000010>;
P_000001d34d18a8a0 .param/l "jal" 0 4 12, C4<000011>;
P_000001d34d18a8d8 .param/l "jr" 0 4 6, C4<001000>;
P_000001d34d18a910 .param/l "lw" 0 4 8, C4<100011>;
P_000001d34d18a948 .param/l "nor_" 0 4 5, C4<100111>;
P_000001d34d18a980 .param/l "or_" 0 4 5, C4<100101>;
P_000001d34d18a9b8 .param/l "ori" 0 4 8, C4<001101>;
P_000001d34d18a9f0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001d34d18aa28 .param/l "sll" 0 4 6, C4<000000>;
P_000001d34d18aa60 .param/l "slt" 0 4 5, C4<101010>;
P_000001d34d18aa98 .param/l "slti" 0 4 8, C4<101010>;
P_000001d34d18aad0 .param/l "srl" 0 4 6, C4<000010>;
P_000001d34d18ab08 .param/l "sub" 0 4 5, C4<100010>;
P_000001d34d18ab40 .param/l "subu" 0 4 5, C4<100011>;
P_000001d34d18ab78 .param/l "sw" 0 4 8, C4<101011>;
P_000001d34d18abb0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001d34d18abe8 .param/l "xori" 0 4 8, C4<001110>;
v000001d34d18a190_0 .var "PCsrc", 1 0;
v000001d34d1889d0_0 .net "excep_flag", 0 0, o000001d34d151048;  alias, 0 drivers
v000001d34d189510_0 .net "funct", 5 0, L_000001d34d199960;  alias, 1 drivers
v000001d34d1896f0_0 .net "opcode", 5 0, L_000001d34d1993c0;  alias, 1 drivers
v000001d34d188e30_0 .net "operand1", 31 0, L_000001d34d19a930;  alias, 1 drivers
v000001d34d188ed0_0 .net "operand2", 31 0, L_000001d34d1f6eb0;  alias, 1 drivers
v000001d34d1898d0_0 .net "rst", 0 0, v000001d34d199a00_0;  alias, 1 drivers
E_000001d34d126cc0/0 .event anyedge, v000001d34d118850_0, v000001d34d1889d0_0, v000001d34d118030_0, v000001d34d1890b0_0;
E_000001d34d126cc0/1 .event anyedge, v000001d34d116ff0_0, v000001d34d118210_0;
E_000001d34d126cc0 .event/or E_000001d34d126cc0/0, E_000001d34d126cc0/1;
S_000001d34d0cf980 .scope module, "dataMem" "DM" 3 92, 11 1 0, S_000001d34d0b40c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001d34d189970 .array "DataMem", 0 1023, 31 0;
v000001d34d189f10_0 .net "address", 31 0, v000001d34d188cf0_0;  alias, 1 drivers
v000001d34d189d30_0 .net "clock", 0 0, L_000001d34d19a380;  1 drivers
v000001d34d189fb0_0 .net "data", 31 0, L_000001d34d19ad90;  alias, 1 drivers
v000001d34d18a050_0 .var/i "i", 31 0;
v000001d34d18a230_0 .var "q", 31 0;
v000001d34d18a370_0 .net "rden", 0 0, v000001d34d117b30_0;  alias, 1 drivers
v000001d34d14c3b0_0 .net "wren", 0 0, v000001d34d116c30_0;  alias, 1 drivers
E_000001d34d127040 .event posedge, v000001d34d189d30_0;
S_000001d34d18ac30 .scope module, "pc" "programCounter" 3 61, 12 1 0, S_000001d34d0b40c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001d34d127b80 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001d34d14c1d0_0 .net "PCin", 31 0, L_000001d34d1f5bf0;  alias, 1 drivers
v000001d34d14cc70_0 .var "PCout", 31 0;
v000001d34d14d990_0 .net "clk", 0 0, L_000001d34d19a9a0;  alias, 1 drivers
v000001d34d14c590_0 .net "rst", 0 0, v000001d34d199a00_0;  alias, 1 drivers
    .scope S_000001d34d0cf7f0;
T_0 ;
    %wait E_000001d34d126cc0;
    %load/vec4 v000001d34d1898d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d34d18a190_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d34d1889d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001d34d18a190_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001d34d1896f0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000001d34d188e30_0;
    %load/vec4 v000001d34d188ed0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000001d34d1896f0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000001d34d188e30_0;
    %load/vec4 v000001d34d188ed0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000001d34d1896f0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000001d34d1896f0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000001d34d1896f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v000001d34d189510_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001d34d18a190_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d34d18a190_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001d34d18ac30;
T_1 ;
    %wait E_000001d34d1270c0;
    %load/vec4 v000001d34d14c590_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001d34d14cc70_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001d34d14c1d0_0;
    %assign/vec4 v000001d34d14cc70_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001d34d062b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d34d188f70_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001d34d188f70_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d34d188f70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34d116cd0, 0, 4;
    %load/vec4 v000001d34d188f70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d34d188f70_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936448, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34d116cd0, 0, 4;
    %pushi/vec4 537001995, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34d116cd0, 0, 4;
    %pushi/vec4 537067527, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34d116cd0, 0, 4;
    %pushi/vec4 4274218, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34d116cd0, 0, 4;
    %pushi/vec4 336003086, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34d116cd0, 0, 4;
    %pushi/vec4 4268064, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34d116cd0, 0, 4;
    %pushi/vec4 272450, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34d116cd0, 0, 4;
    %pushi/vec4 2359689216, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34d116cd0, 0, 4;
    %pushi/vec4 275120136, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34d116cd0, 0, 4;
    %pushi/vec4 12791850, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34d116cd0, 0, 4;
    %pushi/vec4 281018370, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34d116cd0, 0, 4;
    %pushi/vec4 134217742, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34d116cd0, 0, 4;
    %pushi/vec4 547553279, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34d116cd0, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34d116cd0, 0, 4;
    %pushi/vec4 547422209, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34d116cd0, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34d116cd0, 0, 4;
    %pushi/vec4 344096, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34d116cd0, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34d116cd0, 0, 4;
    %pushi/vec4 537460735, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34d116cd0, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34d116cd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34d116cd0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34d116cd0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34d116cd0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34d116cd0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34d116cd0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001d34d0629c0;
T_3 ;
    %wait E_000001d34d1279c0;
    %load/vec4 v000001d34d118850_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001d34d117f90_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001d34d1180d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d34d116b90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d34d117ef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d34d116c30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d34d117bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d34d117b30_0, 0;
    %assign/vec4 v000001d34d117e50_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001d34d117f90_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001d34d1180d0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001d34d116b90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d34d117ef0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d34d116c30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d34d117bd0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d34d117b30_0, 0, 1;
    %store/vec4 v000001d34d117e50_0, 0, 1;
    %load/vec4 v000001d34d118030_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d34d117f90_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d34d117e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d34d117ef0_0, 0;
    %load/vec4 v000001d34d118210_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d34d1180d0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d34d1180d0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d34d1180d0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d34d1180d0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001d34d1180d0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001d34d1180d0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001d34d1180d0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001d34d1180d0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001d34d1180d0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001d34d1180d0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d34d116b90_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001d34d1180d0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d34d116b90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001d34d1180d0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d34d1180d0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d34d117ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d34d117e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d34d116b90_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d34d117ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d34d117e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d34d116b90_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001d34d1180d0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d34d117ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d34d116b90_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001d34d1180d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d34d117ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d34d116b90_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001d34d1180d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d34d117ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d34d116b90_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001d34d1180d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d34d117ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d34d116b90_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d34d117b30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d34d117ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d34d116b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d34d117bd0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d34d116c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d34d116b90_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d34d1180d0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d34d1180d0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001d34d0b1760;
T_4 ;
    %wait E_000001d34d1270c0;
    %fork t_1, S_000001d34d0b18f0;
    %jmp t_0;
    .scope S_000001d34d0b18f0;
t_1 ;
    %load/vec4 v000001d34d189c90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d34d189010_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001d34d189010_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d34d189010_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34d1887f0, 0, 4;
    %load/vec4 v000001d34d189010_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d34d189010_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001d34d18a0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001d34d1893d0_0;
    %load/vec4 v000001d34d189150_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34d1887f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34d1887f0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001d34d0b1760;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001d34d0b1760;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d34d18a410_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001d34d18a410_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001d34d18a410_0;
    %ix/getv/s 4, v000001d34d18a410_0;
    %load/vec4a v000001d34d1887f0, 4;
    %ix/getv/s 4, v000001d34d18a410_0;
    %load/vec4a v000001d34d1887f0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001d34d18a410_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d34d18a410_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001d34d0e5dd0;
T_6 ;
    %wait E_000001d34d126f40;
    %load/vec4 v000001d34d189ab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001d34d188cf0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001d34d189790_0;
    %load/vec4 v000001d34d189470_0;
    %add;
    %assign/vec4 v000001d34d188cf0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001d34d189790_0;
    %load/vec4 v000001d34d189470_0;
    %sub;
    %assign/vec4 v000001d34d188cf0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001d34d189790_0;
    %load/vec4 v000001d34d189470_0;
    %and;
    %assign/vec4 v000001d34d188cf0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001d34d189790_0;
    %load/vec4 v000001d34d189470_0;
    %or;
    %assign/vec4 v000001d34d188cf0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001d34d189790_0;
    %load/vec4 v000001d34d189470_0;
    %xor;
    %assign/vec4 v000001d34d188cf0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001d34d189790_0;
    %load/vec4 v000001d34d189470_0;
    %or;
    %inv;
    %assign/vec4 v000001d34d188cf0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001d34d189790_0;
    %load/vec4 v000001d34d189470_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001d34d188cf0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001d34d189470_0;
    %load/vec4 v000001d34d189790_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001d34d188cf0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001d34d189790_0;
    %ix/getv 4, v000001d34d189470_0;
    %shiftl 4;
    %assign/vec4 v000001d34d188cf0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001d34d189790_0;
    %ix/getv 4, v000001d34d189470_0;
    %shiftr 4;
    %assign/vec4 v000001d34d188cf0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001d34d0cf980;
T_7 ;
    %wait E_000001d34d127040;
    %load/vec4 v000001d34d18a370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001d34d189f10_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001d34d189970, 4;
    %assign/vec4 v000001d34d18a230_0, 0;
T_7.0 ;
    %load/vec4 v000001d34d14c3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001d34d189fb0_0;
    %ix/getv 3, v000001d34d189f10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34d189970, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001d34d0cf980;
T_8 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34d189970, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34d189970, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34d189970, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34d189970, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34d189970, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34d189970, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34d189970, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34d189970, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34d189970, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34d189970, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34d189970, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d34d189970, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001d34d0cf980;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 41 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d34d18a050_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001d34d18a050_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001d34d18a050_0;
    %load/vec4a v000001d34d189970, 4;
    %vpi_call 11 43 "$display", "Mem[%d] = %d", &PV<v000001d34d18a050_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001d34d18a050_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d34d18a050_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001d34d0b40c0;
T_10 ;
    %wait E_000001d34d1270c0;
    %load/vec4 v000001d34d196d00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d34d195cc0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001d34d195cc0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001d34d195cc0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001d34d114290;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d34d1991e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d34d199a00_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001d34d114290;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001d34d1991e0_0;
    %inv;
    %assign/vec4 v000001d34d1991e0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001d34d114290;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./BinarySearch/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d34d199a00_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d34d199a00_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001d34d1986a0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
