Timing Violation Report Min Delay Analysis

SmartTime Version v12.2
Microsemi Corporation - Microsemi Libero Software Release v12.2 (Version 12.700.0.21)
Date: Sat Nov  9 08:42:52 2019


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 1.0185 - 1.0815 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Operating Conditions: fast_hv_lt
Scenario for Timing Analysis: timing_analysis


Path 1
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/data_r1[87]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/data_r2[87]:D
  Delay (ns):              0.175
  Slack (ns):              0.032
  Arrival (ns):            3.792
  Required (ns):           3.760

Path 2
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][265]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[201]:D
  Delay (ns):              0.174
  Slack (ns):              0.036
  Arrival (ns):            7.998
  Required (ns):           7.962

Path 3
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][133]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[173]:D
  Delay (ns):              0.179
  Slack (ns):              0.041
  Arrival (ns):            8.003
  Required (ns):           7.962

Path 4
  From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[5]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[5]:D
  Delay (ns):              0.180
  Slack (ns):              0.043
  Arrival (ns):            7.989
  Required (ns):           7.946

Path 5
  From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[4]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[4]:D
  Delay (ns):              0.183
  Slack (ns):              0.046
  Arrival (ns):            7.992
  Required (ns):           7.946

Path 6
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/data_shifter_gen[28].data_shifter[28][0]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/data_shifter_gen[27].data_shifter[27][0]:D
  Delay (ns):              0.188
  Slack (ns):              0.046
  Arrival (ns):            3.811
  Required (ns):           3.765

Path 7
  From: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/araddr_o[23]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/holdDat[54]:D
  Delay (ns):              0.189
  Slack (ns):              0.048
  Arrival (ns):            7.994
  Required (ns):           7.946

Path 8
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/gen_dc_level.wr_addr[4]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_54/din_gray_r[4]:D
  Delay (ns):              0.191
  Slack (ns):              0.048
  Arrival (ns):            3.808
  Required (ns):           3.760

Path 9
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_543/MSC_i_546/data_r1[0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_543/MSC_i_546/data_r2[0]:D
  Delay (ns):              0.189
  Slack (ns):              0.049
  Arrival (ns):            8.014
  Required (ns):           7.965

Path 10
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/rowaddr_act[12]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_374/line[12]:D
  Delay (ns):              0.170
  Slack (ns):              0.052
  Arrival (ns):            8.000
  Required (ns):           7.948

Path 11
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[29]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[29]:D
  Delay (ns):              0.191
  Slack (ns):              0.054
  Arrival (ns):            8.004
  Required (ns):           7.950

Path 12
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_53/d2[94]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/l_req_tag_int[47]:D
  Delay (ns):              0.206
  Slack (ns):              0.058
  Arrival (ns):            3.822
  Required (ns):           3.764

Path 13
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg1[73]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[73]:D
  Delay (ns):              0.167
  Slack (ns):              0.061
  Arrival (ns):            3.798
  Required (ns):           3.737

Path 14
  From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[11]:CLK
  To:   PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:D
  Delay (ns):              0.130
  Slack (ns):              0.062
  Arrival (ns):            3.733
  Required (ns):           3.671

Path 15
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/MSC_i_123/MSC_i_134/s0:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/MSC_i_123/MSC_i_134/s1:D
  Delay (ns):              0.130
  Slack (ns):              0.062
  Arrival (ns):            3.738
  Required (ns):           3.676

Path 16
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_380/data_shifter_gen[34].data_shifter[34][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_380/data_shifter_gen[33].data_shifter[33][0]:D
  Delay (ns):              0.130
  Slack (ns):              0.062
  Arrival (ns):            7.950
  Required (ns):           7.888

Path 17
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[16]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[2][0]:D
  Delay (ns):              0.130
  Slack (ns):              0.063
  Arrival (ns):            7.939
  Required (ns):           7.876

Path 18
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_198/lat_n0.resettable.data_shifter_1_[116]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_198/lat_n0.resettable.data_shifter_2_[116]:D
  Delay (ns):              0.131
  Slack (ns):              0.063
  Arrival (ns):            3.755
  Required (ns):           3.692

Path 19
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_address_r2[2]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[2]:D
  Delay (ns):              0.131
  Slack (ns):              0.063
  Arrival (ns):            7.949
  Required (ns):           7.886

Path 20
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_bank_r2[3]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_BG_P0_OUT[1]:D
  Delay (ns):              0.131
  Slack (ns):              0.063
  Arrival (ns):            7.942
  Required (ns):           7.879

Path 21
  From: CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_RX/rx_shift[0]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_RX/rx_byte[0]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.948
  Required (ns):           7.884

Path 22
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[13]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[1][5]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.939
  Required (ns):           7.875

Path 23
  From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/u_cmd_flags/transition_detect/data_0[0]:CLK
  To:   PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/u_cmd_flags/transition_detect/data_1[0]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.756
  Required (ns):           3.692

Path 24
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_138/MSC_i_140/MSC_i_141/s0:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_138/MSC_i_140/MSC_i_141/s1:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.751
  Required (ns):           3.687

Path 25
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_198/lat_n0.resettable.data_shifter_2_[107]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_bank_r1[1]:D
  Delay (ns):              0.132
  Slack (ns):              0.064
  Arrival (ns):            3.753
  Required (ns):           3.689

Path 26
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/data_shifter_gen[13].data_shifter[13][1]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/data_shifter_gen[12].data_shifter[12][1]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.748
  Required (ns):           3.684

Path 27
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][11]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][12]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.770
  Required (ns):           3.706

Path 28
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_sh[6]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_sh[7]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.763
  Required (ns):           3.699

Path 29
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_380/data_shifter_gen[30].data_shifter[30][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_380/data_shifter_gen[29].data_shifter[29][0]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.951
  Required (ns):           7.887

Path 30
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_bank_r2[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_BANK_P0_OUT[0]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.942
  Required (ns):           7.878

Path 31
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][14]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][15]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            3.771
  Required (ns):           3.706

Path 32
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/data_shifter_gen[1].data_shifter[1][47]:CLK
  To:   PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[60]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            3.753
  Required (ns):           3.688

Path 33
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/awaddr_r1[24]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_cmd_wr_data[24]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            7.949
  Required (ns):           7.884

Path 34
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/repeat_first:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/force_last_wrap_cycle:D
  Delay (ns):              0.203
  Slack (ns):              0.065
  Arrival (ns):            8.018
  Required (ns):           7.953

Path 35
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_375/lat_n0.resettable.data_shifter_2_[49]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_odt_p0_r1[0]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            7.948
  Required (ns):           7.883

Path 36
  From: CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_RX/rx_shift[1]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_RX/rx_byte[1]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            7.950
  Required (ns):           7.884

Path 37
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_198/lat_n0.resettable.data_shifter_1_[113]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_198/lat_n0.resettable.data_shifter_2_[113]:D
  Delay (ns):              0.134
  Slack (ns):              0.066
  Arrival (ns):            3.758
  Required (ns):           3.692

Path 38
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][12]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][13]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.772
  Required (ns):           3.706

Path 39
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][3]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][4]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.768
  Required (ns):           3.702

Path 40
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/din_gray_r[4]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/MSC_i_123/MSC_i_128/s0:D
  Delay (ns):              0.172
  Slack (ns):              0.066
  Arrival (ns):            3.775
  Required (ns):           3.709

Path 41
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[2].uWrlvl/dq_in_reg[4]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[2].uWrlvl/dq_in_reg_2[4]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            7.946
  Required (ns):           7.880

Path 42
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/araddr_r1[12]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/rd_cmd_wr_data[12]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            7.927
  Required (ns):           7.861

Path 43
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/awaddr_r1[28]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_cmd_wr_data[28]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            7.951
  Required (ns):           7.885

Path 44
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[19].data_shifter[19][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[18].data_shifter[18][1]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            7.939
  Required (ns):           7.873

Path 45
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_ras_n_r2:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_RAS_N_P0_OUT:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            7.946
  Required (ns):           7.880

Path 46
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/data_shifter_gen[18].data_shifter[18][1]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/data_shifter_gen[17].data_shifter[17][1]:D
  Delay (ns):              0.132
  Slack (ns):              0.067
  Arrival (ns):            3.747
  Required (ns):           3.680

Path 47
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[32]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_data[32]:D
  Delay (ns):              0.132
  Slack (ns):              0.067
  Arrival (ns):            3.741
  Required (ns):           3.674

Path 48
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/direction_int[18]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DIRECTION[18]:D
  Delay (ns):              0.132
  Slack (ns):              0.067
  Arrival (ns):            7.936
  Required (ns):           7.869

Path 49
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[25]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[25]:D
  Delay (ns):              0.132
  Slack (ns):              0.067
  Arrival (ns):            7.944
  Required (ns):           7.877

Path 50
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[3]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[3]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            7.936
  Required (ns):           7.869

Path 51
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/araddr_r1[25]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/rd_cmd_wr_data[25]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            7.933
  Required (ns):           7.866

Path 52
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/awaddr_r1[11]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_cmd_wr_data[11]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            7.951
  Required (ns):           7.884

Path 53
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/awaddr_r1[30]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_cmd_wr_data[30]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            7.952
  Required (ns):           7.885

Path 54
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_data_packed[56]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_data_fifo_wr_data[56]:D
  Delay (ns):              0.132
  Slack (ns):              0.067
  Arrival (ns):            7.962
  Required (ns):           7.895

Path 55
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_375/lat_n0.resettable.data_shifter_0_[108]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_375/lat_n0.resettable.data_shifter_1_[108]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            7.943
  Required (ns):           7.876

Path 56
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_375/lat_n0.resettable.data_shifter_0_[118]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_375/lat_n0.resettable.data_shifter_1_[118]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            7.952
  Required (ns):           7.885

Path 57
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_375/lat_n0.resettable.data_shifter_1_[65]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_375/lat_n0.resettable.data_shifter_2_[65]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            7.949
  Required (ns):           7.882

Path 58
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_375/lat_n0.resettable.data_shifter_2_[119]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_address_r1[9]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            7.949
  Required (ns):           7.882

Path 59
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[16].data_shifter[16][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[15].data_shifter[15][1]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            7.941
  Required (ns):           7.874

Path 60
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_380/data_shifter_gen[38].data_shifter[38][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_380/data_shifter_gen[37].data_shifter[37][0]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            7.954
  Required (ns):           7.887

Path 61
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_556/hold_i_data[5]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_556/o_data[11]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            7.962
  Required (ns):           7.895

Path 62
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][136]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[197]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            7.953
  Required (ns):           7.886

Path 63
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_address_r2[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[0]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            7.953
  Required (ns):           7.886

Path 64
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_bank_r1[0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_bank_r2[0]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            7.946
  Required (ns):           7.879

Path 65
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_cas_n_r2:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_CAS_N_P0_OUT:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            7.948
  Required (ns):           7.881

Path 66
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdPtr_s1[2]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdPtr_s2[2]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.952
  Required (ns):           7.884

Path 67
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[0]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[0][0]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.944
  Required (ns):           7.876

Path 68
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/rd_cmd_sh[1]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/rd_cmd_sh[2]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.756
  Required (ns):           3.688

Path 69
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[31]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[31]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.935
  Required (ns):           7.867

Path 70
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/cmd_fifo_wr_data_reg3[96]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/cmd_fifo_wr_data_reg4[96]:D
  Delay (ns):              0.132
  Slack (ns):              0.068
  Arrival (ns):            7.940
  Required (ns):           7.872

Path 71
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_375/lat_n0.resettable.data_shifter_1_[107]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_375/lat_n0.resettable.data_shifter_2_[107]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.948
  Required (ns):           7.880

Path 72
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[30].data_shifter[30][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[29].data_shifter[29][0]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.947
  Required (ns):           7.879

Path 73
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_556/MSC_i_560/MSC_i_562/s0:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_556/MSC_i_560/MSC_i_562/s1:D
  Delay (ns):              0.136
  Slack (ns):              0.068
  Arrival (ns):            7.963
  Required (ns):           7.895

Path 74
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][60]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[103]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.952
  Required (ns):           7.884

Path 75
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_act_n_r1:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ACT_N_P3_OUT:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.945
  Required (ns):           7.877

Path 76
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_act_n_r2:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ACT_N_P0_OUT:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.945
  Required (ns):           7.877

Path 77
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/dfi_rddata_postdbi_r[186]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/l_rd_data_to_mp_r[186]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.961
  Required (ns):           7.893

Path 78
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrPtr_s1[2]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrPtr_s2[2]:D
  Delay (ns):              0.135
  Slack (ns):              0.069
  Arrival (ns):            7.934
  Required (ns):           7.865

Path 79
  From: CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_RX/rx_shift[4]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_RX/rx_byte[4]:D
  Delay (ns):              0.137
  Slack (ns):              0.069
  Arrival (ns):            7.954
  Required (ns):           7.885

Path 80
  From: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/araddr_o[4]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/holdDat[35]:D
  Delay (ns):              0.214
  Slack (ns):              0.069
  Arrival (ns):            8.015
  Required (ns):           7.946

Path 81
  From: CoreDMA_IO_CTRL_0/axi4dma_init_0/awaddr_reg[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[31]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            7.949
  Required (ns):           7.880

Path 82
  From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[16]:CLK
  To:   PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.739
  Required (ns):           3.670

Path 83
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/rf_req_d:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/rf_req_d2:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            3.764
  Required (ns):           3.695

Path 84
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/gen_dc_level.logic_wr_reset:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_62/s0:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            3.765
  Required (ns):           3.696

Path 85
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/din_gray_r[1]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/MSC_i_91/MSC_i_99/s0:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            3.767
  Required (ns):           3.698

Path 86
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[11]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[11]:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            3.759
  Required (ns):           3.690

Path 87
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_fifo_rd_data_reg[32]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[96]:D
  Delay (ns):              0.214
  Slack (ns):              0.069
  Arrival (ns):            3.824
  Required (ns):           3.755

Path 88
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_fifo_rd_data_reg_early[19]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_fifo_rd_data_reg[19]:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            3.754
  Required (ns):           3.685

Path 89
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[20]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[20]:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            7.946
  Required (ns):           7.877

Path 90
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[2].uWrlvl/dq_in_reg[6]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[2].uWrlvl/dq_in_reg_2[6]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            7.949
  Required (ns):           7.880

Path 91
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[3].uWrlvl/dq_in_reg[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[3].uWrlvl/dq_in_reg_2[0]:D
  Delay (ns):              0.135
  Slack (ns):              0.069
  Arrival (ns):            7.956
  Required (ns):           7.887

Path 92
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[70]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[70]:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            7.944
  Required (ns):           7.875

Path 93
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/araddr_r1[28]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/rd_cmd_wr_data[28]:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            7.931
  Required (ns):           7.862

Path 94
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/awaddr_r1[8]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_cmd_wr_data[8]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            7.954
  Required (ns):           7.885

Path 95
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/cmd_fifo_wr_data_reg2[16]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/cmd_fifo_wr_data_reg3[16]:D
  Delay (ns):              0.135
  Slack (ns):              0.069
  Arrival (ns):            7.946
  Required (ns):           7.877

Path 96
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/cmd_fifo_wr_data_reg3[33]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/cmd_fifo_wr_data_reg4[33]:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            7.960
  Required (ns):           7.891

Path 97
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_data_packed[236]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_data_fifo_wr_data[236]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            7.958
  Required (ns):           7.889

Path 98
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_data_packed[26]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_data_fifo_wr_data[26]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            7.956
  Required (ns):           7.887

Path 99
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_data_packed[97]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_data_fifo_wr_data[97]:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            7.966
  Required (ns):           7.897

Path 100
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_368/lat_n0.resettable.data_shifter_1_[0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_368/lat_n0.resettable.data_shifter_2_[0]:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            7.936
  Required (ns):           7.867

