  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer 
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer'.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-3-e'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=../src_files/Main_Code.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/src_files/Main_Code.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/Auxiliary_Calculations.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/src_files/Auxiliary_Calculations.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/main_tb.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/src_files/main_tb.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_Buf2Pe.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/src_files/tb_Buf2Pe.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_Dfl_ControlLogic.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/hls_config.cfg(12)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/src_files/tb_Dfl_ControlLogic.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_fcLayer.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/hls_config.cfg(13)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/src_files/tb_fcLayer.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_gap.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/hls_config.cfg(14)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/src_files/tb_gap.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_loadbin.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/hls_config.cfg(15)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/src_files/tb_loadbin.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_maxPool.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/hls_config.cfg(16)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/src_files/tb_maxPool.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_Mem2Buf.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/hls_config.cfg(17)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/src_files/tb_Mem2Buf.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_parameters.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/hls_config.cfg(18)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/src_files/tb_parameters.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_Top.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/hls_config.cfg(19)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/src_files/tb_Top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_port_widening.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/hls_config.cfg(20)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/src_files/tb_port_widening.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=ConvX' from C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xcvu9p-flga2104-3-e' from C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'csim.clean=1' from C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/hls_config.cfg(21)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/vitis-comp.json
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/2025.1/Vitis/win64/tools/vcxx/libexec/clang++"
   Compiling tb_loadbin.cpp_pre.cpp.tb.cpp
   Compiling tb_Mem2Buf.cpp_pre.cpp.tb.cpp
   Compiling tb_gap.cpp_pre.cpp.tb.cpp
   Compiling Main_Code.cpp_pre.cpp.tb.cpp
   Compiling apatb_ConvX.cpp
   Compiling tb_parameters.cpp_pre.cpp.tb.cpp
   Compiling Auxiliary_Calculations.cpp_pre.cpp.tb.cpp
   Compiling tb_fcLayer.cpp_pre.cpp.tb.cpp
   Compiling tb_Buf2Pe.cpp_pre.cpp.tb.cpp
   Compiling main_tb.cpp_pre.cpp.tb.cpp
   Compiling tb_port_widening.cpp_pre.cpp.tb.cpp
   Compiling tb_maxPool.cpp_pre.cpp.tb.cpp
   Compiling tb_Top.cpp_pre.cpp.tb.cpp
   Compiling tb_Dfl_ControlLogic.cpp_pre.cpp.tb.cpp
   Compiling apatb_ConvX_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
*********************************************************************************  Starting Verification. ************************************************************************************
For this tile, bit shift is 10
For this tile, bit shift is 10
For this tile, bit shift is 10
For this tile, bit shift is 10
For this tile, bit shift is 10
For this tile, bit shift is 10
For this tile, bit shift is 10
For this tile, bit shift is 10
*********************************************************************************  Verification Complete. ************************************************************************************
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 3
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

C:\Users\arisi\Documents\VitisWorkspace\VGGHLS-TX\TL_Base\ConvLayer\hls\sim\verilog>set PATH= 

C:\Users\arisi\Documents\VitisWorkspace\VGGHLS-TX\TL_Base\ConvLayer\hls\sim\verilog>call C:/Xilinx/2025.1/Vivado/bin/xelab xil_defaultlib.apatb_ConvX_top xil_defaultlib.glbl -Oenable_linking_all_libraries -prj ConvX.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_1_20 -L floating_point_v7_0_25 --lib "ieee_proposed=./ieee_proposed" -L uvm -relax -i ./svr -i ./axivip -i ./svtb -i ./file_agent -i ./ConvX_subsystem  -s ConvX  
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_ConvX_top xil_defaultlib.glbl -Oenable_linking_all_libraries -prj ConvX.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_20 -L floating_point_v7_0_25 --lib ieee_proposed=./ieee_proposed -L uvm -relax -i ./svr -i ./axivip -i ./svtb -i ./file_agent -i ./ConvX_subsystem -s ConvX 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_ConvX_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_bias_ReLu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_bias_ReLu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_ConvLayer_ap_int_8_const_ap_int_8_const_ap_int_8_WtBuf_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_ConvLayer_ap_int_8_const_ap_int_8_const_ap_int_8_WtBuf_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_ConvX_Pipeline_fclayer_loop_1_fclayer_loop_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_ConvX_Pipeline_fclayer_loop_1_fclayer_loop_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_ConvX_Pipeline_fclayer_loop_1_fclayer_loop_21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_ConvX_Pipeline_fclayer_loop_1_fclayer_loop_21
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_ConvX_Pipeline_fclayer_loop_1_fclayer_loop_21_p_ZL6biasFC_1_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_ConvX_Pipeline_fclayer_loop_1_fclayer_loop_21_p_ZL6biasFC_1_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_ConvX_Pipeline_VITIS_LOOP_3274_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_ConvX_Pipeline_VITIS_LOOP_3274_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_ConvX_Pipeline_VITIS_LOOP_3302_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_ConvX_Pipeline_VITIS_LOOP_3302_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_fifo_w8_d4_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_fifo_w8_d4_S
INFO: [VRFC 10-311] analyzing module ConvX_fifo_w8_d4_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_finalOut_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_finalOut_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_IFMAP_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_IFMAP_m_axi
INFO: [VRFC 10-311] analyzing module ConvX_IFMAP_m_axi_load
INFO: [VRFC 10-311] analyzing module ConvX_IFMAP_m_axi_read
INFO: [VRFC 10-311] analyzing module ConvX_IFMAP_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module ConvX_IFMAP_m_axi_burst_interleave
INFO: [VRFC 10-311] analyzing module ConvX_IFMAP_m_axi_burst_sequential
INFO: [VRFC 10-311] analyzing module ConvX_IFMAP_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module ConvX_IFMAP_m_axi_fifo
INFO: [VRFC 10-311] analyzing module ConvX_IFMAP_m_axi_srl
INFO: [VRFC 10-311] analyzing module ConvX_IFMAP_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_InBuf_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_InBuf_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_inPx_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_inPx_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_loadBiasTile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_loadBiasTile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_loadBiasTile_Pipeline_BiasLoop_Tof.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_loadBiasTile_Pipeline_BiasLoop_Tof
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_loadBiasTile_Pipeline_BiasLoop_Tof_bias_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_loadBiasTile_Pipeline_BiasLoop_Tof_bias_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_loadIfMap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_loadIfMap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_loadIfMap_Nif_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_loadIfMap_Nif_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_loadIfMap_niy_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_loadIfMap_niy_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_loadIfMap_noy_step_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_loadIfMap_noy_step_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_loadIfMap_Pipeline_EastPad_Line.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_loadIfMap_Pipeline_EastPad_Line
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_loadIfMap_Pipeline_If_Nif_If_Tiy_If_Nix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_loadIfMap_Pipeline_If_Nif_If_Tiy_If_Nix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_loadIfMap_Pipeline_NorthPad_Nif_NorthPad_wrd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_loadIfMap_Pipeline_NorthPad_Nif_NorthPad_wrd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_loadIfMap_Pipeline_SouthPad_Nif_SouthPad_wrd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_loadIfMap_Pipeline_SouthPad_Nif_SouthPad_wrd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_loadIfMap_Pipeline_WestPad_Line.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_loadIfMap_Pipeline_WestPad_Line
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_loadIfMap_row_1map_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_loadIfMap_row_1map_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_loadIfMap_tix_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_loadIfMap_tix_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_loadIfMap_tiy_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_loadIfMap_tiy_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_loadIfMap_wrd_1row_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_loadIfMap_wrd_1row_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_loadWtMap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_loadWtMap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_loadWtMap_Nof_step_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_loadWtMap_Nof_step_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_loadWtMap_Pipeline_WtLoop_Tof_WtLoop_Nif_WtLoop_Nky_WtLoop_Nkx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_loadWtMap_Pipeline_WtLoop_Tof_WtLoop_Nif_WtLoop_Nky_WtLoop_Nkx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_loadWtMap_Tof_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_loadWtMap_Tof_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_mac_muladd_10ns_8ns_32s_33_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_mac_muladd_10ns_8ns_32s_33_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module ConvX_mac_muladd_10ns_8ns_32s_33_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_mac_muladd_10ns_8ns_6ns_14_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_mac_muladd_10ns_8ns_6ns_14_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module ConvX_mac_muladd_10ns_8ns_6ns_14_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_mac_muladd_10ns_8ns_9s_14_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_mac_muladd_10ns_8ns_9s_14_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module ConvX_mac_muladd_10ns_8ns_9s_14_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_mac_muladd_13s_9ns_13ns_13_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_mac_muladd_13s_9ns_13ns_13_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module ConvX_mac_muladd_13s_9ns_13ns_13_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_mac_muladd_6ns_3ns_15ns_15_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_mac_muladd_6ns_3ns_15ns_15_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module ConvX_mac_muladd_6ns_3ns_15ns_15_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_mac_muladd_8s_8s_18s_18_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_mac_muladd_8s_8s_18s_18_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module ConvX_mac_muladd_8s_8s_18s_18_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_mem2Buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_mem2Buf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_mem2Buf_nofy_step_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_mem2Buf_nofy_step_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_mul_10ns_13ns_22_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_mul_10ns_13ns_22_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_mul_10ns_6ns_15_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_mul_10ns_6ns_15_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_mul_14ns_32s_45_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_mul_14ns_32s_45_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_mul_14ns_9ns_21_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_mul_14ns_9ns_21_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_mul_32ns_32ns_37_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_mul_32ns_32ns_37_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_mul_32s_6ns_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_mul_32s_6ns_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_mul_32s_6s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_mul_32s_6s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_mul_33s_32ns_64_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_mul_33s_32ns_64_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_mul_33s_8ns_41_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_mul_33s_8ns_41_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_mul_3ns_10ns_12_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_mul_3ns_10ns_12_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_mul_3ns_6ns_8_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_mul_3ns_6ns_8_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_mul_3ns_6ns_9_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_mul_3ns_6ns_9_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_mul_41s_8ns_49_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_mul_41s_8ns_49_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_mul_5ns_32s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_mul_5ns_32s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_mul_5ns_8ns_13_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_mul_5ns_8ns_13_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_mul_6ns_5ns_10_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_mul_6ns_5ns_10_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_mul_8ns_5ns_13_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_mul_8ns_5ns_13_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_mul_9ns_13ns_21_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_mul_9ns_13ns_21_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_mul_9ns_32s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_mul_9ns_32s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_nofFirst_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_nofFirst_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_OFMAP_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_OFMAP_m_axi
INFO: [VRFC 10-311] analyzing module ConvX_OFMAP_m_axi_store
INFO: [VRFC 10-311] analyzing module ConvX_OFMAP_m_axi_write
INFO: [VRFC 10-311] analyzing module ConvX_OFMAP_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module ConvX_OFMAP_m_axi_burst_interleave
INFO: [VRFC 10-311] analyzing module ConvX_OFMAP_m_axi_burst_sequential
INFO: [VRFC 10-311] analyzing module ConvX_OFMAP_m_axi_throttle
INFO: [VRFC 10-311] analyzing module ConvX_OFMAP_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module ConvX_OFMAP_m_axi_fifo
INFO: [VRFC 10-311] analyzing module ConvX_OFMAP_m_axi_srl
INFO: [VRFC 10-311] analyzing module ConvX_OFMAP_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_outPx1_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_outPx1_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_Pe2Buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_Pe2Buf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_Pe2Buf_Pipeline_loop_Pe2Buf_PofBankStep_loop_Pe2Buf_Poy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_Pe2Buf_Pipeline_loop_Pe2Buf_PofBankStep_loop_Pe2Buf_Poy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_p_ZZ9ConvLayerPK6ap_intILi8EES2_PS0_E6OutBuf_0_0_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_p_ZZ9ConvLayerPK6ap_intILi8EES2_PS0_E6OutBuf_0_0_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_sparsemux_15_3_18_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_sparsemux_15_3_18_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_sparsemux_15_3_8_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_sparsemux_15_3_8_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_sparsemux_257_8_2_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_sparsemux_257_8_2_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_sparsemux_9_2_18_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_sparsemux_9_2_18_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_sparsemux_9_3_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_sparsemux_9_3_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_storeMap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_storeMap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_storeMap_Pipeline_Loop_Tof_Loop_Toy_Loop_Tox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_storeMap_Pipeline_Loop_Tof_Loop_Toy_Loop_Tox
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_tileClc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_tileClc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_tileClc_bit_shift_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_tileClc_bit_shift_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_tileClc_pe2buf_addr_offset1_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_tileClc_pe2buf_addr_offset1_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_tileClc_pe2buf_addr_offset2_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_tileClc_pe2buf_addr_offset2_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_tileClc_pe2buf_addr_offset3_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_tileClc_pe2buf_addr_offset3_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_tileClc_tileclc_loop_limit_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_tileClc_tileclc_loop_limit_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_tileClc_toy_step_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_tileClc_toy_step_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_tileClc_wndclc_loop_limit_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_tileClc_wndclc_loop_limit_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_tileClc_wtbuf2pe_loop_limit_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_tileClc_wtbuf2pe_loop_limit_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_tof_step_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_tof_step_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_tox_step_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_tox_step_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_Toy_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_Toy_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_urem_5ns_4ns_3_9_seq_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_urem_5ns_4ns_3_9_seq_1_divseq
INFO: [VRFC 10-311] analyzing module ConvX_urem_5ns_4ns_3_9_seq_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_urem_8ns_4ns_3_12_seq_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_urem_8ns_4ns_3_12_seq_1_divseq
INFO: [VRFC 10-311] analyzing module ConvX_urem_8ns_4ns_3_12_seq_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_wndClc_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_wndClc_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_wndClc_Dfl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_wndClc_Dfl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_wndClc_Dfl_Pipeline_Region1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_wndClc_Dfl_Pipeline_Region1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_WTMAP_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_WTMAP_m_axi
INFO: [VRFC 10-311] analyzing module ConvX_WTMAP_m_axi_load
INFO: [VRFC 10-311] analyzing module ConvX_WTMAP_m_axi_read
INFO: [VRFC 10-311] analyzing module ConvX_WTMAP_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module ConvX_WTMAP_m_axi_burst_interleave
INFO: [VRFC 10-311] analyzing module ConvX_WTMAP_m_axi_burst_sequential
INFO: [VRFC 10-311] analyzing module ConvX_WTMAP_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module ConvX_WTMAP_m_axi_fifo
INFO: [VRFC 10-311] analyzing module ConvX_WTMAP_m_axi_srl
INFO: [VRFC 10-311] analyzing module ConvX_WTMAP_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/file_agent/file_agent_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/axivip/axi_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/axivip/axi_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_subsystem/ConvX_subsystem_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/svtb/misc_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/svtb/sv_module_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sv_module_top
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_sv_module_top_sv
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling package xil_defaultlib.axi_pkg
Compiling package xil_defaultlib.ConvX_subsystem_pkg
Compiling package xil_defaultlib.file_agent_pkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.ConvX_mem2Buf_nofy_step_rom_ROM_...
Compiling module xil_defaultlib.ConvX_nofFirst_ROM_AUTO_1R
Compiling module xil_defaultlib.ConvX_loadIfMap_Nif_rom_ROM_AUTO...
Compiling module xil_defaultlib.ConvX_loadIfMap_row_1map_rom_ROM...
Compiling module xil_defaultlib.ConvX_loadIfMap_wrd_1row_rom_ROM...
Compiling module xil_defaultlib.ConvX_ConvLayer_ap_int_8_const_a...
Compiling module xil_defaultlib.ConvX_tof_step_rom_ROM_AUTO_1R
Compiling module xil_defaultlib.ConvX_Toy_rom_ROM_AUTO_1R
Compiling module xil_defaultlib.ConvX_tox_step_rom_ROM_AUTO_1R
Compiling module xil_defaultlib.ConvX_p_ZZ9ConvLayerPK6ap_intILi...
Compiling module xil_defaultlib.ConvX_InBuf_RAM_AUTO_1R1W
Compiling module xil_defaultlib.ConvX_inPx_RAM_AUTO_1R1W
Compiling module xil_defaultlib.ConvX_outPx1_RAM_AUTO_1R1W
Compiling module xil_defaultlib.ConvX_finalOut_RAM_AUTO_1R1W
Compiling module xil_defaultlib.ConvX_loadIfMap_niy_rom_ROM_AUTO...
Compiling module xil_defaultlib.ConvX_loadIfMap_noy_step_rom_ROM...
Compiling module xil_defaultlib.ConvX_loadIfMap_tiy_rom_ROM_AUTO...
Compiling module xil_defaultlib.ConvX_loadIfMap_tix_rom_ROM_AUTO...
Compiling module xil_defaultlib.ConvX_mul_33s_32ns_64_1_1(NUM_ST...
Compiling module xil_defaultlib.ConvX_mac_muladd_10ns_8ns_32s_33...
Compiling module xil_defaultlib.ConvX_mac_muladd_10ns_8ns_32s_33...
Compiling module xil_defaultlib.ConvX_flow_control_loop_pipe_seq...
Compiling module xil_defaultlib.ConvX_loadIfMap_Pipeline_If_Nif_...
Compiling module xil_defaultlib.ConvX_mac_muladd_10ns_8ns_6ns_14...
Compiling module xil_defaultlib.ConvX_mac_muladd_10ns_8ns_6ns_14...
Compiling module xil_defaultlib.ConvX_loadIfMap_Pipeline_NorthPa...
Compiling module xil_defaultlib.ConvX_mac_muladd_10ns_8ns_9s_14_...
Compiling module xil_defaultlib.ConvX_mac_muladd_10ns_8ns_9s_14_...
Compiling module xil_defaultlib.ConvX_loadIfMap_Pipeline_SouthPa...
Compiling module xil_defaultlib.ConvX_loadIfMap_Pipeline_WestPad...
Compiling module xil_defaultlib.ConvX_loadIfMap_Pipeline_EastPad...
Compiling module xil_defaultlib.ConvX_mul_32ns_32ns_37_1_1(NUM_S...
Compiling module xil_defaultlib.ConvX_mul_32s_6s_32_1_1(NUM_STAG...
Compiling module xil_defaultlib.ConvX_mul_5ns_8ns_13_1_1(NUM_STA...
Compiling module xil_defaultlib.ConvX_mul_10ns_13ns_22_1_1(NUM_S...
Compiling module xil_defaultlib.ConvX_urem_5ns_4ns_3_9_seq_1_div...
Compiling module xil_defaultlib.ConvX_urem_5ns_4ns_3_9_seq_1(NUM...
Compiling module xil_defaultlib.ConvX_urem_8ns_4ns_3_12_seq_1_di...
Compiling module xil_defaultlib.ConvX_urem_8ns_4ns_3_12_seq_1(NU...
Compiling module xil_defaultlib.ConvX_mul_3ns_6ns_9_1_1(NUM_STAG...
Compiling module xil_defaultlib.ConvX_mul_10ns_6ns_15_1_1(NUM_ST...
Compiling module xil_defaultlib.ConvX_mul_3ns_10ns_12_1_1(NUM_ST...
Compiling module xil_defaultlib.ConvX_loadIfMap
Compiling module xil_defaultlib.ConvX_loadWtMap_Nof_step_rom_ROM...
Compiling module xil_defaultlib.ConvX_loadWtMap_Tof_rom_ROM_AUTO...
Compiling module xil_defaultlib.ConvX_loadWtMap_Pipeline_WtLoop_...
Compiling module xil_defaultlib.ConvX_mul_9ns_32s_32_1_1(NUM_STA...
Compiling module xil_defaultlib.ConvX_mul_14ns_32s_45_1_1(NUM_ST...
Compiling module xil_defaultlib.ConvX_mul_14ns_9ns_21_1_1(NUM_ST...
Compiling module xil_defaultlib.ConvX_loadWtMap
Compiling module xil_defaultlib.ConvX_mem2Buf
Compiling module xil_defaultlib.ConvX_loadBiasTile_Pipeline_Bias...
Compiling module xil_defaultlib.ConvX_loadBiasTile_Pipeline_Bias...
Compiling module xil_defaultlib.ConvX_mul_3ns_6ns_8_1_1(NUM_STAG...
Compiling module xil_defaultlib.ConvX_mac_muladd_13s_9ns_13ns_13...
Compiling module xil_defaultlib.ConvX_mac_muladd_13s_9ns_13ns_13...
Compiling module xil_defaultlib.ConvX_loadBiasTile
Compiling module xil_defaultlib.ConvX_tileClc_tileclc_loop_limit...
Compiling module xil_defaultlib.ConvX_tileClc_wndclc_loop_limit_...
Compiling module xil_defaultlib.ConvX_tileClc_wtbuf2pe_loop_limi...
Compiling module xil_defaultlib.ConvX_tileClc_toy_step_rom_ROM_A...
Compiling module xil_defaultlib.ConvX_tileClc_pe2buf_addr_offset...
Compiling module xil_defaultlib.ConvX_tileClc_pe2buf_addr_offset...
Compiling module xil_defaultlib.ConvX_tileClc_pe2buf_addr_offset...
Compiling module xil_defaultlib.ConvX_tileClc_bit_shift_rom_ROM_...
Compiling module xil_defaultlib.ConvX_mul_32s_6ns_32_1_1(NUM_STA...
Compiling module xil_defaultlib.ConvX_wndClc_ctrl
Compiling module xil_defaultlib.ConvX_sparsemux_9_3_32_1_1(din0_...
Compiling module xil_defaultlib.ConvX_sparsemux_15_3_8_1_1(din0_...
Compiling module xil_defaultlib.ConvX_mac_muladd_8s_8s_18s_18_4_...
Compiling module xil_defaultlib.ConvX_mac_muladd_8s_8s_18s_18_4_...
Compiling module xil_defaultlib.ConvX_wndClc_Dfl_Pipeline_Region...
Compiling module xil_defaultlib.ConvX_fifo_w8_d4_S_ShiftReg
Compiling module xil_defaultlib.ConvX_fifo_w8_d4_S_default
Compiling module xil_defaultlib.ConvX_wndClc_Dfl
Compiling module xil_defaultlib.ConvX_sparsemux_257_8_2_1_1(din0...
Compiling module xil_defaultlib.ConvX_bias_ReLu
Compiling module xil_defaultlib.ConvX_sparsemux_15_3_18_1_1(din0...
Compiling module xil_defaultlib.ConvX_sparsemux_9_2_18_1_1(din0_...
Compiling module xil_defaultlib.ConvX_mac_muladd_6ns_3ns_15ns_15...
Compiling module xil_defaultlib.ConvX_mac_muladd_6ns_3ns_15ns_15...
Compiling module xil_defaultlib.ConvX_Pe2Buf_Pipeline_loop_Pe2Bu...
Compiling module xil_defaultlib.ConvX_mul_6ns_5ns_10_1_1(NUM_STA...
Compiling module xil_defaultlib.ConvX_Pe2Buf
Compiling module xil_defaultlib.ConvX_tileClc
Compiling module xil_defaultlib.ConvX_mul_33s_8ns_41_1_1(NUM_STA...
Compiling module xil_defaultlib.ConvX_mul_41s_8ns_49_1_1(NUM_STA...
Compiling module xil_defaultlib.ConvX_storeMap_Pipeline_Loop_Tof...
Compiling module xil_defaultlib.ConvX_mul_5ns_32s_32_1_1(NUM_STA...
Compiling module xil_defaultlib.ConvX_mul_8ns_5ns_13_1_1(NUM_STA...
Compiling module xil_defaultlib.ConvX_mul_9ns_13ns_21_1_1(NUM_ST...
Compiling module xil_defaultlib.ConvX_storeMap
Compiling module xil_defaultlib.ConvX_ConvX_Pipeline_VITIS_LOOP_...
Compiling module xil_defaultlib.ConvX_ConvX_Pipeline_fclayer_loo...
Compiling module xil_defaultlib.ConvX_ConvX_Pipeline_fclayer_loo...
Compiling module xil_defaultlib.ConvX_ConvX_Pipeline_fclayer_loo...
Compiling module xil_defaultlib.ConvX_ConvX_Pipeline_VITIS_LOOP_...
Compiling module xil_defaultlib.ConvX_control_s_axi
Compiling module xil_defaultlib.ConvX_IFMAP_m_axi_srl(DATA_WIDTH...
Compiling module xil_defaultlib.ConvX_IFMAP_m_axi_fifo(DATA_WIDT...
Compiling module xil_defaultlib.ConvX_IFMAP_m_axi_mem(MEM_STYLE=...
Compiling module xil_defaultlib.ConvX_IFMAP_m_axi_fifo(MEM_STYLE...
Compiling module xil_defaultlib.ConvX_IFMAP_m_axi_srl(DATA_WIDTH...
Compiling module xil_defaultlib.ConvX_IFMAP_m_axi_fifo(DATA_WIDT...
Compiling module xil_defaultlib.ConvX_IFMAP_m_axi_reg_slice(DATA...
Compiling module xil_defaultlib.ConvX_IFMAP_m_axi_load(NUM_READ_...
Compiling module xil_defaultlib.ConvX_IFMAP_m_axi_reg_slice(DATA...
Compiling module xil_defaultlib.ConvX_IFMAP_m_axi_burst_sequenti...
Compiling module xil_defaultlib.ConvX_IFMAP_m_axi_reg_slice(DATA...
Compiling module xil_defaultlib.ConvX_IFMAP_m_axi_srl(DATA_WIDTH...
Compiling module xil_defaultlib.ConvX_IFMAP_m_axi_fifo(DATA_WIDT...
Compiling module xil_defaultlib.ConvX_IFMAP_m_axi_read(C_USER_VA...
Compiling module xil_defaultlib.ConvX_IFMAP_m_axi(C_M_AXI_ADDR_W...
Compiling module xil_defaultlib.ConvX_OFMAP_m_axi_srl(DATA_WIDTH...
Compiling module xil_defaultlib.ConvX_OFMAP_m_axi_fifo(DATA_WIDT...
Compiling module xil_defaultlib.ConvX_OFMAP_m_axi_srl(DATA_WIDTH...
Compiling module xil_defaultlib.ConvX_OFMAP_m_axi_fifo(DATA_WIDT...
Compiling module xil_defaultlib.ConvX_OFMAP_m_axi_srl(DATA_WIDTH...
Compiling module xil_defaultlib.ConvX_OFMAP_m_axi_fifo(DATA_WIDT...
Compiling module xil_defaultlib.ConvX_OFMAP_m_axi_srl(DATA_WIDTH...
Compiling module xil_defaultlib.ConvX_OFMAP_m_axi_fifo(DATA_WIDT...
Compiling module xil_defaultlib.ConvX_OFMAP_m_axi_srl(DATA_WIDTH...
Compiling module xil_defaultlib.ConvX_OFMAP_m_axi_fifo(DATA_WIDT...
Compiling module xil_defaultlib.ConvX_OFMAP_m_axi_srl(DATA_WIDTH...
Compiling module xil_defaultlib.ConvX_OFMAP_m_axi_fifo(DATA_WIDT...
Compiling module xil_defaultlib.ConvX_OFMAP_m_axi_srl(DATA_WIDTH...
Compiling module xil_defaultlib.ConvX_OFMAP_m_axi_fifo(DATA_WIDT...
Compiling module xil_defaultlib.ConvX_OFMAP_m_axi_store(CONSERVA...
Compiling module xil_defaultlib.ConvX_OFMAP_m_axi_reg_slice(DATA...
Compiling module xil_defaultlib.ConvX_OFMAP_m_axi_burst_sequenti...
Compiling module xil_defaultlib.ConvX_OFMAP_m_axi_reg_slice(DATA...
Compiling module xil_defaultlib.ConvX_OFMAP_m_axi_srl(DATA_WIDTH...
Compiling module xil_defaultlib.ConvX_OFMAP_m_axi_fifo(DATA_WIDT...
Compiling module xil_defaultlib.ConvX_OFMAP_m_axi_reg_slice(DATA...
Compiling module xil_defaultlib.ConvX_OFMAP_m_axi_throttle(CONSE...
Compiling module xil_defaultlib.ConvX_OFMAP_m_axi_reg_slice(DATA...
Compiling module xil_defaultlib.ConvX_OFMAP_m_axi_write(CONSERVA...
Compiling module xil_defaultlib.ConvX_OFMAP_m_axi(C_M_AXI_ADDR_W...
Compiling module xil_defaultlib.ConvX_WTMAP_m_axi_srl(DATA_WIDTH...
Compiling module xil_defaultlib.ConvX_WTMAP_m_axi_fifo(DATA_WIDT...
Compiling module xil_defaultlib.ConvX_WTMAP_m_axi_mem(MEM_STYLE=...
Compiling module xil_defaultlib.ConvX_WTMAP_m_axi_fifo(MEM_STYLE...
Compiling module xil_defaultlib.ConvX_WTMAP_m_axi_srl(DATA_WIDTH...
Compiling module xil_defaultlib.ConvX_WTMAP_m_axi_fifo(DATA_WIDT...
Compiling module xil_defaultlib.ConvX_WTMAP_m_axi_reg_slice(DATA...
Compiling module xil_defaultlib.ConvX_WTMAP_m_axi_load(NUM_READ_...
Compiling module xil_defaultlib.ConvX_WTMAP_m_axi_reg_slice(DATA...
Compiling module xil_defaultlib.ConvX_WTMAP_m_axi_burst_sequenti...
Compiling module xil_defaultlib.ConvX_WTMAP_m_axi_reg_slice(DATA...
Compiling module xil_defaultlib.ConvX_WTMAP_m_axi_srl(DATA_WIDTH...
Compiling module xil_defaultlib.ConvX_WTMAP_m_axi_fifo(DATA_WIDT...
Compiling module xil_defaultlib.ConvX_WTMAP_m_axi_read(C_USER_VA...
Compiling module xil_defaultlib.ConvX_WTMAP_m_axi(C_M_AXI_ADDR_W...
Compiling module xil_defaultlib.ConvX
Compiling module xil_defaultlib.misc_interface_default
Compiling module xil_defaultlib.axi_if(ADDR_WIDTH=64,STRB_WIDTH=...
Compiling module xil_defaultlib.axi_if(ADDR_WIDTH=6,STRB_WIDTH=4...
Compiling module xil_defaultlib.sv_module_top
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=38)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=7)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_ConvX_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot ConvX

****** xsim v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Thu Sep  4 10:57:31 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/ConvX/xsim_script.tcl
# xsim {ConvX} -testplusarg UVM_VERBOSITY=UVM_NONE -testplusarg UVM_TESTNAME=ConvX_test_lib -testplusarg UVM_TIMEOUT=20000000000000 -autoloadwcfg -tclbatch {ConvX.tcl}
Time resolution is 1 ps
source ConvX.tcl
## run all
UVM_INFO C:/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO C:/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18648) @ 0: reporter [NO_DPI_TSTNAME] UVM_NO_DPI defined--getting UVM_TESTNAME directly, without DPI
UVM_INFO C:/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18752) @ 0: reporter [UVMTOP] UVM testbench topology:
--------------------------------------------------------------------------------------
Name                         Type                              Size  Value            
--------------------------------------------------------------------------------------
uvm_test_top                 ConvX_test_lib                    -     @370             
  top_env                    ConvX_env                         -     @381             
    ConvX_virtual_sqr        ConvX_virtual_sequencer           -     @629             
      rsp_export             uvm_analysis_export               -     @638             
      seq_item_export        uvm_seq_item_pull_imp             -     @756             
      arbitration_queue      array                             0     -                
      lock_queue             array                             0     -                
      num_last_reqs          integral                          32    'd1              
      num_last_rsps          integral                          32    'd1              
    axi_lite_control         uvm_env                           -     @498             
      item_rtr_port          uvm_analysis_port                 -     @517             
      item_wtr_port          uvm_analysis_port                 -     @507             
      master                 uvm_agent                         -     @955             
        ardrv                uvm_driver #(REQ,RSP)             -     @1630            
          item_read_imp      uvm_analysis_port                 -     @1659            
          rsp_port           uvm_analysis_port                 -     @1649            
          seq_item_port      uvm_seq_item_pull_port            -     @1639            
          m_num_sent         integral                          32    'h0              
        arsqr                axi_sequencer                     -     @1669            
          rsp_export         uvm_analysis_export               -     @1678            
          seq_item_export    uvm_seq_item_pull_imp             -     @1796            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        awdrv                uvm_driver #(REQ,RSP)             -     @1102            
          item_read_imp      uvm_analysis_port                 -     @1131            
          rsp_port           uvm_analysis_port                 -     @1121            
          seq_item_port      uvm_seq_item_pull_port            -     @1111            
          m_num_sent         integral                          32    'h0              
        awsqr                axi_sequencer                     -     @1141            
          rsp_export         uvm_analysis_export               -     @1150            
          seq_item_export    uvm_seq_item_pull_imp             -     @1268            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        bdrv                 uvm_driver #(REQ,RSP)             -     @1454            
          item_read_imp      uvm_analysis_port                 -     @1483            
          rsp_port           uvm_analysis_port                 -     @1473            
          seq_item_port      uvm_seq_item_pull_port            -     @1463            
          m_num_sent         integral                          32    'h0              
        bsqr                 axi_sequencer                     -     @1493            
          rsp_export         uvm_analysis_export               -     @1502            
          seq_item_export    uvm_seq_item_pull_imp             -     @1620            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        rdrv                 uvm_driver #(REQ,RSP)             -     @1806            
          item_read_imp      uvm_analysis_port                 -     @1835            
          rsp_port           uvm_analysis_port                 -     @1825            
          seq_item_port      uvm_seq_item_pull_port            -     @1815            
          m_num_sent         integral                          32    'h0              
        rsqr                 axi_sequencer                     -     @1845            
          rsp_export         uvm_analysis_export               -     @1854            
          seq_item_export    uvm_seq_item_pull_imp             -     @1972            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        wdrv                 uvm_driver #(REQ,RSP)             -     @1278            
          item_read_imp      uvm_analysis_port                 -     @1307            
          rsp_port           uvm_analysis_port                 -     @1297            
          seq_item_port      uvm_seq_item_pull_port            -     @1287            
          m_num_sent         integral                          32    'h0              
        wsqr                 axi_sequencer                     -     @1317            
          rsp_export         uvm_analysis_export               -     @1326            
          seq_item_export    uvm_seq_item_pull_imp             -     @1444            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
      monitor                uvm_monitor                       -     @777             
        item_ar2r_port       uvm_analysis_port                 -     @846             
        item_ar_port         uvm_analysis_port                 -     @816             
        item_aw2b_port       uvm_analysis_port                 -     @836             
        item_aw_port         uvm_analysis_port                 -     @786             
        item_b_port          uvm_analysis_port                 -     @806             
        item_r_port          uvm_analysis_port                 -     @826             
        item_w_port          uvm_analysis_port                 -     @796             
        checks_enable        integral                          1     'h1              
        coverage_enable      integral                          1     'h1              
      state                  axi_state                         -     @856             
        ar2r_imp             uvm_analysis_imp_ar2r             -     @925             
        ar_imp               uvm_analysis_imp_ar               -     @895             
        aw2b_imp             uvm_analysis_imp_aw2b             -     @915             
        aw_imp               uvm_analysis_imp_aw               -     @865             
        b_imp                uvm_analysis_imp_b                -     @885             
        item_rtr_port        uvm_analysis_port                 -     @945             
        item_wtr_port        uvm_analysis_port                 -     @935             
        r_imp                uvm_analysis_imp_r                -     @905             
        w_imp                uvm_analysis_imp_w                -     @875             
        avg_rate             integral                          32    'h0              
        exp_rate             integral                          32    'h0              
        win_size             integral                          32    'h0              
        bqnum_for_slaseq     integral                          32    'h0              
        rq_from_model_num    integral                          32    'h0              
      vsqr                   axi_virtual_sequencer             -     @964             
        rsp_export           uvm_analysis_export               -     @973             
        seq_item_export      uvm_seq_item_pull_imp             -     @1091            
        arbitration_queue    array                             0     -                
        lock_queue           array                             0     -                
        num_last_reqs        integral                          32    'd1              
        num_last_rsps        integral                          32    'd1              
      cfg                    axi_cfg                           -     @399             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    MASTER           
        write_latency_mode   latency_mode_enum                 32    CHANNEL_FIRST    
        read_latency_mode    latency_mode_enum                 32    CHANNEL_FIRST    
        clatency             axi_latency                       -     @496             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
    axi_master_IFMAP         uvm_env                           -     @405             
      item_rtr_port          uvm_analysis_port                 -     @424             
      item_wtr_port          uvm_analysis_port                 -     @414             
      monitor                uvm_monitor                       -     @2055            
        item_ar2r_port       uvm_analysis_port                 -     @2124            
        item_ar_port         uvm_analysis_port                 -     @2094            
        item_aw2b_port       uvm_analysis_port                 -     @2114            
        item_aw_port         uvm_analysis_port                 -     @2064            
        item_b_port          uvm_analysis_port                 -     @2084            
        item_r_port          uvm_analysis_port                 -     @2104            
        item_w_port          uvm_analysis_port                 -     @2074            
        checks_enable        integral                          1     'h1              
        coverage_enable      integral                          1     'h1              
      slave                  uvm_agent                         -     @2233            
        ardrv                uvm_driver #(REQ,RSP)             -     @2910            
          item_read_imp      uvm_analysis_port                 -     @2939            
          rsp_port           uvm_analysis_port                 -     @2929            
          seq_item_port      uvm_seq_item_pull_port            -     @2919            
          m_num_sent         integral                          32    'h0              
        arsqr                axi_sequencer                     -     @2949            
          rsp_export         uvm_analysis_export               -     @2958            
          seq_item_export    uvm_seq_item_pull_imp             -     @3076            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        awdrv                uvm_driver #(REQ,RSP)             -     @2382            
          item_read_imp      uvm_analysis_port                 -     @2411            
          rsp_port           uvm_analysis_port                 -     @2401            
          seq_item_port      uvm_seq_item_pull_port            -     @2391            
          m_num_sent         integral                          32    'h0              
        awsqr                axi_sequencer                     -     @2421            
          rsp_export         uvm_analysis_export               -     @2430            
          seq_item_export    uvm_seq_item_pull_imp             -     @2548            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        bdrv                 uvm_driver #(REQ,RSP)             -     @2734            
          item_read_imp      uvm_analysis_port                 -     @2763            
          rsp_port           uvm_analysis_port                 -     @2753            
          seq_item_port      uvm_seq_item_pull_port            -     @2743            
          m_num_sent         integral                          32    'h0              
        bsqr                 axi_sequencer                     -     @2773            
          rsp_export         uvm_analysis_export               -     @2782            
          seq_item_export    uvm_seq_item_pull_imp             -     @2900            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        rdrv                 uvm_driver #(REQ,RSP)             -     @3086            
          item_read_imp      uvm_analysis_port                 -     @3115            
          rsp_port           uvm_analysis_port                 -     @3105            
          seq_item_port      uvm_seq_item_pull_port            -     @3095            
          m_num_sent         integral                          32    'h0              
        rsqr                 axi_sequencer                     -     @3125            
          rsp_export         uvm_analysis_export               -     @3134            
          seq_item_export    uvm_seq_item_pull_imp             -     @3252            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        wdrv                 uvm_driver #(REQ,RSP)             -     @2558            
          item_read_imp      uvm_analysis_port                 -     @2587            
          rsp_port           uvm_analysis_port                 -     @2577            
          seq_item_port      uvm_seq_item_pull_port            -     @2567            
          m_num_sent         integral                          32    'h0              
        wsqr                 axi_sequencer                     -     @2597            
          rsp_export         uvm_analysis_export               -     @2606            
          seq_item_export    uvm_seq_item_pull_imp             -     @2724            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
      state                  axi_state                         -     @2134            
        ar2r_imp             uvm_analysis_imp_ar2r             -     @2203            
        ar_imp               uvm_analysis_imp_ar               -     @2173            
        aw2b_imp             uvm_analysis_imp_aw2b             -     @2193            
        aw_imp               uvm_analysis_imp_aw               -     @2143            
        b_imp                uvm_analysis_imp_b                -     @2163            
        item_rtr_port        uvm_analysis_port                 -     @2223            
        item_wtr_port        uvm_analysis_port                 -     @2213            
        r_imp                uvm_analysis_imp_r                -     @2183            
        w_imp                uvm_analysis_imp_w                -     @2153            
        avg_rate             integral                          32    'h0              
        exp_rate             integral                          32    'h0              
        win_size             integral                          32    'h0              
        bqnum_for_slaseq     integral                          32    'h0              
        rq_from_model_num    integral                          32    'h0              
      vsqr                   axi_virtual_sequencer             -     @2242            
        rsp_export           uvm_analysis_export               -     @2251            
        seq_item_export      uvm_seq_item_pull_imp             -     @2369            
        arbitration_queue    array                             0     -                
        lock_queue           array                             0     -                
        num_last_reqs        integral                          32    'd1              
        num_last_rsps        integral                          32    'd1              
      cfg                    axi_cfg                           -     @396             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    SLAVE            
        write_latency_mode   latency_mode_enum                 32    TRANSACTION_FIRST
        read_latency_mode    latency_mode_enum                 32    TRANSACTION_FIRST
        clatency             axi_latency                       -     @400             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
    axi_master_OFMAP         uvm_env                           -     @467             
      item_rtr_port          uvm_analysis_port                 -     @486             
      item_wtr_port          uvm_analysis_port                 -     @476             
      monitor                uvm_monitor                       -     @3333            
        item_ar2r_port       uvm_analysis_port                 -     @3402            
        item_ar_port         uvm_analysis_port                 -     @3372            
        item_aw2b_port       uvm_analysis_port                 -     @3392            
        item_aw_port         uvm_analysis_port                 -     @3342            
        item_b_port          uvm_analysis_port                 -     @3362            
        item_r_port          uvm_analysis_port                 -     @3382            
        item_w_port          uvm_analysis_port                 -     @3352            
        checks_enable        integral                          1     'h1              
        coverage_enable      integral                          1     'h1              
      slave                  uvm_agent                         -     @3511            
        ardrv                uvm_driver #(REQ,RSP)             -     @4188            
          item_read_imp      uvm_analysis_port                 -     @4217            
          rsp_port           uvm_analysis_port                 -     @4207            
          seq_item_port      uvm_seq_item_pull_port            -     @4197            
          m_num_sent         integral                          32    'h0              
        arsqr                axi_sequencer                     -     @4227            
          rsp_export         uvm_analysis_export               -     @4236            
          seq_item_export    uvm_seq_item_pull_imp             -     @4354            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        awdrv                uvm_driver #(REQ,RSP)             -     @3660            
          item_read_imp      uvm_analysis_port                 -     @3689            
          rsp_port           uvm_analysis_port                 -     @3679            
          seq_item_port      uvm_seq_item_pull_port            -     @3669            
          m_num_sent         integral                          32    'h0              
        awsqr                axi_sequencer                     -     @3699            
          rsp_export         uvm_analysis_export               -     @3708            
          seq_item_export    uvm_seq_item_pull_imp             -     @3826            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        bdrv                 uvm_driver #(REQ,RSP)             -     @4012            
          item_read_imp      uvm_analysis_port                 -     @4041            
          rsp_port           uvm_analysis_port                 -     @4031            
          seq_item_port      uvm_seq_item_pull_port            -     @4021            
          m_num_sent         integral                          32    'h0              
        bsqr                 axi_sequencer                     -     @4051            
          rsp_export         uvm_analysis_export               -     @4060            
          seq_item_export    uvm_seq_item_pull_imp             -     @4178            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        rdrv                 uvm_driver #(REQ,RSP)             -     @4364            
          item_read_imp      uvm_analysis_port                 -     @4393            
          rsp_port           uvm_analysis_port                 -     @4383            
          seq_item_port      uvm_seq_item_pull_port            -     @4373            
          m_num_sent         integral                          32    'h0              
        rsqr                 axi_sequencer                     -     @4403            
          rsp_export         uvm_analysis_export               -     @4412            
          seq_item_export    uvm_seq_item_pull_imp             -     @4530            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        wdrv                 uvm_driver #(REQ,RSP)             -     @3836            
          item_read_imp      uvm_analysis_port                 -     @3865            
          rsp_port           uvm_analysis_port                 -     @3855            
          seq_item_port      uvm_seq_item_pull_port            -     @3845            
          m_num_sent         integral                          32    'h0              
        wsqr                 axi_sequencer                     -     @3875            
          rsp_export         uvm_analysis_export               -     @3884            
          seq_item_export    uvm_seq_item_pull_imp             -     @4002            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
      state                  axi_state                         -     @3412            
        ar2r_imp             uvm_analysis_imp_ar2r             -     @3481            
        ar_imp               uvm_analysis_imp_ar               -     @3451            
        aw2b_imp             uvm_analysis_imp_aw2b             -     @3471            
        aw_imp               uvm_analysis_imp_aw               -     @3421            
        b_imp                uvm_analysis_imp_b                -     @3441            
        item_rtr_port        uvm_analysis_port                 -     @3501            
        item_wtr_port        uvm_analysis_port                 -     @3491            
        r_imp                uvm_analysis_imp_r                -     @3461            
        w_imp                uvm_analysis_imp_w                -     @3431            
        avg_rate             integral                          32    'h0              
        exp_rate             integral                          32    'h0              
        win_size             integral                          32    'h0              
        bqnum_for_slaseq     integral                          32    'h0              
        rq_from_model_num    integral                          32    'h0              
      vsqr                   axi_virtual_sequencer             -     @3520            
        rsp_export           uvm_analysis_export               -     @3529            
        seq_item_export      uvm_seq_item_pull_imp             -     @3647            
        arbitration_queue    array                             0     -                
        lock_queue           array                             0     -                
        num_last_reqs        integral                          32    'd1              
        num_last_rsps        integral                          32    'd1              
      cfg                    axi_cfg                           -     @398             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    SLAVE            
        write_latency_mode   latency_mode_enum                 32    TRANSACTION_FIRST
        read_latency_mode    latency_mode_enum                 32    TRANSACTION_FIRST
        clatency             axi_latency                       -     @465             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
    axi_master_WTMAP         uvm_env                           -     @436             
      item_rtr_port          uvm_analysis_port                 -     @455             
      item_wtr_port          uvm_analysis_port                 -     @445             
      monitor                uvm_monitor                       -     @4611            
        item_ar2r_port       uvm_analysis_port                 -     @4680            
        item_ar_port         uvm_analysis_port                 -     @4650            
        item_aw2b_port       uvm_analysis_port                 -     @4670            
        item_aw_port         uvm_analysis_port                 -     @4620            
        item_b_port          uvm_analysis_port                 -     @4640            
        item_r_port          uvm_analysis_port                 -     @4660            
        item_w_port          uvm_analysis_port                 -     @4630            
        checks_enable        integral                          1     'h1              
        coverage_enable      integral                          1     'h1              
      slave                  uvm_agent                         -     @4789            
        ardrv                uvm_driver #(REQ,RSP)             -     @5466            
          item_read_imp      uvm_analysis_port                 -     @5495            
          rsp_port           uvm_analysis_port                 -     @5485            
          seq_item_port      uvm_seq_item_pull_port            -     @5475            
          m_num_sent         integral                          32    'h0              
        arsqr                axi_sequencer                     -     @5505            
          rsp_export         uvm_analysis_export               -     @5514            
          seq_item_export    uvm_seq_item_pull_imp             -     @5632            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        awdrv                uvm_driver #(REQ,RSP)             -     @4938            
          item_read_imp      uvm_analysis_port                 -     @4967            
          rsp_port           uvm_analysis_port                 -     @4957            
          seq_item_port      uvm_seq_item_pull_port            -     @4947            
          m_num_sent         integral                          32    'h0              
        awsqr                axi_sequencer                     -     @4977            
          rsp_export         uvm_analysis_export               -     @4986            
          seq_item_export    uvm_seq_item_pull_imp             -     @5104            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        bdrv                 uvm_driver #(REQ,RSP)             -     @5290            
          item_read_imp      uvm_analysis_port                 -     @5319            
          rsp_port           uvm_analysis_port                 -     @5309            
          seq_item_port      uvm_seq_item_pull_port            -     @5299            
          m_num_sent         integral                          32    'h0              
        bsqr                 axi_sequencer                     -     @5329            
          rsp_export         uvm_analysis_export               -     @5338            
          seq_item_export    uvm_seq_item_pull_imp             -     @5456            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        rdrv                 uvm_driver #(REQ,RSP)             -     @5642            
          item_read_imp      uvm_analysis_port                 -     @5671            
          rsp_port           uvm_analysis_port                 -     @5661            
          seq_item_port      uvm_seq_item_pull_port            -     @5651            
          m_num_sent         integral                          32    'h0              
        rsqr                 axi_sequencer                     -     @5681            
          rsp_export         uvm_analysis_export               -     @5690            
          seq_item_export    uvm_seq_item_pull_imp             -     @5808            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        wdrv                 uvm_driver #(REQ,RSP)             -     @5114            
          item_read_imp      uvm_analysis_port                 -     @5143            
          rsp_port           uvm_analysis_port                 -     @5133            
          seq_item_port      uvm_seq_item_pull_port            -     @5123            
          m_num_sent         integral                          32    'h0              
        wsqr                 axi_sequencer                     -     @5153            
          rsp_export         uvm_analysis_export               -     @5162            
          seq_item_export    uvm_seq_item_pull_imp             -     @5280            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
      state                  axi_state                         -     @4690            
        ar2r_imp             uvm_analysis_imp_ar2r             -     @4759            
        ar_imp               uvm_analysis_imp_ar               -     @4729            
        aw2b_imp             uvm_analysis_imp_aw2b             -     @4749            
        aw_imp               uvm_analysis_imp_aw               -     @4699            
        b_imp                uvm_analysis_imp_b                -     @4719            
        item_rtr_port        uvm_analysis_port                 -     @4779            
        item_wtr_port        uvm_analysis_port                 -     @4769            
        r_imp                uvm_analysis_imp_r                -     @4739            
        w_imp                uvm_analysis_imp_w                -     @4709            
        avg_rate             integral                          32    'h0              
        exp_rate             integral                          32    'h0              
        win_size             integral                          32    'h0              
        bqnum_for_slaseq     integral                          32    'h0              
        rq_from_model_num    integral                          32    'h0              
      vsqr                   axi_virtual_sequencer             -     @4798            
        rsp_export           uvm_analysis_export               -     @4807            
        seq_item_export      uvm_seq_item_pull_imp             -     @4925            
        arbitration_queue    array                             0     -                
        lock_queue           array                             0     -                
        num_last_reqs        integral                          32    'd1              
        num_last_rsps        integral                          32    'd1              
      cfg                    axi_cfg                           -     @397             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    SLAVE            
        write_latency_mode   latency_mode_enum                 32    TRANSACTION_FIRST
        read_latency_mode    latency_mode_enum                 32    TRANSACTION_FIRST
        clatency             axi_latency                       -     @434             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
    refm                     ConvX_reference_model             -     @527             
      trans_num_idx          integral                          32    'h0              
    subsys_mon               ConvX_subsystem_monitor           -     @540             
      IFMAP_rtr_imp          uvm_analysis_imp_axi_rtr_IFMAP    -     @559             
      IFMAP_wtr_imp          uvm_analysis_imp_axi_wtr_IFMAP    -     @549             
      OFMAP_rtr_imp          uvm_analysis_imp_axi_rtr_OFMAP    -     @599             
      OFMAP_wtr_imp          uvm_analysis_imp_axi_wtr_OFMAP    -     @589             
      WTMAP_rtr_imp          uvm_analysis_imp_axi_rtr_WTMAP    -     @579             
      WTMAP_wtr_imp          uvm_analysis_imp_axi_wtr_WTMAP    -     @569             
      control_rtr_imp        uvm_analysis_imp_axi_rtr_control  -     @619             
      control_wtr_imp        uvm_analysis_imp_axi_wtr_control  -     @609             
      scbd                   ConvX_scoreboard                  -     @5891            
        refm                 ConvX_reference_model             -     @527             
          trans_num_idx      integral                          32    'h0              
    refm                     ConvX_reference_model             -     @527             
    ConvX_virtual_sqr        ConvX_virtual_sequencer           -     @629             
    ConvX_cfg                ConvX_config                      -     @395             
      IFMAP_cfg              axi_cfg                           -     @396             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    SLAVE            
        write_latency_mode   latency_mode_enum                 32    TRANSACTION_FIRST
        read_latency_mode    latency_mode_enum                 32    TRANSACTION_FIRST
        clatency             axi_latency                       -     @400             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
      WTMAP_cfg              axi_cfg                           -     @397             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    SLAVE            
        write_latency_mode   latency_mode_enum                 32    TRANSACTION_FIRST
        read_latency_mode    latency_mode_enum                 32    TRANSACTION_FIRST
        clatency             axi_latency                       -     @434             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
      OFMAP_cfg              axi_cfg                           -     @398             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    SLAVE            
        write_latency_mode   latency_mode_enum                 32    TRANSACTION_FIRST
        read_latency_mode    latency_mode_enum                 32    TRANSACTION_FIRST
        clatency             axi_latency                       -     @465             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
      control_cfg            axi_cfg                           -     @399             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    MASTER           
        write_latency_mode   latency_mode_enum                 32    CHANNEL_FIRST    
        read_latency_mode    latency_mode_enum                 32    CHANNEL_FIRST    
        clatency             axi_latency                       -     @496             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
      check_ena              integral                          32    'h0              
      cover_ena              integral                          32    'h0              
--------------------------------------------------------------------------------------

UVM_INFO C:/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"


Out of memory on request for a fresh 8388608 bytes
Total memory consumed so far :4077439384 bytes
Command failed: Simulator command interrupted.

Simulation engine not responding
The simulator has terminated in an unexpected manner.  Please review the simulation log (xsim.log) for details.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:09:34 . Memory (MB): peak = 215.527 ; gain = 0.000
## quit
INFO: [Common 17-206] Exiting xsim at Thu Sep  4 11:07:16 2025...
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
ERROR: 
INFO: [HLS 200-112] Total CPU user time: 12 seconds. Total CPU system time: 7 seconds. Total elapsed time: 913.875 seconds; peak allocated memory: 240.820 MB.
