<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p343" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_343{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_343{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_343{left:551px;bottom:1141px;letter-spacing:-0.14px;}
#t4_343{left:70px;bottom:1079px;letter-spacing:0.18px;}
#t5_343{left:151px;bottom:1079px;letter-spacing:0.21px;}
#t6_343{left:70px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.84px;}
#t7_343{left:70px;bottom:1037px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t8_343{left:70px;bottom:1020px;letter-spacing:-0.22px;word-spacing:-0.4px;}
#t9_343{left:70px;bottom:996px;letter-spacing:-0.14px;word-spacing:-1.16px;}
#ta_343{left:70px;bottom:979px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tb_343{left:70px;bottom:962px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tc_343{left:70px;bottom:938px;letter-spacing:-0.15px;word-spacing:-0.6px;}
#td_343{left:70px;bottom:921px;letter-spacing:-0.15px;word-spacing:-0.7px;}
#te_343{left:70px;bottom:904px;letter-spacing:-0.19px;word-spacing:-0.45px;}
#tf_343{left:70px;bottom:888px;letter-spacing:-0.23px;word-spacing:-0.34px;}
#tg_343{left:70px;bottom:863px;letter-spacing:-0.14px;word-spacing:-0.98px;}
#th_343{left:70px;bottom:846px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#ti_343{left:70px;bottom:830px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_343{left:70px;bottom:805px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tk_343{left:70px;bottom:788px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tl_343{left:70px;bottom:771px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tm_343{left:70px;bottom:703px;letter-spacing:0.17px;}
#tn_343{left:151px;bottom:703px;letter-spacing:0.21px;word-spacing:-0.04px;}
#to_343{left:70px;bottom:680px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tp_343{left:266px;bottom:680px;}
#tq_343{left:272px;bottom:680px;letter-spacing:-0.19px;}
#tr_343{left:303px;bottom:680px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ts_343{left:70px;bottom:663px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tt_343{left:70px;bottom:640px;letter-spacing:-0.15px;word-spacing:-1.19px;}
#tu_343{left:70px;bottom:623px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#tv_343{left:70px;bottom:606px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tw_343{left:485px;bottom:606px;}
#tx_343{left:494px;bottom:606px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#ty_343{left:70px;bottom:590px;letter-spacing:-0.19px;}
#tz_343{left:238px;bottom:590px;}
#t10_343{left:241px;bottom:590px;letter-spacing:-0.15px;word-spacing:-1.21px;}
#t11_343{left:70px;bottom:573px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t12_343{left:70px;bottom:556px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#t13_343{left:70px;bottom:533px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t14_343{left:319px;bottom:533px;}
#t15_343{left:328px;bottom:533px;letter-spacing:-0.17px;word-spacing:-0.39px;}
#t16_343{left:384px;bottom:533px;}
#t17_343{left:388px;bottom:533px;letter-spacing:-0.14px;word-spacing:-0.31px;}
#t18_343{left:490px;bottom:533px;}
#t19_343{left:494px;bottom:533px;letter-spacing:-0.16px;word-spacing:-0.25px;}
#t1a_343{left:620px;bottom:533px;}
#t1b_343{left:624px;bottom:533px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t1c_343{left:70px;bottom:516px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t1d_343{left:173px;bottom:516px;}
#t1e_343{left:176px;bottom:516px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t1f_343{left:70px;bottom:499px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1g_343{left:70px;bottom:477px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1h_343{left:70px;bottom:460px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1i_343{left:70px;bottom:433px;}
#t1j_343{left:96px;bottom:437px;letter-spacing:-0.16px;word-spacing:-0.63px;}
#t1k_343{left:96px;bottom:420px;letter-spacing:-0.17px;word-spacing:-0.4px;}
#t1l_343{left:96px;bottom:403px;letter-spacing:-0.16px;word-spacing:-0.96px;}
#t1m_343{left:96px;bottom:386px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#t1n_343{left:70px;bottom:360px;}
#t1o_343{left:96px;bottom:364px;letter-spacing:-0.16px;word-spacing:-0.87px;}
#t1p_343{left:448px;bottom:364px;}
#t1q_343{left:455px;bottom:364px;letter-spacing:-0.15px;word-spacing:-0.87px;}
#t1r_343{left:507px;bottom:364px;}
#t1s_343{left:515px;bottom:364px;letter-spacing:-0.19px;word-spacing:-0.83px;}
#t1t_343{left:96px;bottom:347px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#t1u_343{left:424px;bottom:347px;}
#t1v_343{left:428px;bottom:347px;letter-spacing:-0.14px;word-spacing:-0.31px;}
#t1w_343{left:530px;bottom:347px;}
#t1x_343{left:534px;bottom:347px;letter-spacing:-0.13px;word-spacing:-0.37px;}
#t1y_343{left:96px;bottom:330px;letter-spacing:-0.19px;word-spacing:-1.01px;}
#t1z_343{left:288px;bottom:330px;}
#t20_343{left:295px;bottom:330px;letter-spacing:-0.18px;word-spacing:-1px;}
#t21_343{left:70px;bottom:304px;}
#t22_343{left:96px;bottom:307px;letter-spacing:-0.22px;word-spacing:-0.38px;}
#t23_343{left:600px;bottom:307px;}
#t24_343{left:604px;bottom:307px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t25_343{left:96px;bottom:290px;letter-spacing:-0.17px;word-spacing:-0.51px;}
#t26_343{left:218px;bottom:290px;}
#t27_343{left:222px;bottom:290px;letter-spacing:-0.15px;word-spacing:-0.2px;}
#t28_343{left:324px;bottom:290px;}
#t29_343{left:328px;bottom:290px;letter-spacing:-0.13px;word-spacing:-0.44px;}
#t2a_343{left:512px;bottom:290px;}
#t2b_343{left:520px;bottom:290px;letter-spacing:-0.2px;word-spacing:-0.4px;}
#t2c_343{left:96px;bottom:273px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t2d_343{left:713px;bottom:273px;}
#t2e_343{left:717px;bottom:273px;letter-spacing:-0.13px;word-spacing:-0.35px;}
#t2f_343{left:96px;bottom:257px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t2g_343{left:96px;bottom:240px;letter-spacing:-0.16px;}
#t2h_343{left:70px;bottom:213px;}
#t2i_343{left:96px;bottom:217px;letter-spacing:-0.16px;word-spacing:-1.43px;}
#t2j_343{left:718px;bottom:217px;}
#t2k_343{left:722px;bottom:217px;}
#t2l_343{left:733px;bottom:217px;letter-spacing:-0.15px;word-spacing:-1.54px;}
#t2m_343{left:823px;bottom:217px;}
#t2n_343{left:827px;bottom:217px;letter-spacing:4.71px;}
#t2o_343{left:96px;bottom:200px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t2p_343{left:162px;bottom:200px;}
#t2q_343{left:170px;bottom:200px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t2r_343{left:70px;bottom:177px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t2s_343{left:70px;bottom:160px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t2t_343{left:70px;bottom:144px;letter-spacing:-0.14px;word-spacing:-0.47px;}

.s1_343{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_343{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_343{font-size:21px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s4_343{font-size:14px;font-family:Verdana_13-;color:#000;}
.s5_343{font-size:14px;font-family:Verdana-Bold_pgt;color:#000;}
.s6_343{font-size:14px;font-family:Verdana-Italic_142;color:#000;}
.s7_343{font-size:21px;font-family:TimesNewRoman_143;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts343" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_143;
	src: url("fonts/TimesNewRoman_143.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_pgt;
	src: url("fonts/Verdana-Bold_pgt.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_142;
	src: url("fonts/Verdana-Italic_142.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg343Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg343" style="-webkit-user-select: none;"><object width="935" height="1210" data="343/343.svg" type="image/svg+xml" id="pdf343" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_343" class="t s1_343">Vol. 1 </span><span id="t2_343" class="t s1_343">13-27 </span>
<span id="t3_343" class="t s2_343">MANAGING STATE USING THE XSAVE FEATURE SET </span>
<span id="t4_343" class="t s3_343">13.13 </span><span id="t5_343" class="t s3_343">MEMORY ACCESSES BY THE XSAVE FEATURE SET </span>
<span id="t6_343" class="t s4_343">Each instruction in the XSAVE feature set operates on a set of XSAVE-managed state components. The specific set </span>
<span id="t7_343" class="t s4_343">of components on which an instruction operates is determined by the values of XCR0, the IA32_XSS MSR, </span>
<span id="t8_343" class="t s4_343">EDX:EAX, and (for XRSTOR and XRSTORS) the XSAVE header. </span>
<span id="t9_343" class="t s4_343">Section 13.4 provides the details necessary to determine the location of each state component for any execution of </span>
<span id="ta_343" class="t s4_343">an instruction in the XSAVE feature set. An execution of an instruction in the XSAVE feature set may access any </span>
<span id="tb_343" class="t s4_343">byte of any state component on which that execution operates. </span>
<span id="tc_343" class="t s4_343">Section 13.5 provides details of the different XSAVE-managed state components. Some portions of some of these </span>
<span id="td_343" class="t s4_343">components are accessible only in 64-bit mode. Executions of XRSTOR and XRSTORS outside 64-bit mode will not </span>
<span id="te_343" class="t s4_343">update those portions; executions of XSAVE, XSAVEC, XSAVEOPT, and XSAVES will not modify the corresponding </span>
<span id="tf_343" class="t s4_343">locations in memory. </span>
<span id="tg_343" class="t s4_343">Despite this fact, any execution of these instructions outside 64-bit mode may access any byte in any state compo- </span>
<span id="th_343" class="t s4_343">nent on which that execution operates — even those at addresses corresponding to registers that are accessible </span>
<span id="ti_343" class="t s4_343">only in 64-bit mode. As result, such an execution may incur a fault due to an attempt to access such an address. </span>
<span id="tj_343" class="t s4_343">For example, an execution of XSAVE outside 64-bit mode may incur a page fault if paging does not map as </span>
<span id="tk_343" class="t s4_343">read/write the section of the XSAVE area containing state component 7 (Hi16_ZMM state) — despite the fact that </span>
<span id="tl_343" class="t s4_343">state component 7 can be accessed only in 64-bit mode. </span>
<span id="tm_343" class="t s3_343">13.14 </span><span id="tn_343" class="t s3_343">EXTENDED FEATURE DISABLE (XFD) </span>
<span id="to_343" class="t s5_343">Extended feature disable </span><span id="tp_343" class="t s4_343">(</span><span id="tq_343" class="t s5_343">XFD</span><span id="tr_343" class="t s4_343">) is an extension to the XSAVE feature set that allows an operating system to </span>
<span id="ts_343" class="t s4_343">enable a feature while preventing specific user threads from using the feature. This section describes XFD. </span>
<span id="tt_343" class="t s4_343">As noted in Section 13.2, a processor that supports XFD enumerates CPUID.(EAX=0DH,ECX=1):EAX[4] as 1. Such </span>
<span id="tu_343" class="t s4_343">a processor supports two new MSRs: IA32_XFD (MSR address 1C4H) and IA32_XFD_ERR (MSR address 1C5H). </span>
<span id="tv_343" class="t s4_343">Each of these MSRs contains a state-component bitmap. Bit </span><span id="tw_343" class="t s6_343">i </span><span id="tx_343" class="t s4_343">of either MSR can be set to 1 only if </span>
<span id="ty_343" class="t s4_343">CPUID.(EAX=0DH,ECX=</span><span id="tz_343" class="t s6_343">i</span><span id="t10_343" class="t s4_343">):ECX[2] is enumerated as 1 (see Section 13.2). An execution of WRMSR that attempts to </span>
<span id="t11_343" class="t s4_343">set an unsupported bit in either MSR causes a general-protection fault (#GP). The reset values of both of these </span>
<span id="t12_343" class="t s4_343">MSRs is zero. </span>
<span id="t13_343" class="t s4_343">XFD is enabled for state component </span><span id="t14_343" class="t s6_343">i </span><span id="t15_343" class="t s4_343">if XCR0[</span><span id="t16_343" class="t s6_343">i</span><span id="t17_343" class="t s4_343">] = IA32_XFD[</span><span id="t18_343" class="t s6_343">i</span><span id="t19_343" class="t s4_343">] = 1. (IA32_XFD[</span><span id="t1a_343" class="t s6_343">i</span><span id="t1b_343" class="t s4_343">] does not affect processor oper- </span>
<span id="t1c_343" class="t s4_343">ations if XCR0[</span><span id="t1d_343" class="t s6_343">i</span><span id="t1e_343" class="t s4_343">] = 0.) When XFD is enabled for a state component, any instruction that would access that state </span>
<span id="t1f_343" class="t s4_343">component does not execute and instead generates an device-not-available exception (#NM). </span>
<span id="t1g_343" class="t s4_343">Exceptions are made for certain instructions (including those that initialize the state component). The following </span>
<span id="t1h_343" class="t s4_343">items provide details: </span>
<span id="t1i_343" class="t s7_343">• </span><span id="t1j_343" class="t s4_343">LDTILECFG and TILERELEASE initialize the TILEDATA state component. An execution of either of these instruc- </span>
<span id="t1k_343" class="t s4_343">tions does not generate #NM when XCR0[18] = IA32_XFD[18] = 1; instead, it initializes TILEDATA normally. </span>
<span id="t1l_343" class="t s4_343">(Note that STTILECFG does not use the TILEDATA state component. Thus, an execution of this instruction does </span>
<span id="t1m_343" class="t s4_343">not generate #NM when XCR0[18] = IA32_XFD[18] = 1.) </span>
<span id="t1n_343" class="t s7_343">• </span><span id="t1o_343" class="t s4_343">If XRSTOR or XRSTORS is loading state component </span><span id="t1p_343" class="t s6_343">i </span><span id="t1q_343" class="t s4_343">and bit </span><span id="t1r_343" class="t s6_343">i </span><span id="t1s_343" class="t s4_343">of XSTATE_BV field of the XSAVE header is 0, the </span>
<span id="t1t_343" class="t s4_343">instruction does not generate #NM when XCR0[</span><span id="t1u_343" class="t s6_343">i</span><span id="t1v_343" class="t s4_343">] = IA32_XFD[</span><span id="t1w_343" class="t s6_343">i</span><span id="t1x_343" class="t s4_343">] = 1; instead, it initializes the state </span>
<span id="t1y_343" class="t s4_343">component normally. (If bit </span><span id="t1z_343" class="t s6_343">i </span><span id="t20_343" class="t s4_343">of XSTATE_BV field of the XSAVE header is 1, the instruction does generate #NM.) </span>
<span id="t21_343" class="t s7_343">• </span><span id="t22_343" class="t s4_343">If XSAVE, XSAVEC, XSAVEOPT, or XSAVES is saving the state component </span><span id="t23_343" class="t s6_343">i</span><span id="t24_343" class="t s4_343">, the instruction does not generate </span>
<span id="t25_343" class="t s4_343">#NM when XCR0[</span><span id="t26_343" class="t s6_343">i</span><span id="t27_343" class="t s4_343">] = IA32_XFD[</span><span id="t28_343" class="t s6_343">i</span><span id="t29_343" class="t s4_343">] = 1; instead, it saves bit </span><span id="t2a_343" class="t s6_343">i </span><span id="t2b_343" class="t s4_343">of XSTATE_BV field of the XSAVE header as 0 </span>
<span id="t2c_343" class="t s4_343">(indicating that the state component is in its initialized state); this occurs even if XINUSE[</span><span id="t2d_343" class="t s6_343">i</span><span id="t2e_343" class="t s4_343">] = 1. With the </span>
<span id="t2f_343" class="t s4_343">exception of XSAVE, no data is saved for the state component (XSAVE saves the initial value of the state </span>
<span id="t2g_343" class="t s4_343">component). </span>
<span id="t2h_343" class="t s7_343">• </span><span id="t2i_343" class="t s4_343">Enclave entry instructions (ENCLU[EENTER] and ENCLU[ERESUME]) generate #NM if XCR0[</span><span id="t2j_343" class="t s6_343">i</span><span id="t2k_343" class="t s4_343">] </span><span id="t2l_343" class="t s4_343">= IA32_XFD[</span><span id="t2m_343" class="t s6_343">i</span><span id="t2n_343" class="t s4_343">]= </span>
<span id="t2o_343" class="t s4_343">1 and bit </span><span id="t2p_343" class="t s6_343">i </span><span id="t2q_343" class="t s4_343">is set in XFRM field in the attributes of the enclave being entered. </span>
<span id="t2r_343" class="t s4_343">When XFD causes an instruction to generate #NM, the processor loads the IA32_XFD_ERR MSR to identify the </span>
<span id="t2s_343" class="t s4_343">disabled state component(s). Specifically, the MSR is loaded with the logical AND of the IA32_XFD MSR and the </span>
<span id="t2t_343" class="t s4_343">bitmap corresponding to the state component(s) required by the faulting instruction. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
