/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms and conditions of the GNU General Public License,
 * version 2, as published by the Free Software Foundation.
 *
 * This program is distributed with the hope that it will be useful, but without
 * any warranty; without even the implied warranty of merchantability or
 * fitness for a particular purpose.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301, USA
 *
 * $brcm_Workfile: bchp_pri_arb_control_regs.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 5/14/09 1:34a $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed May 13 17:40:51 2009
 *                 MD5 Checksum         397c7e3e68fca5836958d6d3dcfe31f9
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7630/rdb/b0/bchp_pri_arb_control_regs.h $
 * 
 * Hydra_Software_Devel/1   5/14/09 1:34a tdo
 * PR55087: Initial check in
 *
 ***************************************************************************/

#ifndef BCHP_PRI_ARB_CONTROL_REGS_H__
#define BCHP_PRI_ARB_CONTROL_REGS_H__

/***************************************************************************
 *PRI_ARB_CONTROL_REGS - PRIMARY_ARB control registers
 ***************************************************************************/
#define BCHP_PRI_ARB_CONTROL_REGS_CONC_CTL       0x0040bb00 /* Client concentrator bus (CCB) address space control */
#define BCHP_PRI_ARB_CONTROL_REGS_REFRESH_CTL_0  0x0040bb04 /* Refresh client control for ddr interface #0 */
#define BCHP_PRI_ARB_CONTROL_REGS_REFRESH_CTL_1  0x0040bb08 /* Refresh client control for ddr interface #1 */
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_CTL_0 0x0040bb0c /* Write timeout control for ddr interface #0 */
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_CTL_1 0x0040bb10 /* Write timeout control for ddr interface #1 */
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_STS_0 0x0040bb14 /* Write timeout status for ddr interface #0 */
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_STS_1 0x0040bb18 /* Write timeout status for ddr interface #1 */
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_CLR_0 0x0040bb1c /* Write timeout status clear for ddr interface #0 */
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_CLR_1 0x0040bb20 /* Write timeout status clear for ddr interface #1 */
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_BAD_CONC 0x0040bb24 /* Write timeout bad concentrators */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_CTL   0x0040bb28 /* Performance Monitor Control */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_CLR   0x0040bb2c /* Performance Monitor Clear Counts */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_EVENTS_0 0x0040bb30 /* Performance Monitor Events for ddr interface #0 */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_EVENTS_1 0x0040bb34 /* Performance Monitor Events for ddr interface #1 */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_SUM_0 0x0040bb38 /* Performance Monitor Sum of Latencies for ddr interface #0 */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_SUM_1 0x0040bb3c /* Performance Monitor Sum of Latencies for ddr interface #1 */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_SIZE_SUM_0 0x0040bb40 /* Performance Monitor Sum of Request Sizes for ddr interface #0 */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_SIZE_SUM_1 0x0040bb44 /* Performance Monitor Sum of Request Sizes for ddr interface #1 */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_MAX_0 0x0040bb48 /* Performance Monitor Maximum Latency for ddr interface #0 */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_MAX_1 0x0040bb4c /* Performance Monitor Maximum Latency for ddr interface #1 */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A 0x0040bb50 /* Performance Monitor Client Access bits 31:0 for ddr interface #0 */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0B 0x0040bb54 /* Performance Monitor Client Access bits 55:32 for ddr interface #0 */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A 0x0040bb58 /* Performance Monitor Client Access bits 31:0 for ddr interface #1 */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1B 0x0040bb5c /* Performance Monitor Client Access bits 55:32 for ddr interface #1 */
#define BCHP_PRI_ARB_CONTROL_REGS_MASTER_CTL     0x0040bb60 /* Master Control */

/***************************************************************************
 *CONC_CTL - Client concentrator bus (CCB) address space control
 ***************************************************************************/
/* PRI_ARB_CONTROL_REGS :: CONC_CTL :: reserved0 [31:06] */
#define BCHP_PRI_ARB_CONTROL_REGS_CONC_CTL_reserved0_MASK          0xffffffc0
#define BCHP_PRI_ARB_CONTROL_REGS_CONC_CTL_reserved0_SHIFT         6

/* PRI_ARB_CONTROL_REGS :: CONC_CTL :: pixmap_bndry [05:04] */
#define BCHP_PRI_ARB_CONTROL_REGS_CONC_CTL_pixmap_bndry_MASK       0x00000030
#define BCHP_PRI_ARB_CONTROL_REGS_CONC_CTL_pixmap_bndry_SHIFT      4

/* PRI_ARB_CONTROL_REGS :: CONC_CTL :: reserved_for_eco1 [03:03] */
#define BCHP_PRI_ARB_CONTROL_REGS_CONC_CTL_reserved_for_eco1_MASK  0x00000008
#define BCHP_PRI_ARB_CONTROL_REGS_CONC_CTL_reserved_for_eco1_SHIFT 3

/* PRI_ARB_CONTROL_REGS :: CONC_CTL :: addr_bndry [02:00] */
#define BCHP_PRI_ARB_CONTROL_REGS_CONC_CTL_addr_bndry_MASK         0x00000007
#define BCHP_PRI_ARB_CONTROL_REGS_CONC_CTL_addr_bndry_SHIFT        0

/***************************************************************************
 *REFRESH_CTL_0 - Refresh client control for ddr interface #0
 ***************************************************************************/
/* PRI_ARB_CONTROL_REGS :: REFRESH_CTL_0 :: reserved0 [31:13] */
#define BCHP_PRI_ARB_CONTROL_REGS_REFRESH_CTL_0_reserved0_MASK     0xffffe000
#define BCHP_PRI_ARB_CONTROL_REGS_REFRESH_CTL_0_reserved0_SHIFT    13

/* PRI_ARB_CONTROL_REGS :: REFRESH_CTL_0 :: enable [12:12] */
#define BCHP_PRI_ARB_CONTROL_REGS_REFRESH_CTL_0_enable_MASK        0x00001000
#define BCHP_PRI_ARB_CONTROL_REGS_REFRESH_CTL_0_enable_SHIFT       12

/* PRI_ARB_CONTROL_REGS :: REFRESH_CTL_0 :: period [11:00] */
#define BCHP_PRI_ARB_CONTROL_REGS_REFRESH_CTL_0_period_MASK        0x00000fff
#define BCHP_PRI_ARB_CONTROL_REGS_REFRESH_CTL_0_period_SHIFT       0

/***************************************************************************
 *REFRESH_CTL_1 - Refresh client control for ddr interface #1
 ***************************************************************************/
/* PRI_ARB_CONTROL_REGS :: REFRESH_CTL_1 :: reserved0 [31:13] */
#define BCHP_PRI_ARB_CONTROL_REGS_REFRESH_CTL_1_reserved0_MASK     0xffffe000
#define BCHP_PRI_ARB_CONTROL_REGS_REFRESH_CTL_1_reserved0_SHIFT    13

/* PRI_ARB_CONTROL_REGS :: REFRESH_CTL_1 :: enable [12:12] */
#define BCHP_PRI_ARB_CONTROL_REGS_REFRESH_CTL_1_enable_MASK        0x00001000
#define BCHP_PRI_ARB_CONTROL_REGS_REFRESH_CTL_1_enable_SHIFT       12

/* PRI_ARB_CONTROL_REGS :: REFRESH_CTL_1 :: period [11:00] */
#define BCHP_PRI_ARB_CONTROL_REGS_REFRESH_CTL_1_period_MASK        0x00000fff
#define BCHP_PRI_ARB_CONTROL_REGS_REFRESH_CTL_1_period_SHIFT       0

/***************************************************************************
 *WR_TIMEOUT_CTL_0 - Write timeout control for ddr interface #0
 ***************************************************************************/
/* PRI_ARB_CONTROL_REGS :: WR_TIMEOUT_CTL_0 :: reserved0 [31:13] */
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_CTL_0_reserved0_MASK  0xffffe000
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_CTL_0_reserved0_SHIFT 13

/* PRI_ARB_CONTROL_REGS :: WR_TIMEOUT_CTL_0 :: enable [12:12] */
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_CTL_0_enable_MASK     0x00001000
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_CTL_0_enable_SHIFT    12

/* PRI_ARB_CONTROL_REGS :: WR_TIMEOUT_CTL_0 :: period [11:00] */
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_CTL_0_period_MASK     0x00000fff
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_CTL_0_period_SHIFT    0

/***************************************************************************
 *WR_TIMEOUT_CTL_1 - Write timeout control for ddr interface #1
 ***************************************************************************/
/* PRI_ARB_CONTROL_REGS :: WR_TIMEOUT_CTL_1 :: reserved0 [31:13] */
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_CTL_1_reserved0_MASK  0xffffe000
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_CTL_1_reserved0_SHIFT 13

/* PRI_ARB_CONTROL_REGS :: WR_TIMEOUT_CTL_1 :: enable [12:12] */
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_CTL_1_enable_MASK     0x00001000
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_CTL_1_enable_SHIFT    12

/* PRI_ARB_CONTROL_REGS :: WR_TIMEOUT_CTL_1 :: period [11:00] */
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_CTL_1_period_MASK     0x00000fff
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_CTL_1_period_SHIFT    0

/***************************************************************************
 *WR_TIMEOUT_STS_0 - Write timeout status for ddr interface #0
 ***************************************************************************/
/* PRI_ARB_CONTROL_REGS :: WR_TIMEOUT_STS_0 :: reserved0 [31:10] */
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_STS_0_reserved0_MASK  0xfffffc00
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_STS_0_reserved0_SHIFT 10

/* PRI_ARB_CONTROL_REGS :: WR_TIMEOUT_STS_0 :: long [09:09] */
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_STS_0_long_MASK       0x00000200
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_STS_0_long_SHIFT      9

/* PRI_ARB_CONTROL_REGS :: WR_TIMEOUT_STS_0 :: short [08:08] */
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_STS_0_short_MASK      0x00000100
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_STS_0_short_SHIFT     8

/* PRI_ARB_CONTROL_REGS :: WR_TIMEOUT_STS_0 :: reserved1 [07:07] */
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_STS_0_reserved1_MASK  0x00000080
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_STS_0_reserved1_SHIFT 7

/* PRI_ARB_CONTROL_REGS :: WR_TIMEOUT_STS_0 :: client [06:00] */
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_STS_0_client_MASK     0x0000007f
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_STS_0_client_SHIFT    0

/***************************************************************************
 *WR_TIMEOUT_STS_1 - Write timeout status for ddr interface #1
 ***************************************************************************/
/* PRI_ARB_CONTROL_REGS :: WR_TIMEOUT_STS_1 :: reserved0 [31:10] */
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_STS_1_reserved0_MASK  0xfffffc00
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_STS_1_reserved0_SHIFT 10

/* PRI_ARB_CONTROL_REGS :: WR_TIMEOUT_STS_1 :: long [09:09] */
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_STS_1_long_MASK       0x00000200
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_STS_1_long_SHIFT      9

/* PRI_ARB_CONTROL_REGS :: WR_TIMEOUT_STS_1 :: short [08:08] */
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_STS_1_short_MASK      0x00000100
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_STS_1_short_SHIFT     8

/* PRI_ARB_CONTROL_REGS :: WR_TIMEOUT_STS_1 :: reserved1 [07:07] */
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_STS_1_reserved1_MASK  0x00000080
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_STS_1_reserved1_SHIFT 7

/* PRI_ARB_CONTROL_REGS :: WR_TIMEOUT_STS_1 :: client [06:00] */
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_STS_1_client_MASK     0x0000007f
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_STS_1_client_SHIFT    0

/***************************************************************************
 *WR_TIMEOUT_CLR_0 - Write timeout status clear for ddr interface #0
 ***************************************************************************/
/* PRI_ARB_CONTROL_REGS :: WR_TIMEOUT_CLR_0 :: reserved0 [31:01] */
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_CLR_0_reserved0_MASK  0xfffffffe
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_CLR_0_reserved0_SHIFT 1

/* PRI_ARB_CONTROL_REGS :: WR_TIMEOUT_CLR_0 :: clear [00:00] */
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_CLR_0_clear_MASK      0x00000001
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_CLR_0_clear_SHIFT     0

/***************************************************************************
 *WR_TIMEOUT_CLR_1 - Write timeout status clear for ddr interface #1
 ***************************************************************************/
/* PRI_ARB_CONTROL_REGS :: WR_TIMEOUT_CLR_1 :: reserved0 [31:01] */
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_CLR_1_reserved0_MASK  0xfffffffe
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_CLR_1_reserved0_SHIFT 1

/* PRI_ARB_CONTROL_REGS :: WR_TIMEOUT_CLR_1 :: clear [00:00] */
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_CLR_1_clear_MASK      0x00000001
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_CLR_1_clear_SHIFT     0

/***************************************************************************
 *WR_TIMEOUT_BAD_CONC - Write timeout bad concentrators
 ***************************************************************************/
/* PRI_ARB_CONTROL_REGS :: WR_TIMEOUT_BAD_CONC :: reserved0 [31:19] */
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_BAD_CONC_reserved0_MASK 0xfff80000
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_BAD_CONC_reserved0_SHIFT 19

/* PRI_ARB_CONTROL_REGS :: WR_TIMEOUT_BAD_CONC :: CONC_18 [18:18] */
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_BAD_CONC_CONC_18_MASK 0x00040000
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_BAD_CONC_CONC_18_SHIFT 18

/* PRI_ARB_CONTROL_REGS :: WR_TIMEOUT_BAD_CONC :: CONC_17 [17:17] */
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_BAD_CONC_CONC_17_MASK 0x00020000
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_BAD_CONC_CONC_17_SHIFT 17

/* PRI_ARB_CONTROL_REGS :: WR_TIMEOUT_BAD_CONC :: CONC_16 [16:16] */
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_BAD_CONC_CONC_16_MASK 0x00010000
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_BAD_CONC_CONC_16_SHIFT 16

/* PRI_ARB_CONTROL_REGS :: WR_TIMEOUT_BAD_CONC :: CONC_15 [15:15] */
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_BAD_CONC_CONC_15_MASK 0x00008000
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_BAD_CONC_CONC_15_SHIFT 15

/* PRI_ARB_CONTROL_REGS :: WR_TIMEOUT_BAD_CONC :: CONC_14 [14:14] */
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_BAD_CONC_CONC_14_MASK 0x00004000
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_BAD_CONC_CONC_14_SHIFT 14

/* PRI_ARB_CONTROL_REGS :: WR_TIMEOUT_BAD_CONC :: CONC_13 [13:13] */
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_BAD_CONC_CONC_13_MASK 0x00002000
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_BAD_CONC_CONC_13_SHIFT 13

/* PRI_ARB_CONTROL_REGS :: WR_TIMEOUT_BAD_CONC :: CONC_12 [12:12] */
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_BAD_CONC_CONC_12_MASK 0x00001000
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_BAD_CONC_CONC_12_SHIFT 12

/* PRI_ARB_CONTROL_REGS :: WR_TIMEOUT_BAD_CONC :: CONC_11 [11:11] */
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_BAD_CONC_CONC_11_MASK 0x00000800
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_BAD_CONC_CONC_11_SHIFT 11

/* PRI_ARB_CONTROL_REGS :: WR_TIMEOUT_BAD_CONC :: CONC_10 [10:10] */
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_BAD_CONC_CONC_10_MASK 0x00000400
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_BAD_CONC_CONC_10_SHIFT 10

/* PRI_ARB_CONTROL_REGS :: WR_TIMEOUT_BAD_CONC :: CONC_09 [09:09] */
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_BAD_CONC_CONC_09_MASK 0x00000200
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_BAD_CONC_CONC_09_SHIFT 9

/* PRI_ARB_CONTROL_REGS :: WR_TIMEOUT_BAD_CONC :: CONC_08 [08:08] */
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_BAD_CONC_CONC_08_MASK 0x00000100
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_BAD_CONC_CONC_08_SHIFT 8

/* PRI_ARB_CONTROL_REGS :: WR_TIMEOUT_BAD_CONC :: CONC_07 [07:07] */
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_BAD_CONC_CONC_07_MASK 0x00000080
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_BAD_CONC_CONC_07_SHIFT 7

/* PRI_ARB_CONTROL_REGS :: WR_TIMEOUT_BAD_CONC :: CONC_06 [06:06] */
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_BAD_CONC_CONC_06_MASK 0x00000040
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_BAD_CONC_CONC_06_SHIFT 6

/* PRI_ARB_CONTROL_REGS :: WR_TIMEOUT_BAD_CONC :: CONC_05 [05:05] */
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_BAD_CONC_CONC_05_MASK 0x00000020
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_BAD_CONC_CONC_05_SHIFT 5

/* PRI_ARB_CONTROL_REGS :: WR_TIMEOUT_BAD_CONC :: CONC_04 [04:04] */
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_BAD_CONC_CONC_04_MASK 0x00000010
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_BAD_CONC_CONC_04_SHIFT 4

/* PRI_ARB_CONTROL_REGS :: WR_TIMEOUT_BAD_CONC :: CONC_03 [03:03] */
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_BAD_CONC_CONC_03_MASK 0x00000008
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_BAD_CONC_CONC_03_SHIFT 3

/* PRI_ARB_CONTROL_REGS :: WR_TIMEOUT_BAD_CONC :: CONC_02 [02:02] */
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_BAD_CONC_CONC_02_MASK 0x00000004
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_BAD_CONC_CONC_02_SHIFT 2

/* PRI_ARB_CONTROL_REGS :: WR_TIMEOUT_BAD_CONC :: CONC_01 [01:01] */
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_BAD_CONC_CONC_01_MASK 0x00000002
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_BAD_CONC_CONC_01_SHIFT 1

/* PRI_ARB_CONTROL_REGS :: WR_TIMEOUT_BAD_CONC :: CONC_00 [00:00] */
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_BAD_CONC_CONC_00_MASK 0x00000001
#define BCHP_PRI_ARB_CONTROL_REGS_WR_TIMEOUT_BAD_CONC_CONC_00_SHIFT 0

/***************************************************************************
 *PERF_MON_CTL - Performance Monitor Control
 ***************************************************************************/
/* PRI_ARB_CONTROL_REGS :: PERF_MON_CTL :: reserved0 [31:16] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_CTL_reserved0_MASK      0xffff0000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_CTL_reserved0_SHIFT     16

/* PRI_ARB_CONTROL_REGS :: PERF_MON_CTL :: client_sel [15:08] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_CTL_client_sel_MASK     0x0000ff00
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_CTL_client_sel_SHIFT    8

/* PRI_ARB_CONTROL_REGS :: PERF_MON_CTL :: reserved1 [07:03] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_CTL_reserved1_MASK      0x000000f8
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_CTL_reserved1_SHIFT     3

/* PRI_ARB_CONTROL_REGS :: PERF_MON_CTL :: wr_enable [02:02] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_CTL_wr_enable_MASK      0x00000004
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_CTL_wr_enable_SHIFT     2

/* PRI_ARB_CONTROL_REGS :: PERF_MON_CTL :: rd_enable [01:01] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_CTL_rd_enable_MASK      0x00000002
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_CTL_rd_enable_SHIFT     1

/* PRI_ARB_CONTROL_REGS :: PERF_MON_CTL :: enable [00:00] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_CTL_enable_MASK         0x00000001
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_CTL_enable_SHIFT        0

/***************************************************************************
 *PERF_MON_CLR - Performance Monitor Clear Counts
 ***************************************************************************/
/* PRI_ARB_CONTROL_REGS :: PERF_MON_CLR :: reserved0 [31:01] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_CLR_reserved0_MASK      0xfffffffe
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_CLR_reserved0_SHIFT     1

/* PRI_ARB_CONTROL_REGS :: PERF_MON_CLR :: clear [00:00] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_CLR_clear_MASK          0x00000001
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_CLR_clear_SHIFT         0

/***************************************************************************
 *PERF_MON_EVENTS_0 - Performance Monitor Events for ddr interface #0
 ***************************************************************************/
/* PRI_ARB_CONTROL_REGS :: PERF_MON_EVENTS_0 :: count [31:00] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_EVENTS_0_count_MASK     0xffffffff
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_EVENTS_0_count_SHIFT    0

/***************************************************************************
 *PERF_MON_EVENTS_1 - Performance Monitor Events for ddr interface #1
 ***************************************************************************/
/* PRI_ARB_CONTROL_REGS :: PERF_MON_EVENTS_1 :: count [31:00] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_EVENTS_1_count_MASK     0xffffffff
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_EVENTS_1_count_SHIFT    0

/***************************************************************************
 *PERF_MON_SUM_0 - Performance Monitor Sum of Latencies for ddr interface #0
 ***************************************************************************/
/* PRI_ARB_CONTROL_REGS :: PERF_MON_SUM_0 :: count [31:00] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_SUM_0_count_MASK        0xffffffff
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_SUM_0_count_SHIFT       0

/***************************************************************************
 *PERF_MON_SUM_1 - Performance Monitor Sum of Latencies for ddr interface #1
 ***************************************************************************/
/* PRI_ARB_CONTROL_REGS :: PERF_MON_SUM_1 :: count [31:00] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_SUM_1_count_MASK        0xffffffff
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_SUM_1_count_SHIFT       0

/***************************************************************************
 *PERF_MON_SIZE_SUM_0 - Performance Monitor Sum of Request Sizes for ddr interface #0
 ***************************************************************************/
/* PRI_ARB_CONTROL_REGS :: PERF_MON_SIZE_SUM_0 :: count [31:00] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_SIZE_SUM_0_count_MASK   0xffffffff
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_SIZE_SUM_0_count_SHIFT  0

/***************************************************************************
 *PERF_MON_SIZE_SUM_1 - Performance Monitor Sum of Request Sizes for ddr interface #1
 ***************************************************************************/
/* PRI_ARB_CONTROL_REGS :: PERF_MON_SIZE_SUM_1 :: count [31:00] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_SIZE_SUM_1_count_MASK   0xffffffff
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_SIZE_SUM_1_count_SHIFT  0

/***************************************************************************
 *PERF_MON_MAX_0 - Performance Monitor Maximum Latency for ddr interface #0
 ***************************************************************************/
/* PRI_ARB_CONTROL_REGS :: PERF_MON_MAX_0 :: count [31:00] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_MAX_0_count_MASK        0xffffffff
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_MAX_0_count_SHIFT       0

/***************************************************************************
 *PERF_MON_MAX_1 - Performance Monitor Maximum Latency for ddr interface #1
 ***************************************************************************/
/* PRI_ARB_CONTROL_REGS :: PERF_MON_MAX_1 :: count [31:00] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_MAX_1_count_MASK        0xffffffff
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_MAX_1_count_SHIFT       0

/***************************************************************************
 *PERF_MON_ACCESS_0A - Performance Monitor Client Access bits 31:0 for ddr interface #0
 ***************************************************************************/
/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_0A :: CLIENT_31 [31:31] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_31_MASK 0x80000000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_31_SHIFT 31

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_0A :: CLIENT_30 [30:30] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_30_MASK 0x40000000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_30_SHIFT 30

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_0A :: CLIENT_29 [29:29] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_29_MASK 0x20000000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_29_SHIFT 29

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_0A :: CLIENT_28 [28:28] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_28_MASK 0x10000000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_28_SHIFT 28

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_0A :: CLIENT_27 [27:27] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_27_MASK 0x08000000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_27_SHIFT 27

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_0A :: CLIENT_26 [26:26] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_26_MASK 0x04000000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_26_SHIFT 26

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_0A :: CLIENT_25 [25:25] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_25_MASK 0x02000000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_25_SHIFT 25

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_0A :: CLIENT_24 [24:24] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_24_MASK 0x01000000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_24_SHIFT 24

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_0A :: CLIENT_23 [23:23] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_23_MASK 0x00800000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_23_SHIFT 23

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_0A :: CLIENT_22 [22:22] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_22_MASK 0x00400000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_22_SHIFT 22

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_0A :: CLIENT_21 [21:21] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_21_MASK 0x00200000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_21_SHIFT 21

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_0A :: CLIENT_20 [20:20] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_20_MASK 0x00100000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_20_SHIFT 20

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_0A :: CLIENT_19 [19:19] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_19_MASK 0x00080000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_19_SHIFT 19

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_0A :: CLIENT_18 [18:18] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_18_MASK 0x00040000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_18_SHIFT 18

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_0A :: CLIENT_17 [17:17] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_17_MASK 0x00020000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_17_SHIFT 17

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_0A :: CLIENT_16 [16:16] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_16_MASK 0x00010000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_16_SHIFT 16

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_0A :: CLIENT_15 [15:15] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_15_MASK 0x00008000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_15_SHIFT 15

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_0A :: CLIENT_14 [14:14] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_14_MASK 0x00004000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_14_SHIFT 14

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_0A :: CLIENT_13 [13:13] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_13_MASK 0x00002000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_13_SHIFT 13

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_0A :: CLIENT_12 [12:12] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_12_MASK 0x00001000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_12_SHIFT 12

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_0A :: CLIENT_11 [11:11] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_11_MASK 0x00000800
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_11_SHIFT 11

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_0A :: CLIENT_10 [10:10] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_10_MASK 0x00000400
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_10_SHIFT 10

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_0A :: CLIENT_09 [09:09] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_09_MASK 0x00000200
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_09_SHIFT 9

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_0A :: CLIENT_08 [08:08] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_08_MASK 0x00000100
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_08_SHIFT 8

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_0A :: CLIENT_07 [07:07] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_07_MASK 0x00000080
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_07_SHIFT 7

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_0A :: CLIENT_06 [06:06] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_06_MASK 0x00000040
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_06_SHIFT 6

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_0A :: CLIENT_05 [05:05] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_05_MASK 0x00000020
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_05_SHIFT 5

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_0A :: CLIENT_04 [04:04] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_04_MASK 0x00000010
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_04_SHIFT 4

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_0A :: CLIENT_03 [03:03] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_03_MASK 0x00000008
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_03_SHIFT 3

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_0A :: CLIENT_02 [02:02] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_02_MASK 0x00000004
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_02_SHIFT 2

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_0A :: CLIENT_01 [01:01] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_01_MASK 0x00000002
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_01_SHIFT 1

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_0A :: CLIENT_00 [00:00] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_00_MASK 0x00000001
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0A_CLIENT_00_SHIFT 0

/***************************************************************************
 *PERF_MON_ACCESS_0B - Performance Monitor Client Access bits 55:32 for ddr interface #0
 ***************************************************************************/
/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_0B :: reserved0 [31:24] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0B_reserved0_MASK 0xff000000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0B_reserved0_SHIFT 24

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_0B :: CLIENT_55 [23:23] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0B_CLIENT_55_MASK 0x00800000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0B_CLIENT_55_SHIFT 23

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_0B :: CLIENT_54 [22:22] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0B_CLIENT_54_MASK 0x00400000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0B_CLIENT_54_SHIFT 22

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_0B :: CLIENT_53 [21:21] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0B_CLIENT_53_MASK 0x00200000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0B_CLIENT_53_SHIFT 21

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_0B :: CLIENT_52 [20:20] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0B_CLIENT_52_MASK 0x00100000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0B_CLIENT_52_SHIFT 20

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_0B :: CLIENT_51 [19:19] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0B_CLIENT_51_MASK 0x00080000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0B_CLIENT_51_SHIFT 19

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_0B :: CLIENT_50 [18:18] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0B_CLIENT_50_MASK 0x00040000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0B_CLIENT_50_SHIFT 18

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_0B :: CLIENT_49 [17:17] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0B_CLIENT_49_MASK 0x00020000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0B_CLIENT_49_SHIFT 17

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_0B :: CLIENT_48 [16:16] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0B_CLIENT_48_MASK 0x00010000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0B_CLIENT_48_SHIFT 16

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_0B :: CLIENT_47 [15:15] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0B_CLIENT_47_MASK 0x00008000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0B_CLIENT_47_SHIFT 15

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_0B :: CLIENT_46 [14:14] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0B_CLIENT_46_MASK 0x00004000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0B_CLIENT_46_SHIFT 14

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_0B :: CLIENT_45 [13:13] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0B_CLIENT_45_MASK 0x00002000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0B_CLIENT_45_SHIFT 13

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_0B :: CLIENT_44 [12:12] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0B_CLIENT_44_MASK 0x00001000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0B_CLIENT_44_SHIFT 12

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_0B :: CLIENT_43 [11:11] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0B_CLIENT_43_MASK 0x00000800
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0B_CLIENT_43_SHIFT 11

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_0B :: CLIENT_42 [10:10] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0B_CLIENT_42_MASK 0x00000400
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0B_CLIENT_42_SHIFT 10

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_0B :: CLIENT_41 [09:09] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0B_CLIENT_41_MASK 0x00000200
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0B_CLIENT_41_SHIFT 9

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_0B :: CLIENT_40 [08:08] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0B_CLIENT_40_MASK 0x00000100
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0B_CLIENT_40_SHIFT 8

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_0B :: CLIENT_39 [07:07] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0B_CLIENT_39_MASK 0x00000080
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0B_CLIENT_39_SHIFT 7

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_0B :: CLIENT_38 [06:06] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0B_CLIENT_38_MASK 0x00000040
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0B_CLIENT_38_SHIFT 6

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_0B :: CLIENT_37 [05:05] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0B_CLIENT_37_MASK 0x00000020
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0B_CLIENT_37_SHIFT 5

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_0B :: CLIENT_36 [04:04] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0B_CLIENT_36_MASK 0x00000010
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0B_CLIENT_36_SHIFT 4

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_0B :: CLIENT_35 [03:03] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0B_CLIENT_35_MASK 0x00000008
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0B_CLIENT_35_SHIFT 3

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_0B :: CLIENT_34 [02:02] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0B_CLIENT_34_MASK 0x00000004
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0B_CLIENT_34_SHIFT 2

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_0B :: CLIENT_33 [01:01] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0B_CLIENT_33_MASK 0x00000002
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0B_CLIENT_33_SHIFT 1

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_0B :: CLIENT_32 [00:00] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0B_CLIENT_32_MASK 0x00000001
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_0B_CLIENT_32_SHIFT 0

/***************************************************************************
 *PERF_MON_ACCESS_1A - Performance Monitor Client Access bits 31:0 for ddr interface #1
 ***************************************************************************/
/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_1A :: CLIENT_31 [31:31] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_31_MASK 0x80000000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_31_SHIFT 31

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_1A :: CLIENT_30 [30:30] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_30_MASK 0x40000000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_30_SHIFT 30

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_1A :: CLIENT_29 [29:29] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_29_MASK 0x20000000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_29_SHIFT 29

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_1A :: CLIENT_28 [28:28] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_28_MASK 0x10000000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_28_SHIFT 28

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_1A :: CLIENT_27 [27:27] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_27_MASK 0x08000000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_27_SHIFT 27

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_1A :: CLIENT_26 [26:26] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_26_MASK 0x04000000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_26_SHIFT 26

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_1A :: CLIENT_25 [25:25] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_25_MASK 0x02000000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_25_SHIFT 25

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_1A :: CLIENT_24 [24:24] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_24_MASK 0x01000000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_24_SHIFT 24

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_1A :: CLIENT_23 [23:23] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_23_MASK 0x00800000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_23_SHIFT 23

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_1A :: CLIENT_22 [22:22] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_22_MASK 0x00400000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_22_SHIFT 22

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_1A :: CLIENT_21 [21:21] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_21_MASK 0x00200000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_21_SHIFT 21

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_1A :: CLIENT_20 [20:20] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_20_MASK 0x00100000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_20_SHIFT 20

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_1A :: CLIENT_19 [19:19] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_19_MASK 0x00080000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_19_SHIFT 19

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_1A :: CLIENT_18 [18:18] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_18_MASK 0x00040000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_18_SHIFT 18

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_1A :: CLIENT_17 [17:17] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_17_MASK 0x00020000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_17_SHIFT 17

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_1A :: CLIENT_16 [16:16] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_16_MASK 0x00010000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_16_SHIFT 16

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_1A :: CLIENT_15 [15:15] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_15_MASK 0x00008000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_15_SHIFT 15

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_1A :: CLIENT_14 [14:14] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_14_MASK 0x00004000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_14_SHIFT 14

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_1A :: CLIENT_13 [13:13] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_13_MASK 0x00002000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_13_SHIFT 13

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_1A :: CLIENT_12 [12:12] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_12_MASK 0x00001000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_12_SHIFT 12

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_1A :: CLIENT_11 [11:11] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_11_MASK 0x00000800
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_11_SHIFT 11

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_1A :: CLIENT_10 [10:10] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_10_MASK 0x00000400
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_10_SHIFT 10

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_1A :: CLIENT_09 [09:09] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_09_MASK 0x00000200
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_09_SHIFT 9

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_1A :: CLIENT_08 [08:08] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_08_MASK 0x00000100
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_08_SHIFT 8

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_1A :: CLIENT_07 [07:07] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_07_MASK 0x00000080
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_07_SHIFT 7

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_1A :: CLIENT_06 [06:06] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_06_MASK 0x00000040
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_06_SHIFT 6

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_1A :: CLIENT_05 [05:05] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_05_MASK 0x00000020
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_05_SHIFT 5

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_1A :: CLIENT_04 [04:04] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_04_MASK 0x00000010
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_04_SHIFT 4

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_1A :: CLIENT_03 [03:03] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_03_MASK 0x00000008
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_03_SHIFT 3

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_1A :: CLIENT_02 [02:02] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_02_MASK 0x00000004
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_02_SHIFT 2

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_1A :: CLIENT_01 [01:01] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_01_MASK 0x00000002
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_01_SHIFT 1

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_1A :: CLIENT_00 [00:00] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_00_MASK 0x00000001
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1A_CLIENT_00_SHIFT 0

/***************************************************************************
 *PERF_MON_ACCESS_1B - Performance Monitor Client Access bits 55:32 for ddr interface #1
 ***************************************************************************/
/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_1B :: reserved0 [31:24] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1B_reserved0_MASK 0xff000000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1B_reserved0_SHIFT 24

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_1B :: CLIENT_55 [23:23] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1B_CLIENT_55_MASK 0x00800000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1B_CLIENT_55_SHIFT 23

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_1B :: CLIENT_54 [22:22] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1B_CLIENT_54_MASK 0x00400000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1B_CLIENT_54_SHIFT 22

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_1B :: CLIENT_53 [21:21] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1B_CLIENT_53_MASK 0x00200000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1B_CLIENT_53_SHIFT 21

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_1B :: CLIENT_52 [20:20] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1B_CLIENT_52_MASK 0x00100000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1B_CLIENT_52_SHIFT 20

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_1B :: CLIENT_51 [19:19] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1B_CLIENT_51_MASK 0x00080000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1B_CLIENT_51_SHIFT 19

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_1B :: CLIENT_50 [18:18] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1B_CLIENT_50_MASK 0x00040000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1B_CLIENT_50_SHIFT 18

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_1B :: CLIENT_49 [17:17] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1B_CLIENT_49_MASK 0x00020000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1B_CLIENT_49_SHIFT 17

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_1B :: CLIENT_48 [16:16] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1B_CLIENT_48_MASK 0x00010000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1B_CLIENT_48_SHIFT 16

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_1B :: CLIENT_47 [15:15] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1B_CLIENT_47_MASK 0x00008000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1B_CLIENT_47_SHIFT 15

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_1B :: CLIENT_46 [14:14] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1B_CLIENT_46_MASK 0x00004000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1B_CLIENT_46_SHIFT 14

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_1B :: CLIENT_45 [13:13] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1B_CLIENT_45_MASK 0x00002000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1B_CLIENT_45_SHIFT 13

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_1B :: CLIENT_44 [12:12] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1B_CLIENT_44_MASK 0x00001000
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1B_CLIENT_44_SHIFT 12

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_1B :: CLIENT_43 [11:11] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1B_CLIENT_43_MASK 0x00000800
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1B_CLIENT_43_SHIFT 11

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_1B :: CLIENT_42 [10:10] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1B_CLIENT_42_MASK 0x00000400
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1B_CLIENT_42_SHIFT 10

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_1B :: CLIENT_41 [09:09] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1B_CLIENT_41_MASK 0x00000200
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1B_CLIENT_41_SHIFT 9

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_1B :: CLIENT_40 [08:08] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1B_CLIENT_40_MASK 0x00000100
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1B_CLIENT_40_SHIFT 8

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_1B :: CLIENT_39 [07:07] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1B_CLIENT_39_MASK 0x00000080
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1B_CLIENT_39_SHIFT 7

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_1B :: CLIENT_38 [06:06] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1B_CLIENT_38_MASK 0x00000040
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1B_CLIENT_38_SHIFT 6

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_1B :: CLIENT_37 [05:05] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1B_CLIENT_37_MASK 0x00000020
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1B_CLIENT_37_SHIFT 5

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_1B :: CLIENT_36 [04:04] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1B_CLIENT_36_MASK 0x00000010
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1B_CLIENT_36_SHIFT 4

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_1B :: CLIENT_35 [03:03] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1B_CLIENT_35_MASK 0x00000008
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1B_CLIENT_35_SHIFT 3

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_1B :: CLIENT_34 [02:02] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1B_CLIENT_34_MASK 0x00000004
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1B_CLIENT_34_SHIFT 2

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_1B :: CLIENT_33 [01:01] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1B_CLIENT_33_MASK 0x00000002
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1B_CLIENT_33_SHIFT 1

/* PRI_ARB_CONTROL_REGS :: PERF_MON_ACCESS_1B :: CLIENT_32 [00:00] */
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1B_CLIENT_32_MASK 0x00000001
#define BCHP_PRI_ARB_CONTROL_REGS_PERF_MON_ACCESS_1B_CLIENT_32_SHIFT 0

/***************************************************************************
 *MASTER_CTL - Master Control
 ***************************************************************************/
/* PRI_ARB_CONTROL_REGS :: MASTER_CTL :: reserved0 [31:01] */
#define BCHP_PRI_ARB_CONTROL_REGS_MASTER_CTL_reserved0_MASK        0xfffffffe
#define BCHP_PRI_ARB_CONTROL_REGS_MASTER_CTL_reserved0_SHIFT       1

/* PRI_ARB_CONTROL_REGS :: MASTER_CTL :: arb_disable [00:00] */
#define BCHP_PRI_ARB_CONTROL_REGS_MASTER_CTL_arb_disable_MASK      0x00000001
#define BCHP_PRI_ARB_CONTROL_REGS_MASTER_CTL_arb_disable_SHIFT     0
#define BCHP_PRI_ARB_CONTROL_REGS_MASTER_CTL_arb_disable_Enable    0
#define BCHP_PRI_ARB_CONTROL_REGS_MASTER_CTL_arb_disable_Disable   1

#endif /* #ifndef BCHP_PRI_ARB_CONTROL_REGS_H__ */

/* End of File */
