# Benchmark "shift_reg_break_dv" written by ABC on Sun Jul 13 20:25:43 2025
.model shift_reg_break_dv
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins_valid outs_ready
.outputs ins_ready outs[0] outs[1] outs[2] outs[3] outs[4] outs[5] outs[6] \
 outs[7] outs[8] outs_valid

.latch        n50 Memory[0][0]  2
.latch        n55 Memory[0][1]  2
.latch        n60 Memory[0][2]  2
.latch        n65 Memory[0][3]  2
.latch        n70 Memory[0][4]  2
.latch        n75 Memory[0][5]  2
.latch        n80 Memory[0][6]  2
.latch        n85 Memory[0][7]  2
.latch        n90 Memory[0][8]  2
.latch        n95 control.valid_reg  2

.names outs_ready control.valid_reg ins_ready
01 0
.names Memory[0][0] ins_ready new_n56
10 1
.names ins[0] ins_ready new_n57
11 1
.names new_n56 new_n57 n50
00 0
.names Memory[0][1] ins_ready new_n59
10 1
.names ins[1] ins_ready new_n60_1
11 1
.names new_n59 new_n60_1 n55
00 0
.names Memory[0][2] ins_ready new_n62
10 1
.names ins[2] ins_ready new_n63
11 1
.names new_n62 new_n63 n60
00 0
.names Memory[0][3] ins_ready new_n65_1
10 1
.names ins[3] ins_ready new_n66
11 1
.names new_n65_1 new_n66 n65
00 0
.names Memory[0][4] ins_ready new_n68
10 1
.names ins[4] ins_ready new_n69
11 1
.names new_n68 new_n69 n70
00 0
.names Memory[0][5] ins_ready new_n71
10 1
.names ins[5] ins_ready new_n72
11 1
.names new_n71 new_n72 n75
00 0
.names Memory[0][6] ins_ready new_n74
10 1
.names ins[6] ins_ready new_n75_1
11 1
.names new_n74 new_n75_1 n80
00 0
.names Memory[0][7] ins_ready new_n77
10 1
.names ins[7] ins_ready new_n78
11 1
.names new_n77 new_n78 n85
00 0
.names Memory[0][8] ins_ready new_n80_1
10 1
.names ins[8] ins_ready new_n81
11 1
.names new_n80_1 new_n81 n90
00 0
.names ins_valid ins_ready new_n83
01 1
.names rst new_n83 n95
00 1
.names Memory[0][0] outs[0]
1 1
.names Memory[0][1] outs[1]
1 1
.names Memory[0][2] outs[2]
1 1
.names Memory[0][3] outs[3]
1 1
.names Memory[0][4] outs[4]
1 1
.names Memory[0][5] outs[5]
1 1
.names Memory[0][6] outs[6]
1 1
.names Memory[0][7] outs[7]
1 1
.names Memory[0][8] outs[8]
1 1
.names control.valid_reg outs_valid
1 1
.end
