// Seed: 1404108885
module module_0;
  logic [7:0] id_1;
  initial @(*) id_1[-1 : 1] = -1;
  always @(posedge -1 or id_1) @(*) return 1;
endmodule
module module_1 (
    output tri1 id_0,
    input uwire id_1,
    input supply1 id_2,
    input wire id_3
    , id_18,
    output supply1 id_4,
    input wor id_5,
    input wor id_6,
    output supply1 id_7,
    input wor id_8,
    input tri id_9,
    input tri0 id_10,
    input uwire id_11,
    output wor id_12,
    input uwire id_13,
    output wire id_14,
    input tri id_15,
    input wand id_16
);
  wire id_19, id_20, id_21;
  module_0 modCall_1 ();
endmodule
