From ae240a0ae43bbfae2cce0919b8aba30ae1958b96 Mon Sep 17 00:00:00 2001
From: John Jacques <john.jacques@intel.com>
Date: Fri, 26 Jun 2015 19:51:20 -0500
Subject: [PATCH 043/213] irqchip: Ignore bit 17 of GICD TYPER register in
 simulation

Bit 17 of the GICD TYPER register is set in simulation;
it shouldn't be. Ignore it for now.

This is a temporary Work-Around for XLF Simulation.

Signed-off-by: John Jacques <john.jacques@intel.com>
---
 drivers/irqchip/irq-gic-v3-its.c | 3 ++-
 1 file changed, 2 insertions(+), 1 deletion(-)

diff --git a/drivers/irqchip/irq-gic-v3-its.c b/drivers/irqchip/irq-gic-v3-its.c
index c5dee30..895dbf3 100644
--- a/drivers/irqchip/irq-gic-v3-its.c
+++ b/drivers/irqchip/irq-gic-v3-its.c
@@ -1871,12 +1871,13 @@ int __init its_init(struct fwnode_handle *handle, struct rdists *rdists,
 		its_probe(np, parent_domain);
 	}
 
+	gic_rdists = rdists;
+
 	if (list_empty(&its_nodes)) {
 		pr_warn("ITS: No ITS available, not enabling LPIs\n");
 		return -ENXIO;
 	}
 
-	gic_rdists = rdists;
 	its_alloc_lpi_tables();
 	its_lpi_init(rdists->id_bits);
 
-- 
1.9.1

