// Seed: 4110873825
module module_0;
  generate
  endgenerate
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = -1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_4;
endmodule
module module_2 (
    input wire id_0,
    input tri1 id_1,
    input tri1 id_2,
    output uwire id_3,
    input tri id_4,
    output supply1 id_5,
    output tri id_6,
    output wire id_7,
    input wor id_8,
    input wand id_9
);
  assign id_7 = id_0;
  or primCall (id_3, id_4, id_8, id_9);
  assign id_7 = id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
