// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4.op
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="dram_helper_app_2,hls_ip_2017_4_op,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flgb2104-2-i,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.210250,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=5273,HLS_SYN_LUT=2194}" *)

module dram_helper_app_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
ap_continue,
        ap_idle,
        ap_ready,
        app_file_infos_V_dout,
        app_file_infos_V_empty_n,
        app_file_infos_V_read,
        device_dram_read_req_V_num_din,
        device_dram_read_req_V_num_full_n,
        device_dram_read_req_V_num_write,
        device_dram_read_req_V_addr_din,
        device_dram_read_req_V_addr_full_n,
        device_dram_read_req_V_addr_write,
        device_dram_read_resp_V_last_dout,
        device_dram_read_resp_V_last_empty_n,
        device_dram_read_resp_V_last_read,
        device_dram_read_resp_V_data_V_dout,
        device_dram_read_resp_V_data_V_empty_n,
        device_dram_read_resp_V_data_V_read,
        reset_dram_helper_app_V_dout,
        reset_dram_helper_app_V_empty_n,
        reset_dram_helper_app_V_read,
        buf_app_input_data_V_data_V_din,
        buf_app_input_data_V_data_V_full_n,
        buf_app_input_data_V_data_V_write,
        buf_app_input_data_V_len_din,
        buf_app_input_data_V_len_full_n,
        buf_app_input_data_V_len_write,
        buf_app_input_data_V_eop_din,
        buf_app_input_data_V_eop_full_n,
        buf_app_input_data_V_eop_write,
        buf_read_sig_app_input_data_V_dout,
        buf_read_sig_app_input_data_V_empty_n,
        buf_read_sig_app_input_data_V_read
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output ap_ready; output ap_continue;
input  [31:0] app_file_infos_V_dout;
input   app_file_infos_V_empty_n;
output   app_file_infos_V_read;
output  [7:0] device_dram_read_req_V_num_din;
input   device_dram_read_req_V_num_full_n;
output   device_dram_read_req_V_num_write;
output  [63:0] device_dram_read_req_V_addr_din;
input   device_dram_read_req_V_addr_full_n;
output   device_dram_read_req_V_addr_write;
input   device_dram_read_resp_V_last_dout;
input   device_dram_read_resp_V_last_empty_n;
output   device_dram_read_resp_V_last_read;
input  [511:0] device_dram_read_resp_V_data_V_dout;
input   device_dram_read_resp_V_data_V_empty_n;
output   device_dram_read_resp_V_data_V_read;
input   reset_dram_helper_app_V_dout;
input   reset_dram_helper_app_V_empty_n;
output   reset_dram_helper_app_V_read;
output  [511:0] buf_app_input_data_V_data_V_din;
input   buf_app_input_data_V_data_V_full_n;
output   buf_app_input_data_V_data_V_write;
output  [15:0] buf_app_input_data_V_len_din;
input   buf_app_input_data_V_len_full_n;
output   buf_app_input_data_V_len_write;
output   buf_app_input_data_V_eop_din;
input   buf_app_input_data_V_eop_full_n;
output   buf_app_input_data_V_eop_write;
input   buf_read_sig_app_input_data_V_dout;
input   buf_read_sig_app_input_data_V_empty_n;
output   buf_read_sig_app_input_data_V_read;

reg ap_idle;
reg app_file_infos_V_read;
reg reset_dram_helper_app_V_read;
reg buf_read_sig_app_input_data_V_read;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    buf_app_input_data_V_data_V_blk_n;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_pp0_stage0;
reg   [0:0] reset_reg_529;
reg   [0:0] ap_reg_pp0_iter1_reset_reg_529;
reg   [0:0] empty_n_10_reg_3479;
reg   [0:0] ap_reg_pp0_iter1_empty_n_10_reg_3479;
reg   [0:0] empty_n_9_reg_3618;
reg    buf_app_input_data_V_len_blk_n;
reg    buf_app_input_data_V_eop_blk_n;
reg   [35:0] p_2_reg_505;
reg   [35:0] p_3_reg_517;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    buf_app_input_data_V_len1_status;
reg    ap_predicate_op545_write_state4;
reg    ap_block_state4_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
reg   [7:0] extents_arr_store_idx_reg_541;
reg   [7:0] next_extents_arr_load_idx_reg_553;
reg   [7:0] state_reg_565;
reg   [0:0] should_read_start_reg_577;
reg   [0:0] first_extents_half_reg_589;
reg   [0:0] first_length_half_reg_601;
reg   [31:0] num_issued_reg_613;
reg   [0:0] finish_issuing_reg_624;
reg   [0:0] finish_issuing_7_reg_1564;
reg   [0:0] first_length_half_5_reg_1672;
reg   [31:0] num_issued_7_reg_1752;
reg   [0:0] finish_issuing_8_reg_1768;
wire   [0:0] empty_n_10_fu_1917_p1;
reg   [0:0] ap_phi_mux_reset_phi_fu_533_p4;
wire   [0:0] tmp_6_fu_1921_p2;
reg   [0:0] tmp_6_reg_3484;
wire   [0:0] tmp_9_fu_1927_p2;
reg   [0:0] tmp_9_reg_3488;
wire   [0:0] tmp_s_fu_1933_p2;
reg   [0:0] tmp_s_reg_3492;
wire   [0:0] tmp_4_fu_1939_p2;
reg   [0:0] tmp_4_reg_3496;
wire   [0:0] tmp_8_fu_1945_p2;
reg   [0:0] tmp_8_reg_3500;
reg   [6:0] read_req_num_cast_reg_3504;
wire   [4:0] tmp_15_fu_1971_p1;
wire   [63:0] val_assign_2_fu_2074_p34;
reg   [63:0] val_assign_2_reg_3513;
wire   [7:0] next_extents_arr_load_idx_1_fu_2144_p2;
reg   [7:0] next_extents_arr_load_idx_1_reg_3518;
wire   [35:0] tmp_2_fu_2150_p2;
reg   [35:0] tmp_2_reg_3523;
wire   [35:0] tmp_12_fu_2156_p2;
reg   [35:0] tmp_12_reg_3528;
wire   [0:0] grp_fu_1789_p1;
reg   [0:0] empty_n_7_reg_3533;
reg    ap_enable_reg_pp0_iter0;
wire   [35:0] cur_extent_len_left_V_1_fu_2189_p3;
reg   [35:0] cur_extent_len_left_V_1_reg_3537;
reg   [0:0] ap_phi_mux_should_read_start_phi_fu_581_p4;
reg   [0:0] ap_phi_mux_first_extents_half_phi_fu_593_p4;
wire   [7:0] extents_arr_store_idx_1_fu_2356_p2;
reg   [7:0] extents_arr_store_idx_1_reg_3545;
wire   [1:0] p_state_fu_2368_p3;
reg   [1:0] p_state_reg_3550;
wire   [35:0] cur_extent_V_1_fu_2418_p3;
reg   [35:0] cur_extent_V_1_reg_3555;
wire   [4:0] tmp_19_fu_2426_p1;
reg   [4:0] tmp_19_reg_3591;
reg   [0:0] empty_n_6_reg_3595;
reg   [31:0] tmp_3_reg_3599;
reg   [0:0] empty_n_reg_3605;
wire   [0:0] tmp_28_fu_2675_p3;
wire   [0:0] full_n_nbwrite_fu_474_p5;
wire   [0:0] empty_n_9_fu_2773_p1;
reg   [511:0] tmp_data_V_reg_3622;
wire   [0:0] p_not_fu_2790_p2;
reg   [0:0] p_not_reg_3627;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg   [35:0] ap_phi_mux_p_2_phi_fu_509_p4;
reg   [35:0] ap_phi_mux_p_095_1_phi_fu_1613_p6;
reg   [35:0] ap_phi_mux_p_3_phi_fu_521_p4;
reg   [35:0] ap_phi_mux_p_0135_1_phi_fu_1629_p6;
reg   [0:0] ap_phi_mux_reset_3_phi_fu_1645_p6;
reg   [7:0] ap_phi_mux_extents_arr_store_idx_phi_fu_545_p4;
reg   [7:0] ap_phi_mux_extents_arr_store_idx_7_phi_fu_1660_p6;
reg   [7:0] ap_phi_mux_next_extents_arr_load_idx_phi_fu_557_p4;
reg   [7:0] ap_phi_mux_extents_arr_load_idx_7_phi_fu_1692_p6;
reg   [7:0] ap_phi_mux_state_phi_fu_569_p4;
reg   [7:0] ap_phi_mux_state_2_phi_fu_1708_p6;
reg   [0:0] ap_phi_mux_should_read_start_8_phi_fu_1724_p6;
reg   [0:0] ap_phi_mux_first_extents_half_5_phi_fu_1740_p6;
reg   [0:0] ap_phi_mux_first_length_half_phi_fu_605_p4;
reg   [31:0] ap_phi_mux_num_issued_phi_fu_617_p4;
reg   [0:0] ap_phi_mux_finish_issuing_phi_fu_628_p4;
wire   [63:0] ap_phi_reg_pp0_iter0_val_assign_reg_635;
reg   [63:0] ap_phi_reg_pp0_iter1_val_assign_reg_635;
reg   [6:0] ap_phi_mux_tmp_num_phi_fu_705_p4;
wire   [6:0] ap_phi_reg_pp0_iter1_tmp_num_reg_702;
reg   [63:0] ap_phi_mux_p_0204_0_in_phi_fu_715_p4;
wire   [63:0] tmp_11_fu_2620_p1;
wire   [63:0] ap_phi_reg_pp0_iter1_p_0204_0_in_reg_712;
reg   [63:0] ap_phi_mux_p_0177_0_in_phi_fu_725_p4;
wire   [63:0] tmp_13_fu_2624_p1;
wire   [63:0] ap_phi_reg_pp0_iter1_p_0177_0_in_reg_722;
reg   [7:0] ap_phi_mux_extents_arr_load_idx_phi_fu_734_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_extents_arr_load_idx_reg_731;
reg   [35:0] ap_phi_mux_p_095_3_phi_fu_744_p70;
wire   [35:0] ap_phi_reg_pp0_iter1_p_095_3_reg_741;
reg   [35:0] ap_phi_mux_p_0135_3_phi_fu_822_p70;
wire   [35:0] ap_phi_reg_pp0_iter1_p_0135_3_reg_819;
reg   [7:0] ap_phi_mux_extents_arr_store_idx_2_phi_fu_931_p70;
wire   [7:0] ap_phi_reg_pp0_iter1_extents_arr_store_idx_2_reg_928;
reg   [1:0] ap_phi_mux_state_6_phi_fu_1040_p70;
wire   [1:0] ap_phi_reg_pp0_iter1_state_6_reg_1037;
reg   [0:0] ap_phi_mux_should_read_start_3_phi_fu_1149_p70;
wire   [0:0] ap_phi_reg_pp0_iter1_should_read_start_3_reg_1146;
reg   [35:0] ap_phi_mux_p_095_s_phi_fu_1259_p20;
wire   [35:0] ap_phi_reg_pp0_iter1_p_095_s_reg_1256;
wire   [35:0] next_cur_extent_V_fu_2641_p1;
reg   [35:0] ap_phi_mux_p_0135_s_phi_fu_1293_p20;
wire   [35:0] ap_phi_reg_pp0_iter1_p_0135_s_reg_1290;
wire   [35:0] next_cur_extent_len_left_V_fu_2636_p1;
reg   [7:0] ap_phi_mux_extents_arr_store_idx_6_phi_fu_1327_p20;
wire   [7:0] ap_phi_reg_pp0_iter1_extents_arr_store_idx_6_reg_1324;
reg   [0:0] ap_phi_mux_first_length_half_4_phi_fu_1362_p20;
wire   [0:0] ap_phi_reg_pp0_iter1_first_length_half_4_reg_1359;
reg   [7:0] ap_phi_mux_extents_arr_load_idx_6_phi_fu_1397_p20;
wire   [7:0] ap_phi_reg_pp0_iter1_extents_arr_load_idx_6_reg_1394;
reg   [7:0] ap_phi_mux_state_s_phi_fu_1432_p20;
wire   [7:0] state_1_fu_2769_p1;
wire   [7:0] ap_phi_reg_pp0_iter1_state_s_reg_1429;
wire   [7:0] state_6_cast_fu_2730_p1;
wire   [7:0] p_state_cast_cast_fu_2709_p3;
reg   [0:0] ap_phi_mux_should_read_start_7_phi_fu_1464_p20;
wire   [0:0] ap_phi_reg_pp0_iter1_should_read_start_7_reg_1461;
reg   [0:0] ap_phi_mux_first_extents_half_4_phi_fu_1499_p20;
wire   [0:0] ap_phi_reg_pp0_iter1_first_extents_half_4_reg_1496;
wire   [0:0] first_extents_half_1_fu_2735_p2;
reg   [31:0] ap_phi_mux_num_issued_6_phi_fu_1533_p20;
wire   [31:0] ap_phi_reg_pp0_iter1_num_issued_6_reg_1530;
wire   [31:0] num_issued_1_fu_2696_p2;
reg   [0:0] ap_phi_mux_finish_issuing_7_phi_fu_1567_p20;
wire   [0:0] ap_phi_reg_pp0_iter1_finish_issuing_7_reg_1564;
wire   [0:0] p_finish_issuing_fu_2718_p2;
wire   [0:0] ap_phi_reg_pp0_iter0_reset_1_reg_1599;
reg   [0:0] ap_phi_reg_pp0_iter1_reset_1_reg_1599;
wire   [35:0] ap_phi_reg_pp0_iter1_p_095_1_reg_1609;
wire   [35:0] ap_phi_reg_pp0_iter1_p_0135_1_reg_1625;
wire   [0:0] p_reset_1_fu_2822_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_reset_3_reg_1641;
wire   [7:0] ap_phi_reg_pp0_iter1_extents_arr_store_idx_7_reg_1656;
wire   [0:0] ap_phi_reg_pp0_iter1_first_length_half_5_reg_1672;
wire   [7:0] ap_phi_reg_pp0_iter1_extents_arr_load_idx_7_reg_1688;
wire   [7:0] ap_phi_reg_pp0_iter1_state_2_reg_1704;
wire   [0:0] ap_phi_reg_pp0_iter1_should_read_start_8_reg_1720;
wire   [0:0] ap_phi_reg_pp0_iter1_first_extents_half_5_reg_1736;
wire   [31:0] ap_phi_reg_pp0_iter1_num_issued_7_reg_1752;
wire   [0:0] ap_phi_reg_pp0_iter1_finish_issuing_8_reg_1768;
reg    device_dram_read_req_V_num1_update;
reg    ap_block_pp0_stage0_01001;
reg    device_dram_read_resp_V_last0_update;
wire   [0:0] grp_nbread_fu_484_p3_0;
reg    buf_app_input_data_V_len1_update;
reg   [63:0] extents_len_arr_31_fu_180;
wire   [63:0] tmp_len_3_fu_2169_p3;
wire   [4:0] tmp_24_fu_2197_p1;
reg   [63:0] extents_len_arr_31_1_fu_184;
reg   [63:0] extents_len_arr_31_2_fu_188;
reg   [63:0] extents_len_arr_31_3_fu_192;
reg   [63:0] extents_len_arr_31_4_fu_196;
reg   [63:0] extents_len_arr_31_5_fu_200;
reg   [63:0] extents_len_arr_31_6_fu_204;
reg   [63:0] extents_len_arr_31_7_fu_208;
reg   [63:0] extents_len_arr_31_8_fu_212;
reg   [63:0] extents_len_arr_31_9_fu_216;
reg   [63:0] extents_len_arr_31_10_fu_220;
reg   [63:0] extents_len_arr_31_11_fu_224;
reg   [63:0] extents_len_arr_31_12_fu_228;
reg   [63:0] extents_len_arr_31_13_fu_232;
reg   [63:0] extents_len_arr_31_14_fu_236;
reg   [63:0] extents_len_arr_31_15_fu_240;
reg   [63:0] extents_len_arr_31_16_fu_244;
reg   [63:0] extents_len_arr_31_17_fu_248;
reg   [63:0] extents_len_arr_31_18_fu_252;
reg   [63:0] extents_len_arr_31_19_fu_256;
reg   [63:0] extents_len_arr_31_20_fu_260;
reg   [63:0] extents_len_arr_31_21_fu_264;
reg   [63:0] extents_len_arr_31_22_fu_268;
reg   [63:0] extents_len_arr_31_23_fu_272;
reg   [63:0] extents_len_arr_31_24_fu_276;
reg   [63:0] extents_len_arr_31_25_fu_280;
reg   [63:0] extents_len_arr_31_26_fu_284;
reg   [63:0] extents_len_arr_31_27_fu_288;
reg   [63:0] extents_len_arr_31_28_fu_292;
reg   [63:0] extents_len_arr_31_29_fu_296;
reg   [63:0] extents_len_arr_31_30_fu_300;
reg   [63:0] extents_start_arr_31_fu_304;
wire   [63:0] tmp_start_3_fu_2397_p3;
reg   [63:0] extents_start_arr_31_1_fu_308;
reg   [63:0] extents_start_arr_31_2_fu_312;
reg   [63:0] extents_start_arr_31_3_fu_316;
reg   [63:0] extents_start_arr_31_4_fu_320;
reg   [63:0] extents_start_arr_31_5_fu_324;
reg   [63:0] extents_start_arr_31_6_fu_328;
reg   [63:0] extents_start_arr_31_7_fu_332;
reg   [63:0] extents_start_arr_31_8_fu_336;
reg   [63:0] extents_start_arr_31_9_fu_340;
reg   [63:0] extents_start_arr_31_10_fu_344;
reg   [63:0] extents_start_arr_31_11_fu_348;
reg   [63:0] extents_start_arr_31_12_fu_352;
reg   [63:0] extents_start_arr_31_13_fu_356;
reg   [63:0] extents_start_arr_31_14_fu_360;
reg   [63:0] extents_start_arr_31_15_fu_364;
reg   [63:0] extents_start_arr_31_16_fu_368;
reg   [63:0] extents_start_arr_31_17_fu_372;
reg   [63:0] extents_start_arr_31_18_fu_376;
reg   [63:0] extents_start_arr_31_19_fu_380;
reg   [63:0] extents_start_arr_31_20_fu_384;
reg   [63:0] extents_start_arr_31_21_fu_388;
reg   [63:0] extents_start_arr_31_22_fu_392;
reg   [63:0] extents_start_arr_31_23_fu_396;
reg   [63:0] extents_start_arr_31_24_fu_400;
reg   [63:0] extents_start_arr_31_25_fu_404;
reg   [63:0] extents_start_arr_31_26_fu_408;
reg   [63:0] extents_start_arr_31_27_fu_412;
reg   [63:0] extents_start_arr_31_28_fu_416;
reg   [63:0] extents_start_arr_31_29_fu_420;
reg   [63:0] extents_start_arr_31_30_fu_424;
reg   [63:0] tmp_len_fu_428;
wire   [63:0] tmp_len_1_fu_2381_p1;
reg   [63:0] tmp_start_fu_432;
wire   [63:0] tmp_start_1_fu_2585_p1;
reg   [7:0] num_extents_fu_436;
wire   [7:0] num_extents_1_fu_2602_p3;
reg   [63:0] length_fu_440;
wire   [63:0] length_2_fu_2749_p3;
wire   [63:0] length_1_fu_2761_p1;
reg   [8:0] buffered_resp_size_V_2_fu_444;
wire   [8:0] p_s_23_fu_2656_p3;
wire   [8:0] buffered_resp_size_V_1_fu_2686_p2;
reg   [31:0] reset_cnt_fu_448;
wire   [31:0] p_s_fu_2829_p3;
reg   [31:0] num_read_fu_452;
wire   [31:0] num_read_1_fu_2784_p2;
wire   [12:0] tmp_14_fu_1951_p1;
wire   [12:0] r_V_fu_1955_p2;
wire   [4:0] val_assign_2_fu_2074_p33;
wire   [31:0] tmp_22_fu_2165_p1;
wire   [3:0] tmp_23_fu_2177_p1;
wire   [0:0] grp_fu_1797_p2;
wire   [35:0] cur_extent_len_left_V_fu_2181_p3;
wire   [0:0] tmp_21_fu_2362_p2;
wire   [31:0] tmp_16_fu_2393_p1;
wire   [3:0] tmp_18_fu_2406_p1;
wire   [35:0] cur_extent_V_fu_2410_p3;
wire   [0:0] num_extents_1_fu_2602_p0;
wire   [7:0] num_extents_2_fu_2598_p1;
wire   [0:0] p_s_23_fu_2656_p0;
wire   [8:0] buffered_resp_size_V_fu_2650_p2;
wire   [9:0] lhs_V_1_cast_fu_2665_p1;
wire   [9:0] r_V_1_fu_2669_p2;
wire   [31:0] tmp_25_fu_2692_p1;
wire   [0:0] tmp_26_fu_2703_p2;
wire   [31:0] tmp_10_fu_2745_p1;
wire   [31:0] reset_cnt_1_fu_2804_p2;
wire   [0:0] tmp_5_fu_2810_p2;
wire   [0:0] not_s_fu_2816_p2;
wire   [0:0] finish_issuing_7_not_fu_2845_p2;
wire   [5:0] data_len_fu_2856_p1;
wire   [0:0] brmerge_fu_2851_p2;
wire   [0:0] tmp_27_fu_2864_p2;
wire   [0:0] tmp_29_fu_2870_p2;
wire   [6:0] data_len_cast_fu_2860_p1;
wire   [6:0] tmp_len_24_fu_2876_p3;
wire   [0:0] p_not_not_fu_2889_p2;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_1460;
reg    ap_condition_317;
reg    ap_condition_422;
reg    ap_condition_426;
reg    ap_condition_430;
reg    ap_condition_434;
reg    ap_condition_438;
reg    ap_condition_442;
reg    ap_condition_446;
reg    ap_condition_450;
reg    ap_condition_454;
reg    ap_condition_458;
reg    ap_condition_462;
reg    ap_condition_466;
reg    ap_condition_470;
reg    ap_condition_474;
reg    ap_condition_478;
reg    ap_condition_482;
reg    ap_condition_486;
reg    ap_condition_490;
reg    ap_condition_494;
reg    ap_condition_498;
reg    ap_condition_502;
reg    ap_condition_506;
reg    ap_condition_510;
reg    ap_condition_514;
reg    ap_condition_518;
reg    ap_condition_522;
reg    ap_condition_526;
reg    ap_condition_530;
reg    ap_condition_534;
reg    ap_condition_542;
reg    ap_condition_552;
reg    ap_condition_1954;
reg    ap_condition_1958;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

dram_helper_app_2_mux_325_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 64 ),
    .din5_WIDTH( 64 ),
    .din6_WIDTH( 64 ),
    .din7_WIDTH( 64 ),
    .din8_WIDTH( 64 ),
    .din9_WIDTH( 64 ),
    .din10_WIDTH( 64 ),
    .din11_WIDTH( 64 ),
    .din12_WIDTH( 64 ),
    .din13_WIDTH( 64 ),
    .din14_WIDTH( 64 ),
    .din15_WIDTH( 64 ),
    .din16_WIDTH( 64 ),
    .din17_WIDTH( 64 ),
    .din18_WIDTH( 64 ),
    .din19_WIDTH( 64 ),
    .din20_WIDTH( 64 ),
    .din21_WIDTH( 64 ),
    .din22_WIDTH( 64 ),
    .din23_WIDTH( 64 ),
    .din24_WIDTH( 64 ),
    .din25_WIDTH( 64 ),
    .din26_WIDTH( 64 ),
    .din27_WIDTH( 64 ),
    .din28_WIDTH( 64 ),
    .din29_WIDTH( 64 ),
    .din30_WIDTH( 64 ),
    .din31_WIDTH( 64 ),
    .din32_WIDTH( 5 ),
    .dout_WIDTH( 64 ))
dram_helper_app_2_mux_325_64_1_1_U1(
    .din0(extents_len_arr_31_30_fu_300),
    .din1(extents_len_arr_31_fu_180),
    .din2(extents_len_arr_31_1_fu_184),
    .din3(extents_len_arr_31_2_fu_188),
    .din4(extents_len_arr_31_3_fu_192),
    .din5(extents_len_arr_31_4_fu_196),
    .din6(extents_len_arr_31_5_fu_200),
    .din7(extents_len_arr_31_6_fu_204),
    .din8(extents_len_arr_31_7_fu_208),
    .din9(extents_len_arr_31_8_fu_212),
    .din10(extents_len_arr_31_9_fu_216),
    .din11(extents_len_arr_31_10_fu_220),
    .din12(extents_len_arr_31_11_fu_224),
    .din13(extents_len_arr_31_12_fu_228),
    .din14(extents_len_arr_31_13_fu_232),
    .din15(extents_len_arr_31_14_fu_236),
    .din16(extents_len_arr_31_15_fu_240),
    .din17(extents_len_arr_31_16_fu_244),
    .din18(extents_len_arr_31_17_fu_248),
    .din19(extents_len_arr_31_18_fu_252),
    .din20(extents_len_arr_31_19_fu_256),
    .din21(extents_len_arr_31_20_fu_260),
    .din22(extents_len_arr_31_21_fu_264),
    .din23(extents_len_arr_31_22_fu_268),
    .din24(extents_len_arr_31_23_fu_272),
    .din25(extents_len_arr_31_24_fu_276),
    .din26(extents_len_arr_31_25_fu_280),
    .din27(extents_len_arr_31_26_fu_284),
    .din28(extents_len_arr_31_27_fu_288),
    .din29(extents_len_arr_31_28_fu_292),
    .din30(extents_len_arr_31_29_fu_296),
    .din31(extents_len_arr_31_30_fu_300),
    .din32(val_assign_2_fu_2074_p33),
    .dout(val_assign_2_fu_2074_p34)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_317)) begin
        if (((empty_n_10_fu_1917_p1 == 1'd1) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_reset_1_reg_1599 <= reset_dram_helper_app_V_empty_n;
        end else if ((ap_phi_mux_reset_phi_fu_533_p4 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_reset_1_reg_1599 <= ap_phi_mux_reset_phi_fu_533_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_reset_1_reg_1599 <= ap_phi_reg_pp0_iter0_reset_1_reg_1599;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_317)) begin
        if ((1'b1 == ap_condition_552)) begin
            ap_phi_reg_pp0_iter1_val_assign_reg_635 <= extents_start_arr_31_fu_304;
        end else if ((1'b1 == ap_condition_542)) begin
            ap_phi_reg_pp0_iter1_val_assign_reg_635 <= extents_start_arr_31_30_fu_424;
        end else if ((1'b1 == ap_condition_534)) begin
            ap_phi_reg_pp0_iter1_val_assign_reg_635 <= extents_start_arr_31_29_fu_420;
        end else if ((1'b1 == ap_condition_530)) begin
            ap_phi_reg_pp0_iter1_val_assign_reg_635 <= extents_start_arr_31_28_fu_416;
        end else if ((1'b1 == ap_condition_526)) begin
            ap_phi_reg_pp0_iter1_val_assign_reg_635 <= extents_start_arr_31_27_fu_412;
        end else if ((1'b1 == ap_condition_522)) begin
            ap_phi_reg_pp0_iter1_val_assign_reg_635 <= extents_start_arr_31_26_fu_408;
        end else if ((1'b1 == ap_condition_518)) begin
            ap_phi_reg_pp0_iter1_val_assign_reg_635 <= extents_start_arr_31_25_fu_404;
        end else if ((1'b1 == ap_condition_514)) begin
            ap_phi_reg_pp0_iter1_val_assign_reg_635 <= extents_start_arr_31_24_fu_400;
        end else if ((1'b1 == ap_condition_510)) begin
            ap_phi_reg_pp0_iter1_val_assign_reg_635 <= extents_start_arr_31_23_fu_396;
        end else if ((1'b1 == ap_condition_506)) begin
            ap_phi_reg_pp0_iter1_val_assign_reg_635 <= extents_start_arr_31_22_fu_392;
        end else if ((1'b1 == ap_condition_502)) begin
            ap_phi_reg_pp0_iter1_val_assign_reg_635 <= extents_start_arr_31_21_fu_388;
        end else if ((1'b1 == ap_condition_498)) begin
            ap_phi_reg_pp0_iter1_val_assign_reg_635 <= extents_start_arr_31_20_fu_384;
        end else if ((1'b1 == ap_condition_494)) begin
            ap_phi_reg_pp0_iter1_val_assign_reg_635 <= extents_start_arr_31_19_fu_380;
        end else if ((1'b1 == ap_condition_490)) begin
            ap_phi_reg_pp0_iter1_val_assign_reg_635 <= extents_start_arr_31_18_fu_376;
        end else if ((1'b1 == ap_condition_486)) begin
            ap_phi_reg_pp0_iter1_val_assign_reg_635 <= extents_start_arr_31_17_fu_372;
        end else if ((1'b1 == ap_condition_482)) begin
            ap_phi_reg_pp0_iter1_val_assign_reg_635 <= extents_start_arr_31_16_fu_368;
        end else if ((1'b1 == ap_condition_478)) begin
            ap_phi_reg_pp0_iter1_val_assign_reg_635 <= extents_start_arr_31_15_fu_364;
        end else if ((1'b1 == ap_condition_474)) begin
            ap_phi_reg_pp0_iter1_val_assign_reg_635 <= extents_start_arr_31_14_fu_360;
        end else if ((1'b1 == ap_condition_470)) begin
            ap_phi_reg_pp0_iter1_val_assign_reg_635 <= extents_start_arr_31_13_fu_356;
        end else if ((1'b1 == ap_condition_466)) begin
            ap_phi_reg_pp0_iter1_val_assign_reg_635 <= extents_start_arr_31_12_fu_352;
        end else if ((1'b1 == ap_condition_462)) begin
            ap_phi_reg_pp0_iter1_val_assign_reg_635 <= extents_start_arr_31_11_fu_348;
        end else if ((1'b1 == ap_condition_458)) begin
            ap_phi_reg_pp0_iter1_val_assign_reg_635 <= extents_start_arr_31_10_fu_344;
        end else if ((1'b1 == ap_condition_454)) begin
            ap_phi_reg_pp0_iter1_val_assign_reg_635 <= extents_start_arr_31_9_fu_340;
        end else if ((1'b1 == ap_condition_450)) begin
            ap_phi_reg_pp0_iter1_val_assign_reg_635 <= extents_start_arr_31_8_fu_336;
        end else if ((1'b1 == ap_condition_446)) begin
            ap_phi_reg_pp0_iter1_val_assign_reg_635 <= extents_start_arr_31_7_fu_332;
        end else if ((1'b1 == ap_condition_442)) begin
            ap_phi_reg_pp0_iter1_val_assign_reg_635 <= extents_start_arr_31_6_fu_328;
        end else if ((1'b1 == ap_condition_438)) begin
            ap_phi_reg_pp0_iter1_val_assign_reg_635 <= extents_start_arr_31_5_fu_324;
        end else if ((1'b1 == ap_condition_434)) begin
            ap_phi_reg_pp0_iter1_val_assign_reg_635 <= extents_start_arr_31_4_fu_320;
        end else if ((1'b1 == ap_condition_430)) begin
            ap_phi_reg_pp0_iter1_val_assign_reg_635 <= extents_start_arr_31_3_fu_316;
        end else if ((1'b1 == ap_condition_426)) begin
            ap_phi_reg_pp0_iter1_val_assign_reg_635 <= extents_start_arr_31_2_fu_312;
        end else if ((1'b1 == ap_condition_422)) begin
            ap_phi_reg_pp0_iter1_val_assign_reg_635 <= extents_start_arr_31_1_fu_308;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_val_assign_reg_635 <= ap_phi_reg_pp0_iter0_val_assign_reg_635;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((full_n_nbwrite_fu_474_p5 == 1'd1) & (tmp_4_reg_3496 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_28_fu_2675_p3 == 1'd0) & (tmp_s_reg_3492 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buffered_resp_size_V_2_fu_444 <= buffered_resp_size_V_1_fu_2686_p2;
    end else if ((((tmp_28_fu_2675_p3 == 1'd1) & (tmp_4_reg_3496 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_s_reg_3492 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_4_reg_3496 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (full_n_nbwrite_fu_474_p5 == 1'd0) & (tmp_28_fu_2675_p3 == 1'd0) & (tmp_s_reg_3492 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        buffered_resp_size_V_2_fu_444 <= p_s_23_fu_2656_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        buffered_resp_size_V_2_fu_444 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_arr_store_idx_reg_541 <= ap_phi_mux_extents_arr_store_idx_7_phi_fu_1660_p6;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        extents_arr_store_idx_reg_541 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((full_n_nbwrite_fu_474_p5 == 1'd1) & (tmp_4_reg_3496 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_28_fu_2675_p3 == 1'd0) & (tmp_s_reg_3492 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        finish_issuing_7_reg_1564 <= p_finish_issuing_fu_2718_p2;
    end else if ((((tmp_6_reg_3484 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_9_reg_3488 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (empty_n_6_reg_3595 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_6_reg_3595 == 1'd1) & (tmp_9_reg_3488 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (ap_phi_mux_first_length_half_phi_fu_605_p4 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_phi_mux_first_length_half_phi_fu_605_p4 == 1'd1) & (empty_n_6_reg_3595 == 1'd1) & (tmp_9_reg_3488 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_s_reg_3492 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (empty_n_7_reg_3533 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_10_reg_3479 == 1'd0) & (tmp_4_reg_3496 == 1'd0) & (tmp_s_reg_3492 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_28_fu_2675_p3 == 1'd1) & (tmp_4_reg_3496 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_s_reg_3492 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_4_reg_3496 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (full_n_nbwrite_fu_474_p5 == 1'd0) & (tmp_28_fu_2675_p3 == 1'd0) & (tmp_s_reg_3492 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        finish_issuing_7_reg_1564 <= ap_phi_mux_finish_issuing_phi_fu_628_p4;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        finish_issuing_7_reg_1564 <= ap_phi_reg_pp0_iter1_finish_issuing_7_reg_1564;
    end
end

always @ (posedge ap_clk) begin
    if ((((empty_n_10_reg_3479 == 1'd0) & (empty_n_9_fu_2773_p1 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_9_fu_2773_p1 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        finish_issuing_8_reg_1768 <= ap_phi_mux_finish_issuing_7_phi_fu_1567_p20;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & ((empty_n_10_reg_3479 == 1'd1) | (reset_reg_529 == 1'd1)))) begin
        finish_issuing_8_reg_1768 <= 1'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        finish_issuing_8_reg_1768 <= ap_phi_reg_pp0_iter1_finish_issuing_8_reg_1768;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        finish_issuing_reg_624 <= finish_issuing_8_reg_1768;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        finish_issuing_reg_624 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        first_extents_half_reg_589 <= ap_phi_mux_first_extents_half_5_phi_fu_1740_p6;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        first_extents_half_reg_589 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((((empty_n_10_reg_3479 == 1'd0) & (empty_n_9_fu_2773_p1 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_9_fu_2773_p1 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        first_length_half_5_reg_1672 <= ap_phi_mux_first_length_half_4_phi_fu_1362_p20;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & ((empty_n_10_reg_3479 == 1'd1) | (reset_reg_529 == 1'd1)))) begin
        first_length_half_5_reg_1672 <= 1'd1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        first_length_half_5_reg_1672 <= ap_phi_reg_pp0_iter1_first_length_half_5_reg_1672;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        first_length_half_reg_601 <= first_length_half_5_reg_1672;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        first_length_half_reg_601 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1954)) begin
        if ((ap_phi_mux_first_length_half_phi_fu_605_p4 == 1'd1)) begin
            length_fu_440 <= length_1_fu_2761_p1;
        end else if ((ap_phi_mux_first_length_half_phi_fu_605_p4 == 1'd0)) begin
            length_fu_440 <= length_2_fu_2749_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        next_extents_arr_load_idx_reg_553 <= ap_phi_mux_extents_arr_load_idx_7_phi_fu_1692_p6;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        next_extents_arr_load_idx_reg_553 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((((empty_n_10_reg_3479 == 1'd0) & (empty_n_9_fu_2773_p1 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_9_fu_2773_p1 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        num_issued_7_reg_1752 <= ap_phi_mux_num_issued_6_phi_fu_1533_p20;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & ((empty_n_10_reg_3479 == 1'd1) | (reset_reg_529 == 1'd1)))) begin
        num_issued_7_reg_1752 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        num_issued_7_reg_1752 <= ap_phi_reg_pp0_iter1_num_issued_7_reg_1752;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        num_issued_reg_613 <= num_issued_7_reg_1752;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        num_issued_reg_613 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_n_9_fu_2773_p1 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        num_read_fu_452 <= num_read_1_fu_2784_p2;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & ((empty_n_10_reg_3479 == 1'd1) | (reset_reg_529 == 1'd1))) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        num_read_fu_452 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_2_reg_505 <= ap_phi_mux_p_095_1_phi_fu_1613_p6;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_2_reg_505 <= 36'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_3_reg_517 <= ap_phi_mux_p_0135_1_phi_fu_1629_p6;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_3_reg_517 <= 36'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & ((empty_n_10_reg_3479 == 1'd1) | (reset_reg_529 == 1'd1)))) begin
        reset_cnt_fu_448 <= p_s_fu_2829_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reset_cnt_fu_448 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        reset_reg_529 <= ap_phi_mux_reset_3_phi_fu_1645_p6;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reset_reg_529 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        should_read_start_reg_577 <= ap_phi_mux_should_read_start_8_phi_fu_1724_p6;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        should_read_start_reg_577 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        state_reg_565 <= ap_phi_mux_state_2_phi_fu_1708_p6;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        state_reg_565 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1958)) begin
        if ((ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd1)) begin
            tmp_len_fu_428 <= tmp_len_1_fu_2381_p1;
        end else if ((ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0)) begin
            tmp_len_fu_428 <= tmp_len_3_fu_2169_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd1) & (ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_start_fu_432 <= tmp_start_1_fu_2585_p1;
    end else if ((((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd31) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd30) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd29) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd28) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd27) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd26) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd25) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd24) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd23) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd22) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd21) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd20) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd19) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd18) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd17) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd16) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd14) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tmp_start_fu_432 <= tmp_start_3_fu_2397_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_reg_pp0_iter1_empty_n_10_reg_3479 <= empty_n_10_reg_3479;
        ap_reg_pp0_iter1_reset_reg_529 <= reset_reg_529;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cur_extent_V_1_reg_3555 <= cur_extent_V_1_fu_2418_p3;
        tmp_19_reg_3591 <= tmp_19_fu_2426_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cur_extent_len_left_V_1_reg_3537 <= cur_extent_len_left_V_1_fu_2189_p3;
        extents_arr_store_idx_1_reg_3545 <= extents_arr_store_idx_1_fu_2356_p2;
        p_state_reg_3550[0] <= p_state_fu_2368_p3[0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_n_10_reg_3479 <= reset_dram_helper_app_V_empty_n;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_fu_1927_p2 == 1'd1) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_n_6_reg_3595 <= app_file_infos_V_empty_n;
        tmp_3_reg_3599 <= app_file_infos_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_s_fu_1933_p2 == 1'd1) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_n_7_reg_3533 <= app_file_infos_V_empty_n;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_n_10_reg_3479 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_n_9_reg_3618 <= grp_nbread_fu_484_p3_0;
        tmp_data_V_reg_3622 <= device_dram_read_resp_V_data_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_fu_1921_p2 == 1'd1) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_n_reg_3605 <= app_file_infos_V_empty_n;
        num_extents_fu_436 <= num_extents_1_fu_2602_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_24_fu_2197_p1 == 5'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_len_arr_31_10_fu_220 <= tmp_len_3_fu_2169_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_24_fu_2197_p1 == 5'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_len_arr_31_11_fu_224 <= tmp_len_3_fu_2169_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_24_fu_2197_p1 == 5'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_len_arr_31_12_fu_228 <= tmp_len_3_fu_2169_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_24_fu_2197_p1 == 5'd14) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_len_arr_31_13_fu_232 <= tmp_len_3_fu_2169_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_24_fu_2197_p1 == 5'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_len_arr_31_14_fu_236 <= tmp_len_3_fu_2169_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_24_fu_2197_p1 == 5'd16) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_len_arr_31_15_fu_240 <= tmp_len_3_fu_2169_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_24_fu_2197_p1 == 5'd17) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_len_arr_31_16_fu_244 <= tmp_len_3_fu_2169_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_24_fu_2197_p1 == 5'd18) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_len_arr_31_17_fu_248 <= tmp_len_3_fu_2169_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_24_fu_2197_p1 == 5'd19) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_len_arr_31_18_fu_252 <= tmp_len_3_fu_2169_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_24_fu_2197_p1 == 5'd20) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_len_arr_31_19_fu_256 <= tmp_len_3_fu_2169_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_24_fu_2197_p1 == 5'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_len_arr_31_1_fu_184 <= tmp_len_3_fu_2169_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_24_fu_2197_p1 == 5'd21) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_len_arr_31_20_fu_260 <= tmp_len_3_fu_2169_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_24_fu_2197_p1 == 5'd22) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_len_arr_31_21_fu_264 <= tmp_len_3_fu_2169_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_24_fu_2197_p1 == 5'd23) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_len_arr_31_22_fu_268 <= tmp_len_3_fu_2169_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_24_fu_2197_p1 == 5'd24) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_len_arr_31_23_fu_272 <= tmp_len_3_fu_2169_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_24_fu_2197_p1 == 5'd25) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_len_arr_31_24_fu_276 <= tmp_len_3_fu_2169_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_24_fu_2197_p1 == 5'd26) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_len_arr_31_25_fu_280 <= tmp_len_3_fu_2169_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_24_fu_2197_p1 == 5'd27) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_len_arr_31_26_fu_284 <= tmp_len_3_fu_2169_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_24_fu_2197_p1 == 5'd28) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_len_arr_31_27_fu_288 <= tmp_len_3_fu_2169_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_24_fu_2197_p1 == 5'd29) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_len_arr_31_28_fu_292 <= tmp_len_3_fu_2169_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_24_fu_2197_p1 == 5'd30) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_len_arr_31_29_fu_296 <= tmp_len_3_fu_2169_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_24_fu_2197_p1 == 5'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_len_arr_31_2_fu_188 <= tmp_len_3_fu_2169_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_24_fu_2197_p1 == 5'd31) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_len_arr_31_30_fu_300 <= tmp_len_3_fu_2169_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_24_fu_2197_p1 == 5'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_len_arr_31_3_fu_192 <= tmp_len_3_fu_2169_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_24_fu_2197_p1 == 5'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_len_arr_31_4_fu_196 <= tmp_len_3_fu_2169_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_24_fu_2197_p1 == 5'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_len_arr_31_5_fu_200 <= tmp_len_3_fu_2169_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_24_fu_2197_p1 == 5'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_len_arr_31_6_fu_204 <= tmp_len_3_fu_2169_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_24_fu_2197_p1 == 5'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_len_arr_31_7_fu_208 <= tmp_len_3_fu_2169_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_24_fu_2197_p1 == 5'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_len_arr_31_8_fu_212 <= tmp_len_3_fu_2169_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_24_fu_2197_p1 == 5'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_len_arr_31_9_fu_216 <= tmp_len_3_fu_2169_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_24_fu_2197_p1 == 5'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_len_arr_31_fu_180 <= tmp_len_3_fu_2169_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_start_arr_31_10_fu_344 <= tmp_start_3_fu_2397_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_start_arr_31_11_fu_348 <= tmp_start_3_fu_2397_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_start_arr_31_12_fu_352 <= tmp_start_3_fu_2397_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd14) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_start_arr_31_13_fu_356 <= tmp_start_3_fu_2397_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_start_arr_31_14_fu_360 <= tmp_start_3_fu_2397_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd16) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_start_arr_31_15_fu_364 <= tmp_start_3_fu_2397_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd17) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_start_arr_31_16_fu_368 <= tmp_start_3_fu_2397_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd18) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_start_arr_31_17_fu_372 <= tmp_start_3_fu_2397_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd19) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_start_arr_31_18_fu_376 <= tmp_start_3_fu_2397_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd20) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_start_arr_31_19_fu_380 <= tmp_start_3_fu_2397_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_start_arr_31_1_fu_308 <= tmp_start_3_fu_2397_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd21) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_start_arr_31_20_fu_384 <= tmp_start_3_fu_2397_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd22) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_start_arr_31_21_fu_388 <= tmp_start_3_fu_2397_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd23) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_start_arr_31_22_fu_392 <= tmp_start_3_fu_2397_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd24) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_start_arr_31_23_fu_396 <= tmp_start_3_fu_2397_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd25) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_start_arr_31_24_fu_400 <= tmp_start_3_fu_2397_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd26) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_start_arr_31_25_fu_404 <= tmp_start_3_fu_2397_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd27) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_start_arr_31_26_fu_408 <= tmp_start_3_fu_2397_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd28) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_start_arr_31_27_fu_412 <= tmp_start_3_fu_2397_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd29) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_start_arr_31_28_fu_416 <= tmp_start_3_fu_2397_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd30) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_start_arr_31_29_fu_420 <= tmp_start_3_fu_2397_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_start_arr_31_2_fu_312 <= tmp_start_3_fu_2397_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd31) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_start_arr_31_30_fu_424 <= tmp_start_3_fu_2397_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_start_arr_31_3_fu_316 <= tmp_start_3_fu_2397_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_start_arr_31_4_fu_320 <= tmp_start_3_fu_2397_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_start_arr_31_5_fu_324 <= tmp_start_3_fu_2397_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_start_arr_31_6_fu_328 <= tmp_start_3_fu_2397_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_start_arr_31_7_fu_332 <= tmp_start_3_fu_2397_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_start_arr_31_8_fu_336 <= tmp_start_3_fu_2397_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_start_arr_31_9_fu_340 <= tmp_start_3_fu_2397_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd1) & (grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_593_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_19_fu_2426_p1 == 5'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_start_arr_31_fu_304 <= tmp_start_3_fu_2397_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_4_fu_1939_p2 == 1'd1) & (tmp_8_fu_1945_p2 == 1'd0) & (tmp_s_fu_1933_p2 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        next_extents_arr_load_idx_1_reg_3518 <= next_extents_arr_load_idx_1_fu_2144_p2;
        read_req_num_cast_reg_3504 <= {{r_V_fu_1955_p2[12:6]}};
        val_assign_2_reg_3513 <= val_assign_2_fu_2074_p34;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_n_9_fu_2773_p1 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_not_reg_3627 <= p_not_fu_2790_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_8_fu_1945_p2 == 1'd1) & (tmp_4_fu_1939_p2 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_12_reg_3528 <= tmp_12_fu_2156_p2;
        tmp_2_reg_3523 <= tmp_2_fu_2150_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_s_fu_1933_p2 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_4_reg_3496 <= tmp_4_fu_1939_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_6_reg_3484 <= tmp_6_fu_1921_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_4_fu_1939_p2 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_8_reg_3500 <= tmp_8_fu_1945_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_9_reg_3488 <= tmp_9_fu_1927_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_s_reg_3492 <= tmp_s_fu_1933_p2;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((full_n_nbwrite_fu_474_p5 == 1'd1) & (tmp_4_reg_3496 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_28_fu_2675_p3 == 1'd0) & (tmp_s_reg_3492 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_extents_arr_load_idx_6_phi_fu_1397_p20 = ap_phi_mux_extents_arr_load_idx_phi_fu_734_p4;
    end else if ((((tmp_6_reg_3484 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_9_reg_3488 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (empty_n_6_reg_3595 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_6_reg_3595 == 1'd1) & (tmp_9_reg_3488 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (ap_phi_mux_first_length_half_phi_fu_605_p4 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_phi_mux_first_length_half_phi_fu_605_p4 == 1'd1) & (empty_n_6_reg_3595 == 1'd1) & (tmp_9_reg_3488 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_s_reg_3492 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (empty_n_7_reg_3533 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_10_reg_3479 == 1'd0) & (tmp_4_reg_3496 == 1'd0) & (tmp_s_reg_3492 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_28_fu_2675_p3 == 1'd1) & (tmp_4_reg_3496 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_s_reg_3492 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_4_reg_3496 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (full_n_nbwrite_fu_474_p5 == 1'd0) & (tmp_28_fu_2675_p3 == 1'd0) & (tmp_s_reg_3492 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_extents_arr_load_idx_6_phi_fu_1397_p20 = next_extents_arr_load_idx_reg_553;
    end else begin
        ap_phi_mux_extents_arr_load_idx_6_phi_fu_1397_p20 = ap_phi_reg_pp0_iter1_extents_arr_load_idx_6_reg_1394;
    end
end

always @ (*) begin
    if ((((empty_n_10_reg_3479 == 1'd0) & (empty_n_9_fu_2773_p1 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_9_fu_2773_p1 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_extents_arr_load_idx_7_phi_fu_1692_p6 = ap_phi_mux_extents_arr_load_idx_6_phi_fu_1397_p20;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & ((empty_n_10_reg_3479 == 1'd1) | (reset_reg_529 == 1'd1)))) begin
        ap_phi_mux_extents_arr_load_idx_7_phi_fu_1692_p6 = 8'd0;
    end else begin
        ap_phi_mux_extents_arr_load_idx_7_phi_fu_1692_p6 = ap_phi_reg_pp0_iter1_extents_arr_load_idx_7_reg_1688;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1460)) begin
        if ((tmp_8_reg_3500 == 1'd0)) begin
            ap_phi_mux_extents_arr_load_idx_phi_fu_734_p4 = next_extents_arr_load_idx_1_reg_3518;
        end else if ((tmp_8_reg_3500 == 1'd1)) begin
            ap_phi_mux_extents_arr_load_idx_phi_fu_734_p4 = next_extents_arr_load_idx_reg_553;
        end else begin
            ap_phi_mux_extents_arr_load_idx_phi_fu_734_p4 = ap_phi_reg_pp0_iter1_extents_arr_load_idx_reg_731;
        end
    end else begin
        ap_phi_mux_extents_arr_load_idx_phi_fu_734_p4 = ap_phi_reg_pp0_iter1_extents_arr_load_idx_reg_731;
    end
end

always @ (*) begin
    if (((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (should_read_start_reg_577 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_extents_arr_store_idx_2_phi_fu_931_p70 = extents_arr_store_idx_1_reg_3545;
    end else if ((((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (first_extents_half_reg_589 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (should_read_start_reg_577 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (first_extents_half_reg_589 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd14) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd16) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd17) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd18) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd19) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd20) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd21) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd22) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd23) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd24) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd25) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd26) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd27) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd28) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd29) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd30) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd31) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_extents_arr_store_idx_2_phi_fu_931_p70 = extents_arr_store_idx_reg_541;
    end else begin
        ap_phi_mux_extents_arr_store_idx_2_phi_fu_931_p70 = ap_phi_reg_pp0_iter1_extents_arr_store_idx_2_reg_928;
    end
end

always @ (*) begin
    if (((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_extents_arr_store_idx_6_phi_fu_1327_p20 = ap_phi_mux_extents_arr_store_idx_2_phi_fu_931_p70;
    end else if ((((tmp_6_reg_3484 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_9_reg_3488 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (empty_n_6_reg_3595 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_6_reg_3595 == 1'd1) & (tmp_9_reg_3488 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (ap_phi_mux_first_length_half_phi_fu_605_p4 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_phi_mux_first_length_half_phi_fu_605_p4 == 1'd1) & (empty_n_6_reg_3595 == 1'd1) & (tmp_9_reg_3488 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_s_reg_3492 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (empty_n_7_reg_3533 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_10_reg_3479 == 1'd0) & (tmp_4_reg_3496 == 1'd0) & (tmp_s_reg_3492 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_28_fu_2675_p3 == 1'd1) & (tmp_4_reg_3496 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_s_reg_3492 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_4_reg_3496 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (full_n_nbwrite_fu_474_p5 == 1'd0) & (tmp_28_fu_2675_p3 == 1'd0) & (tmp_s_reg_3492 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((full_n_nbwrite_fu_474_p5 == 1'd1) & (tmp_4_reg_3496 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_28_fu_2675_p3 == 1'd0) & (tmp_s_reg_3492 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_extents_arr_store_idx_6_phi_fu_1327_p20 = extents_arr_store_idx_reg_541;
    end else begin
        ap_phi_mux_extents_arr_store_idx_6_phi_fu_1327_p20 = ap_phi_reg_pp0_iter1_extents_arr_store_idx_6_reg_1324;
    end
end

always @ (*) begin
    if ((((empty_n_10_reg_3479 == 1'd0) & (empty_n_9_fu_2773_p1 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_9_fu_2773_p1 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_extents_arr_store_idx_7_phi_fu_1660_p6 = ap_phi_mux_extents_arr_store_idx_6_phi_fu_1327_p20;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & ((empty_n_10_reg_3479 == 1'd1) | (reset_reg_529 == 1'd1)))) begin
        ap_phi_mux_extents_arr_store_idx_7_phi_fu_1660_p6 = 8'd0;
    end else begin
        ap_phi_mux_extents_arr_store_idx_7_phi_fu_1660_p6 = ap_phi_reg_pp0_iter1_extents_arr_store_idx_7_reg_1656;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_extents_arr_store_idx_phi_fu_545_p4 = ap_phi_mux_extents_arr_store_idx_7_phi_fu_1660_p6;
    end else begin
        ap_phi_mux_extents_arr_store_idx_phi_fu_545_p4 = extents_arr_store_idx_reg_541;
    end
end

always @ (*) begin
    if (((full_n_nbwrite_fu_474_p5 == 1'd1) & (tmp_4_reg_3496 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_28_fu_2675_p3 == 1'd0) & (tmp_s_reg_3492 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_finish_issuing_7_phi_fu_1567_p20 = p_finish_issuing_fu_2718_p2;
    end else if ((((tmp_6_reg_3484 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_9_reg_3488 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (empty_n_6_reg_3595 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_6_reg_3595 == 1'd1) & (tmp_9_reg_3488 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (ap_phi_mux_first_length_half_phi_fu_605_p4 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_phi_mux_first_length_half_phi_fu_605_p4 == 1'd1) & (empty_n_6_reg_3595 == 1'd1) & (tmp_9_reg_3488 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_s_reg_3492 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (empty_n_7_reg_3533 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_10_reg_3479 == 1'd0) & (tmp_4_reg_3496 == 1'd0) & (tmp_s_reg_3492 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_28_fu_2675_p3 == 1'd1) & (tmp_4_reg_3496 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_s_reg_3492 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_4_reg_3496 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (full_n_nbwrite_fu_474_p5 == 1'd0) & (tmp_28_fu_2675_p3 == 1'd0) & (tmp_s_reg_3492 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_finish_issuing_7_phi_fu_1567_p20 = ap_phi_mux_finish_issuing_phi_fu_628_p4;
    end else begin
        ap_phi_mux_finish_issuing_7_phi_fu_1567_p20 = ap_phi_reg_pp0_iter1_finish_issuing_7_reg_1564;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_finish_issuing_phi_fu_628_p4 = finish_issuing_8_reg_1768;
    end else begin
        ap_phi_mux_finish_issuing_phi_fu_628_p4 = finish_issuing_reg_624;
    end
end

always @ (*) begin
    if (((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_first_extents_half_4_phi_fu_1499_p20 = first_extents_half_1_fu_2735_p2;
    end else if ((((tmp_6_reg_3484 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_9_reg_3488 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (empty_n_6_reg_3595 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_6_reg_3595 == 1'd1) & (tmp_9_reg_3488 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (ap_phi_mux_first_length_half_phi_fu_605_p4 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_phi_mux_first_length_half_phi_fu_605_p4 == 1'd1) & (empty_n_6_reg_3595 == 1'd1) & (tmp_9_reg_3488 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_s_reg_3492 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (empty_n_7_reg_3533 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_10_reg_3479 == 1'd0) & (tmp_4_reg_3496 == 1'd0) & (tmp_s_reg_3492 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_28_fu_2675_p3 == 1'd1) & (tmp_4_reg_3496 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_s_reg_3492 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_4_reg_3496 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (full_n_nbwrite_fu_474_p5 == 1'd0) & (tmp_28_fu_2675_p3 == 1'd0) & (tmp_s_reg_3492 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((full_n_nbwrite_fu_474_p5 == 1'd1) & (tmp_4_reg_3496 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_28_fu_2675_p3 == 1'd0) & (tmp_s_reg_3492 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_first_extents_half_4_phi_fu_1499_p20 = first_extents_half_reg_589;
    end else begin
        ap_phi_mux_first_extents_half_4_phi_fu_1499_p20 = ap_phi_reg_pp0_iter1_first_extents_half_4_reg_1496;
    end
end

always @ (*) begin
    if ((((empty_n_10_reg_3479 == 1'd0) & (empty_n_9_fu_2773_p1 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_9_fu_2773_p1 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_first_extents_half_5_phi_fu_1740_p6 = ap_phi_mux_first_extents_half_4_phi_fu_1499_p20;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & ((empty_n_10_reg_3479 == 1'd1) | (reset_reg_529 == 1'd1)))) begin
        ap_phi_mux_first_extents_half_5_phi_fu_1740_p6 = 1'd1;
    end else begin
        ap_phi_mux_first_extents_half_5_phi_fu_1740_p6 = ap_phi_reg_pp0_iter1_first_extents_half_5_reg_1736;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_first_extents_half_phi_fu_593_p4 = ap_phi_mux_first_extents_half_5_phi_fu_1740_p6;
    end else begin
        ap_phi_mux_first_extents_half_phi_fu_593_p4 = first_extents_half_reg_589;
    end
end

always @ (*) begin
    if ((((empty_n_6_reg_3595 == 1'd1) & (tmp_9_reg_3488 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (ap_phi_mux_first_length_half_phi_fu_605_p4 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_phi_mux_first_length_half_phi_fu_605_p4 == 1'd1) & (empty_n_6_reg_3595 == 1'd1) & (tmp_9_reg_3488 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_first_length_half_4_phi_fu_1362_p20 = 1'd0;
    end else if ((((tmp_6_reg_3484 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_9_reg_3488 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (empty_n_6_reg_3595 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_s_reg_3492 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (empty_n_7_reg_3533 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_10_reg_3479 == 1'd0) & (tmp_4_reg_3496 == 1'd0) & (tmp_s_reg_3492 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_28_fu_2675_p3 == 1'd1) & (tmp_4_reg_3496 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_s_reg_3492 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_4_reg_3496 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (full_n_nbwrite_fu_474_p5 == 1'd0) & (tmp_28_fu_2675_p3 == 1'd0) & (tmp_s_reg_3492 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((full_n_nbwrite_fu_474_p5 == 1'd1) & (tmp_4_reg_3496 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_28_fu_2675_p3 == 1'd0) & (tmp_s_reg_3492 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_first_length_half_4_phi_fu_1362_p20 = ap_phi_mux_first_length_half_phi_fu_605_p4;
    end else begin
        ap_phi_mux_first_length_half_4_phi_fu_1362_p20 = ap_phi_reg_pp0_iter1_first_length_half_4_reg_1359;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_first_length_half_phi_fu_605_p4 = first_length_half_5_reg_1672;
    end else begin
        ap_phi_mux_first_length_half_phi_fu_605_p4 = first_length_half_reg_601;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_next_extents_arr_load_idx_phi_fu_557_p4 = ap_phi_mux_extents_arr_load_idx_7_phi_fu_1692_p6;
    end else begin
        ap_phi_mux_next_extents_arr_load_idx_phi_fu_557_p4 = next_extents_arr_load_idx_reg_553;
    end
end

always @ (*) begin
    if (((full_n_nbwrite_fu_474_p5 == 1'd1) & (tmp_4_reg_3496 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_28_fu_2675_p3 == 1'd0) & (tmp_s_reg_3492 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_num_issued_6_phi_fu_1533_p20 = num_issued_1_fu_2696_p2;
    end else if ((((tmp_6_reg_3484 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_9_reg_3488 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (empty_n_6_reg_3595 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_6_reg_3595 == 1'd1) & (tmp_9_reg_3488 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (ap_phi_mux_first_length_half_phi_fu_605_p4 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_phi_mux_first_length_half_phi_fu_605_p4 == 1'd1) & (empty_n_6_reg_3595 == 1'd1) & (tmp_9_reg_3488 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_s_reg_3492 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (empty_n_7_reg_3533 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_10_reg_3479 == 1'd0) & (tmp_4_reg_3496 == 1'd0) & (tmp_s_reg_3492 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_28_fu_2675_p3 == 1'd1) & (tmp_4_reg_3496 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_s_reg_3492 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_4_reg_3496 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (full_n_nbwrite_fu_474_p5 == 1'd0) & (tmp_28_fu_2675_p3 == 1'd0) & (tmp_s_reg_3492 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_num_issued_6_phi_fu_1533_p20 = ap_phi_mux_num_issued_phi_fu_617_p4;
    end else begin
        ap_phi_mux_num_issued_6_phi_fu_1533_p20 = ap_phi_reg_pp0_iter1_num_issued_6_reg_1530;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_num_issued_phi_fu_617_p4 = num_issued_7_reg_1752;
    end else begin
        ap_phi_mux_num_issued_phi_fu_617_p4 = num_issued_reg_613;
    end
end

always @ (*) begin
    if ((((empty_n_10_reg_3479 == 1'd0) & (empty_n_9_fu_2773_p1 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_9_fu_2773_p1 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_p_0135_1_phi_fu_1629_p6 = ap_phi_mux_p_0135_s_phi_fu_1293_p20;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & ((empty_n_10_reg_3479 == 1'd1) | (reset_reg_529 == 1'd1)))) begin
        ap_phi_mux_p_0135_1_phi_fu_1629_p6 = 36'd0;
    end else begin
        ap_phi_mux_p_0135_1_phi_fu_1629_p6 = ap_phi_reg_pp0_iter1_p_0135_1_reg_1625;
    end
end

always @ (*) begin
    if (((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (should_read_start_reg_577 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_p_0135_3_phi_fu_822_p70 = cur_extent_len_left_V_1_reg_3537;
    end else if ((((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (first_extents_half_reg_589 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (should_read_start_reg_577 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (first_extents_half_reg_589 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd14) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd16) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd17) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd18) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd19) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd20) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd21) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd22) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd23) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd24) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd25) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd26) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd27) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd28) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd29) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd30) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd31) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_p_0135_3_phi_fu_822_p70 = p_3_reg_517;
    end else begin
        ap_phi_mux_p_0135_3_phi_fu_822_p70 = ap_phi_reg_pp0_iter1_p_0135_3_reg_819;
    end
end

always @ (*) begin
    if (((full_n_nbwrite_fu_474_p5 == 1'd1) & (tmp_4_reg_3496 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_28_fu_2675_p3 == 1'd0) & (tmp_s_reg_3492 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_p_0135_s_phi_fu_1293_p20 = next_cur_extent_len_left_V_fu_2636_p1;
    end else if (((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_p_0135_s_phi_fu_1293_p20 = ap_phi_mux_p_0135_3_phi_fu_822_p70;
    end else if ((((tmp_6_reg_3484 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_9_reg_3488 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (empty_n_6_reg_3595 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_6_reg_3595 == 1'd1) & (tmp_9_reg_3488 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (ap_phi_mux_first_length_half_phi_fu_605_p4 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_phi_mux_first_length_half_phi_fu_605_p4 == 1'd1) & (empty_n_6_reg_3595 == 1'd1) & (tmp_9_reg_3488 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_s_reg_3492 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (empty_n_7_reg_3533 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_10_reg_3479 == 1'd0) & (tmp_4_reg_3496 == 1'd0) & (tmp_s_reg_3492 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_28_fu_2675_p3 == 1'd1) & (tmp_4_reg_3496 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_s_reg_3492 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_4_reg_3496 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (full_n_nbwrite_fu_474_p5 == 1'd0) & (tmp_28_fu_2675_p3 == 1'd0) & (tmp_s_reg_3492 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_p_0135_s_phi_fu_1293_p20 = p_3_reg_517;
    end else begin
        ap_phi_mux_p_0135_s_phi_fu_1293_p20 = ap_phi_reg_pp0_iter1_p_0135_s_reg_1290;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1460)) begin
        if ((tmp_8_reg_3500 == 1'd0)) begin
            ap_phi_mux_p_0177_0_in_phi_fu_725_p4 = val_assign_2_reg_3513;
        end else if ((tmp_8_reg_3500 == 1'd1)) begin
            ap_phi_mux_p_0177_0_in_phi_fu_725_p4 = tmp_13_fu_2624_p1;
        end else begin
            ap_phi_mux_p_0177_0_in_phi_fu_725_p4 = ap_phi_reg_pp0_iter1_p_0177_0_in_reg_722;
        end
    end else begin
        ap_phi_mux_p_0177_0_in_phi_fu_725_p4 = ap_phi_reg_pp0_iter1_p_0177_0_in_reg_722;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1460)) begin
        if ((tmp_8_reg_3500 == 1'd0)) begin
            ap_phi_mux_p_0204_0_in_phi_fu_715_p4 = ap_phi_reg_pp0_iter1_val_assign_reg_635;
        end else if ((tmp_8_reg_3500 == 1'd1)) begin
            ap_phi_mux_p_0204_0_in_phi_fu_715_p4 = tmp_11_fu_2620_p1;
        end else begin
            ap_phi_mux_p_0204_0_in_phi_fu_715_p4 = ap_phi_reg_pp0_iter1_p_0204_0_in_reg_712;
        end
    end else begin
        ap_phi_mux_p_0204_0_in_phi_fu_715_p4 = ap_phi_reg_pp0_iter1_p_0204_0_in_reg_712;
    end
end

always @ (*) begin
    if ((((empty_n_10_reg_3479 == 1'd0) & (empty_n_9_fu_2773_p1 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_9_fu_2773_p1 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_p_095_1_phi_fu_1613_p6 = ap_phi_mux_p_095_s_phi_fu_1259_p20;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & ((empty_n_10_reg_3479 == 1'd1) | (reset_reg_529 == 1'd1)))) begin
        ap_phi_mux_p_095_1_phi_fu_1613_p6 = 36'd0;
    end else begin
        ap_phi_mux_p_095_1_phi_fu_1613_p6 = ap_phi_reg_pp0_iter1_p_095_1_reg_1609;
    end
end

always @ (*) begin
    if ((((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (first_extents_half_reg_589 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (should_read_start_reg_577 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (should_read_start_reg_577 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (first_extents_half_reg_589 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_p_095_3_phi_fu_744_p70 = p_2_reg_505;
    end else if ((((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd14) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd16) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd17) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd18) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd19) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd20) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd21) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd22) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd23) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd24) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd25) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd26) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd27) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd28) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd29) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd30) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd31) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_p_095_3_phi_fu_744_p70 = cur_extent_V_1_reg_3555;
    end else begin
        ap_phi_mux_p_095_3_phi_fu_744_p70 = ap_phi_reg_pp0_iter1_p_095_3_reg_741;
    end
end

always @ (*) begin
    if (((full_n_nbwrite_fu_474_p5 == 1'd1) & (tmp_4_reg_3496 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_28_fu_2675_p3 == 1'd0) & (tmp_s_reg_3492 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_p_095_s_phi_fu_1259_p20 = next_cur_extent_V_fu_2641_p1;
    end else if (((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_p_095_s_phi_fu_1259_p20 = ap_phi_mux_p_095_3_phi_fu_744_p70;
    end else if ((((tmp_6_reg_3484 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_9_reg_3488 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (empty_n_6_reg_3595 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_6_reg_3595 == 1'd1) & (tmp_9_reg_3488 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (ap_phi_mux_first_length_half_phi_fu_605_p4 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_phi_mux_first_length_half_phi_fu_605_p4 == 1'd1) & (empty_n_6_reg_3595 == 1'd1) & (tmp_9_reg_3488 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_s_reg_3492 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (empty_n_7_reg_3533 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_10_reg_3479 == 1'd0) & (tmp_4_reg_3496 == 1'd0) & (tmp_s_reg_3492 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_28_fu_2675_p3 == 1'd1) & (tmp_4_reg_3496 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_s_reg_3492 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_4_reg_3496 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (full_n_nbwrite_fu_474_p5 == 1'd0) & (tmp_28_fu_2675_p3 == 1'd0) & (tmp_s_reg_3492 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_p_095_s_phi_fu_1259_p20 = p_2_reg_505;
    end else begin
        ap_phi_mux_p_095_s_phi_fu_1259_p20 = ap_phi_reg_pp0_iter1_p_095_s_reg_1256;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_p_2_phi_fu_509_p4 = ap_phi_mux_p_095_1_phi_fu_1613_p6;
    end else begin
        ap_phi_mux_p_2_phi_fu_509_p4 = p_2_reg_505;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_p_3_phi_fu_521_p4 = ap_phi_mux_p_0135_1_phi_fu_1629_p6;
    end else begin
        ap_phi_mux_p_3_phi_fu_521_p4 = p_3_reg_517;
    end
end

always @ (*) begin
    if ((((empty_n_10_reg_3479 == 1'd0) & (empty_n_9_fu_2773_p1 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_9_fu_2773_p1 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_reset_3_phi_fu_1645_p6 = 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & ((empty_n_10_reg_3479 == 1'd1) | (reset_reg_529 == 1'd1)))) begin
        ap_phi_mux_reset_3_phi_fu_1645_p6 = p_reset_1_fu_2822_p2;
    end else begin
        ap_phi_mux_reset_3_phi_fu_1645_p6 = ap_phi_reg_pp0_iter1_reset_3_reg_1641;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_reset_phi_fu_533_p4 = ap_phi_mux_reset_3_phi_fu_1645_p6;
    end else begin
        ap_phi_mux_reset_phi_fu_533_p4 = reset_reg_529;
    end
end

always @ (*) begin
    if ((((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (should_read_start_reg_577 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (first_extents_half_reg_589 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_should_read_start_3_phi_fu_1149_p70 = 1'd1;
    end else if ((((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (first_extents_half_reg_589 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (should_read_start_reg_577 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd14) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd16) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd17) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd18) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd19) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd20) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd21) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd22) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd23) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd24) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd25) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd26) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd27) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd28) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd29) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd30) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd31) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_should_read_start_3_phi_fu_1149_p70 = 1'd0;
    end else begin
        ap_phi_mux_should_read_start_3_phi_fu_1149_p70 = ap_phi_reg_pp0_iter1_should_read_start_3_reg_1146;
    end
end

always @ (*) begin
    if (((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_should_read_start_7_phi_fu_1464_p20 = ap_phi_mux_should_read_start_3_phi_fu_1149_p70;
    end else if ((((tmp_6_reg_3484 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_9_reg_3488 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (empty_n_6_reg_3595 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_6_reg_3595 == 1'd1) & (tmp_9_reg_3488 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (ap_phi_mux_first_length_half_phi_fu_605_p4 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_phi_mux_first_length_half_phi_fu_605_p4 == 1'd1) & (empty_n_6_reg_3595 == 1'd1) & (tmp_9_reg_3488 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_s_reg_3492 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (empty_n_7_reg_3533 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_10_reg_3479 == 1'd0) & (tmp_4_reg_3496 == 1'd0) & (tmp_s_reg_3492 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_28_fu_2675_p3 == 1'd1) & (tmp_4_reg_3496 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_s_reg_3492 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_4_reg_3496 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (full_n_nbwrite_fu_474_p5 == 1'd0) & (tmp_28_fu_2675_p3 == 1'd0) & (tmp_s_reg_3492 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((full_n_nbwrite_fu_474_p5 == 1'd1) & (tmp_4_reg_3496 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_28_fu_2675_p3 == 1'd0) & (tmp_s_reg_3492 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_should_read_start_7_phi_fu_1464_p20 = should_read_start_reg_577;
    end else begin
        ap_phi_mux_should_read_start_7_phi_fu_1464_p20 = ap_phi_reg_pp0_iter1_should_read_start_7_reg_1461;
    end
end

always @ (*) begin
    if ((((empty_n_10_reg_3479 == 1'd0) & (empty_n_9_fu_2773_p1 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_9_fu_2773_p1 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_should_read_start_8_phi_fu_1724_p6 = ap_phi_mux_should_read_start_7_phi_fu_1464_p20;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & ((empty_n_10_reg_3479 == 1'd1) | (reset_reg_529 == 1'd1)))) begin
        ap_phi_mux_should_read_start_8_phi_fu_1724_p6 = 1'd1;
    end else begin
        ap_phi_mux_should_read_start_8_phi_fu_1724_p6 = ap_phi_reg_pp0_iter1_should_read_start_8_reg_1720;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_should_read_start_phi_fu_581_p4 = ap_phi_mux_should_read_start_8_phi_fu_1724_p6;
    end else begin
        ap_phi_mux_should_read_start_phi_fu_581_p4 = should_read_start_reg_577;
    end
end

always @ (*) begin
    if ((((empty_n_10_reg_3479 == 1'd0) & (empty_n_9_fu_2773_p1 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_9_fu_2773_p1 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_state_2_phi_fu_1708_p6 = ap_phi_mux_state_s_phi_fu_1432_p20;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & ((empty_n_10_reg_3479 == 1'd1) | (reset_reg_529 == 1'd1)))) begin
        ap_phi_mux_state_2_phi_fu_1708_p6 = 8'd0;
    end else begin
        ap_phi_mux_state_2_phi_fu_1708_p6 = ap_phi_reg_pp0_iter1_state_2_reg_1704;
    end
end

always @ (*) begin
    if (((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (should_read_start_reg_577 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_state_6_phi_fu_1040_p70 = p_state_reg_3550;
    end else if ((((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (first_extents_half_reg_589 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (should_read_start_reg_577 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (first_extents_half_reg_589 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd14) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd16) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd17) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd18) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd19) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd20) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd21) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd22) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd23) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd24) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd25) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd26) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd27) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd28) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd29) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd30) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd31) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (should_read_start_reg_577 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (first_extents_half_reg_589 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_3591 == 5'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_state_6_phi_fu_1040_p70 = 2'd2;
    end else begin
        ap_phi_mux_state_6_phi_fu_1040_p70 = ap_phi_reg_pp0_iter1_state_6_reg_1037;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_state_phi_fu_569_p4 = ap_phi_mux_state_2_phi_fu_1708_p6;
    end else begin
        ap_phi_mux_state_phi_fu_569_p4 = state_reg_565;
    end
end

always @ (*) begin
    if (((empty_n_10_reg_3479 == 1'd0) & (tmp_4_reg_3496 == 1'd0) & (tmp_s_reg_3492 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_state_s_phi_fu_1432_p20 = state_reg_565;
    end else if ((((tmp_28_fu_2675_p3 == 1'd1) & (tmp_4_reg_3496 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_s_reg_3492 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_4_reg_3496 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (full_n_nbwrite_fu_474_p5 == 1'd0) & (tmp_28_fu_2675_p3 == 1'd0) & (tmp_s_reg_3492 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_state_s_phi_fu_1432_p20 = 8'd3;
    end else if (((full_n_nbwrite_fu_474_p5 == 1'd1) & (tmp_4_reg_3496 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_28_fu_2675_p3 == 1'd0) & (tmp_s_reg_3492 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_state_s_phi_fu_1432_p20 = p_state_cast_cast_fu_2709_p3;
    end else if (((empty_n_7_reg_3533 == 1'd1) & (tmp_s_reg_3492 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_state_s_phi_fu_1432_p20 = state_6_cast_fu_2730_p1;
    end else if ((((empty_n_6_reg_3595 == 1'd1) & (tmp_9_reg_3488 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (ap_phi_mux_first_length_half_phi_fu_605_p4 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_s_reg_3492 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (empty_n_7_reg_3533 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_state_s_phi_fu_1432_p20 = 8'd2;
    end else if ((((tmp_9_reg_3488 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (empty_n_6_reg_3595 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_phi_mux_first_length_half_phi_fu_605_p4 == 1'd1) & (empty_n_6_reg_3595 == 1'd1) & (tmp_9_reg_3488 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_state_s_phi_fu_1432_p20 = 8'd1;
    end else if (((tmp_6_reg_3484 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_state_s_phi_fu_1432_p20 = state_1_fu_2769_p1;
    end else begin
        ap_phi_mux_state_s_phi_fu_1432_p20 = ap_phi_reg_pp0_iter1_state_s_reg_1429;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1460)) begin
        if ((tmp_8_reg_3500 == 1'd0)) begin
            ap_phi_mux_tmp_num_phi_fu_705_p4 = read_req_num_cast_reg_3504;
        end else if ((tmp_8_reg_3500 == 1'd1)) begin
            ap_phi_mux_tmp_num_phi_fu_705_p4 = 7'd64;
        end else begin
            ap_phi_mux_tmp_num_phi_fu_705_p4 = ap_phi_reg_pp0_iter1_tmp_num_reg_702;
        end
    end else begin
        ap_phi_mux_tmp_num_phi_fu_705_p4 = ap_phi_reg_pp0_iter1_tmp_num_reg_702;
    end
end

always @ (*) begin
    if (((app_file_infos_V_empty_n == 1'b1) & (((app_file_infos_V_empty_n == 1'b1) & (((app_file_infos_V_empty_n == 1'b1) & (((tmp_9_fu_1927_p2 == 1'd1) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_s_fu_1933_p2 == 1'd1) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (app_file_infos_V_empty_n == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) | ((tmp_6_fu_1921_p2 == 1'd1) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & ((ap_phi_mux_reset_phi_fu_533_p4 == 1'd1) | (empty_n_10_fu_1917_p1 == 1'd1)))))) begin
        app_file_infos_V_read = 1'b1;
    end else begin
        app_file_infos_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((empty_n_9_reg_3618 == 1'd1) & (ap_reg_pp0_iter1_empty_n_10_reg_3479 == 1'd0) & (ap_reg_pp0_iter1_reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buf_app_input_data_V_data_V_blk_n = buf_app_input_data_V_data_V_full_n;
    end else begin
        buf_app_input_data_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((empty_n_9_reg_3618 == 1'd1) & (ap_reg_pp0_iter1_empty_n_10_reg_3479 == 1'd0) & (ap_reg_pp0_iter1_reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buf_app_input_data_V_eop_blk_n = buf_app_input_data_V_eop_full_n;
    end else begin
        buf_app_input_data_V_eop_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op545_write_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_app_input_data_V_len1_update = 1'b1;
    end else begin
        buf_app_input_data_V_len1_update = 1'b0;
    end
end

always @ (*) begin
    if (((empty_n_9_reg_3618 == 1'd1) & (ap_reg_pp0_iter1_empty_n_10_reg_3479 == 1'd0) & (ap_reg_pp0_iter1_reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buf_app_input_data_V_len_blk_n = buf_app_input_data_V_len_full_n;
    end else begin
        buf_app_input_data_V_len_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((buf_read_sig_app_input_data_V_empty_n == 1'b1) & (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & ((empty_n_10_reg_3479 == 1'd1) | (reset_reg_529 == 1'd1))) | ((tmp_4_reg_3496 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_s_reg_3492 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (buf_read_sig_app_input_data_V_empty_n == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))))) begin
        buf_read_sig_app_input_data_V_read = 1'b1;
    end else begin
        buf_read_sig_app_input_data_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_4_reg_3496 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_28_fu_2675_p3 == 1'd0) & (tmp_s_reg_3492 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & ((device_dram_read_req_V_num_full_n & device_dram_read_req_V_addr_full_n) == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        device_dram_read_req_V_num1_update = 1'b1;
    end else begin
        device_dram_read_req_V_num1_update = 1'b0;
    end
end

always @ (*) begin
    if ((((device_dram_read_resp_V_last_empty_n & device_dram_read_resp_V_data_V_empty_n) == 1'b1) & (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & ((empty_n_10_reg_3479 == 1'd1) | (reset_reg_529 == 1'd1))) | ((empty_n_10_reg_3479 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))))) begin
        device_dram_read_resp_V_last0_update = 1'b1;
    end else begin
        device_dram_read_resp_V_last0_update = 1'b0;
    end
end

always @ (*) begin
    if (((ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_dram_helper_app_V_empty_n == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        reset_dram_helper_app_V_read = 1'b1;
    end else begin
        reset_dram_helper_app_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((buf_app_input_data_V_len1_status == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op545_write_state4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((buf_app_input_data_V_len1_status == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op545_write_state4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((buf_app_input_data_V_len1_status == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op545_write_state4 == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter2 = ((buf_app_input_data_V_len1_status == 1'b0) & (ap_predicate_op545_write_state4 == 1'b1));
end

always @ (*) begin
    ap_condition_1460 = ((tmp_4_reg_3496 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_s_reg_3492 == 1'd0) & (tmp_9_reg_3488 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_1954 = ((empty_n_6_reg_3595 == 1'd1) & (tmp_9_reg_3488 == 1'd1) & (empty_n_10_reg_3479 == 1'd0) & (tmp_6_reg_3484 == 1'd0) & (reset_reg_529 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_1958 = ((grp_fu_1789_p1 == 1'd1) & (tmp_s_fu_1933_p2 == 1'd1) & (ap_phi_mux_should_read_start_phi_fu_581_p4 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_317 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_422 = ((tmp_4_fu_1939_p2 == 1'd1) & (tmp_8_fu_1945_p2 == 1'd0) & (tmp_s_fu_1933_p2 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_15_fu_1971_p1 == 5'd1));
end

always @ (*) begin
    ap_condition_426 = ((tmp_4_fu_1939_p2 == 1'd1) & (tmp_8_fu_1945_p2 == 1'd0) & (tmp_s_fu_1933_p2 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_15_fu_1971_p1 == 5'd2));
end

always @ (*) begin
    ap_condition_430 = ((tmp_4_fu_1939_p2 == 1'd1) & (tmp_8_fu_1945_p2 == 1'd0) & (tmp_s_fu_1933_p2 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_15_fu_1971_p1 == 5'd3));
end

always @ (*) begin
    ap_condition_434 = ((tmp_4_fu_1939_p2 == 1'd1) & (tmp_8_fu_1945_p2 == 1'd0) & (tmp_s_fu_1933_p2 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_15_fu_1971_p1 == 5'd4));
end

always @ (*) begin
    ap_condition_438 = ((tmp_4_fu_1939_p2 == 1'd1) & (tmp_8_fu_1945_p2 == 1'd0) & (tmp_s_fu_1933_p2 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_15_fu_1971_p1 == 5'd5));
end

always @ (*) begin
    ap_condition_442 = ((tmp_4_fu_1939_p2 == 1'd1) & (tmp_8_fu_1945_p2 == 1'd0) & (tmp_s_fu_1933_p2 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_15_fu_1971_p1 == 5'd6));
end

always @ (*) begin
    ap_condition_446 = ((tmp_4_fu_1939_p2 == 1'd1) & (tmp_8_fu_1945_p2 == 1'd0) & (tmp_s_fu_1933_p2 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_15_fu_1971_p1 == 5'd7));
end

always @ (*) begin
    ap_condition_450 = ((tmp_4_fu_1939_p2 == 1'd1) & (tmp_8_fu_1945_p2 == 1'd0) & (tmp_s_fu_1933_p2 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_15_fu_1971_p1 == 5'd8));
end

always @ (*) begin
    ap_condition_454 = ((tmp_4_fu_1939_p2 == 1'd1) & (tmp_8_fu_1945_p2 == 1'd0) & (tmp_s_fu_1933_p2 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_15_fu_1971_p1 == 5'd9));
end

always @ (*) begin
    ap_condition_458 = ((tmp_4_fu_1939_p2 == 1'd1) & (tmp_8_fu_1945_p2 == 1'd0) & (tmp_s_fu_1933_p2 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_15_fu_1971_p1 == 5'd10));
end

always @ (*) begin
    ap_condition_462 = ((tmp_4_fu_1939_p2 == 1'd1) & (tmp_8_fu_1945_p2 == 1'd0) & (tmp_s_fu_1933_p2 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_15_fu_1971_p1 == 5'd11));
end

always @ (*) begin
    ap_condition_466 = ((tmp_4_fu_1939_p2 == 1'd1) & (tmp_8_fu_1945_p2 == 1'd0) & (tmp_s_fu_1933_p2 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_15_fu_1971_p1 == 5'd12));
end

always @ (*) begin
    ap_condition_470 = ((tmp_4_fu_1939_p2 == 1'd1) & (tmp_8_fu_1945_p2 == 1'd0) & (tmp_s_fu_1933_p2 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_15_fu_1971_p1 == 5'd13));
end

always @ (*) begin
    ap_condition_474 = ((tmp_4_fu_1939_p2 == 1'd1) & (tmp_8_fu_1945_p2 == 1'd0) & (tmp_s_fu_1933_p2 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_15_fu_1971_p1 == 5'd14));
end

always @ (*) begin
    ap_condition_478 = ((tmp_4_fu_1939_p2 == 1'd1) & (tmp_8_fu_1945_p2 == 1'd0) & (tmp_s_fu_1933_p2 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_15_fu_1971_p1 == 5'd15));
end

always @ (*) begin
    ap_condition_482 = ((tmp_4_fu_1939_p2 == 1'd1) & (tmp_8_fu_1945_p2 == 1'd0) & (tmp_s_fu_1933_p2 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_15_fu_1971_p1 == 5'd16));
end

always @ (*) begin
    ap_condition_486 = ((tmp_4_fu_1939_p2 == 1'd1) & (tmp_8_fu_1945_p2 == 1'd0) & (tmp_s_fu_1933_p2 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_15_fu_1971_p1 == 5'd17));
end

always @ (*) begin
    ap_condition_490 = ((tmp_4_fu_1939_p2 == 1'd1) & (tmp_8_fu_1945_p2 == 1'd0) & (tmp_s_fu_1933_p2 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_15_fu_1971_p1 == 5'd18));
end

always @ (*) begin
    ap_condition_494 = ((tmp_4_fu_1939_p2 == 1'd1) & (tmp_8_fu_1945_p2 == 1'd0) & (tmp_s_fu_1933_p2 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_15_fu_1971_p1 == 5'd19));
end

always @ (*) begin
    ap_condition_498 = ((tmp_4_fu_1939_p2 == 1'd1) & (tmp_8_fu_1945_p2 == 1'd0) & (tmp_s_fu_1933_p2 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_15_fu_1971_p1 == 5'd20));
end

always @ (*) begin
    ap_condition_502 = ((tmp_4_fu_1939_p2 == 1'd1) & (tmp_8_fu_1945_p2 == 1'd0) & (tmp_s_fu_1933_p2 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_15_fu_1971_p1 == 5'd21));
end

always @ (*) begin
    ap_condition_506 = ((tmp_4_fu_1939_p2 == 1'd1) & (tmp_8_fu_1945_p2 == 1'd0) & (tmp_s_fu_1933_p2 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_15_fu_1971_p1 == 5'd22));
end

always @ (*) begin
    ap_condition_510 = ((tmp_4_fu_1939_p2 == 1'd1) & (tmp_8_fu_1945_p2 == 1'd0) & (tmp_s_fu_1933_p2 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_15_fu_1971_p1 == 5'd23));
end

always @ (*) begin
    ap_condition_514 = ((tmp_4_fu_1939_p2 == 1'd1) & (tmp_8_fu_1945_p2 == 1'd0) & (tmp_s_fu_1933_p2 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_15_fu_1971_p1 == 5'd24));
end

always @ (*) begin
    ap_condition_518 = ((tmp_4_fu_1939_p2 == 1'd1) & (tmp_8_fu_1945_p2 == 1'd0) & (tmp_s_fu_1933_p2 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_15_fu_1971_p1 == 5'd25));
end

always @ (*) begin
    ap_condition_522 = ((tmp_4_fu_1939_p2 == 1'd1) & (tmp_8_fu_1945_p2 == 1'd0) & (tmp_s_fu_1933_p2 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_15_fu_1971_p1 == 5'd26));
end

always @ (*) begin
    ap_condition_526 = ((tmp_4_fu_1939_p2 == 1'd1) & (tmp_8_fu_1945_p2 == 1'd0) & (tmp_s_fu_1933_p2 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_15_fu_1971_p1 == 5'd27));
end

always @ (*) begin
    ap_condition_530 = ((tmp_4_fu_1939_p2 == 1'd1) & (tmp_8_fu_1945_p2 == 1'd0) & (tmp_s_fu_1933_p2 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_15_fu_1971_p1 == 5'd28));
end

always @ (*) begin
    ap_condition_534 = ((tmp_4_fu_1939_p2 == 1'd1) & (tmp_8_fu_1945_p2 == 1'd0) & (tmp_s_fu_1933_p2 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_15_fu_1971_p1 == 5'd29));
end

always @ (*) begin
    ap_condition_542 = (((tmp_4_fu_1939_p2 == 1'd1) & (tmp_8_fu_1945_p2 == 1'd0) & (tmp_s_fu_1933_p2 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_15_fu_1971_p1 == 5'd31)) | ((tmp_4_fu_1939_p2 == 1'd1) & (tmp_8_fu_1945_p2 == 1'd0) & (tmp_s_fu_1933_p2 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_15_fu_1971_p1 == 5'd30)));
end

always @ (*) begin
    ap_condition_552 = ((tmp_4_fu_1939_p2 == 1'd1) & (tmp_8_fu_1945_p2 == 1'd0) & (tmp_s_fu_1933_p2 == 1'd0) & (tmp_9_fu_1927_p2 == 1'd0) & (tmp_6_fu_1921_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_533_p4 == 1'd0) & (empty_n_10_fu_1917_p1 == 1'd0) & (tmp_15_fu_1971_p1 == 5'd0));
end

assign ap_done = 1'b0;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_reset_1_reg_1599 = 'bx;

assign ap_phi_reg_pp0_iter0_val_assign_reg_635 = 'bx;

assign ap_phi_reg_pp0_iter1_extents_arr_load_idx_6_reg_1394 = 'bx;

assign ap_phi_reg_pp0_iter1_extents_arr_load_idx_7_reg_1688 = 'bx;

assign ap_phi_reg_pp0_iter1_extents_arr_load_idx_reg_731 = 'bx;

assign ap_phi_reg_pp0_iter1_extents_arr_store_idx_2_reg_928 = 'bx;

assign ap_phi_reg_pp0_iter1_extents_arr_store_idx_6_reg_1324 = 'bx;

assign ap_phi_reg_pp0_iter1_extents_arr_store_idx_7_reg_1656 = 'bx;

assign ap_phi_reg_pp0_iter1_finish_issuing_7_reg_1564 = 'bx;

assign ap_phi_reg_pp0_iter1_finish_issuing_8_reg_1768 = 'bx;

assign ap_phi_reg_pp0_iter1_first_extents_half_4_reg_1496 = 'bx;

assign ap_phi_reg_pp0_iter1_first_extents_half_5_reg_1736 = 'bx;

assign ap_phi_reg_pp0_iter1_first_length_half_4_reg_1359 = 'bx;

assign ap_phi_reg_pp0_iter1_first_length_half_5_reg_1672 = 'bx;

assign ap_phi_reg_pp0_iter1_num_issued_6_reg_1530 = 'bx;

assign ap_phi_reg_pp0_iter1_num_issued_7_reg_1752 = 'bx;

assign ap_phi_reg_pp0_iter1_p_0135_1_reg_1625 = 'bx;

assign ap_phi_reg_pp0_iter1_p_0135_3_reg_819 = 'bx;

assign ap_phi_reg_pp0_iter1_p_0135_s_reg_1290 = 'bx;

assign ap_phi_reg_pp0_iter1_p_0177_0_in_reg_722 = 'bx;

assign ap_phi_reg_pp0_iter1_p_0204_0_in_reg_712 = 'bx;

assign ap_phi_reg_pp0_iter1_p_095_1_reg_1609 = 'bx;

assign ap_phi_reg_pp0_iter1_p_095_3_reg_741 = 'bx;

assign ap_phi_reg_pp0_iter1_p_095_s_reg_1256 = 'bx;

assign ap_phi_reg_pp0_iter1_reset_3_reg_1641 = 'bx;

assign ap_phi_reg_pp0_iter1_should_read_start_3_reg_1146 = 'bx;

assign ap_phi_reg_pp0_iter1_should_read_start_7_reg_1461 = 'bx;

assign ap_phi_reg_pp0_iter1_should_read_start_8_reg_1720 = 'bx;

assign ap_phi_reg_pp0_iter1_state_2_reg_1704 = 'bx;

assign ap_phi_reg_pp0_iter1_state_6_reg_1037 = 'bx;

assign ap_phi_reg_pp0_iter1_state_s_reg_1429 = 'bx;

assign ap_phi_reg_pp0_iter1_tmp_num_reg_702 = 'bx;

always @ (*) begin
    ap_predicate_op545_write_state4 = ((empty_n_9_reg_3618 == 1'd1) & (ap_reg_pp0_iter1_empty_n_10_reg_3479 == 1'd0) & (ap_reg_pp0_iter1_reset_reg_529 == 1'd0));
end

assign ap_ready = 1'b0;

assign brmerge_fu_2851_p2 = (p_not_reg_3627 | finish_issuing_7_not_fu_2845_p2);

assign buf_app_input_data_V_data_V_din = tmp_data_V_reg_3622;

assign buf_app_input_data_V_data_V_write = buf_app_input_data_V_len1_update;

assign buf_app_input_data_V_eop_din = (p_not_not_fu_2889_p2 & finish_issuing_7_reg_1564);

assign buf_app_input_data_V_eop_write = buf_app_input_data_V_len1_update;

assign buf_app_input_data_V_len1_status = (buf_app_input_data_V_len_full_n & buf_app_input_data_V_eop_full_n & buf_app_input_data_V_data_V_full_n);

assign buf_app_input_data_V_len_din = tmp_len_24_fu_2876_p3;

assign buf_app_input_data_V_len_write = buf_app_input_data_V_len1_update;

assign buffered_resp_size_V_1_fu_2686_p2 = (p_s_23_fu_2656_p3 + 9'd64);

assign buffered_resp_size_V_fu_2650_p2 = ($signed(9'd511) + $signed(buffered_resp_size_V_2_fu_444));

assign cur_extent_V_1_fu_2418_p3 = ((grp_fu_1797_p2[0:0] === 1'b1) ? cur_extent_V_fu_2410_p3 : ap_phi_mux_p_2_phi_fu_509_p4);

assign cur_extent_V_fu_2410_p3 = {{tmp_18_fu_2406_p1}, {app_file_infos_V_dout}};

assign cur_extent_len_left_V_1_fu_2189_p3 = ((grp_fu_1797_p2[0:0] === 1'b1) ? cur_extent_len_left_V_fu_2181_p3 : ap_phi_mux_p_3_phi_fu_521_p4);

assign cur_extent_len_left_V_fu_2181_p3 = {{tmp_23_fu_2177_p1}, {app_file_infos_V_dout}};

assign data_len_cast_fu_2860_p1 = data_len_fu_2856_p1;

assign data_len_fu_2856_p1 = length_fu_440[5:0];

assign device_dram_read_req_V_addr_din = p_2_reg_505;

assign device_dram_read_req_V_addr_write = device_dram_read_req_V_num1_update;

assign device_dram_read_req_V_num_din = ap_phi_mux_tmp_num_phi_fu_705_p4;

assign device_dram_read_req_V_num_write = device_dram_read_req_V_num1_update;

assign device_dram_read_resp_V_data_V_read = device_dram_read_resp_V_last0_update;

assign device_dram_read_resp_V_last_read = device_dram_read_resp_V_last0_update;

assign empty_n_10_fu_1917_p1 = reset_dram_helper_app_V_empty_n;

assign empty_n_9_fu_2773_p1 = grp_nbread_fu_484_p3_0;

assign extents_arr_store_idx_1_fu_2356_p2 = (ap_phi_mux_extents_arr_store_idx_phi_fu_545_p4 + 8'd1);

assign finish_issuing_7_not_fu_2845_p2 = (finish_issuing_7_reg_1564 ^ 1'd1);

assign first_extents_half_1_fu_2735_p2 = (first_extents_half_reg_589 ^ 1'd1);

assign full_n_nbwrite_fu_474_p5 = (device_dram_read_req_V_num_full_n & device_dram_read_req_V_addr_full_n);

assign grp_fu_1789_p1 = app_file_infos_V_empty_n;

assign grp_fu_1797_p2 = ((ap_phi_mux_extents_arr_store_idx_phi_fu_545_p4 == 8'd0) ? 1'b1 : 1'b0);

assign grp_nbread_fu_484_p3_0 = (device_dram_read_resp_V_last_empty_n & device_dram_read_resp_V_data_V_empty_n);

assign length_1_fu_2761_p1 = tmp_3_reg_3599;

assign length_2_fu_2749_p3 = {{tmp_10_fu_2745_p1}, {tmp_3_reg_3599}};

assign lhs_V_1_cast_fu_2665_p1 = p_s_23_fu_2656_p3;

assign next_cur_extent_V_fu_2641_p1 = ap_phi_mux_p_0204_0_in_phi_fu_715_p4[35:0];

assign next_cur_extent_len_left_V_fu_2636_p1 = ap_phi_mux_p_0177_0_in_phi_fu_725_p4[35:0];

assign next_extents_arr_load_idx_1_fu_2144_p2 = (ap_phi_mux_next_extents_arr_load_idx_phi_fu_557_p4 + 8'd1);

assign not_s_fu_2816_p2 = (tmp_5_fu_2810_p2 ^ 1'd1);

assign num_extents_1_fu_2602_p0 = app_file_infos_V_empty_n;

assign num_extents_1_fu_2602_p3 = ((num_extents_1_fu_2602_p0[0:0] === 1'b1) ? num_extents_2_fu_2598_p1 : num_extents_fu_436);

assign num_extents_2_fu_2598_p1 = app_file_infos_V_dout[7:0];

assign num_issued_1_fu_2696_p2 = (tmp_25_fu_2692_p1 + ap_phi_mux_num_issued_phi_fu_617_p4);

assign num_read_1_fu_2784_p2 = (32'd1 + num_read_fu_452);

assign p_finish_issuing_fu_2718_p2 = (tmp_26_fu_2703_p2 | ap_phi_mux_finish_issuing_phi_fu_628_p4);

assign p_not_fu_2790_p2 = ((ap_phi_mux_num_issued_6_phi_fu_1533_p20 != num_read_1_fu_2784_p2) ? 1'b1 : 1'b0);

assign p_not_not_fu_2889_p2 = (p_not_reg_3627 ^ 1'd1);

assign p_reset_1_fu_2822_p2 = (not_s_fu_2816_p2 & ap_phi_reg_pp0_iter1_reset_1_reg_1599);

assign p_s_23_fu_2656_p0 = buf_read_sig_app_input_data_V_empty_n;

assign p_s_23_fu_2656_p3 = ((p_s_23_fu_2656_p0[0:0] === 1'b1) ? buffered_resp_size_V_fu_2650_p2 : buffered_resp_size_V_2_fu_444);

assign p_s_fu_2829_p3 = ((tmp_5_fu_2810_p2[0:0] === 1'b1) ? 32'd0 : reset_cnt_1_fu_2804_p2);

assign p_state_cast_cast_fu_2709_p3 = ((tmp_26_fu_2703_p2[0:0] === 1'b1) ? 8'd4 : 8'd3);

assign p_state_fu_2368_p3 = ((tmp_21_fu_2362_p2[0:0] === 1'b1) ? 2'd3 : 2'd2);

assign r_V_1_fu_2669_p2 = (10'd64 + lhs_V_1_cast_fu_2665_p1);

assign r_V_fu_1955_p2 = (13'd63 + tmp_14_fu_1951_p1);

assign reset_cnt_1_fu_2804_p2 = (reset_cnt_fu_448 + 32'd1);

assign state_1_fu_2769_p1 = empty_n_reg_3605;

assign state_6_cast_fu_2730_p1 = ap_phi_mux_state_6_phi_fu_1040_p70;

assign tmp_10_fu_2745_p1 = length_fu_440[31:0];

assign tmp_11_fu_2620_p1 = tmp_2_reg_3523;

assign tmp_12_fu_2156_p2 = ($signed(ap_phi_mux_p_3_phi_fu_521_p4) + $signed(36'd68719472640));

assign tmp_13_fu_2624_p1 = tmp_12_reg_3528;

assign tmp_14_fu_1951_p1 = ap_phi_mux_p_3_phi_fu_521_p4[12:0];

assign tmp_15_fu_1971_p1 = ap_phi_mux_next_extents_arr_load_idx_phi_fu_557_p4[4:0];

assign tmp_16_fu_2393_p1 = tmp_start_fu_432[31:0];

assign tmp_18_fu_2406_p1 = tmp_start_fu_432[3:0];

assign tmp_19_fu_2426_p1 = ap_phi_mux_extents_arr_store_idx_phi_fu_545_p4[4:0];

assign tmp_21_fu_2362_p2 = ((extents_arr_store_idx_1_fu_2356_p2 == num_extents_fu_436) ? 1'b1 : 1'b0);

assign tmp_22_fu_2165_p1 = tmp_len_fu_428[31:0];

assign tmp_23_fu_2177_p1 = tmp_len_fu_428[3:0];

assign tmp_24_fu_2197_p1 = ap_phi_mux_extents_arr_store_idx_phi_fu_545_p4[4:0];

assign tmp_25_fu_2692_p1 = ap_phi_mux_tmp_num_phi_fu_705_p4;

assign tmp_26_fu_2703_p2 = ((ap_phi_mux_extents_arr_load_idx_phi_fu_734_p4 == num_extents_fu_436) ? 1'b1 : 1'b0);

assign tmp_27_fu_2864_p2 = ((data_len_fu_2856_p1 == 6'd0) ? 1'b1 : 1'b0);

assign tmp_28_fu_2675_p3 = r_V_1_fu_2669_p2[32'd9];

assign tmp_29_fu_2870_p2 = (tmp_27_fu_2864_p2 | brmerge_fu_2851_p2);

assign tmp_2_fu_2150_p2 = (ap_phi_mux_p_2_phi_fu_509_p4 + 36'd4096);

assign tmp_4_fu_1939_p2 = ((ap_phi_mux_state_phi_fu_569_p4 == 8'd3) ? 1'b1 : 1'b0);

assign tmp_5_fu_2810_p2 = ((reset_cnt_1_fu_2804_p2 == 32'd2048) ? 1'b1 : 1'b0);

assign tmp_6_fu_1921_p2 = ((ap_phi_mux_state_phi_fu_569_p4 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_8_fu_1945_p2 = ((ap_phi_mux_p_3_phi_fu_521_p4 > 36'd4096) ? 1'b1 : 1'b0);

assign tmp_9_fu_1927_p2 = ((ap_phi_mux_state_phi_fu_569_p4 == 8'd1) ? 1'b1 : 1'b0);

assign tmp_len_1_fu_2381_p1 = app_file_infos_V_dout;

assign tmp_len_24_fu_2876_p3 = ((tmp_29_fu_2870_p2[0:0] === 1'b1) ? 7'd64 : data_len_cast_fu_2860_p1);

assign tmp_len_3_fu_2169_p3 = {{tmp_22_fu_2165_p1}, {app_file_infos_V_dout}};

assign tmp_s_fu_1933_p2 = ((ap_phi_mux_state_phi_fu_569_p4 == 8'd2) ? 1'b1 : 1'b0);

assign tmp_start_1_fu_2585_p1 = app_file_infos_V_dout;

assign tmp_start_3_fu_2397_p3 = {{tmp_16_fu_2393_p1}, {app_file_infos_V_dout}};

assign val_assign_2_fu_2074_p33 = (5'd1 + tmp_15_fu_1971_p1);

always @ (posedge ap_clk) begin
    p_state_reg_3550[1] <= 1'b1;
end

endmodule //dram_helper_app_2
