

================================================================
== Vitis HLS Report for 'e2e_system'
================================================================
* Date:           Tue Dec  7 22:45:02 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.299 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    15256|    15256| 0.153 ms | 0.153 ms |  15257|  15257|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+---------+---------+----------+----------+-------+-------+---------+
        |                       |            |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |        Instance       |   Module   |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +-----------------------+------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_correlator_fu_174  |correlator  |    15029|    15029| 0.150 ms | 0.150 ms |  15029|  15029|   none  |
        |grp_filter_fu_243      |filter      |      188|      188| 1.880 us | 1.880 us |    188|    188|   none  |
        +-----------------------+------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_29_1  |       33|       33|         2|          1|          1|    33|    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 8 7 
7 --> 6 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.50>
ST_1 : Operation 9 [1/1] (3.25ns)   --->   "%temp_output_V = alloca i64" [e2e_system.cpp:23]   --->   Operation 9 'alloca' 'temp_output_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 170> <RAM>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%temp_output_V_addr = getelementptr i36 %temp_output_V, i64, i64"   --->   Operation 10 'getelementptr' 'temp_output_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (3.25ns)   --->   "%store_ln728 = store i36, i8 %temp_output_V_addr"   --->   Operation 11 'store' 'store_ln728' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 170> <RAM>

State 2 <SV = 1> <Delay = 4.43>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%input_signal_read = read i32 @_ssdm_op_Read.ap_auto.i32P, i32 %input_signal" [e2e_system.cpp:25]   --->   Operation 12 'read' 'input_signal_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [2/2] (4.43ns)   --->   "%call_ln25 = call void @filter, i32 %input_signal_read, i36 %temp_output_V, void %store_ln728" [e2e_system.cpp:25]   --->   Operation 13 'call' 'call_ln25' <Predicate = true> <Delay = 4.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 14 [1/2] (0.00ns)   --->   "%call_ln25 = call void @filter, i32 %input_signal_read, i36 %temp_output_V, void %store_ln728" [e2e_system.cpp:25]   --->   Operation 14 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln26 = call void @correlator, i32 %correlators_output_final, i36 %temp_output_V, i2 %codebook_V_0, i2 %codebook_V_1, i2 %codebook_V_2, i2 %codebook_V_3, i2 %codebook_V_4, i2 %codebook_V_5, i2 %codebook_V_6, i2 %codebook_V_7, i2 %codebook_V_8, i2 %codebook_V_9, i2 %codebook_V_10, i2 %codebook_V_11, i2 %codebook_V_12, i2 %codebook_V_13, i2 %codebook_V_14, i2 %codebook_V_15, i2 %codebook_V_16, i2 %codebook_V_17, i2 %codebook_V_18, i2 %codebook_V_19, i2 %codebook_V_20, i2 %codebook_V_21, i2 %codebook_V_22, i2 %codebook_V_23, i2 %codebook_V_24, i2 %codebook_V_25, i2 %codebook_V_26, i2 %codebook_V_27, i2 %codebook_V_28, i2 %codebook_V_29, i2 %codebook_V_30, void %call_ln25, void %call_ln25" [e2e_system.cpp:26]   --->   Operation 15 'call' 'call_ln26' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.76>
ST_5 : Operation 16 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5"   --->   Operation 16 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_signal"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_signal, void @empty_1, i32, i32, void @empty_3, i32, i32, void @empty_3, void @empty_3, void @empty_3, i32, i32, i32, i32, void @empty_3, void @empty_3"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_signal"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_signal, void @empty_1, i32, i32, void @empty_3, i32, i32, void @empty_3, void @empty_3, void @empty_3, i32, i32, i32, i32, void @empty_3, void @empty_3"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln26 = call void @correlator, i32 %correlators_output_final, i36 %temp_output_V, i2 %codebook_V_0, i2 %codebook_V_1, i2 %codebook_V_2, i2 %codebook_V_3, i2 %codebook_V_4, i2 %codebook_V_5, i2 %codebook_V_6, i2 %codebook_V_7, i2 %codebook_V_8, i2 %codebook_V_9, i2 %codebook_V_10, i2 %codebook_V_11, i2 %codebook_V_12, i2 %codebook_V_13, i2 %codebook_V_14, i2 %codebook_V_15, i2 %codebook_V_16, i2 %codebook_V_17, i2 %codebook_V_18, i2 %codebook_V_19, i2 %codebook_V_20, i2 %codebook_V_21, i2 %codebook_V_22, i2 %codebook_V_23, i2 %codebook_V_24, i2 %codebook_V_25, i2 %codebook_V_26, i2 %codebook_V_27, i2 %codebook_V_28, i2 %codebook_V_29, i2 %codebook_V_30, void %call_ln25, void %call_ln25" [e2e_system.cpp:26]   --->   Operation 21 'call' 'call_ln26' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 22 [1/1] (1.76ns)   --->   "%br_ln29 = br void %bb" [e2e_system.cpp:29]   --->   Operation 22 'br' 'br_ln29' <Predicate = true> <Delay = 1.76>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%i = phi i6 %add_ln29, void %bb.split, i6, void %_ZN8ap_fixedILi36ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit" [e2e_system.cpp:29]   --->   Operation 23 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (1.42ns)   --->   "%icmp_ln29 = icmp_eq  i6 %i, i6" [e2e_system.cpp:29]   --->   Operation 25 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (1.82ns)   --->   "%add_ln29 = add i6 %i, i6" [e2e_system.cpp:29]   --->   Operation 27 'add' 'add_ln29' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %bb.split, void" [e2e_system.cpp:29]   --->   Operation 28 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%i_cast = zext i6 %i" [e2e_system.cpp:29]   --->   Operation 29 'zext' 'i_cast' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%correlators_output_final_addr = getelementptr i32 %correlators_output_final, i64, i64 %i_cast" [e2e_system.cpp:31]   --->   Operation 30 'getelementptr' 'correlators_output_final_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_6 : Operation 31 [2/2] (3.25ns)   --->   "%correlators_output_final_load = load i6 %correlators_output_final_addr" [e2e_system.cpp:31]   --->   Operation 31 'load' 'correlators_output_final_load' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [e2e_system.cpp:29]   --->   Operation 32 'specloopname' 'specloopname_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_7 : Operation 33 [1/2] (3.25ns)   --->   "%correlators_output_final_load = load i6 %correlators_output_final_addr" [e2e_system.cpp:31]   --->   Operation 33 'load' 'correlators_output_final_load' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%bitcast_ln31 = bitcast i32 %correlators_output_final_load" [e2e_system.cpp:31]   --->   Operation 34 'bitcast' 'bitcast_ln31' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%write_ln31 = write void @_ssdm_op_Write.ap_auto.i32P, i32 %output_signal, i32 %bitcast_ln31" [e2e_system.cpp:31]   --->   Operation 35 'write' 'write_ln31' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb"   --->   Operation 36 'br' 'br_ln0' <Predicate = (!icmp_ln29)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln38 = ret" [e2e_system.cpp:38]   --->   Operation 37 'ret' 'ret_ln38' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_signal]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ input_signal]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ codebook_V_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_20]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_22]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_23]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_24]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_25]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_26]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_27]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_28]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_29]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_30]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ correlators_output_final]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
temp_output_V                 (alloca           ) [ 001111000]
temp_output_V_addr            (getelementptr    ) [ 000000000]
store_ln728                   (store            ) [ 000000000]
input_signal_read             (read             ) [ 000100000]
call_ln25                     (call             ) [ 000000000]
spectopmodule_ln0             (spectopmodule    ) [ 000000000]
specbitsmap_ln0               (specbitsmap      ) [ 000000000]
specinterface_ln0             (specinterface    ) [ 000000000]
specbitsmap_ln0               (specbitsmap      ) [ 000000000]
specinterface_ln0             (specinterface    ) [ 000000000]
call_ln26                     (call             ) [ 000000000]
br_ln29                       (br               ) [ 000001110]
i                             (phi              ) [ 000000100]
specpipeline_ln0              (specpipeline     ) [ 000000000]
icmp_ln29                     (icmp             ) [ 000000110]
empty                         (speclooptripcount) [ 000000000]
add_ln29                      (add              ) [ 000001110]
br_ln29                       (br               ) [ 000000000]
i_cast                        (zext             ) [ 000000000]
correlators_output_final_addr (getelementptr    ) [ 000000110]
specloopname_ln29             (specloopname     ) [ 000000000]
correlators_output_final_load (load             ) [ 000000000]
bitcast_ln31                  (bitcast          ) [ 000000000]
write_ln31                    (write            ) [ 000000000]
br_ln0                        (br               ) [ 000001110]
ret_ln38                      (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_signal">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_signal"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_signal">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_signal"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="codebook_V_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="codebook_V_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="codebook_V_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="codebook_V_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="codebook_V_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="codebook_V_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="codebook_V_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="codebook_V_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="codebook_V_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="codebook_V_9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="codebook_V_10">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="codebook_V_11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="codebook_V_12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="codebook_V_13">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="codebook_V_14">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="codebook_V_15">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="codebook_V_16">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_16"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="codebook_V_17">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_17"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="codebook_V_18">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_18"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="codebook_V_19">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_19"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="codebook_V_20">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_20"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="codebook_V_21">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_21"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="codebook_V_22">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_22"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="codebook_V_23">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_23"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="codebook_V_24">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_24"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="codebook_V_25">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_25"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="codebook_V_26">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_26"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="codebook_V_27">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_27"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="codebook_V_28">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_28"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="codebook_V_29">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_29"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="codebook_V_30">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_30"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="correlators_output_final">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="correlators_output_final"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="correlator"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="temp_output_V_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_output_V/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="input_signal_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_signal_read/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="write_ln31_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="0" index="2" bw="32" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln31/7 "/>
</bind>
</comp>

<comp id="135" class="1004" name="temp_output_V_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="36" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="1" slack="0"/>
<pin id="139" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_output_V_addr/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln728_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="0"/>
<pin id="145" dir="0" index="1" bw="36" slack="0"/>
<pin id="146" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="36" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln728/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="correlators_output_final_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="6" slack="0"/>
<pin id="154" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="correlators_output_final_addr/6 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="6" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="correlators_output_final_load/6 "/>
</bind>
</comp>

<comp id="163" class="1005" name="i_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="6" slack="1"/>
<pin id="165" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="i_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="6" slack="0"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="1" slack="1"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/6 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_correlator_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="0" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="0" index="2" bw="36" slack="2147483647"/>
<pin id="178" dir="0" index="3" bw="2" slack="0"/>
<pin id="179" dir="0" index="4" bw="2" slack="0"/>
<pin id="180" dir="0" index="5" bw="2" slack="0"/>
<pin id="181" dir="0" index="6" bw="2" slack="0"/>
<pin id="182" dir="0" index="7" bw="2" slack="0"/>
<pin id="183" dir="0" index="8" bw="2" slack="0"/>
<pin id="184" dir="0" index="9" bw="2" slack="0"/>
<pin id="185" dir="0" index="10" bw="2" slack="0"/>
<pin id="186" dir="0" index="11" bw="2" slack="0"/>
<pin id="187" dir="0" index="12" bw="2" slack="0"/>
<pin id="188" dir="0" index="13" bw="2" slack="0"/>
<pin id="189" dir="0" index="14" bw="2" slack="0"/>
<pin id="190" dir="0" index="15" bw="2" slack="0"/>
<pin id="191" dir="0" index="16" bw="2" slack="0"/>
<pin id="192" dir="0" index="17" bw="2" slack="0"/>
<pin id="193" dir="0" index="18" bw="2" slack="0"/>
<pin id="194" dir="0" index="19" bw="2" slack="0"/>
<pin id="195" dir="0" index="20" bw="2" slack="0"/>
<pin id="196" dir="0" index="21" bw="2" slack="0"/>
<pin id="197" dir="0" index="22" bw="2" slack="0"/>
<pin id="198" dir="0" index="23" bw="2" slack="0"/>
<pin id="199" dir="0" index="24" bw="2" slack="0"/>
<pin id="200" dir="0" index="25" bw="2" slack="0"/>
<pin id="201" dir="0" index="26" bw="2" slack="0"/>
<pin id="202" dir="0" index="27" bw="2" slack="0"/>
<pin id="203" dir="0" index="28" bw="2" slack="0"/>
<pin id="204" dir="0" index="29" bw="2" slack="0"/>
<pin id="205" dir="0" index="30" bw="2" slack="0"/>
<pin id="206" dir="0" index="31" bw="2" slack="0"/>
<pin id="207" dir="0" index="32" bw="2" slack="0"/>
<pin id="208" dir="0" index="33" bw="2" slack="0"/>
<pin id="209" dir="1" index="34" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln26/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_filter_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="0" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="0"/>
<pin id="246" dir="0" index="2" bw="36" slack="2147483647"/>
<pin id="247" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln25/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="icmp_ln29_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="6" slack="0"/>
<pin id="252" dir="0" index="1" bw="6" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/6 "/>
</bind>
</comp>

<comp id="256" class="1004" name="add_ln29_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="6" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/6 "/>
</bind>
</comp>

<comp id="262" class="1004" name="i_cast_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="6" slack="0"/>
<pin id="264" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/6 "/>
</bind>
</comp>

<comp id="267" class="1004" name="bitcast_ln31_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln31/7 "/>
</bind>
</comp>

<comp id="272" class="1005" name="input_signal_read_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="1"/>
<pin id="274" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_signal_read "/>
</bind>
</comp>

<comp id="277" class="1005" name="icmp_ln29_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="1"/>
<pin id="279" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln29 "/>
</bind>
</comp>

<comp id="281" class="1005" name="add_ln29_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="6" slack="0"/>
<pin id="283" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln29 "/>
</bind>
</comp>

<comp id="286" class="1005" name="correlators_output_final_addr_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="6" slack="1"/>
<pin id="288" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="correlators_output_final_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="121"><net_src comp="68" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="74" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="116" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="0" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="118" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="70" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="70" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="148"><net_src comp="72" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="149"><net_src comp="135" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="155"><net_src comp="66" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="70" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="150" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="94" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="210"><net_src comp="78" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="211"><net_src comp="66" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="212"><net_src comp="4" pin="0"/><net_sink comp="174" pin=3"/></net>

<net id="213"><net_src comp="6" pin="0"/><net_sink comp="174" pin=4"/></net>

<net id="214"><net_src comp="8" pin="0"/><net_sink comp="174" pin=5"/></net>

<net id="215"><net_src comp="10" pin="0"/><net_sink comp="174" pin=6"/></net>

<net id="216"><net_src comp="12" pin="0"/><net_sink comp="174" pin=7"/></net>

<net id="217"><net_src comp="14" pin="0"/><net_sink comp="174" pin=8"/></net>

<net id="218"><net_src comp="16" pin="0"/><net_sink comp="174" pin=9"/></net>

<net id="219"><net_src comp="18" pin="0"/><net_sink comp="174" pin=10"/></net>

<net id="220"><net_src comp="20" pin="0"/><net_sink comp="174" pin=11"/></net>

<net id="221"><net_src comp="22" pin="0"/><net_sink comp="174" pin=12"/></net>

<net id="222"><net_src comp="24" pin="0"/><net_sink comp="174" pin=13"/></net>

<net id="223"><net_src comp="26" pin="0"/><net_sink comp="174" pin=14"/></net>

<net id="224"><net_src comp="28" pin="0"/><net_sink comp="174" pin=15"/></net>

<net id="225"><net_src comp="30" pin="0"/><net_sink comp="174" pin=16"/></net>

<net id="226"><net_src comp="32" pin="0"/><net_sink comp="174" pin=17"/></net>

<net id="227"><net_src comp="34" pin="0"/><net_sink comp="174" pin=18"/></net>

<net id="228"><net_src comp="36" pin="0"/><net_sink comp="174" pin=19"/></net>

<net id="229"><net_src comp="38" pin="0"/><net_sink comp="174" pin=20"/></net>

<net id="230"><net_src comp="40" pin="0"/><net_sink comp="174" pin=21"/></net>

<net id="231"><net_src comp="42" pin="0"/><net_sink comp="174" pin=22"/></net>

<net id="232"><net_src comp="44" pin="0"/><net_sink comp="174" pin=23"/></net>

<net id="233"><net_src comp="46" pin="0"/><net_sink comp="174" pin=24"/></net>

<net id="234"><net_src comp="48" pin="0"/><net_sink comp="174" pin=25"/></net>

<net id="235"><net_src comp="50" pin="0"/><net_sink comp="174" pin=26"/></net>

<net id="236"><net_src comp="52" pin="0"/><net_sink comp="174" pin=27"/></net>

<net id="237"><net_src comp="54" pin="0"/><net_sink comp="174" pin=28"/></net>

<net id="238"><net_src comp="56" pin="0"/><net_sink comp="174" pin=29"/></net>

<net id="239"><net_src comp="58" pin="0"/><net_sink comp="174" pin=30"/></net>

<net id="240"><net_src comp="60" pin="0"/><net_sink comp="174" pin=31"/></net>

<net id="241"><net_src comp="62" pin="0"/><net_sink comp="174" pin=32"/></net>

<net id="242"><net_src comp="64" pin="0"/><net_sink comp="174" pin=33"/></net>

<net id="248"><net_src comp="76" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="122" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="254"><net_src comp="167" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="104" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="167" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="110" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="265"><net_src comp="167" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="270"><net_src comp="157" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="275"><net_src comp="122" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="280"><net_src comp="250" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="256" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="289"><net_src comp="150" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="157" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_signal | {7 }
	Port: correlators_output_final | {4 5 }
 - Input state : 
	Port: e2e_system : input_signal | {2 }
	Port: e2e_system : codebook_V_0 | {4 5 }
	Port: e2e_system : codebook_V_1 | {4 5 }
	Port: e2e_system : codebook_V_2 | {4 5 }
	Port: e2e_system : codebook_V_3 | {4 5 }
	Port: e2e_system : codebook_V_4 | {4 5 }
	Port: e2e_system : codebook_V_5 | {4 5 }
	Port: e2e_system : codebook_V_6 | {4 5 }
	Port: e2e_system : codebook_V_7 | {4 5 }
	Port: e2e_system : codebook_V_8 | {4 5 }
	Port: e2e_system : codebook_V_9 | {4 5 }
	Port: e2e_system : codebook_V_10 | {4 5 }
	Port: e2e_system : codebook_V_11 | {4 5 }
	Port: e2e_system : codebook_V_12 | {4 5 }
	Port: e2e_system : codebook_V_13 | {4 5 }
	Port: e2e_system : codebook_V_14 | {4 5 }
	Port: e2e_system : codebook_V_15 | {4 5 }
	Port: e2e_system : codebook_V_16 | {4 5 }
	Port: e2e_system : codebook_V_17 | {4 5 }
	Port: e2e_system : codebook_V_18 | {4 5 }
	Port: e2e_system : codebook_V_19 | {4 5 }
	Port: e2e_system : codebook_V_20 | {4 5 }
	Port: e2e_system : codebook_V_21 | {4 5 }
	Port: e2e_system : codebook_V_22 | {4 5 }
	Port: e2e_system : codebook_V_23 | {4 5 }
	Port: e2e_system : codebook_V_24 | {4 5 }
	Port: e2e_system : codebook_V_25 | {4 5 }
	Port: e2e_system : codebook_V_26 | {4 5 }
	Port: e2e_system : codebook_V_27 | {4 5 }
	Port: e2e_system : codebook_V_28 | {4 5 }
	Port: e2e_system : codebook_V_29 | {4 5 }
	Port: e2e_system : codebook_V_30 | {4 5 }
	Port: e2e_system : correlators_output_final | {6 7 }
  - Chain level:
	State 1
		temp_output_V_addr : 1
		store_ln728 : 2
	State 2
	State 3
	State 4
	State 5
	State 6
		icmp_ln29 : 1
		add_ln29 : 1
		br_ln29 : 2
		i_cast : 1
		correlators_output_final_addr : 2
		correlators_output_final_load : 3
	State 7
		bitcast_ln31 : 1
		write_ln31 : 2
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|---------|
| Operation|        Functional Unit        |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   call   |     grp_correlator_fu_174     |    3    |    0    | 128.303 |  12353  |   6169  |
|          |       grp_filter_fu_243       |    0    |    92   |  45.994 |  10053  |   4856  |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|    add   |        add_ln29_fu_256        |    0    |    0    |    0    |    0    |    15   |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   icmp   |        icmp_ln29_fu_250       |    0    |    0    |    0    |    0    |    11   |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   read   | input_signal_read_read_fu_122 |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   write  |    write_ln31_write_fu_128    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   zext   |         i_cast_fu_262         |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   Total  |                               |    3    |    92   | 174.297 |  22406  |  11051  |
|----------|-------------------------------|---------|---------|---------|---------|---------|

Memories:
+------------------------+--------+--------+--------+
|                        |  BRAM  |   FF   |   LUT  |
+------------------------+--------+--------+--------+
|      codebook_V_0      |    0   |    2   |    2   |
|      codebook_V_1      |    0   |    2   |    2   |
|      codebook_V_10     |    0   |    2   |    2   |
|      codebook_V_11     |    0   |    2   |    2   |
|      codebook_V_12     |    0   |    2   |    2   |
|      codebook_V_13     |    0   |    2   |    2   |
|      codebook_V_14     |    0   |    2   |    2   |
|      codebook_V_15     |    0   |    2   |    2   |
|      codebook_V_16     |    0   |    2   |    2   |
|      codebook_V_17     |    0   |    2   |    2   |
|      codebook_V_18     |    0   |    2   |    2   |
|      codebook_V_19     |    0   |    2   |    2   |
|      codebook_V_2      |    0   |    2   |    2   |
|      codebook_V_20     |    0   |    2   |    2   |
|      codebook_V_21     |    0   |    2   |    2   |
|      codebook_V_22     |    0   |    2   |    2   |
|      codebook_V_23     |    0   |    2   |    2   |
|      codebook_V_24     |    0   |    2   |    2   |
|      codebook_V_25     |    0   |    2   |    2   |
|      codebook_V_26     |    0   |    2   |    2   |
|      codebook_V_27     |    0   |    2   |    2   |
|      codebook_V_28     |    0   |    2   |    2   |
|      codebook_V_29     |    0   |    2   |    2   |
|      codebook_V_3      |    0   |    2   |    2   |
|      codebook_V_30     |    0   |    2   |    2   |
|      codebook_V_4      |    0   |    2   |    2   |
|      codebook_V_5      |    0   |    2   |    2   |
|      codebook_V_6      |    0   |    2   |    2   |
|      codebook_V_7      |    0   |    2   |    2   |
|      codebook_V_8      |    0   |    2   |    2   |
|      codebook_V_9      |    0   |    2   |    2   |
|correlators_output_final|    1   |    0   |    0   |
|      temp_output_V     |    1   |    0   |    0   |
+------------------------+--------+--------+--------+
|          Total         |    2   |   62   |   62   |
+------------------------+--------+--------+--------+

* Register list:
+-------------------------------------+--------+
|                                     |   FF   |
+-------------------------------------+--------+
|           add_ln29_reg_281          |    6   |
|correlators_output_final_addr_reg_286|    6   |
|              i_reg_163              |    6   |
|          icmp_ln29_reg_277          |    1   |
|      input_signal_read_reg_272      |   32   |
+-------------------------------------+--------+
|                Total                |   51   |
+-------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_157 |  p0  |   2  |   6  |   12   ||    9    |
| grp_filter_fu_243 |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   76   ||  3.538  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    3   |   92   |   174  |  22406 |  11051 |
|   Memory  |    2   |    -   |    -   |   62   |   62   |
|Multiplexer|    -   |    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |    -   |   51   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    5   |   92   |   177  |  22519 |  11131 |
+-----------+--------+--------+--------+--------+--------+
