#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Oct  3 09:31:50 2018
# Process ID: 18956
# Current directory: E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10816 E:\Vivado2017\VivadoProjects\CMOD_A7_35T_code\CMOD_A7_SECOND_EDITION\CMOD_A7_SECOND_EDITION.xpr
# Log file: E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/vivado.log
# Journal file: E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado2017/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 846.246 ; gain = 123.098
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SSB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim/rom224.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim/datain3.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SSB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.ip_user_files/ip/rom224/sim/rom224.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom224
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.ip_user_files/ip/clknew4/clknew4_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clknew4_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.ip_user_files/ip/clknew4/clknew4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clknew4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.ip_user_files/ip/clk_100MHz/clk_100MHz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_100MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.ip_user_files/ip/clk_100MHz/clk_100MHz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_100MHz
"xvhdl --incr --relax -prj tb_SSB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/SSB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SSB
ERROR: [VRFC 10-91] flag_ook is not declared [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/SSB.vhd:378]
ERROR: [VRFC 10-283] actual of formal out port flag_ook cannot be an expression [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/SSB.vhd:378]
ERROR: [VRFC 10-91] flag_ook is not declared [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/SSB.vhd:473]
ERROR: [VRFC 10-2123] 0 definitions of operator "and" match here [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/SSB.vhd:473]
ERROR: [VRFC 10-91] flag_ook is not declared [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/SSB.vhd:472]
ERROR: [VRFC 10-2123] 0 definitions of operator "and" match here [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/SSB.vhd:472]
ERROR: [VRFC 10-91] flag_ook is not declared [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/SSB.vhd:476]
ERROR: [VRFC 10-2123] 0 definitions of operator "and" match here [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/SSB.vhd:476]
ERROR: [VRFC 10-91] flag_ook is not declared [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/SSB.vhd:475]
ERROR: [VRFC 10-2123] 0 definitions of operator "and" match here [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/SSB.vhd:475]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/SSB.vhd:32]
INFO: [VRFC 10-240] VHDL file E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/SSB.vhd ignored due to errors
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 873.445 ; gain = 0.230
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 873.445 ; gain = 1.047
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SSB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim/rom224.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim/datain3.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SSB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.ip_user_files/ip/rom224/sim/rom224.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom224
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.ip_user_files/ip/clknew4/clknew4_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clknew4_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.ip_user_files/ip/clknew4/clknew4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clknew4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.ip_user_files/ip/clk_100MHz/clk_100MHz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_100MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.ip_user_files/ip/clk_100MHz/clk_100MHz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_100MHz
"xvhdl --incr --relax -prj tb_SSB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/SSB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SSB
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/new/manubuffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity manubuffer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/rom_chose.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rom_choose
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 8566ec221f744cec8f4011997255ada7 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_SSB_behav xil_defaultlib.tb_SSB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_signed
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.clk_1MHz [clk_1mhz_default]
Compiling architecture behavioral of entity xil_defaultlib.clk_4MHz [clk_4mhz_default]
Compiling architecture behavioral of entity xil_defaultlib.clk_0_125MHz [clk_0_125mhz_default]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=62.5,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_100MHz_clk_wiz
Compiling module xil_defaultlib.clk_100MHz
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=45.5,...
Compiling module xil_defaultlib.clknew4_clk_wiz
Compiling module xil_defaultlib.clknew4
Compiling architecture behavioral of entity xil_defaultlib.half_syn_clk_8us [half_syn_clk_8us_default]
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.rom224
Compiling architecture behavioral of entity xil_defaultlib.rom_choose [rom_choose_default]
Compiling architecture behavioral of entity xil_defaultlib.btn_control [btn_control_default]
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture behavioral of entity xil_defaultlib.bk_detector [bk_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.synchronize [synchronize_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_output [shift_output_default]
Compiling architecture behavioral of entity xil_defaultlib.dynamic_choose [dynamic_choose_default]
Compiling architecture behavioral of entity xil_defaultlib.con_217 [con_217_default]
Compiling architecture behavioral of entity xil_defaultlib.output [output_default]
Compiling architecture behavorial of entity xil_defaultlib.manubuffer [manubuffer_default]
Compiling architecture behavioral of entity xil_defaultlib.SSB [ssb_default]
Compiling architecture behavior of entity xil_defaultlib.tb_ssb
Built simulation snapshot tb_SSB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 932.148 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SSB_behav -key {Behavioral:sim_1:Functional:tb_SSB} -tclbatch {tb_SSB.tcl} -view {E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/tb_SSB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/tb_SSB_behav.wcfg
source tb_SSB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SSB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 932.148 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:28 ; elapsed = 00:03:44 . Memory (MB): peak = 932.148 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SSB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim/rom224.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim/datain3.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SSB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.ip_user_files/ip/rom224/sim/rom224.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom224
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.ip_user_files/ip/clknew4/clknew4_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clknew4_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.ip_user_files/ip/clknew4/clknew4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clknew4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.ip_user_files/ip/clk_100MHz/clk_100MHz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_100MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.ip_user_files/ip/clk_100MHz/clk_100MHz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_100MHz
"xvhdl --incr --relax -prj tb_SSB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/rom_chose.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rom_choose
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/imports/synchronize.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity synchronize
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 8566ec221f744cec8f4011997255ada7 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_SSB_behav xil_defaultlib.tb_SSB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_signed
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.clk_1MHz [clk_1mhz_default]
Compiling architecture behavioral of entity xil_defaultlib.clk_4MHz [clk_4mhz_default]
Compiling architecture behavioral of entity xil_defaultlib.clk_0_125MHz [clk_0_125mhz_default]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=62.5,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_100MHz_clk_wiz
Compiling module xil_defaultlib.clk_100MHz
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=45.5,...
Compiling module xil_defaultlib.clknew4_clk_wiz
Compiling module xil_defaultlib.clknew4
Compiling architecture behavioral of entity xil_defaultlib.half_syn_clk_8us [half_syn_clk_8us_default]
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.rom224
Compiling architecture behavioral of entity xil_defaultlib.rom_choose [rom_choose_default]
Compiling architecture behavioral of entity xil_defaultlib.btn_control [btn_control_default]
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture behavioral of entity xil_defaultlib.bk_detector [bk_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.synchronize [synchronize_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_output [shift_output_default]
Compiling architecture behavioral of entity xil_defaultlib.dynamic_choose [dynamic_choose_default]
Compiling architecture behavioral of entity xil_defaultlib.con_217 [con_217_default]
Compiling architecture behavioral of entity xil_defaultlib.output [output_default]
Compiling architecture behavorial of entity xil_defaultlib.manubuffer [manubuffer_default]
Compiling architecture behavioral of entity xil_defaultlib.SSB [ssb_default]
Compiling architecture behavior of entity xil_defaultlib.tb_ssb
Built simulation snapshot tb_SSB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 932.148 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SSB_behav -key {Behavioral:sim_1:Functional:tb_SSB} -tclbatch {tb_SSB.tcl} -view {E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/tb_SSB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/tb_SSB_behav.wcfg
source tb_SSB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SSB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 932.148 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:19 ; elapsed = 00:02:43 . Memory (MB): peak = 932.148 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SSB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim/rom224.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim/datain3.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SSB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.ip_user_files/ip/rom224/sim/rom224.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom224
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.ip_user_files/ip/clknew4/clknew4_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clknew4_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.ip_user_files/ip/clknew4/clknew4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clknew4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.ip_user_files/ip/clk_100MHz/clk_100MHz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_100MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.ip_user_files/ip/clk_100MHz/clk_100MHz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_100MHz
"xvhdl --incr --relax -prj tb_SSB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/rom_chose.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rom_choose
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 8566ec221f744cec8f4011997255ada7 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_SSB_behav xil_defaultlib.tb_SSB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_signed
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.clk_1MHz [clk_1mhz_default]
Compiling architecture behavioral of entity xil_defaultlib.clk_4MHz [clk_4mhz_default]
Compiling architecture behavioral of entity xil_defaultlib.clk_0_125MHz [clk_0_125mhz_default]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=62.5,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_100MHz_clk_wiz
Compiling module xil_defaultlib.clk_100MHz
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=45.5,...
Compiling module xil_defaultlib.clknew4_clk_wiz
Compiling module xil_defaultlib.clknew4
Compiling architecture behavioral of entity xil_defaultlib.half_syn_clk_8us [half_syn_clk_8us_default]
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.rom224
Compiling architecture behavioral of entity xil_defaultlib.rom_choose [rom_choose_default]
Compiling architecture behavioral of entity xil_defaultlib.btn_control [btn_control_default]
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture behavioral of entity xil_defaultlib.bk_detector [bk_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.synchronize [synchronize_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_output [shift_output_default]
Compiling architecture behavioral of entity xil_defaultlib.dynamic_choose [dynamic_choose_default]
Compiling architecture behavioral of entity xil_defaultlib.con_217 [con_217_default]
Compiling architecture behavioral of entity xil_defaultlib.output [output_default]
Compiling architecture behavorial of entity xil_defaultlib.manubuffer [manubuffer_default]
Compiling architecture behavioral of entity xil_defaultlib.SSB [ssb_default]
Compiling architecture behavior of entity xil_defaultlib.tb_ssb
Built simulation snapshot tb_SSB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 932.148 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SSB_behav -key {Behavioral:sim_1:Functional:tb_SSB} -tclbatch {tb_SSB.tcl} -view {E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/tb_SSB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/tb_SSB_behav.wcfg
source tb_SSB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SSB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 932.148 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:19 ; elapsed = 00:01:45 . Memory (MB): peak = 932.148 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SSB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim/rom224.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim/datain3.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SSB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.ip_user_files/ip/rom224/sim/rom224.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom224
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.ip_user_files/ip/clknew4/clknew4_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clknew4_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.ip_user_files/ip/clknew4/clknew4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clknew4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.ip_user_files/ip/clk_100MHz/clk_100MHz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_100MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.ip_user_files/ip/clk_100MHz/clk_100MHz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_100MHz
"xvhdl --incr --relax -prj tb_SSB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/new/manubuffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity manubuffer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/rom_chose.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rom_choose
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 8566ec221f744cec8f4011997255ada7 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_SSB_behav xil_defaultlib.tb_SSB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_signed
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.clk_1MHz [clk_1mhz_default]
Compiling architecture behavioral of entity xil_defaultlib.clk_4MHz [clk_4mhz_default]
Compiling architecture behavioral of entity xil_defaultlib.clk_0_125MHz [clk_0_125mhz_default]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=62.5,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_100MHz_clk_wiz
Compiling module xil_defaultlib.clk_100MHz
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=45.5,...
Compiling module xil_defaultlib.clknew4_clk_wiz
Compiling module xil_defaultlib.clknew4
Compiling architecture behavioral of entity xil_defaultlib.half_syn_clk_8us [half_syn_clk_8us_default]
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.rom224
Compiling architecture behavioral of entity xil_defaultlib.rom_choose [rom_choose_default]
Compiling architecture behavioral of entity xil_defaultlib.btn_control [btn_control_default]
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture behavioral of entity xil_defaultlib.bk_detector [bk_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.synchronize [synchronize_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_output [shift_output_default]
Compiling architecture behavioral of entity xil_defaultlib.dynamic_choose [dynamic_choose_default]
Compiling architecture behavioral of entity xil_defaultlib.con_217 [con_217_default]
Compiling architecture behavioral of entity xil_defaultlib.output [output_default]
Compiling architecture behavorial of entity xil_defaultlib.manubuffer [manubuffer_default]
Compiling architecture behavioral of entity xil_defaultlib.SSB [ssb_default]
Compiling architecture behavior of entity xil_defaultlib.tb_ssb
Built simulation snapshot tb_SSB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 932.148 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SSB_behav -key {Behavioral:sim_1:Functional:tb_SSB} -tclbatch {tb_SSB.tcl} -view {E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/tb_SSB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/tb_SSB_behav.wcfg
source tb_SSB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SSB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 932.148 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:26 ; elapsed = 00:02:19 . Memory (MB): peak = 932.148 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SSB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim/rom224.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim/datain3.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SSB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.ip_user_files/ip/rom224/sim/rom224.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom224
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.ip_user_files/ip/clknew4/clknew4_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clknew4_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.ip_user_files/ip/clknew4/clknew4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clknew4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.ip_user_files/ip/clk_100MHz/clk_100MHz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_100MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.ip_user_files/ip/clk_100MHz/clk_100MHz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_100MHz
"xvhdl --incr --relax -prj tb_SSB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/new/manubuffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity manubuffer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/rom_chose.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rom_choose
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 8566ec221f744cec8f4011997255ada7 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_SSB_behav xil_defaultlib.tb_SSB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_signed
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.clk_1MHz [clk_1mhz_default]
Compiling architecture behavioral of entity xil_defaultlib.clk_4MHz [clk_4mhz_default]
Compiling architecture behavioral of entity xil_defaultlib.clk_0_125MHz [clk_0_125mhz_default]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=62.5,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_100MHz_clk_wiz
Compiling module xil_defaultlib.clk_100MHz
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=45.5,...
Compiling module xil_defaultlib.clknew4_clk_wiz
Compiling module xil_defaultlib.clknew4
Compiling architecture behavioral of entity xil_defaultlib.half_syn_clk_8us [half_syn_clk_8us_default]
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.rom224
Compiling architecture behavioral of entity xil_defaultlib.rom_choose [rom_choose_default]
Compiling architecture behavioral of entity xil_defaultlib.btn_control [btn_control_default]
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture behavioral of entity xil_defaultlib.bk_detector [bk_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.synchronize [synchronize_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_output [shift_output_default]
Compiling architecture behavioral of entity xil_defaultlib.dynamic_choose [dynamic_choose_default]
Compiling architecture behavioral of entity xil_defaultlib.con_217 [con_217_default]
Compiling architecture behavioral of entity xil_defaultlib.output [output_default]
Compiling architecture behavorial of entity xil_defaultlib.manubuffer [manubuffer_default]
Compiling architecture behavioral of entity xil_defaultlib.SSB [ssb_default]
Compiling architecture behavior of entity xil_defaultlib.tb_ssb
Built simulation snapshot tb_SSB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 932.148 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SSB_behav -key {Behavioral:sim_1:Functional:tb_SSB} -tclbatch {tb_SSB.tcl} -view {E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/tb_SSB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/tb_SSB_behav.wcfg
source tb_SSB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SSB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 933.227 ; gain = 1.078
run all
run: Time (s): cpu = 00:00:23 ; elapsed = 00:02:34 . Memory (MB): peak = 934.250 ; gain = 1.023
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SSB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim/rom224.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim/datain3.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SSB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.ip_user_files/ip/rom224/sim/rom224.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom224
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.ip_user_files/ip/clknew4/clknew4_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clknew4_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.ip_user_files/ip/clknew4/clknew4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clknew4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.ip_user_files/ip/clk_100MHz/clk_100MHz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_100MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.ip_user_files/ip/clk_100MHz/clk_100MHz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_100MHz
"xvhdl --incr --relax -prj tb_SSB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 8566ec221f744cec8f4011997255ada7 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_SSB_behav xil_defaultlib.tb_SSB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_signed
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.clk_1MHz [clk_1mhz_default]
Compiling architecture behavioral of entity xil_defaultlib.clk_4MHz [clk_4mhz_default]
Compiling architecture behavioral of entity xil_defaultlib.clk_0_125MHz [clk_0_125mhz_default]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=62.5,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_100MHz_clk_wiz
Compiling module xil_defaultlib.clk_100MHz
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=45.5,...
Compiling module xil_defaultlib.clknew4_clk_wiz
Compiling module xil_defaultlib.clknew4
Compiling architecture behavioral of entity xil_defaultlib.half_syn_clk_8us [half_syn_clk_8us_default]
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.rom224
Compiling architecture behavioral of entity xil_defaultlib.rom_choose [rom_choose_default]
Compiling architecture behavioral of entity xil_defaultlib.btn_control [btn_control_default]
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture behavioral of entity xil_defaultlib.bk_detector [bk_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.synchronize [synchronize_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_output [shift_output_default]
Compiling architecture behavioral of entity xil_defaultlib.dynamic_choose [dynamic_choose_default]
Compiling architecture behavioral of entity xil_defaultlib.con_217 [con_217_default]
Compiling architecture behavioral of entity xil_defaultlib.output [output_default]
Compiling architecture behavorial of entity xil_defaultlib.manubuffer [manubuffer_default]
Compiling architecture behavioral of entity xil_defaultlib.SSB [ssb_default]
Compiling architecture behavior of entity xil_defaultlib.tb_ssb
Built simulation snapshot tb_SSB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 934.250 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SSB_behav -key {Behavioral:sim_1:Functional:tb_SSB} -tclbatch {tb_SSB.tcl} -view {E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/tb_SSB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/tb_SSB_behav.wcfg
source tb_SSB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SSB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 934.789 ; gain = 0.539
run all
run: Time (s): cpu = 00:00:48 ; elapsed = 00:04:31 . Memory (MB): peak = 936.508 ; gain = 1.719
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SSB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim/rom224.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim/datain3.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SSB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.ip_user_files/ip/rom224/sim/rom224.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom224
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.ip_user_files/ip/clknew4/clknew4_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clknew4_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.ip_user_files/ip/clknew4/clknew4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clknew4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.ip_user_files/ip/clk_100MHz/clk_100MHz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_100MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.ip_user_files/ip/clk_100MHz/clk_100MHz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_100MHz
"xvhdl --incr --relax -prj tb_SSB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/imports/imports/hdls/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 8566ec221f744cec8f4011997255ada7 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_SSB_behav xil_defaultlib.tb_SSB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_signed
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.clk_1MHz [clk_1mhz_default]
Compiling architecture behavioral of entity xil_defaultlib.clk_4MHz [clk_4mhz_default]
Compiling architecture behavioral of entity xil_defaultlib.clk_0_125MHz [clk_0_125mhz_default]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=62.5,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_100MHz_clk_wiz
Compiling module xil_defaultlib.clk_100MHz
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=45.5,...
Compiling module xil_defaultlib.clknew4_clk_wiz
Compiling module xil_defaultlib.clknew4
Compiling architecture behavioral of entity xil_defaultlib.half_syn_clk_8us [half_syn_clk_8us_default]
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.rom224
Compiling architecture behavioral of entity xil_defaultlib.rom_choose [rom_choose_default]
Compiling architecture behavioral of entity xil_defaultlib.btn_control [btn_control_default]
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture behavioral of entity xil_defaultlib.bk_detector [bk_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.synchronize [synchronize_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_output [shift_output_default]
Compiling architecture behavioral of entity xil_defaultlib.dynamic_choose [dynamic_choose_default]
Compiling architecture behavioral of entity xil_defaultlib.con_217 [con_217_default]
Compiling architecture behavioral of entity xil_defaultlib.output [output_default]
Compiling architecture behavorial of entity xil_defaultlib.manubuffer [manubuffer_default]
Compiling architecture behavioral of entity xil_defaultlib.SSB [ssb_default]
Compiling architecture behavior of entity xil_defaultlib.tb_ssb
Built simulation snapshot tb_SSB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 936.602 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SSB_behav -key {Behavioral:sim_1:Functional:tb_SSB} -tclbatch {tb_SSB.tcl} -view {E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/tb_SSB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/tb_SSB_behav.wcfg
source tb_SSB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SSB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 938.105 ; gain = 1.504
run all
run: Time (s): cpu = 00:00:13 ; elapsed = 00:01:31 . Memory (MB): peak = 939.441 ; gain = 1.336
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SSB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim/rom224.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim/datain3.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SSB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.ip_user_files/ip/rom224/sim/rom224.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom224
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.ip_user_files/ip/clknew4/clknew4_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clknew4_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.ip_user_files/ip/clknew4/clknew4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clknew4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.ip_user_files/ip/clk_100MHz/clk_100MHz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_100MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.ip_user_files/ip/clk_100MHz/clk_100MHz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_100MHz
"xvhdl --incr --relax -prj tb_SSB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/new/output.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity output
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 8566ec221f744cec8f4011997255ada7 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_SSB_behav xil_defaultlib.tb_SSB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_signed
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.clk_1MHz [clk_1mhz_default]
Compiling architecture behavioral of entity xil_defaultlib.clk_4MHz [clk_4mhz_default]
Compiling architecture behavioral of entity xil_defaultlib.clk_0_125MHz [clk_0_125mhz_default]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=62.5,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_100MHz_clk_wiz
Compiling module xil_defaultlib.clk_100MHz
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=45.5,...
Compiling module xil_defaultlib.clknew4_clk_wiz
Compiling module xil_defaultlib.clknew4
Compiling architecture behavioral of entity xil_defaultlib.half_syn_clk_8us [half_syn_clk_8us_default]
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.rom224
Compiling architecture behavioral of entity xil_defaultlib.rom_choose [rom_choose_default]
Compiling architecture behavioral of entity xil_defaultlib.btn_control [btn_control_default]
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture behavioral of entity xil_defaultlib.bk_detector [bk_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.synchronize [synchronize_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_output [shift_output_default]
Compiling architecture behavioral of entity xil_defaultlib.dynamic_choose [dynamic_choose_default]
Compiling architecture behavioral of entity xil_defaultlib.con_217 [con_217_default]
Compiling architecture behavioral of entity xil_defaultlib.output [output_default]
Compiling architecture behavorial of entity xil_defaultlib.manubuffer [manubuffer_default]
Compiling architecture behavioral of entity xil_defaultlib.SSB [ssb_default]
Compiling architecture behavior of entity xil_defaultlib.tb_ssb
Built simulation snapshot tb_SSB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 940.973 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SSB_behav -key {Behavioral:sim_1:Functional:tb_SSB} -tclbatch {tb_SSB.tcl} -view {E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/tb_SSB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/tb_SSB_behav.wcfg
source tb_SSB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SSB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 942.477 ; gain = 1.504
run all
run: Time (s): cpu = 00:00:20 ; elapsed = 00:01:06 . Memory (MB): peak = 943.082 ; gain = 0.605
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SSB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim/rom224.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim/datain3.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SSB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.ip_user_files/ip/rom224/sim/rom224.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom224
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.ip_user_files/ip/clknew4/clknew4_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clknew4_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.ip_user_files/ip/clknew4/clknew4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clknew4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.ip_user_files/ip/clk_100MHz/clk_100MHz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_100MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.ip_user_files/ip/clk_100MHz/clk_100MHz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_100MHz
"xvhdl --incr --relax -prj tb_SSB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.srcs/sources_1/new/output.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity output
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 8566ec221f744cec8f4011997255ada7 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_SSB_behav xil_defaultlib.tb_SSB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_signed
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.clk_1MHz [clk_1mhz_default]
Compiling architecture behavioral of entity xil_defaultlib.clk_4MHz [clk_4mhz_default]
Compiling architecture behavioral of entity xil_defaultlib.clk_0_125MHz [clk_0_125mhz_default]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=62.5,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_100MHz_clk_wiz
Compiling module xil_defaultlib.clk_100MHz
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=45.5,...
Compiling module xil_defaultlib.clknew4_clk_wiz
Compiling module xil_defaultlib.clknew4
Compiling architecture behavioral of entity xil_defaultlib.half_syn_clk_8us [half_syn_clk_8us_default]
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.rom224
Compiling architecture behavioral of entity xil_defaultlib.rom_choose [rom_choose_default]
Compiling architecture behavioral of entity xil_defaultlib.btn_control [btn_control_default]
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture behavioral of entity xil_defaultlib.bk_detector [bk_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.synchronize [synchronize_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_output [shift_output_default]
Compiling architecture behavioral of entity xil_defaultlib.dynamic_choose [dynamic_choose_default]
Compiling architecture behavioral of entity xil_defaultlib.con_217 [con_217_default]
Compiling architecture behavioral of entity xil_defaultlib.output [output_default]
Compiling architecture behavorial of entity xil_defaultlib.manubuffer [manubuffer_default]
Compiling architecture behavioral of entity xil_defaultlib.SSB [ssb_default]
Compiling architecture behavior of entity xil_defaultlib.tb_ssb
Built simulation snapshot tb_SSB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 943.082 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SSB_behav -key {Behavioral:sim_1:Functional:tb_SSB} -tclbatch {tb_SSB.tcl} -view {E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/tb_SSB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/tb_SSB_behav.wcfg
source tb_SSB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SSB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 944.012 ; gain = 0.930
run all
run: Time (s): cpu = 00:00:23 ; elapsed = 00:03:35 . Memory (MB): peak = 946.863 ; gain = 2.852
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.runs/synth_1

launch_runs impl_2 -to_step write_bitstream -jobs 8
[Wed Oct  3 12:14:40 2018] Launched synth_1...
Run output will be captured here: E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.runs/synth_1/runme.log
[Wed Oct  3 12:14:40 2018] Launched impl_2...
Run output will be captured here: E:/Vivado2017/VivadoProjects/CMOD_A7_35T_code/CMOD_A7_SECOND_EDITION/CMOD_A7_SECOND_EDITION.runs/impl_2/runme.log
run all
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:43 . Memory (MB): peak = 1064.418 ; gain = 6.477
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1066.117 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct  3 13:28:29 2018...
