

================================================================
== Vivado HLS Report for 'mnist_lstm_Loop_1_pr'
================================================================
* Date:           Fri Mar 28 13:00:06 2025

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lstm_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.075|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  241|  241|  241|  241|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  239|  239|        17|          1|          1|   224|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 1, D = 17, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	19  / (exitcond1_i_i)
	3  / (!exitcond1_i_i)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	2  / true
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %in_dest_V, i1* %in_id_V, i1* %in_last_V, i1* %in_user_V, i4* %in_strb_V, i4* %in_keep_V, i32* %in_data_V, [5 x i8]* @p_str213, i32 0, i32 0, [5 x i8]* @p_str314, i32 0, i32 0, [1 x i8]* @p_str112, [1 x i8]* @p_str112, [1 x i8]* @p_str112, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str112, [1 x i8]* @p_str112)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.76ns)   --->   "br label %0"   --->   Operation 21 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 6.07>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_0_i_i = phi i8 [ 0, %newFuncRoot ], [ %i, %1 ]"   --->   Operation 22 'phi' 'i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.55ns)   --->   "%exitcond1_i_i = icmp eq i8 %i_0_i_i, -32" [lstm_hls/rnn_top.cpp:12]   --->   Operation 23 'icmp' 'exitcond1_i_i' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 224, i64 224, i64 224)"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.91ns)   --->   "%i = add i8 %i_0_i_i, 1" [lstm_hls/rnn_top.cpp:12]   --->   Operation 25 'add' 'i' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %exitcond1_i_i, label %"mnist_lstm<float, 1, 1, 1>_.exit.exitStub", label %1" [lstm_hls/rnn_top.cpp:12]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty_39 = call { i1, i1, i1, i1, i4, i4, i32 } @_ssdm_op_Read.axis.volatile.i1P.i1P.i1P.i1P.i4P.i4P.i32P(i1* %in_dest_V, i1* %in_id_V, i1* %in_last_V, i1* %in_user_V, i4* %in_strb_V, i4* %in_keep_V, i32* %in_data_V)"   --->   Operation 27 'read' 'empty_39' <Predicate = (!exitcond1_i_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%in_data_V_tmp = extractvalue { i1, i1, i1, i1, i4, i4, i32 } %empty_39, 6"   --->   Operation 28 'extractvalue' 'in_data_V_tmp' <Predicate = (!exitcond1_i_i)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%ret = bitcast i32 %in_data_V_tmp to float" [lstm_hls/utils.h:25->lstm_hls/rnn_top.cpp:15]   --->   Operation 29 'bitcast' 'ret' <Predicate = (!exitcond1_i_i)> <Delay = 0.00>
ST_2 : Operation 30 [16/16] (6.07ns)   --->   "%tmp_2_i = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:16]   --->   Operation 30 'fdiv' 'tmp_2_i' <Predicate = (!exitcond1_i_i)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.07>
ST_3 : Operation 31 [15/16] (6.07ns)   --->   "%tmp_2_i = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:16]   --->   Operation 31 'fdiv' 'tmp_2_i' <Predicate = (!exitcond1_i_i)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.07>
ST_4 : Operation 32 [14/16] (6.07ns)   --->   "%tmp_2_i = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:16]   --->   Operation 32 'fdiv' 'tmp_2_i' <Predicate = (!exitcond1_i_i)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.07>
ST_5 : Operation 33 [13/16] (6.07ns)   --->   "%tmp_2_i = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:16]   --->   Operation 33 'fdiv' 'tmp_2_i' <Predicate = (!exitcond1_i_i)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.07>
ST_6 : Operation 34 [12/16] (6.07ns)   --->   "%tmp_2_i = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:16]   --->   Operation 34 'fdiv' 'tmp_2_i' <Predicate = (!exitcond1_i_i)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.07>
ST_7 : Operation 35 [11/16] (6.07ns)   --->   "%tmp_2_i = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:16]   --->   Operation 35 'fdiv' 'tmp_2_i' <Predicate = (!exitcond1_i_i)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.07>
ST_8 : Operation 36 [10/16] (6.07ns)   --->   "%tmp_2_i = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:16]   --->   Operation 36 'fdiv' 'tmp_2_i' <Predicate = (!exitcond1_i_i)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.07>
ST_9 : Operation 37 [9/16] (6.07ns)   --->   "%tmp_2_i = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:16]   --->   Operation 37 'fdiv' 'tmp_2_i' <Predicate = (!exitcond1_i_i)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.07>
ST_10 : Operation 38 [8/16] (6.07ns)   --->   "%tmp_2_i = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:16]   --->   Operation 38 'fdiv' 'tmp_2_i' <Predicate = (!exitcond1_i_i)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.07>
ST_11 : Operation 39 [7/16] (6.07ns)   --->   "%tmp_2_i = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:16]   --->   Operation 39 'fdiv' 'tmp_2_i' <Predicate = (!exitcond1_i_i)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.07>
ST_12 : Operation 40 [6/16] (6.07ns)   --->   "%tmp_2_i = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:16]   --->   Operation 40 'fdiv' 'tmp_2_i' <Predicate = (!exitcond1_i_i)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.07>
ST_13 : Operation 41 [5/16] (6.07ns)   --->   "%tmp_2_i = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:16]   --->   Operation 41 'fdiv' 'tmp_2_i' <Predicate = (!exitcond1_i_i)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.07>
ST_14 : Operation 42 [4/16] (6.07ns)   --->   "%tmp_2_i = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:16]   --->   Operation 42 'fdiv' 'tmp_2_i' <Predicate = (!exitcond1_i_i)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.07>
ST_15 : Operation 43 [3/16] (6.07ns)   --->   "%tmp_2_i = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:16]   --->   Operation 43 'fdiv' 'tmp_2_i' <Predicate = (!exitcond1_i_i)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.07>
ST_16 : Operation 44 [2/16] (6.07ns)   --->   "%tmp_2_i = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:16]   --->   Operation 44 'fdiv' 'tmp_2_i' <Predicate = (!exitcond1_i_i)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.07>
ST_17 : Operation 45 [1/16] (6.07ns)   --->   "%tmp_2_i = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:16]   --->   Operation 45 'fdiv' 'tmp_2_i' <Predicate = (!exitcond1_i_i)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.25>
ST_18 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str417)" [lstm_hls/rnn_top.cpp:13]   --->   Operation 46 'specregionbegin' 'tmp' <Predicate = (!exitcond1_i_i)> <Delay = 0.00>
ST_18 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str112) nounwind" [lstm_hls/rnn_top.cpp:14]   --->   Operation 47 'specpipeline' <Predicate = (!exitcond1_i_i)> <Delay = 0.00>
ST_18 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_i = zext i8 %i_0_i_i to i64" [lstm_hls/rnn_top.cpp:15]   --->   Operation 48 'zext' 'tmp_i' <Predicate = (!exitcond1_i_i)> <Delay = 0.00>
ST_18 : Operation 49 [1/1] (0.00ns)   --->   "%img_dat_addr = getelementptr inbounds [224 x float]* %img_dat, i64 0, i64 %tmp_i" [lstm_hls/rnn_top.cpp:16]   --->   Operation 49 'getelementptr' 'img_dat_addr' <Predicate = (!exitcond1_i_i)> <Delay = 0.00>
ST_18 : Operation 50 [1/1] (3.25ns)   --->   "store float %tmp_2_i, float* %img_dat_addr, align 4" [lstm_hls/rnn_top.cpp:16]   --->   Operation 50 'store' <Predicate = (!exitcond1_i_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_18 : Operation 51 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str417, i32 %tmp)" [lstm_hls/rnn_top.cpp:17]   --->   Operation 51 'specregionend' 'empty_40' <Predicate = (!exitcond1_i_i)> <Delay = 0.00>
ST_18 : Operation 52 [1/1] (0.00ns)   --->   "br label %0" [lstm_hls/rnn_top.cpp:12]   --->   Operation 52 'br' <Predicate = (!exitcond1_i_i)> <Delay = 0.00>

State 19 <SV = 2> <Delay = 0.00>
ST_19 : Operation 53 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 53 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', lstm_hls/rnn_top.cpp:12) [12]  (1.77 ns)

 <State 2>: 6.08ns
The critical path consists of the following:
	axis read on port 'in_dest_V' [21]  (0 ns)
	'fdiv' operation ('tmp_2_i', lstm_hls/rnn_top.cpp:16) [24]  (6.08 ns)

 <State 3>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_2_i', lstm_hls/rnn_top.cpp:16) [24]  (6.08 ns)

 <State 4>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_2_i', lstm_hls/rnn_top.cpp:16) [24]  (6.08 ns)

 <State 5>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_2_i', lstm_hls/rnn_top.cpp:16) [24]  (6.08 ns)

 <State 6>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_2_i', lstm_hls/rnn_top.cpp:16) [24]  (6.08 ns)

 <State 7>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_2_i', lstm_hls/rnn_top.cpp:16) [24]  (6.08 ns)

 <State 8>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_2_i', lstm_hls/rnn_top.cpp:16) [24]  (6.08 ns)

 <State 9>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_2_i', lstm_hls/rnn_top.cpp:16) [24]  (6.08 ns)

 <State 10>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_2_i', lstm_hls/rnn_top.cpp:16) [24]  (6.08 ns)

 <State 11>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_2_i', lstm_hls/rnn_top.cpp:16) [24]  (6.08 ns)

 <State 12>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_2_i', lstm_hls/rnn_top.cpp:16) [24]  (6.08 ns)

 <State 13>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_2_i', lstm_hls/rnn_top.cpp:16) [24]  (6.08 ns)

 <State 14>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_2_i', lstm_hls/rnn_top.cpp:16) [24]  (6.08 ns)

 <State 15>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_2_i', lstm_hls/rnn_top.cpp:16) [24]  (6.08 ns)

 <State 16>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_2_i', lstm_hls/rnn_top.cpp:16) [24]  (6.08 ns)

 <State 17>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_2_i', lstm_hls/rnn_top.cpp:16) [24]  (6.08 ns)

 <State 18>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('img_dat_addr', lstm_hls/rnn_top.cpp:16) [25]  (0 ns)
	'store' operation (lstm_hls/rnn_top.cpp:16) of variable 'tmp_2_i', lstm_hls/rnn_top.cpp:16 on array 'img_dat' [26]  (3.25 ns)

 <State 19>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
