/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] _00_;
  reg [4:0] _01_;
  reg [5:0] _02_;
  reg [20:0] _03_;
  wire [11:0] celloutsig_0_0z;
  wire [19:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [10:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [17:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire [20:0] celloutsig_0_1z;
  wire [39:0] celloutsig_0_21z;
  reg [6:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire [14:0] celloutsig_0_29z;
  reg [9:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [4:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [18:0] celloutsig_0_35z;
  wire [11:0] celloutsig_0_37z;
  reg [13:0] celloutsig_0_38z;
  wire [15:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [3:0] celloutsig_0_43z;
  wire [29:0] celloutsig_0_44z;
  wire [6:0] celloutsig_0_45z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_50z;
  wire [2:0] celloutsig_0_52z;
  wire [7:0] celloutsig_0_56z;
  wire [3:0] celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire [4:0] celloutsig_0_59z;
  wire [2:0] celloutsig_0_5z;
  wire [10:0] celloutsig_0_60z;
  wire [11:0] celloutsig_0_61z;
  wire [8:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [24:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [17:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [3:0] celloutsig_1_17z;
  wire [7:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  reg [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  reg [16:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = ~((celloutsig_1_0z[10] | celloutsig_1_5z[6]) & celloutsig_1_3z[3]);
  assign celloutsig_0_9z = ~((celloutsig_0_8z[5] | celloutsig_0_0z[2]) & celloutsig_0_0z[8]);
  assign celloutsig_0_16z = ~((in_data[75] | celloutsig_0_9z) & celloutsig_0_5z[0]);
  assign celloutsig_0_58z = celloutsig_0_44z[24] | celloutsig_0_28z;
  assign celloutsig_1_2z = in_data[129] | celloutsig_1_0z[7];
  assign celloutsig_0_7z = in_data[50] | celloutsig_0_1z[10];
  assign celloutsig_1_16z = celloutsig_1_13z | celloutsig_1_5z[7];
  always_ff @(posedge clkin_data[96], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _00_ <= 5'h00;
    else _00_ <= celloutsig_0_1z[9:5];
  always_ff @(negedge clkin_data[96], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _01_ <= 5'h00;
    else _01_ <= { celloutsig_0_2z[9:6], celloutsig_0_7z };
  always_ff @(negedge clkin_data[96], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _02_ <= 6'h00;
    else _02_ <= celloutsig_0_14z[8:3];
  always_ff @(negedge clkin_data[96], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _03_ <= 21'h000000;
    else _03_ <= { celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_0_35z = celloutsig_0_10z[18:0] / { 1'h1, celloutsig_0_17z[13:10], celloutsig_0_31z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_43z = celloutsig_0_8z[5:2] / { 1'h1, _03_[17:15] };
  assign celloutsig_0_59z = { celloutsig_0_21z[8], celloutsig_0_58z, celloutsig_0_52z } / { 1'h1, celloutsig_0_35z[4], celloutsig_0_5z };
  assign celloutsig_0_10z = { celloutsig_0_1z[16:1], celloutsig_0_9z, celloutsig_0_5z } / { 1'h1, celloutsig_0_1z[19:1] };
  assign celloutsig_0_17z = { celloutsig_0_6z, celloutsig_0_6z } / { 1'h1, celloutsig_0_1z[4:1], celloutsig_0_15z, celloutsig_0_0z };
  assign celloutsig_0_19z = { celloutsig_0_11z, celloutsig_0_5z } / { 1'h1, celloutsig_0_5z[1:0], celloutsig_0_9z };
  assign celloutsig_0_31z = celloutsig_0_8z[21:17] == { celloutsig_0_2z[7:5], celloutsig_0_25z, celloutsig_0_16z };
  assign celloutsig_0_48z = celloutsig_0_45z[6:1] == celloutsig_0_0z[8:3];
  assign celloutsig_0_50z = { celloutsig_0_3z[4:3], celloutsig_0_48z, celloutsig_0_11z, celloutsig_0_31z } == celloutsig_0_1z[10:6];
  assign celloutsig_1_14z = { celloutsig_1_5z[6:4], celloutsig_1_1z } == { in_data[171:166], celloutsig_1_11z };
  assign celloutsig_1_11z = { in_data[183:178], celloutsig_1_8z } <= { celloutsig_1_6z[12], celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_0_12z = { celloutsig_0_6z[8:2], celloutsig_0_11z } <= celloutsig_0_1z[11:4];
  assign celloutsig_0_11z = { celloutsig_0_2z[8:2], celloutsig_0_7z } || { celloutsig_0_3z[8:2], celloutsig_0_7z };
  assign celloutsig_0_49z = { celloutsig_0_44z[27:15], _00_ } < { celloutsig_0_44z[25:14], celloutsig_0_43z, celloutsig_0_25z, celloutsig_0_42z };
  assign celloutsig_0_15z = celloutsig_0_14z[6:1] < celloutsig_0_10z[9:4];
  assign celloutsig_0_24z = celloutsig_0_3z[15:2] < { in_data[14:4], celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_11z };
  assign celloutsig_0_0z = in_data[82:71] * in_data[87:76];
  assign celloutsig_0_3z = { celloutsig_0_0z[6:3], celloutsig_0_0z } * { celloutsig_0_0z[10:7], celloutsig_0_0z };
  assign celloutsig_0_6z = celloutsig_0_0z[8:0] * in_data[69:61];
  assign celloutsig_0_61z = celloutsig_0_3z[14] ? { celloutsig_0_37z[11:1], celloutsig_0_50z } : { celloutsig_0_29z[10:8], celloutsig_0_59z, celloutsig_0_57z };
  assign celloutsig_1_5z = celloutsig_1_0z[10] ? in_data[174:165] : { celloutsig_1_3z[4:1], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_17z = celloutsig_1_1z[0] ? { in_data[157:156], celloutsig_1_8z, celloutsig_1_10z } : celloutsig_1_4z[4:1];
  assign celloutsig_0_21z = celloutsig_0_5z[0] ? { celloutsig_0_1z[20:1], celloutsig_0_19z, celloutsig_0_3z } : { celloutsig_0_14z[9:3], celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_0z };
  assign celloutsig_0_34z = ~^ { celloutsig_0_17z[9], celloutsig_0_23z, celloutsig_0_28z, celloutsig_0_9z };
  assign celloutsig_0_41z = ~^ { celloutsig_0_18z, celloutsig_0_34z, celloutsig_0_19z, celloutsig_0_28z };
  assign celloutsig_1_8z = ~^ { in_data[127:124], celloutsig_1_3z };
  assign celloutsig_1_10z = ~^ { celloutsig_1_6z[6:0], celloutsig_1_3z };
  assign celloutsig_1_13z = ~^ { celloutsig_1_5z[5:3], celloutsig_1_11z };
  assign celloutsig_0_28z = ~^ celloutsig_0_3z[9:6];
  assign celloutsig_0_42z = ^ { celloutsig_0_33z[1:0], celloutsig_0_25z };
  assign celloutsig_0_18z = ^ { celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_15z };
  assign celloutsig_0_25z = ^ celloutsig_0_1z;
  assign celloutsig_0_52z = in_data[4:2] >> celloutsig_0_3z[8:6];
  assign celloutsig_0_60z = { celloutsig_0_56z[4:3], celloutsig_0_23z, celloutsig_0_24z, celloutsig_0_24z } >> { celloutsig_0_1z[6:1], celloutsig_0_57z, celloutsig_0_49z };
  assign celloutsig_1_18z = { celloutsig_1_6z[11:8], celloutsig_1_1z } >> { celloutsig_1_0z[17:13], celloutsig_1_14z, celloutsig_1_11z, celloutsig_1_16z };
  assign celloutsig_0_8z = { celloutsig_0_3z[12:4], celloutsig_0_3z } >> { celloutsig_0_6z[8:3], celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_44z = celloutsig_0_21z[39:10] << { celloutsig_0_29z[1:0], celloutsig_0_9z, celloutsig_0_38z, celloutsig_0_41z, celloutsig_0_31z, celloutsig_0_31z, celloutsig_0_24z, celloutsig_0_19z, _00_ };
  assign celloutsig_0_5z = celloutsig_0_3z[4:2] << celloutsig_0_0z[11:9];
  assign celloutsig_1_0z = in_data[148:131] << in_data[118:101];
  assign celloutsig_1_3z = celloutsig_1_0z[17:13] << { celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_29z = _03_[14:0] << { _01_[3:0], celloutsig_0_2z, celloutsig_0_11z };
  assign celloutsig_0_33z = { celloutsig_0_24z, celloutsig_0_16z, celloutsig_0_5z } <<< { celloutsig_0_8z[12:9], celloutsig_0_12z };
  assign celloutsig_0_37z = { celloutsig_0_3z[13:6], celloutsig_0_19z } <<< { _03_[19:13], celloutsig_0_15z, celloutsig_0_19z };
  assign celloutsig_0_56z = { in_data[83:82], _02_ } >>> { celloutsig_0_1z[20:14], celloutsig_0_49z };
  assign celloutsig_1_19z = celloutsig_1_17z[3:1] >>> celloutsig_1_9z[3:1];
  assign celloutsig_0_1z = { in_data[73:65], celloutsig_0_0z } >>> { in_data[46:38], celloutsig_0_0z };
  assign celloutsig_0_45z = celloutsig_0_44z[17:11] - { celloutsig_0_2z[8:4], celloutsig_0_42z, celloutsig_0_16z };
  assign celloutsig_0_57z = { in_data[19:17], celloutsig_0_7z } - celloutsig_0_35z[17:14];
  assign celloutsig_1_4z = { in_data[127:124], celloutsig_1_3z, celloutsig_1_2z } - celloutsig_1_0z[11:2];
  assign celloutsig_1_9z = in_data[137:131] - in_data[129:123];
  assign celloutsig_0_14z = celloutsig_0_3z[13:3] - { celloutsig_0_3z[10:2], celloutsig_0_11z, celloutsig_0_9z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_38z = 14'h0000;
    else if (!clkin_data[0]) celloutsig_0_38z = { celloutsig_0_17z[11:8], celloutsig_0_2z };
  always_latch
    if (clkin_data[64]) celloutsig_1_1z = 4'h0;
    else if (clkin_data[32]) celloutsig_1_1z = in_data[186:183];
  always_latch
    if (clkin_data[64]) celloutsig_1_6z = 17'h00000;
    else if (clkin_data[32]) celloutsig_1_6z = in_data[124:108];
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_2z = 10'h000;
    else if (!clkin_data[0]) celloutsig_0_2z = in_data[12:3];
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_23z = 7'h00;
    else if (!clkin_data[0]) celloutsig_0_23z = celloutsig_0_2z[6:0];
  assign { out_data[135:128], out_data[98:96], out_data[42:32], out_data[11:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_60z, celloutsig_0_61z };
endmodule
