Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a08d55edd3074b0192696bc8f2ade7c7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'C_sign' on this module [D:/project_y4/project_y4.srcs/sources_1/new/BCDaddersubtractor.v:120]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
