{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616415477628 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616415477628 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 22 20:17:57 2021 " "Processing started: Mon Mar 22 20:17:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616415477628 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415477628 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i281_CPU -c i281_CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off i281_CPU -c i281_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415477628 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616415477761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_6BitAdder.v 1 1 " "Found 1 design units, including 1 entities, in source file _6BitAdder.v" { { "Info" "ISGN_ENTITY_NAME" "1 _6BitAdder " "Found entity 1: _6BitAdder" {  } { { "_6BitAdder.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_6BitAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415482093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415482093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_Flag_Registers.v 1 1 " "Found 1 design units, including 1 entities, in source file _Flag_Registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 _Flag_Registers " "Found entity 1: _Flag_Registers" {  } { { "_Flag_Registers.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_Flag_Registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415482094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415482094 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Flag_Registers.bdf " "Can't analyze file -- file Flag_Registers.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1616415482094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_ALU_Flag_Calculator.v 1 1 " "Found 1 design units, including 1 entities, in source file _ALU_Flag_Calculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 _ALU_Flag_Calculator " "Found entity 1: _ALU_Flag_Calculator" {  } { { "_ALU_Flag_Calculator.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_ALU_Flag_Calculator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415482094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415482094 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ShiftNoDff.bdf " "Can't analyze file -- file ShiftNoDff.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1616415482094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i281_CPU.bdf 1 1 " "Found 1 design units, including 1 entities, in source file i281_CPU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 i281_CPU " "Found entity 1: i281_CPU" {  } { { "i281_CPU.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/i281_CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415482095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415482095 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DMEM.bdf " "Can't analyze file -- file DMEM.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1616415482095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_DMEM.v 1 1 " "Found 1 design units, including 1 entities, in source file _DMEM.v" { { "Info" "ISGN_ENTITY_NAME" "1 _DMEM " "Found entity 1: _DMEM" {  } { { "_DMEM.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_DMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415482096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415482096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ZEROS.v 1 1 " "Found 1 design units, including 1 entities, in source file ZEROS.v" { { "Info" "ISGN_ENTITY_NAME" "1 ZEROS " "Found entity 1: ZEROS" {  } { { "ZEROS.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/ZEROS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415482096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415482096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_Card.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_Card.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_Card " "Found entity 1: Video_Card" {  } { { "Video_Card.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/Video_Card.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415482097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415482097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_decoder_BUSOUT.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_decoder_BUSOUT.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder_BUSOUT " "Found entity 1: seven_seg_decoder_BUSOUT" {  } { { "seven_seg_decoder_BUSOUT.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/seven_seg_decoder_BUSOUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415482097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415482097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProgramCounter.v 1 1 " "Found 1 design units, including 1 entities, in source file ProgramCounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/ProgramCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415482097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415482097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PONG_Data.v 1 1 " "Found 1 design units, including 1 entities, in source file PONG_Data.v" { { "Info" "ISGN_ENTITY_NAME" "1 PONG_Data " "Found entity 1: PONG_Data" {  } { { "PONG_Data.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/PONG_Data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415482098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415482098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PONG_Code_3.v 1 1 " "Found 1 design units, including 1 entities, in source file PONG_Code_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 PONG_Code_3 " "Found entity 1: PONG_Code_3" {  } { { "PONG_Code_3.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/PONG_Code_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415482098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415482098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PONG_Code_2.v 1 1 " "Found 1 design units, including 1 entities, in source file PONG_Code_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 PONG_Code_2 " "Found entity 1: PONG_Code_2" {  } { { "PONG_Code_2.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/PONG_Code_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415482099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415482099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PONG_Code_1.v 1 1 " "Found 1 design units, including 1 entities, in source file PONG_Code_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 PONG_Code_1 " "Found entity 1: PONG_Code_1" {  } { { "PONG_Code_1.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/PONG_Code_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415482099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415482099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PONG_Code_0.v 1 1 " "Found 1 design units, including 1 entities, in source file PONG_Code_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 PONG_Code_0 " "Found entity 1: PONG_Code_0" {  } { { "PONG_Code_0.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/PONG_Code_0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415482099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415482099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Opcode_Decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file Opcode_Decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Opcode_Decoder " "Found entity 1: Opcode_Decoder" {  } { { "Opcode_Decoder.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/Opcode_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415482100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415482100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ONES.v 1 1 " "Found 1 design units, including 1 entities, in source file ONES.v" { { "Info" "ISGN_ENTITY_NAME" "1 ONES " "Found entity 1: ONES" {  } { { "ONES.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/ONES.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415482100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415482100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Control_FSM.v 1 1 " "Found 1 design units, including 1 entities, in source file Control_FSM.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_FSM " "Found entity 1: Control_FSM" {  } { { "Control_FSM.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/Control_FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415482101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415482101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Clock_dividers.v 1 1 " "Found 1 design units, including 1 entities, in source file Clock_dividers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_dividers " "Found entity 1: Clock_dividers" {  } { { "Clock_dividers.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/Clock_dividers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415482101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415482101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Clock_divider_512.v 1 1 " "Found 1 design units, including 1 entities, in source file Clock_divider_512.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider_512 " "Found entity 1: Clock_divider_512" {  } { { "Clock_divider_512.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/Clock_divider_512.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415482101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415482101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Clock_divider_4_16_and_64.v 1 1 " "Found 1 design units, including 1 entities, in source file Clock_divider_4_16_and_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider_4_16_and_64 " "Found entity 1: Clock_divider_4_16_and_64" {  } { { "Clock_divider_4_16_and_64.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/Clock_divider_4_16_and_64.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415482102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415482102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415482102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415482102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_User_Code_Low.v 1 1 " "Found 1 design units, including 1 entities, in source file _User_Code_Low.v" { { "Info" "ISGN_ENTITY_NAME" "1 _User_Code_Low " "Found entity 1: _User_Code_Low" {  } { { "_User_Code_Low.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_User_Code_Low.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415482103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415482103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_User_Code_High.v 1 1 " "Found 1 design units, including 1 entities, in source file _User_Code_High.v" { { "Info" "ISGN_ENTITY_NAME" "1 _User_Code_High " "Found entity 1: _User_Code_High" {  } { { "_User_Code_High.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_User_Code_High.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415482103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415482103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_SixteenWideBusMux.v 1 1 " "Found 1 design units, including 1 entities, in source file _SixteenWideBusMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _SixteenWideBusMux " "Found entity 1: _SixteenWideBusMux" {  } { { "_SixteenWideBusMux.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_SixteenWideBusMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415482103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415482103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_ShiftNoDff.v 1 1 " "Found 1 design units, including 1 entities, in source file _ShiftNoDff.v" { { "Info" "ISGN_ENTITY_NAME" "1 _ShiftNoDff " "Found entity 1: _ShiftNoDff" {  } { { "_ShiftNoDff.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_ShiftNoDff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415482104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415482104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_Registers16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file _Registers16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 _Registers16bit " "Found entity 1: _Registers16bit" {  } { { "_Registers16bit.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_Registers16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415482104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415482104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_Registers8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file _Registers8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 _Registers8bit " "Found entity 1: _Registers8bit" {  } { { "_Registers8bit.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_Registers8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415482105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415482105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_ReadOnly_16x16_Register_File_Low.v 1 1 " "Found 1 design units, including 1 entities, in source file _ReadOnly_16x16_Register_File_Low.v" { { "Info" "ISGN_ENTITY_NAME" "1 _ReadOnly_16x16_Register_File_Low " "Found entity 1: _ReadOnly_16x16_Register_File_Low" {  } { { "_ReadOnly_16x16_Register_File_Low.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_ReadOnly_16x16_Register_File_Low.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415482105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415482105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_ReadOnly_16x16_Register_File_High.v 1 1 " "Found 1 design units, including 1 entities, in source file _ReadOnly_16x16_Register_File_High.v" { { "Info" "ISGN_ENTITY_NAME" "1 _ReadOnly_16x16_Register_File_High " "Found entity 1: _ReadOnly_16x16_Register_File_High" {  } { { "_ReadOnly_16x16_Register_File_High.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_ReadOnly_16x16_Register_File_High.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415482106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415482106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_ONES.v 1 1 " "Found 1 design units, including 1 entities, in source file _ONES.v" { { "Info" "ISGN_ENTITY_NAME" "1 _ONES " "Found entity 1: _ONES" {  } { { "_ONES.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_ONES.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415482106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415482106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_IMEM_low.v 1 1 " "Found 1 design units, including 1 entities, in source file _IMEM_low.v" { { "Info" "ISGN_ENTITY_NAME" "1 _IMEM_low " "Found entity 1: _IMEM_low" {  } { { "_IMEM_low.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_IMEM_low.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415482107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415482107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_IMEM_high.v 1 1 " "Found 1 design units, including 1 entities, in source file _IMEM_high.v" { { "Info" "ISGN_ENTITY_NAME" "1 _IMEM_high " "Found entity 1: _IMEM_high" {  } { { "_IMEM_high.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_IMEM_high.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415482107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415482107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_IMEM.v 1 1 " "Found 1 design units, including 1 entities, in source file _IMEM.v" { { "Info" "ISGN_ENTITY_NAME" "1 _IMEM " "Found entity 1: _IMEM" {  } { { "_IMEM.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_IMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415482108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415482108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_FullAdder.v 1 1 " "Found 1 design units, including 1 entities, in source file _FullAdder.v" { { "Info" "ISGN_ENTITY_NAME" "1 _FullAdder " "Found entity 1: _FullAdder" {  } { { "_FullAdder.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_FullAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415482108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415482108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_Clock_divider_512.v 1 1 " "Found 1 design units, including 1 entities, in source file _Clock_divider_512.v" { { "Info" "ISGN_ENTITY_NAME" "1 _Clock_divider_512 " "Found entity 1: _Clock_divider_512" {  } { { "_Clock_divider_512.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_Clock_divider_512.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415482108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415482108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_C16to1BusMux.v 1 1 " "Found 1 design units, including 1 entities, in source file _C16to1BusMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _C16to1BusMux " "Found entity 1: _C16to1BusMux" {  } { { "_C16to1BusMux.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_C16to1BusMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415482109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415482109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_BIOS_Hardcoded_Low.v 1 1 " "Found 1 design units, including 1 entities, in source file _BIOS_Hardcoded_Low.v" { { "Info" "ISGN_ENTITY_NAME" "1 _BIOS_Hardcoded_Low " "Found entity 1: _BIOS_Hardcoded_Low" {  } { { "_BIOS_Hardcoded_Low.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_BIOS_Hardcoded_Low.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415482109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415482109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_BIOS_Hardcoded_High.v 1 1 " "Found 1 design units, including 1 entities, in source file _BIOS_Hardcoded_High.v" { { "Info" "ISGN_ENTITY_NAME" "1 _BIOS_Hardcoded_High " "Found entity 1: _BIOS_Hardcoded_High" {  } { { "_BIOS_Hardcoded_High.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_BIOS_Hardcoded_High.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415482110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415482110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_16Wide4To1BusMux.v 1 1 " "Found 1 design units, including 1 entities, in source file _16Wide4To1BusMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _16Wide4To1BusMux " "Found entity 1: _16Wide4To1BusMux" {  } { { "_16Wide4To1BusMux.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_16Wide4To1BusMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415482110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415482110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_8WideC16to1BusMux.v 1 1 " "Found 1 design units, including 1 entities, in source file _8WideC16to1BusMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _8WideC16to1BusMux " "Found entity 1: _8WideC16to1BusMux" {  } { { "_8WideC16to1BusMux.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_8WideC16to1BusMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415482110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415482110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_8WideBusMux.v 1 1 " "Found 1 design units, including 1 entities, in source file _8WideBusMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _8WideBusMux " "Found entity 1: _8WideBusMux" {  } { { "_8WideBusMux.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_8WideBusMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415482111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415482111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_8Wide4To1BusMux.v 1 1 " "Found 1 design units, including 1 entities, in source file _8Wide4To1BusMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _8Wide4To1BusMux " "Found entity 1: _8Wide4To1BusMux" {  } { { "_8Wide4To1BusMux.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_8Wide4To1BusMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415482111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415482111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_8BitAdder.v 1 1 " "Found 1 design units, including 1 entities, in source file _8BitAdder.v" { { "Info" "ISGN_ENTITY_NAME" "1 _8BitAdder " "Found entity 1: _8BitAdder" {  } { { "_8BitAdder.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_8BitAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415482112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415482112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_7WideBusMux.v 1 1 " "Found 1 design units, including 1 entities, in source file _7WideBusMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _7WideBusMux " "Found entity 1: _7WideBusMux" {  } { { "_7WideBusMux.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_7WideBusMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415482112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415482112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_6WideBusMux.v 1 1 " "Found 1 design units, including 1 entities, in source file _6WideBusMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _6WideBusMux " "Found entity 1: _6WideBusMux" {  } { { "_6WideBusMux.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_6WideBusMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415482112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415482112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_4x8BitRegisters.v 1 1 " "Found 1 design units, including 1 entities, in source file _4x8BitRegisters.v" { { "Info" "ISGN_ENTITY_NAME" "1 _4x8BitRegisters " "Found entity 1: _4x8BitRegisters" {  } { { "_4x8BitRegisters.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_4x8BitRegisters.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415482113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415482113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_4WideBusMux.v 1 1 " "Found 1 design units, including 1 entities, in source file _4WideBusMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _4WideBusMux " "Found entity 1: _4WideBusMux" {  } { { "_4WideBusMux.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_4WideBusMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415482113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415482113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_4to16DecoderWithEnable.v 1 1 " "Found 1 design units, including 1 entities, in source file _4to16DecoderWithEnable.v" { { "Info" "ISGN_ENTITY_NAME" "1 _4to16DecoderWithEnable " "Found entity 1: _4to16DecoderWithEnable" {  } { { "_4to16DecoderWithEnable.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_4to16DecoderWithEnable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415482113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415482113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_3to8DecoderWithEnable.v 1 1 " "Found 1 design units, including 1 entities, in source file _3to8DecoderWithEnable.v" { { "Info" "ISGN_ENTITY_NAME" "1 _3to8DecoderWithEnable " "Found entity 1: _3to8DecoderWithEnable" {  } { { "_3to8DecoderWithEnable.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_3to8DecoderWithEnable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415482114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415482114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_2to4DecoderWithEnable.v 1 1 " "Found 1 design units, including 1 entities, in source file _2to4DecoderWithEnable.v" { { "Info" "ISGN_ENTITY_NAME" "1 _2to4DecoderWithEnable " "Found entity 1: _2to4DecoderWithEnable" {  } { { "_2to4DecoderWithEnable.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_2to4DecoderWithEnable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415482114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415482114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_2to1mux.v 1 1 " "Found 1 design units, including 1 entities, in source file _2to1mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _2to1mux " "Found entity 1: _2to1mux" {  } { { "_2to1mux.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_2to1mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415482115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415482115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_1to2DecoderWithEnable.v 1 1 " "Found 1 design units, including 1 entities, in source file _1to2DecoderWithEnable.v" { { "Info" "ISGN_ENTITY_NAME" "1 _1to2DecoderWithEnable " "Found entity 1: _1to2DecoderWithEnable" {  } { { "_1to2DecoderWithEnable.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_1to2DecoderWithEnable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415482115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415482115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vcc_signal _Flag_Registers.v(8) " "Verilog HDL Implicit Net warning at _Flag_Registers.v(8): created implicit net for \"vcc_signal\"" {  } { { "_Flag_Registers.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_Flag_Registers.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415482115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vcc_signal ProgramCounter.v(13) " "Verilog HDL Implicit Net warning at ProgramCounter.v(13): created implicit net for \"vcc_signal\"" {  } { { "ProgramCounter.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/ProgramCounter.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415482115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vcc_signal _Registers16bit.v(11) " "Verilog HDL Implicit Net warning at _Registers16bit.v(11): created implicit net for \"vcc_signal\"" {  } { { "_Registers16bit.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_Registers16bit.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415482115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vcc_signal _Registers8bit.v(11) " "Verilog HDL Implicit Net warning at _Registers8bit.v(11): created implicit net for \"vcc_signal\"" {  } { { "_Registers8bit.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_Registers8bit.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415482115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "_GND _IMEM.v(9) " "Verilog HDL Implicit Net warning at _IMEM.v(9): created implicit net for \"_GND\"" {  } { { "_IMEM.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_IMEM.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415482115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RO_WE_LOW _IMEM.v(14) " "Verilog HDL Implicit Net warning at _IMEM.v(14): created implicit net for \"RO_WE_LOW\"" {  } { { "_IMEM.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_IMEM.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415482115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RO_WE_HIGH _IMEM.v(15) " "Verilog HDL Implicit Net warning at _IMEM.v(15): created implicit net for \"RO_WE_HIGH\"" {  } { { "_IMEM.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_IMEM.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415482115 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "_DMEM.v(29) " "Verilog HDL Instantiation warning at _DMEM.v(29): instance has no name" {  } { { "_DMEM.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_DMEM.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1616415482116 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "i281_CPU " "Elaborating entity \"i281_CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616415482154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:inst17 " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:inst17\"" {  } { { "i281_CPU.bdf" "inst17" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 1472 2768 3000 1600 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415482155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_2to1mux ProgramCounter:inst17\|_2to1mux:PC_Count\[0\].mux " "Elaborating entity \"_2to1mux\" for hierarchy \"ProgramCounter:inst17\|_2to1mux:PC_Count\[0\].mux\"" {  } { { "ProgramCounter.v" "PC_Count\[0\].mux" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/ProgramCounter.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415482156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_dividers Clock_dividers:inst4 " "Elaborating entity \"Clock_dividers\" for hierarchy \"Clock_dividers:inst4\"" {  } { { "i281_CPU.bdf" "inst4" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 208 240 480 336 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415482158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider_512 Clock_dividers:inst4\|Clock_divider_512:b2v_inst " "Elaborating entity \"Clock_divider_512\" for hierarchy \"Clock_dividers:inst4\|Clock_divider_512:b2v_inst\"" {  } { { "Clock_dividers.v" "b2v_inst" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/Clock_dividers.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415482158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider_4_16_and_64 Clock_dividers:inst4\|Clock_divider_4_16_and_64:b2v_inst4 " "Elaborating entity \"Clock_divider_4_16_and_64\" for hierarchy \"Clock_dividers:inst4\|Clock_divider_4_16_and_64:b2v_inst4\"" {  } { { "Clock_dividers.v" "b2v_inst4" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/Clock_dividers.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415482159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_FSM Control_FSM:inst23 " "Elaborating entity \"Control_FSM\" for hierarchy \"Control_FSM:inst23\"" {  } { { "i281_CPU.bdf" "inst23" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 32 3576 3896 544 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415482160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst6 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst6\"" {  } { { "i281_CPU.bdf" "inst6" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 672 3144 3432 832 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415482161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_ShiftNoDff ALU:inst6\|_ShiftNoDff:Shifting " "Elaborating entity \"_ShiftNoDff\" for hierarchy \"ALU:inst6\|_ShiftNoDff:Shifting\"" {  } { { "ALU.v" "Shifting" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/ALU.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415482162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_Flag_Registers ALU:inst6\|_Flag_Registers:FlagReg " "Elaborating entity \"_Flag_Registers\" for hierarchy \"ALU:inst6\|_Flag_Registers:FlagReg\"" {  } { { "ALU.v" "FlagReg" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/ALU.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415482165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_ALU_Flag_Calculator ALU:inst6\|_ALU_Flag_Calculator:FlagCalc " "Elaborating entity \"_ALU_Flag_Calculator\" for hierarchy \"ALU:inst6\|_ALU_Flag_Calculator:FlagCalc\"" {  } { { "ALU.v" "FlagCalc" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/ALU.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415482166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_8WideBusMux ALU:inst6\|_8WideBusMux:BusMux8 " "Elaborating entity \"_8WideBusMux\" for hierarchy \"ALU:inst6\|_8WideBusMux:BusMux8\"" {  } { { "ALU.v" "BusMux8" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/ALU.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415482167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_8BitAdder ALU:inst6\|_8BitAdder:Adder8 " "Elaborating entity \"_8BitAdder\" for hierarchy \"ALU:inst6\|_8BitAdder:Adder8\"" {  } { { "ALU.v" "Adder8" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/ALU.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415482169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_FullAdder ALU:inst6\|_8BitAdder:Adder8\|_FullAdder:initialFA " "Elaborating entity \"_FullAdder\" for hierarchy \"ALU:inst6\|_8BitAdder:Adder8\|_FullAdder:initialFA\"" {  } { { "_8BitAdder.v" "initialFA" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_8BitAdder.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415482170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_4x8BitRegisters _4x8BitRegisters:inst " "Elaborating entity \"_4x8BitRegisters\" for hierarchy \"_4x8BitRegisters:inst\"" {  } { { "i281_CPU.bdf" "inst" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 672 2456 2776 832 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415482174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_2to4DecoderWithEnable _4x8BitRegisters:inst\|_2to4DecoderWithEnable:RegDec " "Elaborating entity \"_2to4DecoderWithEnable\" for hierarchy \"_4x8BitRegisters:inst\|_2to4DecoderWithEnable:RegDec\"" {  } { { "_4x8BitRegisters.v" "RegDec" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_4x8BitRegisters.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415482175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_Registers8bit _4x8BitRegisters:inst\|_Registers8bit:A " "Elaborating entity \"_Registers8bit\" for hierarchy \"_4x8BitRegisters:inst\|_Registers8bit:A\"" {  } { { "_4x8BitRegisters.v" "A" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_4x8BitRegisters.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415482176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_8Wide4To1BusMux _4x8BitRegisters:inst\|_8Wide4To1BusMux:Output1 " "Elaborating entity \"_8Wide4To1BusMux\" for hierarchy \"_4x8BitRegisters:inst\|_8Wide4To1BusMux:Output1\"" {  } { { "_4x8BitRegisters.v" "Output1" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_4x8BitRegisters.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415482191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_IMEM _IMEM:inst22 " "Elaborating entity \"_IMEM\" for hierarchy \"_IMEM:inst22\"" {  } { { "i281_CPU.bdf" "inst22" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 1040 1360 1744 1200 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415482212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_ReadOnly_16x16_Register_File_Low _IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low " "Elaborating entity \"_ReadOnly_16x16_Register_File_Low\" for hierarchy \"_IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low\"" {  } { { "_IMEM.v" "RO_Low" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_IMEM.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415482213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_ONES _IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low\|_ONES:one " "Elaborating entity \"_ONES\" for hierarchy \"_IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low\|_ONES:one\"" {  } { { "_ReadOnly_16x16_Register_File_Low.v" "one" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_ReadOnly_16x16_Register_File_Low.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415482215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_4to16DecoderWithEnable _IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low\|_4to16DecoderWithEnable:_4to16Inst37 " "Elaborating entity \"_4to16DecoderWithEnable\" for hierarchy \"_IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low\|_4to16DecoderWithEnable:_4to16Inst37\"" {  } { { "_ReadOnly_16x16_Register_File_Low.v" "_4to16Inst37" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_ReadOnly_16x16_Register_File_Low.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415482215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_3to8DecoderWithEnable _IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low\|_4to16DecoderWithEnable:_4to16Inst37\|_3to8DecoderWithEnable:firstDecoder " "Elaborating entity \"_3to8DecoderWithEnable\" for hierarchy \"_IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low\|_4to16DecoderWithEnable:_4to16Inst37\|_3to8DecoderWithEnable:firstDecoder\"" {  } { { "_4to16DecoderWithEnable.v" "firstDecoder" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_4to16DecoderWithEnable.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415482216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_SixteenWideBusMux _IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low\|_SixteenWideBusMux:WideBusMuxInst4 " "Elaborating entity \"_SixteenWideBusMux\" for hierarchy \"_IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low\|_SixteenWideBusMux:WideBusMuxInst4\"" {  } { { "_ReadOnly_16x16_Register_File_Low.v" "WideBusMuxInst4" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_ReadOnly_16x16_Register_File_Low.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415482218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PONG_Code_0 _IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low\|PONG_Code_0:BiosLow " "Elaborating entity \"PONG_Code_0\" for hierarchy \"_IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low\|PONG_Code_0:BiosLow\"" {  } { { "_ReadOnly_16x16_Register_File_Low.v" "BiosLow" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_ReadOnly_16x16_Register_File_Low.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415482224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_Registers16bit _IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low\|_Registers16bit:reg16_0 " "Elaborating entity \"_Registers16bit\" for hierarchy \"_IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low\|_Registers16bit:reg16_0\"" {  } { { "_ReadOnly_16x16_Register_File_Low.v" "reg16_0" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_ReadOnly_16x16_Register_File_Low.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415482306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_C16to1BusMux _IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low\|_C16to1BusMux:busMux " "Elaborating entity \"_C16to1BusMux\" for hierarchy \"_IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low\|_C16to1BusMux:busMux\"" {  } { { "_ReadOnly_16x16_Register_File_Low.v" "busMux" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_ReadOnly_16x16_Register_File_Low.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415482389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_ReadOnly_16x16_Register_File_High _IMEM:inst22\|_ReadOnly_16x16_Register_File_High:RO_High " "Elaborating entity \"_ReadOnly_16x16_Register_File_High\" for hierarchy \"_IMEM:inst22\|_ReadOnly_16x16_Register_File_High:RO_High\"" {  } { { "_IMEM.v" "RO_High" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_IMEM.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415482480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PONG_Code_1 _IMEM:inst22\|_ReadOnly_16x16_Register_File_High:RO_High\|PONG_Code_1:BiosHigh " "Elaborating entity \"PONG_Code_1\" for hierarchy \"_IMEM:inst22\|_ReadOnly_16x16_Register_File_High:RO_High\|PONG_Code_1:BiosHigh\"" {  } { { "_ReadOnly_16x16_Register_File_High.v" "BiosHigh" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_ReadOnly_16x16_Register_File_High.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415482490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_IMEM_low _IMEM:inst22\|_IMEM_low:IMEMLow " "Elaborating entity \"_IMEM_low\" for hierarchy \"_IMEM:inst22\|_IMEM_low:IMEMLow\"" {  } { { "_IMEM.v" "IMEMLow" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_IMEM.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415482745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PONG_Code_2 _IMEM:inst22\|_IMEM_low:IMEMLow\|PONG_Code_2:UserCodeLow " "Elaborating entity \"PONG_Code_2\" for hierarchy \"_IMEM:inst22\|_IMEM_low:IMEMLow\|PONG_Code_2:UserCodeLow\"" {  } { { "_IMEM_low.v" "UserCodeLow" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_IMEM_low.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415482754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_IMEM_high _IMEM:inst22\|_IMEM_high:IMEMHigh " "Elaborating entity \"_IMEM_high\" for hierarchy \"_IMEM:inst22\|_IMEM_high:IMEMHigh\"" {  } { { "_IMEM.v" "IMEMHigh" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_IMEM.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415483005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PONG_Code_3 _IMEM:inst22\|_IMEM_high:IMEMHigh\|PONG_Code_3:UserCodeHigh " "Elaborating entity \"PONG_Code_3\" for hierarchy \"_IMEM:inst22\|_IMEM_high:IMEMHigh\|PONG_Code_3:UserCodeHigh\"" {  } { { "_IMEM_high.v" "UserCodeHigh" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_IMEM_high.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415483015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_16Wide4To1BusMux _IMEM:inst22\|_16Wide4To1BusMux:IMEMBuxMux " "Elaborating entity \"_16Wide4To1BusMux\" for hierarchy \"_IMEM:inst22\|_16Wide4To1BusMux:IMEMBuxMux\"" {  } { { "_IMEM.v" "IMEMBuxMux" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_IMEM.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415483266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_DMEM _DMEM:inst8 " "Elaborating entity \"_DMEM\" for hierarchy \"_DMEM:inst8\"" {  } { { "i281_CPU.bdf" "inst8" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 760 3792 4096 952 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415483282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PONG_Data _DMEM:inst8\|PONG_Data:PongD " "Elaborating entity \"PONG_Data\" for hierarchy \"_DMEM:inst8\|PONG_Data:PongD\"" {  } { { "_DMEM.v" "PongD" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_DMEM.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415483290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_8WideC16to1BusMux _DMEM:inst8\|_8WideC16to1BusMux:busMux " "Elaborating entity \"_8WideC16to1BusMux\" for hierarchy \"_DMEM:inst8\|_8WideC16to1BusMux:busMux\"" {  } { { "_DMEM.v" "busMux" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_DMEM.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415483361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Opcode_Decoder Opcode_Decoder:inst1 " "Elaborating entity \"Opcode_Decoder\" for hierarchy \"Opcode_Decoder:inst1\"" {  } { { "i281_CPU.bdf" "inst1" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 32 1984 2224 480 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415483441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_1to2DecoderWithEnable Opcode_Decoder:inst1\|_1to2DecoderWithEnable:ShiftDecoder " "Elaborating entity \"_1to2DecoderWithEnable\" for hierarchy \"Opcode_Decoder:inst1\|_1to2DecoderWithEnable:ShiftDecoder\"" {  } { { "Opcode_Decoder.v" "ShiftDecoder" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/Opcode_Decoder.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415483444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_6WideBusMux _6WideBusMux:Program_Counter_Multiplexer " "Elaborating entity \"_6WideBusMux\" for hierarchy \"_6WideBusMux:Program_Counter_Multiplexer\"" {  } { { "i281_CPU.bdf" "Program_Counter_Multiplexer" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 1488 2432 2640 1584 "Program_Counter_Multiplexer" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415483445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_6BitAdder _6BitAdder:Program_Counter_Increment_By_1 " "Elaborating entity \"_6BitAdder\" for hierarchy \"_6BitAdder:Program_Counter_Increment_By_1\"" {  } { { "i281_CPU.bdf" "Program_Counter_Increment_By_1" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 1424 1592 1872 1520 "Program_Counter_Increment_By_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415483446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_Card Video_Card:inst7 " "Elaborating entity \"Video_Card\" for hierarchy \"Video_Card:inst7\"" {  } { { "i281_CPU.bdf" "inst7" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 784 4160 4448 1080 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415483450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_4WideBusMux Video_Card:inst7\|_4WideBusMux:BusMux0 " "Elaborating entity \"_4WideBusMux\" for hierarchy \"Video_Card:inst7\|_4WideBusMux:BusMux0\"" {  } { { "Video_Card.v" "BusMux0" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/Video_Card.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415483451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder_BUSOUT Video_Card:inst7\|seven_seg_decoder_BUSOUT:sevenBUSOUT0 " "Elaborating entity \"seven_seg_decoder_BUSOUT\" for hierarchy \"Video_Card:inst7\|seven_seg_decoder_BUSOUT:sevenBUSOUT0\"" {  } { { "Video_Card.v" "sevenBUSOUT0" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/Video_Card.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415483452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_7WideBusMux Video_Card:inst7\|_7WideBusMux:SevenWideBus0 " "Elaborating entity \"_7WideBusMux\" for hierarchy \"Video_Card:inst7\|_7WideBusMux:SevenWideBus0\"" {  } { { "Video_Card.v" "SevenWideBus0" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/Video_Card.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415483452 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "_2to1mux:inst12\|mxout~0 " "Found clock multiplexer _2to1mux:inst12\|mxout~0" {  } { { "_2to1mux.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_2to1mux.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1616415485660 "|i281_CPU|_2to1mux:inst12|mxout~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "_2to1mux:inst151\|mxout~0 " "Found clock multiplexer _2to1mux:inst151\|mxout~0" {  } { { "_2to1mux.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_2to1mux.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1616415485660 "|i281_CPU|_2to1mux:inst151|mxout~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "_2to1mux:inst10\|mxout~0 " "Found clock multiplexer _2to1mux:inst10\|mxout~0" {  } { { "_2to1mux.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware_PONG/_2to1mux.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1616415485660 "|i281_CPU|_2to1mux:inst10|mxout~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1616415485660 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "16 " "16 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1616415486553 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1616415487080 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1616415488871 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415488871 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1675 " "Implemented 1675 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1616415488985 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1616415488985 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1570 " "Implemented 1570 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1616415488985 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1616415488985 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "580 " "Peak virtual memory: 580 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616415489005 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 22 20:18:09 2021 " "Processing ended: Mon Mar 22 20:18:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616415489005 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616415489005 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616415489005 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415489005 ""}
