Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Dec  5 00:03:03 2024
| Host         : P1-04 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       20          
LUTAR-1    Warning           LUT drives async reset alert                                      1           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (400)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (40)
5. checking no_input_delay (9)
6. checking no_output_delay (14)
7. checking multiple_clock (3890)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (400)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/hPos_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/hPos_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/hPos_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/hPos_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/hPos_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/hPos_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/hPos_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/hPos_reg[7]_rep__2/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/hPos_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/hPos_reg[9]_rep__2/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/vPos_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/vPos_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/vPos_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/vPos_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/vPos_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/vPos_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/vPos_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/vPos_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/vPos_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/vPos_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (40)
-------------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (3890)
---------------------------------
 There are 3890 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.386        0.000                      0                 9155        0.017        0.000                      0                 9155        3.000        0.000                       0                  3896  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100mhz              {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 20.000}     40.000          25.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          3.386        0.000                      0                 8950        0.197        0.000                      0                 8950       19.500        0.000                       0                  3892  
  clkfbout_clk_wiz_0                                                                                                                                                     12.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        3.405        0.000                      0                 8950        0.197        0.000                      0                 8950       19.500        0.000                       0                  3892  
  clkfbout_clk_wiz_0_1                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          3.386        0.000                      0                 8950        0.017        0.000                      0                 8950  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        3.386        0.000                      0                 8950        0.017        0.000                      0                 8950  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         11.741        0.000                      0                  205        0.548        0.000                      0                  205  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         11.741        0.000                      0                  205        0.368        0.000                      0                  205  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       11.741        0.000                      0                  205        0.368        0.000                      0                  205  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       11.759        0.000                      0                  205        0.548        0.000                      0                  205  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.386ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.386ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[13].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        16.224ns  (logic 2.319ns (14.294%)  route 13.905ns (85.706%))
  Logic Levels:           15  (LUT2=1 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.050ns = ( 37.950 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X55Y103        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDCE (Prop_fdce_C_Q)         0.459    18.021 f  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.518    19.538    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X55Y90         LUT5 (Prop_lut5_I0_O)        0.124    19.662 f  CPU/D_X_reg/reg_loop[29].dff/q_i_20__8/O
                         net (fo=15, routed)          0.861    20.524    CPU/X_M_reg/reg_loop[22].dff/bypass_from_mw_blt_A2
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124    20.648 f  CPU/X_M_reg/reg_loop[22].dff/q_i_12__27/O
                         net (fo=2, routed)           0.997    21.645    CPU/X_M_reg/reg_loop[22].dff/q_reg_2
    SLICE_X58Y88         LUT6 (Prop_lut6_I0_O)        0.124    21.769 f  CPU/X_M_reg/reg_loop[22].dff/q_i_13__27/O
                         net (fo=2, routed)           0.750    22.519    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180_1
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124    22.643 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.293    23.936    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X60Y95         LUT2 (Prop_lut2_I0_O)        0.124    24.060 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.498    24.558    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X61Y95         LUT6 (Prop_lut6_I1_O)        0.124    24.682 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.108    25.790    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X67Y99         LUT6 (Prop_lut6_I1_O)        0.124    25.914 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.851    26.765    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I0_O)        0.124    26.889 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.809    27.697    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I1_O)        0.124    27.821 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.991    28.812    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X61Y101        LUT6 (Prop_lut6_I4_O)        0.124    28.936 r  CPU/D_X_reg/reg_loop[29].dff/q_i_27/O
                         net (fo=4, routed)           0.414    29.350    CPU/D_X_reg/reg_loop[18].dff/q_i_15__3_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I3_O)        0.124    29.474 r  CPU/D_X_reg/reg_loop[18].dff/q_i_6__18/O
                         net (fo=2, routed)           0.818    30.292    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1
    SLICE_X61Y102        LUT5 (Prop_lut5_I1_O)        0.124    30.416 r  CPU/D_X_reg/reg_loop[29].dff/q_i_29/O
                         net (fo=4, routed)           0.937    31.353    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I0_O)        0.124    31.477 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    31.905    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X64Y99         LUT6 (Prop_lut6_I3_O)        0.124    32.029 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.499    32.529    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X63Y98         LUT6 (Prop_lut6_I0_O)        0.124    32.653 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.133    33.786    CPU/PC_reg/reg_loop[13].dff/in_enable0
    SLICE_X56Y105        FDCE                                         r  CPU/PC_reg/reg_loop[13].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.489    37.950    CPU/PC_reg/reg_loop[13].dff/clk_out1
    SLICE_X56Y105        FDCE                                         r  CPU/PC_reg/reg_loop[13].dff/q_reg/C
                         clock pessimism             -0.429    37.521    
                         clock uncertainty           -0.180    37.341    
    SLICE_X56Y105        FDCE (Setup_fdce_C_CE)      -0.169    37.172    CPU/PC_reg/reg_loop[13].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.172    
                         arrival time                         -33.786    
  -------------------------------------------------------------------
                         slack                                  3.386    

Slack (MET) :             3.386ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[14].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        16.224ns  (logic 2.319ns (14.294%)  route 13.905ns (85.706%))
  Logic Levels:           15  (LUT2=1 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.050ns = ( 37.950 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X55Y103        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDCE (Prop_fdce_C_Q)         0.459    18.021 f  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.518    19.538    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X55Y90         LUT5 (Prop_lut5_I0_O)        0.124    19.662 f  CPU/D_X_reg/reg_loop[29].dff/q_i_20__8/O
                         net (fo=15, routed)          0.861    20.524    CPU/X_M_reg/reg_loop[22].dff/bypass_from_mw_blt_A2
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124    20.648 f  CPU/X_M_reg/reg_loop[22].dff/q_i_12__27/O
                         net (fo=2, routed)           0.997    21.645    CPU/X_M_reg/reg_loop[22].dff/q_reg_2
    SLICE_X58Y88         LUT6 (Prop_lut6_I0_O)        0.124    21.769 f  CPU/X_M_reg/reg_loop[22].dff/q_i_13__27/O
                         net (fo=2, routed)           0.750    22.519    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180_1
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124    22.643 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.293    23.936    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X60Y95         LUT2 (Prop_lut2_I0_O)        0.124    24.060 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.498    24.558    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X61Y95         LUT6 (Prop_lut6_I1_O)        0.124    24.682 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.108    25.790    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X67Y99         LUT6 (Prop_lut6_I1_O)        0.124    25.914 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.851    26.765    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I0_O)        0.124    26.889 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.809    27.697    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I1_O)        0.124    27.821 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.991    28.812    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X61Y101        LUT6 (Prop_lut6_I4_O)        0.124    28.936 r  CPU/D_X_reg/reg_loop[29].dff/q_i_27/O
                         net (fo=4, routed)           0.414    29.350    CPU/D_X_reg/reg_loop[18].dff/q_i_15__3_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I3_O)        0.124    29.474 r  CPU/D_X_reg/reg_loop[18].dff/q_i_6__18/O
                         net (fo=2, routed)           0.818    30.292    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1
    SLICE_X61Y102        LUT5 (Prop_lut5_I1_O)        0.124    30.416 r  CPU/D_X_reg/reg_loop[29].dff/q_i_29/O
                         net (fo=4, routed)           0.937    31.353    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I0_O)        0.124    31.477 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    31.905    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X64Y99         LUT6 (Prop_lut6_I3_O)        0.124    32.029 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.499    32.529    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X63Y98         LUT6 (Prop_lut6_I0_O)        0.124    32.653 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.133    33.786    CPU/PC_reg/reg_loop[14].dff/in_enable0
    SLICE_X56Y105        FDCE                                         r  CPU/PC_reg/reg_loop[14].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.489    37.950    CPU/PC_reg/reg_loop[14].dff/clk_out1
    SLICE_X56Y105        FDCE                                         r  CPU/PC_reg/reg_loop[14].dff/q_reg/C
                         clock pessimism             -0.429    37.521    
                         clock uncertainty           -0.180    37.341    
    SLICE_X56Y105        FDCE (Setup_fdce_C_CE)      -0.169    37.172    CPU/PC_reg/reg_loop[14].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.172    
                         arrival time                         -33.786    
  -------------------------------------------------------------------
                         slack                                  3.386    

Slack (MET) :             3.430ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[15].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        16.180ns  (logic 2.319ns (14.332%)  route 13.861ns (85.668%))
  Logic Levels:           15  (LUT2=1 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.050ns = ( 37.950 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X55Y103        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDCE (Prop_fdce_C_Q)         0.459    18.021 f  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.518    19.538    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X55Y90         LUT5 (Prop_lut5_I0_O)        0.124    19.662 f  CPU/D_X_reg/reg_loop[29].dff/q_i_20__8/O
                         net (fo=15, routed)          0.861    20.524    CPU/X_M_reg/reg_loop[22].dff/bypass_from_mw_blt_A2
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124    20.648 f  CPU/X_M_reg/reg_loop[22].dff/q_i_12__27/O
                         net (fo=2, routed)           0.997    21.645    CPU/X_M_reg/reg_loop[22].dff/q_reg_2
    SLICE_X58Y88         LUT6 (Prop_lut6_I0_O)        0.124    21.769 f  CPU/X_M_reg/reg_loop[22].dff/q_i_13__27/O
                         net (fo=2, routed)           0.750    22.519    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180_1
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124    22.643 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.293    23.936    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X60Y95         LUT2 (Prop_lut2_I0_O)        0.124    24.060 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.498    24.558    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X61Y95         LUT6 (Prop_lut6_I1_O)        0.124    24.682 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.108    25.790    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X67Y99         LUT6 (Prop_lut6_I1_O)        0.124    25.914 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.851    26.765    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I0_O)        0.124    26.889 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.809    27.697    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I1_O)        0.124    27.821 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.991    28.812    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X61Y101        LUT6 (Prop_lut6_I4_O)        0.124    28.936 r  CPU/D_X_reg/reg_loop[29].dff/q_i_27/O
                         net (fo=4, routed)           0.414    29.350    CPU/D_X_reg/reg_loop[18].dff/q_i_15__3_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I3_O)        0.124    29.474 r  CPU/D_X_reg/reg_loop[18].dff/q_i_6__18/O
                         net (fo=2, routed)           0.818    30.292    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1
    SLICE_X61Y102        LUT5 (Prop_lut5_I1_O)        0.124    30.416 r  CPU/D_X_reg/reg_loop[29].dff/q_i_29/O
                         net (fo=4, routed)           0.937    31.353    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I0_O)        0.124    31.477 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    31.905    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X64Y99         LUT6 (Prop_lut6_I3_O)        0.124    32.029 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.499    32.529    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X63Y98         LUT6 (Prop_lut6_I0_O)        0.124    32.653 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.090    33.742    CPU/PC_reg/reg_loop[15].dff/in_enable0
    SLICE_X56Y104        FDCE                                         r  CPU/PC_reg/reg_loop[15].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.489    37.950    CPU/PC_reg/reg_loop[15].dff/clk_out1
    SLICE_X56Y104        FDCE                                         r  CPU/PC_reg/reg_loop[15].dff/q_reg/C
                         clock pessimism             -0.429    37.521    
                         clock uncertainty           -0.180    37.341    
    SLICE_X56Y104        FDCE (Setup_fdce_C_CE)      -0.169    37.172    CPU/PC_reg/reg_loop[15].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.172    
                         arrival time                         -33.742    
  -------------------------------------------------------------------
                         slack                                  3.430    

Slack (MET) :             3.447ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[26].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        16.063ns  (logic 2.319ns (14.437%)  route 13.744ns (85.563%))
  Logic Levels:           15  (LUT2=1 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 37.966 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X55Y103        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDCE (Prop_fdce_C_Q)         0.459    18.021 f  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.518    19.538    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X55Y90         LUT5 (Prop_lut5_I0_O)        0.124    19.662 f  CPU/D_X_reg/reg_loop[29].dff/q_i_20__8/O
                         net (fo=15, routed)          0.861    20.524    CPU/X_M_reg/reg_loop[22].dff/bypass_from_mw_blt_A2
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124    20.648 f  CPU/X_M_reg/reg_loop[22].dff/q_i_12__27/O
                         net (fo=2, routed)           0.997    21.645    CPU/X_M_reg/reg_loop[22].dff/q_reg_2
    SLICE_X58Y88         LUT6 (Prop_lut6_I0_O)        0.124    21.769 f  CPU/X_M_reg/reg_loop[22].dff/q_i_13__27/O
                         net (fo=2, routed)           0.750    22.519    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180_1
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124    22.643 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.293    23.936    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X60Y95         LUT2 (Prop_lut2_I0_O)        0.124    24.060 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.498    24.558    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X61Y95         LUT6 (Prop_lut6_I1_O)        0.124    24.682 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.108    25.790    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X67Y99         LUT6 (Prop_lut6_I1_O)        0.124    25.914 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.851    26.765    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I0_O)        0.124    26.889 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.809    27.697    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I1_O)        0.124    27.821 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.991    28.812    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X61Y101        LUT6 (Prop_lut6_I4_O)        0.124    28.936 r  CPU/D_X_reg/reg_loop[29].dff/q_i_27/O
                         net (fo=4, routed)           0.414    29.350    CPU/D_X_reg/reg_loop[18].dff/q_i_15__3_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I3_O)        0.124    29.474 r  CPU/D_X_reg/reg_loop[18].dff/q_i_6__18/O
                         net (fo=2, routed)           0.818    30.292    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1
    SLICE_X61Y102        LUT5 (Prop_lut5_I1_O)        0.124    30.416 r  CPU/D_X_reg/reg_loop[29].dff/q_i_29/O
                         net (fo=4, routed)           0.937    31.353    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I0_O)        0.124    31.477 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    31.905    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X64Y99         LUT6 (Prop_lut6_I3_O)        0.124    32.029 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.499    32.529    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X63Y98         LUT6 (Prop_lut6_I0_O)        0.124    32.653 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          0.973    33.625    CPU/PC_reg/reg_loop[26].dff/in_enable0
    SLICE_X55Y96         FDCE                                         r  CPU/PC_reg/reg_loop[26].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.504    37.966    CPU/PC_reg/reg_loop[26].dff/clk_out1
    SLICE_X55Y96         FDCE                                         r  CPU/PC_reg/reg_loop[26].dff/q_reg/C
                         clock pessimism             -0.509    37.457    
                         clock uncertainty           -0.180    37.278    
    SLICE_X55Y96         FDCE (Setup_fdce_C_CE)      -0.205    37.073    CPU/PC_reg/reg_loop[26].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.073    
                         arrival time                         -33.625    
  -------------------------------------------------------------------
                         slack                                  3.447    

Slack (MET) :             3.447ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[28].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        16.063ns  (logic 2.319ns (14.437%)  route 13.744ns (85.563%))
  Logic Levels:           15  (LUT2=1 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 37.966 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X55Y103        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDCE (Prop_fdce_C_Q)         0.459    18.021 f  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.518    19.538    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X55Y90         LUT5 (Prop_lut5_I0_O)        0.124    19.662 f  CPU/D_X_reg/reg_loop[29].dff/q_i_20__8/O
                         net (fo=15, routed)          0.861    20.524    CPU/X_M_reg/reg_loop[22].dff/bypass_from_mw_blt_A2
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124    20.648 f  CPU/X_M_reg/reg_loop[22].dff/q_i_12__27/O
                         net (fo=2, routed)           0.997    21.645    CPU/X_M_reg/reg_loop[22].dff/q_reg_2
    SLICE_X58Y88         LUT6 (Prop_lut6_I0_O)        0.124    21.769 f  CPU/X_M_reg/reg_loop[22].dff/q_i_13__27/O
                         net (fo=2, routed)           0.750    22.519    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180_1
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124    22.643 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.293    23.936    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X60Y95         LUT2 (Prop_lut2_I0_O)        0.124    24.060 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.498    24.558    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X61Y95         LUT6 (Prop_lut6_I1_O)        0.124    24.682 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.108    25.790    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X67Y99         LUT6 (Prop_lut6_I1_O)        0.124    25.914 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.851    26.765    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I0_O)        0.124    26.889 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.809    27.697    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I1_O)        0.124    27.821 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.991    28.812    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X61Y101        LUT6 (Prop_lut6_I4_O)        0.124    28.936 r  CPU/D_X_reg/reg_loop[29].dff/q_i_27/O
                         net (fo=4, routed)           0.414    29.350    CPU/D_X_reg/reg_loop[18].dff/q_i_15__3_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I3_O)        0.124    29.474 r  CPU/D_X_reg/reg_loop[18].dff/q_i_6__18/O
                         net (fo=2, routed)           0.818    30.292    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1
    SLICE_X61Y102        LUT5 (Prop_lut5_I1_O)        0.124    30.416 r  CPU/D_X_reg/reg_loop[29].dff/q_i_29/O
                         net (fo=4, routed)           0.937    31.353    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I0_O)        0.124    31.477 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    31.905    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X64Y99         LUT6 (Prop_lut6_I3_O)        0.124    32.029 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.499    32.529    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X63Y98         LUT6 (Prop_lut6_I0_O)        0.124    32.653 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          0.973    33.625    CPU/PC_reg/reg_loop[28].dff/in_enable0
    SLICE_X55Y96         FDCE                                         r  CPU/PC_reg/reg_loop[28].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.504    37.966    CPU/PC_reg/reg_loop[28].dff/clk_out1
    SLICE_X55Y96         FDCE                                         r  CPU/PC_reg/reg_loop[28].dff/q_reg/C
                         clock pessimism             -0.509    37.457    
                         clock uncertainty           -0.180    37.278    
    SLICE_X55Y96         FDCE (Setup_fdce_C_CE)      -0.205    37.073    CPU/PC_reg/reg_loop[28].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.073    
                         arrival time                         -33.625    
  -------------------------------------------------------------------
                         slack                                  3.447    

Slack (MET) :             3.460ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[11].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        16.155ns  (logic 2.319ns (14.355%)  route 13.836ns (85.645%))
  Logic Levels:           15  (LUT2=1 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 37.954 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X55Y103        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDCE (Prop_fdce_C_Q)         0.459    18.021 f  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.518    19.538    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X55Y90         LUT5 (Prop_lut5_I0_O)        0.124    19.662 f  CPU/D_X_reg/reg_loop[29].dff/q_i_20__8/O
                         net (fo=15, routed)          0.861    20.524    CPU/X_M_reg/reg_loop[22].dff/bypass_from_mw_blt_A2
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124    20.648 f  CPU/X_M_reg/reg_loop[22].dff/q_i_12__27/O
                         net (fo=2, routed)           0.997    21.645    CPU/X_M_reg/reg_loop[22].dff/q_reg_2
    SLICE_X58Y88         LUT6 (Prop_lut6_I0_O)        0.124    21.769 f  CPU/X_M_reg/reg_loop[22].dff/q_i_13__27/O
                         net (fo=2, routed)           0.750    22.519    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180_1
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124    22.643 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.293    23.936    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X60Y95         LUT2 (Prop_lut2_I0_O)        0.124    24.060 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.498    24.558    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X61Y95         LUT6 (Prop_lut6_I1_O)        0.124    24.682 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.108    25.790    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X67Y99         LUT6 (Prop_lut6_I1_O)        0.124    25.914 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.851    26.765    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I0_O)        0.124    26.889 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.809    27.697    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I1_O)        0.124    27.821 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.991    28.812    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X61Y101        LUT6 (Prop_lut6_I4_O)        0.124    28.936 r  CPU/D_X_reg/reg_loop[29].dff/q_i_27/O
                         net (fo=4, routed)           0.414    29.350    CPU/D_X_reg/reg_loop[18].dff/q_i_15__3_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I3_O)        0.124    29.474 r  CPU/D_X_reg/reg_loop[18].dff/q_i_6__18/O
                         net (fo=2, routed)           0.818    30.292    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1
    SLICE_X61Y102        LUT5 (Prop_lut5_I1_O)        0.124    30.416 r  CPU/D_X_reg/reg_loop[29].dff/q_i_29/O
                         net (fo=4, routed)           0.937    31.353    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I0_O)        0.124    31.477 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    31.905    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X64Y99         LUT6 (Prop_lut6_I3_O)        0.124    32.029 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.499    32.529    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X63Y98         LUT6 (Prop_lut6_I0_O)        0.124    32.653 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.064    33.716    CPU/PC_reg/reg_loop[11].dff/in_enable0
    SLICE_X58Y106        FDCE                                         r  CPU/PC_reg/reg_loop[11].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.493    37.954    CPU/PC_reg/reg_loop[11].dff/clk_out1
    SLICE_X58Y106        FDCE                                         r  CPU/PC_reg/reg_loop[11].dff/q_reg/C
                         clock pessimism             -0.429    37.525    
                         clock uncertainty           -0.180    37.345    
    SLICE_X58Y106        FDCE (Setup_fdce_C_CE)      -0.169    37.176    CPU/PC_reg/reg_loop[11].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.176    
                         arrival time                         -33.716    
  -------------------------------------------------------------------
                         slack                                  3.460    

Slack (MET) :             3.514ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[6].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        16.102ns  (logic 2.319ns (14.402%)  route 13.783ns (85.598%))
  Logic Levels:           15  (LUT2=1 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 37.955 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X55Y103        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDCE (Prop_fdce_C_Q)         0.459    18.021 f  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.518    19.538    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X55Y90         LUT5 (Prop_lut5_I0_O)        0.124    19.662 f  CPU/D_X_reg/reg_loop[29].dff/q_i_20__8/O
                         net (fo=15, routed)          0.861    20.524    CPU/X_M_reg/reg_loop[22].dff/bypass_from_mw_blt_A2
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124    20.648 f  CPU/X_M_reg/reg_loop[22].dff/q_i_12__27/O
                         net (fo=2, routed)           0.997    21.645    CPU/X_M_reg/reg_loop[22].dff/q_reg_2
    SLICE_X58Y88         LUT6 (Prop_lut6_I0_O)        0.124    21.769 f  CPU/X_M_reg/reg_loop[22].dff/q_i_13__27/O
                         net (fo=2, routed)           0.750    22.519    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180_1
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124    22.643 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.293    23.936    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X60Y95         LUT2 (Prop_lut2_I0_O)        0.124    24.060 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.498    24.558    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X61Y95         LUT6 (Prop_lut6_I1_O)        0.124    24.682 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.108    25.790    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X67Y99         LUT6 (Prop_lut6_I1_O)        0.124    25.914 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.851    26.765    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I0_O)        0.124    26.889 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.809    27.697    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I1_O)        0.124    27.821 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.991    28.812    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X61Y101        LUT6 (Prop_lut6_I4_O)        0.124    28.936 r  CPU/D_X_reg/reg_loop[29].dff/q_i_27/O
                         net (fo=4, routed)           0.414    29.350    CPU/D_X_reg/reg_loop[18].dff/q_i_15__3_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I3_O)        0.124    29.474 r  CPU/D_X_reg/reg_loop[18].dff/q_i_6__18/O
                         net (fo=2, routed)           0.818    30.292    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1
    SLICE_X61Y102        LUT5 (Prop_lut5_I1_O)        0.124    30.416 r  CPU/D_X_reg/reg_loop[29].dff/q_i_29/O
                         net (fo=4, routed)           0.937    31.353    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I0_O)        0.124    31.477 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    31.905    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X64Y99         LUT6 (Prop_lut6_I3_O)        0.124    32.029 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.499    32.529    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X63Y98         LUT6 (Prop_lut6_I0_O)        0.124    32.653 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.011    33.664    CPU/PC_reg/reg_loop[6].dff/in_enable0
    SLICE_X62Y107        FDCE                                         r  CPU/PC_reg/reg_loop[6].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.494    37.955    CPU/PC_reg/reg_loop[6].dff/clk_out1
    SLICE_X62Y107        FDCE                                         r  CPU/PC_reg/reg_loop[6].dff/q_reg/C
                         clock pessimism             -0.429    37.526    
                         clock uncertainty           -0.180    37.346    
    SLICE_X62Y107        FDCE (Setup_fdce_C_CE)      -0.169    37.177    CPU/PC_reg/reg_loop[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.177    
                         arrival time                         -33.664    
  -------------------------------------------------------------------
                         slack                                  3.514    

Slack (MET) :             3.516ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[27].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        16.032ns  (logic 2.319ns (14.465%)  route 13.713ns (85.535%))
  Logic Levels:           15  (LUT2=1 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 37.967 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X55Y103        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDCE (Prop_fdce_C_Q)         0.459    18.021 f  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.518    19.538    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X55Y90         LUT5 (Prop_lut5_I0_O)        0.124    19.662 f  CPU/D_X_reg/reg_loop[29].dff/q_i_20__8/O
                         net (fo=15, routed)          0.861    20.524    CPU/X_M_reg/reg_loop[22].dff/bypass_from_mw_blt_A2
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124    20.648 f  CPU/X_M_reg/reg_loop[22].dff/q_i_12__27/O
                         net (fo=2, routed)           0.997    21.645    CPU/X_M_reg/reg_loop[22].dff/q_reg_2
    SLICE_X58Y88         LUT6 (Prop_lut6_I0_O)        0.124    21.769 f  CPU/X_M_reg/reg_loop[22].dff/q_i_13__27/O
                         net (fo=2, routed)           0.750    22.519    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180_1
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124    22.643 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.293    23.936    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X60Y95         LUT2 (Prop_lut2_I0_O)        0.124    24.060 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.498    24.558    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X61Y95         LUT6 (Prop_lut6_I1_O)        0.124    24.682 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.108    25.790    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X67Y99         LUT6 (Prop_lut6_I1_O)        0.124    25.914 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.851    26.765    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I0_O)        0.124    26.889 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.809    27.697    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I1_O)        0.124    27.821 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.991    28.812    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X61Y101        LUT6 (Prop_lut6_I4_O)        0.124    28.936 r  CPU/D_X_reg/reg_loop[29].dff/q_i_27/O
                         net (fo=4, routed)           0.414    29.350    CPU/D_X_reg/reg_loop[18].dff/q_i_15__3_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I3_O)        0.124    29.474 r  CPU/D_X_reg/reg_loop[18].dff/q_i_6__18/O
                         net (fo=2, routed)           0.818    30.292    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1
    SLICE_X61Y102        LUT5 (Prop_lut5_I1_O)        0.124    30.416 r  CPU/D_X_reg/reg_loop[29].dff/q_i_29/O
                         net (fo=4, routed)           0.937    31.353    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I0_O)        0.124    31.477 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    31.905    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X64Y99         LUT6 (Prop_lut6_I3_O)        0.124    32.029 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.499    32.529    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X63Y98         LUT6 (Prop_lut6_I0_O)        0.124    32.653 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          0.941    33.594    CPU/PC_reg/reg_loop[27].dff/in_enable0
    SLICE_X56Y95         FDCE                                         r  CPU/PC_reg/reg_loop[27].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.505    37.967    CPU/PC_reg/reg_loop[27].dff/clk_out1
    SLICE_X56Y95         FDCE                                         r  CPU/PC_reg/reg_loop[27].dff/q_reg/C
                         clock pessimism             -0.509    37.458    
                         clock uncertainty           -0.180    37.279    
    SLICE_X56Y95         FDCE (Setup_fdce_C_CE)      -0.169    37.110    CPU/PC_reg/reg_loop[27].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.110    
                         arrival time                         -33.594    
  -------------------------------------------------------------------
                         slack                                  3.516    

Slack (MET) :             3.516ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[29].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        16.032ns  (logic 2.319ns (14.465%)  route 13.713ns (85.535%))
  Logic Levels:           15  (LUT2=1 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 37.967 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X55Y103        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDCE (Prop_fdce_C_Q)         0.459    18.021 f  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.518    19.538    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X55Y90         LUT5 (Prop_lut5_I0_O)        0.124    19.662 f  CPU/D_X_reg/reg_loop[29].dff/q_i_20__8/O
                         net (fo=15, routed)          0.861    20.524    CPU/X_M_reg/reg_loop[22].dff/bypass_from_mw_blt_A2
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124    20.648 f  CPU/X_M_reg/reg_loop[22].dff/q_i_12__27/O
                         net (fo=2, routed)           0.997    21.645    CPU/X_M_reg/reg_loop[22].dff/q_reg_2
    SLICE_X58Y88         LUT6 (Prop_lut6_I0_O)        0.124    21.769 f  CPU/X_M_reg/reg_loop[22].dff/q_i_13__27/O
                         net (fo=2, routed)           0.750    22.519    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180_1
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124    22.643 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.293    23.936    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X60Y95         LUT2 (Prop_lut2_I0_O)        0.124    24.060 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.498    24.558    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X61Y95         LUT6 (Prop_lut6_I1_O)        0.124    24.682 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.108    25.790    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X67Y99         LUT6 (Prop_lut6_I1_O)        0.124    25.914 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.851    26.765    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I0_O)        0.124    26.889 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.809    27.697    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I1_O)        0.124    27.821 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.991    28.812    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X61Y101        LUT6 (Prop_lut6_I4_O)        0.124    28.936 r  CPU/D_X_reg/reg_loop[29].dff/q_i_27/O
                         net (fo=4, routed)           0.414    29.350    CPU/D_X_reg/reg_loop[18].dff/q_i_15__3_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I3_O)        0.124    29.474 r  CPU/D_X_reg/reg_loop[18].dff/q_i_6__18/O
                         net (fo=2, routed)           0.818    30.292    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1
    SLICE_X61Y102        LUT5 (Prop_lut5_I1_O)        0.124    30.416 r  CPU/D_X_reg/reg_loop[29].dff/q_i_29/O
                         net (fo=4, routed)           0.937    31.353    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I0_O)        0.124    31.477 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    31.905    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X64Y99         LUT6 (Prop_lut6_I3_O)        0.124    32.029 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.499    32.529    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X63Y98         LUT6 (Prop_lut6_I0_O)        0.124    32.653 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          0.941    33.594    CPU/PC_reg/reg_loop[29].dff/in_enable0
    SLICE_X56Y95         FDCE                                         r  CPU/PC_reg/reg_loop[29].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.505    37.967    CPU/PC_reg/reg_loop[29].dff/clk_out1
    SLICE_X56Y95         FDCE                                         r  CPU/PC_reg/reg_loop[29].dff/q_reg/C
                         clock pessimism             -0.509    37.458    
                         clock uncertainty           -0.180    37.279    
    SLICE_X56Y95         FDCE (Setup_fdce_C_CE)      -0.169    37.110    CPU/PC_reg/reg_loop[29].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.110    
                         arrival time                         -33.594    
  -------------------------------------------------------------------
                         slack                                  3.516    

Slack (MET) :             3.516ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[30].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        16.032ns  (logic 2.319ns (14.465%)  route 13.713ns (85.535%))
  Logic Levels:           15  (LUT2=1 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 37.967 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X55Y103        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDCE (Prop_fdce_C_Q)         0.459    18.021 f  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.518    19.538    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X55Y90         LUT5 (Prop_lut5_I0_O)        0.124    19.662 f  CPU/D_X_reg/reg_loop[29].dff/q_i_20__8/O
                         net (fo=15, routed)          0.861    20.524    CPU/X_M_reg/reg_loop[22].dff/bypass_from_mw_blt_A2
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124    20.648 f  CPU/X_M_reg/reg_loop[22].dff/q_i_12__27/O
                         net (fo=2, routed)           0.997    21.645    CPU/X_M_reg/reg_loop[22].dff/q_reg_2
    SLICE_X58Y88         LUT6 (Prop_lut6_I0_O)        0.124    21.769 f  CPU/X_M_reg/reg_loop[22].dff/q_i_13__27/O
                         net (fo=2, routed)           0.750    22.519    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180_1
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124    22.643 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.293    23.936    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X60Y95         LUT2 (Prop_lut2_I0_O)        0.124    24.060 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.498    24.558    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X61Y95         LUT6 (Prop_lut6_I1_O)        0.124    24.682 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.108    25.790    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X67Y99         LUT6 (Prop_lut6_I1_O)        0.124    25.914 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.851    26.765    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I0_O)        0.124    26.889 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.809    27.697    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I1_O)        0.124    27.821 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.991    28.812    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X61Y101        LUT6 (Prop_lut6_I4_O)        0.124    28.936 r  CPU/D_X_reg/reg_loop[29].dff/q_i_27/O
                         net (fo=4, routed)           0.414    29.350    CPU/D_X_reg/reg_loop[18].dff/q_i_15__3_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I3_O)        0.124    29.474 r  CPU/D_X_reg/reg_loop[18].dff/q_i_6__18/O
                         net (fo=2, routed)           0.818    30.292    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1
    SLICE_X61Y102        LUT5 (Prop_lut5_I1_O)        0.124    30.416 r  CPU/D_X_reg/reg_loop[29].dff/q_i_29/O
                         net (fo=4, routed)           0.937    31.353    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I0_O)        0.124    31.477 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    31.905    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X64Y99         LUT6 (Prop_lut6_I3_O)        0.124    32.029 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.499    32.529    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X63Y98         LUT6 (Prop_lut6_I0_O)        0.124    32.653 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          0.941    33.594    CPU/PC_reg/reg_loop[30].dff/in_enable0
    SLICE_X56Y95         FDCE                                         r  CPU/PC_reg/reg_loop[30].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.505    37.967    CPU/PC_reg/reg_loop[30].dff/clk_out1
    SLICE_X56Y95         FDCE                                         r  CPU/PC_reg/reg_loop[30].dff/q_reg/C
                         clock pessimism             -0.509    37.458    
                         clock uncertainty           -0.180    37.279    
    SLICE_X56Y95         FDCE (Setup_fdce_C_CE)      -0.169    37.110    CPU/PC_reg/reg_loop[30].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.110    
                         arrival time                         -33.594    
  -------------------------------------------------------------------
                         slack                                  3.516    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[57].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[121].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.289ns  (logic 0.146ns (50.495%)  route 0.143ns (49.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns = ( 19.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.546ns = ( 19.454 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.566    19.454    CPU/F_D_reg/reg_loop[57].dff/clk_out1
    SLICE_X57Y97         FDCE                                         r  CPU/F_D_reg/reg_loop[57].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDCE (Prop_fdce_C_Q)         0.146    19.600 r  CPU/F_D_reg/reg_loop[57].dff/q_reg/Q
                         net (fo=1, routed)           0.143    19.743    CPU/D_X_reg/reg_loop[121].dff/q_reg_1
    SLICE_X57Y96         FDCE                                         r  CPU/D_X_reg/reg_loop[121].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.835    19.683    CPU/D_X_reg/reg_loop[121].dff/clk_out1
    SLICE_X57Y96         FDCE                                         r  CPU/D_X_reg/reg_loop[121].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.214    19.469    
    SLICE_X57Y96         FDCE (Hold_fdce_C_D)         0.077    19.546    CPU/D_X_reg/reg_loop[121].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.546    
                         arrival time                          19.743    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[37].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[101].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.279ns  (logic 0.167ns (59.855%)  route 0.112ns (40.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns = ( 19.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.544ns = ( 19.456 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.568    19.456    CPU/F_D_reg/reg_loop[37].dff/clk_out1
    SLICE_X62Y96         FDCE                                         r  CPU/F_D_reg/reg_loop[37].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDCE (Prop_fdce_C_Q)         0.167    19.623 r  CPU/F_D_reg/reg_loop[37].dff/q_reg/Q
                         net (fo=1, routed)           0.112    19.735    CPU/D_X_reg/reg_loop[101].dff/q_reg_1
    SLICE_X62Y97         FDCE                                         r  CPU/D_X_reg/reg_loop[101].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.840    19.688    CPU/D_X_reg/reg_loop[101].dff/clk_out1
    SLICE_X62Y97         FDCE                                         r  CPU/D_X_reg/reg_loop[101].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.215    19.473    
    SLICE_X62Y97         FDCE (Hold_fdce_C_D)         0.063    19.536    CPU/D_X_reg/reg_loop[101].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.536    
                         arrival time                          19.735    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[58].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[122].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.290ns  (logic 0.146ns (50.321%)  route 0.144ns (49.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns = ( 19.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.546ns = ( 19.454 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.566    19.454    CPU/F_D_reg/reg_loop[58].dff/clk_out1
    SLICE_X57Y97         FDCE                                         r  CPU/F_D_reg/reg_loop[58].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDCE (Prop_fdce_C_Q)         0.146    19.600 r  CPU/F_D_reg/reg_loop[58].dff/q_reg/Q
                         net (fo=1, routed)           0.144    19.744    CPU/D_X_reg/reg_loop[122].dff/q_reg_1
    SLICE_X57Y96         FDCE                                         r  CPU/D_X_reg/reg_loop[122].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.835    19.683    CPU/D_X_reg/reg_loop[122].dff/clk_out1
    SLICE_X57Y96         FDCE                                         r  CPU/D_X_reg/reg_loop[122].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.214    19.469    
    SLICE_X57Y96         FDCE (Hold_fdce_C_D)         0.073    19.542    CPU/D_X_reg/reg_loop[122].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.542    
                         arrival time                          19.744    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 CPU/X_M_reg/reg_loop[2].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/M_W_reg/reg_loop[2].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.295ns  (logic 0.167ns (56.552%)  route 0.128ns (43.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns = ( 19.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.548ns = ( 19.452 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.564    19.452    CPU/X_M_reg/reg_loop[2].dff/clk_out1
    SLICE_X60Y88         FDCE                                         r  CPU/X_M_reg/reg_loop[2].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDCE (Prop_fdce_C_Q)         0.167    19.619 r  CPU/X_M_reg/reg_loop[2].dff/q_reg/Q
                         net (fo=3, routed)           0.128    19.747    CPU/M_W_reg/reg_loop[2].dff/q_reg_1
    SLICE_X61Y88         FDCE                                         r  CPU/M_W_reg/reg_loop[2].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.835    19.683    CPU/M_W_reg/reg_loop[2].dff/clk_out1
    SLICE_X61Y88         FDCE                                         r  CPU/M_W_reg/reg_loop[2].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.218    19.465    
    SLICE_X61Y88         FDCE (Hold_fdce_C_D)         0.077    19.542    CPU/M_W_reg/reg_loop[2].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.542    
                         arrival time                          19.747    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[62].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[126].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.319ns  (logic 0.146ns (45.736%)  route 0.173ns (54.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns = ( 19.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.548ns = ( 19.452 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.564    19.452    CPU/F_D_reg/reg_loop[62].dff/clk_out1
    SLICE_X55Y95         FDCE                                         r  CPU/F_D_reg/reg_loop[62].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDCE (Prop_fdce_C_Q)         0.146    19.598 r  CPU/F_D_reg/reg_loop[62].dff/q_reg/Q
                         net (fo=1, routed)           0.173    19.771    CPU/D_X_reg/reg_loop[126].dff/q_reg_1
    SLICE_X57Y95         FDCE                                         r  CPU/D_X_reg/reg_loop[126].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.835    19.683    CPU/D_X_reg/reg_loop[126].dff/clk_out1
    SLICE_X57Y95         FDCE                                         r  CPU/D_X_reg/reg_loop[126].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.194    19.489    
    SLICE_X57Y95         FDCE (Hold_fdce_C_D)         0.073    19.562    CPU/D_X_reg/reg_loop[126].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.562    
                         arrival time                          19.771    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 CPU/X_M_reg/reg_loop[14].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/M_W_reg/reg_loop[14].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.300ns  (logic 0.146ns (48.664%)  route 0.154ns (51.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns = ( 19.681 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.548ns = ( 19.452 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.564    19.452    CPU/X_M_reg/reg_loop[14].dff/clk_out1
    SLICE_X59Y88         FDCE                                         r  CPU/X_M_reg/reg_loop[14].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y88         FDCE (Prop_fdce_C_Q)         0.146    19.598 r  CPU/X_M_reg/reg_loop[14].dff/q_reg/Q
                         net (fo=3, routed)           0.154    19.752    CPU/M_W_reg/reg_loop[14].dff/q_reg_1
    SLICE_X59Y87         FDCE                                         r  CPU/M_W_reg/reg_loop[14].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.833    19.681    CPU/M_W_reg/reg_loop[14].dff/clk_out1
    SLICE_X59Y87         FDCE                                         r  CPU/M_W_reg/reg_loop[14].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.215    19.466    
    SLICE_X59Y87         FDCE (Hold_fdce_C_D)         0.073    19.539    CPU/M_W_reg/reg_loop[14].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.539    
                         arrival time                          19.752    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 CPU/X_M_reg/reg_loop[3].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/M_W_reg/reg_loop[3].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.292ns  (logic 0.167ns (57.102%)  route 0.125ns (42.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns = ( 19.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.547ns = ( 19.453 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.565    19.453    CPU/X_M_reg/reg_loop[3].dff/clk_out1
    SLICE_X60Y90         FDCE                                         r  CPU/X_M_reg/reg_loop[3].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDCE (Prop_fdce_C_Q)         0.167    19.620 r  CPU/X_M_reg/reg_loop[3].dff/q_reg/Q
                         net (fo=3, routed)           0.125    19.745    CPU/M_W_reg/reg_loop[3].dff/q_reg_1
    SLICE_X60Y88         FDCE                                         r  CPU/M_W_reg/reg_loop[3].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.835    19.683    CPU/M_W_reg/reg_loop[3].dff/clk_out1
    SLICE_X60Y88         FDCE                                         r  CPU/M_W_reg/reg_loop[3].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.215    19.468    
    SLICE_X60Y88         FDCE (Hold_fdce_C_D)         0.063    19.531    CPU/M_W_reg/reg_loop[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.531    
                         arrival time                          19.745    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[40].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[104].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.299ns  (logic 0.146ns (48.807%)  route 0.153ns (51.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns = ( 19.682 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 19.450 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.562    19.450    CPU/F_D_reg/reg_loop[40].dff/clk_out1
    SLICE_X65Y106        FDCE                                         r  CPU/F_D_reg/reg_loop[40].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y106        FDCE (Prop_fdce_C_Q)         0.146    19.596 r  CPU/F_D_reg/reg_loop[40].dff/q_reg/Q
                         net (fo=1, routed)           0.153    19.749    CPU/D_X_reg/reg_loop[104].dff/q_reg_4
    SLICE_X66Y106        FDCE                                         r  CPU/D_X_reg/reg_loop[104].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.834    19.682    CPU/D_X_reg/reg_loop[104].dff/clk_out1
    SLICE_X66Y106        FDCE                                         r  CPU/D_X_reg/reg_loop[104].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.216    19.466    
    SLICE_X66Y106        FDCE (Hold_fdce_C_D)         0.063    19.529    CPU/D_X_reg/reg_loop[104].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.529    
                         arrival time                          19.749    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 VGAControllerInstance/Display/hPos_reg[7]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/Display/hPos_reg[9]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (64.010%)  route 0.118ns (35.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.633    -0.479    VGAControllerInstance/Display/clk_out1
    SLICE_X58Y48         FDCE                                         r  VGAControllerInstance/Display/hPos_reg[7]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.315 r  VGAControllerInstance/Display/hPos_reg[7]_rep__2/Q
                         net (fo=95, routed)          0.118    -0.197    VGAControllerInstance/Display/hPos_reg[7]_rep__2_n_0
    SLICE_X59Y48         LUT6 (Prop_lut6_I1_O)        0.045    -0.152 r  VGAControllerInstance/Display/hPos[9]_rep_i_1__0/O
                         net (fo=1, routed)           0.000    -0.152    VGAControllerInstance/Display/hPos[9]_rep_i_1__0_n_0
    SLICE_X59Y48         FDCE                                         r  VGAControllerInstance/Display/hPos_reg[9]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.908    -0.244    VGAControllerInstance/Display/clk_out1
    SLICE_X59Y48         FDCE                                         r  VGAControllerInstance/Display/hPos_reg[9]_rep__0/C
                         clock pessimism             -0.221    -0.466    
    SLICE_X59Y48         FDCE (Hold_fdce_C_D)         0.092    -0.374    VGAControllerInstance/Display/hPos_reg[9]_rep__0
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 VGAControllerInstance/Display/hPos_reg[7]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/Display/hPos_reg[9]_rep/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.207%)  route 0.117ns (35.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.633    -0.479    VGAControllerInstance/Display/clk_out1
    SLICE_X58Y48         FDCE                                         r  VGAControllerInstance/Display/hPos_reg[7]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.315 r  VGAControllerInstance/Display/hPos_reg[7]_rep__2/Q
                         net (fo=95, routed)          0.117    -0.198    VGAControllerInstance/Display/hPos_reg[7]_rep__2_n_0
    SLICE_X59Y48         LUT6 (Prop_lut6_I1_O)        0.045    -0.153 r  VGAControllerInstance/Display/hPos[9]_rep_i_1/O
                         net (fo=1, routed)           0.000    -0.153    VGAControllerInstance/Display/hPos[9]_rep_i_1_n_0
    SLICE_X59Y48         FDCE                                         r  VGAControllerInstance/Display/hPos_reg[9]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.908    -0.244    VGAControllerInstance/Display/clk_out1
    SLICE_X59Y48         FDCE                                         r  VGAControllerInstance/Display/hPos_reg[9]_rep/C
                         clock pessimism             -0.221    -0.466    
    SLICE_X59Y48         FDCE (Hold_fdce_C_D)         0.091    -0.375    VGAControllerInstance/Display/hPos_reg[9]_rep
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y5     VGAControllerInstance/ImageData/MemoryArray_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y16    VGAControllerInstance/ImageData/MemoryArray_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y4     VGAControllerInstance/ImageData/MemoryArray_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y5     VGAControllerInstance/ImageData/MemoryArray_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y11    VGAControllerInstance/ImageData/MemoryArray_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y12    VGAControllerInstance/ImageData/MemoryArray_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y12    VGAControllerInstance/ImageData/MemoryArray_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y15    VGAControllerInstance/ImageData/MemoryArray_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y6     VGAControllerInstance/ImageData/MemoryArray_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y17    VGAControllerInstance/ImageData/MemoryArray_reg_1_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y72    BulletRAMInstance/MemoryArray_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y72    BulletRAMInstance/MemoryArray_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X68Y47    BulletRAMInstance/MemoryArray_reg[0][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X68Y47    BulletRAMInstance/MemoryArray_reg[0][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X74Y84    BulletRAMInstance/MemoryArray_reg[0][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X74Y84    BulletRAMInstance/MemoryArray_reg[0][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y72    BulletRAMInstance/MemoryArray_reg[0][12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y72    BulletRAMInstance/MemoryArray_reg[0][12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y71    BulletRAMInstance/MemoryArray_reg[0][13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y71    BulletRAMInstance/MemoryArray_reg[0][13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y72    BulletRAMInstance/MemoryArray_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y72    BulletRAMInstance/MemoryArray_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X68Y47    BulletRAMInstance/MemoryArray_reg[0][10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X68Y47    BulletRAMInstance/MemoryArray_reg[0][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X74Y84    BulletRAMInstance/MemoryArray_reg[0][11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X74Y84    BulletRAMInstance/MemoryArray_reg[0][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y72    BulletRAMInstance/MemoryArray_reg[0][12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y72    BulletRAMInstance/MemoryArray_reg[0][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y71    BulletRAMInstance/MemoryArray_reg[0][13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y71    BulletRAMInstance/MemoryArray_reg[0][13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.405ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[13].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        16.224ns  (logic 2.319ns (14.294%)  route 13.905ns (85.706%))
  Logic Levels:           15  (LUT2=1 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.050ns = ( 37.950 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X55Y103        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDCE (Prop_fdce_C_Q)         0.459    18.021 f  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.518    19.538    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X55Y90         LUT5 (Prop_lut5_I0_O)        0.124    19.662 f  CPU/D_X_reg/reg_loop[29].dff/q_i_20__8/O
                         net (fo=15, routed)          0.861    20.524    CPU/X_M_reg/reg_loop[22].dff/bypass_from_mw_blt_A2
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124    20.648 f  CPU/X_M_reg/reg_loop[22].dff/q_i_12__27/O
                         net (fo=2, routed)           0.997    21.645    CPU/X_M_reg/reg_loop[22].dff/q_reg_2
    SLICE_X58Y88         LUT6 (Prop_lut6_I0_O)        0.124    21.769 f  CPU/X_M_reg/reg_loop[22].dff/q_i_13__27/O
                         net (fo=2, routed)           0.750    22.519    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180_1
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124    22.643 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.293    23.936    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X60Y95         LUT2 (Prop_lut2_I0_O)        0.124    24.060 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.498    24.558    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X61Y95         LUT6 (Prop_lut6_I1_O)        0.124    24.682 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.108    25.790    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X67Y99         LUT6 (Prop_lut6_I1_O)        0.124    25.914 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.851    26.765    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I0_O)        0.124    26.889 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.809    27.697    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I1_O)        0.124    27.821 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.991    28.812    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X61Y101        LUT6 (Prop_lut6_I4_O)        0.124    28.936 r  CPU/D_X_reg/reg_loop[29].dff/q_i_27/O
                         net (fo=4, routed)           0.414    29.350    CPU/D_X_reg/reg_loop[18].dff/q_i_15__3_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I3_O)        0.124    29.474 r  CPU/D_X_reg/reg_loop[18].dff/q_i_6__18/O
                         net (fo=2, routed)           0.818    30.292    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1
    SLICE_X61Y102        LUT5 (Prop_lut5_I1_O)        0.124    30.416 r  CPU/D_X_reg/reg_loop[29].dff/q_i_29/O
                         net (fo=4, routed)           0.937    31.353    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I0_O)        0.124    31.477 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    31.905    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X64Y99         LUT6 (Prop_lut6_I3_O)        0.124    32.029 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.499    32.529    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X63Y98         LUT6 (Prop_lut6_I0_O)        0.124    32.653 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.133    33.786    CPU/PC_reg/reg_loop[13].dff/in_enable0
    SLICE_X56Y105        FDCE                                         r  CPU/PC_reg/reg_loop[13].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.489    37.950    CPU/PC_reg/reg_loop[13].dff/clk_out1
    SLICE_X56Y105        FDCE                                         r  CPU/PC_reg/reg_loop[13].dff/q_reg/C
                         clock pessimism             -0.429    37.521    
                         clock uncertainty           -0.161    37.360    
    SLICE_X56Y105        FDCE (Setup_fdce_C_CE)      -0.169    37.191    CPU/PC_reg/reg_loop[13].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.191    
                         arrival time                         -33.786    
  -------------------------------------------------------------------
                         slack                                  3.405    

Slack (MET) :             3.405ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[14].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        16.224ns  (logic 2.319ns (14.294%)  route 13.905ns (85.706%))
  Logic Levels:           15  (LUT2=1 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.050ns = ( 37.950 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X55Y103        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDCE (Prop_fdce_C_Q)         0.459    18.021 f  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.518    19.538    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X55Y90         LUT5 (Prop_lut5_I0_O)        0.124    19.662 f  CPU/D_X_reg/reg_loop[29].dff/q_i_20__8/O
                         net (fo=15, routed)          0.861    20.524    CPU/X_M_reg/reg_loop[22].dff/bypass_from_mw_blt_A2
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124    20.648 f  CPU/X_M_reg/reg_loop[22].dff/q_i_12__27/O
                         net (fo=2, routed)           0.997    21.645    CPU/X_M_reg/reg_loop[22].dff/q_reg_2
    SLICE_X58Y88         LUT6 (Prop_lut6_I0_O)        0.124    21.769 f  CPU/X_M_reg/reg_loop[22].dff/q_i_13__27/O
                         net (fo=2, routed)           0.750    22.519    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180_1
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124    22.643 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.293    23.936    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X60Y95         LUT2 (Prop_lut2_I0_O)        0.124    24.060 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.498    24.558    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X61Y95         LUT6 (Prop_lut6_I1_O)        0.124    24.682 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.108    25.790    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X67Y99         LUT6 (Prop_lut6_I1_O)        0.124    25.914 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.851    26.765    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I0_O)        0.124    26.889 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.809    27.697    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I1_O)        0.124    27.821 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.991    28.812    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X61Y101        LUT6 (Prop_lut6_I4_O)        0.124    28.936 r  CPU/D_X_reg/reg_loop[29].dff/q_i_27/O
                         net (fo=4, routed)           0.414    29.350    CPU/D_X_reg/reg_loop[18].dff/q_i_15__3_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I3_O)        0.124    29.474 r  CPU/D_X_reg/reg_loop[18].dff/q_i_6__18/O
                         net (fo=2, routed)           0.818    30.292    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1
    SLICE_X61Y102        LUT5 (Prop_lut5_I1_O)        0.124    30.416 r  CPU/D_X_reg/reg_loop[29].dff/q_i_29/O
                         net (fo=4, routed)           0.937    31.353    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I0_O)        0.124    31.477 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    31.905    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X64Y99         LUT6 (Prop_lut6_I3_O)        0.124    32.029 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.499    32.529    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X63Y98         LUT6 (Prop_lut6_I0_O)        0.124    32.653 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.133    33.786    CPU/PC_reg/reg_loop[14].dff/in_enable0
    SLICE_X56Y105        FDCE                                         r  CPU/PC_reg/reg_loop[14].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.489    37.950    CPU/PC_reg/reg_loop[14].dff/clk_out1
    SLICE_X56Y105        FDCE                                         r  CPU/PC_reg/reg_loop[14].dff/q_reg/C
                         clock pessimism             -0.429    37.521    
                         clock uncertainty           -0.161    37.360    
    SLICE_X56Y105        FDCE (Setup_fdce_C_CE)      -0.169    37.191    CPU/PC_reg/reg_loop[14].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.191    
                         arrival time                         -33.786    
  -------------------------------------------------------------------
                         slack                                  3.405    

Slack (MET) :             3.449ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[15].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        16.180ns  (logic 2.319ns (14.332%)  route 13.861ns (85.668%))
  Logic Levels:           15  (LUT2=1 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.050ns = ( 37.950 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X55Y103        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDCE (Prop_fdce_C_Q)         0.459    18.021 f  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.518    19.538    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X55Y90         LUT5 (Prop_lut5_I0_O)        0.124    19.662 f  CPU/D_X_reg/reg_loop[29].dff/q_i_20__8/O
                         net (fo=15, routed)          0.861    20.524    CPU/X_M_reg/reg_loop[22].dff/bypass_from_mw_blt_A2
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124    20.648 f  CPU/X_M_reg/reg_loop[22].dff/q_i_12__27/O
                         net (fo=2, routed)           0.997    21.645    CPU/X_M_reg/reg_loop[22].dff/q_reg_2
    SLICE_X58Y88         LUT6 (Prop_lut6_I0_O)        0.124    21.769 f  CPU/X_M_reg/reg_loop[22].dff/q_i_13__27/O
                         net (fo=2, routed)           0.750    22.519    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180_1
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124    22.643 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.293    23.936    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X60Y95         LUT2 (Prop_lut2_I0_O)        0.124    24.060 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.498    24.558    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X61Y95         LUT6 (Prop_lut6_I1_O)        0.124    24.682 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.108    25.790    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X67Y99         LUT6 (Prop_lut6_I1_O)        0.124    25.914 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.851    26.765    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I0_O)        0.124    26.889 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.809    27.697    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I1_O)        0.124    27.821 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.991    28.812    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X61Y101        LUT6 (Prop_lut6_I4_O)        0.124    28.936 r  CPU/D_X_reg/reg_loop[29].dff/q_i_27/O
                         net (fo=4, routed)           0.414    29.350    CPU/D_X_reg/reg_loop[18].dff/q_i_15__3_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I3_O)        0.124    29.474 r  CPU/D_X_reg/reg_loop[18].dff/q_i_6__18/O
                         net (fo=2, routed)           0.818    30.292    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1
    SLICE_X61Y102        LUT5 (Prop_lut5_I1_O)        0.124    30.416 r  CPU/D_X_reg/reg_loop[29].dff/q_i_29/O
                         net (fo=4, routed)           0.937    31.353    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I0_O)        0.124    31.477 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    31.905    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X64Y99         LUT6 (Prop_lut6_I3_O)        0.124    32.029 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.499    32.529    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X63Y98         LUT6 (Prop_lut6_I0_O)        0.124    32.653 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.090    33.742    CPU/PC_reg/reg_loop[15].dff/in_enable0
    SLICE_X56Y104        FDCE                                         r  CPU/PC_reg/reg_loop[15].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.489    37.950    CPU/PC_reg/reg_loop[15].dff/clk_out1
    SLICE_X56Y104        FDCE                                         r  CPU/PC_reg/reg_loop[15].dff/q_reg/C
                         clock pessimism             -0.429    37.521    
                         clock uncertainty           -0.161    37.360    
    SLICE_X56Y104        FDCE (Setup_fdce_C_CE)      -0.169    37.191    CPU/PC_reg/reg_loop[15].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.191    
                         arrival time                         -33.742    
  -------------------------------------------------------------------
                         slack                                  3.449    

Slack (MET) :             3.466ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[26].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        16.063ns  (logic 2.319ns (14.437%)  route 13.744ns (85.563%))
  Logic Levels:           15  (LUT2=1 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 37.966 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X55Y103        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDCE (Prop_fdce_C_Q)         0.459    18.021 f  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.518    19.538    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X55Y90         LUT5 (Prop_lut5_I0_O)        0.124    19.662 f  CPU/D_X_reg/reg_loop[29].dff/q_i_20__8/O
                         net (fo=15, routed)          0.861    20.524    CPU/X_M_reg/reg_loop[22].dff/bypass_from_mw_blt_A2
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124    20.648 f  CPU/X_M_reg/reg_loop[22].dff/q_i_12__27/O
                         net (fo=2, routed)           0.997    21.645    CPU/X_M_reg/reg_loop[22].dff/q_reg_2
    SLICE_X58Y88         LUT6 (Prop_lut6_I0_O)        0.124    21.769 f  CPU/X_M_reg/reg_loop[22].dff/q_i_13__27/O
                         net (fo=2, routed)           0.750    22.519    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180_1
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124    22.643 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.293    23.936    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X60Y95         LUT2 (Prop_lut2_I0_O)        0.124    24.060 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.498    24.558    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X61Y95         LUT6 (Prop_lut6_I1_O)        0.124    24.682 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.108    25.790    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X67Y99         LUT6 (Prop_lut6_I1_O)        0.124    25.914 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.851    26.765    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I0_O)        0.124    26.889 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.809    27.697    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I1_O)        0.124    27.821 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.991    28.812    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X61Y101        LUT6 (Prop_lut6_I4_O)        0.124    28.936 r  CPU/D_X_reg/reg_loop[29].dff/q_i_27/O
                         net (fo=4, routed)           0.414    29.350    CPU/D_X_reg/reg_loop[18].dff/q_i_15__3_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I3_O)        0.124    29.474 r  CPU/D_X_reg/reg_loop[18].dff/q_i_6__18/O
                         net (fo=2, routed)           0.818    30.292    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1
    SLICE_X61Y102        LUT5 (Prop_lut5_I1_O)        0.124    30.416 r  CPU/D_X_reg/reg_loop[29].dff/q_i_29/O
                         net (fo=4, routed)           0.937    31.353    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I0_O)        0.124    31.477 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    31.905    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X64Y99         LUT6 (Prop_lut6_I3_O)        0.124    32.029 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.499    32.529    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X63Y98         LUT6 (Prop_lut6_I0_O)        0.124    32.653 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          0.973    33.625    CPU/PC_reg/reg_loop[26].dff/in_enable0
    SLICE_X55Y96         FDCE                                         r  CPU/PC_reg/reg_loop[26].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.504    37.966    CPU/PC_reg/reg_loop[26].dff/clk_out1
    SLICE_X55Y96         FDCE                                         r  CPU/PC_reg/reg_loop[26].dff/q_reg/C
                         clock pessimism             -0.509    37.457    
                         clock uncertainty           -0.161    37.296    
    SLICE_X55Y96         FDCE (Setup_fdce_C_CE)      -0.205    37.091    CPU/PC_reg/reg_loop[26].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.091    
                         arrival time                         -33.625    
  -------------------------------------------------------------------
                         slack                                  3.466    

Slack (MET) :             3.466ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[28].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        16.063ns  (logic 2.319ns (14.437%)  route 13.744ns (85.563%))
  Logic Levels:           15  (LUT2=1 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 37.966 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X55Y103        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDCE (Prop_fdce_C_Q)         0.459    18.021 f  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.518    19.538    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X55Y90         LUT5 (Prop_lut5_I0_O)        0.124    19.662 f  CPU/D_X_reg/reg_loop[29].dff/q_i_20__8/O
                         net (fo=15, routed)          0.861    20.524    CPU/X_M_reg/reg_loop[22].dff/bypass_from_mw_blt_A2
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124    20.648 f  CPU/X_M_reg/reg_loop[22].dff/q_i_12__27/O
                         net (fo=2, routed)           0.997    21.645    CPU/X_M_reg/reg_loop[22].dff/q_reg_2
    SLICE_X58Y88         LUT6 (Prop_lut6_I0_O)        0.124    21.769 f  CPU/X_M_reg/reg_loop[22].dff/q_i_13__27/O
                         net (fo=2, routed)           0.750    22.519    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180_1
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124    22.643 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.293    23.936    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X60Y95         LUT2 (Prop_lut2_I0_O)        0.124    24.060 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.498    24.558    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X61Y95         LUT6 (Prop_lut6_I1_O)        0.124    24.682 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.108    25.790    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X67Y99         LUT6 (Prop_lut6_I1_O)        0.124    25.914 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.851    26.765    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I0_O)        0.124    26.889 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.809    27.697    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I1_O)        0.124    27.821 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.991    28.812    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X61Y101        LUT6 (Prop_lut6_I4_O)        0.124    28.936 r  CPU/D_X_reg/reg_loop[29].dff/q_i_27/O
                         net (fo=4, routed)           0.414    29.350    CPU/D_X_reg/reg_loop[18].dff/q_i_15__3_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I3_O)        0.124    29.474 r  CPU/D_X_reg/reg_loop[18].dff/q_i_6__18/O
                         net (fo=2, routed)           0.818    30.292    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1
    SLICE_X61Y102        LUT5 (Prop_lut5_I1_O)        0.124    30.416 r  CPU/D_X_reg/reg_loop[29].dff/q_i_29/O
                         net (fo=4, routed)           0.937    31.353    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I0_O)        0.124    31.477 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    31.905    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X64Y99         LUT6 (Prop_lut6_I3_O)        0.124    32.029 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.499    32.529    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X63Y98         LUT6 (Prop_lut6_I0_O)        0.124    32.653 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          0.973    33.625    CPU/PC_reg/reg_loop[28].dff/in_enable0
    SLICE_X55Y96         FDCE                                         r  CPU/PC_reg/reg_loop[28].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.504    37.966    CPU/PC_reg/reg_loop[28].dff/clk_out1
    SLICE_X55Y96         FDCE                                         r  CPU/PC_reg/reg_loop[28].dff/q_reg/C
                         clock pessimism             -0.509    37.457    
                         clock uncertainty           -0.161    37.296    
    SLICE_X55Y96         FDCE (Setup_fdce_C_CE)      -0.205    37.091    CPU/PC_reg/reg_loop[28].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.091    
                         arrival time                         -33.625    
  -------------------------------------------------------------------
                         slack                                  3.466    

Slack (MET) :             3.478ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[11].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        16.155ns  (logic 2.319ns (14.355%)  route 13.836ns (85.645%))
  Logic Levels:           15  (LUT2=1 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 37.954 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X55Y103        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDCE (Prop_fdce_C_Q)         0.459    18.021 f  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.518    19.538    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X55Y90         LUT5 (Prop_lut5_I0_O)        0.124    19.662 f  CPU/D_X_reg/reg_loop[29].dff/q_i_20__8/O
                         net (fo=15, routed)          0.861    20.524    CPU/X_M_reg/reg_loop[22].dff/bypass_from_mw_blt_A2
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124    20.648 f  CPU/X_M_reg/reg_loop[22].dff/q_i_12__27/O
                         net (fo=2, routed)           0.997    21.645    CPU/X_M_reg/reg_loop[22].dff/q_reg_2
    SLICE_X58Y88         LUT6 (Prop_lut6_I0_O)        0.124    21.769 f  CPU/X_M_reg/reg_loop[22].dff/q_i_13__27/O
                         net (fo=2, routed)           0.750    22.519    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180_1
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124    22.643 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.293    23.936    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X60Y95         LUT2 (Prop_lut2_I0_O)        0.124    24.060 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.498    24.558    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X61Y95         LUT6 (Prop_lut6_I1_O)        0.124    24.682 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.108    25.790    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X67Y99         LUT6 (Prop_lut6_I1_O)        0.124    25.914 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.851    26.765    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I0_O)        0.124    26.889 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.809    27.697    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I1_O)        0.124    27.821 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.991    28.812    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X61Y101        LUT6 (Prop_lut6_I4_O)        0.124    28.936 r  CPU/D_X_reg/reg_loop[29].dff/q_i_27/O
                         net (fo=4, routed)           0.414    29.350    CPU/D_X_reg/reg_loop[18].dff/q_i_15__3_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I3_O)        0.124    29.474 r  CPU/D_X_reg/reg_loop[18].dff/q_i_6__18/O
                         net (fo=2, routed)           0.818    30.292    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1
    SLICE_X61Y102        LUT5 (Prop_lut5_I1_O)        0.124    30.416 r  CPU/D_X_reg/reg_loop[29].dff/q_i_29/O
                         net (fo=4, routed)           0.937    31.353    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I0_O)        0.124    31.477 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    31.905    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X64Y99         LUT6 (Prop_lut6_I3_O)        0.124    32.029 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.499    32.529    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X63Y98         LUT6 (Prop_lut6_I0_O)        0.124    32.653 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.064    33.716    CPU/PC_reg/reg_loop[11].dff/in_enable0
    SLICE_X58Y106        FDCE                                         r  CPU/PC_reg/reg_loop[11].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.493    37.954    CPU/PC_reg/reg_loop[11].dff/clk_out1
    SLICE_X58Y106        FDCE                                         r  CPU/PC_reg/reg_loop[11].dff/q_reg/C
                         clock pessimism             -0.429    37.525    
                         clock uncertainty           -0.161    37.364    
    SLICE_X58Y106        FDCE (Setup_fdce_C_CE)      -0.169    37.195    CPU/PC_reg/reg_loop[11].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.195    
                         arrival time                         -33.716    
  -------------------------------------------------------------------
                         slack                                  3.478    

Slack (MET) :             3.532ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[6].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        16.102ns  (logic 2.319ns (14.402%)  route 13.783ns (85.598%))
  Logic Levels:           15  (LUT2=1 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 37.955 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X55Y103        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDCE (Prop_fdce_C_Q)         0.459    18.021 f  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.518    19.538    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X55Y90         LUT5 (Prop_lut5_I0_O)        0.124    19.662 f  CPU/D_X_reg/reg_loop[29].dff/q_i_20__8/O
                         net (fo=15, routed)          0.861    20.524    CPU/X_M_reg/reg_loop[22].dff/bypass_from_mw_blt_A2
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124    20.648 f  CPU/X_M_reg/reg_loop[22].dff/q_i_12__27/O
                         net (fo=2, routed)           0.997    21.645    CPU/X_M_reg/reg_loop[22].dff/q_reg_2
    SLICE_X58Y88         LUT6 (Prop_lut6_I0_O)        0.124    21.769 f  CPU/X_M_reg/reg_loop[22].dff/q_i_13__27/O
                         net (fo=2, routed)           0.750    22.519    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180_1
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124    22.643 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.293    23.936    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X60Y95         LUT2 (Prop_lut2_I0_O)        0.124    24.060 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.498    24.558    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X61Y95         LUT6 (Prop_lut6_I1_O)        0.124    24.682 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.108    25.790    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X67Y99         LUT6 (Prop_lut6_I1_O)        0.124    25.914 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.851    26.765    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I0_O)        0.124    26.889 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.809    27.697    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I1_O)        0.124    27.821 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.991    28.812    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X61Y101        LUT6 (Prop_lut6_I4_O)        0.124    28.936 r  CPU/D_X_reg/reg_loop[29].dff/q_i_27/O
                         net (fo=4, routed)           0.414    29.350    CPU/D_X_reg/reg_loop[18].dff/q_i_15__3_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I3_O)        0.124    29.474 r  CPU/D_X_reg/reg_loop[18].dff/q_i_6__18/O
                         net (fo=2, routed)           0.818    30.292    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1
    SLICE_X61Y102        LUT5 (Prop_lut5_I1_O)        0.124    30.416 r  CPU/D_X_reg/reg_loop[29].dff/q_i_29/O
                         net (fo=4, routed)           0.937    31.353    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I0_O)        0.124    31.477 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    31.905    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X64Y99         LUT6 (Prop_lut6_I3_O)        0.124    32.029 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.499    32.529    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X63Y98         LUT6 (Prop_lut6_I0_O)        0.124    32.653 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.011    33.664    CPU/PC_reg/reg_loop[6].dff/in_enable0
    SLICE_X62Y107        FDCE                                         r  CPU/PC_reg/reg_loop[6].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.494    37.955    CPU/PC_reg/reg_loop[6].dff/clk_out1
    SLICE_X62Y107        FDCE                                         r  CPU/PC_reg/reg_loop[6].dff/q_reg/C
                         clock pessimism             -0.429    37.526    
                         clock uncertainty           -0.161    37.365    
    SLICE_X62Y107        FDCE (Setup_fdce_C_CE)      -0.169    37.196    CPU/PC_reg/reg_loop[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.196    
                         arrival time                         -33.664    
  -------------------------------------------------------------------
                         slack                                  3.532    

Slack (MET) :             3.534ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[27].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        16.032ns  (logic 2.319ns (14.465%)  route 13.713ns (85.535%))
  Logic Levels:           15  (LUT2=1 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 37.967 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X55Y103        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDCE (Prop_fdce_C_Q)         0.459    18.021 f  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.518    19.538    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X55Y90         LUT5 (Prop_lut5_I0_O)        0.124    19.662 f  CPU/D_X_reg/reg_loop[29].dff/q_i_20__8/O
                         net (fo=15, routed)          0.861    20.524    CPU/X_M_reg/reg_loop[22].dff/bypass_from_mw_blt_A2
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124    20.648 f  CPU/X_M_reg/reg_loop[22].dff/q_i_12__27/O
                         net (fo=2, routed)           0.997    21.645    CPU/X_M_reg/reg_loop[22].dff/q_reg_2
    SLICE_X58Y88         LUT6 (Prop_lut6_I0_O)        0.124    21.769 f  CPU/X_M_reg/reg_loop[22].dff/q_i_13__27/O
                         net (fo=2, routed)           0.750    22.519    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180_1
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124    22.643 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.293    23.936    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X60Y95         LUT2 (Prop_lut2_I0_O)        0.124    24.060 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.498    24.558    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X61Y95         LUT6 (Prop_lut6_I1_O)        0.124    24.682 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.108    25.790    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X67Y99         LUT6 (Prop_lut6_I1_O)        0.124    25.914 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.851    26.765    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I0_O)        0.124    26.889 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.809    27.697    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I1_O)        0.124    27.821 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.991    28.812    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X61Y101        LUT6 (Prop_lut6_I4_O)        0.124    28.936 r  CPU/D_X_reg/reg_loop[29].dff/q_i_27/O
                         net (fo=4, routed)           0.414    29.350    CPU/D_X_reg/reg_loop[18].dff/q_i_15__3_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I3_O)        0.124    29.474 r  CPU/D_X_reg/reg_loop[18].dff/q_i_6__18/O
                         net (fo=2, routed)           0.818    30.292    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1
    SLICE_X61Y102        LUT5 (Prop_lut5_I1_O)        0.124    30.416 r  CPU/D_X_reg/reg_loop[29].dff/q_i_29/O
                         net (fo=4, routed)           0.937    31.353    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I0_O)        0.124    31.477 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    31.905    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X64Y99         LUT6 (Prop_lut6_I3_O)        0.124    32.029 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.499    32.529    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X63Y98         LUT6 (Prop_lut6_I0_O)        0.124    32.653 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          0.941    33.594    CPU/PC_reg/reg_loop[27].dff/in_enable0
    SLICE_X56Y95         FDCE                                         r  CPU/PC_reg/reg_loop[27].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.505    37.967    CPU/PC_reg/reg_loop[27].dff/clk_out1
    SLICE_X56Y95         FDCE                                         r  CPU/PC_reg/reg_loop[27].dff/q_reg/C
                         clock pessimism             -0.509    37.458    
                         clock uncertainty           -0.161    37.297    
    SLICE_X56Y95         FDCE (Setup_fdce_C_CE)      -0.169    37.128    CPU/PC_reg/reg_loop[27].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.128    
                         arrival time                         -33.594    
  -------------------------------------------------------------------
                         slack                                  3.534    

Slack (MET) :             3.534ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[29].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        16.032ns  (logic 2.319ns (14.465%)  route 13.713ns (85.535%))
  Logic Levels:           15  (LUT2=1 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 37.967 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X55Y103        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDCE (Prop_fdce_C_Q)         0.459    18.021 f  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.518    19.538    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X55Y90         LUT5 (Prop_lut5_I0_O)        0.124    19.662 f  CPU/D_X_reg/reg_loop[29].dff/q_i_20__8/O
                         net (fo=15, routed)          0.861    20.524    CPU/X_M_reg/reg_loop[22].dff/bypass_from_mw_blt_A2
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124    20.648 f  CPU/X_M_reg/reg_loop[22].dff/q_i_12__27/O
                         net (fo=2, routed)           0.997    21.645    CPU/X_M_reg/reg_loop[22].dff/q_reg_2
    SLICE_X58Y88         LUT6 (Prop_lut6_I0_O)        0.124    21.769 f  CPU/X_M_reg/reg_loop[22].dff/q_i_13__27/O
                         net (fo=2, routed)           0.750    22.519    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180_1
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124    22.643 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.293    23.936    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X60Y95         LUT2 (Prop_lut2_I0_O)        0.124    24.060 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.498    24.558    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X61Y95         LUT6 (Prop_lut6_I1_O)        0.124    24.682 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.108    25.790    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X67Y99         LUT6 (Prop_lut6_I1_O)        0.124    25.914 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.851    26.765    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I0_O)        0.124    26.889 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.809    27.697    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I1_O)        0.124    27.821 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.991    28.812    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X61Y101        LUT6 (Prop_lut6_I4_O)        0.124    28.936 r  CPU/D_X_reg/reg_loop[29].dff/q_i_27/O
                         net (fo=4, routed)           0.414    29.350    CPU/D_X_reg/reg_loop[18].dff/q_i_15__3_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I3_O)        0.124    29.474 r  CPU/D_X_reg/reg_loop[18].dff/q_i_6__18/O
                         net (fo=2, routed)           0.818    30.292    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1
    SLICE_X61Y102        LUT5 (Prop_lut5_I1_O)        0.124    30.416 r  CPU/D_X_reg/reg_loop[29].dff/q_i_29/O
                         net (fo=4, routed)           0.937    31.353    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I0_O)        0.124    31.477 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    31.905    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X64Y99         LUT6 (Prop_lut6_I3_O)        0.124    32.029 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.499    32.529    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X63Y98         LUT6 (Prop_lut6_I0_O)        0.124    32.653 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          0.941    33.594    CPU/PC_reg/reg_loop[29].dff/in_enable0
    SLICE_X56Y95         FDCE                                         r  CPU/PC_reg/reg_loop[29].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.505    37.967    CPU/PC_reg/reg_loop[29].dff/clk_out1
    SLICE_X56Y95         FDCE                                         r  CPU/PC_reg/reg_loop[29].dff/q_reg/C
                         clock pessimism             -0.509    37.458    
                         clock uncertainty           -0.161    37.297    
    SLICE_X56Y95         FDCE (Setup_fdce_C_CE)      -0.169    37.128    CPU/PC_reg/reg_loop[29].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.128    
                         arrival time                         -33.594    
  -------------------------------------------------------------------
                         slack                                  3.534    

Slack (MET) :             3.534ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[30].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        16.032ns  (logic 2.319ns (14.465%)  route 13.713ns (85.535%))
  Logic Levels:           15  (LUT2=1 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 37.967 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X55Y103        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDCE (Prop_fdce_C_Q)         0.459    18.021 f  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.518    19.538    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X55Y90         LUT5 (Prop_lut5_I0_O)        0.124    19.662 f  CPU/D_X_reg/reg_loop[29].dff/q_i_20__8/O
                         net (fo=15, routed)          0.861    20.524    CPU/X_M_reg/reg_loop[22].dff/bypass_from_mw_blt_A2
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124    20.648 f  CPU/X_M_reg/reg_loop[22].dff/q_i_12__27/O
                         net (fo=2, routed)           0.997    21.645    CPU/X_M_reg/reg_loop[22].dff/q_reg_2
    SLICE_X58Y88         LUT6 (Prop_lut6_I0_O)        0.124    21.769 f  CPU/X_M_reg/reg_loop[22].dff/q_i_13__27/O
                         net (fo=2, routed)           0.750    22.519    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180_1
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124    22.643 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.293    23.936    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X60Y95         LUT2 (Prop_lut2_I0_O)        0.124    24.060 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.498    24.558    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X61Y95         LUT6 (Prop_lut6_I1_O)        0.124    24.682 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.108    25.790    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X67Y99         LUT6 (Prop_lut6_I1_O)        0.124    25.914 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.851    26.765    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I0_O)        0.124    26.889 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.809    27.697    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I1_O)        0.124    27.821 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.991    28.812    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X61Y101        LUT6 (Prop_lut6_I4_O)        0.124    28.936 r  CPU/D_X_reg/reg_loop[29].dff/q_i_27/O
                         net (fo=4, routed)           0.414    29.350    CPU/D_X_reg/reg_loop[18].dff/q_i_15__3_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I3_O)        0.124    29.474 r  CPU/D_X_reg/reg_loop[18].dff/q_i_6__18/O
                         net (fo=2, routed)           0.818    30.292    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1
    SLICE_X61Y102        LUT5 (Prop_lut5_I1_O)        0.124    30.416 r  CPU/D_X_reg/reg_loop[29].dff/q_i_29/O
                         net (fo=4, routed)           0.937    31.353    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I0_O)        0.124    31.477 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    31.905    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X64Y99         LUT6 (Prop_lut6_I3_O)        0.124    32.029 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.499    32.529    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X63Y98         LUT6 (Prop_lut6_I0_O)        0.124    32.653 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          0.941    33.594    CPU/PC_reg/reg_loop[30].dff/in_enable0
    SLICE_X56Y95         FDCE                                         r  CPU/PC_reg/reg_loop[30].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.505    37.967    CPU/PC_reg/reg_loop[30].dff/clk_out1
    SLICE_X56Y95         FDCE                                         r  CPU/PC_reg/reg_loop[30].dff/q_reg/C
                         clock pessimism             -0.509    37.458    
                         clock uncertainty           -0.161    37.297    
    SLICE_X56Y95         FDCE (Setup_fdce_C_CE)      -0.169    37.128    CPU/PC_reg/reg_loop[30].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.128    
                         arrival time                         -33.594    
  -------------------------------------------------------------------
                         slack                                  3.534    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[57].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[121].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.289ns  (logic 0.146ns (50.495%)  route 0.143ns (49.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns = ( 19.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.546ns = ( 19.454 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.566    19.454    CPU/F_D_reg/reg_loop[57].dff/clk_out1
    SLICE_X57Y97         FDCE                                         r  CPU/F_D_reg/reg_loop[57].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDCE (Prop_fdce_C_Q)         0.146    19.600 r  CPU/F_D_reg/reg_loop[57].dff/q_reg/Q
                         net (fo=1, routed)           0.143    19.743    CPU/D_X_reg/reg_loop[121].dff/q_reg_1
    SLICE_X57Y96         FDCE                                         r  CPU/D_X_reg/reg_loop[121].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.835    19.683    CPU/D_X_reg/reg_loop[121].dff/clk_out1
    SLICE_X57Y96         FDCE                                         r  CPU/D_X_reg/reg_loop[121].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.214    19.469    
    SLICE_X57Y96         FDCE (Hold_fdce_C_D)         0.077    19.546    CPU/D_X_reg/reg_loop[121].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.546    
                         arrival time                          19.743    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[37].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[101].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.279ns  (logic 0.167ns (59.855%)  route 0.112ns (40.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns = ( 19.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.544ns = ( 19.456 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.568    19.456    CPU/F_D_reg/reg_loop[37].dff/clk_out1
    SLICE_X62Y96         FDCE                                         r  CPU/F_D_reg/reg_loop[37].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDCE (Prop_fdce_C_Q)         0.167    19.623 r  CPU/F_D_reg/reg_loop[37].dff/q_reg/Q
                         net (fo=1, routed)           0.112    19.735    CPU/D_X_reg/reg_loop[101].dff/q_reg_1
    SLICE_X62Y97         FDCE                                         r  CPU/D_X_reg/reg_loop[101].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.840    19.688    CPU/D_X_reg/reg_loop[101].dff/clk_out1
    SLICE_X62Y97         FDCE                                         r  CPU/D_X_reg/reg_loop[101].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.215    19.473    
    SLICE_X62Y97         FDCE (Hold_fdce_C_D)         0.063    19.536    CPU/D_X_reg/reg_loop[101].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.536    
                         arrival time                          19.735    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[58].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[122].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.290ns  (logic 0.146ns (50.321%)  route 0.144ns (49.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns = ( 19.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.546ns = ( 19.454 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.566    19.454    CPU/F_D_reg/reg_loop[58].dff/clk_out1
    SLICE_X57Y97         FDCE                                         r  CPU/F_D_reg/reg_loop[58].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDCE (Prop_fdce_C_Q)         0.146    19.600 r  CPU/F_D_reg/reg_loop[58].dff/q_reg/Q
                         net (fo=1, routed)           0.144    19.744    CPU/D_X_reg/reg_loop[122].dff/q_reg_1
    SLICE_X57Y96         FDCE                                         r  CPU/D_X_reg/reg_loop[122].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.835    19.683    CPU/D_X_reg/reg_loop[122].dff/clk_out1
    SLICE_X57Y96         FDCE                                         r  CPU/D_X_reg/reg_loop[122].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.214    19.469    
    SLICE_X57Y96         FDCE (Hold_fdce_C_D)         0.073    19.542    CPU/D_X_reg/reg_loop[122].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.542    
                         arrival time                          19.744    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 CPU/X_M_reg/reg_loop[2].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/M_W_reg/reg_loop[2].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.295ns  (logic 0.167ns (56.552%)  route 0.128ns (43.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns = ( 19.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.548ns = ( 19.452 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.564    19.452    CPU/X_M_reg/reg_loop[2].dff/clk_out1
    SLICE_X60Y88         FDCE                                         r  CPU/X_M_reg/reg_loop[2].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDCE (Prop_fdce_C_Q)         0.167    19.619 r  CPU/X_M_reg/reg_loop[2].dff/q_reg/Q
                         net (fo=3, routed)           0.128    19.747    CPU/M_W_reg/reg_loop[2].dff/q_reg_1
    SLICE_X61Y88         FDCE                                         r  CPU/M_W_reg/reg_loop[2].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.835    19.683    CPU/M_W_reg/reg_loop[2].dff/clk_out1
    SLICE_X61Y88         FDCE                                         r  CPU/M_W_reg/reg_loop[2].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.218    19.465    
    SLICE_X61Y88         FDCE (Hold_fdce_C_D)         0.077    19.542    CPU/M_W_reg/reg_loop[2].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.542    
                         arrival time                          19.747    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[62].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[126].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.319ns  (logic 0.146ns (45.736%)  route 0.173ns (54.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns = ( 19.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.548ns = ( 19.452 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.564    19.452    CPU/F_D_reg/reg_loop[62].dff/clk_out1
    SLICE_X55Y95         FDCE                                         r  CPU/F_D_reg/reg_loop[62].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDCE (Prop_fdce_C_Q)         0.146    19.598 r  CPU/F_D_reg/reg_loop[62].dff/q_reg/Q
                         net (fo=1, routed)           0.173    19.771    CPU/D_X_reg/reg_loop[126].dff/q_reg_1
    SLICE_X57Y95         FDCE                                         r  CPU/D_X_reg/reg_loop[126].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.835    19.683    CPU/D_X_reg/reg_loop[126].dff/clk_out1
    SLICE_X57Y95         FDCE                                         r  CPU/D_X_reg/reg_loop[126].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.194    19.489    
    SLICE_X57Y95         FDCE (Hold_fdce_C_D)         0.073    19.562    CPU/D_X_reg/reg_loop[126].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.562    
                         arrival time                          19.771    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 CPU/X_M_reg/reg_loop[14].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/M_W_reg/reg_loop[14].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.300ns  (logic 0.146ns (48.664%)  route 0.154ns (51.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns = ( 19.681 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.548ns = ( 19.452 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.564    19.452    CPU/X_M_reg/reg_loop[14].dff/clk_out1
    SLICE_X59Y88         FDCE                                         r  CPU/X_M_reg/reg_loop[14].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y88         FDCE (Prop_fdce_C_Q)         0.146    19.598 r  CPU/X_M_reg/reg_loop[14].dff/q_reg/Q
                         net (fo=3, routed)           0.154    19.752    CPU/M_W_reg/reg_loop[14].dff/q_reg_1
    SLICE_X59Y87         FDCE                                         r  CPU/M_W_reg/reg_loop[14].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.833    19.681    CPU/M_W_reg/reg_loop[14].dff/clk_out1
    SLICE_X59Y87         FDCE                                         r  CPU/M_W_reg/reg_loop[14].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.215    19.466    
    SLICE_X59Y87         FDCE (Hold_fdce_C_D)         0.073    19.539    CPU/M_W_reg/reg_loop[14].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.539    
                         arrival time                          19.752    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 CPU/X_M_reg/reg_loop[3].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/M_W_reg/reg_loop[3].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.292ns  (logic 0.167ns (57.102%)  route 0.125ns (42.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns = ( 19.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.547ns = ( 19.453 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.565    19.453    CPU/X_M_reg/reg_loop[3].dff/clk_out1
    SLICE_X60Y90         FDCE                                         r  CPU/X_M_reg/reg_loop[3].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDCE (Prop_fdce_C_Q)         0.167    19.620 r  CPU/X_M_reg/reg_loop[3].dff/q_reg/Q
                         net (fo=3, routed)           0.125    19.745    CPU/M_W_reg/reg_loop[3].dff/q_reg_1
    SLICE_X60Y88         FDCE                                         r  CPU/M_W_reg/reg_loop[3].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.835    19.683    CPU/M_W_reg/reg_loop[3].dff/clk_out1
    SLICE_X60Y88         FDCE                                         r  CPU/M_W_reg/reg_loop[3].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.215    19.468    
    SLICE_X60Y88         FDCE (Hold_fdce_C_D)         0.063    19.531    CPU/M_W_reg/reg_loop[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.531    
                         arrival time                          19.745    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[40].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[104].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.299ns  (logic 0.146ns (48.807%)  route 0.153ns (51.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns = ( 19.682 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 19.450 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.562    19.450    CPU/F_D_reg/reg_loop[40].dff/clk_out1
    SLICE_X65Y106        FDCE                                         r  CPU/F_D_reg/reg_loop[40].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y106        FDCE (Prop_fdce_C_Q)         0.146    19.596 r  CPU/F_D_reg/reg_loop[40].dff/q_reg/Q
                         net (fo=1, routed)           0.153    19.749    CPU/D_X_reg/reg_loop[104].dff/q_reg_4
    SLICE_X66Y106        FDCE                                         r  CPU/D_X_reg/reg_loop[104].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.834    19.682    CPU/D_X_reg/reg_loop[104].dff/clk_out1
    SLICE_X66Y106        FDCE                                         r  CPU/D_X_reg/reg_loop[104].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.216    19.466    
    SLICE_X66Y106        FDCE (Hold_fdce_C_D)         0.063    19.529    CPU/D_X_reg/reg_loop[104].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.529    
                         arrival time                          19.749    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 VGAControllerInstance/Display/hPos_reg[7]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/Display/hPos_reg[9]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (64.010%)  route 0.118ns (35.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.633    -0.479    VGAControllerInstance/Display/clk_out1
    SLICE_X58Y48         FDCE                                         r  VGAControllerInstance/Display/hPos_reg[7]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.315 r  VGAControllerInstance/Display/hPos_reg[7]_rep__2/Q
                         net (fo=95, routed)          0.118    -0.197    VGAControllerInstance/Display/hPos_reg[7]_rep__2_n_0
    SLICE_X59Y48         LUT6 (Prop_lut6_I1_O)        0.045    -0.152 r  VGAControllerInstance/Display/hPos[9]_rep_i_1__0/O
                         net (fo=1, routed)           0.000    -0.152    VGAControllerInstance/Display/hPos[9]_rep_i_1__0_n_0
    SLICE_X59Y48         FDCE                                         r  VGAControllerInstance/Display/hPos_reg[9]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.908    -0.244    VGAControllerInstance/Display/clk_out1
    SLICE_X59Y48         FDCE                                         r  VGAControllerInstance/Display/hPos_reg[9]_rep__0/C
                         clock pessimism             -0.221    -0.466    
    SLICE_X59Y48         FDCE (Hold_fdce_C_D)         0.092    -0.374    VGAControllerInstance/Display/hPos_reg[9]_rep__0
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 VGAControllerInstance/Display/hPos_reg[7]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/Display/hPos_reg[9]_rep/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.207%)  route 0.117ns (35.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.633    -0.479    VGAControllerInstance/Display/clk_out1
    SLICE_X58Y48         FDCE                                         r  VGAControllerInstance/Display/hPos_reg[7]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.315 r  VGAControllerInstance/Display/hPos_reg[7]_rep__2/Q
                         net (fo=95, routed)          0.117    -0.198    VGAControllerInstance/Display/hPos_reg[7]_rep__2_n_0
    SLICE_X59Y48         LUT6 (Prop_lut6_I1_O)        0.045    -0.153 r  VGAControllerInstance/Display/hPos[9]_rep_i_1/O
                         net (fo=1, routed)           0.000    -0.153    VGAControllerInstance/Display/hPos[9]_rep_i_1_n_0
    SLICE_X59Y48         FDCE                                         r  VGAControllerInstance/Display/hPos_reg[9]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.908    -0.244    VGAControllerInstance/Display/clk_out1
    SLICE_X59Y48         FDCE                                         r  VGAControllerInstance/Display/hPos_reg[9]_rep/C
                         clock pessimism             -0.221    -0.466    
    SLICE_X59Y48         FDCE (Hold_fdce_C_D)         0.091    -0.375    VGAControllerInstance/Display/hPos_reg[9]_rep
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y5     VGAControllerInstance/ImageData/MemoryArray_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y16    VGAControllerInstance/ImageData/MemoryArray_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y4     VGAControllerInstance/ImageData/MemoryArray_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y5     VGAControllerInstance/ImageData/MemoryArray_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y11    VGAControllerInstance/ImageData/MemoryArray_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y12    VGAControllerInstance/ImageData/MemoryArray_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y12    VGAControllerInstance/ImageData/MemoryArray_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y15    VGAControllerInstance/ImageData/MemoryArray_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y6     VGAControllerInstance/ImageData/MemoryArray_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y17    VGAControllerInstance/ImageData/MemoryArray_reg_1_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y72    BulletRAMInstance/MemoryArray_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y72    BulletRAMInstance/MemoryArray_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X68Y47    BulletRAMInstance/MemoryArray_reg[0][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X68Y47    BulletRAMInstance/MemoryArray_reg[0][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X74Y84    BulletRAMInstance/MemoryArray_reg[0][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X74Y84    BulletRAMInstance/MemoryArray_reg[0][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y72    BulletRAMInstance/MemoryArray_reg[0][12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y72    BulletRAMInstance/MemoryArray_reg[0][12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y71    BulletRAMInstance/MemoryArray_reg[0][13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y71    BulletRAMInstance/MemoryArray_reg[0][13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y72    BulletRAMInstance/MemoryArray_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y72    BulletRAMInstance/MemoryArray_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X68Y47    BulletRAMInstance/MemoryArray_reg[0][10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X68Y47    BulletRAMInstance/MemoryArray_reg[0][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X74Y84    BulletRAMInstance/MemoryArray_reg[0][11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X74Y84    BulletRAMInstance/MemoryArray_reg[0][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y72    BulletRAMInstance/MemoryArray_reg[0][12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y72    BulletRAMInstance/MemoryArray_reg[0][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y71    BulletRAMInstance/MemoryArray_reg[0][13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y71    BulletRAMInstance/MemoryArray_reg[0][13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.386ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.386ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[13].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        16.224ns  (logic 2.319ns (14.294%)  route 13.905ns (85.706%))
  Logic Levels:           15  (LUT2=1 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.050ns = ( 37.950 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X55Y103        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDCE (Prop_fdce_C_Q)         0.459    18.021 f  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.518    19.538    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X55Y90         LUT5 (Prop_lut5_I0_O)        0.124    19.662 f  CPU/D_X_reg/reg_loop[29].dff/q_i_20__8/O
                         net (fo=15, routed)          0.861    20.524    CPU/X_M_reg/reg_loop[22].dff/bypass_from_mw_blt_A2
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124    20.648 f  CPU/X_M_reg/reg_loop[22].dff/q_i_12__27/O
                         net (fo=2, routed)           0.997    21.645    CPU/X_M_reg/reg_loop[22].dff/q_reg_2
    SLICE_X58Y88         LUT6 (Prop_lut6_I0_O)        0.124    21.769 f  CPU/X_M_reg/reg_loop[22].dff/q_i_13__27/O
                         net (fo=2, routed)           0.750    22.519    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180_1
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124    22.643 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.293    23.936    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X60Y95         LUT2 (Prop_lut2_I0_O)        0.124    24.060 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.498    24.558    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X61Y95         LUT6 (Prop_lut6_I1_O)        0.124    24.682 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.108    25.790    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X67Y99         LUT6 (Prop_lut6_I1_O)        0.124    25.914 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.851    26.765    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I0_O)        0.124    26.889 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.809    27.697    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I1_O)        0.124    27.821 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.991    28.812    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X61Y101        LUT6 (Prop_lut6_I4_O)        0.124    28.936 r  CPU/D_X_reg/reg_loop[29].dff/q_i_27/O
                         net (fo=4, routed)           0.414    29.350    CPU/D_X_reg/reg_loop[18].dff/q_i_15__3_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I3_O)        0.124    29.474 r  CPU/D_X_reg/reg_loop[18].dff/q_i_6__18/O
                         net (fo=2, routed)           0.818    30.292    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1
    SLICE_X61Y102        LUT5 (Prop_lut5_I1_O)        0.124    30.416 r  CPU/D_X_reg/reg_loop[29].dff/q_i_29/O
                         net (fo=4, routed)           0.937    31.353    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I0_O)        0.124    31.477 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    31.905    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X64Y99         LUT6 (Prop_lut6_I3_O)        0.124    32.029 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.499    32.529    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X63Y98         LUT6 (Prop_lut6_I0_O)        0.124    32.653 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.133    33.786    CPU/PC_reg/reg_loop[13].dff/in_enable0
    SLICE_X56Y105        FDCE                                         r  CPU/PC_reg/reg_loop[13].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.489    37.950    CPU/PC_reg/reg_loop[13].dff/clk_out1
    SLICE_X56Y105        FDCE                                         r  CPU/PC_reg/reg_loop[13].dff/q_reg/C
                         clock pessimism             -0.429    37.521    
                         clock uncertainty           -0.180    37.341    
    SLICE_X56Y105        FDCE (Setup_fdce_C_CE)      -0.169    37.172    CPU/PC_reg/reg_loop[13].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.172    
                         arrival time                         -33.786    
  -------------------------------------------------------------------
                         slack                                  3.386    

Slack (MET) :             3.386ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[14].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        16.224ns  (logic 2.319ns (14.294%)  route 13.905ns (85.706%))
  Logic Levels:           15  (LUT2=1 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.050ns = ( 37.950 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X55Y103        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDCE (Prop_fdce_C_Q)         0.459    18.021 f  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.518    19.538    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X55Y90         LUT5 (Prop_lut5_I0_O)        0.124    19.662 f  CPU/D_X_reg/reg_loop[29].dff/q_i_20__8/O
                         net (fo=15, routed)          0.861    20.524    CPU/X_M_reg/reg_loop[22].dff/bypass_from_mw_blt_A2
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124    20.648 f  CPU/X_M_reg/reg_loop[22].dff/q_i_12__27/O
                         net (fo=2, routed)           0.997    21.645    CPU/X_M_reg/reg_loop[22].dff/q_reg_2
    SLICE_X58Y88         LUT6 (Prop_lut6_I0_O)        0.124    21.769 f  CPU/X_M_reg/reg_loop[22].dff/q_i_13__27/O
                         net (fo=2, routed)           0.750    22.519    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180_1
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124    22.643 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.293    23.936    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X60Y95         LUT2 (Prop_lut2_I0_O)        0.124    24.060 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.498    24.558    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X61Y95         LUT6 (Prop_lut6_I1_O)        0.124    24.682 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.108    25.790    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X67Y99         LUT6 (Prop_lut6_I1_O)        0.124    25.914 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.851    26.765    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I0_O)        0.124    26.889 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.809    27.697    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I1_O)        0.124    27.821 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.991    28.812    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X61Y101        LUT6 (Prop_lut6_I4_O)        0.124    28.936 r  CPU/D_X_reg/reg_loop[29].dff/q_i_27/O
                         net (fo=4, routed)           0.414    29.350    CPU/D_X_reg/reg_loop[18].dff/q_i_15__3_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I3_O)        0.124    29.474 r  CPU/D_X_reg/reg_loop[18].dff/q_i_6__18/O
                         net (fo=2, routed)           0.818    30.292    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1
    SLICE_X61Y102        LUT5 (Prop_lut5_I1_O)        0.124    30.416 r  CPU/D_X_reg/reg_loop[29].dff/q_i_29/O
                         net (fo=4, routed)           0.937    31.353    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I0_O)        0.124    31.477 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    31.905    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X64Y99         LUT6 (Prop_lut6_I3_O)        0.124    32.029 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.499    32.529    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X63Y98         LUT6 (Prop_lut6_I0_O)        0.124    32.653 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.133    33.786    CPU/PC_reg/reg_loop[14].dff/in_enable0
    SLICE_X56Y105        FDCE                                         r  CPU/PC_reg/reg_loop[14].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.489    37.950    CPU/PC_reg/reg_loop[14].dff/clk_out1
    SLICE_X56Y105        FDCE                                         r  CPU/PC_reg/reg_loop[14].dff/q_reg/C
                         clock pessimism             -0.429    37.521    
                         clock uncertainty           -0.180    37.341    
    SLICE_X56Y105        FDCE (Setup_fdce_C_CE)      -0.169    37.172    CPU/PC_reg/reg_loop[14].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.172    
                         arrival time                         -33.786    
  -------------------------------------------------------------------
                         slack                                  3.386    

Slack (MET) :             3.430ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[15].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        16.180ns  (logic 2.319ns (14.332%)  route 13.861ns (85.668%))
  Logic Levels:           15  (LUT2=1 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.050ns = ( 37.950 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X55Y103        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDCE (Prop_fdce_C_Q)         0.459    18.021 f  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.518    19.538    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X55Y90         LUT5 (Prop_lut5_I0_O)        0.124    19.662 f  CPU/D_X_reg/reg_loop[29].dff/q_i_20__8/O
                         net (fo=15, routed)          0.861    20.524    CPU/X_M_reg/reg_loop[22].dff/bypass_from_mw_blt_A2
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124    20.648 f  CPU/X_M_reg/reg_loop[22].dff/q_i_12__27/O
                         net (fo=2, routed)           0.997    21.645    CPU/X_M_reg/reg_loop[22].dff/q_reg_2
    SLICE_X58Y88         LUT6 (Prop_lut6_I0_O)        0.124    21.769 f  CPU/X_M_reg/reg_loop[22].dff/q_i_13__27/O
                         net (fo=2, routed)           0.750    22.519    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180_1
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124    22.643 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.293    23.936    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X60Y95         LUT2 (Prop_lut2_I0_O)        0.124    24.060 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.498    24.558    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X61Y95         LUT6 (Prop_lut6_I1_O)        0.124    24.682 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.108    25.790    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X67Y99         LUT6 (Prop_lut6_I1_O)        0.124    25.914 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.851    26.765    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I0_O)        0.124    26.889 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.809    27.697    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I1_O)        0.124    27.821 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.991    28.812    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X61Y101        LUT6 (Prop_lut6_I4_O)        0.124    28.936 r  CPU/D_X_reg/reg_loop[29].dff/q_i_27/O
                         net (fo=4, routed)           0.414    29.350    CPU/D_X_reg/reg_loop[18].dff/q_i_15__3_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I3_O)        0.124    29.474 r  CPU/D_X_reg/reg_loop[18].dff/q_i_6__18/O
                         net (fo=2, routed)           0.818    30.292    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1
    SLICE_X61Y102        LUT5 (Prop_lut5_I1_O)        0.124    30.416 r  CPU/D_X_reg/reg_loop[29].dff/q_i_29/O
                         net (fo=4, routed)           0.937    31.353    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I0_O)        0.124    31.477 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    31.905    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X64Y99         LUT6 (Prop_lut6_I3_O)        0.124    32.029 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.499    32.529    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X63Y98         LUT6 (Prop_lut6_I0_O)        0.124    32.653 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.090    33.742    CPU/PC_reg/reg_loop[15].dff/in_enable0
    SLICE_X56Y104        FDCE                                         r  CPU/PC_reg/reg_loop[15].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.489    37.950    CPU/PC_reg/reg_loop[15].dff/clk_out1
    SLICE_X56Y104        FDCE                                         r  CPU/PC_reg/reg_loop[15].dff/q_reg/C
                         clock pessimism             -0.429    37.521    
                         clock uncertainty           -0.180    37.341    
    SLICE_X56Y104        FDCE (Setup_fdce_C_CE)      -0.169    37.172    CPU/PC_reg/reg_loop[15].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.172    
                         arrival time                         -33.742    
  -------------------------------------------------------------------
                         slack                                  3.430    

Slack (MET) :             3.447ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[26].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        16.063ns  (logic 2.319ns (14.437%)  route 13.744ns (85.563%))
  Logic Levels:           15  (LUT2=1 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 37.966 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X55Y103        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDCE (Prop_fdce_C_Q)         0.459    18.021 f  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.518    19.538    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X55Y90         LUT5 (Prop_lut5_I0_O)        0.124    19.662 f  CPU/D_X_reg/reg_loop[29].dff/q_i_20__8/O
                         net (fo=15, routed)          0.861    20.524    CPU/X_M_reg/reg_loop[22].dff/bypass_from_mw_blt_A2
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124    20.648 f  CPU/X_M_reg/reg_loop[22].dff/q_i_12__27/O
                         net (fo=2, routed)           0.997    21.645    CPU/X_M_reg/reg_loop[22].dff/q_reg_2
    SLICE_X58Y88         LUT6 (Prop_lut6_I0_O)        0.124    21.769 f  CPU/X_M_reg/reg_loop[22].dff/q_i_13__27/O
                         net (fo=2, routed)           0.750    22.519    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180_1
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124    22.643 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.293    23.936    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X60Y95         LUT2 (Prop_lut2_I0_O)        0.124    24.060 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.498    24.558    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X61Y95         LUT6 (Prop_lut6_I1_O)        0.124    24.682 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.108    25.790    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X67Y99         LUT6 (Prop_lut6_I1_O)        0.124    25.914 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.851    26.765    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I0_O)        0.124    26.889 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.809    27.697    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I1_O)        0.124    27.821 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.991    28.812    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X61Y101        LUT6 (Prop_lut6_I4_O)        0.124    28.936 r  CPU/D_X_reg/reg_loop[29].dff/q_i_27/O
                         net (fo=4, routed)           0.414    29.350    CPU/D_X_reg/reg_loop[18].dff/q_i_15__3_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I3_O)        0.124    29.474 r  CPU/D_X_reg/reg_loop[18].dff/q_i_6__18/O
                         net (fo=2, routed)           0.818    30.292    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1
    SLICE_X61Y102        LUT5 (Prop_lut5_I1_O)        0.124    30.416 r  CPU/D_X_reg/reg_loop[29].dff/q_i_29/O
                         net (fo=4, routed)           0.937    31.353    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I0_O)        0.124    31.477 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    31.905    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X64Y99         LUT6 (Prop_lut6_I3_O)        0.124    32.029 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.499    32.529    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X63Y98         LUT6 (Prop_lut6_I0_O)        0.124    32.653 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          0.973    33.625    CPU/PC_reg/reg_loop[26].dff/in_enable0
    SLICE_X55Y96         FDCE                                         r  CPU/PC_reg/reg_loop[26].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.504    37.966    CPU/PC_reg/reg_loop[26].dff/clk_out1
    SLICE_X55Y96         FDCE                                         r  CPU/PC_reg/reg_loop[26].dff/q_reg/C
                         clock pessimism             -0.509    37.457    
                         clock uncertainty           -0.180    37.278    
    SLICE_X55Y96         FDCE (Setup_fdce_C_CE)      -0.205    37.073    CPU/PC_reg/reg_loop[26].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.073    
                         arrival time                         -33.625    
  -------------------------------------------------------------------
                         slack                                  3.447    

Slack (MET) :             3.447ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[28].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        16.063ns  (logic 2.319ns (14.437%)  route 13.744ns (85.563%))
  Logic Levels:           15  (LUT2=1 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 37.966 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X55Y103        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDCE (Prop_fdce_C_Q)         0.459    18.021 f  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.518    19.538    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X55Y90         LUT5 (Prop_lut5_I0_O)        0.124    19.662 f  CPU/D_X_reg/reg_loop[29].dff/q_i_20__8/O
                         net (fo=15, routed)          0.861    20.524    CPU/X_M_reg/reg_loop[22].dff/bypass_from_mw_blt_A2
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124    20.648 f  CPU/X_M_reg/reg_loop[22].dff/q_i_12__27/O
                         net (fo=2, routed)           0.997    21.645    CPU/X_M_reg/reg_loop[22].dff/q_reg_2
    SLICE_X58Y88         LUT6 (Prop_lut6_I0_O)        0.124    21.769 f  CPU/X_M_reg/reg_loop[22].dff/q_i_13__27/O
                         net (fo=2, routed)           0.750    22.519    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180_1
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124    22.643 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.293    23.936    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X60Y95         LUT2 (Prop_lut2_I0_O)        0.124    24.060 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.498    24.558    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X61Y95         LUT6 (Prop_lut6_I1_O)        0.124    24.682 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.108    25.790    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X67Y99         LUT6 (Prop_lut6_I1_O)        0.124    25.914 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.851    26.765    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I0_O)        0.124    26.889 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.809    27.697    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I1_O)        0.124    27.821 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.991    28.812    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X61Y101        LUT6 (Prop_lut6_I4_O)        0.124    28.936 r  CPU/D_X_reg/reg_loop[29].dff/q_i_27/O
                         net (fo=4, routed)           0.414    29.350    CPU/D_X_reg/reg_loop[18].dff/q_i_15__3_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I3_O)        0.124    29.474 r  CPU/D_X_reg/reg_loop[18].dff/q_i_6__18/O
                         net (fo=2, routed)           0.818    30.292    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1
    SLICE_X61Y102        LUT5 (Prop_lut5_I1_O)        0.124    30.416 r  CPU/D_X_reg/reg_loop[29].dff/q_i_29/O
                         net (fo=4, routed)           0.937    31.353    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I0_O)        0.124    31.477 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    31.905    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X64Y99         LUT6 (Prop_lut6_I3_O)        0.124    32.029 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.499    32.529    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X63Y98         LUT6 (Prop_lut6_I0_O)        0.124    32.653 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          0.973    33.625    CPU/PC_reg/reg_loop[28].dff/in_enable0
    SLICE_X55Y96         FDCE                                         r  CPU/PC_reg/reg_loop[28].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.504    37.966    CPU/PC_reg/reg_loop[28].dff/clk_out1
    SLICE_X55Y96         FDCE                                         r  CPU/PC_reg/reg_loop[28].dff/q_reg/C
                         clock pessimism             -0.509    37.457    
                         clock uncertainty           -0.180    37.278    
    SLICE_X55Y96         FDCE (Setup_fdce_C_CE)      -0.205    37.073    CPU/PC_reg/reg_loop[28].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.073    
                         arrival time                         -33.625    
  -------------------------------------------------------------------
                         slack                                  3.447    

Slack (MET) :             3.460ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[11].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        16.155ns  (logic 2.319ns (14.355%)  route 13.836ns (85.645%))
  Logic Levels:           15  (LUT2=1 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 37.954 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X55Y103        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDCE (Prop_fdce_C_Q)         0.459    18.021 f  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.518    19.538    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X55Y90         LUT5 (Prop_lut5_I0_O)        0.124    19.662 f  CPU/D_X_reg/reg_loop[29].dff/q_i_20__8/O
                         net (fo=15, routed)          0.861    20.524    CPU/X_M_reg/reg_loop[22].dff/bypass_from_mw_blt_A2
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124    20.648 f  CPU/X_M_reg/reg_loop[22].dff/q_i_12__27/O
                         net (fo=2, routed)           0.997    21.645    CPU/X_M_reg/reg_loop[22].dff/q_reg_2
    SLICE_X58Y88         LUT6 (Prop_lut6_I0_O)        0.124    21.769 f  CPU/X_M_reg/reg_loop[22].dff/q_i_13__27/O
                         net (fo=2, routed)           0.750    22.519    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180_1
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124    22.643 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.293    23.936    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X60Y95         LUT2 (Prop_lut2_I0_O)        0.124    24.060 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.498    24.558    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X61Y95         LUT6 (Prop_lut6_I1_O)        0.124    24.682 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.108    25.790    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X67Y99         LUT6 (Prop_lut6_I1_O)        0.124    25.914 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.851    26.765    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I0_O)        0.124    26.889 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.809    27.697    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I1_O)        0.124    27.821 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.991    28.812    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X61Y101        LUT6 (Prop_lut6_I4_O)        0.124    28.936 r  CPU/D_X_reg/reg_loop[29].dff/q_i_27/O
                         net (fo=4, routed)           0.414    29.350    CPU/D_X_reg/reg_loop[18].dff/q_i_15__3_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I3_O)        0.124    29.474 r  CPU/D_X_reg/reg_loop[18].dff/q_i_6__18/O
                         net (fo=2, routed)           0.818    30.292    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1
    SLICE_X61Y102        LUT5 (Prop_lut5_I1_O)        0.124    30.416 r  CPU/D_X_reg/reg_loop[29].dff/q_i_29/O
                         net (fo=4, routed)           0.937    31.353    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I0_O)        0.124    31.477 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    31.905    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X64Y99         LUT6 (Prop_lut6_I3_O)        0.124    32.029 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.499    32.529    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X63Y98         LUT6 (Prop_lut6_I0_O)        0.124    32.653 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.064    33.716    CPU/PC_reg/reg_loop[11].dff/in_enable0
    SLICE_X58Y106        FDCE                                         r  CPU/PC_reg/reg_loop[11].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.493    37.954    CPU/PC_reg/reg_loop[11].dff/clk_out1
    SLICE_X58Y106        FDCE                                         r  CPU/PC_reg/reg_loop[11].dff/q_reg/C
                         clock pessimism             -0.429    37.525    
                         clock uncertainty           -0.180    37.345    
    SLICE_X58Y106        FDCE (Setup_fdce_C_CE)      -0.169    37.176    CPU/PC_reg/reg_loop[11].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.176    
                         arrival time                         -33.716    
  -------------------------------------------------------------------
                         slack                                  3.460    

Slack (MET) :             3.514ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[6].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        16.102ns  (logic 2.319ns (14.402%)  route 13.783ns (85.598%))
  Logic Levels:           15  (LUT2=1 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 37.955 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X55Y103        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDCE (Prop_fdce_C_Q)         0.459    18.021 f  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.518    19.538    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X55Y90         LUT5 (Prop_lut5_I0_O)        0.124    19.662 f  CPU/D_X_reg/reg_loop[29].dff/q_i_20__8/O
                         net (fo=15, routed)          0.861    20.524    CPU/X_M_reg/reg_loop[22].dff/bypass_from_mw_blt_A2
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124    20.648 f  CPU/X_M_reg/reg_loop[22].dff/q_i_12__27/O
                         net (fo=2, routed)           0.997    21.645    CPU/X_M_reg/reg_loop[22].dff/q_reg_2
    SLICE_X58Y88         LUT6 (Prop_lut6_I0_O)        0.124    21.769 f  CPU/X_M_reg/reg_loop[22].dff/q_i_13__27/O
                         net (fo=2, routed)           0.750    22.519    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180_1
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124    22.643 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.293    23.936    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X60Y95         LUT2 (Prop_lut2_I0_O)        0.124    24.060 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.498    24.558    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X61Y95         LUT6 (Prop_lut6_I1_O)        0.124    24.682 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.108    25.790    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X67Y99         LUT6 (Prop_lut6_I1_O)        0.124    25.914 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.851    26.765    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I0_O)        0.124    26.889 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.809    27.697    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I1_O)        0.124    27.821 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.991    28.812    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X61Y101        LUT6 (Prop_lut6_I4_O)        0.124    28.936 r  CPU/D_X_reg/reg_loop[29].dff/q_i_27/O
                         net (fo=4, routed)           0.414    29.350    CPU/D_X_reg/reg_loop[18].dff/q_i_15__3_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I3_O)        0.124    29.474 r  CPU/D_X_reg/reg_loop[18].dff/q_i_6__18/O
                         net (fo=2, routed)           0.818    30.292    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1
    SLICE_X61Y102        LUT5 (Prop_lut5_I1_O)        0.124    30.416 r  CPU/D_X_reg/reg_loop[29].dff/q_i_29/O
                         net (fo=4, routed)           0.937    31.353    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I0_O)        0.124    31.477 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    31.905    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X64Y99         LUT6 (Prop_lut6_I3_O)        0.124    32.029 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.499    32.529    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X63Y98         LUT6 (Prop_lut6_I0_O)        0.124    32.653 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.011    33.664    CPU/PC_reg/reg_loop[6].dff/in_enable0
    SLICE_X62Y107        FDCE                                         r  CPU/PC_reg/reg_loop[6].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.494    37.955    CPU/PC_reg/reg_loop[6].dff/clk_out1
    SLICE_X62Y107        FDCE                                         r  CPU/PC_reg/reg_loop[6].dff/q_reg/C
                         clock pessimism             -0.429    37.526    
                         clock uncertainty           -0.180    37.346    
    SLICE_X62Y107        FDCE (Setup_fdce_C_CE)      -0.169    37.177    CPU/PC_reg/reg_loop[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.177    
                         arrival time                         -33.664    
  -------------------------------------------------------------------
                         slack                                  3.514    

Slack (MET) :             3.516ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[27].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        16.032ns  (logic 2.319ns (14.465%)  route 13.713ns (85.535%))
  Logic Levels:           15  (LUT2=1 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 37.967 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X55Y103        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDCE (Prop_fdce_C_Q)         0.459    18.021 f  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.518    19.538    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X55Y90         LUT5 (Prop_lut5_I0_O)        0.124    19.662 f  CPU/D_X_reg/reg_loop[29].dff/q_i_20__8/O
                         net (fo=15, routed)          0.861    20.524    CPU/X_M_reg/reg_loop[22].dff/bypass_from_mw_blt_A2
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124    20.648 f  CPU/X_M_reg/reg_loop[22].dff/q_i_12__27/O
                         net (fo=2, routed)           0.997    21.645    CPU/X_M_reg/reg_loop[22].dff/q_reg_2
    SLICE_X58Y88         LUT6 (Prop_lut6_I0_O)        0.124    21.769 f  CPU/X_M_reg/reg_loop[22].dff/q_i_13__27/O
                         net (fo=2, routed)           0.750    22.519    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180_1
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124    22.643 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.293    23.936    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X60Y95         LUT2 (Prop_lut2_I0_O)        0.124    24.060 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.498    24.558    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X61Y95         LUT6 (Prop_lut6_I1_O)        0.124    24.682 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.108    25.790    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X67Y99         LUT6 (Prop_lut6_I1_O)        0.124    25.914 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.851    26.765    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I0_O)        0.124    26.889 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.809    27.697    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I1_O)        0.124    27.821 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.991    28.812    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X61Y101        LUT6 (Prop_lut6_I4_O)        0.124    28.936 r  CPU/D_X_reg/reg_loop[29].dff/q_i_27/O
                         net (fo=4, routed)           0.414    29.350    CPU/D_X_reg/reg_loop[18].dff/q_i_15__3_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I3_O)        0.124    29.474 r  CPU/D_X_reg/reg_loop[18].dff/q_i_6__18/O
                         net (fo=2, routed)           0.818    30.292    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1
    SLICE_X61Y102        LUT5 (Prop_lut5_I1_O)        0.124    30.416 r  CPU/D_X_reg/reg_loop[29].dff/q_i_29/O
                         net (fo=4, routed)           0.937    31.353    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I0_O)        0.124    31.477 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    31.905    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X64Y99         LUT6 (Prop_lut6_I3_O)        0.124    32.029 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.499    32.529    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X63Y98         LUT6 (Prop_lut6_I0_O)        0.124    32.653 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          0.941    33.594    CPU/PC_reg/reg_loop[27].dff/in_enable0
    SLICE_X56Y95         FDCE                                         r  CPU/PC_reg/reg_loop[27].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.505    37.967    CPU/PC_reg/reg_loop[27].dff/clk_out1
    SLICE_X56Y95         FDCE                                         r  CPU/PC_reg/reg_loop[27].dff/q_reg/C
                         clock pessimism             -0.509    37.458    
                         clock uncertainty           -0.180    37.279    
    SLICE_X56Y95         FDCE (Setup_fdce_C_CE)      -0.169    37.110    CPU/PC_reg/reg_loop[27].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.110    
                         arrival time                         -33.594    
  -------------------------------------------------------------------
                         slack                                  3.516    

Slack (MET) :             3.516ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[29].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        16.032ns  (logic 2.319ns (14.465%)  route 13.713ns (85.535%))
  Logic Levels:           15  (LUT2=1 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 37.967 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X55Y103        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDCE (Prop_fdce_C_Q)         0.459    18.021 f  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.518    19.538    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X55Y90         LUT5 (Prop_lut5_I0_O)        0.124    19.662 f  CPU/D_X_reg/reg_loop[29].dff/q_i_20__8/O
                         net (fo=15, routed)          0.861    20.524    CPU/X_M_reg/reg_loop[22].dff/bypass_from_mw_blt_A2
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124    20.648 f  CPU/X_M_reg/reg_loop[22].dff/q_i_12__27/O
                         net (fo=2, routed)           0.997    21.645    CPU/X_M_reg/reg_loop[22].dff/q_reg_2
    SLICE_X58Y88         LUT6 (Prop_lut6_I0_O)        0.124    21.769 f  CPU/X_M_reg/reg_loop[22].dff/q_i_13__27/O
                         net (fo=2, routed)           0.750    22.519    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180_1
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124    22.643 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.293    23.936    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X60Y95         LUT2 (Prop_lut2_I0_O)        0.124    24.060 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.498    24.558    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X61Y95         LUT6 (Prop_lut6_I1_O)        0.124    24.682 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.108    25.790    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X67Y99         LUT6 (Prop_lut6_I1_O)        0.124    25.914 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.851    26.765    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I0_O)        0.124    26.889 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.809    27.697    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I1_O)        0.124    27.821 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.991    28.812    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X61Y101        LUT6 (Prop_lut6_I4_O)        0.124    28.936 r  CPU/D_X_reg/reg_loop[29].dff/q_i_27/O
                         net (fo=4, routed)           0.414    29.350    CPU/D_X_reg/reg_loop[18].dff/q_i_15__3_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I3_O)        0.124    29.474 r  CPU/D_X_reg/reg_loop[18].dff/q_i_6__18/O
                         net (fo=2, routed)           0.818    30.292    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1
    SLICE_X61Y102        LUT5 (Prop_lut5_I1_O)        0.124    30.416 r  CPU/D_X_reg/reg_loop[29].dff/q_i_29/O
                         net (fo=4, routed)           0.937    31.353    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I0_O)        0.124    31.477 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    31.905    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X64Y99         LUT6 (Prop_lut6_I3_O)        0.124    32.029 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.499    32.529    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X63Y98         LUT6 (Prop_lut6_I0_O)        0.124    32.653 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          0.941    33.594    CPU/PC_reg/reg_loop[29].dff/in_enable0
    SLICE_X56Y95         FDCE                                         r  CPU/PC_reg/reg_loop[29].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.505    37.967    CPU/PC_reg/reg_loop[29].dff/clk_out1
    SLICE_X56Y95         FDCE                                         r  CPU/PC_reg/reg_loop[29].dff/q_reg/C
                         clock pessimism             -0.509    37.458    
                         clock uncertainty           -0.180    37.279    
    SLICE_X56Y95         FDCE (Setup_fdce_C_CE)      -0.169    37.110    CPU/PC_reg/reg_loop[29].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.110    
                         arrival time                         -33.594    
  -------------------------------------------------------------------
                         slack                                  3.516    

Slack (MET) :             3.516ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[30].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        16.032ns  (logic 2.319ns (14.465%)  route 13.713ns (85.535%))
  Logic Levels:           15  (LUT2=1 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 37.967 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X55Y103        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDCE (Prop_fdce_C_Q)         0.459    18.021 f  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.518    19.538    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X55Y90         LUT5 (Prop_lut5_I0_O)        0.124    19.662 f  CPU/D_X_reg/reg_loop[29].dff/q_i_20__8/O
                         net (fo=15, routed)          0.861    20.524    CPU/X_M_reg/reg_loop[22].dff/bypass_from_mw_blt_A2
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124    20.648 f  CPU/X_M_reg/reg_loop[22].dff/q_i_12__27/O
                         net (fo=2, routed)           0.997    21.645    CPU/X_M_reg/reg_loop[22].dff/q_reg_2
    SLICE_X58Y88         LUT6 (Prop_lut6_I0_O)        0.124    21.769 f  CPU/X_M_reg/reg_loop[22].dff/q_i_13__27/O
                         net (fo=2, routed)           0.750    22.519    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180_1
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124    22.643 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.293    23.936    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X60Y95         LUT2 (Prop_lut2_I0_O)        0.124    24.060 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.498    24.558    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X61Y95         LUT6 (Prop_lut6_I1_O)        0.124    24.682 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.108    25.790    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X67Y99         LUT6 (Prop_lut6_I1_O)        0.124    25.914 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.851    26.765    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I0_O)        0.124    26.889 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.809    27.697    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I1_O)        0.124    27.821 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.991    28.812    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X61Y101        LUT6 (Prop_lut6_I4_O)        0.124    28.936 r  CPU/D_X_reg/reg_loop[29].dff/q_i_27/O
                         net (fo=4, routed)           0.414    29.350    CPU/D_X_reg/reg_loop[18].dff/q_i_15__3_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I3_O)        0.124    29.474 r  CPU/D_X_reg/reg_loop[18].dff/q_i_6__18/O
                         net (fo=2, routed)           0.818    30.292    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1
    SLICE_X61Y102        LUT5 (Prop_lut5_I1_O)        0.124    30.416 r  CPU/D_X_reg/reg_loop[29].dff/q_i_29/O
                         net (fo=4, routed)           0.937    31.353    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I0_O)        0.124    31.477 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    31.905    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X64Y99         LUT6 (Prop_lut6_I3_O)        0.124    32.029 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.499    32.529    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X63Y98         LUT6 (Prop_lut6_I0_O)        0.124    32.653 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          0.941    33.594    CPU/PC_reg/reg_loop[30].dff/in_enable0
    SLICE_X56Y95         FDCE                                         r  CPU/PC_reg/reg_loop[30].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.505    37.967    CPU/PC_reg/reg_loop[30].dff/clk_out1
    SLICE_X56Y95         FDCE                                         r  CPU/PC_reg/reg_loop[30].dff/q_reg/C
                         clock pessimism             -0.509    37.458    
                         clock uncertainty           -0.180    37.279    
    SLICE_X56Y95         FDCE (Setup_fdce_C_CE)      -0.169    37.110    CPU/PC_reg/reg_loop[30].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.110    
                         arrival time                         -33.594    
  -------------------------------------------------------------------
                         slack                                  3.516    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[57].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[121].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.289ns  (logic 0.146ns (50.495%)  route 0.143ns (49.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns = ( 19.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.546ns = ( 19.454 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.566    19.454    CPU/F_D_reg/reg_loop[57].dff/clk_out1
    SLICE_X57Y97         FDCE                                         r  CPU/F_D_reg/reg_loop[57].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDCE (Prop_fdce_C_Q)         0.146    19.600 r  CPU/F_D_reg/reg_loop[57].dff/q_reg/Q
                         net (fo=1, routed)           0.143    19.743    CPU/D_X_reg/reg_loop[121].dff/q_reg_1
    SLICE_X57Y96         FDCE                                         r  CPU/D_X_reg/reg_loop[121].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.835    19.683    CPU/D_X_reg/reg_loop[121].dff/clk_out1
    SLICE_X57Y96         FDCE                                         r  CPU/D_X_reg/reg_loop[121].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.214    19.469    
                         clock uncertainty            0.180    19.648    
    SLICE_X57Y96         FDCE (Hold_fdce_C_D)         0.077    19.725    CPU/D_X_reg/reg_loop[121].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.725    
                         arrival time                          19.743    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[37].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[101].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.279ns  (logic 0.167ns (59.855%)  route 0.112ns (40.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns = ( 19.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.544ns = ( 19.456 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.568    19.456    CPU/F_D_reg/reg_loop[37].dff/clk_out1
    SLICE_X62Y96         FDCE                                         r  CPU/F_D_reg/reg_loop[37].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDCE (Prop_fdce_C_Q)         0.167    19.623 r  CPU/F_D_reg/reg_loop[37].dff/q_reg/Q
                         net (fo=1, routed)           0.112    19.735    CPU/D_X_reg/reg_loop[101].dff/q_reg_1
    SLICE_X62Y97         FDCE                                         r  CPU/D_X_reg/reg_loop[101].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.840    19.688    CPU/D_X_reg/reg_loop[101].dff/clk_out1
    SLICE_X62Y97         FDCE                                         r  CPU/D_X_reg/reg_loop[101].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.215    19.473    
                         clock uncertainty            0.180    19.652    
    SLICE_X62Y97         FDCE (Hold_fdce_C_D)         0.063    19.715    CPU/D_X_reg/reg_loop[101].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.715    
                         arrival time                          19.735    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[58].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[122].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.290ns  (logic 0.146ns (50.321%)  route 0.144ns (49.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns = ( 19.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.546ns = ( 19.454 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.566    19.454    CPU/F_D_reg/reg_loop[58].dff/clk_out1
    SLICE_X57Y97         FDCE                                         r  CPU/F_D_reg/reg_loop[58].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDCE (Prop_fdce_C_Q)         0.146    19.600 r  CPU/F_D_reg/reg_loop[58].dff/q_reg/Q
                         net (fo=1, routed)           0.144    19.744    CPU/D_X_reg/reg_loop[122].dff/q_reg_1
    SLICE_X57Y96         FDCE                                         r  CPU/D_X_reg/reg_loop[122].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.835    19.683    CPU/D_X_reg/reg_loop[122].dff/clk_out1
    SLICE_X57Y96         FDCE                                         r  CPU/D_X_reg/reg_loop[122].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.214    19.469    
                         clock uncertainty            0.180    19.648    
    SLICE_X57Y96         FDCE (Hold_fdce_C_D)         0.073    19.721    CPU/D_X_reg/reg_loop[122].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.721    
                         arrival time                          19.744    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 CPU/X_M_reg/reg_loop[2].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/M_W_reg/reg_loop[2].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.295ns  (logic 0.167ns (56.552%)  route 0.128ns (43.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns = ( 19.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.548ns = ( 19.452 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.564    19.452    CPU/X_M_reg/reg_loop[2].dff/clk_out1
    SLICE_X60Y88         FDCE                                         r  CPU/X_M_reg/reg_loop[2].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDCE (Prop_fdce_C_Q)         0.167    19.619 r  CPU/X_M_reg/reg_loop[2].dff/q_reg/Q
                         net (fo=3, routed)           0.128    19.747    CPU/M_W_reg/reg_loop[2].dff/q_reg_1
    SLICE_X61Y88         FDCE                                         r  CPU/M_W_reg/reg_loop[2].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.835    19.683    CPU/M_W_reg/reg_loop[2].dff/clk_out1
    SLICE_X61Y88         FDCE                                         r  CPU/M_W_reg/reg_loop[2].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.218    19.465    
                         clock uncertainty            0.180    19.644    
    SLICE_X61Y88         FDCE (Hold_fdce_C_D)         0.077    19.721    CPU/M_W_reg/reg_loop[2].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.721    
                         arrival time                          19.747    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[62].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[126].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.319ns  (logic 0.146ns (45.736%)  route 0.173ns (54.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns = ( 19.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.548ns = ( 19.452 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.564    19.452    CPU/F_D_reg/reg_loop[62].dff/clk_out1
    SLICE_X55Y95         FDCE                                         r  CPU/F_D_reg/reg_loop[62].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDCE (Prop_fdce_C_Q)         0.146    19.598 r  CPU/F_D_reg/reg_loop[62].dff/q_reg/Q
                         net (fo=1, routed)           0.173    19.771    CPU/D_X_reg/reg_loop[126].dff/q_reg_1
    SLICE_X57Y95         FDCE                                         r  CPU/D_X_reg/reg_loop[126].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.835    19.683    CPU/D_X_reg/reg_loop[126].dff/clk_out1
    SLICE_X57Y95         FDCE                                         r  CPU/D_X_reg/reg_loop[126].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.194    19.489    
                         clock uncertainty            0.180    19.668    
    SLICE_X57Y95         FDCE (Hold_fdce_C_D)         0.073    19.741    CPU/D_X_reg/reg_loop[126].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.741    
                         arrival time                          19.771    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 CPU/X_M_reg/reg_loop[14].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/M_W_reg/reg_loop[14].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.300ns  (logic 0.146ns (48.664%)  route 0.154ns (51.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns = ( 19.681 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.548ns = ( 19.452 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.564    19.452    CPU/X_M_reg/reg_loop[14].dff/clk_out1
    SLICE_X59Y88         FDCE                                         r  CPU/X_M_reg/reg_loop[14].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y88         FDCE (Prop_fdce_C_Q)         0.146    19.598 r  CPU/X_M_reg/reg_loop[14].dff/q_reg/Q
                         net (fo=3, routed)           0.154    19.752    CPU/M_W_reg/reg_loop[14].dff/q_reg_1
    SLICE_X59Y87         FDCE                                         r  CPU/M_W_reg/reg_loop[14].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.833    19.681    CPU/M_W_reg/reg_loop[14].dff/clk_out1
    SLICE_X59Y87         FDCE                                         r  CPU/M_W_reg/reg_loop[14].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.215    19.466    
                         clock uncertainty            0.180    19.645    
    SLICE_X59Y87         FDCE (Hold_fdce_C_D)         0.073    19.718    CPU/M_W_reg/reg_loop[14].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.718    
                         arrival time                          19.752    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 CPU/X_M_reg/reg_loop[3].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/M_W_reg/reg_loop[3].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.292ns  (logic 0.167ns (57.102%)  route 0.125ns (42.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns = ( 19.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.547ns = ( 19.453 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.565    19.453    CPU/X_M_reg/reg_loop[3].dff/clk_out1
    SLICE_X60Y90         FDCE                                         r  CPU/X_M_reg/reg_loop[3].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDCE (Prop_fdce_C_Q)         0.167    19.620 r  CPU/X_M_reg/reg_loop[3].dff/q_reg/Q
                         net (fo=3, routed)           0.125    19.745    CPU/M_W_reg/reg_loop[3].dff/q_reg_1
    SLICE_X60Y88         FDCE                                         r  CPU/M_W_reg/reg_loop[3].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.835    19.683    CPU/M_W_reg/reg_loop[3].dff/clk_out1
    SLICE_X60Y88         FDCE                                         r  CPU/M_W_reg/reg_loop[3].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.215    19.468    
                         clock uncertainty            0.180    19.647    
    SLICE_X60Y88         FDCE (Hold_fdce_C_D)         0.063    19.710    CPU/M_W_reg/reg_loop[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.710    
                         arrival time                          19.745    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[40].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[104].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.299ns  (logic 0.146ns (48.807%)  route 0.153ns (51.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns = ( 19.682 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 19.450 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.562    19.450    CPU/F_D_reg/reg_loop[40].dff/clk_out1
    SLICE_X65Y106        FDCE                                         r  CPU/F_D_reg/reg_loop[40].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y106        FDCE (Prop_fdce_C_Q)         0.146    19.596 r  CPU/F_D_reg/reg_loop[40].dff/q_reg/Q
                         net (fo=1, routed)           0.153    19.749    CPU/D_X_reg/reg_loop[104].dff/q_reg_4
    SLICE_X66Y106        FDCE                                         r  CPU/D_X_reg/reg_loop[104].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.834    19.682    CPU/D_X_reg/reg_loop[104].dff/clk_out1
    SLICE_X66Y106        FDCE                                         r  CPU/D_X_reg/reg_loop[104].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.216    19.466    
                         clock uncertainty            0.180    19.646    
    SLICE_X66Y106        FDCE (Hold_fdce_C_D)         0.063    19.709    CPU/D_X_reg/reg_loop[104].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.709    
                         arrival time                          19.749    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 VGAControllerInstance/Display/hPos_reg[7]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/Display/hPos_reg[9]_rep/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.207%)  route 0.117ns (35.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.633    -0.479    VGAControllerInstance/Display/clk_out1
    SLICE_X58Y48         FDCE                                         r  VGAControllerInstance/Display/hPos_reg[7]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.315 r  VGAControllerInstance/Display/hPos_reg[7]_rep__2/Q
                         net (fo=95, routed)          0.117    -0.198    VGAControllerInstance/Display/hPos_reg[7]_rep__2_n_0
    SLICE_X59Y48         LUT6 (Prop_lut6_I1_O)        0.045    -0.153 r  VGAControllerInstance/Display/hPos[9]_rep_i_1/O
                         net (fo=1, routed)           0.000    -0.153    VGAControllerInstance/Display/hPos[9]_rep_i_1_n_0
    SLICE_X59Y48         FDCE                                         r  VGAControllerInstance/Display/hPos_reg[9]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.908    -0.244    VGAControllerInstance/Display/clk_out1
    SLICE_X59Y48         FDCE                                         r  VGAControllerInstance/Display/hPos_reg[9]_rep/C
                         clock pessimism             -0.221    -0.466    
                         clock uncertainty            0.180    -0.286    
    SLICE_X59Y48         FDCE (Hold_fdce_C_D)         0.091    -0.195    VGAControllerInstance/Display/hPos_reg[9]_rep
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 VGAControllerInstance/Display/hPos_reg[7]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/Display/hPos_reg[9]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (64.010%)  route 0.118ns (35.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.633    -0.479    VGAControllerInstance/Display/clk_out1
    SLICE_X58Y48         FDCE                                         r  VGAControllerInstance/Display/hPos_reg[7]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.315 r  VGAControllerInstance/Display/hPos_reg[7]_rep__2/Q
                         net (fo=95, routed)          0.118    -0.197    VGAControllerInstance/Display/hPos_reg[7]_rep__2_n_0
    SLICE_X59Y48         LUT6 (Prop_lut6_I1_O)        0.045    -0.152 r  VGAControllerInstance/Display/hPos[9]_rep_i_1__0/O
                         net (fo=1, routed)           0.000    -0.152    VGAControllerInstance/Display/hPos[9]_rep_i_1__0_n_0
    SLICE_X59Y48         FDCE                                         r  VGAControllerInstance/Display/hPos_reg[9]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.908    -0.244    VGAControllerInstance/Display/clk_out1
    SLICE_X59Y48         FDCE                                         r  VGAControllerInstance/Display/hPos_reg[9]_rep__0/C
                         clock pessimism             -0.221    -0.466    
                         clock uncertainty            0.180    -0.286    
    SLICE_X59Y48         FDCE (Hold_fdce_C_D)         0.092    -0.194    VGAControllerInstance/Display/hPos_reg[9]_rep__0
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.042    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.386ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.386ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[13].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        16.224ns  (logic 2.319ns (14.294%)  route 13.905ns (85.706%))
  Logic Levels:           15  (LUT2=1 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.050ns = ( 37.950 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X55Y103        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDCE (Prop_fdce_C_Q)         0.459    18.021 f  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.518    19.538    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X55Y90         LUT5 (Prop_lut5_I0_O)        0.124    19.662 f  CPU/D_X_reg/reg_loop[29].dff/q_i_20__8/O
                         net (fo=15, routed)          0.861    20.524    CPU/X_M_reg/reg_loop[22].dff/bypass_from_mw_blt_A2
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124    20.648 f  CPU/X_M_reg/reg_loop[22].dff/q_i_12__27/O
                         net (fo=2, routed)           0.997    21.645    CPU/X_M_reg/reg_loop[22].dff/q_reg_2
    SLICE_X58Y88         LUT6 (Prop_lut6_I0_O)        0.124    21.769 f  CPU/X_M_reg/reg_loop[22].dff/q_i_13__27/O
                         net (fo=2, routed)           0.750    22.519    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180_1
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124    22.643 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.293    23.936    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X60Y95         LUT2 (Prop_lut2_I0_O)        0.124    24.060 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.498    24.558    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X61Y95         LUT6 (Prop_lut6_I1_O)        0.124    24.682 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.108    25.790    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X67Y99         LUT6 (Prop_lut6_I1_O)        0.124    25.914 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.851    26.765    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I0_O)        0.124    26.889 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.809    27.697    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I1_O)        0.124    27.821 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.991    28.812    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X61Y101        LUT6 (Prop_lut6_I4_O)        0.124    28.936 r  CPU/D_X_reg/reg_loop[29].dff/q_i_27/O
                         net (fo=4, routed)           0.414    29.350    CPU/D_X_reg/reg_loop[18].dff/q_i_15__3_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I3_O)        0.124    29.474 r  CPU/D_X_reg/reg_loop[18].dff/q_i_6__18/O
                         net (fo=2, routed)           0.818    30.292    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1
    SLICE_X61Y102        LUT5 (Prop_lut5_I1_O)        0.124    30.416 r  CPU/D_X_reg/reg_loop[29].dff/q_i_29/O
                         net (fo=4, routed)           0.937    31.353    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I0_O)        0.124    31.477 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    31.905    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X64Y99         LUT6 (Prop_lut6_I3_O)        0.124    32.029 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.499    32.529    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X63Y98         LUT6 (Prop_lut6_I0_O)        0.124    32.653 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.133    33.786    CPU/PC_reg/reg_loop[13].dff/in_enable0
    SLICE_X56Y105        FDCE                                         r  CPU/PC_reg/reg_loop[13].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.489    37.950    CPU/PC_reg/reg_loop[13].dff/clk_out1
    SLICE_X56Y105        FDCE                                         r  CPU/PC_reg/reg_loop[13].dff/q_reg/C
                         clock pessimism             -0.429    37.521    
                         clock uncertainty           -0.180    37.341    
    SLICE_X56Y105        FDCE (Setup_fdce_C_CE)      -0.169    37.172    CPU/PC_reg/reg_loop[13].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.172    
                         arrival time                         -33.786    
  -------------------------------------------------------------------
                         slack                                  3.386    

Slack (MET) :             3.386ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[14].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        16.224ns  (logic 2.319ns (14.294%)  route 13.905ns (85.706%))
  Logic Levels:           15  (LUT2=1 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.050ns = ( 37.950 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X55Y103        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDCE (Prop_fdce_C_Q)         0.459    18.021 f  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.518    19.538    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X55Y90         LUT5 (Prop_lut5_I0_O)        0.124    19.662 f  CPU/D_X_reg/reg_loop[29].dff/q_i_20__8/O
                         net (fo=15, routed)          0.861    20.524    CPU/X_M_reg/reg_loop[22].dff/bypass_from_mw_blt_A2
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124    20.648 f  CPU/X_M_reg/reg_loop[22].dff/q_i_12__27/O
                         net (fo=2, routed)           0.997    21.645    CPU/X_M_reg/reg_loop[22].dff/q_reg_2
    SLICE_X58Y88         LUT6 (Prop_lut6_I0_O)        0.124    21.769 f  CPU/X_M_reg/reg_loop[22].dff/q_i_13__27/O
                         net (fo=2, routed)           0.750    22.519    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180_1
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124    22.643 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.293    23.936    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X60Y95         LUT2 (Prop_lut2_I0_O)        0.124    24.060 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.498    24.558    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X61Y95         LUT6 (Prop_lut6_I1_O)        0.124    24.682 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.108    25.790    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X67Y99         LUT6 (Prop_lut6_I1_O)        0.124    25.914 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.851    26.765    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I0_O)        0.124    26.889 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.809    27.697    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I1_O)        0.124    27.821 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.991    28.812    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X61Y101        LUT6 (Prop_lut6_I4_O)        0.124    28.936 r  CPU/D_X_reg/reg_loop[29].dff/q_i_27/O
                         net (fo=4, routed)           0.414    29.350    CPU/D_X_reg/reg_loop[18].dff/q_i_15__3_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I3_O)        0.124    29.474 r  CPU/D_X_reg/reg_loop[18].dff/q_i_6__18/O
                         net (fo=2, routed)           0.818    30.292    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1
    SLICE_X61Y102        LUT5 (Prop_lut5_I1_O)        0.124    30.416 r  CPU/D_X_reg/reg_loop[29].dff/q_i_29/O
                         net (fo=4, routed)           0.937    31.353    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I0_O)        0.124    31.477 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    31.905    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X64Y99         LUT6 (Prop_lut6_I3_O)        0.124    32.029 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.499    32.529    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X63Y98         LUT6 (Prop_lut6_I0_O)        0.124    32.653 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.133    33.786    CPU/PC_reg/reg_loop[14].dff/in_enable0
    SLICE_X56Y105        FDCE                                         r  CPU/PC_reg/reg_loop[14].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.489    37.950    CPU/PC_reg/reg_loop[14].dff/clk_out1
    SLICE_X56Y105        FDCE                                         r  CPU/PC_reg/reg_loop[14].dff/q_reg/C
                         clock pessimism             -0.429    37.521    
                         clock uncertainty           -0.180    37.341    
    SLICE_X56Y105        FDCE (Setup_fdce_C_CE)      -0.169    37.172    CPU/PC_reg/reg_loop[14].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.172    
                         arrival time                         -33.786    
  -------------------------------------------------------------------
                         slack                                  3.386    

Slack (MET) :             3.430ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[15].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        16.180ns  (logic 2.319ns (14.332%)  route 13.861ns (85.668%))
  Logic Levels:           15  (LUT2=1 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.050ns = ( 37.950 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X55Y103        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDCE (Prop_fdce_C_Q)         0.459    18.021 f  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.518    19.538    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X55Y90         LUT5 (Prop_lut5_I0_O)        0.124    19.662 f  CPU/D_X_reg/reg_loop[29].dff/q_i_20__8/O
                         net (fo=15, routed)          0.861    20.524    CPU/X_M_reg/reg_loop[22].dff/bypass_from_mw_blt_A2
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124    20.648 f  CPU/X_M_reg/reg_loop[22].dff/q_i_12__27/O
                         net (fo=2, routed)           0.997    21.645    CPU/X_M_reg/reg_loop[22].dff/q_reg_2
    SLICE_X58Y88         LUT6 (Prop_lut6_I0_O)        0.124    21.769 f  CPU/X_M_reg/reg_loop[22].dff/q_i_13__27/O
                         net (fo=2, routed)           0.750    22.519    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180_1
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124    22.643 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.293    23.936    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X60Y95         LUT2 (Prop_lut2_I0_O)        0.124    24.060 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.498    24.558    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X61Y95         LUT6 (Prop_lut6_I1_O)        0.124    24.682 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.108    25.790    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X67Y99         LUT6 (Prop_lut6_I1_O)        0.124    25.914 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.851    26.765    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I0_O)        0.124    26.889 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.809    27.697    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I1_O)        0.124    27.821 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.991    28.812    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X61Y101        LUT6 (Prop_lut6_I4_O)        0.124    28.936 r  CPU/D_X_reg/reg_loop[29].dff/q_i_27/O
                         net (fo=4, routed)           0.414    29.350    CPU/D_X_reg/reg_loop[18].dff/q_i_15__3_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I3_O)        0.124    29.474 r  CPU/D_X_reg/reg_loop[18].dff/q_i_6__18/O
                         net (fo=2, routed)           0.818    30.292    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1
    SLICE_X61Y102        LUT5 (Prop_lut5_I1_O)        0.124    30.416 r  CPU/D_X_reg/reg_loop[29].dff/q_i_29/O
                         net (fo=4, routed)           0.937    31.353    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I0_O)        0.124    31.477 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    31.905    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X64Y99         LUT6 (Prop_lut6_I3_O)        0.124    32.029 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.499    32.529    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X63Y98         LUT6 (Prop_lut6_I0_O)        0.124    32.653 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.090    33.742    CPU/PC_reg/reg_loop[15].dff/in_enable0
    SLICE_X56Y104        FDCE                                         r  CPU/PC_reg/reg_loop[15].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.489    37.950    CPU/PC_reg/reg_loop[15].dff/clk_out1
    SLICE_X56Y104        FDCE                                         r  CPU/PC_reg/reg_loop[15].dff/q_reg/C
                         clock pessimism             -0.429    37.521    
                         clock uncertainty           -0.180    37.341    
    SLICE_X56Y104        FDCE (Setup_fdce_C_CE)      -0.169    37.172    CPU/PC_reg/reg_loop[15].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.172    
                         arrival time                         -33.742    
  -------------------------------------------------------------------
                         slack                                  3.430    

Slack (MET) :             3.447ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[26].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        16.063ns  (logic 2.319ns (14.437%)  route 13.744ns (85.563%))
  Logic Levels:           15  (LUT2=1 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 37.966 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X55Y103        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDCE (Prop_fdce_C_Q)         0.459    18.021 f  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.518    19.538    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X55Y90         LUT5 (Prop_lut5_I0_O)        0.124    19.662 f  CPU/D_X_reg/reg_loop[29].dff/q_i_20__8/O
                         net (fo=15, routed)          0.861    20.524    CPU/X_M_reg/reg_loop[22].dff/bypass_from_mw_blt_A2
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124    20.648 f  CPU/X_M_reg/reg_loop[22].dff/q_i_12__27/O
                         net (fo=2, routed)           0.997    21.645    CPU/X_M_reg/reg_loop[22].dff/q_reg_2
    SLICE_X58Y88         LUT6 (Prop_lut6_I0_O)        0.124    21.769 f  CPU/X_M_reg/reg_loop[22].dff/q_i_13__27/O
                         net (fo=2, routed)           0.750    22.519    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180_1
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124    22.643 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.293    23.936    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X60Y95         LUT2 (Prop_lut2_I0_O)        0.124    24.060 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.498    24.558    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X61Y95         LUT6 (Prop_lut6_I1_O)        0.124    24.682 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.108    25.790    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X67Y99         LUT6 (Prop_lut6_I1_O)        0.124    25.914 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.851    26.765    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I0_O)        0.124    26.889 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.809    27.697    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I1_O)        0.124    27.821 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.991    28.812    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X61Y101        LUT6 (Prop_lut6_I4_O)        0.124    28.936 r  CPU/D_X_reg/reg_loop[29].dff/q_i_27/O
                         net (fo=4, routed)           0.414    29.350    CPU/D_X_reg/reg_loop[18].dff/q_i_15__3_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I3_O)        0.124    29.474 r  CPU/D_X_reg/reg_loop[18].dff/q_i_6__18/O
                         net (fo=2, routed)           0.818    30.292    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1
    SLICE_X61Y102        LUT5 (Prop_lut5_I1_O)        0.124    30.416 r  CPU/D_X_reg/reg_loop[29].dff/q_i_29/O
                         net (fo=4, routed)           0.937    31.353    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I0_O)        0.124    31.477 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    31.905    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X64Y99         LUT6 (Prop_lut6_I3_O)        0.124    32.029 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.499    32.529    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X63Y98         LUT6 (Prop_lut6_I0_O)        0.124    32.653 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          0.973    33.625    CPU/PC_reg/reg_loop[26].dff/in_enable0
    SLICE_X55Y96         FDCE                                         r  CPU/PC_reg/reg_loop[26].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.504    37.966    CPU/PC_reg/reg_loop[26].dff/clk_out1
    SLICE_X55Y96         FDCE                                         r  CPU/PC_reg/reg_loop[26].dff/q_reg/C
                         clock pessimism             -0.509    37.457    
                         clock uncertainty           -0.180    37.278    
    SLICE_X55Y96         FDCE (Setup_fdce_C_CE)      -0.205    37.073    CPU/PC_reg/reg_loop[26].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.073    
                         arrival time                         -33.625    
  -------------------------------------------------------------------
                         slack                                  3.447    

Slack (MET) :             3.447ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[28].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        16.063ns  (logic 2.319ns (14.437%)  route 13.744ns (85.563%))
  Logic Levels:           15  (LUT2=1 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 37.966 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X55Y103        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDCE (Prop_fdce_C_Q)         0.459    18.021 f  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.518    19.538    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X55Y90         LUT5 (Prop_lut5_I0_O)        0.124    19.662 f  CPU/D_X_reg/reg_loop[29].dff/q_i_20__8/O
                         net (fo=15, routed)          0.861    20.524    CPU/X_M_reg/reg_loop[22].dff/bypass_from_mw_blt_A2
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124    20.648 f  CPU/X_M_reg/reg_loop[22].dff/q_i_12__27/O
                         net (fo=2, routed)           0.997    21.645    CPU/X_M_reg/reg_loop[22].dff/q_reg_2
    SLICE_X58Y88         LUT6 (Prop_lut6_I0_O)        0.124    21.769 f  CPU/X_M_reg/reg_loop[22].dff/q_i_13__27/O
                         net (fo=2, routed)           0.750    22.519    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180_1
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124    22.643 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.293    23.936    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X60Y95         LUT2 (Prop_lut2_I0_O)        0.124    24.060 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.498    24.558    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X61Y95         LUT6 (Prop_lut6_I1_O)        0.124    24.682 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.108    25.790    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X67Y99         LUT6 (Prop_lut6_I1_O)        0.124    25.914 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.851    26.765    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I0_O)        0.124    26.889 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.809    27.697    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I1_O)        0.124    27.821 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.991    28.812    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X61Y101        LUT6 (Prop_lut6_I4_O)        0.124    28.936 r  CPU/D_X_reg/reg_loop[29].dff/q_i_27/O
                         net (fo=4, routed)           0.414    29.350    CPU/D_X_reg/reg_loop[18].dff/q_i_15__3_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I3_O)        0.124    29.474 r  CPU/D_X_reg/reg_loop[18].dff/q_i_6__18/O
                         net (fo=2, routed)           0.818    30.292    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1
    SLICE_X61Y102        LUT5 (Prop_lut5_I1_O)        0.124    30.416 r  CPU/D_X_reg/reg_loop[29].dff/q_i_29/O
                         net (fo=4, routed)           0.937    31.353    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I0_O)        0.124    31.477 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    31.905    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X64Y99         LUT6 (Prop_lut6_I3_O)        0.124    32.029 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.499    32.529    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X63Y98         LUT6 (Prop_lut6_I0_O)        0.124    32.653 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          0.973    33.625    CPU/PC_reg/reg_loop[28].dff/in_enable0
    SLICE_X55Y96         FDCE                                         r  CPU/PC_reg/reg_loop[28].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.504    37.966    CPU/PC_reg/reg_loop[28].dff/clk_out1
    SLICE_X55Y96         FDCE                                         r  CPU/PC_reg/reg_loop[28].dff/q_reg/C
                         clock pessimism             -0.509    37.457    
                         clock uncertainty           -0.180    37.278    
    SLICE_X55Y96         FDCE (Setup_fdce_C_CE)      -0.205    37.073    CPU/PC_reg/reg_loop[28].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.073    
                         arrival time                         -33.625    
  -------------------------------------------------------------------
                         slack                                  3.447    

Slack (MET) :             3.460ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[11].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        16.155ns  (logic 2.319ns (14.355%)  route 13.836ns (85.645%))
  Logic Levels:           15  (LUT2=1 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 37.954 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X55Y103        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDCE (Prop_fdce_C_Q)         0.459    18.021 f  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.518    19.538    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X55Y90         LUT5 (Prop_lut5_I0_O)        0.124    19.662 f  CPU/D_X_reg/reg_loop[29].dff/q_i_20__8/O
                         net (fo=15, routed)          0.861    20.524    CPU/X_M_reg/reg_loop[22].dff/bypass_from_mw_blt_A2
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124    20.648 f  CPU/X_M_reg/reg_loop[22].dff/q_i_12__27/O
                         net (fo=2, routed)           0.997    21.645    CPU/X_M_reg/reg_loop[22].dff/q_reg_2
    SLICE_X58Y88         LUT6 (Prop_lut6_I0_O)        0.124    21.769 f  CPU/X_M_reg/reg_loop[22].dff/q_i_13__27/O
                         net (fo=2, routed)           0.750    22.519    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180_1
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124    22.643 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.293    23.936    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X60Y95         LUT2 (Prop_lut2_I0_O)        0.124    24.060 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.498    24.558    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X61Y95         LUT6 (Prop_lut6_I1_O)        0.124    24.682 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.108    25.790    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X67Y99         LUT6 (Prop_lut6_I1_O)        0.124    25.914 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.851    26.765    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I0_O)        0.124    26.889 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.809    27.697    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I1_O)        0.124    27.821 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.991    28.812    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X61Y101        LUT6 (Prop_lut6_I4_O)        0.124    28.936 r  CPU/D_X_reg/reg_loop[29].dff/q_i_27/O
                         net (fo=4, routed)           0.414    29.350    CPU/D_X_reg/reg_loop[18].dff/q_i_15__3_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I3_O)        0.124    29.474 r  CPU/D_X_reg/reg_loop[18].dff/q_i_6__18/O
                         net (fo=2, routed)           0.818    30.292    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1
    SLICE_X61Y102        LUT5 (Prop_lut5_I1_O)        0.124    30.416 r  CPU/D_X_reg/reg_loop[29].dff/q_i_29/O
                         net (fo=4, routed)           0.937    31.353    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I0_O)        0.124    31.477 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    31.905    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X64Y99         LUT6 (Prop_lut6_I3_O)        0.124    32.029 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.499    32.529    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X63Y98         LUT6 (Prop_lut6_I0_O)        0.124    32.653 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.064    33.716    CPU/PC_reg/reg_loop[11].dff/in_enable0
    SLICE_X58Y106        FDCE                                         r  CPU/PC_reg/reg_loop[11].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.493    37.954    CPU/PC_reg/reg_loop[11].dff/clk_out1
    SLICE_X58Y106        FDCE                                         r  CPU/PC_reg/reg_loop[11].dff/q_reg/C
                         clock pessimism             -0.429    37.525    
                         clock uncertainty           -0.180    37.345    
    SLICE_X58Y106        FDCE (Setup_fdce_C_CE)      -0.169    37.176    CPU/PC_reg/reg_loop[11].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.176    
                         arrival time                         -33.716    
  -------------------------------------------------------------------
                         slack                                  3.460    

Slack (MET) :             3.514ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[6].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        16.102ns  (logic 2.319ns (14.402%)  route 13.783ns (85.598%))
  Logic Levels:           15  (LUT2=1 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 37.955 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X55Y103        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDCE (Prop_fdce_C_Q)         0.459    18.021 f  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.518    19.538    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X55Y90         LUT5 (Prop_lut5_I0_O)        0.124    19.662 f  CPU/D_X_reg/reg_loop[29].dff/q_i_20__8/O
                         net (fo=15, routed)          0.861    20.524    CPU/X_M_reg/reg_loop[22].dff/bypass_from_mw_blt_A2
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124    20.648 f  CPU/X_M_reg/reg_loop[22].dff/q_i_12__27/O
                         net (fo=2, routed)           0.997    21.645    CPU/X_M_reg/reg_loop[22].dff/q_reg_2
    SLICE_X58Y88         LUT6 (Prop_lut6_I0_O)        0.124    21.769 f  CPU/X_M_reg/reg_loop[22].dff/q_i_13__27/O
                         net (fo=2, routed)           0.750    22.519    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180_1
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124    22.643 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.293    23.936    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X60Y95         LUT2 (Prop_lut2_I0_O)        0.124    24.060 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.498    24.558    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X61Y95         LUT6 (Prop_lut6_I1_O)        0.124    24.682 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.108    25.790    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X67Y99         LUT6 (Prop_lut6_I1_O)        0.124    25.914 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.851    26.765    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I0_O)        0.124    26.889 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.809    27.697    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I1_O)        0.124    27.821 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.991    28.812    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X61Y101        LUT6 (Prop_lut6_I4_O)        0.124    28.936 r  CPU/D_X_reg/reg_loop[29].dff/q_i_27/O
                         net (fo=4, routed)           0.414    29.350    CPU/D_X_reg/reg_loop[18].dff/q_i_15__3_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I3_O)        0.124    29.474 r  CPU/D_X_reg/reg_loop[18].dff/q_i_6__18/O
                         net (fo=2, routed)           0.818    30.292    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1
    SLICE_X61Y102        LUT5 (Prop_lut5_I1_O)        0.124    30.416 r  CPU/D_X_reg/reg_loop[29].dff/q_i_29/O
                         net (fo=4, routed)           0.937    31.353    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I0_O)        0.124    31.477 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    31.905    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X64Y99         LUT6 (Prop_lut6_I3_O)        0.124    32.029 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.499    32.529    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X63Y98         LUT6 (Prop_lut6_I0_O)        0.124    32.653 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.011    33.664    CPU/PC_reg/reg_loop[6].dff/in_enable0
    SLICE_X62Y107        FDCE                                         r  CPU/PC_reg/reg_loop[6].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.494    37.955    CPU/PC_reg/reg_loop[6].dff/clk_out1
    SLICE_X62Y107        FDCE                                         r  CPU/PC_reg/reg_loop[6].dff/q_reg/C
                         clock pessimism             -0.429    37.526    
                         clock uncertainty           -0.180    37.346    
    SLICE_X62Y107        FDCE (Setup_fdce_C_CE)      -0.169    37.177    CPU/PC_reg/reg_loop[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.177    
                         arrival time                         -33.664    
  -------------------------------------------------------------------
                         slack                                  3.514    

Slack (MET) :             3.516ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[27].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        16.032ns  (logic 2.319ns (14.465%)  route 13.713ns (85.535%))
  Logic Levels:           15  (LUT2=1 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 37.967 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X55Y103        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDCE (Prop_fdce_C_Q)         0.459    18.021 f  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.518    19.538    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X55Y90         LUT5 (Prop_lut5_I0_O)        0.124    19.662 f  CPU/D_X_reg/reg_loop[29].dff/q_i_20__8/O
                         net (fo=15, routed)          0.861    20.524    CPU/X_M_reg/reg_loop[22].dff/bypass_from_mw_blt_A2
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124    20.648 f  CPU/X_M_reg/reg_loop[22].dff/q_i_12__27/O
                         net (fo=2, routed)           0.997    21.645    CPU/X_M_reg/reg_loop[22].dff/q_reg_2
    SLICE_X58Y88         LUT6 (Prop_lut6_I0_O)        0.124    21.769 f  CPU/X_M_reg/reg_loop[22].dff/q_i_13__27/O
                         net (fo=2, routed)           0.750    22.519    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180_1
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124    22.643 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.293    23.936    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X60Y95         LUT2 (Prop_lut2_I0_O)        0.124    24.060 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.498    24.558    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X61Y95         LUT6 (Prop_lut6_I1_O)        0.124    24.682 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.108    25.790    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X67Y99         LUT6 (Prop_lut6_I1_O)        0.124    25.914 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.851    26.765    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I0_O)        0.124    26.889 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.809    27.697    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I1_O)        0.124    27.821 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.991    28.812    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X61Y101        LUT6 (Prop_lut6_I4_O)        0.124    28.936 r  CPU/D_X_reg/reg_loop[29].dff/q_i_27/O
                         net (fo=4, routed)           0.414    29.350    CPU/D_X_reg/reg_loop[18].dff/q_i_15__3_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I3_O)        0.124    29.474 r  CPU/D_X_reg/reg_loop[18].dff/q_i_6__18/O
                         net (fo=2, routed)           0.818    30.292    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1
    SLICE_X61Y102        LUT5 (Prop_lut5_I1_O)        0.124    30.416 r  CPU/D_X_reg/reg_loop[29].dff/q_i_29/O
                         net (fo=4, routed)           0.937    31.353    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I0_O)        0.124    31.477 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    31.905    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X64Y99         LUT6 (Prop_lut6_I3_O)        0.124    32.029 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.499    32.529    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X63Y98         LUT6 (Prop_lut6_I0_O)        0.124    32.653 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          0.941    33.594    CPU/PC_reg/reg_loop[27].dff/in_enable0
    SLICE_X56Y95         FDCE                                         r  CPU/PC_reg/reg_loop[27].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.505    37.967    CPU/PC_reg/reg_loop[27].dff/clk_out1
    SLICE_X56Y95         FDCE                                         r  CPU/PC_reg/reg_loop[27].dff/q_reg/C
                         clock pessimism             -0.509    37.458    
                         clock uncertainty           -0.180    37.279    
    SLICE_X56Y95         FDCE (Setup_fdce_C_CE)      -0.169    37.110    CPU/PC_reg/reg_loop[27].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.110    
                         arrival time                         -33.594    
  -------------------------------------------------------------------
                         slack                                  3.516    

Slack (MET) :             3.516ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[29].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        16.032ns  (logic 2.319ns (14.465%)  route 13.713ns (85.535%))
  Logic Levels:           15  (LUT2=1 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 37.967 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X55Y103        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDCE (Prop_fdce_C_Q)         0.459    18.021 f  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.518    19.538    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X55Y90         LUT5 (Prop_lut5_I0_O)        0.124    19.662 f  CPU/D_X_reg/reg_loop[29].dff/q_i_20__8/O
                         net (fo=15, routed)          0.861    20.524    CPU/X_M_reg/reg_loop[22].dff/bypass_from_mw_blt_A2
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124    20.648 f  CPU/X_M_reg/reg_loop[22].dff/q_i_12__27/O
                         net (fo=2, routed)           0.997    21.645    CPU/X_M_reg/reg_loop[22].dff/q_reg_2
    SLICE_X58Y88         LUT6 (Prop_lut6_I0_O)        0.124    21.769 f  CPU/X_M_reg/reg_loop[22].dff/q_i_13__27/O
                         net (fo=2, routed)           0.750    22.519    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180_1
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124    22.643 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.293    23.936    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X60Y95         LUT2 (Prop_lut2_I0_O)        0.124    24.060 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.498    24.558    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X61Y95         LUT6 (Prop_lut6_I1_O)        0.124    24.682 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.108    25.790    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X67Y99         LUT6 (Prop_lut6_I1_O)        0.124    25.914 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.851    26.765    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I0_O)        0.124    26.889 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.809    27.697    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I1_O)        0.124    27.821 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.991    28.812    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X61Y101        LUT6 (Prop_lut6_I4_O)        0.124    28.936 r  CPU/D_X_reg/reg_loop[29].dff/q_i_27/O
                         net (fo=4, routed)           0.414    29.350    CPU/D_X_reg/reg_loop[18].dff/q_i_15__3_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I3_O)        0.124    29.474 r  CPU/D_X_reg/reg_loop[18].dff/q_i_6__18/O
                         net (fo=2, routed)           0.818    30.292    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1
    SLICE_X61Y102        LUT5 (Prop_lut5_I1_O)        0.124    30.416 r  CPU/D_X_reg/reg_loop[29].dff/q_i_29/O
                         net (fo=4, routed)           0.937    31.353    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I0_O)        0.124    31.477 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    31.905    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X64Y99         LUT6 (Prop_lut6_I3_O)        0.124    32.029 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.499    32.529    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X63Y98         LUT6 (Prop_lut6_I0_O)        0.124    32.653 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          0.941    33.594    CPU/PC_reg/reg_loop[29].dff/in_enable0
    SLICE_X56Y95         FDCE                                         r  CPU/PC_reg/reg_loop[29].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.505    37.967    CPU/PC_reg/reg_loop[29].dff/clk_out1
    SLICE_X56Y95         FDCE                                         r  CPU/PC_reg/reg_loop[29].dff/q_reg/C
                         clock pessimism             -0.509    37.458    
                         clock uncertainty           -0.180    37.279    
    SLICE_X56Y95         FDCE (Setup_fdce_C_CE)      -0.169    37.110    CPU/PC_reg/reg_loop[29].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.110    
                         arrival time                         -33.594    
  -------------------------------------------------------------------
                         slack                                  3.516    

Slack (MET) :             3.516ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[30].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        16.032ns  (logic 2.319ns (14.465%)  route 13.713ns (85.535%))
  Logic Levels:           15  (LUT2=1 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 37.967 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X55Y103        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDCE (Prop_fdce_C_Q)         0.459    18.021 f  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.518    19.538    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X55Y90         LUT5 (Prop_lut5_I0_O)        0.124    19.662 f  CPU/D_X_reg/reg_loop[29].dff/q_i_20__8/O
                         net (fo=15, routed)          0.861    20.524    CPU/X_M_reg/reg_loop[22].dff/bypass_from_mw_blt_A2
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124    20.648 f  CPU/X_M_reg/reg_loop[22].dff/q_i_12__27/O
                         net (fo=2, routed)           0.997    21.645    CPU/X_M_reg/reg_loop[22].dff/q_reg_2
    SLICE_X58Y88         LUT6 (Prop_lut6_I0_O)        0.124    21.769 f  CPU/X_M_reg/reg_loop[22].dff/q_i_13__27/O
                         net (fo=2, routed)           0.750    22.519    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180_1
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124    22.643 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.293    23.936    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X60Y95         LUT2 (Prop_lut2_I0_O)        0.124    24.060 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.498    24.558    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X61Y95         LUT6 (Prop_lut6_I1_O)        0.124    24.682 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.108    25.790    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X67Y99         LUT6 (Prop_lut6_I1_O)        0.124    25.914 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.851    26.765    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I0_O)        0.124    26.889 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.809    27.697    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I1_O)        0.124    27.821 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.991    28.812    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X61Y101        LUT6 (Prop_lut6_I4_O)        0.124    28.936 r  CPU/D_X_reg/reg_loop[29].dff/q_i_27/O
                         net (fo=4, routed)           0.414    29.350    CPU/D_X_reg/reg_loop[18].dff/q_i_15__3_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I3_O)        0.124    29.474 r  CPU/D_X_reg/reg_loop[18].dff/q_i_6__18/O
                         net (fo=2, routed)           0.818    30.292    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1
    SLICE_X61Y102        LUT5 (Prop_lut5_I1_O)        0.124    30.416 r  CPU/D_X_reg/reg_loop[29].dff/q_i_29/O
                         net (fo=4, routed)           0.937    31.353    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I0_O)        0.124    31.477 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    31.905    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X64Y99         LUT6 (Prop_lut6_I3_O)        0.124    32.029 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.499    32.529    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X63Y98         LUT6 (Prop_lut6_I0_O)        0.124    32.653 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          0.941    33.594    CPU/PC_reg/reg_loop[30].dff/in_enable0
    SLICE_X56Y95         FDCE                                         r  CPU/PC_reg/reg_loop[30].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.505    37.967    CPU/PC_reg/reg_loop[30].dff/clk_out1
    SLICE_X56Y95         FDCE                                         r  CPU/PC_reg/reg_loop[30].dff/q_reg/C
                         clock pessimism             -0.509    37.458    
                         clock uncertainty           -0.180    37.279    
    SLICE_X56Y95         FDCE (Setup_fdce_C_CE)      -0.169    37.110    CPU/PC_reg/reg_loop[30].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.110    
                         arrival time                         -33.594    
  -------------------------------------------------------------------
                         slack                                  3.516    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[57].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[121].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.289ns  (logic 0.146ns (50.495%)  route 0.143ns (49.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns = ( 19.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.546ns = ( 19.454 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.566    19.454    CPU/F_D_reg/reg_loop[57].dff/clk_out1
    SLICE_X57Y97         FDCE                                         r  CPU/F_D_reg/reg_loop[57].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDCE (Prop_fdce_C_Q)         0.146    19.600 r  CPU/F_D_reg/reg_loop[57].dff/q_reg/Q
                         net (fo=1, routed)           0.143    19.743    CPU/D_X_reg/reg_loop[121].dff/q_reg_1
    SLICE_X57Y96         FDCE                                         r  CPU/D_X_reg/reg_loop[121].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.835    19.683    CPU/D_X_reg/reg_loop[121].dff/clk_out1
    SLICE_X57Y96         FDCE                                         r  CPU/D_X_reg/reg_loop[121].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.214    19.469    
                         clock uncertainty            0.180    19.648    
    SLICE_X57Y96         FDCE (Hold_fdce_C_D)         0.077    19.725    CPU/D_X_reg/reg_loop[121].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.725    
                         arrival time                          19.743    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[37].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[101].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.279ns  (logic 0.167ns (59.855%)  route 0.112ns (40.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns = ( 19.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.544ns = ( 19.456 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.568    19.456    CPU/F_D_reg/reg_loop[37].dff/clk_out1
    SLICE_X62Y96         FDCE                                         r  CPU/F_D_reg/reg_loop[37].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDCE (Prop_fdce_C_Q)         0.167    19.623 r  CPU/F_D_reg/reg_loop[37].dff/q_reg/Q
                         net (fo=1, routed)           0.112    19.735    CPU/D_X_reg/reg_loop[101].dff/q_reg_1
    SLICE_X62Y97         FDCE                                         r  CPU/D_X_reg/reg_loop[101].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.840    19.688    CPU/D_X_reg/reg_loop[101].dff/clk_out1
    SLICE_X62Y97         FDCE                                         r  CPU/D_X_reg/reg_loop[101].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.215    19.473    
                         clock uncertainty            0.180    19.652    
    SLICE_X62Y97         FDCE (Hold_fdce_C_D)         0.063    19.715    CPU/D_X_reg/reg_loop[101].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.715    
                         arrival time                          19.735    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[58].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[122].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.290ns  (logic 0.146ns (50.321%)  route 0.144ns (49.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns = ( 19.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.546ns = ( 19.454 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.566    19.454    CPU/F_D_reg/reg_loop[58].dff/clk_out1
    SLICE_X57Y97         FDCE                                         r  CPU/F_D_reg/reg_loop[58].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDCE (Prop_fdce_C_Q)         0.146    19.600 r  CPU/F_D_reg/reg_loop[58].dff/q_reg/Q
                         net (fo=1, routed)           0.144    19.744    CPU/D_X_reg/reg_loop[122].dff/q_reg_1
    SLICE_X57Y96         FDCE                                         r  CPU/D_X_reg/reg_loop[122].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.835    19.683    CPU/D_X_reg/reg_loop[122].dff/clk_out1
    SLICE_X57Y96         FDCE                                         r  CPU/D_X_reg/reg_loop[122].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.214    19.469    
                         clock uncertainty            0.180    19.648    
    SLICE_X57Y96         FDCE (Hold_fdce_C_D)         0.073    19.721    CPU/D_X_reg/reg_loop[122].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.721    
                         arrival time                          19.744    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 CPU/X_M_reg/reg_loop[2].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/M_W_reg/reg_loop[2].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.295ns  (logic 0.167ns (56.552%)  route 0.128ns (43.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns = ( 19.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.548ns = ( 19.452 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.564    19.452    CPU/X_M_reg/reg_loop[2].dff/clk_out1
    SLICE_X60Y88         FDCE                                         r  CPU/X_M_reg/reg_loop[2].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDCE (Prop_fdce_C_Q)         0.167    19.619 r  CPU/X_M_reg/reg_loop[2].dff/q_reg/Q
                         net (fo=3, routed)           0.128    19.747    CPU/M_W_reg/reg_loop[2].dff/q_reg_1
    SLICE_X61Y88         FDCE                                         r  CPU/M_W_reg/reg_loop[2].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.835    19.683    CPU/M_W_reg/reg_loop[2].dff/clk_out1
    SLICE_X61Y88         FDCE                                         r  CPU/M_W_reg/reg_loop[2].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.218    19.465    
                         clock uncertainty            0.180    19.644    
    SLICE_X61Y88         FDCE (Hold_fdce_C_D)         0.077    19.721    CPU/M_W_reg/reg_loop[2].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.721    
                         arrival time                          19.747    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[62].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[126].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.319ns  (logic 0.146ns (45.736%)  route 0.173ns (54.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns = ( 19.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.548ns = ( 19.452 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.564    19.452    CPU/F_D_reg/reg_loop[62].dff/clk_out1
    SLICE_X55Y95         FDCE                                         r  CPU/F_D_reg/reg_loop[62].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDCE (Prop_fdce_C_Q)         0.146    19.598 r  CPU/F_D_reg/reg_loop[62].dff/q_reg/Q
                         net (fo=1, routed)           0.173    19.771    CPU/D_X_reg/reg_loop[126].dff/q_reg_1
    SLICE_X57Y95         FDCE                                         r  CPU/D_X_reg/reg_loop[126].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.835    19.683    CPU/D_X_reg/reg_loop[126].dff/clk_out1
    SLICE_X57Y95         FDCE                                         r  CPU/D_X_reg/reg_loop[126].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.194    19.489    
                         clock uncertainty            0.180    19.668    
    SLICE_X57Y95         FDCE (Hold_fdce_C_D)         0.073    19.741    CPU/D_X_reg/reg_loop[126].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.741    
                         arrival time                          19.771    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 CPU/X_M_reg/reg_loop[14].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/M_W_reg/reg_loop[14].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.300ns  (logic 0.146ns (48.664%)  route 0.154ns (51.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns = ( 19.681 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.548ns = ( 19.452 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.564    19.452    CPU/X_M_reg/reg_loop[14].dff/clk_out1
    SLICE_X59Y88         FDCE                                         r  CPU/X_M_reg/reg_loop[14].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y88         FDCE (Prop_fdce_C_Q)         0.146    19.598 r  CPU/X_M_reg/reg_loop[14].dff/q_reg/Q
                         net (fo=3, routed)           0.154    19.752    CPU/M_W_reg/reg_loop[14].dff/q_reg_1
    SLICE_X59Y87         FDCE                                         r  CPU/M_W_reg/reg_loop[14].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.833    19.681    CPU/M_W_reg/reg_loop[14].dff/clk_out1
    SLICE_X59Y87         FDCE                                         r  CPU/M_W_reg/reg_loop[14].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.215    19.466    
                         clock uncertainty            0.180    19.645    
    SLICE_X59Y87         FDCE (Hold_fdce_C_D)         0.073    19.718    CPU/M_W_reg/reg_loop[14].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.718    
                         arrival time                          19.752    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 CPU/X_M_reg/reg_loop[3].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/M_W_reg/reg_loop[3].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.292ns  (logic 0.167ns (57.102%)  route 0.125ns (42.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns = ( 19.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.547ns = ( 19.453 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.565    19.453    CPU/X_M_reg/reg_loop[3].dff/clk_out1
    SLICE_X60Y90         FDCE                                         r  CPU/X_M_reg/reg_loop[3].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDCE (Prop_fdce_C_Q)         0.167    19.620 r  CPU/X_M_reg/reg_loop[3].dff/q_reg/Q
                         net (fo=3, routed)           0.125    19.745    CPU/M_W_reg/reg_loop[3].dff/q_reg_1
    SLICE_X60Y88         FDCE                                         r  CPU/M_W_reg/reg_loop[3].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.835    19.683    CPU/M_W_reg/reg_loop[3].dff/clk_out1
    SLICE_X60Y88         FDCE                                         r  CPU/M_W_reg/reg_loop[3].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.215    19.468    
                         clock uncertainty            0.180    19.647    
    SLICE_X60Y88         FDCE (Hold_fdce_C_D)         0.063    19.710    CPU/M_W_reg/reg_loop[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.710    
                         arrival time                          19.745    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[40].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[104].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.299ns  (logic 0.146ns (48.807%)  route 0.153ns (51.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns = ( 19.682 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 19.450 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.562    19.450    CPU/F_D_reg/reg_loop[40].dff/clk_out1
    SLICE_X65Y106        FDCE                                         r  CPU/F_D_reg/reg_loop[40].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y106        FDCE (Prop_fdce_C_Q)         0.146    19.596 r  CPU/F_D_reg/reg_loop[40].dff/q_reg/Q
                         net (fo=1, routed)           0.153    19.749    CPU/D_X_reg/reg_loop[104].dff/q_reg_4
    SLICE_X66Y106        FDCE                                         r  CPU/D_X_reg/reg_loop[104].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.834    19.682    CPU/D_X_reg/reg_loop[104].dff/clk_out1
    SLICE_X66Y106        FDCE                                         r  CPU/D_X_reg/reg_loop[104].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.216    19.466    
                         clock uncertainty            0.180    19.646    
    SLICE_X66Y106        FDCE (Hold_fdce_C_D)         0.063    19.709    CPU/D_X_reg/reg_loop[104].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.709    
                         arrival time                          19.749    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 VGAControllerInstance/Display/hPos_reg[7]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/Display/hPos_reg[9]_rep/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.207%)  route 0.117ns (35.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.633    -0.479    VGAControllerInstance/Display/clk_out1
    SLICE_X58Y48         FDCE                                         r  VGAControllerInstance/Display/hPos_reg[7]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.315 r  VGAControllerInstance/Display/hPos_reg[7]_rep__2/Q
                         net (fo=95, routed)          0.117    -0.198    VGAControllerInstance/Display/hPos_reg[7]_rep__2_n_0
    SLICE_X59Y48         LUT6 (Prop_lut6_I1_O)        0.045    -0.153 r  VGAControllerInstance/Display/hPos[9]_rep_i_1/O
                         net (fo=1, routed)           0.000    -0.153    VGAControllerInstance/Display/hPos[9]_rep_i_1_n_0
    SLICE_X59Y48         FDCE                                         r  VGAControllerInstance/Display/hPos_reg[9]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.908    -0.244    VGAControllerInstance/Display/clk_out1
    SLICE_X59Y48         FDCE                                         r  VGAControllerInstance/Display/hPos_reg[9]_rep/C
                         clock pessimism             -0.221    -0.466    
                         clock uncertainty            0.180    -0.286    
    SLICE_X59Y48         FDCE (Hold_fdce_C_D)         0.091    -0.195    VGAControllerInstance/Display/hPos_reg[9]_rep
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 VGAControllerInstance/Display/hPos_reg[7]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/Display/hPos_reg[9]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (64.010%)  route 0.118ns (35.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.633    -0.479    VGAControllerInstance/Display/clk_out1
    SLICE_X58Y48         FDCE                                         r  VGAControllerInstance/Display/hPos_reg[7]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.315 r  VGAControllerInstance/Display/hPos_reg[7]_rep__2/Q
                         net (fo=95, routed)          0.118    -0.197    VGAControllerInstance/Display/hPos_reg[7]_rep__2_n_0
    SLICE_X59Y48         LUT6 (Prop_lut6_I1_O)        0.045    -0.152 r  VGAControllerInstance/Display/hPos[9]_rep_i_1__0/O
                         net (fo=1, routed)           0.000    -0.152    VGAControllerInstance/Display/hPos[9]_rep_i_1__0_n_0
    SLICE_X59Y48         FDCE                                         r  VGAControllerInstance/Display/hPos_reg[9]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.908    -0.244    VGAControllerInstance/Display/clk_out1
    SLICE_X59Y48         FDCE                                         r  VGAControllerInstance/Display/hPos_reg[9]_rep__0/C
                         clock pessimism             -0.221    -0.466    
                         clock uncertainty            0.180    -0.286    
    SLICE_X59Y48         FDCE (Hold_fdce_C_D)         0.092    -0.194    VGAControllerInstance/Display/hPos_reg[9]_rep__0
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.042    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.548ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.741ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[2].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.663ns  (logic 0.896ns (11.692%)  route 6.767ns (88.308%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 38.059 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X54Y105        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.267    19.353    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X56Y94         LUT5 (Prop_lut5_I1_O)        0.124    19.477 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.897    20.375    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X62Y97         LUT3 (Prop_lut3_I2_O)        0.124    20.499 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.679    21.177    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X63Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.301 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.924    25.225    CPU/multdiv_unit/div_unit/working_register/reg_loop[2].dff/reset_state
    SLICE_X75Y93         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[2].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.597    38.059    CPU/multdiv_unit/div_unit/working_register/reg_loop[2].dff/clk_out1
    SLICE_X75Y93         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[2].dff/q_reg/C
                         clock pessimism             -0.509    37.550    
                         clock uncertainty           -0.180    37.371    
    SLICE_X75Y93         FDCE (Recov_fdce_C_CLR)     -0.405    36.966    CPU/multdiv_unit/div_unit/working_register/reg_loop[2].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.966    
                         arrival time                         -25.225    
  -------------------------------------------------------------------
                         slack                                 11.741    

Slack (MET) :             11.741ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[6].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.663ns  (logic 0.896ns (11.692%)  route 6.767ns (88.308%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 38.059 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X54Y105        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.267    19.353    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X56Y94         LUT5 (Prop_lut5_I1_O)        0.124    19.477 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.897    20.375    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X62Y97         LUT3 (Prop_lut3_I2_O)        0.124    20.499 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.679    21.177    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X63Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.301 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.924    25.225    CPU/multdiv_unit/div_unit/working_register/reg_loop[6].dff/reset_state
    SLICE_X75Y93         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[6].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.597    38.059    CPU/multdiv_unit/div_unit/working_register/reg_loop[6].dff/clk_out1
    SLICE_X75Y93         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[6].dff/q_reg/C
                         clock pessimism             -0.509    37.550    
                         clock uncertainty           -0.180    37.371    
    SLICE_X75Y93         FDCE (Recov_fdce_C_CLR)     -0.405    36.966    CPU/multdiv_unit/div_unit/working_register/reg_loop[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.966    
                         arrival time                         -25.225    
  -------------------------------------------------------------------
                         slack                                 11.741    

Slack (MET) :             11.741ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_unit/product_reg/reg_loop[1].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.663ns  (logic 0.896ns (11.692%)  route 6.767ns (88.308%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 38.059 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X54Y105        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.267    19.353    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X56Y94         LUT5 (Prop_lut5_I1_O)        0.124    19.477 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.897    20.375    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X62Y97         LUT3 (Prop_lut3_I2_O)        0.124    20.499 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.679    21.177    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X63Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.301 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.924    25.225    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[1].dff/reset_state
    SLICE_X75Y93         FDCE                                         f  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[1].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.597    38.059    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[1].dff/clk_out1
    SLICE_X75Y93         FDCE                                         r  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[1].dff/q_reg/C
                         clock pessimism             -0.509    37.550    
                         clock uncertainty           -0.180    37.371    
    SLICE_X75Y93         FDCE (Recov_fdce_C_CLR)     -0.405    36.966    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[1].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.966    
                         arrival time                         -25.225    
  -------------------------------------------------------------------
                         slack                                 11.741    

Slack (MET) :             11.741ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_unit/product_reg/reg_loop[2].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.663ns  (logic 0.896ns (11.692%)  route 6.767ns (88.308%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 38.059 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X54Y105        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.267    19.353    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X56Y94         LUT5 (Prop_lut5_I1_O)        0.124    19.477 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.897    20.375    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X62Y97         LUT3 (Prop_lut3_I2_O)        0.124    20.499 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.679    21.177    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X63Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.301 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.924    25.225    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[2].dff/reset_state
    SLICE_X75Y93         FDCE                                         f  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[2].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.597    38.059    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[2].dff/clk_out1
    SLICE_X75Y93         FDCE                                         r  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[2].dff/q_reg/C
                         clock pessimism             -0.509    37.550    
                         clock uncertainty           -0.180    37.371    
    SLICE_X75Y93         FDCE (Recov_fdce_C_CLR)     -0.405    36.966    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[2].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.966    
                         arrival time                         -25.225    
  -------------------------------------------------------------------
                         slack                                 11.741    

Slack (MET) :             11.827ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[31].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.663ns  (logic 0.896ns (11.692%)  route 6.767ns (88.308%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 38.059 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X54Y105        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.267    19.353    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X56Y94         LUT5 (Prop_lut5_I1_O)        0.124    19.477 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.897    20.375    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X62Y97         LUT3 (Prop_lut3_I2_O)        0.124    20.499 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.679    21.177    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X63Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.301 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.924    25.225    CPU/multdiv_unit/div_unit/working_register/reg_loop[31].dff/reset_state
    SLICE_X74Y93         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[31].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.597    38.059    CPU/multdiv_unit/div_unit/working_register/reg_loop[31].dff/clk_out1
    SLICE_X74Y93         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[31].dff/q_reg/C
                         clock pessimism             -0.509    37.550    
                         clock uncertainty           -0.180    37.371    
    SLICE_X74Y93         FDCE (Recov_fdce_C_CLR)     -0.319    37.052    CPU/multdiv_unit/div_unit/working_register/reg_loop[31].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.052    
                         arrival time                         -25.225    
  -------------------------------------------------------------------
                         slack                                 11.827    

Slack (MET) :             11.827ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[3].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.663ns  (logic 0.896ns (11.692%)  route 6.767ns (88.308%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 38.059 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X54Y105        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.267    19.353    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X56Y94         LUT5 (Prop_lut5_I1_O)        0.124    19.477 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.897    20.375    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X62Y97         LUT3 (Prop_lut3_I2_O)        0.124    20.499 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.679    21.177    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X63Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.301 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.924    25.225    CPU/multdiv_unit/div_unit/working_register/reg_loop[3].dff/reset_state
    SLICE_X74Y93         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[3].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.597    38.059    CPU/multdiv_unit/div_unit/working_register/reg_loop[3].dff/clk_out1
    SLICE_X74Y93         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[3].dff/q_reg/C
                         clock pessimism             -0.509    37.550    
                         clock uncertainty           -0.180    37.371    
    SLICE_X74Y93         FDCE (Recov_fdce_C_CLR)     -0.319    37.052    CPU/multdiv_unit/div_unit/working_register/reg_loop[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.052    
                         arrival time                         -25.225    
  -------------------------------------------------------------------
                         slack                                 11.827    

Slack (MET) :             11.827ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[4].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.663ns  (logic 0.896ns (11.692%)  route 6.767ns (88.308%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 38.059 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X54Y105        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.267    19.353    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X56Y94         LUT5 (Prop_lut5_I1_O)        0.124    19.477 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.897    20.375    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X62Y97         LUT3 (Prop_lut3_I2_O)        0.124    20.499 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.679    21.177    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X63Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.301 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.924    25.225    CPU/multdiv_unit/div_unit/working_register/reg_loop[4].dff/reset_state
    SLICE_X74Y93         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[4].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.597    38.059    CPU/multdiv_unit/div_unit/working_register/reg_loop[4].dff/clk_out1
    SLICE_X74Y93         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[4].dff/q_reg/C
                         clock pessimism             -0.509    37.550    
                         clock uncertainty           -0.180    37.371    
    SLICE_X74Y93         FDCE (Recov_fdce_C_CLR)     -0.319    37.052    CPU/multdiv_unit/div_unit/working_register/reg_loop[4].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.052    
                         arrival time                         -25.225    
  -------------------------------------------------------------------
                         slack                                 11.827    

Slack (MET) :             11.827ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[5].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.663ns  (logic 0.896ns (11.692%)  route 6.767ns (88.308%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 38.059 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X54Y105        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.267    19.353    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X56Y94         LUT5 (Prop_lut5_I1_O)        0.124    19.477 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.897    20.375    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X62Y97         LUT3 (Prop_lut3_I2_O)        0.124    20.499 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.679    21.177    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X63Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.301 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.924    25.225    CPU/multdiv_unit/div_unit/working_register/reg_loop[5].dff/reset_state
    SLICE_X74Y93         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[5].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.597    38.059    CPU/multdiv_unit/div_unit/working_register/reg_loop[5].dff/clk_out1
    SLICE_X74Y93         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[5].dff/q_reg/C
                         clock pessimism             -0.509    37.550    
                         clock uncertainty           -0.180    37.371    
    SLICE_X74Y93         FDCE (Recov_fdce_C_CLR)     -0.319    37.052    CPU/multdiv_unit/div_unit/working_register/reg_loop[5].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.052    
                         arrival time                         -25.225    
  -------------------------------------------------------------------
                         slack                                 11.827    

Slack (MET) :             11.954ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[45].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.445ns  (logic 0.896ns (12.034%)  route 6.549ns (87.966%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 37.969 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X54Y105        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.267    19.353    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X56Y94         LUT5 (Prop_lut5_I1_O)        0.124    19.477 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.897    20.375    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X62Y97         LUT3 (Prop_lut3_I2_O)        0.124    20.499 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.679    21.177    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X63Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.301 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.706    25.007    CPU/multdiv_unit/div_unit/working_register/reg_loop[45].dff/reset_state
    SLICE_X70Y86         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[45].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.507    37.969    CPU/multdiv_unit/div_unit/working_register/reg_loop[45].dff/clk_out1
    SLICE_X70Y86         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[45].dff/q_reg/C
                         clock pessimism             -0.509    37.460    
                         clock uncertainty           -0.180    37.281    
    SLICE_X70Y86         FDCE (Recov_fdce_C_CLR)     -0.319    36.962    CPU/multdiv_unit/div_unit/working_register/reg_loop[45].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.962    
                         arrival time                         -25.007    
  -------------------------------------------------------------------
                         slack                                 11.954    

Slack (MET) :             11.954ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[46].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.445ns  (logic 0.896ns (12.034%)  route 6.549ns (87.966%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 37.969 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X54Y105        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.267    19.353    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X56Y94         LUT5 (Prop_lut5_I1_O)        0.124    19.477 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.897    20.375    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X62Y97         LUT3 (Prop_lut3_I2_O)        0.124    20.499 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.679    21.177    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X63Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.301 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.706    25.007    CPU/multdiv_unit/div_unit/working_register/reg_loop[46].dff/reset_state
    SLICE_X70Y86         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[46].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.507    37.969    CPU/multdiv_unit/div_unit/working_register/reg_loop[46].dff/clk_out1
    SLICE_X70Y86         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[46].dff/q_reg/C
                         clock pessimism             -0.509    37.460    
                         clock uncertainty           -0.180    37.281    
    SLICE_X70Y86         FDCE (Recov_fdce_C_CLR)     -0.319    36.962    CPU/multdiv_unit/div_unit/working_register/reg_loop[46].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.962    
                         arrival time                         -25.007    
  -------------------------------------------------------------------
                         slack                                 11.954    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/ready_flag_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/op_in_progress_reg/dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.164ns (33.198%)  route 0.330ns (66.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.568    -0.544    CPU/multdiv_unit/ready_flag_reg/dff/clk_out1
    SLICE_X66Y93         FDCE                                         r  CPU/multdiv_unit/ready_flag_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.380 f  CPU/multdiv_unit/ready_flag_reg/dff/q_reg/Q
                         net (fo=2, routed)           0.330    -0.050    CPU/multdiv_unit/op_in_progress_reg/dff/q_reg_1
    SLICE_X63Y97         FDCE                                         f  CPU/multdiv_unit/op_in_progress_reg/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.840    -0.312    CPU/multdiv_unit/op_in_progress_reg/dff/clk_out1
    SLICE_X63Y97         FDCE                                         r  CPU/multdiv_unit/op_in_progress_reg/dff/q_reg/C
                         clock pessimism             -0.194    -0.506    
    SLICE_X63Y97         FDCE (Remov_fdce_C_CLR)     -0.092    -0.598    CPU/multdiv_unit/op_in_progress_reg/dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/division_result_inst/reg_loop[21].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.186ns (26.548%)  route 0.515ns (73.452%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X63Y98         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.241    -0.161    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X63Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.116 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.273     0.157    CPU/multdiv_unit/division_result_inst/reg_loop[21].dff/reset_state
    SLICE_X67Y98         FDCE                                         f  CPU/multdiv_unit/division_result_inst/reg_loop[21].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.841    -0.311    CPU/multdiv_unit/division_result_inst/reg_loop[21].dff/clk_out1
    SLICE_X67Y98         FDCE                                         r  CPU/multdiv_unit/division_result_inst/reg_loop[21].dff/q_reg/C
                         clock pessimism             -0.194    -0.505    
    SLICE_X67Y98         FDCE (Remov_fdce_C_CLR)     -0.092    -0.597    CPU/multdiv_unit/division_result_inst/reg_loop[21].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.597    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/division_result_inst/reg_loop[22].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.186ns (26.548%)  route 0.515ns (73.452%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X63Y98         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.241    -0.161    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X63Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.116 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.273     0.157    CPU/multdiv_unit/division_result_inst/reg_loop[22].dff/reset_state
    SLICE_X67Y98         FDCE                                         f  CPU/multdiv_unit/division_result_inst/reg_loop[22].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.841    -0.311    CPU/multdiv_unit/division_result_inst/reg_loop[22].dff/clk_out1
    SLICE_X67Y98         FDCE                                         r  CPU/multdiv_unit/division_result_inst/reg_loop[22].dff/q_reg/C
                         clock pessimism             -0.194    -0.505    
    SLICE_X67Y98         FDCE (Remov_fdce_C_CLR)     -0.092    -0.597    CPU/multdiv_unit/division_result_inst/reg_loop[22].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.597    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/division_result_inst/reg_loop[18].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.186ns (24.522%)  route 0.573ns (75.478%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X63Y98         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.241    -0.161    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X63Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.116 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.331     0.215    CPU/multdiv_unit/division_result_inst/reg_loop[18].dff/reset_state
    SLICE_X69Y97         FDCE                                         f  CPU/multdiv_unit/division_result_inst/reg_loop[18].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.841    -0.311    CPU/multdiv_unit/division_result_inst/reg_loop[18].dff/clk_out1
    SLICE_X69Y97         FDCE                                         r  CPU/multdiv_unit/division_result_inst/reg_loop[18].dff/q_reg/C
                         clock pessimism             -0.194    -0.505    
    SLICE_X69Y97         FDCE (Remov_fdce_C_CLR)     -0.092    -0.597    CPU/multdiv_unit/division_result_inst/reg_loop[18].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.597    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/division_result_inst/reg_loop[19].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.186ns (24.522%)  route 0.573ns (75.478%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X63Y98         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.241    -0.161    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X63Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.116 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.331     0.215    CPU/multdiv_unit/division_result_inst/reg_loop[19].dff/reset_state
    SLICE_X69Y97         FDCE                                         f  CPU/multdiv_unit/division_result_inst/reg_loop[19].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.841    -0.311    CPU/multdiv_unit/division_result_inst/reg_loop[19].dff/clk_out1
    SLICE_X69Y97         FDCE                                         r  CPU/multdiv_unit/division_result_inst/reg_loop[19].dff/q_reg/C
                         clock pessimism             -0.194    -0.505    
    SLICE_X69Y97         FDCE (Remov_fdce_C_CLR)     -0.092    -0.597    CPU/multdiv_unit/division_result_inst/reg_loop[19].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.597    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/division_result_inst/reg_loop[20].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.186ns (24.522%)  route 0.573ns (75.478%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X63Y98         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.241    -0.161    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X63Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.116 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.331     0.215    CPU/multdiv_unit/division_result_inst/reg_loop[20].dff/reset_state
    SLICE_X69Y97         FDCE                                         f  CPU/multdiv_unit/division_result_inst/reg_loop[20].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.841    -0.311    CPU/multdiv_unit/division_result_inst/reg_loop[20].dff/clk_out1
    SLICE_X69Y97         FDCE                                         r  CPU/multdiv_unit/division_result_inst/reg_loop[20].dff/q_reg/C
                         clock pessimism             -0.194    -0.505    
    SLICE_X69Y97         FDCE (Remov_fdce_C_CLR)     -0.092    -0.597    CPU/multdiv_unit/division_result_inst/reg_loop[20].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.597    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.868ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[19].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.186ns (22.178%)  route 0.653ns (77.822%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X63Y98         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.241    -0.161    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X63Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.116 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.411     0.295    CPU/multdiv_unit/div_unit/working_register/reg_loop[19].dff/reset_state
    SLICE_X70Y98         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[19].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.841    -0.311    CPU/multdiv_unit/div_unit/working_register/reg_loop[19].dff/clk_out1
    SLICE_X70Y98         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[19].dff/q_reg/C
                         clock pessimism             -0.194    -0.505    
    SLICE_X70Y98         FDCE (Remov_fdce_C_CLR)     -0.067    -0.572    CPU/multdiv_unit/div_unit/working_register/reg_loop[19].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                           0.295    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.868ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[20].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.186ns (22.178%)  route 0.653ns (77.822%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X63Y98         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.241    -0.161    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X63Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.116 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.411     0.295    CPU/multdiv_unit/div_unit/working_register/reg_loop[20].dff/reset_state
    SLICE_X70Y98         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[20].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.841    -0.311    CPU/multdiv_unit/div_unit/working_register/reg_loop[20].dff/clk_out1
    SLICE_X70Y98         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[20].dff/q_reg/C
                         clock pessimism             -0.194    -0.505    
    SLICE_X70Y98         FDCE (Remov_fdce_C_CLR)     -0.067    -0.572    CPU/multdiv_unit/div_unit/working_register/reg_loop[20].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                           0.295    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.868ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[21].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.186ns (22.178%)  route 0.653ns (77.822%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X63Y98         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.241    -0.161    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X63Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.116 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.411     0.295    CPU/multdiv_unit/div_unit/working_register/reg_loop[21].dff/reset_state
    SLICE_X70Y98         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[21].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.841    -0.311    CPU/multdiv_unit/div_unit/working_register/reg_loop[21].dff/clk_out1
    SLICE_X70Y98         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[21].dff/q_reg/C
                         clock pessimism             -0.194    -0.505    
    SLICE_X70Y98         FDCE (Remov_fdce_C_CLR)     -0.067    -0.572    CPU/multdiv_unit/div_unit/working_register/reg_loop[21].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                           0.295    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.893ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[17].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.186ns (22.178%)  route 0.653ns (77.822%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X63Y98         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.241    -0.161    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X63Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.116 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.411     0.295    CPU/multdiv_unit/div_unit/working_register/reg_loop[17].dff/reset_state
    SLICE_X71Y98         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[17].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.841    -0.311    CPU/multdiv_unit/div_unit/working_register/reg_loop[17].dff/clk_out1
    SLICE_X71Y98         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[17].dff/q_reg/C
                         clock pessimism             -0.194    -0.505    
    SLICE_X71Y98         FDCE (Remov_fdce_C_CLR)     -0.092    -0.597    CPU/multdiv_unit/div_unit/working_register/reg_loop[17].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.597    
                         arrival time                           0.295    
  -------------------------------------------------------------------
                         slack                                  0.893    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.368ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.741ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[2].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.663ns  (logic 0.896ns (11.692%)  route 6.767ns (88.308%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 38.059 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X54Y105        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.267    19.353    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X56Y94         LUT5 (Prop_lut5_I1_O)        0.124    19.477 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.897    20.375    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X62Y97         LUT3 (Prop_lut3_I2_O)        0.124    20.499 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.679    21.177    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X63Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.301 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.924    25.225    CPU/multdiv_unit/div_unit/working_register/reg_loop[2].dff/reset_state
    SLICE_X75Y93         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[2].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.597    38.059    CPU/multdiv_unit/div_unit/working_register/reg_loop[2].dff/clk_out1
    SLICE_X75Y93         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[2].dff/q_reg/C
                         clock pessimism             -0.509    37.550    
                         clock uncertainty           -0.180    37.371    
    SLICE_X75Y93         FDCE (Recov_fdce_C_CLR)     -0.405    36.966    CPU/multdiv_unit/div_unit/working_register/reg_loop[2].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.966    
                         arrival time                         -25.225    
  -------------------------------------------------------------------
                         slack                                 11.741    

Slack (MET) :             11.741ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[6].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.663ns  (logic 0.896ns (11.692%)  route 6.767ns (88.308%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 38.059 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X54Y105        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.267    19.353    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X56Y94         LUT5 (Prop_lut5_I1_O)        0.124    19.477 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.897    20.375    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X62Y97         LUT3 (Prop_lut3_I2_O)        0.124    20.499 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.679    21.177    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X63Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.301 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.924    25.225    CPU/multdiv_unit/div_unit/working_register/reg_loop[6].dff/reset_state
    SLICE_X75Y93         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[6].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.597    38.059    CPU/multdiv_unit/div_unit/working_register/reg_loop[6].dff/clk_out1
    SLICE_X75Y93         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[6].dff/q_reg/C
                         clock pessimism             -0.509    37.550    
                         clock uncertainty           -0.180    37.371    
    SLICE_X75Y93         FDCE (Recov_fdce_C_CLR)     -0.405    36.966    CPU/multdiv_unit/div_unit/working_register/reg_loop[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.966    
                         arrival time                         -25.225    
  -------------------------------------------------------------------
                         slack                                 11.741    

Slack (MET) :             11.741ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_unit/product_reg/reg_loop[1].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.663ns  (logic 0.896ns (11.692%)  route 6.767ns (88.308%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 38.059 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X54Y105        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.267    19.353    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X56Y94         LUT5 (Prop_lut5_I1_O)        0.124    19.477 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.897    20.375    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X62Y97         LUT3 (Prop_lut3_I2_O)        0.124    20.499 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.679    21.177    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X63Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.301 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.924    25.225    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[1].dff/reset_state
    SLICE_X75Y93         FDCE                                         f  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[1].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.597    38.059    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[1].dff/clk_out1
    SLICE_X75Y93         FDCE                                         r  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[1].dff/q_reg/C
                         clock pessimism             -0.509    37.550    
                         clock uncertainty           -0.180    37.371    
    SLICE_X75Y93         FDCE (Recov_fdce_C_CLR)     -0.405    36.966    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[1].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.966    
                         arrival time                         -25.225    
  -------------------------------------------------------------------
                         slack                                 11.741    

Slack (MET) :             11.741ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_unit/product_reg/reg_loop[2].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.663ns  (logic 0.896ns (11.692%)  route 6.767ns (88.308%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 38.059 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X54Y105        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.267    19.353    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X56Y94         LUT5 (Prop_lut5_I1_O)        0.124    19.477 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.897    20.375    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X62Y97         LUT3 (Prop_lut3_I2_O)        0.124    20.499 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.679    21.177    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X63Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.301 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.924    25.225    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[2].dff/reset_state
    SLICE_X75Y93         FDCE                                         f  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[2].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.597    38.059    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[2].dff/clk_out1
    SLICE_X75Y93         FDCE                                         r  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[2].dff/q_reg/C
                         clock pessimism             -0.509    37.550    
                         clock uncertainty           -0.180    37.371    
    SLICE_X75Y93         FDCE (Recov_fdce_C_CLR)     -0.405    36.966    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[2].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.966    
                         arrival time                         -25.225    
  -------------------------------------------------------------------
                         slack                                 11.741    

Slack (MET) :             11.827ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[31].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.663ns  (logic 0.896ns (11.692%)  route 6.767ns (88.308%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 38.059 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X54Y105        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.267    19.353    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X56Y94         LUT5 (Prop_lut5_I1_O)        0.124    19.477 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.897    20.375    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X62Y97         LUT3 (Prop_lut3_I2_O)        0.124    20.499 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.679    21.177    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X63Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.301 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.924    25.225    CPU/multdiv_unit/div_unit/working_register/reg_loop[31].dff/reset_state
    SLICE_X74Y93         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[31].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.597    38.059    CPU/multdiv_unit/div_unit/working_register/reg_loop[31].dff/clk_out1
    SLICE_X74Y93         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[31].dff/q_reg/C
                         clock pessimism             -0.509    37.550    
                         clock uncertainty           -0.180    37.371    
    SLICE_X74Y93         FDCE (Recov_fdce_C_CLR)     -0.319    37.052    CPU/multdiv_unit/div_unit/working_register/reg_loop[31].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.052    
                         arrival time                         -25.225    
  -------------------------------------------------------------------
                         slack                                 11.827    

Slack (MET) :             11.827ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[3].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.663ns  (logic 0.896ns (11.692%)  route 6.767ns (88.308%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 38.059 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X54Y105        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.267    19.353    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X56Y94         LUT5 (Prop_lut5_I1_O)        0.124    19.477 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.897    20.375    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X62Y97         LUT3 (Prop_lut3_I2_O)        0.124    20.499 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.679    21.177    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X63Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.301 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.924    25.225    CPU/multdiv_unit/div_unit/working_register/reg_loop[3].dff/reset_state
    SLICE_X74Y93         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[3].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.597    38.059    CPU/multdiv_unit/div_unit/working_register/reg_loop[3].dff/clk_out1
    SLICE_X74Y93         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[3].dff/q_reg/C
                         clock pessimism             -0.509    37.550    
                         clock uncertainty           -0.180    37.371    
    SLICE_X74Y93         FDCE (Recov_fdce_C_CLR)     -0.319    37.052    CPU/multdiv_unit/div_unit/working_register/reg_loop[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.052    
                         arrival time                         -25.225    
  -------------------------------------------------------------------
                         slack                                 11.827    

Slack (MET) :             11.827ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[4].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.663ns  (logic 0.896ns (11.692%)  route 6.767ns (88.308%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 38.059 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X54Y105        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.267    19.353    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X56Y94         LUT5 (Prop_lut5_I1_O)        0.124    19.477 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.897    20.375    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X62Y97         LUT3 (Prop_lut3_I2_O)        0.124    20.499 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.679    21.177    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X63Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.301 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.924    25.225    CPU/multdiv_unit/div_unit/working_register/reg_loop[4].dff/reset_state
    SLICE_X74Y93         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[4].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.597    38.059    CPU/multdiv_unit/div_unit/working_register/reg_loop[4].dff/clk_out1
    SLICE_X74Y93         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[4].dff/q_reg/C
                         clock pessimism             -0.509    37.550    
                         clock uncertainty           -0.180    37.371    
    SLICE_X74Y93         FDCE (Recov_fdce_C_CLR)     -0.319    37.052    CPU/multdiv_unit/div_unit/working_register/reg_loop[4].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.052    
                         arrival time                         -25.225    
  -------------------------------------------------------------------
                         slack                                 11.827    

Slack (MET) :             11.827ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[5].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.663ns  (logic 0.896ns (11.692%)  route 6.767ns (88.308%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 38.059 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X54Y105        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.267    19.353    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X56Y94         LUT5 (Prop_lut5_I1_O)        0.124    19.477 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.897    20.375    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X62Y97         LUT3 (Prop_lut3_I2_O)        0.124    20.499 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.679    21.177    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X63Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.301 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.924    25.225    CPU/multdiv_unit/div_unit/working_register/reg_loop[5].dff/reset_state
    SLICE_X74Y93         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[5].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.597    38.059    CPU/multdiv_unit/div_unit/working_register/reg_loop[5].dff/clk_out1
    SLICE_X74Y93         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[5].dff/q_reg/C
                         clock pessimism             -0.509    37.550    
                         clock uncertainty           -0.180    37.371    
    SLICE_X74Y93         FDCE (Recov_fdce_C_CLR)     -0.319    37.052    CPU/multdiv_unit/div_unit/working_register/reg_loop[5].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.052    
                         arrival time                         -25.225    
  -------------------------------------------------------------------
                         slack                                 11.827    

Slack (MET) :             11.954ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[45].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.445ns  (logic 0.896ns (12.034%)  route 6.549ns (87.966%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 37.969 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X54Y105        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.267    19.353    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X56Y94         LUT5 (Prop_lut5_I1_O)        0.124    19.477 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.897    20.375    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X62Y97         LUT3 (Prop_lut3_I2_O)        0.124    20.499 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.679    21.177    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X63Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.301 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.706    25.007    CPU/multdiv_unit/div_unit/working_register/reg_loop[45].dff/reset_state
    SLICE_X70Y86         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[45].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.507    37.969    CPU/multdiv_unit/div_unit/working_register/reg_loop[45].dff/clk_out1
    SLICE_X70Y86         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[45].dff/q_reg/C
                         clock pessimism             -0.509    37.460    
                         clock uncertainty           -0.180    37.281    
    SLICE_X70Y86         FDCE (Recov_fdce_C_CLR)     -0.319    36.962    CPU/multdiv_unit/div_unit/working_register/reg_loop[45].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.962    
                         arrival time                         -25.007    
  -------------------------------------------------------------------
                         slack                                 11.954    

Slack (MET) :             11.954ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[46].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.445ns  (logic 0.896ns (12.034%)  route 6.549ns (87.966%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 37.969 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X54Y105        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.267    19.353    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X56Y94         LUT5 (Prop_lut5_I1_O)        0.124    19.477 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.897    20.375    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X62Y97         LUT3 (Prop_lut3_I2_O)        0.124    20.499 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.679    21.177    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X63Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.301 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.706    25.007    CPU/multdiv_unit/div_unit/working_register/reg_loop[46].dff/reset_state
    SLICE_X70Y86         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[46].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.507    37.969    CPU/multdiv_unit/div_unit/working_register/reg_loop[46].dff/clk_out1
    SLICE_X70Y86         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[46].dff/q_reg/C
                         clock pessimism             -0.509    37.460    
                         clock uncertainty           -0.180    37.281    
    SLICE_X70Y86         FDCE (Recov_fdce_C_CLR)     -0.319    36.962    CPU/multdiv_unit/div_unit/working_register/reg_loop[46].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.962    
                         arrival time                         -25.007    
  -------------------------------------------------------------------
                         slack                                 11.954    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/ready_flag_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/op_in_progress_reg/dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.164ns (33.198%)  route 0.330ns (66.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.568    -0.544    CPU/multdiv_unit/ready_flag_reg/dff/clk_out1
    SLICE_X66Y93         FDCE                                         r  CPU/multdiv_unit/ready_flag_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.380 f  CPU/multdiv_unit/ready_flag_reg/dff/q_reg/Q
                         net (fo=2, routed)           0.330    -0.050    CPU/multdiv_unit/op_in_progress_reg/dff/q_reg_1
    SLICE_X63Y97         FDCE                                         f  CPU/multdiv_unit/op_in_progress_reg/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.840    -0.312    CPU/multdiv_unit/op_in_progress_reg/dff/clk_out1
    SLICE_X63Y97         FDCE                                         r  CPU/multdiv_unit/op_in_progress_reg/dff/q_reg/C
                         clock pessimism             -0.194    -0.506    
                         clock uncertainty            0.180    -0.327    
    SLICE_X63Y97         FDCE (Remov_fdce_C_CLR)     -0.092    -0.419    CPU/multdiv_unit/op_in_progress_reg/dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/division_result_inst/reg_loop[21].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.186ns (26.548%)  route 0.515ns (73.452%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X63Y98         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.241    -0.161    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X63Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.116 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.273     0.157    CPU/multdiv_unit/division_result_inst/reg_loop[21].dff/reset_state
    SLICE_X67Y98         FDCE                                         f  CPU/multdiv_unit/division_result_inst/reg_loop[21].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.841    -0.311    CPU/multdiv_unit/division_result_inst/reg_loop[21].dff/clk_out1
    SLICE_X67Y98         FDCE                                         r  CPU/multdiv_unit/division_result_inst/reg_loop[21].dff/q_reg/C
                         clock pessimism             -0.194    -0.505    
                         clock uncertainty            0.180    -0.326    
    SLICE_X67Y98         FDCE (Remov_fdce_C_CLR)     -0.092    -0.418    CPU/multdiv_unit/division_result_inst/reg_loop[21].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/division_result_inst/reg_loop[22].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.186ns (26.548%)  route 0.515ns (73.452%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X63Y98         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.241    -0.161    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X63Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.116 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.273     0.157    CPU/multdiv_unit/division_result_inst/reg_loop[22].dff/reset_state
    SLICE_X67Y98         FDCE                                         f  CPU/multdiv_unit/division_result_inst/reg_loop[22].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.841    -0.311    CPU/multdiv_unit/division_result_inst/reg_loop[22].dff/clk_out1
    SLICE_X67Y98         FDCE                                         r  CPU/multdiv_unit/division_result_inst/reg_loop[22].dff/q_reg/C
                         clock pessimism             -0.194    -0.505    
                         clock uncertainty            0.180    -0.326    
    SLICE_X67Y98         FDCE (Remov_fdce_C_CLR)     -0.092    -0.418    CPU/multdiv_unit/division_result_inst/reg_loop[22].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/division_result_inst/reg_loop[18].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.186ns (24.522%)  route 0.573ns (75.478%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X63Y98         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.241    -0.161    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X63Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.116 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.331     0.215    CPU/multdiv_unit/division_result_inst/reg_loop[18].dff/reset_state
    SLICE_X69Y97         FDCE                                         f  CPU/multdiv_unit/division_result_inst/reg_loop[18].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.841    -0.311    CPU/multdiv_unit/division_result_inst/reg_loop[18].dff/clk_out1
    SLICE_X69Y97         FDCE                                         r  CPU/multdiv_unit/division_result_inst/reg_loop[18].dff/q_reg/C
                         clock pessimism             -0.194    -0.505    
                         clock uncertainty            0.180    -0.326    
    SLICE_X69Y97         FDCE (Remov_fdce_C_CLR)     -0.092    -0.418    CPU/multdiv_unit/division_result_inst/reg_loop[18].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/division_result_inst/reg_loop[19].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.186ns (24.522%)  route 0.573ns (75.478%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X63Y98         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.241    -0.161    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X63Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.116 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.331     0.215    CPU/multdiv_unit/division_result_inst/reg_loop[19].dff/reset_state
    SLICE_X69Y97         FDCE                                         f  CPU/multdiv_unit/division_result_inst/reg_loop[19].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.841    -0.311    CPU/multdiv_unit/division_result_inst/reg_loop[19].dff/clk_out1
    SLICE_X69Y97         FDCE                                         r  CPU/multdiv_unit/division_result_inst/reg_loop[19].dff/q_reg/C
                         clock pessimism             -0.194    -0.505    
                         clock uncertainty            0.180    -0.326    
    SLICE_X69Y97         FDCE (Remov_fdce_C_CLR)     -0.092    -0.418    CPU/multdiv_unit/division_result_inst/reg_loop[19].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/division_result_inst/reg_loop[20].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.186ns (24.522%)  route 0.573ns (75.478%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X63Y98         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.241    -0.161    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X63Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.116 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.331     0.215    CPU/multdiv_unit/division_result_inst/reg_loop[20].dff/reset_state
    SLICE_X69Y97         FDCE                                         f  CPU/multdiv_unit/division_result_inst/reg_loop[20].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.841    -0.311    CPU/multdiv_unit/division_result_inst/reg_loop[20].dff/clk_out1
    SLICE_X69Y97         FDCE                                         r  CPU/multdiv_unit/division_result_inst/reg_loop[20].dff/q_reg/C
                         clock pessimism             -0.194    -0.505    
                         clock uncertainty            0.180    -0.326    
    SLICE_X69Y97         FDCE (Remov_fdce_C_CLR)     -0.092    -0.418    CPU/multdiv_unit/division_result_inst/reg_loop[20].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[19].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.186ns (22.178%)  route 0.653ns (77.822%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X63Y98         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.241    -0.161    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X63Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.116 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.411     0.295    CPU/multdiv_unit/div_unit/working_register/reg_loop[19].dff/reset_state
    SLICE_X70Y98         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[19].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.841    -0.311    CPU/multdiv_unit/div_unit/working_register/reg_loop[19].dff/clk_out1
    SLICE_X70Y98         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[19].dff/q_reg/C
                         clock pessimism             -0.194    -0.505    
                         clock uncertainty            0.180    -0.326    
    SLICE_X70Y98         FDCE (Remov_fdce_C_CLR)     -0.067    -0.393    CPU/multdiv_unit/div_unit/working_register/reg_loop[19].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                           0.295    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[20].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.186ns (22.178%)  route 0.653ns (77.822%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X63Y98         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.241    -0.161    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X63Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.116 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.411     0.295    CPU/multdiv_unit/div_unit/working_register/reg_loop[20].dff/reset_state
    SLICE_X70Y98         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[20].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.841    -0.311    CPU/multdiv_unit/div_unit/working_register/reg_loop[20].dff/clk_out1
    SLICE_X70Y98         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[20].dff/q_reg/C
                         clock pessimism             -0.194    -0.505    
                         clock uncertainty            0.180    -0.326    
    SLICE_X70Y98         FDCE (Remov_fdce_C_CLR)     -0.067    -0.393    CPU/multdiv_unit/div_unit/working_register/reg_loop[20].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                           0.295    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[21].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.186ns (22.178%)  route 0.653ns (77.822%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X63Y98         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.241    -0.161    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X63Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.116 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.411     0.295    CPU/multdiv_unit/div_unit/working_register/reg_loop[21].dff/reset_state
    SLICE_X70Y98         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[21].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.841    -0.311    CPU/multdiv_unit/div_unit/working_register/reg_loop[21].dff/clk_out1
    SLICE_X70Y98         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[21].dff/q_reg/C
                         clock pessimism             -0.194    -0.505    
                         clock uncertainty            0.180    -0.326    
    SLICE_X70Y98         FDCE (Remov_fdce_C_CLR)     -0.067    -0.393    CPU/multdiv_unit/div_unit/working_register/reg_loop[21].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                           0.295    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[17].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.186ns (22.178%)  route 0.653ns (77.822%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X63Y98         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.241    -0.161    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X63Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.116 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.411     0.295    CPU/multdiv_unit/div_unit/working_register/reg_loop[17].dff/reset_state
    SLICE_X71Y98         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[17].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.841    -0.311    CPU/multdiv_unit/div_unit/working_register/reg_loop[17].dff/clk_out1
    SLICE_X71Y98         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[17].dff/q_reg/C
                         clock pessimism             -0.194    -0.505    
                         clock uncertainty            0.180    -0.326    
    SLICE_X71Y98         FDCE (Remov_fdce_C_CLR)     -0.092    -0.418    CPU/multdiv_unit/div_unit/working_register/reg_loop[17].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           0.295    
  -------------------------------------------------------------------
                         slack                                  0.713    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       11.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.368ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.741ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[2].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.663ns  (logic 0.896ns (11.692%)  route 6.767ns (88.308%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 38.059 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X54Y105        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.267    19.353    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X56Y94         LUT5 (Prop_lut5_I1_O)        0.124    19.477 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.897    20.375    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X62Y97         LUT3 (Prop_lut3_I2_O)        0.124    20.499 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.679    21.177    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X63Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.301 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.924    25.225    CPU/multdiv_unit/div_unit/working_register/reg_loop[2].dff/reset_state
    SLICE_X75Y93         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[2].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.597    38.059    CPU/multdiv_unit/div_unit/working_register/reg_loop[2].dff/clk_out1
    SLICE_X75Y93         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[2].dff/q_reg/C
                         clock pessimism             -0.509    37.550    
                         clock uncertainty           -0.180    37.371    
    SLICE_X75Y93         FDCE (Recov_fdce_C_CLR)     -0.405    36.966    CPU/multdiv_unit/div_unit/working_register/reg_loop[2].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.966    
                         arrival time                         -25.225    
  -------------------------------------------------------------------
                         slack                                 11.741    

Slack (MET) :             11.741ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[6].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.663ns  (logic 0.896ns (11.692%)  route 6.767ns (88.308%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 38.059 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X54Y105        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.267    19.353    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X56Y94         LUT5 (Prop_lut5_I1_O)        0.124    19.477 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.897    20.375    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X62Y97         LUT3 (Prop_lut3_I2_O)        0.124    20.499 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.679    21.177    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X63Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.301 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.924    25.225    CPU/multdiv_unit/div_unit/working_register/reg_loop[6].dff/reset_state
    SLICE_X75Y93         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[6].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.597    38.059    CPU/multdiv_unit/div_unit/working_register/reg_loop[6].dff/clk_out1
    SLICE_X75Y93         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[6].dff/q_reg/C
                         clock pessimism             -0.509    37.550    
                         clock uncertainty           -0.180    37.371    
    SLICE_X75Y93         FDCE (Recov_fdce_C_CLR)     -0.405    36.966    CPU/multdiv_unit/div_unit/working_register/reg_loop[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.966    
                         arrival time                         -25.225    
  -------------------------------------------------------------------
                         slack                                 11.741    

Slack (MET) :             11.741ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_unit/product_reg/reg_loop[1].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.663ns  (logic 0.896ns (11.692%)  route 6.767ns (88.308%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 38.059 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X54Y105        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.267    19.353    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X56Y94         LUT5 (Prop_lut5_I1_O)        0.124    19.477 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.897    20.375    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X62Y97         LUT3 (Prop_lut3_I2_O)        0.124    20.499 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.679    21.177    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X63Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.301 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.924    25.225    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[1].dff/reset_state
    SLICE_X75Y93         FDCE                                         f  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[1].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.597    38.059    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[1].dff/clk_out1
    SLICE_X75Y93         FDCE                                         r  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[1].dff/q_reg/C
                         clock pessimism             -0.509    37.550    
                         clock uncertainty           -0.180    37.371    
    SLICE_X75Y93         FDCE (Recov_fdce_C_CLR)     -0.405    36.966    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[1].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.966    
                         arrival time                         -25.225    
  -------------------------------------------------------------------
                         slack                                 11.741    

Slack (MET) :             11.741ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_unit/product_reg/reg_loop[2].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.663ns  (logic 0.896ns (11.692%)  route 6.767ns (88.308%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 38.059 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X54Y105        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.267    19.353    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X56Y94         LUT5 (Prop_lut5_I1_O)        0.124    19.477 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.897    20.375    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X62Y97         LUT3 (Prop_lut3_I2_O)        0.124    20.499 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.679    21.177    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X63Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.301 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.924    25.225    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[2].dff/reset_state
    SLICE_X75Y93         FDCE                                         f  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[2].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.597    38.059    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[2].dff/clk_out1
    SLICE_X75Y93         FDCE                                         r  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[2].dff/q_reg/C
                         clock pessimism             -0.509    37.550    
                         clock uncertainty           -0.180    37.371    
    SLICE_X75Y93         FDCE (Recov_fdce_C_CLR)     -0.405    36.966    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[2].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.966    
                         arrival time                         -25.225    
  -------------------------------------------------------------------
                         slack                                 11.741    

Slack (MET) :             11.827ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[31].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.663ns  (logic 0.896ns (11.692%)  route 6.767ns (88.308%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 38.059 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X54Y105        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.267    19.353    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X56Y94         LUT5 (Prop_lut5_I1_O)        0.124    19.477 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.897    20.375    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X62Y97         LUT3 (Prop_lut3_I2_O)        0.124    20.499 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.679    21.177    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X63Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.301 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.924    25.225    CPU/multdiv_unit/div_unit/working_register/reg_loop[31].dff/reset_state
    SLICE_X74Y93         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[31].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.597    38.059    CPU/multdiv_unit/div_unit/working_register/reg_loop[31].dff/clk_out1
    SLICE_X74Y93         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[31].dff/q_reg/C
                         clock pessimism             -0.509    37.550    
                         clock uncertainty           -0.180    37.371    
    SLICE_X74Y93         FDCE (Recov_fdce_C_CLR)     -0.319    37.052    CPU/multdiv_unit/div_unit/working_register/reg_loop[31].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.052    
                         arrival time                         -25.225    
  -------------------------------------------------------------------
                         slack                                 11.827    

Slack (MET) :             11.827ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[3].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.663ns  (logic 0.896ns (11.692%)  route 6.767ns (88.308%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 38.059 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X54Y105        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.267    19.353    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X56Y94         LUT5 (Prop_lut5_I1_O)        0.124    19.477 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.897    20.375    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X62Y97         LUT3 (Prop_lut3_I2_O)        0.124    20.499 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.679    21.177    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X63Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.301 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.924    25.225    CPU/multdiv_unit/div_unit/working_register/reg_loop[3].dff/reset_state
    SLICE_X74Y93         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[3].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.597    38.059    CPU/multdiv_unit/div_unit/working_register/reg_loop[3].dff/clk_out1
    SLICE_X74Y93         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[3].dff/q_reg/C
                         clock pessimism             -0.509    37.550    
                         clock uncertainty           -0.180    37.371    
    SLICE_X74Y93         FDCE (Recov_fdce_C_CLR)     -0.319    37.052    CPU/multdiv_unit/div_unit/working_register/reg_loop[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.052    
                         arrival time                         -25.225    
  -------------------------------------------------------------------
                         slack                                 11.827    

Slack (MET) :             11.827ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[4].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.663ns  (logic 0.896ns (11.692%)  route 6.767ns (88.308%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 38.059 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X54Y105        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.267    19.353    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X56Y94         LUT5 (Prop_lut5_I1_O)        0.124    19.477 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.897    20.375    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X62Y97         LUT3 (Prop_lut3_I2_O)        0.124    20.499 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.679    21.177    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X63Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.301 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.924    25.225    CPU/multdiv_unit/div_unit/working_register/reg_loop[4].dff/reset_state
    SLICE_X74Y93         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[4].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.597    38.059    CPU/multdiv_unit/div_unit/working_register/reg_loop[4].dff/clk_out1
    SLICE_X74Y93         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[4].dff/q_reg/C
                         clock pessimism             -0.509    37.550    
                         clock uncertainty           -0.180    37.371    
    SLICE_X74Y93         FDCE (Recov_fdce_C_CLR)     -0.319    37.052    CPU/multdiv_unit/div_unit/working_register/reg_loop[4].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.052    
                         arrival time                         -25.225    
  -------------------------------------------------------------------
                         slack                                 11.827    

Slack (MET) :             11.827ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[5].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.663ns  (logic 0.896ns (11.692%)  route 6.767ns (88.308%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 38.059 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X54Y105        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.267    19.353    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X56Y94         LUT5 (Prop_lut5_I1_O)        0.124    19.477 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.897    20.375    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X62Y97         LUT3 (Prop_lut3_I2_O)        0.124    20.499 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.679    21.177    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X63Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.301 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.924    25.225    CPU/multdiv_unit/div_unit/working_register/reg_loop[5].dff/reset_state
    SLICE_X74Y93         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[5].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.597    38.059    CPU/multdiv_unit/div_unit/working_register/reg_loop[5].dff/clk_out1
    SLICE_X74Y93         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[5].dff/q_reg/C
                         clock pessimism             -0.509    37.550    
                         clock uncertainty           -0.180    37.371    
    SLICE_X74Y93         FDCE (Recov_fdce_C_CLR)     -0.319    37.052    CPU/multdiv_unit/div_unit/working_register/reg_loop[5].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.052    
                         arrival time                         -25.225    
  -------------------------------------------------------------------
                         slack                                 11.827    

Slack (MET) :             11.954ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[45].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.445ns  (logic 0.896ns (12.034%)  route 6.549ns (87.966%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 37.969 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X54Y105        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.267    19.353    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X56Y94         LUT5 (Prop_lut5_I1_O)        0.124    19.477 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.897    20.375    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X62Y97         LUT3 (Prop_lut3_I2_O)        0.124    20.499 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.679    21.177    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X63Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.301 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.706    25.007    CPU/multdiv_unit/div_unit/working_register/reg_loop[45].dff/reset_state
    SLICE_X70Y86         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[45].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.507    37.969    CPU/multdiv_unit/div_unit/working_register/reg_loop[45].dff/clk_out1
    SLICE_X70Y86         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[45].dff/q_reg/C
                         clock pessimism             -0.509    37.460    
                         clock uncertainty           -0.180    37.281    
    SLICE_X70Y86         FDCE (Recov_fdce_C_CLR)     -0.319    36.962    CPU/multdiv_unit/div_unit/working_register/reg_loop[45].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.962    
                         arrival time                         -25.007    
  -------------------------------------------------------------------
                         slack                                 11.954    

Slack (MET) :             11.954ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[46].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.445ns  (logic 0.896ns (12.034%)  route 6.549ns (87.966%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 37.969 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X54Y105        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.267    19.353    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X56Y94         LUT5 (Prop_lut5_I1_O)        0.124    19.477 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.897    20.375    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X62Y97         LUT3 (Prop_lut3_I2_O)        0.124    20.499 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.679    21.177    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X63Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.301 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.706    25.007    CPU/multdiv_unit/div_unit/working_register/reg_loop[46].dff/reset_state
    SLICE_X70Y86         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[46].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.507    37.969    CPU/multdiv_unit/div_unit/working_register/reg_loop[46].dff/clk_out1
    SLICE_X70Y86         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[46].dff/q_reg/C
                         clock pessimism             -0.509    37.460    
                         clock uncertainty           -0.180    37.281    
    SLICE_X70Y86         FDCE (Recov_fdce_C_CLR)     -0.319    36.962    CPU/multdiv_unit/div_unit/working_register/reg_loop[46].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.962    
                         arrival time                         -25.007    
  -------------------------------------------------------------------
                         slack                                 11.954    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/ready_flag_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/op_in_progress_reg/dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.164ns (33.198%)  route 0.330ns (66.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.568    -0.544    CPU/multdiv_unit/ready_flag_reg/dff/clk_out1
    SLICE_X66Y93         FDCE                                         r  CPU/multdiv_unit/ready_flag_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.380 f  CPU/multdiv_unit/ready_flag_reg/dff/q_reg/Q
                         net (fo=2, routed)           0.330    -0.050    CPU/multdiv_unit/op_in_progress_reg/dff/q_reg_1
    SLICE_X63Y97         FDCE                                         f  CPU/multdiv_unit/op_in_progress_reg/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.840    -0.312    CPU/multdiv_unit/op_in_progress_reg/dff/clk_out1
    SLICE_X63Y97         FDCE                                         r  CPU/multdiv_unit/op_in_progress_reg/dff/q_reg/C
                         clock pessimism             -0.194    -0.506    
                         clock uncertainty            0.180    -0.327    
    SLICE_X63Y97         FDCE (Remov_fdce_C_CLR)     -0.092    -0.419    CPU/multdiv_unit/op_in_progress_reg/dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/division_result_inst/reg_loop[21].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.186ns (26.548%)  route 0.515ns (73.452%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X63Y98         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.241    -0.161    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X63Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.116 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.273     0.157    CPU/multdiv_unit/division_result_inst/reg_loop[21].dff/reset_state
    SLICE_X67Y98         FDCE                                         f  CPU/multdiv_unit/division_result_inst/reg_loop[21].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.841    -0.311    CPU/multdiv_unit/division_result_inst/reg_loop[21].dff/clk_out1
    SLICE_X67Y98         FDCE                                         r  CPU/multdiv_unit/division_result_inst/reg_loop[21].dff/q_reg/C
                         clock pessimism             -0.194    -0.505    
                         clock uncertainty            0.180    -0.326    
    SLICE_X67Y98         FDCE (Remov_fdce_C_CLR)     -0.092    -0.418    CPU/multdiv_unit/division_result_inst/reg_loop[21].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/division_result_inst/reg_loop[22].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.186ns (26.548%)  route 0.515ns (73.452%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X63Y98         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.241    -0.161    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X63Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.116 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.273     0.157    CPU/multdiv_unit/division_result_inst/reg_loop[22].dff/reset_state
    SLICE_X67Y98         FDCE                                         f  CPU/multdiv_unit/division_result_inst/reg_loop[22].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.841    -0.311    CPU/multdiv_unit/division_result_inst/reg_loop[22].dff/clk_out1
    SLICE_X67Y98         FDCE                                         r  CPU/multdiv_unit/division_result_inst/reg_loop[22].dff/q_reg/C
                         clock pessimism             -0.194    -0.505    
                         clock uncertainty            0.180    -0.326    
    SLICE_X67Y98         FDCE (Remov_fdce_C_CLR)     -0.092    -0.418    CPU/multdiv_unit/division_result_inst/reg_loop[22].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/division_result_inst/reg_loop[18].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.186ns (24.522%)  route 0.573ns (75.478%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X63Y98         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.241    -0.161    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X63Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.116 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.331     0.215    CPU/multdiv_unit/division_result_inst/reg_loop[18].dff/reset_state
    SLICE_X69Y97         FDCE                                         f  CPU/multdiv_unit/division_result_inst/reg_loop[18].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.841    -0.311    CPU/multdiv_unit/division_result_inst/reg_loop[18].dff/clk_out1
    SLICE_X69Y97         FDCE                                         r  CPU/multdiv_unit/division_result_inst/reg_loop[18].dff/q_reg/C
                         clock pessimism             -0.194    -0.505    
                         clock uncertainty            0.180    -0.326    
    SLICE_X69Y97         FDCE (Remov_fdce_C_CLR)     -0.092    -0.418    CPU/multdiv_unit/division_result_inst/reg_loop[18].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/division_result_inst/reg_loop[19].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.186ns (24.522%)  route 0.573ns (75.478%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X63Y98         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.241    -0.161    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X63Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.116 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.331     0.215    CPU/multdiv_unit/division_result_inst/reg_loop[19].dff/reset_state
    SLICE_X69Y97         FDCE                                         f  CPU/multdiv_unit/division_result_inst/reg_loop[19].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.841    -0.311    CPU/multdiv_unit/division_result_inst/reg_loop[19].dff/clk_out1
    SLICE_X69Y97         FDCE                                         r  CPU/multdiv_unit/division_result_inst/reg_loop[19].dff/q_reg/C
                         clock pessimism             -0.194    -0.505    
                         clock uncertainty            0.180    -0.326    
    SLICE_X69Y97         FDCE (Remov_fdce_C_CLR)     -0.092    -0.418    CPU/multdiv_unit/division_result_inst/reg_loop[19].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/division_result_inst/reg_loop[20].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.186ns (24.522%)  route 0.573ns (75.478%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X63Y98         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.241    -0.161    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X63Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.116 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.331     0.215    CPU/multdiv_unit/division_result_inst/reg_loop[20].dff/reset_state
    SLICE_X69Y97         FDCE                                         f  CPU/multdiv_unit/division_result_inst/reg_loop[20].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.841    -0.311    CPU/multdiv_unit/division_result_inst/reg_loop[20].dff/clk_out1
    SLICE_X69Y97         FDCE                                         r  CPU/multdiv_unit/division_result_inst/reg_loop[20].dff/q_reg/C
                         clock pessimism             -0.194    -0.505    
                         clock uncertainty            0.180    -0.326    
    SLICE_X69Y97         FDCE (Remov_fdce_C_CLR)     -0.092    -0.418    CPU/multdiv_unit/division_result_inst/reg_loop[20].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[19].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.186ns (22.178%)  route 0.653ns (77.822%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X63Y98         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.241    -0.161    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X63Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.116 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.411     0.295    CPU/multdiv_unit/div_unit/working_register/reg_loop[19].dff/reset_state
    SLICE_X70Y98         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[19].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.841    -0.311    CPU/multdiv_unit/div_unit/working_register/reg_loop[19].dff/clk_out1
    SLICE_X70Y98         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[19].dff/q_reg/C
                         clock pessimism             -0.194    -0.505    
                         clock uncertainty            0.180    -0.326    
    SLICE_X70Y98         FDCE (Remov_fdce_C_CLR)     -0.067    -0.393    CPU/multdiv_unit/div_unit/working_register/reg_loop[19].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                           0.295    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[20].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.186ns (22.178%)  route 0.653ns (77.822%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X63Y98         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.241    -0.161    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X63Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.116 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.411     0.295    CPU/multdiv_unit/div_unit/working_register/reg_loop[20].dff/reset_state
    SLICE_X70Y98         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[20].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.841    -0.311    CPU/multdiv_unit/div_unit/working_register/reg_loop[20].dff/clk_out1
    SLICE_X70Y98         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[20].dff/q_reg/C
                         clock pessimism             -0.194    -0.505    
                         clock uncertainty            0.180    -0.326    
    SLICE_X70Y98         FDCE (Remov_fdce_C_CLR)     -0.067    -0.393    CPU/multdiv_unit/div_unit/working_register/reg_loop[20].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                           0.295    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[21].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.186ns (22.178%)  route 0.653ns (77.822%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X63Y98         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.241    -0.161    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X63Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.116 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.411     0.295    CPU/multdiv_unit/div_unit/working_register/reg_loop[21].dff/reset_state
    SLICE_X70Y98         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[21].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.841    -0.311    CPU/multdiv_unit/div_unit/working_register/reg_loop[21].dff/clk_out1
    SLICE_X70Y98         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[21].dff/q_reg/C
                         clock pessimism             -0.194    -0.505    
                         clock uncertainty            0.180    -0.326    
    SLICE_X70Y98         FDCE (Remov_fdce_C_CLR)     -0.067    -0.393    CPU/multdiv_unit/div_unit/working_register/reg_loop[21].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                           0.295    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[17].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.186ns (22.178%)  route 0.653ns (77.822%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X63Y98         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.241    -0.161    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X63Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.116 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.411     0.295    CPU/multdiv_unit/div_unit/working_register/reg_loop[17].dff/reset_state
    SLICE_X71Y98         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[17].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.841    -0.311    CPU/multdiv_unit/div_unit/working_register/reg_loop[17].dff/clk_out1
    SLICE_X71Y98         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[17].dff/q_reg/C
                         clock pessimism             -0.194    -0.505    
                         clock uncertainty            0.180    -0.326    
    SLICE_X71Y98         FDCE (Remov_fdce_C_CLR)     -0.092    -0.418    CPU/multdiv_unit/div_unit/working_register/reg_loop[17].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           0.295    
  -------------------------------------------------------------------
                         slack                                  0.713    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       11.759ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.548ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.759ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[2].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.663ns  (logic 0.896ns (11.692%)  route 6.767ns (88.308%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 38.059 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X54Y105        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.267    19.353    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X56Y94         LUT5 (Prop_lut5_I1_O)        0.124    19.477 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.897    20.375    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X62Y97         LUT3 (Prop_lut3_I2_O)        0.124    20.499 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.679    21.177    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X63Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.301 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.924    25.225    CPU/multdiv_unit/div_unit/working_register/reg_loop[2].dff/reset_state
    SLICE_X75Y93         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[2].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.597    38.059    CPU/multdiv_unit/div_unit/working_register/reg_loop[2].dff/clk_out1
    SLICE_X75Y93         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[2].dff/q_reg/C
                         clock pessimism             -0.509    37.550    
                         clock uncertainty           -0.161    37.389    
    SLICE_X75Y93         FDCE (Recov_fdce_C_CLR)     -0.405    36.984    CPU/multdiv_unit/div_unit/working_register/reg_loop[2].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.984    
                         arrival time                         -25.225    
  -------------------------------------------------------------------
                         slack                                 11.759    

Slack (MET) :             11.759ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[6].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.663ns  (logic 0.896ns (11.692%)  route 6.767ns (88.308%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 38.059 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X54Y105        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.267    19.353    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X56Y94         LUT5 (Prop_lut5_I1_O)        0.124    19.477 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.897    20.375    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X62Y97         LUT3 (Prop_lut3_I2_O)        0.124    20.499 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.679    21.177    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X63Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.301 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.924    25.225    CPU/multdiv_unit/div_unit/working_register/reg_loop[6].dff/reset_state
    SLICE_X75Y93         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[6].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.597    38.059    CPU/multdiv_unit/div_unit/working_register/reg_loop[6].dff/clk_out1
    SLICE_X75Y93         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[6].dff/q_reg/C
                         clock pessimism             -0.509    37.550    
                         clock uncertainty           -0.161    37.389    
    SLICE_X75Y93         FDCE (Recov_fdce_C_CLR)     -0.405    36.984    CPU/multdiv_unit/div_unit/working_register/reg_loop[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.984    
                         arrival time                         -25.225    
  -------------------------------------------------------------------
                         slack                                 11.759    

Slack (MET) :             11.759ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_unit/product_reg/reg_loop[1].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.663ns  (logic 0.896ns (11.692%)  route 6.767ns (88.308%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 38.059 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X54Y105        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.267    19.353    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X56Y94         LUT5 (Prop_lut5_I1_O)        0.124    19.477 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.897    20.375    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X62Y97         LUT3 (Prop_lut3_I2_O)        0.124    20.499 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.679    21.177    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X63Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.301 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.924    25.225    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[1].dff/reset_state
    SLICE_X75Y93         FDCE                                         f  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[1].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.597    38.059    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[1].dff/clk_out1
    SLICE_X75Y93         FDCE                                         r  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[1].dff/q_reg/C
                         clock pessimism             -0.509    37.550    
                         clock uncertainty           -0.161    37.389    
    SLICE_X75Y93         FDCE (Recov_fdce_C_CLR)     -0.405    36.984    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[1].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.984    
                         arrival time                         -25.225    
  -------------------------------------------------------------------
                         slack                                 11.759    

Slack (MET) :             11.759ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_unit/product_reg/reg_loop[2].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.663ns  (logic 0.896ns (11.692%)  route 6.767ns (88.308%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 38.059 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X54Y105        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.267    19.353    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X56Y94         LUT5 (Prop_lut5_I1_O)        0.124    19.477 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.897    20.375    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X62Y97         LUT3 (Prop_lut3_I2_O)        0.124    20.499 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.679    21.177    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X63Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.301 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.924    25.225    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[2].dff/reset_state
    SLICE_X75Y93         FDCE                                         f  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[2].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.597    38.059    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[2].dff/clk_out1
    SLICE_X75Y93         FDCE                                         r  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[2].dff/q_reg/C
                         clock pessimism             -0.509    37.550    
                         clock uncertainty           -0.161    37.389    
    SLICE_X75Y93         FDCE (Recov_fdce_C_CLR)     -0.405    36.984    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[2].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.984    
                         arrival time                         -25.225    
  -------------------------------------------------------------------
                         slack                                 11.759    

Slack (MET) :             11.845ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[31].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.663ns  (logic 0.896ns (11.692%)  route 6.767ns (88.308%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 38.059 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X54Y105        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.267    19.353    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X56Y94         LUT5 (Prop_lut5_I1_O)        0.124    19.477 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.897    20.375    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X62Y97         LUT3 (Prop_lut3_I2_O)        0.124    20.499 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.679    21.177    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X63Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.301 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.924    25.225    CPU/multdiv_unit/div_unit/working_register/reg_loop[31].dff/reset_state
    SLICE_X74Y93         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[31].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.597    38.059    CPU/multdiv_unit/div_unit/working_register/reg_loop[31].dff/clk_out1
    SLICE_X74Y93         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[31].dff/q_reg/C
                         clock pessimism             -0.509    37.550    
                         clock uncertainty           -0.161    37.389    
    SLICE_X74Y93         FDCE (Recov_fdce_C_CLR)     -0.319    37.070    CPU/multdiv_unit/div_unit/working_register/reg_loop[31].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.070    
                         arrival time                         -25.225    
  -------------------------------------------------------------------
                         slack                                 11.845    

Slack (MET) :             11.845ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[3].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.663ns  (logic 0.896ns (11.692%)  route 6.767ns (88.308%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 38.059 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X54Y105        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.267    19.353    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X56Y94         LUT5 (Prop_lut5_I1_O)        0.124    19.477 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.897    20.375    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X62Y97         LUT3 (Prop_lut3_I2_O)        0.124    20.499 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.679    21.177    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X63Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.301 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.924    25.225    CPU/multdiv_unit/div_unit/working_register/reg_loop[3].dff/reset_state
    SLICE_X74Y93         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[3].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.597    38.059    CPU/multdiv_unit/div_unit/working_register/reg_loop[3].dff/clk_out1
    SLICE_X74Y93         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[3].dff/q_reg/C
                         clock pessimism             -0.509    37.550    
                         clock uncertainty           -0.161    37.389    
    SLICE_X74Y93         FDCE (Recov_fdce_C_CLR)     -0.319    37.070    CPU/multdiv_unit/div_unit/working_register/reg_loop[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.070    
                         arrival time                         -25.225    
  -------------------------------------------------------------------
                         slack                                 11.845    

Slack (MET) :             11.845ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[4].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.663ns  (logic 0.896ns (11.692%)  route 6.767ns (88.308%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 38.059 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X54Y105        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.267    19.353    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X56Y94         LUT5 (Prop_lut5_I1_O)        0.124    19.477 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.897    20.375    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X62Y97         LUT3 (Prop_lut3_I2_O)        0.124    20.499 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.679    21.177    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X63Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.301 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.924    25.225    CPU/multdiv_unit/div_unit/working_register/reg_loop[4].dff/reset_state
    SLICE_X74Y93         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[4].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.597    38.059    CPU/multdiv_unit/div_unit/working_register/reg_loop[4].dff/clk_out1
    SLICE_X74Y93         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[4].dff/q_reg/C
                         clock pessimism             -0.509    37.550    
                         clock uncertainty           -0.161    37.389    
    SLICE_X74Y93         FDCE (Recov_fdce_C_CLR)     -0.319    37.070    CPU/multdiv_unit/div_unit/working_register/reg_loop[4].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.070    
                         arrival time                         -25.225    
  -------------------------------------------------------------------
                         slack                                 11.845    

Slack (MET) :             11.845ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[5].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.663ns  (logic 0.896ns (11.692%)  route 6.767ns (88.308%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 38.059 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X54Y105        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.267    19.353    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X56Y94         LUT5 (Prop_lut5_I1_O)        0.124    19.477 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.897    20.375    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X62Y97         LUT3 (Prop_lut3_I2_O)        0.124    20.499 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.679    21.177    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X63Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.301 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.924    25.225    CPU/multdiv_unit/div_unit/working_register/reg_loop[5].dff/reset_state
    SLICE_X74Y93         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[5].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.597    38.059    CPU/multdiv_unit/div_unit/working_register/reg_loop[5].dff/clk_out1
    SLICE_X74Y93         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[5].dff/q_reg/C
                         clock pessimism             -0.509    37.550    
                         clock uncertainty           -0.161    37.389    
    SLICE_X74Y93         FDCE (Recov_fdce_C_CLR)     -0.319    37.070    CPU/multdiv_unit/div_unit/working_register/reg_loop[5].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.070    
                         arrival time                         -25.225    
  -------------------------------------------------------------------
                         slack                                 11.845    

Slack (MET) :             11.973ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[45].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.445ns  (logic 0.896ns (12.034%)  route 6.549ns (87.966%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 37.969 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X54Y105        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.267    19.353    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X56Y94         LUT5 (Prop_lut5_I1_O)        0.124    19.477 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.897    20.375    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X62Y97         LUT3 (Prop_lut3_I2_O)        0.124    20.499 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.679    21.177    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X63Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.301 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.706    25.007    CPU/multdiv_unit/div_unit/working_register/reg_loop[45].dff/reset_state
    SLICE_X70Y86         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[45].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.507    37.969    CPU/multdiv_unit/div_unit/working_register/reg_loop[45].dff/clk_out1
    SLICE_X70Y86         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[45].dff/q_reg/C
                         clock pessimism             -0.509    37.460    
                         clock uncertainty           -0.161    37.299    
    SLICE_X70Y86         FDCE (Recov_fdce_C_CLR)     -0.319    36.980    CPU/multdiv_unit/div_unit/working_register/reg_loop[45].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.980    
                         arrival time                         -25.007    
  -------------------------------------------------------------------
                         slack                                 11.973    

Slack (MET) :             11.973ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[46].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.445ns  (logic 0.896ns (12.034%)  route 6.549ns (87.966%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 37.969 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.609    17.562    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X54Y105        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.267    19.353    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X56Y94         LUT5 (Prop_lut5_I1_O)        0.124    19.477 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.897    20.375    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X62Y97         LUT3 (Prop_lut3_I2_O)        0.124    20.499 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.679    21.177    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X63Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.301 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.706    25.007    CPU/multdiv_unit/div_unit/working_register/reg_loop[46].dff/reset_state
    SLICE_X70Y86         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[46].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.507    37.969    CPU/multdiv_unit/div_unit/working_register/reg_loop[46].dff/clk_out1
    SLICE_X70Y86         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[46].dff/q_reg/C
                         clock pessimism             -0.509    37.460    
                         clock uncertainty           -0.161    37.299    
    SLICE_X70Y86         FDCE (Recov_fdce_C_CLR)     -0.319    36.980    CPU/multdiv_unit/div_unit/working_register/reg_loop[46].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.980    
                         arrival time                         -25.007    
  -------------------------------------------------------------------
                         slack                                 11.973    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/ready_flag_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/op_in_progress_reg/dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.164ns (33.198%)  route 0.330ns (66.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.568    -0.544    CPU/multdiv_unit/ready_flag_reg/dff/clk_out1
    SLICE_X66Y93         FDCE                                         r  CPU/multdiv_unit/ready_flag_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.380 f  CPU/multdiv_unit/ready_flag_reg/dff/q_reg/Q
                         net (fo=2, routed)           0.330    -0.050    CPU/multdiv_unit/op_in_progress_reg/dff/q_reg_1
    SLICE_X63Y97         FDCE                                         f  CPU/multdiv_unit/op_in_progress_reg/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.840    -0.312    CPU/multdiv_unit/op_in_progress_reg/dff/clk_out1
    SLICE_X63Y97         FDCE                                         r  CPU/multdiv_unit/op_in_progress_reg/dff/q_reg/C
                         clock pessimism             -0.194    -0.506    
    SLICE_X63Y97         FDCE (Remov_fdce_C_CLR)     -0.092    -0.598    CPU/multdiv_unit/op_in_progress_reg/dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/division_result_inst/reg_loop[21].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.186ns (26.548%)  route 0.515ns (73.452%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X63Y98         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.241    -0.161    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X63Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.116 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.273     0.157    CPU/multdiv_unit/division_result_inst/reg_loop[21].dff/reset_state
    SLICE_X67Y98         FDCE                                         f  CPU/multdiv_unit/division_result_inst/reg_loop[21].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.841    -0.311    CPU/multdiv_unit/division_result_inst/reg_loop[21].dff/clk_out1
    SLICE_X67Y98         FDCE                                         r  CPU/multdiv_unit/division_result_inst/reg_loop[21].dff/q_reg/C
                         clock pessimism             -0.194    -0.505    
    SLICE_X67Y98         FDCE (Remov_fdce_C_CLR)     -0.092    -0.597    CPU/multdiv_unit/division_result_inst/reg_loop[21].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.597    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/division_result_inst/reg_loop[22].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.186ns (26.548%)  route 0.515ns (73.452%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X63Y98         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.241    -0.161    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X63Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.116 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.273     0.157    CPU/multdiv_unit/division_result_inst/reg_loop[22].dff/reset_state
    SLICE_X67Y98         FDCE                                         f  CPU/multdiv_unit/division_result_inst/reg_loop[22].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.841    -0.311    CPU/multdiv_unit/division_result_inst/reg_loop[22].dff/clk_out1
    SLICE_X67Y98         FDCE                                         r  CPU/multdiv_unit/division_result_inst/reg_loop[22].dff/q_reg/C
                         clock pessimism             -0.194    -0.505    
    SLICE_X67Y98         FDCE (Remov_fdce_C_CLR)     -0.092    -0.597    CPU/multdiv_unit/division_result_inst/reg_loop[22].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.597    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/division_result_inst/reg_loop[18].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.186ns (24.522%)  route 0.573ns (75.478%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X63Y98         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.241    -0.161    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X63Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.116 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.331     0.215    CPU/multdiv_unit/division_result_inst/reg_loop[18].dff/reset_state
    SLICE_X69Y97         FDCE                                         f  CPU/multdiv_unit/division_result_inst/reg_loop[18].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.841    -0.311    CPU/multdiv_unit/division_result_inst/reg_loop[18].dff/clk_out1
    SLICE_X69Y97         FDCE                                         r  CPU/multdiv_unit/division_result_inst/reg_loop[18].dff/q_reg/C
                         clock pessimism             -0.194    -0.505    
    SLICE_X69Y97         FDCE (Remov_fdce_C_CLR)     -0.092    -0.597    CPU/multdiv_unit/division_result_inst/reg_loop[18].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.597    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/division_result_inst/reg_loop[19].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.186ns (24.522%)  route 0.573ns (75.478%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X63Y98         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.241    -0.161    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X63Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.116 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.331     0.215    CPU/multdiv_unit/division_result_inst/reg_loop[19].dff/reset_state
    SLICE_X69Y97         FDCE                                         f  CPU/multdiv_unit/division_result_inst/reg_loop[19].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.841    -0.311    CPU/multdiv_unit/division_result_inst/reg_loop[19].dff/clk_out1
    SLICE_X69Y97         FDCE                                         r  CPU/multdiv_unit/division_result_inst/reg_loop[19].dff/q_reg/C
                         clock pessimism             -0.194    -0.505    
    SLICE_X69Y97         FDCE (Remov_fdce_C_CLR)     -0.092    -0.597    CPU/multdiv_unit/division_result_inst/reg_loop[19].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.597    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/division_result_inst/reg_loop[20].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.186ns (24.522%)  route 0.573ns (75.478%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X63Y98         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.241    -0.161    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X63Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.116 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.331     0.215    CPU/multdiv_unit/division_result_inst/reg_loop[20].dff/reset_state
    SLICE_X69Y97         FDCE                                         f  CPU/multdiv_unit/division_result_inst/reg_loop[20].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.841    -0.311    CPU/multdiv_unit/division_result_inst/reg_loop[20].dff/clk_out1
    SLICE_X69Y97         FDCE                                         r  CPU/multdiv_unit/division_result_inst/reg_loop[20].dff/q_reg/C
                         clock pessimism             -0.194    -0.505    
    SLICE_X69Y97         FDCE (Remov_fdce_C_CLR)     -0.092    -0.597    CPU/multdiv_unit/division_result_inst/reg_loop[20].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.597    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.868ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[19].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.186ns (22.178%)  route 0.653ns (77.822%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X63Y98         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.241    -0.161    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X63Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.116 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.411     0.295    CPU/multdiv_unit/div_unit/working_register/reg_loop[19].dff/reset_state
    SLICE_X70Y98         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[19].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.841    -0.311    CPU/multdiv_unit/div_unit/working_register/reg_loop[19].dff/clk_out1
    SLICE_X70Y98         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[19].dff/q_reg/C
                         clock pessimism             -0.194    -0.505    
    SLICE_X70Y98         FDCE (Remov_fdce_C_CLR)     -0.067    -0.572    CPU/multdiv_unit/div_unit/working_register/reg_loop[19].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                           0.295    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.868ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[20].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.186ns (22.178%)  route 0.653ns (77.822%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X63Y98         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.241    -0.161    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X63Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.116 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.411     0.295    CPU/multdiv_unit/div_unit/working_register/reg_loop[20].dff/reset_state
    SLICE_X70Y98         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[20].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.841    -0.311    CPU/multdiv_unit/div_unit/working_register/reg_loop[20].dff/clk_out1
    SLICE_X70Y98         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[20].dff/q_reg/C
                         clock pessimism             -0.194    -0.505    
    SLICE_X70Y98         FDCE (Remov_fdce_C_CLR)     -0.067    -0.572    CPU/multdiv_unit/div_unit/working_register/reg_loop[20].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                           0.295    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.868ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[21].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.186ns (22.178%)  route 0.653ns (77.822%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X63Y98         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.241    -0.161    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X63Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.116 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.411     0.295    CPU/multdiv_unit/div_unit/working_register/reg_loop[21].dff/reset_state
    SLICE_X70Y98         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[21].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.841    -0.311    CPU/multdiv_unit/div_unit/working_register/reg_loop[21].dff/clk_out1
    SLICE_X70Y98         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[21].dff/q_reg/C
                         clock pessimism             -0.194    -0.505    
    SLICE_X70Y98         FDCE (Remov_fdce_C_CLR)     -0.067    -0.572    CPU/multdiv_unit/div_unit/working_register/reg_loop[21].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                           0.295    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.893ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[17].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.186ns (22.178%)  route 0.653ns (77.822%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X63Y98         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.241    -0.161    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X63Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.116 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.411     0.295    CPU/multdiv_unit/div_unit/working_register/reg_loop[17].dff/reset_state
    SLICE_X71Y98         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[17].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.841    -0.311    CPU/multdiv_unit/div_unit/working_register/reg_loop[17].dff/clk_out1
    SLICE_X71Y98         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[17].dff/q_reg/C
                         clock pessimism             -0.194    -0.505    
    SLICE_X71Y98         FDCE (Remov_fdce_C_CLR)     -0.092    -0.597    CPU/multdiv_unit/div_unit/working_register/reg_loop[17].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.597    
                         arrival time                           0.295    
  -------------------------------------------------------------------
                         slack                                  0.893    





