##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
		5.2::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: Clock_1       | Frequency: 89.19 MHz  | Target: 0.00 MHz   | 
Clock: Clock_2       | Frequency: 27.62 MHz  | Target: 1.00 MHz   | 
Clock: CyBUS_CLK     | Frequency: 31.21 MHz  | Target: 32.00 MHz  | 
Clock: CyILO         | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO         | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK  | N/A                   | Target: 32.00 MHz  | 
Clock: CyPLL_OUT     | N/A                   | Target: 32.00 MHz  | 
Clock: CyXTAL        | N/A                   | Target: 16.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)   Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  -----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1       Clock_1        2.5e+011         -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2       Clock_2        1e+006           963801       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     Clock_2        31250            -796         N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name     Setup to Clk  Clock Name:Phase  
------------  ------------  ----------------  
P1_23(0)_PAD  16091         Clock_2:R         
P1_5(0)_PAD   17073         Clock_2:R         
P1_6(0)_PAD   16178         Clock_2:R         
P1_7(0)_PAD   17057         Clock_2:R         
P1_8(0)_PAD   16808         Clock_2:R         


                       3.2::Clock to Out
                       -----------------

Port Name     Clock to Out  Clock Name:Phase  
------------  ------------  ----------------  
P1_05(0)_PAD  33373         Clock_1:R         
P1_06(0)_PAD  34937         Clock_1:R         
P1_11(0)_PAD  24665         CyBUS_CLK:R       
P1_12(0)_PAD  24588         CyBUS_CLK:R       
P1_13(0)_PAD  23204         CyBUS_CLK:R       
P1_14(0)_PAD  23909         CyBUS_CLK:R       
P1_19(0)_PAD  34639         Clock_1:R         
P1_20(0)_PAD  33192         Clock_1:R         
P1_21(0)_PAD  24193         Clock_2:R         
P1_22(0)_PAD  34492         Clock_1:R         
P1_24(0)_PAD  32377         Clock_1:R         
P1_25(0)_PAD  24923         CyBUS_CLK:R       
P1_26(0)_PAD  34263         Clock_2:R         
P1_27(0)_PAD  34637         Clock_2:R         
P1_28(0)_PAD  32022         Clock_2:R         
P1_29(0)_PAD  34814         Clock_2:R         
P1_30(0)_PAD  32418         Clock_2:R         
P1_31(0)_PAD  34078         Clock_2:R         
P1_32(0)_PAD  32434         Clock_2:R         
P1_33(0)_PAD  34466         Clock_2:R         
P1_34(0)_PAD  32059         Clock_2:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  
P1_5(0)_PAD         P1_1(0)_PAD              32831  
P1_6(0)_PAD         P1_2(0)_PAD              32250  
P1_7(0)_PAD         P1_3(0)_PAD              32363  
P1_8(0)_PAD         P1_4(0)_PAD              31015  

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 89.19 MHz | Target: 0.00 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin     : Net_973_0/q
Path End       : Net_973_2/main_1
Capture Clock  : Net_973_2/clock_0
Path slack     : 249999988787p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000000000
- Setup time                                          -3510
--------------------------------------------   ------------ 
End-of-path required time (ps)                 249999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7703
-------------------------------------   ---- 
End-of-path arrival time (ps)           7703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_973_0/clock_0                                          macrocell25         0      0  RISE       1

Data path
pin name          model name   delay     AT         slack  edge  Fanout
----------------  -----------  -----  -----  ------------  ----  ------
Net_973_0/q       macrocell25   1250   1250  249999988787  RISE       1
Net_973_2/main_1  macrocell23   6453   7703  249999988787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_973_2/clock_0                                          macrocell23         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 27.62 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_139_5/q
Path End       : cy_srff_2/main_5
Capture Clock  : cy_srff_2/clock_0
Path slack     : 963801p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32689
-------------------------------------   ----- 
End-of-path arrival time (ps)           32689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_5/clock_0                                          macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_139_5/q                               macrocell29   1250   1250  963801  RISE       1
\MODULE_5:g1:a0:gx:u0:eq_5_split\/main_0  macrocell14   7743   8993  963801  RISE       1
\MODULE_5:g1:a0:gx:u0:eq_5_split\/q       macrocell14   3350  12343  963801  RISE       1
\MODULE_5:g1:a0:gx:u0:eq_5\/main_8        macrocell19   2299  14642  963801  RISE       1
\MODULE_5:g1:a0:gx:u0:eq_5\/q             macrocell19   3350  17992  963801  RISE       1
FreqTC/main_6                             macrocell9    2926  20918  963801  RISE       1
FreqTC/q                                  macrocell9    3350  24268  963801  RISE       1
cy_srff_2_split/main_0                    macrocell10   2772  27041  963801  RISE       1
cy_srff_2_split/q                         macrocell10   3350  30391  963801  RISE       1
cy_srff_2/main_5                          macrocell36   2299  32689  963801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
cy_srff_2/clock_0                                          macrocell36         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 31.21 MHz | Target: 32.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Freq:Sync:ctrl_reg\/control_4
Path End       : cy_srff_2/main_5
Capture Clock  : cy_srff_2/clock_0
Path slack     : -796p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#32 vs. Clock_2:R#2)   31250
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28536
-------------------------------------   ----- 
End-of-path arrival time (ps)           28536
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Freq:Sync:ctrl_reg\/busclk                                 controlcell6        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Freq:Sync:ctrl_reg\/control_4            controlcell6   2050   2050   -796  RISE       1
\MODULE_5:g1:a0:gx:u0:eq_5_split\/main_7  macrocell14    2790   4840   -796  RISE       1
\MODULE_5:g1:a0:gx:u0:eq_5_split\/q       macrocell14    3350   8190   -796  RISE       1
\MODULE_5:g1:a0:gx:u0:eq_5\/main_8        macrocell19    2299  10489   -796  RISE       1
\MODULE_5:g1:a0:gx:u0:eq_5\/q             macrocell19    3350  13839   -796  RISE       1
FreqTC/main_6                             macrocell9     2926  16765   -796  RISE       1
FreqTC/q                                  macrocell9     3350  20115   -796  RISE       1
cy_srff_2_split/main_0                    macrocell10    2772  22887   -796  RISE       1
cy_srff_2_split/q                         macrocell10    3350  26237   -796  RISE       1
cy_srff_2/main_5                          macrocell36    2299  28536   -796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
cy_srff_2/clock_0                                          macrocell36         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
*********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Freq:Sync:ctrl_reg\/control_4
Path End       : cy_srff_2/main_5
Capture Clock  : cy_srff_2/clock_0
Path slack     : -796p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#32 vs. Clock_2:R#2)   31250
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28536
-------------------------------------   ----- 
End-of-path arrival time (ps)           28536
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Freq:Sync:ctrl_reg\/busclk                                 controlcell6        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Freq:Sync:ctrl_reg\/control_4            controlcell6   2050   2050   -796  RISE       1
\MODULE_5:g1:a0:gx:u0:eq_5_split\/main_7  macrocell14    2790   4840   -796  RISE       1
\MODULE_5:g1:a0:gx:u0:eq_5_split\/q       macrocell14    3350   8190   -796  RISE       1
\MODULE_5:g1:a0:gx:u0:eq_5\/main_8        macrocell19    2299  10489   -796  RISE       1
\MODULE_5:g1:a0:gx:u0:eq_5\/q             macrocell19    3350  13839   -796  RISE       1
FreqTC/main_6                             macrocell9     2926  16765   -796  RISE       1
FreqTC/q                                  macrocell9     3350  20115   -796  RISE       1
cy_srff_2_split/main_0                    macrocell10    2772  22887   -796  RISE       1
cy_srff_2_split/q                         macrocell10    3350  26237   -796  RISE       1
cy_srff_2/main_5                          macrocell36    2299  28536   -796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
cy_srff_2/clock_0                                          macrocell36         0      0  RISE       1


5.2::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_139_5/q
Path End       : cy_srff_2/main_5
Capture Clock  : cy_srff_2/clock_0
Path slack     : 963801p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32689
-------------------------------------   ----- 
End-of-path arrival time (ps)           32689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_5/clock_0                                          macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_139_5/q                               macrocell29   1250   1250  963801  RISE       1
\MODULE_5:g1:a0:gx:u0:eq_5_split\/main_0  macrocell14   7743   8993  963801  RISE       1
\MODULE_5:g1:a0:gx:u0:eq_5_split\/q       macrocell14   3350  12343  963801  RISE       1
\MODULE_5:g1:a0:gx:u0:eq_5\/main_8        macrocell19   2299  14642  963801  RISE       1
\MODULE_5:g1:a0:gx:u0:eq_5\/q             macrocell19   3350  17992  963801  RISE       1
FreqTC/main_6                             macrocell9    2926  20918  963801  RISE       1
FreqTC/q                                  macrocell9    3350  24268  963801  RISE       1
cy_srff_2_split/main_0                    macrocell10   2772  27041  963801  RISE       1
cy_srff_2_split/q                         macrocell10   3350  30391  963801  RISE       1
cy_srff_2/main_5                          macrocell36   2299  32689  963801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
cy_srff_2/clock_0                                          macrocell36         0      0  RISE       1


5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_973_0/q
Path End       : Net_973_2/main_1
Capture Clock  : Net_973_2/clock_0
Path slack     : 249999988787p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000000000
- Setup time                                          -3510
--------------------------------------------   ------------ 
End-of-path required time (ps)                 249999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7703
-------------------------------------   ---- 
End-of-path arrival time (ps)           7703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_973_0/clock_0                                          macrocell25         0      0  RISE       1

Data path
pin name          model name   delay     AT         slack  edge  Fanout
----------------  -----------  -----  -----  ------------  ----  ------
Net_973_0/q       macrocell25   1250   1250  249999988787  RISE       1
Net_973_2/main_1  macrocell23   6453   7703  249999988787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_973_2/clock_0                                          macrocell23         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Freq:Sync:ctrl_reg\/control_4
Path End       : cy_srff_2/main_5
Capture Clock  : cy_srff_2/clock_0
Path slack     : -796p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#32 vs. Clock_2:R#2)   31250
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28536
-------------------------------------   ----- 
End-of-path arrival time (ps)           28536
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Freq:Sync:ctrl_reg\/busclk                                 controlcell6        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Freq:Sync:ctrl_reg\/control_4            controlcell6   2050   2050   -796  RISE       1
\MODULE_5:g1:a0:gx:u0:eq_5_split\/main_7  macrocell14    2790   4840   -796  RISE       1
\MODULE_5:g1:a0:gx:u0:eq_5_split\/q       macrocell14    3350   8190   -796  RISE       1
\MODULE_5:g1:a0:gx:u0:eq_5\/main_8        macrocell19    2299  10489   -796  RISE       1
\MODULE_5:g1:a0:gx:u0:eq_5\/q             macrocell19    3350  13839   -796  RISE       1
FreqTC/main_6                             macrocell9     2926  16765   -796  RISE       1
FreqTC/q                                  macrocell9     3350  20115   -796  RISE       1
cy_srff_2_split/main_0                    macrocell10    2772  22887   -796  RISE       1
cy_srff_2_split/q                         macrocell10    3350  26237   -796  RISE       1
cy_srff_2/main_5                          macrocell36    2299  28536   -796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
cy_srff_2/clock_0                                          macrocell36         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Freq:Sync:ctrl_reg\/control_4
Path End       : cy_srff_1/main_5
Capture Clock  : cy_srff_1/clock_0
Path slack     : -790p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#32 vs. Clock_2:R#2)   31250
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28530
-------------------------------------   ----- 
End-of-path arrival time (ps)           28530
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Freq:Sync:ctrl_reg\/busclk                                 controlcell6        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Freq:Sync:ctrl_reg\/control_4            controlcell6   2050   2050   -796  RISE       1
\MODULE_5:g1:a0:gx:u0:eq_5_split\/main_7  macrocell14    2790   4840   -796  RISE       1
\MODULE_5:g1:a0:gx:u0:eq_5_split\/q       macrocell14    3350   8190   -796  RISE       1
\MODULE_5:g1:a0:gx:u0:eq_5\/main_8        macrocell19    2299  10489   -796  RISE       1
\MODULE_5:g1:a0:gx:u0:eq_5\/q             macrocell19    3350  13839   -796  RISE       1
FreqTC/main_6                             macrocell9     2926  16765   -796  RISE       1
FreqTC/q                                  macrocell9     3350  20115   -796  RISE       1
cy_srff_1_split/main_0                    macrocell11    2780  22895   -790  RISE       1
cy_srff_1_split/q                         macrocell11    3350  26245   -790  RISE       1
cy_srff_1/main_5                          macrocell35    2285  28530   -790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                          macrocell35         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Freq:Sync:ctrl_reg\/control_4
Path End       : Net_139_7/main_0
Capture Clock  : Net_139_7/clock_0
Path slack     : 3046p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#32 vs. Clock_2:R#2)   31250
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24694
-------------------------------------   ----- 
End-of-path arrival time (ps)           24694
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Freq:Sync:ctrl_reg\/busclk                                 controlcell6        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Freq:Sync:ctrl_reg\/control_4            controlcell6   2050   2050   -796  RISE       1
\MODULE_5:g1:a0:gx:u0:eq_5_split\/main_7  macrocell14    2790   4840   -796  RISE       1
\MODULE_5:g1:a0:gx:u0:eq_5_split\/q       macrocell14    3350   8190   -796  RISE       1
\MODULE_5:g1:a0:gx:u0:eq_5\/main_8        macrocell19    2299  10489   -796  RISE       1
\MODULE_5:g1:a0:gx:u0:eq_5\/q             macrocell19    3350  13839   -796  RISE       1
FreqTC/main_6                             macrocell9     2926  16765   -796  RISE       1
FreqTC/q                                  macrocell9     3350  20115   -796  RISE       1
Net_139_7/main_0                          macrocell27    4579  24694   3046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_7/clock_0                                          macrocell27         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Freq:Sync:ctrl_reg\/control_4
Path End       : Net_139_6/main_0
Capture Clock  : Net_139_6/clock_0
Path slack     : 3046p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#32 vs. Clock_2:R#2)   31250
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24694
-------------------------------------   ----- 
End-of-path arrival time (ps)           24694
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Freq:Sync:ctrl_reg\/busclk                                 controlcell6        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Freq:Sync:ctrl_reg\/control_4            controlcell6   2050   2050   -796  RISE       1
\MODULE_5:g1:a0:gx:u0:eq_5_split\/main_7  macrocell14    2790   4840   -796  RISE       1
\MODULE_5:g1:a0:gx:u0:eq_5_split\/q       macrocell14    3350   8190   -796  RISE       1
\MODULE_5:g1:a0:gx:u0:eq_5\/main_8        macrocell19    2299  10489   -796  RISE       1
\MODULE_5:g1:a0:gx:u0:eq_5\/q             macrocell19    3350  13839   -796  RISE       1
FreqTC/main_6                             macrocell9     2926  16765   -796  RISE       1
FreqTC/q                                  macrocell9     3350  20115   -796  RISE       1
Net_139_6/main_0                          macrocell28    4579  24694   3046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_6/clock_0                                          macrocell28         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Freq:Sync:ctrl_reg\/control_4
Path End       : Net_139_5/main_0
Capture Clock  : Net_139_5/clock_0
Path slack     : 3046p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#32 vs. Clock_2:R#2)   31250
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24694
-------------------------------------   ----- 
End-of-path arrival time (ps)           24694
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Freq:Sync:ctrl_reg\/busclk                                 controlcell6        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Freq:Sync:ctrl_reg\/control_4            controlcell6   2050   2050   -796  RISE       1
\MODULE_5:g1:a0:gx:u0:eq_5_split\/main_7  macrocell14    2790   4840   -796  RISE       1
\MODULE_5:g1:a0:gx:u0:eq_5_split\/q       macrocell14    3350   8190   -796  RISE       1
\MODULE_5:g1:a0:gx:u0:eq_5\/main_8        macrocell19    2299  10489   -796  RISE       1
\MODULE_5:g1:a0:gx:u0:eq_5\/q             macrocell19    3350  13839   -796  RISE       1
FreqTC/main_6                             macrocell9     2926  16765   -796  RISE       1
FreqTC/q                                  macrocell9     3350  20115   -796  RISE       1
Net_139_5/main_0                          macrocell29    4579  24694   3046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_5/clock_0                                          macrocell29         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Freq:Sync:ctrl_reg\/control_4
Path End       : Net_139_4/main_0
Capture Clock  : Net_139_4/clock_0
Path slack     : 3927p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#32 vs. Clock_2:R#2)   31250
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23813
-------------------------------------   ----- 
End-of-path arrival time (ps)           23813
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Freq:Sync:ctrl_reg\/busclk                                 controlcell6        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Freq:Sync:ctrl_reg\/control_4            controlcell6   2050   2050   -796  RISE       1
\MODULE_5:g1:a0:gx:u0:eq_5_split\/main_7  macrocell14    2790   4840   -796  RISE       1
\MODULE_5:g1:a0:gx:u0:eq_5_split\/q       macrocell14    3350   8190   -796  RISE       1
\MODULE_5:g1:a0:gx:u0:eq_5\/main_8        macrocell19    2299  10489   -796  RISE       1
\MODULE_5:g1:a0:gx:u0:eq_5\/q             macrocell19    3350  13839   -796  RISE       1
FreqTC/main_6                             macrocell9     2926  16765   -796  RISE       1
FreqTC/q                                  macrocell9     3350  20115   -796  RISE       1
Net_139_4/main_0                          macrocell30    3699  23813   3927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_4/clock_0                                          macrocell30         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Freq:Sync:ctrl_reg\/control_4
Path End       : Net_139_2/main_0
Capture Clock  : Net_139_2/clock_0
Path slack     : 3927p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#32 vs. Clock_2:R#2)   31250
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23813
-------------------------------------   ----- 
End-of-path arrival time (ps)           23813
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Freq:Sync:ctrl_reg\/busclk                                 controlcell6        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Freq:Sync:ctrl_reg\/control_4            controlcell6   2050   2050   -796  RISE       1
\MODULE_5:g1:a0:gx:u0:eq_5_split\/main_7  macrocell14    2790   4840   -796  RISE       1
\MODULE_5:g1:a0:gx:u0:eq_5_split\/q       macrocell14    3350   8190   -796  RISE       1
\MODULE_5:g1:a0:gx:u0:eq_5\/main_8        macrocell19    2299  10489   -796  RISE       1
\MODULE_5:g1:a0:gx:u0:eq_5\/q             macrocell19    3350  13839   -796  RISE       1
FreqTC/main_6                             macrocell9     2926  16765   -796  RISE       1
FreqTC/q                                  macrocell9     3350  20115   -796  RISE       1
Net_139_2/main_0                          macrocell32    3699  23813   3927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_2/clock_0                                          macrocell32         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Freq:Sync:ctrl_reg\/control_4
Path End       : Net_139_1/main_0
Capture Clock  : Net_139_1/clock_0
Path slack     : 3927p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#32 vs. Clock_2:R#2)   31250
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23813
-------------------------------------   ----- 
End-of-path arrival time (ps)           23813
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Freq:Sync:ctrl_reg\/busclk                                 controlcell6        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Freq:Sync:ctrl_reg\/control_4            controlcell6   2050   2050   -796  RISE       1
\MODULE_5:g1:a0:gx:u0:eq_5_split\/main_7  macrocell14    2790   4840   -796  RISE       1
\MODULE_5:g1:a0:gx:u0:eq_5_split\/q       macrocell14    3350   8190   -796  RISE       1
\MODULE_5:g1:a0:gx:u0:eq_5\/main_8        macrocell19    2299  10489   -796  RISE       1
\MODULE_5:g1:a0:gx:u0:eq_5\/q             macrocell19    3350  13839   -796  RISE       1
FreqTC/main_6                             macrocell9     2926  16765   -796  RISE       1
FreqTC/q                                  macrocell9     3350  20115   -796  RISE       1
Net_139_1/main_0                          macrocell33    3699  23813   3927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_1/clock_0                                          macrocell33         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Freq:Sync:ctrl_reg\/control_4
Path End       : Net_139_3/main_0
Capture Clock  : Net_139_3/clock_0
Path slack     : 3955p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#32 vs. Clock_2:R#2)   31250
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23785
-------------------------------------   ----- 
End-of-path arrival time (ps)           23785
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Freq:Sync:ctrl_reg\/busclk                                 controlcell6        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Freq:Sync:ctrl_reg\/control_4            controlcell6   2050   2050   -796  RISE       1
\MODULE_5:g1:a0:gx:u0:eq_5_split\/main_7  macrocell14    2790   4840   -796  RISE       1
\MODULE_5:g1:a0:gx:u0:eq_5_split\/q       macrocell14    3350   8190   -796  RISE       1
\MODULE_5:g1:a0:gx:u0:eq_5\/main_8        macrocell19    2299  10489   -796  RISE       1
\MODULE_5:g1:a0:gx:u0:eq_5\/q             macrocell19    3350  13839   -796  RISE       1
FreqTC/main_6                             macrocell9     2926  16765   -796  RISE       1
FreqTC/q                                  macrocell9     3350  20115   -796  RISE       1
Net_139_3/main_0                          macrocell31    3670  23785   3955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_3/clock_0                                          macrocell31         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Freq:Sync:ctrl_reg\/control_4
Path End       : Net_139_0/main_0
Capture Clock  : Net_139_0/clock_0
Path slack     : 3955p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#32 vs. Clock_2:R#2)   31250
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23785
-------------------------------------   ----- 
End-of-path arrival time (ps)           23785
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Freq:Sync:ctrl_reg\/busclk                                 controlcell6        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Freq:Sync:ctrl_reg\/control_4            controlcell6   2050   2050   -796  RISE       1
\MODULE_5:g1:a0:gx:u0:eq_5_split\/main_7  macrocell14    2790   4840   -796  RISE       1
\MODULE_5:g1:a0:gx:u0:eq_5_split\/q       macrocell14    3350   8190   -796  RISE       1
\MODULE_5:g1:a0:gx:u0:eq_5\/main_8        macrocell19    2299  10489   -796  RISE       1
\MODULE_5:g1:a0:gx:u0:eq_5\/q             macrocell19    3350  13839   -796  RISE       1
FreqTC/main_6                             macrocell9     2926  16765   -796  RISE       1
FreqTC/q                                  macrocell9     3350  20115   -796  RISE       1
Net_139_0/main_0                          macrocell34    3670  23785   3955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_0/clock_0                                          macrocell34         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StartPWMB:Sync:ctrl_reg\/control_6
Path End       : cy_srff_2/main_3
Capture Clock  : cy_srff_2/clock_0
Path slack     : 21956p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#32 vs. Clock_2:R#2)   31250
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5784
-------------------------------------   ---- 
End-of-path arrival time (ps)           5784
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StartPWMB:Sync:ctrl_reg\/busclk                            controlcell5        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\StartPWMB:Sync:ctrl_reg\/control_6  controlcell5   2050   2050  16290  RISE       1
cy_srff_2/main_3                     macrocell36    3734   5784  21956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
cy_srff_2/clock_0                                          macrocell36         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StartPWMB:Sync:ctrl_reg\/control_7
Path End       : cy_srff_2/main_2
Capture Clock  : cy_srff_2/clock_0
Path slack     : 21959p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#32 vs. Clock_2:R#2)   31250
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5781
-------------------------------------   ---- 
End-of-path arrival time (ps)           5781
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StartPWMB:Sync:ctrl_reg\/busclk                            controlcell5        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\StartPWMB:Sync:ctrl_reg\/control_7  controlcell5   2050   2050  16291  RISE       1
cy_srff_2/main_2                     macrocell36    3731   5781  21959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
cy_srff_2/clock_0                                          macrocell36         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StartPWMA:Sync:ctrl_reg\/control_7
Path End       : cy_srff_1/main_2
Capture Clock  : cy_srff_1/clock_0
Path slack     : 23038p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#32 vs. Clock_2:R#2)   31250
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4702
-------------------------------------   ---- 
End-of-path arrival time (ps)           4702
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StartPWMA:Sync:ctrl_reg\/busclk                            controlcell3        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\StartPWMA:Sync:ctrl_reg\/control_7  controlcell3   2050   2050  17417  RISE       1
cy_srff_1/main_2                     macrocell35    2652   4702  23038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                          macrocell35         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StartPWMA:Sync:ctrl_reg\/control_6
Path End       : cy_srff_1/main_3
Capture Clock  : cy_srff_1/clock_0
Path slack     : 23057p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#32 vs. Clock_2:R#2)   31250
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4683
-------------------------------------   ---- 
End-of-path arrival time (ps)           4683
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StartPWMA:Sync:ctrl_reg\/busclk                            controlcell3        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\StartPWMA:Sync:ctrl_reg\/control_6  controlcell3   2050   2050  17437  RISE       1
cy_srff_1/main_3                     macrocell35    2633   4683  23057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                          macrocell35         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_139_3/q
Path End       : Net_139_7/main_5
Capture Clock  : Net_139_7/clock_0
Path slack     : 985602p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10888
-------------------------------------   ----- 
End-of-path arrival time (ps)           10888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_3/clock_0                                          macrocell31         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_139_3/q       macrocell31   1250   1250  967625  RISE       1
Net_139_7/main_5  macrocell27   9638  10888  985602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_7/clock_0                                          macrocell27         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_139_3/q
Path End       : Net_139_6/main_4
Capture Clock  : Net_139_6/clock_0
Path slack     : 985602p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10888
-------------------------------------   ----- 
End-of-path arrival time (ps)           10888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_3/clock_0                                          macrocell31         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_139_3/q       macrocell31   1250   1250  967625  RISE       1
Net_139_6/main_4  macrocell28   9638  10888  985602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_6/clock_0                                          macrocell28         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_139_3/q
Path End       : Net_139_5/main_3
Capture Clock  : Net_139_5/clock_0
Path slack     : 985602p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10888
-------------------------------------   ----- 
End-of-path arrival time (ps)           10888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_3/clock_0                                          macrocell31         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_139_3/q       macrocell31   1250   1250  967625  RISE       1
Net_139_5/main_3  macrocell29   9638  10888  985602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_5/clock_0                                          macrocell29         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_139_2/q
Path End       : Net_139_3/main_2
Capture Clock  : Net_139_3/clock_0
Path slack     : 987270p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9220
-------------------------------------   ---- 
End-of-path arrival time (ps)           9220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_2/clock_0                                          macrocell32         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_139_2/q       macrocell32   1250   1250  964816  RISE       1
Net_139_3/main_2  macrocell31   7970   9220  987270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_3/clock_0                                          macrocell31         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_139_6/q
Path End       : cy_srff_1/main_1
Capture Clock  : cy_srff_1/clock_0
Path slack     : 987712p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8778
-------------------------------------   ---- 
End-of-path arrival time (ps)           8778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_6/clock_0                                          macrocell28         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_139_6/q       macrocell28   1250   1250  975941  RISE       1
cy_srff_1/main_1  macrocell35   7528   8778  987712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                          macrocell35         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_139_6/q
Path End       : cy_srff_2/main_1
Capture Clock  : cy_srff_2/clock_0
Path slack     : 987713p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8777
-------------------------------------   ---- 
End-of-path arrival time (ps)           8777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_6/clock_0                                          macrocell28         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_139_6/q       macrocell28   1250   1250  975941  RISE       1
cy_srff_2/main_1  macrocell36   7527   8777  987713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
cy_srff_2/clock_0                                          macrocell36         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_139_0/q
Path End       : Net_139_7/main_8
Capture Clock  : Net_139_7/clock_0
Path slack     : 988050p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8440
-------------------------------------   ---- 
End-of-path arrival time (ps)           8440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_0/clock_0                                          macrocell34         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_139_0/q       macrocell34   1250   1250  968750  RISE       1
Net_139_7/main_8  macrocell27   7190   8440  988050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_7/clock_0                                          macrocell27         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_139_0/q
Path End       : Net_139_6/main_7
Capture Clock  : Net_139_6/clock_0
Path slack     : 988050p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8440
-------------------------------------   ---- 
End-of-path arrival time (ps)           8440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_0/clock_0                                          macrocell34         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_139_0/q       macrocell34   1250   1250  968750  RISE       1
Net_139_6/main_7  macrocell28   7190   8440  988050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_6/clock_0                                          macrocell28         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_139_0/q
Path End       : Net_139_5/main_6
Capture Clock  : Net_139_5/clock_0
Path slack     : 988050p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8440
-------------------------------------   ---- 
End-of-path arrival time (ps)           8440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_0/clock_0                                          macrocell34         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_139_0/q       macrocell34   1250   1250  968750  RISE       1
Net_139_5/main_6  macrocell29   7190   8440  988050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_5/clock_0                                          macrocell29         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_139_3/q
Path End       : Net_139_4/main_2
Capture Clock  : Net_139_4/clock_0
Path slack     : 988214p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8276
-------------------------------------   ---- 
End-of-path arrival time (ps)           8276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_3/clock_0                                          macrocell31         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_139_3/q       macrocell31   1250   1250  967625  RISE       1
Net_139_4/main_2  macrocell30   7026   8276  988214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_4/clock_0                                          macrocell30         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_139_1/q
Path End       : Net_139_3/main_3
Capture Clock  : Net_139_3/clock_0
Path slack     : 988873p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7617
-------------------------------------   ---- 
End-of-path arrival time (ps)           7617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_1/clock_0                                          macrocell33         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_139_1/q       macrocell33   1250   1250  965736  RISE       1
Net_139_3/main_3  macrocell31   6367   7617  988873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_3/clock_0                                          macrocell31         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_139_0/q
Path End       : Net_139_4/main_5
Capture Clock  : Net_139_4/clock_0
Path slack     : 989103p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7387
-------------------------------------   ---- 
End-of-path arrival time (ps)           7387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_0/clock_0                                          macrocell34         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_139_0/q       macrocell34   1250   1250  968750  RISE       1
Net_139_4/main_5  macrocell30   6137   7387  989103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_4/clock_0                                          macrocell30         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_139_0/q
Path End       : Net_139_2/main_3
Capture Clock  : Net_139_2/clock_0
Path slack     : 989103p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7387
-------------------------------------   ---- 
End-of-path arrival time (ps)           7387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_0/clock_0                                          macrocell34         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_139_0/q       macrocell34   1250   1250  968750  RISE       1
Net_139_2/main_3  macrocell32   6137   7387  989103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_2/clock_0                                          macrocell32         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_139_0/q
Path End       : Net_139_1/main_2
Capture Clock  : Net_139_1/clock_0
Path slack     : 989103p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7387
-------------------------------------   ---- 
End-of-path arrival time (ps)           7387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_0/clock_0                                          macrocell34         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_139_0/q       macrocell34   1250   1250  968750  RISE       1
Net_139_1/main_2  macrocell33   6137   7387  989103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_1/clock_0                                          macrocell33         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_139_4/q
Path End       : Net_139_7/main_4
Capture Clock  : Net_139_7/clock_0
Path slack     : 989142p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7348
-------------------------------------   ---- 
End-of-path arrival time (ps)           7348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_4/clock_0                                          macrocell30         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_139_4/q       macrocell30   1250   1250  964936  RISE       1
Net_139_7/main_4  macrocell27   6098   7348  989142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_7/clock_0                                          macrocell27         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_139_4/q
Path End       : Net_139_6/main_3
Capture Clock  : Net_139_6/clock_0
Path slack     : 989142p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7348
-------------------------------------   ---- 
End-of-path arrival time (ps)           7348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_4/clock_0                                          macrocell30         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_139_4/q       macrocell30   1250   1250  964936  RISE       1
Net_139_6/main_3  macrocell28   6098   7348  989142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_6/clock_0                                          macrocell28         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_139_4/q
Path End       : Net_139_5/main_2
Capture Clock  : Net_139_5/clock_0
Path slack     : 989142p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7348
-------------------------------------   ---- 
End-of-path arrival time (ps)           7348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_4/clock_0                                          macrocell30         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_139_4/q       macrocell30   1250   1250  964936  RISE       1
Net_139_5/main_2  macrocell29   6098   7348  989142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_5/clock_0                                          macrocell29         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_139_6/q
Path End       : Net_139_7/main_2
Capture Clock  : Net_139_7/clock_0
Path slack     : 989800p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6690
-------------------------------------   ---- 
End-of-path arrival time (ps)           6690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_6/clock_0                                          macrocell28         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_139_6/q       macrocell28   1250   1250  975941  RISE       1
Net_139_7/main_2  macrocell27   5440   6690  989800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_7/clock_0                                          macrocell27         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_139_6/q
Path End       : Net_139_6/main_1
Capture Clock  : Net_139_6/clock_0
Path slack     : 989800p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6690
-------------------------------------   ---- 
End-of-path arrival time (ps)           6690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_6/clock_0                                          macrocell28         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_139_6/q       macrocell28   1250   1250  975941  RISE       1
Net_139_6/main_1  macrocell28   5440   6690  989800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_6/clock_0                                          macrocell28         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_139_7/q
Path End       : cy_srff_1/main_0
Capture Clock  : cy_srff_1/clock_0
Path slack     : 989996p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6494
-------------------------------------   ---- 
End-of-path arrival time (ps)           6494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_7/clock_0                                          macrocell27         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_139_7/q       macrocell27   1250   1250  978225  RISE       1
cy_srff_1/main_0  macrocell35   5244   6494  989996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                          macrocell35         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_139_7/q
Path End       : cy_srff_2/main_0
Capture Clock  : cy_srff_2/clock_0
Path slack     : 990538p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5952
-------------------------------------   ---- 
End-of-path arrival time (ps)           5952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_7/clock_0                                          macrocell27         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_139_7/q       macrocell27   1250   1250  978225  RISE       1
cy_srff_2/main_0  macrocell36   4702   5952  990538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
cy_srff_2/clock_0                                          macrocell36         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_139_3/q
Path End       : Net_139_3/main_1
Capture Clock  : Net_139_3/clock_0
Path slack     : 990769p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5721
-------------------------------------   ---- 
End-of-path arrival time (ps)           5721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_3/clock_0                                          macrocell31         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_139_3/q       macrocell31   1250   1250  967625  RISE       1
Net_139_3/main_1  macrocell31   4471   5721  990769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_3/clock_0                                          macrocell31         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cy_srff_2/q
Path End       : cy_srff_2/main_4
Capture Clock  : cy_srff_2/clock_0
Path slack     : 990979p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5511
-------------------------------------   ---- 
End-of-path arrival time (ps)           5511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
cy_srff_2/clock_0                                          macrocell36         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
cy_srff_2/q       macrocell36   1250   1250  982774  RISE       1
cy_srff_2/main_4  macrocell36   4261   5511  990979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
cy_srff_2/clock_0                                          macrocell36         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cy_srff_1/q
Path End       : cy_srff_1/main_4
Capture Clock  : cy_srff_1/clock_0
Path slack     : 991068p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5422
-------------------------------------   ---- 
End-of-path arrival time (ps)           5422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                          macrocell35         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
cy_srff_1/q       macrocell35   1250   1250  986013  RISE       1
cy_srff_1/main_4  macrocell35   4172   5422  991068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                          macrocell35         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_139_4/q
Path End       : Net_139_4/main_1
Capture Clock  : Net_139_4/clock_0
Path slack     : 991097p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5393
-------------------------------------   ---- 
End-of-path arrival time (ps)           5393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_4/clock_0                                          macrocell30         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_139_4/q       macrocell30   1250   1250  964936  RISE       1
Net_139_4/main_1  macrocell30   4143   5393  991097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_4/clock_0                                          macrocell30         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_139_2/q
Path End       : Net_139_7/main_6
Capture Clock  : Net_139_7/clock_0
Path slack     : 991102p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5388
-------------------------------------   ---- 
End-of-path arrival time (ps)           5388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_2/clock_0                                          macrocell32         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_139_2/q       macrocell32   1250   1250  964816  RISE       1
Net_139_7/main_6  macrocell27   4138   5388  991102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_7/clock_0                                          macrocell27         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_139_2/q
Path End       : Net_139_6/main_5
Capture Clock  : Net_139_6/clock_0
Path slack     : 991102p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5388
-------------------------------------   ---- 
End-of-path arrival time (ps)           5388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_2/clock_0                                          macrocell32         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_139_2/q       macrocell32   1250   1250  964816  RISE       1
Net_139_6/main_5  macrocell28   4138   5388  991102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_6/clock_0                                          macrocell28         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_139_2/q
Path End       : Net_139_5/main_4
Capture Clock  : Net_139_5/clock_0
Path slack     : 991102p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5388
-------------------------------------   ---- 
End-of-path arrival time (ps)           5388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_2/clock_0                                          macrocell32         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_139_2/q       macrocell32   1250   1250  964816  RISE       1
Net_139_5/main_4  macrocell29   4138   5388  991102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_5/clock_0                                          macrocell29         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_139_1/q
Path End       : Net_139_7/main_7
Capture Clock  : Net_139_7/clock_0
Path slack     : 991395p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5095
-------------------------------------   ---- 
End-of-path arrival time (ps)           5095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_1/clock_0                                          macrocell33         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_139_1/q       macrocell33   1250   1250  965736  RISE       1
Net_139_7/main_7  macrocell27   3845   5095  991395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_7/clock_0                                          macrocell27         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_139_1/q
Path End       : Net_139_6/main_6
Capture Clock  : Net_139_6/clock_0
Path slack     : 991395p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5095
-------------------------------------   ---- 
End-of-path arrival time (ps)           5095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_1/clock_0                                          macrocell33         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_139_1/q       macrocell33   1250   1250  965736  RISE       1
Net_139_6/main_6  macrocell28   3845   5095  991395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_6/clock_0                                          macrocell28         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_139_1/q
Path End       : Net_139_5/main_5
Capture Clock  : Net_139_5/clock_0
Path slack     : 991395p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5095
-------------------------------------   ---- 
End-of-path arrival time (ps)           5095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_1/clock_0                                          macrocell33         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_139_1/q       macrocell33   1250   1250  965736  RISE       1
Net_139_5/main_5  macrocell29   3845   5095  991395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_5/clock_0                                          macrocell29         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_2
Path End       : cy_srff_5/main_1
Capture Clock  : cy_srff_5/clock_0
Path slack     : 991631p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4859
-------------------------------------   ---- 
End-of-path arrival time (ps)           4859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/clock                        controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_2  controlcell2   1210   1210  991631  RISE       1
cy_srff_5/main_1                         macrocell26    3649   4859  991631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
cy_srff_5/clock_0                                          macrocell26         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1242/q
Path End       : Net_850/main_0
Capture Clock  : Net_850/clock_0
Path slack     : 991637p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4853
-------------------------------------   ---- 
End-of-path arrival time (ps)           4853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1242/clock_0                                           macrocell39         0      0  RISE       1

Data path
pin name        model name   delay     AT   slack  edge  Fanout
--------------  -----------  -----  -----  ------  ----  ------
Net_1242/q      macrocell39   1250   1250  991637  RISE       1
Net_850/main_0  macrocell38   3603   4853  991637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_850/clock_0                                            macrocell38         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1242/q
Path End       : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 991637p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4853
-------------------------------------   ---- 
End-of-path arrival time (ps)           4853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1242/clock_0                                           macrocell39         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
Net_1242/q                                  macrocell39   1250   1250  991637  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/main_0  macrocell40   3603   4853  991637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell40         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Busy/q
Path End       : Busy/main_0
Capture Clock  : Busy/clock_0
Path slack     : 991779p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4711
-------------------------------------   ---- 
End-of-path arrival time (ps)           4711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Busy/clock_0                                               macrocell37         0      0  RISE       1

Data path
pin name     model name   delay     AT   slack  edge  Fanout
-----------  -----------  -----  -----  ------  ----  ------
Busy/q       macrocell37   1250   1250  991779  RISE       1
Busy/main_0  macrocell37   3461   4711  991779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Busy/clock_0                                               macrocell37         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_139_2/q
Path End       : Net_139_4/main_3
Capture Clock  : Net_139_4/clock_0
Path slack     : 991859p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4631
-------------------------------------   ---- 
End-of-path arrival time (ps)           4631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_2/clock_0                                          macrocell32         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_139_2/q       macrocell32   1250   1250  964816  RISE       1
Net_139_4/main_3  macrocell30   3381   4631  991859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_4/clock_0                                          macrocell30         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_139_2/q
Path End       : Net_139_2/main_1
Capture Clock  : Net_139_2/clock_0
Path slack     : 991859p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4631
-------------------------------------   ---- 
End-of-path arrival time (ps)           4631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_2/clock_0                                          macrocell32         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_139_2/q       macrocell32   1250   1250  964816  RISE       1
Net_139_2/main_1  macrocell32   3381   4631  991859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_2/clock_0                                          macrocell32         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_139_1/q
Path End       : Net_139_4/main_4
Capture Clock  : Net_139_4/clock_0
Path slack     : 992013p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4477
-------------------------------------   ---- 
End-of-path arrival time (ps)           4477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_1/clock_0                                          macrocell33         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_139_1/q       macrocell33   1250   1250  965736  RISE       1
Net_139_4/main_4  macrocell30   3227   4477  992013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_4/clock_0                                          macrocell30         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_139_1/q
Path End       : Net_139_2/main_2
Capture Clock  : Net_139_2/clock_0
Path slack     : 992013p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4477
-------------------------------------   ---- 
End-of-path arrival time (ps)           4477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_1/clock_0                                          macrocell33         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_139_1/q       macrocell33   1250   1250  965736  RISE       1
Net_139_2/main_2  macrocell32   3227   4477  992013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_2/clock_0                                          macrocell32         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_139_1/q
Path End       : Net_139_1/main_1
Capture Clock  : Net_139_1/clock_0
Path slack     : 992013p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4477
-------------------------------------   ---- 
End-of-path arrival time (ps)           4477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_1/clock_0                                          macrocell33         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_139_1/q       macrocell33   1250   1250  965736  RISE       1
Net_139_1/main_1  macrocell33   3227   4477  992013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_1/clock_0                                          macrocell33         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_139_5/q
Path End       : Net_139_7/main_3
Capture Clock  : Net_139_7/clock_0
Path slack     : 992258p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4232
-------------------------------------   ---- 
End-of-path arrival time (ps)           4232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_5/clock_0                                          macrocell29         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_139_5/q       macrocell29   1250   1250  963801  RISE       1
Net_139_7/main_3  macrocell27   2982   4232  992258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_7/clock_0                                          macrocell27         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_139_5/q
Path End       : Net_139_6/main_2
Capture Clock  : Net_139_6/clock_0
Path slack     : 992258p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4232
-------------------------------------   ---- 
End-of-path arrival time (ps)           4232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_5/clock_0                                          macrocell29         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_139_5/q       macrocell29   1250   1250  963801  RISE       1
Net_139_6/main_2  macrocell28   2982   4232  992258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_6/clock_0                                          macrocell28         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_139_5/q
Path End       : Net_139_5/main_1
Capture Clock  : Net_139_5/clock_0
Path slack     : 992258p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4232
-------------------------------------   ---- 
End-of-path arrival time (ps)           4232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_5/clock_0                                          macrocell29         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_139_5/q       macrocell29   1250   1250  963801  RISE       1
Net_139_5/main_1  macrocell29   2982   4232  992258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_5/clock_0                                          macrocell29         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_850/q
Path End       : Busy/main_2
Capture Clock  : Busy/clock_0
Path slack     : 992305p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4185
-------------------------------------   ---- 
End-of-path arrival time (ps)           4185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_850/clock_0                                            macrocell38         0      0  RISE       1

Data path
pin name     model name   delay     AT   slack  edge  Fanout
-----------  -----------  -----  -----  ------  ----  ------
Net_850/q    macrocell38   1250   1250  992305  RISE       1
Busy/main_2  macrocell37   2935   4185  992305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Busy/clock_0                                               macrocell37         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_2:Sync:ctrl_reg\/control_0
Path End       : Busy/main_1
Capture Clock  : Busy/clock_0
Path slack     : 992365p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4125
-------------------------------------   ---- 
End-of-path arrival time (ps)           4125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_2:Sync:ctrl_reg\/clock                        controlcell8        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Control_Reg_2:Sync:ctrl_reg\/control_0  controlcell8   1210   1210  992365  RISE       1
Busy/main_1                              macrocell37    2915   4125  992365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Busy/clock_0                                               macrocell37         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_139_0/q
Path End       : Net_139_3/main_4
Capture Clock  : Net_139_3/clock_0
Path slack     : 992469p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_0/clock_0                                          macrocell34         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_139_0/q       macrocell34   1250   1250  968750  RISE       1
Net_139_3/main_4  macrocell31   2771   4021  992469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_3/clock_0                                          macrocell31         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_139_0/q
Path End       : Net_139_0/main_1
Capture Clock  : Net_139_0/clock_0
Path slack     : 992469p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_0/clock_0                                          macrocell34         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_139_0/q       macrocell34   1250   1250  968750  RISE       1
Net_139_0/main_1  macrocell34   2771   4021  992469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_0/clock_0                                          macrocell34         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_850/main_1
Capture Clock  : Net_850/clock_0
Path slack     : 992947p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell40         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/q  macrocell40   1250   1250  992947  RISE       1
Net_850/main_1                         macrocell38   2293   3543  992947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_850/clock_0                                            macrocell38         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cy_srff_5/q
Path End       : cy_srff_5/main_0
Capture Clock  : cy_srff_5/clock_0
Path slack     : 992949p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
cy_srff_5/clock_0                                          macrocell26         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
cy_srff_5/q       macrocell26   1250   1250  978048  RISE       1
cy_srff_5/main_0  macrocell26   2291   3541  992949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
cy_srff_5/clock_0                                          macrocell26         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_139_7/q
Path End       : Net_139_7/main_1
Capture Clock  : Net_139_7/clock_0
Path slack     : 993010p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3480
-------------------------------------   ---- 
End-of-path arrival time (ps)           3480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_7/clock_0                                          macrocell27         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_139_7/q       macrocell27   1250   1250  978225  RISE       1
Net_139_7/main_1  macrocell27   2230   3480  993010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_139_7/clock_0                                          macrocell27         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_973_0/q
Path End       : Net_973_2/main_1
Capture Clock  : Net_973_2/clock_0
Path slack     : 249999988787p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000000000
- Setup time                                          -3510
--------------------------------------------   ------------ 
End-of-path required time (ps)                 249999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7703
-------------------------------------   ---- 
End-of-path arrival time (ps)           7703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_973_0/clock_0                                          macrocell25         0      0  RISE       1

Data path
pin name          model name   delay     AT         slack  edge  Fanout
----------------  -----------  -----  -----  ------------  ----  ------
Net_973_0/q       macrocell25   1250   1250  249999988787  RISE       1
Net_973_2/main_1  macrocell23   6453   7703  249999988787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_973_2/clock_0                                          macrocell23         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_973_1/q
Path End       : Net_973_2/main_0
Capture Clock  : Net_973_2/clock_0
Path slack     : 249999988793p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000000000
- Setup time                                          -3510
--------------------------------------------   ------------ 
End-of-path required time (ps)                 249999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7697
-------------------------------------   ---- 
End-of-path arrival time (ps)           7697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_973_1/clock_0                                          macrocell24         0      0  RISE       1

Data path
pin name          model name   delay     AT         slack  edge  Fanout
----------------  -----------  -----  -----  ------------  ----  ------
Net_973_1/q       macrocell24   1250   1250  249999988793  RISE       1
Net_973_2/main_0  macrocell23   6447   7697  249999988793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_973_2/clock_0                                          macrocell23         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_973_0/q
Path End       : Net_973_1/main_0
Capture Clock  : Net_973_1/clock_0
Path slack     : 249999992717p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000000000
- Setup time                                          -3510
--------------------------------------------   ------------ 
End-of-path required time (ps)                 249999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3773
-------------------------------------   ---- 
End-of-path arrival time (ps)           3773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_973_0/clock_0                                          macrocell25         0      0  RISE       1

Data path
pin name          model name   delay     AT         slack  edge  Fanout
----------------  -----------  -----  -----  ------------  ----  ------
Net_973_0/q       macrocell25   1250   1250  249999988787  RISE       1
Net_973_1/main_0  macrocell24   2523   3773  249999992717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_973_1/clock_0                                          macrocell24         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

