_include:
  - tmr_cdt.yaml
  - tmr1.yaml

TMR*:
  CTRL1:
    TMREN:
      _read:
        Disabled: [0, "Timer is disabled"]
        Enabled: [1, "Timer is enabled"]
      _write:
        Disable: [0, "Timer disable"]
        Enable: [1, "Timer enable"]
    OVFEN:
      _read:
        Disabled: [0, "Overflow is disabled"]
        Enabled: [1, "Overflow is enabled"]
      _write:
        Disable: [0, "Overflow disable"]
        Enable: [1, "Overflow enable"]
    OVFS:
      Any: [0, "Counter overflow, setting the OVFSWTR bit or overflow event generated by slave timer controller"]
      Counter: [1, "Only counter overflow generates an overflow event"]
    PRBEN:
      _read:
        Disabled: [0, "Period buffer is disabled"]
        Enabled: [1, "Period buffer is enabled"]
      _write:
        Disable: [0, "Period buffer disable"]
        Enable: [1, "Period buffer enable"]
  IDEN:
    OVFIEN:
      _read:
        Disabled: [0, "Overflow interrupt is disabled"]
        Enabled: [1, "Overflow interrupt is enabled"]
      _write:
        Disable: [0, "Overflow interrupt disable"]
        Enable: [1, "Overflow interrupt enable"]
  ISTS:    
    OVFIF:
      _read:
        NoOverflow: [0, "No overflow event occurs"]
        Overflow: [1, "An overflow event is generated"]
      _W0C:
        Clear: [0, "Overflow interrupt flag clear"]
  SWEVT:
    OVFSWTR:
      _W1S:
        Overflow: [1, "Generate an overflow event"]

TMR[1-5],TMR[7-9],TMR??:
  CTRL1:
    CLKDIV:
      NoDiv: [0, "No division, fDTS=fCK_INT"]
      Div2: [1, "Divided by 2, fDTS=fCK_INT/2"]
      Div4: [2, "Divided by 4, fDTS=fCK_INT/4"]
  ISTS:    
    C*IF:
      _read:
        NoEvent: [0, "No compare event occurs"]
        CaptureCompare: [1, "Capture/Compare event is generated"]
      _W0C:
        Clear: [0, "Interrupt flag clear"]
    C*RF:
      _read:
        NoEvent: [0, "No capture is detected"]
        Capture: [1, "Capture is detected"]
      _W0C:
        Clear: [0, "Recapture flag clear"]

TMR?,TMR1[0-2],TMR1[5-9],TMR2?:
  CTRL1:
    OCMEN:
      Continuous: [0, "The counter does not stop at an update event"]
      OneCycle: [1, "The counter stops at an update event"]

TMR[1-7],TMR15:
  CTRL2:
    PTOS:
      Reset: [0, "Reset"]
      Enable: [1, "Enable"]
      Update: [2, "Update"]
      ComparePulse: [3, "Compare pulse"]
      C1ORAW: [4, "C1ORAW signal"]
      C2ORAW: [5, "C2ORAW signal"]
      C3ORAW: [6, "C3ORAW signal"]
      C4ORAW: [7, "C4ORAW signal"]

TMR[1-5]:
  CM1*:
    C1C:
      Output: [0, "C1IN channel is configured as output"]
      C1IFP1: [1, "Input, C1IN is mapped on C1IFP1"]
      C2IFP1: [2, "Input, C1IN is mapped on C2IFP1"]
      STIS: [3, "Input, C1IN is mapped on STCI. This mode works only when the internal trigger input is selected by STIS."]
    C2C:
      Output: [0, "C2IN channel is configured as output"]
      C2IFP2: [1, "Input, C2IN is mapped on C2IFP2"]
      C1IFP2: [2, "Input, C2IN is mapped on C1IFP2"]
      STIS: [3, "Input, C2IN is mapped on STCI. This mode works only when the internal trigger input is selected by STIS."]
  CM2*:
    C3C:
      Output: [0, "C3IN channel is configured as output"]
      C3IFP3: [1, "Input, C3IN is mapped on C3IFP3"]
      C4IFP3: [2, "Input, C3IN is mapped on C4IFP3"]
      STIS: [3, "Input, C3IN is mapped on STCI. This mode works only when the internal trigger input is selected by STIS."]
    C4C:
      Output: [0, "C4IN channel is configured as output"]
      C4IFP4: [1, "Input, C4IN is mapped on C4IFP4"]
      C3IFP4: [2, "Input, C4IN is mapped on C3IFP4"]
      STIS: [3, "Input, C4IN is mapped on STCI. This mode works only when the internal trigger input is selected by STIS."]

